Command: /tools/proj/verification_platform/ut_noc/7_run/2_work/output/simv +UVM_TESTNAME=directed_test +UVM_VERBOSITY=UVM_MEDIUM +fsdb+dump_log=off -logdir /tools/proj/verification_platform/ut_noc/7_run/2_work/directed_test -k /tools/proj/verification_platform/ut_noc/7_run/2_work/directed_test +fsdbfile=/tools/proj/verification_platform/ut_noc/7_run/2_work/directed_test/directed_test_12345678.fsdb +vcs+flush+all -cm line+cond+fsm+tgl+branch+assert -cm_name directed_test_12345678_cov -cm_dir /tools/proj/verification_platform/ut_noc/7_run/2_work/cov/simv.vdb -cm_log /tools/proj/verification_platform/ut_noc/7_run/2_work/cov/directed_test_12345678_cm.log -l /tools/proj/verification_platform/ut_noc/7_run/2_work/directed_test/directed_test_12345678.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1_Full64; Runtime version R-2020.12-SP1_Full64;  Aug  8 11:10 2023
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test directed_test...
*Verdi* Loading libsscore_vcs202012.so
*Verdi* : Disable novas_dump.log.
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1, Linux x86_64/64bit, 03/02/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/tools/proj/verification_platform/ut_noc/7_run/2_work/directed_test/directed_test_12345678.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
UVM_INFO /tools/proj/verification_platform/ut_noc/7_run/2_work/../../6_top/2_tc/./svt_axi_test/./ts.directed_test.sv(38) @ 0: uvm_test_top [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(70) @ 0: uvm_test_top [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(77) @ 0: uvm_test_top [build_phase] Value of load_through_config_creator ...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(78) @ 0: uvm_test_top [build_phase] load_through_config_creator = 0
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(99) @ 0: uvm_test_top [build_phase] Loaded cust_svt_axi_system_configuration 
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] VCS-SV simulation.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] VIP Vendor: Synopsys, VIP Suite: SVT, VIP Version: R-2020.12
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(2311) @ 0: reporter [new] DESIGNWARE_HOME@compile: /tools/synopsys/dw/.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_sequence_item_base.svp(5735) @ 0: reporter [new] VIP Vendor: Synopsys, VIP Suite: AMBA-BASE, VIP Version: R-2020.12
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(141) @ 0: uvm_test_top [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/ut_noc/7_run/2_work/../../6_top/2_tc/./svt_axi_test/./ts.directed_test.sv(54) @ 0: uvm_test_top [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_basic_env.sv(51) @ 0: uvm_test_top.env [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_basic_env.sv(82) @ 0: uvm_test_top.env [build_phase] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_virtual_sequencer.sv(28) @ 0: uvm_test_top.env.sequencer [build_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_virtual_sequencer.sv(36) @ 0: uvm_test_top.env.sequencer [build_phase] Exiting...
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_env_svt/sverilog/src/vcs/svt_axi_system_env.svp(455) @ 0: uvm_test_top.env.axi_system_env [connect_ph] ***************System Configuration**************
---------------------------------------------------------------------------------------------------------------------------------------
Name                                                                                                               Type                                                          Size  Value                                                              
---------------------------------------------------------------------------------------------------------------------------------------
cfg                                                                                                                cust_svt_axi_system_configuration                             -     @1075                                                              
  master_cfg                                                                                                       da(object)                                                    1     -                                                                  
    [0]                                                                                                            svt_axi_port_configuration                                    -     @1403                                                              
      sys_cfg                                                                                                      cust_svt_axi_system_configuration                             -     @759                                                               
      slave_addr_ranges                                                                                            da(object)                                                    0     -                                                                  
      dest_addr_mappers                                                                                            da(object)                                                    0     -                                                                  
      source_addr_mappers                                                                                          da(object)                                                    0     -                                                                  
      source_requester_name                                                                                        string                                                        0     ""                                                                 
      path_cov_slave_names                                                                                         array(svt_amba_addr_mapper::path_cov_dest_names_enum)         0     -                                                                  
      inst                                                                                                         string                                                        9     master[0]                                                          
      no_dut                                                                                                       integral                                                      1     'b0                                                                
      no_dut_xact_limit                                                                                            integral                                                      32    'd100                                                              
      enable_signal_callbacks                                                                                      integral                                                      1     'b0                                                                
      port_id                                                                                                      integral                                                      32    'd0                                                                
      amba_system_port_id                                                                                          integral                                                      32    -1                                                                 
      update_memory_in_request_order                                                                               integral                                                      32    'd0                                                                
      axi_wr_addr_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_wr_resp_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_wr_data_buffer                                                                                           integral                                                      32    'd4096                                                             
      axi_rd_addr_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_rd_resp_buffer                                                                                           integral                                                      32    'd4096                                                             
      initialize_output_signals_at_start                                                                           integral                                                      1     'b0                                                                
      id_based_xact_correlation_enable                                                                             integral                                                      1     'b1                                                                
      byte_boundary_for_master_xact_split                                                                          integral                                                      32    'd32                                                               
      port_interleaving_size                                                                                       integral                                                      32    'd64                                                               
      port_interleaving_group_id                                                                                   integral                                                      32    -1                                                                 
      port_interleaving_index                                                                                      integral                                                      32    'd0                                                                
      clock_enable                                                                                                 integral                                                      1     'b1                                                                
      pa_format_type                                                                                               svt_xml_writer::format_type_enum                              32    FSDB                                                               
      mem_type                                                                                                     mem_type_enum                                                 32    SV_BASED_SVT_MEM                                                   
      axi_interface_type                                                                                           axi_interface_type_enum                                       32    AXI3                                                               
      perf_inactivity_algorithm_type                                                                               perf_inactivity_algorithm_type_enum                           32    EXCLUDE_ALL                                                        
      single_outstanding_per_id_kind                                                                               single_outstanding_per_id_kind_enum                           32    WAIT_FOR_COMPLETION_OF_SAME_ID                                     
      axi_interface_category                                                                                       axi_interface_category_enum                                   32    AXI_READ_WRITE                                                     
      axi_port_kind                                                                                                axi_port_kind_enum                                            32    AXI_MASTER                                                         
      force_xact_to_cache_line_size_interface_type                                                                 force_xact_to_cache_line_size_interface_type_enum             32    ALL_INTERFACE_TYPES                                                
      ace_version                                                                                                  ace_version_enum                                              32    ACE_VERSION_1_0                                                    
      silent_mode                                                                                                  integral                                                      1     'b0                                                                
      is_4state                                                                                                    integral                                                      1     'b0                                                                
      is_downstream_coherent                                                                                       integral                                                      1     'b0                                                                
      is_active                                                                                                    integral                                                      1     'b1                                                                
      is_ic_port                                                                                                   integral                                                      1     'b0                                                                
      partial_write_to_slave_read_and_write_association_enable                                                     integral                                                      1     'b0                                                                
      cache_stashing_enable                                                                                        integral                                                      1     'b0                                                                
      trace_tag_enable                                                                                             integral                                                      1     'b0                                                                
      loopback_trace_tag_enable                                                                                    integral                                                      1     'b0                                                                
      deallocating_xacts_enable                                                                                    integral                                                      1     'b0                                                                
      addr_translation_enable                                                                                      integral                                                      1     'b0                                                                
      max_num_outstanding_xacts_check_enable                                                                       integral                                                      1     'b0                                                                
      port_interleaving_enable                                                                                     integral                                                      1     'b0                                                                
      dvm_sent_from_interleaved_port                                                                               integral                                                      1     'b0                                                                
      device_xact_sent_from_interleaved_port                                                                       integral                                                      1     'b0                                                                
      port_interleaving_for_device_xact_enable                                                                     integral                                                      1     'b0                                                                
      poison_enable                                                                                                integral                                                      1     'b0                                                                
      connect_to_axi_system_monitor                                                                                integral                                                      1     'b1                                                                
      use_external_port_monitor                                                                                    integral                                                      1     'b0                                                                
      wid_for_non_axi3_enable                                                                                      integral                                                      1     'b0                                                                
      per_clock_cycle_signal_checks_enable                                                                         integral                                                      1     'b1                                                                
      check_recommended_xact_length_for_locked_sequence                                                            integral                                                      1     'b0                                                                
      allow_overlapped_read_and_write_channel_coherent_transactions                                                integral                                                      1     'b0                                                                
      allow_was_unique_zero_in_unique_state                                                                        integral                                                      1     'b1                                                                
      allow_multibeat_atomic_transactions_to_be_less_than_data_width                                               integral                                                      1     'b0                                                                
      reset_type                                                                                                   reset_type_enum                                               32    0                                                                  
      tagged_address_space_attributes_enable                                                                       integral                                                      2     'h0                                                                
      use_tlm_generic_payload                                                                                      integral                                                      1     'b0                                                                
      use_pv_socket                                                                                                integral                                                      1     'b0                                                                
      uvm_reg_enable                                                                                               integral                                                      1     'b0                                                                
      data_transfer_for_makeinvalid_snoop_enable                                                                   integral                                                      1     'b0                                                                
      xact_inactivity_timeout                                                                                      integral                                                      32    'd0                                                                
      log_base_2_max_cache_line_size                                                                               integral                                                      32    'd0                                                                
      is_slave_addr_range_set                                                                                      integral                                                      1     'b0                                                                
      log_base_2_data_width                                                                                        integral                                                      32    'd0                                                                
      log_base_2_snoop_data_width                                                                                  integral                                                      32    'd0                                                                
      log_base_2_cache_line_size                                                                                   integral                                                      32    'd0                                                                
      log_base_2_atomicity_size                                                                                    integral                                                      32    'd0                                                                
      addr_width                                                                                                   integral                                                      32    'd64                                                               
      addr_user_width                                                                                              integral                                                      32    'd4                                                                
      data_width                                                                                                   integral                                                      32    'd64                                                               
      data_user_width                                                                                              integral                                                      32    'd8                                                                
      resp_user_width                                                                                              integral                                                      32    'd4                                                                
      cache_line_size                                                                                              integral                                                      32    'd2048                                                             
      start_addr_snoop_aligned_size                                                                                integral                                                      32    'd0                                                                
      atomicity_size                                                                                               integral                                                      32    -1                                                                 
      num_cache_lines                                                                                              integral                                                      32    'd1024                                                             
      snoop_data_width                                                                                             integral                                                      32    'd1024                                                             
      awid_enable                                                                                                  integral                                                      1     'b1                                                                
      wysiwyg_enable                                                                                               integral                                                      1     'b0                                                                
      get_byte_count_from_wstrb_enable                                                                             integral                                                      1     'b0                                                                
      ignore_wstrb_check_for_wysiwyg_format                                                                        integral                                                      1     'b0                                                                
      awregion_enable                                                                                              integral                                                      1     'b0                                                                
      awlen_enable                                                                                                 integral                                                      1     'b1                                                                
      awsize_enable                                                                                                integral                                                      1     'b1                                                                
      awburst_enable                                                                                               integral                                                      1     'b1                                                                
      awlock_enable                                                                                                integral                                                      1     'b1                                                                
      awcache_enable                                                                                               integral                                                      1     'b1                                                                
      awprot_enable                                                                                                integral                                                      1     'b1                                                                
      awqos_enable                                                                                                 integral                                                      1     'b0                                                                
      wstrb_enable                                                                                                 integral                                                      1     'b1                                                                
      wlast_enable                                                                                                 integral                                                      1     'b1                                                                
      bid_enable                                                                                                   integral                                                      1     'b1                                                                
      bresp_enable                                                                                                 integral                                                      1     'b1                                                                
      arid_enable                                                                                                  integral                                                      1     'b1                                                                
      arregion_enable                                                                                              integral                                                      1     'b0                                                                
      arlen_enable                                                                                                 integral                                                      1     'b1                                                                
      arsize_enable                                                                                                integral                                                      1     'b1                                                                
      arburst_enable                                                                                               integral                                                      1     'b1                                                                
      arlock_enable                                                                                                integral                                                      1     'b1                                                                
      arcache_enable                                                                                               integral                                                      1     'b1                                                                
      arprot_enable                                                                                                integral                                                      1     'b1                                                                
      arqos_enable                                                                                                 integral                                                      1     'b0                                                                
      rid_enable                                                                                                   integral                                                      1     'b1                                                                
      rresp_enable                                                                                                 integral                                                      1     'b1                                                                
      rlast_enable                                                                                                 integral                                                      1     'b1                                                                
      awuser_enable                                                                                                integral                                                      1     'b0                                                                
      wuser_enable                                                                                                 integral                                                      1     'b0                                                                
      buser_enable                                                                                                 integral                                                      1     'b0                                                                
      aruser_enable                                                                                                integral                                                      1     'b0                                                                
      ruser_enable                                                                                                 integral                                                      1     'b0                                                                
      zero_delay_enable                                                                                            integral                                                      1     'b0                                                                
      awakeup_enable                                                                                               integral                                                      1     'b0                                                                
      prev_xact_data_handshake_ref_event_enable                                                                    integral                                                      1     'b0                                                                
      awakeup_toggle_min_delay_during_idle                                                                         integral                                                      32    'd1                                                                
      awakeup_toggle_max_delay_during_idle                                                                         integral                                                      32    'd5                                                                
      acwakeup_enable                                                                                              integral                                                      1     'b0                                                                
      acwakeup_toggle_min_delay_during_idle                                                                        integral                                                      32    'd1                                                                
      acwakeup_toggle_max_delay_during_idle                                                                        integral                                                      32    'd5                                                                
      wdata_optimistic_flow_control_enable                                                                         integral                                                      1     'b0                                                                
      memory_update_for_read_xact_enable                                                                           integral                                                      1     'b0                                                                
      use_separate_rd_wr_chan_id_width                                                                             integral                                                      1     'b0                                                                
      id_width                                                                                                     integral                                                      32    'd8                                                                
      read_chan_id_width                                                                                           integral                                                      32    'd8                                                                
      write_chan_id_width                                                                                          integral                                                      32    'd8                                                                
      barrier_id_overlap                                                                                           integral                                                      1     'b1                                                                
      barrier_id_min                                                                                               integral                                                      32    'd0                                                                
      barrier_id_max                                                                                               integral                                                      32    'd255                                                              
      dvm_id_overlap                                                                                               integral                                                      1     'b1                                                                
      dvm_id_min                                                                                                   integral                                                      32    'd15                                                               
      dvm_id_max                                                                                                   integral                                                      32    'd255                                                              
      source_master_id_xmit_to_slaves_type                                                                         source_master_id_xmit_to_slaves_type_enum                     32    STATIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES                             
      check_type                                                                                                   check_type_enum                                               32    FALSE                                                              
      master_slave_xact_association_cache_prot_check                                                               master_slave_xact_association_cache_prot_check_enum           32    SVT_AXI_MASTER_SLAVE_XACT_ASSOCIATION_NONMODIFIABLE_CHECK          
      source_master_id_xmit_to_slaves                                                                              integral                                                      8     'h0                                                                
      is_source_master_id_and_dest_slave_id_same                                                                   integral                                                      1     'b0                                                                
      dvm_enable                                                                                                   integral                                                      1     'b0                                                                
      auto_gen_dvm_complete_enable                                                                                 integral                                                      1     'b0                                                                
      launch_auto_gen_dvm_complete_on_outstanding_xact_completion                                                  integral                                                      1     'b0                                                                
      min_auto_gen_dvm_complete_delay                                                                              integral                                                      32    'd0                                                                
      max_auto_gen_dvm_complete_delay                                                                              integral                                                      32    'd250                                                              
      speculative_read_enable                                                                                      integral                                                      1     'b0                                                                
      exclusive_monitor_enable                                                                                     integral                                                      1     'b1                                                                
      snoop_filter_enable                                                                                          integral                                                      1     'b0                                                                
      forward_cmos_to_slaves_check_enable                                                                          integral                                                      1     'b0                                                                
      cache_line_state_change_type                                                                                 cache_line_state_change_type_enum                             32    RECOMMENDED_CACHE_LINE_STATE_CHANGE                                
      snoop_response_mode_during_mem_update                                                                        snoop_response_mode_during_mem_update_type_enum               32    SUSPEND_SNOOP_DURING_MEM_UPDATE                                    
      snoop_response_data_transfer_mode                                                                            snoop_response_data_transfer_mode_enum                        32    SNOOP_RESP_DATA_TRANSFER_USING_CDDATA                              
      nonshareable_xact_address_range_in_systemshareable_mode                                                      nonshareable_xact_address_range_in_systemshareable_mode_enum  32    NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE
      writeevict_enable                                                                                            integral                                                      1     'b0                                                                
      awunique_enable                                                                                              integral                                                      1     'b0                                                                
      num_outstanding_xact                                                                                         integral                                                      32    'd4                                                                
      num_read_outstanding_xact                                                                                    integral                                                      32    'd4                                                                
      num_write_outstanding_xact                                                                                   integral                                                      32    'd4                                                                
      num_outstanding_snoop_xact                                                                                   integral                                                      32    'd4                                                                
      enable_delayed_response_port                                                                                 integral                                                      1     'b0                                                                
      exclusive_access_enable                                                                                      integral                                                      1     'b0                                                                
      locked_access_enable                                                                                         integral                                                      1     'b0                                                                
      barrier_enable                                                                                               integral                                                      1     'b0                                                                
      max_num_exclusive_access                                                                                     integral                                                      32    'd4                                                                
      use_secured_exclusive_monitor                                                                                integral                                                      1     'b1                                                                
      allow_exclusive_store_without_exclusive_load                                                                 integral                                                      1     'b0                                                                
      allow_first_exclusive_store_to_succeed                                                                       integral                                                      1     'b0                                                                
      reset_exclusive_monitor_on_successful_exclusive_store                                                        integral                                                      1     'b1                                                                
      shareable_exclusive_access_from_acelite_ports_enable                                                         integral                                                      1     'b1                                                                
      num_id_bits_used_in_exclusive_monitor                                                                        integral                                                      32    'd8                                                                
      num_addr_bits_used_in_exclusive_monitor                                                                      integral                                                      32    'd64                                                               
      num_initial_addr_bits_ignored_by_exclusive_monitor                                                           integral                                                      32    'd0                                                                
      exclusive_monitor_error_control_reg                                                                          integral                                                      32    'd0                                                                
      write_data_interleave_depth                                                                                  integral                                                      32    'd1                                                                
      id_reflection_enable                                                                                         integral                                                      1     'b0                                                                
      serial_read_write_access                                                                                     integral                                                      1     'b0                                                                
      check_valid_data_bytes_only_enable                                                                           integral                                                      1     'b1                                                                
      protocol_checks_enable                                                                                       integral                                                      1     'b1                                                                
      protocol_check_stats_enable                                                                                  integral                                                      1     'b0                                                                
      toggle_coverage_enable                                                                                       integral                                                      1     'b0                                                                
      state_coverage_enable                                                                                        integral                                                      1     'b0                                                                
      meta_coverage_enable                                                                                         integral                                                      1     'b0                                                                
      transaction_coverage_enable                                                                                  integral                                                      1     'b1                                                                
      protocol_checks_coverage_enable                                                                              integral                                                      1     'b0                                                                
      valid_ready_dependency_coverage_enable                                                                       integral                                                      1     'b0                                                                
      pass_check_cov                                                                                               integral                                                      1     'b1                                                                
      signal_valid_during_reset_checks_enable                                                                      integral                                                      1     'b1                                                                
      cov_same_id_in_outstanding_xacts                                                                             integral                                                      32    'd0                                                                
      cov_specific_id_in_back_to_back_xacts                                                                        integral                                                      32    'd0                                                                
      cov_num_clks_awvalid_wvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_rready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_bready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_rready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_bready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rready_wvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_bready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bready_wvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_rready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wready_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_arready_wready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_arready_rvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_arready_bvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_awready_dependency                                                                      integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_wready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_rvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_bvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rready_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bready_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_awvalid_dependency                                                                  integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_wvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_rvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_bvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_awvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_wvalid_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_awready_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_wready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_awready_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_wready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_same_id_in_dvm_tlbi_outstanding_xacts                                                                    integral                                                      32    'd0                                                                
      cov_bins_num_outstanding_xacts                                                                               integral                                                      32    'd64                                                               
      cov_bins_num_outstanding_snoop_xacts                                                                         integral                                                      32    'd64                                                               
      cov_bins_dvm_tlbi_num_outstanding_xacts                                                                      integral                                                      32    'd64                                                               
      trans_cross_axi_awburst_awlen_awaddr_enable                                                                  integral                                                      1     'b1                                                                
      cov_num_outstanding_xacts_range_enable                                                                       integral                                                      1     'b0                                                                
      trans_cross_axi_awburst_awlen_bresp_enable                                                                   integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awprot_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_araddr_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_rresp_enable                                                                   integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_rresp_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_bresp_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arprot_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awaddr_awsize_enable                                                           integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awsize_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awlock_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awcache_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_araddr_arsize_enable                                                           integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arsize_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arlock_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arcache_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awqos_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arqos_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awburst_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awsize_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awaddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awcache_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_bresp_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_bresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_awcache_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awbar_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awdomain_awbarrier_memory_sync_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awdomain_awbarrier_respect_ignore_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_ardomain_arbarrier_memory_sync_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_ardomain_arbarrier_respect_ignore_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arburst_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arsize_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_araddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arcache_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_coh_rresp_enable                                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_ardomain_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_ardomain_arcache_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arbar_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_ardvmmessage_ardvmresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_acaddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_acprot_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_crresp_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acdvmmessage_acdvmresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_meta_axi_read_enable                                                                                   integral                                                      1     'b1                                                                
      trans_meta_axi_write_enable                                                                                  integral                                                      1     'b1                                                                
      trans_meta_axi4_stream_enable                                                                                integral                                                      1     'b1                                                                
      trans_axi4_stream_delay_enable                                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_ooo_read_response_depth_enable                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_ooo_write_response_depth_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_stream_xact_type_tid_tdest_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_axi_outstanding_xact_enable                                                                      integral                                                      1     'b1                                                                
      trans_ace_barrier_outstanding_xact_enable                                                                    integral                                                      1     'b1                                                                
      trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable                                             integral                                                      1     'b1                                                                
      trans_ace_barrier_pair_sequence_enable                                                                       integral                                                      1     'b1                                                                
      trans_axi_back_to_back_read_burst_sequence_enable                                                            integral                                                      1     'b1                                                                
      trans_axi_back_to_back_write_burst_sequence_enable                                                           integral                                                      1     'b1                                                                
      trans_axi_write_read_same_id_completed_out_of_order_enable                                                   integral                                                      1     'b1                                                                
      trans_axi_write_read_diff_id_completed_out_of_order_enable                                                   integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable                                                   integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable                                               integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable                                                    integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_firstpart_addr_range_cov_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable                                               integral                                                      1     'b1                                                                
      trans_cross_axi_fixed_burst_wstrb_cov_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable                                   integral                                                      1     'b1                                                                
      trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable                                    integral                                                      1     'b1                                                                
      trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable                                                 integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_same_arid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable                                               integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable                                               integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_arid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_arid_range_enable                                                  integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_same_awid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_awid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_awid_range_enable                                                  integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_snoop_xacts_enable                                                                 integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable                                     integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable                               integral                                                      1     'b1                                                                
      single_outstanding_per_id_enable                                                                             integral                                                      1     'b0                                                                
      single_outstanding_per_tdest_enable                                                                          integral                                                      1     'b0                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable                                     integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_exclusive_arcache_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_exclusive_awcache_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_writeunique_awdomain_awprot_enable                                                           integral                                                      1     'b1                                                                
      cov_trans_cross_slave_port_id_enable                                                                         integral                                                      1     'b0                                                                
      trans_cross_ace_readonce_ardomain_arprot_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_awprot_awbarrier_memory_sync_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_arprot_arbarrier_memory_sync_enable                                                          integral                                                      1     'b1                                                                
      trans_axi_four_state_rd_wr_burst_sequence_cov_enable                                                         integral                                                      1     'b1                                                                
      trans_axi_four_excl_normal_sequence_cov_enable                                                               integral                                                      1     'b1                                                                
      trans_lock_followed_by_excl_sequence_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_write_strobes_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_write_interleaving_depth_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_master_to_slave_path_access_cov_enable                                                           integral                                                      1     'b0                                                                
      trans_cross_axi_read_interleaving_depth_enable                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable                                                    integral                                                      1     'b1                                                                
      trans_cross_axi_read_narrow_transfer_arlen_araddr_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_axi_write_unaligned_transfer_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_axi_read_unaligned_transfer_enable                                                               integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable                                     integral                                                      1     'b1                                                                
      trans_master_ace_coherent_and_ace_snoop_response_association_enable                                          integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable                         integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable  integral                                                      1     'b1                                                                
      master_slave_xact_association_cache_prot_check_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_snoop_enable                                                                                       integral                                                      1     'b1                                                                
      trans_outstanding_read_with_same_id_to_different_slaves_enable                                               integral                                                      1     'b1                                                                
      trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable                                                      integral                                                      1     'b1                                                                
      trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable                                               integral                                                      1     'b1                                                                
      trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable                                           integral                                                      1     'b1                                                                
      trans_outstanding_write_with_same_id_to_different_slaves_enable                                              integral                                                      1     'b1                                                                
      trans_ar_aw_stalled_for_ac_channel_enable                                                                    integral                                                      1     'b1                                                                
      trans_xact_domain_after_nonshareable_barrier_enable                                                          integral                                                      1     'b1                                                                
      trans_xact_domain_after_innershareable_barrier_enable                                                        integral                                                      1     'b1                                                                
      trans_xact_domain_after_outershareable_barrier_enable                                                        integral                                                      1     'b1                                                                
      trans_xact_domain_after_systemshareable_barrier_enable                                                       integral                                                      1     'b1                                                                
      trans_xact_ordering_after_barrier_enable                                                                     integral                                                      1     'b1                                                                
      display_xact_phase_messages                                                                                  integral                                                      1     'b0                                                                
      use_debug_interface                                                                                          integral                                                      1     'b0                                                                
      enable_reporting                                                                                             integral                                                      1     'b0                                                                
      data_trace_enable                                                                                            integral                                                      1     'b0                                                                
      data_beat_trace_enable                                                                                       integral                                                      1     'b0                                                                
      enable_tracing                                                                                               integral                                                      1     'b0                                                                
      enable_xml_gen                                                                                               integral                                                      1     'b1                                                                
      enable_memcore_xml_gen                                                                                       integral                                                      1     'b0                                                                
      tready_enable                                                                                                integral                                                      1     'b1                                                                
      tkeep_enable                                                                                                 integral                                                      1     'b1                                                                
      tstrb_enable                                                                                                 integral                                                      1     'b1                                                                
      tid_enable                                                                                                   integral                                                      1     'b1                                                                
      tdest_enable                                                                                                 integral                                                      1     'b1                                                                
      tuser_enable                                                                                                 integral                                                      1     'b1                                                                
      tdata_enable                                                                                                 integral                                                      1     'b1                                                                
      tlast_enable                                                                                                 integral                                                      1     'b1                                                                
      tdata_width                                                                                                  integral                                                      32    'd128                                                              
      tid_width                                                                                                    integral                                                      32    'd8                                                                
      tdest_width                                                                                                  integral                                                      32    'd4                                                                
      tuser_width                                                                                                  integral                                                      32    'd8                                                                
      default_rready                                                                                               integral                                                      1     'b1                                                                
      default_bready                                                                                               integral                                                      1     'b1                                                                
      default_acready                                                                                              integral                                                      1     'b1                                                                
      default_crready                                                                                              integral                                                      1     'b1                                                                
      default_cdready                                                                                              integral                                                      1     'b1                                                                
      default_tready                                                                                               integral                                                      1     'b0                                                                
      addr_overlap_check_enable                                                                                    integral                                                      1     'b0                                                                
      byte_stream_enable                                                                                           integral                                                      1     'b1                                                                
      continuous_aligned_stream_enable                                                                             integral                                                      1     'b1                                                                
      continuous_unaligned_stream_enable                                                                           integral                                                      1     'b1                                                                
      sparse_stream_enable                                                                                         integral                                                      1     'b1                                                                
      user_stream_enable                                                                                           integral                                                      1     'b1                                                                
      stream_interleave_depth                                                                                      integral                                                      32    'd1                                                                
      inactive_wdata_bytes_val                                                                                     wdata_val_enum                                                32    INACTIVE_WDATA_BYTE_UNCHANGED_VAL                                  
      write_addr_chan_idle_val                                                                                     writ_addr_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      write_data_chan_idle_val                                                                                     write_data_chan_idle_val_enum                                 32    INACTIVE_CHAN_PREV_VAL                                             
      read_addr_chan_idle_val                                                                                      read_addr_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      default_awready                                                                                              integral                                                      1     'b1                                                                
      default_wready                                                                                               integral                                                      1     'b1                                                                
      default_arready                                                                                              integral                                                      1     'b1                                                                
      write_resp_chan_idle_val                                                                                     write_resp_chan_idle_val_enum                                 32    INACTIVE_CHAN_PREV_VAL                                             
      toggle_ready_signals_during_idle_period                                                                      integral                                                      1     'b0                                                                
      read_data_chan_idle_val                                                                                      read_data_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      read_data_reordering_depth                                                                                   integral                                                      32    'd1                                                                
      write_resp_reordering_depth                                                                                  integral                                                      32    'd8                                                                
      read_data_interleave_size                                                                                    integral                                                      32    'd0                                                                
      reordering_window                                                                                            reordering_window_enum                                        32    MOVING                                                             
      error_response_policy                                                                                        error_response_policy_enum                                    32    0                                                                  
      reordering_algorithm                                                                                         reordering_algorithm_enum                                     32    RANDOM                                                             
      reordering_priority_high_value                                                                               integral                                                      1     'b0                                                                
      write_resp_wait_for_addr_accept                                                                              integral                                                      1     'b1                                                                
      wready_wait_for_awaddr                                                                                       integral                                                      1     'b0                                                                
      wready_wait_for_awaddr_handshake                                                                             integral                                                      1     'b0                                                                
      axi_slv_channel_buffers_enable                                                                               integral                                                      1     'b0                                                                
      enable_mem                                                                                                   integral                                                      1     'b1                                                                
      num_fifo_mem                                                                                                 integral                                                      32    'd0                                                                
      fifo_mem_addresses                                                                                           qda                                                           0     -                                                                  
      enable_domain_based_addr_gen                                                                                 integral                                                      1     'b0                                                                
      nonshareable_start_addr                                                                                      qda                                                           0     -                                                                  
      nonshareable_end_addr                                                                                        qda                                                           0     -                                                                  
      innershareable_start_addr                                                                                    qda                                                           0     -                                                                  
      innershareable_end_addr                                                                                      qda                                                           0     -                                                                  
      outershareable_start_addr                                                                                    qda                                                           0     -                                                                  
      outershareable_end_addr                                                                                      qda                                                           0     -                                                                  
      update_cache_for_prot_type                                                                                   integral                                                      1     'b0                                                                
      update_cache_for_memory_attributes                                                                           integral                                                      1     'b0                                                                
      update_cache_for_non_coherent_xacts                                                                          integral                                                      1     'b0                                                                
      transfer_snoop_data_always_if_valid_cacheline                                                                integral                                                      1     'b1                                                                
      write_resp_wait_for_data_accept                                                                              integral                                                      1     'b0                                                                
      perf_recording_interval                                                                                      real                                                          64    0.000000                                                           
      perf_max_write_xact_latency                                                                                  real                                                          64    -1.000000                                                          
      perf_min_write_xact_latency                                                                                  real                                                          64    -1.000000                                                          
      perf_avg_max_write_xact_latency                                                                              real                                                          64    -1.000000                                                          
      perf_avg_min_write_xact_latency                                                                              real                                                          64    -1.000000                                                          
      perf_max_read_xact_latency                                                                                   real                                                          64    -1.000000                                                          
      perf_min_read_xact_latency                                                                                   real                                                          64    -1.000000                                                          
      perf_avg_max_read_xact_latency                                                                               real                                                          64    -1.000000                                                          
      perf_avg_min_read_xact_latency                                                                               real                                                          64    -1.000000                                                          
      perf_max_read_throughput                                                                                     real                                                          64    -1.000000                                                          
      perf_max_read_bandwidth                                                                                      real                                                          64    -1.000000                                                          
      perf_min_read_throughput                                                                                     real                                                          64    -1.000000                                                          
      perf_min_read_bandwidth                                                                                      real                                                          64    -1.000000                                                          
      perf_max_write_throughput                                                                                    real                                                          64    -1.000000                                                          
      perf_max_write_bandwidth                                                                                     real                                                          64    -1.000000                                                          
      perf_min_write_throughput                                                                                    real                                                          64    -1.000000                                                          
      perf_min_write_bandwidth                                                                                     real                                                          64    -1.000000                                                          
      perf_exclude_inactive_periods_for_throughput                                                                 integral                                                      1     'b0                                                                
  lp_master_cfg                                                                                                    da(object)                                                    0     -                                                                  
  slave_cfg                                                                                                        da(object)                                                    1     -                                                                  
    [0]                                                                                                            svt_axi_port_configuration                                    -     @1407                                                              
      sys_cfg                                                                                                      cust_svt_axi_system_configuration                             -     @759                                                               
      slave_addr_ranges                                                                                            da(object)                                                    1     -                                                                  
        [0]                                                                                                        svt_axi_slave_addr_range                                      -     @1411                                                              
          region_ranges                                                                                            da(object)                                                    0     -                                                                  
          start_addr                                                                                               integral                                                      64    'h0                                                                
          end_addr                                                                                                 integral                                                      64    'hffffffffffffffff                                                 
          tdest                                                                                                    integral                                                      4     'h0                                                                
          slv_idx                                                                                                  integral                                                      32    'd0                                                                
          addr_attribute                                                                                           integral                                                      2     'h0                                                                
          overlapped_addr_slave_ports                                                                              qda                                                           0     -                                                                  
      dest_addr_mappers                                                                                            da(object)                                                    0     -                                                                  
      source_addr_mappers                                                                                          da(object)                                                    0     -                                                                  
      source_requester_name                                                                                        string                                                        0     ""                                                                 
      path_cov_slave_names                                                                                         array(svt_amba_addr_mapper::path_cov_dest_names_enum)         0     -                                                                  
      inst                                                                                                         string                                                        8     slave[0]                                                           
      no_dut                                                                                                       integral                                                      1     'b0                                                                
      no_dut_xact_limit                                                                                            integral                                                      32    'd100                                                              
      enable_signal_callbacks                                                                                      integral                                                      1     'b0                                                                
      port_id                                                                                                      integral                                                      32    'd0                                                                
      amba_system_port_id                                                                                          integral                                                      32    -1                                                                 
      update_memory_in_request_order                                                                               integral                                                      32    'd0                                                                
      axi_wr_addr_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_wr_resp_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_wr_data_buffer                                                                                           integral                                                      32    'd4096                                                             
      axi_rd_addr_buffer                                                                                           integral                                                      32    'd16                                                               
      axi_rd_resp_buffer                                                                                           integral                                                      32    'd4096                                                             
      initialize_output_signals_at_start                                                                           integral                                                      1     'b0                                                                
      id_based_xact_correlation_enable                                                                             integral                                                      1     'b1                                                                
      byte_boundary_for_master_xact_split                                                                          integral                                                      32    'd32                                                               
      port_interleaving_size                                                                                       integral                                                      32    'd64                                                               
      port_interleaving_group_id                                                                                   integral                                                      32    -1                                                                 
      port_interleaving_index                                                                                      integral                                                      32    'd0                                                                
      clock_enable                                                                                                 integral                                                      1     'b1                                                                
      pa_format_type                                                                                               svt_xml_writer::format_type_enum                              32    FSDB                                                               
      mem_type                                                                                                     mem_type_enum                                                 32    SV_BASED_SVT_MEM                                                   
      axi_interface_type                                                                                           axi_interface_type_enum                                       32    AXI3                                                               
      perf_inactivity_algorithm_type                                                                               perf_inactivity_algorithm_type_enum                           32    EXCLUDE_ALL                                                        
      single_outstanding_per_id_kind                                                                               single_outstanding_per_id_kind_enum                           32    WAIT_FOR_COMPLETION_OF_SAME_ID                                     
      axi_interface_category                                                                                       axi_interface_category_enum                                   32    AXI_READ_WRITE                                                     
      axi_port_kind                                                                                                axi_port_kind_enum                                            32    AXI_SLAVE                                                          
      force_xact_to_cache_line_size_interface_type                                                                 force_xact_to_cache_line_size_interface_type_enum             32    ALL_INTERFACE_TYPES                                                
      ace_version                                                                                                  ace_version_enum                                              32    ACE_VERSION_1_0                                                    
      silent_mode                                                                                                  integral                                                      1     'b0                                                                
      is_4state                                                                                                    integral                                                      1     'b0                                                                
      is_downstream_coherent                                                                                       integral                                                      1     'b0                                                                
      is_active                                                                                                    integral                                                      1     'b1                                                                
      is_ic_port                                                                                                   integral                                                      1     'b0                                                                
      partial_write_to_slave_read_and_write_association_enable                                                     integral                                                      1     'b0                                                                
      cache_stashing_enable                                                                                        integral                                                      1     'b0                                                                
      trace_tag_enable                                                                                             integral                                                      1     'b0                                                                
      loopback_trace_tag_enable                                                                                    integral                                                      1     'b0                                                                
      deallocating_xacts_enable                                                                                    integral                                                      1     'b0                                                                
      addr_translation_enable                                                                                      integral                                                      1     'b0                                                                
      max_num_outstanding_xacts_check_enable                                                                       integral                                                      1     'b0                                                                
      port_interleaving_enable                                                                                     integral                                                      1     'b0                                                                
      dvm_sent_from_interleaved_port                                                                               integral                                                      1     'b0                                                                
      device_xact_sent_from_interleaved_port                                                                       integral                                                      1     'b0                                                                
      port_interleaving_for_device_xact_enable                                                                     integral                                                      1     'b0                                                                
      poison_enable                                                                                                integral                                                      1     'b0                                                                
      connect_to_axi_system_monitor                                                                                integral                                                      1     'b1                                                                
      use_external_port_monitor                                                                                    integral                                                      1     'b0                                                                
      wid_for_non_axi3_enable                                                                                      integral                                                      1     'b0                                                                
      per_clock_cycle_signal_checks_enable                                                                         integral                                                      1     'b1                                                                
      check_recommended_xact_length_for_locked_sequence                                                            integral                                                      1     'b0                                                                
      allow_overlapped_read_and_write_channel_coherent_transactions                                                integral                                                      1     'b0                                                                
      allow_was_unique_zero_in_unique_state                                                                        integral                                                      1     'b1                                                                
      allow_multibeat_atomic_transactions_to_be_less_than_data_width                                               integral                                                      1     'b0                                                                
      reset_type                                                                                                   reset_type_enum                                               32    0                                                                  
      tagged_address_space_attributes_enable                                                                       integral                                                      2     'h0                                                                
      use_tlm_generic_payload                                                                                      integral                                                      1     'b0                                                                
      use_pv_socket                                                                                                integral                                                      1     'b0                                                                
      uvm_reg_enable                                                                                               integral                                                      1     'b0                                                                
      data_transfer_for_makeinvalid_snoop_enable                                                                   integral                                                      1     'b0                                                                
      xact_inactivity_timeout                                                                                      integral                                                      32    'd0                                                                
      log_base_2_max_cache_line_size                                                                               integral                                                      32    'd0                                                                
      is_slave_addr_range_set                                                                                      integral                                                      1     'b1                                                                
      log_base_2_data_width                                                                                        integral                                                      32    'd0                                                                
      log_base_2_snoop_data_width                                                                                  integral                                                      32    'd0                                                                
      log_base_2_cache_line_size                                                                                   integral                                                      32    'd0                                                                
      log_base_2_atomicity_size                                                                                    integral                                                      32    'd0                                                                
      addr_width                                                                                                   integral                                                      32    'd64                                                               
      addr_user_width                                                                                              integral                                                      32    'd4                                                                
      data_width                                                                                                   integral                                                      32    'd64                                                               
      data_user_width                                                                                              integral                                                      32    'd8                                                                
      resp_user_width                                                                                              integral                                                      32    'd4                                                                
      cache_line_size                                                                                              integral                                                      32    'd2048                                                             
      start_addr_snoop_aligned_size                                                                                integral                                                      32    'd0                                                                
      atomicity_size                                                                                               integral                                                      32    -1                                                                 
      num_cache_lines                                                                                              integral                                                      32    'd1024                                                             
      snoop_data_width                                                                                             integral                                                      32    'd1024                                                             
      awid_enable                                                                                                  integral                                                      1     'b1                                                                
      wysiwyg_enable                                                                                               integral                                                      1     'b0                                                                
      get_byte_count_from_wstrb_enable                                                                             integral                                                      1     'b0                                                                
      ignore_wstrb_check_for_wysiwyg_format                                                                        integral                                                      1     'b0                                                                
      awregion_enable                                                                                              integral                                                      1     'b0                                                                
      awlen_enable                                                                                                 integral                                                      1     'b1                                                                
      awsize_enable                                                                                                integral                                                      1     'b1                                                                
      awburst_enable                                                                                               integral                                                      1     'b1                                                                
      awlock_enable                                                                                                integral                                                      1     'b1                                                                
      awcache_enable                                                                                               integral                                                      1     'b1                                                                
      awprot_enable                                                                                                integral                                                      1     'b1                                                                
      awqos_enable                                                                                                 integral                                                      1     'b0                                                                
      wstrb_enable                                                                                                 integral                                                      1     'b1                                                                
      wlast_enable                                                                                                 integral                                                      1     'b1                                                                
      bid_enable                                                                                                   integral                                                      1     'b1                                                                
      bresp_enable                                                                                                 integral                                                      1     'b1                                                                
      arid_enable                                                                                                  integral                                                      1     'b1                                                                
      arregion_enable                                                                                              integral                                                      1     'b0                                                                
      arlen_enable                                                                                                 integral                                                      1     'b1                                                                
      arsize_enable                                                                                                integral                                                      1     'b1                                                                
      arburst_enable                                                                                               integral                                                      1     'b1                                                                
      arlock_enable                                                                                                integral                                                      1     'b1                                                                
      arcache_enable                                                                                               integral                                                      1     'b1                                                                
      arprot_enable                                                                                                integral                                                      1     'b1                                                                
      arqos_enable                                                                                                 integral                                                      1     'b0                                                                
      rid_enable                                                                                                   integral                                                      1     'b1                                                                
      rresp_enable                                                                                                 integral                                                      1     'b1                                                                
      rlast_enable                                                                                                 integral                                                      1     'b1                                                                
      awuser_enable                                                                                                integral                                                      1     'b0                                                                
      wuser_enable                                                                                                 integral                                                      1     'b0                                                                
      buser_enable                                                                                                 integral                                                      1     'b0                                                                
      aruser_enable                                                                                                integral                                                      1     'b0                                                                
      ruser_enable                                                                                                 integral                                                      1     'b0                                                                
      zero_delay_enable                                                                                            integral                                                      1     'b0                                                                
      awakeup_enable                                                                                               integral                                                      1     'b0                                                                
      prev_xact_data_handshake_ref_event_enable                                                                    integral                                                      1     'b0                                                                
      awakeup_toggle_min_delay_during_idle                                                                         integral                                                      32    'd1                                                                
      awakeup_toggle_max_delay_during_idle                                                                         integral                                                      32    'd5                                                                
      acwakeup_enable                                                                                              integral                                                      1     'b0                                                                
      acwakeup_toggle_min_delay_during_idle                                                                        integral                                                      32    'd1                                                                
      acwakeup_toggle_max_delay_during_idle                                                                        integral                                                      32    'd5                                                                
      wdata_optimistic_flow_control_enable                                                                         integral                                                      1     'b0                                                                
      memory_update_for_read_xact_enable                                                                           integral                                                      1     'b0                                                                
      use_separate_rd_wr_chan_id_width                                                                             integral                                                      1     'b0                                                                
      id_width                                                                                                     integral                                                      32    'd8                                                                
      read_chan_id_width                                                                                           integral                                                      32    'd8                                                                
      write_chan_id_width                                                                                          integral                                                      32    'd8                                                                
      barrier_id_overlap                                                                                           integral                                                      1     'b1                                                                
      barrier_id_min                                                                                               integral                                                      32    'd0                                                                
      barrier_id_max                                                                                               integral                                                      32    'd255                                                              
      dvm_id_overlap                                                                                               integral                                                      1     'b1                                                                
      dvm_id_min                                                                                                   integral                                                      32    'd15                                                               
      dvm_id_max                                                                                                   integral                                                      32    'd255                                                              
      source_master_id_xmit_to_slaves_type                                                                         source_master_id_xmit_to_slaves_type_enum                     32    STATIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES                             
      check_type                                                                                                   check_type_enum                                               32    FALSE                                                              
      master_slave_xact_association_cache_prot_check                                                               master_slave_xact_association_cache_prot_check_enum           32    SVT_AXI_MASTER_SLAVE_XACT_ASSOCIATION_NONMODIFIABLE_CHECK          
      source_master_id_xmit_to_slaves                                                                              integral                                                      8     'h0                                                                
      is_source_master_id_and_dest_slave_id_same                                                                   integral                                                      1     'b0                                                                
      dvm_enable                                                                                                   integral                                                      1     'b0                                                                
      auto_gen_dvm_complete_enable                                                                                 integral                                                      1     'b0                                                                
      launch_auto_gen_dvm_complete_on_outstanding_xact_completion                                                  integral                                                      1     'b0                                                                
      min_auto_gen_dvm_complete_delay                                                                              integral                                                      32    'd0                                                                
      max_auto_gen_dvm_complete_delay                                                                              integral                                                      32    'd250                                                              
      speculative_read_enable                                                                                      integral                                                      1     'b0                                                                
      exclusive_monitor_enable                                                                                     integral                                                      1     'b1                                                                
      snoop_filter_enable                                                                                          integral                                                      1     'b0                                                                
      forward_cmos_to_slaves_check_enable                                                                          integral                                                      1     'b0                                                                
      cache_line_state_change_type                                                                                 cache_line_state_change_type_enum                             32    RECOMMENDED_CACHE_LINE_STATE_CHANGE                                
      snoop_response_mode_during_mem_update                                                                        snoop_response_mode_during_mem_update_type_enum               32    SUSPEND_SNOOP_DURING_MEM_UPDATE                                    
      snoop_response_data_transfer_mode                                                                            snoop_response_data_transfer_mode_enum                        32    SNOOP_RESP_DATA_TRANSFER_USING_CDDATA                              
      nonshareable_xact_address_range_in_systemshareable_mode                                                      nonshareable_xact_address_range_in_systemshareable_mode_enum  32    NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE
      writeevict_enable                                                                                            integral                                                      1     'b0                                                                
      awunique_enable                                                                                              integral                                                      1     'b0                                                                
      num_outstanding_xact                                                                                         integral                                                      32    'd4                                                                
      num_read_outstanding_xact                                                                                    integral                                                      32    'd4                                                                
      num_write_outstanding_xact                                                                                   integral                                                      32    'd4                                                                
      num_outstanding_snoop_xact                                                                                   integral                                                      32    'd4                                                                
      enable_delayed_response_port                                                                                 integral                                                      1     'b0                                                                
      exclusive_access_enable                                                                                      integral                                                      1     'b0                                                                
      locked_access_enable                                                                                         integral                                                      1     'b0                                                                
      barrier_enable                                                                                               integral                                                      1     'b0                                                                
      max_num_exclusive_access                                                                                     integral                                                      32    'd4                                                                
      use_secured_exclusive_monitor                                                                                integral                                                      1     'b1                                                                
      allow_exclusive_store_without_exclusive_load                                                                 integral                                                      1     'b0                                                                
      allow_first_exclusive_store_to_succeed                                                                       integral                                                      1     'b0                                                                
      reset_exclusive_monitor_on_successful_exclusive_store                                                        integral                                                      1     'b1                                                                
      shareable_exclusive_access_from_acelite_ports_enable                                                         integral                                                      1     'b1                                                                
      num_id_bits_used_in_exclusive_monitor                                                                        integral                                                      32    'd8                                                                
      num_addr_bits_used_in_exclusive_monitor                                                                      integral                                                      32    'd64                                                               
      num_initial_addr_bits_ignored_by_exclusive_monitor                                                           integral                                                      32    'd0                                                                
      exclusive_monitor_error_control_reg                                                                          integral                                                      32    'd0                                                                
      write_data_interleave_depth                                                                                  integral                                                      32    'd1                                                                
      id_reflection_enable                                                                                         integral                                                      1     'b0                                                                
      serial_read_write_access                                                                                     integral                                                      1     'b0                                                                
      check_valid_data_bytes_only_enable                                                                           integral                                                      1     'b1                                                                
      protocol_checks_enable                                                                                       integral                                                      1     'b1                                                                
      protocol_check_stats_enable                                                                                  integral                                                      1     'b0                                                                
      toggle_coverage_enable                                                                                       integral                                                      1     'b0                                                                
      state_coverage_enable                                                                                        integral                                                      1     'b0                                                                
      meta_coverage_enable                                                                                         integral                                                      1     'b0                                                                
      transaction_coverage_enable                                                                                  integral                                                      1     'b1                                                                
      protocol_checks_coverage_enable                                                                              integral                                                      1     'b0                                                                
      valid_ready_dependency_coverage_enable                                                                       integral                                                      1     'b0                                                                
      pass_check_cov                                                                                               integral                                                      1     'b1                                                                
      signal_valid_during_reset_checks_enable                                                                      integral                                                      1     'b1                                                                
      cov_same_id_in_outstanding_xacts                                                                             integral                                                      32    'd0                                                                
      cov_specific_id_in_back_to_back_xacts                                                                        integral                                                      32    'd0                                                                
      cov_num_clks_awvalid_wvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_rready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_bready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_rready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_bready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rready_wvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_bready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_awvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bready_wvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_rready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wready_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_arready_wready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_arready_rvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_arready_bvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_arready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_awready_dependency                                                                      integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_wready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_rvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_awvalid_bvalid_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_wvalid_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_rready_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_rready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_awready_dependency                                                                       integral                                                      32    'd10                                                               
      cov_num_clks_bready_wready_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_rvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_bready_bvalid_dependency                                                                        integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_awvalid_dependency                                                                  integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_wvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_rvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_awready_and_bvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_awvalid_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_wvalid_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_wready_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_awready_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_wready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_rvalid_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_awready_dependency                                                                   integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_wready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_rready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_num_clks_bvalid_and_bready_dependency                                                                    integral                                                      32    'd10                                                               
      cov_same_id_in_dvm_tlbi_outstanding_xacts                                                                    integral                                                      32    'd0                                                                
      cov_bins_num_outstanding_xacts                                                                               integral                                                      32    'd64                                                               
      cov_bins_num_outstanding_snoop_xacts                                                                         integral                                                      32    'd64                                                               
      cov_bins_dvm_tlbi_num_outstanding_xacts                                                                      integral                                                      32    'd64                                                               
      trans_cross_axi_awburst_awlen_awaddr_enable                                                                  integral                                                      1     'b1                                                                
      cov_num_outstanding_xacts_range_enable                                                                       integral                                                      1     'b0                                                                
      trans_cross_axi_awburst_awlen_bresp_enable                                                                   integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awprot_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_araddr_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_rresp_enable                                                                   integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_rresp_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_bresp_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arprot_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awaddr_awsize_enable                                                           integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awsize_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awlock_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awlen_awcache_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_araddr_arsize_enable                                                           integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arsize_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arlock_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arlen_arcache_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_awburst_awqos_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_arburst_arqos_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awburst_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awsize_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awaddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awcache_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_bresp_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_bresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awdomain_awcache_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_awbar_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_awdomain_awbarrier_memory_sync_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_awdomain_awbarrier_respect_ignore_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_ardomain_arbarrier_memory_sync_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_ardomain_arbarrier_respect_ignore_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arburst_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arlen_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arsize_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_araddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arcache_enable                                                                       integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_coh_rresp_enable                                                                     integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_ardomain_enable                                                                      integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_ardomain_arcache_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_arbar_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_ace_ardvmmessage_ardvmresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_acaddr_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_acprot_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_crresp_enable                                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_acdvmmessage_acdvmresp_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable                                             integral                                                      1     'b1                                                                
      trans_meta_axi_read_enable                                                                                   integral                                                      1     'b1                                                                
      trans_meta_axi_write_enable                                                                                  integral                                                      1     'b1                                                                
      trans_meta_axi4_stream_enable                                                                                integral                                                      1     'b1                                                                
      trans_axi4_stream_delay_enable                                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_ooo_read_response_depth_enable                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_ooo_write_response_depth_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_stream_xact_type_tid_tdest_enable                                                                integral                                                      1     'b1                                                                
      trans_cross_axi_outstanding_xact_enable                                                                      integral                                                      1     'b1                                                                
      trans_ace_barrier_outstanding_xact_enable                                                                    integral                                                      1     'b1                                                                
      trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable                                             integral                                                      1     'b1                                                                
      trans_ace_barrier_pair_sequence_enable                                                                       integral                                                      1     'b1                                                                
      trans_axi_back_to_back_read_burst_sequence_enable                                                            integral                                                      1     'b1                                                                
      trans_axi_back_to_back_write_burst_sequence_enable                                                           integral                                                      1     'b1                                                                
      trans_axi_write_read_same_id_completed_out_of_order_enable                                                   integral                                                      1     'b1                                                                
      trans_axi_write_read_diff_id_completed_out_of_order_enable                                                   integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable                                                        integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable                                                   integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable                                               integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable                                                    integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_firstpart_addr_range_cov_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable                                               integral                                                      1     'b1                                                                
      trans_cross_axi_fixed_burst_wstrb_cov_enable                                                                 integral                                                      1     'b1                                                                
      trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable                                   integral                                                      1     'b1                                                                
      trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable                                    integral                                                      1     'b1                                                                
      trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable                                                 integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable                                        integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable                                       integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_same_arid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable                                               integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable                                               integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_arid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_arid_range_enable                                                  integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_same_awid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_awid_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_num_outstanding_xacts_with_diff_awid_range_enable                                                  integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_snoop_xacts_enable                                                                 integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable                                     integral                                                      1     'b1                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable                               integral                                                      1     'b1                                                                
      single_outstanding_per_id_enable                                                                             integral                                                      1     'b0                                                                
      single_outstanding_per_tdest_enable                                                                          integral                                                      1     'b0                                                                
      trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable                                     integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_exclusive_arcache_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_axi_atomictype_exclusive_awcache_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_writeunique_awdomain_awprot_enable                                                           integral                                                      1     'b1                                                                
      cov_trans_cross_slave_port_id_enable                                                                         integral                                                      1     'b0                                                                
      trans_cross_ace_readonce_ardomain_arprot_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_ace_awprot_awbarrier_memory_sync_enable                                                          integral                                                      1     'b1                                                                
      trans_cross_ace_arprot_arbarrier_memory_sync_enable                                                          integral                                                      1     'b1                                                                
      trans_axi_four_state_rd_wr_burst_sequence_cov_enable                                                         integral                                                      1     'b1                                                                
      trans_axi_four_excl_normal_sequence_cov_enable                                                               integral                                                      1     'b1                                                                
      trans_lock_followed_by_excl_sequence_enable                                                                  integral                                                      1     'b1                                                                
      trans_cross_axi_write_strobes_enable                                                                         integral                                                      1     'b1                                                                
      trans_cross_axi_write_interleaving_depth_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_master_to_slave_path_access_cov_enable                                                           integral                                                      1     'b0                                                                
      trans_cross_axi_read_interleaving_depth_enable                                                               integral                                                      1     'b1                                                                
      trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable                                                    integral                                                      1     'b1                                                                
      trans_cross_axi_read_narrow_transfer_arlen_araddr_enable                                                     integral                                                      1     'b1                                                                
      trans_cross_axi_write_unaligned_transfer_enable                                                              integral                                                      1     'b1                                                                
      trans_cross_axi_read_unaligned_transfer_enable                                                               integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable                                     integral                                                      1     'b1                                                                
      trans_master_ace_coherent_and_ace_snoop_response_association_enable                                          integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable                         integral                                                      1     'b1                                                                
      trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable  integral                                                      1     'b1                                                                
      master_slave_xact_association_cache_prot_check_enable                                                        integral                                                      1     'b1                                                                
      trans_axi_snoop_enable                                                                                       integral                                                      1     'b1                                                                
      trans_outstanding_read_with_same_id_to_different_slaves_enable                                               integral                                                      1     'b1                                                                
      trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable                                                      integral                                                      1     'b1                                                                
      trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable                                               integral                                                      1     'b1                                                                
      trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable                                           integral                                                      1     'b1                                                                
      trans_outstanding_write_with_same_id_to_different_slaves_enable                                              integral                                                      1     'b1                                                                
      trans_ar_aw_stalled_for_ac_channel_enable                                                                    integral                                                      1     'b1                                                                
      trans_xact_domain_after_nonshareable_barrier_enable                                                          integral                                                      1     'b1                                                                
      trans_xact_domain_after_innershareable_barrier_enable                                                        integral                                                      1     'b1                                                                
      trans_xact_domain_after_outershareable_barrier_enable                                                        integral                                                      1     'b1                                                                
      trans_xact_domain_after_systemshareable_barrier_enable                                                       integral                                                      1     'b1                                                                
      trans_xact_ordering_after_barrier_enable                                                                     integral                                                      1     'b1                                                                
      display_xact_phase_messages                                                                                  integral                                                      1     'b0                                                                
      use_debug_interface                                                                                          integral                                                      1     'b0                                                                
      enable_reporting                                                                                             integral                                                      1     'b0                                                                
      data_trace_enable                                                                                            integral                                                      1     'b0                                                                
      data_beat_trace_enable                                                                                       integral                                                      1     'b0                                                                
      enable_tracing                                                                                               integral                                                      1     'b0                                                                
      enable_xml_gen                                                                                               integral                                                      1     'b1                                                                
      enable_memcore_xml_gen                                                                                       integral                                                      1     'b0                                                                
      tready_enable                                                                                                integral                                                      1     'b1                                                                
      tkeep_enable                                                                                                 integral                                                      1     'b1                                                                
      tstrb_enable                                                                                                 integral                                                      1     'b1                                                                
      tid_enable                                                                                                   integral                                                      1     'b1                                                                
      tdest_enable                                                                                                 integral                                                      1     'b1                                                                
      tuser_enable                                                                                                 integral                                                      1     'b1                                                                
      tdata_enable                                                                                                 integral                                                      1     'b1                                                                
      tlast_enable                                                                                                 integral                                                      1     'b1                                                                
      tdata_width                                                                                                  integral                                                      32    'd128                                                              
      tid_width                                                                                                    integral                                                      32    'd8                                                                
      tdest_width                                                                                                  integral                                                      32    'd4                                                                
      tuser_width                                                                                                  integral                                                      32    'd8                                                                
      default_rready                                                                                               integral                                                      1     'b1                                                                
      default_bready                                                                                               integral                                                      1     'b1                                                                
      default_acready                                                                                              integral                                                      1     'b1                                                                
      default_crready                                                                                              integral                                                      1     'b1                                                                
      default_cdready                                                                                              integral                                                      1     'b1                                                                
      default_tready                                                                                               integral                                                      1     'b0                                                                
      addr_overlap_check_enable                                                                                    integral                                                      1     'b0                                                                
      byte_stream_enable                                                                                           integral                                                      1     'b1                                                                
      continuous_aligned_stream_enable                                                                             integral                                                      1     'b1                                                                
      continuous_unaligned_stream_enable                                                                           integral                                                      1     'b1                                                                
      sparse_stream_enable                                                                                         integral                                                      1     'b1                                                                
      user_stream_enable                                                                                           integral                                                      1     'b1                                                                
      stream_interleave_depth                                                                                      integral                                                      32    'd1                                                                
      inactive_wdata_bytes_val                                                                                     wdata_val_enum                                                32    INACTIVE_WDATA_BYTE_UNCHANGED_VAL                                  
      write_addr_chan_idle_val                                                                                     writ_addr_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      write_data_chan_idle_val                                                                                     write_data_chan_idle_val_enum                                 32    INACTIVE_CHAN_PREV_VAL                                             
      read_addr_chan_idle_val                                                                                      read_addr_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      default_awready                                                                                              integral                                                      1     'b1                                                                
      default_wready                                                                                               integral                                                      1     'b1                                                                
      default_arready                                                                                              integral                                                      1     'b1                                                                
      write_resp_chan_idle_val                                                                                     write_resp_chan_idle_val_enum                                 32    INACTIVE_CHAN_PREV_VAL                                             
      toggle_ready_signals_during_idle_period                                                                      integral                                                      1     'b0                                                                
      read_data_chan_idle_val                                                                                      read_data_chan_idle_val_enum                                  32    INACTIVE_CHAN_PREV_VAL                                             
      read_data_reordering_depth                                                                                   integral                                                      32    'd1                                                                
      write_resp_reordering_depth                                                                                  integral                                                      32    'd8                                                                
      read_data_interleave_size                                                                                    integral                                                      32    'd0                                                                
      reordering_window                                                                                            reordering_window_enum                                        32    MOVING                                                             
      error_response_policy                                                                                        error_response_policy_enum                                    32    0                                                                  
      reordering_algorithm                                                                                         reordering_algorithm_enum                                     32    RANDOM                                                             
      reordering_priority_high_value                                                                               integral                                                      1     'b0                                                                
      write_resp_wait_for_addr_accept                                                                              integral                                                      1     'b1                                                                
      wready_wait_for_awaddr                                                                                       integral                                                      1     'b0                                                                
      wready_wait_for_awaddr_handshake                                                                             integral                                                      1     'b0                                                                
      axi_slv_channel_buffers_enable                                                                               integral                                                      1     'b0                                                                
      enable_mem                                                                                                   integral                                                      1     'b1                                                                
      num_fifo_mem                                                                                                 integral                                                      32    'd0                                                                
      fifo_mem_addresses                                                                                           qda                                                           0     -                                                                  
      enable_domain_based_addr_gen                                                                                 integral                                                      1     'b0                                                                
      nonshareable_start_addr                                                                                      qda                                                           0     -                                                                  
      nonshareable_end_addr                                                                                        qda                                                           0     -                                                                  
      innershareable_start_addr                                                                                    qda                                                           0     -                                                                  
      innershareable_end_addr                                                                                      qda                                                           0     -                                                                  
      outershareable_start_addr                                                                                    qda                                                           0     -                                                                  
      outershareable_end_addr                                                                                      qda                                                           0     -                                                                  
      update_cache_for_prot_type                                                                                   integral                                                      1     'b0                                                                
      update_cache_for_memory_attributes                                                                           integral                                                      1     'b0                                                                
      update_cache_for_non_coherent_xacts                                                                          integral                                                      1     'b0                                                                
      transfer_snoop_data_always_if_valid_cacheline                                                                integral                                                      1     'b1                                                                
      write_resp_wait_for_data_accept                                                                              integral                                                      1     'b0                                                                
      perf_recording_interval                                                                                      real                                                          64    0.000000                                                           
      perf_max_write_xact_latency                                                                                  real                                                          64    -1.000000                                                          
      perf_min_write_xact_latency                                                                                  real                                                          64    -1.000000                                                          
      perf_avg_max_write_xact_latency                                                                              real                                                          64    -1.000000                                                          
      perf_avg_min_write_xact_latency                                                                              real                                                          64    -1.000000                                                          
      perf_max_read_xact_latency                                                                                   real                                                          64    -1.000000                                                          
      perf_min_read_xact_latency                                                                                   real                                                          64    -1.000000                                                          
      perf_avg_max_read_xact_latency                                                                               real                                                          64    -1.000000                                                          
      perf_avg_min_read_xact_latency                                                                               real                                                          64    -1.000000                                                          
      perf_max_read_throughput                                                                                     real                                                          64    -1.000000                                                          
      perf_max_read_bandwidth                                                                                      real                                                          64    -1.000000                                                          
      perf_min_read_throughput                                                                                     real                                                          64    -1.000000                                                          
      perf_min_read_bandwidth                                                                                      real                                                          64    -1.000000                                                          
      perf_max_write_throughput                                                                                    real                                                          64    -1.000000                                                          
      perf_max_write_bandwidth                                                                                     real                                                          64    -1.000000                                                          
      perf_min_write_throughput                                                                                    real                                                          64    -1.000000                                                          
      perf_min_write_bandwidth                                                                                     real                                                          64    -1.000000                                                          
      perf_exclude_inactive_periods_for_throughput                                                                 integral                                                      1     'b0                                                                
  ic_cfg                                                                                                           object                                                        -     <null>                                                             
  slave_addr_ranges                                                                                                da(object)                                                    1     -                                                                  
    [0]                                                                                                            svt_axi_slave_addr_range                                      -     @1415                                                              
      region_ranges                                                                                                da(object)                                                    0     -                                                                  
      start_addr                                                                                                   integral                                                      64    'h0                                                                
      end_addr                                                                                                     integral                                                      64    'hffffffffffffffff                                                 
      tdest                                                                                                        integral                                                      4     'h0                                                                
      slv_idx                                                                                                      integral                                                      32    'd0                                                                
      addr_attribute                                                                                               integral                                                      2     'h0                                                                
      overlapped_addr_slave_ports                                                                                  qda                                                           0     -                                                                  
  system_domain_items                                                                                              da(object)                                                    0     -                                                                  
  ext_dest_addr_mappers                                                                                            da(object)                                                    0     -                                                                  
  enable_xml_gen                                                                                                   integral                                                      1     'b0                                                                
  pa_format_type                                                                                                   svt_xml_writer::format_type_enum                              32    FSDB                                                               
  inst                                                                                                             string                                                        14    axi_system_env                                                     
  no_dut                                                                                                           integral                                                      1     'b0                                                                
  no_dut_xact_limit                                                                                                integral                                                      32    'd100                                                              
  enable_signal_callbacks                                                                                          integral                                                      1     'b0                                                                
  system_id                                                                                                        integral                                                      32    'd0                                                                
  common_clock_mode                                                                                                integral                                                      1     'b1                                                                
  num_masters                                                                                                      integral                                                      32    'd1                                                                
  num_lp_masters                                                                                                   integral                                                      32    'd0                                                                
  num_slaves                                                                                                       integral                                                      32    'd1                                                                
  use_interconnect                                                                                                 integral                                                      1     'b0                                                                
  system_monitor_enable                                                                                            integral                                                      1     'b1                                                                
  master_slave_non_modifiable_xact_checks_enable                                                                   integral                                                      1     'b0                                                                
  use_recommended_coherent_to_snoop_map                                                                            integral                                                      1     'b1                                                                
  allow_early_dvm_response_to_master                                                                               integral                                                      1     'b1                                                                
  disable_cleaninvalid_snoop_to_coherent_match_check_for_back_invalidation                                         integral                                                      1     'b1                                                                
  allow_cache_update_on_coherent_error_response                                                                    integral                                                      1     'b1                                                                
  allow_cache_update_on_excl_access_with_okay_response                                                             integral                                                      1     'b0                                                                
  interconnect_merges_dirty_data                                                                                   integral                                                      1     'b0                                                                
  display_summary_report                                                                                           integral                                                      32    'd6                                                                
  wr_dirty_data_to_mem_for_romi                                                                                    integral                                                      1     'b0                                                                
  debug_system_monitor                                                                                             integral                                                      1     'b0                                                                
  display_perf_summary_report                                                                                      integral                                                      1     'b0                                                                
  ic_forwards_writeevict_downstream                                                                                integral                                                      1     'b1                                                                
  posted_write_xacts_enable                                                                                        integral                                                      1     'b0                                                                
  include_readonce_for_data_integrity_with_outstanding_coherent_write_check                                        integral                                                      1     'b0                                                                
  interconnect_generated_write_xact_to_update_main_memory_check_enable                                             integral                                                      1     'b0                                                                
  master_slave_xact_data_integrity_check_enable                                                                    integral                                                      1     'b0                                                                
  eos_unmapped_xacts_have_snoop_or_slave_xact_check_enable                                                         integral                                                      1     'b0                                                                
  master_slave_xact_one_to_one_mapping_enable                                                                      integral                                                      1     'b0                                                                
  passive_cache_monitor_enable                                                                                     integral                                                      1     'b0                                                                
  coherent_to_snoop_secure_bit_association_enable                                                                  integral                                                      1     'b1                                                                
  protocol_checks_coverage_enable                                                                                  integral                                                      1     'b0                                                                
  pass_check_cov                                                                                                   integral                                                      1     'b1                                                                
  system_coverage_enable                                                                                           integral                                                      1     'b0                                                                
  support_tagged_master_and_untagged_slave                                                                         integral                                                      1     'b0                                                                
  master_to_slave_association_mode                                                                                 integral                                                      32    'd0                                                                
  snoop_to_coherent_association_mode                                                                               integral                                                      32    'd0                                                                
  ic_num_cycles_interval_for_polling_hazarded_address                                                              integral                                                      32    'd5                                                                
  snoop_filter_size                                                                                                integral                                                      32    'd2048                                                             
  overlap_addr_access_control_enable                                                                               integral                                                      1     'b0                                                                
  allow_slaves_with_overlapping_addr                                                                               integral                                                      1     'b0                                                                
  id_based_xact_correlation_enable                                                                                 integral                                                      1     'b0                                                                
  skip_check_data_consistency_for_already_associated_bytes                                                         integral                                                      1     'b0                                                                
  source_master_info_id_width                                                                                      integral                                                      32    'd3                                                                
  source_master_info_position                                                                                      source_master_info_position_enum                              1     AXI_LSB                                                            
  dvm_version                                                                                                      dvm_version_enum                                              32    DVMV8                                                              
  system_axi_master_to_slave_access                                                                                system_axi_master_to_slave_access_enum                        32    EXHAUSTIVE                                                         
  l3_cache_enable                                                                                                  integral                                                      1     'b0                                                                
  l3_cacheline_size                                                                                                integral                                                      1     'b0                                                                
  l3_cache_num_cacheline                                                                                           integral                                                      1     'b0                                                                
  l3_cache_mode                                                                                                    l3_cache_mode_enum                                            1     ONLY_EXCLUSIVE_FULL_CACHELINE_IN_L3_CACHE                          
  snoop_xact_type_for_romi                                                                                         snoop_xact_type_for_romi_enum                                 32    READUNIQUE_SNOOP_FOR_ROMI                                          
  snoop_xact_type_for_roci                                                                                         snoop_xact_type_for_roci_enum                                 32    READUNIQUE_SNOOP_FOR_ROCI                                          
  source_interconnect_id_xmit_to_slaves                                                                            integral                                                      8     'h0                                                                
  source_master_id_wu_wlu_xmit_to_slaves                                                                           integral                                                      8     'h0                                                                
  awready_watchdog_timeout                                                                                         integral                                                      32    'd256000                                                           
  lp_entry_num_clocks_cactive_low                                                                                  integral                                                      32    'd4                                                                
  wready_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  arready_watchdog_timeout                                                                                         integral                                                      32    'd256000                                                           
  rready_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  rdata_watchdog_timeout                                                                                           integral                                                      32    'd256000                                                           
  wdata_watchdog_timeout                                                                                           integral                                                      32    'd256000                                                           
  awaddr_watchdog_timeout                                                                                          integral                                                      32    'd256000                                                           
  bready_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  bresp_watchdog_timeout                                                                                           integral                                                      32    'd256000                                                           
  excl_wr_watchdog_timeout                                                                                         integral                                                      32    'd0                                                                
  acready_watchdog_timeout                                                                                         integral                                                      32    'd1000                                                             
  crready_watchdog_timeout                                                                                         integral                                                      32    'd1000                                                             
  acvalid_watchdog_timeout                                                                                         integral                                                      32    'd0                                                                
  early_resp_dvm_watchdog_timeout                                                                                  integral                                                      32    'd50                                                               
  crresp_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  cdready_watchdog_timeout                                                                                         integral                                                      32    'd1000                                                             
  cddata_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  rack_watchdog_timeout                                                                                            integral                                                      32    'd1000                                                             
  wack_watchdog_timeout                                                                                            integral                                                      32    'd1000                                                             
  barrier_watchdog_timeout                                                                                         integral                                                      32    'd1000                                                             
  coherent_dvm_sync_to_snoop_dvm_complete_watchdog_timeout                                                         integral                                                      32    'd0                                                                
  snoop_dvm_sync_to_coherent_dvm_complete_watchdog_timeout                                                         integral                                                      32    'd0                                                                
  tready_watchdog_timeout                                                                                          integral                                                      32    'd1000                                                             
  bus_inactivity_timeout                                                                                           integral                                                      32    'd256000                                                           
  inner_domain_size                                                                                                integral                                                      32    'd0                                                                
  outer_domain_size                                                                                                integral                                                      32    'd0                                                                
  participating_masters_size                                                                                       integral                                                      1     'b0                                                                
  participating_slaves_size                                                                                        integral                                                      1     'b0                                                                
  manage_objections_enable                                                                                         integral                                                      1     'b1                                                                
  check_exokay_not_sent_until_successful_exclusive_store_ack_observed_per_cacheline                                integral                                                      1     'b0                                                                
  system_axi_master_to_slave_access_enable                                                                         integral                                                      1     'b1                                                                
  flag_cacheline_and_memory_coherency_check_per_xact_as_error                                                      integral                                                      1     'b0                                                                
  system_ace_concurrent_readunique_cleanunique_enable                                                              integral                                                      1     'b1                                                                
  system_interleaved_ace_concurrent_outstanding_same_id_enable                                                     integral                                                      1     'b0                                                                
  system_ace_concurrent_overlapping_coherent_xacts_enable                                                          integral                                                      1     'b1                                                                
  system_ace_coherent_and_snoop_association_enable                                                                 integral                                                      1     'b1                                                                
  system_ace_dirty_data_write_enable                                                                               integral                                                      1     'b1                                                                
  system_ace_cross_cache_line_dirty_data_write_enable                                                              integral                                                      1     'b1                                                                
  system_ace_snoop_and_memory_returns_data_enable                                                                  integral                                                      1     'b1                                                                
  system_ace_write_during_speculative_fetch_enable                                                                 integral                                                      1     'b1                                                                
  system_ace_xacts_with_high_priority_from_other_master_during_barrier_enable                                      integral                                                      1     'b1                                                                
  system_ace_barrier_response_with_outstanding_xacts_enable                                                        integral                                                      1     'b1                                                                
  system_ace_store_overlapping_coherent_xact_enable                                                                integral                                                      1     'b1                                                                
  system_ace_no_cached_copy_overlapping_coherent_xact_enable                                                       integral                                                      1     'b1                                                                
  dynamic_coherent_to_snoop_xact_type_cb_enable                                                                    integral                                                      1     'b0                                                                
  system_ace_downstream_xact_response_before_barrier_response_enable                                               integral                                                      1     'b1                                                                
  enable_complex_memory_map                                                                                        integral                                                      1     'b0                                                                
  pa_format_type                                                                                                   svt_xml_writer::format_type_enum                              32    0                                                                  
---------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(146) @ 0: uvm_test_top [end_of_elaboration_phase] Entered...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------------------------------
Name                                               Type                           Size  Value
---------------------------------------------------------------------------------------------
uvm_test_top                                       directed_test                  -     @751 
  env                                              axi_basic_env                  -     @911 
    axi_system_env                                 svt_axi_system_env             -     @936 
      axi ic to slave transaction fifo             uvm_tlm_fifo #(T)              -     @2046
        get_ap                                     uvm_analysis_port              -     @2081
        get_peek_export                            uvm_get_peek_imp               -     @2063
        put_ap                                     uvm_analysis_port              -     @2072
        put_export                                 uvm_put_imp                    -     @2054
      axi master to ic scheduler transaction fifo  uvm_tlm_fifo #(T)              -     @2002
        get_ap                                     uvm_analysis_port              -     @2037
        get_peek_export                            uvm_get_peek_imp               -     @2019
        put_ap                                     uvm_analysis_port              -     @2028
        put_export                                 uvm_put_imp                    -     @2010
      axi master to ic transaction fifo            uvm_tlm_fifo #(T)              -     @1958
        get_ap                                     uvm_analysis_port              -     @1993
        get_peek_export                            uvm_get_peek_imp               -     @1975
        put_ap                                     uvm_analysis_port              -     @1984
        put_export                                 uvm_put_imp                    -     @1966
      axi overlapping address access control fifo  uvm_tlm_fifo #(T)              -     @2144
        get_ap                                     uvm_analysis_port              -     @2179
        get_peek_export                            uvm_get_peek_imp               -     @2161
        put_ap                                     uvm_analysis_port              -     @2170
        put_export                                 uvm_put_imp                    -     @2152
      axi snoop transaction fifo                   uvm_tlm_fifo #(T)              -     @2090
        get_ap                                     uvm_analysis_port              -     @2125
        get_peek_export                            uvm_get_peek_imp               -     @2107
        put_ap                                     uvm_analysis_port              -     @2116
        put_export                                 uvm_put_imp                    -     @2098
      master[0]                                    svt_axi_master_agent           -     @1593
        driver                                     svt_axi_master                 -     @2502
          rsp_port                                 uvm_analysis_port              -     @2519
          seq_item_port                            uvm_seq_item_pull_port         -     @2510
          snoop_pull_port                          uvm_seq_item_pull_port         -     @2534
        monitor                                    svt_axi_master_monitor         -     @2543
          item_observed_port                       uvm_analysis_port              -     @2555
          item_observed_port_intercept             uvm_component                  -     @2564
            m_export                               uvm_analysis_imp               -     @2581
            m_port                                 uvm_analysis_port              -     @2572
          item_started_port                        uvm_analysis_port              -     @2591
          response_request_imp                     uvm_blocking_peek_imp          -     @2627
          snoop_item_observed_port                 uvm_analysis_port              -     @2609
          snoop_item_started_port                  uvm_analysis_port              -     @2600
          tlm_generic_payload_observed_port        uvm_analysis_port              -     @2618
        sequencer                                  svt_axi_master_sequencer       -     @2353
          rsp_export                               uvm_analysis_export            -     @2361
          seq_item_export                          uvm_seq_item_pull_imp          -     @2467
          tlm_gp_seq_item_port                     uvm_seq_item_pull_port         -     @2492
          vlog_cmd_put_export                      uvm_blocking_put_imp           -     @2483
          arbitration_queue                        array                          0     -    
          lock_queue                               array                          0     -    
          num_last_reqs                            integral                       32    'd1  
          num_last_rsps                            integral                       32    'd1  
      post_master_input_port_get_port              uvm_blocking_get_port          -     @2135
      sequencer                                    svt_axi_system_sequencer       -     @2188
        rsp_export                                 uvm_analysis_export            -     @2196
        seq_item_export                            uvm_seq_item_pull_imp          -     @2302
        arbitration_queue                          array                          0     -    
        lock_queue                                 array                          0     -    
        num_last_reqs                              integral                       32    'd1  
        num_last_rsps                              integral                       32    'd1  
      slave[0]                                     svt_axi_slave_agent            -     @1621
        driver                                     svt_axi_slave                  -     @4855
          rsp_port                                 uvm_analysis_port              -     @4872
          seq_item_port                            uvm_seq_item_pull_port         -     @4863
          snoop_pull_port                          uvm_seq_item_pull_port         -     @4886
          snoop_req_port                           uvm_blocking_get_port          -     @4895
        monitor                                    svt_axi_slave_monitor          -     @4905
          item_observed_port                       uvm_analysis_port              -     @4913
          item_observed_port_intercept             uvm_component                  -     @4922
            m_export                               uvm_analysis_imp               -     @4939
            m_port                                 uvm_analysis_port              -     @4930
          item_started_port                        uvm_analysis_port              -     @4949
          response_request_imp                     uvm_blocking_peek_imp          -     @4985
          snoop_item_observed_port                 uvm_analysis_port              -     @4967
          snoop_item_started_port                  uvm_analysis_port              -     @4958
          tlm_generic_payload_observed_port        uvm_analysis_port              -     @4976
        sequencer                                  svt_axi_slave_sequencer        -     @4567
          response_request_port                    uvm_blocking_peek_port         -     @4697
          rsp_export                               uvm_analysis_export            -     @4575
          seq_item_export                          uvm_seq_item_pull_imp          -     @4681
          vlog_cmd_put_export                      uvm_blocking_put_imp           -     @4707
          arbitration_queue                        array                          0     -    
          lock_queue                               array                          0     -    
          num_last_reqs                            integral                       32    'd1  
          num_last_rsps                            integral                       32    'd1  
        snoop_sequencer                            svt_axi_slave_snoop_sequencer  -     @4716
          rsp_export                               uvm_analysis_export            -     @4724
          seq_item_export                          uvm_seq_item_pull_imp          -     @4830
          snoop_request_port                       uvm_blocking_peek_port         -     @4846
          arbitration_queue                        array                          0     -    
          lock_queue                               array                          0     -    
          num_last_reqs                            integral                       32    'd1  
          num_last_rsps                            integral                       32    'd1  
      system_monitor                               svt_axi_system_monitor         -     @1646
        ic_to_slave_get_port                       uvm_blocking_get_port          -     @1712
        item_observed_port                         uvm_analysis_port              -     @1658
        item_observed_port_intercept               uvm_component                  -     @1667
          m_export                                 uvm_analysis_imp               -     @1684
          m_port                                   uvm_analysis_port              -     @1675
        mstr_to_ic_get_port                        uvm_blocking_get_port          -     @1694
        mstr_to_ic_scheduler_get_port              uvm_blocking_get_port          -     @1703
        snoop_xact_get_port                        uvm_blocking_get_port          -     @1721
    sequencer                                      axi_virtual_sequencer          -     @949 
      rsp_export                                   uvm_analysis_export            -     @957 
      seq_item_export                              uvm_seq_item_pull_imp          -     @1063
      arbitration_queue                            array                          0     -    
      lock_queue                                   array                          0     -    
      num_last_reqs                                integral                       32    'd1  
      num_last_rsps                                integral                       32    'd1  
---------------------------------------------------------------------------------------------

UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(148) @ 0: uvm_test_top [end_of_elaboration_phase] Exiting...
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 0: uvm_test_top.env.axi_system_env.system_monitor [sysmon sample_reset] reset is asserted...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_slave_mem_response_sequence.sv(35) @ 0: uvm_test_top.env.axi_system_env.slave[0].sequencer@@axi_slave_mem_response_sequence [body] Entered ...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_simple_reset_sequence.sv(65) @ 0: uvm_test_top.env.sequencer@@axi_simple_reset_sequence [body] Entered...
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_agent.svp(395) @ 1000: uvm_test_top.env.axi_system_env.master[0] [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-BASE, VIP License: VIP-AMBA-AXI-SVT
UVM_INFO /tools/synopsys/dw/vip/svt/common/R-2020.12/sverilog/src/vcs/svt_env.svp(710) @ 1000: uvm_test_top.env.axi_system_env [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-BASE, VIP License: VIP-AMBA-AXI-SVT
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 22000: uvm_test_top.env.axi_system_env.system_monitor [sysmon sample_reset] reset deassertion detected...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_simple_reset_sequence.sv(76) @ 195000: uvm_test_top.env.sequencer@@axi_simple_reset_sequence [body] Exiting...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(39) @ 195000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] Entered ...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(44) @ 195000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] sequence_length is 50 as a result of config DB.
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 205000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 205000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(205000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(4798) @ 225000: uvm_test_top.env.axi_system_env.slave[0] [receive_write_data] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h0) LENGTH('d16) SIZE(BURST_SIZE_8BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(6072) @ 1585000: uvm_test_top.env.axi_system_env.slave[0] [send_write_resp] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(WRITENOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 BRESP(OKAY)
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 1585000: uvm_test_top.env.axi_system_env.system_monitor [add_to_slave_xact_active] reset disabled[0] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(WRITENOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(225000) END_TIME(1585000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 1595000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(OKAY)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 1595000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 1595000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100000) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(205000) END_TIME(1595000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 1605000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 1605000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(1605000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(7991) @ 1635000: uvm_test_top.env.axi_system_env.slave[0] [receive_read_addr] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(6753) @ 2655000: uvm_test_top.env.axi_system_env.slave[0] [send_read_data] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0,RRESP[OKAY]
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 2655000: uvm_test_top.env.axi_system_env.system_monitor [add_to_slave_xact_active] reset disabled[0] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(1635000) END_TIME(2655000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 2935000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=OKAY coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 2935000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 2935000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d0) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h100) CACHE_TYPE('d0)  START_TIME(1605000) END_TIME(2935000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 2945000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 2945000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(2945000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(4798) @ 2965000: uvm_test_top.env.axi_system_env.slave[0] [receive_write_data] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h0) LENGTH('d16) SIZE(BURST_SIZE_8BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(6072) @ 4325000: uvm_test_top.env.axi_system_env.slave[0] [send_write_resp] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(WRITENOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 BRESP(OKAY)
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 4325000: uvm_test_top.env.axi_system_env.system_monitor [add_to_slave_xact_active] reset disabled[0] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(WRITE) COHERENT_XACT_TYPE(WRITENOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(2965000) END_TIME(4325000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 4335000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(OKAY)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 4335000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 4335000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100001) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(2945000) END_TIME(4335000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 4345000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 4345000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(4345000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(7991) @ 4375000: uvm_test_top.env.axi_system_env.slave[0] [receive_read_addr] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_base_slave_common.svp(6753) @ 5355000: uvm_test_top.env.axi_system_env.slave[0] [send_read_data] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0,RRESP[OKAY]
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 5355000: uvm_test_top.env.axi_system_env.system_monitor [add_to_slave_xact_active] reset disabled[0] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME(slave[0]) TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(4375000) END_TIME(5355000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 5635000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=OKAY coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 5635000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 5635000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d1) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1100) CACHE_TYPE('d0)  START_TIME(4345000) END_TIME(5635000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 5645000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100002) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 5645000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100002) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2100) CACHE_TYPE('d0)  START_TIME(5645000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 7025000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100002) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 7025000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 7025000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100002) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2100) CACHE_TYPE('d0)  START_TIME(5645000) END_TIME(7025000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 7035000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d2) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 7035000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d2) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2100) CACHE_TYPE('d0)  START_TIME(7035000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 8265000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d2) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 8265000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 8265000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d2) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2100) CACHE_TYPE('d0)  START_TIME(7035000) END_TIME(8265000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 8275000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100003) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h3100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 8275000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100003) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h3100) CACHE_TYPE('d0)  START_TIME(8275000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 9655000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100003) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h3100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 9655000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 9655000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100003) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h3100) CACHE_TYPE('d0)  START_TIME(8275000) END_TIME(9655000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 9665000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d3) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h3100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 9665000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d3) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h3100) CACHE_TYPE('d0)  START_TIME(9665000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 10895000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d3) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h3100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 10895000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 10895000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d3) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h3100) CACHE_TYPE('d0)  START_TIME(9665000) END_TIME(10895000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 10905000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100004) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h4100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 10905000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100004) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h4100) CACHE_TYPE('d0)  START_TIME(10905000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 12285000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100004) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h4100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 12285000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 12285000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100004) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h4100) CACHE_TYPE('d0)  START_TIME(10905000) END_TIME(12285000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 12295000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d4) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h4100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 12295000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d4) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h4100) CACHE_TYPE('d0)  START_TIME(12295000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 13525000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d4) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h4100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 13525000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 13525000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d4) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h4100) CACHE_TYPE('d0)  START_TIME(12295000) END_TIME(13525000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 13535000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100005) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h5100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 13535000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100005) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h5100) CACHE_TYPE('d0)  START_TIME(13535000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 14915000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100005) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h5100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 14915000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 14915000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100005) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h5100) CACHE_TYPE('d0)  START_TIME(13535000) END_TIME(14915000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 14925000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d5) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h5100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 14925000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d5) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h5100) CACHE_TYPE('d0)  START_TIME(14925000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 16155000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d5) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h5100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 16155000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 16155000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d5) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h5100) CACHE_TYPE('d0)  START_TIME(14925000) END_TIME(16155000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 16165000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100006) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h6100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 16165000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100006) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h6100) CACHE_TYPE('d0)  START_TIME(16165000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 17545000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100006) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h6100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 17545000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 17545000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100006) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h6100) CACHE_TYPE('d0)  START_TIME(16165000) END_TIME(17545000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 17555000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d6) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h6100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 17555000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d6) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h6100) CACHE_TYPE('d0)  START_TIME(17555000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 18785000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d6) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h6100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 18785000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 18785000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d6) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h6100) CACHE_TYPE('d0)  START_TIME(17555000) END_TIME(18785000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 18795000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100007) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h7100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 18795000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100007) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h7100) CACHE_TYPE('d0)  START_TIME(18795000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 20175000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100007) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h7100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 20175000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 20175000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100007) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h7100) CACHE_TYPE('d0)  START_TIME(18795000) END_TIME(20175000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 20185000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d7) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h7100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 20185000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d7) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h7100) CACHE_TYPE('d0)  START_TIME(20185000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 21415000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d7) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h7100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 21415000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 21415000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d7) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h7100) CACHE_TYPE('d0)  START_TIME(20185000) END_TIME(21415000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 21425000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100008) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h8100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 21425000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100008) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h8100) CACHE_TYPE('d0)  START_TIME(21425000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 22805000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100008) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h8100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 22805000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 22805000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100008) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h8100) CACHE_TYPE('d0)  START_TIME(21425000) END_TIME(22805000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 22815000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d8) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h8100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 22815000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d8) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h8100) CACHE_TYPE('d0)  START_TIME(22815000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 24045000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d8) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h8100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 24045000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 24045000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d8) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h8100) CACHE_TYPE('d0)  START_TIME(22815000) END_TIME(24045000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 24055000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100009) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h9100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 24055000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100009) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h9100) CACHE_TYPE('d0)  START_TIME(24055000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 25435000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100009) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h9100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 25435000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 25435000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100009) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h9100) CACHE_TYPE('d0)  START_TIME(24055000) END_TIME(25435000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 25445000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d9) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h9100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 25445000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d9) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h9100) CACHE_TYPE('d0)  START_TIME(25445000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 26675000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d9) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h9100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 26675000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 26675000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d9) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h9100) CACHE_TYPE('d0)  START_TIME(25445000) END_TIME(26675000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 26685000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100010) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('ha100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 26685000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100010) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('ha100) CACHE_TYPE('d0)  START_TIME(26685000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 28065000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100010) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('ha100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 28065000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 28065000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100010) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('ha100) CACHE_TYPE('d0)  START_TIME(26685000) END_TIME(28065000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 28075000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d10) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('ha100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 28075000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d10) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('ha100) CACHE_TYPE('d0)  START_TIME(28075000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 29305000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d10) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('ha100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 29305000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 29305000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d10) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('ha100) CACHE_TYPE('d0)  START_TIME(28075000) END_TIME(29305000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 29315000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100011) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hb100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 29315000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100011) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hb100) CACHE_TYPE('d0)  START_TIME(29315000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 30695000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100011) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hb100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 30695000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 30695000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100011) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hb100) CACHE_TYPE('d0)  START_TIME(29315000) END_TIME(30695000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 30705000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d11) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hb100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 30705000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d11) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hb100) CACHE_TYPE('d0)  START_TIME(30705000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 31935000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d11) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hb100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 31935000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 31935000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d11) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hb100) CACHE_TYPE('d0)  START_TIME(30705000) END_TIME(31935000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 31945000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100012) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hc100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 31945000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100012) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hc100) CACHE_TYPE('d0)  START_TIME(31945000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 33325000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100012) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hc100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 33325000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 33325000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100012) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hc100) CACHE_TYPE('d0)  START_TIME(31945000) END_TIME(33325000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 33335000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d12) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hc100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 33335000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d12) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hc100) CACHE_TYPE('d0)  START_TIME(33335000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 34565000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d12) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hc100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 34565000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 34565000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d12) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hc100) CACHE_TYPE('d0)  START_TIME(33335000) END_TIME(34565000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 34575000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100013) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hd100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 34575000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100013) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hd100) CACHE_TYPE('d0)  START_TIME(34575000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 35955000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100013) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hd100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 35955000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 35955000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100013) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hd100) CACHE_TYPE('d0)  START_TIME(34575000) END_TIME(35955000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 35965000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d13) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hd100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 35965000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d13) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hd100) CACHE_TYPE('d0)  START_TIME(35965000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 37195000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d13) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hd100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 37195000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 37195000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d13) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hd100) CACHE_TYPE('d0)  START_TIME(35965000) END_TIME(37195000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 37205000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100014) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('he100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 37205000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100014) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('he100) CACHE_TYPE('d0)  START_TIME(37205000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 38585000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100014) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('he100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 38585000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 38585000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100014) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('he100) CACHE_TYPE('d0)  START_TIME(37205000) END_TIME(38585000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 38595000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d14) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('he100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 38595000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d14) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('he100) CACHE_TYPE('d0)  START_TIME(38595000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 39825000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d14) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('he100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 39825000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 39825000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d14) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('he100) CACHE_TYPE('d0)  START_TIME(38595000) END_TIME(39825000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 39835000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100015) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hf100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 39835000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100015) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hf100) CACHE_TYPE('d0)  START_TIME(39835000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 41215000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100015) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hf100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 41215000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 41215000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100015) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hf100) CACHE_TYPE('d0)  START_TIME(39835000) END_TIME(41215000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 41225000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d15) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hf100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 41225000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d15) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hf100) CACHE_TYPE('d0)  START_TIME(41225000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 42455000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d15) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('hf100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 42455000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 42455000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d15) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('hf100) CACHE_TYPE('d0)  START_TIME(41225000) END_TIME(42455000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 42465000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100016) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h10100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 42465000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100016) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h10100) CACHE_TYPE('d0)  START_TIME(42465000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 43845000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100016) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h10100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 43845000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 43845000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100016) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h10100) CACHE_TYPE('d0)  START_TIME(42465000) END_TIME(43845000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 43855000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d16) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h10100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 43855000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d16) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h10100) CACHE_TYPE('d0)  START_TIME(43855000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 45085000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d16) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h10100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 45085000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 45085000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d16) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h10100) CACHE_TYPE('d0)  START_TIME(43855000) END_TIME(45085000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 45095000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100017) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h11100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 45095000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100017) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h11100) CACHE_TYPE('d0)  START_TIME(45095000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 46475000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100017) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h11100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 46475000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 46475000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100017) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h11100) CACHE_TYPE('d0)  START_TIME(45095000) END_TIME(46475000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 46485000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d17) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h11100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 46485000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d17) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h11100) CACHE_TYPE('d0)  START_TIME(46485000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 47715000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d17) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h11100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 47715000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 47715000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d17) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h11100) CACHE_TYPE('d0)  START_TIME(46485000) END_TIME(47715000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 47725000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100018) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h12100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 47725000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100018) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h12100) CACHE_TYPE('d0)  START_TIME(47725000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 49105000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100018) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h12100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 49105000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 49105000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100018) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h12100) CACHE_TYPE('d0)  START_TIME(47725000) END_TIME(49105000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 49115000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d18) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h12100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 49115000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d18) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h12100) CACHE_TYPE('d0)  START_TIME(49115000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 50345000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d18) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h12100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 50345000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 50345000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d18) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h12100) CACHE_TYPE('d0)  START_TIME(49115000) END_TIME(50345000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 50355000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100019) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h13100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 50355000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100019) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h13100) CACHE_TYPE('d0)  START_TIME(50355000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 51735000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100019) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h13100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 51735000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 51735000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100019) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h13100) CACHE_TYPE('d0)  START_TIME(50355000) END_TIME(51735000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 51745000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d19) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h13100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 51745000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d19) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h13100) CACHE_TYPE('d0)  START_TIME(51745000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 52975000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d19) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h13100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 52975000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 52975000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d19) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h13100) CACHE_TYPE('d0)  START_TIME(51745000) END_TIME(52975000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 52985000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100020) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h14100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 52985000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100020) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h14100) CACHE_TYPE('d0)  START_TIME(52985000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 54365000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100020) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h14100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 54365000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 54365000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100020) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h14100) CACHE_TYPE('d0)  START_TIME(52985000) END_TIME(54365000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 54375000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d20) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h14100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 54375000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d20) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h14100) CACHE_TYPE('d0)  START_TIME(54375000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 55605000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d20) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h14100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 55605000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 55605000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d20) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h14100) CACHE_TYPE('d0)  START_TIME(54375000) END_TIME(55605000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 55615000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100021) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h15100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 55615000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100021) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h15100) CACHE_TYPE('d0)  START_TIME(55615000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 56995000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100021) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h15100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 56995000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 56995000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100021) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h15100) CACHE_TYPE('d0)  START_TIME(55615000) END_TIME(56995000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 57005000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d21) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h15100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 57005000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d21) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h15100) CACHE_TYPE('d0)  START_TIME(57005000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 58235000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d21) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h15100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 58235000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 58235000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d21) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h15100) CACHE_TYPE('d0)  START_TIME(57005000) END_TIME(58235000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 58245000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100022) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h16100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 58245000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100022) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h16100) CACHE_TYPE('d0)  START_TIME(58245000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 59625000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100022) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h16100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 59625000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 59625000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100022) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h16100) CACHE_TYPE('d0)  START_TIME(58245000) END_TIME(59625000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 59635000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d22) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h16100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 59635000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d22) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h16100) CACHE_TYPE('d0)  START_TIME(59635000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 60865000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d22) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h16100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 60865000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 60865000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d22) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h16100) CACHE_TYPE('d0)  START_TIME(59635000) END_TIME(60865000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 60875000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100023) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h17100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 60875000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100023) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h17100) CACHE_TYPE('d0)  START_TIME(60875000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 62255000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100023) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h17100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 62255000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 62255000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100023) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h17100) CACHE_TYPE('d0)  START_TIME(60875000) END_TIME(62255000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 62265000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d23) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h17100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 62265000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d23) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h17100) CACHE_TYPE('d0)  START_TIME(62265000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 63495000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d23) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h17100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 63495000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 63495000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d23) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h17100) CACHE_TYPE('d0)  START_TIME(62265000) END_TIME(63495000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 63505000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100024) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h18100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 63505000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100024) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h18100) CACHE_TYPE('d0)  START_TIME(63505000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 64885000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100024) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h18100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 64885000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 64885000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100024) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h18100) CACHE_TYPE('d0)  START_TIME(63505000) END_TIME(64885000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 64895000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d24) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h18100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 64895000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d24) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h18100) CACHE_TYPE('d0)  START_TIME(64895000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 66125000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d24) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h18100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 66125000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 66125000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d24) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h18100) CACHE_TYPE('d0)  START_TIME(64895000) END_TIME(66125000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 66135000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100025) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h19100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 66135000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100025) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h19100) CACHE_TYPE('d0)  START_TIME(66135000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 67515000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100025) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h19100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 67515000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 67515000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100025) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h19100) CACHE_TYPE('d0)  START_TIME(66135000) END_TIME(67515000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 67525000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d25) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h19100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 67525000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d25) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h19100) CACHE_TYPE('d0)  START_TIME(67525000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 68755000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d25) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h19100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 68755000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 68755000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d25) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h19100) CACHE_TYPE('d0)  START_TIME(67525000) END_TIME(68755000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 68765000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100026) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 68765000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100026) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1a100) CACHE_TYPE('d0)  START_TIME(68765000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 70145000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100026) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 70145000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 70145000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100026) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1a100) CACHE_TYPE('d0)  START_TIME(68765000) END_TIME(70145000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 70155000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d26) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 70155000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d26) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1a100) CACHE_TYPE('d0)  START_TIME(70155000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 71385000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d26) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 71385000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 71385000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d26) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1a100) CACHE_TYPE('d0)  START_TIME(70155000) END_TIME(71385000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 71395000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100027) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 71395000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100027) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1b100) CACHE_TYPE('d0)  START_TIME(71395000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 72775000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100027) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 72775000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 72775000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100027) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1b100) CACHE_TYPE('d0)  START_TIME(71395000) END_TIME(72775000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 72785000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d27) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 72785000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d27) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1b100) CACHE_TYPE('d0)  START_TIME(72785000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 74015000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d27) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 74015000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 74015000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d27) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1b100) CACHE_TYPE('d0)  START_TIME(72785000) END_TIME(74015000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 74025000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100028) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 74025000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100028) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1c100) CACHE_TYPE('d0)  START_TIME(74025000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 75405000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100028) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 75405000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 75405000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100028) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1c100) CACHE_TYPE('d0)  START_TIME(74025000) END_TIME(75405000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 75415000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d28) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 75415000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d28) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1c100) CACHE_TYPE('d0)  START_TIME(75415000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 76645000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d28) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 76645000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 76645000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d28) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1c100) CACHE_TYPE('d0)  START_TIME(75415000) END_TIME(76645000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 76655000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100029) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 76655000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100029) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1d100) CACHE_TYPE('d0)  START_TIME(76655000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 78035000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100029) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 78035000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 78035000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100029) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1d100) CACHE_TYPE('d0)  START_TIME(76655000) END_TIME(78035000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 78045000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d29) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 78045000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d29) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1d100) CACHE_TYPE('d0)  START_TIME(78045000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 79275000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d29) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 79275000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 79275000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d29) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1d100) CACHE_TYPE('d0)  START_TIME(78045000) END_TIME(79275000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 79285000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100030) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 79285000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100030) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1e100) CACHE_TYPE('d0)  START_TIME(79285000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 80665000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100030) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 80665000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 80665000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100030) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1e100) CACHE_TYPE('d0)  START_TIME(79285000) END_TIME(80665000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 80675000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d30) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 80675000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d30) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1e100) CACHE_TYPE('d0)  START_TIME(80675000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 81905000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d30) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 81905000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 81905000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d30) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1e100) CACHE_TYPE('d0)  START_TIME(80675000) END_TIME(81905000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 81915000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100031) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 81915000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100031) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1f100) CACHE_TYPE('d0)  START_TIME(81915000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 83295000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100031) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 83295000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 83295000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100031) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1f100) CACHE_TYPE('d0)  START_TIME(81915000) END_TIME(83295000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 83305000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d31) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 83305000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d31) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1f100) CACHE_TYPE('d0)  START_TIME(83305000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 84535000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d31) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h1f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 84535000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 84535000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d31) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h1f100) CACHE_TYPE('d0)  START_TIME(83305000) END_TIME(84535000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 84545000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100032) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h20100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 84545000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100032) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h20100) CACHE_TYPE('d0)  START_TIME(84545000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 85925000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100032) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h20100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 85925000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 85925000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100032) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h20100) CACHE_TYPE('d0)  START_TIME(84545000) END_TIME(85925000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 85935000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d32) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h20100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 85935000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d32) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h20100) CACHE_TYPE('d0)  START_TIME(85935000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 87165000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d32) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h20100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 87165000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 87165000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d32) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h20100) CACHE_TYPE('d0)  START_TIME(85935000) END_TIME(87165000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 87175000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100033) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h21100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 87175000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100033) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h21100) CACHE_TYPE('d0)  START_TIME(87175000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 88555000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100033) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h21100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 88555000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 88555000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100033) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h21100) CACHE_TYPE('d0)  START_TIME(87175000) END_TIME(88555000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 88565000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d33) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h21100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 88565000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d33) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h21100) CACHE_TYPE('d0)  START_TIME(88565000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 89795000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d33) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h21100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 89795000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 89795000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d33) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h21100) CACHE_TYPE('d0)  START_TIME(88565000) END_TIME(89795000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 89805000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100034) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h22100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 89805000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100034) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h22100) CACHE_TYPE('d0)  START_TIME(89805000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 91185000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100034) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h22100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 91185000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 91185000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100034) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h22100) CACHE_TYPE('d0)  START_TIME(89805000) END_TIME(91185000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 91195000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d34) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h22100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 91195000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d34) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h22100) CACHE_TYPE('d0)  START_TIME(91195000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 92425000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d34) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h22100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 92425000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 92425000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d34) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h22100) CACHE_TYPE('d0)  START_TIME(91195000) END_TIME(92425000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 92435000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100035) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h23100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 92435000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100035) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h23100) CACHE_TYPE('d0)  START_TIME(92435000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 93815000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100035) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h23100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 93815000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 93815000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100035) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h23100) CACHE_TYPE('d0)  START_TIME(92435000) END_TIME(93815000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 93825000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d35) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h23100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 93825000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d35) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h23100) CACHE_TYPE('d0)  START_TIME(93825000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 95055000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d35) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h23100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 95055000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 95055000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d35) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h23100) CACHE_TYPE('d0)  START_TIME(93825000) END_TIME(95055000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 95065000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100036) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h24100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 95065000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100036) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h24100) CACHE_TYPE('d0)  START_TIME(95065000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 96445000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100036) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h24100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 96445000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 96445000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100036) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h24100) CACHE_TYPE('d0)  START_TIME(95065000) END_TIME(96445000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 96455000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d36) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h24100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 96455000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d36) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h24100) CACHE_TYPE('d0)  START_TIME(96455000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 97685000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d36) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h24100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 97685000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 97685000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d36) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h24100) CACHE_TYPE('d0)  START_TIME(96455000) END_TIME(97685000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 97695000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100037) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h25100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 97695000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100037) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h25100) CACHE_TYPE('d0)  START_TIME(97695000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 99075000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100037) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h25100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 99075000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 99075000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100037) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h25100) CACHE_TYPE('d0)  START_TIME(97695000) END_TIME(99075000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 99085000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d37) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h25100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 99085000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d37) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h25100) CACHE_TYPE('d0)  START_TIME(99085000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 100315000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d37) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h25100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 100315000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 100315000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d37) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h25100) CACHE_TYPE('d0)  START_TIME(99085000) END_TIME(100315000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 100325000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100038) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h26100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 100325000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100038) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h26100) CACHE_TYPE('d0)  START_TIME(100325000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 101705000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100038) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h26100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 101705000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 101705000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100038) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h26100) CACHE_TYPE('d0)  START_TIME(100325000) END_TIME(101705000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 101715000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d38) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h26100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 101715000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d38) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h26100) CACHE_TYPE('d0)  START_TIME(101715000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 102945000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d38) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h26100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 102945000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 102945000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d38) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h26100) CACHE_TYPE('d0)  START_TIME(101715000) END_TIME(102945000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 102955000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100039) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h27100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 102955000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100039) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h27100) CACHE_TYPE('d0)  START_TIME(102955000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 104335000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100039) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h27100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 104335000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 104335000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100039) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h27100) CACHE_TYPE('d0)  START_TIME(102955000) END_TIME(104335000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 104345000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d39) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h27100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 104345000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d39) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h27100) CACHE_TYPE('d0)  START_TIME(104345000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 105575000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d39) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h27100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 105575000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 105575000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d39) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h27100) CACHE_TYPE('d0)  START_TIME(104345000) END_TIME(105575000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 105585000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100040) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h28100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 105585000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100040) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h28100) CACHE_TYPE('d0)  START_TIME(105585000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 106965000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100040) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h28100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 106965000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 106965000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100040) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h28100) CACHE_TYPE('d0)  START_TIME(105585000) END_TIME(106965000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 106975000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d40) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h28100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 106975000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d40) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h28100) CACHE_TYPE('d0)  START_TIME(106975000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 108205000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d40) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h28100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 108205000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 108205000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d40) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h28100) CACHE_TYPE('d0)  START_TIME(106975000) END_TIME(108205000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 108215000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100041) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h29100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 108215000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100041) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h29100) CACHE_TYPE('d0)  START_TIME(108215000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 109595000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100041) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h29100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 109595000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 109595000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100041) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h29100) CACHE_TYPE('d0)  START_TIME(108215000) END_TIME(109595000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 109605000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d41) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h29100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 109605000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d41) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h29100) CACHE_TYPE('d0)  START_TIME(109605000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 110835000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d41) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h29100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 110835000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 110835000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d41) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h29100) CACHE_TYPE('d0)  START_TIME(109605000) END_TIME(110835000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 110845000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100042) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 110845000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100042) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2a100) CACHE_TYPE('d0)  START_TIME(110845000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 112225000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100042) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 112225000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 112225000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100042) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2a100) CACHE_TYPE('d0)  START_TIME(110845000) END_TIME(112225000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 112235000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d42) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 112235000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d42) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2a100) CACHE_TYPE('d0)  START_TIME(112235000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 113465000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d42) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2a100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 113465000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 113465000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d42) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2a100) CACHE_TYPE('d0)  START_TIME(112235000) END_TIME(113465000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 113475000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100043) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 113475000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100043) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2b100) CACHE_TYPE('d0)  START_TIME(113475000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 114855000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100043) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 114855000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 114855000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100043) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2b100) CACHE_TYPE('d0)  START_TIME(113475000) END_TIME(114855000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 114865000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d43) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 114865000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d43) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2b100) CACHE_TYPE('d0)  START_TIME(114865000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 116095000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d43) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2b100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 116095000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 116095000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d43) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2b100) CACHE_TYPE('d0)  START_TIME(114865000) END_TIME(116095000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 116105000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100044) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 116105000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100044) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2c100) CACHE_TYPE('d0)  START_TIME(116105000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 117485000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100044) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 117485000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 117485000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100044) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2c100) CACHE_TYPE('d0)  START_TIME(116105000) END_TIME(117485000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 117495000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d44) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 117495000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d44) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2c100) CACHE_TYPE('d0)  START_TIME(117495000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 118725000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d44) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2c100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 118725000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 118725000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d44) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2c100) CACHE_TYPE('d0)  START_TIME(117495000) END_TIME(118725000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 118735000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100045) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 118735000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100045) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2d100) CACHE_TYPE('d0)  START_TIME(118735000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 120115000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100045) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 120115000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 120115000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100045) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2d100) CACHE_TYPE('d0)  START_TIME(118735000) END_TIME(120115000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 120125000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d45) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 120125000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d45) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2d100) CACHE_TYPE('d0)  START_TIME(120125000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 121355000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d45) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2d100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 121355000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 121355000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d45) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2d100) CACHE_TYPE('d0)  START_TIME(120125000) END_TIME(121355000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 121365000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100046) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 121365000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100046) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2e100) CACHE_TYPE('d0)  START_TIME(121365000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 122745000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100046) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 122745000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 122745000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100046) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2e100) CACHE_TYPE('d0)  START_TIME(121365000) END_TIME(122745000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 122755000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d46) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 122755000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d46) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2e100) CACHE_TYPE('d0)  START_TIME(122755000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 123985000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d46) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2e100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 123985000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 123985000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d46) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2e100) CACHE_TYPE('d0)  START_TIME(122755000) END_TIME(123985000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 123995000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100047) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 123995000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100047) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2f100) CACHE_TYPE('d0)  START_TIME(123995000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 125375000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100047) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 125375000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 125375000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100047) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2f100) CACHE_TYPE('d0)  START_TIME(123995000) END_TIME(125375000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 125385000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d47) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 125385000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d47) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2f100) CACHE_TYPE('d0)  START_TIME(125385000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 126615000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d47) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h2f100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 126615000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 126615000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d47) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h2f100) CACHE_TYPE('d0)  START_TIME(125385000) END_TIME(126615000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 126625000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100048) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h30100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 126625000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100048) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h30100) CACHE_TYPE('d0)  START_TIME(126625000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 128005000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100048) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h30100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 128005000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 128005000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100048) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h30100) CACHE_TYPE('d0)  START_TIME(126625000) END_TIME(128005000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 128015000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d48) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h30100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 128015000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d48) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h30100) CACHE_TYPE('d0)  START_TIME(128015000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 129245000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d48) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h30100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 129245000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 129245000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d48) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h30100) CACHE_TYPE('d0)  START_TIME(128015000) END_TIME(129245000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 129255000: uvm_test_top.env.axi_system_env.master[0] [send_write_addr] {OBJECT_NUM('d100049) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h31100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 129255000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d100049) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h31100) CACHE_TYPE('d0)  START_TIME(129255000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 130635000: uvm_test_top.env.axi_system_env.master[0] [receive_write_resp] {OBJECT_NUM('d100049) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h31100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction  ended('d1) with is_xact_completed_out_of_order=0 BRESP(DECERR)
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(94) @ 130635000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI WRITE transaction completed
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 130635000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d100049) PORT_ID('d0) PORT_NAME() TYPE(WRITE) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h31100) CACHE_TYPE('d0)  START_TIME(129255000) END_TIME(130635000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 130645000: uvm_test_top.env.axi_system_env.master[0] [send_read_addr] {OBJECT_NUM('d49) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h31100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction started
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 130645000: uvm_test_top.env.axi_system_env.system_monitor [process_master_xact] reset disabled[0] {OBJECT_NUM('d49) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h31100) CACHE_TYPE('d0)  START_TIME(130645000)} 
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_base_master_common.svp(2833) @ 131875000: uvm_test_top.env.axi_system_env.master[0] [receive_read_data] {OBJECT_NUM('d49) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) PROT_TYPE(DATA_SECURE_NORMAL) ADDR('h31100) LENGTH('d16) SIZE(BURST_SIZE_32BIT) BURST_TYPE(INCR) CACHE_TYPE('d0)}Transaction ended with is_xact_completed_out_of_order=0 rresp=DECERR coh_rresp= ended event triggered='d1 
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(130) @ 131875000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] AXI READ transaction completed
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_master_directed_sequence.sv(133) @ 131875000: uvm_test_top.env.axi_system_env.master[0].sequencer@@axi_master_directed_sequence [body] Exiting...
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_system_monitor_svt/sverilog/src/vcs/svt_axi_system_monitor_common.svp(643) @ 131875000: uvm_test_top.env.axi_system_env.system_monitor [process_coherent_xact] reset disabled[0] {OBJECT_NUM('d49) PORT_ID('d0) PORT_NAME() TYPE(READ) COHERENT_XACT_TYPE(READNOSNOOP) ID('h0) SECURE('d1) ADDR('h31100) CACHE_TYPE('d0)  START_TIME(130645000) END_TIME(131875000)} 
UVM_INFO /tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/base/uvm_objection.svh(1274) @ 131885000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_master_svt/sverilog/src/vcs/svt_axi_master.uvm.svp(572) @ 131885000: uvm_test_top.env.axi_system_env.master[0].driver [report_phase] Number of exclusive read-write pair received - 'd0
UVM_INFO /tools/synopsys/dw/vip/svt/amba_svt/R-2020.12/axi_slave_svt/sverilog/src/vcs/svt_axi_slave.uvm.svp(337) @ 131885000: uvm_test_top.env.axi_system_env.slave[0].driver [report_phase] Number of exclusive read-write pair received - 'd0
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(158) @ 131885000: uvm_test_top [final_phase] Entered...
UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(169) @ 131885000: uvm_test_top [final_phase] 
SvtTestEpilog: Passed

UVM_INFO /tools/proj/verification_platform/2_common/axi_vip_snps/design_dir/examples/sverilog/amba_svt/tb_axi_svt_uvm_basic_sys/env/axi_base_test.sv(171) @ 131885000: uvm_test_top [final_phase] Exiting...

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  548
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
[add_to_slave_xact_active]     4
[body]   106
[build_phase]    11
[connect_ph]     1
[display_checked_out_features]     2
[end_of_elaboration_phase]     2
[final_phase]     3
[new]     4
[process_coherent_xact]   100
[process_master_xact]   100
[receive_read_addr]     2
[receive_read_data]    50
[receive_write_data]     2
[receive_write_resp]    50
[report_phase]     2
[send_read_addr]    50
[send_read_data]     2
[send_write_addr]    50
[send_write_resp]     2
[sysmon sample_reset]     2
$finish called from file "/tools/synopsys/vcs-R-2020.12-SP1/etc/uvm-1.1/src/base/uvm_root.svh", line 437.
$finish at simulation time            131885000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 131885000 ps
CPU Time:      4.830 seconds;       Data structure size:  11.8Mb
Tue Aug  8 11:10:44 2023
