                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:15:42 2022
                              5 ;--------------------------------------------------------
                              6 	.hd64
                              7 	.module _divulong
                              8 	.optsdcc -mz180
                              9 	
                             10 ;--------------------------------------------------------
                             11 ; Public variables in this module
                             12 ;--------------------------------------------------------
                             13 	.globl __divulong
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 ;--------------------------------------------------------
                             18 ; ram data
                             19 ;--------------------------------------------------------
                             20 	.area _DATA
                             21 ;--------------------------------------------------------
                             22 ; ram data
                             23 ;--------------------------------------------------------
                             24 	.area _INITIALIZED
                             25 ;--------------------------------------------------------
                             26 ; absolute external ram data
                             27 ;--------------------------------------------------------
                             28 	.area _DABS (ABS)
                             29 ;--------------------------------------------------------
                             30 ; global & static initialisations
                             31 ;--------------------------------------------------------
                             32 	.area _HOME
                             33 	.area _GSINIT
                             34 	.area _GSFINAL
                             35 	.area _GSINIT
                             36 ;--------------------------------------------------------
                             37 ; Home
                             38 ;--------------------------------------------------------
                             39 	.area _HOME
                             40 ;../_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                             41 ;	---------------------------------
                             42 ; Function _divulong
                             43 ; ---------------------------------
   0000                      44 __divulong::
   0000 DD E5         [14]   45 	push	ix
   0002 DD 21 00 00   [12]   46 	ld	ix,#0
   0006 DD 39         [10]   47 	add	ix,sp
   0008 3B            [ 4]   48 	dec	sp
                             49 ;../_divulong.c:333: unsigned long reste = 0L;
   0009 01 00 00      [ 9]   50 	ld	bc,#0x0000
   000C 11 00 00      [ 9]   51 	ld	de,#0x0000
                             52 ;../_divulong.c:334: unsigned char count = 32;
   000F DD 36 FF 20   [15]   53 	ld	-1 (ix),#0x20
                             54 ;../_divulong.c:337: do
   0013                      55 00105$:
                             56 ;../_divulong.c:340: c = MSB_SET(x);
   0013 DD 7E 07      [14]   57 	ld	a,7 (ix)
   0016 CB 07         [ 7]   58 	rlc	a
   0018 E6 01         [ 6]   59 	and	a,#0x01
   001A 67            [ 4]   60 	ld	h,a
                             61 ;../_divulong.c:341: x <<= 1;
   001B F5            [11]   62 	push	af
   001C F1            [ 9]   63 	pop	af
   001D DD CB 04 26   [19]   64 	sla	4 (ix)
   0021 DD CB 05 16   [19]   65 	rl	5 (ix)
   0025 DD CB 06 16   [19]   66 	rl	6 (ix)
   0029 DD CB 07 16   [19]   67 	rl	7 (ix)
                             68 ;../_divulong.c:342: reste <<= 1;
   002D CB 20         [ 7]   69 	sla	b
   002F CB 11         [ 7]   70 	rl	c
   0031 CB 13         [ 7]   71 	rl	e
   0033 CB 12         [ 7]   72 	rl	d
                             73 ;../_divulong.c:343: if (c)
   0035 CB 44         [ 7]   74 	bit	0,h
   0037 28 02         [ 8]   75 	jr	Z,00102$
                             76 ;../_divulong.c:344: reste |= 1L;
   0039 CB C0         [ 7]   77 	set	0, b
   003B                      78 00102$:
                             79 ;../_divulong.c:346: if (reste >= y)
   003B 78            [ 4]   80 	ld	a,b
   003C DD 96 08      [14]   81 	sub	a, 8 (ix)
   003F 79            [ 4]   82 	ld	a,c
   0040 DD 9E 09      [14]   83 	sbc	a, 9 (ix)
   0043 7B            [ 4]   84 	ld	a,e
   0044 DD 9E 0A      [14]   85 	sbc	a, 10 (ix)
   0047 7A            [ 4]   86 	ld	a,d
   0048 DD 9E 0B      [14]   87 	sbc	a, 11 (ix)
   004B 38 18         [ 8]   88 	jr	C,00106$
                             89 ;../_divulong.c:348: reste -= y;
   004D 78            [ 4]   90 	ld	a,b
   004E DD 96 08      [14]   91 	sub	a, 8 (ix)
   0051 47            [ 4]   92 	ld	b,a
   0052 79            [ 4]   93 	ld	a,c
   0053 DD 9E 09      [14]   94 	sbc	a, 9 (ix)
   0056 4F            [ 4]   95 	ld	c,a
   0057 7B            [ 4]   96 	ld	a,e
   0058 DD 9E 0A      [14]   97 	sbc	a, 10 (ix)
   005B 5F            [ 4]   98 	ld	e,a
   005C 7A            [ 4]   99 	ld	a,d
   005D DD 9E 0B      [14]  100 	sbc	a, 11 (ix)
   0060 57            [ 4]  101 	ld	d,a
                            102 ;../_divulong.c:350: x |= 1L;
   0061 DD CB 04 C6   [19]  103 	set	0, 4 (ix)
   0065                     104 00106$:
                            105 ;../_divulong.c:353: while (--count);
   0065 DD 7E FF      [14]  106 	ld	a,-1 (ix)
   0068 C6 FF         [ 6]  107 	add	a,#0xFF
   006A DD 77 FF      [15]  108 	ld	-1 (ix),a
   006D B7            [ 4]  109 	or	a, a
   006E 20 A3         [ 8]  110 	jr	NZ,00105$
                            111 ;../_divulong.c:354: return x;
   0070 DD 6E 04      [14]  112 	ld	l,4 (ix)
   0073 DD 66 05      [14]  113 	ld	h,5 (ix)
   0076 DD 5E 06      [14]  114 	ld	e,6 (ix)
   0079 DD 56 07      [14]  115 	ld	d,7 (ix)
   007C 33            [ 4]  116 	inc	sp
   007D DD E1         [12]  117 	pop	ix
   007F C9            [ 9]  118 	ret
                            119 	.area _HOME
                            120 ;--------------------------------------------------------
                            121 ; code
                            122 ;--------------------------------------------------------
                            123 	.area _CODE
                            124 	.area _CODE
                            125 	.area _INITIALIZER
                            126 	.area _CABS (ABS)
