###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID pc231.ee.hacettepe.edu.tr)
#  Generated on:      Thu Dec 18 16:34:40 2025
#  Design:            custom_riscv_core
#  Command:           report_timing -early > reports/hold_timing.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin csr_inst_mip_reg[1]/CLK 
Endpoint:   csr_inst_mip_reg[1]/D (^) checked with  leading edge of 'sys_clk'
Beginpoint: interrupts[1]         (^) triggered by  leading edge of '@'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          3.105
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.500
= Required Time                 3.585
  Arrival Time                  0.610
  Slack Time                   -2.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |           Cell           | Delay | Arrival | Required | 
     |                     |                 |                          |       |  Time   |   Time   | 
     |---------------------+-----------------+--------------------------+-------+---------+----------| 
     |                     | interrupts[1] ^ |                          |       |   0.000 |    2.975 | 
     | g89122              | B ^ -> X ^      | sky130_fd_sc_hd__and2_0  | 0.610 |   0.610 |    3.585 | 
     | csr_inst_mip_reg[1] | D ^             | sky130_fd_sc_hd__dfxtp_1 | 0.000 |   0.610 |    3.585 | 
     +-----------------------------------------------------------------------------------------------+ 

