Warnings in file C:\Users\NatalieAgus\Desktop\SampleAlchitryProjects\BetaComponents\source\au_top.luc:
    Line 96, Column 26 : The signal "beta.mem_data_address[31:0]" is wider than "memory_unit.raddr" and the most significant bits will be dropped
    Line 11, Column 4 : "io_dip" was never used
    Line 84, Column 17 : The signal "memory_unit.data_memory_output" is wider than "led[2:0]" and the most significant bits will be dropped
    Line 92, Column 23 : The signal "beta.ia[31:0]" is wider than "memory_unit.ia" and the most significant bits will be dropped
    Line 95, Column 26 : The signal "beta.mem_data_address[31:0]" is wider than "memory_unit.waddr" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source {C:\Users\NatalieAgus\Desktop\SampleAlchitryProjects\BetaComponents\work\project.tcl}
# set projDir "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado"
# set projName "BetaComponents"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/au_top_0.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/beta_cpu_1.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/counter_2.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/edge_detector_3.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/memoryunit_4.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/reset_conditioner_5.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/control_unit_6.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/alu_7.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/regfile_8.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/simple_ram_9.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/simple_dual_ram_10.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/adder_11.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/boolean_12.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/shifter_13.v" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/verilog/compare_14.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc" "C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Sat Sep 12 13:01:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Sep 12 13:01:50 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 768.918 ; gain = 233.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter SAMPLE_CODE bound to: 160'b0111100000100011111111111111101101100000011111110000000000100000011001000011111100000000001000001001000001000001000010000000000011000000001111110000000000000111 
	Parameter INSTRUCTIONLOAD_code_writer bound to: 2'b00 
	Parameter WAIT_code_writer bound to: 2'b01 
	Parameter GO_code_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'beta_cpu_1' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_6' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/control_unit_6.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100010010001101000100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_6' (1#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/control_unit_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_11.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (2#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_12' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_12' (3#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_13' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_13' (4#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (5#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_7.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (6#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (7#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:143]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:160]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu_1' (8#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/beta_cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_2.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (9#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (10#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'memoryunit_4' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'simple_ram_9' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_ram_9.v:50]
	Parameter SIZE bound to: 6'b100000 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_9' (11#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_ram_9.v:50]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_10' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_dual_ram_10.v:48]
	Parameter SIZE bound to: 6'b100000 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_10' (12#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/simple_dual_ram_10.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memoryunit_4' (13#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (14#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:134]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (15#1) [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port raddr[1]
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port raddr[0]
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port waddr[1]
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port waddr[0]
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port ia[1]
WARNING: [Synth 8-3331] design memoryunit_4 has unconnected port ia[0]
WARNING: [Synth 8-3331] design boolean_12 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design boolean_12 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_11 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design adder_11 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_11 has unconnected port alufn_signal[3]
WARNING: [Synth 8-3331] design adder_11 has unconnected port alufn_signal[2]
WARNING: [Synth 8-3331] design adder_11 has unconnected port alufn_signal[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.188 ; gain = 306.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.188 ; gain = 306.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.188 ; gain = 306.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 842.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 961.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 961.508 ; gain = 425.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 961.508 ; gain = 425.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 961.508 ; gain = 425.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/adder_11.v:24]
INFO: [Synth 8-802] inferred FSM for state register 'M_read_state_q_reg' in module 'beta_cpu_1'
INFO: [Synth 8-802] inferred FSM for state register 'M_code_writer_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_read_state_q_reg' using encoding 'one-hot' in module 'beta_cpu_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
INSTRUCTIONLOAD_code_writer |                              001 |                               00
        WAIT_code_writer |                              010 |                               01
          GO_code_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_code_writer_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 961.508 ; gain = 425.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module control_unit_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder_11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module boolean_12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shifter_13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module compare_14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module alu_7 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module regfile_8 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
Module beta_cpu_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module edge_detector_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module simple_ram_9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module simple_dual_ram_10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module reset_conditioner_5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/alu_7.v:114]
DSP Report: Generating DSP alu_system/out0, operation Mode is: A*B.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: Generating DSP alu_system/out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: Generating DSP alu_system/out0, operation Mode is: A*B.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: Generating DSP alu_system/out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
DSP Report: operator alu_system/out0 is absorbed into DSP alu_system/out0.
INFO: [Synth 8-4471] merging register 'M_writer_counter_q_reg[2:0]' into 'M_writer_counter_q_reg[2:0]' [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.srcs/sources_1/imports/verilog/au_top_0.v:161]
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[8]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[9]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[10]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[6]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[7]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[0]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[3]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[4]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[20]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[19]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[17]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[25]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[15]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[24]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[14]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[13]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[12]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[21]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[11]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[28]'
WARNING: [Synth 8-3332] Sequential element (beta/FSM_onehot_M_read_state_q_reg[0]) is unused and will be removed from module au_top_0.
INFO: [Synth 8-3886] merging instance 'i_3/memory_unit/instruction_memory/read_data_reg[5]' (FD) to 'i_3/memory_unit/instruction_memory/read_data_reg[29]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 961.508 ; gain = 425.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------------+-----------+----------------------+----------------+
|au_top_0    | memory_unit/instruction_memory/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32	 | 
|au_top_0    | memory_unit/data_memory/mem_reg        | Implied   | 16 x 32              | RAM16X1S x 32	 | 
+------------+----------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|beta_cpu_1  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|beta_cpu_1  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|beta_cpu_1  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|beta_cpu_1  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 980.051 ; gain = 444.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1089.840 ; gain = 554.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------------+-----------+----------------------+----------------+
|au_top_0    | memory_unit/instruction_memory/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32	 | 
|au_top_0    | memory_unit/data_memory/mem_reg        | Implied   | 16 x 32              | RAM16X1S x 32	 | 
+------------+----------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    38|
|3     |DSP48E1  |     3|
|4     |LUT1     |     5|
|5     |LUT2     |   100|
|6     |LUT3     |    62|
|7     |LUT4     |   176|
|8     |LUT5     |   293|
|9     |LUT6     |   480|
|10    |MUXF7    |   119|
|11    |MUXF8    |     6|
|12    |RAM16X1S |    44|
|13    |FDRE     |   340|
|14    |FDSE     |     4|
|15    |IBUF     |     3|
|16    |OBUF     |    45|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |  1719|
|2     |  beta                 |beta_cpu_1          |   807|
|3     |    alu_system         |alu_7               |    22|
|4     |    control_system     |control_unit_6      |   243|
|5     |    regfile_system     |regfile_8           |   453|
|6     |  memory_unit          |memoryunit_4        |   807|
|7     |    data_memory        |simple_dual_ram_10  |    64|
|8     |    instruction_memory |simple_ram_9        |   743|
|9     |  reset_cond           |reset_conditioner_5 |     5|
|10    |  slowclock            |counter_2           |    38|
|11    |  slowclockedge        |edge_detector_3     |     1|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1090.848 ; gain = 435.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1090.848 ; gain = 555.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1090.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1090.848 ; gain = 793.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 13:02:52 2020...
[Sat Sep 12 13:02:55 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 297.281 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Sep 12 13:02:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Sep 12 13:02:56 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 537.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 661.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 44 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 661.379 ; gain = 364.563
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 682.336 ; gain = 20.957

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 161995d16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.223 ; gain = 478.887

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef98d270

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23b53d00d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 178e8382c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 178e8382c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 178e8382c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cc737a4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1353.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f119485a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1353.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f119485a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1353.570 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f119485a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.570 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.570 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f119485a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1353.570 ; gain = 692.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1353.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.359 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c4bea4c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1363.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1363.359 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13c4a464f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ee50757

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ee50757

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1369.512 ; gain = 6.152
Phase 1 Placer Initialization | Checksum: 14ee50757

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22d78c0a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 20 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 114 nets or cells. Created 106 new cells, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1369.512 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          106  |              8  |                   114  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          106  |              8  |                   114  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bb861c85

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.512 ; gain = 6.152
Phase 2.2 Global Placement Core | Checksum: 1c969133d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.512 ; gain = 6.152
Phase 2 Global Placement | Checksum: 1c969133d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f0a5f87e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c9f09a28

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 193b20abc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa18e66d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27b8d5ba9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1858387da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18f9c7226

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c9504257

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1998b00a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1369.512 ; gain = 6.152
Phase 3 Detail Placement | Checksum: 1998b00a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1369.512 ; gain = 6.152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a2a5a43f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a2a5a43f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1385.074 ; gain = 21.715
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.975. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6bc4a49

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715
Phase 4.1 Post Commit Optimization | Checksum: 1a6bc4a49

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6bc4a49

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6bc4a49

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.074 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 22add2c56

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22add2c56

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715
Ending Placer Task | Checksum: 191973455

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 21.715
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1385.074 ; gain = 22.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1386.094 ; gain = 1.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1386.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1386.094 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.094 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.975 | TNS=-1923.437 |
Phase 1 Physical Synthesis Initialization | Checksum: db86f0c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.931 . Memory (MB): peak = 1386.094 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.975 | TNS=-1923.437 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: db86f0c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1386.094 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.975 | TNS=-1923.437 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[31].  Re-placed instance beta/regfile_system/M_registers_q_reg[927]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.965 | TNS=-1923.427 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[31].  Did not re-place instance beta/regfile_system/M_registers_q_reg[31]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/Q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/Q[4].  Did not re-place instance memory_unit/instruction_memory/read_data_reg[26]
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[991]_i_7_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[991]_i_7
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[991]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.764 | TNS=-1921.853 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[30].  Re-placed instance beta/regfile_system/M_registers_q_reg[30]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.753 | TNS=-1921.796 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[30].  Re-placed instance beta/regfile_system/M_registers_q_reg[926]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.747 | TNS=-1921.765 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[30].  Did not re-place instance beta/regfile_system/M_registers_q_reg[62]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[990]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[990]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[990]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.740 | TNS=-1920.932 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[991]_i_7_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[991]_i_7
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/M_regfile_system_write_data[1]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[991]_i_2_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[991]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.739 | TNS=-1914.688 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[84]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.734 | TNS=-1914.320 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[61]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.685 | TNS=-1914.181 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[27].  Re-placed instance beta/regfile_system/M_registers_q_reg[59]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.655 | TNS=-1914.038 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data28[28].  Did not re-place instance beta/regfile_system/M_registers_q_reg[924]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data28[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[988]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[988]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[988]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.651 | TNS=-1912.611 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[89]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.650 | TNS=-1912.299 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[24].  Re-placed instance beta/regfile_system/M_registers_q_reg[56]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.649 | TNS=-1912.132 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[23].  Re-placed instance beta/regfile_system/M_registers_q_reg[23]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.648 | TNS=-1911.760 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[25]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.646 | TNS=-1911.149 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[24].  Re-placed instance beta/regfile_system/M_registers_q_reg[24]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.646 | TNS=-1910.981 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[985]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.644 | TNS=-1910.792 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[957]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.637 | TNS=-1910.724 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[24].  Re-placed instance beta/regfile_system/M_registers_q_reg[88]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.628 | TNS=-1910.569 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data28[18].  Did not re-place instance beta/regfile_system/M_registers_q_reg[914]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data28[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[978]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.628 | TNS=-1908.910 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[990]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[990]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/M_regfile_system_write_data[0]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[990]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[990]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.626 | TNS=-1903.723 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[925]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.614 | TNS=-1903.550 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[121]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.611 | TNS=-1903.432 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[24].  Re-placed instance beta/regfile_system/M_registers_q_reg[120]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.610 | TNS=-1903.122 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[29].  Re-placed instance beta/regfile_system/M_registers_q_reg[989]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.605 | TNS=-1903.115 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[29]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[989]_i_4_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[989]_i_4
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[989]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.604 | TNS=-1902.408 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[921]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.593 | TNS=-1902.275 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[27].  Re-placed instance beta/regfile_system/M_registers_q_reg[987]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.577 | TNS=-1902.243 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[945]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.575 | TNS=-1901.895 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[27].  Re-placed instance beta/regfile_system/M_registers_q_reg[955]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.570 | TNS=-1901.722 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[27].  Re-placed instance beta/regfile_system/M_registers_q_reg[923]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.565 | TNS=-1901.703 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[27].  Re-placed instance beta/regfile_system/M_registers_q_reg[123]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.561 | TNS=-1901.685 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data30[27].  Did not re-place instance beta/regfile_system/M_registers_q_reg[987]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data30[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[987]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[987]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[987]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.546 | TNS=-1899.606 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[23].  Re-placed instance beta/regfile_system/M_registers_q_reg[919]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.536 | TNS=-1899.555 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[977]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.515 | TNS=-1899.279 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[25].  Re-placed instance beta/regfile_system/M_registers_q_reg[57]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.504 | TNS=-1899.260 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[989]_i_4_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[989]_i_4
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[29]_0. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[989]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[989]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.500 | TNS=-1895.529 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[21].  Re-placed instance beta/regfile_system/M_registers_q_reg[981]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.496 | TNS=-1895.159 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[25].  Did not re-place instance beta/regfile_system/M_registers_q_reg[121]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[985]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[985]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[985]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.495 | TNS=-1893.535 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data28[23].  Did not re-place instance beta/regfile_system/M_registers_q_reg[919]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data28[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[983]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[983]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[983]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.484 | TNS=-1893.227 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[24].  Did not re-place instance beta/regfile_system/M_registers_q_reg[56]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[984]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.477 | TNS=-1890.749 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[26].  Re-placed instance beta/regfile_system/M_registers_q_reg[26]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.476 | TNS=-1890.532 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[21].  Re-placed instance beta/regfile_system/M_registers_q_reg[117]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.451 | TNS=-1890.366 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[988]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[988]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[28]_11. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[988]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[988]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.451 | TNS=-1886.397 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[983]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[983]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[23]_0. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[983]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[983]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.445 | TNS=-1882.953 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[51]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.441 | TNS=-1882.733 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[115]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.437 | TNS=-1882.533 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[113]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.434 | TNS=-1882.444 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[979]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.431 | TNS=-1882.262 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[916]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.420 | TNS=-1882.083 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[26].  Re-placed instance beta/regfile_system/M_registers_q_reg[986]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.415 | TNS=-1881.873 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[81]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.411 | TNS=-1881.807 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[20]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.408 | TNS=-1881.646 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[116]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.403 | TNS=-1881.852 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[22].  Re-placed instance beta/regfile_system/M_registers_q_reg[22]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.400 | TNS=-1881.559 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[26].  Re-placed instance beta/regfile_system/M_registers_q_reg[90]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.395 | TNS=-1881.389 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[948]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.391 | TNS=-1880.816 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[978]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[18]_0. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[978]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[978]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.387 | TNS=-1876.350 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg_n_0_[21].  Re-placed instance beta/regfile_system/M_registers_q_reg[21]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg_n_0_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.382 | TNS=-1875.822 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[17].  Re-placed instance beta/regfile_system/M_registers_q_reg[913]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.371 | TNS=-1875.795 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[20].  Re-placed instance beta/regfile_system/M_registers_q_reg[84]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.370 | TNS=-1875.706 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[21].  Re-placed instance beta/regfile_system/M_registers_q_reg[53]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.355 | TNS=-1875.687 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data28[17].  Did not re-place instance beta/regfile_system/M_registers_q_reg[913]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data28[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[977]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.351 | TNS=-1873.671 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[21].  Did not re-place instance beta/regfile_system/M_registers_q_reg[53]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[981]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[981]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[981]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.347 | TNS=-1872.040 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[22].  Did not re-place instance beta/regfile_system/M_registers_q_reg[54]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[982]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[982]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[982]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.314 | TNS=-1871.683 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data29[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[947]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data29[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.303 | TNS=-1871.602 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data28[19].  Re-placed instance beta/regfile_system/M_registers_q_reg[915]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data28[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.296 | TNS=-1871.564 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[982]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[982]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[22]_0. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[982]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[982]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.289 | TNS=-1867.504 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[26].  Did not re-place instance beta/regfile_system/M_registers_q_reg[58]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[986]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[986]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[26]_60. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[986]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[986]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.282 | TNS=-1863.304 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data2[20].  Did not re-place instance beta/regfile_system/M_registers_q_reg[84]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data2[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[980]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.265 | TNS=-1861.337 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data28[19].  Did not re-place instance beta/regfile_system/M_registers_q_reg[915]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data28[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[979]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[979]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[979]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.264 | TNS=-1860.140 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[985]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[985]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[25]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[985]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[985]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.264 | TNS=-1856.752 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[987]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[987]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[27]_0. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[987]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[987]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.174 | TNS=-1853.420 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[23].  Re-placed instance beta/regfile_system/M_registers_q_reg[119]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.130 | TNS=-1852.914 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[984]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[24]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[984]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.118 | TNS=-1850.240 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[981]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[981]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[21]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[981]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[981]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.094 | TNS=-1847.062 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[979]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[979]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[19]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[979]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[979]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.067 | TNS=-1843.891 |
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0.  Re-placed instance memory_unit/instruction_memory/M_registers_q[977]_i_2
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.001 | TNS=-1843.422 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[980]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[20]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[980]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.000 | TNS=-1839.922 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[977]_i_2
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/read_data_reg[17]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/M_registers_q[977]_i_1_comp.
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/M_registers_q[977]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.971 | TNS=-1834.847 |
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/alu_system/out0_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.962 | TNS=-1834.343 |
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/alu_system/out0_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.854 | TNS=-1816.668 |
INFO: [Physopt 32-735] Processed net beta/alu_system/out0_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.824 | TNS=-1815.828 |
INFO: [Physopt 32-735] Processed net beta/alu_system/out0_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.785 | TNS=-1813.644 |
INFO: [Physopt 32-735] Processed net beta/alu_system/out0_carry_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-1809.024 |
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/read_data_reg[29]_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[989]_i_1_comp
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/read_data_reg[29]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/read_data_reg[29]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/B[6].  Did not re-place instance memory_unit/instruction_memory/out0_i_23
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_beta_mem_data_output[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/M_regfile_system_read_address_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[1].  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/read_data_reg[27]_rep__0_1.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-710] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[1]. Critical path length was reduced through logic transformation on cell memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/read_data_reg[27]_rep__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.713 | TNS=-1797.412 |
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/M_regfile_system_read_address_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0].  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/read_data_reg[27]_rep__0_1.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-572] Net beta/control_system/read_data_reg[27]_rep__0_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[27]_rep__0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.705 | TNS=-1794.371 |
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.602 | TNS=-1755.231 |
INFO: [Physopt 32-662] Processed net beta/control_system/read_data_reg[27]_rep__0_1_repN_1.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[27]_rep__0_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_10_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_10
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.556 | TNS=-1736.090 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data1[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[61]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_unit/instruction_memory/Q[6].  Re-placed instance memory_unit/instruction_memory/read_data_reg[28]
INFO: [Physopt 32-735] Processed net memory_unit/instruction_memory/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.543 | TNS=-1732.308 |
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0.  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.532 | TNS=-1728.128 |
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q_reg[967]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[29]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/Q[4].  Did not re-place instance memory_unit/instruction_memory/read_data_reg[26]
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/read_data_reg[29]_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[989]_i_1_comp
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/read_data_reg[29]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/B[6].  Did not re-place instance memory_unit/instruction_memory/out0_i_23
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_beta_mem_data_output[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0].  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0.  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.532 | TNS=-1728.128 |
Phase 3 Critical Path Optimization | Checksum: db86f0c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.469 ; gain = 2.375

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.532 | TNS=-1728.128 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[29]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/Q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/Q[4].  Did not re-place instance memory_unit/instruction_memory/read_data_reg[26]
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/read_data_reg[29]_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[989]_i_1_comp
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/read_data_reg[29]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/read_data_reg[29]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/B[6].  Did not re-place instance memory_unit/instruction_memory/out0_i_23
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_beta_mem_data_output[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/M_regfile_system_read_address_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0].  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0.  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-572] Net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q_reg[967]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29].  Did not re-place instance beta/regfile_system/M_registers_q_reg[29]
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_registers_q_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/Q[4].  Did not re-place instance memory_unit/instruction_memory/read_data_reg[26]
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/read_data_reg[29]_0.  Did not re-place instance memory_unit/instruction_memory/M_registers_q[989]_i_1_comp
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/read_data_reg[29]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/out0__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/B[6].  Did not re-place instance memory_unit/instruction_memory/out0_i_23
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_beta_mem_data_output[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/mem_reg_0_15_9_9_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0].  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/M_regfile_system_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0.  Did not re-place instance memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/read_data_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/instruction_memory/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.532 | TNS=-1728.128 |
Phase 4 Critical Path Optimization | Checksum: db86f0c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.469 ; gain = 2.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1388.469 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.532 | TNS=-1728.128 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.443  |        195.310  |            0  |              0  |                    90  |           0  |           2  |  00:00:14  |
|  Total          |          1.443  |        195.310  |            0  |              0  |                    90  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1388.469 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: db86f0c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.469 ; gain = 2.375
INFO: [Common 17-83] Releasing license: Implementation
505 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.469 ; gain = 2.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1388.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1397.133 ; gain = 8.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bc9c4f15 ConstDB: 0 ShapeSum: 51fe6e21 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: edbf6095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.363 ; gain = 81.176
Post Restoration Checksum: NetGraph: 6436bff2 NumContArr: 8988a0a3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: edbf6095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1491.363 ; gain = 81.176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: edbf6095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1497.344 ; gain = 87.156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: edbf6095

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1497.344 ; gain = 87.156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2020cd0f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1502.547 ; gain = 92.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.216 | TNS=-1591.593| WHS=-0.091 | THS=-0.614 |

Phase 2 Router Initialization | Checksum: 1700b925b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1514.473 ; gain = 104.285

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1498
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1498
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2192b2381

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1514.473 ; gain = 104.285
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[26]/D|
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[22]/D|
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[23]/D|
|                    clk_0 |                    clk_0 |                                                                memory_unit/data_memory/read_data_reg[8]/D|
|                    clk_0 |                    clk_0 |                                                                memory_unit/data_memory/read_data_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 716
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.511 | TNS=-2167.853| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11c5c251c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1514.473 ; gain = 104.285

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.403 | TNS=-2132.163| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 196c059d3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1514.473 ; gain = 104.285

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.253 | TNS=-2161.556| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15f10c883

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.473 ; gain = 104.285

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.221 | TNS=-2146.349| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1675a4ebb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1514.473 ; gain = 104.285
Phase 4 Rip-up And Reroute | Checksum: 1675a4ebb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1514.473 ; gain = 104.285

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f4bb8bce

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1514.473 ; gain = 104.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.140 | TNS=-2091.565| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25669803b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25669803b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043
Phase 5 Delay and Skew Optimization | Checksum: 25669803b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a65e4637

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.139 | TNS=-2146.477| WHS=0.148  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a65e4637

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043
Phase 6 Post Hold Fix | Checksum: 1a65e4637

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.771665 %
  Global Horizontal Routing Utilization  = 0.938183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23545373c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23545373c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 276bafde7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.139 | TNS=-2146.477| WHS=0.148  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 276bafde7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1516.230 ; gain = 106.043

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
526 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1516.230 ; gain = 119.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1516.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1525.133 ; gain = 8.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
538 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0 input beta/alu_system/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0 input beta/alu_system/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0__0 input beta/alu_system/out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0__0 input beta/alu_system/out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0__1 input beta/alu_system/out0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/out0__1 input beta/alu_system/out0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP beta/alu_system/out0 output beta/alu_system/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP beta/alu_system/out0__0 output beta/alu_system/out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP beta/alu_system/out0__1 output beta/alu_system/out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP beta/alu_system/out0 multiplier stage beta/alu_system/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP beta/alu_system/out0__0 multiplier stage beta/alu_system/out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP beta/alu_system/out0__1 multiplier stage beta/alu_system/out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13798688 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/NatalieAgus/Desktop/SampleAlchitryProjects/BetaComponents/work/vivado/BetaComponents/BetaComponents.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 12 13:04:50 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
558 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.219 ; gain = 416.074
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 13:04:50 2020...
[Sat Sep 12 13:04:52 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 297.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 13:04:52 2020...

Finished building project.
