// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_top_Pipeline_VITIS_LOOP_192_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mm_a_dout,
        mm_a_empty_n,
        mm_a_read,
        conv3_sild_dout,
        conv3_sild_empty_n,
        conv3_sild_read,
        fifo_SA_A_din,
        fifo_SA_A_full_n,
        fifo_SA_A_write,
        fifo_SA_A_16_din,
        fifo_SA_A_16_full_n,
        fifo_SA_A_16_write,
        fifo_SA_A_17_din,
        fifo_SA_A_17_full_n,
        fifo_SA_A_17_write,
        fifo_SA_A_18_din,
        fifo_SA_A_18_full_n,
        fifo_SA_A_18_write,
        fifo_SA_A_19_din,
        fifo_SA_A_19_full_n,
        fifo_SA_A_19_write,
        fifo_SA_A_20_din,
        fifo_SA_A_20_full_n,
        fifo_SA_A_20_write,
        fifo_SA_A_21_din,
        fifo_SA_A_21_full_n,
        fifo_SA_A_21_write,
        fifo_SA_A_22_din,
        fifo_SA_A_22_full_n,
        fifo_SA_A_22_write,
        fifo_SA_A_23_din,
        fifo_SA_A_23_full_n,
        fifo_SA_A_23_write,
        fifo_SA_A_24_din,
        fifo_SA_A_24_full_n,
        fifo_SA_A_24_write,
        fifo_SA_A_25_din,
        fifo_SA_A_25_full_n,
        fifo_SA_A_25_write,
        fifo_SA_A_26_din,
        fifo_SA_A_26_full_n,
        fifo_SA_A_26_write,
        fifo_SA_A_27_din,
        fifo_SA_A_27_full_n,
        fifo_SA_A_27_write,
        fifo_SA_A_28_din,
        fifo_SA_A_28_full_n,
        fifo_SA_A_28_write,
        fifo_SA_A_29_din,
        fifo_SA_A_29_full_n,
        fifo_SA_A_29_write,
        fifo_SA_A_30_din,
        fifo_SA_A_30_full_n,
        fifo_SA_A_30_write,
        num_a_sa_089,
        mode
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] mm_a_dout;
input   mm_a_empty_n;
output   mm_a_read;
input  [127:0] conv3_sild_dout;
input   conv3_sild_empty_n;
output   conv3_sild_read;
output  [31:0] fifo_SA_A_din;
input   fifo_SA_A_full_n;
output   fifo_SA_A_write;
output  [31:0] fifo_SA_A_16_din;
input   fifo_SA_A_16_full_n;
output   fifo_SA_A_16_write;
output  [31:0] fifo_SA_A_17_din;
input   fifo_SA_A_17_full_n;
output   fifo_SA_A_17_write;
output  [31:0] fifo_SA_A_18_din;
input   fifo_SA_A_18_full_n;
output   fifo_SA_A_18_write;
output  [31:0] fifo_SA_A_19_din;
input   fifo_SA_A_19_full_n;
output   fifo_SA_A_19_write;
output  [31:0] fifo_SA_A_20_din;
input   fifo_SA_A_20_full_n;
output   fifo_SA_A_20_write;
output  [31:0] fifo_SA_A_21_din;
input   fifo_SA_A_21_full_n;
output   fifo_SA_A_21_write;
output  [31:0] fifo_SA_A_22_din;
input   fifo_SA_A_22_full_n;
output   fifo_SA_A_22_write;
output  [31:0] fifo_SA_A_23_din;
input   fifo_SA_A_23_full_n;
output   fifo_SA_A_23_write;
output  [31:0] fifo_SA_A_24_din;
input   fifo_SA_A_24_full_n;
output   fifo_SA_A_24_write;
output  [31:0] fifo_SA_A_25_din;
input   fifo_SA_A_25_full_n;
output   fifo_SA_A_25_write;
output  [31:0] fifo_SA_A_26_din;
input   fifo_SA_A_26_full_n;
output   fifo_SA_A_26_write;
output  [31:0] fifo_SA_A_27_din;
input   fifo_SA_A_27_full_n;
output   fifo_SA_A_27_write;
output  [31:0] fifo_SA_A_28_din;
input   fifo_SA_A_28_full_n;
output   fifo_SA_A_28_write;
output  [31:0] fifo_SA_A_29_din;
input   fifo_SA_A_29_full_n;
output   fifo_SA_A_29_write;
output  [31:0] fifo_SA_A_30_din;
input   fifo_SA_A_30_full_n;
output   fifo_SA_A_30_write;
input  [31:0] num_a_sa_089;
input  [0:0] mode;

reg ap_idle;
reg mm_a_read;
reg conv3_sild_read;
reg fifo_SA_A_write;
reg fifo_SA_A_16_write;
reg fifo_SA_A_17_write;
reg fifo_SA_A_18_write;
reg fifo_SA_A_19_write;
reg fifo_SA_A_20_write;
reg fifo_SA_A_21_write;
reg fifo_SA_A_22_write;
reg fifo_SA_A_23_write;
reg fifo_SA_A_24_write;
reg fifo_SA_A_25_write;
reg fifo_SA_A_26_write;
reg fifo_SA_A_27_write;
reg fifo_SA_A_28_write;
reg fifo_SA_A_29_write;
reg fifo_SA_A_30_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln192_reg_321;
reg    ap_predicate_op37_read_state2;
reg    ap_predicate_op39_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln192_fu_243_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_SA_A_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_SA_A_16_blk_n;
reg    fifo_SA_A_17_blk_n;
reg    fifo_SA_A_18_blk_n;
reg    fifo_SA_A_19_blk_n;
reg    fifo_SA_A_20_blk_n;
reg    fifo_SA_A_21_blk_n;
reg    fifo_SA_A_22_blk_n;
reg    fifo_SA_A_23_blk_n;
reg    fifo_SA_A_24_blk_n;
reg    fifo_SA_A_25_blk_n;
reg    fifo_SA_A_26_blk_n;
reg    fifo_SA_A_27_blk_n;
reg    fifo_SA_A_28_blk_n;
reg    fifo_SA_A_29_blk_n;
reg    fifo_SA_A_30_blk_n;
reg    conv3_sild_blk_n;
reg    mm_a_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] ap_phi_mux_temp_2_phi_fu_227_p4;
wire   [127:0] ap_phi_reg_pp0_iter1_temp_2_reg_224;
reg   [31:0] rep_fu_84;
wire   [31:0] rep_4_fu_249_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_rep_3;
wire   [31:0] trunc_ln206_fu_260_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rep_fu_84 = 32'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln192_fu_243_p2 == 1'd0))) begin
            rep_fu_84 <= rep_4_fu_249_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            rep_fu_84 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln192_reg_321 <= icmp_ln192_fu_243_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln192_fu_243_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln192_reg_321 == 1'd0)) begin
        if ((mode == 1'd0)) begin
            ap_phi_mux_temp_2_phi_fu_227_p4 = mm_a_dout;
        end else if ((mode == 1'd1)) begin
            ap_phi_mux_temp_2_phi_fu_227_p4 = conv3_sild_dout;
        end else begin
            ap_phi_mux_temp_2_phi_fu_227_p4 = ap_phi_reg_pp0_iter1_temp_2_reg_224;
        end
    end else begin
        ap_phi_mux_temp_2_phi_fu_227_p4 = ap_phi_reg_pp0_iter1_temp_2_reg_224;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_rep_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_rep_3 = rep_fu_84;
    end
end

always @ (*) begin
    if (((ap_predicate_op39_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        conv3_sild_blk_n = conv3_sild_empty_n;
    end else begin
        conv3_sild_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op39_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv3_sild_read = 1'b1;
    end else begin
        conv3_sild_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_16_blk_n = fifo_SA_A_16_full_n;
    end else begin
        fifo_SA_A_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_16_write = 1'b1;
    end else begin
        fifo_SA_A_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_17_blk_n = fifo_SA_A_17_full_n;
    end else begin
        fifo_SA_A_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_17_write = 1'b1;
    end else begin
        fifo_SA_A_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_18_blk_n = fifo_SA_A_18_full_n;
    end else begin
        fifo_SA_A_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_18_write = 1'b1;
    end else begin
        fifo_SA_A_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_19_blk_n = fifo_SA_A_19_full_n;
    end else begin
        fifo_SA_A_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_19_write = 1'b1;
    end else begin
        fifo_SA_A_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_20_blk_n = fifo_SA_A_20_full_n;
    end else begin
        fifo_SA_A_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_20_write = 1'b1;
    end else begin
        fifo_SA_A_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_21_blk_n = fifo_SA_A_21_full_n;
    end else begin
        fifo_SA_A_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_21_write = 1'b1;
    end else begin
        fifo_SA_A_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_22_blk_n = fifo_SA_A_22_full_n;
    end else begin
        fifo_SA_A_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_22_write = 1'b1;
    end else begin
        fifo_SA_A_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_23_blk_n = fifo_SA_A_23_full_n;
    end else begin
        fifo_SA_A_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_23_write = 1'b1;
    end else begin
        fifo_SA_A_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_24_blk_n = fifo_SA_A_24_full_n;
    end else begin
        fifo_SA_A_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_24_write = 1'b1;
    end else begin
        fifo_SA_A_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_25_blk_n = fifo_SA_A_25_full_n;
    end else begin
        fifo_SA_A_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_25_write = 1'b1;
    end else begin
        fifo_SA_A_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_26_blk_n = fifo_SA_A_26_full_n;
    end else begin
        fifo_SA_A_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_26_write = 1'b1;
    end else begin
        fifo_SA_A_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_27_blk_n = fifo_SA_A_27_full_n;
    end else begin
        fifo_SA_A_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_27_write = 1'b1;
    end else begin
        fifo_SA_A_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_28_blk_n = fifo_SA_A_28_full_n;
    end else begin
        fifo_SA_A_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_28_write = 1'b1;
    end else begin
        fifo_SA_A_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_29_blk_n = fifo_SA_A_29_full_n;
    end else begin
        fifo_SA_A_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_29_write = 1'b1;
    end else begin
        fifo_SA_A_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_30_blk_n = fifo_SA_A_30_full_n;
    end else begin
        fifo_SA_A_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_30_write = 1'b1;
    end else begin
        fifo_SA_A_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_blk_n = fifo_SA_A_full_n;
    end else begin
        fifo_SA_A_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_write = 1'b1;
    end else begin
        fifo_SA_A_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op37_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mm_a_blk_n = mm_a_empty_n;
    end else begin
        mm_a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op37_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mm_a_read = 1'b1;
    end else begin
        mm_a_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((fifo_SA_A_22_full_n == 1'b0) | (fifo_SA_A_21_full_n == 1'b0) | (fifo_SA_A_20_full_n == 1'b0) | (fifo_SA_A_19_full_n == 1'b0) | (fifo_SA_A_18_full_n == 1'b0) | (fifo_SA_A_17_full_n == 1'b0) | (fifo_SA_A_16_full_n == 1'b0) | (fifo_SA_A_full_n == 1'b0) | (fifo_SA_A_30_full_n == 1'b0) | (fifo_SA_A_29_full_n == 1'b0) | (fifo_SA_A_28_full_n == 1'b0) | (fifo_SA_A_27_full_n == 1'b0) | (fifo_SA_A_26_full_n == 1'b0) | (fifo_SA_A_25_full_n == 1'b0) | (fifo_SA_A_24_full_n == 1'b0) | (fifo_SA_A_23_full_n == 1'b0) | ((ap_predicate_op39_read_state2 == 1'b1) & (conv3_sild_empty_n == 1'b0)) | ((ap_predicate_op37_read_state2 == 1'b1) & (mm_a_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_temp_2_reg_224 = 'bx;

always @ (*) begin
    ap_predicate_op37_read_state2 = ((mode == 1'd0) & (icmp_ln192_reg_321 == 1'd0));
end

always @ (*) begin
    ap_predicate_op39_read_state2 = ((mode == 1'd1) & (icmp_ln192_reg_321 == 1'd0));
end

assign fifo_SA_A_16_din = trunc_ln206_fu_260_p1;

assign fifo_SA_A_17_din = trunc_ln206_fu_260_p1;

assign fifo_SA_A_18_din = trunc_ln206_fu_260_p1;

assign fifo_SA_A_19_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[63:32]}};

assign fifo_SA_A_20_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[63:32]}};

assign fifo_SA_A_21_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[63:32]}};

assign fifo_SA_A_22_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[63:32]}};

assign fifo_SA_A_23_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[95:64]}};

assign fifo_SA_A_24_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[95:64]}};

assign fifo_SA_A_25_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[95:64]}};

assign fifo_SA_A_26_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[95:64]}};

assign fifo_SA_A_27_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[127:96]}};

assign fifo_SA_A_28_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[127:96]}};

assign fifo_SA_A_29_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[127:96]}};

assign fifo_SA_A_30_din = {{ap_phi_mux_temp_2_phi_fu_227_p4[127:96]}};

assign fifo_SA_A_din = trunc_ln206_fu_260_p1;

assign icmp_ln192_fu_243_p2 = ((ap_sig_allocacmp_rep_3 == num_a_sa_089) ? 1'b1 : 1'b0);

assign rep_4_fu_249_p2 = (ap_sig_allocacmp_rep_3 + 32'd1);

assign trunc_ln206_fu_260_p1 = ap_phi_mux_temp_2_phi_fu_227_p4[31:0];

endmodule //top_top_Pipeline_VITIS_LOOP_192_1
