Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 17:30:51 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     271         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (301)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (804)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (301)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (804)
--------------------------------------------------
 There are 804 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.772        0.000                      0                   15        0.149        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.772        0.000                      0                   15        0.149        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.900ns (40.984%)  route 1.296ns (59.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.584     6.125    B1/prev_j1_win
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.118     6.243 r  B1/score_2[2]_i_2/O
                         net (fo=1, routed)           0.712     6.955    S0/score_10
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.326     7.281 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.281    S0/score_2[2]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y38         FDCE (Setup_fdce_C_D)        0.029    15.053    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.580ns (27.313%)  route 1.544ns (72.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.544     7.084    B0/cnt_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.208    B0/cnt[0]_i_1__0_n_0
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.029    15.078    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.608ns (28.259%)  route 1.544ns (71.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.544     7.084    B0/cnt_reg_n_0_[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.152     7.236 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.236    B0/cnt[1]_i_1__1_n_0
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.075    15.124    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  7.888    

Slack (MET) :             8.075ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.580ns (30.223%)  route 1.339ns (69.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560     5.081    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.339     6.876    A0/cnt_reg_n_0_[0]
    SLICE_X33Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.000 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.000    A0/cnt[0]_i_1_n_0
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.440    14.781    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.029    15.075    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  8.075    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.608ns (31.226%)  route 1.339ns (68.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560     5.081    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.339     6.876    A0/cnt_reg_n_0_[0]
    SLICE_X33Y36         LUT2 (Prop_lut2_I1_O)        0.152     7.028 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.028    A0/cnt[1]_i_1_n_0
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.440    14.781    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.075    15.121    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.718ns (42.829%)  route 0.958ns (57.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.958     6.462    B0/cnt_reg_n_0_[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.299     6.761 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.761    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    B0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.029    14.965    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.715ns (48.799%)  route 0.750ns (51.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.750     6.253    R0/cnt_reg_n_0_[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.296     6.549 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.549    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    R0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031    14.967    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.744ns (51.619%)  route 0.697ns (48.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.083    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.697     6.200    S0/j1_score[2]
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.325     6.525 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.525    S0/score_1[2]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442    14.783    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X31Y38         FDCE (Setup_fdce_C_D)        0.075    15.123    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.743ns (51.811%)  route 0.691ns (48.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.691     6.194    R0/cnt_reg_n_0_[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.324     6.518 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.518    R0/cnt[1]_i_1__0_n_0
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.075    15.124    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.718ns (53.830%)  route 0.616ns (46.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560     5.081    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.616     6.116    A0/p_1_in
    SLICE_X34Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.415 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.415    A0/PIXEL_CLK_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.439    14.780    A0/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.077    15.082    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  8.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.825%)  route 0.278ns (55.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.278     1.851    R0/cnt_reg_n_0_[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.098     1.949 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.949    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.092     1.800    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.227ns (40.217%)  route 0.337ns (59.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.337     1.911    B0/cnt_reg_n_0_[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.099     2.010 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.010    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    B0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.091     1.799    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.090     1.662    S0/prev_j2_win
    SLICE_X28Y38         LUT5 (Prop_lut5_I3_O)        0.099     1.761 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    S0/score_2[0]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.092     1.536    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.148     1.733    S0/prev_j1_win
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    S0/score_2[1]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.092     1.552    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.091     1.663    S0/prev_j2_win
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.099     1.762 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    S0/score_2[2]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.091     1.535    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.187ns (45.016%)  route 0.228ns (54.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.228     1.814    S0/prev_j1_win
    SLICE_X31Y38         LUT5 (Prop_lut5_I3_O)        0.046     1.860 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    S0/score_1[2]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.107     1.586    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.228     1.814    S0/prev_j1_win
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    S0/score_1[0]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.092     1.571    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.228     1.814    S0/prev_j1_win
    SLICE_X31Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    S0/score_1[1]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.091     1.570    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.227ns (51.379%)  route 0.215ns (48.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.559     1.442    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.215     1.785    A0/p_1_in
    SLICE_X34Y36         LUT4 (Prop_lut4_I0_O)        0.099     1.884 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.884    A0/PIXEL_CLK_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    A0/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     1.595    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (45.030%)  route 0.225ns (54.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.225     1.811    R0/cnt_reg_n_0_[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.043     1.854 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    R0/cnt[1]_i_1__0_n_0
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDCE (Hold_fdce_C_D)         0.107     1.552    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           818 Endpoints
Min Delay           818 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.452ns  (logic 6.157ns (42.604%)  route 8.295ns (57.396%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.755     7.739    A1/GREEN_OBUF[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.153     7.892 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.827    10.720    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.732    14.452 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.452    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.276ns  (logic 5.898ns (41.318%)  route 8.377ns (58.682%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.755     7.739    A1/GREEN_OBUF[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.863 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.910    10.773    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.276 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.276    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.160ns  (logic 6.149ns (43.423%)  route 8.012ns (56.577%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.755     7.739    A1/GREEN_OBUF[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.153     7.892 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.544    10.437    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    14.160 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.160    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.096ns  (logic 6.323ns (44.857%)  route 7.773ns (55.143%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE                         0.000     0.000 r  R1/yRaquetteD_reg[6]/C
    SLICE_X39Y44         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  R1/yRaquetteD_reg[6]/Q
                         net (fo=10, routed)          2.136     2.555    R1/Y_RAQUETTE_D[6]
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.297     2.852 r  R1/p_1_out__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.852    R1/p_1_out__45_carry__0_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.402 r  R1/p_1_out__45_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.402    R1/p_1_out__45_carry__0_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.624 r  R1/p_1_out__45_carry__1_i_1/O[0]
                         net (fo=2, routed)           0.812     4.437    R1/p_1_out__45_carry__1_i_1_n_7
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.299     4.736 r  R1/p_1_out__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.736    R1/p_1_out__45_carry__1_i_4_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.269 f  R1/p_1_out__45_carry__1/CO[3]
                         net (fo=1, routed)           1.262     6.531    A1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.655 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.118     7.773    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I3_O)        0.152     7.925 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.444    10.369    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.727    14.096 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.096    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.073ns  (logic 5.802ns (41.233%)  route 8.270ns (58.767%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.557    10.542    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.073 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.073    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.870ns  (logic 6.119ns (44.120%)  route 7.750ns (55.880%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 r  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.308     6.482    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.823     7.428    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I0_O)        0.150     7.578 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.594    10.172    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    13.870 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.870    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.803ns  (logic 5.920ns (42.889%)  route 7.883ns (57.111%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.755     7.739    A1/GREEN_OBUF[1]
    SLICE_X32Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.863 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.416    10.279    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.803 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.803    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.732ns  (logic 5.899ns (42.961%)  route 7.833ns (57.039%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 r  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.308     6.482    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  A1/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.823     7.428    A1/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.552 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.676    10.229    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.732 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.732    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.571ns  (logic 5.777ns (42.572%)  route 7.793ns (57.428%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.081    10.065    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.571 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.571    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/yBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 5.791ns (42.695%)  route 7.773ns (57.305%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE                         0.000     0.000 r  B1/yBalle_reg[2]/C
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  B1/yBalle_reg[2]/Q
                         net (fo=17, routed)          2.234     2.690    B1/Q[2]
    SLICE_X32Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.197 r  B1/p_1_out__44_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.197    B1/p_1_out__44_carry_i_5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  B1/p_1_out__44_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.311    B1/p_1_out__44_carry__0_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.533 r  B1/p_1_out__44_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.792     4.325    A1/p_1_out__44_carry__1[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.299     4.624 r  A1/p_1_out__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.624    B1/BLUE_OBUF[3]_inst_i_2_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.174 f  B1/p_1_out__44_carry__1/CO[3]
                         net (fo=2, routed)           1.687     6.861    A1/GREEN[1][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.985 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           3.060    10.045    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.564 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.564    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.836%)  route 0.166ns (47.164%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE                         0.000     0.000 r  A1/countX_reg[9]/C
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[9]/Q
                         net (fo=20, routed)          0.166     0.307    A1/Q[9]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.352 r  A1/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.352    A1/countX[9]_i_1_n_0
    SLICE_X35Y38         FDCE                                         r  A1/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE                         0.000     0.000 r  B1/VxBalle_reg[11]/C
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle_reg_n_0_[11]
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[11]
    SLICE_X29Y42         FDCE                                         r  B1/VxBalle_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[24]/C
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[24]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[24]
    SLICE_X39Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[24]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[24]_i_1_n_0
    SLICE_X39Y53         FDCE                                         r  R1/dirRaquetteD_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[3]/C
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[3]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[3]
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[3]_i_1_n_0
    SLICE_X41Y45         FDCE                                         r  R1/dirRaquetteD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteG_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteG_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE                         0.000     0.000 r  R1/dirRaquetteG_reg[14]/C
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteG_reg[14]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteG_reg_n_0_[14]
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteG[14]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteG0[14]
    SLICE_X47Y46         FDCE                                         r  R1/dirRaquetteG_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteG_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteG_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE                         0.000     0.000 r  R1/dirRaquetteG_reg[19]/C
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteG_reg[19]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteG_reg_n_0_[19]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteG[19]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteG0[19]
    SLICE_X47Y49         FDCE                                         r  R1/dirRaquetteG_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteG_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteG_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE                         0.000     0.000 r  R1/dirRaquetteG_reg[28]/C
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteG_reg[28]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteG_reg_n_0_[28]
    SLICE_X47Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteG[28]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteG0[28]
    SLICE_X47Y50         FDCE                                         r  R1/dirRaquetteG_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[12]/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[12]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[12]
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[12]_i_1_n_0
    SLICE_X41Y46         FDCE                                         r  R1/dirRaquetteD_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[13]/C
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[13]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[13]
    SLICE_X47Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[13]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[13]_i_1_n_0
    SLICE_X47Y48         FDCE                                         r  R1/dirRaquetteD_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[14]/C
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[14]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[14]
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[14]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[14]_i_1_n_0
    SLICE_X43Y50         FDCE                                         r  R1/dirRaquetteD_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.980ns  (logic 0.828ns (27.783%)  route 2.152ns (72.217%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  S0/score_2_reg[0]/Q
                         net (fo=6, routed)           0.666     6.206    A1/j2_score[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  A1/IS_NUMBER_reg_i_14/O
                         net (fo=1, routed)           0.806     7.137    A1/IS_NUMBER_reg_i_14_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  A1/IS_NUMBER_reg_i_4/O
                         net (fo=2, routed)           0.680     7.940    A1/IS_NUMBER_reg_i_4_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.064 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     8.064    S1/BLUE_OBUF[3]_inst_i_2
    SLICE_X30Y38         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.227ns (53.369%)  route 0.198ns (46.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.444    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.128     1.572 f  S0/score_1_reg[2]/Q
                         net (fo=6, routed)           0.198     1.770    A1/j1_score[2]
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.099     1.869 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     1.869    S1/BLUE_OBUF[3]_inst_i_2
    SLICE_X30Y38         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.383ns  (logic 1.593ns (15.346%)  route 8.789ns (84.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         5.843    10.383    S0/prev_j2_win_reg_0
    SLICE_X28Y38         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.383ns  (logic 1.593ns (15.346%)  route 8.789ns (84.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         5.843    10.383    S0/prev_j2_win_reg_0
    SLICE_X28Y38         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.383ns  (logic 1.593ns (15.346%)  route 8.789ns (84.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         5.843    10.383    S0/prev_j2_win_reg_0
    SLICE_X28Y38         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.383ns  (logic 1.593ns (15.346%)  route 8.789ns (84.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         5.843    10.383    S0/prev_j2_win_reg_0
    SLICE_X28Y38         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.103ns  (logic 1.593ns (15.770%)  route 8.510ns (84.230%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         5.564    10.103    S0/prev_j2_win_reg_0
    SLICE_X28Y39         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.593ns (24.206%)  route 4.989ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         2.043     6.582    B0/cnt_reg[1]_0
    SLICE_X36Y40         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.593ns (24.206%)  route 4.989ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         2.043     6.582    B0/cnt_reg[1]_0
    SLICE_X36Y40         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    B0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.593ns (24.206%)  route 4.989ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         2.043     6.582    R0/cnt_reg[0]_0
    SLICE_X36Y40         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            R0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.593ns (24.206%)  route 4.989ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         2.043     6.582    R0/cnt_reg[0]_0
    SLICE_X36Y40         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    R0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.593ns (27.908%)  route 4.116ns (72.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.946     4.387    S1/RST_IBUF
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.539 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         1.170     5.709    S0/prev_j2_win_reg_0
    SLICE_X31Y38         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.442     4.783    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.203ns (48.176%)  route 0.218ns (51.824%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.218     0.376    B0/END_GAME
    SLICE_X35Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.421 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.421    B0/BALLE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    B0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.203ns (40.815%)  route 0.294ns (59.185%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.294     0.452    R0/END_GAME
    SLICE_X35Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.497 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.497    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    R0/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.203ns (36.251%)  route 0.357ns (63.749%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.357     0.515    A0/END_GAME
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.045     0.560 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.560    A0/PIXEL_CLK_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.826     1.953    A0/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.345%)  route 0.611ns (76.655%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/jwin_reg[0]/Q
                         net (fo=69, routed)          0.611     0.752    S0/j_win[0]
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.797 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.797    S0/score_1[0]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.812%)  route 0.698ns (83.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/jwin_reg[0]/Q
                         net (fo=69, routed)          0.698     0.839    S0/j_win[0]
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.966%)  route 0.661ns (78.034%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/jwin_reg[0]/Q
                         net (fo=69, routed)          0.661     0.802    S0/j_win[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.847 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    S0/score_2[0]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.201ns (22.570%)  route 0.690ns (77.430%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.297     0.455    S1/END_GAME
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.043     0.498 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         0.393     0.891    A0/cnt_reg[1]_0
    SLICE_X33Y36         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.954    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.201ns (22.570%)  route 0.690ns (77.430%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.297     0.455    S1/END_GAME
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.043     0.498 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         0.393     0.891    A0/cnt_reg[1]_0
    SLICE_X33Y36         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.954    A0/CLK_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.201ns (21.384%)  route 0.739ns (78.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.297     0.455    S1/END_GAME
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.043     0.498 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         0.442     0.940    S0/prev_j2_win_reg_0
    SLICE_X31Y38         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.201ns (21.384%)  route 0.739ns (78.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X32Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.297     0.455    S1/END_GAME
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.043     0.498 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=287, routed)         0.442     0.940    S0/prev_j2_win_reg_0
    SLICE_X31Y38         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.830     1.957    S0/CLK_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  S0/score_1_reg[1]/C





