This folder includes the system verilog design files of full adder and 4:1 multiplexer that are used to implement 4-bit multiplier.
