m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/simulation/modelsim
vtb
Z1 !s110 1756304766
!i10b 1
!s100 dh42?3O1BOVXoKG8:XTnJ2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;4oGcV6_OGHD?<IY@a4kF0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1756293077
8/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v
!i122 1
L0 3 131
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1756304766.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test/tb.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/.test
Z7 tCvgOpt 0
vuart_rx
R1
!i10b 1
!s100 X@1Q>Uii_iRVlSU?>XCmT1
R2
IlL]VON_Iimdgj=H>X>[nJ3
R3
R0
w1756304745
8/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code/uart_rx.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code/uart_rx.v
!i122 0
L0 30 116
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code/uart_rx.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_rx/code
R7
