$date
	Sat Jul 07 14:57:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module shiftRegTB $end
$scope module s1 $end
$var wire 8 ! par_data_in [7:0] $end
$var wire 1 " par_load_in_n $end
$var wire 1 # reset_n $end
$var wire 1 $ serclk $end
$var wire 1 % s_out $end
$var reg 8 & shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#100
1$
#200
0$
#300
1$
#400
0$
#500
1$
1#
#600
0$
#700
1$
#800
0$
#900
1$
#1000
0$
b11111111 !
#1100
1%
b11111111 &
1$
#1200
0$
#1300
1$
#1400
0$
#1500
1$
#1600
0$
#1700
1$
#1800
0$
#1900
1$
#2000
0$
1"
#2100
b1111111 &
1$
#2200
0$
#2300
b111111 &
1$
#2400
0$
#2500
b11111111 &
1$
0"
#2600
0$
1"
#2700
b1111111 &
1$
#2800
0$
#2900
b111111 &
1$
#3000
0$
#3100
0%
b0 &
1$
0#
#3200
0$
#3300
1$
