INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:46:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.395ns period=6.790ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.395ns period=6.790ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.790ns  (clk rise@6.790ns - clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 2.018ns (30.520%)  route 4.594ns (69.480%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.273 - 6.790 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2020, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X47Y153        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y153        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=37, routed)          0.442     1.166    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X44Y153        LUT5 (Prop_lut5_I2_O)        0.043     1.209 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.209    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X44Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.455 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.455    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X44Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.505 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.505    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X44Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.555 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.555    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X44Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.702 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.271     1.973    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X46Y156        LUT3 (Prop_lut3_I0_O)        0.120     2.093 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.658     2.751    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X46Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_2/O
                         net (fo=2, routed)           0.317     3.111    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_2_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I2_O)        0.043     3.154 r  lsq1/handshake_lsq_lsq1_core/level4_c1[18]_i_2/O
                         net (fo=8, routed)           0.416     3.570    lsq1/handshake_lsq_lsq1_core/level4_c1[18]_i_2_n_0
    SLICE_X42Y161        LUT4 (Prop_lut4_I2_O)        0.043     3.613 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.433     4.046    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X40Y160        LUT5 (Prop_lut5_I4_O)        0.043     4.089 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.229     4.319    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X40Y160        LUT5 (Prop_lut5_I2_O)        0.043     4.362 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.216     4.578    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X43Y159        LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.621    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X43Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.808 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.808    addf0/operator/ltOp_carry__2_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.935 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.313     5.247    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X43Y161        LUT2 (Prop_lut2_I0_O)        0.138     5.385 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.385    addf0/operator/p_1_in[0]
    SLICE_X43Y161        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.617 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.515     6.132    addf0/operator/RightShifterComponent/O[1]
    SLICE_X44Y162        LUT4 (Prop_lut4_I0_O)        0.118     6.250 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.311     6.561    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X44Y163        LUT5 (Prop_lut5_I0_O)        0.043     6.604 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.201     6.805    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X47Y162        LUT3 (Prop_lut3_I1_O)        0.043     6.848 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.272     7.120    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X46Y161        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.790     6.790 r  
                                                      0.000     6.790 r  clk (IN)
                         net (fo=2020, unset)         0.483     7.273    addf0/operator/RightShifterComponent/clk
    SLICE_X46Y161        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     7.273    
                         clock uncertainty           -0.035     7.237    
    SLICE_X46Y161        FDRE (Setup_fdre_C_R)       -0.271     6.966    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 -0.154    




