// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Layer_norm_1_Pipeline_l_j13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln287,
        v135_address0,
        v135_ce0,
        v135_q0,
        v259_address0,
        v259_ce0,
        v259_we0,
        v259_d0,
        v257_address0,
        v257_ce0,
        v257_q0,
        v166,
        v171,
        v258_address0,
        v258_ce0,
        v258_q0,
        grp_fu_399_p_din0,
        grp_fu_399_p_din1,
        grp_fu_399_p_opcode,
        grp_fu_399_p_dout0,
        grp_fu_399_p_ce,
        grp_fu_415_p_din0,
        grp_fu_415_p_din1,
        grp_fu_415_p_opcode,
        grp_fu_415_p_dout0,
        grp_fu_415_p_ce,
        grp_fu_403_p_din0,
        grp_fu_403_p_din1,
        grp_fu_403_p_dout0,
        grp_fu_403_p_ce,
        grp_fu_407_p_din0,
        grp_fu_407_p_din1,
        grp_fu_407_p_dout0,
        grp_fu_407_p_ce,
        grp_fu_174_p_din0,
        grp_fu_174_p_dout0,
        grp_fu_174_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] sub_ln287;
output  [13:0] v135_address0;
output   v135_ce0;
input  [31:0] v135_q0;
output  [13:0] v259_address0;
output   v259_ce0;
output   v259_we0;
output  [23:0] v259_d0;
output  [9:0] v257_address0;
output   v257_ce0;
input  [31:0] v257_q0;
input  [31:0] v166;
input  [31:0] v171;
output  [9:0] v258_address0;
output   v258_ce0;
input  [31:0] v258_q0;
output  [31:0] grp_fu_399_p_din0;
output  [31:0] grp_fu_399_p_din1;
output  [0:0] grp_fu_399_p_opcode;
input  [31:0] grp_fu_399_p_dout0;
output   grp_fu_399_p_ce;
output  [31:0] grp_fu_415_p_din0;
output  [31:0] grp_fu_415_p_din1;
output  [1:0] grp_fu_415_p_opcode;
input  [31:0] grp_fu_415_p_dout0;
output   grp_fu_415_p_ce;
output  [31:0] grp_fu_403_p_din0;
output  [31:0] grp_fu_403_p_din1;
input  [31:0] grp_fu_403_p_dout0;
output   grp_fu_403_p_ce;
output  [31:0] grp_fu_407_p_din0;
output  [31:0] grp_fu_407_p_din1;
input  [31:0] grp_fu_407_p_dout0;
output   grp_fu_407_p_ce;
output  [31:0] grp_fu_174_p_din0;
input  [63:0] grp_fu_174_p_dout0;
output   grp_fu_174_p_ce;

reg ap_idle;
reg v135_ce0;
reg v259_ce0;
reg v259_we0;
reg v257_ce0;
reg v258_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln285_fu_187_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] j13_2_reg_468;
reg   [9:0] j13_2_reg_468_pp0_iter1_reg;
reg   [9:0] j13_2_reg_468_pp0_iter2_reg;
reg   [9:0] j13_2_reg_468_pp0_iter3_reg;
reg   [9:0] j13_2_reg_468_pp0_iter4_reg;
wire   [63:0] zext_ln287_2_fu_209_p1;
reg   [63:0] zext_ln287_2_reg_477;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter1_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter2_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter3_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter4_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter5_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter6_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter7_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter8_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter9_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter10_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter11_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter12_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter13_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter14_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter15_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter16_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter17_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter18_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter19_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter20_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter21_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter22_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter23_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter24_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter25_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter26_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter27_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter28_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter29_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter30_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter31_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter32_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter33_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter34_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter35_reg;
reg   [63:0] zext_ln287_2_reg_477_pp0_iter36_reg;
reg   [31:0] v165_reg_487;
wire   [63:0] j13_cast_fu_219_p1;
reg   [63:0] j13_cast_reg_492;
reg   [63:0] j13_cast_reg_492_pp0_iter6_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter7_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter8_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter9_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter10_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter11_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter12_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter13_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter14_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter15_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter16_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter17_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter18_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter19_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter20_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter21_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter22_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter23_reg;
reg   [63:0] j13_cast_reg_492_pp0_iter24_reg;
reg   [31:0] v257_load_reg_502;
reg   [31:0] v167_reg_507;
wire   [31:0] v164_fu_223_p1;
reg   [31:0] v168_reg_517;
reg   [31:0] v172_reg_527;
reg   [31:0] v258_load_reg_532;
wire   [31:0] v173_fu_227_p1;
reg   [31:0] v174_reg_542;
reg   [31:0] v174_reg_542_pp0_iter32_reg;
reg   [31:0] v174_reg_542_pp0_iter33_reg;
reg   [31:0] v174_reg_542_pp0_iter34_reg;
reg   [31:0] v174_reg_542_pp0_iter35_reg;
reg   [0:0] p_Result_s_reg_548;
reg   [10:0] exp_tmp_reg_553;
wire   [51:0] trunc_ln600_fu_257_p1;
reg   [51:0] trunc_ln600_reg_558;
wire   [0:0] icmp_ln606_fu_261_p2;
reg   [0:0] icmp_ln606_reg_563;
reg   [0:0] icmp_ln606_reg_563_pp0_iter34_reg;
reg   [0:0] icmp_ln606_reg_563_pp0_iter35_reg;
wire   [53:0] man_V_4_fu_287_p3;
reg   [53:0] man_V_4_reg_570;
reg   [53:0] man_V_4_reg_570_pp0_iter35_reg;
wire  signed [11:0] sh_amt_fu_318_p3;
reg  signed [11:0] sh_amt_reg_575;
wire   [0:0] icmp_ln617_fu_326_p2;
reg   [0:0] icmp_ln617_reg_582;
wire   [23:0] trunc_ln618_fu_332_p1;
reg   [23:0] trunc_ln618_reg_587;
wire   [0:0] and_ln616_fu_347_p2;
reg   [0:0] and_ln616_reg_593;
reg   [0:0] and_ln616_reg_593_pp0_iter35_reg;
wire  signed [31:0] sext_ln616_fu_353_p1;
reg  signed [31:0] sext_ln616_reg_598;
wire   [0:0] icmp_ln620_fu_356_p2;
reg   [0:0] icmp_ln620_reg_603;
wire   [23:0] select_ln617_fu_393_p3;
reg   [23:0] select_ln617_reg_608;
wire   [23:0] v175_V_fu_444_p3;
reg   [23:0] v175_V_reg_613;
wire    ap_block_pp0_stage0;
reg   [9:0] j13_fu_86;
wire   [9:0] add_ln285_fu_193_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_j13_2;
wire   [13:0] zext_ln287_fu_199_p1;
wire   [13:0] add_ln287_fu_203_p2;
wire   [63:0] ireg_fu_231_p1;
wire   [62:0] trunc_ln590_fu_235_p1;
wire   [52:0] p_Result_43_fu_270_p3;
wire   [53:0] zext_ln604_fu_277_p1;
wire   [53:0] man_V_3_fu_281_p2;
wire   [11:0] zext_ln501_fu_267_p1;
wire   [11:0] F2_fu_294_p2;
wire   [0:0] icmp_ln616_fu_300_p2;
wire   [11:0] add_ln616_fu_306_p2;
wire   [11:0] sub_ln616_fu_312_p2;
wire   [0:0] or_ln617_fu_336_p2;
wire   [0:0] xor_ln617_fu_341_p2;
wire   [23:0] sext_ln616cast_fu_366_p1;
wire   [0:0] icmp_ln638_fu_361_p2;
wire   [23:0] shl_ln639_fu_370_p2;
wire   [0:0] xor_ln606_fu_383_p2;
wire   [0:0] and_ln617_fu_388_p2;
wire   [23:0] select_ln638_fu_375_p3;
wire   [53:0] zext_ln621_fu_400_p1;
wire   [53:0] ashr_ln621_fu_403_p2;
wire   [31:0] bitcast_ln768_fu_412_p1;
wire   [0:0] tmp_fu_415_p3;
wire   [23:0] trunc_ln621_fu_408_p1;
wire   [23:0] select_ln623_fu_423_p3;
wire   [23:0] select_ln620_fu_431_p3;
wire   [23:0] select_ln616_fu_438_p3;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter36_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_187_p2 == 1'd0))) begin
            j13_fu_86 <= add_ln285_fu_193_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j13_fu_86 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_reg_563 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln616_reg_593 <= and_ln616_fu_347_p2;
        icmp_ln617_reg_582 <= icmp_ln617_fu_326_p2;
        man_V_4_reg_570 <= man_V_4_fu_287_p3;
        sh_amt_reg_575 <= sh_amt_fu_318_p3;
        trunc_ln618_reg_587 <= trunc_ln618_fu_332_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln616_reg_593_pp0_iter35_reg <= and_ln616_reg_593;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        exp_tmp_reg_553 <= {{ireg_fu_231_p1[62:52]}};
        icmp_ln606_reg_563 <= icmp_ln606_fu_261_p2;
        icmp_ln606_reg_563_pp0_iter34_reg <= icmp_ln606_reg_563;
        icmp_ln606_reg_563_pp0_iter35_reg <= icmp_ln606_reg_563_pp0_iter34_reg;
        j13_2_reg_468_pp0_iter2_reg <= j13_2_reg_468_pp0_iter1_reg;
        j13_2_reg_468_pp0_iter3_reg <= j13_2_reg_468_pp0_iter2_reg;
        j13_2_reg_468_pp0_iter4_reg <= j13_2_reg_468_pp0_iter3_reg;
        j13_cast_reg_492[9 : 0] <= j13_cast_fu_219_p1[9 : 0];
        j13_cast_reg_492_pp0_iter10_reg[9 : 0] <= j13_cast_reg_492_pp0_iter9_reg[9 : 0];
        j13_cast_reg_492_pp0_iter11_reg[9 : 0] <= j13_cast_reg_492_pp0_iter10_reg[9 : 0];
        j13_cast_reg_492_pp0_iter12_reg[9 : 0] <= j13_cast_reg_492_pp0_iter11_reg[9 : 0];
        j13_cast_reg_492_pp0_iter13_reg[9 : 0] <= j13_cast_reg_492_pp0_iter12_reg[9 : 0];
        j13_cast_reg_492_pp0_iter14_reg[9 : 0] <= j13_cast_reg_492_pp0_iter13_reg[9 : 0];
        j13_cast_reg_492_pp0_iter15_reg[9 : 0] <= j13_cast_reg_492_pp0_iter14_reg[9 : 0];
        j13_cast_reg_492_pp0_iter16_reg[9 : 0] <= j13_cast_reg_492_pp0_iter15_reg[9 : 0];
        j13_cast_reg_492_pp0_iter17_reg[9 : 0] <= j13_cast_reg_492_pp0_iter16_reg[9 : 0];
        j13_cast_reg_492_pp0_iter18_reg[9 : 0] <= j13_cast_reg_492_pp0_iter17_reg[9 : 0];
        j13_cast_reg_492_pp0_iter19_reg[9 : 0] <= j13_cast_reg_492_pp0_iter18_reg[9 : 0];
        j13_cast_reg_492_pp0_iter20_reg[9 : 0] <= j13_cast_reg_492_pp0_iter19_reg[9 : 0];
        j13_cast_reg_492_pp0_iter21_reg[9 : 0] <= j13_cast_reg_492_pp0_iter20_reg[9 : 0];
        j13_cast_reg_492_pp0_iter22_reg[9 : 0] <= j13_cast_reg_492_pp0_iter21_reg[9 : 0];
        j13_cast_reg_492_pp0_iter23_reg[9 : 0] <= j13_cast_reg_492_pp0_iter22_reg[9 : 0];
        j13_cast_reg_492_pp0_iter24_reg[9 : 0] <= j13_cast_reg_492_pp0_iter23_reg[9 : 0];
        j13_cast_reg_492_pp0_iter6_reg[9 : 0] <= j13_cast_reg_492[9 : 0];
        j13_cast_reg_492_pp0_iter7_reg[9 : 0] <= j13_cast_reg_492_pp0_iter6_reg[9 : 0];
        j13_cast_reg_492_pp0_iter8_reg[9 : 0] <= j13_cast_reg_492_pp0_iter7_reg[9 : 0];
        j13_cast_reg_492_pp0_iter9_reg[9 : 0] <= j13_cast_reg_492_pp0_iter8_reg[9 : 0];
        man_V_4_reg_570_pp0_iter35_reg <= man_V_4_reg_570;
        p_Result_s_reg_548 <= ireg_fu_231_p1[32'd63];
        trunc_ln600_reg_558 <= trunc_ln600_fu_257_p1;
        v167_reg_507 <= grp_fu_399_p_dout0;
        v168_reg_517 <= grp_fu_403_p_dout0;
        v172_reg_527 <= grp_fu_407_p_dout0;
        v174_reg_542 <= grp_fu_415_p_dout0;
        v174_reg_542_pp0_iter32_reg <= v174_reg_542;
        v174_reg_542_pp0_iter33_reg <= v174_reg_542_pp0_iter32_reg;
        v174_reg_542_pp0_iter34_reg <= v174_reg_542_pp0_iter33_reg;
        v174_reg_542_pp0_iter35_reg <= v174_reg_542_pp0_iter34_reg;
        v175_V_reg_613 <= v175_V_fu_444_p3;
        v257_load_reg_502 <= v257_q0;
        v258_load_reg_532 <= v258_q0;
        zext_ln287_2_reg_477_pp0_iter10_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter9_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter11_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter10_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter12_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter11_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter13_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter12_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter14_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter13_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter15_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter14_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter16_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter15_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter17_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter16_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter18_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter17_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter19_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter18_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter20_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter19_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter21_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter20_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter22_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter21_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter23_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter22_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter24_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter23_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter25_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter24_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter26_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter25_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter27_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter26_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter28_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter27_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter29_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter28_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter2_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter1_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter30_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter29_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter31_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter30_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter32_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter31_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter33_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter32_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter34_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter33_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter35_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter34_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter36_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter35_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter3_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter2_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter4_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter3_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter5_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter4_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter6_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter5_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter7_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter6_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter8_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter7_reg[13 : 0];
        zext_ln287_2_reg_477_pp0_iter9_reg[13 : 0] <= zext_ln287_2_reg_477_pp0_iter8_reg[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        j13_2_reg_468 <= ap_sig_allocacmp_j13_2;
        j13_2_reg_468_pp0_iter1_reg <= j13_2_reg_468;
        v165_reg_487 <= v135_q0;
        zext_ln287_2_reg_477_pp0_iter1_reg[13 : 0] <= zext_ln287_2_reg_477[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_reg_563_pp0_iter34_reg == 1'd0) & (1'd1 == and_ln616_reg_593) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln620_reg_603 <= icmp_ln620_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_reg_563_pp0_iter34_reg == 1'd0) & (1'd0 == and_ln616_reg_593) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln617_reg_608 <= select_ln617_fu_393_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_reg_563_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln616_reg_598 <= sext_ln616_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln285_fu_187_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln287_2_reg_477[13 : 0] <= zext_ln287_2_fu_209_p1[13 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln285_fu_187_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter36_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j13_2 = 10'd0;
    end else begin
        ap_sig_allocacmp_j13_2 = j13_fu_86;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v135_ce0 = 1'b1;
    end else begin
        v135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v257_ce0 = 1'b1;
    end else begin
        v257_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v258_ce0 = 1'b1;
    end else begin
        v258_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        v259_ce0 = 1'b1;
    end else begin
        v259_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        v259_we0 = 1'b1;
    end else begin
        v259_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_294_p2 = (12'd1075 - zext_ln501_fu_267_p1);

assign add_ln285_fu_193_p2 = (ap_sig_allocacmp_j13_2 + 10'd1);

assign add_ln287_fu_203_p2 = (sub_ln287 + zext_ln287_fu_199_p1);

assign add_ln616_fu_306_p2 = ($signed(F2_fu_294_p2) + $signed(12'd4080));

assign and_ln616_fu_347_p2 = (xor_ln617_fu_341_p2 & icmp_ln616_fu_300_p2);

assign and_ln617_fu_388_p2 = (xor_ln606_fu_383_p2 & icmp_ln617_reg_582);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ashr_ln621_fu_403_p2 = $signed(man_V_4_reg_570_pp0_iter35_reg) >>> zext_ln621_fu_400_p1;

assign bitcast_ln768_fu_412_p1 = v174_reg_542_pp0_iter35_reg;

assign grp_fu_174_p_ce = 1'b1;

assign grp_fu_174_p_din0 = v174_reg_542;

assign grp_fu_399_p_ce = 1'b1;

assign grp_fu_399_p_din0 = v165_reg_487;

assign grp_fu_399_p_din1 = v166;

assign grp_fu_399_p_opcode = 2'd1;

assign grp_fu_403_p_ce = 1'b1;

assign grp_fu_403_p_din0 = v164_fu_223_p1;

assign grp_fu_403_p_din1 = v167_reg_507;

assign grp_fu_407_p_ce = 1'b1;

assign grp_fu_407_p_din0 = v168_reg_517;

assign grp_fu_407_p_din1 = v171;

assign grp_fu_415_p_ce = 1'b1;

assign grp_fu_415_p_din0 = v172_reg_527;

assign grp_fu_415_p_din1 = v173_fu_227_p1;

assign grp_fu_415_p_opcode = 2'd0;

assign icmp_ln285_fu_187_p2 = ((ap_sig_allocacmp_j13_2 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_261_p2 = ((trunc_ln590_fu_235_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_300_p2 = (($signed(F2_fu_294_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_326_p2 = ((F2_fu_294_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_356_p2 = ((sh_amt_reg_575 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_361_p2 = ((sh_amt_reg_575 < 12'd24) ? 1'b1 : 1'b0);

assign ireg_fu_231_p1 = grp_fu_174_p_dout0;

assign j13_cast_fu_219_p1 = j13_2_reg_468_pp0_iter4_reg;

assign man_V_3_fu_281_p2 = (54'd0 - zext_ln604_fu_277_p1);

assign man_V_4_fu_287_p3 = ((p_Result_s_reg_548[0:0] == 1'b1) ? man_V_3_fu_281_p2 : zext_ln604_fu_277_p1);

assign or_ln617_fu_336_p2 = (icmp_ln617_fu_326_p2 | icmp_ln606_reg_563);

assign p_Result_43_fu_270_p3 = {{1'd1}, {trunc_ln600_reg_558}};

assign select_ln616_fu_438_p3 = ((and_ln616_reg_593_pp0_iter35_reg[0:0] == 1'b1) ? select_ln620_fu_431_p3 : select_ln617_reg_608);

assign select_ln617_fu_393_p3 = ((and_ln617_fu_388_p2[0:0] == 1'b1) ? trunc_ln618_reg_587 : select_ln638_fu_375_p3);

assign select_ln620_fu_431_p3 = ((icmp_ln620_reg_603[0:0] == 1'b1) ? trunc_ln621_fu_408_p1 : select_ln623_fu_423_p3);

assign select_ln623_fu_423_p3 = ((tmp_fu_415_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln638_fu_375_p3 = ((icmp_ln638_fu_361_p2[0:0] == 1'b1) ? shl_ln639_fu_370_p2 : 24'd0);

assign sext_ln616_fu_353_p1 = sh_amt_reg_575;

assign sext_ln616cast_fu_366_p1 = sext_ln616_fu_353_p1[23:0];

assign sh_amt_fu_318_p3 = ((icmp_ln616_fu_300_p2[0:0] == 1'b1) ? add_ln616_fu_306_p2 : sub_ln616_fu_312_p2);

assign shl_ln639_fu_370_p2 = trunc_ln618_reg_587 << sext_ln616cast_fu_366_p1;

assign sub_ln616_fu_312_p2 = (12'd16 - F2_fu_294_p2);

assign tmp_fu_415_p3 = bitcast_ln768_fu_412_p1[32'd31];

assign trunc_ln590_fu_235_p1 = ireg_fu_231_p1[62:0];

assign trunc_ln600_fu_257_p1 = ireg_fu_231_p1[51:0];

assign trunc_ln618_fu_332_p1 = man_V_4_fu_287_p3[23:0];

assign trunc_ln621_fu_408_p1 = ashr_ln621_fu_403_p2[23:0];

assign v135_address0 = zext_ln287_2_fu_209_p1;

assign v164_fu_223_p1 = v257_load_reg_502;

assign v173_fu_227_p1 = v258_load_reg_532;

assign v175_V_fu_444_p3 = ((icmp_ln606_reg_563_pp0_iter35_reg[0:0] == 1'b1) ? 24'd0 : select_ln616_fu_438_p3);

assign v257_address0 = j13_cast_fu_219_p1;

assign v258_address0 = j13_cast_reg_492_pp0_iter24_reg;

assign v259_address0 = zext_ln287_2_reg_477_pp0_iter36_reg;

assign v259_d0 = v175_V_reg_613;

assign xor_ln606_fu_383_p2 = (icmp_ln606_reg_563_pp0_iter34_reg ^ 1'd1);

assign xor_ln617_fu_341_p2 = (or_ln617_fu_336_p2 ^ 1'd1);

assign zext_ln287_2_fu_209_p1 = add_ln287_fu_203_p2;

assign zext_ln287_fu_199_p1 = ap_sig_allocacmp_j13_2;

assign zext_ln501_fu_267_p1 = exp_tmp_reg_553;

assign zext_ln604_fu_277_p1 = p_Result_43_fu_270_p3;

assign zext_ln621_fu_400_p1 = $unsigned(sext_ln616_reg_598);

always @ (posedge ap_clk) begin
    zext_ln287_2_reg_477[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter1_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter2_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter3_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter4_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter5_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter6_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter7_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter8_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter9_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter10_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter11_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter12_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter13_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter14_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter15_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter16_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter17_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter18_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter19_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter20_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter21_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter22_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter23_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter24_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter25_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter26_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter27_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter28_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter29_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter30_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter31_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter32_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter33_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter34_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter35_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln287_2_reg_477_pp0_iter36_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    j13_cast_reg_492[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter23_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    j13_cast_reg_492_pp0_iter24_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //Bert_layer_Layer_norm_1_Pipeline_l_j13
