<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/sh/gensh2/include/rtems/score/iosh7045.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_92a000f08b9cdd39537603218f0e7d1c.html">sh</a></li><li class="navelem"><a class="el" href="dir_6593c5e1ba3d9f2d0b518978c2e7e3f7.html">gensh2</a></li><li class="navelem"><a class="el" href="dir_35deaae8ee3680b89c9e9b0e4daec6d5.html">include</a></li><li class="navelem"><a class="el" href="dir_97e78f1cdce35e5cb6ec7a8a2870d0bc.html">rtems</a></li><li class="navelem"><a class="el" href="dir_55ce5e0bae930418d7751a0b547c0e5d.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">iosh7045.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  This include file contains information pertaining to the Hitachi SH</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  processor.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  NOTE: NOT ALL VALUES HAVE BEEN CHECKED !!</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  Authors: Ralf Corsepius (corsepiu@faw.uni-ulm.de) and</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *           Bernd Becker (becker@faw.uni-ulm.de)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Based on &quot;iosh7030.h&quot; distributed with Hitachi&#39;s EVB&#39;s tutorials, which</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  contained no copyright notice.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1997-1998, FAW Ulm, Germany</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1998.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  Modified to reflect on-chip registers for sh7045 processor, based on</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  &quot;Register.h&quot; distributed with Hitachi&#39;s EVB7045F tutorials, and which</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  contained no copyright notice:</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  John M. Mills (jmills@tga.com)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  TGA Technologies, Inc.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  100 Pinnacle Way, Suite 140</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  Norcross, GA 30071 U.S.A.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  August, 1999</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  This modified file may be copied and distributed in accordance</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  the above-referenced license. It is provided for critique and</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  developmental purposes without any warranty nor representation</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  by the authors or by TGA Technologies.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __IOSH7045_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __IOSH7045_H</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * After each line is explained whether the access is char short or long.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * The functions read/writeb, w, l, 8, 16, 32 can be found</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * in exec/score/cpu/sh/sh_io.h</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * 8 bit  == char     ( readb, writeb, read8, write8)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * 16 bit == short    ( readw, writew, read16, write16 )</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * 32 bit == long     ( readl, writel, read32, write32 )</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * JMM: Addresses noted &quot;[char, ]short,word&quot; are per Hitachi _SuperH_RISC_</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *      ENGINE_..Hardware_Manual; alignment access-restrictions may apply</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_BASE    0xFFFF8000</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* SCI0 Registers */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SCI_SMR0   (REG_BASE + 0x01a0) </span><span class="comment">/*char: Serial mode     ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SCI_BRR0   (REG_BASE + 0x01a1) </span><span class="comment">/*char: Bit rate        ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SCI_SCR0   (REG_BASE + 0x01a2) </span><span class="comment">/*char: Serial control  ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SCI_TDR0   (REG_BASE + 0x01a3) </span><span class="comment">/*char: Transmit data   ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SCI_SSR0   (REG_BASE + 0x01a4) </span><span class="comment">/*char: Serial status   ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SCI_RDR0   (REG_BASE + 0x01a5) </span><span class="comment">/*char: Receive data    ch 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SCI0_SMR   SCI_SMR0</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* SCI1 Registers */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SCI_SMR1   (REG_BASE + 0x01b0) </span><span class="comment">/* char: Serial mode     ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SCI_BRR1   (REG_BASE + 0x01b1) </span><span class="comment">/* char: Bit rate        ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SCI_SCR1   (REG_BASE + 0x01b2) </span><span class="comment">/* char: Serial control  ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SCI_TDR1   (REG_BASE + 0x01b3) </span><span class="comment">/* char: Transmit data   ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SCI_SSR1   (REG_BASE + 0x01b4) </span><span class="comment">/* char: Serial status   ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SCI_RDR1   (REG_BASE + 0x01b5) </span><span class="comment">/* char: Receive data    ch 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SCI1_SMR   SCI_SMR1</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* ADI */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* High Speed A/D (Excluding A-Mask Part)*/</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ADDRA      (REG_BASE + 0x03F0) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ADDRB      (REG_BASE + 0x03F2) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ADDRC      (REG_BASE + 0x03F4) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADDRD      (REG_BASE + 0x03F6) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ADDRE      (REG_BASE + 0x03F8) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ADDRF      (REG_BASE + 0x03FA) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADDRG      (REG_BASE + 0x03FC) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ADDRH      (REG_BASE + 0x03FE) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADCSR      (REG_BASE + 0x03E0) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADCR       (REG_BASE + 0x03E1) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Mid-Speed A/D (A-Mask part)*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADDRA0     (REG_BASE + 0x0400) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ADDRA0H    (REG_BASE + 0x0400) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADDRA0L    (REG_BASE + 0x0401) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADDRB0     (REG_BASE + 0x0402) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ADDRB0H    (REG_BASE + 0x0402) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ADDRB0L    (REG_BASE + 0x0403) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ADDRC0     (REG_BASE + 0x0404) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADDRC0H    (REG_BASE + 0x0404) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ADDRC0L    (REG_BASE + 0x0405) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ADDRD0     (REG_BASE + 0x0406) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADDRD0H    (REG_BASE + 0x0406) </span><span class="comment">/* char, short  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ADDRD0L    (REG_BASE + 0x0407) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define ADCSR0     (REG_BASE + 0x0410) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ADCR0      (REG_BASE + 0x0412) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ADDRA1     (REG_BASE + 0x0408) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ADDRA1H    (REG_BASE + 0x0408) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADDRA1L    (REG_BASE + 0x0409) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADDRB1     (REG_BASE + 0x040A) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ADDRB1H    (REG_BASE + 0x040A) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define ADDRB1L    (REG_BASE + 0x040B) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ADDRC1     (REG_BASE + 0x040C) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADDRC1H    (REG_BASE + 0x040C) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ADDRC1L    (REG_BASE + 0x040D) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADDRD1     (REG_BASE + 0x040E) </span><span class="comment">/* char, short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ADDRD1H    (REG_BASE + 0x040E) </span><span class="comment">/* char, short  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ADDRD1L    (REG_BASE + 0x040F) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADCSR1     (REG_BASE + 0x0411) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ADCR1      (REG_BASE + 0x0413) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/*MTU SHARED*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define MTU_TSTR   (REG_BASE + 0x0240) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define MTU_TSYR   (REG_BASE + 0x0241) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MTU_ICSR   (REG_BASE + 0x03C0) </span><span class="comment">/* input lev. CSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define MTU_OCSR   (REG_BASE + 0x03C0) </span><span class="comment">/* output lev. CSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/*MTU CHANNEL 0*/</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MTU_TCR0   (REG_BASE + 0x0260) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define MTU_TMDR0  (REG_BASE + 0x0261) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define MTU_TIORH0 (REG_BASE + 0x0262) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define MTU_TIORL0 (REG_BASE + 0x0263) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define MTU_TIER0  (REG_BASE + 0x0264) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define MTU_TSR0   (REG_BASE + 0x0265) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MTU_TCNT0  (REG_BASE + 0x0266) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define MTU_GR0A   (REG_BASE + 0x0268) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define MTU_GR0B   (REG_BASE + 0x026A) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define MTU_GR0C   (REG_BASE + 0x026C) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define MTU_GR0D   (REG_BASE + 0x026E) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*MTU CHANNEL 1*/</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MTU_TCR1   (REG_BASE + 0x0280) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MTU_TMDR1  (REG_BASE + 0x0281) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MTU_TIOR1  (REG_BASE + 0x0282) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MTU_TIER1  (REG_BASE + 0x0284) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define MTU_TSR1   (REG_BASE + 0x0285) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define MTU_TCNT1  (REG_BASE + 0x0286) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define MTU_GR1A   (REG_BASE + 0x0288) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define MTU_GR1B   (REG_BASE + 0x028A) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/*MTU CHANNEL 2*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define MTU_TCR2   (REG_BASE + 0x02A0) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MTU_TMDR2  (REG_BASE + 0x02A1) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define MTU_TIOR2  (REG_BASE + 0x02A2) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define MTU_TIER2  (REG_BASE + 0x02A4) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define MTU_TSR2   (REG_BASE + 0x02A5) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define MTU_TCNT2  (REG_BASE + 0x02A6) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define MTU_GR2A   (REG_BASE + 0x02A8) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define MTU_GR2B   (REG_BASE + 0x02AA) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*MTU CHANNELS 3-4 SHARED*/</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define MTU_TOER   (REG_BASE + 0x020A) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define MTU_TOCR   (REG_BASE + 0x020B) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define MTU_TGCR   (REG_BASE + 0x020D) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define MTU_TCDR   (REG_BASE + 0x0214) </span><span class="comment">/* short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define MTU_TDDR   (REG_BASE + 0x0216) </span><span class="comment">/* short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define MTU_TCNTS  (REG_BASE + 0x0220) </span><span class="comment">/* short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define MTU_TCBR   (REG_BASE + 0x0222) </span><span class="comment">/* short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*MTU CHANNEL 3*/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define MTU_TCR3   (REG_BASE + 0x0200) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define MTU_TMDR3  (REG_BASE + 0x0202) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define MTU_TIORH3 (REG_BASE + 0x0204) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define MTU_TIORL3 (REG_BASE + 0x0205) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define MTU_TIER3  (REG_BASE + 0x0208) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define MTU_TSR3   (REG_BASE + 0x022C) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define MTU_TCNT3  (REG_BASE + 0x0210) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define MTU_GR3A   (REG_BASE + 0x0218) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define MTU_GR3B   (REG_BASE + 0x021A) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define MTU_GR3C   (REG_BASE + 0x0224) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define MTU_GR3D   (REG_BASE + 0x0226) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*MTU CHANNEL 4*/</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define MTU_TCR4   (REG_BASE + 0x0201) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define MTU_TMDR4  (REG_BASE + 0x0203) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define MTU_TIOR4  (REG_BASE + 0x0206) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define MTU_TIORH4 (REG_BASE + 0x0206) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define MTU_TIORL4 (REG_BASE + 0x0207) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define MTU_TIER4  (REG_BASE + 0x0209) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define MTU_TSR4   (REG_BASE + 0x022D) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define MTU_TCNT4  (REG_BASE + 0x0212) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define MTU_GR4A   (REG_BASE + 0x021C) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define MTU_GR4B   (REG_BASE + 0x021E) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define MTU_GR4C   (REG_BASE + 0x0228) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define MTU_GR4D   (REG_BASE + 0x022A) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*DMAC CHANNELS 0-3 SHARED*/</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DMAOR      (REG_BASE + 0x06B0) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*DMAC CHANNEL 0*/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DMA_SAR0    (REG_BASE + 0x06C0) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DMA_DAR0    (REG_BASE + 0x06C4) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DMA_DMATCR0 (REG_BASE + 0x06C8) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DMA_CHCR0   (REG_BASE + 0x06CC) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/*DMAC CHANNEL 1*/</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DMA_SAR1    (REG_BASE + 0x06D0) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DMA_DAR1    (REG_BASE + 0x06D4) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DMA_DMATCR1 (REG_BASE + 0x06D8) </span><span class="comment">/* short, wordt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DMA_CHCR1   (REG_BASE + 0x06DC) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/*DMAC CHANNEL 3*/</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DMA_SAR3    (REG_BASE + 0x06E0) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DMA_DAR3    (REG_BASE + 0x06E4) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DMA_DMATCR3 (REG_BASE + 0x06E8) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DMA_CHCR3   (REG_BASE + 0x06EC) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/*DMAC CHANNEL 4*/</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DMA_SAR4    (REG_BASE + 0x06F0) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DMA_DAR4    (REG_BASE + 0x06F4) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DMA_DMATCR4 (REG_BASE + 0x06F8) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DMA_CHCR4   (REG_BASE + 0x06FC) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/*Data Transfer Controller*/</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DTC_DTEA   (REG_BASE + 0x0700) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DTC_DTEB   (REG_BASE + 0x0701) </span><span class="comment">/* char, short(?), word(?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define DTC_DTEC   (REG_BASE + 0x0702) </span><span class="comment">/* char, short(?), word(?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define DTC_DTED   (REG_BASE + 0x0703) </span><span class="comment">/* char, short(?), word(?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define DTC_DTEE   (REG_BASE + 0x0704) </span><span class="comment">/* char, short(?), word(?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define DTC_DTCSR  (REG_BASE + 0x0706) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DTC_DTBR   (REG_BASE + 0x0708) </span><span class="comment">/* short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/*Cache Memory*/</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define CAC_CCR    (REG_BASE + 0x0740) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*INTC*/</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define INTC_IPRA  (REG_BASE + 0x0348) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define INTC_IPRB  (REG_BASE + 0x034A) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define INTC_IPRC  (REG_BASE + 0x034C) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define INTC_IPRD  (REG_BASE + 0x034E) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define INTC_IPRE  (REG_BASE + 0x0350) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define INTC_IPRF  (REG_BASE + 0x0352) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define INTC_IPRG  (REG_BASE + 0x0354) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define INTC_IPRH  (REG_BASE + 0x0356) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define INTC_ICR   (REG_BASE + 0x0358) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define INTC_ISR   (REG_BASE + 0x035A) </span><span class="comment">/* char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/*Flash (F-ZTAT)*/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define FL_FLMCR1  (REG_BASE + 0x0580) </span><span class="comment">/* Fl.Mem.Contr.Reg 1: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define FL_FLMCR2  (REG_BASE + 0x0581) </span><span class="comment">/* Fl.Mem.Contr.Reg 2: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define FL_EBR1    (REG_BASE + 0x0582) </span><span class="comment">/* Fl.Mem.Erase Blk.1: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define FL_EBR2    (REG_BASE + 0x0584) </span><span class="comment">/* Fl.Mem.Erase Blk.2: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define FL_RAMER   (REG_BASE + 0x0628) </span><span class="comment">/* Ram Emul.Reg.- char,short,word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/*UBC*/</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define UBC_BARH   (REG_BASE + 0x0600) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define UBC_BARL   (REG_BASE + 0x0602) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define UBC_BAMRH  (REG_BASE + 0x0604) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define UBC_BAMRL  (REG_BASE + 0x0606) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define UBC_BBR    (REG_BASE + 0x0608) </span><span class="comment">/* char, short, word  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*BSC*/</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BSC_BCR1   (REG_BASE + 0x0620) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BSC_BCR2   (REG_BASE + 0x0622) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BSC_WCR1   (REG_BASE + 0x0624) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BSC_WCR2   (REG_BASE + 0x0626) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BSC_DCR    (REG_BASE + 0x062A) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BSC_RTCSR  (REG_BASE + 0x062C) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BSC_RTCNT  (REG_BASE + 0x062E) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BSC_RTCOR  (REG_BASE + 0x0630) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*WDT*/</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define WDT_R_TCSR   (REG_BASE + 0x0610) </span><span class="comment">/* rd: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define WDT_R_TCNT   (REG_BASE + 0x0611) </span><span class="comment">/* rd: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define WDT_R_RSTCSR (REG_BASE + 0x0613) </span><span class="comment">/* rd: char */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define WDT_W_TCSR   (REG_BASE + 0x0610) </span><span class="comment">/* wrt: short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define WDT_W_TCNT   (REG_BASE + 0x0610) </span><span class="comment">/* wrt: short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define WDT_W_RSTCSR (REG_BASE + 0x0612) </span><span class="comment">/* wrt: short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*POWER DOWN STATE*/</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PDT_SBYCR  (REG_BASE + 0x0614) </span><span class="comment">/* char  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Port I/O  Control Registers */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define IO_PADRH   (REG_BASE + 0x0380) </span><span class="comment">/* Port A Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define IO_PADRL   (REG_BASE + 0x0382) </span><span class="comment">/* Port A Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define IO_PBDR    (REG_BASE + 0x0390) </span><span class="comment">/* Port B Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define IO_PCDR    (REG_BASE + 0x0392) </span><span class="comment">/* Port C Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define IO_PDDRH   (REG_BASE + 0x03A0) </span><span class="comment">/* Port D Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define IO_PDDRL   (REG_BASE + 0x03A2) </span><span class="comment">/* Port D Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define IO_PEDR    (REG_BASE + 0x03B0) </span><span class="comment">/* Port E Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define IO_PFDR    (REG_BASE + 0x03B2) </span><span class="comment">/* Port F Data Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*Pin Function Control Register*/</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PFC_PAIORH (REG_BASE + 0x0384) </span><span class="comment">/* Port A I/O Reg. H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PFC_PAIORL (REG_BASE + 0x0386) </span><span class="comment">/* Port A I/O Reg. L */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PFC_PACRH  (REG_BASE + 0x0388) </span><span class="comment">/* Port A Ctr. Reg. H  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PFC_PACRL1 (REG_BASE + 0x038C) </span><span class="comment">/* Port A Ctr. Reg. L1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define PFC_PACRL2 (REG_BASE + 0x038E) </span><span class="comment">/* Port A Ctr. Reg. L2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PFC_PBIOR  (REG_BASE + 0x0394) </span><span class="comment">/* Port B I/O Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define PFC_PBCR1  (REG_BASE + 0x0398) </span><span class="comment">/* Port B Ctr. Reg. R1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PFC_PBCR2  (REG_BASE + 0x039A) </span><span class="comment">/* Port B Ctr. Reg. R2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define PFC_PCIOR  (REG_BASE + 0x0396) </span><span class="comment">/* Port C I/O Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PFC_PCCR   (REG_BASE + 0x039C) </span><span class="comment">/* Port C Ctr. Reg. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define PFC_PDIORH (REG_BASE + 0x03A4) </span><span class="comment">/* Port D I/O Reg. H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PFC_PDIORL (REG_BASE + 0x03A6) </span><span class="comment">/* Port D I/O Reg. L */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define PFC_PDCRH1 (REG_BASE + 0x03A8) </span><span class="comment">/* Port D Ctr. Reg. H1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PFC_PDCRH2 (REG_BASE + 0x03AA) </span><span class="comment">/* Port D Ctr. Reg. H2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define PFC_PDCRL  (REG_BASE + 0x03AC) </span><span class="comment">/* Port D Ctr. Reg. L  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PFC_PEIOR  (REG_BASE + 0x03B4) </span><span class="comment">/* Port E I/O Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define PFC_PECR1  (REG_BASE + 0x03B8) </span><span class="comment">/* Port E Ctr. Reg. 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define PFC_PECR2  (REG_BASE + 0x03BA) </span><span class="comment">/* Port E Ctr. Reg. 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define PFC_IFCR   (REG_BASE + 0x03C8) </span><span class="comment">/* short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*Compare/Match Timer*/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define CMT_CMSTR  (REG_BASE + 0x3D0) </span><span class="comment">/* Start Reg. char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define CMT_CMCSR0 (REG_BASE + 0x3D2) </span><span class="comment">/* C0 SCR short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define CMT_CMCNT0 (REG_BASE + 0x3D4) </span><span class="comment">/* C0 Counter char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define CMT_CMCOR0 (REG_BASE + 0x3D6) </span><span class="comment">/* C0 Const.Reg. char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define CMT_CMCSR1 (REG_BASE + 0x3D8) </span><span class="comment">/* C1 SCR short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define CMT_CMCNT1 (REG_BASE + 0x3DA) </span><span class="comment">/* C1 Counter char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CMT_CMCOR1 (REG_BASE + 0x3DC) </span><span class="comment">/* C1 Const.Reg. char, short, word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
