// Seed: 1244934643
module module_0 #(
    parameter id_1 = 32'd57
) ();
  logic [1 'b0 : 1] _id_1;
  wire [-1  ==  id_1 : -1] id_2;
  logic [1 : id_1  ==  id_1] id_3;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    output wand id_6,
    input wire id_7,
    output wor id_8,
    input supply1 id_9
);
  integer id_11;
  tri0 id_12 = 1;
  assign id_8 = id_9 == -1 ? id_5.id_11 : 1'b0 + -1;
  wire id_13;
  logic [1 'b0 : 1] id_14;
  id_15(
      id_12, -1, -1, id_11, id_14, id_9, 1'b0
  );
  module_0 modCall_1 ();
endmodule
