// Seed: 3320307193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  initial id_1 <= -1;
  genvar id_2;
  supply1 id_3;
  initial begin : LABEL_0
    begin : LABEL_0
      id_2 <= "";
    end
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wor id_4, id_5;
  assign id_4 = -1'b0;
  wire id_6;
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_2,
      id_2
  );
endmodule
