

================================================================
== Vivado HLS Report for 'aes_shift_rows'
================================================================
* Date:           Sun Dec 12 23:30:55 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.752|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   70|   31|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   30|   69|  10 ~ 23 |          -|          -|      3|    no    |
        | + Loop 1.1  |    0|    9|         3|          -|          -| 0 ~ 3 |    no    |
        | + Loop 1.2  |    2|    6|         2|          -|          -| 1 ~ 3 |    no    |
        | + Loop 1.3  |    3|    9|         3|          -|          -| 1 ~ 3 |    no    |
        | + Loop 1.4  |    0|    6|         2|          -|          -| 0 ~ 3 |    no    |
        | + Loop 1.5  |    4|    4|         1|          -|          -|      4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    223|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    440|    -|
|Register         |        -|      -|     464|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     464|    684|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |xts_aes_mux_42_16cud_U37  |xts_aes_mux_42_16cud  |        0|      0|  0|  21|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  21|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_740_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln180_2_fu_636_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln180_3_fu_770_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln180_fu_675_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln55_fu_805_p2        |     +    |      0|  0|  10|           2|           2|
    |add_ln62_fu_730_p2        |     +    |      0|  0|  12|           3|           3|
    |i_chaining_1_fu_760_p2    |     +    |      0|  0|  12|           3|           1|
    |idx_subscript2_fu_690_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript3_fu_620_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript4_fu_656_p2  |     +    |      0|  0|  10|           2|           1|
    |idx_subscript_fu_724_p2   |     +    |      0|  0|  10|           2|           1|
    |row_index_fu_799_p2       |     +    |      0|  0|  12|           3|           1|
    |sub_ln180_fu_709_p2       |     -    |      0|  0|  10|           2|           2|
    |sub_ln75_fu_626_p2        |     -    |      0|  0|  12|           3|           3|
    |icmp_ln55_fu_592_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln58_fu_586_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln60_fu_718_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln65_fu_684_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln73_fu_614_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln78_fu_650_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln85_fu_754_p2       |   icmp   |      0|  0|   9|           3|           4|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 223|          62|          55|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  56|         13|    1|         13|
    |ap_phi_mux_temp_row_1_V_3_be_phi_fu_563_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_1_V_7_be_phi_fu_422_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_2_V_3_be_phi_fu_547_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_2_V_7_be_phi_fu_406_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_3_V_1_be_phi_fu_531_p6  |  15|          3|   16|         48|
    |ap_phi_mux_temp_row_3_V_3_be_phi_fu_390_p6  |  15|          3|   16|         48|
    |i_chaining_1_0_reg_575                      |   9|          2|    3|          6|
    |idx_subscript2_0_reg_324                    |   9|          2|    2|          4|
    |idx_subscript3_0_reg_192                    |   9|          2|    2|          4|
    |idx_subscript4_0_reg_282                    |   9|          2|    2|          4|
    |idx_subscript_0_reg_470                     |   9|          2|    2|          4|
    |indvars_iv17_reg_147                        |   9|          2|    3|          6|
    |indvars_iv20_reg_135                        |   9|          2|    2|          4|
    |state_matrix_V_address0                     |  33|          6|    4|         24|
    |temp_row_0_V_1_be_reg_512                   |   9|          2|   16|         32|
    |temp_row_0_V_1_reg_458                      |   9|          2|   16|         32|
    |temp_row_0_V_31_be_reg_234                  |   9|          2|   16|         32|
    |temp_row_0_V_31_reg_181                     |   9|          2|   16|         32|
    |temp_row_0_V_5_reg_374                      |   9|          2|   16|         32|
    |temp_row_1_V_1_be_reg_497                   |   9|          2|   16|         32|
    |temp_row_1_V_1_reg_446                      |   9|          2|   16|         32|
    |temp_row_1_V_3_reg_314                      |   9|          2|   16|         32|
    |temp_row_1_V_53_be_reg_219                  |   9|          2|   16|         32|
    |temp_row_1_V_53_reg_170                     |   9|          2|   16|         32|
    |temp_row_1_V_7_reg_271                      |   9|          2|   16|         32|
    |temp_row_1_V_9_reg_361                      |   9|          2|   16|         32|
    |temp_row_2_V_1_be_reg_482                   |   9|          2|   16|         32|
    |temp_row_2_V_1_reg_434                      |   9|          2|   16|         32|
    |temp_row_2_V_3_reg_304                      |   9|          2|   16|         32|
    |temp_row_2_V_5_be_reg_204                   |   9|          2|   16|         32|
    |temp_row_2_V_5_reg_159                      |   9|          2|   16|         32|
    |temp_row_2_V_7_reg_260                      |   9|          2|   16|         32|
    |temp_row_2_V_9_reg_348                      |   9|          2|   16|         32|
    |temp_row_3_V_1_reg_293                      |   9|          2|   16|         32|
    |temp_row_3_V_3_reg_249                      |   9|          2|   16|         32|
    |temp_row_3_V_5_reg_335                      |   9|          2|   16|         32|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 440|         95|  469|       1061|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln180_reg_863           |   2|   0|    2|          0|
    |ap_CS_fsm                   |  12|   0|   12|          0|
    |i_chaining_1_0_reg_575      |   3|   0|    3|          0|
    |icmp_ln58_reg_811           |   1|   0|    1|          0|
    |idx_subscript2_0_reg_324    |   2|   0|    2|          0|
    |idx_subscript2_reg_870      |   2|   0|    2|          0|
    |idx_subscript3_0_reg_192    |   2|   0|    2|          0|
    |idx_subscript3_reg_828      |   2|   0|    2|          0|
    |idx_subscript4_0_reg_282    |   2|   0|    2|          0|
    |idx_subscript4_reg_853      |   2|   0|    2|          0|
    |idx_subscript_0_reg_470     |   2|   0|    2|          0|
    |idx_subscript_reg_887       |   2|   0|    2|          0|
    |indvars_iv17_reg_147        |   3|   0|    3|          0|
    |indvars_iv20_reg_135        |   2|   0|    2|          0|
    |sub_ln180_reg_880           |   2|   0|    2|          0|
    |temp_row_0_V_0_reg_123      |  16|   0|   16|          0|
    |temp_row_0_V_1_be_reg_512   |  16|   0|   16|          0|
    |temp_row_0_V_1_reg_458      |  16|   0|   16|          0|
    |temp_row_0_V_31_be_reg_234  |  16|   0|   16|          0|
    |temp_row_0_V_31_reg_181     |  16|   0|   16|          0|
    |temp_row_0_V_5_reg_374      |  16|   0|   16|          0|
    |temp_row_1_V_0_reg_111      |  16|   0|   16|          0|
    |temp_row_1_V_1_be_reg_497   |  16|   0|   16|          0|
    |temp_row_1_V_1_reg_446      |  16|   0|   16|          0|
    |temp_row_1_V_3_reg_314      |  16|   0|   16|          0|
    |temp_row_1_V_53_be_reg_219  |  16|   0|   16|          0|
    |temp_row_1_V_53_reg_170     |  16|   0|   16|          0|
    |temp_row_1_V_7_reg_271      |  16|   0|   16|          0|
    |temp_row_1_V_9_reg_361      |  16|   0|   16|          0|
    |temp_row_2_V_0_reg_99       |  16|   0|   16|          0|
    |temp_row_2_V_1_be_reg_482   |  16|   0|   16|          0|
    |temp_row_2_V_1_reg_434      |  16|   0|   16|          0|
    |temp_row_2_V_3_reg_304      |  16|   0|   16|          0|
    |temp_row_2_V_5_be_reg_204   |  16|   0|   16|          0|
    |temp_row_2_V_5_reg_159      |  16|   0|   16|          0|
    |temp_row_2_V_7_reg_260      |  16|   0|   16|          0|
    |temp_row_2_V_9_reg_348      |  16|   0|   16|          0|
    |temp_row_3_V_0_reg_87       |  16|   0|   16|          0|
    |temp_row_3_V_1_reg_293      |  16|   0|   16|          0|
    |temp_row_3_V_3_reg_249      |  16|   0|   16|          0|
    |temp_row_3_V_5_reg_335      |  16|   0|   16|          0|
    |trunc_ln67_reg_897          |   2|   0|    2|          0|
    |trunc_ln80_reg_838          |   2|   0|    2|          0|
    |zext_ln58_reg_818           |   3|   0|    6|          3|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 464|   0|  467|          3|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_shift_rows | return value |
|state_matrix_V_address0  | out |    4|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory | state_matrix_V |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory | state_matrix_V |     array    |
|round_factor             |  in |    2|   ap_none  |  round_factor  |    scalar    |
+-------------------------+-----+-----+------------+----------------+--------------+

