<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set y_group [add_wave_group y(wire) -into $coutputgroup]&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set x_group [add_wave_group x(wire) -into $cinputgroup]&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]&#xA;## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]&#xA;## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex&#xA;## save_wave_config fir.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 20 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 20 [100.00%] @ &quot;565000&quot;&#xA;// RTL Simulation : 2 / 20 [100.00%] @ &quot;995000&quot;&#xA;// RTL Simulation : 3 / 20 [100.00%] @ &quot;1425000&quot;&#xA;// RTL Simulation : 4 / 20 [100.00%] @ &quot;1855000&quot;&#xA;// RTL Simulation : 5 / 20 [100.00%] @ &quot;2285000&quot;&#xA;// RTL Simulation : 6 / 20 [100.00%] @ &quot;2715000&quot;&#xA;// RTL Simulation : 7 / 20 [100.00%] @ &quot;3145000&quot;&#xA;// RTL Simulation : 8 / 20 [100.00%] @ &quot;3575000&quot;&#xA;// RTL Simulation : 9 / 20 [100.00%] @ &quot;4005000&quot;&#xA;// RTL Simulation : 10 / 20 [100.00%] @ &quot;4435000&quot;&#xA;// RTL Simulation : 11 / 20 [100.00%] @ &quot;4865000&quot;&#xA;// RTL Simulation : 12 / 20 [100.00%] @ &quot;5295000&quot;&#xA;// RTL Simulation : 13 / 20 [100.00%] @ &quot;5725000&quot;&#xA;// RTL Simulation : 14 / 20 [100.00%] @ &quot;6155000&quot;&#xA;// RTL Simulation : 15 / 20 [100.00%] @ &quot;6585000&quot;&#xA;// RTL Simulation : 16 / 20 [100.00%] @ &quot;7015000&quot;&#xA;// RTL Simulation : 17 / 20 [100.00%] @ &quot;7445000&quot;&#xA;// RTL Simulation : 18 / 20 [100.00%] @ &quot;7875000&quot;&#xA;// RTL Simulation : 19 / 20 [100.00%] @ &quot;8305000&quot;&#xA;// RTL Simulation : 20 / 20 [100.00%] @ &quot;8735000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 8775 ns : File &quot;/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.autotb.v&quot; Line 284&#xA;## quit" projectName="firExample.prj" solutionName="solution1" date="2021-11-19T13:34:24.765-0500" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
