{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 09:05:32 2024 " "Info: Processing started: Sat Mar 23 09:05:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-4 -c register-4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-4 -c register-4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } } { "s:/computer/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "s:/computer/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst5 d0 CP 5.070 ns register " "Info: tsu for register \"inst5\" (data pin = \"d0\", clock pin = \"CP\") is 5.070 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.964 ns + Longest pin register " "Info: + Longest pin to register delay is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d0 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'd0'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 352 160 328 368 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.540 ns) + CELL(0.460 ns) 7.964 ns inst5 2 REG LCFF_X30_Y7_N25 1 " "Info: 2: + IC(6.540 ns) + CELL(0.460 ns) = 7.964 ns; Loc. = LCFF_X30_Y7_N25; Fanout = 1; REG Node = 'inst5'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { d0 inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 17.88 % ) " "Info: Total cell delay = 1.424 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 82.12 % ) " "Info: Total interconnect delay = 6.540 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { d0 inst5 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { d0 {} d0~combout {} inst5 {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.964ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.854 ns inst5 3 REG LCFF_X30_Y7_N25 1 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.854 ns; Loc. = LCFF_X30_Y7_N25; Fanout = 1; REG Node = 'inst5'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CP~clkctrl inst5 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 336 392 456 416 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.28 % ) " "Info: Total cell delay = 1.806 ns ( 63.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 36.72 % ) " "Info: Total interconnect delay = 1.048 ns ( 36.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CP CP~clkctrl inst5 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CP {} CP~combout {} CP~clkctrl {} inst5 {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { d0 inst5 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { d0 {} d0~combout {} inst5 {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.964ns 0.460ns } "" } } { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CP CP~clkctrl inst5 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CP {} CP~combout {} CP~clkctrl {} inst5 {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP q3 inst 7.467 ns register " "Info: tco from clock \"CP\" to destination pin \"q3\" through register \"inst\" is 7.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.878 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 2.878 ns inst 3 REG LCFF_X14_Y4_N9 1 " "Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 1; REG Node = 'inst'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CP~clkctrl inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.75 % ) " "Info: Total cell delay = 1.806 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 37.25 % ) " "Info: Total interconnect delay = 1.072 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.933ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.285 ns + Longest register pin " "Info: + Longest register to pin delay is 4.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X14_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 1; REG Node = 'inst'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 48 392 456 128 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(3.286 ns) 4.285 ns q3 2 PIN PIN_69 0 " "Info: 2: + IC(0.999 ns) + CELL(3.286 ns) = 4.285 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'q3'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst q3 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 64 520 696 80 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 76.69 % ) " "Info: Total cell delay = 3.286 ns ( 76.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 23.31 % ) " "Info: Total interconnect delay = 0.999 ns ( 23.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst q3 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { inst {} q3 {} } { 0.000ns 0.999ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.933ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst q3 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { inst {} q3 {} } { 0.000ns 0.999ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst4 d1 CP -3.843 ns register " "Info: th for register \"inst4\" (data pin = \"d1\", clock pin = \"CP\") is -3.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 32 160 328 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.868 ns inst4 3 REG LCFF_X1_Y1_N1 1 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CP~clkctrl inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.97 % ) " "Info: Total cell delay = 1.806 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.062 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.017 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns d1 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd1'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 256 160 328 272 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.699 ns) + CELL(0.206 ns) 6.909 ns inst4~feeder 2 COMB LCCOMB_X1_Y1_N0 1 " "Info: 2: + IC(5.699 ns) + CELL(0.206 ns) = 6.909 ns; Loc. = LCCOMB_X1_Y1_N0; Fanout = 1; COMB Node = 'inst4~feeder'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { d1 inst4~feeder } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.017 ns inst4 3 REG LCFF_X1_Y1_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.017 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~feeder inst4 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/lym/register-4/register-4.bdf" { { 240 392 456 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 18.78 % ) " "Info: Total cell delay = 1.318 ns ( 18.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.699 ns ( 81.22 % ) " "Info: Total interconnect delay = 5.699 ns ( 81.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { d1 inst4~feeder inst4 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { d1 {} d1~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { d1 inst4~feeder inst4 } "NODE_NAME" } } { "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { d1 {} d1~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 09:05:32 2024 " "Info: Processing ended: Sat Mar 23 09:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
