{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638391301220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638391301220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 15:41:41 2021 " "Processing started: Wed Dec 01 15:41:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638391301220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638391301220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638391301220 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL_PIXEL_CLK.qip " "Tcl Script File PLL_PIXEL_CLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip " "set_global_assignment -name QIP_FILE PLL_PIXEL_CLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1638391301332 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1638391301332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638391301455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top.v 4 4 " "Found 4 design units, including 4 entities, in source file pong_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Found entity 1: DE0_VGA" {  } { { "./DE0_VGA.v" "" { Text "C:/ECE275_Labs/Pong/DE0_VGA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638391301491 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pong_video_out " "Found entity 2: Pong_video_out" {  } { { "./Pong_video_out.v" "" { Text "C:/ECE275_Labs/Pong/Pong_video_out.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638391301491 ""} { "Info" "ISGN_ENTITY_NAME" "3 make_box " "Found entity 3: make_box" {  } { { "./Pong_video_out.v" "" { Text "C:/ECE275_Labs/Pong/Pong_video_out.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638391301491 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pong_top " "Found entity 4: Pong_top" {  } { { "Pong_top.v" "" { Text "C:/ECE275_Labs/Pong/Pong_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638391301491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638391301491 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "DE0_VGA DE0_VGA.v(8) " "Verilog HDL error at DE0_VGA.v(8): module \"DE0_VGA\" cannot be declared more than once" {  } { { "./DE0_VGA.v" "" { Text "C:/ECE275_Labs/Pong/DE0_VGA.v" 8 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1638391301495 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DE0_VGA DE0_VGA.v(8) " "HDL info at DE0_VGA.v(8): see declaration for object \"DE0_VGA\"" {  } { { "./DE0_VGA.v" "" { Text "C:/ECE275_Labs/Pong/DE0_VGA.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638391301495 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Pong_video_out Pong_video_out.v(3) " "Ignored design unit \"Pong_video_out\" at Pong_video_out.v(3) due to previous errors" {  } { { "Pong_video_out.v" "" { Text "C:/ECE275_Labs/Pong/Pong_video_out.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1638391301495 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "make_box Pong_video_out.v(160) " "Ignored design unit \"make_box\" at Pong_video_out.v(160) due to previous errors" {  } { { "Pong_video_out.v" "" { Text "C:/ECE275_Labs/Pong/Pong_video_out.v" 160 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1638391301495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_video_out.v 0 0 " "Found 0 design units, including 0 entities, in source file pong_video_out.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638391301495 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638391301547 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 01 15:41:41 2021 " "Processing ended: Wed Dec 01 15:41:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638391301547 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638391301547 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638391301547 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638391301547 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638391302138 ""}
