Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec  8 23:26:55 2018
| Host         : DESKTOP-ADOADPD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file decoder_control_sets_placed.rpt
| Design       : decoder
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      8 |            3 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              78 |           14 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  n_0_19_BUFG   | JCC[1]_i_1_n_1 |                  |                1 |              2 |
|  n_0_19_BUFG   | JCC[2]_i_1_n_1 |                  |                1 |              2 |
|  n_0_19_BUFG   | JCC[0]_i_1_n_1 |                  |                1 |              2 |
|  n_0_19_BUFG   | JCC[3]_i_1_n_1 |                  |                1 |              2 |
|  clk_IBUF_BUFG |                |                  |                1 |              2 |
|  n_0_19_BUFG   |                | JC_IBUF[0]       |                3 |              8 |
|  n_0_19_BUFG   |                | JC_IBUF[1]       |                2 |              8 |
|  n_0_19_BUFG   |                | JC_IBUF[2]       |                2 |              8 |
|  n_0_19_BUFG   |                |                  |                2 |             14 |
|  clk_IBUF_BUFG |                | n_0_19_BUFG      |                7 |             54 |
+----------------+----------------+------------------+------------------+----------------+


