===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 137.0087 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.5095 (  6.0%)    9.5095 (  6.9%)  FIR Parser
  109.1641 ( 69.4%)   96.0275 ( 70.1%)  'firrtl.circuit' Pipeline
   78.5708 ( 49.9%)   78.5708 ( 57.3%)    LowerFIRRTLTypes
   23.8395 ( 15.1%)   12.8077 (  9.3%)    'firrtl.module' Pipeline
    5.2934 (  3.4%)    2.7860 (  2.0%)      ExpandWhens
    7.6985 (  4.9%)    4.1336 (  3.0%)      CSE
    0.2646 (  0.2%)    0.1521 (  0.1%)        (A) DominanceInfo
   10.8447 (  6.9%)    5.8881 (  4.3%)      SimpleCanonicalizer
    1.9154 (  1.2%)    1.9154 (  1.4%)    IMConstProp
    0.7276 (  0.5%)    0.7276 (  0.5%)    BlackBoxReader
    0.7312 (  0.5%)    0.4023 (  0.3%)    'firrtl.module' Pipeline
    0.7312 (  0.5%)    0.4023 (  0.3%)      CheckWidths
    4.5160 (  2.9%)    4.5160 (  3.3%)  LowerFIRRTLToHW
    3.8671 (  2.5%)    3.8671 (  2.8%)  HWMemSimImpl
   11.2890 (  7.2%)    5.6700 (  4.1%)  'hw.module' Pipeline
    3.4836 (  2.2%)    1.8543 (  1.4%)    HWCleanup
    3.9488 (  2.5%)    2.0630 (  1.5%)    CSE
    0.0753 (  0.0%)    0.0524 (  0.0%)      (A) DominanceInfo
    3.8040 (  2.4%)    1.9034 (  1.4%)    SimpleCanonicalizer
    3.7825 (  2.4%)    3.7825 (  2.8%)  HWLegalizeNames
    3.2820 (  2.1%)    1.7283 (  1.3%)  'hw.module' Pipeline
    3.2602 (  2.1%)    1.7172 (  1.3%)    PrettifyVerilog
    4.3551 (  2.8%)    4.3551 (  3.2%)  Output
    0.0036 (  0.0%)    0.0036 (  0.0%)  Rest
  157.3690 (100.0%)  137.0087 (100.0%)  Total

{
  totalTime: 137.08,
  maxMemory: 6050983936
}
