# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../GTH_ex.srcs/sources_1/ip/phase_number/sim/phase_number.vhd" \
"../../../../GTH_ex.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../GTH_ex.srcs/sources_1/ip/arctan/sim/arctan.vhd" \
"../../../../GTH_ex.srcs/sources_1/ip/multiplier/sim/multiplier.vhd" \
"../../../../GTH_ex.srcs/sources_1/ip/FFT/sim/FFT.vhd" \

# Do not sort compile order
nosort
