Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 00993975b303423b8a532162ed2aede8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] design_1_axi_vip_0_0_mst_t is an unknown type [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:13]
ERROR: [VRFC 10-51] xil_axi_ulong is an unknown type [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:15]
ERROR: [VRFC 10-51] xil_axi_ulong is an unknown type [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:16]
ERROR: [VRFC 10-51] xil_axi_prot_t is an unknown type [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:17]
ERROR: [VRFC 10-51] xil_axi_resp_t is an unknown type [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:18]
ERROR: [VRFC 10-2063] Module <design_1> not found while processing module instance <design_1_i> [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
