{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696221032428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696221032428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 13:30:32 2023 " "Processing started: Mon Oct 02 13:30:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696221032428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221032428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week5 -c week5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week5 -c week5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221032428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696221032811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696221032811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT100 " "Found entity 1: CNT100" {  } { { "CNT100.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/CNT100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Found entity 1: Register1" {  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4 " "Found entity 1: Register4" {  } { { "Register4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram4x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM4x4 " "Found entity 1: SRAM4x4" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register2 " "Found entity 1: Register2" {  } { { "Register2.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM4x4 " "Elaborating entity \"SRAM4x4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696221038387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst8 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst8\"" {  } { { "SRAM4x4.bdf" "inst8" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 624 1048 1160 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst8 " "Elaborated megafunction instantiation \"LPM_MUX:inst8\"" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 624 1048 1160 720 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst8 " "Instantiated megafunction \"LPM_MUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038414 ""}  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 624 1048 1160 720 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696221038414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a0e " "Found entity 1: mux_a0e" {  } { { "db/mux_a0e.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/db/mux_a0e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a0e LPM_MUX:inst8\|mux_a0e:auto_generated " "Elaborating entity \"mux_a0e\" for hierarchy \"LPM_MUX:inst8\|mux_a0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4 Register4:inst2 " "Elaborating entity \"Register4\" for hierarchy \"Register4:inst2\"" {  } { { "SRAM4x4.bdf" "inst2" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 192 696 856 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 Register4:inst2\|Register1:inst " "Elaborating entity \"Register1\" for hierarchy \"Register4:inst2\|Register1:inst\"" {  } { { "Register4.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register4.bdf" { { 288 616 728 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "Register1.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf" { { 112 512 624 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf" { { 112 512 624 200 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register4:inst2\|Register1:inst\|BUSMUX:inst " "Instantiated megafunction \"Register4:inst2\|Register1:inst\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038470 ""}  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf" { { 112 512 624 200 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696221038470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000 Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/Register1.bdf" { { 112 512 624 200 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst\"" {  } { { "SRAM4x4.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 752 288 408 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst " "Elaborated megafunction instantiation \"LPM_DECODE:inst\"" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 752 288 408 864 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst " "Instantiated megafunction \"LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696221038544 ""}  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 752 288 408 864 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696221038544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/db/decode_2of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696221038583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221038583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2of LPM_DECODE:inst\|decode_2of:auto_generated " "Elaborating entity \"decode_2of\" for hierarchy \"LPM_DECODE:inst\|decode_2of:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register2 Register2:inst7 " "Elaborating entity \"Register2\" for hierarchy \"Register2:inst7\"" {  } { { "SRAM4x4.bdf" "inst7" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week5/SRAM4x4.bdf" { { 896 624 784 1024 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221038622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696221038993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696221039209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696221039209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696221039238 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696221039238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696221039238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696221039238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696221039249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 13:30:39 2023 " "Processing ended: Mon Oct 02 13:30:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696221039249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696221039249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696221039249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696221039249 ""}
