#
# Copyright 2020 The Project Oak Authors
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#

# To simulate Xilinx specific SystemVerilog netlists the environment
# variable XILINX should point to the root of the Xilinx software
# tools installation directory e.g.
#    ...../vivado/2018.3 

.PHONY: all coq clean

################################################################################
# Test VCD waveforms to be generated by Verilator test benches.                #
################################################################################

SV = adder8.sv xadder_tree4_8.sv xadder_tree64_8.sv xadder_tree64_128.sv

BENCHES = $(SV:.sv=_tb.sv)
CPPS = $(SV:.sv=_tb.cpp)
VCDS = $(SV:.sv=_tb.vcd)

all:		coq $(VCDS)

VERILATOR = verilator +1800-2012ext+sv verilator.vlt -y $(XILINX)/data/verilog/src/unisims
VLINT = $(VERILATOR) --lint-only

Makefile.coq:	_CoqProject
		coq_makefile -f _CoqProject -o Makefile.coq

coq:		Makefile.coq
		$(MAKE) -f Makefile.coq

ExamplesSV:	ExamplesSV.hs
		ghc -O2 --make $^

.PRECIOUS:	$(SV) $(BENCHES) $(CPPS)

adder8.sv:	coq ExamplesSV
		./ExamplesSV
		$(VLINT) adder8.sv

%_tb.vcd:	%.sv %_tb.sv %_tb.cpp
		$(VERILATOR) --trace --cc --top-module $*_tb $*_tb.sv $*.sv --exe $*_tb.cpp
		make -C obj_dir -f V$*_tb.mk V$*_tb
		obj_dir/V$*_tb


xadder8.vcd:	adder8.sv testbench/adder8_tb.sv
		xvlog -sv $^
		xelab --debug typical -L unisims_ver work.adder_test -s adder8_sim
		xsim --R adder8_sim

clean:
	-@$(MAKE) -f Makefile.coq clean
	git clean -xfd
	rm -rf obj_dir
