
Panda01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f260  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  0800f320  0800f320  0001f320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f5a8  0800f5a8  00020288  2**0
                  CONTENTS
  4 .ARM          00000000  0800f5a8  0800f5a8  00020288  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f5a8  0800f5a8  00020288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f5a8  0800f5a8  0001f5a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f5ac  0800f5ac  0001f5ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  0800f5b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000170c  20000288  0800f838  00020288  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001994  0800f838  00021994  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 12 .debug_info   000262a3  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000573c  00000000  00000000  00046553  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f40  00000000  00000000  0004bc90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ca0  00000000  00000000  0004dbd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e1f5  00000000  00000000  0004f870  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f24f  00000000  00000000  0006da65  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090fc7  00000000  00000000  0008ccb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011dc7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ed4  00000000  00000000  0011dcf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000288 	.word	0x20000288
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800f308 	.word	0x0800f308

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000028c 	.word	0x2000028c
 8000104:	0800f308 	.word	0x0800f308

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <FIRFilter_init>:
		-128,-140,-148,-152,-154,-152,-149,-143,-136,-128,
		-119,-110,-100,-90,-80,-71,-62,-53,-45,-38,-31,-26,
		-21,-16,-12,-9,-7,-5,-5
};///sum

void FIRFilter_init(FIRFilter* f) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  int i;
  for(i = 0; i < FIRFILTER_TAP_NUM; ++i)
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	e007      	b.n	8000412 <FIRFilter_init+0x1e>
    f->history[i] = 0;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	68fa      	ldr	r2, [r7, #12]
 8000406:	0052      	lsls	r2, r2, #1
 8000408:	2100      	movs	r1, #0
 800040a:	52d1      	strh	r1, [r2, r3]
  for(i = 0; i < FIRFILTER_TAP_NUM; ++i)
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	3301      	adds	r3, #1
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	2b7f      	cmp	r3, #127	; 0x7f
 8000416:	ddf4      	ble.n	8000402 <FIRFilter_init+0xe>
  f->last_index = 0;
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	005b      	lsls	r3, r3, #1
 800041e:	2100      	movs	r1, #0
 8000420:	54d1      	strb	r1, [r2, r3]
}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b004      	add	sp, #16
 8000428:	bd80      	pop	{r7, pc}

0800042a <FIRFilter_put>:

void FIRFilter_put(FIRFilter* f, uint16_t input) {
 800042a:	b580      	push	{r7, lr}
 800042c:	b082      	sub	sp, #8
 800042e:	af00      	add	r7, sp, #0
 8000430:	6078      	str	r0, [r7, #4]
 8000432:	000a      	movs	r2, r1
 8000434:	1cbb      	adds	r3, r7, #2
 8000436:	801a      	strh	r2, [r3, #0]
  f->history[f->last_index++] = input;
 8000438:	687a      	ldr	r2, [r7, #4]
 800043a:	2380      	movs	r3, #128	; 0x80
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	5cd3      	ldrb	r3, [r2, r3]
 8000440:	1c5a      	adds	r2, r3, #1
 8000442:	b2d0      	uxtb	r0, r2
 8000444:	6879      	ldr	r1, [r7, #4]
 8000446:	2280      	movs	r2, #128	; 0x80
 8000448:	0052      	lsls	r2, r2, #1
 800044a:	5488      	strb	r0, [r1, r2]
 800044c:	001a      	movs	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	0052      	lsls	r2, r2, #1
 8000452:	1cb9      	adds	r1, r7, #2
 8000454:	8809      	ldrh	r1, [r1, #0]
 8000456:	52d1      	strh	r1, [r2, r3]
  if(f->last_index == FIRFILTER_TAP_NUM)
 8000458:	687a      	ldr	r2, [r7, #4]
 800045a:	2380      	movs	r3, #128	; 0x80
 800045c:	005b      	lsls	r3, r3, #1
 800045e:	5cd3      	ldrb	r3, [r2, r3]
 8000460:	2b80      	cmp	r3, #128	; 0x80
 8000462:	d104      	bne.n	800046e <FIRFilter_put+0x44>
    f->last_index = 0;
 8000464:	687a      	ldr	r2, [r7, #4]
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	2100      	movs	r1, #0
 800046c:	54d1      	strb	r1, [r2, r3]
}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b002      	add	sp, #8
 8000474:	bd80      	pop	{r7, pc}
	...

08000478 <FIRFilter_get>:

uint16_t FIRFilter_get(FIRFilter* f) {
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  int32_t acc = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
  uint8_t index = f->last_index + 1;
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	2380      	movs	r3, #128	; 0x80
 8000488:	005b      	lsls	r3, r3, #1
 800048a:	5cd2      	ldrb	r2, [r2, r3]
 800048c:	230b      	movs	r3, #11
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	3201      	adds	r2, #1
 8000492:	701a      	strb	r2, [r3, #0]
  for(uint8_t i = 0; i < FIRFILTER_TAP_NUM; ++i) {
 8000494:	230a      	movs	r3, #10
 8000496:	18fb      	adds	r3, r7, r3
 8000498:	2200      	movs	r2, #0
 800049a:	701a      	strb	r2, [r3, #0]
 800049c:	e01e      	b.n	80004dc <FIRFilter_get+0x64>
    if (index == FIRFILTER_TAP_NUM){
 800049e:	230b      	movs	r3, #11
 80004a0:	18fb      	adds	r3, r7, r3
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b80      	cmp	r3, #128	; 0x80
 80004a6:	d103      	bne.n	80004b0 <FIRFilter_get+0x38>
    	index = 0;
 80004a8:	230b      	movs	r3, #11
 80004aa:	18fb      	adds	r3, r7, r3
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
    }
    acc += (int32_t)f->history[index] * (int32_t)filter_taps[i];
 80004b0:	230b      	movs	r3, #11
 80004b2:	18fb      	adds	r3, r7, r3
 80004b4:	781a      	ldrb	r2, [r3, #0]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	5ad3      	ldrh	r3, [r2, r3]
 80004bc:	0019      	movs	r1, r3
 80004be:	200a      	movs	r0, #10
 80004c0:	183b      	adds	r3, r7, r0
 80004c2:	781a      	ldrb	r2, [r3, #0]
 80004c4:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <FIRFilter_get+0x88>)
 80004c6:	0052      	lsls	r2, r2, #1
 80004c8:	5ed3      	ldrsh	r3, [r2, r3]
 80004ca:	434b      	muls	r3, r1
 80004cc:	68fa      	ldr	r2, [r7, #12]
 80004ce:	18d3      	adds	r3, r2, r3
 80004d0:	60fb      	str	r3, [r7, #12]
  for(uint8_t i = 0; i < FIRFILTER_TAP_NUM; ++i) {
 80004d2:	183b      	adds	r3, r7, r0
 80004d4:	183a      	adds	r2, r7, r0
 80004d6:	7812      	ldrb	r2, [r2, #0]
 80004d8:	3201      	adds	r2, #1
 80004da:	701a      	strb	r2, [r3, #0]
 80004dc:	230a      	movs	r3, #10
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	b25b      	sxtb	r3, r3
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	dada      	bge.n	800049e <FIRFilter_get+0x26>
  };
  return acc / 65536;
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	da02      	bge.n	80004f4 <FIRFilter_get+0x7c>
 80004ee:	4a05      	ldr	r2, [pc, #20]	; (8000504 <FIRFilter_get+0x8c>)
 80004f0:	4694      	mov	ip, r2
 80004f2:	4463      	add	r3, ip
 80004f4:	141b      	asrs	r3, r3, #16
 80004f6:	b29b      	uxth	r3, r3
}
 80004f8:	0018      	movs	r0, r3
 80004fa:	46bd      	mov	sp, r7
 80004fc:	b004      	add	sp, #16
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	20000000 	.word	0x20000000
 8000504:	0000ffff 	.word	0x0000ffff

08000508 <getAnalogRead>:
FIRFilter amp_filter;
DAC_HandleTypeDef *dac_handler;
uint16_t dac_val;


uint16_t getAnalogRead(uint8_t in){
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	0002      	movs	r2, r0
 8000510:	1dfb      	adds	r3, r7, #7
 8000512:	701a      	strb	r2, [r3, #0]
	return adc_dma_arr[in];
 8000514:	1dfb      	adds	r3, r7, #7
 8000516:	781a      	ldrb	r2, [r3, #0]
 8000518:	4b03      	ldr	r3, [pc, #12]	; (8000528 <getAnalogRead+0x20>)
 800051a:	0052      	lsls	r2, r2, #1
 800051c:	5ad3      	ldrh	r3, [r2, r3]
}
 800051e:	0018      	movs	r0, r3
 8000520:	46bd      	mov	sp, r7
 8000522:	b002      	add	sp, #8
 8000524:	bd80      	pop	{r7, pc}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	2000064c 	.word	0x2000064c

0800052c <setEncoderCount>:

void setEncoderCount(uint32_t ncount){
 800052c:	b590      	push	{r4, r7, lr}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
	enc_pin_state = 2 * HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) + HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 8000534:	2380      	movs	r3, #128	; 0x80
 8000536:	019b      	lsls	r3, r3, #6
 8000538:	4a0d      	ldr	r2, [pc, #52]	; (8000570 <setEncoderCount+0x44>)
 800053a:	0019      	movs	r1, r3
 800053c:	0010      	movs	r0, r2
 800053e:	f005 f887 	bl	8005650 <HAL_GPIO_ReadPin>
 8000542:	0003      	movs	r3, r0
 8000544:	18db      	adds	r3, r3, r3
 8000546:	b2dc      	uxtb	r4, r3
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	015b      	lsls	r3, r3, #5
 800054c:	4a08      	ldr	r2, [pc, #32]	; (8000570 <setEncoderCount+0x44>)
 800054e:	0019      	movs	r1, r3
 8000550:	0010      	movs	r0, r2
 8000552:	f005 f87d 	bl	8005650 <HAL_GPIO_ReadPin>
 8000556:	0003      	movs	r3, r0
 8000558:	18e3      	adds	r3, r4, r3
 800055a:	b2da      	uxtb	r2, r3
 800055c:	4b05      	ldr	r3, [pc, #20]	; (8000574 <setEncoderCount+0x48>)
 800055e:	701a      	strb	r2, [r3, #0]
	encoder_count = ncount;
 8000560:	4b05      	ldr	r3, [pc, #20]	; (8000578 <setEncoderCount+0x4c>)
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	601a      	str	r2, [r3, #0]
}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	b003      	add	sp, #12
 800056c:	bd90      	pop	{r4, r7, pc}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	48000400 	.word	0x48000400
 8000574:	200002a4 	.word	0x200002a4
 8000578:	200002a8 	.word	0x200002a8

0800057c <setEncoderMode>:

void setEncoderMode(uint8_t mode){
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	0002      	movs	r2, r0
 8000584:	1dfb      	adds	r3, r7, #7
 8000586:	701a      	strb	r2, [r3, #0]
	encoder_mode = mode;
 8000588:	4b03      	ldr	r3, [pc, #12]	; (8000598 <setEncoderMode+0x1c>)
 800058a:	1dfa      	adds	r2, r7, #7
 800058c:	7812      	ldrb	r2, [r2, #0]
 800058e:	701a      	strb	r2, [r3, #0]
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	b002      	add	sp, #8
 8000596:	bd80      	pop	{r7, pc}
 8000598:	200002ac 	.word	0x200002ac

0800059c <getEncoderMode>:
uint8_t getEncoderMode(){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	return encoder_mode;
 80005a0:	4b02      	ldr	r3, [pc, #8]	; (80005ac <getEncoderMode+0x10>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
}
 80005a4:	0018      	movs	r0, r3
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	200002ac 	.word	0x200002ac

080005b0 <getEncoderCount>:

uint32_t getEncoderCount(){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	return encoder_count;
 80005b4:	4b02      	ldr	r3, [pc, #8]	; (80005c0 <getEncoderCount+0x10>)
 80005b6:	681b      	ldr	r3, [r3, #0]
}
 80005b8:	0018      	movs	r0, r3
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	200002a8 	.word	0x200002a8

080005c4 <encoderController>:

void encoderController(){
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
	static uint32_t pwm_rising_edge = 0;
	static uint32_t pwm_duty_period = 0;
	static uint32_t pwm_period = 0;

	if(encoder_mode == ENCODER_QUADRATURE_MODE){
 80005ca:	4b5c      	ldr	r3, [pc, #368]	; (800073c <encoderController+0x178>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d000      	beq.n	80005d4 <encoderController+0x10>
 80005d2:	e07e      	b.n	80006d2 <encoderController+0x10e>
		uint8_t enc_pins_reading = 2 * HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) + HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	019b      	lsls	r3, r3, #6
 80005d8:	4a59      	ldr	r2, [pc, #356]	; (8000740 <encoderController+0x17c>)
 80005da:	0019      	movs	r1, r3
 80005dc:	0010      	movs	r0, r2
 80005de:	f005 f837 	bl	8005650 <HAL_GPIO_ReadPin>
 80005e2:	0003      	movs	r3, r0
 80005e4:	18db      	adds	r3, r3, r3
 80005e6:	b2dc      	uxtb	r4, r3
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	015b      	lsls	r3, r3, #5
 80005ec:	4a54      	ldr	r2, [pc, #336]	; (8000740 <encoderController+0x17c>)
 80005ee:	0019      	movs	r1, r3
 80005f0:	0010      	movs	r0, r2
 80005f2:	f005 f82d 	bl	8005650 <HAL_GPIO_ReadPin>
 80005f6:	0003      	movs	r3, r0
 80005f8:	001a      	movs	r2, r3
 80005fa:	1cfb      	adds	r3, r7, #3
 80005fc:	18a2      	adds	r2, r4, r2
 80005fe:	701a      	strb	r2, [r3, #0]
		switch(enc_pin_state){
 8000600:	4b50      	ldr	r3, [pc, #320]	; (8000744 <encoderController+0x180>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d044      	beq.n	8000692 <encoderController+0xce>
 8000608:	dc02      	bgt.n	8000610 <encoderController+0x4c>
 800060a:	2b00      	cmp	r3, #0
 800060c:	d005      	beq.n	800061a <encoderController+0x56>
 800060e:	e05b      	b.n	80006c8 <encoderController+0x104>
 8000610:	2b02      	cmp	r3, #2
 8000612:	d016      	beq.n	8000642 <encoderController+0x7e>
 8000614:	2b03      	cmp	r3, #3
 8000616:	d028      	beq.n	800066a <encoderController+0xa6>
 8000618:	e056      	b.n	80006c8 <encoderController+0x104>
		case 0:
			if(enc_pins_reading == 2){
 800061a:	1cfb      	adds	r3, r7, #3
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b02      	cmp	r3, #2
 8000620:	d105      	bne.n	800062e <encoderController+0x6a>
				encoder_count++;
 8000622:	4b49      	ldr	r3, [pc, #292]	; (8000748 <encoderController+0x184>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	4b47      	ldr	r3, [pc, #284]	; (8000748 <encoderController+0x184>)
 800062a:	601a      	str	r2, [r3, #0]
			}else if(enc_pins_reading == 1){
				encoder_count--;
			}
			break;
 800062c:	e045      	b.n	80006ba <encoderController+0xf6>
			}else if(enc_pins_reading == 1){
 800062e:	1cfb      	adds	r3, r7, #3
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d141      	bne.n	80006ba <encoderController+0xf6>
				encoder_count--;
 8000636:	4b44      	ldr	r3, [pc, #272]	; (8000748 <encoderController+0x184>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	1e5a      	subs	r2, r3, #1
 800063c:	4b42      	ldr	r3, [pc, #264]	; (8000748 <encoderController+0x184>)
 800063e:	601a      	str	r2, [r3, #0]
			break;
 8000640:	e03b      	b.n	80006ba <encoderController+0xf6>
		case 2:
			if(enc_pins_reading == 3){
 8000642:	1cfb      	adds	r3, r7, #3
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b03      	cmp	r3, #3
 8000648:	d105      	bne.n	8000656 <encoderController+0x92>
				encoder_count++;
 800064a:	4b3f      	ldr	r3, [pc, #252]	; (8000748 <encoderController+0x184>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	1c5a      	adds	r2, r3, #1
 8000650:	4b3d      	ldr	r3, [pc, #244]	; (8000748 <encoderController+0x184>)
 8000652:	601a      	str	r2, [r3, #0]
			}else if(enc_pins_reading == 0){
				encoder_count--;
			}
			break;
 8000654:	e033      	b.n	80006be <encoderController+0xfa>
			}else if(enc_pins_reading == 0){
 8000656:	1cfb      	adds	r3, r7, #3
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d12f      	bne.n	80006be <encoderController+0xfa>
				encoder_count--;
 800065e:	4b3a      	ldr	r3, [pc, #232]	; (8000748 <encoderController+0x184>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	4b38      	ldr	r3, [pc, #224]	; (8000748 <encoderController+0x184>)
 8000666:	601a      	str	r2, [r3, #0]
			break;
 8000668:	e029      	b.n	80006be <encoderController+0xfa>
		case 3:
			if(enc_pins_reading == 1){
 800066a:	1cfb      	adds	r3, r7, #3
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b01      	cmp	r3, #1
 8000670:	d105      	bne.n	800067e <encoderController+0xba>
					encoder_count++;
 8000672:	4b35      	ldr	r3, [pc, #212]	; (8000748 <encoderController+0x184>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	1c5a      	adds	r2, r3, #1
 8000678:	4b33      	ldr	r3, [pc, #204]	; (8000748 <encoderController+0x184>)
 800067a:	601a      	str	r2, [r3, #0]
				}else if(enc_pins_reading == 2){
					encoder_count--;
				}
			break;
 800067c:	e021      	b.n	80006c2 <encoderController+0xfe>
				}else if(enc_pins_reading == 2){
 800067e:	1cfb      	adds	r3, r7, #3
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b02      	cmp	r3, #2
 8000684:	d11d      	bne.n	80006c2 <encoderController+0xfe>
					encoder_count--;
 8000686:	4b30      	ldr	r3, [pc, #192]	; (8000748 <encoderController+0x184>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	1e5a      	subs	r2, r3, #1
 800068c:	4b2e      	ldr	r3, [pc, #184]	; (8000748 <encoderController+0x184>)
 800068e:	601a      	str	r2, [r3, #0]
			break;
 8000690:	e017      	b.n	80006c2 <encoderController+0xfe>
		case 1:
			if(enc_pins_reading == 0){
 8000692:	1cfb      	adds	r3, r7, #3
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d105      	bne.n	80006a6 <encoderController+0xe2>
					encoder_count++;
 800069a:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <encoderController+0x184>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	1c5a      	adds	r2, r3, #1
 80006a0:	4b29      	ldr	r3, [pc, #164]	; (8000748 <encoderController+0x184>)
 80006a2:	601a      	str	r2, [r3, #0]
				}else if(enc_pins_reading == 3){
					encoder_count--;
				}
			break;
 80006a4:	e00f      	b.n	80006c6 <encoderController+0x102>
				}else if(enc_pins_reading == 3){
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b03      	cmp	r3, #3
 80006ac:	d10b      	bne.n	80006c6 <encoderController+0x102>
					encoder_count--;
 80006ae:	4b26      	ldr	r3, [pc, #152]	; (8000748 <encoderController+0x184>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	1e5a      	subs	r2, r3, #1
 80006b4:	4b24      	ldr	r3, [pc, #144]	; (8000748 <encoderController+0x184>)
 80006b6:	601a      	str	r2, [r3, #0]
			break;
 80006b8:	e005      	b.n	80006c6 <encoderController+0x102>
			break;
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	e004      	b.n	80006c8 <encoderController+0x104>
			break;
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	e002      	b.n	80006c8 <encoderController+0x104>
			break;
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	e000      	b.n	80006c8 <encoderController+0x104>
			break;
 80006c6:	46c0      	nop			; (mov r8, r8)
		}
		enc_pin_state = enc_pins_reading;
 80006c8:	4b1e      	ldr	r3, [pc, #120]	; (8000744 <encoderController+0x180>)
 80006ca:	1cfa      	adds	r2, r7, #3
 80006cc:	7812      	ldrb	r2, [r2, #0]
 80006ce:	701a      	strb	r2, [r3, #0]
		}else{
			pwm_duty_period = acc_tick - pwm_rising_edge;
			encoder_pwm_duty = 4096 * pwm_duty_period / pwm_period;
		}
	}
}
 80006d0:	e02f      	b.n	8000732 <encoderController+0x16e>
	}else if (encoder_mode == ENCODER_PWM_MODE){
 80006d2:	4b1a      	ldr	r3, [pc, #104]	; (800073c <encoderController+0x178>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d12b      	bne.n	8000732 <encoderController+0x16e>
		uint32_t acc_tick = pwm_timer->Instance->CNT;
 80006da:	4b1c      	ldr	r3, [pc, #112]	; (800074c <encoderController+0x188>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006e2:	607b      	str	r3, [r7, #4]
		if (HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) == 1){
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	019b      	lsls	r3, r3, #6
 80006e8:	4a15      	ldr	r2, [pc, #84]	; (8000740 <encoderController+0x17c>)
 80006ea:	0019      	movs	r1, r3
 80006ec:	0010      	movs	r0, r2
 80006ee:	f004 ffaf 	bl	8005650 <HAL_GPIO_ReadPin>
 80006f2:	0003      	movs	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d109      	bne.n	800070c <encoderController+0x148>
			pwm_period = acc_tick - pwm_rising_edge;
 80006f8:	4b15      	ldr	r3, [pc, #84]	; (8000750 <encoderController+0x18c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	687a      	ldr	r2, [r7, #4]
 80006fe:	1ad2      	subs	r2, r2, r3
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <encoderController+0x190>)
 8000702:	601a      	str	r2, [r3, #0]
			pwm_rising_edge = acc_tick;
 8000704:	4b12      	ldr	r3, [pc, #72]	; (8000750 <encoderController+0x18c>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	601a      	str	r2, [r3, #0]
}
 800070a:	e012      	b.n	8000732 <encoderController+0x16e>
			pwm_duty_period = acc_tick - pwm_rising_edge;
 800070c:	4b10      	ldr	r3, [pc, #64]	; (8000750 <encoderController+0x18c>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	1ad2      	subs	r2, r2, r3
 8000714:	4b10      	ldr	r3, [pc, #64]	; (8000758 <encoderController+0x194>)
 8000716:	601a      	str	r2, [r3, #0]
			encoder_pwm_duty = 4096 * pwm_duty_period / pwm_period;
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <encoderController+0x194>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	031a      	lsls	r2, r3, #12
 800071e:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <encoderController+0x190>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	0019      	movs	r1, r3
 8000724:	0010      	movs	r0, r2
 8000726:	f7ff fcef 	bl	8000108 <__udivsi3>
 800072a:	0003      	movs	r3, r0
 800072c:	001a      	movs	r2, r3
 800072e:	4b0b      	ldr	r3, [pc, #44]	; (800075c <encoderController+0x198>)
 8000730:	601a      	str	r2, [r3, #0]
}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b003      	add	sp, #12
 8000738:	bd90      	pop	{r4, r7, pc}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	200002ac 	.word	0x200002ac
 8000740:	48000400 	.word	0x48000400
 8000744:	200002a4 	.word	0x200002a4
 8000748:	200002a8 	.word	0x200002a8
 800074c:	20000640 	.word	0x20000640
 8000750:	200002b8 	.word	0x200002b8
 8000754:	200002bc 	.word	0x200002bc
 8000758:	200002c0 	.word	0x200002c0
 800075c:	200002b0 	.word	0x200002b0

08000760 <getEncoderDuty>:

uint32_t getEncoderDuty(){
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
	return encoder_pwm_duty;
 8000764:	4b02      	ldr	r3, [pc, #8]	; (8000770 <getEncoderDuty+0x10>)
 8000766:	681b      	ldr	r3, [r3, #0]
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	200002b0 	.word	0x200002b0

08000774 <getUserIn>:

uint8_t getUserIn(uint8_t in){
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	0002      	movs	r2, r0
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	701a      	strb	r2, [r3, #0]
	switch(in){
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d002      	beq.n	800078e <getUserIn+0x1a>
 8000788:	2b02      	cmp	r3, #2
 800078a:	d009      	beq.n	80007a0 <getUserIn+0x2c>
 800078c:	e011      	b.n	80007b2 <getUserIn+0x3e>
	case 1:
		return HAL_GPIO_ReadPin(USER_IN1_GPIO_Port, USER_IN1_Pin);
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	00db      	lsls	r3, r3, #3
 8000792:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <getUserIn+0x48>)
 8000794:	0019      	movs	r1, r3
 8000796:	0010      	movs	r0, r2
 8000798:	f004 ff5a 	bl	8005650 <HAL_GPIO_ReadPin>
 800079c:	0003      	movs	r3, r0
 800079e:	e009      	b.n	80007b4 <getUserIn+0x40>
		break;
	case 2:
		return HAL_GPIO_ReadPin(USER_IN2_GPIO_Port, USER_IN2_Pin);
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	011b      	lsls	r3, r3, #4
 80007a4:	4a05      	ldr	r2, [pc, #20]	; (80007bc <getUserIn+0x48>)
 80007a6:	0019      	movs	r1, r3
 80007a8:	0010      	movs	r0, r2
 80007aa:	f004 ff51 	bl	8005650 <HAL_GPIO_ReadPin>
 80007ae:	0003      	movs	r3, r0
 80007b0:	e000      	b.n	80007b4 <getUserIn+0x40>
		break;
	}
	return 0;
 80007b2:	2300      	movs	r3, #0
}
 80007b4:	0018      	movs	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b002      	add	sp, #8
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	48000400 	.word	0x48000400

080007c0 <setOffset>:

void setOffset(uint16_t value){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	0002      	movs	r2, r0
 80007c8:	1dbb      	adds	r3, r7, #6
 80007ca:	801a      	strh	r2, [r3, #0]
	dac_val = value;
 80007cc:	4b07      	ldr	r3, [pc, #28]	; (80007ec <setOffset+0x2c>)
 80007ce:	1dba      	adds	r2, r7, #6
 80007d0:	8812      	ldrh	r2, [r2, #0]
 80007d2:	801a      	strh	r2, [r3, #0]
	HAL_DAC_SetValue(dac_handler, DAC_CHANNEL_1,DAC_ALIGN_12B_R, dac_val);
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <setOffset+0x30>)
 80007d6:	6818      	ldr	r0, [r3, #0]
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <setOffset+0x2c>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	2200      	movs	r2, #0
 80007de:	2100      	movs	r1, #0
 80007e0:	f004 fb25 	bl	8004e2e <HAL_DAC_SetValue>
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b002      	add	sp, #8
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20000648 	.word	0x20000648
 80007f0:	2000063c 	.word	0x2000063c

080007f4 <getOffset>:
uint16_t getOffset(){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	return dac_val;
 80007f8:	4b02      	ldr	r3, [pc, #8]	; (8000804 <getOffset+0x10>)
 80007fa:	881b      	ldrh	r3, [r3, #0]
}
 80007fc:	0018      	movs	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	20000648 	.word	0x20000648

08000808 <acquisitionInit>:

void acquisitionInit(ADC_HandleTypeDef* hadcx, TIM_HandleTypeDef *htimx, DAC_HandleTypeDef* hdacx){
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	adc_handler = hadcx;
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <acquisitionInit+0x68>)
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	601a      	str	r2, [r3, #0]
	dac_handler = hdacx;
 800081a:	4b16      	ldr	r3, [pc, #88]	; (8000874 <acquisitionInit+0x6c>)
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	601a      	str	r2, [r3, #0]
	pwm_timer = htimx;
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <acquisitionInit+0x70>)
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(adc_handler, (uint32_t *)adc_dma_arr, 3);
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <acquisitionInit+0x68>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4914      	ldr	r1, [pc, #80]	; (800087c <acquisitionInit+0x74>)
 800082c:	2203      	movs	r2, #3
 800082e:	0018      	movs	r0, r3
 8000830:	f002 ffee 	bl	8003810 <HAL_ADC_Start_DMA>
	FIRFilter_init(&amp_filter);
 8000834:	4b12      	ldr	r3, [pc, #72]	; (8000880 <acquisitionInit+0x78>)
 8000836:	0018      	movs	r0, r3
 8000838:	f7ff fddc 	bl	80003f4 <FIRFilter_init>

	HAL_DAC_Start(dac_handler, DAC_CHANNEL_1);
 800083c:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <acquisitionInit+0x6c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2100      	movs	r1, #0
 8000842:	0018      	movs	r0, r3
 8000844:	f004 fb56 	bl	8004ef4 <HAL_DAC_Start>
    setOffset(2048);
 8000848:	2380      	movs	r3, #128	; 0x80
 800084a:	011b      	lsls	r3, r3, #4
 800084c:	0018      	movs	r0, r3
 800084e:	f7ff ffb7 	bl	80007c0 <setOffset>

    HAL_TIM_Base_Start_IT(pwm_timer);
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <acquisitionInit+0x70>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	0018      	movs	r0, r3
 8000858:	f009 f862 	bl	8009920 <HAL_TIM_Base_Start_IT>
	setEncoderCount(0);
 800085c:	2000      	movs	r0, #0
 800085e:	f7ff fe65 	bl	800052c <setEncoderCount>

	digipotWrite(0);//8.77K
 8000862:	2000      	movs	r0, #0
 8000864:	f002 fa92 	bl	8002d8c <digipotWrite>



}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	b004      	add	sp, #16
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000644 	.word	0x20000644
 8000874:	2000063c 	.word	0x2000063c
 8000878:	20000640 	.word	0x20000640
 800087c:	2000064c 	.word	0x2000064c
 8000880:	20000538 	.word	0x20000538

08000884 <sendToFilter>:
void sendToFilter(){
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	FIRFilter_put(&amp_filter, adc_dma_arr[2]);
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <sendToFilter+0x18>)
 800088a:	889a      	ldrh	r2, [r3, #4]
 800088c:	4b04      	ldr	r3, [pc, #16]	; (80008a0 <sendToFilter+0x1c>)
 800088e:	0011      	movs	r1, r2
 8000890:	0018      	movs	r0, r3
 8000892:	f7ff fdca 	bl	800042a <FIRFilter_put>
}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2000064c 	.word	0x2000064c
 80008a0:	20000538 	.word	0x20000538

080008a4 <getFromFilter>:

uint16_t getFromFilter(){
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	return FIRFilter_get(&amp_filter);
 80008a8:	4b03      	ldr	r3, [pc, #12]	; (80008b8 <getFromFilter+0x14>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f7ff fde4 	bl	8000478 <FIRFilter_get>
 80008b0:	0003      	movs	r3, r0
}
 80008b2:	0018      	movs	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000538 	.word	0x20000538

080008bc <measureGain>:
/*
 * input_val is the actual differential voltage on the input in a 12 bit representation according to:
 * input_val = 4096 * dV/3.3
 */
uint8_t measureGain(uint16_t input_val){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	0002      	movs	r2, r0
 80008c4:	1dbb      	adds	r3, r7, #6
 80008c6:	801a      	strh	r2, [r3, #0]
	int32_t amp_out = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i<100; i++){
 80008cc:	230b      	movs	r3, #11
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	e012      	b.n	80008fc <measureGain+0x40>
		amp_out += getAnalogRead(2)-2048;
 80008d6:	2002      	movs	r0, #2
 80008d8:	f7ff fe16 	bl	8000508 <getAnalogRead>
 80008dc:	0003      	movs	r3, r0
 80008de:	4a16      	ldr	r2, [pc, #88]	; (8000938 <measureGain+0x7c>)
 80008e0:	4694      	mov	ip, r2
 80008e2:	4463      	add	r3, ip
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	60fb      	str	r3, [r7, #12]
		HAL_Delay(10);
 80008ea:	200a      	movs	r0, #10
 80008ec:	f002 fe2e 	bl	800354c <HAL_Delay>
	for (uint8_t i = 0; i<100; i++){
 80008f0:	210b      	movs	r1, #11
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	781a      	ldrb	r2, [r3, #0]
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	3201      	adds	r2, #1
 80008fa:	701a      	strb	r2, [r3, #0]
 80008fc:	230b      	movs	r3, #11
 80008fe:	18fb      	adds	r3, r7, r3
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b63      	cmp	r3, #99	; 0x63
 8000904:	d9e7      	bls.n	80008d6 <measureGain+0x1a>
	}
	amp_out /= 100;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2164      	movs	r1, #100	; 0x64
 800090a:	0018      	movs	r0, r3
 800090c:	f7ff fc86 	bl	800021c <__divsi3>
 8000910:	0003      	movs	r3, r0
 8000912:	60fb      	str	r3, [r7, #12]

	if (amp_out < 0){
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	da02      	bge.n	8000920 <measureGain+0x64>
		amp_out = -amp_out;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	425b      	negs	r3, r3
 800091e:	60fb      	str	r3, [r7, #12]
	}
	return amp_out/input_val;
 8000920:	1dbb      	adds	r3, r7, #6
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	0019      	movs	r1, r3
 8000926:	68f8      	ldr	r0, [r7, #12]
 8000928:	f7ff fc78 	bl	800021c <__divsi3>
 800092c:	0003      	movs	r3, r0
 800092e:	b2db      	uxtb	r3, r3
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	b004      	add	sp, #16
 8000936:	bd80      	pop	{r7, pc}
 8000938:	fffff800 	.word	0xfffff800

0800093c <calibrateGain>:
 */
uint8_t gain_res_step = 35;
uint8_t gain_res_wiper = 72;
uint8_t device_calibrated = 0;

void calibrateGain(){
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
	digipotWrite(255);
 8000942:	20ff      	movs	r0, #255	; 0xff
 8000944:	f002 fa22 	bl	8002d8c <digipotWrite>
	HAL_Delay(100);
 8000948:	2064      	movs	r0, #100	; 0x64
 800094a:	f002 fdff 	bl	800354c <HAL_Delay>
	uint32_t res1 = 100000 / (measureGain(41) - 1);
 800094e:	2029      	movs	r0, #41	; 0x29
 8000950:	f7ff ffb4 	bl	80008bc <measureGain>
 8000954:	0003      	movs	r3, r0
 8000956:	3b01      	subs	r3, #1
 8000958:	0019      	movs	r1, r3
 800095a:	4819      	ldr	r0, [pc, #100]	; (80009c0 <calibrateGain+0x84>)
 800095c:	f7ff fc5e 	bl	800021c <__divsi3>
 8000960:	0003      	movs	r3, r0
 8000962:	607b      	str	r3, [r7, #4]
	HAL_Delay(100);
 8000964:	2064      	movs	r0, #100	; 0x64
 8000966:	f002 fdf1 	bl	800354c <HAL_Delay>
	digipotWrite(245);
 800096a:	20f5      	movs	r0, #245	; 0xf5
 800096c:	f002 fa0e 	bl	8002d8c <digipotWrite>
	HAL_Delay(100);
 8000970:	2064      	movs	r0, #100	; 0x64
 8000972:	f002 fdeb 	bl	800354c <HAL_Delay>
	uint32_t res10 = 100000 / (measureGain(41) - 1);
 8000976:	2029      	movs	r0, #41	; 0x29
 8000978:	f7ff ffa0 	bl	80008bc <measureGain>
 800097c:	0003      	movs	r3, r0
 800097e:	3b01      	subs	r3, #1
 8000980:	0019      	movs	r1, r3
 8000982:	480f      	ldr	r0, [pc, #60]	; (80009c0 <calibrateGain+0x84>)
 8000984:	f7ff fc4a 	bl	800021c <__divsi3>
 8000988:	0003      	movs	r3, r0
 800098a:	603b      	str	r3, [r7, #0]
	gain_res_step = (res10-res1) / 10;
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	210a      	movs	r1, #10
 8000994:	0018      	movs	r0, r3
 8000996:	f7ff fbb7 	bl	8000108 <__udivsi3>
 800099a:	0003      	movs	r3, r0
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <calibrateGain+0x88>)
 80009a0:	701a      	strb	r2, [r3, #0]
	gain_res_wiper = res1 - gain_res_step;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <calibrateGain+0x88>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <calibrateGain+0x8c>)
 80009b0:	701a      	strb	r2, [r3, #0]
	device_calibrated = 1;
 80009b2:	4b06      	ldr	r3, [pc, #24]	; (80009cc <calibrateGain+0x90>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	701a      	strb	r2, [r3, #0]

}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	000186a0 	.word	0x000186a0
 80009c4:	20000100 	.word	0x20000100
 80009c8:	20000101 	.word	0x20000101
 80009cc:	200002b4 	.word	0x200002b4

080009d0 <getGainCalibrated>:
uint8_t getGainCalibrated(){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	return device_calibrated;
 80009d4:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <getGainCalibrated+0x10>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	200002b4 	.word	0x200002b4

080009e4 <getRgStep>:

uint8_t getRgStep(){
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	return gain_res_step;
 80009e8:	4b02      	ldr	r3, [pc, #8]	; (80009f4 <getRgStep+0x10>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
}
 80009ec:	0018      	movs	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	20000100 	.word	0x20000100

080009f8 <getRgWiper>:
uint8_t getRgWiper(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	return gain_res_wiper;
 80009fc:	4b02      	ldr	r3, [pc, #8]	; (8000a08 <getRgWiper+0x10>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
}
 8000a00:	0018      	movs	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	20000101 	.word	0x20000101

08000a0c <calcGain>:


uint16_t calcGain(uint8_t d){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	0002      	movs	r2, r0
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	701a      	strb	r2, [r3, #0]
	uint16_t res =  gain_res_wiper + ((255-d) * gain_res_step);
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <calcGain+0x54>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b299      	uxth	r1, r3
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	22ff      	movs	r2, #255	; 0xff
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	4a0e      	ldr	r2, [pc, #56]	; (8000a64 <calcGain+0x58>)
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	b292      	uxth	r2, r2
 8000a2e:	4353      	muls	r3, r2
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	200e      	movs	r0, #14
 8000a34:	183b      	adds	r3, r7, r0
 8000a36:	188a      	adds	r2, r1, r2
 8000a38:	801a      	strh	r2, [r3, #0]
	uint16_t gain = 1 + (100000/res);
 8000a3a:	183b      	adds	r3, r7, r0
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	0019      	movs	r1, r3
 8000a40:	4809      	ldr	r0, [pc, #36]	; (8000a68 <calcGain+0x5c>)
 8000a42:	f7ff fbeb 	bl	800021c <__divsi3>
 8000a46:	0003      	movs	r3, r0
 8000a48:	b29a      	uxth	r2, r3
 8000a4a:	210c      	movs	r1, #12
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	3201      	adds	r2, #1
 8000a50:	801a      	strh	r2, [r3, #0]
	return gain;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	881b      	ldrh	r3, [r3, #0]
}
 8000a56:	0018      	movs	r0, r3
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b004      	add	sp, #16
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	20000101 	.word	0x20000101
 8000a64:	20000100 	.word	0x20000100
 8000a68:	000186a0 	.word	0x000186a0

08000a6c <setGain>:

void setGain(uint16_t ngain){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	0002      	movs	r2, r0
 8000a74:	1dbb      	adds	r3, r7, #6
 8000a76:	801a      	strh	r2, [r3, #0]
	uint16_t res_val = 100000/(ngain - 1);
 8000a78:	1dbb      	adds	r3, r7, #6
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	0019      	movs	r1, r3
 8000a80:	4816      	ldr	r0, [pc, #88]	; (8000adc <setGain+0x70>)
 8000a82:	f7ff fbcb 	bl	800021c <__divsi3>
 8000a86:	0003      	movs	r3, r0
 8000a88:	001a      	movs	r2, r3
 8000a8a:	210c      	movs	r1, #12
 8000a8c:	187b      	adds	r3, r7, r1
 8000a8e:	801a      	strh	r2, [r3, #0]
	uint16_t d = 255 - (res_val - gain_res_wiper)/gain_res_step;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	4a12      	ldr	r2, [pc, #72]	; (8000ae0 <setGain+0x74>)
 8000a96:	7812      	ldrb	r2, [r2, #0]
 8000a98:	1a9a      	subs	r2, r3, r2
 8000a9a:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <setGain+0x78>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	0019      	movs	r1, r3
 8000aa0:	0010      	movs	r0, r2
 8000aa2:	f7ff fbbb 	bl	800021c <__divsi3>
 8000aa6:	0003      	movs	r3, r0
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	200e      	movs	r0, #14
 8000aac:	183b      	adds	r3, r7, r0
 8000aae:	21ff      	movs	r1, #255	; 0xff
 8000ab0:	1a8a      	subs	r2, r1, r2
 8000ab2:	801a      	strh	r2, [r3, #0]
	if (d > 255){
 8000ab4:	183b      	adds	r3, r7, r0
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	2bff      	cmp	r3, #255	; 0xff
 8000aba:	d903      	bls.n	8000ac4 <setGain+0x58>
		d = 255;
 8000abc:	230e      	movs	r3, #14
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	22ff      	movs	r2, #255	; 0xff
 8000ac2:	801a      	strh	r2, [r3, #0]
	}
	digipotWrite(d);
 8000ac4:	230e      	movs	r3, #14
 8000ac6:	18fb      	adds	r3, r7, r3
 8000ac8:	881b      	ldrh	r3, [r3, #0]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	0018      	movs	r0, r3
 8000ace:	f002 f95d 	bl	8002d8c <digipotWrite>
}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	b004      	add	sp, #16
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	000186a0 	.word	0x000186a0
 8000ae0:	20000101 	.word	0x20000101
 8000ae4:	20000100 	.word	0x20000100

08000ae8 <getActiveGain>:

uint16_t getActiveGain(){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	return calcGain(getActiveD());
 8000aec:	f002 f944 	bl	8002d78 <getActiveD>
 8000af0:	0003      	movs	r3, r0
 8000af2:	0018      	movs	r0, r3
 8000af4:	f7ff ff8a 	bl	8000a0c <calcGain>
 8000af8:	0003      	movs	r3, r0
}
 8000afa:	0018      	movs	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <autoOffset>:
#define OFFSET_THRESHOLD 5
#define OFFSET_TIMEOUT 1000
uint8_t autoOffset(){//Auto offset routine
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
	setOffset(2048);
 8000b06:	2380      	movs	r3, #128	; 0x80
 8000b08:	011b      	lsls	r3, r3, #4
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f7ff fe58 	bl	80007c0 <setOffset>
	int16_t noffset = 2048;
 8000b10:	1dbb      	adds	r3, r7, #6
 8000b12:	2280      	movs	r2, #128	; 0x80
 8000b14:	0112      	lsls	r2, r2, #4
 8000b16:	801a      	strh	r2, [r3, #0]
	int16_t offset_error =  getFromFilter() - 2048 ;
 8000b18:	f7ff fec4 	bl	80008a4 <getFromFilter>
 8000b1c:	0003      	movs	r3, r0
 8000b1e:	4a33      	ldr	r2, [pc, #204]	; (8000bec <autoOffset+0xec>)
 8000b20:	4694      	mov	ip, r2
 8000b22:	4463      	add	r3, ip
 8000b24:	b29a      	uxth	r2, r3
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	801a      	strh	r2, [r3, #0]
	uint32_t start_tick = HAL_GetTick();
 8000b2a:	f002 fd05 	bl	8003538 <HAL_GetTick>
 8000b2e:	0003      	movs	r3, r0
 8000b30:	603b      	str	r3, [r7, #0]
	while ((offset_error < -OFFSET_THRESHOLD) | (offset_error > OFFSET_THRESHOLD)){
 8000b32:	e03f      	b.n	8000bb4 <autoOffset+0xb4>
		if (HAL_GetTick() > start_tick + OFFSET_TIMEOUT){
 8000b34:	f002 fd00 	bl	8003538 <HAL_GetTick>
 8000b38:	0002      	movs	r2, r0
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	21fa      	movs	r1, #250	; 0xfa
 8000b3e:	0089      	lsls	r1, r1, #2
 8000b40:	468c      	mov	ip, r1
 8000b42:	4463      	add	r3, ip
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d906      	bls.n	8000b56 <autoOffset+0x56>
			setOffset(2048);
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	011b      	lsls	r3, r3, #4
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f7ff fe37 	bl	80007c0 <setOffset>
			return 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e045      	b.n	8000be2 <autoOffset+0xe2>
		}
		noffset -= offset_error;
 8000b56:	1dbb      	adds	r3, r7, #6
 8000b58:	881a      	ldrh	r2, [r3, #0]
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	881b      	ldrh	r3, [r3, #0]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	1dbb      	adds	r3, r7, #6
 8000b64:	801a      	strh	r2, [r3, #0]
		if ((noffset > 4096) | (noffset < 0)){
 8000b66:	1dbb      	adds	r3, r7, #6
 8000b68:	2201      	movs	r2, #1
 8000b6a:	1c11      	adds	r1, r2, #0
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	5e9a      	ldrsh	r2, [r3, r2]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	015b      	lsls	r3, r3, #5
 8000b74:	429a      	cmp	r2, r3
 8000b76:	dc01      	bgt.n	8000b7c <autoOffset+0x7c>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	1c19      	adds	r1, r3, #0
 8000b7c:	b2ca      	uxtb	r2, r1
 8000b7e:	1dbb      	adds	r3, r7, #6
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	0bdb      	lsrs	r3, r3, #15
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <autoOffset+0x92>
			return 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e027      	b.n	8000be2 <autoOffset+0xe2>
		}
		setOffset(noffset);
 8000b92:	1dbb      	adds	r3, r7, #6
 8000b94:	881b      	ldrh	r3, [r3, #0]
 8000b96:	0018      	movs	r0, r3
 8000b98:	f7ff fe12 	bl	80007c0 <setOffset>
		HAL_Delay(100);
 8000b9c:	2064      	movs	r0, #100	; 0x64
 8000b9e:	f002 fcd5 	bl	800354c <HAL_Delay>
		offset_error =  getFromFilter() - 2048 ;
 8000ba2:	f7ff fe7f 	bl	80008a4 <getFromFilter>
 8000ba6:	0003      	movs	r3, r0
 8000ba8:	4a10      	ldr	r2, [pc, #64]	; (8000bec <autoOffset+0xec>)
 8000baa:	4694      	mov	ip, r2
 8000bac:	4463      	add	r3, ip
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	801a      	strh	r2, [r3, #0]
	while ((offset_error < -OFFSET_THRESHOLD) | (offset_error > OFFSET_THRESHOLD)){
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	2100      	movs	r1, #0
 8000bba:	5e5b      	ldrsh	r3, [r3, r1]
 8000bbc:	3305      	adds	r3, #5
 8000bbe:	db01      	blt.n	8000bc4 <autoOffset+0xc4>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	1c1a      	adds	r2, r3, #0
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	2101      	movs	r1, #1
 8000bca:	2000      	movs	r0, #0
 8000bcc:	5e1b      	ldrsh	r3, [r3, r0]
 8000bce:	2b05      	cmp	r3, #5
 8000bd0:	dc01      	bgt.n	8000bd6 <autoOffset+0xd6>
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	1c19      	adds	r1, r3, #0
 8000bd6:	b2cb      	uxtb	r3, r1
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d1a9      	bne.n	8000b34 <autoOffset+0x34>
	}
	return 1;
 8000be0:	2301      	movs	r3, #1
}
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	fffff800 	.word	0xfffff800

08000bf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf6:	f002 fc45 	bl	8003484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bfa:	f000 f879 	bl	8000cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfe:	f000 fb2f 	bl	8001260 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c02:	f000 fb0f 	bl	8001224 <MX_DMA_Init>
  MX_ADC_Init();
 8000c06:	f000 f8d5 	bl	8000db4 <MX_ADC_Init>
  MX_CAN_Init();
 8000c0a:	f000 f949 	bl	8000ea0 <MX_CAN_Init>
  MX_DAC_Init();
 8000c0e:	f000 f9ab 	bl	8000f68 <MX_DAC_Init>
  MX_I2C1_Init();
 8000c12:	f000 f9d7 	bl	8000fc4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c16:	f000 fa15 	bl	8001044 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000c1a:	f000 facb 	bl	80011b4 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000c1e:	f00d fdf9 	bl	800e814 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000c22:	f000 fa4d 	bl	80010c0 <MX_TIM2_Init>
  MX_TIM14_Init();
 8000c26:	f000 fa9f 	bl	8001168 <MX_TIM14_Init>
  MX_CRC_Init();
 8000c2a:	f000 f971 	bl	8000f10 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  spiInit(&hspi1);
 8000c2e:	4b28      	ldr	r3, [pc, #160]	; (8000cd0 <main+0xe0>)
 8000c30:	0018      	movs	r0, r3
 8000c32:	f002 f8e1 	bl	8002df8 <spiInit>
  usb_init();
 8000c36:	f001 fbef 	bl	8002418 <usb_init>
  i2cInit(&hi2c1);
 8000c3a:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <main+0xe4>)
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 fdbb 	bl	80017b8 <i2cInit>
  outputsInit(&htim14);
 8000c42:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <main+0xe8>)
 8000c44:	0018      	movs	r0, r3
 8000c46:	f000 fd9d 	bl	8001784 <outputsInit>
  acquisitionInit(&hadc, &htim2, &hdac);
 8000c4a:	4a24      	ldr	r2, [pc, #144]	; (8000cdc <main+0xec>)
 8000c4c:	4924      	ldr	r1, [pc, #144]	; (8000ce0 <main+0xf0>)
 8000c4e:	4b25      	ldr	r3, [pc, #148]	; (8000ce4 <main+0xf4>)
 8000c50:	0018      	movs	r0, r3
 8000c52:	f7ff fdd9 	bl	8000808 <acquisitionInit>
  serial_init(&huart1);
 8000c56:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <main+0xf8>)
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f001 f8e3 	bl	8001e24 <serial_init>
  statusLedBlink();
 8000c5e:	f000 fc95 	bl	800158c <statusLedBlink>
  can_filterConfig();
 8000c62:	f000 fbe9 	bl	8001438 <can_filterConfig>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c66:	4b21      	ldr	r3, [pc, #132]	; (8000cec <main+0xfc>)
 8000c68:	2102      	movs	r1, #2
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f003 fbc2 	bl	80043f4 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_TX_MAILBOX_EMPTY);
 8000c70:	4b1e      	ldr	r3, [pc, #120]	; (8000cec <main+0xfc>)
 8000c72:	2101      	movs	r1, #1
 8000c74:	0018      	movs	r0, r3
 8000c76:	f003 fbbd 	bl	80043f4 <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan);
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	; (8000cec <main+0xfc>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f003 fa57 	bl	8004130 <HAL_CAN_Start>
  can_msgConfig();
 8000c82:	f000 fc03 	bl	800148c <can_msgConfig>
  uint8_t can_data[2] = {0,77};
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	224d      	movs	r2, #77	; 0x4d
 8000c90:	705a      	strb	r2, [r3, #1]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)

 {
	  usbController();
 8000c92:	f001 ffef 	bl	8002c74 <usbController>
	  userLedController();
 8000c96:	f000 fceb 	bl	8001670 <userLedController>
	  i2cController();
 8000c9a:	f000 fe39 	bl	8001910 <i2cController>
	  serialController();
 8000c9e:	f001 fb7d 	bl	800239c <serialController>

	  if (HAL_GetTick() > 1000){
 8000ca2:	f002 fc49 	bl	8003538 <HAL_GetTick>
 8000ca6:	0002      	movs	r2, r0
 8000ca8:	23fa      	movs	r3, #250	; 0xfa
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d9f0      	bls.n	8000c92 <main+0xa2>
		  if (HAL_GPIO_ReadPin(USB_BUS_SENS_GPIO_Port, USB_BUS_SENS_Pin)){
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	005a      	lsls	r2, r3, #1
 8000cb4:	2390      	movs	r3, #144	; 0x90
 8000cb6:	05db      	lsls	r3, r3, #23
 8000cb8:	0011      	movs	r1, r2
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f004 fcc8 	bl	8005650 <HAL_GPIO_ReadPin>
 8000cc0:	1e03      	subs	r3, r0, #0
 8000cc2:	d002      	beq.n	8000cca <main+0xda>
			  statusLedOff();
 8000cc4:	f000 fc5a 	bl	800157c <statusLedOff>
 8000cc8:	e7e3      	b.n	8000c92 <main+0xa2>
		  }else{
			  statusLedOn();
 8000cca:	f000 fc4f 	bl	800156c <statusLedOn>
	  usbController();
 8000cce:	e7e0      	b.n	8000c92 <main+0xa2>
 8000cd0:	2000086c 	.word	0x2000086c
 8000cd4:	20000654 	.word	0x20000654
 8000cd8:	20000910 	.word	0x20000910
 8000cdc:	200007f4 	.word	0x200007f4
 8000ce0:	200008d0 	.word	0x200008d0
 8000ce4:	20000994 	.word	0x20000994
 8000ce8:	20000774 	.word	0x20000774
 8000cec:	200006dc 	.word	0x200006dc

08000cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b099      	sub	sp, #100	; 0x64
 8000cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cf6:	242c      	movs	r4, #44	; 0x2c
 8000cf8:	193b      	adds	r3, r7, r4
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	2334      	movs	r3, #52	; 0x34
 8000cfe:	001a      	movs	r2, r3
 8000d00:	2100      	movs	r1, #0
 8000d02:	f00e faf9 	bl	800f2f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d06:	231c      	movs	r3, #28
 8000d08:	18fb      	adds	r3, r7, r3
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	2310      	movs	r3, #16
 8000d0e:	001a      	movs	r2, r3
 8000d10:	2100      	movs	r1, #0
 8000d12:	f00e faf1 	bl	800f2f8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d16:	003b      	movs	r3, r7
 8000d18:	0018      	movs	r0, r3
 8000d1a:	231c      	movs	r3, #28
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	2100      	movs	r1, #0
 8000d20:	f00e faea 	bl	800f2f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000d24:	0021      	movs	r1, r4
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	2222      	movs	r2, #34	; 0x22
 8000d2a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	2201      	movs	r2, #1
 8000d30:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	2201      	movs	r2, #1
 8000d36:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	2210      	movs	r2, #16
 8000d3c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	2200      	movs	r2, #0
 8000d42:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	0018      	movs	r0, r3
 8000d48:	f007 fc7a 	bl	8008640 <HAL_RCC_OscConfig>
 8000d4c:	1e03      	subs	r3, r0, #0
 8000d4e:	d001      	beq.n	8000d54 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000d50:	f000 fbc2 	bl	80014d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d54:	211c      	movs	r1, #28
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2207      	movs	r2, #7
 8000d5a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2203      	movs	r2, #3
 8000d60:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2101      	movs	r1, #1
 8000d72:	0018      	movs	r0, r3
 8000d74:	f007 ffea 	bl	8008d4c <HAL_RCC_ClockConfig>
 8000d78:	1e03      	subs	r3, r0, #0
 8000d7a:	d001      	beq.n	8000d80 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d7c:	f000 fbac 	bl	80014d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8000d80:	003b      	movs	r3, r7
 8000d82:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <SystemClock_Config+0xc0>)
 8000d84:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000d86:	003b      	movs	r3, r7
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000d8c:	003b      	movs	r3, r7
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000d92:	003b      	movs	r3, r7
 8000d94:	2200      	movs	r2, #0
 8000d96:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d98:	003b      	movs	r3, r7
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f008 f94e 	bl	800903c <HAL_RCCEx_PeriphCLKConfig>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d001      	beq.n	8000da8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000da4:	f000 fb98 	bl	80014d8 <Error_Handler>
  }
}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	b019      	add	sp, #100	; 0x64
 8000dae:	bd90      	pop	{r4, r7, pc}
 8000db0:	00020021 	.word	0x00020021

08000db4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	230c      	movs	r3, #12
 8000dc0:	001a      	movs	r2, r3
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	f00e fa98 	bl	800f2f8 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000dc8:	4b33      	ldr	r3, [pc, #204]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dca:	4a34      	ldr	r2, [pc, #208]	; (8000e9c <MX_ADC_Init+0xe8>)
 8000dcc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dce:	4b32      	ldr	r3, [pc, #200]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dd0:	2280      	movs	r2, #128	; 0x80
 8000dd2:	0612      	lsls	r2, r2, #24
 8000dd4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000dd6:	4b30      	ldr	r3, [pc, #192]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ddc:	4b2e      	ldr	r3, [pc, #184]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000de2:	4b2d      	ldr	r3, [pc, #180]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000de8:	4b2b      	ldr	r3, [pc, #172]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dea:	2204      	movs	r2, #4
 8000dec:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000dee:	4b2a      	ldr	r3, [pc, #168]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000df4:	4b28      	ldr	r3, [pc, #160]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000dfa:	4b27      	ldr	r3, [pc, #156]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000e00:	4b25      	ldr	r3, [pc, #148]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e06:	4b24      	ldr	r3, [pc, #144]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e08:	22c2      	movs	r2, #194	; 0xc2
 8000e0a:	32ff      	adds	r2, #255	; 0xff
 8000e0c:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e0e:	4b22      	ldr	r3, [pc, #136]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000e14:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e16:	2224      	movs	r2, #36	; 0x24
 8000e18:	2101      	movs	r1, #1
 8000e1a:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e1c:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000e22:	4b1d      	ldr	r3, [pc, #116]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e24:	0018      	movs	r0, r3
 8000e26:	f002 fbb3 	bl	8003590 <HAL_ADC_Init>
 8000e2a:	1e03      	subs	r3, r0, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 8000e2e:	f000 fb53 	bl	80014d8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000e38:	1d3b      	adds	r3, r7, #4
 8000e3a:	2280      	movs	r2, #128	; 0x80
 8000e3c:	0152      	lsls	r2, r2, #5
 8000e3e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	2207      	movs	r2, #7
 8000e44:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e46:	1d3a      	adds	r2, r7, #4
 8000e48:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e4a:	0011      	movs	r1, r2
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f002 fd71 	bl	8003934 <HAL_ADC_ConfigChannel>
 8000e52:	1e03      	subs	r3, r0, #0
 8000e54:	d001      	beq.n	8000e5a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000e56:	f000 fb3f 	bl	80014d8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e60:	1d3a      	adds	r2, r7, #4
 8000e62:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e64:	0011      	movs	r1, r2
 8000e66:	0018      	movs	r0, r3
 8000e68:	f002 fd64 	bl	8003934 <HAL_ADC_ConfigChannel>
 8000e6c:	1e03      	subs	r3, r0, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000e70:	f000 fb32 	bl	80014d8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e74:	1d3b      	adds	r3, r7, #4
 8000e76:	2202      	movs	r2, #2
 8000e78:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e7a:	1d3a      	adds	r2, r7, #4
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <MX_ADC_Init+0xe4>)
 8000e7e:	0011      	movs	r1, r2
 8000e80:	0018      	movs	r0, r3
 8000e82:	f002 fd57 	bl	8003934 <HAL_ADC_ConfigChannel>
 8000e86:	1e03      	subs	r3, r0, #0
 8000e88:	d001      	beq.n	8000e8e <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000e8a:	f000 fb25 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b004      	add	sp, #16
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	20000994 	.word	0x20000994
 8000e9c:	40012400 	.word	0x40012400

08000ea0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000ea4:	4b18      	ldr	r3, [pc, #96]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ea6:	4a19      	ldr	r2, [pc, #100]	; (8000f0c <MX_CAN_Init+0x6c>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 300;
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <MX_CAN_Init+0x68>)
 8000eac:	2296      	movs	r2, #150	; 0x96
 8000eae:	0052      	lsls	r2, r2, #1
 8000eb0:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <MX_CAN_Init+0x68>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <MX_CAN_Init+0x68>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ec0:	22c0      	movs	r2, #192	; 0xc0
 8000ec2:	0312      	lsls	r2, r2, #12
 8000ec4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ec8:	2280      	movs	r2, #128	; 0x80
 8000eca:	0352      	lsls	r2, r2, #13
 8000ecc:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <MX_CAN_Init+0x68>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000ee0:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_CAN_Init+0x68>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000ef2:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <MX_CAN_Init+0x68>)
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f002 ff2b 	bl	8003d50 <HAL_CAN_Init>
 8000efa:	1e03      	subs	r3, r0, #0
 8000efc:	d001      	beq.n	8000f02 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000efe:	f000 faeb 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200006dc 	.word	0x200006dc
 8000f0c:	40006400 	.word	0x40006400

08000f10 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <MX_CRC_Init+0x50>)
 8000f18:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000f20:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 32773;
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f28:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <MX_CRC_Init+0x54>)
 8000f2a:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f2e:	2208      	movs	r2, #8
 8000f30:	60da      	str	r2, [r3, #12]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f34:	2220      	movs	r2, #32
 8000f36:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f3a:	2280      	movs	r2, #128	; 0x80
 8000f3c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <MX_CRC_Init+0x4c>)
 8000f46:	0018      	movs	r0, r3
 8000f48:	f003 fd6e 	bl	8004a28 <HAL_CRC_Init>
 8000f4c:	1e03      	subs	r3, r0, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_CRC_Init+0x44>
  {
    Error_Handler();
 8000f50:	f000 fac2 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	200006a0 	.word	0x200006a0
 8000f60:	40023000 	.word	0x40023000
 8000f64:	00008005 	.word	0x00008005

08000f68 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f6e:	003b      	movs	r3, r7
 8000f70:	0018      	movs	r0, r3
 8000f72:	2308      	movs	r3, #8
 8000f74:	001a      	movs	r2, r3
 8000f76:	2100      	movs	r1, #0
 8000f78:	f00e f9be 	bl	800f2f8 <memset>
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <MX_DAC_Init+0x54>)
 8000f7e:	4a10      	ldr	r2, [pc, #64]	; (8000fc0 <MX_DAC_Init+0x58>)
 8000f80:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <MX_DAC_Init+0x54>)
 8000f84:	0018      	movs	r0, r3
 8000f86:	f003 ff2f 	bl	8004de8 <HAL_DAC_Init>
 8000f8a:	1e03      	subs	r3, r0, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 8000f8e:	f000 faa3 	bl	80014d8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f92:	003b      	movs	r3, r7
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f98:	003b      	movs	r3, r7
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f9e:	0039      	movs	r1, r7
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <MX_DAC_Init+0x54>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f003 ff65 	bl	8004e74 <HAL_DAC_ConfigChannel>
 8000faa:	1e03      	subs	r3, r0, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 8000fae:	f000 fa93 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b002      	add	sp, #8
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	200007f4 	.word	0x200007f4
 8000fc0:	40007400 	.word	0x40007400

08000fc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <MX_I2C1_Init+0x78>)
 8000fcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fd0:	4a1b      	ldr	r2, [pc, #108]	; (8001040 <MX_I2C1_Init+0x7c>)
 8000fd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 100;
 8000fd4:	4b18      	ldr	r3, [pc, #96]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fd6:	2264      	movs	r2, #100	; 0x64
 8000fd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fda:	4b17      	ldr	r3, [pc, #92]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fe0:	4b15      	ldr	r3, [pc, #84]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fec:	4b12      	ldr	r3, [pc, #72]	; (8001038 <MX_I2C1_Init+0x74>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <MX_I2C1_Init+0x74>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <MX_I2C1_Init+0x74>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <MX_I2C1_Init+0x74>)
 8001000:	0018      	movs	r0, r3
 8001002:	f004 fb97 	bl	8005734 <HAL_I2C_Init>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d001      	beq.n	800100e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800100a:	f000 fa65 	bl	80014d8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <MX_I2C1_Init+0x74>)
 8001010:	2100      	movs	r1, #0
 8001012:	0018      	movs	r0, r3
 8001014:	f005 fdda 	bl	8006bcc <HAL_I2CEx_ConfigAnalogFilter>
 8001018:	1e03      	subs	r3, r0, #0
 800101a:	d001      	beq.n	8001020 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800101c:	f000 fa5c 	bl	80014d8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <MX_I2C1_Init+0x74>)
 8001022:	2100      	movs	r1, #0
 8001024:	0018      	movs	r0, r3
 8001026:	f005 fe1d 	bl	8006c64 <HAL_I2CEx_ConfigDigitalFilter>
 800102a:	1e03      	subs	r3, r0, #0
 800102c:	d001      	beq.n	8001032 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800102e:	f000 fa53 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000654 	.word	0x20000654
 800103c:	40005400 	.word	0x40005400
 8001040:	2000090e 	.word	0x2000090e

08001044 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001048:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <MX_SPI1_Init+0x74>)
 800104a:	4a1c      	ldr	r2, [pc, #112]	; (80010bc <MX_SPI1_Init+0x78>)
 800104c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800104e:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001050:	2282      	movs	r2, #130	; 0x82
 8001052:	0052      	lsls	r2, r2, #1
 8001054:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001056:	4b18      	ldr	r3, [pc, #96]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800105c:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <MX_SPI1_Init+0x74>)
 800105e:	22e0      	movs	r2, #224	; 0xe0
 8001060:	00d2      	lsls	r2, r2, #3
 8001062:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001064:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001066:	2202      	movs	r2, #2
 8001068:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <MX_SPI1_Init+0x74>)
 800106c:	2201      	movs	r2, #1
 800106e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001072:	2280      	movs	r2, #128	; 0x80
 8001074:	0092      	lsls	r2, r2, #2
 8001076:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_SPI1_Init+0x74>)
 800107a:	2220      	movs	r2, #32
 800107c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800107e:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001080:	2200      	movs	r2, #0
 8001082:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001086:	2200      	movs	r2, #0
 8001088:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <MX_SPI1_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001090:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001092:	2207      	movs	r2, #7
 8001094:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001096:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <MX_SPI1_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_SPI1_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010a2:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <MX_SPI1_Init+0x74>)
 80010a4:	0018      	movs	r0, r3
 80010a6:	f008 f8c9 	bl	800923c <HAL_SPI_Init>
 80010aa:	1e03      	subs	r3, r0, #0
 80010ac:	d001      	beq.n	80010b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80010ae:	f000 fa13 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000086c 	.word	0x2000086c
 80010bc:	40013000 	.word	0x40013000

080010c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c6:	2308      	movs	r3, #8
 80010c8:	18fb      	adds	r3, r7, r3
 80010ca:	0018      	movs	r0, r3
 80010cc:	2310      	movs	r3, #16
 80010ce:	001a      	movs	r2, r3
 80010d0:	2100      	movs	r1, #0
 80010d2:	f00e f911 	bl	800f2f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d6:	003b      	movs	r3, r7
 80010d8:	0018      	movs	r0, r3
 80010da:	2308      	movs	r3, #8
 80010dc:	001a      	movs	r2, r3
 80010de:	2100      	movs	r1, #0
 80010e0:	f00e f90a 	bl	800f2f8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e4:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <MX_TIM2_Init+0xa4>)
 80010e6:	2280      	movs	r2, #128	; 0x80
 80010e8:	05d2      	lsls	r2, r2, #23
 80010ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <MX_TIM2_Init+0xa4>)
 80010ee:	2230      	movs	r2, #48	; 0x30
 80010f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <MX_TIM2_Init+0xa4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <MX_TIM2_Init+0xa4>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	4252      	negs	r2, r2
 80010fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b18      	ldr	r3, [pc, #96]	; (8001164 <MX_TIM2_Init+0xa4>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <MX_TIM2_Init+0xa4>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <MX_TIM2_Init+0xa4>)
 800110e:	0018      	movs	r0, r3
 8001110:	f008 fbda 	bl	80098c8 <HAL_TIM_Base_Init>
 8001114:	1e03      	subs	r3, r0, #0
 8001116:	d001      	beq.n	800111c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001118:	f000 f9de 	bl	80014d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	2108      	movs	r1, #8
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2280      	movs	r2, #128	; 0x80
 8001122:	0152      	lsls	r2, r2, #5
 8001124:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001126:	187a      	adds	r2, r7, r1
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <MX_TIM2_Init+0xa4>)
 800112a:	0011      	movs	r1, r2
 800112c:	0018      	movs	r0, r3
 800112e:	f008 fd2f 	bl	8009b90 <HAL_TIM_ConfigClockSource>
 8001132:	1e03      	subs	r3, r0, #0
 8001134:	d001      	beq.n	800113a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001136:	f000 f9cf 	bl	80014d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800113a:	003b      	movs	r3, r7
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001140:	003b      	movs	r3, r7
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001146:	003a      	movs	r2, r7
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <MX_TIM2_Init+0xa4>)
 800114a:	0011      	movs	r1, r2
 800114c:	0018      	movs	r0, r3
 800114e:	f008 ff1f 	bl	8009f90 <HAL_TIMEx_MasterConfigSynchronization>
 8001152:	1e03      	subs	r3, r0, #0
 8001154:	d001      	beq.n	800115a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001156:	f000 f9bf 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	46bd      	mov	sp, r7
 800115e:	b006      	add	sp, #24
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	200008d0 	.word	0x200008d0

08001168 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_TIM14_Init+0x40>)
 800116e:	4a0f      	ldr	r2, [pc, #60]	; (80011ac <MX_TIM14_Init+0x44>)
 8001170:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 74;
 8001172:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <MX_TIM14_Init+0x40>)
 8001174:	224a      	movs	r2, #74	; 0x4a
 8001176:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001178:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <MX_TIM14_Init+0x40>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 64865;
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <MX_TIM14_Init+0x40>)
 8001180:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <MX_TIM14_Init+0x48>)
 8001182:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <MX_TIM14_Init+0x40>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <MX_TIM14_Init+0x40>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001190:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <MX_TIM14_Init+0x40>)
 8001192:	0018      	movs	r0, r3
 8001194:	f008 fb98 	bl	80098c8 <HAL_TIM_Base_Init>
 8001198:	1e03      	subs	r3, r0, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 800119c:	f000 f99c 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80011a0:	46c0      	nop			; (mov r8, r8)
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	20000910 	.word	0x20000910
 80011ac:	40002000 	.word	0x40002000
 80011b0:	0000fd61 	.word	0x0000fd61

080011b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011ba:	4a19      	ldr	r2, [pc, #100]	; (8001220 <MX_USART1_UART_Init+0x6c>)
 80011bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80011be:	4b17      	ldr	r3, [pc, #92]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011c0:	2296      	movs	r2, #150	; 0x96
 80011c2:	0192      	lsls	r2, r2, #6
 80011c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011da:	220c      	movs	r2, #12
 80011dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_AUTOBAUDRATE_INIT;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011f2:	2240      	movs	r2, #64	; 0x40
 80011f4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AutoBaudRateEnable = UART_ADVFEATURE_AUTOBAUDRATE_ENABLE;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_USART1_UART_Init+0x68>)
 80011f8:	2280      	movs	r2, #128	; 0x80
 80011fa:	0352      	lsls	r2, r2, #13
 80011fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart1.AdvancedInit.AutoBaudRateMode = UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE;
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_USART1_UART_Init+0x68>)
 8001200:	2280      	movs	r2, #128	; 0x80
 8001202:	0392      	lsls	r2, r2, #14
 8001204:	645a      	str	r2, [r3, #68]	; 0x44
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001206:	4b05      	ldr	r3, [pc, #20]	; (800121c <MX_USART1_UART_Init+0x68>)
 8001208:	0018      	movs	r0, r3
 800120a:	f008 ff2f 	bl	800a06c <HAL_UART_Init>
 800120e:	1e03      	subs	r3, r0, #0
 8001210:	d001      	beq.n	8001216 <MX_USART1_UART_Init+0x62>
  {
    Error_Handler();
 8001212:	f000 f961 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000774 	.word	0x20000774
 8001220:	40013800 	.word	0x40013800

08001224 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <MX_DMA_Init+0x38>)
 800122c:	695a      	ldr	r2, [r3, #20]
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <MX_DMA_Init+0x38>)
 8001230:	2101      	movs	r1, #1
 8001232:	430a      	orrs	r2, r1
 8001234:	615a      	str	r2, [r3, #20]
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_DMA_Init+0x38>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	2201      	movs	r2, #1
 800123c:	4013      	ands	r3, r2
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001242:	2200      	movs	r2, #0
 8001244:	2100      	movs	r1, #0
 8001246:	2009      	movs	r0, #9
 8001248:	f003 fbbc 	bl	80049c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800124c:	2009      	movs	r0, #9
 800124e:	f003 fbce 	bl	80049ee <HAL_NVIC_EnableIRQ>

}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46bd      	mov	sp, r7
 8001256:	b002      	add	sp, #8
 8001258:	bd80      	pop	{r7, pc}
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	40021000 	.word	0x40021000

08001260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	240c      	movs	r4, #12
 8001268:	193b      	adds	r3, r7, r4
 800126a:	0018      	movs	r0, r3
 800126c:	2314      	movs	r3, #20
 800126e:	001a      	movs	r2, r3
 8001270:	2100      	movs	r1, #0
 8001272:	f00e f841 	bl	800f2f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b50      	ldr	r3, [pc, #320]	; (80013b8 <MX_GPIO_Init+0x158>)
 8001278:	695a      	ldr	r2, [r3, #20]
 800127a:	4b4f      	ldr	r3, [pc, #316]	; (80013b8 <MX_GPIO_Init+0x158>)
 800127c:	2180      	movs	r1, #128	; 0x80
 800127e:	0289      	lsls	r1, r1, #10
 8001280:	430a      	orrs	r2, r1
 8001282:	615a      	str	r2, [r3, #20]
 8001284:	4b4c      	ldr	r3, [pc, #304]	; (80013b8 <MX_GPIO_Init+0x158>)
 8001286:	695a      	ldr	r2, [r3, #20]
 8001288:	2380      	movs	r3, #128	; 0x80
 800128a:	029b      	lsls	r3, r3, #10
 800128c:	4013      	ands	r3, r2
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b49      	ldr	r3, [pc, #292]	; (80013b8 <MX_GPIO_Init+0x158>)
 8001294:	695a      	ldr	r2, [r3, #20]
 8001296:	4b48      	ldr	r3, [pc, #288]	; (80013b8 <MX_GPIO_Init+0x158>)
 8001298:	2180      	movs	r1, #128	; 0x80
 800129a:	02c9      	lsls	r1, r1, #11
 800129c:	430a      	orrs	r2, r1
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	4b45      	ldr	r3, [pc, #276]	; (80013b8 <MX_GPIO_Init+0x158>)
 80012a2:	695a      	ldr	r2, [r3, #20]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	02db      	lsls	r3, r3, #11
 80012a8:	4013      	ands	r3, r2
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, GPIO_PIN_RESET);
 80012ae:	2390      	movs	r3, #144	; 0x90
 80012b0:	05db      	lsls	r3, r3, #23
 80012b2:	2200      	movs	r2, #0
 80012b4:	2108      	movs	r1, #8
 80012b6:	0018      	movs	r0, r3
 80012b8:	f004 f9e7 	bl	800568a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERIAL_RSE_Pin|USER_OUT1_Pin|USER_OUT2_Pin|LD2_Pin
 80012bc:	493f      	ldr	r1, [pc, #252]	; (80013bc <MX_GPIO_Init+0x15c>)
 80012be:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <MX_GPIO_Init+0x160>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	0018      	movs	r0, r3
 80012c4:	f004 f9e1 	bl	800568a <HAL_GPIO_WritePin>
                          |LD1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SPI1_SS1_Pin */
  GPIO_InitStruct.Pin = SPI1_SS1_Pin;
 80012c8:	193b      	adds	r3, r7, r4
 80012ca:	2208      	movs	r2, #8
 80012cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ce:	193b      	adds	r3, r7, r4
 80012d0:	2201      	movs	r2, #1
 80012d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	193b      	adds	r3, r7, r4
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	193b      	adds	r3, r7, r4
 80012dc:	2200      	movs	r2, #0
 80012de:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_SS1_GPIO_Port, &GPIO_InitStruct);
 80012e0:	193a      	adds	r2, r7, r4
 80012e2:	2390      	movs	r3, #144	; 0x90
 80012e4:	05db      	lsls	r3, r3, #23
 80012e6:	0011      	movs	r1, r2
 80012e8:	0018      	movs	r0, r3
 80012ea:	f004 f839 	bl	8005360 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERIAL_RSE_Pin USER_OUT1_Pin USER_OUT2_Pin LD2_Pin
                           LD1_Pin */
  GPIO_InitStruct.Pin = SERIAL_RSE_Pin|USER_OUT1_Pin|USER_OUT2_Pin|LD2_Pin
 80012ee:	0021      	movs	r1, r4
 80012f0:	187b      	adds	r3, r7, r1
 80012f2:	4a32      	ldr	r2, [pc, #200]	; (80013bc <MX_GPIO_Init+0x15c>)
 80012f4:	601a      	str	r2, [r3, #0]
                          |LD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f6:	187b      	adds	r3, r7, r1
 80012f8:	2201      	movs	r2, #1
 80012fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	187b      	adds	r3, r7, r1
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	187b      	adds	r3, r7, r1
 8001304:	2200      	movs	r2, #0
 8001306:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	000c      	movs	r4, r1
 800130a:	187b      	adds	r3, r7, r1
 800130c:	4a2c      	ldr	r2, [pc, #176]	; (80013c0 <MX_GPIO_Init+0x160>)
 800130e:	0019      	movs	r1, r3
 8001310:	0010      	movs	r0, r2
 8001312:	f004 f825 	bl	8005360 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_IN1_Pin USER_IN2_Pin */
  GPIO_InitStruct.Pin = USER_IN1_Pin|USER_IN2_Pin;
 8001316:	0021      	movs	r1, r4
 8001318:	187b      	adds	r3, r7, r1
 800131a:	22c0      	movs	r2, #192	; 0xc0
 800131c:	0112      	lsls	r2, r2, #4
 800131e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001320:	187b      	adds	r3, r7, r1
 8001322:	2200      	movs	r2, #0
 8001324:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001326:	187b      	adds	r3, r7, r1
 8001328:	2201      	movs	r2, #1
 800132a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132c:	000c      	movs	r4, r1
 800132e:	187b      	adds	r3, r7, r1
 8001330:	4a23      	ldr	r2, [pc, #140]	; (80013c0 <MX_GPIO_Init+0x160>)
 8001332:	0019      	movs	r1, r3
 8001334:	0010      	movs	r0, r2
 8001336:	f004 f813 	bl	8005360 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_B_Pin ENC_A_Pin */
  GPIO_InitStruct.Pin = ENC_B_Pin|ENC_A_Pin;
 800133a:	0021      	movs	r1, r4
 800133c:	187b      	adds	r3, r7, r1
 800133e:	22c0      	movs	r2, #192	; 0xc0
 8001340:	0192      	lsls	r2, r2, #6
 8001342:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001344:	000c      	movs	r4, r1
 8001346:	193b      	adds	r3, r7, r4
 8001348:	4a1e      	ldr	r2, [pc, #120]	; (80013c4 <MX_GPIO_Init+0x164>)
 800134a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	193b      	adds	r3, r7, r4
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001352:	193b      	adds	r3, r7, r4
 8001354:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <MX_GPIO_Init+0x160>)
 8001356:	0019      	movs	r1, r3
 8001358:	0010      	movs	r0, r2
 800135a:	f004 f801 	bl	8005360 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_BUS_SENS_Pin CONFIG_BIT0_Pin */
  GPIO_InitStruct.Pin = USB_BUS_SENS_Pin|CONFIG_BIT0_Pin;
 800135e:	193b      	adds	r3, r7, r4
 8001360:	2281      	movs	r2, #129	; 0x81
 8001362:	0212      	lsls	r2, r2, #8
 8001364:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001366:	193b      	adds	r3, r7, r4
 8001368:	2200      	movs	r2, #0
 800136a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	193b      	adds	r3, r7, r4
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001372:	193a      	adds	r2, r7, r4
 8001374:	2390      	movs	r3, #144	; 0x90
 8001376:	05db      	lsls	r3, r3, #23
 8001378:	0011      	movs	r1, r2
 800137a:	0018      	movs	r0, r3
 800137c:	f003 fff0 	bl	8005360 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONFIG_BIT1_Pin CONFIG_BIT2_Pin CONFIG_BIT3_Pin */
  GPIO_InitStruct.Pin = CONFIG_BIT1_Pin|CONFIG_BIT2_Pin|CONFIG_BIT3_Pin;
 8001380:	193b      	adds	r3, r7, r4
 8001382:	2238      	movs	r2, #56	; 0x38
 8001384:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001386:	193b      	adds	r3, r7, r4
 8001388:	2200      	movs	r2, #0
 800138a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	193b      	adds	r3, r7, r4
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001392:	193b      	adds	r3, r7, r4
 8001394:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <MX_GPIO_Init+0x160>)
 8001396:	0019      	movs	r1, r3
 8001398:	0010      	movs	r0, r2
 800139a:	f003 ffe1 	bl	8005360 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2100      	movs	r1, #0
 80013a2:	2007      	movs	r0, #7
 80013a4:	f003 fb0e 	bl	80049c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80013a8:	2007      	movs	r0, #7
 80013aa:	f003 fb20 	bl	80049ee <HAL_NVIC_EnableIRQ>

}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	46bd      	mov	sp, r7
 80013b2:	b009      	add	sp, #36	; 0x24
 80013b4:	bd90      	pop	{r4, r7, pc}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	40021000 	.word	0x40021000
 80013bc:	0000c007 	.word	0x0000c007
 80013c0:	48000400 	.word	0x48000400
 80013c4:	10110000 	.word	0x10110000

080013c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	0002      	movs	r2, r0
 80013d0:	1dbb      	adds	r3, r7, #6
 80013d2:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == ENC_A_Pin || GPIO_Pin == ENC_B_Pin){
 80013d4:	1dbb      	adds	r3, r7, #6
 80013d6:	881a      	ldrh	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	019b      	lsls	r3, r3, #6
 80013dc:	429a      	cmp	r2, r3
 80013de:	d005      	beq.n	80013ec <HAL_GPIO_EXTI_Callback+0x24>
 80013e0:	1dbb      	adds	r3, r7, #6
 80013e2:	881a      	ldrh	r2, [r3, #0]
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	015b      	lsls	r3, r3, #5
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d101      	bne.n	80013f0 <HAL_GPIO_EXTI_Callback+0x28>
	  encoderController();
 80013ec:	f7ff f8ea 	bl	80005c4 <encoderController>
  }
}
 80013f0:	46c0      	nop			; (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	b002      	add	sp, #8
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	sendToFilter();
 8001400:	f7ff fa40 	bl	8000884 <sendToFilter>
}
 8001404:	46c0      	nop			; (mov r8, r8)
 8001406:	46bd      	mov	sp, r7
 8001408:	b002      	add	sp, #8
 800140a:	bd80      	pop	{r7, pc}

0800140c <calcCRC>:

uint16_t calcCRC(uint8_t * data, uint8_t len){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	000a      	movs	r2, r1
 8001416:	1cfb      	adds	r3, r7, #3
 8001418:	701a      	strb	r2, [r3, #0]
	return HAL_CRC_Calculate(&hcrc, (uint32_t*)data, len);
 800141a:	1cfb      	adds	r3, r7, #3
 800141c:	781a      	ldrb	r2, [r3, #0]
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <calcCRC+0x28>)
 8001422:	0018      	movs	r0, r3
 8001424:	f003 fb66 	bl	8004af4 <HAL_CRC_Calculate>
 8001428:	0003      	movs	r3, r0
 800142a:	b29b      	uxth	r3, r3
}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	b002      	add	sp, #8
 8001432:	bd80      	pop	{r7, pc}
 8001434:	200006a0 	.word	0x200006a0

08001438 <can_filterConfig>:
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c){
	i2cEnable();
}
*/

void can_filterConfig(){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	canFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 800143c:	4b10      	ldr	r3, [pc, #64]	; (8001480 <can_filterConfig+0x48>)
 800143e:	2201      	movs	r2, #1
 8001440:	621a      	str	r2, [r3, #32]
	canFilterConfig.FilterIdHigh = 0x245 << 5;
 8001442:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <can_filterConfig+0x48>)
 8001444:	4a0f      	ldr	r2, [pc, #60]	; (8001484 <can_filterConfig+0x4c>)
 8001446:	601a      	str	r2, [r3, #0]
	canFilterConfig.FilterIdLow = 0x0000;
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <can_filterConfig+0x48>)
 800144a:	2200      	movs	r2, #0
 800144c:	605a      	str	r2, [r3, #4]
	canFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <can_filterConfig+0x48>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
	canFilterConfig.FilterMaskIdHigh = 0x0000;
 8001454:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <can_filterConfig+0x48>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
	canFilterConfig.FilterMaskIdLow = 0x0000;
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <can_filterConfig+0x48>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
	canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001460:	4b07      	ldr	r3, [pc, #28]	; (8001480 <can_filterConfig+0x48>)
 8001462:	2201      	movs	r2, #1
 8001464:	61da      	str	r2, [r3, #28]
	if (HAL_CAN_ConfigFilter(&hcan, &canFilterConfig) != HAL_OK){
 8001466:	4a06      	ldr	r2, [pc, #24]	; (8001480 <can_filterConfig+0x48>)
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <can_filterConfig+0x50>)
 800146a:	0011      	movs	r1, r2
 800146c:	0018      	movs	r0, r3
 800146e:	f002 fd6d 	bl	8003f4c <HAL_CAN_ConfigFilter>
 8001472:	1e03      	subs	r3, r0, #0
 8001474:	d001      	beq.n	800147a <can_filterConfig+0x42>
		Error_Handler();
 8001476:	f000 f82f 	bl	80014d8 <Error_Handler>
	}
}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000704 	.word	0x20000704
 8001484:	000048a0 	.word	0x000048a0
 8001488:	200006dc 	.word	0x200006dc

0800148c <can_msgConfig>:
void can_msgConfig(){
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	canTxMsg.StdId = 0x200;
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <can_msgConfig+0x24>)
 8001492:	2280      	movs	r2, #128	; 0x80
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	601a      	str	r2, [r3, #0]
	canTxMsg.IDE = CAN_ID_STD;
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <can_msgConfig+0x24>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
	canTxMsg.RTR = CAN_RTR_DATA;
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <can_msgConfig+0x24>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	60da      	str	r2, [r3, #12]
	canTxMsg.DLC = 2;
 80014a4:	4b02      	ldr	r3, [pc, #8]	; (80014b0 <can_msgConfig+0x24>)
 80014a6:	2202      	movs	r2, #2
 80014a8:	611a      	str	r2, [r3, #16]
}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200006c4 	.word	0x200006c4

080014b4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxMsg, canRx);
 80014bc:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	2100      	movs	r1, #0
 80014c4:	f002 fe7a 	bl	80041bc <HAL_CAN_GetRxMessage>
}
 80014c8:	46c0      	nop			; (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b002      	add	sp, #8
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200009d8 	.word	0x200009d8
 80014d4:	20000850 	.word	0x20000850

080014d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014dc:	46c0      	nop			; (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <statusLedController>:

/*
 * statusLedController()
 * Called by the timer interruption to blink the status led
 */
void statusLedController(){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	if (status_led == LED_BLINKING){
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <statusLedController+0x20>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d106      	bne.n	80014fe <statusLedController+0x1a>
		HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	01db      	lsls	r3, r3, #7
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <statusLedController+0x24>)
 80014f6:	0019      	movs	r1, r3
 80014f8:	0010      	movs	r0, r2
 80014fa:	f004 f8e3 	bl	80056c4 <HAL_GPIO_TogglePin>
		}
}
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200002c4 	.word	0x200002c4
 8001508:	48000400 	.word	0x48000400

0800150c <statusLedMode>:

/*
 * statusLedMode(mode)
 * Changes status led mode between off, on ou blinking
 */
void statusLedMode(uint8_t mode){
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	0002      	movs	r2, r0
 8001514:	1dfb      	adds	r3, r7, #7
 8001516:	701a      	strb	r2, [r3, #0]
		if ( mode != status_led){
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <statusLedMode+0x58>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	1dfa      	adds	r2, r7, #7
 800151e:	7812      	ldrb	r2, [r2, #0]
 8001520:	429a      	cmp	r2, r3
 8001522:	d01a      	beq.n	800155a <statusLedMode+0x4e>
			switch(mode){
 8001524:	1dfb      	adds	r3, r7, #7
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <statusLedMode+0x26>
 800152c:	2b01      	cmp	r3, #1
 800152e:	d008      	beq.n	8001542 <statusLedMode+0x36>
 8001530:	e00f      	b.n	8001552 <statusLedMode+0x46>
			case LED_OFF:
				HAL_GPIO_WritePin(STATUS_LED_PORT, STATUS_LED_PIN, 0);
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	01db      	lsls	r3, r3, #7
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <statusLedMode+0x5c>)
 8001538:	2200      	movs	r2, #0
 800153a:	0019      	movs	r1, r3
 800153c:	f004 f8a5 	bl	800568a <HAL_GPIO_WritePin>
				break;
 8001540:	e007      	b.n	8001552 <statusLedMode+0x46>
			case LED_ON:
				HAL_GPIO_WritePin(STATUS_LED_PORT, STATUS_LED_PIN, 1);
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	01db      	lsls	r3, r3, #7
 8001546:	4808      	ldr	r0, [pc, #32]	; (8001568 <statusLedMode+0x5c>)
 8001548:	2201      	movs	r2, #1
 800154a:	0019      	movs	r1, r3
 800154c:	f004 f89d 	bl	800568a <HAL_GPIO_WritePin>
				break;
 8001550:	46c0      	nop			; (mov r8, r8)
			}
			status_led = mode;
 8001552:	4b04      	ldr	r3, [pc, #16]	; (8001564 <statusLedMode+0x58>)
 8001554:	1dfa      	adds	r2, r7, #7
 8001556:	7812      	ldrb	r2, [r2, #0]
 8001558:	701a      	strb	r2, [r3, #0]
		}
}
 800155a:	46c0      	nop			; (mov r8, r8)
 800155c:	46bd      	mov	sp, r7
 800155e:	b002      	add	sp, #8
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	200002c4 	.word	0x200002c4
 8001568:	48000400 	.word	0x48000400

0800156c <statusLedOn>:

void statusLedOn(){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
	statusLedMode(LED_ON);
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff ffcb 	bl	800150c <statusLedMode>
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <statusLedOff>:
void statusLedOff(){
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	statusLedMode(LED_OFF);
 8001580:	2000      	movs	r0, #0
 8001582:	f7ff ffc3 	bl	800150c <statusLedMode>
}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <statusLedBlink>:
void statusLedBlink(){
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
	statusLedMode(LED_BLINKING);
 8001590:	2002      	movs	r0, #2
 8001592:	f7ff ffbb 	bl	800150c <statusLedMode>
}
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <userLedMode>:

/*
 * userLedMode(mode)
 * Changes user led mode between off, on or blinking
 */
void userLedMode(uint8_t mode){
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	0002      	movs	r2, r0
 80015a4:	1dfb      	adds	r3, r7, #7
 80015a6:	701a      	strb	r2, [r3, #0]
	user_led = mode;
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <userLedMode+0x64>)
 80015aa:	1dfa      	adds	r2, r7, #7
 80015ac:	7812      	ldrb	r2, [r2, #0]
 80015ae:	701a      	strb	r2, [r3, #0]
	static uint8_t last_mode = 9;
	if (user_led != last_mode){
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <userLedMode+0x64>)
 80015b2:	781a      	ldrb	r2, [r3, #0]
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <userLedMode+0x68>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d01d      	beq.n	80015f8 <userLedMode+0x5c>
		switch(user_led){
 80015bc:	4b10      	ldr	r3, [pc, #64]	; (8001600 <userLedMode+0x64>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d00b      	beq.n	80015dc <userLedMode+0x40>
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d011      	beq.n	80015ec <userLedMode+0x50>
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d111      	bne.n	80015f0 <userLedMode+0x54>
		case LED_OFF:
			HAL_GPIO_WritePin(USER_LED_PORT, USER_LED_PIN, 0);
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <userLedMode+0x6c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	0019      	movs	r1, r3
 80015d6:	f004 f858 	bl	800568a <HAL_GPIO_WritePin>
			break;
 80015da:	e009      	b.n	80015f0 <userLedMode+0x54>
		case LED_ON:
			HAL_GPIO_WritePin(USER_LED_PORT, USER_LED_PIN, 1);
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	4809      	ldr	r0, [pc, #36]	; (8001608 <userLedMode+0x6c>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	0019      	movs	r1, r3
 80015e6:	f004 f850 	bl	800568a <HAL_GPIO_WritePin>
			break;
 80015ea:	e001      	b.n	80015f0 <userLedMode+0x54>
		case LED_BLINKING:
			userLedController();
 80015ec:	f000 f840 	bl	8001670 <userLedController>
		}
		last_mode = user_led;
 80015f0:	4b03      	ldr	r3, [pc, #12]	; (8001600 <userLedMode+0x64>)
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	4b03      	ldr	r3, [pc, #12]	; (8001604 <userLedMode+0x68>)
 80015f6:	701a      	strb	r2, [r3, #0]
	}
}
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b002      	add	sp, #8
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200002c5 	.word	0x200002c5
 8001604:	20000104 	.word	0x20000104
 8001608:	48000400 	.word	0x48000400

0800160c <getUserLedMode>:

/*
 * getUserLedMode()
 * returns user led current mode
 */
uint8_t getUserLedMode(){
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
	return user_led;
 8001610:	4b02      	ldr	r3, [pc, #8]	; (800161c <getUserLedMode+0x10>)
 8001612:	781b      	ldrb	r3, [r3, #0]
}
 8001614:	0018      	movs	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	200002c5 	.word	0x200002c5

08001620 <userLedFreq>:

/*
 * userLedFreq(frequency)
 * Changes user led mode 2 blinking frequency
 */
void userLedFreq(uint8_t freq){
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	0002      	movs	r2, r0
 8001628:	1dfb      	adds	r3, r7, #7
 800162a:	701a      	strb	r2, [r3, #0]
	user_led_period = 1000/freq;
 800162c:	1dfb      	adds	r3, r7, #7
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	0019      	movs	r1, r3
 8001632:	23fa      	movs	r3, #250	; 0xfa
 8001634:	0098      	lsls	r0, r3, #2
 8001636:	f7fe fdf1 	bl	800021c <__divsi3>
 800163a:	0003      	movs	r3, r0
 800163c:	b29a      	uxth	r2, r3
 800163e:	4b03      	ldr	r3, [pc, #12]	; (800164c <userLedFreq+0x2c>)
 8001640:	801a      	strh	r2, [r3, #0]
}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	46bd      	mov	sp, r7
 8001646:	b002      	add	sp, #8
 8001648:	bd80      	pop	{r7, pc}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	20000102 	.word	0x20000102

08001650 <getUserLedFreq>:

/*
 * getUserLedFreq()
 * returns user led current blinking frequency
 */
uint8_t getUserLedFreq(){
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	return 1000/user_led_period;
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <getUserLedFreq+0x1c>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	0019      	movs	r1, r3
 800165a:	23fa      	movs	r3, #250	; 0xfa
 800165c:	0098      	lsls	r0, r3, #2
 800165e:	f7fe fddd 	bl	800021c <__divsi3>
 8001662:	0003      	movs	r3, r0
 8001664:	b2db      	uxtb	r3, r3
}
 8001666:	0018      	movs	r0, r3
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000102 	.word	0x20000102

08001670 <userLedController>:

/*
 * userLedController()
 * toggles the user led when on mode 2
 */
void userLedController(){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	static uint32_t last_toogle_time = 0;
	if (user_led == LED_BLINKING){
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <userLedController+0x44>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b02      	cmp	r3, #2
 800167c:	d116      	bne.n	80016ac <userLedController+0x3c>
		uint32_t time = HAL_GetTick();
 800167e:	f001 ff5b 	bl	8003538 <HAL_GetTick>
 8001682:	0003      	movs	r3, r0
 8001684:	607b      	str	r3, [r7, #4]
		if ( time > last_toogle_time + user_led_period){
 8001686:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <userLedController+0x48>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	001a      	movs	r2, r3
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <userLedController+0x4c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	18d3      	adds	r3, r2, r3
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	429a      	cmp	r2, r3
 8001696:	d909      	bls.n	80016ac <userLedController+0x3c>
			HAL_GPIO_TogglePin(USER_LED_PORT, USER_LED_PIN);
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	4a08      	ldr	r2, [pc, #32]	; (80016c0 <userLedController+0x50>)
 800169e:	0019      	movs	r1, r3
 80016a0:	0010      	movs	r0, r2
 80016a2:	f004 f80f 	bl	80056c4 <HAL_GPIO_TogglePin>
			last_toogle_time = time;
 80016a6:	4b05      	ldr	r3, [pc, #20]	; (80016bc <userLedController+0x4c>)
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	601a      	str	r2, [r3, #0]
		}
	}
}
 80016ac:	46c0      	nop			; (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	200002c5 	.word	0x200002c5
 80016b8:	20000102 	.word	0x20000102
 80016bc:	200002c8 	.word	0x200002c8
 80016c0:	48000400 	.word	0x48000400

080016c4 <setUserOut>:

/*
 * userOutWrite(output selection, duty cycle)
 * sets the duty cycle for a user output pin
 */
void setUserOut(uint8_t out, uint8_t state){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	0002      	movs	r2, r0
 80016cc:	1dfb      	adds	r3, r7, #7
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	1dbb      	adds	r3, r7, #6
 80016d2:	1c0a      	adds	r2, r1, #0
 80016d4:	701a      	strb	r2, [r3, #0]
	if (state != 0 && state != 1){
 80016d6:	1dbb      	adds	r3, r7, #6
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d003      	beq.n	80016e6 <setUserOut+0x22>
 80016de:	1dbb      	adds	r3, r7, #6
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d11f      	bne.n	8001726 <setUserOut+0x62>
		return;
	}
	switch(out){
 80016e6:	1dfb      	adds	r3, r7, #7
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d002      	beq.n	80016f4 <setUserOut+0x30>
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d00c      	beq.n	800170c <setUserOut+0x48>
 80016f2:	e019      	b.n	8001728 <setUserOut+0x64>
	case 1:
		userOut1 = state;
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <setUserOut+0x6c>)
 80016f6:	1dba      	adds	r2, r7, #6
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(USER_OUT1_GPIO_Port, USER_OUT1_Pin, userOut1);
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <setUserOut+0x6c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	480c      	ldr	r0, [pc, #48]	; (8001734 <setUserOut+0x70>)
 8001702:	001a      	movs	r2, r3
 8001704:	2102      	movs	r1, #2
 8001706:	f003 ffc0 	bl	800568a <HAL_GPIO_WritePin>
		break;
 800170a:	e00d      	b.n	8001728 <setUserOut+0x64>

	case 2:
		userOut2 = state;
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <setUserOut+0x74>)
 800170e:	1dba      	adds	r2, r7, #6
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(USER_OUT2_GPIO_Port, USER_OUT2_Pin, userOut2);
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <setUserOut+0x74>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4806      	ldr	r0, [pc, #24]	; (8001734 <setUserOut+0x70>)
 800171a:	001a      	movs	r2, r3
 800171c:	2104      	movs	r1, #4
 800171e:	f003 ffb4 	bl	800568a <HAL_GPIO_WritePin>
		break;
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	e000      	b.n	8001728 <setUserOut+0x64>
		return;
 8001726:	46c0      	nop			; (mov r8, r8)
	}
}
 8001728:	46bd      	mov	sp, r7
 800172a:	b002      	add	sp, #8
 800172c:	bd80      	pop	{r7, pc}
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	200002c6 	.word	0x200002c6
 8001734:	48000400 	.word	0x48000400
 8001738:	200002c7 	.word	0x200002c7

0800173c <getUserOut>:

/*
 * getUserOut(output)
 * Return the current output value
 */
uint8_t getUserOut(uint8_t out){
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	0002      	movs	r2, r0
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	701a      	strb	r2, [r3, #0]
	uint8_t state;
	switch(out){
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d002      	beq.n	8001756 <getUserOut+0x1a>
 8001750:	2b02      	cmp	r3, #2
 8001752:	d006      	beq.n	8001762 <getUserOut+0x26>
 8001754:	e00b      	b.n	800176e <getUserOut+0x32>
	case 1:
		state = userOut1;
 8001756:	230f      	movs	r3, #15
 8001758:	18fb      	adds	r3, r7, r3
 800175a:	4a08      	ldr	r2, [pc, #32]	; (800177c <getUserOut+0x40>)
 800175c:	7812      	ldrb	r2, [r2, #0]
 800175e:	701a      	strb	r2, [r3, #0]
		break;
 8001760:	e005      	b.n	800176e <getUserOut+0x32>

	case 2:
		state = userOut2;
 8001762:	230f      	movs	r3, #15
 8001764:	18fb      	adds	r3, r7, r3
 8001766:	4a06      	ldr	r2, [pc, #24]	; (8001780 <getUserOut+0x44>)
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	701a      	strb	r2, [r3, #0]
		break;
 800176c:	46c0      	nop			; (mov r8, r8)
	}
	return state;
 800176e:	230f      	movs	r3, #15
 8001770:	18fb      	adds	r3, r7, r3
 8001772:	781b      	ldrb	r3, [r3, #0]
}
 8001774:	0018      	movs	r0, r3
 8001776:	46bd      	mov	sp, r7
 8001778:	b004      	add	sp, #16
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200002c6 	.word	0x200002c6
 8001780:	200002c7 	.word	0x200002c7

08001784 <outputsInit>:

/*
 * outputsInit()
 * initializer for the outputs
 */
void outputsInit(TIM_HandleTypeDef *htimx){
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(htimx);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0018      	movs	r0, r3
 8001790:	f008 f8c6 	bl	8009920 <HAL_TIM_Base_Start_IT>
	statusLedMode(0);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff feb9 	bl	800150c <statusLedMode>
	userLedMode(0);
 800179a:	2000      	movs	r0, #0
 800179c:	f7ff fefe 	bl	800159c <userLedMode>
	setUserOut(1, 0);
 80017a0:	2100      	movs	r1, #0
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff ff8e 	bl	80016c4 <setUserOut>
	setUserOut(2, 0);
 80017a8:	2100      	movs	r1, #0
 80017aa:	2002      	movs	r0, #2
 80017ac:	f7ff ff8a 	bl	80016c4 <setUserOut>

}
 80017b0:	46c0      	nop			; (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b002      	add	sp, #8
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <i2cInit>:
I2C_HandleTypeDef *hi2c;

void i2cEnable(){
	HAL_I2C_Slave_Receive_IT(hi2c, i2cRXBuf , 1);
}
void i2cInit(I2C_HandleTypeDef * hi2cx){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	hi2c = hi2cx;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <i2cInit+0x50>)
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < I2C_BUFFER_SIZE; i++){
 80017c6:	230f      	movs	r3, #15
 80017c8:	18fb      	adds	r3, r7, r3
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
 80017ce:	e00f      	b.n	80017f0 <i2cInit+0x38>
		i2cRXBuf[i] = 0;
 80017d0:	200f      	movs	r0, #15
 80017d2:	183b      	adds	r3, r7, r0
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	4a0d      	ldr	r2, [pc, #52]	; (800180c <i2cInit+0x54>)
 80017d8:	2100      	movs	r1, #0
 80017da:	54d1      	strb	r1, [r2, r3]
		i2cTXBuf[i] = 0;
 80017dc:	183b      	adds	r3, r7, r0
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	4a0b      	ldr	r2, [pc, #44]	; (8001810 <i2cInit+0x58>)
 80017e2:	2100      	movs	r1, #0
 80017e4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < I2C_BUFFER_SIZE; i++){
 80017e6:	183b      	adds	r3, r7, r0
 80017e8:	781a      	ldrb	r2, [r3, #0]
 80017ea:	183b      	adds	r3, r7, r0
 80017ec:	3201      	adds	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	230f      	movs	r3, #15
 80017f2:	18fb      	adds	r3, r7, r3
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b07      	cmp	r3, #7
 80017f8:	d9ea      	bls.n	80017d0 <i2cInit+0x18>
	}
	i2c_com_state = I2C_COM_IDLE;
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <i2cInit+0x5c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
	//i2cEnable();
}
 8001800:	46c0      	nop			; (mov r8, r8)
 8001802:	46bd      	mov	sp, r7
 8001804:	b004      	add	sp, #16
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200009f8 	.word	0x200009f8
 800180c:	200009e4 	.word	0x200009e4
 8001810:	200009ec 	.word	0x200009ec
 8001814:	200002cc 	.word	0x200002cc

08001818 <i2cProcessRequest>:

void i2cProcessRequest(){
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
	static uint8_t req_register;
	uint16_t res_val;
	uint32_t value ;

	if (i2c_com_state == I2C_COM_WRITE){
 800181e:	4b35      	ldr	r3, [pc, #212]	; (80018f4 <i2cProcessRequest+0xdc>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d110      	bne.n	8001848 <i2cProcessRequest+0x30>
		switch (req_register){
 8001826:	4b34      	ldr	r3, [pc, #208]	; (80018f8 <i2cProcessRequest+0xe0>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b0b      	cmp	r3, #11
 800182c:	d108      	bne.n	8001840 <i2cProcessRequest+0x28>
		case 11:
			value = i2cRXBuf[0];
 800182e:	4b33      	ldr	r3, [pc, #204]	; (80018fc <i2cProcessRequest+0xe4>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	603b      	str	r3, [r7, #0]
			userLedMode((uint8_t)value);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	0018      	movs	r0, r3
 800183a:	f7ff feaf 	bl	800159c <userLedMode>
			break;
 800183e:	46c0      	nop			; (mov r8, r8)
		}
		i2c_com_state = I2C_COM_IDLE;
 8001840:	4b2c      	ldr	r3, [pc, #176]	; (80018f4 <i2cProcessRequest+0xdc>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
 8001846:	e02f      	b.n	80018a8 <i2cProcessRequest+0x90>
	}else{
		req_register = i2cRXBuf[0];
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <i2cProcessRequest+0xe4>)
 800184a:	781a      	ldrb	r2, [r3, #0]
 800184c:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <i2cProcessRequest+0xe0>)
 800184e:	701a      	strb	r2, [r3, #0]
		switch (req_register){
 8001850:	4b29      	ldr	r3, [pc, #164]	; (80018f8 <i2cProcessRequest+0xe0>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b0b      	cmp	r3, #11
 8001856:	d002      	beq.n	800185e <i2cProcessRequest+0x46>
 8001858:	2b14      	cmp	r3, #20
 800185a:	d007      	beq.n	800186c <i2cProcessRequest+0x54>
				res_val = getFromFilter();
				i2cTXBuf[0] = get8MSB(res_val);
				i2cTXBuf[1] = get8LSB(res_val);
				break;
			default:
				break;
 800185c:	e024      	b.n	80018a8 <i2cProcessRequest+0x90>
				i2c_com_state = I2C_COM_WRITE;
 800185e:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <i2cProcessRequest+0xdc>)
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
				i2c_req_n = 1;
 8001864:	4b26      	ldr	r3, [pc, #152]	; (8001900 <i2cProcessRequest+0xe8>)
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
				break;
 800186a:	e01d      	b.n	80018a8 <i2cProcessRequest+0x90>
				i2c_com_state = I2C_COM_READ;
 800186c:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <i2cProcessRequest+0xdc>)
 800186e:	2202      	movs	r2, #2
 8001870:	701a      	strb	r2, [r3, #0]
				i2c_res_n = 2;
 8001872:	4b24      	ldr	r3, [pc, #144]	; (8001904 <i2cProcessRequest+0xec>)
 8001874:	2202      	movs	r2, #2
 8001876:	701a      	strb	r2, [r3, #0]
				res_val = getFromFilter();
 8001878:	1d3c      	adds	r4, r7, #4
 800187a:	f7ff f813 	bl	80008a4 <getFromFilter>
 800187e:	0003      	movs	r3, r0
 8001880:	8023      	strh	r3, [r4, #0]
				i2cTXBuf[0] = get8MSB(res_val);
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	0018      	movs	r0, r3
 8001888:	f001 fa06 	bl	8002c98 <get8MSB>
 800188c:	0003      	movs	r3, r0
 800188e:	001a      	movs	r2, r3
 8001890:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <i2cProcessRequest+0xf0>)
 8001892:	701a      	strb	r2, [r3, #0]
				i2cTXBuf[1] = get8LSB(res_val);
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	0018      	movs	r0, r3
 800189a:	f001 fa0c 	bl	8002cb6 <get8LSB>
 800189e:	0003      	movs	r3, r0
 80018a0:	001a      	movs	r2, r3
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <i2cProcessRequest+0xf0>)
 80018a4:	705a      	strb	r2, [r3, #1]
				break;
 80018a6:	46c0      	nop			; (mov r8, r8)

		}
	}
	for (uint8_t i = 0; i < I2C_BUFFER_SIZE; i++){
 80018a8:	1dfb      	adds	r3, r7, #7
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
 80018ae:	e009      	b.n	80018c4 <i2cProcessRequest+0xac>
		i2cRXBuf[i] = 0;
 80018b0:	1dfb      	adds	r3, r7, #7
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	4a11      	ldr	r2, [pc, #68]	; (80018fc <i2cProcessRequest+0xe4>)
 80018b6:	2100      	movs	r1, #0
 80018b8:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < I2C_BUFFER_SIZE; i++){
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	781a      	ldrb	r2, [r3, #0]
 80018be:	1dfb      	adds	r3, r7, #7
 80018c0:	3201      	adds	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
 80018c4:	1dfb      	adds	r3, r7, #7
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b07      	cmp	r3, #7
 80018ca:	d9f1      	bls.n	80018b0 <i2cProcessRequest+0x98>
	}
	if (i2c_com_state == I2C_COM_READ){
 80018cc:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <i2cProcessRequest+0xdc>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d10b      	bne.n	80018ec <i2cProcessRequest+0xd4>
		HAL_I2C_Slave_Transmit(hi2c, i2cTXBuf, i2c_res_n, 1);
 80018d4:	4b0d      	ldr	r3, [pc, #52]	; (800190c <i2cProcessRequest+0xf4>)
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <i2cProcessRequest+0xec>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b29a      	uxth	r2, r3
 80018de:	490a      	ldr	r1, [pc, #40]	; (8001908 <i2cProcessRequest+0xf0>)
 80018e0:	2301      	movs	r3, #1
 80018e2:	f003 ffbd 	bl	8005860 <HAL_I2C_Slave_Transmit>
		i2c_com_state = I2C_COM_IDLE;
 80018e6:	4b03      	ldr	r3, [pc, #12]	; (80018f4 <i2cProcessRequest+0xdc>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
	}
}
 80018ec:	46c0      	nop			; (mov r8, r8)
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b003      	add	sp, #12
 80018f2:	bd90      	pop	{r4, r7, pc}
 80018f4:	200002cc 	.word	0x200002cc
 80018f8:	200002cd 	.word	0x200002cd
 80018fc:	200009e4 	.word	0x200009e4
 8001900:	200009e0 	.word	0x200009e0
 8001904:	200009f4 	.word	0x200009f4
 8001908:	200009ec 	.word	0x200009ec
 800190c:	200009f8 	.word	0x200009f8

08001910 <i2cController>:
void i2cController(){
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	switch (i2c_com_state ){
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <i2cController+0x50>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d002      	beq.n	8001922 <i2cController+0x12>
 800191c:	2b01      	cmp	r3, #1
 800191e:	d00e      	beq.n	800193e <i2cController+0x2e>
		i2cProcessRequest();
		break;

	}

}
 8001920:	e01a      	b.n	8001958 <i2cController+0x48>
		HAL_I2C_Slave_Receive(hi2c, i2cRXBuf, 1, 1);
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <i2cController+0x54>)
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	4910      	ldr	r1, [pc, #64]	; (8001968 <i2cController+0x58>)
 8001928:	2301      	movs	r3, #1
 800192a:	2201      	movs	r2, #1
 800192c:	f004 f8ae 	bl	8005a8c <HAL_I2C_Slave_Receive>
		if (i2cRXBuf[0]){
 8001930:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <i2cController+0x58>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00e      	beq.n	8001956 <i2cController+0x46>
			i2cProcessRequest();
 8001938:	f7ff ff6e 	bl	8001818 <i2cProcessRequest>
		break;
 800193c:	e00b      	b.n	8001956 <i2cController+0x46>
		HAL_I2C_Slave_Receive(hi2c, i2cRXBuf, i2c_req_n, 1);
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <i2cController+0x54>)
 8001940:	6818      	ldr	r0, [r3, #0]
 8001942:	4b0a      	ldr	r3, [pc, #40]	; (800196c <i2cController+0x5c>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b29a      	uxth	r2, r3
 8001948:	4907      	ldr	r1, [pc, #28]	; (8001968 <i2cController+0x58>)
 800194a:	2301      	movs	r3, #1
 800194c:	f004 f89e 	bl	8005a8c <HAL_I2C_Slave_Receive>
		i2cProcessRequest();
 8001950:	f7ff ff62 	bl	8001818 <i2cProcessRequest>
		break;
 8001954:	e000      	b.n	8001958 <i2cController+0x48>
		break;
 8001956:	46c0      	nop			; (mov r8, r8)
}
 8001958:	46c0      	nop			; (mov r8, r8)
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	200002cc 	.word	0x200002cc
 8001964:	200009f8 	.word	0x200009f8
 8001968:	200009e4 	.word	0x200009e4
 800196c:	200009e0 	.word	0x200009e0

08001970 <getCoils>:
#define MAX_INPUTS 2




uint8_t getCoils(uint16_t ind){
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	0002      	movs	r2, r0
 8001978:	1dbb      	adds	r3, r7, #6
 800197a:	801a      	strh	r2, [r3, #0]
	switch (ind){
 800197c:	1dbb      	adds	r3, r7, #6
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d007      	beq.n	8001994 <getCoils+0x24>
 8001984:	2b02      	cmp	r3, #2
 8001986:	d00a      	beq.n	800199e <getCoils+0x2e>
 8001988:	2b00      	cmp	r3, #0
 800198a:	d10d      	bne.n	80019a8 <getCoils+0x38>
	case 0:
		return getUserLedMode();
 800198c:	f7ff fe3e 	bl	800160c <getUserLedMode>
 8001990:	0003      	movs	r3, r0
 8001992:	e00a      	b.n	80019aa <getCoils+0x3a>
		break;
	case 1:
		return getUserOut(1);
 8001994:	2001      	movs	r0, #1
 8001996:	f7ff fed1 	bl	800173c <getUserOut>
 800199a:	0003      	movs	r3, r0
 800199c:	e005      	b.n	80019aa <getCoils+0x3a>
		break;
	case 2:
		return getUserOut(2);
 800199e:	2002      	movs	r0, #2
 80019a0:	f7ff fecc 	bl	800173c <getUserOut>
 80019a4:	0003      	movs	r3, r0
 80019a6:	e000      	b.n	80019aa <getCoils+0x3a>
		break;
	}
	return 0;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <getInputs>:

uint8_t getInputs(uint16_t ind){
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	0002      	movs	r2, r0
 80019ba:	1dbb      	adds	r3, r7, #6
 80019bc:	801a      	strh	r2, [r3, #0]
	switch (ind){
 80019be:	1dbb      	adds	r3, r7, #6
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d002      	beq.n	80019cc <getInputs+0x1a>
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d005      	beq.n	80019d6 <getInputs+0x24>
 80019ca:	e009      	b.n	80019e0 <getInputs+0x2e>
	case 1:
		return getUserIn(1);
 80019cc:	2001      	movs	r0, #1
 80019ce:	f7fe fed1 	bl	8000774 <getUserIn>
 80019d2:	0003      	movs	r3, r0
 80019d4:	e005      	b.n	80019e2 <getInputs+0x30>
		break;
	case 2:
		return getUserIn(2);
 80019d6:	2002      	movs	r0, #2
 80019d8:	f7fe fecc 	bl	8000774 <getUserIn>
 80019dc:	0003      	movs	r3, r0
 80019de:	e000      	b.n	80019e2 <getInputs+0x30>
		break;
	}
	return 0;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	0018      	movs	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b002      	add	sp, #8
 80019e8:	bd80      	pop	{r7, pc}

080019ea <writeCoil>:

uint8_t writeCoil(uint16_t ind, uint8_t value){
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	0002      	movs	r2, r0
 80019f2:	1dbb      	adds	r3, r7, #6
 80019f4:	801a      	strh	r2, [r3, #0]
 80019f6:	1d7b      	adds	r3, r7, #5
 80019f8:	1c0a      	adds	r2, r1, #0
 80019fa:	701a      	strb	r2, [r3, #0]
	switch (ind){
 80019fc:	1dbb      	adds	r3, r7, #6
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d00a      	beq.n	8001a1a <writeCoil+0x30>
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d010      	beq.n	8001a2a <writeCoil+0x40>
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d116      	bne.n	8001a3a <writeCoil+0x50>
		case 0:
			userLedMode(value);
 8001a0c:	1d7b      	adds	r3, r7, #5
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	0018      	movs	r0, r3
 8001a12:	f7ff fdc3 	bl	800159c <userLedMode>
			return 1;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e010      	b.n	8001a3c <writeCoil+0x52>
			break;
		case 1:
			setUserOut(1, value);
 8001a1a:	1d7b      	adds	r3, r7, #5
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	0019      	movs	r1, r3
 8001a20:	2001      	movs	r0, #1
 8001a22:	f7ff fe4f 	bl	80016c4 <setUserOut>
			return 1;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e008      	b.n	8001a3c <writeCoil+0x52>
			break;
		case 2:
			setUserOut(1, value);
 8001a2a:	1d7b      	adds	r3, r7, #5
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	0019      	movs	r1, r3
 8001a30:	2001      	movs	r0, #1
 8001a32:	f7ff fe47 	bl	80016c4 <setUserOut>
			return 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e000      	b.n	8001a3c <writeCoil+0x52>
			break;

		}
		return 0;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	b002      	add	sp, #8
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <modbus_readCoilStatus>:

uint8_t modbus_readCoilStatus(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	0008      	movs	r0, r1
 8001a4e:	0011      	movs	r1, r2
 8001a50:	1cbb      	adds	r3, r7, #2
 8001a52:	1c02      	adds	r2, r0, #0
 8001a54:	801a      	strh	r2, [r3, #0]
 8001a56:	003b      	movs	r3, r7
 8001a58:	1c0a      	adds	r2, r1, #0
 8001a5a:	801a      	strh	r2, [r3, #0]
	if (data > MAX_COILS){
 8001a5c:	003b      	movs	r3, r7
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	d901      	bls.n	8001a68 <modbus_readCoilStatus+0x24>
		return MODBUS_ILLEGAL_DATA_VALUE;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e069      	b.n	8001b3c <modbus_readCoilStatus+0xf8>
	}
	if (data < 1 || starting_addr + data > MAX_COILS ){
 8001a68:	003b      	movs	r3, r7
 8001a6a:	881b      	ldrh	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d006      	beq.n	8001a7e <modbus_readCoilStatus+0x3a>
 8001a70:	1cbb      	adds	r3, r7, #2
 8001a72:	881a      	ldrh	r2, [r3, #0]
 8001a74:	003b      	movs	r3, r7
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	18d3      	adds	r3, r2, r3
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	dd01      	ble.n	8001a82 <modbus_readCoilStatus+0x3e>
		return MODBUS_ILLEGAL_DATA_ADDRESS;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	e05c      	b.n	8001b3c <modbus_readCoilStatus+0xf8>
	}
	*response = data/8 + (data%8 != 0);
 8001a82:	003b      	movs	r3, r7
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	08db      	lsrs	r3, r3, #3
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	003a      	movs	r2, r7
 8001a8e:	8812      	ldrh	r2, [r2, #0]
 8001a90:	2107      	movs	r1, #7
 8001a92:	400a      	ands	r2, r1
 8001a94:	b292      	uxth	r2, r2
 8001a96:	1e51      	subs	r1, r2, #1
 8001a98:	418a      	sbcs	r2, r1
 8001a9a:	b2d2      	uxtb	r2, r2
 8001a9c:	189b      	adds	r3, r3, r2
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	701a      	strb	r2, [r3, #0]
	response++;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	607b      	str	r3, [r7, #4]
	uint8_t res_byte = 0;
 8001aaa:	230f      	movs	r3, #15
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i<data; i++){
 8001ab2:	230e      	movs	r3, #14
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
 8001aba:	e036      	b.n	8001b2a <modbus_readCoilStatus+0xe6>
		if(getCoils(starting_addr + i)){
 8001abc:	230e      	movs	r3, #14
 8001abe:	18fb      	adds	r3, r7, r3
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	1cbb      	adds	r3, r7, #2
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	18d3      	adds	r3, r2, r3
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	0018      	movs	r0, r3
 8001ace:	f7ff ff4f 	bl	8001970 <getCoils>
 8001ad2:	1e03      	subs	r3, r0, #0
 8001ad4:	d010      	beq.n	8001af8 <modbus_readCoilStatus+0xb4>
			res_byte &= 1<<(i%8);
 8001ad6:	230e      	movs	r3, #14
 8001ad8:	18fb      	adds	r3, r7, r3
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2207      	movs	r2, #7
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	0013      	movs	r3, r2
 8001ae6:	b25b      	sxtb	r3, r3
 8001ae8:	210f      	movs	r1, #15
 8001aea:	187a      	adds	r2, r7, r1
 8001aec:	7812      	ldrb	r2, [r2, #0]
 8001aee:	b252      	sxtb	r2, r2
 8001af0:	4013      	ands	r3, r2
 8001af2:	b25a      	sxtb	r2, r3
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	701a      	strb	r2, [r3, #0]
		}
		if ((i%8) == 7){
 8001af8:	230e      	movs	r3, #14
 8001afa:	18fb      	adds	r3, r7, r3
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2207      	movs	r2, #7
 8001b00:	4013      	ands	r3, r2
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b07      	cmp	r3, #7
 8001b06:	d10a      	bne.n	8001b1e <modbus_readCoilStatus+0xda>
			*response = res_byte;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	210f      	movs	r1, #15
 8001b0c:	187a      	adds	r2, r7, r1
 8001b0e:	7812      	ldrb	r2, [r2, #0]
 8001b10:	701a      	strb	r2, [r3, #0]
			response++;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3301      	adds	r3, #1
 8001b16:	607b      	str	r3, [r7, #4]
			res_byte = 0;
 8001b18:	187b      	adds	r3, r7, r1
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i<data; i++){
 8001b1e:	210e      	movs	r1, #14
 8001b20:	187b      	adds	r3, r7, r1
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	3201      	adds	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	230e      	movs	r3, #14
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	003a      	movs	r2, r7
 8001b34:	8812      	ldrh	r2, [r2, #0]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d8c0      	bhi.n	8001abc <modbus_readCoilStatus+0x78>
		}
	}
	return MODBUS_OK;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b004      	add	sp, #16
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <modbus_readInputStatus>:
uint8_t modbus_readInputStatus(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	0008      	movs	r0, r1
 8001b4e:	0011      	movs	r1, r2
 8001b50:	1cbb      	adds	r3, r7, #2
 8001b52:	1c02      	adds	r2, r0, #0
 8001b54:	801a      	strh	r2, [r3, #0]
 8001b56:	003b      	movs	r3, r7
 8001b58:	1c0a      	adds	r2, r1, #0
 8001b5a:	801a      	strh	r2, [r3, #0]
	if (data > MAX_INPUTS){
 8001b5c:	003b      	movs	r3, r7
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <modbus_readInputStatus+0x24>
			return MODBUS_ILLEGAL_DATA_VALUE;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e069      	b.n	8001c3c <modbus_readInputStatus+0xf8>
		}
	if (data < 1 || starting_addr + data > MAX_INPUTS ){
 8001b68:	003b      	movs	r3, r7
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <modbus_readInputStatus+0x3a>
 8001b70:	1cbb      	adds	r3, r7, #2
 8001b72:	881a      	ldrh	r2, [r3, #0]
 8001b74:	003b      	movs	r3, r7
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	18d3      	adds	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	dd01      	ble.n	8001b82 <modbus_readInputStatus+0x3e>
		return MODBUS_ILLEGAL_DATA_ADDRESS;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e05c      	b.n	8001c3c <modbus_readInputStatus+0xf8>
	}
	*response = data/8 + (data%8 != 0);
 8001b82:	003b      	movs	r3, r7
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	08db      	lsrs	r3, r3, #3
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	003a      	movs	r2, r7
 8001b8e:	8812      	ldrh	r2, [r2, #0]
 8001b90:	2107      	movs	r1, #7
 8001b92:	400a      	ands	r2, r1
 8001b94:	b292      	uxth	r2, r2
 8001b96:	1e51      	subs	r1, r2, #1
 8001b98:	418a      	sbcs	r2, r1
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	189b      	adds	r3, r3, r2
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	701a      	strb	r2, [r3, #0]
	response++;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	607b      	str	r3, [r7, #4]
	uint8_t res_byte = 0;
 8001baa:	230f      	movs	r3, #15
 8001bac:	18fb      	adds	r3, r7, r3
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i<data; i++){
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	18fb      	adds	r3, r7, r3
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
 8001bba:	e036      	b.n	8001c2a <modbus_readInputStatus+0xe6>
		if(getInputs(starting_addr + i)){
 8001bbc:	230e      	movs	r3, #14
 8001bbe:	18fb      	adds	r3, r7, r3
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	1cbb      	adds	r3, r7, #2
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	18d3      	adds	r3, r2, r3
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff fef0 	bl	80019b2 <getInputs>
 8001bd2:	1e03      	subs	r3, r0, #0
 8001bd4:	d010      	beq.n	8001bf8 <modbus_readInputStatus+0xb4>
			res_byte &= 1<<(i%8);
 8001bd6:	230e      	movs	r3, #14
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2207      	movs	r2, #7
 8001bde:	4013      	ands	r3, r2
 8001be0:	2201      	movs	r2, #1
 8001be2:	409a      	lsls	r2, r3
 8001be4:	0013      	movs	r3, r2
 8001be6:	b25b      	sxtb	r3, r3
 8001be8:	210f      	movs	r1, #15
 8001bea:	187a      	adds	r2, r7, r1
 8001bec:	7812      	ldrb	r2, [r2, #0]
 8001bee:	b252      	sxtb	r2, r2
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	b25a      	sxtb	r2, r3
 8001bf4:	187b      	adds	r3, r7, r1
 8001bf6:	701a      	strb	r2, [r3, #0]
		}
		if ((i%8) == 7){
 8001bf8:	230e      	movs	r3, #14
 8001bfa:	18fb      	adds	r3, r7, r3
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2207      	movs	r2, #7
 8001c00:	4013      	ands	r3, r2
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b07      	cmp	r3, #7
 8001c06:	d10a      	bne.n	8001c1e <modbus_readInputStatus+0xda>
			*response = res_byte;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	187a      	adds	r2, r7, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	701a      	strb	r2, [r3, #0]
			response++;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3301      	adds	r3, #1
 8001c16:	607b      	str	r3, [r7, #4]
			res_byte = 0;
 8001c18:	187b      	adds	r3, r7, r1
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i<data; i++){
 8001c1e:	210e      	movs	r1, #14
 8001c20:	187b      	adds	r3, r7, r1
 8001c22:	781a      	ldrb	r2, [r3, #0]
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	3201      	adds	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	230e      	movs	r3, #14
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	003a      	movs	r2, r7
 8001c34:	8812      	ldrh	r2, [r2, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d8c0      	bhi.n	8001bbc <modbus_readInputStatus+0x78>
		}
	}
	return MODBUS_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b004      	add	sp, #16
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <modbus_readHoldingRegisters>:
uint8_t modbus_readHoldingRegisters(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	0008      	movs	r0, r1
 8001c4e:	0011      	movs	r1, r2
 8001c50:	1cbb      	adds	r3, r7, #2
 8001c52:	1c02      	adds	r2, r0, #0
 8001c54:	801a      	strh	r2, [r3, #0]
 8001c56:	003b      	movs	r3, r7
 8001c58:	1c0a      	adds	r2, r1, #0
 8001c5a:	801a      	strh	r2, [r3, #0]
	return MODBUS_SERVER_DEVICE_FAILURE;
 8001c5c:	2304      	movs	r3, #4
}
 8001c5e:	0018      	movs	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	b002      	add	sp, #8
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <modbus_readIputRegisters>:
uint8_t modbus_readIputRegisters(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
 8001c6e:	0008      	movs	r0, r1
 8001c70:	0011      	movs	r1, r2
 8001c72:	1cbb      	adds	r3, r7, #2
 8001c74:	1c02      	adds	r2, r0, #0
 8001c76:	801a      	strh	r2, [r3, #0]
 8001c78:	003b      	movs	r3, r7
 8001c7a:	1c0a      	adds	r2, r1, #0
 8001c7c:	801a      	strh	r2, [r3, #0]
	return MODBUS_SERVER_DEVICE_FAILURE;
 8001c7e:	2304      	movs	r3, #4
}
 8001c80:	0018      	movs	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b002      	add	sp, #8
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <modbus_writeSingleCoil>:
uint8_t modbus_writeSingleCoil(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	0008      	movs	r0, r1
 8001c92:	0011      	movs	r1, r2
 8001c94:	1cbb      	adds	r3, r7, #2
 8001c96:	1c02      	adds	r2, r0, #0
 8001c98:	801a      	strh	r2, [r3, #0]
 8001c9a:	003b      	movs	r3, r7
 8001c9c:	1c0a      	adds	r2, r1, #0
 8001c9e:	801a      	strh	r2, [r3, #0]
	if (starting_addr > MAX_COILS){
 8001ca0:	1cbb      	adds	r3, r7, #2
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	d901      	bls.n	8001cac <modbus_writeSingleCoil+0x24>
			return MODBUS_ILLEGAL_DATA_ADDRESS;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	e01c      	b.n	8001ce6 <modbus_writeSingleCoil+0x5e>
		}
	if (data != 0xFF00 && data!=0x0000 ){
 8001cac:	003b      	movs	r3, r7
 8001cae:	881a      	ldrh	r2, [r3, #0]
 8001cb0:	23ff      	movs	r3, #255	; 0xff
 8001cb2:	021b      	lsls	r3, r3, #8
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d005      	beq.n	8001cc4 <modbus_writeSingleCoil+0x3c>
 8001cb8:	003b      	movs	r3, r7
 8001cba:	881b      	ldrh	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <modbus_writeSingleCoil+0x3c>
		return MODBUS_ILLEGAL_DATA_VALUE;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e010      	b.n	8001ce6 <modbus_writeSingleCoil+0x5e>
	}
	if (writeCoil(starting_addr, (data != 0)) == 0){
 8001cc4:	003b      	movs	r3, r7
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	1e5a      	subs	r2, r3, #1
 8001cca:	4193      	sbcs	r3, r2
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	001a      	movs	r2, r3
 8001cd0:	1cbb      	adds	r3, r7, #2
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	0011      	movs	r1, r2
 8001cd6:	0018      	movs	r0, r3
 8001cd8:	f7ff fe87 	bl	80019ea <writeCoil>
 8001cdc:	1e03      	subs	r3, r0, #0
 8001cde:	d101      	bne.n	8001ce4 <modbus_writeSingleCoil+0x5c>
		return MODBUS_SERVER_DEVICE_FAILURE;
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	e000      	b.n	8001ce6 <modbus_writeSingleCoil+0x5e>
	}
	return MODBUS_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}

08001cee <modbus_writeSingleRegister>:
uint8_t modbus_writeSingleRegister(uint8_t * response, uint16_t starting_addr, uint16_t data){
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	0008      	movs	r0, r1
 8001cf8:	0011      	movs	r1, r2
 8001cfa:	1cbb      	adds	r3, r7, #2
 8001cfc:	1c02      	adds	r2, r0, #0
 8001cfe:	801a      	strh	r2, [r3, #0]
 8001d00:	003b      	movs	r3, r7
 8001d02:	1c0a      	adds	r2, r1, #0
 8001d04:	801a      	strh	r2, [r3, #0]
	return MODBUS_SERVER_DEVICE_FAILURE;
 8001d06:	2304      	movs	r3, #4
}
 8001d08:	0018      	movs	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b002      	add	sp, #8
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <serial_receiveEnable>:
uint8_t modbus_device_address = MODBUS_DEVICE_ADDRESS;

UART_HandleTypeDef * huart;


void serial_receiveEnable(){
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SERIAL_RSE_GPIO_Port, SERIAL_RSE_Pin, 0);
 8001d14:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <serial_receiveEnable+0x2c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f003 fcb5 	bl	800568a <HAL_GPIO_WritePin>
	SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <serial_receiveEnable+0x30>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <serial_receiveEnable+0x30>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2190      	movs	r1, #144	; 0x90
 8001d30:	0049      	lsls	r1, r1, #1
 8001d32:	430a      	orrs	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]

}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	48000400 	.word	0x48000400
 8001d40:	200009fc 	.word	0x200009fc

08001d44 <serial_transmit>:
void serial_transmit(uint8_t *buf, uint8_t len){
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	000a      	movs	r2, r1
 8001d4e:	1cfb      	adds	r3, r7, #3
 8001d50:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(SERIAL_RSE_GPIO_Port, SERIAL_RSE_Pin, 1);
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <serial_transmit+0x34>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	2101      	movs	r1, #1
 8001d58:	0018      	movs	r0, r3
 8001d5a:	f003 fc96 	bl	800568a <HAL_GPIO_WritePin>
	HAL_UART_Transmit(huart, buf, len, 10);
 8001d5e:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <serial_transmit+0x38>)
 8001d60:	6818      	ldr	r0, [r3, #0]
 8001d62:	1cfb      	adds	r3, r7, #3
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	230a      	movs	r3, #10
 8001d6c:	f008 f9d2 	bl	800a114 <HAL_UART_Transmit>

}
 8001d70:	46c0      	nop			; (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b002      	add	sp, #8
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	200009fc 	.word	0x200009fc

08001d80 <serial_ISR>:

void serial_ISR(UART_HandleTypeDef * huart){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	static uint8_t rxBuff[4];
	uint8_t data;
	uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	617b      	str	r3, [r7, #20]
	uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	613b      	str	r3, [r7, #16]
	//uint32_t errorcode;

	/* If no error occurs */
	//errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
	if (1){
		if (((isrflags & USART_ISR_RXNE) != 0U)&& ((cr1its & USART_CR1_RXNEIE) != 0U)){
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2220      	movs	r2, #32
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d015      	beq.n	8001dcc <serial_ISR+0x4c>
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	2220      	movs	r2, #32
 8001da4:	4013      	ands	r3, r2
 8001da6:	d011      	beq.n	8001dcc <serial_ISR+0x4c>
			data = huart->Instance->RDR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	210f      	movs	r1, #15
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	701a      	strb	r2, [r3, #0]
			rxBuff[0] = data;
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <serial_ISR+0x54>)
 8001db8:	187a      	adds	r2, r7, r1
 8001dba:	7812      	ldrb	r2, [r2, #0]
 8001dbc:	701a      	strb	r2, [r3, #0]
			serial_addToQueue(&serial_Q, rxBuff, 1);
 8001dbe:	4905      	ldr	r1, [pc, #20]	; (8001dd4 <serial_ISR+0x54>)
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <serial_ISR+0x58>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f000 f843 	bl	8001e50 <serial_addToQueue>
			return;
 8001dca:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b006      	add	sp, #24
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	200002d0 	.word	0x200002d0
 8001dd8:	20000808 	.word	0x20000808

08001ddc <serial_queueInit>:

void serial_queueInit(serialQueue *q){
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < SERIAL_QUEUE_SIZE+1; i++){
 8001de4:	230f      	movs	r3, #15
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	e00a      	b.n	8001e04 <serial_queueInit+0x28>
		q->queue[i] = 0;
 8001dee:	200f      	movs	r0, #15
 8001df0:	183b      	adds	r3, r7, r0
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	2100      	movs	r1, #0
 8001df8:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < SERIAL_QUEUE_SIZE+1; i++){
 8001dfa:	183b      	adds	r3, r7, r0
 8001dfc:	781a      	ldrb	r2, [r3, #0]
 8001dfe:	183b      	adds	r3, r7, r0
 8001e00:	3201      	adds	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
 8001e04:	230f      	movs	r3, #15
 8001e06:	18fb      	adds	r3, r7, r3
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b40      	cmp	r3, #64	; 0x40
 8001e0c:	d9ef      	bls.n	8001dee <serial_queueInit+0x12>
	}
	q->w_index = 0;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2241      	movs	r2, #65	; 0x41
 8001e12:	2100      	movs	r1, #0
 8001e14:	5499      	strb	r1, [r3, r2]
	q->last_add_tick = 0;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001e1c:	46c0      	nop			; (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b004      	add	sp, #16
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <serial_init>:

void serial_init(UART_HandleTypeDef * huartx){
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	huart = huartx;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <serial_init+0x24>)
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	601a      	str	r2, [r3, #0]
	serial_queueInit(&serial_Q);
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <serial_init+0x28>)
 8001e34:	0018      	movs	r0, r3
 8001e36:	f7ff ffd1 	bl	8001ddc <serial_queueInit>
	serial_receiveEnable();
 8001e3a:	f7ff ff69 	bl	8001d10 <serial_receiveEnable>
}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b002      	add	sp, #8
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	200009fc 	.word	0x200009fc
 8001e4c:	20000808 	.word	0x20000808

08001e50 <serial_addToQueue>:
/*
 * serial_addToQueue(pointer to queue, pointer to message, length of message)
 * if there is room in the queue, adds  the message to it
 * else, discards message
 */
void serial_addToQueue(serialQueue *q, uint8_t *msg, uint8_t len){
 8001e50:	b5b0      	push	{r4, r5, r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	1dfb      	adds	r3, r7, #7
 8001e5c:	701a      	strb	r2, [r3, #0]
	//checks if there is room for len number in the queue
		if (q->w_index == SERIAL_QUEUE_SIZE+1){
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2241      	movs	r2, #65	; 0x41
 8001e62:	5c9b      	ldrb	r3, [r3, r2]
 8001e64:	2b41      	cmp	r3, #65	; 0x41
 8001e66:	d027      	beq.n	8001eb8 <serial_addToQueue+0x68>
			return;
		}
		for(uint8_t i = 0; i< len; i++){
 8001e68:	2317      	movs	r3, #23
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
 8001e70:	e015      	b.n	8001e9e <serial_addToQueue+0x4e>
			q->queue[q->w_index++] = msg[i];
 8001e72:	2517      	movs	r5, #23
 8001e74:	197b      	adds	r3, r7, r5
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	68ba      	ldr	r2, [r7, #8]
 8001e7a:	18d2      	adds	r2, r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2141      	movs	r1, #65	; 0x41
 8001e80:	5c5b      	ldrb	r3, [r3, r1]
 8001e82:	1c59      	adds	r1, r3, #1
 8001e84:	b2cc      	uxtb	r4, r1
 8001e86:	68f9      	ldr	r1, [r7, #12]
 8001e88:	2041      	movs	r0, #65	; 0x41
 8001e8a:	540c      	strb	r4, [r1, r0]
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	7812      	ldrb	r2, [r2, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	545a      	strb	r2, [r3, r1]
		for(uint8_t i = 0; i< len; i++){
 8001e94:	197b      	adds	r3, r7, r5
 8001e96:	781a      	ldrb	r2, [r3, #0]
 8001e98:	197b      	adds	r3, r7, r5
 8001e9a:	3201      	adds	r2, #1
 8001e9c:	701a      	strb	r2, [r3, #0]
 8001e9e:	2317      	movs	r3, #23
 8001ea0:	18fa      	adds	r2, r7, r3
 8001ea2:	1dfb      	adds	r3, r7, #7
 8001ea4:	7812      	ldrb	r2, [r2, #0]
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d3e2      	bcc.n	8001e72 <serial_addToQueue+0x22>
		}
		q->last_add_tick = HAL_GetTick();
 8001eac:	f001 fb44 	bl	8003538 <HAL_GetTick>
 8001eb0:	0002      	movs	r2, r0
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	645a      	str	r2, [r3, #68]	; 0x44
 8001eb6:	e000      	b.n	8001eba <serial_addToQueue+0x6a>
			return;
 8001eb8:	46c0      	nop			; (mov r8, r8)
	}
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	b006      	add	sp, #24
 8001ebe:	bdb0      	pop	{r4, r5, r7, pc}

08001ec0 <serial_queuedData>:

/*
 * serial_queuedData(pointer to queue)
 * returns True if there is data  to be read in the queue
 */
uint8_t serial_queuedData(serialQueue *q){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
	return (q->w_index);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2241      	movs	r2, #65	; 0x41
 8001ecc:	5c9b      	ldrb	r3, [r3, r2]
}
 8001ece:	0018      	movs	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	b002      	add	sp, #8
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <serial_processFrame>:


/*
 * Decodes a valid serial frame into device functions
 */
uint8_t serial_processFrame(uint8_t * frame, uint8_t len){
 8001ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eda:	b087      	sub	sp, #28
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	000a      	movs	r2, r1
 8001ee2:	1cfb      	adds	r3, r7, #3
 8001ee4:	701a      	strb	r2, [r3, #0]
	uint8_t modbus_status = MODBUS_OK;
 8001ee6:	2317      	movs	r3, #23
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	2200      	movs	r2, #0
 8001eec:	701a      	strb	r2, [r3, #0]
	static uint8_t response[SERIAL_FRAME_SIZE];
	uint8_t func = frame[1];
 8001eee:	2115      	movs	r1, #21
 8001ef0:	187b      	adds	r3, r7, r1
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	7852      	ldrb	r2, [r2, #1]
 8001ef6:	701a      	strb	r2, [r3, #0]
	uint8_t res_n = 0;
 8001ef8:	2316      	movs	r3, #22
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
	uint16_t starting_addr;
	uint16_t data;
	response[0] = modbus_device_address;
 8001f00:	4bb6      	ldr	r3, [pc, #728]	; (80021dc <serial_processFrame+0x304>)
 8001f02:	781a      	ldrb	r2, [r3, #0]
 8001f04:	4bb6      	ldr	r3, [pc, #728]	; (80021e0 <serial_processFrame+0x308>)
 8001f06:	701a      	strb	r2, [r3, #0]
	response[1] = func;
 8001f08:	4bb5      	ldr	r3, [pc, #724]	; (80021e0 <serial_processFrame+0x308>)
 8001f0a:	187a      	adds	r2, r7, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	705a      	strb	r2, [r3, #1]
	switch (func){
 8001f10:	187b      	adds	r3, r7, r1
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b06      	cmp	r3, #6
 8001f16:	d900      	bls.n	8001f1a <serial_processFrame+0x42>
 8001f18:	e168      	b.n	80021ec <serial_processFrame+0x314>
 8001f1a:	009a      	lsls	r2, r3, #2
 8001f1c:	4bb1      	ldr	r3, [pc, #708]	; (80021e4 <serial_processFrame+0x30c>)
 8001f1e:	18d3      	adds	r3, r2, r3
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	469f      	mov	pc, r3
		case MODBUS_READ_COIL_STATUS:
			if (len != MODBUS_READ_COIL_STATUS_LEN){
 8001f24:	1cfb      	adds	r3, r7, #3
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d001      	beq.n	8001f30 <serial_processFrame+0x58>
				return 0;//framing error
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	e1a5      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3302      	adds	r3, #2
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	021b      	lsls	r3, r3, #8
 8001f3a:	b299      	uxth	r1, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3303      	adds	r3, #3
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	2512      	movs	r5, #18
 8001f46:	197b      	adds	r3, r7, r5
 8001f48:	188a      	adds	r2, r1, r2
 8001f4a:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	021b      	lsls	r3, r3, #8
 8001f56:	b299      	uxth	r1, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3305      	adds	r3, #5
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	2010      	movs	r0, #16
 8001f62:	183b      	adds	r3, r7, r0
 8001f64:	188a      	adds	r2, r1, r2
 8001f66:	801a      	strh	r2, [r3, #0]
			res_n = 1 + data/8 + (data%8 != 0);
 8001f68:	183b      	adds	r3, r7, r0
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	183a      	adds	r2, r7, r0
 8001f74:	8812      	ldrh	r2, [r2, #0]
 8001f76:	2107      	movs	r1, #7
 8001f78:	400a      	ands	r2, r1
 8001f7a:	b292      	uxth	r2, r2
 8001f7c:	1e51      	subs	r1, r2, #1
 8001f7e:	418a      	sbcs	r2, r1
 8001f80:	b2d2      	uxtb	r2, r2
 8001f82:	189b      	adds	r3, r3, r2
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	2316      	movs	r3, #22
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	3201      	adds	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_readCoilStatus(&response[3], starting_addr, data);
 8001f8e:	2317      	movs	r3, #23
 8001f90:	18fc      	adds	r4, r7, r3
 8001f92:	183b      	adds	r3, r7, r0
 8001f94:	881a      	ldrh	r2, [r3, #0]
 8001f96:	197b      	adds	r3, r7, r5
 8001f98:	8819      	ldrh	r1, [r3, #0]
 8001f9a:	4b93      	ldr	r3, [pc, #588]	; (80021e8 <serial_processFrame+0x310>)
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7ff fd51 	bl	8001a44 <modbus_readCoilStatus>
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	7023      	strb	r3, [r4, #0]
			break;
 8001fa6:	e125      	b.n	80021f4 <serial_processFrame+0x31c>
		case MODBUS_READ_INPUT_STATUS:
			if (len != MODBUS_READ_INPUT_STATUS_LEN){
 8001fa8:	1cfb      	adds	r3, r7, #3
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d001      	beq.n	8001fb4 <serial_processFrame+0xdc>
				return 0;//framing error
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	e163      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3302      	adds	r3, #2
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	b299      	uxth	r1, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3303      	adds	r3, #3
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	2512      	movs	r5, #18
 8001fca:	197b      	adds	r3, r7, r5
 8001fcc:	188a      	adds	r2, r1, r2
 8001fce:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	b299      	uxth	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3305      	adds	r3, #5
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	2010      	movs	r0, #16
 8001fe6:	183b      	adds	r3, r7, r0
 8001fe8:	188a      	adds	r2, r1, r2
 8001fea:	801a      	strh	r2, [r3, #0]
			res_n = 1 + data/8 + (data%8 != 0);
 8001fec:	183b      	adds	r3, r7, r0
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	08db      	lsrs	r3, r3, #3
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	183a      	adds	r2, r7, r0
 8001ff8:	8812      	ldrh	r2, [r2, #0]
 8001ffa:	2107      	movs	r1, #7
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	b292      	uxth	r2, r2
 8002000:	1e51      	subs	r1, r2, #1
 8002002:	418a      	sbcs	r2, r1
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	189b      	adds	r3, r3, r2
 8002008:	b2da      	uxtb	r2, r3
 800200a:	2316      	movs	r3, #22
 800200c:	18fb      	adds	r3, r7, r3
 800200e:	3201      	adds	r2, #1
 8002010:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_readInputStatus(&response[3], starting_addr, data);
 8002012:	2317      	movs	r3, #23
 8002014:	18fc      	adds	r4, r7, r3
 8002016:	183b      	adds	r3, r7, r0
 8002018:	881a      	ldrh	r2, [r3, #0]
 800201a:	197b      	adds	r3, r7, r5
 800201c:	8819      	ldrh	r1, [r3, #0]
 800201e:	4b72      	ldr	r3, [pc, #456]	; (80021e8 <serial_processFrame+0x310>)
 8002020:	0018      	movs	r0, r3
 8002022:	f7ff fd8f 	bl	8001b44 <modbus_readInputStatus>
 8002026:	0003      	movs	r3, r0
 8002028:	7023      	strb	r3, [r4, #0]
			break;
 800202a:	e0e3      	b.n	80021f4 <serial_processFrame+0x31c>
		case MODBUS_READ_HOLDING_REGISTERS:
			if (len != MODBUS_READ_HOLDING_REGISTERS_LEN){
 800202c:	1cfb      	adds	r3, r7, #3
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b08      	cmp	r3, #8
 8002032:	d001      	beq.n	8002038 <serial_processFrame+0x160>
				return 0;//framing error
 8002034:	2300      	movs	r3, #0
 8002036:	e121      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3302      	adds	r3, #2
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	b299      	uxth	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3303      	adds	r3, #3
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	b29a      	uxth	r2, r3
 800204c:	2512      	movs	r5, #18
 800204e:	197b      	adds	r3, r7, r5
 8002050:	188a      	adds	r2, r1, r2
 8002052:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3304      	adds	r3, #4
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	b29b      	uxth	r3, r3
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	b299      	uxth	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3305      	adds	r3, #5
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	b29a      	uxth	r2, r3
 8002068:	2010      	movs	r0, #16
 800206a:	183b      	adds	r3, r7, r0
 800206c:	188a      	adds	r2, r1, r2
 800206e:	801a      	strh	r2, [r3, #0]
			res_n = 2 * data + 1;
 8002070:	0001      	movs	r1, r0
 8002072:	187b      	adds	r3, r7, r1
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	18db      	adds	r3, r3, r3
 800207a:	b2da      	uxtb	r2, r3
 800207c:	2316      	movs	r3, #22
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	3201      	adds	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_readHoldingRegisters(&response[3], starting_addr, data);
 8002084:	2317      	movs	r3, #23
 8002086:	18fc      	adds	r4, r7, r3
 8002088:	187b      	adds	r3, r7, r1
 800208a:	881a      	ldrh	r2, [r3, #0]
 800208c:	197b      	adds	r3, r7, r5
 800208e:	8819      	ldrh	r1, [r3, #0]
 8002090:	4b55      	ldr	r3, [pc, #340]	; (80021e8 <serial_processFrame+0x310>)
 8002092:	0018      	movs	r0, r3
 8002094:	f7ff fdd6 	bl	8001c44 <modbus_readHoldingRegisters>
 8002098:	0003      	movs	r3, r0
 800209a:	7023      	strb	r3, [r4, #0]
			break;
 800209c:	e0aa      	b.n	80021f4 <serial_processFrame+0x31c>
		case MODBUS_READ_INPUT_REGISTERS:
			if (len != MODBUS_READ_INPUT_REGISTERS_LEN){
 800209e:	1cfb      	adds	r3, r7, #3
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b08      	cmp	r3, #8
 80020a4:	d001      	beq.n	80020aa <serial_processFrame+0x1d2>
				return 0;//framing error
 80020a6:	2300      	movs	r3, #0
 80020a8:	e0e8      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3302      	adds	r3, #2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	b299      	uxth	r1, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3303      	adds	r3, #3
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	b29a      	uxth	r2, r3
 80020be:	2512      	movs	r5, #18
 80020c0:	197b      	adds	r3, r7, r5
 80020c2:	188a      	adds	r2, r1, r2
 80020c4:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3304      	adds	r3, #4
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	b299      	uxth	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3305      	adds	r3, #5
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	b29a      	uxth	r2, r3
 80020da:	2010      	movs	r0, #16
 80020dc:	183b      	adds	r3, r7, r0
 80020de:	188a      	adds	r2, r1, r2
 80020e0:	801a      	strh	r2, [r3, #0]
			res_n = 2 * data + 1;
 80020e2:	0001      	movs	r1, r0
 80020e4:	187b      	adds	r3, r7, r1
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	18db      	adds	r3, r3, r3
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	2316      	movs	r3, #22
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	3201      	adds	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_readIputRegisters(&response[3], starting_addr, data);
 80020f6:	2317      	movs	r3, #23
 80020f8:	18fc      	adds	r4, r7, r3
 80020fa:	187b      	adds	r3, r7, r1
 80020fc:	881a      	ldrh	r2, [r3, #0]
 80020fe:	197b      	adds	r3, r7, r5
 8002100:	8819      	ldrh	r1, [r3, #0]
 8002102:	4b39      	ldr	r3, [pc, #228]	; (80021e8 <serial_processFrame+0x310>)
 8002104:	0018      	movs	r0, r3
 8002106:	f7ff fdae 	bl	8001c66 <modbus_readIputRegisters>
 800210a:	0003      	movs	r3, r0
 800210c:	7023      	strb	r3, [r4, #0]
			break;
 800210e:	e071      	b.n	80021f4 <serial_processFrame+0x31c>
		case MODBUS_WRITE_SINGLE_COIL:
			if (len != MODBUS_WRITE_SINGLE_COIL_LEN){
 8002110:	1cfb      	adds	r3, r7, #3
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b08      	cmp	r3, #8
 8002116:	d001      	beq.n	800211c <serial_processFrame+0x244>
				return 0;//framing error
 8002118:	2300      	movs	r3, #0
 800211a:	e0af      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3302      	adds	r3, #2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	b299      	uxth	r1, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3303      	adds	r3, #3
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	b29a      	uxth	r2, r3
 8002130:	2012      	movs	r0, #18
 8002132:	183b      	adds	r3, r7, r0
 8002134:	188a      	adds	r2, r1, r2
 8002136:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3304      	adds	r3, #4
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b29b      	uxth	r3, r3
 8002140:	021b      	lsls	r3, r3, #8
 8002142:	b299      	uxth	r1, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3305      	adds	r3, #5
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b29a      	uxth	r2, r3
 800214c:	2510      	movs	r5, #16
 800214e:	197b      	adds	r3, r7, r5
 8002150:	188a      	adds	r2, r1, r2
 8002152:	801a      	strh	r2, [r3, #0]
			res_n = 4;
 8002154:	2316      	movs	r3, #22
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	2204      	movs	r2, #4
 800215a:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_writeSingleCoil(&response[3], starting_addr, data);
 800215c:	2317      	movs	r3, #23
 800215e:	18fc      	adds	r4, r7, r3
 8002160:	197b      	adds	r3, r7, r5
 8002162:	881a      	ldrh	r2, [r3, #0]
 8002164:	183b      	adds	r3, r7, r0
 8002166:	8819      	ldrh	r1, [r3, #0]
 8002168:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <serial_processFrame+0x310>)
 800216a:	0018      	movs	r0, r3
 800216c:	f7ff fd8c 	bl	8001c88 <modbus_writeSingleCoil>
 8002170:	0003      	movs	r3, r0
 8002172:	7023      	strb	r3, [r4, #0]
			break;
 8002174:	e03e      	b.n	80021f4 <serial_processFrame+0x31c>
		case MODBUS_WRITE_SINGLE_REGISTER:
			if (len != MODBUS_WRITE_SINGLE_REGISTER_LEN){
 8002176:	1cfb      	adds	r3, r7, #3
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b08      	cmp	r3, #8
 800217c:	d001      	beq.n	8002182 <serial_processFrame+0x2aa>
				return 0;//framing error
 800217e:	2300      	movs	r3, #0
 8002180:	e07c      	b.n	800227c <serial_processFrame+0x3a4>
			}
			starting_addr = 256 * frame[2] + frame[3];
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3302      	adds	r3, #2
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b29b      	uxth	r3, r3
 800218a:	021b      	lsls	r3, r3, #8
 800218c:	b299      	uxth	r1, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3303      	adds	r3, #3
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	b29a      	uxth	r2, r3
 8002196:	2012      	movs	r0, #18
 8002198:	183b      	adds	r3, r7, r0
 800219a:	188a      	adds	r2, r1, r2
 800219c:	801a      	strh	r2, [r3, #0]
			data = 256 * frame[4] + frame[5];
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3304      	adds	r3, #4
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	b299      	uxth	r1, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3305      	adds	r3, #5
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	2510      	movs	r5, #16
 80021b4:	197b      	adds	r3, r7, r5
 80021b6:	188a      	adds	r2, r1, r2
 80021b8:	801a      	strh	r2, [r3, #0]
			res_n = 4;
 80021ba:	2316      	movs	r3, #22
 80021bc:	18fb      	adds	r3, r7, r3
 80021be:	2204      	movs	r2, #4
 80021c0:	701a      	strb	r2, [r3, #0]
			modbus_status = modbus_writeSingleRegister(&response[3], starting_addr, data);
 80021c2:	2317      	movs	r3, #23
 80021c4:	18fc      	adds	r4, r7, r3
 80021c6:	197b      	adds	r3, r7, r5
 80021c8:	881a      	ldrh	r2, [r3, #0]
 80021ca:	183b      	adds	r3, r7, r0
 80021cc:	8819      	ldrh	r1, [r3, #0]
 80021ce:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <serial_processFrame+0x310>)
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7ff fd8c 	bl	8001cee <modbus_writeSingleRegister>
 80021d6:	0003      	movs	r3, r0
 80021d8:	7023      	strb	r3, [r4, #0]
			break;
 80021da:	e00b      	b.n	80021f4 <serial_processFrame+0x31c>
 80021dc:	20000105 	.word	0x20000105
 80021e0:	200002d4 	.word	0x200002d4
 80021e4:	0800f388 	.word	0x0800f388
 80021e8:	200002d7 	.word	0x200002d7

		default:
			modbus_status = MODBUS_ILLEGAL_FUNCTION;
 80021ec:	2317      	movs	r3, #23
 80021ee:	18fb      	adds	r3, r7, r3
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
	}
	if (modbus_status!= MODBUS_OK){
 80021f4:	2317      	movs	r3, #23
 80021f6:	18fb      	adds	r3, r7, r3
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00e      	beq.n	800221c <serial_processFrame+0x344>
		response[1]+=80;
 80021fe:	4b21      	ldr	r3, [pc, #132]	; (8002284 <serial_processFrame+0x3ac>)
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	3350      	adds	r3, #80	; 0x50
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b1f      	ldr	r3, [pc, #124]	; (8002284 <serial_processFrame+0x3ac>)
 8002208:	705a      	strb	r2, [r3, #1]
		response[2] = modbus_status;
 800220a:	4b1e      	ldr	r3, [pc, #120]	; (8002284 <serial_processFrame+0x3ac>)
 800220c:	2217      	movs	r2, #23
 800220e:	18ba      	adds	r2, r7, r2
 8002210:	7812      	ldrb	r2, [r2, #0]
 8002212:	709a      	strb	r2, [r3, #2]
		res_n = 1;
 8002214:	2316      	movs	r3, #22
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	2201      	movs	r2, #1
 800221a:	701a      	strb	r2, [r3, #0]
	}
	uint16_t crc16 = calcCRC(response, 2 + res_n);
 800221c:	2516      	movs	r5, #22
 800221e:	197b      	adds	r3, r7, r5
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	3302      	adds	r3, #2
 8002224:	b2da      	uxtb	r2, r3
 8002226:	260e      	movs	r6, #14
 8002228:	19bc      	adds	r4, r7, r6
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <serial_processFrame+0x3ac>)
 800222c:	0011      	movs	r1, r2
 800222e:	0018      	movs	r0, r3
 8002230:	f7ff f8ec 	bl	800140c <calcCRC>
 8002234:	0003      	movs	r3, r0
 8002236:	8023      	strh	r3, [r4, #0]
	response[2 + res_n] = get8LSB(crc16);
 8002238:	197b      	adds	r3, r7, r5
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	1c9c      	adds	r4, r3, #2
 800223e:	19bb      	adds	r3, r7, r6
 8002240:	881b      	ldrh	r3, [r3, #0]
 8002242:	0018      	movs	r0, r3
 8002244:	f000 fd37 	bl	8002cb6 <get8LSB>
 8002248:	0003      	movs	r3, r0
 800224a:	001a      	movs	r2, r3
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <serial_processFrame+0x3ac>)
 800224e:	551a      	strb	r2, [r3, r4]
	response[2 + res_n + 1] = get8MSB(crc16);
 8002250:	197b      	adds	r3, r7, r5
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	1cdc      	adds	r4, r3, #3
 8002256:	19bb      	adds	r3, r7, r6
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	0018      	movs	r0, r3
 800225c:	f000 fd1c 	bl	8002c98 <get8MSB>
 8002260:	0003      	movs	r3, r0
 8002262:	001a      	movs	r2, r3
 8002264:	4b07      	ldr	r3, [pc, #28]	; (8002284 <serial_processFrame+0x3ac>)
 8002266:	551a      	strb	r2, [r3, r4]
	serial_transmit(response, 4 + res_n);
 8002268:	197b      	adds	r3, r7, r5
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	3304      	adds	r3, #4
 800226e:	b2da      	uxtb	r2, r3
 8002270:	4b04      	ldr	r3, [pc, #16]	; (8002284 <serial_processFrame+0x3ac>)
 8002272:	0011      	movs	r1, r2
 8002274:	0018      	movs	r0, r3
 8002276:	f7ff fd65 	bl	8001d44 <serial_transmit>
	return 1;
 800227a:	2301      	movs	r3, #1
}
 800227c:	0018      	movs	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	b007      	add	sp, #28
 8002282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002284:	200002d4 	.word	0x200002d4

08002288 <serial_getQueuedCommand>:
 * serial_getQueuedCommand(pointer to queue)
 * Get a entire frame from the queue and verify its format,
 * If valid, it gets processed and returns 1. otherwise, returns 0 *
 */

uint8_t serial_getQueuedCommand(serialQueue *q){
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

	static uint8_t rx_frame[SERIAL_FRAME_SIZE];
	for (uint8_t i = 0; i< q->w_index; i++){
 8002290:	230f      	movs	r3, #15
 8002292:	18fb      	adds	r3, r7, r3
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
 8002298:	e00d      	b.n	80022b6 <serial_getQueuedCommand+0x2e>
		rx_frame[i] = q->queue[i];
 800229a:	200f      	movs	r0, #15
 800229c:	183b      	adds	r3, r7, r0
 800229e:	781a      	ldrb	r2, [r3, #0]
 80022a0:	183b      	adds	r3, r7, r0
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	5c89      	ldrb	r1, [r1, r2]
 80022a8:	4a2b      	ldr	r2, [pc, #172]	; (8002358 <serial_getQueuedCommand+0xd0>)
 80022aa:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i< q->w_index; i++){
 80022ac:	183b      	adds	r3, r7, r0
 80022ae:	781a      	ldrb	r2, [r3, #0]
 80022b0:	183b      	adds	r3, r7, r0
 80022b2:	3201      	adds	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2241      	movs	r2, #65	; 0x41
 80022ba:	5c9b      	ldrb	r3, [r3, r2]
 80022bc:	220f      	movs	r2, #15
 80022be:	18ba      	adds	r2, r7, r2
 80022c0:	7812      	ldrb	r2, [r2, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d3e9      	bcc.n	800229a <serial_getQueuedCommand+0x12>
	}
	uint8_t rx_addr = rx_frame[0];
 80022c6:	230e      	movs	r3, #14
 80022c8:	18fb      	adds	r3, r7, r3
 80022ca:	4a23      	ldr	r2, [pc, #140]	; (8002358 <serial_getQueuedCommand+0xd0>)
 80022cc:	7812      	ldrb	r2, [r2, #0]
 80022ce:	701a      	strb	r2, [r3, #0]
	if ((q->w_index) > 3 && (rx_addr == modbus_device_address)){
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2241      	movs	r2, #65	; 0x41
 80022d4:	5c9b      	ldrb	r3, [r3, r2]
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d938      	bls.n	800234c <serial_getQueuedCommand+0xc4>
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <serial_getQueuedCommand+0xd4>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	220e      	movs	r2, #14
 80022e0:	18ba      	adds	r2, r7, r2
 80022e2:	7812      	ldrb	r2, [r2, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d131      	bne.n	800234c <serial_getQueuedCommand+0xc4>
		uint16_t rx_crc = 256 * rx_frame[q->w_index-1] + rx_frame[q->w_index-2];
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2241      	movs	r2, #65	; 0x41
 80022ec:	5c9b      	ldrb	r3, [r3, r2]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	4a19      	ldr	r2, [pc, #100]	; (8002358 <serial_getQueuedCommand+0xd0>)
 80022f2:	5cd3      	ldrb	r3, [r2, r3]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	b299      	uxth	r1, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2241      	movs	r2, #65	; 0x41
 80022fe:	5c9b      	ldrb	r3, [r3, r2]
 8002300:	3b02      	subs	r3, #2
 8002302:	4a15      	ldr	r2, [pc, #84]	; (8002358 <serial_getQueuedCommand+0xd0>)
 8002304:	5cd3      	ldrb	r3, [r2, r3]
 8002306:	b29a      	uxth	r2, r3
 8002308:	250c      	movs	r5, #12
 800230a:	197b      	adds	r3, r7, r5
 800230c:	188a      	adds	r2, r1, r2
 800230e:	801a      	strh	r2, [r3, #0]
		uint16_t calc_crc = calcCRC(rx_frame, q->w_index-2);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2241      	movs	r2, #65	; 0x41
 8002314:	5c9b      	ldrb	r3, [r3, r2]
 8002316:	3b02      	subs	r3, #2
 8002318:	b2da      	uxtb	r2, r3
 800231a:	260a      	movs	r6, #10
 800231c:	19bc      	adds	r4, r7, r6
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <serial_getQueuedCommand+0xd0>)
 8002320:	0011      	movs	r1, r2
 8002322:	0018      	movs	r0, r3
 8002324:	f7ff f872 	bl	800140c <calcCRC>
 8002328:	0003      	movs	r3, r0
 800232a:	8023      	strh	r3, [r4, #0]
		if (rx_crc == calc_crc){
 800232c:	197a      	adds	r2, r7, r5
 800232e:	19bb      	adds	r3, r7, r6
 8002330:	8812      	ldrh	r2, [r2, #0]
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d109      	bne.n	800234c <serial_getQueuedCommand+0xc4>
			serial_processFrame(rx_frame, q->w_index);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2241      	movs	r2, #65	; 0x41
 800233c:	5c9a      	ldrb	r2, [r3, r2]
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <serial_getQueuedCommand+0xd0>)
 8002340:	0011      	movs	r1, r2
 8002342:	0018      	movs	r0, r3
 8002344:	f7ff fdc8 	bl	8001ed8 <serial_processFrame>
			return 1;
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <serial_getQueuedCommand+0xc6>
		}

	}
	return 0;
 800234c:	2300      	movs	r3, #0
}
 800234e:	0018      	movs	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	b005      	add	sp, #20
 8002354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	200002e4 	.word	0x200002e4
 800235c:	20000105 	.word	0x20000105

08002360 <serial_frameReceived>:
uint8_t serial_frameReceived(serialQueue *q){
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	return (HAL_GetTick() > q->last_add_tick + frame_silence_time && serial_queuedData(q));
 8002368:	f001 f8e6 	bl	8003538 <HAL_GetTick>
 800236c:	0001      	movs	r1, r0
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002372:	4b09      	ldr	r3, [pc, #36]	; (8002398 <serial_frameReceived+0x38>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	18d3      	adds	r3, r2, r3
 8002378:	4299      	cmp	r1, r3
 800237a:	d907      	bls.n	800238c <serial_frameReceived+0x2c>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	0018      	movs	r0, r3
 8002380:	f7ff fd9e 	bl	8001ec0 <serial_queuedData>
 8002384:	1e03      	subs	r3, r0, #0
 8002386:	d001      	beq.n	800238c <serial_frameReceived+0x2c>
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <serial_frameReceived+0x2e>
 800238c:	2300      	movs	r3, #0
 800238e:	b2db      	uxtb	r3, r3
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000108 	.word	0x20000108

0800239c <serialController>:

void serialController(){
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
	if (serial_frameReceived(&serial_Q)){
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <serialController+0x2c>)
 80023a2:	0018      	movs	r0, r3
 80023a4:	f7ff ffdc 	bl	8002360 <serial_frameReceived>
 80023a8:	1e03      	subs	r3, r0, #0
 80023aa:	d009      	beq.n	80023c0 <serialController+0x24>
		serial_getQueuedCommand(&serial_Q);
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <serialController+0x2c>)
 80023ae:	0018      	movs	r0, r3
 80023b0:	f7ff ff6a 	bl	8002288 <serial_getQueuedCommand>
		serial_queueInit(&serial_Q);
 80023b4:	4b04      	ldr	r3, [pc, #16]	; (80023c8 <serialController+0x2c>)
 80023b6:	0018      	movs	r0, r3
 80023b8:	f7ff fd10 	bl	8001ddc <serial_queueInit>
		serial_receiveEnable();
 80023bc:	f7ff fca8 	bl	8001d10 <serial_receiveEnable>
	}
}
 80023c0:	46c0      	nop			; (mov r8, r8)
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	20000808 	.word	0x20000808

080023cc <usb_queueInit>:
#include "usbd_cdc_if.h"
#include "acquisition.h"
#include "spi_devices.h"


void usb_queueInit(usbQueue *q){
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < USB_QUEUE_SIZE+1; i++){
 80023d4:	230f      	movs	r3, #15
 80023d6:	18fb      	adds	r3, r7, r3
 80023d8:	2200      	movs	r2, #0
 80023da:	701a      	strb	r2, [r3, #0]
 80023dc:	e00a      	b.n	80023f4 <usb_queueInit+0x28>
		q->queue[i] = 0;
 80023de:	200f      	movs	r0, #15
 80023e0:	183b      	adds	r3, r7, r0
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	2100      	movs	r1, #0
 80023e8:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < USB_QUEUE_SIZE+1; i++){
 80023ea:	183b      	adds	r3, r7, r0
 80023ec:	781a      	ldrb	r2, [r3, #0]
 80023ee:	183b      	adds	r3, r7, r0
 80023f0:	3201      	adds	r2, #1
 80023f2:	701a      	strb	r2, [r3, #0]
 80023f4:	230f      	movs	r3, #15
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b40      	cmp	r3, #64	; 0x40
 80023fc:	d9ef      	bls.n	80023de <usb_queueInit+0x12>
	}
	q->r_index = 0;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2241      	movs	r2, #65	; 0x41
 8002402:	2100      	movs	r1, #0
 8002404:	5499      	strb	r1, [r3, r2]
	q->w_index = 0;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2242      	movs	r2, #66	; 0x42
 800240a:	2100      	movs	r1, #0
 800240c:	5499      	strb	r1, [r3, r2]
}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	46bd      	mov	sp, r7
 8002412:	b004      	add	sp, #16
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <usb_init>:

void usb_init(){
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
	usb_queueInit(&usb_Q);
 800241c:	4b04      	ldr	r3, [pc, #16]	; (8002430 <usb_init+0x18>)
 800241e:	0018      	movs	r0, r3
 8002420:	f7ff ffd4 	bl	80023cc <usb_queueInit>
	statusLedBlink();
 8002424:	f7ff f8b2 	bl	800158c <statusLedBlink>
}
 8002428:	46c0      	nop			; (mov r8, r8)
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	20000730 	.word	0x20000730

08002434 <usb_addToQueue>:
/*
 * usb_addToQueue(pointer to queue, pointer to message, length of message)
 * if there is room in the queue, adds  the message to it
 * else, discards message
 */
void usb_addToQueue(usbQueue *q, uint8_t *msg, uint8_t len){
 8002434:	b590      	push	{r4, r7, lr}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	701a      	strb	r2, [r3, #0]
	//checks if there is room for len number in the queue
	uint8_t available_size = q->r_index + USB_QUEUE_SIZE - q->w_index;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2241      	movs	r2, #65	; 0x41
 8002446:	5c9a      	ldrb	r2, [r3, r2]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2142      	movs	r1, #66	; 0x42
 800244c:	5c5b      	ldrb	r3, [r3, r1]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	b2da      	uxtb	r2, r3
 8002452:	2117      	movs	r1, #23
 8002454:	187b      	adds	r3, r7, r1
 8002456:	3240      	adds	r2, #64	; 0x40
 8002458:	701a      	strb	r2, [r3, #0]
	if(available_size > USB_QUEUE_SIZE){
 800245a:	187b      	adds	r3, r7, r1
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2b40      	cmp	r3, #64	; 0x40
 8002460:	d905      	bls.n	800246e <usb_addToQueue+0x3a>
		available_size = available_size - (USB_QUEUE_SIZE+1); //happens when read is "ahead" of Write
 8002462:	2217      	movs	r2, #23
 8002464:	18bb      	adds	r3, r7, r2
 8002466:	18ba      	adds	r2, r7, r2
 8002468:	7812      	ldrb	r2, [r2, #0]
 800246a:	3a41      	subs	r2, #65	; 0x41
 800246c:	701a      	strb	r2, [r3, #0]
	}
	if (len <= available_size){                            //There is space
 800246e:	1dfa      	adds	r2, r7, #7
 8002470:	2317      	movs	r3, #23
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	7812      	ldrb	r2, [r2, #0]
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d82b      	bhi.n	80024d4 <usb_addToQueue+0xa0>
		for(uint8_t i = 0; i< len; i++){
 800247c:	2316      	movs	r3, #22
 800247e:	18fb      	adds	r3, r7, r3
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
 8002484:	e01f      	b.n	80024c6 <usb_addToQueue+0x92>
			q->queue[q->w_index++] = msg[i];
 8002486:	2316      	movs	r3, #22
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	18d2      	adds	r2, r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2142      	movs	r1, #66	; 0x42
 8002494:	5c5b      	ldrb	r3, [r3, r1]
 8002496:	1c59      	adds	r1, r3, #1
 8002498:	b2cc      	uxtb	r4, r1
 800249a:	68f9      	ldr	r1, [r7, #12]
 800249c:	2042      	movs	r0, #66	; 0x42
 800249e:	540c      	strb	r4, [r1, r0]
 80024a0:	0019      	movs	r1, r3
 80024a2:	7812      	ldrb	r2, [r2, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	545a      	strb	r2, [r3, r1]
			if (q->w_index == USB_QUEUE_SIZE+1){
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2242      	movs	r2, #66	; 0x42
 80024ac:	5c9b      	ldrb	r3, [r3, r2]
 80024ae:	2b41      	cmp	r3, #65	; 0x41
 80024b0:	d103      	bne.n	80024ba <usb_addToQueue+0x86>
				q->w_index = 0;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2242      	movs	r2, #66	; 0x42
 80024b6:	2100      	movs	r1, #0
 80024b8:	5499      	strb	r1, [r3, r2]
		for(uint8_t i = 0; i< len; i++){
 80024ba:	2116      	movs	r1, #22
 80024bc:	187b      	adds	r3, r7, r1
 80024be:	781a      	ldrb	r2, [r3, #0]
 80024c0:	187b      	adds	r3, r7, r1
 80024c2:	3201      	adds	r2, #1
 80024c4:	701a      	strb	r2, [r3, #0]
 80024c6:	2316      	movs	r3, #22
 80024c8:	18fa      	adds	r2, r7, r3
 80024ca:	1dfb      	adds	r3, r7, #7
 80024cc:	7812      	ldrb	r2, [r2, #0]
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d3d8      	bcc.n	8002486 <usb_addToQueue+0x52>
			}
		}
	}
}
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b007      	add	sp, #28
 80024da:	bd90      	pop	{r4, r7, pc}

080024dc <usb_queuedData>:

/*
 * usb_queuedData(pointer to queue)
 * returns True if there is data  to be read in the queue
 */
uint8_t usb_queuedData(usbQueue *q){
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	return (q->w_index != q->r_index);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2242      	movs	r2, #66	; 0x42
 80024e8:	5c9a      	ldrb	r2, [r3, r2]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2141      	movs	r1, #65	; 0x41
 80024ee:	5c5b      	ldrb	r3, [r3, r1]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	1e5a      	subs	r2, r3, #1
 80024f4:	4193      	sbcs	r3, r2
 80024f6:	b2db      	uxtb	r3, r3
}
 80024f8:	0018      	movs	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b002      	add	sp, #8
 80024fe:	bd80      	pop	{r7, pc}

08002500 <usb_peekQueue>:

/*
 * usb_peekQueue(pointer to queue, relative position)
 * returns a queue element at a relative position from the read index. Does not change the index itself
 */
uint8_t usb_peekQueue(usbQueue *q, uint8_t pos){
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	000a      	movs	r2, r1
 800250a:	1cfb      	adds	r3, r7, #3
 800250c:	701a      	strb	r2, [r3, #0]
	uint8_t ind = q->r_index + pos;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2241      	movs	r2, #65	; 0x41
 8002512:	5c99      	ldrb	r1, [r3, r2]
 8002514:	200f      	movs	r0, #15
 8002516:	183b      	adds	r3, r7, r0
 8002518:	1cfa      	adds	r2, r7, #3
 800251a:	7812      	ldrb	r2, [r2, #0]
 800251c:	188a      	adds	r2, r1, r2
 800251e:	701a      	strb	r2, [r3, #0]
	if (ind > (USB_QUEUE_SIZE)){
 8002520:	183b      	adds	r3, r7, r0
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b40      	cmp	r3, #64	; 0x40
 8002526:	d905      	bls.n	8002534 <usb_peekQueue+0x34>
		ind = ind - (USB_QUEUE_SIZE+1);
 8002528:	220f      	movs	r2, #15
 800252a:	18bb      	adds	r3, r7, r2
 800252c:	18ba      	adds	r2, r7, r2
 800252e:	7812      	ldrb	r2, [r2, #0]
 8002530:	3a41      	subs	r2, #65	; 0x41
 8002532:	701a      	strb	r2, [r3, #0]
	}
	return q->queue[ind];
 8002534:	230f      	movs	r3, #15
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	5cd3      	ldrb	r3, [r2, r3]
}
 800253e:	0018      	movs	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	b004      	add	sp, #16
 8002544:	bd80      	pop	{r7, pc}

08002546 <usb_GetByteFromQueue>:

/*
 * usb_GetByteFromQueue(pointer to queue)
 * returns a single byte from the queue
 */
uint8_t usb_GetByteFromQueue(usbQueue *q){
 8002546:	b580      	push	{r7, lr}
 8002548:	b084      	sub	sp, #16
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
	uint8_t return_byte = q->queue[q->r_index];
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2241      	movs	r2, #65	; 0x41
 8002552:	5c9b      	ldrb	r3, [r3, r2]
 8002554:	0019      	movs	r1, r3
 8002556:	230f      	movs	r3, #15
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	5c52      	ldrb	r2, [r2, r1]
 800255e:	701a      	strb	r2, [r3, #0]
	if (q->r_index == USB_QUEUE_SIZE){
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2241      	movs	r2, #65	; 0x41
 8002564:	5c9b      	ldrb	r3, [r3, r2]
 8002566:	2b40      	cmp	r3, #64	; 0x40
 8002568:	d104      	bne.n	8002574 <usb_GetByteFromQueue+0x2e>
		q->r_index = 0;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2241      	movs	r2, #65	; 0x41
 800256e:	2100      	movs	r1, #0
 8002570:	5499      	strb	r1, [r3, r2]
 8002572:	e007      	b.n	8002584 <usb_GetByteFromQueue+0x3e>
	}else{
		q->r_index++;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2241      	movs	r2, #65	; 0x41
 8002578:	5c9b      	ldrb	r3, [r3, r2]
 800257a:	3301      	adds	r3, #1
 800257c:	b2d9      	uxtb	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2241      	movs	r2, #65	; 0x41
 8002582:	5499      	strb	r1, [r3, r2]
	}
	return return_byte;
 8002584:	230f      	movs	r3, #15
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	781b      	ldrb	r3, [r3, #0]
}
 800258a:	0018      	movs	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	b004      	add	sp, #16
 8002590:	bd80      	pop	{r7, pc}

08002592 <usb_queueDiscard>:
 * usb_queueDiscard(pointer to queue)
 * discards data until (including) next frame ending
 * return the amount of discarded numbers
 * if no frame ending is found, clears the entire queue
 */
uint8_t usb_queueDiscard(usbQueue *q){;
 8002592:	b580      	push	{r7, lr}
 8002594:	b084      	sub	sp, #16
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
	for (uint8_t i =2; i< USB_QUEUE_SIZE; i++){
 800259a:	230f      	movs	r3, #15
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	2202      	movs	r2, #2
 80025a0:	701a      	strb	r2, [r3, #0]
 80025a2:	e035      	b.n	8002610 <usb_queueDiscard+0x7e>
		if (usb_peekQueue(q, i-2) == '\r' && usb_peekQueue(q, i-1) == '\n' && usb_peekQueue(q, i) == '#'){
 80025a4:	230f      	movs	r3, #15
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	3b02      	subs	r3, #2
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	0011      	movs	r1, r2
 80025b2:	0018      	movs	r0, r3
 80025b4:	f7ff ffa4 	bl	8002500 <usb_peekQueue>
 80025b8:	0003      	movs	r3, r0
 80025ba:	2b0d      	cmp	r3, #13
 80025bc:	d122      	bne.n	8002604 <usb_queueDiscard+0x72>
 80025be:	230f      	movs	r3, #15
 80025c0:	18fb      	adds	r3, r7, r3
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	0011      	movs	r1, r2
 80025cc:	0018      	movs	r0, r3
 80025ce:	f7ff ff97 	bl	8002500 <usb_peekQueue>
 80025d2:	0003      	movs	r3, r0
 80025d4:	2b0a      	cmp	r3, #10
 80025d6:	d115      	bne.n	8002604 <usb_queueDiscard+0x72>
 80025d8:	230f      	movs	r3, #15
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	781a      	ldrb	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	0011      	movs	r1, r2
 80025e2:	0018      	movs	r0, r3
 80025e4:	f7ff ff8c 	bl	8002500 <usb_peekQueue>
 80025e8:	0003      	movs	r3, r0
 80025ea:	2b23      	cmp	r3, #35	; 0x23
 80025ec:	d10a      	bne.n	8002604 <usb_queueDiscard+0x72>
			q->r_index = i;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	200f      	movs	r0, #15
 80025f2:	183a      	adds	r2, r7, r0
 80025f4:	2141      	movs	r1, #65	; 0x41
 80025f6:	7812      	ldrb	r2, [r2, #0]
 80025f8:	545a      	strb	r2, [r3, r1]
			return (i+2);
 80025fa:	183b      	adds	r3, r7, r0
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	3302      	adds	r3, #2
 8002600:	b2db      	uxtb	r3, r3
 8002602:	e013      	b.n	800262c <usb_queueDiscard+0x9a>
	for (uint8_t i =2; i< USB_QUEUE_SIZE; i++){
 8002604:	210f      	movs	r1, #15
 8002606:	187b      	adds	r3, r7, r1
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	187b      	adds	r3, r7, r1
 800260c:	3201      	adds	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
 8002610:	230f      	movs	r3, #15
 8002612:	18fb      	adds	r3, r7, r3
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b3f      	cmp	r3, #63	; 0x3f
 8002618:	d9c4      	bls.n	80025a4 <usb_queueDiscard+0x12>
		}
	}
	q->r_index = 0;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2241      	movs	r2, #65	; 0x41
 800261e:	2100      	movs	r1, #0
 8002620:	5499      	strb	r1, [r3, r2]
	q->w_index = 0;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2242      	movs	r2, #66	; 0x42
 8002626:	2100      	movs	r1, #0
 8002628:	5499      	strb	r1, [r3, r2]
	return (USB_QUEUE_SIZE);
 800262a:	2340      	movs	r3, #64	; 0x40
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b004      	add	sp, #16
 8002632:	bd80      	pop	{r7, pc}

08002634 <usb_processFrame>:


/*
 * Decodes a valid usb frame into device functions
 */
uint8_t usb_processFrame(uint8_t *frame){
 8002634:	b5b0      	push	{r4, r5, r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	static uint8_t response[USB_FRAME_SIZE];
	response[0] = '#';
 800263c:	4bef      	ldr	r3, [pc, #956]	; (80029fc <usb_processFrame+0x3c8>)
 800263e:	2223      	movs	r2, #35	; 0x23
 8002640:	701a      	strb	r2, [r3, #0]
	uint8_t n = frame[1];
 8002642:	2316      	movs	r3, #22
 8002644:	18fb      	adds	r3, r7, r3
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	7852      	ldrb	r2, [r2, #1]
 800264a:	701a      	strb	r2, [r3, #0]
	UNUSED(n);
	uint8_t func = frame[2];
 800264c:	2115      	movs	r1, #21
 800264e:	187b      	adds	r3, r7, r1
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	7892      	ldrb	r2, [r2, #2]
 8002654:	701a      	strb	r2, [r3, #0]
	uint16_t value = 0;
 8002656:	2312      	movs	r3, #18
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2200      	movs	r2, #0
 800265c:	801a      	strh	r2, [r3, #0]
	uint8_t res_n = 0;
 800265e:	2317      	movs	r3, #23
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]
	uint16_t res_val = 0;
 8002666:	2310      	movs	r3, #16
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	2200      	movs	r2, #0
 800266c:	801a      	strh	r2, [r3, #0]
	uint32_t res_val32 = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
	uint32_t value32 = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	60bb      	str	r3, [r7, #8]
	switch (func){
 8002676:	187b      	adds	r3, r7, r1
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b3e      	cmp	r3, #62	; 0x3e
 800267c:	d900      	bls.n	8002680 <usb_processFrame+0x4c>
 800267e:	e26b      	b.n	8002b58 <usb_processFrame+0x524>
 8002680:	009a      	lsls	r2, r3, #2
 8002682:	4bdf      	ldr	r3, [pc, #892]	; (8002a00 <usb_processFrame+0x3cc>)
 8002684:	18d3      	adds	r3, r2, r3
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	469f      	mov	pc, r3
	case 1://Hello
		res_n = 12;
 800268a:	2317      	movs	r3, #23
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	220c      	movs	r2, #12
 8002690:	701a      	strb	r2, [r3, #0]
		response[2] = 129;
 8002692:	4bda      	ldr	r3, [pc, #872]	; (80029fc <usb_processFrame+0x3c8>)
 8002694:	2281      	movs	r2, #129	; 0x81
 8002696:	709a      	strb	r2, [r3, #2]
		response[3] = 'I';response[4] = ' ';response[5] = 'a';response[6] = 'm';response[7] = ' ';response[8] = 'a';
 8002698:	4bd8      	ldr	r3, [pc, #864]	; (80029fc <usb_processFrame+0x3c8>)
 800269a:	2249      	movs	r2, #73	; 0x49
 800269c:	70da      	strb	r2, [r3, #3]
 800269e:	4bd7      	ldr	r3, [pc, #860]	; (80029fc <usb_processFrame+0x3c8>)
 80026a0:	2220      	movs	r2, #32
 80026a2:	711a      	strb	r2, [r3, #4]
 80026a4:	4bd5      	ldr	r3, [pc, #852]	; (80029fc <usb_processFrame+0x3c8>)
 80026a6:	2261      	movs	r2, #97	; 0x61
 80026a8:	715a      	strb	r2, [r3, #5]
 80026aa:	4bd4      	ldr	r3, [pc, #848]	; (80029fc <usb_processFrame+0x3c8>)
 80026ac:	226d      	movs	r2, #109	; 0x6d
 80026ae:	719a      	strb	r2, [r3, #6]
 80026b0:	4bd2      	ldr	r3, [pc, #840]	; (80029fc <usb_processFrame+0x3c8>)
 80026b2:	2220      	movs	r2, #32
 80026b4:	71da      	strb	r2, [r3, #7]
 80026b6:	4bd1      	ldr	r3, [pc, #836]	; (80029fc <usb_processFrame+0x3c8>)
 80026b8:	2261      	movs	r2, #97	; 0x61
 80026ba:	721a      	strb	r2, [r3, #8]
		response[9] = ' ';response[10] = 'P';response[11] = 'a';response[12] = 'n';response[13] = 'd';response[14] = 'a';
 80026bc:	4bcf      	ldr	r3, [pc, #828]	; (80029fc <usb_processFrame+0x3c8>)
 80026be:	2220      	movs	r2, #32
 80026c0:	725a      	strb	r2, [r3, #9]
 80026c2:	4bce      	ldr	r3, [pc, #824]	; (80029fc <usb_processFrame+0x3c8>)
 80026c4:	2250      	movs	r2, #80	; 0x50
 80026c6:	729a      	strb	r2, [r3, #10]
 80026c8:	4bcc      	ldr	r3, [pc, #816]	; (80029fc <usb_processFrame+0x3c8>)
 80026ca:	2261      	movs	r2, #97	; 0x61
 80026cc:	72da      	strb	r2, [r3, #11]
 80026ce:	4bcb      	ldr	r3, [pc, #812]	; (80029fc <usb_processFrame+0x3c8>)
 80026d0:	226e      	movs	r2, #110	; 0x6e
 80026d2:	731a      	strb	r2, [r3, #12]
 80026d4:	4bc9      	ldr	r3, [pc, #804]	; (80029fc <usb_processFrame+0x3c8>)
 80026d6:	2264      	movs	r2, #100	; 0x64
 80026d8:	735a      	strb	r2, [r3, #13]
 80026da:	4bc8      	ldr	r3, [pc, #800]	; (80029fc <usb_processFrame+0x3c8>)
 80026dc:	2261      	movs	r2, #97	; 0x61
 80026de:	739a      	strb	r2, [r3, #14]
		break;
 80026e0:	e245      	b.n	8002b6e <usb_processFrame+0x53a>
	case 2://Get config bits
		res_n = 2;
 80026e2:	2317      	movs	r3, #23
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	2202      	movs	r2, #2
 80026e8:	701a      	strb	r2, [r3, #0]
		response[2] = 130;
 80026ea:	4bc4      	ldr	r3, [pc, #784]	; (80029fc <usb_processFrame+0x3c8>)
 80026ec:	2282      	movs	r2, #130	; 0x82
 80026ee:	709a      	strb	r2, [r3, #2]
		response[3] = getConfigBits();
 80026f0:	f000 fb04 	bl	8002cfc <getConfigBits>
 80026f4:	0003      	movs	r3, r0
 80026f6:	001a      	movs	r2, r3
 80026f8:	4bc0      	ldr	r3, [pc, #768]	; (80029fc <usb_processFrame+0x3c8>)
 80026fa:	70da      	strb	r2, [r3, #3]
		break;
 80026fc:	e237      	b.n	8002b6e <usb_processFrame+0x53a>

	case 10://Set user led mode
		value = frame[3];
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3303      	adds	r3, #3
 8002702:	781a      	ldrb	r2, [r3, #0]
 8002704:	2112      	movs	r1, #18
 8002706:	187b      	adds	r3, r7, r1
 8002708:	801a      	strh	r2, [r3, #0]
		userLedMode(value);
 800270a:	187b      	adds	r3, r7, r1
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	b2db      	uxtb	r3, r3
 8002710:	0018      	movs	r0, r3
 8002712:	f7fe ff43 	bl	800159c <userLedMode>
	case 11://Get user led mode
		res_n = 2;
 8002716:	2317      	movs	r3, #23
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	2202      	movs	r2, #2
 800271c:	701a      	strb	r2, [r3, #0]
		response[2] = 139;
 800271e:	4bb7      	ldr	r3, [pc, #732]	; (80029fc <usb_processFrame+0x3c8>)
 8002720:	228b      	movs	r2, #139	; 0x8b
 8002722:	709a      	strb	r2, [r3, #2]
		response[3] = getUserLedMode();
 8002724:	f7fe ff72 	bl	800160c <getUserLedMode>
 8002728:	0003      	movs	r3, r0
 800272a:	001a      	movs	r2, r3
 800272c:	4bb3      	ldr	r3, [pc, #716]	; (80029fc <usb_processFrame+0x3c8>)
 800272e:	70da      	strb	r2, [r3, #3]
		break;
 8002730:	e21d      	b.n	8002b6e <usb_processFrame+0x53a>

	case 12://Set user Led mode 2 Freq
		value = frame[3];
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3303      	adds	r3, #3
 8002736:	781a      	ldrb	r2, [r3, #0]
 8002738:	2112      	movs	r1, #18
 800273a:	187b      	adds	r3, r7, r1
 800273c:	801a      	strh	r2, [r3, #0]
		userLedFreq(value);
 800273e:	187b      	adds	r3, r7, r1
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	0018      	movs	r0, r3
 8002746:	f7fe ff6b 	bl	8001620 <userLedFreq>
	case 13://Get user led mode 2 Freq
		res_n = 2;
 800274a:	2317      	movs	r3, #23
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	2202      	movs	r2, #2
 8002750:	701a      	strb	r2, [r3, #0]
		response[2] = 141;
 8002752:	4baa      	ldr	r3, [pc, #680]	; (80029fc <usb_processFrame+0x3c8>)
 8002754:	228d      	movs	r2, #141	; 0x8d
 8002756:	709a      	strb	r2, [r3, #2]
		response[3] = getUserLedFreq();
 8002758:	f7fe ff7a 	bl	8001650 <getUserLedFreq>
 800275c:	0003      	movs	r3, r0
 800275e:	001a      	movs	r2, r3
 8002760:	4ba6      	ldr	r3, [pc, #664]	; (80029fc <usb_processFrame+0x3c8>)
 8002762:	70da      	strb	r2, [r3, #3]
		break;
 8002764:	e203      	b.n	8002b6e <usb_processFrame+0x53a>

	case 14://Set user IO Out 1
		value = frame[3];
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3303      	adds	r3, #3
 800276a:	781a      	ldrb	r2, [r3, #0]
 800276c:	2112      	movs	r1, #18
 800276e:	187b      	adds	r3, r7, r1
 8002770:	801a      	strh	r2, [r3, #0]
		setUserOut(1, value);
 8002772:	187b      	adds	r3, r7, r1
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	0019      	movs	r1, r3
 800277a:	2001      	movs	r0, #1
 800277c:	f7fe ffa2 	bl	80016c4 <setUserOut>
	case 15://Get user out 1
		res_n = 2;
 8002780:	2317      	movs	r3, #23
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	2202      	movs	r2, #2
 8002786:	701a      	strb	r2, [r3, #0]
		response[2] = 143;
 8002788:	4b9c      	ldr	r3, [pc, #624]	; (80029fc <usb_processFrame+0x3c8>)
 800278a:	228f      	movs	r2, #143	; 0x8f
 800278c:	709a      	strb	r2, [r3, #2]
		response[3] = getUserOut(1);
 800278e:	2001      	movs	r0, #1
 8002790:	f7fe ffd4 	bl	800173c <getUserOut>
 8002794:	0003      	movs	r3, r0
 8002796:	001a      	movs	r2, r3
 8002798:	4b98      	ldr	r3, [pc, #608]	; (80029fc <usb_processFrame+0x3c8>)
 800279a:	70da      	strb	r2, [r3, #3]
		break;
 800279c:	e1e7      	b.n	8002b6e <usb_processFrame+0x53a>

	case 16://Set user IO Out 2
		value = frame[3];
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3303      	adds	r3, #3
 80027a2:	781a      	ldrb	r2, [r3, #0]
 80027a4:	2112      	movs	r1, #18
 80027a6:	187b      	adds	r3, r7, r1
 80027a8:	801a      	strh	r2, [r3, #0]
		setUserOut(2, value);
 80027aa:	187b      	adds	r3, r7, r1
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	0019      	movs	r1, r3
 80027b2:	2002      	movs	r0, #2
 80027b4:	f7fe ff86 	bl	80016c4 <setUserOut>
	case 17://Get user out 2
		res_n = 2;
 80027b8:	2317      	movs	r3, #23
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	2202      	movs	r2, #2
 80027be:	701a      	strb	r2, [r3, #0]
		response[2] = 145;
 80027c0:	4b8e      	ldr	r3, [pc, #568]	; (80029fc <usb_processFrame+0x3c8>)
 80027c2:	2291      	movs	r2, #145	; 0x91
 80027c4:	709a      	strb	r2, [r3, #2]
		response[3] = getUserOut(2);
 80027c6:	2002      	movs	r0, #2
 80027c8:	f7fe ffb8 	bl	800173c <getUserOut>
 80027cc:	0003      	movs	r3, r0
 80027ce:	001a      	movs	r2, r3
 80027d0:	4b8a      	ldr	r3, [pc, #552]	; (80029fc <usb_processFrame+0x3c8>)
 80027d2:	70da      	strb	r2, [r3, #3]
		break;
 80027d4:	e1cb      	b.n	8002b6e <usb_processFrame+0x53a>

	case 20://Read analog in 2 (amp)
		res_n = 3;
 80027d6:	2317      	movs	r3, #23
 80027d8:	18fb      	adds	r3, r7, r3
 80027da:	2203      	movs	r2, #3
 80027dc:	701a      	strb	r2, [r3, #0]
		response[2] = 148;
 80027de:	4b87      	ldr	r3, [pc, #540]	; (80029fc <usb_processFrame+0x3c8>)
 80027e0:	2294      	movs	r2, #148	; 0x94
 80027e2:	709a      	strb	r2, [r3, #2]
		res_val = getFromFilter();
 80027e4:	2410      	movs	r4, #16
 80027e6:	0025      	movs	r5, r4
 80027e8:	193c      	adds	r4, r7, r4
 80027ea:	f7fe f85b 	bl	80008a4 <getFromFilter>
 80027ee:	0003      	movs	r3, r0
 80027f0:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 80027f2:	002c      	movs	r4, r5
 80027f4:	193b      	adds	r3, r7, r4
 80027f6:	881b      	ldrh	r3, [r3, #0]
 80027f8:	0018      	movs	r0, r3
 80027fa:	f000 fa4d 	bl	8002c98 <get8MSB>
 80027fe:	0003      	movs	r3, r0
 8002800:	001a      	movs	r2, r3
 8002802:	4b7e      	ldr	r3, [pc, #504]	; (80029fc <usb_processFrame+0x3c8>)
 8002804:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8002806:	193b      	adds	r3, r7, r4
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	0018      	movs	r0, r3
 800280c:	f000 fa53 	bl	8002cb6 <get8LSB>
 8002810:	0003      	movs	r3, r0
 8002812:	001a      	movs	r2, r3
 8002814:	4b79      	ldr	r3, [pc, #484]	; (80029fc <usb_processFrame+0x3c8>)
 8002816:	711a      	strb	r2, [r3, #4]
		break;
 8002818:	e1a9      	b.n	8002b6e <usb_processFrame+0x53a>

	case 21://Read user analog in 1
		res_n = 3;
 800281a:	2317      	movs	r3, #23
 800281c:	18fb      	adds	r3, r7, r3
 800281e:	2203      	movs	r2, #3
 8002820:	701a      	strb	r2, [r3, #0]
		response[2] = 149;
 8002822:	4b76      	ldr	r3, [pc, #472]	; (80029fc <usb_processFrame+0x3c8>)
 8002824:	2295      	movs	r2, #149	; 0x95
 8002826:	709a      	strb	r2, [r3, #2]
		res_val = getAnalogRead(0);
 8002828:	2410      	movs	r4, #16
 800282a:	0025      	movs	r5, r4
 800282c:	193c      	adds	r4, r7, r4
 800282e:	2000      	movs	r0, #0
 8002830:	f7fd fe6a 	bl	8000508 <getAnalogRead>
 8002834:	0003      	movs	r3, r0
 8002836:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 8002838:	002c      	movs	r4, r5
 800283a:	193b      	adds	r3, r7, r4
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	0018      	movs	r0, r3
 8002840:	f000 fa2a 	bl	8002c98 <get8MSB>
 8002844:	0003      	movs	r3, r0
 8002846:	001a      	movs	r2, r3
 8002848:	4b6c      	ldr	r3, [pc, #432]	; (80029fc <usb_processFrame+0x3c8>)
 800284a:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 800284c:	193b      	adds	r3, r7, r4
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	0018      	movs	r0, r3
 8002852:	f000 fa30 	bl	8002cb6 <get8LSB>
 8002856:	0003      	movs	r3, r0
 8002858:	001a      	movs	r2, r3
 800285a:	4b68      	ldr	r3, [pc, #416]	; (80029fc <usb_processFrame+0x3c8>)
 800285c:	711a      	strb	r2, [r3, #4]
		break;
 800285e:	e186      	b.n	8002b6e <usb_processFrame+0x53a>

	case 22://Read user analog in 2
		res_n = 3;
 8002860:	2317      	movs	r3, #23
 8002862:	18fb      	adds	r3, r7, r3
 8002864:	2203      	movs	r2, #3
 8002866:	701a      	strb	r2, [r3, #0]
		response[2] = 150;
 8002868:	4b64      	ldr	r3, [pc, #400]	; (80029fc <usb_processFrame+0x3c8>)
 800286a:	2296      	movs	r2, #150	; 0x96
 800286c:	709a      	strb	r2, [r3, #2]
		res_val = getAnalogRead(1);
 800286e:	2410      	movs	r4, #16
 8002870:	0025      	movs	r5, r4
 8002872:	193c      	adds	r4, r7, r4
 8002874:	2001      	movs	r0, #1
 8002876:	f7fd fe47 	bl	8000508 <getAnalogRead>
 800287a:	0003      	movs	r3, r0
 800287c:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 800287e:	002c      	movs	r4, r5
 8002880:	193b      	adds	r3, r7, r4
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	0018      	movs	r0, r3
 8002886:	f000 fa07 	bl	8002c98 <get8MSB>
 800288a:	0003      	movs	r3, r0
 800288c:	001a      	movs	r2, r3
 800288e:	4b5b      	ldr	r3, [pc, #364]	; (80029fc <usb_processFrame+0x3c8>)
 8002890:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8002892:	193b      	adds	r3, r7, r4
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	0018      	movs	r0, r3
 8002898:	f000 fa0d 	bl	8002cb6 <get8LSB>
 800289c:	0003      	movs	r3, r0
 800289e:	001a      	movs	r2, r3
 80028a0:	4b56      	ldr	r3, [pc, #344]	; (80029fc <usb_processFrame+0x3c8>)
 80028a2:	711a      	strb	r2, [r3, #4]
		break;
 80028a4:	e163      	b.n	8002b6e <usb_processFrame+0x53a>

	case 30://read user input 1
		res_n = 2;
 80028a6:	2317      	movs	r3, #23
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	2202      	movs	r2, #2
 80028ac:	701a      	strb	r2, [r3, #0]
		response[2] = 158;
 80028ae:	4b53      	ldr	r3, [pc, #332]	; (80029fc <usb_processFrame+0x3c8>)
 80028b0:	229e      	movs	r2, #158	; 0x9e
 80028b2:	709a      	strb	r2, [r3, #2]
		response[3] = getUserIn(1);
 80028b4:	2001      	movs	r0, #1
 80028b6:	f7fd ff5d 	bl	8000774 <getUserIn>
 80028ba:	0003      	movs	r3, r0
 80028bc:	001a      	movs	r2, r3
 80028be:	4b4f      	ldr	r3, [pc, #316]	; (80029fc <usb_processFrame+0x3c8>)
 80028c0:	70da      	strb	r2, [r3, #3]
		break;
 80028c2:	e154      	b.n	8002b6e <usb_processFrame+0x53a>

	case 31://read user input 2
		res_n = 2;
 80028c4:	2317      	movs	r3, #23
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	2202      	movs	r2, #2
 80028ca:	701a      	strb	r2, [r3, #0]
		response[2] = 159;
 80028cc:	4b4b      	ldr	r3, [pc, #300]	; (80029fc <usb_processFrame+0x3c8>)
 80028ce:	229f      	movs	r2, #159	; 0x9f
 80028d0:	709a      	strb	r2, [r3, #2]
		response[3] = getUserIn(2);
 80028d2:	2002      	movs	r0, #2
 80028d4:	f7fd ff4e 	bl	8000774 <getUserIn>
 80028d8:	0003      	movs	r3, r0
 80028da:	001a      	movs	r2, r3
 80028dc:	4b47      	ldr	r3, [pc, #284]	; (80029fc <usb_processFrame+0x3c8>)
 80028de:	70da      	strb	r2, [r3, #3]
		break;
 80028e0:	e145      	b.n	8002b6e <usb_processFrame+0x53a>

	case 40://Set encoder mode
		value = frame[3];
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3303      	adds	r3, #3
 80028e6:	781a      	ldrb	r2, [r3, #0]
 80028e8:	2112      	movs	r1, #18
 80028ea:	187b      	adds	r3, r7, r1
 80028ec:	801a      	strh	r2, [r3, #0]
		setEncoderMode(value);
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	0018      	movs	r0, r3
 80028f6:	f7fd fe41 	bl	800057c <setEncoderMode>
	case 41://Get encoder mode
		res_n = 2;
 80028fa:	2317      	movs	r3, #23
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	2202      	movs	r2, #2
 8002900:	701a      	strb	r2, [r3, #0]
		response[2] = 169;
 8002902:	4b3e      	ldr	r3, [pc, #248]	; (80029fc <usb_processFrame+0x3c8>)
 8002904:	22a9      	movs	r2, #169	; 0xa9
 8002906:	709a      	strb	r2, [r3, #2]
		response[3] = getEncoderMode();
 8002908:	f7fd fe48 	bl	800059c <getEncoderMode>
 800290c:	0003      	movs	r3, r0
 800290e:	001a      	movs	r2, r3
 8002910:	4b3a      	ldr	r3, [pc, #232]	; (80029fc <usb_processFrame+0x3c8>)
 8002912:	70da      	strb	r2, [r3, #3]
		break;
 8002914:	e12b      	b.n	8002b6e <usb_processFrame+0x53a>

	case 42://set encoder count
		value32 = (frame[3]<<24) + (frame[4]<<16) + (frame[5]<<8) + frame[6];
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3303      	adds	r3, #3
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	061a      	lsls	r2, r3, #24
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	3304      	adds	r3, #4
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	041b      	lsls	r3, r3, #16
 8002926:	18d2      	adds	r2, r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3305      	adds	r3, #5
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	021b      	lsls	r3, r3, #8
 8002930:	18d3      	adds	r3, r2, r3
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	3206      	adds	r2, #6
 8002936:	7812      	ldrb	r2, [r2, #0]
 8002938:	189b      	adds	r3, r3, r2
 800293a:	60bb      	str	r3, [r7, #8]
		setEncoderCount(value32);
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	0018      	movs	r0, r3
 8002940:	f7fd fdf4 	bl	800052c <setEncoderCount>
	case 43://get encoder
		res_n = 5;
 8002944:	2317      	movs	r3, #23
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	2205      	movs	r2, #5
 800294a:	701a      	strb	r2, [r3, #0]
		response[2] = 171;
 800294c:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <usb_processFrame+0x3c8>)
 800294e:	22ab      	movs	r2, #171	; 0xab
 8002950:	709a      	strb	r2, [r3, #2]
		res_val32 = getEncoderCount();
 8002952:	f7fd fe2d 	bl	80005b0 <getEncoderCount>
 8002956:	0003      	movs	r3, r0
 8002958:	60fb      	str	r3, [r7, #12]
		response[3] = get8MSB(get16MSB(res_val32));
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	0018      	movs	r0, r3
 800295e:	f000 f9b7 	bl	8002cd0 <get16MSB>
 8002962:	0003      	movs	r3, r0
 8002964:	0018      	movs	r0, r3
 8002966:	f000 f997 	bl	8002c98 <get8MSB>
 800296a:	0003      	movs	r3, r0
 800296c:	001a      	movs	r2, r3
 800296e:	4b23      	ldr	r3, [pc, #140]	; (80029fc <usb_processFrame+0x3c8>)
 8002970:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(get16MSB(res_val32));
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	0018      	movs	r0, r3
 8002976:	f000 f9ab 	bl	8002cd0 <get16MSB>
 800297a:	0003      	movs	r3, r0
 800297c:	0018      	movs	r0, r3
 800297e:	f000 f99a 	bl	8002cb6 <get8LSB>
 8002982:	0003      	movs	r3, r0
 8002984:	001a      	movs	r2, r3
 8002986:	4b1d      	ldr	r3, [pc, #116]	; (80029fc <usb_processFrame+0x3c8>)
 8002988:	711a      	strb	r2, [r3, #4]
		response[5] = get8MSB(get16LSB(res_val32));
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	0018      	movs	r0, r3
 800298e:	f000 f9aa 	bl	8002ce6 <get16LSB>
 8002992:	0003      	movs	r3, r0
 8002994:	0018      	movs	r0, r3
 8002996:	f000 f97f 	bl	8002c98 <get8MSB>
 800299a:	0003      	movs	r3, r0
 800299c:	001a      	movs	r2, r3
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <usb_processFrame+0x3c8>)
 80029a0:	715a      	strb	r2, [r3, #5]
		response[6] = get8LSB(get16LSB(res_val32));
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	0018      	movs	r0, r3
 80029a6:	f000 f99e 	bl	8002ce6 <get16LSB>
 80029aa:	0003      	movs	r3, r0
 80029ac:	0018      	movs	r0, r3
 80029ae:	f000 f982 	bl	8002cb6 <get8LSB>
 80029b2:	0003      	movs	r3, r0
 80029b4:	001a      	movs	r2, r3
 80029b6:	4b11      	ldr	r3, [pc, #68]	; (80029fc <usb_processFrame+0x3c8>)
 80029b8:	719a      	strb	r2, [r3, #6]
		break;
 80029ba:	e0d8      	b.n	8002b6e <usb_processFrame+0x53a>

	case 44:// get pwm duty cycle
		res_n = 3;
 80029bc:	2317      	movs	r3, #23
 80029be:	18fb      	adds	r3, r7, r3
 80029c0:	2203      	movs	r2, #3
 80029c2:	701a      	strb	r2, [r3, #0]
		response[2] = 172;
 80029c4:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <usb_processFrame+0x3c8>)
 80029c6:	22ac      	movs	r2, #172	; 0xac
 80029c8:	709a      	strb	r2, [r3, #2]
		res_val = getEncoderDuty();
 80029ca:	f7fd fec9 	bl	8000760 <getEncoderDuty>
 80029ce:	0002      	movs	r2, r0
 80029d0:	2410      	movs	r4, #16
 80029d2:	193b      	adds	r3, r7, r4
 80029d4:	801a      	strh	r2, [r3, #0]
		response[3] = get8MSB(res_val);
 80029d6:	193b      	adds	r3, r7, r4
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 f95c 	bl	8002c98 <get8MSB>
 80029e0:	0003      	movs	r3, r0
 80029e2:	001a      	movs	r2, r3
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <usb_processFrame+0x3c8>)
 80029e6:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 80029e8:	193b      	adds	r3, r7, r4
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	0018      	movs	r0, r3
 80029ee:	f000 f962 	bl	8002cb6 <get8LSB>
 80029f2:	0003      	movs	r3, r0
 80029f4:	001a      	movs	r2, r3
 80029f6:	4b01      	ldr	r3, [pc, #4]	; (80029fc <usb_processFrame+0x3c8>)
 80029f8:	711a      	strb	r2, [r3, #4]
		break;
 80029fa:	e0b8      	b.n	8002b6e <usb_processFrame+0x53a>
 80029fc:	200002f4 	.word	0x200002f4
 8002a00:	0800f3a4 	.word	0x0800f3a4

	case 50://Calibrate Gain
		calibrateGain();
 8002a04:	f7fd ff9a 	bl	800093c <calibrateGain>
	case 51:
		res_n = 2;
 8002a08:	2317      	movs	r3, #23
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	701a      	strb	r2, [r3, #0]
		response[2] = 179;
 8002a10:	4b67      	ldr	r3, [pc, #412]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a12:	22b3      	movs	r2, #179	; 0xb3
 8002a14:	709a      	strb	r2, [r3, #2]
		response[3] = getGainCalibrated();
 8002a16:	f7fd ffdb 	bl	80009d0 <getGainCalibrated>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	4b64      	ldr	r3, [pc, #400]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a20:	70da      	strb	r2, [r3, #3]
		break;
 8002a22:	e0a4      	b.n	8002b6e <usb_processFrame+0x53a>

	case 52://get RG step
		res_n = 2;
 8002a24:	2317      	movs	r3, #23
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	2202      	movs	r2, #2
 8002a2a:	701a      	strb	r2, [r3, #0]
		response[2] = 180;
 8002a2c:	4b60      	ldr	r3, [pc, #384]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a2e:	22b4      	movs	r2, #180	; 0xb4
 8002a30:	709a      	strb	r2, [r3, #2]
		response[3] = getRgStep();
 8002a32:	f7fd ffd7 	bl	80009e4 <getRgStep>
 8002a36:	0003      	movs	r3, r0
 8002a38:	001a      	movs	r2, r3
 8002a3a:	4b5d      	ldr	r3, [pc, #372]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a3c:	70da      	strb	r2, [r3, #3]
		break;
 8002a3e:	e096      	b.n	8002b6e <usb_processFrame+0x53a>

	case 53://get RG step
		res_n = 2;
 8002a40:	2317      	movs	r3, #23
 8002a42:	18fb      	adds	r3, r7, r3
 8002a44:	2202      	movs	r2, #2
 8002a46:	701a      	strb	r2, [r3, #0]
		response[2] = 181;
 8002a48:	4b59      	ldr	r3, [pc, #356]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a4a:	22b5      	movs	r2, #181	; 0xb5
 8002a4c:	709a      	strb	r2, [r3, #2]
		response[3] = getRgWiper();
 8002a4e:	f7fd ffd3 	bl	80009f8 <getRgWiper>
 8002a52:	0003      	movs	r3, r0
 8002a54:	001a      	movs	r2, r3
 8002a56:	4b56      	ldr	r3, [pc, #344]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a58:	70da      	strb	r2, [r3, #3]
		break;
 8002a5a:	e088      	b.n	8002b6e <usb_processFrame+0x53a>

	case 54://Set amp gain
		value = (frame[3]<<8) + frame[4];
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3303      	adds	r3, #3
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	b299      	uxth	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	2012      	movs	r0, #18
 8002a72:	183b      	adds	r3, r7, r0
 8002a74:	188a      	adds	r2, r1, r2
 8002a76:	801a      	strh	r2, [r3, #0]
		setGain(value);
 8002a78:	183b      	adds	r3, r7, r0
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7fd fff5 	bl	8000a6c <setGain>
	case 55://get amp gain
		res_n = 3;
 8002a82:	2317      	movs	r3, #23
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	2203      	movs	r2, #3
 8002a88:	701a      	strb	r2, [r3, #0]
		response[2] = 183;
 8002a8a:	4b49      	ldr	r3, [pc, #292]	; (8002bb0 <usb_processFrame+0x57c>)
 8002a8c:	22b7      	movs	r2, #183	; 0xb7
 8002a8e:	709a      	strb	r2, [r3, #2]
		res_val = getActiveGain();
 8002a90:	2410      	movs	r4, #16
 8002a92:	0025      	movs	r5, r4
 8002a94:	193c      	adds	r4, r7, r4
 8002a96:	f7fe f827 	bl	8000ae8 <getActiveGain>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 8002a9e:	002c      	movs	r4, r5
 8002aa0:	193b      	adds	r3, r7, r4
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f000 f8f7 	bl	8002c98 <get8MSB>
 8002aaa:	0003      	movs	r3, r0
 8002aac:	001a      	movs	r2, r3
 8002aae:	4b40      	ldr	r3, [pc, #256]	; (8002bb0 <usb_processFrame+0x57c>)
 8002ab0:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8002ab2:	193b      	adds	r3, r7, r4
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f000 f8fd 	bl	8002cb6 <get8LSB>
 8002abc:	0003      	movs	r3, r0
 8002abe:	001a      	movs	r2, r3
 8002ac0:	4b3b      	ldr	r3, [pc, #236]	; (8002bb0 <usb_processFrame+0x57c>)
 8002ac2:	711a      	strb	r2, [r3, #4]
		break;
 8002ac4:	e053      	b.n	8002b6e <usb_processFrame+0x53a>

	case 60:
		value = (frame[3]<<8) + frame[4];
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3303      	adds	r3, #3
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	b299      	uxth	r1, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	2012      	movs	r0, #18
 8002adc:	183b      	adds	r3, r7, r0
 8002ade:	188a      	adds	r2, r1, r2
 8002ae0:	801a      	strh	r2, [r3, #0]
		setOffset(value);
 8002ae2:	183b      	adds	r3, r7, r0
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f7fd fe6a 	bl	80007c0 <setOffset>

	case 61:
		res_n = 3;
 8002aec:	2317      	movs	r3, #23
 8002aee:	18fb      	adds	r3, r7, r3
 8002af0:	2203      	movs	r2, #3
 8002af2:	701a      	strb	r2, [r3, #0]
		response[2] = 189;
 8002af4:	4b2e      	ldr	r3, [pc, #184]	; (8002bb0 <usb_processFrame+0x57c>)
 8002af6:	22bd      	movs	r2, #189	; 0xbd
 8002af8:	709a      	strb	r2, [r3, #2]
		res_val = getOffset();
 8002afa:	2410      	movs	r4, #16
 8002afc:	0025      	movs	r5, r4
 8002afe:	193c      	adds	r4, r7, r4
 8002b00:	f7fd fe78 	bl	80007f4 <getOffset>
 8002b04:	0003      	movs	r3, r0
 8002b06:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 8002b08:	002c      	movs	r4, r5
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f000 f8c2 	bl	8002c98 <get8MSB>
 8002b14:	0003      	movs	r3, r0
 8002b16:	001a      	movs	r2, r3
 8002b18:	4b25      	ldr	r3, [pc, #148]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b1a:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8002b1c:	193b      	adds	r3, r7, r4
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	0018      	movs	r0, r3
 8002b22:	f000 f8c8 	bl	8002cb6 <get8LSB>
 8002b26:	0003      	movs	r3, r0
 8002b28:	001a      	movs	r2, r3
 8002b2a:	4b21      	ldr	r3, [pc, #132]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b2c:	711a      	strb	r2, [r3, #4]
		break;
 8002b2e:	e01e      	b.n	8002b6e <usb_processFrame+0x53a>

	case 62:
		res_val = autoOffset();
 8002b30:	f7fd ffe6 	bl	8000b00 <autoOffset>
 8002b34:	0003      	movs	r3, r0
 8002b36:	001a      	movs	r2, r3
 8002b38:	2110      	movs	r1, #16
 8002b3a:	187b      	adds	r3, r7, r1
 8002b3c:	801a      	strh	r2, [r3, #0]
		res_n = 2;
 8002b3e:	2317      	movs	r3, #23
 8002b40:	18fb      	adds	r3, r7, r3
 8002b42:	2202      	movs	r2, #2
 8002b44:	701a      	strb	r2, [r3, #0]
		response[2] = 190;
 8002b46:	4b1a      	ldr	r3, [pc, #104]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b48:	22be      	movs	r2, #190	; 0xbe
 8002b4a:	709a      	strb	r2, [r3, #2]
		response[3] = res_val;
 8002b4c:	187b      	adds	r3, r7, r1
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	4b17      	ldr	r3, [pc, #92]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b54:	70da      	strb	r2, [r3, #3]
		break;
 8002b56:	e00a      	b.n	8002b6e <usb_processFrame+0x53a>
		//// development functions



	default://returns an error
		res_n = 2;
 8002b58:	2317      	movs	r3, #23
 8002b5a:	18fb      	adds	r3, r7, r3
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	701a      	strb	r2, [r3, #0]
		response[2] = 0;
 8002b60:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	709a      	strb	r2, [r3, #2]
		response[3] = 1;
 8002b66:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	70da      	strb	r2, [r3, #3]
		break;
 8002b6c:	46c0      	nop			; (mov r8, r8)

	}


	response[2 + res_n] = '\r';
 8002b6e:	2017      	movs	r0, #23
 8002b70:	183b      	adds	r3, r7, r0
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	3302      	adds	r3, #2
 8002b76:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b78:	210d      	movs	r1, #13
 8002b7a:	54d1      	strb	r1, [r2, r3]
	response[2 + res_n + 1] = '\n';
 8002b7c:	183b      	adds	r3, r7, r0
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	3303      	adds	r3, #3
 8002b82:	4a0b      	ldr	r2, [pc, #44]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b84:	210a      	movs	r1, #10
 8002b86:	54d1      	strb	r1, [r2, r3]
	response[1] = res_n;
 8002b88:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b8a:	183a      	adds	r2, r7, r0
 8002b8c:	7812      	ldrb	r2, [r2, #0]
 8002b8e:	705a      	strb	r2, [r3, #1]
	CDC_Transmit_FS(response, res_n + 4);
 8002b90:	183b      	adds	r3, r7, r0
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	3304      	adds	r3, #4
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <usb_processFrame+0x57c>)
 8002b9c:	0011      	movs	r1, r2
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f00b fec6 	bl	800e930 <CDC_Transmit_FS>
	return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b006      	add	sp, #24
 8002bac:	bdb0      	pop	{r4, r5, r7, pc}
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	200002f4 	.word	0x200002f4

08002bb4 <usb_getQueuedCommand>:
/*
 * usb_getQueuedCommand(pointer to queue)
 * Get a entire frame from the queue and verify its format,
 * If valid, it gets processed and returns 1. otherwise, returns 0 *
 */
uint8_t usb_getQueuedCommand(usbQueue *q){
 8002bb4:	b5b0      	push	{r4, r5, r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	static uint8_t rx_frame[USB_FRAME_SIZE];
	if (q->queue[q->r_index] != '#'){
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2241      	movs	r2, #65	; 0x41
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	001a      	movs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	5c9b      	ldrb	r3, [r3, r2]
 8002bc8:	2b23      	cmp	r3, #35	; 0x23
 8002bca:	d003      	beq.n	8002bd4 <usb_getQueuedCommand+0x20>
		usb_queueDiscard(q);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f7ff fcdf 	bl	8002592 <usb_queueDiscard>
	}
	if (usb_queuedData(q)){
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f7ff fc80 	bl	80024dc <usb_queuedData>
 8002bdc:	1e03      	subs	r3, r0, #0
 8002bde:	d041      	beq.n	8002c64 <usb_getQueuedCommand+0xb0>
		uint8_t n = usb_peekQueue(q, 1);
 8002be0:	250e      	movs	r5, #14
 8002be2:	197c      	adds	r4, r7, r5
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2101      	movs	r1, #1
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7ff fc89 	bl	8002500 <usb_peekQueue>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	7023      	strb	r3, [r4, #0]
		uint8_t frame_len = 2 + n + 2;
 8002bf2:	230d      	movs	r3, #13
 8002bf4:	18fb      	adds	r3, r7, r3
 8002bf6:	197a      	adds	r2, r7, r5
 8002bf8:	7812      	ldrb	r2, [r2, #0]
 8002bfa:	3204      	adds	r2, #4
 8002bfc:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i< frame_len; i++){
 8002bfe:	230f      	movs	r3, #15
 8002c00:	18fb      	adds	r3, r7, r3
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e00f      	b.n	8002c28 <usb_getQueuedCommand+0x74>
			rx_frame[i] = usb_GetByteFromQueue(q);
 8002c08:	250f      	movs	r5, #15
 8002c0a:	197b      	adds	r3, r7, r5
 8002c0c:	781c      	ldrb	r4, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	0018      	movs	r0, r3
 8002c12:	f7ff fc98 	bl	8002546 <usb_GetByteFromQueue>
 8002c16:	0003      	movs	r3, r0
 8002c18:	001a      	movs	r2, r3
 8002c1a:	4b15      	ldr	r3, [pc, #84]	; (8002c70 <usb_getQueuedCommand+0xbc>)
 8002c1c:	551a      	strb	r2, [r3, r4]
		for (uint8_t i = 0; i< frame_len; i++){
 8002c1e:	197b      	adds	r3, r7, r5
 8002c20:	781a      	ldrb	r2, [r3, #0]
 8002c22:	197b      	adds	r3, r7, r5
 8002c24:	3201      	adds	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	230f      	movs	r3, #15
 8002c2a:	18fa      	adds	r2, r7, r3
 8002c2c:	230d      	movs	r3, #13
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	7812      	ldrb	r2, [r2, #0]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d3e7      	bcc.n	8002c08 <usb_getQueuedCommand+0x54>
		}
		if (rx_frame[frame_len-2] == '\r' && rx_frame[frame_len-1] == '\n'){
 8002c38:	230d      	movs	r3, #13
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	3b02      	subs	r3, #2
 8002c40:	4a0b      	ldr	r2, [pc, #44]	; (8002c70 <usb_getQueuedCommand+0xbc>)
 8002c42:	5cd3      	ldrb	r3, [r2, r3]
 8002c44:	2b0d      	cmp	r3, #13
 8002c46:	d10d      	bne.n	8002c64 <usb_getQueuedCommand+0xb0>
 8002c48:	230d      	movs	r3, #13
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	4a07      	ldr	r2, [pc, #28]	; (8002c70 <usb_getQueuedCommand+0xbc>)
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	2b0a      	cmp	r3, #10
 8002c56:	d105      	bne.n	8002c64 <usb_getQueuedCommand+0xb0>
			usb_processFrame(rx_frame);
 8002c58:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <usb_getQueuedCommand+0xbc>)
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f7ff fcea 	bl	8002634 <usb_processFrame>
			return 1;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <usb_getQueuedCommand+0xb2>
		}
	}
	return 0;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b004      	add	sp, #16
 8002c6c:	bdb0      	pop	{r4, r5, r7, pc}
 8002c6e:	46c0      	nop			; (mov r8, r8)
 8002c70:	20000304 	.word	0x20000304

08002c74 <usbController>:

void usbController(){
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
	if (usb_queuedData(&usb_Q)){
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <usbController+0x20>)
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	f7ff fc2e 	bl	80024dc <usb_queuedData>
 8002c80:	1e03      	subs	r3, r0, #0
 8002c82:	d003      	beq.n	8002c8c <usbController+0x18>
		usb_getQueuedCommand(&usb_Q);
 8002c84:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <usbController+0x20>)
 8002c86:	0018      	movs	r0, r3
 8002c88:	f7ff ff94 	bl	8002bb4 <usb_getQueuedCommand>
	}
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	20000730 	.word	0x20000730

08002c98 <get8MSB>:
#include "panda_utils.h"
#include "main.h"


//Utils functions
uint8_t get8MSB(uint16_t val){
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	1dbb      	adds	r3, r7, #6
 8002ca2:	801a      	strh	r2, [r3, #0]
	return val/256;
 8002ca4:	1dbb      	adds	r3, r7, #6
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	b2db      	uxtb	r3, r3
}
 8002cae:	0018      	movs	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	b002      	add	sp, #8
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <get8LSB>:
uint8_t get8LSB(uint16_t val){
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	0002      	movs	r2, r0
 8002cbe:	1dbb      	adds	r3, r7, #6
 8002cc0:	801a      	strh	r2, [r3, #0]
	return val%256;
 8002cc2:	1dbb      	adds	r3, r7, #6
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	b2db      	uxtb	r3, r3
}
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b002      	add	sp, #8
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <get16MSB>:
uint16_t get16MSB(uint32_t val){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	return val/65536;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	0c1b      	lsrs	r3, r3, #16
 8002cdc:	b29b      	uxth	r3, r3
}
 8002cde:	0018      	movs	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b002      	add	sp, #8
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <get16LSB>:
uint16_t get16LSB(uint32_t val){
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
	return val%65536;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	b29b      	uxth	r3, r3
}
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b002      	add	sp, #8
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <getConfigBits>:



uint8_t getConfigBits(){
 8002cfc:	b590      	push	{r4, r7, lr}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
	uint8_t config = HAL_GPIO_ReadPin(CONFIG_BIT0_GPIO_Port, CONFIG_BIT0_Pin);
 8002d02:	1dfc      	adds	r4, r7, #7
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	021a      	lsls	r2, r3, #8
 8002d08:	2390      	movs	r3, #144	; 0x90
 8002d0a:	05db      	lsls	r3, r3, #23
 8002d0c:	0011      	movs	r1, r2
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f002 fc9e 	bl	8005650 <HAL_GPIO_ReadPin>
 8002d14:	0003      	movs	r3, r0
 8002d16:	7023      	strb	r3, [r4, #0]
	config += 2 * HAL_GPIO_ReadPin(CONFIG_BIT1_GPIO_Port, CONFIG_BIT1_Pin);
 8002d18:	4b16      	ldr	r3, [pc, #88]	; (8002d74 <getConfigBits+0x78>)
 8002d1a:	2108      	movs	r1, #8
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f002 fc97 	bl	8005650 <HAL_GPIO_ReadPin>
 8002d22:	0003      	movs	r3, r0
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	b2d9      	uxtb	r1, r3
 8002d28:	1dfb      	adds	r3, r7, #7
 8002d2a:	1dfa      	adds	r2, r7, #7
 8002d2c:	7812      	ldrb	r2, [r2, #0]
 8002d2e:	188a      	adds	r2, r1, r2
 8002d30:	701a      	strb	r2, [r3, #0]
	config += 4 * HAL_GPIO_ReadPin(CONFIG_BIT2_GPIO_Port, CONFIG_BIT2_Pin);
 8002d32:	4b10      	ldr	r3, [pc, #64]	; (8002d74 <getConfigBits+0x78>)
 8002d34:	2110      	movs	r1, #16
 8002d36:	0018      	movs	r0, r3
 8002d38:	f002 fc8a 	bl	8005650 <HAL_GPIO_ReadPin>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	b2d9      	uxtb	r1, r3
 8002d42:	1dfb      	adds	r3, r7, #7
 8002d44:	1dfa      	adds	r2, r7, #7
 8002d46:	7812      	ldrb	r2, [r2, #0]
 8002d48:	188a      	adds	r2, r1, r2
 8002d4a:	701a      	strb	r2, [r3, #0]
	config += 8 * HAL_GPIO_ReadPin(CONFIG_BIT3_GPIO_Port, CONFIG_BIT3_Pin);
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <getConfigBits+0x78>)
 8002d4e:	2120      	movs	r1, #32
 8002d50:	0018      	movs	r0, r3
 8002d52:	f002 fc7d 	bl	8005650 <HAL_GPIO_ReadPin>
 8002d56:	0003      	movs	r3, r0
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	b2d9      	uxtb	r1, r3
 8002d5c:	1dfb      	adds	r3, r7, #7
 8002d5e:	1dfa      	adds	r2, r7, #7
 8002d60:	7812      	ldrb	r2, [r2, #0]
 8002d62:	188a      	adds	r2, r1, r2
 8002d64:	701a      	strb	r2, [r3, #0]
	return config;
 8002d66:	1dfb      	adds	r3, r7, #7
 8002d68:	781b      	ldrb	r3, [r3, #0]
}
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	b003      	add	sp, #12
 8002d70:	bd90      	pop	{r4, r7, pc}
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	48000400 	.word	0x48000400

08002d78 <getActiveD>:
#define GAIN_POT_SS_PIN SPI1_SS1_Pin

SPI_HandleTypeDef *hspix;

uint8_t last_digipot_data;
uint8_t getActiveD(){
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
	return last_digipot_data;
 8002d7c:	4b02      	ldr	r3, [pc, #8]	; (8002d88 <getActiveD+0x10>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	20000a00 	.word	0x20000a00

08002d8c <digipotWrite>:

void digipotWrite(uint8_t ndata){
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	0002      	movs	r2, r0
 8002d94:	1dfb      	adds	r3, r7, #7
 8002d96:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GAIN_POT_SS_PORT, GAIN_POT_SS_PIN, 0);
 8002d98:	2390      	movs	r3, #144	; 0x90
 8002d9a:	05db      	lsls	r3, r3, #23
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2108      	movs	r1, #8
 8002da0:	0018      	movs	r0, r3
 8002da2:	f002 fc72 	bl	800568a <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002da6:	2032      	movs	r0, #50	; 0x32
 8002da8:	f000 fbd0 	bl	800354c <HAL_Delay>
	uint8_t potdata[2];
	potdata[0] = 0b00010011;
 8002dac:	210c      	movs	r1, #12
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2213      	movs	r2, #19
 8002db2:	701a      	strb	r2, [r3, #0]
	potdata[1] = ndata;
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	1dfa      	adds	r2, r7, #7
 8002db8:	7812      	ldrb	r2, [r2, #0]
 8002dba:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(hspix,potdata, 2, 50);
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <digipotWrite+0x64>)
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	1879      	adds	r1, r7, r1
 8002dc2:	2332      	movs	r3, #50	; 0x32
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	f006 fad3 	bl	8009370 <HAL_SPI_Transmit>
	HAL_Delay(50);
 8002dca:	2032      	movs	r0, #50	; 0x32
 8002dcc:	f000 fbbe 	bl	800354c <HAL_Delay>
	last_digipot_data = ndata;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <digipotWrite+0x68>)
 8002dd2:	1dfa      	adds	r2, r7, #7
 8002dd4:	7812      	ldrb	r2, [r2, #0]
 8002dd6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GAIN_POT_SS_PORT, GAIN_POT_SS_PIN, 1);
 8002dd8:	2390      	movs	r3, #144	; 0x90
 8002dda:	05db      	lsls	r3, r3, #23
 8002ddc:	2201      	movs	r2, #1
 8002dde:	2108      	movs	r1, #8
 8002de0:	0018      	movs	r0, r3
 8002de2:	f002 fc52 	bl	800568a <HAL_GPIO_WritePin>

}
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b004      	add	sp, #16
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	20000a04 	.word	0x20000a04
 8002df4:	20000a00 	.word	0x20000a00

08002df8 <spiInit>:
void spiInit(SPI_HandleTypeDef *nhspix){
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	hspix = nhspix;
 8002e00:	4b04      	ldr	r3, [pc, #16]	; (8002e14 <spiInit+0x1c>)
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	601a      	str	r2, [r3, #0]
	digipotWrite(0);
 8002e06:	2000      	movs	r0, #0
 8002e08:	f7ff ffc0 	bl	8002d8c <digipotWrite>
}
 8002e0c:	46c0      	nop			; (mov r8, r8)
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	b002      	add	sp, #8
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20000a04 	.word	0x20000a04

08002e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1e:	4b0f      	ldr	r3, [pc, #60]	; (8002e5c <HAL_MspInit+0x44>)
 8002e20:	699a      	ldr	r2, [r3, #24]
 8002e22:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <HAL_MspInit+0x44>)
 8002e24:	2101      	movs	r1, #1
 8002e26:	430a      	orrs	r2, r1
 8002e28:	619a      	str	r2, [r3, #24]
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <HAL_MspInit+0x44>)
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	4013      	ands	r3, r2
 8002e32:	607b      	str	r3, [r7, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e36:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <HAL_MspInit+0x44>)
 8002e38:	69da      	ldr	r2, [r3, #28]
 8002e3a:	4b08      	ldr	r3, [pc, #32]	; (8002e5c <HAL_MspInit+0x44>)
 8002e3c:	2180      	movs	r1, #128	; 0x80
 8002e3e:	0549      	lsls	r1, r1, #21
 8002e40:	430a      	orrs	r2, r1
 8002e42:	61da      	str	r2, [r3, #28]
 8002e44:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_MspInit+0x44>)
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	055b      	lsls	r3, r3, #21
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b002      	add	sp, #8
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	40021000 	.word	0x40021000

08002e60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	2314      	movs	r3, #20
 8002e6a:	18fb      	adds	r3, r7, r3
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	2314      	movs	r3, #20
 8002e70:	001a      	movs	r2, r3
 8002e72:	2100      	movs	r1, #0
 8002e74:	f00c fa40 	bl	800f2f8 <memset>
  if(hadc->Instance==ADC1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a2e      	ldr	r2, [pc, #184]	; (8002f38 <HAL_ADC_MspInit+0xd8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d155      	bne.n	8002f2e <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e82:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002e84:	699a      	ldr	r2, [r3, #24]
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002e88:	2180      	movs	r1, #128	; 0x80
 8002e8a:	0089      	lsls	r1, r1, #2
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	619a      	str	r2, [r3, #24]
 8002e90:	4b2a      	ldr	r3, [pc, #168]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002e92:	699a      	ldr	r2, [r3, #24]
 8002e94:	2380      	movs	r3, #128	; 0x80
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9e:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002ea0:	695a      	ldr	r2, [r3, #20]
 8002ea2:	4b26      	ldr	r3, [pc, #152]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002ea4:	2180      	movs	r1, #128	; 0x80
 8002ea6:	0289      	lsls	r1, r1, #10
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	615a      	str	r2, [r3, #20]
 8002eac:	4b23      	ldr	r3, [pc, #140]	; (8002f3c <HAL_ADC_MspInit+0xdc>)
 8002eae:	695a      	ldr	r2, [r3, #20]
 8002eb0:	2380      	movs	r3, #128	; 0x80
 8002eb2:	029b      	lsls	r3, r3, #10
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = ANALOG_IN1_Pin|ANALOG_IN2_Pin|AMP_OUT_Pin;
 8002eba:	2114      	movs	r1, #20
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	2207      	movs	r2, #7
 8002ec0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ece:	187a      	adds	r2, r7, r1
 8002ed0:	2390      	movs	r3, #144	; 0x90
 8002ed2:	05db      	lsls	r3, r3, #23
 8002ed4:	0011      	movs	r1, r2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f002 fa42 	bl	8005360 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002edc:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002ede:	4a19      	ldr	r2, [pc, #100]	; (8002f44 <HAL_ADC_MspInit+0xe4>)
 8002ee0:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ee2:	4b17      	ldr	r3, [pc, #92]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ee8:	4b15      	ldr	r3, [pc, #84]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002eee:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002ef0:	2280      	movs	r2, #128	; 0x80
 8002ef2:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ef4:	4b12      	ldr	r3, [pc, #72]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002ef6:	2280      	movs	r2, #128	; 0x80
 8002ef8:	0052      	lsls	r2, r2, #1
 8002efa:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002efc:	4b10      	ldr	r3, [pc, #64]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002efe:	2280      	movs	r2, #128	; 0x80
 8002f00:	00d2      	lsls	r2, r2, #3
 8002f02:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002f04:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002f06:	2220      	movs	r2, #32
 8002f08:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8002f0a:	4b0d      	ldr	r3, [pc, #52]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002f0c:	2280      	movs	r2, #128	; 0x80
 8002f0e:	0192      	lsls	r2, r2, #6
 8002f10:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002f12:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002f14:	0018      	movs	r0, r3
 8002f16:	f002 f839 	bl	8004f8c <HAL_DMA_Init>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8002f1e:	f7fe fadb 	bl	80014d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a06      	ldr	r2, [pc, #24]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002f26:	631a      	str	r2, [r3, #48]	; 0x30
 8002f28:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <HAL_ADC_MspInit+0xe0>)
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b00a      	add	sp, #40	; 0x28
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	40012400 	.word	0x40012400
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	20000950 	.word	0x20000950
 8002f44:	40020008 	.word	0x40020008

08002f48 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	; 0x28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	2314      	movs	r3, #20
 8002f52:	18fb      	adds	r3, r7, r3
 8002f54:	0018      	movs	r0, r3
 8002f56:	2314      	movs	r3, #20
 8002f58:	001a      	movs	r2, r3
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	f00c f9cc 	bl	800f2f8 <memset>
  if(hcan->Instance==CAN)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a20      	ldr	r2, [pc, #128]	; (8002fe8 <HAL_CAN_MspInit+0xa0>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d13a      	bne.n	8002fe0 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002f6a:	4b20      	ldr	r3, [pc, #128]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	4b1f      	ldr	r3, [pc, #124]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f70:	2180      	movs	r1, #128	; 0x80
 8002f72:	0489      	lsls	r1, r1, #18
 8002f74:	430a      	orrs	r2, r1
 8002f76:	61da      	str	r2, [r3, #28]
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f7a:	69da      	ldr	r2, [r3, #28]
 8002f7c:	2380      	movs	r3, #128	; 0x80
 8002f7e:	049b      	lsls	r3, r3, #18
 8002f80:	4013      	ands	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f86:	4b19      	ldr	r3, [pc, #100]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	4b18      	ldr	r3, [pc, #96]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f8c:	2180      	movs	r1, #128	; 0x80
 8002f8e:	02c9      	lsls	r1, r1, #11
 8002f90:	430a      	orrs	r2, r1
 8002f92:	615a      	str	r2, [r3, #20]
 8002f94:	4b15      	ldr	r3, [pc, #84]	; (8002fec <HAL_CAN_MspInit+0xa4>)
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	2380      	movs	r3, #128	; 0x80
 8002f9a:	02db      	lsls	r3, r3, #11
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002fa2:	2114      	movs	r1, #20
 8002fa4:	187b      	adds	r3, r7, r1
 8002fa6:	22c0      	movs	r2, #192	; 0xc0
 8002fa8:	0092      	lsls	r2, r2, #2
 8002faa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	2202      	movs	r2, #2
 8002fb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	2203      	movs	r2, #3
 8002fbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc4:	187b      	adds	r3, r7, r1
 8002fc6:	4a0a      	ldr	r2, [pc, #40]	; (8002ff0 <HAL_CAN_MspInit+0xa8>)
 8002fc8:	0019      	movs	r1, r3
 8002fca:	0010      	movs	r0, r2
 8002fcc:	f002 f9c8 	bl	8005360 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	201e      	movs	r0, #30
 8002fd6:	f001 fcf5 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8002fda:	201e      	movs	r0, #30
 8002fdc:	f001 fd07 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b00a      	add	sp, #40	; 0x28
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40006400 	.word	0x40006400
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	48000400 	.word	0x48000400

08002ff4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a09      	ldr	r2, [pc, #36]	; (8003028 <HAL_CRC_MspInit+0x34>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10b      	bne.n	800301e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003006:	4b09      	ldr	r3, [pc, #36]	; (800302c <HAL_CRC_MspInit+0x38>)
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	4b08      	ldr	r3, [pc, #32]	; (800302c <HAL_CRC_MspInit+0x38>)
 800300c:	2140      	movs	r1, #64	; 0x40
 800300e:	430a      	orrs	r2, r1
 8003010:	615a      	str	r2, [r3, #20]
 8003012:	4b06      	ldr	r3, [pc, #24]	; (800302c <HAL_CRC_MspInit+0x38>)
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	2240      	movs	r2, #64	; 0x40
 8003018:	4013      	ands	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800301e:	46c0      	nop			; (mov r8, r8)
 8003020:	46bd      	mov	sp, r7
 8003022:	b004      	add	sp, #16
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	40023000 	.word	0x40023000
 800302c:	40021000 	.word	0x40021000

08003030 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	2314      	movs	r3, #20
 800303a:	18fb      	adds	r3, r7, r3
 800303c:	0018      	movs	r0, r3
 800303e:	2314      	movs	r3, #20
 8003040:	001a      	movs	r2, r3
 8003042:	2100      	movs	r1, #0
 8003044:	f00c f958 	bl	800f2f8 <memset>
  if(hdac->Instance==DAC)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a19      	ldr	r2, [pc, #100]	; (80030b4 <HAL_DAC_MspInit+0x84>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d12c      	bne.n	80030ac <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003052:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	4b18      	ldr	r3, [pc, #96]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 8003058:	2180      	movs	r1, #128	; 0x80
 800305a:	0589      	lsls	r1, r1, #22
 800305c:	430a      	orrs	r2, r1
 800305e:	61da      	str	r2, [r3, #28]
 8003060:	4b15      	ldr	r3, [pc, #84]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 8003062:	69da      	ldr	r2, [r3, #28]
 8003064:	2380      	movs	r3, #128	; 0x80
 8003066:	059b      	lsls	r3, r3, #22
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800306e:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 8003070:	695a      	ldr	r2, [r3, #20]
 8003072:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 8003074:	2180      	movs	r1, #128	; 0x80
 8003076:	0289      	lsls	r1, r1, #10
 8003078:	430a      	orrs	r2, r1
 800307a:	615a      	str	r2, [r3, #20]
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_DAC_MspInit+0x88>)
 800307e:	695a      	ldr	r2, [r3, #20]
 8003080:	2380      	movs	r3, #128	; 0x80
 8003082:	029b      	lsls	r3, r3, #10
 8003084:	4013      	ands	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800308a:	2114      	movs	r1, #20
 800308c:	187b      	adds	r3, r7, r1
 800308e:	2210      	movs	r2, #16
 8003090:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003092:	187b      	adds	r3, r7, r1
 8003094:	2203      	movs	r2, #3
 8003096:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003098:	187b      	adds	r3, r7, r1
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309e:	187a      	adds	r2, r7, r1
 80030a0:	2390      	movs	r3, #144	; 0x90
 80030a2:	05db      	lsls	r3, r3, #23
 80030a4:	0011      	movs	r1, r2
 80030a6:	0018      	movs	r0, r3
 80030a8:	f002 f95a 	bl	8005360 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b00a      	add	sp, #40	; 0x28
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40007400 	.word	0x40007400
 80030b8:	40021000 	.word	0x40021000

080030bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08a      	sub	sp, #40	; 0x28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c4:	2314      	movs	r3, #20
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	0018      	movs	r0, r3
 80030ca:	2314      	movs	r3, #20
 80030cc:	001a      	movs	r2, r3
 80030ce:	2100      	movs	r1, #0
 80030d0:	f00c f912 	bl	800f2f8 <memset>
  if(hi2c->Instance==I2C1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a20      	ldr	r2, [pc, #128]	; (800315c <HAL_I2C_MspInit+0xa0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d139      	bne.n	8003152 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030de:	4b20      	ldr	r3, [pc, #128]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 80030e0:	695a      	ldr	r2, [r3, #20]
 80030e2:	4b1f      	ldr	r3, [pc, #124]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 80030e4:	2180      	movs	r1, #128	; 0x80
 80030e6:	02c9      	lsls	r1, r1, #11
 80030e8:	430a      	orrs	r2, r1
 80030ea:	615a      	str	r2, [r3, #20]
 80030ec:	4b1c      	ldr	r3, [pc, #112]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 80030ee:	695a      	ldr	r2, [r3, #20]
 80030f0:	2380      	movs	r3, #128	; 0x80
 80030f2:	02db      	lsls	r3, r3, #11
 80030f4:	4013      	ands	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
 80030f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030fa:	2114      	movs	r1, #20
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	22c0      	movs	r2, #192	; 0xc0
 8003100:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003102:	187b      	adds	r3, r7, r1
 8003104:	2212      	movs	r2, #18
 8003106:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003108:	187b      	adds	r3, r7, r1
 800310a:	2201      	movs	r2, #1
 800310c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800310e:	187b      	adds	r3, r7, r1
 8003110:	2203      	movs	r2, #3
 8003112:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003114:	187b      	adds	r3, r7, r1
 8003116:	2201      	movs	r2, #1
 8003118:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800311a:	187b      	adds	r3, r7, r1
 800311c:	4a11      	ldr	r2, [pc, #68]	; (8003164 <HAL_I2C_MspInit+0xa8>)
 800311e:	0019      	movs	r1, r3
 8003120:	0010      	movs	r0, r2
 8003122:	f002 f91d 	bl	8005360 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003126:	4b0e      	ldr	r3, [pc, #56]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	4b0d      	ldr	r3, [pc, #52]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 800312c:	2180      	movs	r1, #128	; 0x80
 800312e:	0389      	lsls	r1, r1, #14
 8003130:	430a      	orrs	r2, r1
 8003132:	61da      	str	r2, [r3, #28]
 8003134:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <HAL_I2C_MspInit+0xa4>)
 8003136:	69da      	ldr	r2, [r3, #28]
 8003138:	2380      	movs	r3, #128	; 0x80
 800313a:	039b      	lsls	r3, r3, #14
 800313c:	4013      	ands	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2100      	movs	r1, #0
 8003146:	2017      	movs	r0, #23
 8003148:	f001 fc3c 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800314c:	2017      	movs	r0, #23
 800314e:	f001 fc4e 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	46bd      	mov	sp, r7
 8003156:	b00a      	add	sp, #40	; 0x28
 8003158:	bd80      	pop	{r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	40005400 	.word	0x40005400
 8003160:	40021000 	.word	0x40021000
 8003164:	48000400 	.word	0x48000400

08003168 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	; 0x28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	2314      	movs	r3, #20
 8003172:	18fb      	adds	r3, r7, r3
 8003174:	0018      	movs	r0, r3
 8003176:	2314      	movs	r3, #20
 8003178:	001a      	movs	r2, r3
 800317a:	2100      	movs	r1, #0
 800317c:	f00c f8bc 	bl	800f2f8 <memset>
  if(hspi->Instance==SPI1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a1c      	ldr	r2, [pc, #112]	; (80031f8 <HAL_SPI_MspInit+0x90>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d132      	bne.n	80031f0 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800318a:	4b1c      	ldr	r3, [pc, #112]	; (80031fc <HAL_SPI_MspInit+0x94>)
 800318c:	699a      	ldr	r2, [r3, #24]
 800318e:	4b1b      	ldr	r3, [pc, #108]	; (80031fc <HAL_SPI_MspInit+0x94>)
 8003190:	2180      	movs	r1, #128	; 0x80
 8003192:	0149      	lsls	r1, r1, #5
 8003194:	430a      	orrs	r2, r1
 8003196:	619a      	str	r2, [r3, #24]
 8003198:	4b18      	ldr	r3, [pc, #96]	; (80031fc <HAL_SPI_MspInit+0x94>)
 800319a:	699a      	ldr	r2, [r3, #24]
 800319c:	2380      	movs	r3, #128	; 0x80
 800319e:	015b      	lsls	r3, r3, #5
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a6:	4b15      	ldr	r3, [pc, #84]	; (80031fc <HAL_SPI_MspInit+0x94>)
 80031a8:	695a      	ldr	r2, [r3, #20]
 80031aa:	4b14      	ldr	r3, [pc, #80]	; (80031fc <HAL_SPI_MspInit+0x94>)
 80031ac:	2180      	movs	r1, #128	; 0x80
 80031ae:	0289      	lsls	r1, r1, #10
 80031b0:	430a      	orrs	r2, r1
 80031b2:	615a      	str	r2, [r3, #20]
 80031b4:	4b11      	ldr	r3, [pc, #68]	; (80031fc <HAL_SPI_MspInit+0x94>)
 80031b6:	695a      	ldr	r2, [r3, #20]
 80031b8:	2380      	movs	r3, #128	; 0x80
 80031ba:	029b      	lsls	r3, r3, #10
 80031bc:	4013      	ands	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80031c2:	2114      	movs	r1, #20
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	22e0      	movs	r2, #224	; 0xe0
 80031c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ca:	187b      	adds	r3, r7, r1
 80031cc:	2202      	movs	r2, #2
 80031ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d0:	187b      	adds	r3, r7, r1
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031d6:	187b      	adds	r3, r7, r1
 80031d8:	2203      	movs	r2, #3
 80031da:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80031dc:	187b      	adds	r3, r7, r1
 80031de:	2200      	movs	r2, #0
 80031e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e2:	187a      	adds	r2, r7, r1
 80031e4:	2390      	movs	r3, #144	; 0x90
 80031e6:	05db      	lsls	r3, r3, #23
 80031e8:	0011      	movs	r1, r2
 80031ea:	0018      	movs	r0, r3
 80031ec:	f002 f8b8 	bl	8005360 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80031f0:	46c0      	nop			; (mov r8, r8)
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b00a      	add	sp, #40	; 0x28
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40013000 	.word	0x40013000
 80031fc:	40021000 	.word	0x40021000

08003200 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	2380      	movs	r3, #128	; 0x80
 800320e:	05db      	lsls	r3, r3, #23
 8003210:	429a      	cmp	r2, r3
 8003212:	d10c      	bne.n	800322e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003214:	4b15      	ldr	r3, [pc, #84]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 8003216:	69da      	ldr	r2, [r3, #28]
 8003218:	4b14      	ldr	r3, [pc, #80]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 800321a:	2101      	movs	r1, #1
 800321c:	430a      	orrs	r2, r1
 800321e:	61da      	str	r2, [r3, #28]
 8003220:	4b12      	ldr	r3, [pc, #72]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	2201      	movs	r2, #1
 8003226:	4013      	ands	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800322c:	e01a      	b.n	8003264 <HAL_TIM_Base_MspInit+0x64>
  else if(htim_base->Instance==TIM14)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a0f      	ldr	r2, [pc, #60]	; (8003270 <HAL_TIM_Base_MspInit+0x70>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d115      	bne.n	8003264 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 800323a:	69da      	ldr	r2, [r3, #28]
 800323c:	4b0b      	ldr	r3, [pc, #44]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 800323e:	2180      	movs	r1, #128	; 0x80
 8003240:	0049      	lsls	r1, r1, #1
 8003242:	430a      	orrs	r2, r1
 8003244:	61da      	str	r2, [r3, #28]
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_TIM_Base_MspInit+0x6c>)
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	2380      	movs	r3, #128	; 0x80
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	4013      	ands	r3, r2
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003254:	2200      	movs	r2, #0
 8003256:	2100      	movs	r1, #0
 8003258:	2013      	movs	r0, #19
 800325a:	f001 fbb3 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800325e:	2013      	movs	r0, #19
 8003260:	f001 fbc5 	bl	80049ee <HAL_NVIC_EnableIRQ>
}
 8003264:	46c0      	nop			; (mov r8, r8)
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021000 	.word	0x40021000
 8003270:	40002000 	.word	0x40002000

08003274 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b08a      	sub	sp, #40	; 0x28
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327c:	2314      	movs	r3, #20
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	0018      	movs	r0, r3
 8003282:	2314      	movs	r3, #20
 8003284:	001a      	movs	r2, r3
 8003286:	2100      	movs	r1, #0
 8003288:	f00c f836 	bl	800f2f8 <memset>
  if(huart->Instance==USART1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a21      	ldr	r2, [pc, #132]	; (8003318 <HAL_UART_MspInit+0xa4>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d13b      	bne.n	800330e <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003296:	4b21      	ldr	r3, [pc, #132]	; (800331c <HAL_UART_MspInit+0xa8>)
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	4b20      	ldr	r3, [pc, #128]	; (800331c <HAL_UART_MspInit+0xa8>)
 800329c:	2180      	movs	r1, #128	; 0x80
 800329e:	01c9      	lsls	r1, r1, #7
 80032a0:	430a      	orrs	r2, r1
 80032a2:	619a      	str	r2, [r3, #24]
 80032a4:	4b1d      	ldr	r3, [pc, #116]	; (800331c <HAL_UART_MspInit+0xa8>)
 80032a6:	699a      	ldr	r2, [r3, #24]
 80032a8:	2380      	movs	r3, #128	; 0x80
 80032aa:	01db      	lsls	r3, r3, #7
 80032ac:	4013      	ands	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]
 80032b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b2:	4b1a      	ldr	r3, [pc, #104]	; (800331c <HAL_UART_MspInit+0xa8>)
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	4b19      	ldr	r3, [pc, #100]	; (800331c <HAL_UART_MspInit+0xa8>)
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	0289      	lsls	r1, r1, #10
 80032bc:	430a      	orrs	r2, r1
 80032be:	615a      	str	r2, [r3, #20]
 80032c0:	4b16      	ldr	r3, [pc, #88]	; (800331c <HAL_UART_MspInit+0xa8>)
 80032c2:	695a      	ldr	r2, [r3, #20]
 80032c4:	2380      	movs	r3, #128	; 0x80
 80032c6:	029b      	lsls	r3, r3, #10
 80032c8:	4013      	ands	r3, r2
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80032ce:	2114      	movs	r1, #20
 80032d0:	187b      	adds	r3, r7, r1
 80032d2:	22c0      	movs	r2, #192	; 0xc0
 80032d4:	00d2      	lsls	r2, r2, #3
 80032d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d8:	187b      	adds	r3, r7, r1
 80032da:	2202      	movs	r2, #2
 80032dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032de:	187b      	adds	r3, r7, r1
 80032e0:	2200      	movs	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	2203      	movs	r2, #3
 80032e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80032ea:	187b      	adds	r3, r7, r1
 80032ec:	2201      	movs	r2, #1
 80032ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f0:	187a      	adds	r2, r7, r1
 80032f2:	2390      	movs	r3, #144	; 0x90
 80032f4:	05db      	lsls	r3, r3, #23
 80032f6:	0011      	movs	r1, r2
 80032f8:	0018      	movs	r0, r3
 80032fa:	f002 f831 	bl	8005360 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032fe:	2200      	movs	r2, #0
 8003300:	2100      	movs	r1, #0
 8003302:	201b      	movs	r0, #27
 8003304:	f001 fb5e 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003308:	201b      	movs	r0, #27
 800330a:	f001 fb70 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	b00a      	add	sp, #40	; 0x28
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	40013800 	.word	0x40013800
 800331c:	40021000 	.word	0x40021000

08003320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003324:	46c0      	nop			; (mov r8, r8)
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800332e:	e7fe      	b.n	800332e <HardFault_Handler+0x4>

08003330 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003334:	46c0      	nop			; (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003348:	f000 f8e4 	bl	8003514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800334c:	46c0      	nop			; (mov r8, r8)
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003356:	2380      	movs	r3, #128	; 0x80
 8003358:	015b      	lsls	r3, r3, #5
 800335a:	0018      	movs	r0, r3
 800335c:	f002 f9ce 	bl	80056fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003360:	2380      	movs	r3, #128	; 0x80
 8003362:	019b      	lsls	r3, r3, #6
 8003364:	0018      	movs	r0, r3
 8003366:	f002 f9c9 	bl	80056fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <DMA1_Channel1_IRQHandler+0x14>)
 8003376:	0018      	movs	r0, r3
 8003378:	f001 fefc 	bl	8005174 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800337c:	46c0      	nop			; (mov r8, r8)
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	20000950 	.word	0x20000950

08003388 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	statusLedController();
 800338c:	f7fe f8aa 	bl	80014e4 <statusLedController>

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003390:	4b03      	ldr	r3, [pc, #12]	; (80033a0 <TIM14_IRQHandler+0x18>)
 8003392:	0018      	movs	r0, r3
 8003394:	f006 fae6 	bl	8009964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	20000910 	.word	0x20000910

080033a4 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80033a8:	4b09      	ldr	r3, [pc, #36]	; (80033d0 <I2C1_IRQHandler+0x2c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	23e0      	movs	r3, #224	; 0xe0
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	4013      	ands	r3, r2
 80033b4:	d004      	beq.n	80033c0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80033b6:	4b06      	ldr	r3, [pc, #24]	; (80033d0 <I2C1_IRQHandler+0x2c>)
 80033b8:	0018      	movs	r0, r3
 80033ba:	f002 fc8b 	bl	8005cd4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80033be:	e003      	b.n	80033c8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80033c0:	4b03      	ldr	r3, [pc, #12]	; (80033d0 <I2C1_IRQHandler+0x2c>)
 80033c2:	0018      	movs	r0, r3
 80033c4:	f002 fc6c 	bl	8005ca0 <HAL_I2C_EV_IRQHandler>
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	20000654 	.word	0x20000654

080033d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	serial_ISR(&huart1);
 80033d8:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <USART1_IRQHandler+0x1c>)
 80033da:	0018      	movs	r0, r3
 80033dc:	f7fe fcd0 	bl	8001d80 <serial_ISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033e0:	4b03      	ldr	r3, [pc, #12]	; (80033f0 <USART1_IRQHandler+0x1c>)
 80033e2:	0018      	movs	r0, r3
 80033e4:	f006 ff3e 	bl	800a264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	46c0      	nop			; (mov r8, r8)
 80033f0:	20000774 	.word	0x20000774

080033f4 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */
  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80033f8:	4b03      	ldr	r3, [pc, #12]	; (8003408 <CEC_CAN_IRQHandler+0x14>)
 80033fa:	0018      	movs	r0, r3
 80033fc:	f001 f824 	bl	8004448 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	46c0      	nop			; (mov r8, r8)
 8003408:	200006dc 	.word	0x200006dc

0800340c <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003410:	4b03      	ldr	r3, [pc, #12]	; (8003420 <USB_IRQHandler+0x14>)
 8003412:	0018      	movs	r0, r3
 8003414:	f003 fda8 	bl	8006f68 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8003418:	46c0      	nop			; (mov r8, r8)
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	200016a0 	.word	0x200016a0

08003424 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003428:	46c0      	nop			; (mov r8, r8)
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003430:	480d      	ldr	r0, [pc, #52]	; (8003468 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003432:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003434:	480d      	ldr	r0, [pc, #52]	; (800346c <LoopForever+0x6>)
  ldr r1, =_edata
 8003436:	490e      	ldr	r1, [pc, #56]	; (8003470 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003438:	4a0e      	ldr	r2, [pc, #56]	; (8003474 <LoopForever+0xe>)
  movs r3, #0
 800343a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800343c:	e002      	b.n	8003444 <LoopCopyDataInit>

0800343e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800343e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003442:	3304      	adds	r3, #4

08003444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003448:	d3f9      	bcc.n	800343e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800344a:	4a0b      	ldr	r2, [pc, #44]	; (8003478 <LoopForever+0x12>)
  ldr r4, =_ebss
 800344c:	4c0b      	ldr	r4, [pc, #44]	; (800347c <LoopForever+0x16>)
  movs r3, #0
 800344e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003450:	e001      	b.n	8003456 <LoopFillZerobss>

08003452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003454:	3204      	adds	r2, #4

08003456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003458:	d3fb      	bcc.n	8003452 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800345a:	f7ff ffe3 	bl	8003424 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800345e:	f00b ff27 	bl	800f2b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003462:	f7fd fbc5 	bl	8000bf0 <main>

08003466 <LoopForever>:

LoopForever:
    b LoopForever
 8003466:	e7fe      	b.n	8003466 <LoopForever>
  ldr   r0, =_estack
 8003468:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800346c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003470:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8003474:	0800f5b0 	.word	0x0800f5b0
  ldr r2, =_sbss
 8003478:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 800347c:	20001994 	.word	0x20001994

08003480 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003480:	e7fe      	b.n	8003480 <ADC1_COMP_IRQHandler>
	...

08003484 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003488:	4b07      	ldr	r3, [pc, #28]	; (80034a8 <HAL_Init+0x24>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <HAL_Init+0x24>)
 800348e:	2110      	movs	r1, #16
 8003490:	430a      	orrs	r2, r1
 8003492:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003494:	2000      	movs	r0, #0
 8003496:	f000 f809 	bl	80034ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800349a:	f7ff fcbd 	bl	8002e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	0018      	movs	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	46c0      	nop			; (mov r8, r8)
 80034a8:	40022000 	.word	0x40022000

080034ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034b4:	4b14      	ldr	r3, [pc, #80]	; (8003508 <HAL_InitTick+0x5c>)
 80034b6:	681c      	ldr	r4, [r3, #0]
 80034b8:	4b14      	ldr	r3, [pc, #80]	; (800350c <HAL_InitTick+0x60>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	0019      	movs	r1, r3
 80034be:	23fa      	movs	r3, #250	; 0xfa
 80034c0:	0098      	lsls	r0, r3, #2
 80034c2:	f7fc fe21 	bl	8000108 <__udivsi3>
 80034c6:	0003      	movs	r3, r0
 80034c8:	0019      	movs	r1, r3
 80034ca:	0020      	movs	r0, r4
 80034cc:	f7fc fe1c 	bl	8000108 <__udivsi3>
 80034d0:	0003      	movs	r3, r0
 80034d2:	0018      	movs	r0, r3
 80034d4:	f001 fa9b 	bl	8004a0e <HAL_SYSTICK_Config>
 80034d8:	1e03      	subs	r3, r0, #0
 80034da:	d001      	beq.n	80034e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e00f      	b.n	8003500 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b03      	cmp	r3, #3
 80034e4:	d80b      	bhi.n	80034fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	2301      	movs	r3, #1
 80034ea:	425b      	negs	r3, r3
 80034ec:	2200      	movs	r2, #0
 80034ee:	0018      	movs	r0, r3
 80034f0:	f001 fa68 	bl	80049c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <HAL_InitTick+0x64>)
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	e000      	b.n	8003500 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
}
 8003500:	0018      	movs	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	b003      	add	sp, #12
 8003506:	bd90      	pop	{r4, r7, pc}
 8003508:	2000010c 	.word	0x2000010c
 800350c:	20000114 	.word	0x20000114
 8003510:	20000110 	.word	0x20000110

08003514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003518:	4b05      	ldr	r3, [pc, #20]	; (8003530 <HAL_IncTick+0x1c>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	001a      	movs	r2, r3
 800351e:	4b05      	ldr	r3, [pc, #20]	; (8003534 <HAL_IncTick+0x20>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	18d2      	adds	r2, r2, r3
 8003524:	4b03      	ldr	r3, [pc, #12]	; (8003534 <HAL_IncTick+0x20>)
 8003526:	601a      	str	r2, [r3, #0]
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	20000114 	.word	0x20000114
 8003534:	20000a08 	.word	0x20000a08

08003538 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  return uwTick;
 800353c:	4b02      	ldr	r3, [pc, #8]	; (8003548 <HAL_GetTick+0x10>)
 800353e:	681b      	ldr	r3, [r3, #0]
}
 8003540:	0018      	movs	r0, r3
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	20000a08 	.word	0x20000a08

0800354c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003554:	f7ff fff0 	bl	8003538 <HAL_GetTick>
 8003558:	0003      	movs	r3, r0
 800355a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3301      	adds	r3, #1
 8003564:	d005      	beq.n	8003572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003566:	4b09      	ldr	r3, [pc, #36]	; (800358c <HAL_Delay+0x40>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	001a      	movs	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	189b      	adds	r3, r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	f7ff ffe0 	bl	8003538 <HAL_GetTick>
 8003578:	0002      	movs	r2, r0
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	429a      	cmp	r2, r3
 8003582:	d8f7      	bhi.n	8003574 <HAL_Delay+0x28>
  {
  }
}
 8003584:	46c0      	nop			; (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	b004      	add	sp, #16
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000114 	.word	0x20000114

08003590 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003598:	230f      	movs	r3, #15
 800359a:	18fb      	adds	r3, r7, r3
 800359c:	2200      	movs	r2, #0
 800359e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e125      	b.n	80037fa <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10a      	bne.n	80035cc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2234      	movs	r2, #52	; 0x34
 80035c0:	2100      	movs	r1, #0
 80035c2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	0018      	movs	r0, r3
 80035c8:	f7ff fc4a 	bl	8002e60 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d0:	2210      	movs	r2, #16
 80035d2:	4013      	ands	r3, r2
 80035d4:	d000      	beq.n	80035d8 <HAL_ADC_Init+0x48>
 80035d6:	e103      	b.n	80037e0 <HAL_ADC_Init+0x250>
 80035d8:	230f      	movs	r3, #15
 80035da:	18fb      	adds	r3, r7, r3
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d000      	beq.n	80035e4 <HAL_ADC_Init+0x54>
 80035e2:	e0fd      	b.n	80037e0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2204      	movs	r2, #4
 80035ec:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80035ee:	d000      	beq.n	80035f2 <HAL_ADC_Init+0x62>
 80035f0:	e0f6      	b.n	80037e0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f6:	4a83      	ldr	r2, [pc, #524]	; (8003804 <HAL_ADC_Init+0x274>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	2202      	movs	r2, #2
 80035fc:	431a      	orrs	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	2203      	movs	r2, #3
 800360a:	4013      	ands	r3, r2
 800360c:	2b01      	cmp	r3, #1
 800360e:	d112      	bne.n	8003636 <HAL_ADC_Init+0xa6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2201      	movs	r2, #1
 8003618:	4013      	ands	r3, r2
 800361a:	2b01      	cmp	r3, #1
 800361c:	d009      	beq.n	8003632 <HAL_ADC_Init+0xa2>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	2380      	movs	r3, #128	; 0x80
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	401a      	ands	r2, r3
 800362a:	2380      	movs	r3, #128	; 0x80
 800362c:	021b      	lsls	r3, r3, #8
 800362e:	429a      	cmp	r2, r3
 8003630:	d101      	bne.n	8003636 <HAL_ADC_Init+0xa6>
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <HAL_ADC_Init+0xa8>
 8003636:	2300      	movs	r3, #0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d116      	bne.n	800366a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	2218      	movs	r2, #24
 8003644:	4393      	bics	r3, r2
 8003646:	0019      	movs	r1, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	0899      	lsrs	r1, r3, #2
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4964      	ldr	r1, [pc, #400]	; (8003808 <HAL_ADC_Init+0x278>)
 8003676:	400a      	ands	r2, r1
 8003678:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	7e1b      	ldrb	r3, [r3, #24]
 800367e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	7e5b      	ldrb	r3, [r3, #25]
 8003684:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003686:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	7e9b      	ldrb	r3, [r3, #26]
 800368c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800368e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	2b01      	cmp	r3, #1
 8003696:	d002      	beq.n	800369e <HAL_ADC_Init+0x10e>
 8003698:	2380      	movs	r3, #128	; 0x80
 800369a:	015b      	lsls	r3, r3, #5
 800369c:	e000      	b.n	80036a0 <HAL_ADC_Init+0x110>
 800369e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80036a0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80036a6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d101      	bne.n	80036b4 <HAL_ADC_Init+0x124>
 80036b0:	2304      	movs	r3, #4
 80036b2:	e000      	b.n	80036b6 <HAL_ADC_Init+0x126>
 80036b4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80036b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2124      	movs	r1, #36	; 0x24
 80036bc:	5c5b      	ldrb	r3, [r3, r1]
 80036be:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80036c0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7edb      	ldrb	r3, [r3, #27]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d115      	bne.n	80036fc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	7e9b      	ldrb	r3, [r3, #26]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	0252      	lsls	r2, r2, #9
 80036de:	4313      	orrs	r3, r2
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	e00b      	b.n	80036fc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	2220      	movs	r2, #32
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f4:	2201      	movs	r2, #1
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69da      	ldr	r2, [r3, #28]
 8003700:	23c2      	movs	r3, #194	; 0xc2
 8003702:	33ff      	adds	r3, #255	; 0xff
 8003704:	429a      	cmp	r2, r3
 8003706:	d007      	beq.n	8003718 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003710:	4313      	orrs	r3, r2
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4313      	orrs	r3, r2
 8003716:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68d9      	ldr	r1, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	430a      	orrs	r2, r1
 8003726:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372c:	2380      	movs	r3, #128	; 0x80
 800372e:	055b      	lsls	r3, r3, #21
 8003730:	429a      	cmp	r2, r3
 8003732:	d01b      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	2b01      	cmp	r3, #1
 800373a:	d017      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	2b02      	cmp	r3, #2
 8003742:	d013      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	2b03      	cmp	r3, #3
 800374a:	d00f      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003750:	2b04      	cmp	r3, #4
 8003752:	d00b      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003758:	2b05      	cmp	r3, #5
 800375a:	d007      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	2b06      	cmp	r3, #6
 8003762:	d003      	beq.n	800376c <HAL_ADC_Init+0x1dc>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003768:	2b07      	cmp	r3, #7
 800376a:	d112      	bne.n	8003792 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695a      	ldr	r2, [r3, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2107      	movs	r1, #7
 8003778:	438a      	bics	r2, r1
 800377a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6959      	ldr	r1, [r3, #20]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	2207      	movs	r2, #7
 8003788:	401a      	ands	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a1c      	ldr	r2, [pc, #112]	; (800380c <HAL_ADC_Init+0x27c>)
 800379a:	4013      	ands	r3, r2
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d10b      	bne.n	80037ba <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ac:	2203      	movs	r2, #3
 80037ae:	4393      	bics	r3, r2
 80037b0:	2201      	movs	r2, #1
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80037b8:	e01c      	b.n	80037f4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037be:	2212      	movs	r2, #18
 80037c0:	4393      	bics	r3, r2
 80037c2:	2210      	movs	r2, #16
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ce:	2201      	movs	r2, #1
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80037d6:	230f      	movs	r3, #15
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	2201      	movs	r2, #1
 80037dc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80037de:	e009      	b.n	80037f4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e4:	2210      	movs	r2, #16
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80037ec:	230f      	movs	r3, #15
 80037ee:	18fb      	adds	r3, r7, r3
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037f4:	230f      	movs	r3, #15
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	781b      	ldrb	r3, [r3, #0]
}
 80037fa:	0018      	movs	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	b004      	add	sp, #16
 8003800:	bd80      	pop	{r7, pc}
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	fffffefd 	.word	0xfffffefd
 8003808:	fffe0219 	.word	0xfffe0219
 800380c:	833fffe7 	.word	0x833fffe7

08003810 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003810:	b590      	push	{r4, r7, lr}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800381c:	2317      	movs	r3, #23
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2204      	movs	r2, #4
 800382c:	4013      	ands	r3, r2
 800382e:	d15e      	bne.n	80038ee <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2234      	movs	r2, #52	; 0x34
 8003834:	5c9b      	ldrb	r3, [r3, r2]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d101      	bne.n	800383e <HAL_ADC_Start_DMA+0x2e>
 800383a:	2302      	movs	r3, #2
 800383c:	e05e      	b.n	80038fc <HAL_ADC_Start_DMA+0xec>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2234      	movs	r2, #52	; 0x34
 8003842:	2101      	movs	r1, #1
 8003844:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	7e5b      	ldrb	r3, [r3, #25]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d007      	beq.n	800385e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800384e:	2317      	movs	r3, #23
 8003850:	18fc      	adds	r4, r7, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	0018      	movs	r0, r3
 8003856:	f000 f97b 	bl	8003b50 <ADC_Enable>
 800385a:	0003      	movs	r3, r0
 800385c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800385e:	2317      	movs	r3, #23
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d146      	bne.n	80038f6 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	4a25      	ldr	r2, [pc, #148]	; (8003904 <HAL_ADC_Start_DMA+0xf4>)
 800386e:	4013      	ands	r3, r2
 8003870:	2280      	movs	r2, #128	; 0x80
 8003872:	0052      	lsls	r2, r2, #1
 8003874:	431a      	orrs	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2234      	movs	r2, #52	; 0x34
 8003884:	2100      	movs	r1, #0
 8003886:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	4a1e      	ldr	r2, [pc, #120]	; (8003908 <HAL_ADC_Start_DMA+0xf8>)
 800388e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003894:	4a1d      	ldr	r2, [pc, #116]	; (800390c <HAL_ADC_Start_DMA+0xfc>)
 8003896:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389c:	4a1c      	ldr	r2, [pc, #112]	; (8003910 <HAL_ADC_Start_DMA+0x100>)
 800389e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	221c      	movs	r2, #28
 80038a6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2110      	movs	r1, #16
 80038b4:	430a      	orrs	r2, r1
 80038b6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2101      	movs	r1, #1
 80038c4:	430a      	orrs	r2, r1
 80038c6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3340      	adds	r3, #64	; 0x40
 80038d2:	0019      	movs	r1, r3
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f001 fba0 	bl	800501c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2104      	movs	r1, #4
 80038e8:	430a      	orrs	r2, r1
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	e003      	b.n	80038f6 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038ee:	2317      	movs	r3, #23
 80038f0:	18fb      	adds	r3, r7, r3
 80038f2:	2202      	movs	r2, #2
 80038f4:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80038f6:	2317      	movs	r3, #23
 80038f8:	18fb      	adds	r3, r7, r3
 80038fa:	781b      	ldrb	r3, [r3, #0]
}
 80038fc:	0018      	movs	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	b007      	add	sp, #28
 8003902:	bd90      	pop	{r4, r7, pc}
 8003904:	fffff0fe 	.word	0xfffff0fe
 8003908:	08003c49 	.word	0x08003c49
 800390c:	08003cfd 	.word	0x08003cfd
 8003910:	08003d1b 	.word	0x08003d1b

08003914 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800392c:	46c0      	nop			; (mov r8, r8)
 800392e:	46bd      	mov	sp, r7
 8003930:	b002      	add	sp, #8
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800393e:	230f      	movs	r3, #15
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8003946:	2300      	movs	r3, #0
 8003948:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394e:	2380      	movs	r3, #128	; 0x80
 8003950:	055b      	lsls	r3, r3, #21
 8003952:	429a      	cmp	r2, r3
 8003954:	d011      	beq.n	800397a <HAL_ADC_ConfigChannel+0x46>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395a:	2b01      	cmp	r3, #1
 800395c:	d00d      	beq.n	800397a <HAL_ADC_ConfigChannel+0x46>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003962:	2b02      	cmp	r3, #2
 8003964:	d009      	beq.n	800397a <HAL_ADC_ConfigChannel+0x46>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800396a:	2b03      	cmp	r3, #3
 800396c:	d005      	beq.n	800397a <HAL_ADC_ConfigChannel+0x46>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003972:	2b04      	cmp	r3, #4
 8003974:	d001      	beq.n	800397a <HAL_ADC_ConfigChannel+0x46>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2234      	movs	r2, #52	; 0x34
 800397e:	5c9b      	ldrb	r3, [r3, r2]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_ADC_ConfigChannel+0x54>
 8003984:	2302      	movs	r3, #2
 8003986:	e0d0      	b.n	8003b2a <HAL_ADC_ConfigChannel+0x1f6>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2234      	movs	r2, #52	; 0x34
 800398c:	2101      	movs	r1, #1
 800398e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	2204      	movs	r2, #4
 8003998:	4013      	ands	r3, r2
 800399a:	d000      	beq.n	800399e <HAL_ADC_ConfigChannel+0x6a>
 800399c:	e0b4      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4a64      	ldr	r2, [pc, #400]	; (8003b34 <HAL_ADC_ConfigChannel+0x200>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d100      	bne.n	80039aa <HAL_ADC_ConfigChannel+0x76>
 80039a8:	e082      	b.n	8003ab0 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2201      	movs	r2, #1
 80039b6:	409a      	lsls	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c4:	2380      	movs	r3, #128	; 0x80
 80039c6:	055b      	lsls	r3, r3, #21
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d037      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d033      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d02f      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d02b      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d027      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f0:	2b05      	cmp	r3, #5
 80039f2:	d023      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f8:	2b06      	cmp	r3, #6
 80039fa:	d01f      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a00:	2b07      	cmp	r3, #7
 8003a02:	d01b      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	2107      	movs	r1, #7
 8003a10:	400b      	ands	r3, r1
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d012      	beq.n	8003a3c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695a      	ldr	r2, [r3, #20]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2107      	movs	r1, #7
 8003a22:	438a      	bics	r2, r1
 8003a24:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6959      	ldr	r1, [r3, #20]
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2207      	movs	r2, #7
 8003a32:	401a      	ands	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b10      	cmp	r3, #16
 8003a42:	d007      	beq.n	8003a54 <HAL_ADC_ConfigChannel+0x120>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b11      	cmp	r3, #17
 8003a4a:	d003      	beq.n	8003a54 <HAL_ADC_ConfigChannel+0x120>
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b12      	cmp	r3, #18
 8003a52:	d163      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003a54:	4b38      	ldr	r3, [pc, #224]	; (8003b38 <HAL_ADC_ConfigChannel+0x204>)
 8003a56:	6819      	ldr	r1, [r3, #0]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d009      	beq.n	8003a74 <HAL_ADC_ConfigChannel+0x140>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b11      	cmp	r3, #17
 8003a66:	d102      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x13a>
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	03db      	lsls	r3, r3, #15
 8003a6c:	e004      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x144>
 8003a6e:	2380      	movs	r3, #128	; 0x80
 8003a70:	045b      	lsls	r3, r3, #17
 8003a72:	e001      	b.n	8003a78 <HAL_ADC_ConfigChannel+0x144>
 8003a74:	2380      	movs	r3, #128	; 0x80
 8003a76:	041b      	lsls	r3, r3, #16
 8003a78:	4a2f      	ldr	r2, [pc, #188]	; (8003b38 <HAL_ADC_ConfigChannel+0x204>)
 8003a7a:	430b      	orrs	r3, r1
 8003a7c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b10      	cmp	r3, #16
 8003a84:	d14a      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a86:	4b2d      	ldr	r3, [pc, #180]	; (8003b3c <HAL_ADC_ConfigChannel+0x208>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	492d      	ldr	r1, [pc, #180]	; (8003b40 <HAL_ADC_ConfigChannel+0x20c>)
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	f7fc fb3b 	bl	8000108 <__udivsi3>
 8003a92:	0003      	movs	r3, r0
 8003a94:	001a      	movs	r2, r3
 8003a96:	0013      	movs	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	189b      	adds	r3, r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003aa0:	e002      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f9      	bne.n	8003aa2 <HAL_ADC_ConfigChannel+0x16e>
 8003aae:	e035      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2101      	movs	r1, #1
 8003abc:	4099      	lsls	r1, r3
 8003abe:	000b      	movs	r3, r1
 8003ac0:	43d9      	mvns	r1, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	400a      	ands	r2, r1
 8003ac8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b10      	cmp	r3, #16
 8003ad0:	d007      	beq.n	8003ae2 <HAL_ADC_ConfigChannel+0x1ae>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b11      	cmp	r3, #17
 8003ad8:	d003      	beq.n	8003ae2 <HAL_ADC_ConfigChannel+0x1ae>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b12      	cmp	r3, #18
 8003ae0:	d11c      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003ae2:	4b15      	ldr	r3, [pc, #84]	; (8003b38 <HAL_ADC_ConfigChannel+0x204>)
 8003ae4:	6819      	ldr	r1, [r3, #0]
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b10      	cmp	r3, #16
 8003aec:	d007      	beq.n	8003afe <HAL_ADC_ConfigChannel+0x1ca>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b11      	cmp	r3, #17
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x1c6>
 8003af6:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <HAL_ADC_ConfigChannel+0x210>)
 8003af8:	e002      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x1cc>
 8003afa:	4b13      	ldr	r3, [pc, #76]	; (8003b48 <HAL_ADC_ConfigChannel+0x214>)
 8003afc:	e000      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x1cc>
 8003afe:	4b13      	ldr	r3, [pc, #76]	; (8003b4c <HAL_ADC_ConfigChannel+0x218>)
 8003b00:	4a0d      	ldr	r2, [pc, #52]	; (8003b38 <HAL_ADC_ConfigChannel+0x204>)
 8003b02:	400b      	ands	r3, r1
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	e009      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003b14:	230f      	movs	r3, #15
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	2201      	movs	r2, #1
 8003b1a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2234      	movs	r2, #52	; 0x34
 8003b20:	2100      	movs	r1, #0
 8003b22:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003b24:	230f      	movs	r3, #15
 8003b26:	18fb      	adds	r3, r7, r3
 8003b28:	781b      	ldrb	r3, [r3, #0]
}
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b004      	add	sp, #16
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	00001001 	.word	0x00001001
 8003b38:	40012708 	.word	0x40012708
 8003b3c:	2000010c 	.word	0x2000010c
 8003b40:	000f4240 	.word	0x000f4240
 8003b44:	ffbfffff 	.word	0xffbfffff
 8003b48:	feffffff 	.word	0xfeffffff
 8003b4c:	ff7fffff 	.word	0xff7fffff

08003b50 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2203      	movs	r2, #3
 8003b68:	4013      	ands	r3, r2
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d112      	bne.n	8003b94 <ADC_Enable+0x44>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2201      	movs	r2, #1
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d009      	beq.n	8003b90 <ADC_Enable+0x40>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	2380      	movs	r3, #128	; 0x80
 8003b84:	021b      	lsls	r3, r3, #8
 8003b86:	401a      	ands	r2, r3
 8003b88:	2380      	movs	r3, #128	; 0x80
 8003b8a:	021b      	lsls	r3, r3, #8
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d101      	bne.n	8003b94 <ADC_Enable+0x44>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <ADC_Enable+0x46>
 8003b94:	2300      	movs	r3, #0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d14b      	bne.n	8003c32 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	4a26      	ldr	r2, [pc, #152]	; (8003c3c <ADC_Enable+0xec>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d00d      	beq.n	8003bc2 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003baa:	2210      	movs	r2, #16
 8003bac:	431a      	orrs	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e038      	b.n	8003c34 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2101      	movs	r1, #1
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003bd2:	4b1b      	ldr	r3, [pc, #108]	; (8003c40 <ADC_Enable+0xf0>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	491b      	ldr	r1, [pc, #108]	; (8003c44 <ADC_Enable+0xf4>)
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f7fc fa95 	bl	8000108 <__udivsi3>
 8003bde:	0003      	movs	r3, r0
 8003be0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003be2:	e002      	b.n	8003bea <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1f9      	bne.n	8003be4 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003bf0:	f7ff fca2 	bl	8003538 <HAL_GetTick>
 8003bf4:	0003      	movs	r3, r0
 8003bf6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bf8:	e014      	b.n	8003c24 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bfa:	f7ff fc9d 	bl	8003538 <HAL_GetTick>
 8003bfe:	0002      	movs	r2, r0
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d90d      	bls.n	8003c24 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0c:	2210      	movs	r2, #16
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c18:	2201      	movs	r2, #1
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e007      	b.n	8003c34 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d1e3      	bne.n	8003bfa <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	0018      	movs	r0, r3
 8003c36:	46bd      	mov	sp, r7
 8003c38:	b004      	add	sp, #16
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	80000017 	.word	0x80000017
 8003c40:	2000010c 	.word	0x2000010c
 8003c44:	000f4240 	.word	0x000f4240

08003c48 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5a:	2250      	movs	r2, #80	; 0x50
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d140      	bne.n	8003ce2 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c64:	2280      	movs	r2, #128	; 0x80
 8003c66:	0092      	lsls	r2, r2, #2
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	23c0      	movs	r3, #192	; 0xc0
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d12d      	bne.n	8003cd8 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d129      	bne.n	8003cd8 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2208      	movs	r2, #8
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d122      	bne.n	8003cd8 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	2204      	movs	r2, #4
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	d110      	bne.n	8003cc0 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	210c      	movs	r1, #12
 8003caa:	438a      	bics	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb2:	4a11      	ldr	r2, [pc, #68]	; (8003cf8 <ADC_DMAConvCplt+0xb0>)
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	639a      	str	r2, [r3, #56]	; 0x38
 8003cbe:	e00b      	b.n	8003cd8 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f7fd fb8c 	bl	80013f8 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8003ce0:	e005      	b.n	8003cee <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	0010      	movs	r0, r2
 8003cec:	4798      	blx	r3
}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	b004      	add	sp, #16
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	46c0      	nop			; (mov r8, r8)
 8003cf8:	fffffefe 	.word	0xfffffefe

08003cfc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f7ff fe01 	bl	8003914 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b004      	add	sp, #16
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d26:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2c:	2240      	movs	r2, #64	; 0x40
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d38:	2204      	movs	r2, #4
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	0018      	movs	r0, r3
 8003d44:	f7ff fdee 	bl	8003924 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d48:	46c0      	nop			; (mov r8, r8)
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	b004      	add	sp, #16
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e0f0      	b.n	8003f44 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	5c9b      	ldrb	r3, [r3, r2]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d103      	bne.n	8003d76 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7ff f8e9 	bl	8002f48 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2102      	movs	r1, #2
 8003d82:	438a      	bics	r2, r1
 8003d84:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d86:	f7ff fbd7 	bl	8003538 <HAL_GetTick>
 8003d8a:	0003      	movs	r3, r0
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d8e:	e013      	b.n	8003db8 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d90:	f7ff fbd2 	bl	8003538 <HAL_GetTick>
 8003d94:	0002      	movs	r2, r0
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b0a      	cmp	r3, #10
 8003d9c:	d90c      	bls.n	8003db8 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da2:	2280      	movs	r2, #128	; 0x80
 8003da4:	0292      	lsls	r2, r2, #10
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	2105      	movs	r1, #5
 8003db2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e0c5      	b.n	8003f44 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d1e5      	bne.n	8003d90 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2101      	movs	r1, #1
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003dd4:	f7ff fbb0 	bl	8003538 <HAL_GetTick>
 8003dd8:	0003      	movs	r3, r0
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ddc:	e013      	b.n	8003e06 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003dde:	f7ff fbab 	bl	8003538 <HAL_GetTick>
 8003de2:	0002      	movs	r2, r0
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b0a      	cmp	r3, #10
 8003dea:	d90c      	bls.n	8003e06 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	2280      	movs	r2, #128	; 0x80
 8003df2:	0292      	lsls	r2, r2, #10
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	2105      	movs	r1, #5
 8003e00:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e09e      	b.n	8003f44 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d0e5      	beq.n	8003dde <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	7e1b      	ldrb	r3, [r3, #24]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d108      	bne.n	8003e2c <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2180      	movs	r1, #128	; 0x80
 8003e26:	430a      	orrs	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	e007      	b.n	8003e3c <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2180      	movs	r1, #128	; 0x80
 8003e38:	438a      	bics	r2, r1
 8003e3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	7e5b      	ldrb	r3, [r3, #25]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d108      	bne.n	8003e56 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2140      	movs	r1, #64	; 0x40
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	e007      	b.n	8003e66 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2140      	movs	r1, #64	; 0x40
 8003e62:	438a      	bics	r2, r1
 8003e64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	7e9b      	ldrb	r3, [r3, #26]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d108      	bne.n	8003e80 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2120      	movs	r1, #32
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	e007      	b.n	8003e90 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2120      	movs	r1, #32
 8003e8c:	438a      	bics	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	7edb      	ldrb	r3, [r3, #27]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d108      	bne.n	8003eaa <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2110      	movs	r1, #16
 8003ea4:	438a      	bics	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	e007      	b.n	8003eba <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2110      	movs	r1, #16
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	7f1b      	ldrb	r3, [r3, #28]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d108      	bne.n	8003ed4 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2108      	movs	r1, #8
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	601a      	str	r2, [r3, #0]
 8003ed2:	e007      	b.n	8003ee4 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2108      	movs	r1, #8
 8003ee0:	438a      	bics	r2, r1
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	7f5b      	ldrb	r3, [r3, #29]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d108      	bne.n	8003efe <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2104      	movs	r1, #4
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	e007      	b.n	8003f0e <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2104      	movs	r1, #4
 8003f0a:	438a      	bics	r2, r1
 8003f0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	431a      	orrs	r2, r3
 8003f24:	0011      	movs	r1, r2
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	1e5a      	subs	r2, r3, #1
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	2101      	movs	r1, #1
 8003f40:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	0018      	movs	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b004      	add	sp, #16
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f5c:	2013      	movs	r0, #19
 8003f5e:	183b      	adds	r3, r7, r0
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	2120      	movs	r1, #32
 8003f64:	5c52      	ldrb	r2, [r2, r1]
 8003f66:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8003f68:	183b      	adds	r3, r7, r0
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d005      	beq.n	8003f7c <HAL_CAN_ConfigFilter+0x30>
 8003f70:	2313      	movs	r3, #19
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d000      	beq.n	8003f7c <HAL_CAN_ConfigFilter+0x30>
 8003f7a:	e0cd      	b.n	8004118 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	58d3      	ldr	r3, [r2, r3]
 8003f84:	2201      	movs	r2, #1
 8003f86:	431a      	orrs	r2, r3
 8003f88:	0011      	movs	r1, r2
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	2380      	movs	r3, #128	; 0x80
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	221f      	movs	r2, #31
 8003f98:	4013      	ands	r3, r2
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	409a      	lsls	r2, r3
 8003f9e:	0013      	movs	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	2387      	movs	r3, #135	; 0x87
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	58d3      	ldr	r3, [r2, r3]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	43d2      	mvns	r2, r2
 8003fae:	401a      	ands	r2, r3
 8003fb0:	0011      	movs	r1, r2
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	2387      	movs	r3, #135	; 0x87
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d129      	bne.n	8004016 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	2383      	movs	r3, #131	; 0x83
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	58d3      	ldr	r3, [r2, r3]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	43d2      	mvns	r2, r2
 8003fce:	401a      	ands	r2, r3
 8003fd0:	0011      	movs	r1, r2
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	2383      	movs	r3, #131	; 0x83
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	041b      	lsls	r3, r3, #16
 8003fe6:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003fec:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	3248      	adds	r2, #72	; 0x48
 8003ff2:	00d2      	lsls	r2, r2, #3
 8003ff4:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	041b      	lsls	r3, r3, #16
 8004002:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004008:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800400a:	6979      	ldr	r1, [r7, #20]
 800400c:	3348      	adds	r3, #72	; 0x48
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	18cb      	adds	r3, r1, r3
 8004012:	3304      	adds	r3, #4
 8004014:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d128      	bne.n	8004070 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	2383      	movs	r3, #131	; 0x83
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	58d2      	ldr	r2, [r2, r3]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	431a      	orrs	r2, r3
 800402a:	0011      	movs	r1, r2
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	2383      	movs	r3, #131	; 0x83
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	041b      	lsls	r3, r3, #16
 8004040:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004046:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	3248      	adds	r2, #72	; 0x48
 800404c:	00d2      	lsls	r2, r2, #3
 800404e:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	041b      	lsls	r3, r3, #16
 800405c:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004062:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004064:	6979      	ldr	r1, [r7, #20]
 8004066:	3348      	adds	r3, #72	; 0x48
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	18cb      	adds	r3, r1, r3
 800406c:	3304      	adds	r3, #4
 800406e:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d10c      	bne.n	8004092 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	2381      	movs	r3, #129	; 0x81
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	58d3      	ldr	r3, [r2, r3]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	43d2      	mvns	r2, r2
 8004084:	401a      	ands	r2, r3
 8004086:	0011      	movs	r1, r2
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	2381      	movs	r3, #129	; 0x81
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	50d1      	str	r1, [r2, r3]
 8004090:	e00a      	b.n	80040a8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	2381      	movs	r3, #129	; 0x81
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	58d2      	ldr	r2, [r2, r3]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	431a      	orrs	r2, r3
 800409e:	0011      	movs	r1, r2
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	2381      	movs	r3, #129	; 0x81
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10c      	bne.n	80040ca <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	2385      	movs	r3, #133	; 0x85
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	58d3      	ldr	r3, [r2, r3]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	43d2      	mvns	r2, r2
 80040bc:	401a      	ands	r2, r3
 80040be:	0011      	movs	r1, r2
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	2385      	movs	r3, #133	; 0x85
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	50d1      	str	r1, [r2, r3]
 80040c8:	e00a      	b.n	80040e0 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	2385      	movs	r3, #133	; 0x85
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	58d2      	ldr	r2, [r2, r3]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	431a      	orrs	r2, r3
 80040d6:	0011      	movs	r1, r2
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	2385      	movs	r3, #133	; 0x85
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d10a      	bne.n	80040fe <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	2387      	movs	r3, #135	; 0x87
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	58d2      	ldr	r2, [r2, r3]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	0011      	movs	r1, r2
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	2387      	movs	r3, #135	; 0x87
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	2380      	movs	r3, #128	; 0x80
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	58d3      	ldr	r3, [r2, r3]
 8004106:	2201      	movs	r2, #1
 8004108:	4393      	bics	r3, r2
 800410a:	0019      	movs	r1, r3
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	2380      	movs	r3, #128	; 0x80
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	e007      	b.n	8004128 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	2280      	movs	r2, #128	; 0x80
 800411e:	02d2      	lsls	r2, r2, #11
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
  }
}
 8004128:	0018      	movs	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	b006      	add	sp, #24
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	5c9b      	ldrb	r3, [r3, r2]
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	d12f      	bne.n	80041a4 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	2102      	movs	r1, #2
 800414a:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2101      	movs	r1, #1
 8004158:	438a      	bics	r2, r1
 800415a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800415c:	f7ff f9ec 	bl	8003538 <HAL_GetTick>
 8004160:	0003      	movs	r3, r0
 8004162:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004164:	e013      	b.n	800418e <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004166:	f7ff f9e7 	bl	8003538 <HAL_GetTick>
 800416a:	0002      	movs	r2, r0
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b0a      	cmp	r3, #10
 8004172:	d90c      	bls.n	800418e <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004178:	2280      	movs	r2, #128	; 0x80
 800417a:	0292      	lsls	r2, r2, #10
 800417c:	431a      	orrs	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	2105      	movs	r1, #5
 8004188:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e012      	b.n	80041b4 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	4013      	ands	r3, r2
 8004198:	d1e5      	bne.n	8004166 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	e007      	b.n	80041b4 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a8:	2280      	movs	r2, #128	; 0x80
 80041aa:	0312      	lsls	r2, r2, #12
 80041ac:	431a      	orrs	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
  }
}
 80041b4:	0018      	movs	r0, r3
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b004      	add	sp, #16
 80041ba:	bd80      	pop	{r7, pc}

080041bc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80041ca:	2017      	movs	r0, #23
 80041cc:	183b      	adds	r3, r7, r0
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	2120      	movs	r1, #32
 80041d2:	5c52      	ldrb	r2, [r2, r1]
 80041d4:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80041d6:	183b      	adds	r3, r7, r0
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d005      	beq.n	80041ea <HAL_CAN_GetRxMessage+0x2e>
 80041de:	2317      	movs	r3, #23
 80041e0:	18fb      	adds	r3, r7, r3
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d000      	beq.n	80041ea <HAL_CAN_GetRxMessage+0x2e>
 80041e8:	e0f8      	b.n	80043dc <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10e      	bne.n	800420e <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	2203      	movs	r2, #3
 80041f8:	4013      	ands	r3, r2
 80041fa:	d117      	bne.n	800422c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	2280      	movs	r2, #128	; 0x80
 8004202:	0392      	lsls	r2, r2, #14
 8004204:	431a      	orrs	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e0ee      	b.n	80043ec <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	2203      	movs	r2, #3
 8004216:	4013      	ands	r3, r2
 8004218:	d108      	bne.n	800422c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	2280      	movs	r2, #128	; 0x80
 8004220:	0392      	lsls	r2, r2, #14
 8004222:	431a      	orrs	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e0df      	b.n	80043ec <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	321b      	adds	r2, #27
 8004234:	0112      	lsls	r2, r2, #4
 8004236:	58d3      	ldr	r3, [r2, r3]
 8004238:	2204      	movs	r2, #4
 800423a:	401a      	ands	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10b      	bne.n	8004260 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	321b      	adds	r2, #27
 8004250:	0112      	lsls	r2, r2, #4
 8004252:	58d3      	ldr	r3, [r2, r3]
 8004254:	0d5b      	lsrs	r3, r3, #21
 8004256:	055b      	lsls	r3, r3, #21
 8004258:	0d5a      	lsrs	r2, r3, #21
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	e00a      	b.n	8004276 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	321b      	adds	r2, #27
 8004268:	0112      	lsls	r2, r2, #4
 800426a:	58d3      	ldr	r3, [r2, r3]
 800426c:	08db      	lsrs	r3, r3, #3
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	08da      	lsrs	r2, r3, #3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	321b      	adds	r2, #27
 800427e:	0112      	lsls	r2, r2, #4
 8004280:	58d3      	ldr	r3, [r2, r3]
 8004282:	2202      	movs	r2, #2
 8004284:	401a      	ands	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	331b      	adds	r3, #27
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	18d3      	adds	r3, r2, r3
 8004296:	3304      	adds	r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	220f      	movs	r2, #15
 800429c:	401a      	ands	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	331b      	adds	r3, #27
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	18d3      	adds	r3, r2, r3
 80042ae:	3304      	adds	r3, #4
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	0a1b      	lsrs	r3, r3, #8
 80042b4:	22ff      	movs	r2, #255	; 0xff
 80042b6:	401a      	ands	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	331b      	adds	r3, #27
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	18d3      	adds	r3, r2, r3
 80042c8:	3304      	adds	r3, #4
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	0c1b      	lsrs	r3, r3, #16
 80042ce:	041b      	lsls	r3, r3, #16
 80042d0:	0c1a      	lsrs	r2, r3, #16
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6819      	ldr	r1, [r3, #0]
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	23dc      	movs	r3, #220	; 0xdc
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	0112      	lsls	r2, r2, #4
 80042e2:	188a      	adds	r2, r1, r2
 80042e4:	18d3      	adds	r3, r2, r3
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6819      	ldr	r1, [r3, #0]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	23dc      	movs	r3, #220	; 0xdc
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	0112      	lsls	r2, r2, #4
 80042fa:	188a      	adds	r2, r1, r2
 80042fc:	18d3      	adds	r3, r2, r3
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	0a1a      	lsrs	r2, r3, #8
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	3301      	adds	r3, #1
 8004306:	b2d2      	uxtb	r2, r2
 8004308:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6819      	ldr	r1, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	23dc      	movs	r3, #220	; 0xdc
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	0112      	lsls	r2, r2, #4
 8004316:	188a      	adds	r2, r1, r2
 8004318:	18d3      	adds	r3, r2, r3
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	0c1a      	lsrs	r2, r3, #16
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	3302      	adds	r3, #2
 8004322:	b2d2      	uxtb	r2, r2
 8004324:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6819      	ldr	r1, [r3, #0]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	23dc      	movs	r3, #220	; 0xdc
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	0112      	lsls	r2, r2, #4
 8004332:	188a      	adds	r2, r1, r2
 8004334:	18d3      	adds	r3, r2, r3
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	0e1a      	lsrs	r2, r3, #24
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	3303      	adds	r3, #3
 800433e:	b2d2      	uxtb	r2, r2
 8004340:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6819      	ldr	r1, [r3, #0]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	23de      	movs	r3, #222	; 0xde
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	0112      	lsls	r2, r2, #4
 800434e:	188a      	adds	r2, r1, r2
 8004350:	18d3      	adds	r3, r2, r3
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	3304      	adds	r3, #4
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6819      	ldr	r1, [r3, #0]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	23de      	movs	r3, #222	; 0xde
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	0112      	lsls	r2, r2, #4
 8004368:	188a      	adds	r2, r1, r2
 800436a:	18d3      	adds	r3, r2, r3
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	0a1a      	lsrs	r2, r3, #8
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	3305      	adds	r3, #5
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6819      	ldr	r1, [r3, #0]
 800437c:	68ba      	ldr	r2, [r7, #8]
 800437e:	23de      	movs	r3, #222	; 0xde
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	0112      	lsls	r2, r2, #4
 8004384:	188a      	adds	r2, r1, r2
 8004386:	18d3      	adds	r3, r2, r3
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	0c1a      	lsrs	r2, r3, #16
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	3306      	adds	r3, #6
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6819      	ldr	r1, [r3, #0]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	23de      	movs	r3, #222	; 0xde
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	0112      	lsls	r2, r2, #4
 80043a0:	188a      	adds	r2, r1, r2
 80043a2:	18d3      	adds	r3, r2, r3
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	0e1a      	lsrs	r2, r3, #24
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	3307      	adds	r3, #7
 80043ac:	b2d2      	uxtb	r2, r2
 80043ae:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d108      	bne.n	80043c8 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2120      	movs	r1, #32
 80043c2:	430a      	orrs	r2, r1
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	e007      	b.n	80043d8 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2120      	movs	r1, #32
 80043d4:	430a      	orrs	r2, r1
 80043d6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	e007      	b.n	80043ec <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e0:	2280      	movs	r2, #128	; 0x80
 80043e2:	02d2      	lsls	r2, r2, #11
 80043e4:	431a      	orrs	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
  }
}
 80043ec:	0018      	movs	r0, r3
 80043ee:	46bd      	mov	sp, r7
 80043f0:	b006      	add	sp, #24
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80043fe:	200f      	movs	r0, #15
 8004400:	183b      	adds	r3, r7, r0
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	2120      	movs	r1, #32
 8004406:	5c52      	ldrb	r2, [r2, r1]
 8004408:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800440a:	183b      	adds	r3, r7, r0
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d004      	beq.n	800441c <HAL_CAN_ActivateNotification+0x28>
 8004412:	230f      	movs	r3, #15
 8004414:	18fb      	adds	r3, r7, r3
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d109      	bne.n	8004430 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6959      	ldr	r1, [r3, #20]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	430a      	orrs	r2, r1
 800442a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800442c:	2300      	movs	r3, #0
 800442e:	e007      	b.n	8004440 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	2280      	movs	r2, #128	; 0x80
 8004436:	02d2      	lsls	r2, r2, #11
 8004438:	431a      	orrs	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
  }
}
 8004440:	0018      	movs	r0, r3
 8004442:	46bd      	mov	sp, r7
 8004444:	b004      	add	sp, #16
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08a      	sub	sp, #40	; 0x28
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004450:	2300      	movs	r3, #0
 8004452:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	2201      	movs	r2, #1
 8004488:	4013      	ands	r3, r2
 800448a:	d100      	bne.n	800448e <HAL_CAN_IRQHandler+0x46>
 800448c:	e084      	b.n	8004598 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	2201      	movs	r2, #1
 8004492:	4013      	ands	r3, r2
 8004494:	d024      	beq.n	80044e0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2201      	movs	r2, #1
 800449c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	2202      	movs	r2, #2
 80044a2:	4013      	ands	r3, r2
 80044a4:	d004      	beq.n	80044b0 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	0018      	movs	r0, r3
 80044aa:	f000 f97e 	bl	80047aa <HAL_CAN_TxMailbox0CompleteCallback>
 80044ae:	e017      	b.n	80044e0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	2204      	movs	r2, #4
 80044b4:	4013      	ands	r3, r2
 80044b6:	d005      	beq.n	80044c4 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	2280      	movs	r2, #128	; 0x80
 80044bc:	0112      	lsls	r2, r2, #4
 80044be:	4313      	orrs	r3, r2
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24
 80044c2:	e00d      	b.n	80044e0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	2208      	movs	r2, #8
 80044c8:	4013      	ands	r3, r2
 80044ca:	d005      	beq.n	80044d8 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80044cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ce:	2280      	movs	r2, #128	; 0x80
 80044d0:	0152      	lsls	r2, r2, #5
 80044d2:	4313      	orrs	r3, r2
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
 80044d6:	e003      	b.n	80044e0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	0018      	movs	r0, r3
 80044dc:	f000 f97d 	bl	80047da <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	2380      	movs	r3, #128	; 0x80
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	4013      	ands	r3, r2
 80044e8:	d028      	beq.n	800453c <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2280      	movs	r2, #128	; 0x80
 80044f0:	0052      	lsls	r2, r2, #1
 80044f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4013      	ands	r3, r2
 80044fc:	d004      	beq.n	8004508 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	0018      	movs	r0, r3
 8004502:	f000 f95a 	bl	80047ba <HAL_CAN_TxMailbox1CompleteCallback>
 8004506:	e019      	b.n	800453c <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	4013      	ands	r3, r2
 8004510:	d005      	beq.n	800451e <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	2280      	movs	r2, #128	; 0x80
 8004516:	0192      	lsls	r2, r2, #6
 8004518:	4313      	orrs	r3, r2
 800451a:	627b      	str	r3, [r7, #36]	; 0x24
 800451c:	e00e      	b.n	800453c <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	2380      	movs	r3, #128	; 0x80
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	4013      	ands	r3, r2
 8004526:	d005      	beq.n	8004534 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	2280      	movs	r2, #128	; 0x80
 800452c:	01d2      	lsls	r2, r2, #7
 800452e:	4313      	orrs	r3, r2
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
 8004532:	e003      	b.n	800453c <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	0018      	movs	r0, r3
 8004538:	f000 f957 	bl	80047ea <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	2380      	movs	r3, #128	; 0x80
 8004540:	025b      	lsls	r3, r3, #9
 8004542:	4013      	ands	r3, r2
 8004544:	d028      	beq.n	8004598 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2280      	movs	r2, #128	; 0x80
 800454c:	0252      	lsls	r2, r2, #9
 800454e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	2380      	movs	r3, #128	; 0x80
 8004554:	029b      	lsls	r3, r3, #10
 8004556:	4013      	ands	r3, r2
 8004558:	d004      	beq.n	8004564 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0018      	movs	r0, r3
 800455e:	f000 f934 	bl	80047ca <HAL_CAN_TxMailbox2CompleteCallback>
 8004562:	e019      	b.n	8004598 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	2380      	movs	r3, #128	; 0x80
 8004568:	02db      	lsls	r3, r3, #11
 800456a:	4013      	ands	r3, r2
 800456c:	d005      	beq.n	800457a <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	2280      	movs	r2, #128	; 0x80
 8004572:	0212      	lsls	r2, r2, #8
 8004574:	4313      	orrs	r3, r2
 8004576:	627b      	str	r3, [r7, #36]	; 0x24
 8004578:	e00e      	b.n	8004598 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	2380      	movs	r3, #128	; 0x80
 800457e:	031b      	lsls	r3, r3, #12
 8004580:	4013      	ands	r3, r2
 8004582:	d005      	beq.n	8004590 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	2280      	movs	r2, #128	; 0x80
 8004588:	0252      	lsls	r2, r2, #9
 800458a:	4313      	orrs	r3, r2
 800458c:	627b      	str	r3, [r7, #36]	; 0x24
 800458e:	e003      	b.n	8004598 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	0018      	movs	r0, r3
 8004594:	f000 f931 	bl	80047fa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004598:	6a3b      	ldr	r3, [r7, #32]
 800459a:	2208      	movs	r2, #8
 800459c:	4013      	ands	r3, r2
 800459e:	d00c      	beq.n	80045ba <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	2210      	movs	r2, #16
 80045a4:	4013      	ands	r3, r2
 80045a6:	d008      	beq.n	80045ba <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80045a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045aa:	2280      	movs	r2, #128	; 0x80
 80045ac:	0092      	lsls	r2, r2, #2
 80045ae:	4313      	orrs	r3, r2
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2210      	movs	r2, #16
 80045b8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	2204      	movs	r2, #4
 80045be:	4013      	ands	r3, r2
 80045c0:	d00b      	beq.n	80045da <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2208      	movs	r2, #8
 80045c6:	4013      	ands	r3, r2
 80045c8:	d007      	beq.n	80045da <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2208      	movs	r2, #8
 80045d0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	0018      	movs	r0, r3
 80045d6:	f000 f918 	bl	800480a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	2202      	movs	r2, #2
 80045de:	4013      	ands	r3, r2
 80045e0:	d009      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	2203      	movs	r2, #3
 80045ea:	4013      	ands	r3, r2
 80045ec:	d003      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	0018      	movs	r0, r3
 80045f2:	f7fc ff5f 	bl	80014b4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	2240      	movs	r2, #64	; 0x40
 80045fa:	4013      	ands	r3, r2
 80045fc:	d00c      	beq.n	8004618 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2210      	movs	r2, #16
 8004602:	4013      	ands	r3, r2
 8004604:	d008      	beq.n	8004618 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	2280      	movs	r2, #128	; 0x80
 800460a:	00d2      	lsls	r2, r2, #3
 800460c:	4313      	orrs	r3, r2
 800460e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2210      	movs	r2, #16
 8004616:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004618:	6a3b      	ldr	r3, [r7, #32]
 800461a:	2220      	movs	r2, #32
 800461c:	4013      	ands	r3, r2
 800461e:	d00b      	beq.n	8004638 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	2208      	movs	r2, #8
 8004624:	4013      	ands	r3, r2
 8004626:	d007      	beq.n	8004638 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2208      	movs	r2, #8
 800462e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	0018      	movs	r0, r3
 8004634:	f000 f8f9 	bl	800482a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004638:	6a3b      	ldr	r3, [r7, #32]
 800463a:	2210      	movs	r2, #16
 800463c:	4013      	ands	r3, r2
 800463e:	d009      	beq.n	8004654 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	2203      	movs	r2, #3
 8004648:	4013      	ands	r3, r2
 800464a:	d003      	beq.n	8004654 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	0018      	movs	r0, r3
 8004650:	f000 f8e3 	bl	800481a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004654:	6a3a      	ldr	r2, [r7, #32]
 8004656:	2380      	movs	r3, #128	; 0x80
 8004658:	029b      	lsls	r3, r3, #10
 800465a:	4013      	ands	r3, r2
 800465c:	d00b      	beq.n	8004676 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	2210      	movs	r2, #16
 8004662:	4013      	ands	r3, r2
 8004664:	d007      	beq.n	8004676 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2210      	movs	r2, #16
 800466c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	0018      	movs	r0, r3
 8004672:	f000 f8e2 	bl	800483a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004676:	6a3a      	ldr	r2, [r7, #32]
 8004678:	2380      	movs	r3, #128	; 0x80
 800467a:	025b      	lsls	r3, r3, #9
 800467c:	4013      	ands	r3, r2
 800467e:	d00b      	beq.n	8004698 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	2208      	movs	r2, #8
 8004684:	4013      	ands	r3, r2
 8004686:	d007      	beq.n	8004698 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2208      	movs	r2, #8
 800468e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	0018      	movs	r0, r3
 8004694:	f000 f8d9 	bl	800484a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004698:	6a3a      	ldr	r2, [r7, #32]
 800469a:	2380      	movs	r3, #128	; 0x80
 800469c:	021b      	lsls	r3, r3, #8
 800469e:	4013      	ands	r3, r2
 80046a0:	d100      	bne.n	80046a4 <HAL_CAN_IRQHandler+0x25c>
 80046a2:	e071      	b.n	8004788 <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	2204      	movs	r2, #4
 80046a8:	4013      	ands	r3, r2
 80046aa:	d100      	bne.n	80046ae <HAL_CAN_IRQHandler+0x266>
 80046ac:	e068      	b.n	8004780 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046ae:	6a3a      	ldr	r2, [r7, #32]
 80046b0:	2380      	movs	r3, #128	; 0x80
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	4013      	ands	r3, r2
 80046b6:	d007      	beq.n	80046c8 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046be:	d003      	beq.n	80046c8 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	2201      	movs	r2, #1
 80046c4:	4313      	orrs	r3, r2
 80046c6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046c8:	6a3a      	ldr	r2, [r7, #32]
 80046ca:	2380      	movs	r3, #128	; 0x80
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4013      	ands	r3, r2
 80046d0:	d007      	beq.n	80046e2 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2202      	movs	r2, #2
 80046d6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046d8:	d003      	beq.n	80046e2 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80046da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046dc:	2202      	movs	r2, #2
 80046de:	4313      	orrs	r3, r2
 80046e0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80046e2:	6a3a      	ldr	r2, [r7, #32]
 80046e4:	2380      	movs	r3, #128	; 0x80
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	4013      	ands	r3, r2
 80046ea:	d007      	beq.n	80046fc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2204      	movs	r2, #4
 80046f0:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80046f2:	d003      	beq.n	80046fc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	2204      	movs	r2, #4
 80046f8:	4313      	orrs	r3, r2
 80046fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80046fc:	6a3a      	ldr	r2, [r7, #32]
 80046fe:	2380      	movs	r3, #128	; 0x80
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	4013      	ands	r3, r2
 8004704:	d03c      	beq.n	8004780 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2270      	movs	r2, #112	; 0x70
 800470a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800470c:	d038      	beq.n	8004780 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2270      	movs	r2, #112	; 0x70
 8004712:	4013      	ands	r3, r2
 8004714:	2b30      	cmp	r3, #48	; 0x30
 8004716:	d016      	beq.n	8004746 <HAL_CAN_IRQHandler+0x2fe>
 8004718:	d804      	bhi.n	8004724 <HAL_CAN_IRQHandler+0x2dc>
 800471a:	2b10      	cmp	r3, #16
 800471c:	d009      	beq.n	8004732 <HAL_CAN_IRQHandler+0x2ea>
 800471e:	2b20      	cmp	r3, #32
 8004720:	d00c      	beq.n	800473c <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004722:	e025      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 8004724:	2b50      	cmp	r3, #80	; 0x50
 8004726:	d018      	beq.n	800475a <HAL_CAN_IRQHandler+0x312>
 8004728:	2b60      	cmp	r3, #96	; 0x60
 800472a:	d01b      	beq.n	8004764 <HAL_CAN_IRQHandler+0x31c>
 800472c:	2b40      	cmp	r3, #64	; 0x40
 800472e:	d00f      	beq.n	8004750 <HAL_CAN_IRQHandler+0x308>
            break;
 8004730:	e01e      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8004732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004734:	2208      	movs	r2, #8
 8004736:	4313      	orrs	r3, r2
 8004738:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800473a:	e019      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 800473c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473e:	2210      	movs	r2, #16
 8004740:	4313      	orrs	r3, r2
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004744:	e014      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004748:	2220      	movs	r2, #32
 800474a:	4313      	orrs	r3, r2
 800474c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800474e:	e00f      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	2240      	movs	r2, #64	; 0x40
 8004754:	4313      	orrs	r3, r2
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004758:	e00a      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	2280      	movs	r2, #128	; 0x80
 800475e:	4313      	orrs	r3, r2
 8004760:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004762:	e005      	b.n	8004770 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004766:	2280      	movs	r2, #128	; 0x80
 8004768:	0052      	lsls	r2, r2, #1
 800476a:	4313      	orrs	r3, r2
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800476e:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2170      	movs	r1, #112	; 0x70
 800477c:	438a      	bics	r2, r1
 800477e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2204      	movs	r2, #4
 8004786:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	2b00      	cmp	r3, #0
 800478c:	d009      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	431a      	orrs	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	0018      	movs	r0, r3
 800479e:	f000 f85c 	bl	800485a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80047a2:	46c0      	nop			; (mov r8, r8)
 80047a4:	46bd      	mov	sp, r7
 80047a6:	b00a      	add	sp, #40	; 0x28
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b082      	sub	sp, #8
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b082      	sub	sp, #8
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b002      	add	sp, #8
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b002      	add	sp, #8
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b082      	sub	sp, #8
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	46bd      	mov	sp, r7
 80047e6:	b002      	add	sp, #8
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b002      	add	sp, #8
 80047f8:	bd80      	pop	{r7, pc}

080047fa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b082      	sub	sp, #8
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	46bd      	mov	sp, r7
 8004806:	b002      	add	sp, #8
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b082      	sub	sp, #8
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	46bd      	mov	sp, r7
 8004816:	b002      	add	sp, #8
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b082      	sub	sp, #8
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	46bd      	mov	sp, r7
 8004826:	b002      	add	sp, #8
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	46bd      	mov	sp, r7
 8004836:	b002      	add	sp, #8
 8004838:	bd80      	pop	{r7, pc}

0800483a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	b082      	sub	sp, #8
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}

0800484a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b082      	sub	sp, #8
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004852:	46c0      	nop			; (mov r8, r8)
 8004854:	46bd      	mov	sp, r7
 8004856:	b002      	add	sp, #8
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004862:	46c0      	nop			; (mov r8, r8)
 8004864:	46bd      	mov	sp, r7
 8004866:	b002      	add	sp, #8
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
 8004872:	0002      	movs	r2, r0
 8004874:	1dfb      	adds	r3, r7, #7
 8004876:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004878:	1dfb      	adds	r3, r7, #7
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	2b7f      	cmp	r3, #127	; 0x7f
 800487e:	d809      	bhi.n	8004894 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004880:	1dfb      	adds	r3, r7, #7
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	001a      	movs	r2, r3
 8004886:	231f      	movs	r3, #31
 8004888:	401a      	ands	r2, r3
 800488a:	4b04      	ldr	r3, [pc, #16]	; (800489c <__NVIC_EnableIRQ+0x30>)
 800488c:	2101      	movs	r1, #1
 800488e:	4091      	lsls	r1, r2
 8004890:	000a      	movs	r2, r1
 8004892:	601a      	str	r2, [r3, #0]
  }
}
 8004894:	46c0      	nop			; (mov r8, r8)
 8004896:	46bd      	mov	sp, r7
 8004898:	b002      	add	sp, #8
 800489a:	bd80      	pop	{r7, pc}
 800489c:	e000e100 	.word	0xe000e100

080048a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048a0:	b590      	push	{r4, r7, lr}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	0002      	movs	r2, r0
 80048a8:	6039      	str	r1, [r7, #0]
 80048aa:	1dfb      	adds	r3, r7, #7
 80048ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80048ae:	1dfb      	adds	r3, r7, #7
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b7f      	cmp	r3, #127	; 0x7f
 80048b4:	d828      	bhi.n	8004908 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048b6:	4a2f      	ldr	r2, [pc, #188]	; (8004974 <__NVIC_SetPriority+0xd4>)
 80048b8:	1dfb      	adds	r3, r7, #7
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	b25b      	sxtb	r3, r3
 80048be:	089b      	lsrs	r3, r3, #2
 80048c0:	33c0      	adds	r3, #192	; 0xc0
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	589b      	ldr	r3, [r3, r2]
 80048c6:	1dfa      	adds	r2, r7, #7
 80048c8:	7812      	ldrb	r2, [r2, #0]
 80048ca:	0011      	movs	r1, r2
 80048cc:	2203      	movs	r2, #3
 80048ce:	400a      	ands	r2, r1
 80048d0:	00d2      	lsls	r2, r2, #3
 80048d2:	21ff      	movs	r1, #255	; 0xff
 80048d4:	4091      	lsls	r1, r2
 80048d6:	000a      	movs	r2, r1
 80048d8:	43d2      	mvns	r2, r2
 80048da:	401a      	ands	r2, r3
 80048dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	019b      	lsls	r3, r3, #6
 80048e2:	22ff      	movs	r2, #255	; 0xff
 80048e4:	401a      	ands	r2, r3
 80048e6:	1dfb      	adds	r3, r7, #7
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	0018      	movs	r0, r3
 80048ec:	2303      	movs	r3, #3
 80048ee:	4003      	ands	r3, r0
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80048f4:	481f      	ldr	r0, [pc, #124]	; (8004974 <__NVIC_SetPriority+0xd4>)
 80048f6:	1dfb      	adds	r3, r7, #7
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	b25b      	sxtb	r3, r3
 80048fc:	089b      	lsrs	r3, r3, #2
 80048fe:	430a      	orrs	r2, r1
 8004900:	33c0      	adds	r3, #192	; 0xc0
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004906:	e031      	b.n	800496c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004908:	4a1b      	ldr	r2, [pc, #108]	; (8004978 <__NVIC_SetPriority+0xd8>)
 800490a:	1dfb      	adds	r3, r7, #7
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	0019      	movs	r1, r3
 8004910:	230f      	movs	r3, #15
 8004912:	400b      	ands	r3, r1
 8004914:	3b08      	subs	r3, #8
 8004916:	089b      	lsrs	r3, r3, #2
 8004918:	3306      	adds	r3, #6
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	18d3      	adds	r3, r2, r3
 800491e:	3304      	adds	r3, #4
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	1dfa      	adds	r2, r7, #7
 8004924:	7812      	ldrb	r2, [r2, #0]
 8004926:	0011      	movs	r1, r2
 8004928:	2203      	movs	r2, #3
 800492a:	400a      	ands	r2, r1
 800492c:	00d2      	lsls	r2, r2, #3
 800492e:	21ff      	movs	r1, #255	; 0xff
 8004930:	4091      	lsls	r1, r2
 8004932:	000a      	movs	r2, r1
 8004934:	43d2      	mvns	r2, r2
 8004936:	401a      	ands	r2, r3
 8004938:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	019b      	lsls	r3, r3, #6
 800493e:	22ff      	movs	r2, #255	; 0xff
 8004940:	401a      	ands	r2, r3
 8004942:	1dfb      	adds	r3, r7, #7
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	0018      	movs	r0, r3
 8004948:	2303      	movs	r3, #3
 800494a:	4003      	ands	r3, r0
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004950:	4809      	ldr	r0, [pc, #36]	; (8004978 <__NVIC_SetPriority+0xd8>)
 8004952:	1dfb      	adds	r3, r7, #7
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	001c      	movs	r4, r3
 8004958:	230f      	movs	r3, #15
 800495a:	4023      	ands	r3, r4
 800495c:	3b08      	subs	r3, #8
 800495e:	089b      	lsrs	r3, r3, #2
 8004960:	430a      	orrs	r2, r1
 8004962:	3306      	adds	r3, #6
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	18c3      	adds	r3, r0, r3
 8004968:	3304      	adds	r3, #4
 800496a:	601a      	str	r2, [r3, #0]
}
 800496c:	46c0      	nop			; (mov r8, r8)
 800496e:	46bd      	mov	sp, r7
 8004970:	b003      	add	sp, #12
 8004972:	bd90      	pop	{r4, r7, pc}
 8004974:	e000e100 	.word	0xe000e100
 8004978:	e000ed00 	.word	0xe000ed00

0800497c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3b01      	subs	r3, #1
 8004988:	4a0c      	ldr	r2, [pc, #48]	; (80049bc <SysTick_Config+0x40>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800498e:	2301      	movs	r3, #1
 8004990:	e010      	b.n	80049b4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004992:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <SysTick_Config+0x44>)
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	3a01      	subs	r2, #1
 8004998:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800499a:	2301      	movs	r3, #1
 800499c:	425b      	negs	r3, r3
 800499e:	2103      	movs	r1, #3
 80049a0:	0018      	movs	r0, r3
 80049a2:	f7ff ff7d 	bl	80048a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049a6:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <SysTick_Config+0x44>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049ac:	4b04      	ldr	r3, [pc, #16]	; (80049c0 <SysTick_Config+0x44>)
 80049ae:	2207      	movs	r2, #7
 80049b0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b002      	add	sp, #8
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	00ffffff 	.word	0x00ffffff
 80049c0:	e000e010 	.word	0xe000e010

080049c4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60b9      	str	r1, [r7, #8]
 80049cc:	607a      	str	r2, [r7, #4]
 80049ce:	210f      	movs	r1, #15
 80049d0:	187b      	adds	r3, r7, r1
 80049d2:	1c02      	adds	r2, r0, #0
 80049d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	187b      	adds	r3, r7, r1
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	b25b      	sxtb	r3, r3
 80049de:	0011      	movs	r1, r2
 80049e0:	0018      	movs	r0, r3
 80049e2:	f7ff ff5d 	bl	80048a0 <__NVIC_SetPriority>
}
 80049e6:	46c0      	nop			; (mov r8, r8)
 80049e8:	46bd      	mov	sp, r7
 80049ea:	b004      	add	sp, #16
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b082      	sub	sp, #8
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	0002      	movs	r2, r0
 80049f6:	1dfb      	adds	r3, r7, #7
 80049f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049fa:	1dfb      	adds	r3, r7, #7
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	b25b      	sxtb	r3, r3
 8004a00:	0018      	movs	r0, r3
 8004a02:	f7ff ff33 	bl	800486c <__NVIC_EnableIRQ>
}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b002      	add	sp, #8
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b082      	sub	sp, #8
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7ff ffaf 	bl	800497c <SysTick_Config>
 8004a1e:	0003      	movs	r3, r0
}
 8004a20:	0018      	movs	r0, r3
 8004a22:	46bd      	mov	sp, r7
 8004a24:	b002      	add	sp, #8
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e056      	b.n	8004ae8 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	7f5b      	ldrb	r3, [r3, #29]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d106      	bne.n	8004a52 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f7fe fad1 	bl	8002ff4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2202      	movs	r2, #2
 8004a56:	775a      	strb	r2, [r3, #29]

#if defined(CRC_POL_POL)
  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	791b      	ldrb	r3, [r3, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10c      	bne.n	8004a7a <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a22      	ldr	r2, [pc, #136]	; (8004af0 <HAL_CRC_Init+0xc8>)
 8004a66:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689a      	ldr	r2, [r3, #8]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2118      	movs	r1, #24
 8004a74:	438a      	bics	r2, r1
 8004a76:	609a      	str	r2, [r3, #8]
 8004a78:	e00b      	b.n	8004a92 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6899      	ldr	r1, [r3, #8]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68da      	ldr	r2, [r3, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	0018      	movs	r0, r3
 8004a86:	f000 f94a 	bl	8004d1e <HAL_CRCEx_Polynomial_Set>
 8004a8a:	1e03      	subs	r3, r0, #0
 8004a8c:	d001      	beq.n	8004a92 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e02a      	b.n	8004ae8 <HAL_CRC_Init+0xc0>
#endif /* CRC_POL_POL */

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	795b      	ldrb	r3, [r3, #5]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d105      	bne.n	8004aa6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	4252      	negs	r2, r2
 8004aa2:	611a      	str	r2, [r3, #16]
 8004aa4:	e004      	b.n	8004ab0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6912      	ldr	r2, [r2, #16]
 8004aae:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2260      	movs	r2, #96	; 0x60
 8004ab8:	4393      	bics	r3, r2
 8004aba:	0019      	movs	r1, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	695a      	ldr	r2, [r3, #20]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2280      	movs	r2, #128	; 0x80
 8004ad0:	4393      	bics	r3, r2
 8004ad2:	0019      	movs	r1, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699a      	ldr	r2, [r3, #24]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	0018      	movs	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	b002      	add	sp, #8
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	04c11db7 	.word	0x04c11db7

08004af4 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8004b00:	2300      	movs	r3, #0
 8004b02:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2202      	movs	r2, #2
 8004b08:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2101      	movs	r1, #1
 8004b16:	430a      	orrs	r2, r1
 8004b18:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d024      	beq.n	8004b6c <HAL_CRC_Calculate+0x78>
 8004b22:	2b03      	cmp	r3, #3
 8004b24:	d002      	beq.n	8004b2c <HAL_CRC_Calculate+0x38>
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d017      	beq.n	8004b5a <HAL_CRC_Calculate+0x66>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8004b2a:	e028      	b.n	8004b7e <HAL_CRC_Calculate+0x8a>
      for (index = 0U; index < BufferLength; index++)
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	e00a      	b.n	8004b48 <HAL_CRC_Calculate+0x54>
        hcrc->Instance->DR = pBuffer[index];
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	18d2      	adds	r2, r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	3301      	adds	r3, #1
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d3f0      	bcc.n	8004b32 <HAL_CRC_Calculate+0x3e>
      temp = hcrc->Instance->DR;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	613b      	str	r3, [r7, #16]
      break;
 8004b58:	e011      	b.n	8004b7e <HAL_CRC_Calculate+0x8a>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	0018      	movs	r0, r3
 8004b62:	f000 f814 	bl	8004b8e <CRC_Handle_8>
 8004b66:	0003      	movs	r3, r0
 8004b68:	613b      	str	r3, [r7, #16]
      break;
 8004b6a:	e008      	b.n	8004b7e <HAL_CRC_Calculate+0x8a>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	68b9      	ldr	r1, [r7, #8]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	0018      	movs	r0, r3
 8004b74:	f000 f89c 	bl	8004cb0 <CRC_Handle_16>
 8004b78:	0003      	movs	r3, r0
 8004b7a:	613b      	str	r3, [r7, #16]
      break;
 8004b7c:	46c0      	nop			; (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8004b84:	693b      	ldr	r3, [r7, #16]
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b006      	add	sp, #24
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b088      	sub	sp, #32
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
 8004b9e:	e023      	b.n	8004be8 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	18d3      	adds	r3, r2, r3
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	68b9      	ldr	r1, [r7, #8]
 8004bb4:	18cb      	adds	r3, r1, r3
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8004bba:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	3302      	adds	r3, #2
 8004bc2:	68b9      	ldr	r1, [r7, #8]
 8004bc4:	18cb      	adds	r3, r1, r3
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8004bca:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	3303      	adds	r3, #3
 8004bd2:	68b9      	ldr	r1, [r7, #8]
 8004bd4:	18cb      	adds	r3, r1, r3
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8004bde:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8004be0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	3301      	adds	r3, #1
 8004be6:	61fb      	str	r3, [r7, #28]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	089b      	lsrs	r3, r3, #2
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d3d6      	bcc.n	8004ba0 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2203      	movs	r2, #3
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	d053      	beq.n	8004ca2 <CRC_Handle_8+0x114>
  {
    if ((BufferLength % 4U) == 1U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2203      	movs	r2, #3
 8004bfe:	4013      	ands	r3, r2
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d107      	bne.n	8004c14 <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	18d2      	adds	r2, r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	7812      	ldrb	r2, [r2, #0]
 8004c12:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2203      	movs	r2, #3
 8004c18:	4013      	ands	r3, r2
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d119      	bne.n	8004c52 <CRC_Handle_8+0xc4>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	18d3      	adds	r3, r2, r3
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	021b      	lsls	r3, r3, #8
 8004c2a:	b21a      	sxth	r2, r3
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	3301      	adds	r3, #1
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	18cb      	adds	r3, r1, r3
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	b21b      	sxth	r3, r3
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	b21a      	sxth	r2, r3
 8004c3e:	211a      	movs	r1, #26
 8004c40:	187b      	adds	r3, r7, r1
 8004c42:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	187a      	adds	r2, r7, r1
 8004c4e:	8812      	ldrh	r2, [r2, #0]
 8004c50:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2203      	movs	r2, #3
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d122      	bne.n	8004ca2 <CRC_Handle_8+0x114>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	18d3      	adds	r3, r2, r3
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	b21a      	sxth	r2, r3
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	3301      	adds	r3, #1
 8004c70:	68b9      	ldr	r1, [r7, #8]
 8004c72:	18cb      	adds	r3, r1, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	b21b      	sxth	r3, r3
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	b21a      	sxth	r2, r3
 8004c7c:	211a      	movs	r1, #26
 8004c7e:	187b      	adds	r3, r7, r1
 8004c80:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	187a      	adds	r2, r7, r1
 8004c8c:	8812      	ldrh	r2, [r2, #0]
 8004c8e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	3302      	adds	r3, #2
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	18d2      	adds	r2, r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	7812      	ldrb	r2, [r2, #0]
 8004ca0:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
}
 8004ca8:	0018      	movs	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	b008      	add	sp, #32
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	e013      	b.n	8004cea <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	18d3      	adds	r3, r2, r3
 8004cca:	881b      	ldrh	r3, [r3, #0]
 8004ccc:	041a      	lsls	r2, r3, #16
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	3302      	adds	r3, #2
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	18cb      	adds	r3, r1, r3
 8004cd8:	881b      	ldrh	r3, [r3, #0]
 8004cda:	0019      	movs	r1, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	085b      	lsrs	r3, r3, #1
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d3e6      	bcc.n	8004cc2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	d009      	beq.n	8004d10 <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	18d3      	adds	r3, r2, r3
 8004d0a:	881a      	ldrh	r2, [r3, #0]
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
}
 8004d16:	0018      	movs	r0, r3
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	b006      	add	sp, #24
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b086      	sub	sp, #24
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d2a:	2317      	movs	r3, #23
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	2200      	movs	r2, #0
 8004d30:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004d32:	231f      	movs	r3, #31
 8004d34:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004d36:	46c0      	nop			; (mov r8, r8)
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1e5a      	subs	r2, r3, #1
 8004d3c:	613a      	str	r2, [r7, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d008      	beq.n	8004d54 <HAL_CRCEx_Polynomial_Set+0x36>
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	221f      	movs	r2, #31
 8004d46:	4013      	ands	r3, r2
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	40da      	lsrs	r2, r3
 8004d4c:	0013      	movs	r3, r2
 8004d4e:	2201      	movs	r2, #1
 8004d50:	4013      	ands	r3, r2
 8004d52:	d0f1      	beq.n	8004d38 <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b08      	cmp	r3, #8
 8004d58:	d017      	beq.n	8004d8a <HAL_CRCEx_Polynomial_Set+0x6c>
 8004d5a:	d802      	bhi.n	8004d62 <HAL_CRCEx_Polynomial_Set+0x44>
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d021      	beq.n	8004da4 <HAL_CRCEx_Polynomial_Set+0x86>
 8004d60:	e01b      	b.n	8004d9a <HAL_CRCEx_Polynomial_Set+0x7c>
 8004d62:	2b10      	cmp	r3, #16
 8004d64:	d009      	beq.n	8004d7a <HAL_CRCEx_Polynomial_Set+0x5c>
 8004d66:	2b18      	cmp	r3, #24
 8004d68:	d117      	bne.n	8004d9a <HAL_CRCEx_Polynomial_Set+0x7c>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b06      	cmp	r3, #6
 8004d6e:	d91b      	bls.n	8004da8 <HAL_CRCEx_Polynomial_Set+0x8a>
      {
        status =   HAL_ERROR;
 8004d70:	2317      	movs	r3, #23
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	2201      	movs	r2, #1
 8004d76:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004d78:	e016      	b.n	8004da8 <HAL_CRCEx_Polynomial_Set+0x8a>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	2b07      	cmp	r3, #7
 8004d7e:	d915      	bls.n	8004dac <HAL_CRCEx_Polynomial_Set+0x8e>
      {
        status =   HAL_ERROR;
 8004d80:	2317      	movs	r3, #23
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	2201      	movs	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004d88:	e010      	b.n	8004dac <HAL_CRCEx_Polynomial_Set+0x8e>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	2b0f      	cmp	r3, #15
 8004d8e:	d90f      	bls.n	8004db0 <HAL_CRCEx_Polynomial_Set+0x92>
      {
        status =   HAL_ERROR;
 8004d90:	2317      	movs	r3, #23
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	2201      	movs	r2, #1
 8004d96:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004d98:	e00a      	b.n	8004db0 <HAL_CRCEx_Polynomial_Set+0x92>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004d9a:	2317      	movs	r3, #23
 8004d9c:	18fb      	adds	r3, r7, r3
 8004d9e:	2201      	movs	r2, #1
 8004da0:	701a      	strb	r2, [r3, #0]
      break;
 8004da2:	e006      	b.n	8004db2 <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 8004da4:	46c0      	nop			; (mov r8, r8)
 8004da6:	e004      	b.n	8004db2 <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 8004da8:	46c0      	nop			; (mov r8, r8)
 8004daa:	e002      	b.n	8004db2 <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 8004dac:	46c0      	nop			; (mov r8, r8)
 8004dae:	e000      	b.n	8004db2 <HAL_CRCEx_Polynomial_Set+0x94>
      break;
 8004db0:	46c0      	nop			; (mov r8, r8)
  }
  if (status == HAL_OK)
 8004db2:	2317      	movs	r3, #23
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10e      	bne.n	8004dda <HAL_CRCEx_Polynomial_Set+0xbc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	2218      	movs	r2, #24
 8004dcc:	4393      	bics	r3, r2
 8004dce:	0019      	movs	r1, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004dda:	2317      	movs	r3, #23
 8004ddc:	18fb      	adds	r3, r7, r3
 8004dde:	781b      	ldrb	r3, [r3, #0]
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b006      	add	sp, #24
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e015      	b.n	8004e26 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	791b      	ldrb	r3, [r3, #4]
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d106      	bne.n	8004e12 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f7fe f90f 	bl	8003030 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2202      	movs	r2, #2
 8004e16:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	0018      	movs	r0, r3
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	b002      	add	sp, #8
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b086      	sub	sp, #24
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
 8004e3a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d105      	bne.n	8004e58 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	18d3      	adds	r3, r2, r3
 8004e52:	3308      	adds	r3, #8
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	e004      	b.n	8004e62 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	18d3      	adds	r3, r2, r3
 8004e5e:	3314      	adds	r3, #20
 8004e60:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b006      	add	sp, #24
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	2300      	movs	r3, #0
 8004e86:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	795b      	ldrb	r3, [r3, #5]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d101      	bne.n	8004e94 <HAL_DAC_ConfigChannel+0x20>
 8004e90:	2302      	movs	r3, #2
 8004e92:	e029      	b.n	8004ee8 <HAL_DAC_ConfigChannel+0x74>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2201      	movs	r2, #1
 8004e98:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8004ea8:	4a11      	ldr	r2, [pc, #68]	; (8004ef0 <HAL_DAC_ConfigChannel+0x7c>)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	409a      	lsls	r2, r3
 8004eae:	0013      	movs	r3, r2
 8004eb0:	43da      	mvns	r2, r3
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	409a      	lsls	r2, r3
 8004eca:	0013      	movs	r3, r2
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2201      	movs	r2, #1
 8004ede:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	0018      	movs	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	b006      	add	sp, #24
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	00000ffe 	.word	0x00000ffe

08004ef4 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	795b      	ldrb	r3, [r3, #5]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d101      	bne.n	8004f0a <HAL_DAC_Start+0x16>
 8004f06:	2302      	movs	r3, #2
 8004f08:	e03b      	b.n	8004f82 <HAL_DAC_Start+0x8e>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6819      	ldr	r1, [r3, #0]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	409a      	lsls	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10f      	bne.n	8004f50 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	223c      	movs	r2, #60	; 0x3c
 8004f38:	4013      	ands	r3, r2
 8004f3a:	2b3c      	cmp	r3, #60	; 0x3c
 8004f3c:	d11a      	bne.n	8004f74 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2101      	movs	r1, #1
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	605a      	str	r2, [r3, #4]
 8004f4e:	e011      	b.n	8004f74 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	23f0      	movs	r3, #240	; 0xf0
 8004f58:	039b      	lsls	r3, r3, #14
 8004f5a:	401a      	ands	r2, r3
 8004f5c:	23f0      	movs	r3, #240	; 0xf0
 8004f5e:	039b      	lsls	r3, r3, #14
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d107      	bne.n	8004f74 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2102      	movs	r1, #2
 8004f70:	430a      	orrs	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	0018      	movs	r0, r3
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b002      	add	sp, #8
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e036      	b.n	8005010 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2221      	movs	r2, #33	; 0x21
 8004fa6:	2102      	movs	r1, #2
 8004fa8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	4a18      	ldr	r2, [pc, #96]	; (8005018 <HAL_DMA_Init+0x8c>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	f000 f998 	bl	8005328 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2221      	movs	r2, #33	; 0x21
 8005002:	2101      	movs	r1, #1
 8005004:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2220      	movs	r2, #32
 800500a:	2100      	movs	r1, #0
 800500c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}  
 8005010:	0018      	movs	r0, r3
 8005012:	46bd      	mov	sp, r7
 8005014:	b004      	add	sp, #16
 8005016:	bd80      	pop	{r7, pc}
 8005018:	ffffc00f 	.word	0xffffc00f

0800501c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
 8005028:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800502a:	2317      	movs	r3, #23
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	2200      	movs	r2, #0
 8005030:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2220      	movs	r2, #32
 8005036:	5c9b      	ldrb	r3, [r3, r2]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_DMA_Start_IT+0x24>
 800503c:	2302      	movs	r3, #2
 800503e:	e04f      	b.n	80050e0 <HAL_DMA_Start_IT+0xc4>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	2101      	movs	r1, #1
 8005046:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2221      	movs	r2, #33	; 0x21
 800504c:	5c9b      	ldrb	r3, [r3, r2]
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b01      	cmp	r3, #1
 8005052:	d13a      	bne.n	80050ca <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2221      	movs	r2, #33	; 0x21
 8005058:	2102      	movs	r1, #2
 800505a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2101      	movs	r1, #1
 800506e:	438a      	bics	r2, r1
 8005070:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	68b9      	ldr	r1, [r7, #8]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f929 	bl	80052d0 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005082:	2b00      	cmp	r3, #0
 8005084:	d008      	beq.n	8005098 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	210e      	movs	r1, #14
 8005092:	430a      	orrs	r2, r1
 8005094:	601a      	str	r2, [r3, #0]
 8005096:	e00f      	b.n	80050b8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	210a      	movs	r1, #10
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2104      	movs	r1, #4
 80050b4:	438a      	bics	r2, r1
 80050b6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2101      	movs	r1, #1
 80050c4:	430a      	orrs	r2, r1
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	e007      	b.n	80050da <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2220      	movs	r2, #32
 80050ce:	2100      	movs	r1, #0
 80050d0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80050d2:	2317      	movs	r3, #23
 80050d4:	18fb      	adds	r3, r7, r3
 80050d6:	2202      	movs	r2, #2
 80050d8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80050da:	2317      	movs	r3, #23
 80050dc:	18fb      	adds	r3, r7, r3
 80050de:	781b      	ldrb	r3, [r3, #0]
} 
 80050e0:	0018      	movs	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	b006      	add	sp, #24
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f0:	230f      	movs	r3, #15
 80050f2:	18fb      	adds	r3, r7, r3
 80050f4:	2200      	movs	r2, #0
 80050f6:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2221      	movs	r2, #33	; 0x21
 80050fc:	5c9b      	ldrb	r3, [r3, r2]
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d007      	beq.n	8005114 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2204      	movs	r2, #4
 8005108:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800510a:	230f      	movs	r3, #15
 800510c:	18fb      	adds	r3, r7, r3
 800510e:	2201      	movs	r2, #1
 8005110:	701a      	strb	r2, [r3, #0]
 8005112:	e028      	b.n	8005166 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	210e      	movs	r1, #14
 8005120:	438a      	bics	r2, r1
 8005122:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2101      	movs	r1, #1
 8005130:	438a      	bics	r2, r1
 8005132:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800513c:	2101      	movs	r1, #1
 800513e:	4091      	lsls	r1, r2
 8005140:	000a      	movs	r2, r1
 8005142:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2221      	movs	r2, #33	; 0x21
 8005148:	2101      	movs	r1, #1
 800514a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2220      	movs	r2, #32
 8005150:	2100      	movs	r1, #0
 8005152:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005158:	2b00      	cmp	r3, #0
 800515a:	d004      	beq.n	8005166 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	0010      	movs	r0, r2
 8005164:	4798      	blx	r3
    } 
  }
  return status;
 8005166:	230f      	movs	r3, #15
 8005168:	18fb      	adds	r3, r7, r3
 800516a:	781b      	ldrb	r3, [r3, #0]
}
 800516c:	0018      	movs	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	b004      	add	sp, #16
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	2204      	movs	r2, #4
 8005192:	409a      	lsls	r2, r3
 8005194:	0013      	movs	r3, r2
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4013      	ands	r3, r2
 800519a:	d024      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x72>
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2204      	movs	r2, #4
 80051a0:	4013      	ands	r3, r2
 80051a2:	d020      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2220      	movs	r2, #32
 80051ac:	4013      	ands	r3, r2
 80051ae:	d107      	bne.n	80051c0 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2104      	movs	r1, #4
 80051bc:	438a      	bics	r2, r1
 80051be:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c8:	2104      	movs	r1, #4
 80051ca:	4091      	lsls	r1, r2
 80051cc:	000a      	movs	r2, r1
 80051ce:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d100      	bne.n	80051da <HAL_DMA_IRQHandler+0x66>
 80051d8:	e06a      	b.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	0010      	movs	r0, r2
 80051e2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80051e4:	e064      	b.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	2202      	movs	r2, #2
 80051ec:	409a      	lsls	r2, r3
 80051ee:	0013      	movs	r3, r2
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	4013      	ands	r3, r2
 80051f4:	d02b      	beq.n	800524e <HAL_DMA_IRQHandler+0xda>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2202      	movs	r2, #2
 80051fa:	4013      	ands	r3, r2
 80051fc:	d027      	beq.n	800524e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2220      	movs	r2, #32
 8005206:	4013      	ands	r3, r2
 8005208:	d10b      	bne.n	8005222 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	210a      	movs	r1, #10
 8005216:	438a      	bics	r2, r1
 8005218:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2221      	movs	r2, #33	; 0x21
 800521e:	2101      	movs	r1, #1
 8005220:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	2102      	movs	r1, #2
 800522c:	4091      	lsls	r1, r2
 800522e:	000a      	movs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2220      	movs	r2, #32
 8005236:	2100      	movs	r1, #0
 8005238:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d036      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	0010      	movs	r0, r2
 800524a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800524c:	e030      	b.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	2208      	movs	r2, #8
 8005254:	409a      	lsls	r2, r3
 8005256:	0013      	movs	r3, r2
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4013      	ands	r3, r2
 800525c:	d028      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2208      	movs	r2, #8
 8005262:	4013      	ands	r3, r2
 8005264:	d024      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	210e      	movs	r1, #14
 8005272:	438a      	bics	r2, r1
 8005274:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527e:	2101      	movs	r1, #1
 8005280:	4091      	lsls	r1, r2
 8005282:	000a      	movs	r2, r1
 8005284:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2221      	movs	r2, #33	; 0x21
 8005290:	2101      	movs	r1, #1
 8005292:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2220      	movs	r2, #32
 8005298:	2100      	movs	r1, #0
 800529a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	0010      	movs	r0, r2
 80052ac:	4798      	blx	r3
    }
   }
}  
 80052ae:	e7ff      	b.n	80052b0 <HAL_DMA_IRQHandler+0x13c>
 80052b0:	46c0      	nop			; (mov r8, r8)
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b004      	add	sp, #16
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2221      	movs	r2, #33	; 0x21
 80052c4:	5c9b      	ldrb	r3, [r3, r2]
 80052c6:	b2db      	uxtb	r3, r3
}
 80052c8:	0018      	movs	r0, r3
 80052ca:	46bd      	mov	sp, r7
 80052cc:	b002      	add	sp, #8
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e6:	2101      	movs	r1, #1
 80052e8:	4091      	lsls	r1, r2
 80052ea:	000a      	movs	r2, r1
 80052ec:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	2b10      	cmp	r3, #16
 80052fc:	d108      	bne.n	8005310 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800530e:	e007      	b.n	8005320 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	60da      	str	r2, [r3, #12]
}
 8005320:	46c0      	nop			; (mov r8, r8)
 8005322:	46bd      	mov	sp, r7
 8005324:	b004      	add	sp, #16
 8005326:	bd80      	pop	{r7, pc}

08005328 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a08      	ldr	r2, [pc, #32]	; (8005358 <DMA_CalcBaseAndBitshift+0x30>)
 8005336:	4694      	mov	ip, r2
 8005338:	4463      	add	r3, ip
 800533a:	2114      	movs	r1, #20
 800533c:	0018      	movs	r0, r3
 800533e:	f7fa fee3 	bl	8000108 <__udivsi3>
 8005342:	0003      	movs	r3, r0
 8005344:	009a      	lsls	r2, r3, #2
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a03      	ldr	r2, [pc, #12]	; (800535c <DMA_CalcBaseAndBitshift+0x34>)
 800534e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8005350:	46c0      	nop			; (mov r8, r8)
 8005352:	46bd      	mov	sp, r7
 8005354:	b002      	add	sp, #8
 8005356:	bd80      	pop	{r7, pc}
 8005358:	bffdfff8 	.word	0xbffdfff8
 800535c:	40020000 	.word	0x40020000

08005360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800536e:	e155      	b.n	800561c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2101      	movs	r1, #1
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4091      	lsls	r1, r2
 800537a:	000a      	movs	r2, r1
 800537c:	4013      	ands	r3, r2
 800537e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d100      	bne.n	8005388 <HAL_GPIO_Init+0x28>
 8005386:	e146      	b.n	8005616 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d00b      	beq.n	80053a8 <HAL_GPIO_Init+0x48>
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	2b02      	cmp	r3, #2
 8005396:	d007      	beq.n	80053a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800539c:	2b11      	cmp	r3, #17
 800539e:	d003      	beq.n	80053a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2b12      	cmp	r3, #18
 80053a6:	d130      	bne.n	800540a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	2203      	movs	r2, #3
 80053b4:	409a      	lsls	r2, r3
 80053b6:	0013      	movs	r3, r2
 80053b8:	43da      	mvns	r2, r3
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	4013      	ands	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	409a      	lsls	r2, r3
 80053ca:	0013      	movs	r3, r2
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053de:	2201      	movs	r2, #1
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	409a      	lsls	r2, r3
 80053e4:	0013      	movs	r3, r2
 80053e6:	43da      	mvns	r2, r3
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	4013      	ands	r3, r2
 80053ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	091b      	lsrs	r3, r3, #4
 80053f4:	2201      	movs	r2, #1
 80053f6:	401a      	ands	r2, r3
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	409a      	lsls	r2, r3
 80053fc:	0013      	movs	r3, r2
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	4313      	orrs	r3, r2
 8005402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	2203      	movs	r2, #3
 8005416:	409a      	lsls	r2, r3
 8005418:	0013      	movs	r3, r2
 800541a:	43da      	mvns	r2, r3
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	4013      	ands	r3, r2
 8005420:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	409a      	lsls	r2, r3
 800542c:	0013      	movs	r3, r2
 800542e:	693a      	ldr	r2, [r7, #16]
 8005430:	4313      	orrs	r3, r2
 8005432:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	693a      	ldr	r2, [r7, #16]
 8005438:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d003      	beq.n	800544a <HAL_GPIO_Init+0xea>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b12      	cmp	r3, #18
 8005448:	d123      	bne.n	8005492 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	08da      	lsrs	r2, r3, #3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	3208      	adds	r2, #8
 8005452:	0092      	lsls	r2, r2, #2
 8005454:	58d3      	ldr	r3, [r2, r3]
 8005456:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2207      	movs	r2, #7
 800545c:	4013      	ands	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	220f      	movs	r2, #15
 8005462:	409a      	lsls	r2, r3
 8005464:	0013      	movs	r3, r2
 8005466:	43da      	mvns	r2, r3
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	4013      	ands	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	691a      	ldr	r2, [r3, #16]
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2107      	movs	r1, #7
 8005476:	400b      	ands	r3, r1
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	409a      	lsls	r2, r3
 800547c:	0013      	movs	r3, r2
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	4313      	orrs	r3, r2
 8005482:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	08da      	lsrs	r2, r3, #3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3208      	adds	r2, #8
 800548c:	0092      	lsls	r2, r2, #2
 800548e:	6939      	ldr	r1, [r7, #16]
 8005490:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	2203      	movs	r2, #3
 800549e:	409a      	lsls	r2, r3
 80054a0:	0013      	movs	r3, r2
 80054a2:	43da      	mvns	r2, r3
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	4013      	ands	r3, r2
 80054a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2203      	movs	r2, #3
 80054b0:	401a      	ands	r2, r3
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	409a      	lsls	r2, r3
 80054b8:	0013      	movs	r3, r2
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	2380      	movs	r3, #128	; 0x80
 80054cc:	055b      	lsls	r3, r3, #21
 80054ce:	4013      	ands	r3, r2
 80054d0:	d100      	bne.n	80054d4 <HAL_GPIO_Init+0x174>
 80054d2:	e0a0      	b.n	8005616 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054d4:	4b57      	ldr	r3, [pc, #348]	; (8005634 <HAL_GPIO_Init+0x2d4>)
 80054d6:	699a      	ldr	r2, [r3, #24]
 80054d8:	4b56      	ldr	r3, [pc, #344]	; (8005634 <HAL_GPIO_Init+0x2d4>)
 80054da:	2101      	movs	r1, #1
 80054dc:	430a      	orrs	r2, r1
 80054de:	619a      	str	r2, [r3, #24]
 80054e0:	4b54      	ldr	r3, [pc, #336]	; (8005634 <HAL_GPIO_Init+0x2d4>)
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	2201      	movs	r2, #1
 80054e6:	4013      	ands	r3, r2
 80054e8:	60bb      	str	r3, [r7, #8]
 80054ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80054ec:	4a52      	ldr	r2, [pc, #328]	; (8005638 <HAL_GPIO_Init+0x2d8>)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	089b      	lsrs	r3, r3, #2
 80054f2:	3302      	adds	r3, #2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	589b      	ldr	r3, [r3, r2]
 80054f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2203      	movs	r2, #3
 80054fe:	4013      	ands	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	220f      	movs	r2, #15
 8005504:	409a      	lsls	r2, r3
 8005506:	0013      	movs	r3, r2
 8005508:	43da      	mvns	r2, r3
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	4013      	ands	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	2390      	movs	r3, #144	; 0x90
 8005514:	05db      	lsls	r3, r3, #23
 8005516:	429a      	cmp	r2, r3
 8005518:	d019      	beq.n	800554e <HAL_GPIO_Init+0x1ee>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a47      	ldr	r2, [pc, #284]	; (800563c <HAL_GPIO_Init+0x2dc>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d013      	beq.n	800554a <HAL_GPIO_Init+0x1ea>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a46      	ldr	r2, [pc, #280]	; (8005640 <HAL_GPIO_Init+0x2e0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00d      	beq.n	8005546 <HAL_GPIO_Init+0x1e6>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a45      	ldr	r2, [pc, #276]	; (8005644 <HAL_GPIO_Init+0x2e4>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d007      	beq.n	8005542 <HAL_GPIO_Init+0x1e2>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a44      	ldr	r2, [pc, #272]	; (8005648 <HAL_GPIO_Init+0x2e8>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d101      	bne.n	800553e <HAL_GPIO_Init+0x1de>
 800553a:	2304      	movs	r3, #4
 800553c:	e008      	b.n	8005550 <HAL_GPIO_Init+0x1f0>
 800553e:	2305      	movs	r3, #5
 8005540:	e006      	b.n	8005550 <HAL_GPIO_Init+0x1f0>
 8005542:	2303      	movs	r3, #3
 8005544:	e004      	b.n	8005550 <HAL_GPIO_Init+0x1f0>
 8005546:	2302      	movs	r3, #2
 8005548:	e002      	b.n	8005550 <HAL_GPIO_Init+0x1f0>
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <HAL_GPIO_Init+0x1f0>
 800554e:	2300      	movs	r3, #0
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	2103      	movs	r1, #3
 8005554:	400a      	ands	r2, r1
 8005556:	0092      	lsls	r2, r2, #2
 8005558:	4093      	lsls	r3, r2
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005560:	4935      	ldr	r1, [pc, #212]	; (8005638 <HAL_GPIO_Init+0x2d8>)
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	089b      	lsrs	r3, r3, #2
 8005566:	3302      	adds	r3, #2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800556e:	4b37      	ldr	r3, [pc, #220]	; (800564c <HAL_GPIO_Init+0x2ec>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	43da      	mvns	r2, r3
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	4013      	ands	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	2380      	movs	r3, #128	; 0x80
 8005584:	025b      	lsls	r3, r3, #9
 8005586:	4013      	ands	r3, r2
 8005588:	d003      	beq.n	8005592 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005592:	4b2e      	ldr	r3, [pc, #184]	; (800564c <HAL_GPIO_Init+0x2ec>)
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005598:	4b2c      	ldr	r3, [pc, #176]	; (800564c <HAL_GPIO_Init+0x2ec>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	43da      	mvns	r2, r3
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	4013      	ands	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	2380      	movs	r3, #128	; 0x80
 80055ae:	029b      	lsls	r3, r3, #10
 80055b0:	4013      	ands	r3, r2
 80055b2:	d003      	beq.n	80055bc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80055bc:	4b23      	ldr	r3, [pc, #140]	; (800564c <HAL_GPIO_Init+0x2ec>)
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055c2:	4b22      	ldr	r3, [pc, #136]	; (800564c <HAL_GPIO_Init+0x2ec>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	43da      	mvns	r2, r3
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	4013      	ands	r3, r2
 80055d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	2380      	movs	r3, #128	; 0x80
 80055d8:	035b      	lsls	r3, r3, #13
 80055da:	4013      	ands	r3, r2
 80055dc:	d003      	beq.n	80055e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80055e6:	4b19      	ldr	r3, [pc, #100]	; (800564c <HAL_GPIO_Init+0x2ec>)
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80055ec:	4b17      	ldr	r3, [pc, #92]	; (800564c <HAL_GPIO_Init+0x2ec>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	43da      	mvns	r2, r3
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	4013      	ands	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	2380      	movs	r3, #128	; 0x80
 8005602:	039b      	lsls	r3, r3, #14
 8005604:	4013      	ands	r3, r2
 8005606:	d003      	beq.n	8005610 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005610:	4b0e      	ldr	r3, [pc, #56]	; (800564c <HAL_GPIO_Init+0x2ec>)
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	3301      	adds	r3, #1
 800561a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	40da      	lsrs	r2, r3
 8005624:	1e13      	subs	r3, r2, #0
 8005626:	d000      	beq.n	800562a <HAL_GPIO_Init+0x2ca>
 8005628:	e6a2      	b.n	8005370 <HAL_GPIO_Init+0x10>
  } 
}
 800562a:	46c0      	nop			; (mov r8, r8)
 800562c:	46bd      	mov	sp, r7
 800562e:	b006      	add	sp, #24
 8005630:	bd80      	pop	{r7, pc}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	40021000 	.word	0x40021000
 8005638:	40010000 	.word	0x40010000
 800563c:	48000400 	.word	0x48000400
 8005640:	48000800 	.word	0x48000800
 8005644:	48000c00 	.word	0x48000c00
 8005648:	48001000 	.word	0x48001000
 800564c:	40010400 	.word	0x40010400

08005650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	000a      	movs	r2, r1
 800565a:	1cbb      	adds	r3, r7, #2
 800565c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	1cba      	adds	r2, r7, #2
 8005664:	8812      	ldrh	r2, [r2, #0]
 8005666:	4013      	ands	r3, r2
 8005668:	d004      	beq.n	8005674 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800566a:	230f      	movs	r3, #15
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	2201      	movs	r2, #1
 8005670:	701a      	strb	r2, [r3, #0]
 8005672:	e003      	b.n	800567c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005674:	230f      	movs	r3, #15
 8005676:	18fb      	adds	r3, r7, r3
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800567c:	230f      	movs	r3, #15
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	781b      	ldrb	r3, [r3, #0]
  }
 8005682:	0018      	movs	r0, r3
 8005684:	46bd      	mov	sp, r7
 8005686:	b004      	add	sp, #16
 8005688:	bd80      	pop	{r7, pc}

0800568a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	0008      	movs	r0, r1
 8005694:	0011      	movs	r1, r2
 8005696:	1cbb      	adds	r3, r7, #2
 8005698:	1c02      	adds	r2, r0, #0
 800569a:	801a      	strh	r2, [r3, #0]
 800569c:	1c7b      	adds	r3, r7, #1
 800569e:	1c0a      	adds	r2, r1, #0
 80056a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056a2:	1c7b      	adds	r3, r7, #1
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d004      	beq.n	80056b4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056aa:	1cbb      	adds	r3, r7, #2
 80056ac:	881a      	ldrh	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80056b2:	e003      	b.n	80056bc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80056b4:	1cbb      	adds	r3, r7, #2
 80056b6:	881a      	ldrh	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80056bc:	46c0      	nop			; (mov r8, r8)
 80056be:	46bd      	mov	sp, r7
 80056c0:	b002      	add	sp, #8
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	000a      	movs	r2, r1
 80056ce:	1cbb      	adds	r3, r7, #2
 80056d0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056d8:	1cbb      	adds	r3, r7, #2
 80056da:	881b      	ldrh	r3, [r3, #0]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	4013      	ands	r3, r2
 80056e0:	041a      	lsls	r2, r3, #16
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	43db      	mvns	r3, r3
 80056e6:	1cb9      	adds	r1, r7, #2
 80056e8:	8809      	ldrh	r1, [r1, #0]
 80056ea:	400b      	ands	r3, r1
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	619a      	str	r2, [r3, #24]
}
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	46bd      	mov	sp, r7
 80056f6:	b004      	add	sp, #16
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	0002      	movs	r2, r0
 8005704:	1dbb      	adds	r3, r7, #6
 8005706:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005708:	4b09      	ldr	r3, [pc, #36]	; (8005730 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	1dba      	adds	r2, r7, #6
 800570e:	8812      	ldrh	r2, [r2, #0]
 8005710:	4013      	ands	r3, r2
 8005712:	d008      	beq.n	8005726 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005714:	4b06      	ldr	r3, [pc, #24]	; (8005730 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005716:	1dba      	adds	r2, r7, #6
 8005718:	8812      	ldrh	r2, [r2, #0]
 800571a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800571c:	1dbb      	adds	r3, r7, #6
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	0018      	movs	r0, r3
 8005722:	f7fb fe51 	bl	80013c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005726:	46c0      	nop			; (mov r8, r8)
 8005728:	46bd      	mov	sp, r7
 800572a:	b002      	add	sp, #8
 800572c:	bd80      	pop	{r7, pc}
 800572e:	46c0      	nop			; (mov r8, r8)
 8005730:	40010400 	.word	0x40010400

08005734 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e082      	b.n	800584c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2241      	movs	r2, #65	; 0x41
 800574a:	5c9b      	ldrb	r3, [r3, r2]
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d107      	bne.n	8005762 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2240      	movs	r2, #64	; 0x40
 8005756:	2100      	movs	r1, #0
 8005758:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	0018      	movs	r0, r3
 800575e:	f7fd fcad 	bl	80030bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2241      	movs	r2, #65	; 0x41
 8005766:	2124      	movs	r1, #36	; 0x24
 8005768:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2101      	movs	r1, #1
 8005776:	438a      	bics	r2, r1
 8005778:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4934      	ldr	r1, [pc, #208]	; (8005854 <HAL_I2C_Init+0x120>)
 8005784:	400a      	ands	r2, r1
 8005786:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	689a      	ldr	r2, [r3, #8]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4931      	ldr	r1, [pc, #196]	; (8005858 <HAL_I2C_Init+0x124>)
 8005794:	400a      	ands	r2, r1
 8005796:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d108      	bne.n	80057b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2180      	movs	r1, #128	; 0x80
 80057aa:	0209      	lsls	r1, r1, #8
 80057ac:	430a      	orrs	r2, r1
 80057ae:	609a      	str	r2, [r3, #8]
 80057b0:	e007      	b.n	80057c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2184      	movs	r1, #132	; 0x84
 80057bc:	0209      	lsls	r1, r1, #8
 80057be:	430a      	orrs	r2, r1
 80057c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d104      	bne.n	80057d4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2280      	movs	r2, #128	; 0x80
 80057d0:	0112      	lsls	r2, r2, #4
 80057d2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	491f      	ldr	r1, [pc, #124]	; (800585c <HAL_I2C_Init+0x128>)
 80057e0:	430a      	orrs	r2, r1
 80057e2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	491a      	ldr	r1, [pc, #104]	; (8005858 <HAL_I2C_Init+0x124>)
 80057f0:	400a      	ands	r2, r1
 80057f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	691a      	ldr	r2, [r3, #16]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	431a      	orrs	r2, r3
 80057fe:	0011      	movs	r1, r2
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	021a      	lsls	r2, r3, #8
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	69d9      	ldr	r1, [r3, #28]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1a      	ldr	r2, [r3, #32]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2101      	movs	r1, #1
 800582a:	430a      	orrs	r2, r1
 800582c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2241      	movs	r2, #65	; 0x41
 8005838:	2120      	movs	r1, #32
 800583a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2242      	movs	r2, #66	; 0x42
 8005846:	2100      	movs	r1, #0
 8005848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	0018      	movs	r0, r3
 800584e:	46bd      	mov	sp, r7
 8005850:	b002      	add	sp, #8
 8005852:	bd80      	pop	{r7, pc}
 8005854:	f0ffffff 	.word	0xf0ffffff
 8005858:	ffff7fff 	.word	0xffff7fff
 800585c:	02008000 	.word	0x02008000

08005860 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af02      	add	r7, sp, #8
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	603b      	str	r3, [r7, #0]
 800586c:	1dbb      	adds	r3, r7, #6
 800586e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2241      	movs	r2, #65	; 0x41
 8005874:	5c9b      	ldrb	r3, [r3, r2]
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2b20      	cmp	r3, #32
 800587a:	d000      	beq.n	800587e <HAL_I2C_Slave_Transmit+0x1e>
 800587c:	e0fe      	b.n	8005a7c <HAL_I2C_Slave_Transmit+0x21c>
  {
    if ((pData == NULL) || (Size == 0U))
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_I2C_Slave_Transmit+0x2c>
 8005884:	1dbb      	adds	r3, r7, #6
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d105      	bne.n	8005898 <HAL_I2C_Slave_Transmit+0x38>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2280      	movs	r2, #128	; 0x80
 8005890:	0092      	lsls	r2, r2, #2
 8005892:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e0f2      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2240      	movs	r2, #64	; 0x40
 800589c:	5c9b      	ldrb	r3, [r3, r2]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_I2C_Slave_Transmit+0x46>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e0eb      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2240      	movs	r2, #64	; 0x40
 80058aa:	2101      	movs	r1, #1
 80058ac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058ae:	f7fd fe43 	bl	8003538 <HAL_GetTick>
 80058b2:	0003      	movs	r3, r0
 80058b4:	617b      	str	r3, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2241      	movs	r2, #65	; 0x41
 80058ba:	2121      	movs	r1, #33	; 0x21
 80058bc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2242      	movs	r2, #66	; 0x42
 80058c2:	2120      	movs	r1, #32
 80058c4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	1dba      	adds	r2, r7, #6
 80058d6:	8812      	ldrh	r2, [r2, #0]
 80058d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4967      	ldr	r1, [pc, #412]	; (8005a88 <HAL_I2C_Slave_Transmit+0x228>)
 80058ec:	400a      	ands	r2, r1
 80058ee:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80058f0:	683a      	ldr	r2, [r7, #0]
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	0013      	movs	r3, r2
 80058fa:	2200      	movs	r2, #0
 80058fc:	2108      	movs	r1, #8
 80058fe:	f000 ff75 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005902:	1e03      	subs	r3, r0, #0
 8005904:	d00a      	beq.n	800591c <HAL_I2C_Slave_Transmit+0xbc>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2180      	movs	r1, #128	; 0x80
 8005912:	0209      	lsls	r1, r1, #8
 8005914:	430a      	orrs	r2, r1
 8005916:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0b0      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2208      	movs	r2, #8
 8005922:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	2b02      	cmp	r3, #2
 800592a:	d119      	bne.n	8005960 <HAL_I2C_Slave_Transmit+0x100>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	0013      	movs	r3, r2
 8005936:	2200      	movs	r2, #0
 8005938:	2108      	movs	r1, #8
 800593a:	f000 ff57 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 800593e:	1e03      	subs	r3, r0, #0
 8005940:	d00a      	beq.n	8005958 <HAL_I2C_Slave_Transmit+0xf8>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2180      	movs	r1, #128	; 0x80
 800594e:	0209      	lsls	r1, r1, #8
 8005950:	430a      	orrs	r2, r1
 8005952:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e092      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2208      	movs	r2, #8
 800595e:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	2380      	movs	r3, #128	; 0x80
 8005964:	0259      	lsls	r1, r3, #9
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	0013      	movs	r3, r2
 800596e:	2200      	movs	r2, #0
 8005970:	f000 ff3c 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005974:	1e03      	subs	r3, r0, #0
 8005976:	d02f      	beq.n	80059d8 <HAL_I2C_Slave_Transmit+0x178>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2180      	movs	r1, #128	; 0x80
 8005984:	0209      	lsls	r1, r1, #8
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e077      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800598e:	697a      	ldr	r2, [r7, #20]
 8005990:	6839      	ldr	r1, [r7, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	0018      	movs	r0, r3
 8005996:	f000 ff68 	bl	800686a <I2C_WaitOnTXISFlagUntilTimeout>
 800599a:	1e03      	subs	r3, r0, #0
 800599c:	d00a      	beq.n	80059b4 <HAL_I2C_Slave_Transmit+0x154>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2180      	movs	r1, #128	; 0x80
 80059aa:	0209      	lsls	r1, r1, #8
 80059ac:	430a      	orrs	r2, r1
 80059ae:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e064      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	781a      	ldrb	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferCount > 0U)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1d5      	bne.n	800598e <HAL_I2C_Slave_Transmit+0x12e>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	6839      	ldr	r1, [r7, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	0018      	movs	r0, r3
 80059ea:	f000 ff7d 	bl	80068e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80059ee:	1e03      	subs	r3, r0, #0
 80059f0:	d012      	beq.n	8005a18 <HAL_I2C_Slave_Transmit+0x1b8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2180      	movs	r1, #128	; 0x80
 80059fe:	0209      	lsls	r1, r1, #8
 8005a00:	430a      	orrs	r2, r1
 8005a02:	605a      	str	r2, [r3, #4]

      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d103      	bne.n	8005a14 <HAL_I2C_Slave_Transmit+0x1b4>
      {
        /* Normal use case for Transmitter mode */
        /* A NACK is generated to confirm the end of transfer */
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	645a      	str	r2, [r3, #68]	; 0x44
 8005a12:	e001      	b.n	8005a18 <HAL_I2C_Slave_Transmit+0x1b8>
      }
      else
      {
        return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e032      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
      }
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8005a20:	683a      	ldr	r2, [r7, #0]
 8005a22:	2380      	movs	r3, #128	; 0x80
 8005a24:	0219      	lsls	r1, r3, #8
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	0013      	movs	r3, r2
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f000 fedc 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005a34:	1e03      	subs	r3, r0, #0
 8005a36:	d00a      	beq.n	8005a4e <HAL_I2C_Slave_Transmit+0x1ee>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2180      	movs	r1, #128	; 0x80
 8005a44:	0209      	lsls	r1, r1, #8
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e017      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2180      	movs	r1, #128	; 0x80
 8005a5a:	0209      	lsls	r1, r1, #8
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2241      	movs	r2, #65	; 0x41
 8005a64:	2120      	movs	r1, #32
 8005a66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2242      	movs	r2, #66	; 0x42
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2240      	movs	r2, #64	; 0x40
 8005a74:	2100      	movs	r1, #0
 8005a76:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e000      	b.n	8005a7e <HAL_I2C_Slave_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	0018      	movs	r0, r3
 8005a80:	46bd      	mov	sp, r7
 8005a82:	b006      	add	sp, #24
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	46c0      	nop			; (mov r8, r8)
 8005a88:	ffff7fff 	.word	0xffff7fff

08005a8c <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af02      	add	r7, sp, #8
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	1dbb      	adds	r3, r7, #6
 8005a9a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2241      	movs	r2, #65	; 0x41
 8005aa0:	5c9b      	ldrb	r3, [r3, r2]
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b20      	cmp	r3, #32
 8005aa6:	d000      	beq.n	8005aaa <HAL_I2C_Slave_Receive+0x1e>
 8005aa8:	e0f3      	b.n	8005c92 <HAL_I2C_Slave_Receive+0x206>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <HAL_I2C_Slave_Receive+0x2c>
 8005ab0:	1dbb      	adds	r3, r7, #6
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d105      	bne.n	8005ac4 <HAL_I2C_Slave_Receive+0x38>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2280      	movs	r2, #128	; 0x80
 8005abc:	0092      	lsls	r2, r2, #2
 8005abe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0e7      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2240      	movs	r2, #64	; 0x40
 8005ac8:	5c9b      	ldrb	r3, [r3, r2]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <HAL_I2C_Slave_Receive+0x46>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	e0e0      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2240      	movs	r2, #64	; 0x40
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ada:	f7fd fd2d 	bl	8003538 <HAL_GetTick>
 8005ade:	0003      	movs	r3, r0
 8005ae0:	617b      	str	r3, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2241      	movs	r2, #65	; 0x41
 8005ae6:	2122      	movs	r1, #34	; 0x22
 8005ae8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2242      	movs	r2, #66	; 0x42
 8005aee:	2120      	movs	r1, #32
 8005af0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	1dba      	adds	r2, r7, #6
 8005b02:	8812      	ldrh	r2, [r2, #0]
 8005b04:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4961      	ldr	r1, [pc, #388]	; (8005c9c <HAL_I2C_Slave_Receive+0x210>)
 8005b18:	400a      	ands	r2, r1
 8005b1a:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	0013      	movs	r3, r2
 8005b26:	2200      	movs	r2, #0
 8005b28:	2108      	movs	r1, #8
 8005b2a:	f000 fe5f 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005b2e:	1e03      	subs	r3, r0, #0
 8005b30:	d00a      	beq.n	8005b48 <HAL_I2C_Slave_Receive+0xbc>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2180      	movs	r1, #128	; 0x80
 8005b3e:	0209      	lsls	r1, r1, #8
 8005b40:	430a      	orrs	r2, r1
 8005b42:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e0a5      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2208      	movs	r2, #8
 8005b4e:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	0259      	lsls	r1, r3, #9
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	0013      	movs	r3, r2
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f000 fe44 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005b64:	1e03      	subs	r3, r0, #0
 8005b66:	d04a      	beq.n	8005bfe <HAL_I2C_Slave_Receive+0x172>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2180      	movs	r1, #128	; 0x80
 8005b74:	0209      	lsls	r1, r1, #8
 8005b76:	430a      	orrs	r2, r1
 8005b78:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e08a      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	6839      	ldr	r1, [r7, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	0018      	movs	r0, r3
 8005b86:	f000 feeb 	bl	8006960 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b8a:	1e03      	subs	r3, r0, #0
 8005b8c:	d024      	beq.n	8005bd8 <HAL_I2C_Slave_Receive+0x14c>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2180      	movs	r1, #128	; 0x80
 8005b9a:	0209      	lsls	r1, r1, #8
 8005b9c:	430a      	orrs	r2, r1
 8005b9e:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	2204      	movs	r2, #4
 8005ba8:	4013      	ands	r3, r2
 8005baa:	2b04      	cmp	r3, #4
 8005bac:	d112      	bne.n	8005bd4 <HAL_I2C_Slave_Receive+0x148>
        {
          /* Read data from RXDR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	b2d2      	uxtb	r2, r2
 8005bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	625a      	str	r2, [r3, #36]	; 0x24

          hi2c->XferCount--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
        }

        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e05d      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferCount > 0U)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1ba      	bne.n	8005b7e <HAL_I2C_Slave_Receive+0xf2>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	6839      	ldr	r1, [r7, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	0018      	movs	r0, r3
 8005c10:	f000 fe6a 	bl	80068e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c14:	1e03      	subs	r3, r0, #0
 8005c16:	d00a      	beq.n	8005c2e <HAL_I2C_Slave_Receive+0x1a2>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2180      	movs	r1, #128	; 0x80
 8005c24:	0209      	lsls	r1, r1, #8
 8005c26:	430a      	orrs	r2, r1
 8005c28:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e032      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2220      	movs	r2, #32
 8005c34:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	2380      	movs	r3, #128	; 0x80
 8005c3a:	0219      	lsls	r1, r3, #8
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	9300      	str	r3, [sp, #0]
 8005c42:	0013      	movs	r3, r2
 8005c44:	2201      	movs	r2, #1
 8005c46:	f000 fdd1 	bl	80067ec <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	1e03      	subs	r3, r0, #0
 8005c4c:	d00a      	beq.n	8005c64 <HAL_I2C_Slave_Receive+0x1d8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2180      	movs	r1, #128	; 0x80
 8005c5a:	0209      	lsls	r1, r1, #8
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e017      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2180      	movs	r1, #128	; 0x80
 8005c70:	0209      	lsls	r1, r1, #8
 8005c72:	430a      	orrs	r2, r1
 8005c74:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2241      	movs	r2, #65	; 0x41
 8005c7a:	2120      	movs	r1, #32
 8005c7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2242      	movs	r2, #66	; 0x42
 8005c82:	2100      	movs	r1, #0
 8005c84:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2240      	movs	r2, #64	; 0x40
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e000      	b.n	8005c94 <HAL_I2C_Slave_Receive+0x208>
  }
  else
  {
    return HAL_BUSY;
 8005c92:	2302      	movs	r3, #2
  }
}
 8005c94:	0018      	movs	r0, r3
 8005c96:	46bd      	mov	sp, r7
 8005c98:	b006      	add	sp, #24
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	ffff7fff 	.word	0xffff7fff

08005ca0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	68f9      	ldr	r1, [r7, #12]
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	4798      	blx	r3
  }
}
 8005ccc:	46c0      	nop			; (mov r8, r8)
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b004      	add	sp, #16
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	0a1b      	lsrs	r3, r3, #8
 8005cf0:	001a      	movs	r2, r3
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	d010      	beq.n	8005d1a <HAL_I2C_ER_IRQHandler+0x46>
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	09db      	lsrs	r3, r3, #7
 8005cfc:	001a      	movs	r2, r3
 8005cfe:	2301      	movs	r3, #1
 8005d00:	4013      	ands	r3, r2
 8005d02:	d00a      	beq.n	8005d1a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d08:	2201      	movs	r2, #1
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2280      	movs	r2, #128	; 0x80
 8005d16:	0052      	lsls	r2, r2, #1
 8005d18:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	0a9b      	lsrs	r3, r3, #10
 8005d1e:	001a      	movs	r2, r3
 8005d20:	2301      	movs	r3, #1
 8005d22:	4013      	ands	r3, r2
 8005d24:	d010      	beq.n	8005d48 <HAL_I2C_ER_IRQHandler+0x74>
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	09db      	lsrs	r3, r3, #7
 8005d2a:	001a      	movs	r2, r3
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	4013      	ands	r3, r2
 8005d30:	d00a      	beq.n	8005d48 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d36:	2208      	movs	r2, #8
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2280      	movs	r2, #128	; 0x80
 8005d44:	00d2      	lsls	r2, r2, #3
 8005d46:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	0a5b      	lsrs	r3, r3, #9
 8005d4c:	001a      	movs	r2, r3
 8005d4e:	2301      	movs	r3, #1
 8005d50:	4013      	ands	r3, r2
 8005d52:	d010      	beq.n	8005d76 <HAL_I2C_ER_IRQHandler+0xa2>
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	09db      	lsrs	r3, r3, #7
 8005d58:	001a      	movs	r2, r3
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	d00a      	beq.n	8005d76 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d64:	2202      	movs	r2, #2
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2280      	movs	r2, #128	; 0x80
 8005d72:	0092      	lsls	r2, r2, #2
 8005d74:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	220b      	movs	r2, #11
 8005d80:	4013      	ands	r3, r2
 8005d82:	d005      	beq.n	8005d90 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0011      	movs	r1, r2
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 fbe0 	bl	8006550 <I2C_ITError>
  }
}
 8005d90:	46c0      	nop			; (mov r8, r8)
 8005d92:	46bd      	mov	sp, r7
 8005d94:	b006      	add	sp, #24
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005da0:	46c0      	nop			; (mov r8, r8)
 8005da2:	46bd      	mov	sp, r7
 8005da4:	b002      	add	sp, #8
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005db0:	46c0      	nop			; (mov r8, r8)
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b002      	add	sp, #8
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	0008      	movs	r0, r1
 8005dc2:	0011      	movs	r1, r2
 8005dc4:	1cfb      	adds	r3, r7, #3
 8005dc6:	1c02      	adds	r2, r0, #0
 8005dc8:	701a      	strb	r2, [r3, #0]
 8005dca:	003b      	movs	r3, r7
 8005dcc:	1c0a      	adds	r2, r1, #0
 8005dce:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005dd0:	46c0      	nop			; (mov r8, r8)
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	b002      	add	sp, #8
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005de0:	46c0      	nop			; (mov r8, r8)
 8005de2:	46bd      	mov	sp, r7
 8005de4:	b002      	add	sp, #8
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005df0:	46c0      	nop			; (mov r8, r8)
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b002      	add	sp, #8
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005e00:	46c0      	nop			; (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b002      	add	sp, #8
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e18:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2240      	movs	r2, #64	; 0x40
 8005e22:	5c9b      	ldrb	r3, [r3, r2]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d101      	bne.n	8005e2c <I2C_Slave_ISR_IT+0x24>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	e0fa      	b.n	8006022 <I2C_Slave_ISR_IT+0x21a>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2240      	movs	r2, #64	; 0x40
 8005e30:	2101      	movs	r1, #1
 8005e32:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	001a      	movs	r2, r3
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	d00b      	beq.n	8005e58 <I2C_Slave_ISR_IT+0x50>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	095b      	lsrs	r3, r3, #5
 8005e44:	001a      	movs	r2, r3
 8005e46:	2301      	movs	r3, #1
 8005e48:	4013      	ands	r3, r2
 8005e4a:	d005      	beq.n	8005e58 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	0011      	movs	r1, r2
 8005e52:	0018      	movs	r0, r3
 8005e54:	f000 f9fc 	bl	8006250 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	091b      	lsrs	r3, r3, #4
 8005e5c:	001a      	movs	r2, r3
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4013      	ands	r3, r2
 8005e62:	d054      	beq.n	8005f0e <I2C_Slave_ISR_IT+0x106>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	091b      	lsrs	r3, r3, #4
 8005e68:	001a      	movs	r2, r3
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	d04e      	beq.n	8005f0e <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d12d      	bne.n	8005ed6 <I2C_Slave_ISR_IT+0xce>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2241      	movs	r2, #65	; 0x41
 8005e7e:	5c9b      	ldrb	r3, [r3, r2]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b28      	cmp	r3, #40	; 0x28
 8005e84:	d10b      	bne.n	8005e9e <I2C_Slave_ISR_IT+0x96>
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	2380      	movs	r3, #128	; 0x80
 8005e8a:	049b      	lsls	r3, r3, #18
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d106      	bne.n	8005e9e <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	0011      	movs	r1, r2
 8005e96:	0018      	movs	r0, r3
 8005e98:	f000 fb00 	bl	800649c <I2C_ITListenCplt>
 8005e9c:	e036      	b.n	8005f0c <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2241      	movs	r2, #65	; 0x41
 8005ea2:	5c9b      	ldrb	r3, [r3, r2]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	2b29      	cmp	r3, #41	; 0x29
 8005ea8:	d110      	bne.n	8005ecc <I2C_Slave_ISR_IT+0xc4>
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	4a5f      	ldr	r2, [pc, #380]	; (800602c <I2C_Slave_ISR_IT+0x224>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d00c      	beq.n	8005ecc <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2210      	movs	r2, #16
 8005eb8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	f000 fc54 	bl	800676a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	0018      	movs	r0, r3
 8005ec6:	f000 f95d 	bl	8006184 <I2C_ITSlaveSeqCplt>
 8005eca:	e01f      	b.n	8005f0c <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2210      	movs	r2, #16
 8005ed2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005ed4:	e09d      	b.n	8006012 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2210      	movs	r2, #16
 8005edc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	2204      	movs	r2, #4
 8005ee4:	431a      	orrs	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <I2C_Slave_ISR_IT+0xf4>
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	2380      	movs	r3, #128	; 0x80
 8005ef4:	045b      	lsls	r3, r3, #17
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d000      	beq.n	8005efc <I2C_Slave_ISR_IT+0xf4>
 8005efa:	e08a      	b.n	8006012 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	0011      	movs	r1, r2
 8005f04:	0018      	movs	r0, r3
 8005f06:	f000 fb23 	bl	8006550 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005f0a:	e082      	b.n	8006012 <I2C_Slave_ISR_IT+0x20a>
 8005f0c:	e081      	b.n	8006012 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	089b      	lsrs	r3, r3, #2
 8005f12:	001a      	movs	r2, r3
 8005f14:	2301      	movs	r3, #1
 8005f16:	4013      	ands	r3, r2
 8005f18:	d031      	beq.n	8005f7e <I2C_Slave_ISR_IT+0x176>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	089b      	lsrs	r3, r3, #2
 8005f1e:	001a      	movs	r2, r3
 8005f20:	2301      	movs	r3, #1
 8005f22:	4013      	ands	r3, r2
 8005f24:	d02b      	beq.n	8005f7e <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d018      	beq.n	8005f62 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	1c5a      	adds	r2, r3, #1
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	b29a      	uxth	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b29a      	uxth	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d154      	bne.n	8006016 <I2C_Slave_ISR_IT+0x20e>
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	4a2f      	ldr	r2, [pc, #188]	; (800602c <I2C_Slave_ISR_IT+0x224>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d050      	beq.n	8006016 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	0018      	movs	r0, r3
 8005f78:	f000 f904 	bl	8006184 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005f7c:	e04b      	b.n	8006016 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	08db      	lsrs	r3, r3, #3
 8005f82:	001a      	movs	r2, r3
 8005f84:	2301      	movs	r3, #1
 8005f86:	4013      	ands	r3, r2
 8005f88:	d00c      	beq.n	8005fa4 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	001a      	movs	r2, r3
 8005f90:	2301      	movs	r3, #1
 8005f92:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005f94:	d006      	beq.n	8005fa4 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	0011      	movs	r1, r2
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	f000 f847 	bl	8006030 <I2C_ITAddrCplt>
 8005fa2:	e039      	b.n	8006018 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	085b      	lsrs	r3, r3, #1
 8005fa8:	001a      	movs	r2, r3
 8005faa:	2301      	movs	r3, #1
 8005fac:	4013      	ands	r3, r2
 8005fae:	d033      	beq.n	8006018 <I2C_Slave_ISR_IT+0x210>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	085b      	lsrs	r3, r3, #1
 8005fb4:	001a      	movs	r2, r3
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	4013      	ands	r3, r2
 8005fba:	d02d      	beq.n	8006018 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d018      	beq.n	8005ff8 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fca:	781a      	ldrb	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd6:	1c5a      	adds	r2, r3, #1
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	851a      	strh	r2, [r3, #40]	; 0x28
 8005ff6:	e00f      	b.n	8006018 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	2380      	movs	r3, #128	; 0x80
 8005ffc:	045b      	lsls	r3, r3, #17
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d002      	beq.n	8006008 <I2C_Slave_ISR_IT+0x200>
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d107      	bne.n	8006018 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	0018      	movs	r0, r3
 800600c:	f000 f8ba 	bl	8006184 <I2C_ITSlaveSeqCplt>
 8006010:	e002      	b.n	8006018 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8006012:	46c0      	nop			; (mov r8, r8)
 8006014:	e000      	b.n	8006018 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8006016:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2240      	movs	r2, #64	; 0x40
 800601c:	2100      	movs	r1, #0
 800601e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	0018      	movs	r0, r3
 8006024:	46bd      	mov	sp, r7
 8006026:	b006      	add	sp, #24
 8006028:	bd80      	pop	{r7, pc}
 800602a:	46c0      	nop			; (mov r8, r8)
 800602c:	ffff0000 	.word	0xffff0000

08006030 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006030:	b590      	push	{r4, r7, lr}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2241      	movs	r2, #65	; 0x41
 800603e:	5c9b      	ldrb	r3, [r3, r2]
 8006040:	b2db      	uxtb	r3, r3
 8006042:	001a      	movs	r2, r3
 8006044:	2328      	movs	r3, #40	; 0x28
 8006046:	4013      	ands	r3, r2
 8006048:	2b28      	cmp	r3, #40	; 0x28
 800604a:	d000      	beq.n	800604e <I2C_ITAddrCplt+0x1e>
 800604c:	e08d      	b.n	800616a <I2C_ITAddrCplt+0x13a>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	699b      	ldr	r3, [r3, #24]
 8006054:	0c1b      	lsrs	r3, r3, #16
 8006056:	b2da      	uxtb	r2, r3
 8006058:	230f      	movs	r3, #15
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	2101      	movs	r1, #1
 800605e:	400a      	ands	r2, r1
 8006060:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	0c1b      	lsrs	r3, r3, #16
 800606a:	b29a      	uxth	r2, r3
 800606c:	230c      	movs	r3, #12
 800606e:	18fb      	adds	r3, r7, r3
 8006070:	21fe      	movs	r1, #254	; 0xfe
 8006072:	400a      	ands	r2, r1
 8006074:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	b29a      	uxth	r2, r3
 800607e:	230a      	movs	r3, #10
 8006080:	18fb      	adds	r3, r7, r3
 8006082:	0592      	lsls	r2, r2, #22
 8006084:	0d92      	lsrs	r2, r2, #22
 8006086:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	b29a      	uxth	r2, r3
 8006090:	2308      	movs	r3, #8
 8006092:	18fb      	adds	r3, r7, r3
 8006094:	21fe      	movs	r1, #254	; 0xfe
 8006096:	400a      	ands	r2, r1
 8006098:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d14d      	bne.n	800613e <I2C_ITAddrCplt+0x10e>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80060a2:	230a      	movs	r3, #10
 80060a4:	18fb      	adds	r3, r7, r3
 80060a6:	881b      	ldrh	r3, [r3, #0]
 80060a8:	09db      	lsrs	r3, r3, #7
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	230c      	movs	r3, #12
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	4053      	eors	r3, r2
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	001a      	movs	r2, r3
 80060b8:	2306      	movs	r3, #6
 80060ba:	4013      	ands	r3, r2
 80060bc:	d124      	bne.n	8006108 <I2C_ITAddrCplt+0xd8>
      {
        slaveaddrcode = ownadd1code;
 80060be:	230c      	movs	r3, #12
 80060c0:	18fb      	adds	r3, r7, r3
 80060c2:	220a      	movs	r2, #10
 80060c4:	18ba      	adds	r2, r7, r2
 80060c6:	8812      	ldrh	r2, [r2, #0]
 80060c8:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d14e      	bne.n	800617a <I2C_ITAddrCplt+0x14a>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2208      	movs	r2, #8
 80060e8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2240      	movs	r2, #64	; 0x40
 80060ee:	2100      	movs	r1, #0
 80060f0:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80060f2:	230c      	movs	r3, #12
 80060f4:	18fb      	adds	r3, r7, r3
 80060f6:	881a      	ldrh	r2, [r3, #0]
 80060f8:	230f      	movs	r3, #15
 80060fa:	18fb      	adds	r3, r7, r3
 80060fc:	7819      	ldrb	r1, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	0018      	movs	r0, r3
 8006102:	f7ff fe59 	bl	8005db8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006106:	e038      	b.n	800617a <I2C_ITAddrCplt+0x14a>
        slaveaddrcode = ownadd2code;
 8006108:	240c      	movs	r4, #12
 800610a:	193b      	adds	r3, r7, r4
 800610c:	2208      	movs	r2, #8
 800610e:	18ba      	adds	r2, r7, r2
 8006110:	8812      	ldrh	r2, [r2, #0]
 8006112:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006114:	2380      	movs	r3, #128	; 0x80
 8006116:	021a      	lsls	r2, r3, #8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	0011      	movs	r1, r2
 800611c:	0018      	movs	r0, r3
 800611e:	f000 fcf1 	bl	8006b04 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2240      	movs	r2, #64	; 0x40
 8006126:	2100      	movs	r1, #0
 8006128:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800612a:	193b      	adds	r3, r7, r4
 800612c:	881a      	ldrh	r2, [r3, #0]
 800612e:	230f      	movs	r3, #15
 8006130:	18fb      	adds	r3, r7, r3
 8006132:	7819      	ldrb	r1, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	0018      	movs	r0, r3
 8006138:	f7ff fe3e 	bl	8005db8 <HAL_I2C_AddrCallback>
}
 800613c:	e01d      	b.n	800617a <I2C_ITAddrCplt+0x14a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800613e:	2380      	movs	r3, #128	; 0x80
 8006140:	021a      	lsls	r2, r3, #8
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	0011      	movs	r1, r2
 8006146:	0018      	movs	r0, r3
 8006148:	f000 fcdc 	bl	8006b04 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2240      	movs	r2, #64	; 0x40
 8006150:	2100      	movs	r1, #0
 8006152:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006154:	230c      	movs	r3, #12
 8006156:	18fb      	adds	r3, r7, r3
 8006158:	881a      	ldrh	r2, [r3, #0]
 800615a:	230f      	movs	r3, #15
 800615c:	18fb      	adds	r3, r7, r3
 800615e:	7819      	ldrb	r1, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	0018      	movs	r0, r3
 8006164:	f7ff fe28 	bl	8005db8 <HAL_I2C_AddrCallback>
}
 8006168:	e007      	b.n	800617a <I2C_ITAddrCplt+0x14a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2208      	movs	r2, #8
 8006170:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2240      	movs	r2, #64	; 0x40
 8006176:	2100      	movs	r1, #0
 8006178:	5499      	strb	r1, [r3, r2]
}
 800617a:	46c0      	nop			; (mov r8, r8)
 800617c:	46bd      	mov	sp, r7
 800617e:	b005      	add	sp, #20
 8006180:	bd90      	pop	{r4, r7, pc}
	...

08006184 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2242      	movs	r2, #66	; 0x42
 8006198:	2100      	movs	r1, #0
 800619a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	0b9b      	lsrs	r3, r3, #14
 80061a0:	001a      	movs	r2, r3
 80061a2:	2301      	movs	r3, #1
 80061a4:	4013      	ands	r3, r2
 80061a6:	d008      	beq.n	80061ba <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4925      	ldr	r1, [pc, #148]	; (8006248 <I2C_ITSlaveSeqCplt+0xc4>)
 80061b4:	400a      	ands	r2, r1
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	e00d      	b.n	80061d6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	0bdb      	lsrs	r3, r3, #15
 80061be:	001a      	movs	r2, r3
 80061c0:	2301      	movs	r3, #1
 80061c2:	4013      	ands	r3, r2
 80061c4:	d007      	beq.n	80061d6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	491e      	ldr	r1, [pc, #120]	; (800624c <I2C_ITSlaveSeqCplt+0xc8>)
 80061d2:	400a      	ands	r2, r1
 80061d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2241      	movs	r2, #65	; 0x41
 80061da:	5c9b      	ldrb	r3, [r3, r2]
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b29      	cmp	r3, #41	; 0x29
 80061e0:	d114      	bne.n	800620c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2241      	movs	r2, #65	; 0x41
 80061e6:	2128      	movs	r1, #40	; 0x28
 80061e8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2221      	movs	r2, #33	; 0x21
 80061ee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2101      	movs	r1, #1
 80061f4:	0018      	movs	r0, r3
 80061f6:	f000 fc85 	bl	8006b04 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2240      	movs	r2, #64	; 0x40
 80061fe:	2100      	movs	r1, #0
 8006200:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	0018      	movs	r0, r3
 8006206:	f7ff fdc7 	bl	8005d98 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800620a:	e019      	b.n	8006240 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2241      	movs	r2, #65	; 0x41
 8006210:	5c9b      	ldrb	r3, [r3, r2]
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b2a      	cmp	r3, #42	; 0x2a
 8006216:	d113      	bne.n	8006240 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2241      	movs	r2, #65	; 0x41
 800621c:	2128      	movs	r1, #40	; 0x28
 800621e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2222      	movs	r2, #34	; 0x22
 8006224:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2102      	movs	r1, #2
 800622a:	0018      	movs	r0, r3
 800622c:	f000 fc6a 	bl	8006b04 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2240      	movs	r2, #64	; 0x40
 8006234:	2100      	movs	r1, #0
 8006236:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	0018      	movs	r0, r3
 800623c:	f7ff fdb4 	bl	8005da8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006240:	46c0      	nop			; (mov r8, r8)
 8006242:	46bd      	mov	sp, r7
 8006244:	b004      	add	sp, #16
 8006246:	bd80      	pop	{r7, pc}
 8006248:	ffffbfff 	.word	0xffffbfff
 800624c:	ffff7fff 	.word	0xffff7fff

08006250 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006266:	200f      	movs	r0, #15
 8006268:	183b      	adds	r3, r7, r0
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	2141      	movs	r1, #65	; 0x41
 800626e:	5c52      	ldrb	r2, [r2, r1]
 8006270:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2220      	movs	r2, #32
 8006278:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800627a:	183b      	adds	r3, r7, r0
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	2b21      	cmp	r3, #33	; 0x21
 8006280:	d004      	beq.n	800628c <I2C_ITSlaveCplt+0x3c>
 8006282:	230f      	movs	r3, #15
 8006284:	18fb      	adds	r3, r7, r3
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	2b29      	cmp	r3, #41	; 0x29
 800628a:	d109      	bne.n	80062a0 <I2C_ITSlaveCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800628c:	4a7d      	ldr	r2, [pc, #500]	; (8006484 <I2C_ITSlaveCplt+0x234>)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	0011      	movs	r1, r2
 8006292:	0018      	movs	r0, r3
 8006294:	f000 fc36 	bl	8006b04 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2221      	movs	r2, #33	; 0x21
 800629c:	631a      	str	r2, [r3, #48]	; 0x30
 800629e:	e012      	b.n	80062c6 <I2C_ITSlaveCplt+0x76>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80062a0:	230f      	movs	r3, #15
 80062a2:	18fb      	adds	r3, r7, r3
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	2b22      	cmp	r3, #34	; 0x22
 80062a8:	d004      	beq.n	80062b4 <I2C_ITSlaveCplt+0x64>
 80062aa:	230f      	movs	r3, #15
 80062ac:	18fb      	adds	r3, r7, r3
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b2a      	cmp	r3, #42	; 0x2a
 80062b2:	d108      	bne.n	80062c6 <I2C_ITSlaveCplt+0x76>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80062b4:	4a74      	ldr	r2, [pc, #464]	; (8006488 <I2C_ITSlaveCplt+0x238>)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	0011      	movs	r1, r2
 80062ba:	0018      	movs	r0, r3
 80062bc:	f000 fc22 	bl	8006b04 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2222      	movs	r2, #34	; 0x22
 80062c4:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685a      	ldr	r2, [r3, #4]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2180      	movs	r1, #128	; 0x80
 80062d2:	0209      	lsls	r1, r1, #8
 80062d4:	430a      	orrs	r2, r1
 80062d6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	496a      	ldr	r1, [pc, #424]	; (800648c <I2C_ITSlaveCplt+0x23c>)
 80062e4:	400a      	ands	r2, r1
 80062e6:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	0018      	movs	r0, r3
 80062ec:	f000 fa3d 	bl	800676a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	0b9b      	lsrs	r3, r3, #14
 80062f4:	001a      	movs	r2, r3
 80062f6:	2301      	movs	r3, #1
 80062f8:	4013      	ands	r3, r2
 80062fa:	d013      	beq.n	8006324 <I2C_ITSlaveCplt+0xd4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4962      	ldr	r1, [pc, #392]	; (8006490 <I2C_ITSlaveCplt+0x240>)
 8006308:	400a      	ands	r2, r1
 800630a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006310:	2b00      	cmp	r3, #0
 8006312:	d020      	beq.n	8006356 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	b29a      	uxth	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006322:	e018      	b.n	8006356 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	0bdb      	lsrs	r3, r3, #15
 8006328:	001a      	movs	r2, r3
 800632a:	2301      	movs	r3, #1
 800632c:	4013      	ands	r3, r2
 800632e:	d012      	beq.n	8006356 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4956      	ldr	r1, [pc, #344]	; (8006494 <I2C_ITSlaveCplt+0x244>)
 800633c:	400a      	ands	r2, r1
 800633e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006344:	2b00      	cmp	r3, #0
 8006346:	d006      	beq.n	8006356 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	b29a      	uxth	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	089b      	lsrs	r3, r3, #2
 800635a:	001a      	movs	r2, r3
 800635c:	2301      	movs	r3, #1
 800635e:	4013      	ands	r3, r2
 8006360:	d020      	beq.n	80063a4 <I2C_ITSlaveCplt+0x154>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2204      	movs	r2, #4
 8006366:	4393      	bics	r3, r2
 8006368:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00c      	beq.n	80063a4 <I2C_ITSlaveCplt+0x154>
    {
      hi2c->XferSize--;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800638e:	3b01      	subs	r3, #1
 8006390:	b29a      	uxth	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b29a      	uxth	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d005      	beq.n	80063ba <I2C_ITSlaveCplt+0x16a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063b2:	2204      	movs	r2, #4
 80063b4:	431a      	orrs	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2242      	movs	r2, #66	; 0x42
 80063be:	2100      	movs	r1, #0
 80063c0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d013      	beq.n	80063f8 <I2C_ITSlaveCplt+0x1a8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	0011      	movs	r1, r2
 80063d8:	0018      	movs	r0, r3
 80063da:	f000 f8b9 	bl	8006550 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2241      	movs	r2, #65	; 0x41
 80063e2:	5c9b      	ldrb	r3, [r3, r2]
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b28      	cmp	r3, #40	; 0x28
 80063e8:	d147      	bne.n	800647a <I2C_ITSlaveCplt+0x22a>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	0011      	movs	r1, r2
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 f853 	bl	800649c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063f6:	e040      	b.n	800647a <I2C_ITSlaveCplt+0x22a>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	4a26      	ldr	r2, [pc, #152]	; (8006498 <I2C_ITSlaveCplt+0x248>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d016      	beq.n	8006430 <I2C_ITSlaveCplt+0x1e0>
    I2C_ITSlaveSeqCplt(hi2c);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	0018      	movs	r0, r3
 8006406:	f7ff febd 	bl	8006184 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a22      	ldr	r2, [pc, #136]	; (8006498 <I2C_ITSlaveCplt+0x248>)
 800640e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2241      	movs	r2, #65	; 0x41
 8006414:	2120      	movs	r1, #32
 8006416:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2240      	movs	r2, #64	; 0x40
 8006422:	2100      	movs	r1, #0
 8006424:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	0018      	movs	r0, r3
 800642a:	f7ff fcd5 	bl	8005dd8 <HAL_I2C_ListenCpltCallback>
}
 800642e:	e024      	b.n	800647a <I2C_ITSlaveCplt+0x22a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2241      	movs	r2, #65	; 0x41
 8006434:	5c9b      	ldrb	r3, [r3, r2]
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b22      	cmp	r3, #34	; 0x22
 800643a:	d10f      	bne.n	800645c <I2C_ITSlaveCplt+0x20c>
    hi2c->State = HAL_I2C_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2241      	movs	r2, #65	; 0x41
 8006440:	2120      	movs	r1, #32
 8006442:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2240      	movs	r2, #64	; 0x40
 800644e:	2100      	movs	r1, #0
 8006450:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	0018      	movs	r0, r3
 8006456:	f7ff fca7 	bl	8005da8 <HAL_I2C_SlaveRxCpltCallback>
}
 800645a:	e00e      	b.n	800647a <I2C_ITSlaveCplt+0x22a>
    hi2c->State = HAL_I2C_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2241      	movs	r2, #65	; 0x41
 8006460:	2120      	movs	r1, #32
 8006462:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2240      	movs	r2, #64	; 0x40
 800646e:	2100      	movs	r1, #0
 8006470:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	0018      	movs	r0, r3
 8006476:	f7ff fc8f 	bl	8005d98 <HAL_I2C_SlaveTxCpltCallback>
}
 800647a:	46c0      	nop			; (mov r8, r8)
 800647c:	46bd      	mov	sp, r7
 800647e:	b006      	add	sp, #24
 8006480:	bd80      	pop	{r7, pc}
 8006482:	46c0      	nop			; (mov r8, r8)
 8006484:	00008001 	.word	0x00008001
 8006488:	00008002 	.word	0x00008002
 800648c:	fe00e800 	.word	0xfe00e800
 8006490:	ffffbfff 	.word	0xffffbfff
 8006494:	ffff7fff 	.word	0xffff7fff
 8006498:	ffff0000 	.word	0xffff0000

0800649c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a27      	ldr	r2, [pc, #156]	; (8006548 <I2C_ITListenCplt+0xac>)
 80064aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2241      	movs	r2, #65	; 0x41
 80064b6:	2120      	movs	r1, #32
 80064b8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2242      	movs	r2, #66	; 0x42
 80064be:	2100      	movs	r1, #0
 80064c0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	089b      	lsrs	r3, r3, #2
 80064cc:	001a      	movs	r2, r3
 80064ce:	2301      	movs	r3, #1
 80064d0:	4013      	ands	r3, r2
 80064d2:	d022      	beq.n	800651a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d012      	beq.n	800651a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006504:	b29b      	uxth	r3, r3
 8006506:	3b01      	subs	r3, #1
 8006508:	b29a      	uxth	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006512:	2204      	movs	r2, #4
 8006514:	431a      	orrs	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800651a:	4a0c      	ldr	r2, [pc, #48]	; (800654c <I2C_ITListenCplt+0xb0>)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	0011      	movs	r1, r2
 8006520:	0018      	movs	r0, r3
 8006522:	f000 faef 	bl	8006b04 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2210      	movs	r2, #16
 800652c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2240      	movs	r2, #64	; 0x40
 8006532:	2100      	movs	r1, #0
 8006534:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	0018      	movs	r0, r3
 800653a:	f7ff fc4d 	bl	8005dd8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800653e:	46c0      	nop			; (mov r8, r8)
 8006540:	46bd      	mov	sp, r7
 8006542:	b002      	add	sp, #8
 8006544:	bd80      	pop	{r7, pc}
 8006546:	46c0      	nop			; (mov r8, r8)
 8006548:	ffff0000 	.word	0xffff0000
 800654c:	00008003 	.word	0x00008003

08006550 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800655a:	200f      	movs	r0, #15
 800655c:	183b      	adds	r3, r7, r0
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	2141      	movs	r1, #65	; 0x41
 8006562:	5c52      	ldrb	r2, [r2, r1]
 8006564:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2242      	movs	r2, #66	; 0x42
 800656a:	2100      	movs	r1, #0
 800656c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a63      	ldr	r2, [pc, #396]	; (8006700 <I2C_ITError+0x1b0>)
 8006572:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006586:	183b      	adds	r3, r7, r0
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	2b28      	cmp	r3, #40	; 0x28
 800658c:	d009      	beq.n	80065a2 <I2C_ITError+0x52>
 800658e:	230f      	movs	r3, #15
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	2b29      	cmp	r3, #41	; 0x29
 8006596:	d004      	beq.n	80065a2 <I2C_ITError+0x52>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006598:	230f      	movs	r3, #15
 800659a:	18fb      	adds	r3, r7, r3
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	2b2a      	cmp	r3, #42	; 0x2a
 80065a0:	d10c      	bne.n	80065bc <I2C_ITError+0x6c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2103      	movs	r1, #3
 80065a6:	0018      	movs	r0, r3
 80065a8:	f000 faac 	bl	8006b04 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2241      	movs	r2, #65	; 0x41
 80065b0:	2128      	movs	r1, #40	; 0x28
 80065b2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a53      	ldr	r2, [pc, #332]	; (8006704 <I2C_ITError+0x1b4>)
 80065b8:	635a      	str	r2, [r3, #52]	; 0x34
 80065ba:	e012      	b.n	80065e2 <I2C_ITError+0x92>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80065bc:	4a52      	ldr	r2, [pc, #328]	; (8006708 <I2C_ITError+0x1b8>)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	0011      	movs	r1, r2
 80065c2:	0018      	movs	r0, r3
 80065c4:	f000 fa9e 	bl	8006b04 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2241      	movs	r2, #65	; 0x41
 80065cc:	5c9b      	ldrb	r3, [r3, r2]
 80065ce:	b2db      	uxtb	r3, r3
 80065d0:	2b60      	cmp	r3, #96	; 0x60
 80065d2:	d003      	beq.n	80065dc <I2C_ITError+0x8c>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2241      	movs	r2, #65	; 0x41
 80065d8:	2120      	movs	r1, #32
 80065da:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e6:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d03b      	beq.n	8006668 <I2C_ITError+0x118>
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2b11      	cmp	r3, #17
 80065f4:	d002      	beq.n	80065fc <I2C_ITError+0xac>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b21      	cmp	r3, #33	; 0x21
 80065fa:	d135      	bne.n	8006668 <I2C_ITError+0x118>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	2380      	movs	r3, #128	; 0x80
 8006604:	01db      	lsls	r3, r3, #7
 8006606:	401a      	ands	r2, r3
 8006608:	2380      	movs	r3, #128	; 0x80
 800660a:	01db      	lsls	r3, r3, #7
 800660c:	429a      	cmp	r2, r3
 800660e:	d107      	bne.n	8006620 <I2C_ITError+0xd0>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	493c      	ldr	r1, [pc, #240]	; (800670c <I2C_ITError+0x1bc>)
 800661c:	400a      	ands	r2, r1
 800661e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	0018      	movs	r0, r3
 8006626:	f7fe fe47 	bl	80052b8 <HAL_DMA_GetState>
 800662a:	0003      	movs	r3, r0
 800662c:	2b01      	cmp	r3, #1
 800662e:	d016      	beq.n	800665e <I2C_ITError+0x10e>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006634:	4a36      	ldr	r2, [pc, #216]	; (8006710 <I2C_ITError+0x1c0>)
 8006636:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2240      	movs	r2, #64	; 0x40
 800663c:	2100      	movs	r1, #0
 800663e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006644:	0018      	movs	r0, r3
 8006646:	f7fe fd4f 	bl	80050e8 <HAL_DMA_Abort_IT>
 800664a:	1e03      	subs	r3, r0, #0
 800664c:	d051      	beq.n	80066f2 <I2C_ITError+0x1a2>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006658:	0018      	movs	r0, r3
 800665a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800665c:	e049      	b.n	80066f2 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	0018      	movs	r0, r3
 8006662:	f000 f859 	bl	8006718 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006666:	e044      	b.n	80066f2 <I2C_ITError+0x1a2>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800666c:	2b00      	cmp	r3, #0
 800666e:	d03b      	beq.n	80066e8 <I2C_ITError+0x198>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2b12      	cmp	r3, #18
 8006674:	d002      	beq.n	800667c <I2C_ITError+0x12c>
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2b22      	cmp	r3, #34	; 0x22
 800667a:	d135      	bne.n	80066e8 <I2C_ITError+0x198>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	2380      	movs	r3, #128	; 0x80
 8006684:	021b      	lsls	r3, r3, #8
 8006686:	401a      	ands	r2, r3
 8006688:	2380      	movs	r3, #128	; 0x80
 800668a:	021b      	lsls	r3, r3, #8
 800668c:	429a      	cmp	r2, r3
 800668e:	d107      	bne.n	80066a0 <I2C_ITError+0x150>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	491e      	ldr	r1, [pc, #120]	; (8006714 <I2C_ITError+0x1c4>)
 800669c:	400a      	ands	r2, r1
 800669e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a4:	0018      	movs	r0, r3
 80066a6:	f7fe fe07 	bl	80052b8 <HAL_DMA_GetState>
 80066aa:	0003      	movs	r3, r0
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d016      	beq.n	80066de <I2C_ITError+0x18e>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b4:	4a16      	ldr	r2, [pc, #88]	; (8006710 <I2C_ITError+0x1c0>)
 80066b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2240      	movs	r2, #64	; 0x40
 80066bc:	2100      	movs	r1, #0
 80066be:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c4:	0018      	movs	r0, r3
 80066c6:	f7fe fd0f 	bl	80050e8 <HAL_DMA_Abort_IT>
 80066ca:	1e03      	subs	r3, r0, #0
 80066cc:	d013      	beq.n	80066f6 <I2C_ITError+0x1a6>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d8:	0018      	movs	r0, r3
 80066da:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066dc:	e00b      	b.n	80066f6 <I2C_ITError+0x1a6>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	0018      	movs	r0, r3
 80066e2:	f000 f819 	bl	8006718 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066e6:	e006      	b.n	80066f6 <I2C_ITError+0x1a6>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	0018      	movs	r0, r3
 80066ec:	f000 f814 	bl	8006718 <I2C_TreatErrorCallback>
  }
}
 80066f0:	e002      	b.n	80066f8 <I2C_ITError+0x1a8>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	e000      	b.n	80066f8 <I2C_ITError+0x1a8>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066f6:	46c0      	nop			; (mov r8, r8)
}
 80066f8:	46c0      	nop			; (mov r8, r8)
 80066fa:	46bd      	mov	sp, r7
 80066fc:	b004      	add	sp, #16
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	ffff0000 	.word	0xffff0000
 8006704:	08005e09 	.word	0x08005e09
 8006708:	00008003 	.word	0x00008003
 800670c:	ffffbfff 	.word	0xffffbfff
 8006710:	080067af 	.word	0x080067af
 8006714:	ffff7fff 	.word	0xffff7fff

08006718 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2241      	movs	r2, #65	; 0x41
 8006724:	5c9b      	ldrb	r3, [r3, r2]
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b60      	cmp	r3, #96	; 0x60
 800672a:	d10f      	bne.n	800674c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2241      	movs	r2, #65	; 0x41
 8006730:	2120      	movs	r1, #32
 8006732:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2240      	movs	r2, #64	; 0x40
 800673e:	2100      	movs	r1, #0
 8006740:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	0018      	movs	r0, r3
 8006746:	f7ff fb57 	bl	8005df8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800674a:	e00a      	b.n	8006762 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2240      	movs	r2, #64	; 0x40
 8006756:	2100      	movs	r1, #0
 8006758:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	0018      	movs	r0, r3
 800675e:	f7ff fb43 	bl	8005de8 <HAL_I2C_ErrorCallback>
}
 8006762:	46c0      	nop			; (mov r8, r8)
 8006764:	46bd      	mov	sp, r7
 8006766:	b002      	add	sp, #8
 8006768:	bd80      	pop	{r7, pc}

0800676a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b082      	sub	sp, #8
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2202      	movs	r2, #2
 800677a:	4013      	ands	r3, r2
 800677c:	2b02      	cmp	r3, #2
 800677e:	d103      	bne.n	8006788 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2200      	movs	r2, #0
 8006786:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	2201      	movs	r2, #1
 8006790:	4013      	ands	r3, r2
 8006792:	2b01      	cmp	r3, #1
 8006794:	d007      	beq.n	80067a6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	699a      	ldr	r2, [r3, #24]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2101      	movs	r1, #1
 80067a2:	430a      	orrs	r2, r1
 80067a4:	619a      	str	r2, [r3, #24]
  }
}
 80067a6:	46c0      	nop			; (mov r8, r8)
 80067a8:	46bd      	mov	sp, r7
 80067aa:	b002      	add	sp, #8
 80067ac:	bd80      	pop	{r7, pc}

080067ae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b084      	sub	sp, #16
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c8:	2200      	movs	r2, #0
 80067ca:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d003      	beq.n	80067dc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d8:	2200      	movs	r2, #0
 80067da:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	0018      	movs	r0, r3
 80067e0:	f7ff ff9a 	bl	8006718 <I2C_TreatErrorCallback>
}
 80067e4:	46c0      	nop			; (mov r8, r8)
 80067e6:	46bd      	mov	sp, r7
 80067e8:	b004      	add	sp, #16
 80067ea:	bd80      	pop	{r7, pc}

080067ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	603b      	str	r3, [r7, #0]
 80067f8:	1dfb      	adds	r3, r7, #7
 80067fa:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067fc:	e021      	b.n	8006842 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	3301      	adds	r3, #1
 8006802:	d01e      	beq.n	8006842 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006804:	f7fc fe98 	bl	8003538 <HAL_GetTick>
 8006808:	0002      	movs	r2, r0
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	429a      	cmp	r2, r3
 8006812:	d302      	bcc.n	800681a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d113      	bne.n	8006842 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681e:	2220      	movs	r2, #32
 8006820:	431a      	orrs	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2241      	movs	r2, #65	; 0x41
 800682a:	2120      	movs	r1, #32
 800682c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2242      	movs	r2, #66	; 0x42
 8006832:	2100      	movs	r1, #0
 8006834:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2240      	movs	r2, #64	; 0x40
 800683a:	2100      	movs	r1, #0
 800683c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e00f      	b.n	8006862 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	4013      	ands	r3, r2
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	425a      	negs	r2, r3
 8006852:	4153      	adcs	r3, r2
 8006854:	b2db      	uxtb	r3, r3
 8006856:	001a      	movs	r2, r3
 8006858:	1dfb      	adds	r3, r7, #7
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d0ce      	beq.n	80067fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	0018      	movs	r0, r3
 8006864:	46bd      	mov	sp, r7
 8006866:	b004      	add	sp, #16
 8006868:	bd80      	pop	{r7, pc}

0800686a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b084      	sub	sp, #16
 800686e:	af00      	add	r7, sp, #0
 8006870:	60f8      	str	r0, [r7, #12]
 8006872:	60b9      	str	r1, [r7, #8]
 8006874:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006876:	e02b      	b.n	80068d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	68b9      	ldr	r1, [r7, #8]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	0018      	movs	r0, r3
 8006880:	f000 f8da 	bl	8006a38 <I2C_IsAcknowledgeFailed>
 8006884:	1e03      	subs	r3, r0, #0
 8006886:	d001      	beq.n	800688c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e029      	b.n	80068e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	3301      	adds	r3, #1
 8006890:	d01e      	beq.n	80068d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006892:	f7fc fe51 	bl	8003538 <HAL_GetTick>
 8006896:	0002      	movs	r2, r0
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d302      	bcc.n	80068a8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d113      	bne.n	80068d0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ac:	2220      	movs	r2, #32
 80068ae:	431a      	orrs	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2241      	movs	r2, #65	; 0x41
 80068b8:	2120      	movs	r1, #32
 80068ba:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2242      	movs	r2, #66	; 0x42
 80068c0:	2100      	movs	r1, #0
 80068c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2240      	movs	r2, #64	; 0x40
 80068c8:	2100      	movs	r1, #0
 80068ca:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e007      	b.n	80068e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	2202      	movs	r2, #2
 80068d8:	4013      	ands	r3, r2
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d1cc      	bne.n	8006878 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	0018      	movs	r0, r3
 80068e2:	46bd      	mov	sp, r7
 80068e4:	b004      	add	sp, #16
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068f4:	e028      	b.n	8006948 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	0018      	movs	r0, r3
 80068fe:	f000 f89b 	bl	8006a38 <I2C_IsAcknowledgeFailed>
 8006902:	1e03      	subs	r3, r0, #0
 8006904:	d001      	beq.n	800690a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e026      	b.n	8006958 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800690a:	f7fc fe15 	bl	8003538 <HAL_GetTick>
 800690e:	0002      	movs	r2, r0
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	429a      	cmp	r2, r3
 8006918:	d302      	bcc.n	8006920 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d113      	bne.n	8006948 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006924:	2220      	movs	r2, #32
 8006926:	431a      	orrs	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2241      	movs	r2, #65	; 0x41
 8006930:	2120      	movs	r1, #32
 8006932:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2242      	movs	r2, #66	; 0x42
 8006938:	2100      	movs	r1, #0
 800693a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2240      	movs	r2, #64	; 0x40
 8006940:	2100      	movs	r1, #0
 8006942:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e007      	b.n	8006958 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	2220      	movs	r2, #32
 8006950:	4013      	ands	r3, r2
 8006952:	2b20      	cmp	r3, #32
 8006954:	d1cf      	bne.n	80068f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	0018      	movs	r0, r3
 800695a:	46bd      	mov	sp, r7
 800695c:	b004      	add	sp, #16
 800695e:	bd80      	pop	{r7, pc}

08006960 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800696c:	e055      	b.n	8006a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	68b9      	ldr	r1, [r7, #8]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	0018      	movs	r0, r3
 8006976:	f000 f85f 	bl	8006a38 <I2C_IsAcknowledgeFailed>
 800697a:	1e03      	subs	r3, r0, #0
 800697c:	d001      	beq.n	8006982 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e053      	b.n	8006a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	2220      	movs	r2, #32
 800698a:	4013      	ands	r3, r2
 800698c:	2b20      	cmp	r3, #32
 800698e:	d129      	bne.n	80069e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	2204      	movs	r2, #4
 8006998:	4013      	ands	r3, r2
 800699a:	2b04      	cmp	r3, #4
 800699c:	d105      	bne.n	80069aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	e03f      	b.n	8006a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2220      	movs	r2, #32
 80069b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	491d      	ldr	r1, [pc, #116]	; (8006a34 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80069be:	400a      	ands	r2, r1
 80069c0:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2200      	movs	r2, #0
 80069c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2241      	movs	r2, #65	; 0x41
 80069cc:	2120      	movs	r1, #32
 80069ce:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2242      	movs	r2, #66	; 0x42
 80069d4:	2100      	movs	r1, #0
 80069d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2240      	movs	r2, #64	; 0x40
 80069dc:	2100      	movs	r1, #0
 80069de:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e022      	b.n	8006a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069e4:	f7fc fda8 	bl	8003538 <HAL_GetTick>
 80069e8:	0002      	movs	r2, r0
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d302      	bcc.n	80069fa <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10f      	bne.n	8006a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069fe:	2220      	movs	r2, #32
 8006a00:	431a      	orrs	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2241      	movs	r2, #65	; 0x41
 8006a0a:	2120      	movs	r1, #32
 8006a0c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2240      	movs	r2, #64	; 0x40
 8006a12:	2100      	movs	r1, #0
 8006a14:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e007      	b.n	8006a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2204      	movs	r2, #4
 8006a22:	4013      	ands	r3, r2
 8006a24:	2b04      	cmp	r3, #4
 8006a26:	d1a2      	bne.n	800696e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a28:	2300      	movs	r3, #0
}
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	b004      	add	sp, #16
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	46c0      	nop			; (mov r8, r8)
 8006a34:	fe00e800 	.word	0xfe00e800

08006a38 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	2b10      	cmp	r3, #16
 8006a50:	d151      	bne.n	8006af6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a52:	e021      	b.n	8006a98 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	3301      	adds	r3, #1
 8006a58:	d01e      	beq.n	8006a98 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a5a:	f7fc fd6d 	bl	8003538 <HAL_GetTick>
 8006a5e:	0002      	movs	r2, r0
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	68ba      	ldr	r2, [r7, #8]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d302      	bcc.n	8006a70 <I2C_IsAcknowledgeFailed+0x38>
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d113      	bne.n	8006a98 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a74:	2220      	movs	r2, #32
 8006a76:	431a      	orrs	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2241      	movs	r2, #65	; 0x41
 8006a80:	2120      	movs	r1, #32
 8006a82:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2242      	movs	r2, #66	; 0x42
 8006a88:	2100      	movs	r1, #0
 8006a8a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2240      	movs	r2, #64	; 0x40
 8006a90:	2100      	movs	r1, #0
 8006a92:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e02f      	b.n	8006af8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	d1d6      	bne.n	8006a54 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	0018      	movs	r0, r3
 8006aba:	f7ff fe56 	bl	800676a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	490d      	ldr	r1, [pc, #52]	; (8006b00 <I2C_IsAcknowledgeFailed+0xc8>)
 8006aca:	400a      	ands	r2, r1
 8006acc:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad2:	2204      	movs	r2, #4
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2241      	movs	r2, #65	; 0x41
 8006ade:	2120      	movs	r1, #32
 8006ae0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2242      	movs	r2, #66	; 0x42
 8006ae6:	2100      	movs	r1, #0
 8006ae8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2240      	movs	r2, #64	; 0x40
 8006aee:	2100      	movs	r1, #0
 8006af0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e000      	b.n	8006af8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	0018      	movs	r0, r3
 8006afa:	46bd      	mov	sp, r7
 8006afc:	b004      	add	sp, #16
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	fe00e800 	.word	0xfe00e800

08006b04 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	000a      	movs	r2, r1
 8006b0e:	1cbb      	adds	r3, r7, #2
 8006b10:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006b12:	2300      	movs	r3, #0
 8006b14:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006b16:	1cbb      	adds	r3, r7, #2
 8006b18:	881b      	ldrh	r3, [r3, #0]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	d010      	beq.n	8006b42 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2242      	movs	r2, #66	; 0x42
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2241      	movs	r2, #65	; 0x41
 8006b2c:	5c9b      	ldrb	r3, [r3, r2]
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	001a      	movs	r2, r3
 8006b32:	2328      	movs	r3, #40	; 0x28
 8006b34:	4013      	ands	r3, r2
 8006b36:	2b28      	cmp	r3, #40	; 0x28
 8006b38:	d003      	beq.n	8006b42 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	22b0      	movs	r2, #176	; 0xb0
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006b42:	1cbb      	adds	r3, r7, #2
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	2202      	movs	r2, #2
 8006b48:	4013      	ands	r3, r2
 8006b4a:	d010      	beq.n	8006b6e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2244      	movs	r2, #68	; 0x44
 8006b50:	4313      	orrs	r3, r2
 8006b52:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2241      	movs	r2, #65	; 0x41
 8006b58:	5c9b      	ldrb	r3, [r3, r2]
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	001a      	movs	r2, r3
 8006b5e:	2328      	movs	r3, #40	; 0x28
 8006b60:	4013      	ands	r3, r2
 8006b62:	2b28      	cmp	r3, #40	; 0x28
 8006b64:	d003      	beq.n	8006b6e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	22b0      	movs	r2, #176	; 0xb0
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006b6e:	1cbb      	adds	r3, r7, #2
 8006b70:	2200      	movs	r2, #0
 8006b72:	5e9b      	ldrsh	r3, [r3, r2]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	da03      	bge.n	8006b80 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	22b8      	movs	r2, #184	; 0xb8
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006b80:	1cbb      	adds	r3, r7, #2
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	2b10      	cmp	r3, #16
 8006b86:	d103      	bne.n	8006b90 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2290      	movs	r2, #144	; 0x90
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006b90:	1cbb      	adds	r3, r7, #2
 8006b92:	881b      	ldrh	r3, [r3, #0]
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d103      	bne.n	8006ba0 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006ba0:	1cbb      	adds	r3, r7, #2
 8006ba2:	881b      	ldrh	r3, [r3, #0]
 8006ba4:	2b40      	cmp	r3, #64	; 0x40
 8006ba6:	d103      	bne.n	8006bb0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2240      	movs	r2, #64	; 0x40
 8006bac:	4313      	orrs	r3, r2
 8006bae:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	43d9      	mvns	r1, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	400a      	ands	r2, r1
 8006bc0:	601a      	str	r2, [r3, #0]
}
 8006bc2:	46c0      	nop			; (mov r8, r8)
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	b004      	add	sp, #16
 8006bc8:	bd80      	pop	{r7, pc}
	...

08006bcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2241      	movs	r2, #65	; 0x41
 8006bda:	5c9b      	ldrb	r3, [r3, r2]
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b20      	cmp	r3, #32
 8006be0:	d138      	bne.n	8006c54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2240      	movs	r2, #64	; 0x40
 8006be6:	5c9b      	ldrb	r3, [r3, r2]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d101      	bne.n	8006bf0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006bec:	2302      	movs	r3, #2
 8006bee:	e032      	b.n	8006c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2240      	movs	r2, #64	; 0x40
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2241      	movs	r2, #65	; 0x41
 8006bfc:	2124      	movs	r1, #36	; 0x24
 8006bfe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2101      	movs	r1, #1
 8006c0c:	438a      	bics	r2, r1
 8006c0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4911      	ldr	r1, [pc, #68]	; (8006c60 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006c1c:	400a      	ands	r2, r1
 8006c1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6819      	ldr	r1, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2101      	movs	r1, #1
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2241      	movs	r2, #65	; 0x41
 8006c44:	2120      	movs	r1, #32
 8006c46:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2240      	movs	r2, #64	; 0x40
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c50:	2300      	movs	r3, #0
 8006c52:	e000      	b.n	8006c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c54:	2302      	movs	r3, #2
  }
}
 8006c56:	0018      	movs	r0, r3
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	b002      	add	sp, #8
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	46c0      	nop			; (mov r8, r8)
 8006c60:	ffffefff 	.word	0xffffefff

08006c64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2241      	movs	r2, #65	; 0x41
 8006c72:	5c9b      	ldrb	r3, [r3, r2]
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b20      	cmp	r3, #32
 8006c78:	d139      	bne.n	8006cee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2240      	movs	r2, #64	; 0x40
 8006c7e:	5c9b      	ldrb	r3, [r3, r2]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d101      	bne.n	8006c88 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c84:	2302      	movs	r3, #2
 8006c86:	e033      	b.n	8006cf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2240      	movs	r2, #64	; 0x40
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2241      	movs	r2, #65	; 0x41
 8006c94:	2124      	movs	r1, #36	; 0x24
 8006c96:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2101      	movs	r1, #1
 8006ca4:	438a      	bics	r2, r1
 8006ca6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a11      	ldr	r2, [pc, #68]	; (8006cf8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	021b      	lsls	r3, r3, #8
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2101      	movs	r1, #1
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2241      	movs	r2, #65	; 0x41
 8006cde:	2120      	movs	r1, #32
 8006ce0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2240      	movs	r2, #64	; 0x40
 8006ce6:	2100      	movs	r1, #0
 8006ce8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006cea:	2300      	movs	r3, #0
 8006cec:	e000      	b.n	8006cf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006cee:	2302      	movs	r3, #2
  }
}
 8006cf0:	0018      	movs	r0, r3
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	b004      	add	sp, #16
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	fffff0ff 	.word	0xfffff0ff

08006cfc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cfe:	b08b      	sub	sp, #44	; 0x2c
 8006d00:	af06      	add	r7, sp, #24
 8006d02:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d101      	bne.n	8006d0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e100      	b.n	8006f10 <HAL_PCD_Init+0x214>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a81      	ldr	r2, [pc, #516]	; (8006f18 <HAL_PCD_Init+0x21c>)
 8006d12:	5c9b      	ldrb	r3, [r3, r2]
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d108      	bne.n	8006d2c <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	23aa      	movs	r3, #170	; 0xaa
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	2100      	movs	r1, #0
 8006d22:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	0018      	movs	r0, r3
 8006d28:	f007 ff5e 	bl	800ebe8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a7a      	ldr	r2, [pc, #488]	; (8006f18 <HAL_PCD_Init+0x21c>)
 8006d30:	2103      	movs	r1, #3
 8006d32:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	0018      	movs	r0, r3
 8006d3a:	f003 ff93 	bl	800ac64 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d3e:	230f      	movs	r3, #15
 8006d40:	18fb      	adds	r3, r7, r3
 8006d42:	2200      	movs	r2, #0
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	e058      	b.n	8006dfa <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d48:	200f      	movs	r0, #15
 8006d4a:	183b      	adds	r3, r7, r0
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	6879      	ldr	r1, [r7, #4]
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	0013      	movs	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	189b      	adds	r3, r3, r2
 8006d58:	00db      	lsls	r3, r3, #3
 8006d5a:	18cb      	adds	r3, r1, r3
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	2201      	movs	r2, #1
 8006d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d62:	183b      	adds	r3, r7, r0
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	6879      	ldr	r1, [r7, #4]
 8006d68:	1c5a      	adds	r2, r3, #1
 8006d6a:	0013      	movs	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	189b      	adds	r3, r3, r2
 8006d70:	00db      	lsls	r3, r3, #3
 8006d72:	183a      	adds	r2, r7, r0
 8006d74:	7812      	ldrb	r2, [r2, #0]
 8006d76:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006d78:	183b      	adds	r3, r7, r0
 8006d7a:	781a      	ldrb	r2, [r3, #0]
 8006d7c:	0004      	movs	r4, r0
 8006d7e:	183b      	adds	r3, r7, r0
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	b298      	uxth	r0, r3
 8006d84:	6879      	ldr	r1, [r7, #4]
 8006d86:	0013      	movs	r3, r2
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	189b      	adds	r3, r3, r2
 8006d8c:	00db      	lsls	r3, r3, #3
 8006d8e:	18cb      	adds	r3, r1, r3
 8006d90:	3336      	adds	r3, #54	; 0x36
 8006d92:	1c02      	adds	r2, r0, #0
 8006d94:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006d96:	193b      	adds	r3, r7, r4
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	6879      	ldr	r1, [r7, #4]
 8006d9c:	1c5a      	adds	r2, r3, #1
 8006d9e:	0013      	movs	r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	189b      	adds	r3, r3, r2
 8006da4:	00db      	lsls	r3, r3, #3
 8006da6:	18cb      	adds	r3, r1, r3
 8006da8:	3303      	adds	r3, #3
 8006daa:	2200      	movs	r2, #0
 8006dac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006dae:	193b      	adds	r3, r7, r4
 8006db0:	781a      	ldrb	r2, [r3, #0]
 8006db2:	6879      	ldr	r1, [r7, #4]
 8006db4:	0013      	movs	r3, r2
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	189b      	adds	r3, r3, r2
 8006dba:	00db      	lsls	r3, r3, #3
 8006dbc:	18cb      	adds	r3, r1, r3
 8006dbe:	3338      	adds	r3, #56	; 0x38
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006dc4:	193b      	adds	r3, r7, r4
 8006dc6:	781a      	ldrb	r2, [r3, #0]
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	0013      	movs	r3, r2
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	189b      	adds	r3, r3, r2
 8006dd0:	00db      	lsls	r3, r3, #3
 8006dd2:	18cb      	adds	r3, r1, r3
 8006dd4:	333c      	adds	r3, #60	; 0x3c
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006dda:	193b      	adds	r3, r7, r4
 8006ddc:	781a      	ldrb	r2, [r3, #0]
 8006dde:	6879      	ldr	r1, [r7, #4]
 8006de0:	0013      	movs	r3, r2
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	189b      	adds	r3, r3, r2
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	18cb      	adds	r3, r1, r3
 8006dea:	3340      	adds	r3, #64	; 0x40
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006df0:	193b      	adds	r3, r7, r4
 8006df2:	781a      	ldrb	r2, [r3, #0]
 8006df4:	193b      	adds	r3, r7, r4
 8006df6:	3201      	adds	r2, #1
 8006df8:	701a      	strb	r2, [r3, #0]
 8006dfa:	230f      	movs	r3, #15
 8006dfc:	18fb      	adds	r3, r7, r3
 8006dfe:	781a      	ldrb	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d39f      	bcc.n	8006d48 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e08:	230f      	movs	r3, #15
 8006e0a:	18fb      	adds	r3, r7, r3
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	701a      	strb	r2, [r3, #0]
 8006e10:	e056      	b.n	8006ec0 <HAL_PCD_Init+0x1c4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006e12:	240f      	movs	r4, #15
 8006e14:	193b      	adds	r3, r7, r4
 8006e16:	781a      	ldrb	r2, [r3, #0]
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	236a      	movs	r3, #106	; 0x6a
 8006e1c:	33ff      	adds	r3, #255	; 0xff
 8006e1e:	0019      	movs	r1, r3
 8006e20:	0013      	movs	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	189b      	adds	r3, r3, r2
 8006e26:	00db      	lsls	r3, r3, #3
 8006e28:	18c3      	adds	r3, r0, r3
 8006e2a:	185b      	adds	r3, r3, r1
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006e30:	193b      	adds	r3, r7, r4
 8006e32:	781a      	ldrb	r2, [r3, #0]
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	23b4      	movs	r3, #180	; 0xb4
 8006e38:	0059      	lsls	r1, r3, #1
 8006e3a:	0013      	movs	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	189b      	adds	r3, r3, r2
 8006e40:	00db      	lsls	r3, r3, #3
 8006e42:	18c3      	adds	r3, r0, r3
 8006e44:	185b      	adds	r3, r3, r1
 8006e46:	193a      	adds	r2, r7, r4
 8006e48:	7812      	ldrb	r2, [r2, #0]
 8006e4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006e4c:	193b      	adds	r3, r7, r4
 8006e4e:	781a      	ldrb	r2, [r3, #0]
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	236c      	movs	r3, #108	; 0x6c
 8006e54:	33ff      	adds	r3, #255	; 0xff
 8006e56:	0019      	movs	r1, r3
 8006e58:	0013      	movs	r3, r2
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	189b      	adds	r3, r3, r2
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	18c3      	adds	r3, r0, r3
 8006e62:	185b      	adds	r3, r3, r1
 8006e64:	2200      	movs	r2, #0
 8006e66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006e68:	193b      	adds	r3, r7, r4
 8006e6a:	781a      	ldrb	r2, [r3, #0]
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	23bc      	movs	r3, #188	; 0xbc
 8006e70:	0059      	lsls	r1, r3, #1
 8006e72:	0013      	movs	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	189b      	adds	r3, r3, r2
 8006e78:	00db      	lsls	r3, r3, #3
 8006e7a:	18c3      	adds	r3, r0, r3
 8006e7c:	185b      	adds	r3, r3, r1
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006e82:	193b      	adds	r3, r7, r4
 8006e84:	781a      	ldrb	r2, [r3, #0]
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	23be      	movs	r3, #190	; 0xbe
 8006e8a:	0059      	lsls	r1, r3, #1
 8006e8c:	0013      	movs	r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	189b      	adds	r3, r3, r2
 8006e92:	00db      	lsls	r3, r3, #3
 8006e94:	18c3      	adds	r3, r0, r3
 8006e96:	185b      	adds	r3, r3, r1
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e9c:	193b      	adds	r3, r7, r4
 8006e9e:	781a      	ldrb	r2, [r3, #0]
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	23c0      	movs	r3, #192	; 0xc0
 8006ea4:	0059      	lsls	r1, r3, #1
 8006ea6:	0013      	movs	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	189b      	adds	r3, r3, r2
 8006eac:	00db      	lsls	r3, r3, #3
 8006eae:	18c3      	adds	r3, r0, r3
 8006eb0:	185b      	adds	r3, r3, r1
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006eb6:	193b      	adds	r3, r7, r4
 8006eb8:	781a      	ldrb	r2, [r3, #0]
 8006eba:	193b      	adds	r3, r7, r4
 8006ebc:	3201      	adds	r2, #1
 8006ebe:	701a      	strb	r2, [r3, #0]
 8006ec0:	230f      	movs	r3, #15
 8006ec2:	18fb      	adds	r3, r7, r3
 8006ec4:	781a      	ldrb	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d3a1      	bcc.n	8006e12 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	466a      	mov	r2, sp
 8006ed6:	0011      	movs	r1, r2
 8006ed8:	001a      	movs	r2, r3
 8006eda:	3210      	adds	r2, #16
 8006edc:	ca70      	ldmia	r2!, {r4, r5, r6}
 8006ede:	c170      	stmia	r1!, {r4, r5, r6}
 8006ee0:	ca30      	ldmia	r2!, {r4, r5}
 8006ee2:	c130      	stmia	r1!, {r4, r5}
 8006ee4:	6859      	ldr	r1, [r3, #4]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	f003 fed5 	bl	800ac98 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2224      	movs	r2, #36	; 0x24
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a07      	ldr	r2, [pc, #28]	; (8006f18 <HAL_PCD_Init+0x21c>)
 8006efa:	2101      	movs	r1, #1
 8006efc:	5499      	strb	r1, [r3, r2]
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	69db      	ldr	r3, [r3, #28]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d103      	bne.n	8006f0e <HAL_PCD_Init+0x212>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f001 fb63 	bl	80085d4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	0018      	movs	r0, r3
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b005      	add	sp, #20
 8006f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f18:	000002a9 	.word	0x000002a9

08006f1c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	23aa      	movs	r3, #170	; 0xaa
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	5cd3      	ldrb	r3, [r2, r3]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d101      	bne.n	8006f34 <HAL_PCD_Start+0x18>
 8006f30:	2302      	movs	r3, #2
 8006f32:	e014      	b.n	8006f5e <HAL_PCD_Start+0x42>
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	23aa      	movs	r3, #170	; 0xaa
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	0018      	movs	r0, r3
 8006f44:	f003 fe78 	bl	800ac38 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	0018      	movs	r0, r3
 8006f4e:	f005 fe51 	bl	800cbf4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	23aa      	movs	r3, #170	; 0xaa
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	2100      	movs	r1, #0
 8006f5a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	0018      	movs	r0, r3
 8006f60:	46bd      	mov	sp, r7
 8006f62:	b002      	add	sp, #8
 8006f64:	bd80      	pop	{r7, pc}
	...

08006f68 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	0018      	movs	r0, r3
 8006f76:	f005 fe53 	bl	800cc20 <USB_ReadInterrupts>
 8006f7a:	0002      	movs	r2, r0
 8006f7c:	2380      	movs	r3, #128	; 0x80
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	401a      	ands	r2, r3
 8006f82:	2380      	movs	r3, #128	; 0x80
 8006f84:	021b      	lsls	r3, r3, #8
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d103      	bne.n	8006f92 <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	f000 fbbb 	bl	8007708 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	0018      	movs	r0, r3
 8006f98:	f005 fe42 	bl	800cc20 <USB_ReadInterrupts>
 8006f9c:	0002      	movs	r2, r0
 8006f9e:	2380      	movs	r3, #128	; 0x80
 8006fa0:	00db      	lsls	r3, r3, #3
 8006fa2:	401a      	ands	r2, r3
 8006fa4:	2380      	movs	r3, #128	; 0x80
 8006fa6:	00db      	lsls	r3, r3, #3
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d114      	bne.n	8006fd6 <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2244      	movs	r2, #68	; 0x44
 8006fb2:	5a9b      	ldrh	r3, [r3, r2]
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	49a2      	ldr	r1, [pc, #648]	; (8007244 <HAL_PCD_IRQHandler+0x2dc>)
 8006fbc:	400a      	ands	r2, r1
 8006fbe:	b291      	uxth	r1, r2
 8006fc0:	2244      	movs	r2, #68	; 0x44
 8006fc2:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	0018      	movs	r0, r3
 8006fc8:	f007 fe99 	bl	800ecfe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2100      	movs	r1, #0
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f000 f945 	bl	8007260 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f005 fe20 	bl	800cc20 <USB_ReadInterrupts>
 8006fe0:	0002      	movs	r2, r0
 8006fe2:	2380      	movs	r3, #128	; 0x80
 8006fe4:	01db      	lsls	r3, r3, #7
 8006fe6:	401a      	ands	r2, r3
 8006fe8:	2380      	movs	r3, #128	; 0x80
 8006fea:	01db      	lsls	r3, r3, #7
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d10b      	bne.n	8007008 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2244      	movs	r2, #68	; 0x44
 8006ff6:	5a9b      	ldrh	r3, [r3, r2]
 8006ff8:	b29a      	uxth	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4992      	ldr	r1, [pc, #584]	; (8007248 <HAL_PCD_IRQHandler+0x2e0>)
 8007000:	400a      	ands	r2, r1
 8007002:	b291      	uxth	r1, r2
 8007004:	2244      	movs	r2, #68	; 0x44
 8007006:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	0018      	movs	r0, r3
 800700e:	f005 fe07 	bl	800cc20 <USB_ReadInterrupts>
 8007012:	0002      	movs	r2, r0
 8007014:	2380      	movs	r3, #128	; 0x80
 8007016:	019b      	lsls	r3, r3, #6
 8007018:	401a      	ands	r2, r3
 800701a:	2380      	movs	r3, #128	; 0x80
 800701c:	019b      	lsls	r3, r3, #6
 800701e:	429a      	cmp	r2, r3
 8007020:	d10b      	bne.n	800703a <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2244      	movs	r2, #68	; 0x44
 8007028:	5a9b      	ldrh	r3, [r3, r2]
 800702a:	b29a      	uxth	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4986      	ldr	r1, [pc, #536]	; (800724c <HAL_PCD_IRQHandler+0x2e4>)
 8007032:	400a      	ands	r2, r1
 8007034:	b291      	uxth	r1, r2
 8007036:	2244      	movs	r2, #68	; 0x44
 8007038:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	0018      	movs	r0, r3
 8007040:	f005 fdee 	bl	800cc20 <USB_ReadInterrupts>
 8007044:	0002      	movs	r2, r0
 8007046:	2380      	movs	r3, #128	; 0x80
 8007048:	015b      	lsls	r3, r3, #5
 800704a:	401a      	ands	r2, r3
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	015b      	lsls	r3, r3, #5
 8007050:	429a      	cmp	r2, r3
 8007052:	d137      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2240      	movs	r2, #64	; 0x40
 800705a:	5a9b      	ldrh	r3, [r3, r2]
 800705c:	b29a      	uxth	r2, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	2104      	movs	r1, #4
 8007064:	438a      	bics	r2, r1
 8007066:	b291      	uxth	r1, r2
 8007068:	2240      	movs	r2, #64	; 0x40
 800706a:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2240      	movs	r2, #64	; 0x40
 8007072:	5a9b      	ldrh	r3, [r3, r2]
 8007074:	b29a      	uxth	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2108      	movs	r1, #8
 800707c:	438a      	bics	r2, r1
 800707e:	b291      	uxth	r1, r2
 8007080:	2240      	movs	r2, #64	; 0x40
 8007082:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	23b8      	movs	r3, #184	; 0xb8
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	5cd3      	ldrb	r3, [r2, r3]
 800708c:	2b01      	cmp	r3, #1
 800708e:	d109      	bne.n	80070a4 <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	23b8      	movs	r3, #184	; 0xb8
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	2100      	movs	r1, #0
 8007098:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2100      	movs	r1, #0
 800709e:	0018      	movs	r0, r3
 80070a0:	f001 fac2 	bl	8008628 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	0018      	movs	r0, r3
 80070a8:	f007 fe6a 	bl	800ed80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2244      	movs	r2, #68	; 0x44
 80070b2:	5a9b      	ldrh	r3, [r3, r2]
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4965      	ldr	r1, [pc, #404]	; (8007250 <HAL_PCD_IRQHandler+0x2e8>)
 80070bc:	400a      	ands	r2, r1
 80070be:	b291      	uxth	r1, r2
 80070c0:	2244      	movs	r2, #68	; 0x44
 80070c2:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	0018      	movs	r0, r3
 80070ca:	f005 fda9 	bl	800cc20 <USB_ReadInterrupts>
 80070ce:	0002      	movs	r2, r0
 80070d0:	2380      	movs	r3, #128	; 0x80
 80070d2:	011b      	lsls	r3, r3, #4
 80070d4:	401a      	ands	r2, r3
 80070d6:	2380      	movs	r3, #128	; 0x80
 80070d8:	011b      	lsls	r3, r3, #4
 80070da:	429a      	cmp	r2, r3
 80070dc:	d127      	bne.n	800712e <HAL_PCD_IRQHandler+0x1c6>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2240      	movs	r2, #64	; 0x40
 80070e4:	5a9b      	ldrh	r3, [r3, r2]
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2108      	movs	r1, #8
 80070ee:	430a      	orrs	r2, r1
 80070f0:	b291      	uxth	r1, r2
 80070f2:	2240      	movs	r2, #64	; 0x40
 80070f4:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2244      	movs	r2, #68	; 0x44
 80070fc:	5a9b      	ldrh	r3, [r3, r2]
 80070fe:	b29a      	uxth	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4953      	ldr	r1, [pc, #332]	; (8007254 <HAL_PCD_IRQHandler+0x2ec>)
 8007106:	400a      	ands	r2, r1
 8007108:	b291      	uxth	r1, r2
 800710a:	2244      	movs	r2, #68	; 0x44
 800710c:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2240      	movs	r2, #64	; 0x40
 8007114:	5a9b      	ldrh	r3, [r3, r2]
 8007116:	b29a      	uxth	r2, r3
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2104      	movs	r1, #4
 800711e:	430a      	orrs	r2, r1
 8007120:	b291      	uxth	r1, r2
 8007122:	2240      	movs	r2, #64	; 0x40
 8007124:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	0018      	movs	r0, r3
 800712a:	f007 fe0d 	bl	800ed48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	0018      	movs	r0, r3
 8007134:	f005 fd74 	bl	800cc20 <USB_ReadInterrupts>
 8007138:	0002      	movs	r2, r0
 800713a:	2380      	movs	r3, #128	; 0x80
 800713c:	4013      	ands	r3, r2
 800713e:	2b80      	cmp	r3, #128	; 0x80
 8007140:	d145      	bne.n	80071ce <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2244      	movs	r2, #68	; 0x44
 8007148:	5a9b      	ldrh	r3, [r3, r2]
 800714a:	b29a      	uxth	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2180      	movs	r1, #128	; 0x80
 8007152:	438a      	bics	r2, r1
 8007154:	b291      	uxth	r1, r2
 8007156:	2244      	movs	r2, #68	; 0x44
 8007158:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	23b8      	movs	r3, #184	; 0xb8
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	5cd3      	ldrb	r3, [r2, r3]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d12f      	bne.n	80071c6 <HAL_PCD_IRQHandler+0x25e>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2240      	movs	r2, #64	; 0x40
 800716c:	5a9b      	ldrh	r3, [r3, r2]
 800716e:	b29a      	uxth	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2104      	movs	r1, #4
 8007176:	430a      	orrs	r2, r1
 8007178:	b291      	uxth	r1, r2
 800717a:	2240      	movs	r2, #64	; 0x40
 800717c:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2240      	movs	r2, #64	; 0x40
 8007184:	5a9b      	ldrh	r3, [r3, r2]
 8007186:	b29a      	uxth	r2, r3
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2108      	movs	r1, #8
 800718e:	430a      	orrs	r2, r1
 8007190:	b291      	uxth	r1, r2
 8007192:	2240      	movs	r2, #64	; 0x40
 8007194:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	23b8      	movs	r3, #184	; 0xb8
 800719a:	009b      	lsls	r3, r3, #2
 800719c:	2101      	movs	r1, #1
 800719e:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2254      	movs	r2, #84	; 0x54
 80071a6:	5a9b      	ldrh	r3, [r3, r2]
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	089b      	lsrs	r3, r3, #2
 80071ac:	223c      	movs	r2, #60	; 0x3c
 80071ae:	4013      	ands	r3, r2
 80071b0:	0019      	movs	r1, r3
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	23b9      	movs	r3, #185	; 0xb9
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2101      	movs	r1, #1
 80071be:	0018      	movs	r0, r3
 80071c0:	f001 fa32 	bl	8008628 <HAL_PCDEx_LPM_Callback>
 80071c4:	e003      	b.n	80071ce <HAL_PCD_IRQHandler+0x266>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	0018      	movs	r0, r3
 80071ca:	f007 fdbd 	bl	800ed48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	0018      	movs	r0, r3
 80071d4:	f005 fd24 	bl	800cc20 <USB_ReadInterrupts>
 80071d8:	0002      	movs	r2, r0
 80071da:	2380      	movs	r3, #128	; 0x80
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	401a      	ands	r2, r3
 80071e0:	2380      	movs	r3, #128	; 0x80
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d10f      	bne.n	8007208 <HAL_PCD_IRQHandler+0x2a0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2244      	movs	r2, #68	; 0x44
 80071ee:	5a9b      	ldrh	r3, [r3, r2]
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4918      	ldr	r1, [pc, #96]	; (8007258 <HAL_PCD_IRQHandler+0x2f0>)
 80071f8:	400a      	ands	r2, r1
 80071fa:	b291      	uxth	r1, r2
 80071fc:	2244      	movs	r2, #68	; 0x44
 80071fe:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	0018      	movs	r0, r3
 8007204:	f007 fd6c 	bl	800ece0 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	0018      	movs	r0, r3
 800720e:	f005 fd07 	bl	800cc20 <USB_ReadInterrupts>
 8007212:	0002      	movs	r2, r0
 8007214:	2380      	movs	r3, #128	; 0x80
 8007216:	005b      	lsls	r3, r3, #1
 8007218:	401a      	ands	r2, r3
 800721a:	2380      	movs	r3, #128	; 0x80
 800721c:	005b      	lsls	r3, r3, #1
 800721e:	429a      	cmp	r2, r3
 8007220:	d10b      	bne.n	800723a <HAL_PCD_IRQHandler+0x2d2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2244      	movs	r2, #68	; 0x44
 8007228:	5a9b      	ldrh	r3, [r3, r2]
 800722a:	b29a      	uxth	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	490a      	ldr	r1, [pc, #40]	; (800725c <HAL_PCD_IRQHandler+0x2f4>)
 8007232:	400a      	ands	r2, r1
 8007234:	b291      	uxth	r1, r2
 8007236:	2244      	movs	r2, #68	; 0x44
 8007238:	5299      	strh	r1, [r3, r2]
  }
}
 800723a:	46c0      	nop			; (mov r8, r8)
 800723c:	46bd      	mov	sp, r7
 800723e:	b002      	add	sp, #8
 8007240:	bd80      	pop	{r7, pc}
 8007242:	46c0      	nop			; (mov r8, r8)
 8007244:	fffffbff 	.word	0xfffffbff
 8007248:	ffffbfff 	.word	0xffffbfff
 800724c:	ffffdfff 	.word	0xffffdfff
 8007250:	ffffefff 	.word	0xffffefff
 8007254:	fffff7ff 	.word	0xfffff7ff
 8007258:	fffffdff 	.word	0xfffffdff
 800725c:	fffffeff 	.word	0xfffffeff

08007260 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	000a      	movs	r2, r1
 800726a:	1cfb      	adds	r3, r7, #3
 800726c:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	23aa      	movs	r3, #170	; 0xaa
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	5cd3      	ldrb	r3, [r2, r3]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d101      	bne.n	800727e <HAL_PCD_SetAddress+0x1e>
 800727a:	2302      	movs	r3, #2
 800727c:	e017      	b.n	80072ae <HAL_PCD_SetAddress+0x4e>
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	23aa      	movs	r3, #170	; 0xaa
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	2101      	movs	r1, #1
 8007286:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	1cfa      	adds	r2, r7, #3
 800728c:	2124      	movs	r1, #36	; 0x24
 800728e:	7812      	ldrb	r2, [r2, #0]
 8007290:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	1cfb      	adds	r3, r7, #3
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	0019      	movs	r1, r3
 800729c:	0010      	movs	r0, r2
 800729e:	f005 fc95 	bl	800cbcc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	23aa      	movs	r3, #170	; 0xaa
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	2100      	movs	r1, #0
 80072aa:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	0018      	movs	r0, r3
 80072b0:	46bd      	mov	sp, r7
 80072b2:	b002      	add	sp, #8
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80072b6:	b590      	push	{r4, r7, lr}
 80072b8:	b085      	sub	sp, #20
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	000c      	movs	r4, r1
 80072c0:	0010      	movs	r0, r2
 80072c2:	0019      	movs	r1, r3
 80072c4:	1cfb      	adds	r3, r7, #3
 80072c6:	1c22      	adds	r2, r4, #0
 80072c8:	701a      	strb	r2, [r3, #0]
 80072ca:	003b      	movs	r3, r7
 80072cc:	1c02      	adds	r2, r0, #0
 80072ce:	801a      	strh	r2, [r3, #0]
 80072d0:	1cbb      	adds	r3, r7, #2
 80072d2:	1c0a      	adds	r2, r1, #0
 80072d4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80072d6:	230b      	movs	r3, #11
 80072d8:	18fb      	adds	r3, r7, r3
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80072de:	1cfb      	adds	r3, r7, #3
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	b25b      	sxtb	r3, r3
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	da0f      	bge.n	8007308 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072e8:	1cfb      	adds	r3, r7, #3
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	2207      	movs	r2, #7
 80072ee:	4013      	ands	r3, r2
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	0013      	movs	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	189b      	adds	r3, r3, r2
 80072f8:	00db      	lsls	r3, r3, #3
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	18d3      	adds	r3, r2, r3
 80072fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	705a      	strb	r2, [r3, #1]
 8007306:	e00f      	b.n	8007328 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007308:	1cfb      	adds	r3, r7, #3
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	2207      	movs	r2, #7
 800730e:	401a      	ands	r2, r3
 8007310:	0013      	movs	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	189b      	adds	r3, r3, r2
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	3369      	adds	r3, #105	; 0x69
 800731a:	33ff      	adds	r3, #255	; 0xff
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	18d3      	adds	r3, r2, r3
 8007320:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007328:	1cfb      	adds	r3, r7, #3
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	2207      	movs	r2, #7
 800732e:	4013      	ands	r3, r2
 8007330:	b2da      	uxtb	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007336:	003b      	movs	r3, r7
 8007338:	881a      	ldrh	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	1cba      	adds	r2, r7, #2
 8007342:	7812      	ldrb	r2, [r2, #0]
 8007344:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	785b      	ldrb	r3, [r3, #1]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d004      	beq.n	8007358 <HAL_PCD_EP_Open+0xa2>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	b29a      	uxth	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007358:	1cbb      	adds	r3, r7, #2
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	2b02      	cmp	r3, #2
 800735e:	d102      	bne.n	8007366 <HAL_PCD_EP_Open+0xb0>
  {
    ep->data_pid_start = 0U;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	23aa      	movs	r3, #170	; 0xaa
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	5cd3      	ldrb	r3, [r2, r3]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d101      	bne.n	8007376 <HAL_PCD_EP_Open+0xc0>
 8007372:	2302      	movs	r3, #2
 8007374:	e013      	b.n	800739e <HAL_PCD_EP_Open+0xe8>
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	23aa      	movs	r3, #170	; 0xaa
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	2101      	movs	r1, #1
 800737e:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	0011      	movs	r1, r2
 8007388:	0018      	movs	r0, r3
 800738a:	f003 fcb1 	bl	800acf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	23aa      	movs	r3, #170	; 0xaa
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	2100      	movs	r1, #0
 8007396:	54d1      	strb	r1, [r2, r3]

  return ret;
 8007398:	230b      	movs	r3, #11
 800739a:	18fb      	adds	r3, r7, r3
 800739c:	781b      	ldrb	r3, [r3, #0]
}
 800739e:	0018      	movs	r0, r3
 80073a0:	46bd      	mov	sp, r7
 80073a2:	b005      	add	sp, #20
 80073a4:	bd90      	pop	{r4, r7, pc}

080073a6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
 80073ae:	000a      	movs	r2, r1
 80073b0:	1cfb      	adds	r3, r7, #3
 80073b2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80073b4:	1cfb      	adds	r3, r7, #3
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	b25b      	sxtb	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	da0f      	bge.n	80073de <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073be:	1cfb      	adds	r3, r7, #3
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	2207      	movs	r2, #7
 80073c4:	4013      	ands	r3, r2
 80073c6:	1c5a      	adds	r2, r3, #1
 80073c8:	0013      	movs	r3, r2
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	189b      	adds	r3, r3, r2
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	18d3      	adds	r3, r2, r3
 80073d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	705a      	strb	r2, [r3, #1]
 80073dc:	e00f      	b.n	80073fe <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073de:	1cfb      	adds	r3, r7, #3
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	2207      	movs	r2, #7
 80073e4:	401a      	ands	r2, r3
 80073e6:	0013      	movs	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	189b      	adds	r3, r3, r2
 80073ec:	00db      	lsls	r3, r3, #3
 80073ee:	3369      	adds	r3, #105	; 0x69
 80073f0:	33ff      	adds	r3, #255	; 0xff
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	18d3      	adds	r3, r2, r3
 80073f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80073fe:	1cfb      	adds	r3, r7, #3
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	2207      	movs	r2, #7
 8007404:	4013      	ands	r3, r2
 8007406:	b2da      	uxtb	r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	23aa      	movs	r3, #170	; 0xaa
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	5cd3      	ldrb	r3, [r2, r3]
 8007414:	2b01      	cmp	r3, #1
 8007416:	d101      	bne.n	800741c <HAL_PCD_EP_Close+0x76>
 8007418:	2302      	movs	r3, #2
 800741a:	e011      	b.n	8007440 <HAL_PCD_EP_Close+0x9a>
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	23aa      	movs	r3, #170	; 0xaa
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	2101      	movs	r1, #1
 8007424:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	0011      	movs	r1, r2
 800742e:	0018      	movs	r0, r3
 8007430:	f003 ffb4 	bl	800b39c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	23aa      	movs	r3, #170	; 0xaa
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	2100      	movs	r1, #0
 800743c:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	0018      	movs	r0, r3
 8007442:	46bd      	mov	sp, r7
 8007444:	b004      	add	sp, #16
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	607a      	str	r2, [r7, #4]
 8007452:	603b      	str	r3, [r7, #0]
 8007454:	200b      	movs	r0, #11
 8007456:	183b      	adds	r3, r7, r0
 8007458:	1c0a      	adds	r2, r1, #0
 800745a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800745c:	0001      	movs	r1, r0
 800745e:	187b      	adds	r3, r7, r1
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	2207      	movs	r2, #7
 8007464:	401a      	ands	r2, r3
 8007466:	0013      	movs	r3, r2
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	189b      	adds	r3, r3, r2
 800746c:	00db      	lsls	r3, r3, #3
 800746e:	3369      	adds	r3, #105	; 0x69
 8007470:	33ff      	adds	r3, #255	; 0xff
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	18d3      	adds	r3, r2, r3
 8007476:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	2200      	movs	r2, #0
 8007488:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	2200      	movs	r2, #0
 800748e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007490:	187b      	adds	r3, r7, r1
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	2207      	movs	r2, #7
 8007496:	4013      	ands	r3, r2
 8007498:	b2da      	uxtb	r2, r3
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800749e:	187b      	adds	r3, r7, r1
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	2207      	movs	r2, #7
 80074a4:	4013      	ands	r3, r2
 80074a6:	d107      	bne.n	80074b8 <HAL_PCD_EP_Receive+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	0011      	movs	r1, r2
 80074b0:	0018      	movs	r0, r3
 80074b2:	f004 f933 	bl	800b71c <USB_EPStartXfer>
 80074b6:	e006      	b.n	80074c6 <HAL_PCD_EP_Receive+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	0011      	movs	r1, r2
 80074c0:	0018      	movs	r0, r3
 80074c2:	f004 f92b 	bl	800b71c <USB_EPStartXfer>
  }

  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	0018      	movs	r0, r3
 80074ca:	46bd      	mov	sp, r7
 80074cc:	b006      	add	sp, #24
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	000a      	movs	r2, r1
 80074da:	1cfb      	adds	r3, r7, #3
 80074dc:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80074de:	1cfb      	adds	r3, r7, #3
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	2207      	movs	r2, #7
 80074e4:	401a      	ands	r2, r3
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	23c2      	movs	r3, #194	; 0xc2
 80074ea:	0059      	lsls	r1, r3, #1
 80074ec:	0013      	movs	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	189b      	adds	r3, r3, r2
 80074f2:	00db      	lsls	r3, r3, #3
 80074f4:	18c3      	adds	r3, r0, r3
 80074f6:	185b      	adds	r3, r3, r1
 80074f8:	681b      	ldr	r3, [r3, #0]
}
 80074fa:	0018      	movs	r0, r3
 80074fc:	46bd      	mov	sp, r7
 80074fe:	b002      	add	sp, #8
 8007500:	bd80      	pop	{r7, pc}

08007502 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b086      	sub	sp, #24
 8007506:	af00      	add	r7, sp, #0
 8007508:	60f8      	str	r0, [r7, #12]
 800750a:	607a      	str	r2, [r7, #4]
 800750c:	603b      	str	r3, [r7, #0]
 800750e:	200b      	movs	r0, #11
 8007510:	183b      	adds	r3, r7, r0
 8007512:	1c0a      	adds	r2, r1, #0
 8007514:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007516:	183b      	adds	r3, r7, r0
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	2207      	movs	r2, #7
 800751c:	4013      	ands	r3, r2
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	0013      	movs	r3, r2
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	189b      	adds	r3, r3, r2
 8007526:	00db      	lsls	r3, r3, #3
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	18d3      	adds	r3, r2, r3
 800752c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	2224      	movs	r2, #36	; 0x24
 800753e:	2101      	movs	r1, #1
 8007540:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	683a      	ldr	r2, [r7, #0]
 8007546:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	2200      	movs	r2, #0
 800754c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	2201      	movs	r2, #1
 8007552:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007554:	183b      	adds	r3, r7, r0
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	2207      	movs	r2, #7
 800755a:	4013      	ands	r3, r2
 800755c:	b2da      	uxtb	r2, r3
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007562:	183b      	adds	r3, r7, r0
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	2207      	movs	r2, #7
 8007568:	4013      	ands	r3, r2
 800756a:	d107      	bne.n	800757c <HAL_PCD_EP_Transmit+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	0011      	movs	r1, r2
 8007574:	0018      	movs	r0, r3
 8007576:	f004 f8d1 	bl	800b71c <USB_EPStartXfer>
 800757a:	e006      	b.n	800758a <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	0011      	movs	r1, r2
 8007584:	0018      	movs	r0, r3
 8007586:	f004 f8c9 	bl	800b71c <USB_EPStartXfer>
  }

  return HAL_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	0018      	movs	r0, r3
 800758e:	46bd      	mov	sp, r7
 8007590:	b006      	add	sp, #24
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	000a      	movs	r2, r1
 800759e:	1cfb      	adds	r3, r7, #3
 80075a0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80075a2:	1cfb      	adds	r3, r7, #3
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	2207      	movs	r2, #7
 80075a8:	401a      	ands	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d901      	bls.n	80075b6 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e046      	b.n	8007644 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80075b6:	1cfb      	adds	r3, r7, #3
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	b25b      	sxtb	r3, r3
 80075bc:	2b00      	cmp	r3, #0
 80075be:	da0f      	bge.n	80075e0 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075c0:	1cfb      	adds	r3, r7, #3
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	2207      	movs	r2, #7
 80075c6:	4013      	ands	r3, r2
 80075c8:	1c5a      	adds	r2, r3, #1
 80075ca:	0013      	movs	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	189b      	adds	r3, r3, r2
 80075d0:	00db      	lsls	r3, r3, #3
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	18d3      	adds	r3, r2, r3
 80075d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2201      	movs	r2, #1
 80075dc:	705a      	strb	r2, [r3, #1]
 80075de:	e00d      	b.n	80075fc <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80075e0:	1cfb      	adds	r3, r7, #3
 80075e2:	781a      	ldrb	r2, [r3, #0]
 80075e4:	0013      	movs	r3, r2
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	189b      	adds	r3, r3, r2
 80075ea:	00db      	lsls	r3, r3, #3
 80075ec:	3369      	adds	r3, #105	; 0x69
 80075ee:	33ff      	adds	r3, #255	; 0xff
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	18d3      	adds	r3, r2, r3
 80075f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2201      	movs	r2, #1
 8007600:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007602:	1cfb      	adds	r3, r7, #3
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	2207      	movs	r2, #7
 8007608:	4013      	ands	r3, r2
 800760a:	b2da      	uxtb	r2, r3
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	23aa      	movs	r3, #170	; 0xaa
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	5cd3      	ldrb	r3, [r2, r3]
 8007618:	2b01      	cmp	r3, #1
 800761a:	d101      	bne.n	8007620 <HAL_PCD_EP_SetStall+0x8c>
 800761c:	2302      	movs	r3, #2
 800761e:	e011      	b.n	8007644 <HAL_PCD_EP_SetStall+0xb0>
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	23aa      	movs	r3, #170	; 0xaa
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	2101      	movs	r1, #1
 8007628:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	0011      	movs	r1, r2
 8007632:	0018      	movs	r0, r3
 8007634:	f005 f9c8 	bl	800c9c8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	23aa      	movs	r3, #170	; 0xaa
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	2100      	movs	r1, #0
 8007640:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	0018      	movs	r0, r3
 8007646:	46bd      	mov	sp, r7
 8007648:	b004      	add	sp, #16
 800764a:	bd80      	pop	{r7, pc}

0800764c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	000a      	movs	r2, r1
 8007656:	1cfb      	adds	r3, r7, #3
 8007658:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800765a:	1cfb      	adds	r3, r7, #3
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	220f      	movs	r2, #15
 8007660:	401a      	ands	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	429a      	cmp	r2, r3
 8007668:	d901      	bls.n	800766e <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e048      	b.n	8007700 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800766e:	1cfb      	adds	r3, r7, #3
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	b25b      	sxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	da0f      	bge.n	8007698 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007678:	1cfb      	adds	r3, r7, #3
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	2207      	movs	r2, #7
 800767e:	4013      	ands	r3, r2
 8007680:	1c5a      	adds	r2, r3, #1
 8007682:	0013      	movs	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	189b      	adds	r3, r3, r2
 8007688:	00db      	lsls	r3, r3, #3
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	18d3      	adds	r3, r2, r3
 800768e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2201      	movs	r2, #1
 8007694:	705a      	strb	r2, [r3, #1]
 8007696:	e00f      	b.n	80076b8 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007698:	1cfb      	adds	r3, r7, #3
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	2207      	movs	r2, #7
 800769e:	401a      	ands	r2, r3
 80076a0:	0013      	movs	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	189b      	adds	r3, r3, r2
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	3369      	adds	r3, #105	; 0x69
 80076aa:	33ff      	adds	r3, #255	; 0xff
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	18d3      	adds	r3, r2, r3
 80076b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80076be:	1cfb      	adds	r3, r7, #3
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	2207      	movs	r2, #7
 80076c4:	4013      	ands	r3, r2
 80076c6:	b2da      	uxtb	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	23aa      	movs	r3, #170	; 0xaa
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	5cd3      	ldrb	r3, [r2, r3]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d101      	bne.n	80076dc <HAL_PCD_EP_ClrStall+0x90>
 80076d8:	2302      	movs	r3, #2
 80076da:	e011      	b.n	8007700 <HAL_PCD_EP_ClrStall+0xb4>
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	23aa      	movs	r3, #170	; 0xaa
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	2101      	movs	r1, #1
 80076e4:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	0011      	movs	r1, r2
 80076ee:	0018      	movs	r0, r3
 80076f0:	f005 f9ba 	bl	800ca68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	23aa      	movs	r3, #170	; 0xaa
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	2100      	movs	r1, #0
 80076fc:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	0018      	movs	r0, r3
 8007702:	46bd      	mov	sp, r7
 8007704:	b004      	add	sp, #16
 8007706:	bd80      	pop	{r7, pc}

08007708 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007708:	b590      	push	{r4, r7, lr}
 800770a:	b08f      	sub	sp, #60	; 0x3c
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007710:	e323      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
  {
    wIstr = hpcd->Instance->ISTR;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	202e      	movs	r0, #46	; 0x2e
 8007718:	183b      	adds	r3, r7, r0
 800771a:	2144      	movs	r1, #68	; 0x44
 800771c:	5a52      	ldrh	r2, [r2, r1]
 800771e:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007720:	183b      	adds	r3, r7, r0
 8007722:	881b      	ldrh	r3, [r3, #0]
 8007724:	b2da      	uxtb	r2, r3
 8007726:	202d      	movs	r0, #45	; 0x2d
 8007728:	183b      	adds	r3, r7, r0
 800772a:	210f      	movs	r1, #15
 800772c:	400a      	ands	r2, r1
 800772e:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8007730:	183b      	adds	r3, r7, r0
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d000      	beq.n	800773a <PCD_EP_ISR_Handler+0x32>
 8007738:	e15e      	b.n	80079f8 <PCD_EP_ISR_Handler+0x2f0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800773a:	232e      	movs	r3, #46	; 0x2e
 800773c:	18fb      	adds	r3, r7, r3
 800773e:	881b      	ldrh	r3, [r3, #0]
 8007740:	2210      	movs	r2, #16
 8007742:	4013      	ands	r3, r2
 8007744:	d152      	bne.n	80077ec <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	b29a      	uxth	r2, r3
 800774e:	200e      	movs	r0, #14
 8007750:	183b      	adds	r3, r7, r0
 8007752:	49db      	ldr	r1, [pc, #876]	; (8007ac0 <PCD_EP_ISR_Handler+0x3b8>)
 8007754:	400a      	ands	r2, r1
 8007756:	801a      	strh	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	183a      	adds	r2, r7, r0
 800775e:	8812      	ldrh	r2, [r2, #0]
 8007760:	49d8      	ldr	r1, [pc, #864]	; (8007ac4 <PCD_EP_ISR_Handler+0x3bc>)
 8007762:	430a      	orrs	r2, r1
 8007764:	b292      	uxth	r2, r2
 8007766:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	3328      	adds	r3, #40	; 0x28
 800776c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2250      	movs	r2, #80	; 0x50
 8007774:	5a9b      	ldrh	r3, [r3, r2]
 8007776:	b29b      	uxth	r3, r3
 8007778:	001a      	movs	r2, r3
 800777a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	00db      	lsls	r3, r3, #3
 8007780:	18d2      	adds	r2, r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	18d3      	adds	r3, r2, r3
 8007788:	4acf      	ldr	r2, [pc, #828]	; (8007ac8 <PCD_EP_ISR_Handler+0x3c0>)
 800778a:	4694      	mov	ip, r2
 800778c:	4463      	add	r3, ip
 800778e:	881b      	ldrh	r3, [r3, #0]
 8007790:	059b      	lsls	r3, r3, #22
 8007792:	0d9a      	lsrs	r2, r3, #22
 8007794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007796:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779a:	695a      	ldr	r2, [r3, #20]
 800779c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779e:	69db      	ldr	r3, [r3, #28]
 80077a0:	18d2      	adds	r2, r2, r3
 80077a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2100      	movs	r1, #0
 80077aa:	0018      	movs	r0, r3
 80077ac:	f007 fa7a 	bl	800eca4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2224      	movs	r2, #36	; 0x24
 80077b4:	5c9b      	ldrb	r3, [r3, r2]
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d100      	bne.n	80077be <PCD_EP_ISR_Handler+0xb6>
 80077bc:	e2cd      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
 80077be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d000      	beq.n	80077c8 <PCD_EP_ISR_Handler+0xc0>
 80077c6:	e2c8      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2224      	movs	r2, #36	; 0x24
 80077cc:	5c9b      	ldrb	r3, [r3, r2]
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2280      	movs	r2, #128	; 0x80
 80077d2:	4252      	negs	r2, r2
 80077d4:	4313      	orrs	r3, r2
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	b291      	uxth	r1, r2
 80077de:	224c      	movs	r2, #76	; 0x4c
 80077e0:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2224      	movs	r2, #36	; 0x24
 80077e6:	2100      	movs	r1, #0
 80077e8:	5499      	strb	r1, [r3, r2]
 80077ea:	e2b6      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	3369      	adds	r3, #105	; 0x69
 80077f0:	33ff      	adds	r3, #255	; 0xff
 80077f2:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	212a      	movs	r1, #42	; 0x2a
 80077fa:	187b      	adds	r3, r7, r1
 80077fc:	8812      	ldrh	r2, [r2, #0]
 80077fe:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007800:	187b      	adds	r3, r7, r1
 8007802:	881a      	ldrh	r2, [r3, #0]
 8007804:	2380      	movs	r3, #128	; 0x80
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	4013      	ands	r3, r2
 800780a:	d037      	beq.n	800787c <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2250      	movs	r2, #80	; 0x50
 8007812:	5a9b      	ldrh	r3, [r3, r2]
 8007814:	b29b      	uxth	r3, r3
 8007816:	001a      	movs	r2, r3
 8007818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	00db      	lsls	r3, r3, #3
 800781e:	18d2      	adds	r2, r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	18d3      	adds	r3, r2, r3
 8007826:	4aa9      	ldr	r2, [pc, #676]	; (8007acc <PCD_EP_ISR_Handler+0x3c4>)
 8007828:	4694      	mov	ip, r2
 800782a:	4463      	add	r3, ip
 800782c:	881b      	ldrh	r3, [r3, #0]
 800782e:	059b      	lsls	r3, r3, #22
 8007830:	0d9a      	lsrs	r2, r3, #22
 8007832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007834:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6818      	ldr	r0, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	22ac      	movs	r2, #172	; 0xac
 800783e:	0092      	lsls	r2, r2, #2
 8007840:	1899      	adds	r1, r3, r2
 8007842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007844:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007848:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800784a:	b29b      	uxth	r3, r3
 800784c:	f005 fa39 	bl	800ccc2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	881b      	ldrh	r3, [r3, #0]
 8007856:	b29a      	uxth	r2, r3
 8007858:	2010      	movs	r0, #16
 800785a:	183b      	adds	r3, r7, r0
 800785c:	499c      	ldr	r1, [pc, #624]	; (8007ad0 <PCD_EP_ISR_Handler+0x3c8>)
 800785e:	400a      	ands	r2, r1
 8007860:	801a      	strh	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	183a      	adds	r2, r7, r0
 8007868:	8812      	ldrh	r2, [r2, #0]
 800786a:	2180      	movs	r1, #128	; 0x80
 800786c:	430a      	orrs	r2, r1
 800786e:	b292      	uxth	r2, r2
 8007870:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	0018      	movs	r0, r3
 8007876:	f007 f9df 	bl	800ec38 <HAL_PCD_SetupStageCallback>
 800787a:	e26e      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800787c:	232a      	movs	r3, #42	; 0x2a
 800787e:	18fb      	adds	r3, r7, r3
 8007880:	2200      	movs	r2, #0
 8007882:	5e9b      	ldrsh	r3, [r3, r2]
 8007884:	2b00      	cmp	r3, #0
 8007886:	db00      	blt.n	800788a <PCD_EP_ISR_Handler+0x182>
 8007888:	e267      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	881b      	ldrh	r3, [r3, #0]
 8007890:	b29a      	uxth	r2, r3
 8007892:	201c      	movs	r0, #28
 8007894:	183b      	adds	r3, r7, r0
 8007896:	498e      	ldr	r1, [pc, #568]	; (8007ad0 <PCD_EP_ISR_Handler+0x3c8>)
 8007898:	400a      	ands	r2, r1
 800789a:	801a      	strh	r2, [r3, #0]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	183a      	adds	r2, r7, r0
 80078a2:	8812      	ldrh	r2, [r2, #0]
 80078a4:	2180      	movs	r1, #128	; 0x80
 80078a6:	430a      	orrs	r2, r1
 80078a8:	b292      	uxth	r2, r2
 80078aa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2250      	movs	r2, #80	; 0x50
 80078b2:	5a9b      	ldrh	r3, [r3, r2]
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	001a      	movs	r2, r3
 80078b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	00db      	lsls	r3, r3, #3
 80078be:	18d2      	adds	r2, r2, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	18d3      	adds	r3, r2, r3
 80078c6:	4a81      	ldr	r2, [pc, #516]	; (8007acc <PCD_EP_ISR_Handler+0x3c4>)
 80078c8:	4694      	mov	ip, r2
 80078ca:	4463      	add	r3, ip
 80078cc:	881b      	ldrh	r3, [r3, #0]
 80078ce:	059b      	lsls	r3, r3, #22
 80078d0:	0d9a      	lsrs	r2, r3, #22
 80078d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80078d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d8:	69db      	ldr	r3, [r3, #28]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d01a      	beq.n	8007914 <PCD_EP_ISR_Handler+0x20c>
 80078de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d016      	beq.n	8007914 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	6959      	ldr	r1, [r3, #20]
 80078ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80078f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	f005 f9e3 	bl	800ccc2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80078fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fe:	695a      	ldr	r2, [r3, #20]
 8007900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007902:	69db      	ldr	r3, [r3, #28]
 8007904:	18d2      	adds	r2, r2, r3
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2100      	movs	r1, #0
 800790e:	0018      	movs	r0, r3
 8007910:	f007 f9a7 	bl	800ec62 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	61bb      	str	r3, [r7, #24]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2250      	movs	r2, #80	; 0x50
 8007920:	5a9b      	ldrh	r3, [r3, r2]
 8007922:	b29b      	uxth	r3, r3
 8007924:	001a      	movs	r2, r3
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	189b      	adds	r3, r3, r2
 800792a:	61bb      	str	r3, [r7, #24]
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	4a67      	ldr	r2, [pc, #412]	; (8007acc <PCD_EP_ISR_Handler+0x3c4>)
 8007930:	4694      	mov	ip, r2
 8007932:	4463      	add	r3, ip
 8007934:	617b      	str	r3, [r7, #20]
 8007936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d110      	bne.n	8007960 <PCD_EP_ISR_Handler+0x258>
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	881b      	ldrh	r3, [r3, #0]
 8007942:	b29b      	uxth	r3, r3
 8007944:	4a63      	ldr	r2, [pc, #396]	; (8007ad4 <PCD_EP_ISR_Handler+0x3cc>)
 8007946:	4013      	ands	r3, r2
 8007948:	b29a      	uxth	r2, r3
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	801a      	strh	r2, [r3, #0]
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	881b      	ldrh	r3, [r3, #0]
 8007952:	b29b      	uxth	r3, r3
 8007954:	4a5b      	ldr	r2, [pc, #364]	; (8007ac4 <PCD_EP_ISR_Handler+0x3bc>)
 8007956:	4313      	orrs	r3, r2
 8007958:	b29a      	uxth	r2, r3
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	801a      	strh	r2, [r3, #0]
 800795e:	e02b      	b.n	80079b8 <PCD_EP_ISR_Handler+0x2b0>
 8007960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	2b3e      	cmp	r3, #62	; 0x3e
 8007966:	d812      	bhi.n	800798e <PCD_EP_ISR_Handler+0x286>
 8007968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796a:	691b      	ldr	r3, [r3, #16]
 800796c:	085b      	lsrs	r3, r3, #1
 800796e:	633b      	str	r3, [r7, #48]	; 0x30
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2201      	movs	r2, #1
 8007976:	4013      	ands	r3, r2
 8007978:	d002      	beq.n	8007980 <PCD_EP_ISR_Handler+0x278>
 800797a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797c:	3301      	adds	r3, #1
 800797e:	633b      	str	r3, [r7, #48]	; 0x30
 8007980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007982:	b29b      	uxth	r3, r3
 8007984:	029b      	lsls	r3, r3, #10
 8007986:	b29a      	uxth	r2, r3
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	801a      	strh	r2, [r3, #0]
 800798c:	e014      	b.n	80079b8 <PCD_EP_ISR_Handler+0x2b0>
 800798e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	095b      	lsrs	r3, r3, #5
 8007994:	633b      	str	r3, [r7, #48]	; 0x30
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	221f      	movs	r2, #31
 800799c:	4013      	ands	r3, r2
 800799e:	d102      	bne.n	80079a6 <PCD_EP_ISR_Handler+0x29e>
 80079a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a2:	3b01      	subs	r3, #1
 80079a4:	633b      	str	r3, [r7, #48]	; 0x30
 80079a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	029b      	lsls	r3, r3, #10
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	4a45      	ldr	r2, [pc, #276]	; (8007ac4 <PCD_EP_ISR_Handler+0x3bc>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	881b      	ldrh	r3, [r3, #0]
 80079be:	b29a      	uxth	r2, r3
 80079c0:	2012      	movs	r0, #18
 80079c2:	183b      	adds	r3, r7, r0
 80079c4:	4944      	ldr	r1, [pc, #272]	; (8007ad8 <PCD_EP_ISR_Handler+0x3d0>)
 80079c6:	400a      	ands	r2, r1
 80079c8:	801a      	strh	r2, [r3, #0]
 80079ca:	183b      	adds	r3, r7, r0
 80079cc:	183a      	adds	r2, r7, r0
 80079ce:	8812      	ldrh	r2, [r2, #0]
 80079d0:	2180      	movs	r1, #128	; 0x80
 80079d2:	0149      	lsls	r1, r1, #5
 80079d4:	404a      	eors	r2, r1
 80079d6:	801a      	strh	r2, [r3, #0]
 80079d8:	183b      	adds	r3, r7, r0
 80079da:	183a      	adds	r2, r7, r0
 80079dc:	8812      	ldrh	r2, [r2, #0]
 80079de:	2180      	movs	r1, #128	; 0x80
 80079e0:	0189      	lsls	r1, r1, #6
 80079e2:	404a      	eors	r2, r1
 80079e4:	801a      	strh	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	183a      	adds	r2, r7, r0
 80079ec:	8812      	ldrh	r2, [r2, #0]
 80079ee:	493b      	ldr	r1, [pc, #236]	; (8007adc <PCD_EP_ISR_Handler+0x3d4>)
 80079f0:	430a      	orrs	r2, r1
 80079f2:	b292      	uxth	r2, r2
 80079f4:	801a      	strh	r2, [r3, #0]
 80079f6:	e1b0      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	001a      	movs	r2, r3
 80079fe:	232d      	movs	r3, #45	; 0x2d
 8007a00:	18fb      	adds	r3, r7, r3
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	18d2      	adds	r2, r2, r3
 8007a08:	212a      	movs	r1, #42	; 0x2a
 8007a0a:	187b      	adds	r3, r7, r1
 8007a0c:	8812      	ldrh	r2, [r2, #0]
 8007a0e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007a10:	187b      	adds	r3, r7, r1
 8007a12:	2200      	movs	r2, #0
 8007a14:	5e9b      	ldrsh	r3, [r3, r2]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	db00      	blt.n	8007a1c <PCD_EP_ISR_Handler+0x314>
 8007a1a:	e10f      	b.n	8007c3c <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	001a      	movs	r2, r3
 8007a22:	202d      	movs	r0, #45	; 0x2d
 8007a24:	183b      	adds	r3, r7, r0
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	18d3      	adds	r3, r2, r3
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	2428      	movs	r4, #40	; 0x28
 8007a32:	193b      	adds	r3, r7, r4
 8007a34:	4926      	ldr	r1, [pc, #152]	; (8007ad0 <PCD_EP_ISR_Handler+0x3c8>)
 8007a36:	400a      	ands	r2, r1
 8007a38:	801a      	strh	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	001a      	movs	r2, r3
 8007a40:	183b      	adds	r3, r7, r0
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	18d3      	adds	r3, r2, r3
 8007a48:	193a      	adds	r2, r7, r4
 8007a4a:	8812      	ldrh	r2, [r2, #0]
 8007a4c:	2180      	movs	r1, #128	; 0x80
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	b292      	uxth	r2, r2
 8007a52:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007a54:	183b      	adds	r3, r7, r0
 8007a56:	781a      	ldrb	r2, [r3, #0]
 8007a58:	0013      	movs	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	189b      	adds	r3, r3, r2
 8007a5e:	00db      	lsls	r3, r3, #3
 8007a60:	3369      	adds	r3, #105	; 0x69
 8007a62:	33ff      	adds	r3, #255	; 0xff
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	18d3      	adds	r3, r2, r3
 8007a68:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	7b1b      	ldrb	r3, [r3, #12]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d136      	bne.n	8007ae0 <PCD_EP_ISR_Handler+0x3d8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2250      	movs	r2, #80	; 0x50
 8007a78:	5a9b      	ldrh	r3, [r3, r2]
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	001a      	movs	r2, r3
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	00db      	lsls	r3, r3, #3
 8007a84:	18d2      	adds	r2, r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	18d3      	adds	r3, r2, r3
 8007a8c:	4a0f      	ldr	r2, [pc, #60]	; (8007acc <PCD_EP_ISR_Handler+0x3c4>)
 8007a8e:	4694      	mov	ip, r2
 8007a90:	4463      	add	r3, ip
 8007a92:	881a      	ldrh	r2, [r3, #0]
 8007a94:	2136      	movs	r1, #54	; 0x36
 8007a96:	187b      	adds	r3, r7, r1
 8007a98:	0592      	lsls	r2, r2, #22
 8007a9a:	0d92      	lsrs	r2, r2, #22
 8007a9c:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8007a9e:	187b      	adds	r3, r7, r1
 8007aa0:	881b      	ldrh	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d100      	bne.n	8007aa8 <PCD_EP_ISR_Handler+0x3a0>
 8007aa6:	e0a0      	b.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6818      	ldr	r0, [r3, #0]
 8007aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aae:	6959      	ldr	r1, [r3, #20]
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	88da      	ldrh	r2, [r3, #6]
 8007ab4:	2336      	movs	r3, #54	; 0x36
 8007ab6:	18fb      	adds	r3, r7, r3
 8007ab8:	881b      	ldrh	r3, [r3, #0]
 8007aba:	f005 f902 	bl	800ccc2 <USB_ReadPMA>
 8007abe:	e094      	b.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
 8007ac0:	ffff8f0f 	.word	0xffff8f0f
 8007ac4:	ffff8000 	.word	0xffff8000
 8007ac8:	00000402 	.word	0x00000402
 8007acc:	00000406 	.word	0x00000406
 8007ad0:	00000f8f 	.word	0x00000f8f
 8007ad4:	ffff83ff 	.word	0xffff83ff
 8007ad8:	ffffbf8f 	.word	0xffffbf8f
 8007adc:	ffff8080 	.word	0xffff8080
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	78db      	ldrb	r3, [r3, #3]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d10c      	bne.n	8007b02 <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007ae8:	2336      	movs	r3, #54	; 0x36
 8007aea:	18fc      	adds	r4, r7, r3
 8007aec:	232a      	movs	r3, #42	; 0x2a
 8007aee:	18fb      	adds	r3, r7, r3
 8007af0:	881a      	ldrh	r2, [r3, #0]
 8007af2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	0018      	movs	r0, r3
 8007af8:	f000 f94a 	bl	8007d90 <HAL_PCD_EP_DB_Receive>
 8007afc:	0003      	movs	r3, r0
 8007afe:	8023      	strh	r3, [r4, #0]
 8007b00:	e073      	b.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	001a      	movs	r2, r3
 8007b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	18d3      	adds	r3, r2, r3
 8007b10:	881b      	ldrh	r3, [r3, #0]
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	2022      	movs	r0, #34	; 0x22
 8007b16:	183b      	adds	r3, r7, r0
 8007b18:	4997      	ldr	r1, [pc, #604]	; (8007d78 <PCD_EP_ISR_Handler+0x670>)
 8007b1a:	400a      	ands	r2, r1
 8007b1c:	801a      	strh	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	001a      	movs	r2, r3
 8007b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	18d3      	adds	r3, r2, r3
 8007b2c:	183a      	adds	r2, r7, r0
 8007b2e:	8812      	ldrh	r2, [r2, #0]
 8007b30:	4992      	ldr	r1, [pc, #584]	; (8007d7c <PCD_EP_ISR_Handler+0x674>)
 8007b32:	430a      	orrs	r2, r1
 8007b34:	b292      	uxth	r2, r2
 8007b36:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	001a      	movs	r2, r3
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	18d3      	adds	r3, r2, r3
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	001a      	movs	r2, r3
 8007b4c:	2380      	movs	r3, #128	; 0x80
 8007b4e:	01db      	lsls	r3, r3, #7
 8007b50:	4013      	ands	r3, r2
 8007b52:	d025      	beq.n	8007ba0 <PCD_EP_ISR_Handler+0x498>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2250      	movs	r2, #80	; 0x50
 8007b5a:	5a9b      	ldrh	r3, [r3, r2]
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	001a      	movs	r2, r3
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	00db      	lsls	r3, r3, #3
 8007b66:	18d2      	adds	r2, r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	18d3      	adds	r3, r2, r3
 8007b6e:	4a84      	ldr	r2, [pc, #528]	; (8007d80 <PCD_EP_ISR_Handler+0x678>)
 8007b70:	4694      	mov	ip, r2
 8007b72:	4463      	add	r3, ip
 8007b74:	881a      	ldrh	r2, [r3, #0]
 8007b76:	2136      	movs	r1, #54	; 0x36
 8007b78:	187b      	adds	r3, r7, r1
 8007b7a:	0592      	lsls	r2, r2, #22
 8007b7c:	0d92      	lsrs	r2, r2, #22
 8007b7e:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8007b80:	187b      	adds	r3, r7, r1
 8007b82:	881b      	ldrh	r3, [r3, #0]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d030      	beq.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	6959      	ldr	r1, [r3, #20]
 8007b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b92:	891a      	ldrh	r2, [r3, #8]
 8007b94:	2336      	movs	r3, #54	; 0x36
 8007b96:	18fb      	adds	r3, r7, r3
 8007b98:	881b      	ldrh	r3, [r3, #0]
 8007b9a:	f005 f892 	bl	800ccc2 <USB_ReadPMA>
 8007b9e:	e024      	b.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2250      	movs	r2, #80	; 0x50
 8007ba6:	5a9b      	ldrh	r3, [r3, r2]
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	001a      	movs	r2, r3
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	00db      	lsls	r3, r3, #3
 8007bb2:	18d2      	adds	r2, r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	18d3      	adds	r3, r2, r3
 8007bba:	4a72      	ldr	r2, [pc, #456]	; (8007d84 <PCD_EP_ISR_Handler+0x67c>)
 8007bbc:	4694      	mov	ip, r2
 8007bbe:	4463      	add	r3, ip
 8007bc0:	881a      	ldrh	r2, [r3, #0]
 8007bc2:	2136      	movs	r1, #54	; 0x36
 8007bc4:	187b      	adds	r3, r7, r1
 8007bc6:	0592      	lsls	r2, r2, #22
 8007bc8:	0d92      	lsrs	r2, r2, #22
 8007bca:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8007bcc:	187b      	adds	r3, r7, r1
 8007bce:	881b      	ldrh	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d00a      	beq.n	8007bea <PCD_EP_ISR_Handler+0x4e2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6818      	ldr	r0, [r3, #0]
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bda:	6959      	ldr	r1, [r3, #20]
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bde:	895a      	ldrh	r2, [r3, #10]
 8007be0:	2336      	movs	r3, #54	; 0x36
 8007be2:	18fb      	adds	r3, r7, r3
 8007be4:	881b      	ldrh	r3, [r3, #0]
 8007be6:	f005 f86c 	bl	800ccc2 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bec:	69da      	ldr	r2, [r3, #28]
 8007bee:	2136      	movs	r1, #54	; 0x36
 8007bf0:	187b      	adds	r3, r7, r1
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	18d2      	adds	r2, r2, r3
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfc:	695a      	ldr	r2, [r3, #20]
 8007bfe:	187b      	adds	r3, r7, r1
 8007c00:	881b      	ldrh	r3, [r3, #0]
 8007c02:	18d2      	adds	r2, r2, r3
 8007c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c06:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d006      	beq.n	8007c1e <PCD_EP_ISR_Handler+0x516>
 8007c10:	2336      	movs	r3, #54	; 0x36
 8007c12:	18fb      	adds	r3, r7, r3
 8007c14:	881a      	ldrh	r2, [r3, #0]
 8007c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c18:	691b      	ldr	r3, [r3, #16]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d207      	bcs.n	8007c2e <PCD_EP_ISR_Handler+0x526>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c20:	781a      	ldrb	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	0011      	movs	r1, r2
 8007c26:	0018      	movs	r0, r3
 8007c28:	f007 f81b 	bl	800ec62 <HAL_PCD_DataOutStageCallback>
 8007c2c:	e006      	b.n	8007c3c <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c34:	0011      	movs	r1, r2
 8007c36:	0018      	movs	r0, r3
 8007c38:	f003 fd70 	bl	800b71c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007c3c:	232a      	movs	r3, #42	; 0x2a
 8007c3e:	18fb      	adds	r3, r7, r3
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	2280      	movs	r2, #128	; 0x80
 8007c44:	4013      	ands	r3, r2
 8007c46:	d100      	bne.n	8007c4a <PCD_EP_ISR_Handler+0x542>
 8007c48:	e087      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
      {
        ep = &hpcd->IN_ep[epindex];
 8007c4a:	202d      	movs	r0, #45	; 0x2d
 8007c4c:	183b      	adds	r3, r7, r0
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	1c5a      	adds	r2, r3, #1
 8007c52:	0013      	movs	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	189b      	adds	r3, r3, r2
 8007c58:	00db      	lsls	r3, r3, #3
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	18d3      	adds	r3, r2, r3
 8007c5e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	001a      	movs	r2, r3
 8007c66:	183b      	adds	r3, r7, r0
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	18d3      	adds	r3, r2, r3
 8007c6e:	881b      	ldrh	r3, [r3, #0]
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	2420      	movs	r4, #32
 8007c74:	193b      	adds	r3, r7, r4
 8007c76:	4944      	ldr	r1, [pc, #272]	; (8007d88 <PCD_EP_ISR_Handler+0x680>)
 8007c78:	400a      	ands	r2, r1
 8007c7a:	801a      	strh	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	001a      	movs	r2, r3
 8007c82:	183b      	adds	r3, r7, r0
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	18d3      	adds	r3, r2, r3
 8007c8a:	193a      	adds	r2, r7, r4
 8007c8c:	8812      	ldrh	r2, [r2, #0]
 8007c8e:	493f      	ldr	r1, [pc, #252]	; (8007d8c <PCD_EP_ISR_Handler+0x684>)
 8007c90:	430a      	orrs	r2, r1
 8007c92:	b292      	uxth	r2, r2
 8007c94:	801a      	strh	r2, [r3, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8007c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c98:	78db      	ldrb	r3, [r3, #3]
 8007c9a:	2b02      	cmp	r3, #2
 8007c9c:	d10a      	bne.n	8007cb4 <PCD_EP_ISR_Handler+0x5ac>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca0:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d151      	bne.n	8007d4a <PCD_EP_ISR_Handler+0x642>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8007ca6:	232a      	movs	r3, #42	; 0x2a
 8007ca8:	18fb      	adds	r3, r7, r3
 8007caa:	881a      	ldrh	r2, [r3, #0]
 8007cac:	2380      	movs	r3, #128	; 0x80
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	d14a      	bne.n	8007d4a <PCD_EP_ISR_Handler+0x642>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2250      	movs	r2, #80	; 0x50
 8007cba:	5a9b      	ldrh	r3, [r3, r2]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	001a      	movs	r2, r3
 8007cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	18d2      	adds	r2, r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	18d3      	adds	r3, r2, r3
 8007cce:	4a2c      	ldr	r2, [pc, #176]	; (8007d80 <PCD_EP_ISR_Handler+0x678>)
 8007cd0:	4694      	mov	ip, r2
 8007cd2:	4463      	add	r3, ip
 8007cd4:	881a      	ldrh	r2, [r3, #0]
 8007cd6:	211e      	movs	r1, #30
 8007cd8:	187b      	adds	r3, r7, r1
 8007cda:	0592      	lsls	r2, r2, #22
 8007cdc:	0d92      	lsrs	r2, r2, #22
 8007cde:	801a      	strh	r2, [r3, #0]

          if (ep->xfer_len > TxByteNbre)
 8007ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce2:	699a      	ldr	r2, [r3, #24]
 8007ce4:	187b      	adds	r3, r7, r1
 8007ce6:	881b      	ldrh	r3, [r3, #0]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d908      	bls.n	8007cfe <PCD_EP_ISR_Handler+0x5f6>
          {
            ep->xfer_len -= TxByteNbre;
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	699a      	ldr	r2, [r3, #24]
 8007cf0:	231e      	movs	r3, #30
 8007cf2:	18fb      	adds	r3, r7, r3
 8007cf4:	881b      	ldrh	r3, [r3, #0]
 8007cf6:	1ad2      	subs	r2, r2, r3
 8007cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfa:	619a      	str	r2, [r3, #24]
 8007cfc:	e002      	b.n	8007d04 <PCD_EP_ISR_Handler+0x5fc>
          }
          else
          {
            ep->xfer_len = 0U;
 8007cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d00:	2200      	movs	r2, #0
 8007d02:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8007d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d06:	699b      	ldr	r3, [r3, #24]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d107      	bne.n	8007d1c <PCD_EP_ISR_Handler+0x614>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0e:	781a      	ldrb	r2, [r3, #0]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	0011      	movs	r1, r2
 8007d14:	0018      	movs	r0, r3
 8007d16:	f006 ffc5 	bl	800eca4 <HAL_PCD_DataInStageCallback>
 8007d1a:	e01e      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1e:	695a      	ldr	r2, [r3, #20]
 8007d20:	211e      	movs	r1, #30
 8007d22:	187b      	adds	r3, r7, r1
 8007d24:	881b      	ldrh	r3, [r3, #0]
 8007d26:	18d2      	adds	r2, r2, r3
 8007d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2a:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2e:	69da      	ldr	r2, [r3, #28]
 8007d30:	187b      	adds	r3, r7, r1
 8007d32:	881b      	ldrh	r3, [r3, #0]
 8007d34:	18d2      	adds	r2, r2, r3
 8007d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d38:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d40:	0011      	movs	r1, r2
 8007d42:	0018      	movs	r0, r3
 8007d44:	f003 fcea 	bl	800b71c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8007d48:	e007      	b.n	8007d5a <PCD_EP_ISR_Handler+0x652>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007d4a:	232a      	movs	r3, #42	; 0x2a
 8007d4c:	18fb      	adds	r3, r7, r3
 8007d4e:	881a      	ldrh	r2, [r3, #0]
 8007d50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	0018      	movs	r0, r3
 8007d56:	f000 f93b 	bl	8007fd0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2244      	movs	r2, #68	; 0x44
 8007d60:	5a9b      	ldrh	r3, [r3, r2]
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	b21b      	sxth	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	da00      	bge.n	8007d6c <PCD_EP_ISR_Handler+0x664>
 8007d6a:	e4d2      	b.n	8007712 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	0018      	movs	r0, r3
 8007d70:	46bd      	mov	sp, r7
 8007d72:	b00f      	add	sp, #60	; 0x3c
 8007d74:	bd90      	pop	{r4, r7, pc}
 8007d76:	46c0      	nop			; (mov r8, r8)
 8007d78:	ffff8f8f 	.word	0xffff8f8f
 8007d7c:	ffff80c0 	.word	0xffff80c0
 8007d80:	00000402 	.word	0x00000402
 8007d84:	00000406 	.word	0x00000406
 8007d88:	ffff8f0f 	.word	0xffff8f0f
 8007d8c:	ffff8000 	.word	0xffff8000

08007d90 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b088      	sub	sp, #32
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	1dbb      	adds	r3, r7, #6
 8007d9c:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007d9e:	1dbb      	adds	r3, r7, #6
 8007da0:	881a      	ldrh	r2, [r3, #0]
 8007da2:	2380      	movs	r3, #128	; 0x80
 8007da4:	01db      	lsls	r3, r3, #7
 8007da6:	4013      	ands	r3, r2
 8007da8:	d100      	bne.n	8007dac <HAL_PCD_EP_DB_Receive+0x1c>
 8007daa:	e07f      	b.n	8007eac <HAL_PCD_EP_DB_Receive+0x11c>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2250      	movs	r2, #80	; 0x50
 8007db2:	5a9b      	ldrh	r3, [r3, r2]
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	001a      	movs	r2, r3
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	18d2      	adds	r2, r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	18d3      	adds	r3, r2, r3
 8007dc6:	4a7c      	ldr	r2, [pc, #496]	; (8007fb8 <HAL_PCD_EP_DB_Receive+0x228>)
 8007dc8:	4694      	mov	ip, r2
 8007dca:	4463      	add	r3, ip
 8007dcc:	881a      	ldrh	r2, [r3, #0]
 8007dce:	211a      	movs	r1, #26
 8007dd0:	187b      	adds	r3, r7, r1
 8007dd2:	0592      	lsls	r2, r2, #22
 8007dd4:	0d92      	lsrs	r2, r2, #22
 8007dd6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	699a      	ldr	r2, [r3, #24]
 8007ddc:	187b      	adds	r3, r7, r1
 8007dde:	881b      	ldrh	r3, [r3, #0]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d308      	bcc.n	8007df6 <HAL_PCD_EP_DB_Receive+0x66>
    {
      ep->xfer_len -= count;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	699a      	ldr	r2, [r3, #24]
 8007de8:	231a      	movs	r3, #26
 8007dea:	18fb      	adds	r3, r7, r3
 8007dec:	881b      	ldrh	r3, [r3, #0]
 8007dee:	1ad2      	subs	r2, r2, r3
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	619a      	str	r2, [r3, #24]
 8007df4:	e002      	b.n	8007dfc <HAL_PCD_EP_DB_Receive+0x6c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	699b      	ldr	r3, [r3, #24]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d121      	bne.n	8007e48 <HAL_PCD_EP_DB_Receive+0xb8>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	001a      	movs	r2, r3
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	18d3      	adds	r3, r2, r3
 8007e12:	881b      	ldrh	r3, [r3, #0]
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	2018      	movs	r0, #24
 8007e18:	183b      	adds	r3, r7, r0
 8007e1a:	4968      	ldr	r1, [pc, #416]	; (8007fbc <HAL_PCD_EP_DB_Receive+0x22c>)
 8007e1c:	400a      	ands	r2, r1
 8007e1e:	801a      	strh	r2, [r3, #0]
 8007e20:	183b      	adds	r3, r7, r0
 8007e22:	183a      	adds	r2, r7, r0
 8007e24:	8812      	ldrh	r2, [r2, #0]
 8007e26:	2180      	movs	r1, #128	; 0x80
 8007e28:	0189      	lsls	r1, r1, #6
 8007e2a:	404a      	eors	r2, r1
 8007e2c:	801a      	strh	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	001a      	movs	r2, r3
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	18d3      	adds	r3, r2, r3
 8007e3c:	183a      	adds	r2, r7, r0
 8007e3e:	8812      	ldrh	r2, [r2, #0]
 8007e40:	495f      	ldr	r1, [pc, #380]	; (8007fc0 <HAL_PCD_EP_DB_Receive+0x230>)
 8007e42:	430a      	orrs	r2, r1
 8007e44:	b292      	uxth	r2, r2
 8007e46:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007e48:	1dbb      	adds	r3, r7, #6
 8007e4a:	881b      	ldrh	r3, [r3, #0]
 8007e4c:	2240      	movs	r2, #64	; 0x40
 8007e4e:	4013      	ands	r3, r2
 8007e50:	d01a      	beq.n	8007e88 <HAL_PCD_EP_DB_Receive+0xf8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	001a      	movs	r2, r3
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	18d3      	adds	r3, r2, r3
 8007e60:	881b      	ldrh	r3, [r3, #0]
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	2016      	movs	r0, #22
 8007e66:	183b      	adds	r3, r7, r0
 8007e68:	4956      	ldr	r1, [pc, #344]	; (8007fc4 <HAL_PCD_EP_DB_Receive+0x234>)
 8007e6a:	400a      	ands	r2, r1
 8007e6c:	801a      	strh	r2, [r3, #0]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	001a      	movs	r2, r3
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	18d3      	adds	r3, r2, r3
 8007e7c:	183a      	adds	r2, r7, r0
 8007e7e:	8812      	ldrh	r2, [r2, #0]
 8007e80:	4951      	ldr	r1, [pc, #324]	; (8007fc8 <HAL_PCD_EP_DB_Receive+0x238>)
 8007e82:	430a      	orrs	r2, r1
 8007e84:	b292      	uxth	r2, r2
 8007e86:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8007e88:	231a      	movs	r3, #26
 8007e8a:	18fb      	adds	r3, r7, r3
 8007e8c:	881b      	ldrh	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d100      	bne.n	8007e94 <HAL_PCD_EP_DB_Receive+0x104>
 8007e92:	e089      	b.n	8007fa8 <HAL_PCD_EP_DB_Receive+0x218>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6818      	ldr	r0, [r3, #0]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	6959      	ldr	r1, [r3, #20]
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	891a      	ldrh	r2, [r3, #8]
 8007ea0:	231a      	movs	r3, #26
 8007ea2:	18fb      	adds	r3, r7, r3
 8007ea4:	881b      	ldrh	r3, [r3, #0]
 8007ea6:	f004 ff0c 	bl	800ccc2 <USB_ReadPMA>
 8007eaa:	e07d      	b.n	8007fa8 <HAL_PCD_EP_DB_Receive+0x218>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2250      	movs	r2, #80	; 0x50
 8007eb2:	5a9b      	ldrh	r3, [r3, r2]
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	001a      	movs	r2, r3
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	00db      	lsls	r3, r3, #3
 8007ebe:	18d2      	adds	r2, r2, r3
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	18d3      	adds	r3, r2, r3
 8007ec6:	4a41      	ldr	r2, [pc, #260]	; (8007fcc <HAL_PCD_EP_DB_Receive+0x23c>)
 8007ec8:	4694      	mov	ip, r2
 8007eca:	4463      	add	r3, ip
 8007ecc:	881a      	ldrh	r2, [r3, #0]
 8007ece:	211a      	movs	r1, #26
 8007ed0:	187b      	adds	r3, r7, r1
 8007ed2:	0592      	lsls	r2, r2, #22
 8007ed4:	0d92      	lsrs	r2, r2, #22
 8007ed6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	699a      	ldr	r2, [r3, #24]
 8007edc:	187b      	adds	r3, r7, r1
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d308      	bcc.n	8007ef6 <HAL_PCD_EP_DB_Receive+0x166>
    {
      ep->xfer_len -= count;
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	699a      	ldr	r2, [r3, #24]
 8007ee8:	231a      	movs	r3, #26
 8007eea:	18fb      	adds	r3, r7, r3
 8007eec:	881b      	ldrh	r3, [r3, #0]
 8007eee:	1ad2      	subs	r2, r2, r3
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	619a      	str	r2, [r3, #24]
 8007ef4:	e002      	b.n	8007efc <HAL_PCD_EP_DB_Receive+0x16c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d121      	bne.n	8007f48 <HAL_PCD_EP_DB_Receive+0x1b8>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	001a      	movs	r2, r3
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	18d3      	adds	r3, r2, r3
 8007f12:	881b      	ldrh	r3, [r3, #0]
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	201e      	movs	r0, #30
 8007f18:	183b      	adds	r3, r7, r0
 8007f1a:	4928      	ldr	r1, [pc, #160]	; (8007fbc <HAL_PCD_EP_DB_Receive+0x22c>)
 8007f1c:	400a      	ands	r2, r1
 8007f1e:	801a      	strh	r2, [r3, #0]
 8007f20:	183b      	adds	r3, r7, r0
 8007f22:	183a      	adds	r2, r7, r0
 8007f24:	8812      	ldrh	r2, [r2, #0]
 8007f26:	2180      	movs	r1, #128	; 0x80
 8007f28:	0189      	lsls	r1, r1, #6
 8007f2a:	404a      	eors	r2, r1
 8007f2c:	801a      	strh	r2, [r3, #0]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	001a      	movs	r2, r3
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	18d3      	adds	r3, r2, r3
 8007f3c:	183a      	adds	r2, r7, r0
 8007f3e:	8812      	ldrh	r2, [r2, #0]
 8007f40:	491f      	ldr	r1, [pc, #124]	; (8007fc0 <HAL_PCD_EP_DB_Receive+0x230>)
 8007f42:	430a      	orrs	r2, r1
 8007f44:	b292      	uxth	r2, r2
 8007f46:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007f48:	1dbb      	adds	r3, r7, #6
 8007f4a:	881b      	ldrh	r3, [r3, #0]
 8007f4c:	2240      	movs	r2, #64	; 0x40
 8007f4e:	4013      	ands	r3, r2
 8007f50:	d11a      	bne.n	8007f88 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	001a      	movs	r2, r3
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	18d3      	adds	r3, r2, r3
 8007f60:	881b      	ldrh	r3, [r3, #0]
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	201c      	movs	r0, #28
 8007f66:	183b      	adds	r3, r7, r0
 8007f68:	4916      	ldr	r1, [pc, #88]	; (8007fc4 <HAL_PCD_EP_DB_Receive+0x234>)
 8007f6a:	400a      	ands	r2, r1
 8007f6c:	801a      	strh	r2, [r3, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	001a      	movs	r2, r3
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	18d3      	adds	r3, r2, r3
 8007f7c:	183a      	adds	r2, r7, r0
 8007f7e:	8812      	ldrh	r2, [r2, #0]
 8007f80:	4911      	ldr	r1, [pc, #68]	; (8007fc8 <HAL_PCD_EP_DB_Receive+0x238>)
 8007f82:	430a      	orrs	r2, r1
 8007f84:	b292      	uxth	r2, r2
 8007f86:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8007f88:	231a      	movs	r3, #26
 8007f8a:	18fb      	adds	r3, r7, r3
 8007f8c:	881b      	ldrh	r3, [r3, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00a      	beq.n	8007fa8 <HAL_PCD_EP_DB_Receive+0x218>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6818      	ldr	r0, [r3, #0]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	6959      	ldr	r1, [r3, #20]
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	895a      	ldrh	r2, [r3, #10]
 8007f9e:	231a      	movs	r3, #26
 8007fa0:	18fb      	adds	r3, r7, r3
 8007fa2:	881b      	ldrh	r3, [r3, #0]
 8007fa4:	f004 fe8d 	bl	800ccc2 <USB_ReadPMA>
    }
  }

  return count;
 8007fa8:	231a      	movs	r3, #26
 8007faa:	18fb      	adds	r3, r7, r3
 8007fac:	881b      	ldrh	r3, [r3, #0]
}
 8007fae:	0018      	movs	r0, r3
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	b008      	add	sp, #32
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	46c0      	nop			; (mov r8, r8)
 8007fb8:	00000402 	.word	0x00000402
 8007fbc:	ffffbf8f 	.word	0xffffbf8f
 8007fc0:	ffff8080 	.word	0xffff8080
 8007fc4:	ffff8f8f 	.word	0xffff8f8f
 8007fc8:	ffff80c0 	.word	0xffff80c0
 8007fcc:	00000406 	.word	0x00000406

08007fd0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b092      	sub	sp, #72	; 0x48
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	1dbb      	adds	r3, r7, #6
 8007fdc:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007fde:	1dbb      	adds	r3, r7, #6
 8007fe0:	881b      	ldrh	r3, [r3, #0]
 8007fe2:	2240      	movs	r2, #64	; 0x40
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	d100      	bne.n	8007fea <HAL_PCD_EP_DB_Transmit+0x1a>
 8007fe8:	e12f      	b.n	800824a <HAL_PCD_EP_DB_Transmit+0x27a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2250      	movs	r2, #80	; 0x50
 8007ff0:	5a9b      	ldrh	r3, [r3, r2]
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	001a      	movs	r2, r3
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	00db      	lsls	r3, r3, #3
 8007ffc:	18d2      	adds	r2, r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	18d3      	adds	r3, r2, r3
 8008004:	4abc      	ldr	r2, [pc, #752]	; (80082f8 <HAL_PCD_EP_DB_Transmit+0x328>)
 8008006:	4694      	mov	ip, r2
 8008008:	4463      	add	r3, ip
 800800a:	881a      	ldrh	r2, [r3, #0]
 800800c:	212e      	movs	r1, #46	; 0x2e
 800800e:	187b      	adds	r3, r7, r1
 8008010:	0592      	lsls	r2, r2, #22
 8008012:	0d92      	lsrs	r2, r2, #22
 8008014:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxByteNbre)
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	699a      	ldr	r2, [r3, #24]
 800801a:	187b      	adds	r3, r7, r1
 800801c:	881b      	ldrh	r3, [r3, #0]
 800801e:	429a      	cmp	r2, r3
 8008020:	d908      	bls.n	8008034 <HAL_PCD_EP_DB_Transmit+0x64>
    {
      ep->xfer_len -= TxByteNbre;
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	699a      	ldr	r2, [r3, #24]
 8008026:	232e      	movs	r3, #46	; 0x2e
 8008028:	18fb      	adds	r3, r7, r3
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	1ad2      	subs	r2, r2, r3
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	619a      	str	r2, [r3, #24]
 8008032:	e002      	b.n	800803a <HAL_PCD_EP_DB_Transmit+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2200      	movs	r2, #0
 8008038:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	699b      	ldr	r3, [r3, #24]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d129      	bne.n	8008096 <HAL_PCD_EP_DB_Transmit+0xc6>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	781a      	ldrb	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	0011      	movs	r1, r2
 800804a:	0018      	movs	r0, r3
 800804c:	f006 fe2a 	bl	800eca4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008050:	1dbb      	adds	r3, r7, #6
 8008052:	881a      	ldrh	r2, [r3, #0]
 8008054:	2380      	movs	r3, #128	; 0x80
 8008056:	01db      	lsls	r3, r3, #7
 8008058:	4013      	ands	r3, r2
 800805a:	d100      	bne.n	800805e <HAL_PCD_EP_DB_Transmit+0x8e>
 800805c:	e231      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	001a      	movs	r2, r3
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	18d3      	adds	r3, r2, r3
 800806c:	881b      	ldrh	r3, [r3, #0]
 800806e:	b29a      	uxth	r2, r3
 8008070:	2012      	movs	r0, #18
 8008072:	183b      	adds	r3, r7, r0
 8008074:	49a1      	ldr	r1, [pc, #644]	; (80082fc <HAL_PCD_EP_DB_Transmit+0x32c>)
 8008076:	400a      	ands	r2, r1
 8008078:	801a      	strh	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	001a      	movs	r2, r3
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	18d3      	adds	r3, r2, r3
 8008088:	183a      	adds	r2, r7, r0
 800808a:	8812      	ldrh	r2, [r2, #0]
 800808c:	499c      	ldr	r1, [pc, #624]	; (8008300 <HAL_PCD_EP_DB_Transmit+0x330>)
 800808e:	430a      	orrs	r2, r1
 8008090:	b292      	uxth	r2, r2
 8008092:	801a      	strh	r2, [r3, #0]
 8008094:	e215      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008096:	1dbb      	adds	r3, r7, #6
 8008098:	881a      	ldrh	r2, [r3, #0]
 800809a:	2380      	movs	r3, #128	; 0x80
 800809c:	01db      	lsls	r3, r3, #7
 800809e:	4013      	ands	r3, r2
 80080a0:	d01a      	beq.n	80080d8 <HAL_PCD_EP_DB_Transmit+0x108>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	001a      	movs	r2, r3
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	18d3      	adds	r3, r2, r3
 80080b0:	881b      	ldrh	r3, [r3, #0]
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	2024      	movs	r0, #36	; 0x24
 80080b6:	183b      	adds	r3, r7, r0
 80080b8:	4990      	ldr	r1, [pc, #576]	; (80082fc <HAL_PCD_EP_DB_Transmit+0x32c>)
 80080ba:	400a      	ands	r2, r1
 80080bc:	801a      	strh	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	001a      	movs	r2, r3
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	18d3      	adds	r3, r2, r3
 80080cc:	183a      	adds	r2, r7, r0
 80080ce:	8812      	ldrh	r2, [r2, #0]
 80080d0:	498b      	ldr	r1, [pc, #556]	; (8008300 <HAL_PCD_EP_DB_Transmit+0x330>)
 80080d2:	430a      	orrs	r2, r1
 80080d4:	b292      	uxth	r2, r2
 80080d6:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2224      	movs	r2, #36	; 0x24
 80080dc:	5c9b      	ldrb	r3, [r3, r2]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d000      	beq.n	80080e4 <HAL_PCD_EP_DB_Transmit+0x114>
 80080e2:	e1ee      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        ep->xfer_buff += TxByteNbre;
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	695a      	ldr	r2, [r3, #20]
 80080e8:	212e      	movs	r1, #46	; 0x2e
 80080ea:	187b      	adds	r3, r7, r1
 80080ec:	881b      	ldrh	r3, [r3, #0]
 80080ee:	18d2      	adds	r2, r2, r3
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	69da      	ldr	r2, [r3, #28]
 80080f8:	187b      	adds	r3, r7, r1
 80080fa:	881b      	ldrh	r3, [r3, #0]
 80080fc:	18d2      	adds	r2, r2, r3
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	6a1a      	ldr	r2, [r3, #32]
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	429a      	cmp	r2, r3
 800810c:	d309      	bcc.n	8008122 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	6a1a      	ldr	r2, [r3, #32]
 8008118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811a:	1ad2      	subs	r2, r2, r3
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	621a      	str	r2, [r3, #32]
 8008120:	e016      	b.n	8008150 <HAL_PCD_EP_DB_Transmit+0x180>
        }
        else if (ep->xfer_len_db == 0U)
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d108      	bne.n	800813c <HAL_PCD_EP_DB_Transmit+0x16c>
        {
          len = TxByteNbre;
 800812a:	232e      	movs	r3, #46	; 0x2e
 800812c:	18fb      	adds	r3, r7, r3
 800812e:	881b      	ldrh	r3, [r3, #0]
 8008130:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	2224      	movs	r2, #36	; 0x24
 8008136:	2100      	movs	r1, #0
 8008138:	5499      	strb	r1, [r3, r2]
 800813a:	e009      	b.n	8008150 <HAL_PCD_EP_DB_Transmit+0x180>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2224      	movs	r2, #36	; 0x24
 8008140:	2100      	movs	r1, #0
 8008142:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2200      	movs	r2, #0
 800814e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	785b      	ldrb	r3, [r3, #1]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d150      	bne.n	80081fa <HAL_PCD_EP_DB_Transmit+0x22a>
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	61bb      	str	r3, [r7, #24]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2250      	movs	r2, #80	; 0x50
 8008164:	5a9b      	ldrh	r3, [r3, r2]
 8008166:	b29b      	uxth	r3, r3
 8008168:	001a      	movs	r2, r3
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	189b      	adds	r3, r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	00da      	lsls	r2, r3, #3
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	18d3      	adds	r3, r2, r3
 800817a:	4a5f      	ldr	r2, [pc, #380]	; (80082f8 <HAL_PCD_EP_DB_Transmit+0x328>)
 800817c:	4694      	mov	ip, r2
 800817e:	4463      	add	r3, ip
 8008180:	617b      	str	r3, [r7, #20]
 8008182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008184:	2b00      	cmp	r3, #0
 8008186:	d110      	bne.n	80081aa <HAL_PCD_EP_DB_Transmit+0x1da>
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	881b      	ldrh	r3, [r3, #0]
 800818c:	b29b      	uxth	r3, r3
 800818e:	4a5d      	ldr	r2, [pc, #372]	; (8008304 <HAL_PCD_EP_DB_Transmit+0x334>)
 8008190:	4013      	ands	r3, r2
 8008192:	b29a      	uxth	r2, r3
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	801a      	strh	r2, [r3, #0]
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	b29b      	uxth	r3, r3
 800819e:	4a5a      	ldr	r2, [pc, #360]	; (8008308 <HAL_PCD_EP_DB_Transmit+0x338>)
 80081a0:	4313      	orrs	r3, r2
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	801a      	strh	r2, [r3, #0]
 80081a8:	e044      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x264>
 80081aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ac:	2b3e      	cmp	r3, #62	; 0x3e
 80081ae:	d810      	bhi.n	80081d2 <HAL_PCD_EP_DB_Transmit+0x202>
 80081b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b2:	085b      	lsrs	r3, r3, #1
 80081b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80081b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b8:	2201      	movs	r2, #1
 80081ba:	4013      	ands	r3, r2
 80081bc:	d002      	beq.n	80081c4 <HAL_PCD_EP_DB_Transmit+0x1f4>
 80081be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c0:	3301      	adds	r3, #1
 80081c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	029b      	lsls	r3, r3, #10
 80081ca:	b29a      	uxth	r2, r3
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	801a      	strh	r2, [r3, #0]
 80081d0:	e030      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x264>
 80081d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d4:	095b      	lsrs	r3, r3, #5
 80081d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80081d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081da:	221f      	movs	r2, #31
 80081dc:	4013      	ands	r3, r2
 80081de:	d102      	bne.n	80081e6 <HAL_PCD_EP_DB_Transmit+0x216>
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	3b01      	subs	r3, #1
 80081e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80081e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	029b      	lsls	r3, r3, #10
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	4a46      	ldr	r2, [pc, #280]	; (8008308 <HAL_PCD_EP_DB_Transmit+0x338>)
 80081f0:	4313      	orrs	r3, r2
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	801a      	strh	r2, [r3, #0]
 80081f8:	e01c      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x264>
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	785b      	ldrb	r3, [r3, #1]
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d118      	bne.n	8008234 <HAL_PCD_EP_DB_Transmit+0x264>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	623b      	str	r3, [r7, #32]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2250      	movs	r2, #80	; 0x50
 800820e:	5a9b      	ldrh	r3, [r3, r2]
 8008210:	b29b      	uxth	r3, r3
 8008212:	001a      	movs	r2, r3
 8008214:	6a3b      	ldr	r3, [r7, #32]
 8008216:	189b      	adds	r3, r3, r2
 8008218:	623b      	str	r3, [r7, #32]
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	00da      	lsls	r2, r3, #3
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	18d3      	adds	r3, r2, r3
 8008224:	4a34      	ldr	r2, [pc, #208]	; (80082f8 <HAL_PCD_EP_DB_Transmit+0x328>)
 8008226:	4694      	mov	ip, r2
 8008228:	4463      	add	r3, ip
 800822a:	61fb      	str	r3, [r7, #28]
 800822c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800822e:	b29a      	uxth	r2, r3
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6818      	ldr	r0, [r3, #0]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	6959      	ldr	r1, [r3, #20]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	891a      	ldrh	r2, [r3, #8]
 8008240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008242:	b29b      	uxth	r3, r3
 8008244:	f004 fcfa 	bl	800cc3c <USB_WritePMA>
 8008248:	e13b      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2250      	movs	r2, #80	; 0x50
 8008250:	5a9b      	ldrh	r3, [r3, r2]
 8008252:	b29b      	uxth	r3, r3
 8008254:	001a      	movs	r2, r3
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	00db      	lsls	r3, r3, #3
 800825c:	18d2      	adds	r2, r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	18d3      	adds	r3, r2, r3
 8008264:	4a29      	ldr	r2, [pc, #164]	; (800830c <HAL_PCD_EP_DB_Transmit+0x33c>)
 8008266:	4694      	mov	ip, r2
 8008268:	4463      	add	r3, ip
 800826a:	881a      	ldrh	r2, [r3, #0]
 800826c:	212e      	movs	r1, #46	; 0x2e
 800826e:	187b      	adds	r3, r7, r1
 8008270:	0592      	lsls	r2, r2, #22
 8008272:	0d92      	lsrs	r2, r2, #22
 8008274:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxByteNbre)
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	187b      	adds	r3, r7, r1
 800827c:	881b      	ldrh	r3, [r3, #0]
 800827e:	429a      	cmp	r2, r3
 8008280:	d308      	bcc.n	8008294 <HAL_PCD_EP_DB_Transmit+0x2c4>
    {
      ep->xfer_len -= TxByteNbre;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	699a      	ldr	r2, [r3, #24]
 8008286:	232e      	movs	r3, #46	; 0x2e
 8008288:	18fb      	adds	r3, r7, r3
 800828a:	881b      	ldrh	r3, [r3, #0]
 800828c:	1ad2      	subs	r2, r2, r3
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	619a      	str	r2, [r3, #24]
 8008292:	e002      	b.n	800829a <HAL_PCD_EP_DB_Transmit+0x2ca>
    }
    else
    {
      ep->xfer_len = 0U;
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	2200      	movs	r2, #0
 8008298:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	699b      	ldr	r3, [r3, #24]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d136      	bne.n	8008310 <HAL_PCD_EP_DB_Transmit+0x340>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	781a      	ldrb	r2, [r3, #0]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	0011      	movs	r1, r2
 80082aa:	0018      	movs	r0, r3
 80082ac:	f006 fcfa 	bl	800eca4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80082b0:	1dbb      	adds	r3, r7, #6
 80082b2:	881a      	ldrh	r2, [r3, #0]
 80082b4:	2380      	movs	r3, #128	; 0x80
 80082b6:	01db      	lsls	r3, r3, #7
 80082b8:	4013      	ands	r3, r2
 80082ba:	d000      	beq.n	80082be <HAL_PCD_EP_DB_Transmit+0x2ee>
 80082bc:	e101      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	001a      	movs	r2, r3
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	18d3      	adds	r3, r2, r3
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	2026      	movs	r0, #38	; 0x26
 80082d2:	183b      	adds	r3, r7, r0
 80082d4:	4909      	ldr	r1, [pc, #36]	; (80082fc <HAL_PCD_EP_DB_Transmit+0x32c>)
 80082d6:	400a      	ands	r2, r1
 80082d8:	801a      	strh	r2, [r3, #0]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	001a      	movs	r2, r3
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	18d3      	adds	r3, r2, r3
 80082e8:	183a      	adds	r2, r7, r0
 80082ea:	8812      	ldrh	r2, [r2, #0]
 80082ec:	4904      	ldr	r1, [pc, #16]	; (8008300 <HAL_PCD_EP_DB_Transmit+0x330>)
 80082ee:	430a      	orrs	r2, r1
 80082f0:	b292      	uxth	r2, r2
 80082f2:	801a      	strh	r2, [r3, #0]
 80082f4:	e0e5      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
 80082f6:	46c0      	nop			; (mov r8, r8)
 80082f8:	00000402 	.word	0x00000402
 80082fc:	ffff8f8f 	.word	0xffff8f8f
 8008300:	ffffc080 	.word	0xffffc080
 8008304:	ffff83ff 	.word	0xffff83ff
 8008308:	ffff8000 	.word	0xffff8000
 800830c:	00000406 	.word	0x00000406
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008310:	1dbb      	adds	r3, r7, #6
 8008312:	881a      	ldrh	r2, [r3, #0]
 8008314:	2380      	movs	r3, #128	; 0x80
 8008316:	01db      	lsls	r3, r3, #7
 8008318:	4013      	ands	r3, r2
 800831a:	d11a      	bne.n	8008352 <HAL_PCD_EP_DB_Transmit+0x382>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	001a      	movs	r2, r3
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	18d3      	adds	r3, r2, r3
 800832a:	881b      	ldrh	r3, [r3, #0]
 800832c:	b29a      	uxth	r2, r3
 800832e:	202c      	movs	r0, #44	; 0x2c
 8008330:	183b      	adds	r3, r7, r0
 8008332:	497a      	ldr	r1, [pc, #488]	; (800851c <HAL_PCD_EP_DB_Transmit+0x54c>)
 8008334:	400a      	ands	r2, r1
 8008336:	801a      	strh	r2, [r3, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	001a      	movs	r2, r3
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	18d3      	adds	r3, r2, r3
 8008346:	183a      	adds	r2, r7, r0
 8008348:	8812      	ldrh	r2, [r2, #0]
 800834a:	4975      	ldr	r1, [pc, #468]	; (8008520 <HAL_PCD_EP_DB_Transmit+0x550>)
 800834c:	430a      	orrs	r2, r1
 800834e:	b292      	uxth	r2, r2
 8008350:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2224      	movs	r2, #36	; 0x24
 8008356:	5c9b      	ldrb	r3, [r3, r2]
 8008358:	2b01      	cmp	r3, #1
 800835a:	d000      	beq.n	800835e <HAL_PCD_EP_DB_Transmit+0x38e>
 800835c:	e0b1      	b.n	80084c2 <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        ep->xfer_buff += TxByteNbre;
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	695a      	ldr	r2, [r3, #20]
 8008362:	212e      	movs	r1, #46	; 0x2e
 8008364:	187b      	adds	r3, r7, r1
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	18d2      	adds	r2, r2, r3
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	69da      	ldr	r2, [r3, #28]
 8008372:	187b      	adds	r3, r7, r1
 8008374:	881b      	ldrh	r3, [r3, #0]
 8008376:	18d2      	adds	r2, r2, r3
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	6a1a      	ldr	r2, [r3, #32]
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	429a      	cmp	r2, r3
 8008386:	d309      	bcc.n	800839c <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = ep->maxpacket;
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	6a1a      	ldr	r2, [r3, #32]
 8008392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008394:	1ad2      	subs	r2, r2, r3
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	621a      	str	r2, [r3, #32]
 800839a:	e016      	b.n	80083ca <HAL_PCD_EP_DB_Transmit+0x3fa>
        }
        else if (ep->xfer_len_db == 0U)
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	6a1b      	ldr	r3, [r3, #32]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d108      	bne.n	80083b6 <HAL_PCD_EP_DB_Transmit+0x3e6>
        {
          len = TxByteNbre;
 80083a4:	232e      	movs	r3, #46	; 0x2e
 80083a6:	18fb      	adds	r3, r7, r3
 80083a8:	881b      	ldrh	r3, [r3, #0]
 80083aa:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	2224      	movs	r2, #36	; 0x24
 80083b0:	2100      	movs	r1, #0
 80083b2:	5499      	strb	r1, [r3, r2]
 80083b4:	e009      	b.n	80083ca <HAL_PCD_EP_DB_Transmit+0x3fa>
        }
        else
        {
          len = ep->xfer_len_db;
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2200      	movs	r2, #0
 80083c0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	2224      	movs	r2, #36	; 0x24
 80083c6:	2100      	movs	r1, #0
 80083c8:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	637b      	str	r3, [r7, #52]	; 0x34
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	785b      	ldrb	r3, [r3, #1]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d150      	bne.n	800847a <HAL_PCD_EP_DB_Transmit+0x4aa>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	647b      	str	r3, [r7, #68]	; 0x44
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2250      	movs	r2, #80	; 0x50
 80083e4:	5a9b      	ldrh	r3, [r3, r2]
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	001a      	movs	r2, r3
 80083ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083ec:	189b      	adds	r3, r3, r2
 80083ee:	647b      	str	r3, [r7, #68]	; 0x44
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	00da      	lsls	r2, r3, #3
 80083f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083f8:	18d3      	adds	r3, r2, r3
 80083fa:	4a4a      	ldr	r2, [pc, #296]	; (8008524 <HAL_PCD_EP_DB_Transmit+0x554>)
 80083fc:	4694      	mov	ip, r2
 80083fe:	4463      	add	r3, ip
 8008400:	643b      	str	r3, [r7, #64]	; 0x40
 8008402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008404:	2b00      	cmp	r3, #0
 8008406:	d110      	bne.n	800842a <HAL_PCD_EP_DB_Transmit+0x45a>
 8008408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800840a:	881b      	ldrh	r3, [r3, #0]
 800840c:	b29b      	uxth	r3, r3
 800840e:	4a46      	ldr	r2, [pc, #280]	; (8008528 <HAL_PCD_EP_DB_Transmit+0x558>)
 8008410:	4013      	ands	r3, r2
 8008412:	b29a      	uxth	r2, r3
 8008414:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008416:	801a      	strh	r2, [r3, #0]
 8008418:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	b29b      	uxth	r3, r3
 800841e:	4a43      	ldr	r2, [pc, #268]	; (800852c <HAL_PCD_EP_DB_Transmit+0x55c>)
 8008420:	4313      	orrs	r3, r2
 8008422:	b29a      	uxth	r2, r3
 8008424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008426:	801a      	strh	r2, [r3, #0]
 8008428:	e041      	b.n	80084ae <HAL_PCD_EP_DB_Transmit+0x4de>
 800842a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800842c:	2b3e      	cmp	r3, #62	; 0x3e
 800842e:	d810      	bhi.n	8008452 <HAL_PCD_EP_DB_Transmit+0x482>
 8008430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008432:	085b      	lsrs	r3, r3, #1
 8008434:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008438:	2201      	movs	r2, #1
 800843a:	4013      	ands	r3, r2
 800843c:	d002      	beq.n	8008444 <HAL_PCD_EP_DB_Transmit+0x474>
 800843e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008440:	3301      	adds	r3, #1
 8008442:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008446:	b29b      	uxth	r3, r3
 8008448:	029b      	lsls	r3, r3, #10
 800844a:	b29a      	uxth	r2, r3
 800844c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800844e:	801a      	strh	r2, [r3, #0]
 8008450:	e02d      	b.n	80084ae <HAL_PCD_EP_DB_Transmit+0x4de>
 8008452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008454:	095b      	lsrs	r3, r3, #5
 8008456:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800845a:	221f      	movs	r2, #31
 800845c:	4013      	ands	r3, r2
 800845e:	d102      	bne.n	8008466 <HAL_PCD_EP_DB_Transmit+0x496>
 8008460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008462:	3b01      	subs	r3, #1
 8008464:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008468:	b29b      	uxth	r3, r3
 800846a:	029b      	lsls	r3, r3, #10
 800846c:	b29b      	uxth	r3, r3
 800846e:	4a2f      	ldr	r2, [pc, #188]	; (800852c <HAL_PCD_EP_DB_Transmit+0x55c>)
 8008470:	4313      	orrs	r3, r2
 8008472:	b29a      	uxth	r2, r3
 8008474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008476:	801a      	strh	r2, [r3, #0]
 8008478:	e019      	b.n	80084ae <HAL_PCD_EP_DB_Transmit+0x4de>
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	785b      	ldrb	r3, [r3, #1]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d115      	bne.n	80084ae <HAL_PCD_EP_DB_Transmit+0x4de>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2250      	movs	r2, #80	; 0x50
 8008488:	5a9b      	ldrh	r3, [r3, r2]
 800848a:	b29b      	uxth	r3, r3
 800848c:	001a      	movs	r2, r3
 800848e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008490:	189b      	adds	r3, r3, r2
 8008492:	637b      	str	r3, [r7, #52]	; 0x34
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	00da      	lsls	r2, r3, #3
 800849a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849c:	18d3      	adds	r3, r2, r3
 800849e:	4a21      	ldr	r2, [pc, #132]	; (8008524 <HAL_PCD_EP_DB_Transmit+0x554>)
 80084a0:	4694      	mov	ip, r2
 80084a2:	4463      	add	r3, ip
 80084a4:	633b      	str	r3, [r7, #48]	; 0x30
 80084a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a8:	b29a      	uxth	r2, r3
 80084aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ac:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	6959      	ldr	r1, [r3, #20]
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	895a      	ldrh	r2, [r3, #10]
 80084ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084bc:	b29b      	uxth	r3, r3
 80084be:	f004 fbbd 	bl	800cc3c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	001a      	movs	r2, r3
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	18d3      	adds	r3, r2, r3
 80084d0:	881b      	ldrh	r3, [r3, #0]
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	2010      	movs	r0, #16
 80084d6:	183b      	adds	r3, r7, r0
 80084d8:	4915      	ldr	r1, [pc, #84]	; (8008530 <HAL_PCD_EP_DB_Transmit+0x560>)
 80084da:	400a      	ands	r2, r1
 80084dc:	801a      	strh	r2, [r3, #0]
 80084de:	183b      	adds	r3, r7, r0
 80084e0:	183a      	adds	r2, r7, r0
 80084e2:	8812      	ldrh	r2, [r2, #0]
 80084e4:	2110      	movs	r1, #16
 80084e6:	404a      	eors	r2, r1
 80084e8:	801a      	strh	r2, [r3, #0]
 80084ea:	183b      	adds	r3, r7, r0
 80084ec:	183a      	adds	r2, r7, r0
 80084ee:	8812      	ldrh	r2, [r2, #0]
 80084f0:	2120      	movs	r1, #32
 80084f2:	404a      	eors	r2, r1
 80084f4:	801a      	strh	r2, [r3, #0]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	001a      	movs	r2, r3
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	18d3      	adds	r3, r2, r3
 8008504:	183a      	adds	r2, r7, r0
 8008506:	8812      	ldrh	r2, [r2, #0]
 8008508:	490a      	ldr	r1, [pc, #40]	; (8008534 <HAL_PCD_EP_DB_Transmit+0x564>)
 800850a:	430a      	orrs	r2, r1
 800850c:	b292      	uxth	r2, r2
 800850e:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	0018      	movs	r0, r3
 8008514:	46bd      	mov	sp, r7
 8008516:	b012      	add	sp, #72	; 0x48
 8008518:	bd80      	pop	{r7, pc}
 800851a:	46c0      	nop			; (mov r8, r8)
 800851c:	ffff8f8f 	.word	0xffff8f8f
 8008520:	ffffc080 	.word	0xffffc080
 8008524:	00000406 	.word	0x00000406
 8008528:	ffff83ff 	.word	0xffff83ff
 800852c:	ffff8000 	.word	0xffff8000
 8008530:	ffff8fbf 	.word	0xffff8fbf
 8008534:	ffff8080 	.word	0xffff8080

08008538 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008538:	b590      	push	{r4, r7, lr}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	0008      	movs	r0, r1
 8008542:	0011      	movs	r1, r2
 8008544:	607b      	str	r3, [r7, #4]
 8008546:	240a      	movs	r4, #10
 8008548:	193b      	adds	r3, r7, r4
 800854a:	1c02      	adds	r2, r0, #0
 800854c:	801a      	strh	r2, [r3, #0]
 800854e:	2308      	movs	r3, #8
 8008550:	18fb      	adds	r3, r7, r3
 8008552:	1c0a      	adds	r2, r1, #0
 8008554:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008556:	193b      	adds	r3, r7, r4
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	2280      	movs	r2, #128	; 0x80
 800855c:	4013      	ands	r3, r2
 800855e:	b29b      	uxth	r3, r3
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00d      	beq.n	8008580 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008564:	230a      	movs	r3, #10
 8008566:	18fb      	adds	r3, r7, r3
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	2207      	movs	r2, #7
 800856c:	4013      	ands	r3, r2
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	0013      	movs	r3, r2
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	189b      	adds	r3, r3, r2
 8008576:	00db      	lsls	r3, r3, #3
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	18d3      	adds	r3, r2, r3
 800857c:	617b      	str	r3, [r7, #20]
 800857e:	e00b      	b.n	8008598 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008580:	230a      	movs	r3, #10
 8008582:	18fb      	adds	r3, r7, r3
 8008584:	881a      	ldrh	r2, [r3, #0]
 8008586:	0013      	movs	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	189b      	adds	r3, r3, r2
 800858c:	00db      	lsls	r3, r3, #3
 800858e:	3369      	adds	r3, #105	; 0x69
 8008590:	33ff      	adds	r3, #255	; 0xff
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	18d3      	adds	r3, r2, r3
 8008596:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008598:	2308      	movs	r3, #8
 800859a:	18fb      	adds	r3, r7, r3
 800859c:	881b      	ldrh	r3, [r3, #0]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d107      	bne.n	80085b2 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	2200      	movs	r2, #0
 80085a6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	b29a      	uxth	r2, r3
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	80da      	strh	r2, [r3, #6]
 80085b0:	e00b      	b.n	80085ca <HAL_PCDEx_PMAConfig+0x92>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	2201      	movs	r2, #1
 80085b6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	0c1b      	lsrs	r3, r3, #16
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	0018      	movs	r0, r3
 80085ce:	46bd      	mov	sp, r7
 80085d0:	b007      	add	sp, #28
 80085d2:	bd90      	pop	{r4, r7, pc}

080085d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	23ba      	movs	r3, #186	; 0xba
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	2101      	movs	r1, #1
 80085ea:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	23b8      	movs	r3, #184	; 0xb8
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	2100      	movs	r1, #0
 80085f4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2254      	movs	r2, #84	; 0x54
 80085fa:	5a9b      	ldrh	r3, [r3, r2]
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	2201      	movs	r2, #1
 8008600:	4313      	orrs	r3, r2
 8008602:	b299      	uxth	r1, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2254      	movs	r2, #84	; 0x54
 8008608:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2254      	movs	r2, #84	; 0x54
 800860e:	5a9b      	ldrh	r3, [r3, r2]
 8008610:	b29b      	uxth	r3, r3
 8008612:	2202      	movs	r2, #2
 8008614:	4313      	orrs	r3, r2
 8008616:	b299      	uxth	r1, r3
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2254      	movs	r2, #84	; 0x54
 800861c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	0018      	movs	r0, r3
 8008622:	46bd      	mov	sp, r7
 8008624:	b004      	add	sp, #16
 8008626:	bd80      	pop	{r7, pc}

08008628 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b082      	sub	sp, #8
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	000a      	movs	r2, r1
 8008632:	1cfb      	adds	r3, r7, #3
 8008634:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008636:	46c0      	nop			; (mov r8, r8)
 8008638:	46bd      	mov	sp, r7
 800863a:	b002      	add	sp, #8
 800863c:	bd80      	pop	{r7, pc}
	...

08008640 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b088      	sub	sp, #32
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d102      	bne.n	8008654 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	f000 fb76 	bl	8008d40 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2201      	movs	r2, #1
 800865a:	4013      	ands	r3, r2
 800865c:	d100      	bne.n	8008660 <HAL_RCC_OscConfig+0x20>
 800865e:	e08e      	b.n	800877e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008660:	4bc5      	ldr	r3, [pc, #788]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	220c      	movs	r2, #12
 8008666:	4013      	ands	r3, r2
 8008668:	2b04      	cmp	r3, #4
 800866a:	d00e      	beq.n	800868a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800866c:	4bc2      	ldr	r3, [pc, #776]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	220c      	movs	r2, #12
 8008672:	4013      	ands	r3, r2
 8008674:	2b08      	cmp	r3, #8
 8008676:	d117      	bne.n	80086a8 <HAL_RCC_OscConfig+0x68>
 8008678:	4bbf      	ldr	r3, [pc, #764]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	23c0      	movs	r3, #192	; 0xc0
 800867e:	025b      	lsls	r3, r3, #9
 8008680:	401a      	ands	r2, r3
 8008682:	2380      	movs	r3, #128	; 0x80
 8008684:	025b      	lsls	r3, r3, #9
 8008686:	429a      	cmp	r2, r3
 8008688:	d10e      	bne.n	80086a8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800868a:	4bbb      	ldr	r3, [pc, #748]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	2380      	movs	r3, #128	; 0x80
 8008690:	029b      	lsls	r3, r3, #10
 8008692:	4013      	ands	r3, r2
 8008694:	d100      	bne.n	8008698 <HAL_RCC_OscConfig+0x58>
 8008696:	e071      	b.n	800877c <HAL_RCC_OscConfig+0x13c>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d000      	beq.n	80086a2 <HAL_RCC_OscConfig+0x62>
 80086a0:	e06c      	b.n	800877c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	f000 fb4c 	bl	8008d40 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d107      	bne.n	80086c0 <HAL_RCC_OscConfig+0x80>
 80086b0:	4bb1      	ldr	r3, [pc, #708]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	4bb0      	ldr	r3, [pc, #704]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086b6:	2180      	movs	r1, #128	; 0x80
 80086b8:	0249      	lsls	r1, r1, #9
 80086ba:	430a      	orrs	r2, r1
 80086bc:	601a      	str	r2, [r3, #0]
 80086be:	e02f      	b.n	8008720 <HAL_RCC_OscConfig+0xe0>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d10c      	bne.n	80086e2 <HAL_RCC_OscConfig+0xa2>
 80086c8:	4bab      	ldr	r3, [pc, #684]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	4baa      	ldr	r3, [pc, #680]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086ce:	49ab      	ldr	r1, [pc, #684]	; (800897c <HAL_RCC_OscConfig+0x33c>)
 80086d0:	400a      	ands	r2, r1
 80086d2:	601a      	str	r2, [r3, #0]
 80086d4:	4ba8      	ldr	r3, [pc, #672]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	4ba7      	ldr	r3, [pc, #668]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086da:	49a9      	ldr	r1, [pc, #676]	; (8008980 <HAL_RCC_OscConfig+0x340>)
 80086dc:	400a      	ands	r2, r1
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	e01e      	b.n	8008720 <HAL_RCC_OscConfig+0xe0>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	2b05      	cmp	r3, #5
 80086e8:	d10e      	bne.n	8008708 <HAL_RCC_OscConfig+0xc8>
 80086ea:	4ba3      	ldr	r3, [pc, #652]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	4ba2      	ldr	r3, [pc, #648]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086f0:	2180      	movs	r1, #128	; 0x80
 80086f2:	02c9      	lsls	r1, r1, #11
 80086f4:	430a      	orrs	r2, r1
 80086f6:	601a      	str	r2, [r3, #0]
 80086f8:	4b9f      	ldr	r3, [pc, #636]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	4b9e      	ldr	r3, [pc, #632]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80086fe:	2180      	movs	r1, #128	; 0x80
 8008700:	0249      	lsls	r1, r1, #9
 8008702:	430a      	orrs	r2, r1
 8008704:	601a      	str	r2, [r3, #0]
 8008706:	e00b      	b.n	8008720 <HAL_RCC_OscConfig+0xe0>
 8008708:	4b9b      	ldr	r3, [pc, #620]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	4b9a      	ldr	r3, [pc, #616]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800870e:	499b      	ldr	r1, [pc, #620]	; (800897c <HAL_RCC_OscConfig+0x33c>)
 8008710:	400a      	ands	r2, r1
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	4b98      	ldr	r3, [pc, #608]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	4b97      	ldr	r3, [pc, #604]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800871a:	4999      	ldr	r1, [pc, #612]	; (8008980 <HAL_RCC_OscConfig+0x340>)
 800871c:	400a      	ands	r2, r1
 800871e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d014      	beq.n	8008752 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008728:	f7fa ff06 	bl	8003538 <HAL_GetTick>
 800872c:	0003      	movs	r3, r0
 800872e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008730:	e008      	b.n	8008744 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008732:	f7fa ff01 	bl	8003538 <HAL_GetTick>
 8008736:	0002      	movs	r2, r0
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	2b64      	cmp	r3, #100	; 0x64
 800873e:	d901      	bls.n	8008744 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8008740:	2303      	movs	r3, #3
 8008742:	e2fd      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008744:	4b8c      	ldr	r3, [pc, #560]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	2380      	movs	r3, #128	; 0x80
 800874a:	029b      	lsls	r3, r3, #10
 800874c:	4013      	ands	r3, r2
 800874e:	d0f0      	beq.n	8008732 <HAL_RCC_OscConfig+0xf2>
 8008750:	e015      	b.n	800877e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008752:	f7fa fef1 	bl	8003538 <HAL_GetTick>
 8008756:	0003      	movs	r3, r0
 8008758:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800875a:	e008      	b.n	800876e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800875c:	f7fa feec 	bl	8003538 <HAL_GetTick>
 8008760:	0002      	movs	r2, r0
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	2b64      	cmp	r3, #100	; 0x64
 8008768:	d901      	bls.n	800876e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e2e8      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800876e:	4b82      	ldr	r3, [pc, #520]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	2380      	movs	r3, #128	; 0x80
 8008774:	029b      	lsls	r3, r3, #10
 8008776:	4013      	ands	r3, r2
 8008778:	d1f0      	bne.n	800875c <HAL_RCC_OscConfig+0x11c>
 800877a:	e000      	b.n	800877e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800877c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2202      	movs	r2, #2
 8008784:	4013      	ands	r3, r2
 8008786:	d100      	bne.n	800878a <HAL_RCC_OscConfig+0x14a>
 8008788:	e06c      	b.n	8008864 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800878a:	4b7b      	ldr	r3, [pc, #492]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	220c      	movs	r2, #12
 8008790:	4013      	ands	r3, r2
 8008792:	d00e      	beq.n	80087b2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008794:	4b78      	ldr	r3, [pc, #480]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	220c      	movs	r2, #12
 800879a:	4013      	ands	r3, r2
 800879c:	2b08      	cmp	r3, #8
 800879e:	d11f      	bne.n	80087e0 <HAL_RCC_OscConfig+0x1a0>
 80087a0:	4b75      	ldr	r3, [pc, #468]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087a2:	685a      	ldr	r2, [r3, #4]
 80087a4:	23c0      	movs	r3, #192	; 0xc0
 80087a6:	025b      	lsls	r3, r3, #9
 80087a8:	401a      	ands	r2, r3
 80087aa:	2380      	movs	r3, #128	; 0x80
 80087ac:	021b      	lsls	r3, r3, #8
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d116      	bne.n	80087e0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087b2:	4b71      	ldr	r3, [pc, #452]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2202      	movs	r2, #2
 80087b8:	4013      	ands	r3, r2
 80087ba:	d005      	beq.n	80087c8 <HAL_RCC_OscConfig+0x188>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d001      	beq.n	80087c8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	e2bb      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087c8:	4b6b      	ldr	r3, [pc, #428]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	22f8      	movs	r2, #248	; 0xf8
 80087ce:	4393      	bics	r3, r2
 80087d0:	0019      	movs	r1, r3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	00da      	lsls	r2, r3, #3
 80087d8:	4b67      	ldr	r3, [pc, #412]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087da:	430a      	orrs	r2, r1
 80087dc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087de:	e041      	b.n	8008864 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d024      	beq.n	8008832 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80087e8:	4b63      	ldr	r3, [pc, #396]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	4b62      	ldr	r3, [pc, #392]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80087ee:	2101      	movs	r1, #1
 80087f0:	430a      	orrs	r2, r1
 80087f2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087f4:	f7fa fea0 	bl	8003538 <HAL_GetTick>
 80087f8:	0003      	movs	r3, r0
 80087fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087fc:	e008      	b.n	8008810 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087fe:	f7fa fe9b 	bl	8003538 <HAL_GetTick>
 8008802:	0002      	movs	r2, r0
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	1ad3      	subs	r3, r2, r3
 8008808:	2b02      	cmp	r3, #2
 800880a:	d901      	bls.n	8008810 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800880c:	2303      	movs	r3, #3
 800880e:	e297      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008810:	4b59      	ldr	r3, [pc, #356]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2202      	movs	r2, #2
 8008816:	4013      	ands	r3, r2
 8008818:	d0f1      	beq.n	80087fe <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800881a:	4b57      	ldr	r3, [pc, #348]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	22f8      	movs	r2, #248	; 0xf8
 8008820:	4393      	bics	r3, r2
 8008822:	0019      	movs	r1, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	691b      	ldr	r3, [r3, #16]
 8008828:	00da      	lsls	r2, r3, #3
 800882a:	4b53      	ldr	r3, [pc, #332]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800882c:	430a      	orrs	r2, r1
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	e018      	b.n	8008864 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008832:	4b51      	ldr	r3, [pc, #324]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	4b50      	ldr	r3, [pc, #320]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008838:	2101      	movs	r1, #1
 800883a:	438a      	bics	r2, r1
 800883c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800883e:	f7fa fe7b 	bl	8003538 <HAL_GetTick>
 8008842:	0003      	movs	r3, r0
 8008844:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008846:	e008      	b.n	800885a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008848:	f7fa fe76 	bl	8003538 <HAL_GetTick>
 800884c:	0002      	movs	r2, r0
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e272      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800885a:	4b47      	ldr	r3, [pc, #284]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2202      	movs	r2, #2
 8008860:	4013      	ands	r3, r2
 8008862:	d1f1      	bne.n	8008848 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2208      	movs	r2, #8
 800886a:	4013      	ands	r3, r2
 800886c:	d036      	beq.n	80088dc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d019      	beq.n	80088aa <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008876:	4b40      	ldr	r3, [pc, #256]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800887a:	4b3f      	ldr	r3, [pc, #252]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800887c:	2101      	movs	r1, #1
 800887e:	430a      	orrs	r2, r1
 8008880:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008882:	f7fa fe59 	bl	8003538 <HAL_GetTick>
 8008886:	0003      	movs	r3, r0
 8008888:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800888a:	e008      	b.n	800889e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800888c:	f7fa fe54 	bl	8003538 <HAL_GetTick>
 8008890:	0002      	movs	r2, r0
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	2b02      	cmp	r3, #2
 8008898:	d901      	bls.n	800889e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800889a:	2303      	movs	r3, #3
 800889c:	e250      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800889e:	4b36      	ldr	r3, [pc, #216]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a2:	2202      	movs	r2, #2
 80088a4:	4013      	ands	r3, r2
 80088a6:	d0f1      	beq.n	800888c <HAL_RCC_OscConfig+0x24c>
 80088a8:	e018      	b.n	80088dc <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088aa:	4b33      	ldr	r3, [pc, #204]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088ae:	4b32      	ldr	r3, [pc, #200]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088b0:	2101      	movs	r1, #1
 80088b2:	438a      	bics	r2, r1
 80088b4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088b6:	f7fa fe3f 	bl	8003538 <HAL_GetTick>
 80088ba:	0003      	movs	r3, r0
 80088bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088be:	e008      	b.n	80088d2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088c0:	f7fa fe3a 	bl	8003538 <HAL_GetTick>
 80088c4:	0002      	movs	r2, r0
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d901      	bls.n	80088d2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e236      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088d2:	4b29      	ldr	r3, [pc, #164]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d6:	2202      	movs	r2, #2
 80088d8:	4013      	ands	r3, r2
 80088da:	d1f1      	bne.n	80088c0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2204      	movs	r2, #4
 80088e2:	4013      	ands	r3, r2
 80088e4:	d100      	bne.n	80088e8 <HAL_RCC_OscConfig+0x2a8>
 80088e6:	e0b5      	b.n	8008a54 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80088e8:	231f      	movs	r3, #31
 80088ea:	18fb      	adds	r3, r7, r3
 80088ec:	2200      	movs	r2, #0
 80088ee:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088f0:	4b21      	ldr	r3, [pc, #132]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088f2:	69da      	ldr	r2, [r3, #28]
 80088f4:	2380      	movs	r3, #128	; 0x80
 80088f6:	055b      	lsls	r3, r3, #21
 80088f8:	4013      	ands	r3, r2
 80088fa:	d111      	bne.n	8008920 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088fc:	4b1e      	ldr	r3, [pc, #120]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 80088fe:	69da      	ldr	r2, [r3, #28]
 8008900:	4b1d      	ldr	r3, [pc, #116]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008902:	2180      	movs	r1, #128	; 0x80
 8008904:	0549      	lsls	r1, r1, #21
 8008906:	430a      	orrs	r2, r1
 8008908:	61da      	str	r2, [r3, #28]
 800890a:	4b1b      	ldr	r3, [pc, #108]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800890c:	69da      	ldr	r2, [r3, #28]
 800890e:	2380      	movs	r3, #128	; 0x80
 8008910:	055b      	lsls	r3, r3, #21
 8008912:	4013      	ands	r3, r2
 8008914:	60fb      	str	r3, [r7, #12]
 8008916:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008918:	231f      	movs	r3, #31
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	2201      	movs	r2, #1
 800891e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008920:	4b18      	ldr	r3, [pc, #96]	; (8008984 <HAL_RCC_OscConfig+0x344>)
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	2380      	movs	r3, #128	; 0x80
 8008926:	005b      	lsls	r3, r3, #1
 8008928:	4013      	ands	r3, r2
 800892a:	d11a      	bne.n	8008962 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800892c:	4b15      	ldr	r3, [pc, #84]	; (8008984 <HAL_RCC_OscConfig+0x344>)
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	4b14      	ldr	r3, [pc, #80]	; (8008984 <HAL_RCC_OscConfig+0x344>)
 8008932:	2180      	movs	r1, #128	; 0x80
 8008934:	0049      	lsls	r1, r1, #1
 8008936:	430a      	orrs	r2, r1
 8008938:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800893a:	f7fa fdfd 	bl	8003538 <HAL_GetTick>
 800893e:	0003      	movs	r3, r0
 8008940:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008942:	e008      	b.n	8008956 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008944:	f7fa fdf8 	bl	8003538 <HAL_GetTick>
 8008948:	0002      	movs	r2, r0
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	2b64      	cmp	r3, #100	; 0x64
 8008950:	d901      	bls.n	8008956 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e1f4      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008956:	4b0b      	ldr	r3, [pc, #44]	; (8008984 <HAL_RCC_OscConfig+0x344>)
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	2380      	movs	r3, #128	; 0x80
 800895c:	005b      	lsls	r3, r3, #1
 800895e:	4013      	ands	r3, r2
 8008960:	d0f0      	beq.n	8008944 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d10e      	bne.n	8008988 <HAL_RCC_OscConfig+0x348>
 800896a:	4b03      	ldr	r3, [pc, #12]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 800896c:	6a1a      	ldr	r2, [r3, #32]
 800896e:	4b02      	ldr	r3, [pc, #8]	; (8008978 <HAL_RCC_OscConfig+0x338>)
 8008970:	2101      	movs	r1, #1
 8008972:	430a      	orrs	r2, r1
 8008974:	621a      	str	r2, [r3, #32]
 8008976:	e035      	b.n	80089e4 <HAL_RCC_OscConfig+0x3a4>
 8008978:	40021000 	.word	0x40021000
 800897c:	fffeffff 	.word	0xfffeffff
 8008980:	fffbffff 	.word	0xfffbffff
 8008984:	40007000 	.word	0x40007000
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10c      	bne.n	80089aa <HAL_RCC_OscConfig+0x36a>
 8008990:	4bca      	ldr	r3, [pc, #808]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008992:	6a1a      	ldr	r2, [r3, #32]
 8008994:	4bc9      	ldr	r3, [pc, #804]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008996:	2101      	movs	r1, #1
 8008998:	438a      	bics	r2, r1
 800899a:	621a      	str	r2, [r3, #32]
 800899c:	4bc7      	ldr	r3, [pc, #796]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 800899e:	6a1a      	ldr	r2, [r3, #32]
 80089a0:	4bc6      	ldr	r3, [pc, #792]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089a2:	2104      	movs	r1, #4
 80089a4:	438a      	bics	r2, r1
 80089a6:	621a      	str	r2, [r3, #32]
 80089a8:	e01c      	b.n	80089e4 <HAL_RCC_OscConfig+0x3a4>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	2b05      	cmp	r3, #5
 80089b0:	d10c      	bne.n	80089cc <HAL_RCC_OscConfig+0x38c>
 80089b2:	4bc2      	ldr	r3, [pc, #776]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089b4:	6a1a      	ldr	r2, [r3, #32]
 80089b6:	4bc1      	ldr	r3, [pc, #772]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089b8:	2104      	movs	r1, #4
 80089ba:	430a      	orrs	r2, r1
 80089bc:	621a      	str	r2, [r3, #32]
 80089be:	4bbf      	ldr	r3, [pc, #764]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089c0:	6a1a      	ldr	r2, [r3, #32]
 80089c2:	4bbe      	ldr	r3, [pc, #760]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089c4:	2101      	movs	r1, #1
 80089c6:	430a      	orrs	r2, r1
 80089c8:	621a      	str	r2, [r3, #32]
 80089ca:	e00b      	b.n	80089e4 <HAL_RCC_OscConfig+0x3a4>
 80089cc:	4bbb      	ldr	r3, [pc, #748]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089ce:	6a1a      	ldr	r2, [r3, #32]
 80089d0:	4bba      	ldr	r3, [pc, #744]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089d2:	2101      	movs	r1, #1
 80089d4:	438a      	bics	r2, r1
 80089d6:	621a      	str	r2, [r3, #32]
 80089d8:	4bb8      	ldr	r3, [pc, #736]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089da:	6a1a      	ldr	r2, [r3, #32]
 80089dc:	4bb7      	ldr	r3, [pc, #732]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 80089de:	2104      	movs	r1, #4
 80089e0:	438a      	bics	r2, r1
 80089e2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d014      	beq.n	8008a16 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089ec:	f7fa fda4 	bl	8003538 <HAL_GetTick>
 80089f0:	0003      	movs	r3, r0
 80089f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089f4:	e009      	b.n	8008a0a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089f6:	f7fa fd9f 	bl	8003538 <HAL_GetTick>
 80089fa:	0002      	movs	r2, r0
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	4aaf      	ldr	r2, [pc, #700]	; (8008cc0 <HAL_RCC_OscConfig+0x680>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d901      	bls.n	8008a0a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8008a06:	2303      	movs	r3, #3
 8008a08:	e19a      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a0a:	4bac      	ldr	r3, [pc, #688]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a0c:	6a1b      	ldr	r3, [r3, #32]
 8008a0e:	2202      	movs	r2, #2
 8008a10:	4013      	ands	r3, r2
 8008a12:	d0f0      	beq.n	80089f6 <HAL_RCC_OscConfig+0x3b6>
 8008a14:	e013      	b.n	8008a3e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a16:	f7fa fd8f 	bl	8003538 <HAL_GetTick>
 8008a1a:	0003      	movs	r3, r0
 8008a1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a1e:	e009      	b.n	8008a34 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a20:	f7fa fd8a 	bl	8003538 <HAL_GetTick>
 8008a24:	0002      	movs	r2, r0
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	4aa5      	ldr	r2, [pc, #660]	; (8008cc0 <HAL_RCC_OscConfig+0x680>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d901      	bls.n	8008a34 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e185      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a34:	4ba1      	ldr	r3, [pc, #644]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a36:	6a1b      	ldr	r3, [r3, #32]
 8008a38:	2202      	movs	r2, #2
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	d1f0      	bne.n	8008a20 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008a3e:	231f      	movs	r3, #31
 8008a40:	18fb      	adds	r3, r7, r3
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d105      	bne.n	8008a54 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a48:	4b9c      	ldr	r3, [pc, #624]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a4a:	69da      	ldr	r2, [r3, #28]
 8008a4c:	4b9b      	ldr	r3, [pc, #620]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a4e:	499d      	ldr	r1, [pc, #628]	; (8008cc4 <HAL_RCC_OscConfig+0x684>)
 8008a50:	400a      	ands	r2, r1
 8008a52:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2210      	movs	r2, #16
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	d063      	beq.n	8008b26 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d12a      	bne.n	8008abc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8008a66:	4b95      	ldr	r3, [pc, #596]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a6a:	4b94      	ldr	r3, [pc, #592]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a6c:	2104      	movs	r1, #4
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8008a72:	4b92      	ldr	r3, [pc, #584]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a76:	4b91      	ldr	r3, [pc, #580]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a78:	2101      	movs	r1, #1
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a7e:	f7fa fd5b 	bl	8003538 <HAL_GetTick>
 8008a82:	0003      	movs	r3, r0
 8008a84:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8008a86:	e008      	b.n	8008a9a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8008a88:	f7fa fd56 	bl	8003538 <HAL_GetTick>
 8008a8c:	0002      	movs	r2, r0
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d901      	bls.n	8008a9a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e152      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8008a9a:	4b88      	ldr	r3, [pc, #544]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	d0f1      	beq.n	8008a88 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8008aa4:	4b85      	ldr	r3, [pc, #532]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aa8:	22f8      	movs	r2, #248	; 0xf8
 8008aaa:	4393      	bics	r3, r2
 8008aac:	0019      	movs	r1, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	00da      	lsls	r2, r3, #3
 8008ab4:	4b81      	ldr	r3, [pc, #516]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	635a      	str	r2, [r3, #52]	; 0x34
 8008aba:	e034      	b.n	8008b26 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	695b      	ldr	r3, [r3, #20]
 8008ac0:	3305      	adds	r3, #5
 8008ac2:	d111      	bne.n	8008ae8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8008ac4:	4b7d      	ldr	r3, [pc, #500]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ac8:	4b7c      	ldr	r3, [pc, #496]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008aca:	2104      	movs	r1, #4
 8008acc:	438a      	bics	r2, r1
 8008ace:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8008ad0:	4b7a      	ldr	r3, [pc, #488]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad4:	22f8      	movs	r2, #248	; 0xf8
 8008ad6:	4393      	bics	r3, r2
 8008ad8:	0019      	movs	r1, r3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	699b      	ldr	r3, [r3, #24]
 8008ade:	00da      	lsls	r2, r3, #3
 8008ae0:	4b76      	ldr	r3, [pc, #472]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ae2:	430a      	orrs	r2, r1
 8008ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8008ae6:	e01e      	b.n	8008b26 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8008ae8:	4b74      	ldr	r3, [pc, #464]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008aec:	4b73      	ldr	r3, [pc, #460]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008aee:	2104      	movs	r1, #4
 8008af0:	430a      	orrs	r2, r1
 8008af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8008af4:	4b71      	ldr	r3, [pc, #452]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008af8:	4b70      	ldr	r3, [pc, #448]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008afa:	2101      	movs	r1, #1
 8008afc:	438a      	bics	r2, r1
 8008afe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b00:	f7fa fd1a 	bl	8003538 <HAL_GetTick>
 8008b04:	0003      	movs	r3, r0
 8008b06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8008b08:	e008      	b.n	8008b1c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8008b0a:	f7fa fd15 	bl	8003538 <HAL_GetTick>
 8008b0e:	0002      	movs	r2, r0
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d901      	bls.n	8008b1c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e111      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8008b1c:	4b67      	ldr	r3, [pc, #412]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b20:	2202      	movs	r2, #2
 8008b22:	4013      	ands	r3, r2
 8008b24:	d1f1      	bne.n	8008b0a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2220      	movs	r2, #32
 8008b2c:	4013      	ands	r3, r2
 8008b2e:	d05c      	beq.n	8008bea <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8008b30:	4b62      	ldr	r3, [pc, #392]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	220c      	movs	r2, #12
 8008b36:	4013      	ands	r3, r2
 8008b38:	2b0c      	cmp	r3, #12
 8008b3a:	d00e      	beq.n	8008b5a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8008b3c:	4b5f      	ldr	r3, [pc, #380]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	220c      	movs	r2, #12
 8008b42:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8008b44:	2b08      	cmp	r3, #8
 8008b46:	d114      	bne.n	8008b72 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8008b48:	4b5c      	ldr	r3, [pc, #368]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	23c0      	movs	r3, #192	; 0xc0
 8008b4e:	025b      	lsls	r3, r3, #9
 8008b50:	401a      	ands	r2, r3
 8008b52:	23c0      	movs	r3, #192	; 0xc0
 8008b54:	025b      	lsls	r3, r3, #9
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d10b      	bne.n	8008b72 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8008b5a:	4b58      	ldr	r3, [pc, #352]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5e:	2380      	movs	r3, #128	; 0x80
 8008b60:	025b      	lsls	r3, r3, #9
 8008b62:	4013      	ands	r3, r2
 8008b64:	d040      	beq.n	8008be8 <HAL_RCC_OscConfig+0x5a8>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d03c      	beq.n	8008be8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e0e6      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d01b      	beq.n	8008bb2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8008b7a:	4b50      	ldr	r3, [pc, #320]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b7e:	4b4f      	ldr	r3, [pc, #316]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008b80:	2180      	movs	r1, #128	; 0x80
 8008b82:	0249      	lsls	r1, r1, #9
 8008b84:	430a      	orrs	r2, r1
 8008b86:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b88:	f7fa fcd6 	bl	8003538 <HAL_GetTick>
 8008b8c:	0003      	movs	r3, r0
 8008b8e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8008b90:	e008      	b.n	8008ba4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b92:	f7fa fcd1 	bl	8003538 <HAL_GetTick>
 8008b96:	0002      	movs	r2, r0
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	1ad3      	subs	r3, r2, r3
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	d901      	bls.n	8008ba4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e0cd      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8008ba4:	4b45      	ldr	r3, [pc, #276]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ba6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ba8:	2380      	movs	r3, #128	; 0x80
 8008baa:	025b      	lsls	r3, r3, #9
 8008bac:	4013      	ands	r3, r2
 8008bae:	d0f0      	beq.n	8008b92 <HAL_RCC_OscConfig+0x552>
 8008bb0:	e01b      	b.n	8008bea <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8008bb2:	4b42      	ldr	r3, [pc, #264]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bb6:	4b41      	ldr	r3, [pc, #260]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008bb8:	4943      	ldr	r1, [pc, #268]	; (8008cc8 <HAL_RCC_OscConfig+0x688>)
 8008bba:	400a      	ands	r2, r1
 8008bbc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bbe:	f7fa fcbb 	bl	8003538 <HAL_GetTick>
 8008bc2:	0003      	movs	r3, r0
 8008bc4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8008bc6:	e008      	b.n	8008bda <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bc8:	f7fa fcb6 	bl	8003538 <HAL_GetTick>
 8008bcc:	0002      	movs	r2, r0
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	2b02      	cmp	r3, #2
 8008bd4:	d901      	bls.n	8008bda <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e0b2      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8008bda:	4b38      	ldr	r3, [pc, #224]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bde:	2380      	movs	r3, #128	; 0x80
 8008be0:	025b      	lsls	r3, r3, #9
 8008be2:	4013      	ands	r3, r2
 8008be4:	d1f0      	bne.n	8008bc8 <HAL_RCC_OscConfig+0x588>
 8008be6:	e000      	b.n	8008bea <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8008be8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d100      	bne.n	8008bf4 <HAL_RCC_OscConfig+0x5b4>
 8008bf2:	e0a4      	b.n	8008d3e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008bf4:	4b31      	ldr	r3, [pc, #196]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	220c      	movs	r2, #12
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d100      	bne.n	8008c02 <HAL_RCC_OscConfig+0x5c2>
 8008c00:	e078      	b.n	8008cf4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d14c      	bne.n	8008ca4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c0a:	4b2c      	ldr	r3, [pc, #176]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	4b2b      	ldr	r3, [pc, #172]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c10:	492e      	ldr	r1, [pc, #184]	; (8008ccc <HAL_RCC_OscConfig+0x68c>)
 8008c12:	400a      	ands	r2, r1
 8008c14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c16:	f7fa fc8f 	bl	8003538 <HAL_GetTick>
 8008c1a:	0003      	movs	r3, r0
 8008c1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c1e:	e008      	b.n	8008c32 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c20:	f7fa fc8a 	bl	8003538 <HAL_GetTick>
 8008c24:	0002      	movs	r2, r0
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	1ad3      	subs	r3, r2, r3
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	d901      	bls.n	8008c32 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8008c2e:	2303      	movs	r3, #3
 8008c30:	e086      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c32:	4b22      	ldr	r3, [pc, #136]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	2380      	movs	r3, #128	; 0x80
 8008c38:	049b      	lsls	r3, r3, #18
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	d1f0      	bne.n	8008c20 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c3e:	4b1f      	ldr	r3, [pc, #124]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c42:	220f      	movs	r2, #15
 8008c44:	4393      	bics	r3, r2
 8008c46:	0019      	movs	r1, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c4c:	4b1b      	ldr	r3, [pc, #108]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c4e:	430a      	orrs	r2, r1
 8008c50:	62da      	str	r2, [r3, #44]	; 0x2c
 8008c52:	4b1a      	ldr	r3, [pc, #104]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	4a1e      	ldr	r2, [pc, #120]	; (8008cd0 <HAL_RCC_OscConfig+0x690>)
 8008c58:	4013      	ands	r3, r2
 8008c5a:	0019      	movs	r1, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c64:	431a      	orrs	r2, r3
 8008c66:	4b15      	ldr	r3, [pc, #84]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c6c:	4b13      	ldr	r3, [pc, #76]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	4b12      	ldr	r3, [pc, #72]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c72:	2180      	movs	r1, #128	; 0x80
 8008c74:	0449      	lsls	r1, r1, #17
 8008c76:	430a      	orrs	r2, r1
 8008c78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c7a:	f7fa fc5d 	bl	8003538 <HAL_GetTick>
 8008c7e:	0003      	movs	r3, r0
 8008c80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c82:	e008      	b.n	8008c96 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c84:	f7fa fc58 	bl	8003538 <HAL_GetTick>
 8008c88:	0002      	movs	r2, r0
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d901      	bls.n	8008c96 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8008c92:	2303      	movs	r3, #3
 8008c94:	e054      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c96:	4b09      	ldr	r3, [pc, #36]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	2380      	movs	r3, #128	; 0x80
 8008c9c:	049b      	lsls	r3, r3, #18
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	d0f0      	beq.n	8008c84 <HAL_RCC_OscConfig+0x644>
 8008ca2:	e04c      	b.n	8008d3e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ca4:	4b05      	ldr	r3, [pc, #20]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	4b04      	ldr	r3, [pc, #16]	; (8008cbc <HAL_RCC_OscConfig+0x67c>)
 8008caa:	4908      	ldr	r1, [pc, #32]	; (8008ccc <HAL_RCC_OscConfig+0x68c>)
 8008cac:	400a      	ands	r2, r1
 8008cae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cb0:	f7fa fc42 	bl	8003538 <HAL_GetTick>
 8008cb4:	0003      	movs	r3, r0
 8008cb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008cb8:	e015      	b.n	8008ce6 <HAL_RCC_OscConfig+0x6a6>
 8008cba:	46c0      	nop			; (mov r8, r8)
 8008cbc:	40021000 	.word	0x40021000
 8008cc0:	00001388 	.word	0x00001388
 8008cc4:	efffffff 	.word	0xefffffff
 8008cc8:	fffeffff 	.word	0xfffeffff
 8008ccc:	feffffff 	.word	0xfeffffff
 8008cd0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008cd4:	f7fa fc30 	bl	8003538 <HAL_GetTick>
 8008cd8:	0002      	movs	r2, r0
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d901      	bls.n	8008ce6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8008ce2:	2303      	movs	r3, #3
 8008ce4:	e02c      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008ce6:	4b18      	ldr	r3, [pc, #96]	; (8008d48 <HAL_RCC_OscConfig+0x708>)
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	2380      	movs	r3, #128	; 0x80
 8008cec:	049b      	lsls	r3, r3, #18
 8008cee:	4013      	ands	r3, r2
 8008cf0:	d1f0      	bne.n	8008cd4 <HAL_RCC_OscConfig+0x694>
 8008cf2:	e024      	b.n	8008d3e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d101      	bne.n	8008d00 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e01f      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8008d00:	4b11      	ldr	r3, [pc, #68]	; (8008d48 <HAL_RCC_OscConfig+0x708>)
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8008d06:	4b10      	ldr	r3, [pc, #64]	; (8008d48 <HAL_RCC_OscConfig+0x708>)
 8008d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d0a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d0c:	697a      	ldr	r2, [r7, #20]
 8008d0e:	23c0      	movs	r3, #192	; 0xc0
 8008d10:	025b      	lsls	r3, r3, #9
 8008d12:	401a      	ands	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d10e      	bne.n	8008d3a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	220f      	movs	r2, #15
 8008d20:	401a      	ands	r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d107      	bne.n	8008d3a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	23f0      	movs	r3, #240	; 0xf0
 8008d2e:	039b      	lsls	r3, r3, #14
 8008d30:	401a      	ands	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d001      	beq.n	8008d3e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e000      	b.n	8008d40 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	0018      	movs	r0, r3
 8008d42:	46bd      	mov	sp, r7
 8008d44:	b008      	add	sp, #32
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	40021000 	.word	0x40021000

08008d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d101      	bne.n	8008d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e0bf      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d60:	4b61      	ldr	r3, [pc, #388]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2201      	movs	r2, #1
 8008d66:	4013      	ands	r3, r2
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d911      	bls.n	8008d92 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d6e:	4b5e      	ldr	r3, [pc, #376]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2201      	movs	r2, #1
 8008d74:	4393      	bics	r3, r2
 8008d76:	0019      	movs	r1, r3
 8008d78:	4b5b      	ldr	r3, [pc, #364]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	430a      	orrs	r2, r1
 8008d7e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d80:	4b59      	ldr	r3, [pc, #356]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2201      	movs	r2, #1
 8008d86:	4013      	ands	r3, r2
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d001      	beq.n	8008d92 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e0a6      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2202      	movs	r2, #2
 8008d98:	4013      	ands	r3, r2
 8008d9a:	d015      	beq.n	8008dc8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	2204      	movs	r2, #4
 8008da2:	4013      	ands	r3, r2
 8008da4:	d006      	beq.n	8008db4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008da6:	4b51      	ldr	r3, [pc, #324]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008da8:	685a      	ldr	r2, [r3, #4]
 8008daa:	4b50      	ldr	r3, [pc, #320]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008dac:	21e0      	movs	r1, #224	; 0xe0
 8008dae:	00c9      	lsls	r1, r1, #3
 8008db0:	430a      	orrs	r2, r1
 8008db2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008db4:	4b4d      	ldr	r3, [pc, #308]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	22f0      	movs	r2, #240	; 0xf0
 8008dba:	4393      	bics	r3, r2
 8008dbc:	0019      	movs	r1, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	689a      	ldr	r2, [r3, #8]
 8008dc2:	4b4a      	ldr	r3, [pc, #296]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008dc4:	430a      	orrs	r2, r1
 8008dc6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	4013      	ands	r3, r2
 8008dd0:	d04c      	beq.n	8008e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d107      	bne.n	8008dea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dda:	4b44      	ldr	r3, [pc, #272]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	2380      	movs	r3, #128	; 0x80
 8008de0:	029b      	lsls	r3, r3, #10
 8008de2:	4013      	ands	r3, r2
 8008de4:	d120      	bne.n	8008e28 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e07a      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d107      	bne.n	8008e02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008df2:	4b3e      	ldr	r3, [pc, #248]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	2380      	movs	r3, #128	; 0x80
 8008df8:	049b      	lsls	r3, r3, #18
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	d114      	bne.n	8008e28 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e06e      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	2b03      	cmp	r3, #3
 8008e08:	d107      	bne.n	8008e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8008e0a:	4b38      	ldr	r3, [pc, #224]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e0e:	2380      	movs	r3, #128	; 0x80
 8008e10:	025b      	lsls	r3, r3, #9
 8008e12:	4013      	ands	r3, r2
 8008e14:	d108      	bne.n	8008e28 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e062      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e1a:	4b34      	ldr	r3, [pc, #208]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2202      	movs	r2, #2
 8008e20:	4013      	ands	r3, r2
 8008e22:	d101      	bne.n	8008e28 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e05b      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008e28:	4b30      	ldr	r3, [pc, #192]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	2203      	movs	r2, #3
 8008e2e:	4393      	bics	r3, r2
 8008e30:	0019      	movs	r1, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	685a      	ldr	r2, [r3, #4]
 8008e36:	4b2d      	ldr	r3, [pc, #180]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008e38:	430a      	orrs	r2, r1
 8008e3a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008e3c:	f7fa fb7c 	bl	8003538 <HAL_GetTick>
 8008e40:	0003      	movs	r3, r0
 8008e42:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e44:	e009      	b.n	8008e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e46:	f7fa fb77 	bl	8003538 <HAL_GetTick>
 8008e4a:	0002      	movs	r2, r0
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	1ad3      	subs	r3, r2, r3
 8008e50:	4a27      	ldr	r2, [pc, #156]	; (8008ef0 <HAL_RCC_ClockConfig+0x1a4>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d901      	bls.n	8008e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008e56:	2303      	movs	r3, #3
 8008e58:	e042      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e5a:	4b24      	ldr	r3, [pc, #144]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	220c      	movs	r2, #12
 8008e60:	401a      	ands	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d1ec      	bne.n	8008e46 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e6c:	4b1e      	ldr	r3, [pc, #120]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2201      	movs	r2, #1
 8008e72:	4013      	ands	r3, r2
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d211      	bcs.n	8008e9e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e7a:	4b1b      	ldr	r3, [pc, #108]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	4393      	bics	r3, r2
 8008e82:	0019      	movs	r1, r3
 8008e84:	4b18      	ldr	r3, [pc, #96]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e8c:	4b16      	ldr	r3, [pc, #88]	; (8008ee8 <HAL_RCC_ClockConfig+0x19c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2201      	movs	r2, #1
 8008e92:	4013      	ands	r3, r2
 8008e94:	683a      	ldr	r2, [r7, #0]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d001      	beq.n	8008e9e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e020      	b.n	8008ee0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2204      	movs	r2, #4
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	d009      	beq.n	8008ebc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008ea8:	4b10      	ldr	r3, [pc, #64]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	4a11      	ldr	r2, [pc, #68]	; (8008ef4 <HAL_RCC_ClockConfig+0x1a8>)
 8008eae:	4013      	ands	r3, r2
 8008eb0:	0019      	movs	r1, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	68da      	ldr	r2, [r3, #12]
 8008eb6:	4b0d      	ldr	r3, [pc, #52]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008eb8:	430a      	orrs	r2, r1
 8008eba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008ebc:	f000 f820 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 8008ec0:	0001      	movs	r1, r0
 8008ec2:	4b0a      	ldr	r3, [pc, #40]	; (8008eec <HAL_RCC_ClockConfig+0x1a0>)
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	091b      	lsrs	r3, r3, #4
 8008ec8:	220f      	movs	r2, #15
 8008eca:	4013      	ands	r3, r2
 8008ecc:	4a0a      	ldr	r2, [pc, #40]	; (8008ef8 <HAL_RCC_ClockConfig+0x1ac>)
 8008ece:	5cd3      	ldrb	r3, [r2, r3]
 8008ed0:	000a      	movs	r2, r1
 8008ed2:	40da      	lsrs	r2, r3
 8008ed4:	4b09      	ldr	r3, [pc, #36]	; (8008efc <HAL_RCC_ClockConfig+0x1b0>)
 8008ed6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008ed8:	2000      	movs	r0, #0
 8008eda:	f7fa fae7 	bl	80034ac <HAL_InitTick>
  
  return HAL_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	0018      	movs	r0, r3
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	b004      	add	sp, #16
 8008ee6:	bd80      	pop	{r7, pc}
 8008ee8:	40022000 	.word	0x40022000
 8008eec:	40021000 	.word	0x40021000
 8008ef0:	00001388 	.word	0x00001388
 8008ef4:	fffff8ff 	.word	0xfffff8ff
 8008ef8:	0800f4a0 	.word	0x0800f4a0
 8008efc:	2000010c 	.word	0x2000010c

08008f00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f00:	b590      	push	{r4, r7, lr}
 8008f02:	b08f      	sub	sp, #60	; 0x3c
 8008f04:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8008f06:	2314      	movs	r3, #20
 8008f08:	18fb      	adds	r3, r7, r3
 8008f0a:	4a37      	ldr	r2, [pc, #220]	; (8008fe8 <HAL_RCC_GetSysClockFreq+0xe8>)
 8008f0c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008f0e:	c313      	stmia	r3!, {r0, r1, r4}
 8008f10:	6812      	ldr	r2, [r2, #0]
 8008f12:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8008f14:	1d3b      	adds	r3, r7, #4
 8008f16:	4a35      	ldr	r2, [pc, #212]	; (8008fec <HAL_RCC_GetSysClockFreq+0xec>)
 8008f18:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008f1a:	c313      	stmia	r3!, {r0, r1, r4}
 8008f1c:	6812      	ldr	r2, [r2, #0]
 8008f1e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008f20:	2300      	movs	r3, #0
 8008f22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f24:	2300      	movs	r3, #0
 8008f26:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f28:	2300      	movs	r3, #0
 8008f2a:	637b      	str	r3, [r7, #52]	; 0x34
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8008f34:	4b2e      	ldr	r3, [pc, #184]	; (8008ff0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	220c      	movs	r2, #12
 8008f3e:	4013      	ands	r3, r2
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d006      	beq.n	8008f52 <HAL_RCC_GetSysClockFreq+0x52>
 8008f44:	2b0c      	cmp	r3, #12
 8008f46:	d043      	beq.n	8008fd0 <HAL_RCC_GetSysClockFreq+0xd0>
 8008f48:	2b04      	cmp	r3, #4
 8008f4a:	d144      	bne.n	8008fd6 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008f4c:	4b29      	ldr	r3, [pc, #164]	; (8008ff4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008f4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008f50:	e044      	b.n	8008fdc <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8008f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f54:	0c9b      	lsrs	r3, r3, #18
 8008f56:	220f      	movs	r2, #15
 8008f58:	4013      	ands	r3, r2
 8008f5a:	2214      	movs	r2, #20
 8008f5c:	18ba      	adds	r2, r7, r2
 8008f5e:	5cd3      	ldrb	r3, [r2, r3]
 8008f60:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8008f62:	4b23      	ldr	r3, [pc, #140]	; (8008ff0 <HAL_RCC_GetSysClockFreq+0xf0>)
 8008f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f66:	220f      	movs	r2, #15
 8008f68:	4013      	ands	r3, r2
 8008f6a:	1d3a      	adds	r2, r7, #4
 8008f6c:	5cd3      	ldrb	r3, [r2, r3]
 8008f6e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f72:	23c0      	movs	r3, #192	; 0xc0
 8008f74:	025b      	lsls	r3, r3, #9
 8008f76:	401a      	ands	r2, r3
 8008f78:	2380      	movs	r3, #128	; 0x80
 8008f7a:	025b      	lsls	r3, r3, #9
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d109      	bne.n	8008f94 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008f80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f82:	481c      	ldr	r0, [pc, #112]	; (8008ff4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008f84:	f7f7 f8c0 	bl	8000108 <__udivsi3>
 8008f88:	0003      	movs	r3, r0
 8008f8a:	001a      	movs	r2, r3
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8e:	4353      	muls	r3, r2
 8008f90:	637b      	str	r3, [r7, #52]	; 0x34
 8008f92:	e01a      	b.n	8008fca <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8008f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f96:	23c0      	movs	r3, #192	; 0xc0
 8008f98:	025b      	lsls	r3, r3, #9
 8008f9a:	401a      	ands	r2, r3
 8008f9c:	23c0      	movs	r3, #192	; 0xc0
 8008f9e:	025b      	lsls	r3, r3, #9
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d109      	bne.n	8008fb8 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008fa4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fa6:	4814      	ldr	r0, [pc, #80]	; (8008ff8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fa8:	f7f7 f8ae 	bl	8000108 <__udivsi3>
 8008fac:	0003      	movs	r3, r0
 8008fae:	001a      	movs	r2, r3
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb2:	4353      	muls	r3, r2
 8008fb4:	637b      	str	r3, [r7, #52]	; 0x34
 8008fb6:	e008      	b.n	8008fca <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fba:	480e      	ldr	r0, [pc, #56]	; (8008ff4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008fbc:	f7f7 f8a4 	bl	8000108 <__udivsi3>
 8008fc0:	0003      	movs	r3, r0
 8008fc2:	001a      	movs	r2, r3
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc6:	4353      	muls	r3, r2
 8008fc8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8008fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fcc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008fce:	e005      	b.n	8008fdc <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8008fd0:	4b09      	ldr	r3, [pc, #36]	; (8008ff8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fd2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008fd4:	e002      	b.n	8008fdc <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008fd6:	4b07      	ldr	r3, [pc, #28]	; (8008ff4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008fd8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008fda:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8008fde:	0018      	movs	r0, r3
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	b00f      	add	sp, #60	; 0x3c
 8008fe4:	bd90      	pop	{r4, r7, pc}
 8008fe6:	46c0      	nop			; (mov r8, r8)
 8008fe8:	0800f320 	.word	0x0800f320
 8008fec:	0800f330 	.word	0x0800f330
 8008ff0:	40021000 	.word	0x40021000
 8008ff4:	007a1200 	.word	0x007a1200
 8008ff8:	02dc6c00 	.word	0x02dc6c00

08008ffc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009000:	4b02      	ldr	r3, [pc, #8]	; (800900c <HAL_RCC_GetHCLKFreq+0x10>)
 8009002:	681b      	ldr	r3, [r3, #0]
}
 8009004:	0018      	movs	r0, r3
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	46c0      	nop			; (mov r8, r8)
 800900c:	2000010c 	.word	0x2000010c

08009010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8009014:	f7ff fff2 	bl	8008ffc <HAL_RCC_GetHCLKFreq>
 8009018:	0001      	movs	r1, r0
 800901a:	4b06      	ldr	r3, [pc, #24]	; (8009034 <HAL_RCC_GetPCLK1Freq+0x24>)
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	0a1b      	lsrs	r3, r3, #8
 8009020:	2207      	movs	r2, #7
 8009022:	4013      	ands	r3, r2
 8009024:	4a04      	ldr	r2, [pc, #16]	; (8009038 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009026:	5cd3      	ldrb	r3, [r2, r3]
 8009028:	40d9      	lsrs	r1, r3
 800902a:	000b      	movs	r3, r1
}    
 800902c:	0018      	movs	r0, r3
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	46c0      	nop			; (mov r8, r8)
 8009034:	40021000 	.word	0x40021000
 8009038:	0800f4b0 	.word	0x0800f4b0

0800903c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009044:	2300      	movs	r3, #0
 8009046:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8009048:	2300      	movs	r3, #0
 800904a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	2380      	movs	r3, #128	; 0x80
 8009052:	025b      	lsls	r3, r3, #9
 8009054:	4013      	ands	r3, r2
 8009056:	d100      	bne.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8009058:	e08f      	b.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800905a:	2317      	movs	r3, #23
 800905c:	18fb      	adds	r3, r7, r3
 800905e:	2200      	movs	r2, #0
 8009060:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009062:	4b6f      	ldr	r3, [pc, #444]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009064:	69da      	ldr	r2, [r3, #28]
 8009066:	2380      	movs	r3, #128	; 0x80
 8009068:	055b      	lsls	r3, r3, #21
 800906a:	4013      	ands	r3, r2
 800906c:	d111      	bne.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800906e:	4b6c      	ldr	r3, [pc, #432]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009070:	69da      	ldr	r2, [r3, #28]
 8009072:	4b6b      	ldr	r3, [pc, #428]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009074:	2180      	movs	r1, #128	; 0x80
 8009076:	0549      	lsls	r1, r1, #21
 8009078:	430a      	orrs	r2, r1
 800907a:	61da      	str	r2, [r3, #28]
 800907c:	4b68      	ldr	r3, [pc, #416]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800907e:	69da      	ldr	r2, [r3, #28]
 8009080:	2380      	movs	r3, #128	; 0x80
 8009082:	055b      	lsls	r3, r3, #21
 8009084:	4013      	ands	r3, r2
 8009086:	60bb      	str	r3, [r7, #8]
 8009088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800908a:	2317      	movs	r3, #23
 800908c:	18fb      	adds	r3, r7, r3
 800908e:	2201      	movs	r2, #1
 8009090:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009092:	4b64      	ldr	r3, [pc, #400]	; (8009224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	2380      	movs	r3, #128	; 0x80
 8009098:	005b      	lsls	r3, r3, #1
 800909a:	4013      	ands	r3, r2
 800909c:	d11a      	bne.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800909e:	4b61      	ldr	r3, [pc, #388]	; (8009224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80090a0:	681a      	ldr	r2, [r3, #0]
 80090a2:	4b60      	ldr	r3, [pc, #384]	; (8009224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80090a4:	2180      	movs	r1, #128	; 0x80
 80090a6:	0049      	lsls	r1, r1, #1
 80090a8:	430a      	orrs	r2, r1
 80090aa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090ac:	f7fa fa44 	bl	8003538 <HAL_GetTick>
 80090b0:	0003      	movs	r3, r0
 80090b2:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090b4:	e008      	b.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090b6:	f7fa fa3f 	bl	8003538 <HAL_GetTick>
 80090ba:	0002      	movs	r2, r0
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	2b64      	cmp	r3, #100	; 0x64
 80090c2:	d901      	bls.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80090c4:	2303      	movs	r3, #3
 80090c6:	e0a6      	b.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090c8:	4b56      	ldr	r3, [pc, #344]	; (8009224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	2380      	movs	r3, #128	; 0x80
 80090ce:	005b      	lsls	r3, r3, #1
 80090d0:	4013      	ands	r3, r2
 80090d2:	d0f0      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80090d4:	4b52      	ldr	r3, [pc, #328]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80090d6:	6a1a      	ldr	r2, [r3, #32]
 80090d8:	23c0      	movs	r3, #192	; 0xc0
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	4013      	ands	r3, r2
 80090de:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d034      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	685a      	ldr	r2, [r3, #4]
 80090ea:	23c0      	movs	r3, #192	; 0xc0
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	4013      	ands	r3, r2
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d02c      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80090f6:	4b4a      	ldr	r3, [pc, #296]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	4a4b      	ldr	r2, [pc, #300]	; (8009228 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80090fc:	4013      	ands	r3, r2
 80090fe:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009100:	4b47      	ldr	r3, [pc, #284]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009102:	6a1a      	ldr	r2, [r3, #32]
 8009104:	4b46      	ldr	r3, [pc, #280]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009106:	2180      	movs	r1, #128	; 0x80
 8009108:	0249      	lsls	r1, r1, #9
 800910a:	430a      	orrs	r2, r1
 800910c:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800910e:	4b44      	ldr	r3, [pc, #272]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009110:	6a1a      	ldr	r2, [r3, #32]
 8009112:	4b43      	ldr	r3, [pc, #268]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009114:	4945      	ldr	r1, [pc, #276]	; (800922c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8009116:	400a      	ands	r2, r1
 8009118:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800911a:	4b41      	ldr	r3, [pc, #260]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2201      	movs	r2, #1
 8009124:	4013      	ands	r3, r2
 8009126:	d013      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009128:	f7fa fa06 	bl	8003538 <HAL_GetTick>
 800912c:	0003      	movs	r3, r0
 800912e:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009130:	e009      	b.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009132:	f7fa fa01 	bl	8003538 <HAL_GetTick>
 8009136:	0002      	movs	r2, r0
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	1ad3      	subs	r3, r2, r3
 800913c:	4a3c      	ldr	r2, [pc, #240]	; (8009230 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d901      	bls.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8009142:	2303      	movs	r3, #3
 8009144:	e067      	b.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009146:	4b36      	ldr	r3, [pc, #216]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009148:	6a1b      	ldr	r3, [r3, #32]
 800914a:	2202      	movs	r2, #2
 800914c:	4013      	ands	r3, r2
 800914e:	d0f0      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009150:	4b33      	ldr	r3, [pc, #204]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	4a34      	ldr	r2, [pc, #208]	; (8009228 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8009156:	4013      	ands	r3, r2
 8009158:	0019      	movs	r1, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	685a      	ldr	r2, [r3, #4]
 800915e:	4b30      	ldr	r3, [pc, #192]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009160:	430a      	orrs	r2, r1
 8009162:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009164:	2317      	movs	r3, #23
 8009166:	18fb      	adds	r3, r7, r3
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d105      	bne.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800916e:	4b2c      	ldr	r3, [pc, #176]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009170:	69da      	ldr	r2, [r3, #28]
 8009172:	4b2b      	ldr	r3, [pc, #172]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009174:	492f      	ldr	r1, [pc, #188]	; (8009234 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009176:	400a      	ands	r2, r1
 8009178:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2201      	movs	r2, #1
 8009180:	4013      	ands	r3, r2
 8009182:	d009      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009184:	4b26      	ldr	r3, [pc, #152]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009188:	2203      	movs	r2, #3
 800918a:	4393      	bics	r3, r2
 800918c:	0019      	movs	r1, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689a      	ldr	r2, [r3, #8]
 8009192:	4b23      	ldr	r3, [pc, #140]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009194:	430a      	orrs	r2, r1
 8009196:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2202      	movs	r2, #2
 800919e:	4013      	ands	r3, r2
 80091a0:	d009      	beq.n	80091b6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80091a2:	4b1f      	ldr	r3, [pc, #124]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a6:	4a24      	ldr	r2, [pc, #144]	; (8009238 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80091a8:	4013      	ands	r3, r2
 80091aa:	0019      	movs	r1, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68da      	ldr	r2, [r3, #12]
 80091b0:	4b1b      	ldr	r3, [pc, #108]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091b2:	430a      	orrs	r2, r1
 80091b4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2220      	movs	r2, #32
 80091bc:	4013      	ands	r3, r2
 80091be:	d009      	beq.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80091c0:	4b17      	ldr	r3, [pc, #92]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091c4:	2210      	movs	r2, #16
 80091c6:	4393      	bics	r3, r2
 80091c8:	0019      	movs	r1, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	691a      	ldr	r2, [r3, #16]
 80091ce:	4b14      	ldr	r3, [pc, #80]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091d0:	430a      	orrs	r2, r1
 80091d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	2380      	movs	r3, #128	; 0x80
 80091da:	029b      	lsls	r3, r3, #10
 80091dc:	4013      	ands	r3, r2
 80091de:	d009      	beq.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80091e0:	4b0f      	ldr	r3, [pc, #60]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	2280      	movs	r2, #128	; 0x80
 80091e6:	4393      	bics	r3, r2
 80091e8:	0019      	movs	r1, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699a      	ldr	r2, [r3, #24]
 80091ee:	4b0c      	ldr	r3, [pc, #48]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80091f0:	430a      	orrs	r2, r1
 80091f2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	2380      	movs	r3, #128	; 0x80
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	4013      	ands	r3, r2
 80091fe:	d009      	beq.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009200:	4b07      	ldr	r3, [pc, #28]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009204:	2240      	movs	r2, #64	; 0x40
 8009206:	4393      	bics	r3, r2
 8009208:	0019      	movs	r1, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	695a      	ldr	r2, [r3, #20]
 800920e:	4b04      	ldr	r3, [pc, #16]	; (8009220 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8009210:	430a      	orrs	r2, r1
 8009212:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	0018      	movs	r0, r3
 8009218:	46bd      	mov	sp, r7
 800921a:	b006      	add	sp, #24
 800921c:	bd80      	pop	{r7, pc}
 800921e:	46c0      	nop			; (mov r8, r8)
 8009220:	40021000 	.word	0x40021000
 8009224:	40007000 	.word	0x40007000
 8009228:	fffffcff 	.word	0xfffffcff
 800922c:	fffeffff 	.word	0xfffeffff
 8009230:	00001388 	.word	0x00001388
 8009234:	efffffff 	.word	0xefffffff
 8009238:	fffcffff 	.word	0xfffcffff

0800923c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d101      	bne.n	800924e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e08a      	b.n	8009364 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	225d      	movs	r2, #93	; 0x5d
 8009258:	5c9b      	ldrb	r3, [r3, r2]
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b00      	cmp	r3, #0
 800925e:	d107      	bne.n	8009270 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	225c      	movs	r2, #92	; 0x5c
 8009264:	2100      	movs	r1, #0
 8009266:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	0018      	movs	r0, r3
 800926c:	f7f9 ff7c 	bl	8003168 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	225d      	movs	r2, #93	; 0x5d
 8009274:	2102      	movs	r1, #2
 8009276:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2140      	movs	r1, #64	; 0x40
 8009284:	438a      	bics	r2, r1
 8009286:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68da      	ldr	r2, [r3, #12]
 800928c:	23e0      	movs	r3, #224	; 0xe0
 800928e:	00db      	lsls	r3, r3, #3
 8009290:	429a      	cmp	r2, r3
 8009292:	d902      	bls.n	800929a <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009294:	2300      	movs	r3, #0
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	e002      	b.n	80092a0 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800929a:	2380      	movs	r3, #128	; 0x80
 800929c:	015b      	lsls	r3, r3, #5
 800929e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	68da      	ldr	r2, [r3, #12]
 80092a4:	23f0      	movs	r3, #240	; 0xf0
 80092a6:	011b      	lsls	r3, r3, #4
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d008      	beq.n	80092be <HAL_SPI_Init+0x82>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	68da      	ldr	r2, [r3, #12]
 80092b0:	23e0      	movs	r3, #224	; 0xe0
 80092b2:	00db      	lsls	r3, r3, #3
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d002      	beq.n	80092be <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d10c      	bne.n	80092e0 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	68da      	ldr	r2, [r3, #12]
 80092ca:	23e0      	movs	r3, #224	; 0xe0
 80092cc:	00db      	lsls	r3, r3, #3
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d903      	bls.n	80092da <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2202      	movs	r2, #2
 80092d6:	631a      	str	r2, [r3, #48]	; 0x30
 80092d8:	e002      	b.n	80092e0 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	431a      	orrs	r2, r3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	431a      	orrs	r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	695b      	ldr	r3, [r3, #20]
 80092f4:	431a      	orrs	r2, r3
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6999      	ldr	r1, [r3, #24]
 80092fa:	2380      	movs	r3, #128	; 0x80
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	400b      	ands	r3, r1
 8009300:	431a      	orrs	r2, r3
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	431a      	orrs	r2, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	431a      	orrs	r2, r3
 800930e:	0011      	movs	r1, r2
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	430a      	orrs	r2, r1
 800931a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	0c1b      	lsrs	r3, r3, #16
 8009322:	2204      	movs	r2, #4
 8009324:	401a      	ands	r2, r3
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932a:	431a      	orrs	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009330:	431a      	orrs	r2, r3
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	68db      	ldr	r3, [r3, #12]
 8009336:	431a      	orrs	r2, r3
 8009338:	0011      	movs	r1, r2
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	430a      	orrs	r2, r1
 8009342:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	69da      	ldr	r2, [r3, #28]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4907      	ldr	r1, [pc, #28]	; (800936c <HAL_SPI_Init+0x130>)
 8009350:	400a      	ands	r2, r1
 8009352:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	225d      	movs	r2, #93	; 0x5d
 800935e:	2101      	movs	r1, #1
 8009360:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009362:	2300      	movs	r3, #0
}
 8009364:	0018      	movs	r0, r3
 8009366:	46bd      	mov	sp, r7
 8009368:	b004      	add	sp, #16
 800936a:	bd80      	pop	{r7, pc}
 800936c:	fffff7ff 	.word	0xfffff7ff

08009370 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b088      	sub	sp, #32
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	603b      	str	r3, [r7, #0]
 800937c:	1dbb      	adds	r3, r7, #6
 800937e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009380:	231f      	movs	r3, #31
 8009382:	18fb      	adds	r3, r7, r3
 8009384:	2200      	movs	r2, #0
 8009386:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	225c      	movs	r2, #92	; 0x5c
 800938c:	5c9b      	ldrb	r3, [r3, r2]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d101      	bne.n	8009396 <HAL_SPI_Transmit+0x26>
 8009392:	2302      	movs	r3, #2
 8009394:	e169      	b.n	800966a <HAL_SPI_Transmit+0x2fa>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	225c      	movs	r2, #92	; 0x5c
 800939a:	2101      	movs	r1, #1
 800939c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800939e:	f7fa f8cb 	bl	8003538 <HAL_GetTick>
 80093a2:	0003      	movs	r3, r0
 80093a4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80093a6:	2316      	movs	r3, #22
 80093a8:	18fb      	adds	r3, r7, r3
 80093aa:	1dba      	adds	r2, r7, #6
 80093ac:	8812      	ldrh	r2, [r2, #0]
 80093ae:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	225d      	movs	r2, #93	; 0x5d
 80093b4:	5c9b      	ldrb	r3, [r3, r2]
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d004      	beq.n	80093c6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80093bc:	231f      	movs	r3, #31
 80093be:	18fb      	adds	r3, r7, r3
 80093c0:	2202      	movs	r2, #2
 80093c2:	701a      	strb	r2, [r3, #0]
    goto error;
 80093c4:	e146      	b.n	8009654 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d003      	beq.n	80093d4 <HAL_SPI_Transmit+0x64>
 80093cc:	1dbb      	adds	r3, r7, #6
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d104      	bne.n	80093de <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80093d4:	231f      	movs	r3, #31
 80093d6:	18fb      	adds	r3, r7, r3
 80093d8:	2201      	movs	r2, #1
 80093da:	701a      	strb	r2, [r3, #0]
    goto error;
 80093dc:	e13a      	b.n	8009654 <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	225d      	movs	r2, #93	; 0x5d
 80093e2:	2103      	movs	r1, #3
 80093e4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2200      	movs	r2, #0
 80093ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	68ba      	ldr	r2, [r7, #8]
 80093f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	1dba      	adds	r2, r7, #6
 80093f6:	8812      	ldrh	r2, [r2, #0]
 80093f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	1dba      	adds	r2, r7, #6
 80093fe:	8812      	ldrh	r2, [r2, #0]
 8009400:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2244      	movs	r2, #68	; 0x44
 800940c:	2100      	movs	r1, #0
 800940e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2246      	movs	r2, #70	; 0x46
 8009414:	2100      	movs	r1, #0
 8009416:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2200      	movs	r2, #0
 800941c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2200      	movs	r2, #0
 8009422:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689a      	ldr	r2, [r3, #8]
 8009428:	2380      	movs	r3, #128	; 0x80
 800942a:	021b      	lsls	r3, r3, #8
 800942c:	429a      	cmp	r2, r3
 800942e:	d108      	bne.n	8009442 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	2180      	movs	r1, #128	; 0x80
 800943c:	01c9      	lsls	r1, r1, #7
 800943e:	430a      	orrs	r2, r1
 8009440:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2240      	movs	r2, #64	; 0x40
 800944a:	4013      	ands	r3, r2
 800944c:	2b40      	cmp	r3, #64	; 0x40
 800944e:	d007      	beq.n	8009460 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2140      	movs	r1, #64	; 0x40
 800945c:	430a      	orrs	r2, r1
 800945e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	68da      	ldr	r2, [r3, #12]
 8009464:	23e0      	movs	r3, #224	; 0xe0
 8009466:	00db      	lsls	r3, r3, #3
 8009468:	429a      	cmp	r2, r3
 800946a:	d94e      	bls.n	800950a <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d004      	beq.n	800947e <HAL_SPI_Transmit+0x10e>
 8009474:	2316      	movs	r3, #22
 8009476:	18fb      	adds	r3, r7, r3
 8009478:	881b      	ldrh	r3, [r3, #0]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d13f      	bne.n	80094fe <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009482:	881a      	ldrh	r2, [r3, #0]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800948e:	1c9a      	adds	r2, r3, #2
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009498:	b29b      	uxth	r3, r3
 800949a:	3b01      	subs	r3, #1
 800949c:	b29a      	uxth	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80094a2:	e02c      	b.n	80094fe <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	2202      	movs	r2, #2
 80094ac:	4013      	ands	r3, r2
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d112      	bne.n	80094d8 <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b6:	881a      	ldrh	r2, [r3, #0]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c2:	1c9a      	adds	r2, r3, #2
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	3b01      	subs	r3, #1
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094d6:	e012      	b.n	80094fe <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094d8:	f7fa f82e 	bl	8003538 <HAL_GetTick>
 80094dc:	0002      	movs	r2, r0
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d802      	bhi.n	80094ee <HAL_SPI_Transmit+0x17e>
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	d102      	bne.n	80094f4 <HAL_SPI_Transmit+0x184>
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d104      	bne.n	80094fe <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 80094f4:	231f      	movs	r3, #31
 80094f6:	18fb      	adds	r3, r7, r3
 80094f8:	2203      	movs	r2, #3
 80094fa:	701a      	strb	r2, [r3, #0]
          goto error;
 80094fc:	e0aa      	b.n	8009654 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009502:	b29b      	uxth	r3, r3
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1cd      	bne.n	80094a4 <HAL_SPI_Transmit+0x134>
 8009508:	e080      	b.n	800960c <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d005      	beq.n	800951e <HAL_SPI_Transmit+0x1ae>
 8009512:	2316      	movs	r3, #22
 8009514:	18fb      	adds	r3, r7, r3
 8009516:	881b      	ldrh	r3, [r3, #0]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d000      	beq.n	800951e <HAL_SPI_Transmit+0x1ae>
 800951c:	e071      	b.n	8009602 <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009522:	b29b      	uxth	r3, r3
 8009524:	2b01      	cmp	r3, #1
 8009526:	d912      	bls.n	800954e <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952c:	881a      	ldrh	r2, [r3, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009538:	1c9a      	adds	r2, r3, #2
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009542:	b29b      	uxth	r3, r3
 8009544:	3b02      	subs	r3, #2
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800954c:	e059      	b.n	8009602 <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	330c      	adds	r3, #12
 8009558:	7812      	ldrb	r2, [r2, #0]
 800955a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800956a:	b29b      	uxth	r3, r3
 800956c:	3b01      	subs	r3, #1
 800956e:	b29a      	uxth	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009574:	e045      	b.n	8009602 <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	2202      	movs	r2, #2
 800957e:	4013      	ands	r3, r2
 8009580:	2b02      	cmp	r3, #2
 8009582:	d12b      	bne.n	80095dc <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009588:	b29b      	uxth	r3, r3
 800958a:	2b01      	cmp	r3, #1
 800958c:	d912      	bls.n	80095b4 <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009592:	881a      	ldrh	r2, [r3, #0]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959e:	1c9a      	adds	r2, r3, #2
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	3b02      	subs	r3, #2
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80095b2:	e026      	b.n	8009602 <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	330c      	adds	r3, #12
 80095be:	7812      	ldrb	r2, [r2, #0]
 80095c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c6:	1c5a      	adds	r2, r3, #1
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095d0:	b29b      	uxth	r3, r3
 80095d2:	3b01      	subs	r3, #1
 80095d4:	b29a      	uxth	r2, r3
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80095da:	e012      	b.n	8009602 <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095dc:	f7f9 ffac 	bl	8003538 <HAL_GetTick>
 80095e0:	0002      	movs	r2, r0
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	1ad3      	subs	r3, r2, r3
 80095e6:	683a      	ldr	r2, [r7, #0]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d802      	bhi.n	80095f2 <HAL_SPI_Transmit+0x282>
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	3301      	adds	r3, #1
 80095f0:	d102      	bne.n	80095f8 <HAL_SPI_Transmit+0x288>
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d104      	bne.n	8009602 <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 80095f8:	231f      	movs	r3, #31
 80095fa:	18fb      	adds	r3, r7, r3
 80095fc:	2203      	movs	r2, #3
 80095fe:	701a      	strb	r2, [r3, #0]
          goto error;
 8009600:	e028      	b.n	8009654 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009606:	b29b      	uxth	r3, r3
 8009608:	2b00      	cmp	r3, #0
 800960a:	d1b4      	bne.n	8009576 <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800960c:	69ba      	ldr	r2, [r7, #24]
 800960e:	6839      	ldr	r1, [r7, #0]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	0018      	movs	r0, r3
 8009614:	f000 f912 	bl	800983c <SPI_EndRxTxTransaction>
 8009618:	1e03      	subs	r3, r0, #0
 800961a:	d002      	beq.n	8009622 <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2220      	movs	r2, #32
 8009620:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d10a      	bne.n	8009640 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800962a:	2300      	movs	r3, #0
 800962c:	613b      	str	r3, [r7, #16]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	613b      	str	r3, [r7, #16]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	613b      	str	r3, [r7, #16]
 800963e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009644:	2b00      	cmp	r3, #0
 8009646:	d004      	beq.n	8009652 <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8009648:	231f      	movs	r3, #31
 800964a:	18fb      	adds	r3, r7, r3
 800964c:	2201      	movs	r2, #1
 800964e:	701a      	strb	r2, [r3, #0]
 8009650:	e000      	b.n	8009654 <HAL_SPI_Transmit+0x2e4>
  }

error:
 8009652:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	225d      	movs	r2, #93	; 0x5d
 8009658:	2101      	movs	r1, #1
 800965a:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	225c      	movs	r2, #92	; 0x5c
 8009660:	2100      	movs	r1, #0
 8009662:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009664:	231f      	movs	r3, #31
 8009666:	18fb      	adds	r3, r7, r3
 8009668:	781b      	ldrb	r3, [r3, #0]
}
 800966a:	0018      	movs	r0, r3
 800966c:	46bd      	mov	sp, r7
 800966e:	b008      	add	sp, #32
 8009670:	bd80      	pop	{r7, pc}
	...

08009674 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	603b      	str	r3, [r7, #0]
 8009680:	1dfb      	adds	r3, r7, #7
 8009682:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009684:	e050      	b.n	8009728 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	3301      	adds	r3, #1
 800968a:	d04d      	beq.n	8009728 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800968c:	f7f9 ff54 	bl	8003538 <HAL_GetTick>
 8009690:	0002      	movs	r2, r0
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	1ad3      	subs	r3, r2, r3
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	429a      	cmp	r2, r3
 800969a:	d902      	bls.n	80096a2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d142      	bne.n	8009728 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	685a      	ldr	r2, [r3, #4]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	21e0      	movs	r1, #224	; 0xe0
 80096ae:	438a      	bics	r2, r1
 80096b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	2382      	movs	r3, #130	; 0x82
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d113      	bne.n	80096e6 <SPI_WaitFlagStateUntilTimeout+0x72>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	689a      	ldr	r2, [r3, #8]
 80096c2:	2380      	movs	r3, #128	; 0x80
 80096c4:	021b      	lsls	r3, r3, #8
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d005      	beq.n	80096d6 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	689a      	ldr	r2, [r3, #8]
 80096ce:	2380      	movs	r3, #128	; 0x80
 80096d0:	00db      	lsls	r3, r3, #3
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d107      	bne.n	80096e6 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2140      	movs	r1, #64	; 0x40
 80096e2:	438a      	bics	r2, r1
 80096e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096ea:	2380      	movs	r3, #128	; 0x80
 80096ec:	019b      	lsls	r3, r3, #6
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d110      	bne.n	8009714 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4914      	ldr	r1, [pc, #80]	; (8009750 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 80096fe:	400a      	ands	r2, r1
 8009700:	601a      	str	r2, [r3, #0]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2180      	movs	r1, #128	; 0x80
 800970e:	0189      	lsls	r1, r1, #6
 8009710:	430a      	orrs	r2, r1
 8009712:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	225d      	movs	r2, #93	; 0x5d
 8009718:	2101      	movs	r1, #1
 800971a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	225c      	movs	r2, #92	; 0x5c
 8009720:	2100      	movs	r1, #0
 8009722:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	e00f      	b.n	8009748 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	689b      	ldr	r3, [r3, #8]
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	4013      	ands	r3, r2
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	1ad3      	subs	r3, r2, r3
 8009736:	425a      	negs	r2, r3
 8009738:	4153      	adcs	r3, r2
 800973a:	b2db      	uxtb	r3, r3
 800973c:	001a      	movs	r2, r3
 800973e:	1dfb      	adds	r3, r7, #7
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	429a      	cmp	r2, r3
 8009744:	d19f      	bne.n	8009686 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009746:	2300      	movs	r3, #0
}
 8009748:	0018      	movs	r0, r3
 800974a:	46bd      	mov	sp, r7
 800974c:	b004      	add	sp, #16
 800974e:	bd80      	pop	{r7, pc}
 8009750:	ffffdfff 	.word	0xffffdfff

08009754 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	60b9      	str	r1, [r7, #8]
 800975e:	607a      	str	r2, [r7, #4]
 8009760:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8009762:	e05c      	b.n	800981e <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	23c0      	movs	r3, #192	; 0xc0
 8009768:	00db      	lsls	r3, r3, #3
 800976a:	429a      	cmp	r2, r3
 800976c:	d106      	bne.n	800977c <SPI_WaitFifoStateUntilTimeout+0x28>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d103      	bne.n	800977c <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	330c      	adds	r3, #12
 800977a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	3301      	adds	r3, #1
 8009780:	d04d      	beq.n	800981e <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009782:	f7f9 fed9 	bl	8003538 <HAL_GetTick>
 8009786:	0002      	movs	r2, r0
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	1ad3      	subs	r3, r2, r3
 800978c:	683a      	ldr	r2, [r7, #0]
 800978e:	429a      	cmp	r2, r3
 8009790:	d902      	bls.n	8009798 <SPI_WaitFifoStateUntilTimeout+0x44>
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d142      	bne.n	800981e <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	685a      	ldr	r2, [r3, #4]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	21e0      	movs	r1, #224	; 0xe0
 80097a4:	438a      	bics	r2, r1
 80097a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	685a      	ldr	r2, [r3, #4]
 80097ac:	2382      	movs	r3, #130	; 0x82
 80097ae:	005b      	lsls	r3, r3, #1
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d113      	bne.n	80097dc <SPI_WaitFifoStateUntilTimeout+0x88>
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	689a      	ldr	r2, [r3, #8]
 80097b8:	2380      	movs	r3, #128	; 0x80
 80097ba:	021b      	lsls	r3, r3, #8
 80097bc:	429a      	cmp	r2, r3
 80097be:	d005      	beq.n	80097cc <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	689a      	ldr	r2, [r3, #8]
 80097c4:	2380      	movs	r3, #128	; 0x80
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d107      	bne.n	80097dc <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2140      	movs	r1, #64	; 0x40
 80097d8:	438a      	bics	r2, r1
 80097da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80097e0:	2380      	movs	r3, #128	; 0x80
 80097e2:	019b      	lsls	r3, r3, #6
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d110      	bne.n	800980a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4911      	ldr	r1, [pc, #68]	; (8009838 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 80097f4:	400a      	ands	r2, r1
 80097f6:	601a      	str	r2, [r3, #0]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2180      	movs	r1, #128	; 0x80
 8009804:	0189      	lsls	r1, r1, #6
 8009806:	430a      	orrs	r2, r1
 8009808:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	225d      	movs	r2, #93	; 0x5d
 800980e:	2101      	movs	r1, #1
 8009810:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	225c      	movs	r2, #92	; 0x5c
 8009816:	2100      	movs	r1, #0
 8009818:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800981a:	2303      	movs	r3, #3
 800981c:	e008      	b.n	8009830 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	4013      	ands	r3, r2
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	429a      	cmp	r2, r3
 800982c:	d19a      	bne.n	8009764 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	0018      	movs	r0, r3
 8009832:	46bd      	mov	sp, r7
 8009834:	b004      	add	sp, #16
 8009836:	bd80      	pop	{r7, pc}
 8009838:	ffffdfff 	.word	0xffffdfff

0800983c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b086      	sub	sp, #24
 8009840:	af02      	add	r7, sp, #8
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	23c0      	movs	r3, #192	; 0xc0
 800984c:	0159      	lsls	r1, r3, #5
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	9300      	str	r3, [sp, #0]
 8009854:	0013      	movs	r3, r2
 8009856:	2200      	movs	r2, #0
 8009858:	f7ff ff7c 	bl	8009754 <SPI_WaitFifoStateUntilTimeout>
 800985c:	1e03      	subs	r3, r0, #0
 800985e:	d007      	beq.n	8009870 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009864:	2220      	movs	r2, #32
 8009866:	431a      	orrs	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800986c:	2303      	movs	r3, #3
 800986e:	e027      	b.n	80098c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009870:	68ba      	ldr	r2, [r7, #8]
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	0013      	movs	r3, r2
 800987a:	2200      	movs	r2, #0
 800987c:	2180      	movs	r1, #128	; 0x80
 800987e:	f7ff fef9 	bl	8009674 <SPI_WaitFlagStateUntilTimeout>
 8009882:	1e03      	subs	r3, r0, #0
 8009884:	d007      	beq.n	8009896 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800988a:	2220      	movs	r2, #32
 800988c:	431a      	orrs	r2, r3
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009892:	2303      	movs	r3, #3
 8009894:	e014      	b.n	80098c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	23c0      	movs	r3, #192	; 0xc0
 800989a:	00d9      	lsls	r1, r3, #3
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	0013      	movs	r3, r2
 80098a4:	2200      	movs	r2, #0
 80098a6:	f7ff ff55 	bl	8009754 <SPI_WaitFifoStateUntilTimeout>
 80098aa:	1e03      	subs	r3, r0, #0
 80098ac:	d007      	beq.n	80098be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b2:	2220      	movs	r2, #32
 80098b4:	431a      	orrs	r2, r3
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80098ba:	2303      	movs	r3, #3
 80098bc:	e000      	b.n	80098c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80098be:	2300      	movs	r3, #0
}
 80098c0:	0018      	movs	r0, r3
 80098c2:	46bd      	mov	sp, r7
 80098c4:	b004      	add	sp, #16
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098d6:	2301      	movs	r3, #1
 80098d8:	e01e      	b.n	8009918 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	223d      	movs	r2, #61	; 0x3d
 80098de:	5c9b      	ldrb	r3, [r3, r2]
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d107      	bne.n	80098f6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	223c      	movs	r2, #60	; 0x3c
 80098ea:	2100      	movs	r1, #0
 80098ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	0018      	movs	r0, r3
 80098f2:	f7f9 fc85 	bl	8003200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	223d      	movs	r2, #61	; 0x3d
 80098fa:	2102      	movs	r1, #2
 80098fc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	3304      	adds	r3, #4
 8009906:	0019      	movs	r1, r3
 8009908:	0010      	movs	r0, r2
 800990a:	f000 fa27 	bl	8009d5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	223d      	movs	r2, #61	; 0x3d
 8009912:	2101      	movs	r1, #1
 8009914:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	0018      	movs	r0, r3
 800991a:	46bd      	mov	sp, r7
 800991c:	b002      	add	sp, #8
 800991e:	bd80      	pop	{r7, pc}

08009920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68da      	ldr	r2, [r3, #12]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2101      	movs	r1, #1
 8009934:	430a      	orrs	r2, r1
 8009936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	2207      	movs	r2, #7
 8009940:	4013      	ands	r3, r2
 8009942:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2b06      	cmp	r3, #6
 8009948:	d007      	beq.n	800995a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	2101      	movs	r1, #1
 8009956:	430a      	orrs	r2, r1
 8009958:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800995a:	2300      	movs	r3, #0
}
 800995c:	0018      	movs	r0, r3
 800995e:	46bd      	mov	sp, r7
 8009960:	b004      	add	sp, #16
 8009962:	bd80      	pop	{r7, pc}

08009964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	2202      	movs	r2, #2
 8009974:	4013      	ands	r3, r2
 8009976:	2b02      	cmp	r3, #2
 8009978:	d124      	bne.n	80099c4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	2202      	movs	r2, #2
 8009982:	4013      	ands	r3, r2
 8009984:	2b02      	cmp	r3, #2
 8009986:	d11d      	bne.n	80099c4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2203      	movs	r2, #3
 800998e:	4252      	negs	r2, r2
 8009990:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2201      	movs	r2, #1
 8009996:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	2203      	movs	r2, #3
 80099a0:	4013      	ands	r3, r2
 80099a2:	d004      	beq.n	80099ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	0018      	movs	r0, r3
 80099a8:	f000 f9c0 	bl	8009d2c <HAL_TIM_IC_CaptureCallback>
 80099ac:	e007      	b.n	80099be <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	0018      	movs	r0, r3
 80099b2:	f000 f9b3 	bl	8009d1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	0018      	movs	r0, r3
 80099ba:	f000 f9bf 	bl	8009d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	2204      	movs	r2, #4
 80099cc:	4013      	ands	r3, r2
 80099ce:	2b04      	cmp	r3, #4
 80099d0:	d125      	bne.n	8009a1e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	2204      	movs	r2, #4
 80099da:	4013      	ands	r3, r2
 80099dc:	2b04      	cmp	r3, #4
 80099de:	d11e      	bne.n	8009a1e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2205      	movs	r2, #5
 80099e6:	4252      	negs	r2, r2
 80099e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2202      	movs	r2, #2
 80099ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	699a      	ldr	r2, [r3, #24]
 80099f6:	23c0      	movs	r3, #192	; 0xc0
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4013      	ands	r3, r2
 80099fc:	d004      	beq.n	8009a08 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	0018      	movs	r0, r3
 8009a02:	f000 f993 	bl	8009d2c <HAL_TIM_IC_CaptureCallback>
 8009a06:	e007      	b.n	8009a18 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	0018      	movs	r0, r3
 8009a0c:	f000 f986 	bl	8009d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	0018      	movs	r0, r3
 8009a14:	f000 f992 	bl	8009d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	2208      	movs	r2, #8
 8009a26:	4013      	ands	r3, r2
 8009a28:	2b08      	cmp	r3, #8
 8009a2a:	d124      	bne.n	8009a76 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	2208      	movs	r2, #8
 8009a34:	4013      	ands	r3, r2
 8009a36:	2b08      	cmp	r3, #8
 8009a38:	d11d      	bne.n	8009a76 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2209      	movs	r2, #9
 8009a40:	4252      	negs	r2, r2
 8009a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2204      	movs	r2, #4
 8009a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	69db      	ldr	r3, [r3, #28]
 8009a50:	2203      	movs	r2, #3
 8009a52:	4013      	ands	r3, r2
 8009a54:	d004      	beq.n	8009a60 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	0018      	movs	r0, r3
 8009a5a:	f000 f967 	bl	8009d2c <HAL_TIM_IC_CaptureCallback>
 8009a5e:	e007      	b.n	8009a70 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	0018      	movs	r0, r3
 8009a64:	f000 f95a 	bl	8009d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	0018      	movs	r0, r3
 8009a6c:	f000 f966 	bl	8009d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	2210      	movs	r2, #16
 8009a7e:	4013      	ands	r3, r2
 8009a80:	2b10      	cmp	r3, #16
 8009a82:	d125      	bne.n	8009ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	2210      	movs	r2, #16
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	2b10      	cmp	r3, #16
 8009a90:	d11e      	bne.n	8009ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2211      	movs	r2, #17
 8009a98:	4252      	negs	r2, r2
 8009a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2208      	movs	r2, #8
 8009aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	69da      	ldr	r2, [r3, #28]
 8009aa8:	23c0      	movs	r3, #192	; 0xc0
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	4013      	ands	r3, r2
 8009aae:	d004      	beq.n	8009aba <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	0018      	movs	r0, r3
 8009ab4:	f000 f93a 	bl	8009d2c <HAL_TIM_IC_CaptureCallback>
 8009ab8:	e007      	b.n	8009aca <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	0018      	movs	r0, r3
 8009abe:	f000 f92d 	bl	8009d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	f000 f939 	bl	8009d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2200      	movs	r2, #0
 8009ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	4013      	ands	r3, r2
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d10f      	bne.n	8009afe <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d108      	bne.n	8009afe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2202      	movs	r2, #2
 8009af2:	4252      	negs	r2, r2
 8009af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	0018      	movs	r0, r3
 8009afa:	f000 f907 	bl	8009d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	2280      	movs	r2, #128	; 0x80
 8009b06:	4013      	ands	r3, r2
 8009b08:	2b80      	cmp	r3, #128	; 0x80
 8009b0a:	d10f      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	2280      	movs	r2, #128	; 0x80
 8009b14:	4013      	ands	r3, r2
 8009b16:	2b80      	cmp	r3, #128	; 0x80
 8009b18:	d108      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2281      	movs	r2, #129	; 0x81
 8009b20:	4252      	negs	r2, r2
 8009b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	0018      	movs	r0, r3
 8009b28:	f000 fa98 	bl	800a05c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	2240      	movs	r2, #64	; 0x40
 8009b34:	4013      	ands	r3, r2
 8009b36:	2b40      	cmp	r3, #64	; 0x40
 8009b38:	d10f      	bne.n	8009b5a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	2240      	movs	r2, #64	; 0x40
 8009b42:	4013      	ands	r3, r2
 8009b44:	2b40      	cmp	r3, #64	; 0x40
 8009b46:	d108      	bne.n	8009b5a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	2241      	movs	r2, #65	; 0x41
 8009b4e:	4252      	negs	r2, r2
 8009b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	0018      	movs	r0, r3
 8009b56:	f000 f8f9 	bl	8009d4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	2220      	movs	r2, #32
 8009b62:	4013      	ands	r3, r2
 8009b64:	2b20      	cmp	r3, #32
 8009b66:	d10f      	bne.n	8009b88 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	4013      	ands	r3, r2
 8009b72:	2b20      	cmp	r3, #32
 8009b74:	d108      	bne.n	8009b88 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	2221      	movs	r2, #33	; 0x21
 8009b7c:	4252      	negs	r2, r2
 8009b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	0018      	movs	r0, r3
 8009b84:	f000 fa62 	bl	800a04c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b88:	46c0      	nop			; (mov r8, r8)
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	b002      	add	sp, #8
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	223c      	movs	r2, #60	; 0x3c
 8009b9e:	5c9b      	ldrb	r3, [r3, r2]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <HAL_TIM_ConfigClockSource+0x18>
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	e0ab      	b.n	8009d00 <HAL_TIM_ConfigClockSource+0x170>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	223c      	movs	r2, #60	; 0x3c
 8009bac:	2101      	movs	r1, #1
 8009bae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	223d      	movs	r2, #61	; 0x3d
 8009bb4:	2102      	movs	r1, #2
 8009bb6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2277      	movs	r2, #119	; 0x77
 8009bc4:	4393      	bics	r3, r2
 8009bc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	4a4f      	ldr	r2, [pc, #316]	; (8009d08 <HAL_TIM_ConfigClockSource+0x178>)
 8009bcc:	4013      	ands	r3, r2
 8009bce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2b40      	cmp	r3, #64	; 0x40
 8009bde:	d100      	bne.n	8009be2 <HAL_TIM_ConfigClockSource+0x52>
 8009be0:	e06b      	b.n	8009cba <HAL_TIM_ConfigClockSource+0x12a>
 8009be2:	d80e      	bhi.n	8009c02 <HAL_TIM_ConfigClockSource+0x72>
 8009be4:	2b10      	cmp	r3, #16
 8009be6:	d100      	bne.n	8009bea <HAL_TIM_ConfigClockSource+0x5a>
 8009be8:	e077      	b.n	8009cda <HAL_TIM_ConfigClockSource+0x14a>
 8009bea:	d803      	bhi.n	8009bf4 <HAL_TIM_ConfigClockSource+0x64>
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d100      	bne.n	8009bf2 <HAL_TIM_ConfigClockSource+0x62>
 8009bf0:	e073      	b.n	8009cda <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009bf2:	e07c      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8009bf4:	2b20      	cmp	r3, #32
 8009bf6:	d100      	bne.n	8009bfa <HAL_TIM_ConfigClockSource+0x6a>
 8009bf8:	e06f      	b.n	8009cda <HAL_TIM_ConfigClockSource+0x14a>
 8009bfa:	2b30      	cmp	r3, #48	; 0x30
 8009bfc:	d100      	bne.n	8009c00 <HAL_TIM_ConfigClockSource+0x70>
 8009bfe:	e06c      	b.n	8009cda <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8009c00:	e075      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8009c02:	2b70      	cmp	r3, #112	; 0x70
 8009c04:	d00e      	beq.n	8009c24 <HAL_TIM_ConfigClockSource+0x94>
 8009c06:	d804      	bhi.n	8009c12 <HAL_TIM_ConfigClockSource+0x82>
 8009c08:	2b50      	cmp	r3, #80	; 0x50
 8009c0a:	d036      	beq.n	8009c7a <HAL_TIM_ConfigClockSource+0xea>
 8009c0c:	2b60      	cmp	r3, #96	; 0x60
 8009c0e:	d044      	beq.n	8009c9a <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8009c10:	e06d      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8009c12:	2280      	movs	r2, #128	; 0x80
 8009c14:	0152      	lsls	r2, r2, #5
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d068      	beq.n	8009cec <HAL_TIM_ConfigClockSource+0x15c>
 8009c1a:	2280      	movs	r2, #128	; 0x80
 8009c1c:	0192      	lsls	r2, r2, #6
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d017      	beq.n	8009c52 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8009c22:	e064      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6818      	ldr	r0, [r3, #0]
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	6899      	ldr	r1, [r3, #8]
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	685a      	ldr	r2, [r3, #4]
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	f000 f98c 	bl	8009f50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2277      	movs	r2, #119	; 0x77
 8009c44:	4313      	orrs	r3, r2
 8009c46:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	609a      	str	r2, [r3, #8]
      break;
 8009c50:	e04d      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6818      	ldr	r0, [r3, #0]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	6899      	ldr	r1, [r3, #8]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	685a      	ldr	r2, [r3, #4]
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	f000 f975 	bl	8009f50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689a      	ldr	r2, [r3, #8]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2180      	movs	r1, #128	; 0x80
 8009c72:	01c9      	lsls	r1, r1, #7
 8009c74:	430a      	orrs	r2, r1
 8009c76:	609a      	str	r2, [r3, #8]
      break;
 8009c78:	e039      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	6859      	ldr	r1, [r3, #4]
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	001a      	movs	r2, r3
 8009c88:	f000 f8e8 	bl	8009e5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2150      	movs	r1, #80	; 0x50
 8009c92:	0018      	movs	r0, r3
 8009c94:	f000 f942 	bl	8009f1c <TIM_ITRx_SetConfig>
      break;
 8009c98:	e029      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6818      	ldr	r0, [r3, #0]
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	6859      	ldr	r1, [r3, #4]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	001a      	movs	r2, r3
 8009ca8:	f000 f906 	bl	8009eb8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2160      	movs	r1, #96	; 0x60
 8009cb2:	0018      	movs	r0, r3
 8009cb4:	f000 f932 	bl	8009f1c <TIM_ITRx_SetConfig>
      break;
 8009cb8:	e019      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6818      	ldr	r0, [r3, #0]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	6859      	ldr	r1, [r3, #4]
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	001a      	movs	r2, r3
 8009cc8:	f000 f8c8 	bl	8009e5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2140      	movs	r1, #64	; 0x40
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	f000 f922 	bl	8009f1c <TIM_ITRx_SetConfig>
      break;
 8009cd8:	e009      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	0019      	movs	r1, r3
 8009ce4:	0010      	movs	r0, r2
 8009ce6:	f000 f919 	bl	8009f1c <TIM_ITRx_SetConfig>
      break;
 8009cea:	e000      	b.n	8009cee <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8009cec:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	223d      	movs	r2, #61	; 0x3d
 8009cf2:	2101      	movs	r1, #1
 8009cf4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	223c      	movs	r2, #60	; 0x3c
 8009cfa:	2100      	movs	r1, #0
 8009cfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009cfe:	2300      	movs	r3, #0
}
 8009d00:	0018      	movs	r0, r3
 8009d02:	46bd      	mov	sp, r7
 8009d04:	b004      	add	sp, #16
 8009d06:	bd80      	pop	{r7, pc}
 8009d08:	ffff00ff 	.word	0xffff00ff

08009d0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009d14:	46c0      	nop			; (mov r8, r8)
 8009d16:	46bd      	mov	sp, r7
 8009d18:	b002      	add	sp, #8
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b082      	sub	sp, #8
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d24:	46c0      	nop			; (mov r8, r8)
 8009d26:	46bd      	mov	sp, r7
 8009d28:	b002      	add	sp, #8
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d34:	46c0      	nop			; (mov r8, r8)
 8009d36:	46bd      	mov	sp, r7
 8009d38:	b002      	add	sp, #8
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d44:	46c0      	nop			; (mov r8, r8)
 8009d46:	46bd      	mov	sp, r7
 8009d48:	b002      	add	sp, #8
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d54:	46c0      	nop			; (mov r8, r8)
 8009d56:	46bd      	mov	sp, r7
 8009d58:	b002      	add	sp, #8
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	4a34      	ldr	r2, [pc, #208]	; (8009e40 <TIM_Base_SetConfig+0xe4>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d008      	beq.n	8009d86 <TIM_Base_SetConfig+0x2a>
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	2380      	movs	r3, #128	; 0x80
 8009d78:	05db      	lsls	r3, r3, #23
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d003      	beq.n	8009d86 <TIM_Base_SetConfig+0x2a>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a30      	ldr	r2, [pc, #192]	; (8009e44 <TIM_Base_SetConfig+0xe8>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d108      	bne.n	8009d98 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2270      	movs	r2, #112	; 0x70
 8009d8a:	4393      	bics	r3, r2
 8009d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a29      	ldr	r2, [pc, #164]	; (8009e40 <TIM_Base_SetConfig+0xe4>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d018      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	2380      	movs	r3, #128	; 0x80
 8009da4:	05db      	lsls	r3, r3, #23
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d013      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a25      	ldr	r2, [pc, #148]	; (8009e44 <TIM_Base_SetConfig+0xe8>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d00f      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a24      	ldr	r2, [pc, #144]	; (8009e48 <TIM_Base_SetConfig+0xec>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d00b      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a23      	ldr	r2, [pc, #140]	; (8009e4c <TIM_Base_SetConfig+0xf0>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d007      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a22      	ldr	r2, [pc, #136]	; (8009e50 <TIM_Base_SetConfig+0xf4>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d003      	beq.n	8009dd2 <TIM_Base_SetConfig+0x76>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a21      	ldr	r2, [pc, #132]	; (8009e54 <TIM_Base_SetConfig+0xf8>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d108      	bne.n	8009de4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	4a20      	ldr	r2, [pc, #128]	; (8009e58 <TIM_Base_SetConfig+0xfc>)
 8009dd6:	4013      	ands	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2280      	movs	r2, #128	; 0x80
 8009de8:	4393      	bics	r3, r2
 8009dea:	001a      	movs	r2, r3
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	695b      	ldr	r3, [r3, #20]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	68fa      	ldr	r2, [r7, #12]
 8009df8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a0c      	ldr	r2, [pc, #48]	; (8009e40 <TIM_Base_SetConfig+0xe4>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d00b      	beq.n	8009e2a <TIM_Base_SetConfig+0xce>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a0d      	ldr	r2, [pc, #52]	; (8009e4c <TIM_Base_SetConfig+0xf0>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d007      	beq.n	8009e2a <TIM_Base_SetConfig+0xce>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a0c      	ldr	r2, [pc, #48]	; (8009e50 <TIM_Base_SetConfig+0xf4>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d003      	beq.n	8009e2a <TIM_Base_SetConfig+0xce>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a0b      	ldr	r2, [pc, #44]	; (8009e54 <TIM_Base_SetConfig+0xf8>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d103      	bne.n	8009e32 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	691a      	ldr	r2, [r3, #16]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	615a      	str	r2, [r3, #20]
}
 8009e38:	46c0      	nop			; (mov r8, r8)
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	b004      	add	sp, #16
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	40012c00 	.word	0x40012c00
 8009e44:	40000400 	.word	0x40000400
 8009e48:	40002000 	.word	0x40002000
 8009e4c:	40014000 	.word	0x40014000
 8009e50:	40014400 	.word	0x40014400
 8009e54:	40014800 	.word	0x40014800
 8009e58:	fffffcff 	.word	0xfffffcff

08009e5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b086      	sub	sp, #24
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6a1b      	ldr	r3, [r3, #32]
 8009e6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6a1b      	ldr	r3, [r3, #32]
 8009e72:	2201      	movs	r2, #1
 8009e74:	4393      	bics	r3, r2
 8009e76:	001a      	movs	r2, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	22f0      	movs	r2, #240	; 0xf0
 8009e86:	4393      	bics	r3, r2
 8009e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	011b      	lsls	r3, r3, #4
 8009e8e:	693a      	ldr	r2, [r7, #16]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	220a      	movs	r2, #10
 8009e98:	4393      	bics	r3, r2
 8009e9a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	693a      	ldr	r2, [r7, #16]
 8009ea8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	697a      	ldr	r2, [r7, #20]
 8009eae:	621a      	str	r2, [r3, #32]
}
 8009eb0:	46c0      	nop			; (mov r8, r8)
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	b006      	add	sp, #24
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6a1b      	ldr	r3, [r3, #32]
 8009ec8:	2210      	movs	r2, #16
 8009eca:	4393      	bics	r3, r2
 8009ecc:	001a      	movs	r2, r3
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6a1b      	ldr	r3, [r3, #32]
 8009edc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	4a0d      	ldr	r2, [pc, #52]	; (8009f18 <TIM_TI2_ConfigInputStage+0x60>)
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	031b      	lsls	r3, r3, #12
 8009eea:	697a      	ldr	r2, [r7, #20]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	22a0      	movs	r2, #160	; 0xa0
 8009ef4:	4393      	bics	r3, r2
 8009ef6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	011b      	lsls	r3, r3, #4
 8009efc:	693a      	ldr	r2, [r7, #16]
 8009efe:	4313      	orrs	r3, r2
 8009f00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	697a      	ldr	r2, [r7, #20]
 8009f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	693a      	ldr	r2, [r7, #16]
 8009f0c:	621a      	str	r2, [r3, #32]
}
 8009f0e:	46c0      	nop			; (mov r8, r8)
 8009f10:	46bd      	mov	sp, r7
 8009f12:	b006      	add	sp, #24
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	46c0      	nop			; (mov r8, r8)
 8009f18:	ffff0fff 	.word	0xffff0fff

08009f1c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2270      	movs	r2, #112	; 0x70
 8009f30:	4393      	bics	r3, r2
 8009f32:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009f34:	683a      	ldr	r2, [r7, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	2207      	movs	r2, #7
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	609a      	str	r2, [r3, #8]
}
 8009f46:	46c0      	nop			; (mov r8, r8)
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	b004      	add	sp, #16
 8009f4c:	bd80      	pop	{r7, pc}
	...

08009f50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	607a      	str	r2, [r7, #4]
 8009f5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	4a09      	ldr	r2, [pc, #36]	; (8009f8c <TIM_ETR_SetConfig+0x3c>)
 8009f68:	4013      	ands	r3, r2
 8009f6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	021a      	lsls	r2, r3, #8
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	431a      	orrs	r2, r3
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	697a      	ldr	r2, [r7, #20]
 8009f82:	609a      	str	r2, [r3, #8]
}
 8009f84:	46c0      	nop			; (mov r8, r8)
 8009f86:	46bd      	mov	sp, r7
 8009f88:	b006      	add	sp, #24
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	ffff00ff 	.word	0xffff00ff

08009f90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	223c      	movs	r2, #60	; 0x3c
 8009f9e:	5c9b      	ldrb	r3, [r3, r2]
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d101      	bne.n	8009fa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fa4:	2302      	movs	r3, #2
 8009fa6:	e047      	b.n	800a038 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	223c      	movs	r2, #60	; 0x3c
 8009fac:	2101      	movs	r1, #1
 8009fae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	223d      	movs	r2, #61	; 0x3d
 8009fb4:	2102      	movs	r1, #2
 8009fb6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	689b      	ldr	r3, [r3, #8]
 8009fc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2270      	movs	r2, #112	; 0x70
 8009fcc:	4393      	bics	r3, r2
 8009fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a16      	ldr	r2, [pc, #88]	; (800a040 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d00f      	beq.n	800a00c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	2380      	movs	r3, #128	; 0x80
 8009ff2:	05db      	lsls	r3, r3, #23
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d009      	beq.n	800a00c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a11      	ldr	r2, [pc, #68]	; (800a044 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d004      	beq.n	800a00c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4a10      	ldr	r2, [pc, #64]	; (800a048 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d10c      	bne.n	800a026 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	2280      	movs	r2, #128	; 0x80
 800a010:	4393      	bics	r3, r2
 800a012:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	68ba      	ldr	r2, [r7, #8]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	223d      	movs	r2, #61	; 0x3d
 800a02a:	2101      	movs	r1, #1
 800a02c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	223c      	movs	r2, #60	; 0x3c
 800a032:	2100      	movs	r1, #0
 800a034:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	0018      	movs	r0, r3
 800a03a:	46bd      	mov	sp, r7
 800a03c:	b004      	add	sp, #16
 800a03e:	bd80      	pop	{r7, pc}
 800a040:	40012c00 	.word	0x40012c00
 800a044:	40000400 	.word	0x40000400
 800a048:	40014000 	.word	0x40014000

0800a04c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a054:	46c0      	nop			; (mov r8, r8)
 800a056:	46bd      	mov	sp, r7
 800a058:	b002      	add	sp, #8
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b082      	sub	sp, #8
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a064:	46c0      	nop			; (mov r8, r8)
 800a066:	46bd      	mov	sp, r7
 800a068:	b002      	add	sp, #8
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d101      	bne.n	800a07e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a07a:	2301      	movs	r3, #1
 800a07c:	e044      	b.n	800a108 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a082:	2b00      	cmp	r3, #0
 800a084:	d107      	bne.n	800a096 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2270      	movs	r2, #112	; 0x70
 800a08a:	2100      	movs	r1, #0
 800a08c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	0018      	movs	r0, r3
 800a092:	f7f9 f8ef 	bl	8003274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2224      	movs	r2, #36	; 0x24
 800a09a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2101      	movs	r1, #1
 800a0a8:	438a      	bics	r2, r1
 800a0aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	0018      	movs	r0, r3
 800a0b0:	f000 fa24 	bl	800a4fc <UART_SetConfig>
 800a0b4:	0003      	movs	r3, r0
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d101      	bne.n	800a0be <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e024      	b.n	800a108 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d003      	beq.n	800a0ce <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f000 fbe3 	bl	800a894 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	685a      	ldr	r2, [r3, #4]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	490d      	ldr	r1, [pc, #52]	; (800a110 <HAL_UART_Init+0xa4>)
 800a0da:	400a      	ands	r2, r1
 800a0dc:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	689a      	ldr	r2, [r3, #8]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	212a      	movs	r1, #42	; 0x2a
 800a0ea:	438a      	bics	r2, r1
 800a0ec:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2101      	movs	r1, #1
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	0018      	movs	r0, r3
 800a102:	f000 fc7b 	bl	800a9fc <UART_CheckIdleState>
 800a106:	0003      	movs	r3, r0
}
 800a108:	0018      	movs	r0, r3
 800a10a:	46bd      	mov	sp, r7
 800a10c:	b002      	add	sp, #8
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	ffffb7ff 	.word	0xffffb7ff

0800a114 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b08a      	sub	sp, #40	; 0x28
 800a118:	af02      	add	r7, sp, #8
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	603b      	str	r3, [r7, #0]
 800a120:	1dbb      	adds	r3, r7, #6
 800a122:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a128:	2b20      	cmp	r3, #32
 800a12a:	d000      	beq.n	800a12e <HAL_UART_Transmit+0x1a>
 800a12c:	e095      	b.n	800a25a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d003      	beq.n	800a13c <HAL_UART_Transmit+0x28>
 800a134:	1dbb      	adds	r3, r7, #6
 800a136:	881b      	ldrh	r3, [r3, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d101      	bne.n	800a140 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	e08d      	b.n	800a25c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	689a      	ldr	r2, [r3, #8]
 800a144:	2380      	movs	r3, #128	; 0x80
 800a146:	015b      	lsls	r3, r3, #5
 800a148:	429a      	cmp	r2, r3
 800a14a:	d109      	bne.n	800a160 <HAL_UART_Transmit+0x4c>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d105      	bne.n	800a160 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	2201      	movs	r2, #1
 800a158:	4013      	ands	r3, r2
 800a15a:	d001      	beq.n	800a160 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e07d      	b.n	800a25c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2270      	movs	r2, #112	; 0x70
 800a164:	5c9b      	ldrb	r3, [r3, r2]
 800a166:	2b01      	cmp	r3, #1
 800a168:	d101      	bne.n	800a16e <HAL_UART_Transmit+0x5a>
 800a16a:	2302      	movs	r3, #2
 800a16c:	e076      	b.n	800a25c <HAL_UART_Transmit+0x148>
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2270      	movs	r2, #112	; 0x70
 800a172:	2101      	movs	r1, #1
 800a174:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2200      	movs	r2, #0
 800a17a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2221      	movs	r2, #33	; 0x21
 800a180:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800a182:	f7f9 f9d9 	bl	8003538 <HAL_GetTick>
 800a186:	0003      	movs	r3, r0
 800a188:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	1dba      	adds	r2, r7, #6
 800a18e:	2150      	movs	r1, #80	; 0x50
 800a190:	8812      	ldrh	r2, [r2, #0]
 800a192:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	1dba      	adds	r2, r7, #6
 800a198:	2152      	movs	r1, #82	; 0x52
 800a19a:	8812      	ldrh	r2, [r2, #0]
 800a19c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	689a      	ldr	r2, [r3, #8]
 800a1a2:	2380      	movs	r3, #128	; 0x80
 800a1a4:	015b      	lsls	r3, r3, #5
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d108      	bne.n	800a1bc <HAL_UART_Transmit+0xa8>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	691b      	ldr	r3, [r3, #16]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d104      	bne.n	800a1bc <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	61bb      	str	r3, [r7, #24]
 800a1ba:	e003      	b.n	800a1c4 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a1c4:	e02d      	b.n	800a222 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	68f8      	ldr	r0, [r7, #12]
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	9300      	str	r3, [sp, #0]
 800a1ce:	0013      	movs	r3, r2
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	2180      	movs	r1, #128	; 0x80
 800a1d4:	f000 fc58 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800a1d8:	1e03      	subs	r3, r0, #0
 800a1da:	d001      	beq.n	800a1e0 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 800a1dc:	2303      	movs	r3, #3
 800a1de:	e03d      	b.n	800a25c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d10b      	bne.n	800a1fe <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	881a      	ldrh	r2, [r3, #0]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	05d2      	lsls	r2, r2, #23
 800a1f0:	0dd2      	lsrs	r2, r2, #23
 800a1f2:	b292      	uxth	r2, r2
 800a1f4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	3302      	adds	r3, #2
 800a1fa:	61bb      	str	r3, [r7, #24]
 800a1fc:	e008      	b.n	800a210 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a1fe:	69fb      	ldr	r3, [r7, #28]
 800a200:	781a      	ldrb	r2, [r3, #0]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	b292      	uxth	r2, r2
 800a208:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a20a:	69fb      	ldr	r3, [r7, #28]
 800a20c:	3301      	adds	r3, #1
 800a20e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2252      	movs	r2, #82	; 0x52
 800a214:	5a9b      	ldrh	r3, [r3, r2]
 800a216:	b29b      	uxth	r3, r3
 800a218:	3b01      	subs	r3, #1
 800a21a:	b299      	uxth	r1, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2252      	movs	r2, #82	; 0x52
 800a220:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2252      	movs	r2, #82	; 0x52
 800a226:	5a9b      	ldrh	r3, [r3, r2]
 800a228:	b29b      	uxth	r3, r3
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1cb      	bne.n	800a1c6 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	9300      	str	r3, [sp, #0]
 800a236:	0013      	movs	r3, r2
 800a238:	2200      	movs	r2, #0
 800a23a:	2140      	movs	r1, #64	; 0x40
 800a23c:	f000 fc24 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800a240:	1e03      	subs	r3, r0, #0
 800a242:	d001      	beq.n	800a248 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 800a244:	2303      	movs	r3, #3
 800a246:	e009      	b.n	800a25c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2220      	movs	r2, #32
 800a24c:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2270      	movs	r2, #112	; 0x70
 800a252:	2100      	movs	r1, #0
 800a254:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a256:	2300      	movs	r3, #0
 800a258:	e000      	b.n	800a25c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800a25a:	2302      	movs	r3, #2
  }
}
 800a25c:	0018      	movs	r0, r3
 800a25e:	46bd      	mov	sp, r7
 800a260:	b008      	add	sp, #32
 800a262:	bd80      	pop	{r7, pc}

0800a264 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b088      	sub	sp, #32
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	69db      	ldr	r3, [r3, #28]
 800a272:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	4a93      	ldr	r2, [pc, #588]	; (800a4d4 <HAL_UART_IRQHandler+0x270>)
 800a288:	4013      	ands	r3, r2
 800a28a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d112      	bne.n	800a2b8 <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	2220      	movs	r2, #32
 800a296:	4013      	ands	r3, r2
 800a298:	d00e      	beq.n	800a2b8 <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	2220      	movs	r2, #32
 800a29e:	4013      	ands	r3, r2
 800a2a0:	d00a      	beq.n	800a2b8 <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d100      	bne.n	800a2ac <HAL_UART_IRQHandler+0x48>
 800a2aa:	e10b      	b.n	800a4c4 <HAL_UART_IRQHandler+0x260>
      {
        huart->RxISR(huart);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	0010      	movs	r0, r2
 800a2b4:	4798      	blx	r3
      }
      return;
 800a2b6:	e105      	b.n	800a4c4 <HAL_UART_IRQHandler+0x260>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d100      	bne.n	800a2c0 <HAL_UART_IRQHandler+0x5c>
 800a2be:	e0cd      	b.n	800a45c <HAL_UART_IRQHandler+0x1f8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	4013      	ands	r3, r2
 800a2c6:	d105      	bne.n	800a2d4 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800a2c8:	69ba      	ldr	r2, [r7, #24]
 800a2ca:	2390      	movs	r3, #144	; 0x90
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	d100      	bne.n	800a2d4 <HAL_UART_IRQHandler+0x70>
 800a2d2:	e0c3      	b.n	800a45c <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4013      	ands	r3, r2
 800a2da:	d00e      	beq.n	800a2fa <HAL_UART_IRQHandler+0x96>
 800a2dc:	69ba      	ldr	r2, [r7, #24]
 800a2de:	2380      	movs	r3, #128	; 0x80
 800a2e0:	005b      	lsls	r3, r3, #1
 800a2e2:	4013      	ands	r3, r2
 800a2e4:	d009      	beq.n	800a2fa <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	431a      	orrs	r2, r3
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	4013      	ands	r3, r2
 800a300:	d00d      	beq.n	800a31e <HAL_UART_IRQHandler+0xba>
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2201      	movs	r2, #1
 800a306:	4013      	ands	r3, r2
 800a308:	d009      	beq.n	800a31e <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2202      	movs	r2, #2
 800a310:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a316:	2204      	movs	r2, #4
 800a318:	431a      	orrs	r2, r3
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a31e:	69fb      	ldr	r3, [r7, #28]
 800a320:	2204      	movs	r2, #4
 800a322:	4013      	ands	r3, r2
 800a324:	d00d      	beq.n	800a342 <HAL_UART_IRQHandler+0xde>
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	2201      	movs	r2, #1
 800a32a:	4013      	ands	r3, r2
 800a32c:	d009      	beq.n	800a342 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2204      	movs	r2, #4
 800a334:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a33a:	2202      	movs	r2, #2
 800a33c:	431a      	orrs	r2, r3
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	2208      	movs	r2, #8
 800a346:	4013      	ands	r3, r2
 800a348:	d011      	beq.n	800a36e <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	2220      	movs	r2, #32
 800a34e:	4013      	ands	r3, r2
 800a350:	d103      	bne.n	800a35a <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	2201      	movs	r2, #1
 800a356:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a358:	d009      	beq.n	800a36e <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2208      	movs	r2, #8
 800a360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a366:	2208      	movs	r2, #8
 800a368:	431a      	orrs	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a36e:	69fa      	ldr	r2, [r7, #28]
 800a370:	2380      	movs	r3, #128	; 0x80
 800a372:	011b      	lsls	r3, r3, #4
 800a374:	4013      	ands	r3, r2
 800a376:	d00f      	beq.n	800a398 <HAL_UART_IRQHandler+0x134>
 800a378:	69ba      	ldr	r2, [r7, #24]
 800a37a:	2380      	movs	r3, #128	; 0x80
 800a37c:	04db      	lsls	r3, r3, #19
 800a37e:	4013      	ands	r3, r2
 800a380:	d00a      	beq.n	800a398 <HAL_UART_IRQHandler+0x134>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2280      	movs	r2, #128	; 0x80
 800a388:	0112      	lsls	r2, r2, #4
 800a38a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a390:	2220      	movs	r2, #32
 800a392:	431a      	orrs	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d100      	bne.n	800a3a2 <HAL_UART_IRQHandler+0x13e>
 800a3a0:	e092      	b.n	800a4c8 <HAL_UART_IRQHandler+0x264>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	2220      	movs	r2, #32
 800a3a6:	4013      	ands	r3, r2
 800a3a8:	d00c      	beq.n	800a3c4 <HAL_UART_IRQHandler+0x160>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	2220      	movs	r2, #32
 800a3ae:	4013      	ands	r3, r2
 800a3b0:	d008      	beq.n	800a3c4 <HAL_UART_IRQHandler+0x160>
      {
        if (huart->RxISR != NULL)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d004      	beq.n	800a3c4 <HAL_UART_IRQHandler+0x160>
        {
          huart->RxISR(huart);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	0010      	movs	r0, r2
 800a3c2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3c8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	2240      	movs	r2, #64	; 0x40
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	2b40      	cmp	r3, #64	; 0x40
 800a3d6:	d003      	beq.n	800a3e0 <HAL_UART_IRQHandler+0x17c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2228      	movs	r2, #40	; 0x28
 800a3dc:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a3de:	d033      	beq.n	800a448 <HAL_UART_IRQHandler+0x1e4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	0018      	movs	r0, r3
 800a3e4:	f000 fbce 	bl	800ab84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	2240      	movs	r2, #64	; 0x40
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	2b40      	cmp	r3, #64	; 0x40
 800a3f4:	d123      	bne.n	800a43e <HAL_UART_IRQHandler+0x1da>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	689a      	ldr	r2, [r3, #8]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2140      	movs	r1, #64	; 0x40
 800a402:	438a      	bics	r2, r1
 800a404:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d012      	beq.n	800a434 <HAL_UART_IRQHandler+0x1d0>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a412:	4a31      	ldr	r2, [pc, #196]	; (800a4d8 <HAL_UART_IRQHandler+0x274>)
 800a414:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a41a:	0018      	movs	r0, r3
 800a41c:	f7fa fe64 	bl	80050e8 <HAL_DMA_Abort_IT>
 800a420:	1e03      	subs	r3, r0, #0
 800a422:	d019      	beq.n	800a458 <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a428:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a42e:	0018      	movs	r0, r3
 800a430:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a432:	e011      	b.n	800a458 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	0018      	movs	r0, r3
 800a438:	f000 f858 	bl	800a4ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a43c:	e00c      	b.n	800a458 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	0018      	movs	r0, r3
 800a442:	f000 f853 	bl	800a4ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a446:	e007      	b.n	800a458 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	0018      	movs	r0, r3
 800a44c:	f000 f84e 	bl	800a4ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800a456:	e037      	b.n	800a4c8 <HAL_UART_IRQHandler+0x264>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a458:	46c0      	nop			; (mov r8, r8)
    return;
 800a45a:	e035      	b.n	800a4c8 <HAL_UART_IRQHandler+0x264>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a45c:	69fa      	ldr	r2, [r7, #28]
 800a45e:	2380      	movs	r3, #128	; 0x80
 800a460:	035b      	lsls	r3, r3, #13
 800a462:	4013      	ands	r3, r2
 800a464:	d00e      	beq.n	800a484 <HAL_UART_IRQHandler+0x220>
 800a466:	697a      	ldr	r2, [r7, #20]
 800a468:	2380      	movs	r3, #128	; 0x80
 800a46a:	03db      	lsls	r3, r3, #15
 800a46c:	4013      	ands	r3, r2
 800a46e:	d009      	beq.n	800a484 <HAL_UART_IRQHandler+0x220>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2280      	movs	r2, #128	; 0x80
 800a476:	0352      	lsls	r2, r2, #13
 800a478:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	0018      	movs	r0, r3
 800a47e:	f000 fbd2 	bl	800ac26 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a482:	e024      	b.n	800a4ce <HAL_UART_IRQHandler+0x26a>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	2280      	movs	r2, #128	; 0x80
 800a488:	4013      	ands	r3, r2
 800a48a:	d00d      	beq.n	800a4a8 <HAL_UART_IRQHandler+0x244>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	2280      	movs	r2, #128	; 0x80
 800a490:	4013      	ands	r3, r2
 800a492:	d009      	beq.n	800a4a8 <HAL_UART_IRQHandler+0x244>
  {
    if (huart->TxISR != NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d017      	beq.n	800a4cc <HAL_UART_IRQHandler+0x268>
    {
      huart->TxISR(huart);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	0010      	movs	r0, r2
 800a4a4:	4798      	blx	r3
    }
    return;
 800a4a6:	e011      	b.n	800a4cc <HAL_UART_IRQHandler+0x268>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	2240      	movs	r2, #64	; 0x40
 800a4ac:	4013      	ands	r3, r2
 800a4ae:	d00e      	beq.n	800a4ce <HAL_UART_IRQHandler+0x26a>
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	2240      	movs	r2, #64	; 0x40
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	d00a      	beq.n	800a4ce <HAL_UART_IRQHandler+0x26a>
  {
    UART_EndTransmit_IT(huart);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	0018      	movs	r0, r3
 800a4bc:	f000 fb99 	bl	800abf2 <UART_EndTransmit_IT>
    return;
 800a4c0:	46c0      	nop			; (mov r8, r8)
 800a4c2:	e004      	b.n	800a4ce <HAL_UART_IRQHandler+0x26a>
      return;
 800a4c4:	46c0      	nop			; (mov r8, r8)
 800a4c6:	e002      	b.n	800a4ce <HAL_UART_IRQHandler+0x26a>
    return;
 800a4c8:	46c0      	nop			; (mov r8, r8)
 800a4ca:	e000      	b.n	800a4ce <HAL_UART_IRQHandler+0x26a>
    return;
 800a4cc:	46c0      	nop			; (mov r8, r8)
  }

}
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	b008      	add	sp, #32
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	0000080f 	.word	0x0000080f
 800a4d8:	0800abc5 	.word	0x0800abc5

0800a4dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a4e4:	46c0      	nop			; (mov r8, r8)
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	b002      	add	sp, #8
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a4f4:	46c0      	nop			; (mov r8, r8)
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	b002      	add	sp, #8
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800a504:	2300      	movs	r3, #0
 800a506:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a508:	2317      	movs	r3, #23
 800a50a:	18fb      	adds	r3, r7, r3
 800a50c:	2200      	movs	r2, #0
 800a50e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	689a      	ldr	r2, [r3, #8]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	431a      	orrs	r2, r3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	695b      	ldr	r3, [r3, #20]
 800a51e:	431a      	orrs	r2, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	69db      	ldr	r3, [r3, #28]
 800a524:	4313      	orrs	r3, r2
 800a526:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4ac5      	ldr	r2, [pc, #788]	; (800a844 <UART_SetConfig+0x348>)
 800a530:	4013      	ands	r3, r2
 800a532:	0019      	movs	r1, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	430a      	orrs	r2, r1
 800a53c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	4ac0      	ldr	r2, [pc, #768]	; (800a848 <UART_SetConfig+0x34c>)
 800a546:	4013      	ands	r3, r2
 800a548:	0019      	movs	r1, r3
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	68da      	ldr	r2, [r3, #12]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	430a      	orrs	r2, r1
 800a554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	699b      	ldr	r3, [r3, #24]
 800a55a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a1b      	ldr	r3, [r3, #32]
 800a560:	693a      	ldr	r2, [r7, #16]
 800a562:	4313      	orrs	r3, r2
 800a564:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	4ab7      	ldr	r2, [pc, #732]	; (800a84c <UART_SetConfig+0x350>)
 800a56e:	4013      	ands	r3, r2
 800a570:	0019      	movs	r1, r3
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	693a      	ldr	r2, [r7, #16]
 800a578:	430a      	orrs	r2, r1
 800a57a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4ab3      	ldr	r2, [pc, #716]	; (800a850 <UART_SetConfig+0x354>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d125      	bne.n	800a5d2 <UART_SetConfig+0xd6>
 800a586:	4bb3      	ldr	r3, [pc, #716]	; (800a854 <UART_SetConfig+0x358>)
 800a588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a58a:	2203      	movs	r2, #3
 800a58c:	4013      	ands	r3, r2
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d00f      	beq.n	800a5b2 <UART_SetConfig+0xb6>
 800a592:	d304      	bcc.n	800a59e <UART_SetConfig+0xa2>
 800a594:	2b02      	cmp	r3, #2
 800a596:	d011      	beq.n	800a5bc <UART_SetConfig+0xc0>
 800a598:	2b03      	cmp	r3, #3
 800a59a:	d005      	beq.n	800a5a8 <UART_SetConfig+0xac>
 800a59c:	e013      	b.n	800a5c6 <UART_SetConfig+0xca>
 800a59e:	231f      	movs	r3, #31
 800a5a0:	18fb      	adds	r3, r7, r3
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	701a      	strb	r2, [r3, #0]
 800a5a6:	e064      	b.n	800a672 <UART_SetConfig+0x176>
 800a5a8:	231f      	movs	r3, #31
 800a5aa:	18fb      	adds	r3, r7, r3
 800a5ac:	2202      	movs	r2, #2
 800a5ae:	701a      	strb	r2, [r3, #0]
 800a5b0:	e05f      	b.n	800a672 <UART_SetConfig+0x176>
 800a5b2:	231f      	movs	r3, #31
 800a5b4:	18fb      	adds	r3, r7, r3
 800a5b6:	2204      	movs	r2, #4
 800a5b8:	701a      	strb	r2, [r3, #0]
 800a5ba:	e05a      	b.n	800a672 <UART_SetConfig+0x176>
 800a5bc:	231f      	movs	r3, #31
 800a5be:	18fb      	adds	r3, r7, r3
 800a5c0:	2208      	movs	r2, #8
 800a5c2:	701a      	strb	r2, [r3, #0]
 800a5c4:	e055      	b.n	800a672 <UART_SetConfig+0x176>
 800a5c6:	231f      	movs	r3, #31
 800a5c8:	18fb      	adds	r3, r7, r3
 800a5ca:	2210      	movs	r2, #16
 800a5cc:	701a      	strb	r2, [r3, #0]
 800a5ce:	46c0      	nop			; (mov r8, r8)
 800a5d0:	e04f      	b.n	800a672 <UART_SetConfig+0x176>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4aa0      	ldr	r2, [pc, #640]	; (800a858 <UART_SetConfig+0x35c>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d132      	bne.n	800a642 <UART_SetConfig+0x146>
 800a5dc:	4b9d      	ldr	r3, [pc, #628]	; (800a854 <UART_SetConfig+0x358>)
 800a5de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a5e0:	23c0      	movs	r3, #192	; 0xc0
 800a5e2:	029b      	lsls	r3, r3, #10
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	2280      	movs	r2, #128	; 0x80
 800a5e8:	0252      	lsls	r2, r2, #9
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d019      	beq.n	800a622 <UART_SetConfig+0x126>
 800a5ee:	2280      	movs	r2, #128	; 0x80
 800a5f0:	0252      	lsls	r2, r2, #9
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d802      	bhi.n	800a5fc <UART_SetConfig+0x100>
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d009      	beq.n	800a60e <UART_SetConfig+0x112>
 800a5fa:	e01c      	b.n	800a636 <UART_SetConfig+0x13a>
 800a5fc:	2280      	movs	r2, #128	; 0x80
 800a5fe:	0292      	lsls	r2, r2, #10
 800a600:	4293      	cmp	r3, r2
 800a602:	d013      	beq.n	800a62c <UART_SetConfig+0x130>
 800a604:	22c0      	movs	r2, #192	; 0xc0
 800a606:	0292      	lsls	r2, r2, #10
 800a608:	4293      	cmp	r3, r2
 800a60a:	d005      	beq.n	800a618 <UART_SetConfig+0x11c>
 800a60c:	e013      	b.n	800a636 <UART_SetConfig+0x13a>
 800a60e:	231f      	movs	r3, #31
 800a610:	18fb      	adds	r3, r7, r3
 800a612:	2200      	movs	r2, #0
 800a614:	701a      	strb	r2, [r3, #0]
 800a616:	e02c      	b.n	800a672 <UART_SetConfig+0x176>
 800a618:	231f      	movs	r3, #31
 800a61a:	18fb      	adds	r3, r7, r3
 800a61c:	2202      	movs	r2, #2
 800a61e:	701a      	strb	r2, [r3, #0]
 800a620:	e027      	b.n	800a672 <UART_SetConfig+0x176>
 800a622:	231f      	movs	r3, #31
 800a624:	18fb      	adds	r3, r7, r3
 800a626:	2204      	movs	r2, #4
 800a628:	701a      	strb	r2, [r3, #0]
 800a62a:	e022      	b.n	800a672 <UART_SetConfig+0x176>
 800a62c:	231f      	movs	r3, #31
 800a62e:	18fb      	adds	r3, r7, r3
 800a630:	2208      	movs	r2, #8
 800a632:	701a      	strb	r2, [r3, #0]
 800a634:	e01d      	b.n	800a672 <UART_SetConfig+0x176>
 800a636:	231f      	movs	r3, #31
 800a638:	18fb      	adds	r3, r7, r3
 800a63a:	2210      	movs	r2, #16
 800a63c:	701a      	strb	r2, [r3, #0]
 800a63e:	46c0      	nop			; (mov r8, r8)
 800a640:	e017      	b.n	800a672 <UART_SetConfig+0x176>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a85      	ldr	r2, [pc, #532]	; (800a85c <UART_SetConfig+0x360>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d104      	bne.n	800a656 <UART_SetConfig+0x15a>
 800a64c:	231f      	movs	r3, #31
 800a64e:	18fb      	adds	r3, r7, r3
 800a650:	2200      	movs	r2, #0
 800a652:	701a      	strb	r2, [r3, #0]
 800a654:	e00d      	b.n	800a672 <UART_SetConfig+0x176>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a81      	ldr	r2, [pc, #516]	; (800a860 <UART_SetConfig+0x364>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d104      	bne.n	800a66a <UART_SetConfig+0x16e>
 800a660:	231f      	movs	r3, #31
 800a662:	18fb      	adds	r3, r7, r3
 800a664:	2200      	movs	r2, #0
 800a666:	701a      	strb	r2, [r3, #0]
 800a668:	e003      	b.n	800a672 <UART_SetConfig+0x176>
 800a66a:	231f      	movs	r3, #31
 800a66c:	18fb      	adds	r3, r7, r3
 800a66e:	2210      	movs	r2, #16
 800a670:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	69da      	ldr	r2, [r3, #28]
 800a676:	2380      	movs	r3, #128	; 0x80
 800a678:	021b      	lsls	r3, r3, #8
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d000      	beq.n	800a680 <UART_SetConfig+0x184>
 800a67e:	e07d      	b.n	800a77c <UART_SetConfig+0x280>
  {
    switch (clocksource)
 800a680:	231f      	movs	r3, #31
 800a682:	18fb      	adds	r3, r7, r3
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	2b02      	cmp	r3, #2
 800a688:	d01c      	beq.n	800a6c4 <UART_SetConfig+0x1c8>
 800a68a:	dc02      	bgt.n	800a692 <UART_SetConfig+0x196>
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d005      	beq.n	800a69c <UART_SetConfig+0x1a0>
 800a690:	e04b      	b.n	800a72a <UART_SetConfig+0x22e>
 800a692:	2b04      	cmp	r3, #4
 800a694:	d025      	beq.n	800a6e2 <UART_SetConfig+0x1e6>
 800a696:	2b08      	cmp	r3, #8
 800a698:	d037      	beq.n	800a70a <UART_SetConfig+0x20e>
 800a69a:	e046      	b.n	800a72a <UART_SetConfig+0x22e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a69c:	f7fe fcb8 	bl	8009010 <HAL_RCC_GetPCLK1Freq>
 800a6a0:	0003      	movs	r3, r0
 800a6a2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	005a      	lsls	r2, r3, #1
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	085b      	lsrs	r3, r3, #1
 800a6ae:	18d2      	adds	r2, r2, r3
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	0019      	movs	r1, r3
 800a6b6:	0010      	movs	r0, r2
 800a6b8:	f7f5 fd26 	bl	8000108 <__udivsi3>
 800a6bc:	0003      	movs	r3, r0
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	61bb      	str	r3, [r7, #24]
        break;
 800a6c2:	e037      	b.n	800a734 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	085b      	lsrs	r3, r3, #1
 800a6ca:	4a66      	ldr	r2, [pc, #408]	; (800a864 <UART_SetConfig+0x368>)
 800a6cc:	189a      	adds	r2, r3, r2
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	0019      	movs	r1, r3
 800a6d4:	0010      	movs	r0, r2
 800a6d6:	f7f5 fd17 	bl	8000108 <__udivsi3>
 800a6da:	0003      	movs	r3, r0
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	61bb      	str	r3, [r7, #24]
        break;
 800a6e0:	e028      	b.n	800a734 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6e2:	f7fe fc0d 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 800a6e6:	0003      	movs	r3, r0
 800a6e8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	005a      	lsls	r2, r3, #1
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	085b      	lsrs	r3, r3, #1
 800a6f4:	18d2      	adds	r2, r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	0019      	movs	r1, r3
 800a6fc:	0010      	movs	r0, r2
 800a6fe:	f7f5 fd03 	bl	8000108 <__udivsi3>
 800a702:	0003      	movs	r3, r0
 800a704:	b29b      	uxth	r3, r3
 800a706:	61bb      	str	r3, [r7, #24]
        break;
 800a708:	e014      	b.n	800a734 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	085b      	lsrs	r3, r3, #1
 800a710:	2280      	movs	r2, #128	; 0x80
 800a712:	0252      	lsls	r2, r2, #9
 800a714:	189a      	adds	r2, r3, r2
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	0019      	movs	r1, r3
 800a71c:	0010      	movs	r0, r2
 800a71e:	f7f5 fcf3 	bl	8000108 <__udivsi3>
 800a722:	0003      	movs	r3, r0
 800a724:	b29b      	uxth	r3, r3
 800a726:	61bb      	str	r3, [r7, #24]
        break;
 800a728:	e004      	b.n	800a734 <UART_SetConfig+0x238>
      default:
        ret = HAL_ERROR;
 800a72a:	2317      	movs	r3, #23
 800a72c:	18fb      	adds	r3, r7, r3
 800a72e:	2201      	movs	r2, #1
 800a730:	701a      	strb	r2, [r3, #0]
        break;
 800a732:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a734:	69bb      	ldr	r3, [r7, #24]
 800a736:	2b0f      	cmp	r3, #15
 800a738:	d91b      	bls.n	800a772 <UART_SetConfig+0x276>
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	4a4a      	ldr	r2, [pc, #296]	; (800a868 <UART_SetConfig+0x36c>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d817      	bhi.n	800a772 <UART_SetConfig+0x276>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a742:	69bb      	ldr	r3, [r7, #24]
 800a744:	b29a      	uxth	r2, r3
 800a746:	200a      	movs	r0, #10
 800a748:	183b      	adds	r3, r7, r0
 800a74a:	210f      	movs	r1, #15
 800a74c:	438a      	bics	r2, r1
 800a74e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	085b      	lsrs	r3, r3, #1
 800a754:	b29b      	uxth	r3, r3
 800a756:	2207      	movs	r2, #7
 800a758:	4013      	ands	r3, r2
 800a75a:	b299      	uxth	r1, r3
 800a75c:	183b      	adds	r3, r7, r0
 800a75e:	183a      	adds	r2, r7, r0
 800a760:	8812      	ldrh	r2, [r2, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	183a      	adds	r2, r7, r0
 800a76c:	8812      	ldrh	r2, [r2, #0]
 800a76e:	60da      	str	r2, [r3, #12]
 800a770:	e082      	b.n	800a878 <UART_SetConfig+0x37c>
    }
    else
    {
      ret = HAL_ERROR;
 800a772:	2317      	movs	r3, #23
 800a774:	18fb      	adds	r3, r7, r3
 800a776:	2201      	movs	r2, #1
 800a778:	701a      	strb	r2, [r3, #0]
 800a77a:	e07d      	b.n	800a878 <UART_SetConfig+0x37c>
    }
  }
  else
  {
    switch (clocksource)
 800a77c:	231f      	movs	r3, #31
 800a77e:	18fb      	adds	r3, r7, r3
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	2b02      	cmp	r3, #2
 800a784:	d01b      	beq.n	800a7be <UART_SetConfig+0x2c2>
 800a786:	dc02      	bgt.n	800a78e <UART_SetConfig+0x292>
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d005      	beq.n	800a798 <UART_SetConfig+0x29c>
 800a78c:	e049      	b.n	800a822 <UART_SetConfig+0x326>
 800a78e:	2b04      	cmp	r3, #4
 800a790:	d024      	beq.n	800a7dc <UART_SetConfig+0x2e0>
 800a792:	2b08      	cmp	r3, #8
 800a794:	d035      	beq.n	800a802 <UART_SetConfig+0x306>
 800a796:	e044      	b.n	800a822 <UART_SetConfig+0x326>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a798:	f7fe fc3a 	bl	8009010 <HAL_RCC_GetPCLK1Freq>
 800a79c:	0003      	movs	r3, r0
 800a79e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	085a      	lsrs	r2, r3, #1
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	18d2      	adds	r2, r2, r3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	0019      	movs	r1, r3
 800a7b0:	0010      	movs	r0, r2
 800a7b2:	f7f5 fca9 	bl	8000108 <__udivsi3>
 800a7b6:	0003      	movs	r3, r0
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	61bb      	str	r3, [r7, #24]
        break;
 800a7bc:	e036      	b.n	800a82c <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	085b      	lsrs	r3, r3, #1
 800a7c4:	4a29      	ldr	r2, [pc, #164]	; (800a86c <UART_SetConfig+0x370>)
 800a7c6:	189a      	adds	r2, r3, r2
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	0019      	movs	r1, r3
 800a7ce:	0010      	movs	r0, r2
 800a7d0:	f7f5 fc9a 	bl	8000108 <__udivsi3>
 800a7d4:	0003      	movs	r3, r0
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	61bb      	str	r3, [r7, #24]
        break;
 800a7da:	e027      	b.n	800a82c <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7dc:	f7fe fb90 	bl	8008f00 <HAL_RCC_GetSysClockFreq>
 800a7e0:	0003      	movs	r3, r0
 800a7e2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	085a      	lsrs	r2, r3, #1
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	18d2      	adds	r2, r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	0019      	movs	r1, r3
 800a7f4:	0010      	movs	r0, r2
 800a7f6:	f7f5 fc87 	bl	8000108 <__udivsi3>
 800a7fa:	0003      	movs	r3, r0
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	61bb      	str	r3, [r7, #24]
        break;
 800a800:	e014      	b.n	800a82c <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	085b      	lsrs	r3, r3, #1
 800a808:	2280      	movs	r2, #128	; 0x80
 800a80a:	0212      	lsls	r2, r2, #8
 800a80c:	189a      	adds	r2, r3, r2
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	685b      	ldr	r3, [r3, #4]
 800a812:	0019      	movs	r1, r3
 800a814:	0010      	movs	r0, r2
 800a816:	f7f5 fc77 	bl	8000108 <__udivsi3>
 800a81a:	0003      	movs	r3, r0
 800a81c:	b29b      	uxth	r3, r3
 800a81e:	61bb      	str	r3, [r7, #24]
        break;
 800a820:	e004      	b.n	800a82c <UART_SetConfig+0x330>
      default:
        ret = HAL_ERROR;
 800a822:	2317      	movs	r3, #23
 800a824:	18fb      	adds	r3, r7, r3
 800a826:	2201      	movs	r2, #1
 800a828:	701a      	strb	r2, [r3, #0]
        break;
 800a82a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a82c:	69bb      	ldr	r3, [r7, #24]
 800a82e:	2b0f      	cmp	r3, #15
 800a830:	d91e      	bls.n	800a870 <UART_SetConfig+0x374>
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	4a0c      	ldr	r2, [pc, #48]	; (800a868 <UART_SetConfig+0x36c>)
 800a836:	4293      	cmp	r3, r2
 800a838:	d81a      	bhi.n	800a870 <UART_SetConfig+0x374>
    {
      huart->Instance->BRR = usartdiv;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	69ba      	ldr	r2, [r7, #24]
 800a840:	60da      	str	r2, [r3, #12]
 800a842:	e019      	b.n	800a878 <UART_SetConfig+0x37c>
 800a844:	efff69f3 	.word	0xefff69f3
 800a848:	ffffcfff 	.word	0xffffcfff
 800a84c:	fffff4ff 	.word	0xfffff4ff
 800a850:	40013800 	.word	0x40013800
 800a854:	40021000 	.word	0x40021000
 800a858:	40004400 	.word	0x40004400
 800a85c:	40004800 	.word	0x40004800
 800a860:	40004c00 	.word	0x40004c00
 800a864:	00f42400 	.word	0x00f42400
 800a868:	0000ffff 	.word	0x0000ffff
 800a86c:	007a1200 	.word	0x007a1200
    }
    else
    {
      ret = HAL_ERROR;
 800a870:	2317      	movs	r3, #23
 800a872:	18fb      	adds	r3, r7, r3
 800a874:	2201      	movs	r2, #1
 800a876:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a884:	2317      	movs	r3, #23
 800a886:	18fb      	adds	r3, r7, r3
 800a888:	781b      	ldrb	r3, [r3, #0]
}
 800a88a:	0018      	movs	r0, r3
 800a88c:	46bd      	mov	sp, r7
 800a88e:	b008      	add	sp, #32
 800a890:	bd80      	pop	{r7, pc}
 800a892:	46c0      	nop			; (mov r8, r8)

0800a894 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	d00b      	beq.n	800a8be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	4a4a      	ldr	r2, [pc, #296]	; (800a9d8 <UART_AdvFeatureConfig+0x144>)
 800a8ae:	4013      	ands	r3, r2
 800a8b0:	0019      	movs	r1, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	4013      	ands	r3, r2
 800a8c6:	d00b      	beq.n	800a8e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	4a43      	ldr	r2, [pc, #268]	; (800a9dc <UART_AdvFeatureConfig+0x148>)
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	0019      	movs	r1, r3
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8e4:	2204      	movs	r2, #4
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	d00b      	beq.n	800a902 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	4a3b      	ldr	r2, [pc, #236]	; (800a9e0 <UART_AdvFeatureConfig+0x14c>)
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	0019      	movs	r1, r3
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	430a      	orrs	r2, r1
 800a900:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a906:	2208      	movs	r2, #8
 800a908:	4013      	ands	r3, r2
 800a90a:	d00b      	beq.n	800a924 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	4a34      	ldr	r2, [pc, #208]	; (800a9e4 <UART_AdvFeatureConfig+0x150>)
 800a914:	4013      	ands	r3, r2
 800a916:	0019      	movs	r1, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	430a      	orrs	r2, r1
 800a922:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a928:	2210      	movs	r2, #16
 800a92a:	4013      	ands	r3, r2
 800a92c:	d00b      	beq.n	800a946 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	4a2c      	ldr	r2, [pc, #176]	; (800a9e8 <UART_AdvFeatureConfig+0x154>)
 800a936:	4013      	ands	r3, r2
 800a938:	0019      	movs	r1, r3
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	430a      	orrs	r2, r1
 800a944:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a94a:	2220      	movs	r2, #32
 800a94c:	4013      	ands	r3, r2
 800a94e:	d00b      	beq.n	800a968 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	4a25      	ldr	r2, [pc, #148]	; (800a9ec <UART_AdvFeatureConfig+0x158>)
 800a958:	4013      	ands	r3, r2
 800a95a:	0019      	movs	r1, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	430a      	orrs	r2, r1
 800a966:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a96c:	2240      	movs	r2, #64	; 0x40
 800a96e:	4013      	ands	r3, r2
 800a970:	d01d      	beq.n	800a9ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	4a1d      	ldr	r2, [pc, #116]	; (800a9f0 <UART_AdvFeatureConfig+0x15c>)
 800a97a:	4013      	ands	r3, r2
 800a97c:	0019      	movs	r1, r3
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	430a      	orrs	r2, r1
 800a988:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a98e:	2380      	movs	r3, #128	; 0x80
 800a990:	035b      	lsls	r3, r3, #13
 800a992:	429a      	cmp	r2, r3
 800a994:	d10b      	bne.n	800a9ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	685b      	ldr	r3, [r3, #4]
 800a99c:	4a15      	ldr	r2, [pc, #84]	; (800a9f4 <UART_AdvFeatureConfig+0x160>)
 800a99e:	4013      	ands	r3, r2
 800a9a0:	0019      	movs	r1, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	430a      	orrs	r2, r1
 800a9ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b2:	2280      	movs	r2, #128	; 0x80
 800a9b4:	4013      	ands	r3, r2
 800a9b6:	d00b      	beq.n	800a9d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	4a0e      	ldr	r2, [pc, #56]	; (800a9f8 <UART_AdvFeatureConfig+0x164>)
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	0019      	movs	r1, r3
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	430a      	orrs	r2, r1
 800a9ce:	605a      	str	r2, [r3, #4]
  }
}
 800a9d0:	46c0      	nop			; (mov r8, r8)
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	b002      	add	sp, #8
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	fffdffff 	.word	0xfffdffff
 800a9dc:	fffeffff 	.word	0xfffeffff
 800a9e0:	fffbffff 	.word	0xfffbffff
 800a9e4:	ffff7fff 	.word	0xffff7fff
 800a9e8:	ffffefff 	.word	0xffffefff
 800a9ec:	ffffdfff 	.word	0xffffdfff
 800a9f0:	ffefffff 	.word	0xffefffff
 800a9f4:	ff9fffff 	.word	0xff9fffff
 800a9f8:	fff7ffff 	.word	0xfff7ffff

0800a9fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af02      	add	r7, sp, #8
 800aa02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800aa0a:	f7f8 fd95 	bl	8003538 <HAL_GetTick>
 800aa0e:	0003      	movs	r3, r0
 800aa10:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	2208      	movs	r2, #8
 800aa1a:	4013      	ands	r3, r2
 800aa1c:	2b08      	cmp	r3, #8
 800aa1e:	d10d      	bne.n	800aa3c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	2380      	movs	r3, #128	; 0x80
 800aa24:	0399      	lsls	r1, r3, #14
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	4b16      	ldr	r3, [pc, #88]	; (800aa84 <UART_CheckIdleState+0x88>)
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	0013      	movs	r3, r2
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f000 f82a 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800aa34:	1e03      	subs	r3, r0, #0
 800aa36:	d001      	beq.n	800aa3c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa38:	2303      	movs	r3, #3
 800aa3a:	e01f      	b.n	800aa7c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	2204      	movs	r2, #4
 800aa44:	4013      	ands	r3, r2
 800aa46:	2b04      	cmp	r3, #4
 800aa48:	d10d      	bne.n	800aa66 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	2380      	movs	r3, #128	; 0x80
 800aa4e:	03d9      	lsls	r1, r3, #15
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	4b0c      	ldr	r3, [pc, #48]	; (800aa84 <UART_CheckIdleState+0x88>)
 800aa54:	9300      	str	r3, [sp, #0]
 800aa56:	0013      	movs	r3, r2
 800aa58:	2200      	movs	r2, #0
 800aa5a:	f000 f815 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800aa5e:	1e03      	subs	r3, r0, #0
 800aa60:	d001      	beq.n	800aa66 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa62:	2303      	movs	r3, #3
 800aa64:	e00a      	b.n	800aa7c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2220      	movs	r2, #32
 800aa6a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2220      	movs	r2, #32
 800aa70:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2270      	movs	r2, #112	; 0x70
 800aa76:	2100      	movs	r1, #0
 800aa78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	0018      	movs	r0, r3
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	b004      	add	sp, #16
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	01ffffff 	.word	0x01ffffff

0800aa88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b084      	sub	sp, #16
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	60f8      	str	r0, [r7, #12]
 800aa90:	60b9      	str	r1, [r7, #8]
 800aa92:	603b      	str	r3, [r7, #0]
 800aa94:	1dfb      	adds	r3, r7, #7
 800aa96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa98:	e05d      	b.n	800ab56 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	d05a      	beq.n	800ab56 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaa0:	f7f8 fd4a 	bl	8003538 <HAL_GetTick>
 800aaa4:	0002      	movs	r2, r0
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	69ba      	ldr	r2, [r7, #24]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d302      	bcc.n	800aab6 <UART_WaitOnFlagUntilTimeout+0x2e>
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d11b      	bne.n	800aaee <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	681a      	ldr	r2, [r3, #0]
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	492f      	ldr	r1, [pc, #188]	; (800ab80 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800aac2:	400a      	ands	r2, r1
 800aac4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	689a      	ldr	r2, [r3, #8]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	2101      	movs	r1, #1
 800aad2:	438a      	bics	r2, r1
 800aad4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2220      	movs	r2, #32
 800aada:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2220      	movs	r2, #32
 800aae0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2270      	movs	r2, #112	; 0x70
 800aae6:	2100      	movs	r1, #0
 800aae8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e043      	b.n	800ab76 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2204      	movs	r2, #4
 800aaf6:	4013      	ands	r3, r2
 800aaf8:	d02d      	beq.n	800ab56 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	69da      	ldr	r2, [r3, #28]
 800ab00:	2380      	movs	r3, #128	; 0x80
 800ab02:	011b      	lsls	r3, r3, #4
 800ab04:	401a      	ands	r2, r3
 800ab06:	2380      	movs	r3, #128	; 0x80
 800ab08:	011b      	lsls	r3, r3, #4
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d123      	bne.n	800ab56 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	2280      	movs	r2, #128	; 0x80
 800ab14:	0112      	lsls	r2, r2, #4
 800ab16:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4917      	ldr	r1, [pc, #92]	; (800ab80 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800ab24:	400a      	ands	r2, r1
 800ab26:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	689a      	ldr	r2, [r3, #8]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	2101      	movs	r1, #1
 800ab34:	438a      	bics	r2, r1
 800ab36:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2220      	movs	r2, #32
 800ab42:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2220      	movs	r2, #32
 800ab48:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2270      	movs	r2, #112	; 0x70
 800ab4e:	2100      	movs	r1, #0
 800ab50:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800ab52:	2303      	movs	r3, #3
 800ab54:	e00f      	b.n	800ab76 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	69db      	ldr	r3, [r3, #28]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	4013      	ands	r3, r2
 800ab60:	68ba      	ldr	r2, [r7, #8]
 800ab62:	1ad3      	subs	r3, r2, r3
 800ab64:	425a      	negs	r2, r3
 800ab66:	4153      	adcs	r3, r2
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	001a      	movs	r2, r3
 800ab6c:	1dfb      	adds	r3, r7, #7
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d092      	beq.n	800aa9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	0018      	movs	r0, r3
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	b004      	add	sp, #16
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	46c0      	nop			; (mov r8, r8)
 800ab80:	fffffe5f 	.word	0xfffffe5f

0800ab84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	490a      	ldr	r1, [pc, #40]	; (800abc0 <UART_EndRxTransfer+0x3c>)
 800ab98:	400a      	ands	r2, r1
 800ab9a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	689a      	ldr	r2, [r3, #8]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2101      	movs	r1, #1
 800aba8:	438a      	bics	r2, r1
 800abaa:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2220      	movs	r2, #32
 800abb0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2200      	movs	r2, #0
 800abb6:	661a      	str	r2, [r3, #96]	; 0x60
}
 800abb8:	46c0      	nop			; (mov r8, r8)
 800abba:	46bd      	mov	sp, r7
 800abbc:	b002      	add	sp, #8
 800abbe:	bd80      	pop	{r7, pc}
 800abc0:	fffffedf 	.word	0xfffffedf

0800abc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	225a      	movs	r2, #90	; 0x5a
 800abd6:	2100      	movs	r1, #0
 800abd8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2252      	movs	r2, #82	; 0x52
 800abde:	2100      	movs	r1, #0
 800abe0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	0018      	movs	r0, r3
 800abe6:	f7ff fc81 	bl	800a4ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abea:	46c0      	nop			; (mov r8, r8)
 800abec:	46bd      	mov	sp, r7
 800abee:	b004      	add	sp, #16
 800abf0:	bd80      	pop	{r7, pc}

0800abf2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abf2:	b580      	push	{r7, lr}
 800abf4:	b082      	sub	sp, #8
 800abf6:	af00      	add	r7, sp, #0
 800abf8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	681a      	ldr	r2, [r3, #0]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2140      	movs	r1, #64	; 0x40
 800ac06:	438a      	bics	r2, r1
 800ac08:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2220      	movs	r2, #32
 800ac0e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	0018      	movs	r0, r3
 800ac1a:	f7ff fc5f 	bl	800a4dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac1e:	46c0      	nop			; (mov r8, r8)
 800ac20:	46bd      	mov	sp, r7
 800ac22:	b002      	add	sp, #8
 800ac24:	bd80      	pop	{r7, pc}

0800ac26 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ac26:	b580      	push	{r7, lr}
 800ac28:	b082      	sub	sp, #8
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ac2e:	46c0      	nop			; (mov r8, r8)
 800ac30:	46bd      	mov	sp, r7
 800ac32:	b002      	add	sp, #8
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2244      	movs	r2, #68	; 0x44
 800ac44:	2100      	movs	r1, #0
 800ac46:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ac48:	4b05      	ldr	r3, [pc, #20]	; (800ac60 <USB_EnableGlobalInt+0x28>)
 800ac4a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	b299      	uxth	r1, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2240      	movs	r2, #64	; 0x40
 800ac54:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ac56:	2300      	movs	r3, #0
}
 800ac58:	0018      	movs	r0, r3
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	b004      	add	sp, #16
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	0000bf80 	.word	0x0000bf80

0800ac64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ac6c:	4b09      	ldr	r3, [pc, #36]	; (800ac94 <USB_DisableGlobalInt+0x30>)
 800ac6e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2240      	movs	r2, #64	; 0x40
 800ac74:	5a9b      	ldrh	r3, [r3, r2]
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	b292      	uxth	r2, r2
 800ac7c:	43d2      	mvns	r2, r2
 800ac7e:	b292      	uxth	r2, r2
 800ac80:	4013      	ands	r3, r2
 800ac82:	b299      	uxth	r1, r3
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2240      	movs	r2, #64	; 0x40
 800ac88:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ac8a:	2300      	movs	r3, #0
}
 800ac8c:	0018      	movs	r0, r3
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	b004      	add	sp, #16
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	0000bf80 	.word	0x0000bf80

0800ac98 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ac98:	b084      	sub	sp, #16
 800ac9a:	b590      	push	{r4, r7, lr}
 800ac9c:	46c6      	mov	lr, r8
 800ac9e:	b500      	push	{lr}
 800aca0:	b082      	sub	sp, #8
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
 800aca6:	2004      	movs	r0, #4
 800aca8:	2410      	movs	r4, #16
 800acaa:	46a4      	mov	ip, r4
 800acac:	2408      	movs	r4, #8
 800acae:	46a0      	mov	r8, r4
 800acb0:	44b8      	add	r8, r7
 800acb2:	44c4      	add	ip, r8
 800acb4:	4460      	add	r0, ip
 800acb6:	6001      	str	r1, [r0, #0]
 800acb8:	6042      	str	r2, [r0, #4]
 800acba:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2240      	movs	r2, #64	; 0x40
 800acc0:	2101      	movs	r1, #1
 800acc2:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2240      	movs	r2, #64	; 0x40
 800acc8:	2100      	movs	r1, #0
 800acca:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2244      	movs	r2, #68	; 0x44
 800acd0:	2100      	movs	r1, #0
 800acd2:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2250      	movs	r2, #80	; 0x50
 800acd8:	2100      	movs	r1, #0
 800acda:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	0018      	movs	r0, r3
 800ace0:	46bd      	mov	sp, r7
 800ace2:	b002      	add	sp, #8
 800ace4:	bc04      	pop	{r2}
 800ace6:	4690      	mov	r8, r2
 800ace8:	bc90      	pop	{r4, r7}
 800acea:	bc08      	pop	{r3}
 800acec:	b004      	add	sp, #16
 800acee:	4718      	bx	r3

0800acf0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b09a      	sub	sp, #104	; 0x68
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800acfa:	2367      	movs	r3, #103	; 0x67
 800acfc:	18fb      	adds	r3, r7, r3
 800acfe:	2200      	movs	r2, #0
 800ad00:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	18d3      	adds	r3, r2, r3
 800ad0c:	881b      	ldrh	r3, [r3, #0]
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	2364      	movs	r3, #100	; 0x64
 800ad12:	18fb      	adds	r3, r7, r3
 800ad14:	49cf      	ldr	r1, [pc, #828]	; (800b054 <USB_ActivateEndpoint+0x364>)
 800ad16:	400a      	ands	r2, r1
 800ad18:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	78db      	ldrb	r3, [r3, #3]
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d020      	beq.n	800ad64 <USB_ActivateEndpoint+0x74>
 800ad22:	dc02      	bgt.n	800ad2a <USB_ActivateEndpoint+0x3a>
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d005      	beq.n	800ad34 <USB_ActivateEndpoint+0x44>
 800ad28:	e025      	b.n	800ad76 <USB_ActivateEndpoint+0x86>
 800ad2a:	2b02      	cmp	r3, #2
 800ad2c:	d00b      	beq.n	800ad46 <USB_ActivateEndpoint+0x56>
 800ad2e:	2b03      	cmp	r3, #3
 800ad30:	d00f      	beq.n	800ad52 <USB_ActivateEndpoint+0x62>
 800ad32:	e020      	b.n	800ad76 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ad34:	2264      	movs	r2, #100	; 0x64
 800ad36:	18bb      	adds	r3, r7, r2
 800ad38:	18ba      	adds	r2, r7, r2
 800ad3a:	8812      	ldrh	r2, [r2, #0]
 800ad3c:	2180      	movs	r1, #128	; 0x80
 800ad3e:	0089      	lsls	r1, r1, #2
 800ad40:	430a      	orrs	r2, r1
 800ad42:	801a      	strh	r2, [r3, #0]
      break;
 800ad44:	e01c      	b.n	800ad80 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 800ad46:	2264      	movs	r2, #100	; 0x64
 800ad48:	18bb      	adds	r3, r7, r2
 800ad4a:	18ba      	adds	r2, r7, r2
 800ad4c:	8812      	ldrh	r2, [r2, #0]
 800ad4e:	801a      	strh	r2, [r3, #0]
      break;
 800ad50:	e016      	b.n	800ad80 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800ad52:	2264      	movs	r2, #100	; 0x64
 800ad54:	18bb      	adds	r3, r7, r2
 800ad56:	18ba      	adds	r2, r7, r2
 800ad58:	8812      	ldrh	r2, [r2, #0]
 800ad5a:	21c0      	movs	r1, #192	; 0xc0
 800ad5c:	00c9      	lsls	r1, r1, #3
 800ad5e:	430a      	orrs	r2, r1
 800ad60:	801a      	strh	r2, [r3, #0]
      break;
 800ad62:	e00d      	b.n	800ad80 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800ad64:	2264      	movs	r2, #100	; 0x64
 800ad66:	18bb      	adds	r3, r7, r2
 800ad68:	18ba      	adds	r2, r7, r2
 800ad6a:	8812      	ldrh	r2, [r2, #0]
 800ad6c:	2180      	movs	r1, #128	; 0x80
 800ad6e:	00c9      	lsls	r1, r1, #3
 800ad70:	430a      	orrs	r2, r1
 800ad72:	801a      	strh	r2, [r3, #0]
      break;
 800ad74:	e004      	b.n	800ad80 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 800ad76:	2367      	movs	r3, #103	; 0x67
 800ad78:	18fb      	adds	r3, r7, r3
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	701a      	strb	r2, [r3, #0]
      break;
 800ad7e:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	18d3      	adds	r3, r2, r3
 800ad8a:	2264      	movs	r2, #100	; 0x64
 800ad8c:	18ba      	adds	r2, r7, r2
 800ad8e:	8812      	ldrh	r2, [r2, #0]
 800ad90:	49b1      	ldr	r1, [pc, #708]	; (800b058 <USB_ActivateEndpoint+0x368>)
 800ad92:	430a      	orrs	r2, r1
 800ad94:	b292      	uxth	r2, r2
 800ad96:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	18d3      	adds	r3, r2, r3
 800ada2:	881b      	ldrh	r3, [r3, #0]
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	b21b      	sxth	r3, r3
 800ada8:	4aac      	ldr	r2, [pc, #688]	; (800b05c <USB_ActivateEndpoint+0x36c>)
 800adaa:	4013      	ands	r3, r2
 800adac:	b21a      	sxth	r2, r3
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	b21b      	sxth	r3, r3
 800adb4:	4313      	orrs	r3, r2
 800adb6:	b21a      	sxth	r2, r3
 800adb8:	215e      	movs	r1, #94	; 0x5e
 800adba:	187b      	adds	r3, r7, r1
 800adbc:	801a      	strh	r2, [r3, #0]
 800adbe:	687a      	ldr	r2, [r7, #4]
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	781b      	ldrb	r3, [r3, #0]
 800adc4:	009b      	lsls	r3, r3, #2
 800adc6:	18d3      	adds	r3, r2, r3
 800adc8:	187a      	adds	r2, r7, r1
 800adca:	8812      	ldrh	r2, [r2, #0]
 800adcc:	49a2      	ldr	r1, [pc, #648]	; (800b058 <USB_ActivateEndpoint+0x368>)
 800adce:	430a      	orrs	r2, r1
 800add0:	b292      	uxth	r2, r2
 800add2:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	7b1b      	ldrb	r3, [r3, #12]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d000      	beq.n	800adde <USB_ActivateEndpoint+0xee>
 800addc:	e150      	b.n	800b080 <USB_ActivateEndpoint+0x390>
  {
    if (ep->is_in != 0U)
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	785b      	ldrb	r3, [r3, #1]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d100      	bne.n	800ade8 <USB_ActivateEndpoint+0xf8>
 800ade6:	e07a      	b.n	800aede <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	617b      	str	r3, [r7, #20]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2250      	movs	r2, #80	; 0x50
 800adf0:	5a9b      	ldrh	r3, [r3, r2]
 800adf2:	b29b      	uxth	r3, r3
 800adf4:	001a      	movs	r2, r3
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	189b      	adds	r3, r3, r2
 800adfa:	617b      	str	r3, [r7, #20]
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	00da      	lsls	r2, r3, #3
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	18d3      	adds	r3, r2, r3
 800ae06:	2280      	movs	r2, #128	; 0x80
 800ae08:	00d2      	lsls	r2, r2, #3
 800ae0a:	4694      	mov	ip, r2
 800ae0c:	4463      	add	r3, ip
 800ae0e:	613b      	str	r3, [r7, #16]
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	88db      	ldrh	r3, [r3, #6]
 800ae14:	085b      	lsrs	r3, r3, #1
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	18db      	adds	r3, r3, r3
 800ae1a:	b29a      	uxth	r2, r3
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	18d2      	adds	r2, r2, r3
 800ae2a:	210e      	movs	r1, #14
 800ae2c:	187b      	adds	r3, r7, r1
 800ae2e:	8812      	ldrh	r2, [r2, #0]
 800ae30:	801a      	strh	r2, [r3, #0]
 800ae32:	187b      	adds	r3, r7, r1
 800ae34:	881b      	ldrh	r3, [r3, #0]
 800ae36:	2240      	movs	r2, #64	; 0x40
 800ae38:	4013      	ands	r3, r2
 800ae3a:	d016      	beq.n	800ae6a <USB_ActivateEndpoint+0x17a>
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	18d3      	adds	r3, r2, r3
 800ae46:	881b      	ldrh	r3, [r3, #0]
 800ae48:	b29a      	uxth	r2, r3
 800ae4a:	200c      	movs	r0, #12
 800ae4c:	183b      	adds	r3, r7, r0
 800ae4e:	4983      	ldr	r1, [pc, #524]	; (800b05c <USB_ActivateEndpoint+0x36c>)
 800ae50:	400a      	ands	r2, r1
 800ae52:	801a      	strh	r2, [r3, #0]
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	18d3      	adds	r3, r2, r3
 800ae5e:	183a      	adds	r2, r7, r0
 800ae60:	8812      	ldrh	r2, [r2, #0]
 800ae62:	497f      	ldr	r1, [pc, #508]	; (800b060 <USB_ActivateEndpoint+0x370>)
 800ae64:	430a      	orrs	r2, r1
 800ae66:	b292      	uxth	r2, r2
 800ae68:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	78db      	ldrb	r3, [r3, #3]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d01d      	beq.n	800aeae <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	009b      	lsls	r3, r3, #2
 800ae7a:	18d3      	adds	r3, r2, r3
 800ae7c:	881b      	ldrh	r3, [r3, #0]
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	2008      	movs	r0, #8
 800ae82:	183b      	adds	r3, r7, r0
 800ae84:	4977      	ldr	r1, [pc, #476]	; (800b064 <USB_ActivateEndpoint+0x374>)
 800ae86:	400a      	ands	r2, r1
 800ae88:	801a      	strh	r2, [r3, #0]
 800ae8a:	183b      	adds	r3, r7, r0
 800ae8c:	183a      	adds	r2, r7, r0
 800ae8e:	8812      	ldrh	r2, [r2, #0]
 800ae90:	2120      	movs	r1, #32
 800ae92:	404a      	eors	r2, r1
 800ae94:	801a      	strh	r2, [r3, #0]
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	781b      	ldrb	r3, [r3, #0]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	18d3      	adds	r3, r2, r3
 800aea0:	183a      	adds	r2, r7, r0
 800aea2:	8812      	ldrh	r2, [r2, #0]
 800aea4:	496c      	ldr	r1, [pc, #432]	; (800b058 <USB_ActivateEndpoint+0x368>)
 800aea6:	430a      	orrs	r2, r1
 800aea8:	b292      	uxth	r2, r2
 800aeaa:	801a      	strh	r2, [r3, #0]
 800aeac:	e25e      	b.n	800b36c <USB_ActivateEndpoint+0x67c>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	18d3      	adds	r3, r2, r3
 800aeb8:	881b      	ldrh	r3, [r3, #0]
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	200a      	movs	r0, #10
 800aebe:	183b      	adds	r3, r7, r0
 800aec0:	4968      	ldr	r1, [pc, #416]	; (800b064 <USB_ActivateEndpoint+0x374>)
 800aec2:	400a      	ands	r2, r1
 800aec4:	801a      	strh	r2, [r3, #0]
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	009b      	lsls	r3, r3, #2
 800aece:	18d3      	adds	r3, r2, r3
 800aed0:	183a      	adds	r2, r7, r0
 800aed2:	8812      	ldrh	r2, [r2, #0]
 800aed4:	4960      	ldr	r1, [pc, #384]	; (800b058 <USB_ActivateEndpoint+0x368>)
 800aed6:	430a      	orrs	r2, r1
 800aed8:	b292      	uxth	r2, r2
 800aeda:	801a      	strh	r2, [r3, #0]
 800aedc:	e246      	b.n	800b36c <USB_ActivateEndpoint+0x67c>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2250      	movs	r2, #80	; 0x50
 800aee6:	5a9b      	ldrh	r3, [r3, r2]
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	001a      	movs	r2, r3
 800aeec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeee:	189b      	adds	r3, r3, r2
 800aef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	781b      	ldrb	r3, [r3, #0]
 800aef6:	00da      	lsls	r2, r3, #3
 800aef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aefa:	18d3      	adds	r3, r2, r3
 800aefc:	4a5a      	ldr	r2, [pc, #360]	; (800b068 <USB_ActivateEndpoint+0x378>)
 800aefe:	4694      	mov	ip, r2
 800af00:	4463      	add	r3, ip
 800af02:	62bb      	str	r3, [r7, #40]	; 0x28
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	88db      	ldrh	r3, [r3, #6]
 800af08:	085b      	lsrs	r3, r3, #1
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	18db      	adds	r3, r3, r3
 800af0e:	b29a      	uxth	r2, r3
 800af10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af12:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	627b      	str	r3, [r7, #36]	; 0x24
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2250      	movs	r2, #80	; 0x50
 800af1c:	5a9b      	ldrh	r3, [r3, r2]
 800af1e:	b29b      	uxth	r3, r3
 800af20:	001a      	movs	r2, r3
 800af22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af24:	189b      	adds	r3, r3, r2
 800af26:	627b      	str	r3, [r7, #36]	; 0x24
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	00da      	lsls	r2, r3, #3
 800af2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af30:	18d3      	adds	r3, r2, r3
 800af32:	4a4e      	ldr	r2, [pc, #312]	; (800b06c <USB_ActivateEndpoint+0x37c>)
 800af34:	4694      	mov	ip, r2
 800af36:	4463      	add	r3, ip
 800af38:	623b      	str	r3, [r7, #32]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	691b      	ldr	r3, [r3, #16]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d110      	bne.n	800af64 <USB_ActivateEndpoint+0x274>
 800af42:	6a3b      	ldr	r3, [r7, #32]
 800af44:	881b      	ldrh	r3, [r3, #0]
 800af46:	b29b      	uxth	r3, r3
 800af48:	4a49      	ldr	r2, [pc, #292]	; (800b070 <USB_ActivateEndpoint+0x380>)
 800af4a:	4013      	ands	r3, r2
 800af4c:	b29a      	uxth	r2, r3
 800af4e:	6a3b      	ldr	r3, [r7, #32]
 800af50:	801a      	strh	r2, [r3, #0]
 800af52:	6a3b      	ldr	r3, [r7, #32]
 800af54:	881b      	ldrh	r3, [r3, #0]
 800af56:	b29b      	uxth	r3, r3
 800af58:	4a46      	ldr	r2, [pc, #280]	; (800b074 <USB_ActivateEndpoint+0x384>)
 800af5a:	4313      	orrs	r3, r2
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	801a      	strh	r2, [r3, #0]
 800af62:	e02b      	b.n	800afbc <USB_ActivateEndpoint+0x2cc>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	2b3e      	cmp	r3, #62	; 0x3e
 800af6a:	d812      	bhi.n	800af92 <USB_ActivateEndpoint+0x2a2>
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	085b      	lsrs	r3, r3, #1
 800af72:	663b      	str	r3, [r7, #96]	; 0x60
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	2201      	movs	r2, #1
 800af7a:	4013      	ands	r3, r2
 800af7c:	d002      	beq.n	800af84 <USB_ActivateEndpoint+0x294>
 800af7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800af80:	3301      	adds	r3, #1
 800af82:	663b      	str	r3, [r7, #96]	; 0x60
 800af84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800af86:	b29b      	uxth	r3, r3
 800af88:	029b      	lsls	r3, r3, #10
 800af8a:	b29a      	uxth	r2, r3
 800af8c:	6a3b      	ldr	r3, [r7, #32]
 800af8e:	801a      	strh	r2, [r3, #0]
 800af90:	e014      	b.n	800afbc <USB_ActivateEndpoint+0x2cc>
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	095b      	lsrs	r3, r3, #5
 800af98:	663b      	str	r3, [r7, #96]	; 0x60
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	221f      	movs	r2, #31
 800afa0:	4013      	ands	r3, r2
 800afa2:	d102      	bne.n	800afaa <USB_ActivateEndpoint+0x2ba>
 800afa4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800afa6:	3b01      	subs	r3, #1
 800afa8:	663b      	str	r3, [r7, #96]	; 0x60
 800afaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800afac:	b29b      	uxth	r3, r3
 800afae:	029b      	lsls	r3, r3, #10
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	4a30      	ldr	r2, [pc, #192]	; (800b074 <USB_ActivateEndpoint+0x384>)
 800afb4:	4313      	orrs	r3, r2
 800afb6:	b29a      	uxth	r2, r3
 800afb8:	6a3b      	ldr	r3, [r7, #32]
 800afba:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	18d2      	adds	r2, r2, r3
 800afc6:	211e      	movs	r1, #30
 800afc8:	187b      	adds	r3, r7, r1
 800afca:	8812      	ldrh	r2, [r2, #0]
 800afcc:	801a      	strh	r2, [r3, #0]
 800afce:	187b      	adds	r3, r7, r1
 800afd0:	881a      	ldrh	r2, [r3, #0]
 800afd2:	2380      	movs	r3, #128	; 0x80
 800afd4:	01db      	lsls	r3, r3, #7
 800afd6:	4013      	ands	r3, r2
 800afd8:	d016      	beq.n	800b008 <USB_ActivateEndpoint+0x318>
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	18d3      	adds	r3, r2, r3
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	b29a      	uxth	r2, r3
 800afe8:	201c      	movs	r0, #28
 800afea:	183b      	adds	r3, r7, r0
 800afec:	491b      	ldr	r1, [pc, #108]	; (800b05c <USB_ActivateEndpoint+0x36c>)
 800afee:	400a      	ands	r2, r1
 800aff0:	801a      	strh	r2, [r3, #0]
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	009b      	lsls	r3, r3, #2
 800affa:	18d3      	adds	r3, r2, r3
 800affc:	183a      	adds	r2, r7, r0
 800affe:	8812      	ldrh	r2, [r2, #0]
 800b000:	491d      	ldr	r1, [pc, #116]	; (800b078 <USB_ActivateEndpoint+0x388>)
 800b002:	430a      	orrs	r2, r1
 800b004:	b292      	uxth	r2, r2
 800b006:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	009b      	lsls	r3, r3, #2
 800b010:	18d3      	adds	r3, r2, r3
 800b012:	881b      	ldrh	r3, [r3, #0]
 800b014:	b29a      	uxth	r2, r3
 800b016:	201a      	movs	r0, #26
 800b018:	183b      	adds	r3, r7, r0
 800b01a:	4918      	ldr	r1, [pc, #96]	; (800b07c <USB_ActivateEndpoint+0x38c>)
 800b01c:	400a      	ands	r2, r1
 800b01e:	801a      	strh	r2, [r3, #0]
 800b020:	183b      	adds	r3, r7, r0
 800b022:	183a      	adds	r2, r7, r0
 800b024:	8812      	ldrh	r2, [r2, #0]
 800b026:	2180      	movs	r1, #128	; 0x80
 800b028:	0149      	lsls	r1, r1, #5
 800b02a:	404a      	eors	r2, r1
 800b02c:	801a      	strh	r2, [r3, #0]
 800b02e:	183b      	adds	r3, r7, r0
 800b030:	183a      	adds	r2, r7, r0
 800b032:	8812      	ldrh	r2, [r2, #0]
 800b034:	2180      	movs	r1, #128	; 0x80
 800b036:	0189      	lsls	r1, r1, #6
 800b038:	404a      	eors	r2, r1
 800b03a:	801a      	strh	r2, [r3, #0]
 800b03c:	687a      	ldr	r2, [r7, #4]
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	18d3      	adds	r3, r2, r3
 800b046:	183a      	adds	r2, r7, r0
 800b048:	8812      	ldrh	r2, [r2, #0]
 800b04a:	4903      	ldr	r1, [pc, #12]	; (800b058 <USB_ActivateEndpoint+0x368>)
 800b04c:	430a      	orrs	r2, r1
 800b04e:	b292      	uxth	r2, r2
 800b050:	801a      	strh	r2, [r3, #0]
 800b052:	e18b      	b.n	800b36c <USB_ActivateEndpoint+0x67c>
 800b054:	ffff898f 	.word	0xffff898f
 800b058:	ffff8080 	.word	0xffff8080
 800b05c:	ffff8f8f 	.word	0xffff8f8f
 800b060:	ffff80c0 	.word	0xffff80c0
 800b064:	ffff8fbf 	.word	0xffff8fbf
 800b068:	00000404 	.word	0x00000404
 800b06c:	00000406 	.word	0x00000406
 800b070:	ffff83ff 	.word	0xffff83ff
 800b074:	ffff8000 	.word	0xffff8000
 800b078:	ffffc080 	.word	0xffffc080
 800b07c:	ffffbf8f 	.word	0xffffbf8f
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800b080:	687a      	ldr	r2, [r7, #4]
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	18d3      	adds	r3, r2, r3
 800b08a:	881b      	ldrh	r3, [r3, #0]
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	205c      	movs	r0, #92	; 0x5c
 800b090:	183b      	adds	r3, r7, r0
 800b092:	49ba      	ldr	r1, [pc, #744]	; (800b37c <USB_ActivateEndpoint+0x68c>)
 800b094:	400a      	ands	r2, r1
 800b096:	801a      	strh	r2, [r3, #0]
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	18d3      	adds	r3, r2, r3
 800b0a2:	183a      	adds	r2, r7, r0
 800b0a4:	8812      	ldrh	r2, [r2, #0]
 800b0a6:	49b6      	ldr	r1, [pc, #728]	; (800b380 <USB_ActivateEndpoint+0x690>)
 800b0a8:	430a      	orrs	r2, r1
 800b0aa:	b292      	uxth	r2, r2
 800b0ac:	801a      	strh	r2, [r3, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	65bb      	str	r3, [r7, #88]	; 0x58
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2250      	movs	r2, #80	; 0x50
 800b0b6:	5a9b      	ldrh	r3, [r3, r2]
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	001a      	movs	r2, r3
 800b0bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b0be:	189b      	adds	r3, r3, r2
 800b0c0:	65bb      	str	r3, [r7, #88]	; 0x58
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	00da      	lsls	r2, r3, #3
 800b0c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b0ca:	18d3      	adds	r3, r2, r3
 800b0cc:	2280      	movs	r2, #128	; 0x80
 800b0ce:	00d2      	lsls	r2, r2, #3
 800b0d0:	4694      	mov	ip, r2
 800b0d2:	4463      	add	r3, ip
 800b0d4:	657b      	str	r3, [r7, #84]	; 0x54
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	891b      	ldrh	r3, [r3, #8]
 800b0da:	085b      	lsrs	r3, r3, #1
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	18db      	adds	r3, r3, r3
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b0e4:	801a      	strh	r2, [r3, #0]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	653b      	str	r3, [r7, #80]	; 0x50
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2250      	movs	r2, #80	; 0x50
 800b0ee:	5a9b      	ldrh	r3, [r3, r2]
 800b0f0:	b29b      	uxth	r3, r3
 800b0f2:	001a      	movs	r2, r3
 800b0f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0f6:	189b      	adds	r3, r3, r2
 800b0f8:	653b      	str	r3, [r7, #80]	; 0x50
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	00da      	lsls	r2, r3, #3
 800b100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b102:	18d3      	adds	r3, r2, r3
 800b104:	4a9f      	ldr	r2, [pc, #636]	; (800b384 <USB_ActivateEndpoint+0x694>)
 800b106:	4694      	mov	ip, r2
 800b108:	4463      	add	r3, ip
 800b10a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	895b      	ldrh	r3, [r3, #10]
 800b110:	085b      	lsrs	r3, r3, #1
 800b112:	b29b      	uxth	r3, r3
 800b114:	18db      	adds	r3, r3, r3
 800b116:	b29a      	uxth	r2, r3
 800b118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b11a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	785b      	ldrb	r3, [r3, #1]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d000      	beq.n	800b126 <USB_ActivateEndpoint+0x436>
 800b124:	e087      	b.n	800b236 <USB_ActivateEndpoint+0x546>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	18d2      	adds	r2, r2, r3
 800b130:	213c      	movs	r1, #60	; 0x3c
 800b132:	187b      	adds	r3, r7, r1
 800b134:	8812      	ldrh	r2, [r2, #0]
 800b136:	801a      	strh	r2, [r3, #0]
 800b138:	187b      	adds	r3, r7, r1
 800b13a:	881a      	ldrh	r2, [r3, #0]
 800b13c:	2380      	movs	r3, #128	; 0x80
 800b13e:	01db      	lsls	r3, r3, #7
 800b140:	4013      	ands	r3, r2
 800b142:	d016      	beq.n	800b172 <USB_ActivateEndpoint+0x482>
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	18d3      	adds	r3, r2, r3
 800b14e:	881b      	ldrh	r3, [r3, #0]
 800b150:	b29a      	uxth	r2, r3
 800b152:	203a      	movs	r0, #58	; 0x3a
 800b154:	183b      	adds	r3, r7, r0
 800b156:	4989      	ldr	r1, [pc, #548]	; (800b37c <USB_ActivateEndpoint+0x68c>)
 800b158:	400a      	ands	r2, r1
 800b15a:	801a      	strh	r2, [r3, #0]
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	18d3      	adds	r3, r2, r3
 800b166:	183a      	adds	r2, r7, r0
 800b168:	8812      	ldrh	r2, [r2, #0]
 800b16a:	4987      	ldr	r1, [pc, #540]	; (800b388 <USB_ActivateEndpoint+0x698>)
 800b16c:	430a      	orrs	r2, r1
 800b16e:	b292      	uxth	r2, r2
 800b170:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	18d2      	adds	r2, r2, r3
 800b17c:	2138      	movs	r1, #56	; 0x38
 800b17e:	187b      	adds	r3, r7, r1
 800b180:	8812      	ldrh	r2, [r2, #0]
 800b182:	801a      	strh	r2, [r3, #0]
 800b184:	187b      	adds	r3, r7, r1
 800b186:	881b      	ldrh	r3, [r3, #0]
 800b188:	2240      	movs	r2, #64	; 0x40
 800b18a:	4013      	ands	r3, r2
 800b18c:	d016      	beq.n	800b1bc <USB_ActivateEndpoint+0x4cc>
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	18d3      	adds	r3, r2, r3
 800b198:	881b      	ldrh	r3, [r3, #0]
 800b19a:	b29a      	uxth	r2, r3
 800b19c:	2036      	movs	r0, #54	; 0x36
 800b19e:	183b      	adds	r3, r7, r0
 800b1a0:	4976      	ldr	r1, [pc, #472]	; (800b37c <USB_ActivateEndpoint+0x68c>)
 800b1a2:	400a      	ands	r2, r1
 800b1a4:	801a      	strh	r2, [r3, #0]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	009b      	lsls	r3, r3, #2
 800b1ae:	18d3      	adds	r3, r2, r3
 800b1b0:	183a      	adds	r2, r7, r0
 800b1b2:	8812      	ldrh	r2, [r2, #0]
 800b1b4:	4975      	ldr	r1, [pc, #468]	; (800b38c <USB_ActivateEndpoint+0x69c>)
 800b1b6:	430a      	orrs	r2, r1
 800b1b8:	b292      	uxth	r2, r2
 800b1ba:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	18d3      	adds	r3, r2, r3
 800b1c6:	881b      	ldrh	r3, [r3, #0]
 800b1c8:	b29a      	uxth	r2, r3
 800b1ca:	2034      	movs	r0, #52	; 0x34
 800b1cc:	183b      	adds	r3, r7, r0
 800b1ce:	4970      	ldr	r1, [pc, #448]	; (800b390 <USB_ActivateEndpoint+0x6a0>)
 800b1d0:	400a      	ands	r2, r1
 800b1d2:	801a      	strh	r2, [r3, #0]
 800b1d4:	183b      	adds	r3, r7, r0
 800b1d6:	183a      	adds	r2, r7, r0
 800b1d8:	8812      	ldrh	r2, [r2, #0]
 800b1da:	2180      	movs	r1, #128	; 0x80
 800b1dc:	0149      	lsls	r1, r1, #5
 800b1de:	404a      	eors	r2, r1
 800b1e0:	801a      	strh	r2, [r3, #0]
 800b1e2:	183b      	adds	r3, r7, r0
 800b1e4:	183a      	adds	r2, r7, r0
 800b1e6:	8812      	ldrh	r2, [r2, #0]
 800b1e8:	2180      	movs	r1, #128	; 0x80
 800b1ea:	0189      	lsls	r1, r1, #6
 800b1ec:	404a      	eors	r2, r1
 800b1ee:	801a      	strh	r2, [r3, #0]
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	781b      	ldrb	r3, [r3, #0]
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	18d3      	adds	r3, r2, r3
 800b1fa:	183a      	adds	r2, r7, r0
 800b1fc:	8812      	ldrh	r2, [r2, #0]
 800b1fe:	4965      	ldr	r1, [pc, #404]	; (800b394 <USB_ActivateEndpoint+0x6a4>)
 800b200:	430a      	orrs	r2, r1
 800b202:	b292      	uxth	r2, r2
 800b204:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	18d3      	adds	r3, r2, r3
 800b210:	881b      	ldrh	r3, [r3, #0]
 800b212:	b29a      	uxth	r2, r3
 800b214:	2032      	movs	r0, #50	; 0x32
 800b216:	183b      	adds	r3, r7, r0
 800b218:	495f      	ldr	r1, [pc, #380]	; (800b398 <USB_ActivateEndpoint+0x6a8>)
 800b21a:	400a      	ands	r2, r1
 800b21c:	801a      	strh	r2, [r3, #0]
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	009b      	lsls	r3, r3, #2
 800b226:	18d3      	adds	r3, r2, r3
 800b228:	183a      	adds	r2, r7, r0
 800b22a:	8812      	ldrh	r2, [r2, #0]
 800b22c:	4959      	ldr	r1, [pc, #356]	; (800b394 <USB_ActivateEndpoint+0x6a4>)
 800b22e:	430a      	orrs	r2, r1
 800b230:	b292      	uxth	r2, r2
 800b232:	801a      	strh	r2, [r3, #0]
 800b234:	e09a      	b.n	800b36c <USB_ActivateEndpoint+0x67c>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	18d2      	adds	r2, r2, r3
 800b240:	214a      	movs	r1, #74	; 0x4a
 800b242:	187b      	adds	r3, r7, r1
 800b244:	8812      	ldrh	r2, [r2, #0]
 800b246:	801a      	strh	r2, [r3, #0]
 800b248:	187b      	adds	r3, r7, r1
 800b24a:	881a      	ldrh	r2, [r3, #0]
 800b24c:	2380      	movs	r3, #128	; 0x80
 800b24e:	01db      	lsls	r3, r3, #7
 800b250:	4013      	ands	r3, r2
 800b252:	d016      	beq.n	800b282 <USB_ActivateEndpoint+0x592>
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	009b      	lsls	r3, r3, #2
 800b25c:	18d3      	adds	r3, r2, r3
 800b25e:	881b      	ldrh	r3, [r3, #0]
 800b260:	b29a      	uxth	r2, r3
 800b262:	2048      	movs	r0, #72	; 0x48
 800b264:	183b      	adds	r3, r7, r0
 800b266:	4945      	ldr	r1, [pc, #276]	; (800b37c <USB_ActivateEndpoint+0x68c>)
 800b268:	400a      	ands	r2, r1
 800b26a:	801a      	strh	r2, [r3, #0]
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	18d3      	adds	r3, r2, r3
 800b276:	183a      	adds	r2, r7, r0
 800b278:	8812      	ldrh	r2, [r2, #0]
 800b27a:	4943      	ldr	r1, [pc, #268]	; (800b388 <USB_ActivateEndpoint+0x698>)
 800b27c:	430a      	orrs	r2, r1
 800b27e:	b292      	uxth	r2, r2
 800b280:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	009b      	lsls	r3, r3, #2
 800b28a:	18d2      	adds	r2, r2, r3
 800b28c:	2146      	movs	r1, #70	; 0x46
 800b28e:	187b      	adds	r3, r7, r1
 800b290:	8812      	ldrh	r2, [r2, #0]
 800b292:	801a      	strh	r2, [r3, #0]
 800b294:	187b      	adds	r3, r7, r1
 800b296:	881b      	ldrh	r3, [r3, #0]
 800b298:	2240      	movs	r2, #64	; 0x40
 800b29a:	4013      	ands	r3, r2
 800b29c:	d016      	beq.n	800b2cc <USB_ActivateEndpoint+0x5dc>
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	18d3      	adds	r3, r2, r3
 800b2a8:	881b      	ldrh	r3, [r3, #0]
 800b2aa:	b29a      	uxth	r2, r3
 800b2ac:	2044      	movs	r0, #68	; 0x44
 800b2ae:	183b      	adds	r3, r7, r0
 800b2b0:	4932      	ldr	r1, [pc, #200]	; (800b37c <USB_ActivateEndpoint+0x68c>)
 800b2b2:	400a      	ands	r2, r1
 800b2b4:	801a      	strh	r2, [r3, #0]
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	18d3      	adds	r3, r2, r3
 800b2c0:	183a      	adds	r2, r7, r0
 800b2c2:	8812      	ldrh	r2, [r2, #0]
 800b2c4:	4931      	ldr	r1, [pc, #196]	; (800b38c <USB_ActivateEndpoint+0x69c>)
 800b2c6:	430a      	orrs	r2, r1
 800b2c8:	b292      	uxth	r2, r2
 800b2ca:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	78db      	ldrb	r3, [r3, #3]
 800b2d0:	2b01      	cmp	r3, #1
 800b2d2:	d01d      	beq.n	800b310 <USB_ActivateEndpoint+0x620>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	009b      	lsls	r3, r3, #2
 800b2dc:	18d3      	adds	r3, r2, r3
 800b2de:	881b      	ldrh	r3, [r3, #0]
 800b2e0:	b29a      	uxth	r2, r3
 800b2e2:	2040      	movs	r0, #64	; 0x40
 800b2e4:	183b      	adds	r3, r7, r0
 800b2e6:	492c      	ldr	r1, [pc, #176]	; (800b398 <USB_ActivateEndpoint+0x6a8>)
 800b2e8:	400a      	ands	r2, r1
 800b2ea:	801a      	strh	r2, [r3, #0]
 800b2ec:	183b      	adds	r3, r7, r0
 800b2ee:	183a      	adds	r2, r7, r0
 800b2f0:	8812      	ldrh	r2, [r2, #0]
 800b2f2:	2120      	movs	r1, #32
 800b2f4:	404a      	eors	r2, r1
 800b2f6:	801a      	strh	r2, [r3, #0]
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	18d3      	adds	r3, r2, r3
 800b302:	183a      	adds	r2, r7, r0
 800b304:	8812      	ldrh	r2, [r2, #0]
 800b306:	4923      	ldr	r1, [pc, #140]	; (800b394 <USB_ActivateEndpoint+0x6a4>)
 800b308:	430a      	orrs	r2, r1
 800b30a:	b292      	uxth	r2, r2
 800b30c:	801a      	strh	r2, [r3, #0]
 800b30e:	e016      	b.n	800b33e <USB_ActivateEndpoint+0x64e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	18d3      	adds	r3, r2, r3
 800b31a:	881b      	ldrh	r3, [r3, #0]
 800b31c:	b29a      	uxth	r2, r3
 800b31e:	2042      	movs	r0, #66	; 0x42
 800b320:	183b      	adds	r3, r7, r0
 800b322:	491d      	ldr	r1, [pc, #116]	; (800b398 <USB_ActivateEndpoint+0x6a8>)
 800b324:	400a      	ands	r2, r1
 800b326:	801a      	strh	r2, [r3, #0]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	18d3      	adds	r3, r2, r3
 800b332:	183a      	adds	r2, r7, r0
 800b334:	8812      	ldrh	r2, [r2, #0]
 800b336:	4917      	ldr	r1, [pc, #92]	; (800b394 <USB_ActivateEndpoint+0x6a4>)
 800b338:	430a      	orrs	r2, r1
 800b33a:	b292      	uxth	r2, r2
 800b33c:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	18d3      	adds	r3, r2, r3
 800b348:	881b      	ldrh	r3, [r3, #0]
 800b34a:	b29a      	uxth	r2, r3
 800b34c:	203e      	movs	r0, #62	; 0x3e
 800b34e:	183b      	adds	r3, r7, r0
 800b350:	490f      	ldr	r1, [pc, #60]	; (800b390 <USB_ActivateEndpoint+0x6a0>)
 800b352:	400a      	ands	r2, r1
 800b354:	801a      	strh	r2, [r3, #0]
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	781b      	ldrb	r3, [r3, #0]
 800b35c:	009b      	lsls	r3, r3, #2
 800b35e:	18d3      	adds	r3, r2, r3
 800b360:	183a      	adds	r2, r7, r0
 800b362:	8812      	ldrh	r2, [r2, #0]
 800b364:	490b      	ldr	r1, [pc, #44]	; (800b394 <USB_ActivateEndpoint+0x6a4>)
 800b366:	430a      	orrs	r2, r1
 800b368:	b292      	uxth	r2, r2
 800b36a:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 800b36c:	2367      	movs	r3, #103	; 0x67
 800b36e:	18fb      	adds	r3, r7, r3
 800b370:	781b      	ldrb	r3, [r3, #0]
}
 800b372:	0018      	movs	r0, r3
 800b374:	46bd      	mov	sp, r7
 800b376:	b01a      	add	sp, #104	; 0x68
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	46c0      	nop			; (mov r8, r8)
 800b37c:	ffff8f8f 	.word	0xffff8f8f
 800b380:	ffff8180 	.word	0xffff8180
 800b384:	00000404 	.word	0x00000404
 800b388:	ffffc080 	.word	0xffffc080
 800b38c:	ffff80c0 	.word	0xffff80c0
 800b390:	ffffbf8f 	.word	0xffffbf8f
 800b394:	ffff8080 	.word	0xffff8080
 800b398:	ffff8fbf 	.word	0xffff8fbf

0800b39c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b08c      	sub	sp, #48	; 0x30
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	7b1b      	ldrb	r3, [r3, #12]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d000      	beq.n	800b3b0 <USB_DeactivateEndpoint+0x14>
 800b3ae:	e07e      	b.n	800b4ae <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	785b      	ldrb	r3, [r3, #1]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d03c      	beq.n	800b432 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	18d2      	adds	r2, r2, r3
 800b3c2:	210c      	movs	r1, #12
 800b3c4:	187b      	adds	r3, r7, r1
 800b3c6:	8812      	ldrh	r2, [r2, #0]
 800b3c8:	801a      	strh	r2, [r3, #0]
 800b3ca:	187b      	adds	r3, r7, r1
 800b3cc:	881b      	ldrh	r3, [r3, #0]
 800b3ce:	2240      	movs	r2, #64	; 0x40
 800b3d0:	4013      	ands	r3, r2
 800b3d2:	d016      	beq.n	800b402 <USB_DeactivateEndpoint+0x66>
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	781b      	ldrb	r3, [r3, #0]
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	18d3      	adds	r3, r2, r3
 800b3de:	881b      	ldrh	r3, [r3, #0]
 800b3e0:	b29a      	uxth	r2, r3
 800b3e2:	200a      	movs	r0, #10
 800b3e4:	183b      	adds	r3, r7, r0
 800b3e6:	49c7      	ldr	r1, [pc, #796]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b3e8:	400a      	ands	r2, r1
 800b3ea:	801a      	strh	r2, [r3, #0]
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	781b      	ldrb	r3, [r3, #0]
 800b3f2:	009b      	lsls	r3, r3, #2
 800b3f4:	18d3      	adds	r3, r2, r3
 800b3f6:	183a      	adds	r2, r7, r0
 800b3f8:	8812      	ldrh	r2, [r2, #0]
 800b3fa:	49c3      	ldr	r1, [pc, #780]	; (800b708 <USB_DeactivateEndpoint+0x36c>)
 800b3fc:	430a      	orrs	r2, r1
 800b3fe:	b292      	uxth	r2, r2
 800b400:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	18d3      	adds	r3, r2, r3
 800b40c:	881b      	ldrh	r3, [r3, #0]
 800b40e:	b29a      	uxth	r2, r3
 800b410:	2008      	movs	r0, #8
 800b412:	183b      	adds	r3, r7, r0
 800b414:	49bd      	ldr	r1, [pc, #756]	; (800b70c <USB_DeactivateEndpoint+0x370>)
 800b416:	400a      	ands	r2, r1
 800b418:	801a      	strh	r2, [r3, #0]
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	18d3      	adds	r3, r2, r3
 800b424:	183a      	adds	r2, r7, r0
 800b426:	8812      	ldrh	r2, [r2, #0]
 800b428:	49b9      	ldr	r1, [pc, #740]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b42a:	430a      	orrs	r2, r1
 800b42c:	b292      	uxth	r2, r2
 800b42e:	801a      	strh	r2, [r3, #0]
 800b430:	e163      	b.n	800b6fa <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	18d2      	adds	r2, r2, r3
 800b43c:	2112      	movs	r1, #18
 800b43e:	187b      	adds	r3, r7, r1
 800b440:	8812      	ldrh	r2, [r2, #0]
 800b442:	801a      	strh	r2, [r3, #0]
 800b444:	187b      	adds	r3, r7, r1
 800b446:	881a      	ldrh	r2, [r3, #0]
 800b448:	2380      	movs	r3, #128	; 0x80
 800b44a:	01db      	lsls	r3, r3, #7
 800b44c:	4013      	ands	r3, r2
 800b44e:	d016      	beq.n	800b47e <USB_DeactivateEndpoint+0xe2>
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	009b      	lsls	r3, r3, #2
 800b458:	18d3      	adds	r3, r2, r3
 800b45a:	881b      	ldrh	r3, [r3, #0]
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	2010      	movs	r0, #16
 800b460:	183b      	adds	r3, r7, r0
 800b462:	49a8      	ldr	r1, [pc, #672]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b464:	400a      	ands	r2, r1
 800b466:	801a      	strh	r2, [r3, #0]
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	009b      	lsls	r3, r3, #2
 800b470:	18d3      	adds	r3, r2, r3
 800b472:	183a      	adds	r2, r7, r0
 800b474:	8812      	ldrh	r2, [r2, #0]
 800b476:	49a7      	ldr	r1, [pc, #668]	; (800b714 <USB_DeactivateEndpoint+0x378>)
 800b478:	430a      	orrs	r2, r1
 800b47a:	b292      	uxth	r2, r2
 800b47c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	18d3      	adds	r3, r2, r3
 800b488:	881b      	ldrh	r3, [r3, #0]
 800b48a:	b29a      	uxth	r2, r3
 800b48c:	200e      	movs	r0, #14
 800b48e:	183b      	adds	r3, r7, r0
 800b490:	49a1      	ldr	r1, [pc, #644]	; (800b718 <USB_DeactivateEndpoint+0x37c>)
 800b492:	400a      	ands	r2, r1
 800b494:	801a      	strh	r2, [r3, #0]
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	18d3      	adds	r3, r2, r3
 800b4a0:	183a      	adds	r2, r7, r0
 800b4a2:	8812      	ldrh	r2, [r2, #0]
 800b4a4:	499a      	ldr	r1, [pc, #616]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b4a6:	430a      	orrs	r2, r1
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	801a      	strh	r2, [r3, #0]
 800b4ac:	e125      	b.n	800b6fa <USB_DeactivateEndpoint+0x35e>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	785b      	ldrb	r3, [r3, #1]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d000      	beq.n	800b4b8 <USB_DeactivateEndpoint+0x11c>
 800b4b6:	e090      	b.n	800b5da <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	781b      	ldrb	r3, [r3, #0]
 800b4be:	009b      	lsls	r3, r3, #2
 800b4c0:	18d2      	adds	r2, r2, r3
 800b4c2:	2120      	movs	r1, #32
 800b4c4:	187b      	adds	r3, r7, r1
 800b4c6:	8812      	ldrh	r2, [r2, #0]
 800b4c8:	801a      	strh	r2, [r3, #0]
 800b4ca:	187b      	adds	r3, r7, r1
 800b4cc:	881a      	ldrh	r2, [r3, #0]
 800b4ce:	2380      	movs	r3, #128	; 0x80
 800b4d0:	01db      	lsls	r3, r3, #7
 800b4d2:	4013      	ands	r3, r2
 800b4d4:	d016      	beq.n	800b504 <USB_DeactivateEndpoint+0x168>
 800b4d6:	687a      	ldr	r2, [r7, #4]
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	781b      	ldrb	r3, [r3, #0]
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	18d3      	adds	r3, r2, r3
 800b4e0:	881b      	ldrh	r3, [r3, #0]
 800b4e2:	b29a      	uxth	r2, r3
 800b4e4:	201e      	movs	r0, #30
 800b4e6:	183b      	adds	r3, r7, r0
 800b4e8:	4986      	ldr	r1, [pc, #536]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b4ea:	400a      	ands	r2, r1
 800b4ec:	801a      	strh	r2, [r3, #0]
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	18d3      	adds	r3, r2, r3
 800b4f8:	183a      	adds	r2, r7, r0
 800b4fa:	8812      	ldrh	r2, [r2, #0]
 800b4fc:	4985      	ldr	r1, [pc, #532]	; (800b714 <USB_DeactivateEndpoint+0x378>)
 800b4fe:	430a      	orrs	r2, r1
 800b500:	b292      	uxth	r2, r2
 800b502:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	18d2      	adds	r2, r2, r3
 800b50e:	211c      	movs	r1, #28
 800b510:	187b      	adds	r3, r7, r1
 800b512:	8812      	ldrh	r2, [r2, #0]
 800b514:	801a      	strh	r2, [r3, #0]
 800b516:	187b      	adds	r3, r7, r1
 800b518:	881b      	ldrh	r3, [r3, #0]
 800b51a:	2240      	movs	r2, #64	; 0x40
 800b51c:	4013      	ands	r3, r2
 800b51e:	d016      	beq.n	800b54e <USB_DeactivateEndpoint+0x1b2>
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	18d3      	adds	r3, r2, r3
 800b52a:	881b      	ldrh	r3, [r3, #0]
 800b52c:	b29a      	uxth	r2, r3
 800b52e:	201a      	movs	r0, #26
 800b530:	183b      	adds	r3, r7, r0
 800b532:	4974      	ldr	r1, [pc, #464]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b534:	400a      	ands	r2, r1
 800b536:	801a      	strh	r2, [r3, #0]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	18d3      	adds	r3, r2, r3
 800b542:	183a      	adds	r2, r7, r0
 800b544:	8812      	ldrh	r2, [r2, #0]
 800b546:	4970      	ldr	r1, [pc, #448]	; (800b708 <USB_DeactivateEndpoint+0x36c>)
 800b548:	430a      	orrs	r2, r1
 800b54a:	b292      	uxth	r2, r2
 800b54c:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	781b      	ldrb	r3, [r3, #0]
 800b554:	009b      	lsls	r3, r3, #2
 800b556:	18d3      	adds	r3, r2, r3
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	b29a      	uxth	r2, r3
 800b55c:	2018      	movs	r0, #24
 800b55e:	183b      	adds	r3, r7, r0
 800b560:	4968      	ldr	r1, [pc, #416]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b562:	400a      	ands	r2, r1
 800b564:	801a      	strh	r2, [r3, #0]
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	18d3      	adds	r3, r2, r3
 800b570:	183a      	adds	r2, r7, r0
 800b572:	8812      	ldrh	r2, [r2, #0]
 800b574:	4964      	ldr	r1, [pc, #400]	; (800b708 <USB_DeactivateEndpoint+0x36c>)
 800b576:	430a      	orrs	r2, r1
 800b578:	b292      	uxth	r2, r2
 800b57a:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	18d3      	adds	r3, r2, r3
 800b586:	881b      	ldrh	r3, [r3, #0]
 800b588:	b29a      	uxth	r2, r3
 800b58a:	2016      	movs	r0, #22
 800b58c:	183b      	adds	r3, r7, r0
 800b58e:	4962      	ldr	r1, [pc, #392]	; (800b718 <USB_DeactivateEndpoint+0x37c>)
 800b590:	400a      	ands	r2, r1
 800b592:	801a      	strh	r2, [r3, #0]
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	18d3      	adds	r3, r2, r3
 800b59e:	183a      	adds	r2, r7, r0
 800b5a0:	8812      	ldrh	r2, [r2, #0]
 800b5a2:	495b      	ldr	r1, [pc, #364]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b5a4:	430a      	orrs	r2, r1
 800b5a6:	b292      	uxth	r2, r2
 800b5a8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	18d3      	adds	r3, r2, r3
 800b5b4:	881b      	ldrh	r3, [r3, #0]
 800b5b6:	b29a      	uxth	r2, r3
 800b5b8:	2014      	movs	r0, #20
 800b5ba:	183b      	adds	r3, r7, r0
 800b5bc:	4953      	ldr	r1, [pc, #332]	; (800b70c <USB_DeactivateEndpoint+0x370>)
 800b5be:	400a      	ands	r2, r1
 800b5c0:	801a      	strh	r2, [r3, #0]
 800b5c2:	687a      	ldr	r2, [r7, #4]
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	18d3      	adds	r3, r2, r3
 800b5cc:	183a      	adds	r2, r7, r0
 800b5ce:	8812      	ldrh	r2, [r2, #0]
 800b5d0:	494f      	ldr	r1, [pc, #316]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b5d2:	430a      	orrs	r2, r1
 800b5d4:	b292      	uxth	r2, r2
 800b5d6:	801a      	strh	r2, [r3, #0]
 800b5d8:	e08f      	b.n	800b6fa <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b5da:	687a      	ldr	r2, [r7, #4]
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	009b      	lsls	r3, r3, #2
 800b5e2:	18d2      	adds	r2, r2, r3
 800b5e4:	212e      	movs	r1, #46	; 0x2e
 800b5e6:	187b      	adds	r3, r7, r1
 800b5e8:	8812      	ldrh	r2, [r2, #0]
 800b5ea:	801a      	strh	r2, [r3, #0]
 800b5ec:	187b      	adds	r3, r7, r1
 800b5ee:	881a      	ldrh	r2, [r3, #0]
 800b5f0:	2380      	movs	r3, #128	; 0x80
 800b5f2:	01db      	lsls	r3, r3, #7
 800b5f4:	4013      	ands	r3, r2
 800b5f6:	d016      	beq.n	800b626 <USB_DeactivateEndpoint+0x28a>
 800b5f8:	687a      	ldr	r2, [r7, #4]
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	18d3      	adds	r3, r2, r3
 800b602:	881b      	ldrh	r3, [r3, #0]
 800b604:	b29a      	uxth	r2, r3
 800b606:	202c      	movs	r0, #44	; 0x2c
 800b608:	183b      	adds	r3, r7, r0
 800b60a:	493e      	ldr	r1, [pc, #248]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b60c:	400a      	ands	r2, r1
 800b60e:	801a      	strh	r2, [r3, #0]
 800b610:	687a      	ldr	r2, [r7, #4]
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	18d3      	adds	r3, r2, r3
 800b61a:	183a      	adds	r2, r7, r0
 800b61c:	8812      	ldrh	r2, [r2, #0]
 800b61e:	493d      	ldr	r1, [pc, #244]	; (800b714 <USB_DeactivateEndpoint+0x378>)
 800b620:	430a      	orrs	r2, r1
 800b622:	b292      	uxth	r2, r2
 800b624:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	781b      	ldrb	r3, [r3, #0]
 800b62c:	009b      	lsls	r3, r3, #2
 800b62e:	18d2      	adds	r2, r2, r3
 800b630:	212a      	movs	r1, #42	; 0x2a
 800b632:	187b      	adds	r3, r7, r1
 800b634:	8812      	ldrh	r2, [r2, #0]
 800b636:	801a      	strh	r2, [r3, #0]
 800b638:	187b      	adds	r3, r7, r1
 800b63a:	881b      	ldrh	r3, [r3, #0]
 800b63c:	2240      	movs	r2, #64	; 0x40
 800b63e:	4013      	ands	r3, r2
 800b640:	d016      	beq.n	800b670 <USB_DeactivateEndpoint+0x2d4>
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	009b      	lsls	r3, r3, #2
 800b64a:	18d3      	adds	r3, r2, r3
 800b64c:	881b      	ldrh	r3, [r3, #0]
 800b64e:	b29a      	uxth	r2, r3
 800b650:	2028      	movs	r0, #40	; 0x28
 800b652:	183b      	adds	r3, r7, r0
 800b654:	492b      	ldr	r1, [pc, #172]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b656:	400a      	ands	r2, r1
 800b658:	801a      	strh	r2, [r3, #0]
 800b65a:	687a      	ldr	r2, [r7, #4]
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	009b      	lsls	r3, r3, #2
 800b662:	18d3      	adds	r3, r2, r3
 800b664:	183a      	adds	r2, r7, r0
 800b666:	8812      	ldrh	r2, [r2, #0]
 800b668:	4927      	ldr	r1, [pc, #156]	; (800b708 <USB_DeactivateEndpoint+0x36c>)
 800b66a:	430a      	orrs	r2, r1
 800b66c:	b292      	uxth	r2, r2
 800b66e:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	009b      	lsls	r3, r3, #2
 800b678:	18d3      	adds	r3, r2, r3
 800b67a:	881b      	ldrh	r3, [r3, #0]
 800b67c:	b29a      	uxth	r2, r3
 800b67e:	2026      	movs	r0, #38	; 0x26
 800b680:	183b      	adds	r3, r7, r0
 800b682:	4920      	ldr	r1, [pc, #128]	; (800b704 <USB_DeactivateEndpoint+0x368>)
 800b684:	400a      	ands	r2, r1
 800b686:	801a      	strh	r2, [r3, #0]
 800b688:	687a      	ldr	r2, [r7, #4]
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	18d3      	adds	r3, r2, r3
 800b692:	183a      	adds	r2, r7, r0
 800b694:	8812      	ldrh	r2, [r2, #0]
 800b696:	491f      	ldr	r1, [pc, #124]	; (800b714 <USB_DeactivateEndpoint+0x378>)
 800b698:	430a      	orrs	r2, r1
 800b69a:	b292      	uxth	r2, r2
 800b69c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	18d3      	adds	r3, r2, r3
 800b6a8:	881b      	ldrh	r3, [r3, #0]
 800b6aa:	b29a      	uxth	r2, r3
 800b6ac:	2024      	movs	r0, #36	; 0x24
 800b6ae:	183b      	adds	r3, r7, r0
 800b6b0:	4916      	ldr	r1, [pc, #88]	; (800b70c <USB_DeactivateEndpoint+0x370>)
 800b6b2:	400a      	ands	r2, r1
 800b6b4:	801a      	strh	r2, [r3, #0]
 800b6b6:	687a      	ldr	r2, [r7, #4]
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	781b      	ldrb	r3, [r3, #0]
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	18d3      	adds	r3, r2, r3
 800b6c0:	183a      	adds	r2, r7, r0
 800b6c2:	8812      	ldrh	r2, [r2, #0]
 800b6c4:	4912      	ldr	r1, [pc, #72]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b6c6:	430a      	orrs	r2, r1
 800b6c8:	b292      	uxth	r2, r2
 800b6ca:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	18d3      	adds	r3, r2, r3
 800b6d6:	881b      	ldrh	r3, [r3, #0]
 800b6d8:	b29a      	uxth	r2, r3
 800b6da:	2022      	movs	r0, #34	; 0x22
 800b6dc:	183b      	adds	r3, r7, r0
 800b6de:	490e      	ldr	r1, [pc, #56]	; (800b718 <USB_DeactivateEndpoint+0x37c>)
 800b6e0:	400a      	ands	r2, r1
 800b6e2:	801a      	strh	r2, [r3, #0]
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	781b      	ldrb	r3, [r3, #0]
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	18d3      	adds	r3, r2, r3
 800b6ee:	183a      	adds	r2, r7, r0
 800b6f0:	8812      	ldrh	r2, [r2, #0]
 800b6f2:	4907      	ldr	r1, [pc, #28]	; (800b710 <USB_DeactivateEndpoint+0x374>)
 800b6f4:	430a      	orrs	r2, r1
 800b6f6:	b292      	uxth	r2, r2
 800b6f8:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800b6fa:	2300      	movs	r3, #0
}
 800b6fc:	0018      	movs	r0, r3
 800b6fe:	46bd      	mov	sp, r7
 800b700:	b00c      	add	sp, #48	; 0x30
 800b702:	bd80      	pop	{r7, pc}
 800b704:	ffff8f8f 	.word	0xffff8f8f
 800b708:	ffff80c0 	.word	0xffff80c0
 800b70c:	ffff8fbf 	.word	0xffff8fbf
 800b710:	ffff8080 	.word	0xffff8080
 800b714:	ffffc080 	.word	0xffffc080
 800b718:	ffffbf8f 	.word	0xffffbf8f

0800b71c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b71c:	b5b0      	push	{r4, r5, r7, lr}
 800b71e:	b0c4      	sub	sp, #272	; 0x110
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	785b      	ldrb	r3, [r3, #1]
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d001      	beq.n	800b732 <USB_EPStartXfer+0x16>
 800b72e:	f000 fd63 	bl	800c1f8 <USB_EPStartXfer+0xadc>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	699a      	ldr	r2, [r3, #24]
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d906      	bls.n	800b74c <USB_EPStartXfer+0x30>
    {
      len = ep->maxpacket;
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	691b      	ldr	r3, [r3, #16]
 800b742:	2286      	movs	r2, #134	; 0x86
 800b744:	0052      	lsls	r2, r2, #1
 800b746:	18ba      	adds	r2, r7, r2
 800b748:	6013      	str	r3, [r2, #0]
 800b74a:	e005      	b.n	800b758 <USB_EPStartXfer+0x3c>
    }
    else
    {
      len = ep->xfer_len;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	699b      	ldr	r3, [r3, #24]
 800b750:	2286      	movs	r2, #134	; 0x86
 800b752:	0052      	lsls	r2, r2, #1
 800b754:	18ba      	adds	r2, r7, r2
 800b756:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	7b1b      	ldrb	r3, [r3, #12]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d125      	bne.n	800b7ac <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	6959      	ldr	r1, [r3, #20]
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	88da      	ldrh	r2, [r3, #6]
 800b768:	2486      	movs	r4, #134	; 0x86
 800b76a:	0064      	lsls	r4, r4, #1
 800b76c:	193b      	adds	r3, r7, r4
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	b29b      	uxth	r3, r3
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f001 fa62 	bl	800cc3c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	617b      	str	r3, [r7, #20]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2250      	movs	r2, #80	; 0x50
 800b780:	5a9b      	ldrh	r3, [r3, r2]
 800b782:	b29b      	uxth	r3, r3
 800b784:	001a      	movs	r2, r3
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	189b      	adds	r3, r3, r2
 800b78a:	617b      	str	r3, [r7, #20]
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	00da      	lsls	r2, r3, #3
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	18d3      	adds	r3, r2, r3
 800b796:	4ad4      	ldr	r2, [pc, #848]	; (800bae8 <USB_EPStartXfer+0x3cc>)
 800b798:	4694      	mov	ip, r2
 800b79a:	4463      	add	r3, ip
 800b79c:	613b      	str	r3, [r7, #16]
 800b79e:	193b      	adds	r3, r7, r4
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	b29a      	uxth	r2, r3
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	801a      	strh	r2, [r3, #0]
 800b7a8:	f000 fce4 	bl	800c174 <USB_EPStartXfer+0xa58>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	78db      	ldrb	r3, [r3, #3]
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	d000      	beq.n	800b7b6 <USB_EPStartXfer+0x9a>
 800b7b4:	e358      	b.n	800be68 <USB_EPStartXfer+0x74c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	6a1a      	ldr	r2, [r3, #32]
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d800      	bhi.n	800b7c4 <USB_EPStartXfer+0xa8>
 800b7c2:	e2fe      	b.n	800bdc2 <USB_EPStartXfer+0x6a6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800b7c4:	687a      	ldr	r2, [r7, #4]
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	18d3      	adds	r3, r2, r3
 800b7ce:	881b      	ldrh	r3, [r3, #0]
 800b7d0:	b29a      	uxth	r2, r3
 800b7d2:	205a      	movs	r0, #90	; 0x5a
 800b7d4:	183b      	adds	r3, r7, r0
 800b7d6:	49c5      	ldr	r1, [pc, #788]	; (800baec <USB_EPStartXfer+0x3d0>)
 800b7d8:	400a      	ands	r2, r1
 800b7da:	801a      	strh	r2, [r3, #0]
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	18d3      	adds	r3, r2, r3
 800b7e6:	183a      	adds	r2, r7, r0
 800b7e8:	8812      	ldrh	r2, [r2, #0]
 800b7ea:	49c1      	ldr	r1, [pc, #772]	; (800baf0 <USB_EPStartXfer+0x3d4>)
 800b7ec:	430a      	orrs	r2, r1
 800b7ee:	b292      	uxth	r2, r2
 800b7f0:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	6a1a      	ldr	r2, [r3, #32]
 800b7f6:	2386      	movs	r3, #134	; 0x86
 800b7f8:	005b      	lsls	r3, r3, #1
 800b7fa:	18fb      	adds	r3, r7, r3
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	1ad2      	subs	r2, r2, r3
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	18d3      	adds	r3, r2, r3
 800b80e:	881b      	ldrh	r3, [r3, #0]
 800b810:	b29b      	uxth	r3, r3
 800b812:	001a      	movs	r2, r3
 800b814:	2340      	movs	r3, #64	; 0x40
 800b816:	4013      	ands	r3, r2
 800b818:	d100      	bne.n	800b81c <USB_EPStartXfer+0x100>
 800b81a:	e171      	b.n	800bb00 <USB_EPStartXfer+0x3e4>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	637b      	str	r3, [r7, #52]	; 0x34
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	785b      	ldrb	r3, [r3, #1]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d16c      	bne.n	800b902 <USB_EPStartXfer+0x1e6>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2250      	movs	r2, #80	; 0x50
 800b830:	5a9b      	ldrh	r3, [r3, r2]
 800b832:	b29b      	uxth	r3, r3
 800b834:	001a      	movs	r2, r3
 800b836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b838:	189b      	adds	r3, r3, r2
 800b83a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	00da      	lsls	r2, r3, #3
 800b842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b844:	18d3      	adds	r3, r2, r3
 800b846:	4aab      	ldr	r2, [pc, #684]	; (800baf4 <USB_EPStartXfer+0x3d8>)
 800b848:	4694      	mov	ip, r2
 800b84a:	4463      	add	r3, ip
 800b84c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b84e:	2386      	movs	r3, #134	; 0x86
 800b850:	005b      	lsls	r3, r3, #1
 800b852:	18fb      	adds	r3, r7, r3
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d110      	bne.n	800b87c <USB_EPStartXfer+0x160>
 800b85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85c:	881b      	ldrh	r3, [r3, #0]
 800b85e:	b29b      	uxth	r3, r3
 800b860:	4aa5      	ldr	r2, [pc, #660]	; (800baf8 <USB_EPStartXfer+0x3dc>)
 800b862:	4013      	ands	r3, r2
 800b864:	b29a      	uxth	r2, r3
 800b866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b868:	801a      	strh	r2, [r3, #0]
 800b86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b86c:	881b      	ldrh	r3, [r3, #0]
 800b86e:	b29b      	uxth	r3, r3
 800b870:	4aa2      	ldr	r2, [pc, #648]	; (800bafc <USB_EPStartXfer+0x3e0>)
 800b872:	4313      	orrs	r3, r2
 800b874:	b29a      	uxth	r2, r3
 800b876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b878:	801a      	strh	r2, [r3, #0]
 800b87a:	e05e      	b.n	800b93a <USB_EPStartXfer+0x21e>
 800b87c:	2386      	movs	r3, #134	; 0x86
 800b87e:	005b      	lsls	r3, r3, #1
 800b880:	18fb      	adds	r3, r7, r3
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2b3e      	cmp	r3, #62	; 0x3e
 800b886:	d81c      	bhi.n	800b8c2 <USB_EPStartXfer+0x1a6>
 800b888:	2286      	movs	r2, #134	; 0x86
 800b88a:	0052      	lsls	r2, r2, #1
 800b88c:	18bb      	adds	r3, r7, r2
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	085b      	lsrs	r3, r3, #1
 800b892:	1d79      	adds	r1, r7, #5
 800b894:	31ff      	adds	r1, #255	; 0xff
 800b896:	600b      	str	r3, [r1, #0]
 800b898:	18bb      	adds	r3, r7, r2
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2201      	movs	r2, #1
 800b89e:	4013      	ands	r3, r2
 800b8a0:	d006      	beq.n	800b8b0 <USB_EPStartXfer+0x194>
 800b8a2:	1d7b      	adds	r3, r7, #5
 800b8a4:	33ff      	adds	r3, #255	; 0xff
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	1d7a      	adds	r2, r7, #5
 800b8ac:	32ff      	adds	r2, #255	; 0xff
 800b8ae:	6013      	str	r3, [r2, #0]
 800b8b0:	1d7b      	adds	r3, r7, #5
 800b8b2:	33ff      	adds	r3, #255	; 0xff
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	029b      	lsls	r3, r3, #10
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8be:	801a      	strh	r2, [r3, #0]
 800b8c0:	e03b      	b.n	800b93a <USB_EPStartXfer+0x21e>
 800b8c2:	2286      	movs	r2, #134	; 0x86
 800b8c4:	0052      	lsls	r2, r2, #1
 800b8c6:	18bb      	adds	r3, r7, r2
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	095b      	lsrs	r3, r3, #5
 800b8cc:	1d79      	adds	r1, r7, #5
 800b8ce:	31ff      	adds	r1, #255	; 0xff
 800b8d0:	600b      	str	r3, [r1, #0]
 800b8d2:	18bb      	adds	r3, r7, r2
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	221f      	movs	r2, #31
 800b8d8:	4013      	ands	r3, r2
 800b8da:	d106      	bne.n	800b8ea <USB_EPStartXfer+0x1ce>
 800b8dc:	1d7b      	adds	r3, r7, #5
 800b8de:	33ff      	adds	r3, #255	; 0xff
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	1d7a      	adds	r2, r7, #5
 800b8e6:	32ff      	adds	r2, #255	; 0xff
 800b8e8:	6013      	str	r3, [r2, #0]
 800b8ea:	1d7b      	adds	r3, r7, #5
 800b8ec:	33ff      	adds	r3, #255	; 0xff
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	029b      	lsls	r3, r3, #10
 800b8f4:	b29b      	uxth	r3, r3
 800b8f6:	4a81      	ldr	r2, [pc, #516]	; (800bafc <USB_EPStartXfer+0x3e0>)
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	b29a      	uxth	r2, r3
 800b8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fe:	801a      	strh	r2, [r3, #0]
 800b900:	e01b      	b.n	800b93a <USB_EPStartXfer+0x21e>
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	785b      	ldrb	r3, [r3, #1]
 800b906:	2b01      	cmp	r3, #1
 800b908:	d117      	bne.n	800b93a <USB_EPStartXfer+0x21e>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2250      	movs	r2, #80	; 0x50
 800b90e:	5a9b      	ldrh	r3, [r3, r2]
 800b910:	b29b      	uxth	r3, r3
 800b912:	001a      	movs	r2, r3
 800b914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b916:	189b      	adds	r3, r3, r2
 800b918:	637b      	str	r3, [r7, #52]	; 0x34
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	00da      	lsls	r2, r3, #3
 800b920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b922:	18d3      	adds	r3, r2, r3
 800b924:	4a73      	ldr	r2, [pc, #460]	; (800baf4 <USB_EPStartXfer+0x3d8>)
 800b926:	4694      	mov	ip, r2
 800b928:	4463      	add	r3, ip
 800b92a:	633b      	str	r3, [r7, #48]	; 0x30
 800b92c:	2386      	movs	r3, #134	; 0x86
 800b92e:	005b      	lsls	r3, r3, #1
 800b930:	18fb      	adds	r3, r7, r3
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	b29a      	uxth	r2, r3
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b93a:	2085      	movs	r0, #133	; 0x85
 800b93c:	0040      	lsls	r0, r0, #1
 800b93e:	183b      	adds	r3, r7, r0
 800b940:	683a      	ldr	r2, [r7, #0]
 800b942:	8952      	ldrh	r2, [r2, #10]
 800b944:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	6959      	ldr	r1, [r3, #20]
 800b94a:	2586      	movs	r5, #134	; 0x86
 800b94c:	006d      	lsls	r5, r5, #1
 800b94e:	197b      	adds	r3, r7, r5
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	b29c      	uxth	r4, r3
 800b954:	183b      	adds	r3, r7, r0
 800b956:	881a      	ldrh	r2, [r3, #0]
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	0023      	movs	r3, r4
 800b95c:	f001 f96e 	bl	800cc3c <USB_WritePMA>
            ep->xfer_buff += len;
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	695a      	ldr	r2, [r3, #20]
 800b964:	197b      	adds	r3, r7, r5
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	18d2      	adds	r2, r2, r3
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	6a1a      	ldr	r2, [r3, #32]
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	691b      	ldr	r3, [r3, #16]
 800b976:	429a      	cmp	r2, r3
 800b978:	d909      	bls.n	800b98e <USB_EPStartXfer+0x272>
            {
              ep->xfer_len_db -= len;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	6a1a      	ldr	r2, [r3, #32]
 800b97e:	2386      	movs	r3, #134	; 0x86
 800b980:	005b      	lsls	r3, r3, #1
 800b982:	18fb      	adds	r3, r7, r3
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	1ad2      	subs	r2, r2, r3
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	621a      	str	r2, [r3, #32]
 800b98c:	e008      	b.n	800b9a0 <USB_EPStartXfer+0x284>
            }
            else
            {
              len = ep->xfer_len_db;
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	6a1b      	ldr	r3, [r3, #32]
 800b992:	2286      	movs	r2, #134	; 0x86
 800b994:	0052      	lsls	r2, r2, #1
 800b996:	18ba      	adds	r2, r7, r2
 800b998:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	2200      	movs	r2, #0
 800b99e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	785b      	ldrb	r3, [r3, #1]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d16c      	bne.n	800ba82 <USB_EPStartXfer+0x366>
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	61fb      	str	r3, [r7, #28]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2250      	movs	r2, #80	; 0x50
 800b9b0:	5a9b      	ldrh	r3, [r3, r2]
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	001a      	movs	r2, r3
 800b9b6:	69fb      	ldr	r3, [r7, #28]
 800b9b8:	189b      	adds	r3, r3, r2
 800b9ba:	61fb      	str	r3, [r7, #28]
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	00da      	lsls	r2, r3, #3
 800b9c2:	69fb      	ldr	r3, [r7, #28]
 800b9c4:	18d3      	adds	r3, r2, r3
 800b9c6:	4a48      	ldr	r2, [pc, #288]	; (800bae8 <USB_EPStartXfer+0x3cc>)
 800b9c8:	4694      	mov	ip, r2
 800b9ca:	4463      	add	r3, ip
 800b9cc:	61bb      	str	r3, [r7, #24]
 800b9ce:	2386      	movs	r3, #134	; 0x86
 800b9d0:	005b      	lsls	r3, r3, #1
 800b9d2:	18fb      	adds	r3, r7, r3
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d110      	bne.n	800b9fc <USB_EPStartXfer+0x2e0>
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	881b      	ldrh	r3, [r3, #0]
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	4a45      	ldr	r2, [pc, #276]	; (800baf8 <USB_EPStartXfer+0x3dc>)
 800b9e2:	4013      	ands	r3, r2
 800b9e4:	b29a      	uxth	r2, r3
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	801a      	strh	r2, [r3, #0]
 800b9ea:	69bb      	ldr	r3, [r7, #24]
 800b9ec:	881b      	ldrh	r3, [r3, #0]
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	4a42      	ldr	r2, [pc, #264]	; (800bafc <USB_EPStartXfer+0x3e0>)
 800b9f2:	4313      	orrs	r3, r2
 800b9f4:	b29a      	uxth	r2, r3
 800b9f6:	69bb      	ldr	r3, [r7, #24]
 800b9f8:	801a      	strh	r2, [r3, #0]
 800b9fa:	e060      	b.n	800babe <USB_EPStartXfer+0x3a2>
 800b9fc:	2386      	movs	r3, #134	; 0x86
 800b9fe:	005b      	lsls	r3, r3, #1
 800ba00:	18fb      	adds	r3, r7, r3
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2b3e      	cmp	r3, #62	; 0x3e
 800ba06:	d81c      	bhi.n	800ba42 <USB_EPStartXfer+0x326>
 800ba08:	2286      	movs	r2, #134	; 0x86
 800ba0a:	0052      	lsls	r2, r2, #1
 800ba0c:	18bb      	adds	r3, r7, r2
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	085b      	lsrs	r3, r3, #1
 800ba12:	1c79      	adds	r1, r7, #1
 800ba14:	31ff      	adds	r1, #255	; 0xff
 800ba16:	600b      	str	r3, [r1, #0]
 800ba18:	18bb      	adds	r3, r7, r2
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	4013      	ands	r3, r2
 800ba20:	d006      	beq.n	800ba30 <USB_EPStartXfer+0x314>
 800ba22:	1c7b      	adds	r3, r7, #1
 800ba24:	33ff      	adds	r3, #255	; 0xff
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	1c7a      	adds	r2, r7, #1
 800ba2c:	32ff      	adds	r2, #255	; 0xff
 800ba2e:	6013      	str	r3, [r2, #0]
 800ba30:	1c7b      	adds	r3, r7, #1
 800ba32:	33ff      	adds	r3, #255	; 0xff
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	b29b      	uxth	r3, r3
 800ba38:	029b      	lsls	r3, r3, #10
 800ba3a:	b29a      	uxth	r2, r3
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	801a      	strh	r2, [r3, #0]
 800ba40:	e03d      	b.n	800babe <USB_EPStartXfer+0x3a2>
 800ba42:	2286      	movs	r2, #134	; 0x86
 800ba44:	0052      	lsls	r2, r2, #1
 800ba46:	18bb      	adds	r3, r7, r2
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	095b      	lsrs	r3, r3, #5
 800ba4c:	1c79      	adds	r1, r7, #1
 800ba4e:	31ff      	adds	r1, #255	; 0xff
 800ba50:	600b      	str	r3, [r1, #0]
 800ba52:	18bb      	adds	r3, r7, r2
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	221f      	movs	r2, #31
 800ba58:	4013      	ands	r3, r2
 800ba5a:	d106      	bne.n	800ba6a <USB_EPStartXfer+0x34e>
 800ba5c:	1c7b      	adds	r3, r7, #1
 800ba5e:	33ff      	adds	r3, #255	; 0xff
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	3b01      	subs	r3, #1
 800ba64:	1c7a      	adds	r2, r7, #1
 800ba66:	32ff      	adds	r2, #255	; 0xff
 800ba68:	6013      	str	r3, [r2, #0]
 800ba6a:	1c7b      	adds	r3, r7, #1
 800ba6c:	33ff      	adds	r3, #255	; 0xff
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	029b      	lsls	r3, r3, #10
 800ba74:	b29b      	uxth	r3, r3
 800ba76:	4a21      	ldr	r2, [pc, #132]	; (800bafc <USB_EPStartXfer+0x3e0>)
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	b29a      	uxth	r2, r3
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	801a      	strh	r2, [r3, #0]
 800ba80:	e01d      	b.n	800babe <USB_EPStartXfer+0x3a2>
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	785b      	ldrb	r3, [r3, #1]
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d119      	bne.n	800babe <USB_EPStartXfer+0x3a2>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	627b      	str	r3, [r7, #36]	; 0x24
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2250      	movs	r2, #80	; 0x50
 800ba92:	5a9b      	ldrh	r3, [r3, r2]
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	001a      	movs	r2, r3
 800ba98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9a:	189b      	adds	r3, r3, r2
 800ba9c:	627b      	str	r3, [r7, #36]	; 0x24
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	00da      	lsls	r2, r3, #3
 800baa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa6:	18d3      	adds	r3, r2, r3
 800baa8:	4a0f      	ldr	r2, [pc, #60]	; (800bae8 <USB_EPStartXfer+0x3cc>)
 800baaa:	4694      	mov	ip, r2
 800baac:	4463      	add	r3, ip
 800baae:	623b      	str	r3, [r7, #32]
 800bab0:	2386      	movs	r3, #134	; 0x86
 800bab2:	005b      	lsls	r3, r3, #1
 800bab4:	18fb      	adds	r3, r7, r3
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	b29a      	uxth	r2, r3
 800baba:	6a3b      	ldr	r3, [r7, #32]
 800babc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800babe:	2085      	movs	r0, #133	; 0x85
 800bac0:	0040      	lsls	r0, r0, #1
 800bac2:	183b      	adds	r3, r7, r0
 800bac4:	683a      	ldr	r2, [r7, #0]
 800bac6:	8912      	ldrh	r2, [r2, #8]
 800bac8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	6959      	ldr	r1, [r3, #20]
 800bace:	2386      	movs	r3, #134	; 0x86
 800bad0:	005b      	lsls	r3, r3, #1
 800bad2:	18fb      	adds	r3, r7, r3
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	b29c      	uxth	r4, r3
 800bad8:	183b      	adds	r3, r7, r0
 800bada:	881a      	ldrh	r2, [r3, #0]
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	0023      	movs	r3, r4
 800bae0:	f001 f8ac 	bl	800cc3c <USB_WritePMA>
 800bae4:	e346      	b.n	800c174 <USB_EPStartXfer+0xa58>
 800bae6:	46c0      	nop			; (mov r8, r8)
 800bae8:	00000402 	.word	0x00000402
 800baec:	ffff8f8f 	.word	0xffff8f8f
 800baf0:	ffff8180 	.word	0xffff8180
 800baf4:	00000406 	.word	0x00000406
 800baf8:	ffff83ff 	.word	0xffff83ff
 800bafc:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	785b      	ldrb	r3, [r3, #1]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d16a      	bne.n	800bbde <USB_EPStartXfer+0x4c2>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2250      	movs	r2, #80	; 0x50
 800bb10:	5a9b      	ldrh	r3, [r3, r2]
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	001a      	movs	r2, r3
 800bb16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb18:	189b      	adds	r3, r3, r2
 800bb1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	00da      	lsls	r2, r3, #3
 800bb22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb24:	18d3      	adds	r3, r2, r3
 800bb26:	4aca      	ldr	r2, [pc, #808]	; (800be50 <USB_EPStartXfer+0x734>)
 800bb28:	4694      	mov	ip, r2
 800bb2a:	4463      	add	r3, ip
 800bb2c:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb2e:	2386      	movs	r3, #134	; 0x86
 800bb30:	005b      	lsls	r3, r3, #1
 800bb32:	18fb      	adds	r3, r7, r3
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d110      	bne.n	800bb5c <USB_EPStartXfer+0x440>
 800bb3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb3c:	881b      	ldrh	r3, [r3, #0]
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	4ac4      	ldr	r2, [pc, #784]	; (800be54 <USB_EPStartXfer+0x738>)
 800bb42:	4013      	ands	r3, r2
 800bb44:	b29a      	uxth	r2, r3
 800bb46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb48:	801a      	strh	r2, [r3, #0]
 800bb4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb4c:	881b      	ldrh	r3, [r3, #0]
 800bb4e:	b29b      	uxth	r3, r3
 800bb50:	4ac1      	ldr	r2, [pc, #772]	; (800be58 <USB_EPStartXfer+0x73c>)
 800bb52:	4313      	orrs	r3, r2
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb58:	801a      	strh	r2, [r3, #0]
 800bb5a:	e05e      	b.n	800bc1a <USB_EPStartXfer+0x4fe>
 800bb5c:	2386      	movs	r3, #134	; 0x86
 800bb5e:	005b      	lsls	r3, r3, #1
 800bb60:	18fb      	adds	r3, r7, r3
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	2b3e      	cmp	r3, #62	; 0x3e
 800bb66:	d81b      	bhi.n	800bba0 <USB_EPStartXfer+0x484>
 800bb68:	2286      	movs	r2, #134	; 0x86
 800bb6a:	0052      	lsls	r2, r2, #1
 800bb6c:	18bb      	adds	r3, r7, r2
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	085b      	lsrs	r3, r3, #1
 800bb72:	21fc      	movs	r1, #252	; 0xfc
 800bb74:	1879      	adds	r1, r7, r1
 800bb76:	600b      	str	r3, [r1, #0]
 800bb78:	18bb      	adds	r3, r7, r2
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	4013      	ands	r3, r2
 800bb80:	d005      	beq.n	800bb8e <USB_EPStartXfer+0x472>
 800bb82:	22fc      	movs	r2, #252	; 0xfc
 800bb84:	18bb      	adds	r3, r7, r2
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	3301      	adds	r3, #1
 800bb8a:	18ba      	adds	r2, r7, r2
 800bb8c:	6013      	str	r3, [r2, #0]
 800bb8e:	23fc      	movs	r3, #252	; 0xfc
 800bb90:	18fb      	adds	r3, r7, r3
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	029b      	lsls	r3, r3, #10
 800bb98:	b29a      	uxth	r2, r3
 800bb9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb9c:	801a      	strh	r2, [r3, #0]
 800bb9e:	e03c      	b.n	800bc1a <USB_EPStartXfer+0x4fe>
 800bba0:	2286      	movs	r2, #134	; 0x86
 800bba2:	0052      	lsls	r2, r2, #1
 800bba4:	18bb      	adds	r3, r7, r2
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	095b      	lsrs	r3, r3, #5
 800bbaa:	21fc      	movs	r1, #252	; 0xfc
 800bbac:	1879      	adds	r1, r7, r1
 800bbae:	600b      	str	r3, [r1, #0]
 800bbb0:	18bb      	adds	r3, r7, r2
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	221f      	movs	r2, #31
 800bbb6:	4013      	ands	r3, r2
 800bbb8:	d105      	bne.n	800bbc6 <USB_EPStartXfer+0x4aa>
 800bbba:	22fc      	movs	r2, #252	; 0xfc
 800bbbc:	18bb      	adds	r3, r7, r2
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	3b01      	subs	r3, #1
 800bbc2:	18ba      	adds	r2, r7, r2
 800bbc4:	6013      	str	r3, [r2, #0]
 800bbc6:	23fc      	movs	r3, #252	; 0xfc
 800bbc8:	18fb      	adds	r3, r7, r3
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	b29b      	uxth	r3, r3
 800bbce:	029b      	lsls	r3, r3, #10
 800bbd0:	b29b      	uxth	r3, r3
 800bbd2:	4aa1      	ldr	r2, [pc, #644]	; (800be58 <USB_EPStartXfer+0x73c>)
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	b29a      	uxth	r2, r3
 800bbd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbda:	801a      	strh	r2, [r3, #0]
 800bbdc:	e01d      	b.n	800bc1a <USB_EPStartXfer+0x4fe>
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	785b      	ldrb	r3, [r3, #1]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d119      	bne.n	800bc1a <USB_EPStartXfer+0x4fe>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	657b      	str	r3, [r7, #84]	; 0x54
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2250      	movs	r2, #80	; 0x50
 800bbee:	5a9b      	ldrh	r3, [r3, r2]
 800bbf0:	b29b      	uxth	r3, r3
 800bbf2:	001a      	movs	r2, r3
 800bbf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bbf6:	189b      	adds	r3, r3, r2
 800bbf8:	657b      	str	r3, [r7, #84]	; 0x54
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	00da      	lsls	r2, r3, #3
 800bc00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bc02:	18d3      	adds	r3, r2, r3
 800bc04:	4a92      	ldr	r2, [pc, #584]	; (800be50 <USB_EPStartXfer+0x734>)
 800bc06:	4694      	mov	ip, r2
 800bc08:	4463      	add	r3, ip
 800bc0a:	653b      	str	r3, [r7, #80]	; 0x50
 800bc0c:	2386      	movs	r3, #134	; 0x86
 800bc0e:	005b      	lsls	r3, r3, #1
 800bc10:	18fb      	adds	r3, r7, r3
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	b29a      	uxth	r2, r3
 800bc16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bc18:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bc1a:	2085      	movs	r0, #133	; 0x85
 800bc1c:	0040      	lsls	r0, r0, #1
 800bc1e:	183b      	adds	r3, r7, r0
 800bc20:	683a      	ldr	r2, [r7, #0]
 800bc22:	8912      	ldrh	r2, [r2, #8]
 800bc24:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	6959      	ldr	r1, [r3, #20]
 800bc2a:	2586      	movs	r5, #134	; 0x86
 800bc2c:	006d      	lsls	r5, r5, #1
 800bc2e:	197b      	adds	r3, r7, r5
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	b29c      	uxth	r4, r3
 800bc34:	183b      	adds	r3, r7, r0
 800bc36:	881a      	ldrh	r2, [r3, #0]
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	0023      	movs	r3, r4
 800bc3c:	f000 fffe 	bl	800cc3c <USB_WritePMA>
            ep->xfer_buff += len;
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	695a      	ldr	r2, [r3, #20]
 800bc44:	197b      	adds	r3, r7, r5
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	18d2      	adds	r2, r2, r3
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	6a1a      	ldr	r2, [r3, #32]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	691b      	ldr	r3, [r3, #16]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d909      	bls.n	800bc6e <USB_EPStartXfer+0x552>
            {
              ep->xfer_len_db -= len;
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	6a1a      	ldr	r2, [r3, #32]
 800bc5e:	2386      	movs	r3, #134	; 0x86
 800bc60:	005b      	lsls	r3, r3, #1
 800bc62:	18fb      	adds	r3, r7, r3
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	1ad2      	subs	r2, r2, r3
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	621a      	str	r2, [r3, #32]
 800bc6c:	e008      	b.n	800bc80 <USB_EPStartXfer+0x564>
            }
            else
            {
              len = ep->xfer_len_db;
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	6a1b      	ldr	r3, [r3, #32]
 800bc72:	2286      	movs	r2, #134	; 0x86
 800bc74:	0052      	lsls	r2, r2, #1
 800bc76:	18ba      	adds	r2, r7, r2
 800bc78:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	647b      	str	r3, [r7, #68]	; 0x44
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	785b      	ldrb	r3, [r3, #1]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d16a      	bne.n	800bd62 <USB_EPStartXfer+0x646>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2250      	movs	r2, #80	; 0x50
 800bc94:	5a9b      	ldrh	r3, [r3, r2]
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	001a      	movs	r2, r3
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc9c:	189b      	adds	r3, r3, r2
 800bc9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	781b      	ldrb	r3, [r3, #0]
 800bca4:	00da      	lsls	r2, r3, #3
 800bca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bca8:	18d3      	adds	r3, r2, r3
 800bcaa:	4a6c      	ldr	r2, [pc, #432]	; (800be5c <USB_EPStartXfer+0x740>)
 800bcac:	4694      	mov	ip, r2
 800bcae:	4463      	add	r3, ip
 800bcb0:	63bb      	str	r3, [r7, #56]	; 0x38
 800bcb2:	2386      	movs	r3, #134	; 0x86
 800bcb4:	005b      	lsls	r3, r3, #1
 800bcb6:	18fb      	adds	r3, r7, r3
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d110      	bne.n	800bce0 <USB_EPStartXfer+0x5c4>
 800bcbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcc0:	881b      	ldrh	r3, [r3, #0]
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	4a63      	ldr	r2, [pc, #396]	; (800be54 <USB_EPStartXfer+0x738>)
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	b29a      	uxth	r2, r3
 800bcca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bccc:	801a      	strh	r2, [r3, #0]
 800bcce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcd0:	881b      	ldrh	r3, [r3, #0]
 800bcd2:	b29b      	uxth	r3, r3
 800bcd4:	4a60      	ldr	r2, [pc, #384]	; (800be58 <USB_EPStartXfer+0x73c>)
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	b29a      	uxth	r2, r3
 800bcda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcdc:	801a      	strh	r2, [r3, #0]
 800bcde:	e05c      	b.n	800bd9a <USB_EPStartXfer+0x67e>
 800bce0:	2386      	movs	r3, #134	; 0x86
 800bce2:	005b      	lsls	r3, r3, #1
 800bce4:	18fb      	adds	r3, r7, r3
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2b3e      	cmp	r3, #62	; 0x3e
 800bcea:	d81b      	bhi.n	800bd24 <USB_EPStartXfer+0x608>
 800bcec:	2286      	movs	r2, #134	; 0x86
 800bcee:	0052      	lsls	r2, r2, #1
 800bcf0:	18bb      	adds	r3, r7, r2
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	085b      	lsrs	r3, r3, #1
 800bcf6:	21f8      	movs	r1, #248	; 0xf8
 800bcf8:	1879      	adds	r1, r7, r1
 800bcfa:	600b      	str	r3, [r1, #0]
 800bcfc:	18bb      	adds	r3, r7, r2
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	2201      	movs	r2, #1
 800bd02:	4013      	ands	r3, r2
 800bd04:	d005      	beq.n	800bd12 <USB_EPStartXfer+0x5f6>
 800bd06:	22f8      	movs	r2, #248	; 0xf8
 800bd08:	18bb      	adds	r3, r7, r2
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	3301      	adds	r3, #1
 800bd0e:	18ba      	adds	r2, r7, r2
 800bd10:	6013      	str	r3, [r2, #0]
 800bd12:	23f8      	movs	r3, #248	; 0xf8
 800bd14:	18fb      	adds	r3, r7, r3
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	029b      	lsls	r3, r3, #10
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd20:	801a      	strh	r2, [r3, #0]
 800bd22:	e03a      	b.n	800bd9a <USB_EPStartXfer+0x67e>
 800bd24:	2286      	movs	r2, #134	; 0x86
 800bd26:	0052      	lsls	r2, r2, #1
 800bd28:	18bb      	adds	r3, r7, r2
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	095b      	lsrs	r3, r3, #5
 800bd2e:	21f8      	movs	r1, #248	; 0xf8
 800bd30:	1879      	adds	r1, r7, r1
 800bd32:	600b      	str	r3, [r1, #0]
 800bd34:	18bb      	adds	r3, r7, r2
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	221f      	movs	r2, #31
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	d105      	bne.n	800bd4a <USB_EPStartXfer+0x62e>
 800bd3e:	22f8      	movs	r2, #248	; 0xf8
 800bd40:	18bb      	adds	r3, r7, r2
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	3b01      	subs	r3, #1
 800bd46:	18ba      	adds	r2, r7, r2
 800bd48:	6013      	str	r3, [r2, #0]
 800bd4a:	23f8      	movs	r3, #248	; 0xf8
 800bd4c:	18fb      	adds	r3, r7, r3
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	b29b      	uxth	r3, r3
 800bd52:	029b      	lsls	r3, r3, #10
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	4a40      	ldr	r2, [pc, #256]	; (800be58 <USB_EPStartXfer+0x73c>)
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd5e:	801a      	strh	r2, [r3, #0]
 800bd60:	e01b      	b.n	800bd9a <USB_EPStartXfer+0x67e>
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	785b      	ldrb	r3, [r3, #1]
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d117      	bne.n	800bd9a <USB_EPStartXfer+0x67e>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2250      	movs	r2, #80	; 0x50
 800bd6e:	5a9b      	ldrh	r3, [r3, r2]
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	001a      	movs	r2, r3
 800bd74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd76:	189b      	adds	r3, r3, r2
 800bd78:	647b      	str	r3, [r7, #68]	; 0x44
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	781b      	ldrb	r3, [r3, #0]
 800bd7e:	00da      	lsls	r2, r3, #3
 800bd80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd82:	18d3      	adds	r3, r2, r3
 800bd84:	4a35      	ldr	r2, [pc, #212]	; (800be5c <USB_EPStartXfer+0x740>)
 800bd86:	4694      	mov	ip, r2
 800bd88:	4463      	add	r3, ip
 800bd8a:	643b      	str	r3, [r7, #64]	; 0x40
 800bd8c:	2386      	movs	r3, #134	; 0x86
 800bd8e:	005b      	lsls	r3, r3, #1
 800bd90:	18fb      	adds	r3, r7, r3
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	b29a      	uxth	r2, r3
 800bd96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd98:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bd9a:	2085      	movs	r0, #133	; 0x85
 800bd9c:	0040      	lsls	r0, r0, #1
 800bd9e:	183b      	adds	r3, r7, r0
 800bda0:	683a      	ldr	r2, [r7, #0]
 800bda2:	8952      	ldrh	r2, [r2, #10]
 800bda4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	6959      	ldr	r1, [r3, #20]
 800bdaa:	2386      	movs	r3, #134	; 0x86
 800bdac:	005b      	lsls	r3, r3, #1
 800bdae:	18fb      	adds	r3, r7, r3
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	b29c      	uxth	r4, r3
 800bdb4:	183b      	adds	r3, r7, r0
 800bdb6:	881a      	ldrh	r2, [r3, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	0023      	movs	r3, r4
 800bdbc:	f000 ff3e 	bl	800cc3c <USB_WritePMA>
 800bdc0:	e1d8      	b.n	800c174 <USB_EPStartXfer+0xa58>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	6a1b      	ldr	r3, [r3, #32]
 800bdc6:	2086      	movs	r0, #134	; 0x86
 800bdc8:	0040      	lsls	r0, r0, #1
 800bdca:	183a      	adds	r2, r7, r0
 800bdcc:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800bdce:	687a      	ldr	r2, [r7, #4]
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	781b      	ldrb	r3, [r3, #0]
 800bdd4:	009b      	lsls	r3, r3, #2
 800bdd6:	18d3      	adds	r3, r2, r3
 800bdd8:	881b      	ldrh	r3, [r3, #0]
 800bdda:	b29a      	uxth	r2, r3
 800bddc:	2466      	movs	r4, #102	; 0x66
 800bdde:	193b      	adds	r3, r7, r4
 800bde0:	491f      	ldr	r1, [pc, #124]	; (800be60 <USB_EPStartXfer+0x744>)
 800bde2:	400a      	ands	r2, r1
 800bde4:	801a      	strh	r2, [r3, #0]
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	18d3      	adds	r3, r2, r3
 800bdf0:	193a      	adds	r2, r7, r4
 800bdf2:	8812      	ldrh	r2, [r2, #0]
 800bdf4:	491b      	ldr	r1, [pc, #108]	; (800be64 <USB_EPStartXfer+0x748>)
 800bdf6:	430a      	orrs	r2, r1
 800bdf8:	b292      	uxth	r2, r2
 800bdfa:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	663b      	str	r3, [r7, #96]	; 0x60
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2250      	movs	r2, #80	; 0x50
 800be04:	5a9b      	ldrh	r3, [r3, r2]
 800be06:	b29b      	uxth	r3, r3
 800be08:	001a      	movs	r2, r3
 800be0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800be0c:	189b      	adds	r3, r3, r2
 800be0e:	663b      	str	r3, [r7, #96]	; 0x60
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	781b      	ldrb	r3, [r3, #0]
 800be14:	00da      	lsls	r2, r3, #3
 800be16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800be18:	18d3      	adds	r3, r2, r3
 800be1a:	4a0d      	ldr	r2, [pc, #52]	; (800be50 <USB_EPStartXfer+0x734>)
 800be1c:	4694      	mov	ip, r2
 800be1e:	4463      	add	r3, ip
 800be20:	65fb      	str	r3, [r7, #92]	; 0x5c
 800be22:	183b      	adds	r3, r7, r0
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	b29a      	uxth	r2, r3
 800be28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be2a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800be2c:	2585      	movs	r5, #133	; 0x85
 800be2e:	006d      	lsls	r5, r5, #1
 800be30:	197b      	adds	r3, r7, r5
 800be32:	683a      	ldr	r2, [r7, #0]
 800be34:	8912      	ldrh	r2, [r2, #8]
 800be36:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	6959      	ldr	r1, [r3, #20]
 800be3c:	183b      	adds	r3, r7, r0
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	b29c      	uxth	r4, r3
 800be42:	197b      	adds	r3, r7, r5
 800be44:	881a      	ldrh	r2, [r3, #0]
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	0023      	movs	r3, r4
 800be4a:	f000 fef7 	bl	800cc3c <USB_WritePMA>
 800be4e:	e191      	b.n	800c174 <USB_EPStartXfer+0xa58>
 800be50:	00000402 	.word	0x00000402
 800be54:	ffff83ff 	.word	0xffff83ff
 800be58:	ffff8000 	.word	0xffff8000
 800be5c:	00000406 	.word	0x00000406
 800be60:	ffff8e8f 	.word	0xffff8e8f
 800be64:	ffff8080 	.word	0xffff8080

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	009b      	lsls	r3, r3, #2
 800be70:	18d3      	adds	r3, r2, r3
 800be72:	881b      	ldrh	r3, [r3, #0]
 800be74:	b29b      	uxth	r3, r3
 800be76:	001a      	movs	r2, r3
 800be78:	2340      	movs	r3, #64	; 0x40
 800be7a:	4013      	ands	r3, r2
 800be7c:	d100      	bne.n	800be80 <USB_EPStartXfer+0x764>
 800be7e:	e093      	b.n	800bfa8 <USB_EPStartXfer+0x88c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	67bb      	str	r3, [r7, #120]	; 0x78
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	785b      	ldrb	r3, [r3, #1]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d16a      	bne.n	800bf62 <USB_EPStartXfer+0x846>
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	673b      	str	r3, [r7, #112]	; 0x70
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2250      	movs	r2, #80	; 0x50
 800be94:	5a9b      	ldrh	r3, [r3, r2]
 800be96:	b29b      	uxth	r3, r3
 800be98:	001a      	movs	r2, r3
 800be9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be9c:	189b      	adds	r3, r3, r2
 800be9e:	673b      	str	r3, [r7, #112]	; 0x70
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	00da      	lsls	r2, r3, #3
 800bea6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bea8:	18d3      	adds	r3, r2, r3
 800beaa:	4ae0      	ldr	r2, [pc, #896]	; (800c22c <USB_EPStartXfer+0xb10>)
 800beac:	4694      	mov	ip, r2
 800beae:	4463      	add	r3, ip
 800beb0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800beb2:	2386      	movs	r3, #134	; 0x86
 800beb4:	005b      	lsls	r3, r3, #1
 800beb6:	18fb      	adds	r3, r7, r3
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d110      	bne.n	800bee0 <USB_EPStartXfer+0x7c4>
 800bebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bec0:	881b      	ldrh	r3, [r3, #0]
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	4ada      	ldr	r2, [pc, #872]	; (800c230 <USB_EPStartXfer+0xb14>)
 800bec6:	4013      	ands	r3, r2
 800bec8:	b29a      	uxth	r2, r3
 800beca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800becc:	801a      	strh	r2, [r3, #0]
 800bece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bed0:	881b      	ldrh	r3, [r3, #0]
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	4ad7      	ldr	r2, [pc, #860]	; (800c234 <USB_EPStartXfer+0xb18>)
 800bed6:	4313      	orrs	r3, r2
 800bed8:	b29a      	uxth	r2, r3
 800beda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bedc:	801a      	strh	r2, [r3, #0]
 800bede:	e05c      	b.n	800bf9a <USB_EPStartXfer+0x87e>
 800bee0:	2386      	movs	r3, #134	; 0x86
 800bee2:	005b      	lsls	r3, r3, #1
 800bee4:	18fb      	adds	r3, r7, r3
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2b3e      	cmp	r3, #62	; 0x3e
 800beea:	d81b      	bhi.n	800bf24 <USB_EPStartXfer+0x808>
 800beec:	2286      	movs	r2, #134	; 0x86
 800beee:	0052      	lsls	r2, r2, #1
 800bef0:	18bb      	adds	r3, r7, r2
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	085b      	lsrs	r3, r3, #1
 800bef6:	21f4      	movs	r1, #244	; 0xf4
 800bef8:	1879      	adds	r1, r7, r1
 800befa:	600b      	str	r3, [r1, #0]
 800befc:	18bb      	adds	r3, r7, r2
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	2201      	movs	r2, #1
 800bf02:	4013      	ands	r3, r2
 800bf04:	d005      	beq.n	800bf12 <USB_EPStartXfer+0x7f6>
 800bf06:	22f4      	movs	r2, #244	; 0xf4
 800bf08:	18bb      	adds	r3, r7, r2
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	18ba      	adds	r2, r7, r2
 800bf10:	6013      	str	r3, [r2, #0]
 800bf12:	23f4      	movs	r3, #244	; 0xf4
 800bf14:	18fb      	adds	r3, r7, r3
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	029b      	lsls	r3, r3, #10
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf20:	801a      	strh	r2, [r3, #0]
 800bf22:	e03a      	b.n	800bf9a <USB_EPStartXfer+0x87e>
 800bf24:	2286      	movs	r2, #134	; 0x86
 800bf26:	0052      	lsls	r2, r2, #1
 800bf28:	18bb      	adds	r3, r7, r2
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	095b      	lsrs	r3, r3, #5
 800bf2e:	21f4      	movs	r1, #244	; 0xf4
 800bf30:	1879      	adds	r1, r7, r1
 800bf32:	600b      	str	r3, [r1, #0]
 800bf34:	18bb      	adds	r3, r7, r2
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	221f      	movs	r2, #31
 800bf3a:	4013      	ands	r3, r2
 800bf3c:	d105      	bne.n	800bf4a <USB_EPStartXfer+0x82e>
 800bf3e:	22f4      	movs	r2, #244	; 0xf4
 800bf40:	18bb      	adds	r3, r7, r2
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	3b01      	subs	r3, #1
 800bf46:	18ba      	adds	r2, r7, r2
 800bf48:	6013      	str	r3, [r2, #0]
 800bf4a:	23f4      	movs	r3, #244	; 0xf4
 800bf4c:	18fb      	adds	r3, r7, r3
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	029b      	lsls	r3, r3, #10
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	4ab7      	ldr	r2, [pc, #732]	; (800c234 <USB_EPStartXfer+0xb18>)
 800bf58:	4313      	orrs	r3, r2
 800bf5a:	b29a      	uxth	r2, r3
 800bf5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bf5e:	801a      	strh	r2, [r3, #0]
 800bf60:	e01b      	b.n	800bf9a <USB_EPStartXfer+0x87e>
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	785b      	ldrb	r3, [r3, #1]
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d117      	bne.n	800bf9a <USB_EPStartXfer+0x87e>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2250      	movs	r2, #80	; 0x50
 800bf6e:	5a9b      	ldrh	r3, [r3, r2]
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	001a      	movs	r2, r3
 800bf74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf76:	189b      	adds	r3, r3, r2
 800bf78:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	00da      	lsls	r2, r3, #3
 800bf80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf82:	18d3      	adds	r3, r2, r3
 800bf84:	4aa9      	ldr	r2, [pc, #676]	; (800c22c <USB_EPStartXfer+0xb10>)
 800bf86:	4694      	mov	ip, r2
 800bf88:	4463      	add	r3, ip
 800bf8a:	677b      	str	r3, [r7, #116]	; 0x74
 800bf8c:	2386      	movs	r3, #134	; 0x86
 800bf8e:	005b      	lsls	r3, r3, #1
 800bf90:	18fb      	adds	r3, r7, r3
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	b29a      	uxth	r2, r3
 800bf96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bf98:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bf9a:	2385      	movs	r3, #133	; 0x85
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	18fb      	adds	r3, r7, r3
 800bfa0:	683a      	ldr	r2, [r7, #0]
 800bfa2:	8952      	ldrh	r2, [r2, #10]
 800bfa4:	801a      	strh	r2, [r3, #0]
 800bfa6:	e09f      	b.n	800c0e8 <USB_EPStartXfer+0x9cc>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	785b      	ldrb	r3, [r3, #1]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d16f      	bne.n	800c090 <USB_EPStartXfer+0x974>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2180      	movs	r1, #128	; 0x80
 800bfb4:	187a      	adds	r2, r7, r1
 800bfb6:	6013      	str	r3, [r2, #0]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2250      	movs	r2, #80	; 0x50
 800bfbc:	5a9b      	ldrh	r3, [r3, r2]
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	001a      	movs	r2, r3
 800bfc2:	187b      	adds	r3, r7, r1
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	189b      	adds	r3, r3, r2
 800bfc8:	187a      	adds	r2, r7, r1
 800bfca:	6013      	str	r3, [r2, #0]
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	00da      	lsls	r2, r3, #3
 800bfd2:	187b      	adds	r3, r7, r1
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	18d3      	adds	r3, r2, r3
 800bfd8:	4a97      	ldr	r2, [pc, #604]	; (800c238 <USB_EPStartXfer+0xb1c>)
 800bfda:	4694      	mov	ip, r2
 800bfdc:	4463      	add	r3, ip
 800bfde:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bfe0:	2386      	movs	r3, #134	; 0x86
 800bfe2:	005b      	lsls	r3, r3, #1
 800bfe4:	18fb      	adds	r3, r7, r3
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d110      	bne.n	800c00e <USB_EPStartXfer+0x8f2>
 800bfec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bfee:	881b      	ldrh	r3, [r3, #0]
 800bff0:	b29b      	uxth	r3, r3
 800bff2:	4a8f      	ldr	r2, [pc, #572]	; (800c230 <USB_EPStartXfer+0xb14>)
 800bff4:	4013      	ands	r3, r2
 800bff6:	b29a      	uxth	r2, r3
 800bff8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bffa:	801a      	strh	r2, [r3, #0]
 800bffc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bffe:	881b      	ldrh	r3, [r3, #0]
 800c000:	b29b      	uxth	r3, r3
 800c002:	4a8c      	ldr	r2, [pc, #560]	; (800c234 <USB_EPStartXfer+0xb18>)
 800c004:	4313      	orrs	r3, r2
 800c006:	b29a      	uxth	r2, r3
 800c008:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c00a:	801a      	strh	r2, [r3, #0]
 800c00c:	e066      	b.n	800c0dc <USB_EPStartXfer+0x9c0>
 800c00e:	2386      	movs	r3, #134	; 0x86
 800c010:	005b      	lsls	r3, r3, #1
 800c012:	18fb      	adds	r3, r7, r3
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	2b3e      	cmp	r3, #62	; 0x3e
 800c018:	d81b      	bhi.n	800c052 <USB_EPStartXfer+0x936>
 800c01a:	2286      	movs	r2, #134	; 0x86
 800c01c:	0052      	lsls	r2, r2, #1
 800c01e:	18bb      	adds	r3, r7, r2
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	085b      	lsrs	r3, r3, #1
 800c024:	21f0      	movs	r1, #240	; 0xf0
 800c026:	1879      	adds	r1, r7, r1
 800c028:	600b      	str	r3, [r1, #0]
 800c02a:	18bb      	adds	r3, r7, r2
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	2201      	movs	r2, #1
 800c030:	4013      	ands	r3, r2
 800c032:	d005      	beq.n	800c040 <USB_EPStartXfer+0x924>
 800c034:	22f0      	movs	r2, #240	; 0xf0
 800c036:	18bb      	adds	r3, r7, r2
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	3301      	adds	r3, #1
 800c03c:	18ba      	adds	r2, r7, r2
 800c03e:	6013      	str	r3, [r2, #0]
 800c040:	23f0      	movs	r3, #240	; 0xf0
 800c042:	18fb      	adds	r3, r7, r3
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	b29b      	uxth	r3, r3
 800c048:	029b      	lsls	r3, r3, #10
 800c04a:	b29a      	uxth	r2, r3
 800c04c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c04e:	801a      	strh	r2, [r3, #0]
 800c050:	e044      	b.n	800c0dc <USB_EPStartXfer+0x9c0>
 800c052:	2286      	movs	r2, #134	; 0x86
 800c054:	0052      	lsls	r2, r2, #1
 800c056:	18bb      	adds	r3, r7, r2
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	095b      	lsrs	r3, r3, #5
 800c05c:	21f0      	movs	r1, #240	; 0xf0
 800c05e:	1879      	adds	r1, r7, r1
 800c060:	600b      	str	r3, [r1, #0]
 800c062:	18bb      	adds	r3, r7, r2
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	221f      	movs	r2, #31
 800c068:	4013      	ands	r3, r2
 800c06a:	d105      	bne.n	800c078 <USB_EPStartXfer+0x95c>
 800c06c:	22f0      	movs	r2, #240	; 0xf0
 800c06e:	18bb      	adds	r3, r7, r2
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	3b01      	subs	r3, #1
 800c074:	18ba      	adds	r2, r7, r2
 800c076:	6013      	str	r3, [r2, #0]
 800c078:	23f0      	movs	r3, #240	; 0xf0
 800c07a:	18fb      	adds	r3, r7, r3
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	b29b      	uxth	r3, r3
 800c080:	029b      	lsls	r3, r3, #10
 800c082:	b29b      	uxth	r3, r3
 800c084:	4a6b      	ldr	r2, [pc, #428]	; (800c234 <USB_EPStartXfer+0xb18>)
 800c086:	4313      	orrs	r3, r2
 800c088:	b29a      	uxth	r2, r3
 800c08a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c08c:	801a      	strh	r2, [r3, #0]
 800c08e:	e025      	b.n	800c0dc <USB_EPStartXfer+0x9c0>
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	785b      	ldrb	r3, [r3, #1]
 800c094:	2b01      	cmp	r3, #1
 800c096:	d121      	bne.n	800c0dc <USB_EPStartXfer+0x9c0>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2188      	movs	r1, #136	; 0x88
 800c09c:	187a      	adds	r2, r7, r1
 800c09e:	6013      	str	r3, [r2, #0]
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2250      	movs	r2, #80	; 0x50
 800c0a4:	5a9b      	ldrh	r3, [r3, r2]
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	001a      	movs	r2, r3
 800c0aa:	187b      	adds	r3, r7, r1
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	189b      	adds	r3, r3, r2
 800c0b0:	187a      	adds	r2, r7, r1
 800c0b2:	6013      	str	r3, [r2, #0]
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	00da      	lsls	r2, r3, #3
 800c0ba:	187b      	adds	r3, r7, r1
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	18d3      	adds	r3, r2, r3
 800c0c0:	4a5d      	ldr	r2, [pc, #372]	; (800c238 <USB_EPStartXfer+0xb1c>)
 800c0c2:	4694      	mov	ip, r2
 800c0c4:	4463      	add	r3, ip
 800c0c6:	2184      	movs	r1, #132	; 0x84
 800c0c8:	187a      	adds	r2, r7, r1
 800c0ca:	6013      	str	r3, [r2, #0]
 800c0cc:	2386      	movs	r3, #134	; 0x86
 800c0ce:	005b      	lsls	r3, r3, #1
 800c0d0:	18fb      	adds	r3, r7, r3
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	b29a      	uxth	r2, r3
 800c0d6:	187b      	adds	r3, r7, r1
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c0dc:	2385      	movs	r3, #133	; 0x85
 800c0de:	005b      	lsls	r3, r3, #1
 800c0e0:	18fb      	adds	r3, r7, r3
 800c0e2:	683a      	ldr	r2, [r7, #0]
 800c0e4:	8912      	ldrh	r2, [r2, #8]
 800c0e6:	801a      	strh	r2, [r3, #0]
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	6959      	ldr	r1, [r3, #20]
 800c0ec:	2386      	movs	r3, #134	; 0x86
 800c0ee:	005b      	lsls	r3, r3, #1
 800c0f0:	18fb      	adds	r3, r7, r3
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	b29c      	uxth	r4, r3
 800c0f6:	2385      	movs	r3, #133	; 0x85
 800c0f8:	005b      	lsls	r3, r3, #1
 800c0fa:	18fb      	adds	r3, r7, r3
 800c0fc:	881a      	ldrh	r2, [r3, #0]
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	0023      	movs	r3, r4
 800c102:	f000 fd9b 	bl	800cc3c <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	785b      	ldrb	r3, [r3, #1]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d117      	bne.n	800c13e <USB_EPStartXfer+0xa22>
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	18d3      	adds	r3, r2, r3
 800c118:	881b      	ldrh	r3, [r3, #0]
 800c11a:	b29a      	uxth	r2, r3
 800c11c:	2068      	movs	r0, #104	; 0x68
 800c11e:	183b      	adds	r3, r7, r0
 800c120:	4946      	ldr	r1, [pc, #280]	; (800c23c <USB_EPStartXfer+0xb20>)
 800c122:	400a      	ands	r2, r1
 800c124:	801a      	strh	r2, [r3, #0]
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	781b      	ldrb	r3, [r3, #0]
 800c12c:	009b      	lsls	r3, r3, #2
 800c12e:	18d3      	adds	r3, r2, r3
 800c130:	183a      	adds	r2, r7, r0
 800c132:	8812      	ldrh	r2, [r2, #0]
 800c134:	4942      	ldr	r1, [pc, #264]	; (800c240 <USB_EPStartXfer+0xb24>)
 800c136:	430a      	orrs	r2, r1
 800c138:	b292      	uxth	r2, r2
 800c13a:	801a      	strh	r2, [r3, #0]
 800c13c:	e01a      	b.n	800c174 <USB_EPStartXfer+0xa58>
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	785b      	ldrb	r3, [r3, #1]
 800c142:	2b01      	cmp	r3, #1
 800c144:	d116      	bne.n	800c174 <USB_EPStartXfer+0xa58>
 800c146:	687a      	ldr	r2, [r7, #4]
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	009b      	lsls	r3, r3, #2
 800c14e:	18d3      	adds	r3, r2, r3
 800c150:	881b      	ldrh	r3, [r3, #0]
 800c152:	b29a      	uxth	r2, r3
 800c154:	206a      	movs	r0, #106	; 0x6a
 800c156:	183b      	adds	r3, r7, r0
 800c158:	4938      	ldr	r1, [pc, #224]	; (800c23c <USB_EPStartXfer+0xb20>)
 800c15a:	400a      	ands	r2, r1
 800c15c:	801a      	strh	r2, [r3, #0]
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	18d3      	adds	r3, r2, r3
 800c168:	183a      	adds	r2, r7, r0
 800c16a:	8812      	ldrh	r2, [r2, #0]
 800c16c:	4935      	ldr	r1, [pc, #212]	; (800c244 <USB_EPStartXfer+0xb28>)
 800c16e:	430a      	orrs	r2, r1
 800c170:	b292      	uxth	r2, r2
 800c172:	801a      	strh	r2, [r3, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	18d3      	adds	r3, r2, r3
 800c17e:	881b      	ldrh	r3, [r3, #0]
 800c180:	b29a      	uxth	r2, r3
 800c182:	4b31      	ldr	r3, [pc, #196]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c184:	2188      	movs	r1, #136	; 0x88
 800c186:	0049      	lsls	r1, r1, #1
 800c188:	468c      	mov	ip, r1
 800c18a:	44bc      	add	ip, r7
 800c18c:	4463      	add	r3, ip
 800c18e:	492f      	ldr	r1, [pc, #188]	; (800c24c <USB_EPStartXfer+0xb30>)
 800c190:	400a      	ands	r2, r1
 800c192:	801a      	strh	r2, [r3, #0]
 800c194:	4b2c      	ldr	r3, [pc, #176]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c196:	2288      	movs	r2, #136	; 0x88
 800c198:	0052      	lsls	r2, r2, #1
 800c19a:	4694      	mov	ip, r2
 800c19c:	44bc      	add	ip, r7
 800c19e:	4463      	add	r3, ip
 800c1a0:	4a29      	ldr	r2, [pc, #164]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c1a2:	2188      	movs	r1, #136	; 0x88
 800c1a4:	0049      	lsls	r1, r1, #1
 800c1a6:	468c      	mov	ip, r1
 800c1a8:	44bc      	add	ip, r7
 800c1aa:	4462      	add	r2, ip
 800c1ac:	8812      	ldrh	r2, [r2, #0]
 800c1ae:	2110      	movs	r1, #16
 800c1b0:	404a      	eors	r2, r1
 800c1b2:	801a      	strh	r2, [r3, #0]
 800c1b4:	4b24      	ldr	r3, [pc, #144]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c1b6:	2288      	movs	r2, #136	; 0x88
 800c1b8:	0052      	lsls	r2, r2, #1
 800c1ba:	4694      	mov	ip, r2
 800c1bc:	44bc      	add	ip, r7
 800c1be:	4463      	add	r3, ip
 800c1c0:	4a21      	ldr	r2, [pc, #132]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c1c2:	2188      	movs	r1, #136	; 0x88
 800c1c4:	0049      	lsls	r1, r1, #1
 800c1c6:	468c      	mov	ip, r1
 800c1c8:	44bc      	add	ip, r7
 800c1ca:	4462      	add	r2, ip
 800c1cc:	8812      	ldrh	r2, [r2, #0]
 800c1ce:	2120      	movs	r1, #32
 800c1d0:	404a      	eors	r2, r1
 800c1d2:	801a      	strh	r2, [r3, #0]
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	18d3      	adds	r3, r2, r3
 800c1de:	4a1a      	ldr	r2, [pc, #104]	; (800c248 <USB_EPStartXfer+0xb2c>)
 800c1e0:	2188      	movs	r1, #136	; 0x88
 800c1e2:	0049      	lsls	r1, r1, #1
 800c1e4:	468c      	mov	ip, r1
 800c1e6:	44bc      	add	ip, r7
 800c1e8:	4462      	add	r2, ip
 800c1ea:	8812      	ldrh	r2, [r2, #0]
 800c1ec:	4918      	ldr	r1, [pc, #96]	; (800c250 <USB_EPStartXfer+0xb34>)
 800c1ee:	430a      	orrs	r2, r1
 800c1f0:	b292      	uxth	r2, r2
 800c1f2:	801a      	strh	r2, [r3, #0]
 800c1f4:	f000 fbdd 	bl	800c9b2 <USB_EPStartXfer+0x1296>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	7b1b      	ldrb	r3, [r3, #12]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d000      	beq.n	800c202 <USB_EPStartXfer+0xae6>
 800c200:	e0ac      	b.n	800c35c <USB_EPStartXfer+0xc40>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	699a      	ldr	r2, [r3, #24]
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	691b      	ldr	r3, [r3, #16]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d922      	bls.n	800c254 <USB_EPStartXfer+0xb38>
      {
        len = ep->maxpacket;
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	691b      	ldr	r3, [r3, #16]
 800c212:	2186      	movs	r1, #134	; 0x86
 800c214:	0049      	lsls	r1, r1, #1
 800c216:	187a      	adds	r2, r7, r1
 800c218:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	699a      	ldr	r2, [r3, #24]
 800c21e:	187b      	adds	r3, r7, r1
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	1ad2      	subs	r2, r2, r3
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	619a      	str	r2, [r3, #24]
 800c228:	e01d      	b.n	800c266 <USB_EPStartXfer+0xb4a>
 800c22a:	46c0      	nop			; (mov r8, r8)
 800c22c:	00000406 	.word	0x00000406
 800c230:	ffff83ff 	.word	0xffff83ff
 800c234:	ffff8000 	.word	0xffff8000
 800c238:	00000402 	.word	0x00000402
 800c23c:	ffff8f8f 	.word	0xffff8f8f
 800c240:	ffff80c0 	.word	0xffff80c0
 800c244:	ffffc080 	.word	0xffffc080
 800c248:	fffffefe 	.word	0xfffffefe
 800c24c:	ffff8fbf 	.word	0xffff8fbf
 800c250:	ffff8080 	.word	0xffff8080
      }
      else
      {
        len = ep->xfer_len;
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	699b      	ldr	r3, [r3, #24]
 800c258:	2286      	movs	r2, #134	; 0x86
 800c25a:	0052      	lsls	r2, r2, #1
 800c25c:	18ba      	adds	r2, r7, r2
 800c25e:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2200      	movs	r2, #0
 800c264:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2194      	movs	r1, #148	; 0x94
 800c26a:	187a      	adds	r2, r7, r1
 800c26c:	6013      	str	r3, [r2, #0]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2250      	movs	r2, #80	; 0x50
 800c272:	5a9b      	ldrh	r3, [r3, r2]
 800c274:	b29b      	uxth	r3, r3
 800c276:	001a      	movs	r2, r3
 800c278:	187b      	adds	r3, r7, r1
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	189b      	adds	r3, r3, r2
 800c27e:	187a      	adds	r2, r7, r1
 800c280:	6013      	str	r3, [r2, #0]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	00da      	lsls	r2, r3, #3
 800c288:	187b      	adds	r3, r7, r1
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	18d3      	adds	r3, r2, r3
 800c28e:	4ac2      	ldr	r2, [pc, #776]	; (800c598 <USB_EPStartXfer+0xe7c>)
 800c290:	4694      	mov	ip, r2
 800c292:	4463      	add	r3, ip
 800c294:	2290      	movs	r2, #144	; 0x90
 800c296:	18ba      	adds	r2, r7, r2
 800c298:	6013      	str	r3, [r2, #0]
 800c29a:	2386      	movs	r3, #134	; 0x86
 800c29c:	005b      	lsls	r3, r3, #1
 800c29e:	18fb      	adds	r3, r7, r3
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d115      	bne.n	800c2d2 <USB_EPStartXfer+0xbb6>
 800c2a6:	2190      	movs	r1, #144	; 0x90
 800c2a8:	187b      	adds	r3, r7, r1
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	881b      	ldrh	r3, [r3, #0]
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	4aba      	ldr	r2, [pc, #744]	; (800c59c <USB_EPStartXfer+0xe80>)
 800c2b2:	4013      	ands	r3, r2
 800c2b4:	b29a      	uxth	r2, r3
 800c2b6:	187b      	adds	r3, r7, r1
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	801a      	strh	r2, [r3, #0]
 800c2bc:	187b      	adds	r3, r7, r1
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	881b      	ldrh	r3, [r3, #0]
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	4ab6      	ldr	r2, [pc, #728]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c2c6:	4313      	orrs	r3, r2
 800c2c8:	b29a      	uxth	r2, r3
 800c2ca:	187b      	adds	r3, r7, r1
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	801a      	strh	r2, [r3, #0]
 800c2d0:	e34a      	b.n	800c968 <USB_EPStartXfer+0x124c>
 800c2d2:	2386      	movs	r3, #134	; 0x86
 800c2d4:	005b      	lsls	r3, r3, #1
 800c2d6:	18fb      	adds	r3, r7, r3
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	2b3e      	cmp	r3, #62	; 0x3e
 800c2dc:	d81d      	bhi.n	800c31a <USB_EPStartXfer+0xbfe>
 800c2de:	2286      	movs	r2, #134	; 0x86
 800c2e0:	0052      	lsls	r2, r2, #1
 800c2e2:	18bb      	adds	r3, r7, r2
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	085b      	lsrs	r3, r3, #1
 800c2e8:	21ec      	movs	r1, #236	; 0xec
 800c2ea:	1879      	adds	r1, r7, r1
 800c2ec:	600b      	str	r3, [r1, #0]
 800c2ee:	18bb      	adds	r3, r7, r2
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	4013      	ands	r3, r2
 800c2f6:	d005      	beq.n	800c304 <USB_EPStartXfer+0xbe8>
 800c2f8:	22ec      	movs	r2, #236	; 0xec
 800c2fa:	18bb      	adds	r3, r7, r2
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	3301      	adds	r3, #1
 800c300:	18ba      	adds	r2, r7, r2
 800c302:	6013      	str	r3, [r2, #0]
 800c304:	23ec      	movs	r3, #236	; 0xec
 800c306:	18fb      	adds	r3, r7, r3
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	029b      	lsls	r3, r3, #10
 800c30e:	b29a      	uxth	r2, r3
 800c310:	2390      	movs	r3, #144	; 0x90
 800c312:	18fb      	adds	r3, r7, r3
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	801a      	strh	r2, [r3, #0]
 800c318:	e326      	b.n	800c968 <USB_EPStartXfer+0x124c>
 800c31a:	2286      	movs	r2, #134	; 0x86
 800c31c:	0052      	lsls	r2, r2, #1
 800c31e:	18bb      	adds	r3, r7, r2
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	095b      	lsrs	r3, r3, #5
 800c324:	21ec      	movs	r1, #236	; 0xec
 800c326:	1879      	adds	r1, r7, r1
 800c328:	600b      	str	r3, [r1, #0]
 800c32a:	18bb      	adds	r3, r7, r2
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	221f      	movs	r2, #31
 800c330:	4013      	ands	r3, r2
 800c332:	d105      	bne.n	800c340 <USB_EPStartXfer+0xc24>
 800c334:	22ec      	movs	r2, #236	; 0xec
 800c336:	18bb      	adds	r3, r7, r2
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	3b01      	subs	r3, #1
 800c33c:	18ba      	adds	r2, r7, r2
 800c33e:	6013      	str	r3, [r2, #0]
 800c340:	23ec      	movs	r3, #236	; 0xec
 800c342:	18fb      	adds	r3, r7, r3
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	b29b      	uxth	r3, r3
 800c348:	029b      	lsls	r3, r3, #10
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	4a94      	ldr	r2, [pc, #592]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c34e:	4313      	orrs	r3, r2
 800c350:	b29a      	uxth	r2, r3
 800c352:	2390      	movs	r3, #144	; 0x90
 800c354:	18fb      	adds	r3, r7, r3
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	801a      	strh	r2, [r3, #0]
 800c35a:	e305      	b.n	800c968 <USB_EPStartXfer+0x124c>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	78db      	ldrb	r3, [r3, #3]
 800c360:	2b02      	cmp	r3, #2
 800c362:	d000      	beq.n	800c366 <USB_EPStartXfer+0xc4a>
 800c364:	e182      	b.n	800c66c <USB_EPStartXfer+0xf50>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	785b      	ldrb	r3, [r3, #1]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d000      	beq.n	800c370 <USB_EPStartXfer+0xc54>
 800c36e:	e072      	b.n	800c456 <USB_EPStartXfer+0xd3a>
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	21b0      	movs	r1, #176	; 0xb0
 800c374:	187a      	adds	r2, r7, r1
 800c376:	6013      	str	r3, [r2, #0]
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2250      	movs	r2, #80	; 0x50
 800c37c:	5a9b      	ldrh	r3, [r3, r2]
 800c37e:	b29b      	uxth	r3, r3
 800c380:	001a      	movs	r2, r3
 800c382:	187b      	adds	r3, r7, r1
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	189b      	adds	r3, r3, r2
 800c388:	187a      	adds	r2, r7, r1
 800c38a:	6013      	str	r3, [r2, #0]
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	00da      	lsls	r2, r3, #3
 800c392:	187b      	adds	r3, r7, r1
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	18d3      	adds	r3, r2, r3
 800c398:	4a82      	ldr	r2, [pc, #520]	; (800c5a4 <USB_EPStartXfer+0xe88>)
 800c39a:	4694      	mov	ip, r2
 800c39c:	4463      	add	r3, ip
 800c39e:	22ac      	movs	r2, #172	; 0xac
 800c3a0:	18ba      	adds	r2, r7, r2
 800c3a2:	6013      	str	r3, [r2, #0]
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	691b      	ldr	r3, [r3, #16]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d115      	bne.n	800c3d8 <USB_EPStartXfer+0xcbc>
 800c3ac:	21ac      	movs	r1, #172	; 0xac
 800c3ae:	187b      	adds	r3, r7, r1
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	881b      	ldrh	r3, [r3, #0]
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	4a79      	ldr	r2, [pc, #484]	; (800c59c <USB_EPStartXfer+0xe80>)
 800c3b8:	4013      	ands	r3, r2
 800c3ba:	b29a      	uxth	r2, r3
 800c3bc:	187b      	adds	r3, r7, r1
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	801a      	strh	r2, [r3, #0]
 800c3c2:	187b      	adds	r3, r7, r1
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	881b      	ldrh	r3, [r3, #0]
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	4a75      	ldr	r2, [pc, #468]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c3cc:	4313      	orrs	r3, r2
 800c3ce:	b29a      	uxth	r2, r3
 800c3d0:	187b      	adds	r3, r7, r1
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	801a      	strh	r2, [r3, #0]
 800c3d6:	e062      	b.n	800c49e <USB_EPStartXfer+0xd82>
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	691b      	ldr	r3, [r3, #16]
 800c3dc:	2b3e      	cmp	r3, #62	; 0x3e
 800c3de:	d81b      	bhi.n	800c418 <USB_EPStartXfer+0xcfc>
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	691b      	ldr	r3, [r3, #16]
 800c3e4:	085b      	lsrs	r3, r3, #1
 800c3e6:	22e8      	movs	r2, #232	; 0xe8
 800c3e8:	18ba      	adds	r2, r7, r2
 800c3ea:	6013      	str	r3, [r2, #0]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	2201      	movs	r2, #1
 800c3f2:	4013      	ands	r3, r2
 800c3f4:	d005      	beq.n	800c402 <USB_EPStartXfer+0xce6>
 800c3f6:	22e8      	movs	r2, #232	; 0xe8
 800c3f8:	18bb      	adds	r3, r7, r2
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	18ba      	adds	r2, r7, r2
 800c400:	6013      	str	r3, [r2, #0]
 800c402:	23e8      	movs	r3, #232	; 0xe8
 800c404:	18fb      	adds	r3, r7, r3
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	b29b      	uxth	r3, r3
 800c40a:	029b      	lsls	r3, r3, #10
 800c40c:	b29a      	uxth	r2, r3
 800c40e:	23ac      	movs	r3, #172	; 0xac
 800c410:	18fb      	adds	r3, r7, r3
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	801a      	strh	r2, [r3, #0]
 800c416:	e042      	b.n	800c49e <USB_EPStartXfer+0xd82>
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	691b      	ldr	r3, [r3, #16]
 800c41c:	095b      	lsrs	r3, r3, #5
 800c41e:	22e8      	movs	r2, #232	; 0xe8
 800c420:	18ba      	adds	r2, r7, r2
 800c422:	6013      	str	r3, [r2, #0]
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	691b      	ldr	r3, [r3, #16]
 800c428:	221f      	movs	r2, #31
 800c42a:	4013      	ands	r3, r2
 800c42c:	d105      	bne.n	800c43a <USB_EPStartXfer+0xd1e>
 800c42e:	22e8      	movs	r2, #232	; 0xe8
 800c430:	18bb      	adds	r3, r7, r2
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	3b01      	subs	r3, #1
 800c436:	18ba      	adds	r2, r7, r2
 800c438:	6013      	str	r3, [r2, #0]
 800c43a:	23e8      	movs	r3, #232	; 0xe8
 800c43c:	18fb      	adds	r3, r7, r3
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	b29b      	uxth	r3, r3
 800c442:	029b      	lsls	r3, r3, #10
 800c444:	b29b      	uxth	r3, r3
 800c446:	4a56      	ldr	r2, [pc, #344]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c448:	4313      	orrs	r3, r2
 800c44a:	b29a      	uxth	r2, r3
 800c44c:	23ac      	movs	r3, #172	; 0xac
 800c44e:	18fb      	adds	r3, r7, r3
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	801a      	strh	r2, [r3, #0]
 800c454:	e023      	b.n	800c49e <USB_EPStartXfer+0xd82>
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	785b      	ldrb	r3, [r3, #1]
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	d11f      	bne.n	800c49e <USB_EPStartXfer+0xd82>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	21b8      	movs	r1, #184	; 0xb8
 800c462:	187a      	adds	r2, r7, r1
 800c464:	6013      	str	r3, [r2, #0]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2250      	movs	r2, #80	; 0x50
 800c46a:	5a9b      	ldrh	r3, [r3, r2]
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	001a      	movs	r2, r3
 800c470:	187b      	adds	r3, r7, r1
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	189b      	adds	r3, r3, r2
 800c476:	187a      	adds	r2, r7, r1
 800c478:	6013      	str	r3, [r2, #0]
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	781b      	ldrb	r3, [r3, #0]
 800c47e:	00da      	lsls	r2, r3, #3
 800c480:	187b      	adds	r3, r7, r1
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	18d3      	adds	r3, r2, r3
 800c486:	4a47      	ldr	r2, [pc, #284]	; (800c5a4 <USB_EPStartXfer+0xe88>)
 800c488:	4694      	mov	ip, r2
 800c48a:	4463      	add	r3, ip
 800c48c:	21b4      	movs	r1, #180	; 0xb4
 800c48e:	187a      	adds	r2, r7, r1
 800c490:	6013      	str	r3, [r2, #0]
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	691b      	ldr	r3, [r3, #16]
 800c496:	b29a      	uxth	r2, r3
 800c498:	187b      	adds	r3, r7, r1
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	801a      	strh	r2, [r3, #0]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	22a8      	movs	r2, #168	; 0xa8
 800c4a2:	18ba      	adds	r2, r7, r2
 800c4a4:	6013      	str	r3, [r2, #0]
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	785b      	ldrb	r3, [r3, #1]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d000      	beq.n	800c4b0 <USB_EPStartXfer+0xd94>
 800c4ae:	e07b      	b.n	800c5a8 <USB_EPStartXfer+0xe8c>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	21a0      	movs	r1, #160	; 0xa0
 800c4b4:	187a      	adds	r2, r7, r1
 800c4b6:	6013      	str	r3, [r2, #0]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2250      	movs	r2, #80	; 0x50
 800c4bc:	5a9b      	ldrh	r3, [r3, r2]
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	001a      	movs	r2, r3
 800c4c2:	187b      	adds	r3, r7, r1
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	189b      	adds	r3, r3, r2
 800c4c8:	187a      	adds	r2, r7, r1
 800c4ca:	6013      	str	r3, [r2, #0]
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	00da      	lsls	r2, r3, #3
 800c4d2:	187b      	adds	r3, r7, r1
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	18d3      	adds	r3, r2, r3
 800c4d8:	4a2f      	ldr	r2, [pc, #188]	; (800c598 <USB_EPStartXfer+0xe7c>)
 800c4da:	4694      	mov	ip, r2
 800c4dc:	4463      	add	r3, ip
 800c4de:	229c      	movs	r2, #156	; 0x9c
 800c4e0:	18ba      	adds	r2, r7, r2
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	691b      	ldr	r3, [r3, #16]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d115      	bne.n	800c518 <USB_EPStartXfer+0xdfc>
 800c4ec:	219c      	movs	r1, #156	; 0x9c
 800c4ee:	187b      	adds	r3, r7, r1
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	881b      	ldrh	r3, [r3, #0]
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	4a29      	ldr	r2, [pc, #164]	; (800c59c <USB_EPStartXfer+0xe80>)
 800c4f8:	4013      	ands	r3, r2
 800c4fa:	b29a      	uxth	r2, r3
 800c4fc:	187b      	adds	r3, r7, r1
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	801a      	strh	r2, [r3, #0]
 800c502:	187b      	adds	r3, r7, r1
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	881b      	ldrh	r3, [r3, #0]
 800c508:	b29b      	uxth	r3, r3
 800c50a:	4a25      	ldr	r2, [pc, #148]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c50c:	4313      	orrs	r3, r2
 800c50e:	b29a      	uxth	r2, r3
 800c510:	187b      	adds	r3, r7, r1
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	801a      	strh	r2, [r3, #0]
 800c516:	e068      	b.n	800c5ea <USB_EPStartXfer+0xece>
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	691b      	ldr	r3, [r3, #16]
 800c51c:	2b3e      	cmp	r3, #62	; 0x3e
 800c51e:	d81b      	bhi.n	800c558 <USB_EPStartXfer+0xe3c>
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	691b      	ldr	r3, [r3, #16]
 800c524:	085b      	lsrs	r3, r3, #1
 800c526:	22e4      	movs	r2, #228	; 0xe4
 800c528:	18ba      	adds	r2, r7, r2
 800c52a:	6013      	str	r3, [r2, #0]
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	691b      	ldr	r3, [r3, #16]
 800c530:	2201      	movs	r2, #1
 800c532:	4013      	ands	r3, r2
 800c534:	d005      	beq.n	800c542 <USB_EPStartXfer+0xe26>
 800c536:	22e4      	movs	r2, #228	; 0xe4
 800c538:	18bb      	adds	r3, r7, r2
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	3301      	adds	r3, #1
 800c53e:	18ba      	adds	r2, r7, r2
 800c540:	6013      	str	r3, [r2, #0]
 800c542:	23e4      	movs	r3, #228	; 0xe4
 800c544:	18fb      	adds	r3, r7, r3
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	b29b      	uxth	r3, r3
 800c54a:	029b      	lsls	r3, r3, #10
 800c54c:	b29a      	uxth	r2, r3
 800c54e:	239c      	movs	r3, #156	; 0x9c
 800c550:	18fb      	adds	r3, r7, r3
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	801a      	strh	r2, [r3, #0]
 800c556:	e048      	b.n	800c5ea <USB_EPStartXfer+0xece>
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	691b      	ldr	r3, [r3, #16]
 800c55c:	095b      	lsrs	r3, r3, #5
 800c55e:	22e4      	movs	r2, #228	; 0xe4
 800c560:	18ba      	adds	r2, r7, r2
 800c562:	6013      	str	r3, [r2, #0]
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	691b      	ldr	r3, [r3, #16]
 800c568:	221f      	movs	r2, #31
 800c56a:	4013      	ands	r3, r2
 800c56c:	d105      	bne.n	800c57a <USB_EPStartXfer+0xe5e>
 800c56e:	22e4      	movs	r2, #228	; 0xe4
 800c570:	18bb      	adds	r3, r7, r2
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	3b01      	subs	r3, #1
 800c576:	18ba      	adds	r2, r7, r2
 800c578:	6013      	str	r3, [r2, #0]
 800c57a:	23e4      	movs	r3, #228	; 0xe4
 800c57c:	18fb      	adds	r3, r7, r3
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	b29b      	uxth	r3, r3
 800c582:	029b      	lsls	r3, r3, #10
 800c584:	b29b      	uxth	r3, r3
 800c586:	4a06      	ldr	r2, [pc, #24]	; (800c5a0 <USB_EPStartXfer+0xe84>)
 800c588:	4313      	orrs	r3, r2
 800c58a:	b29a      	uxth	r2, r3
 800c58c:	239c      	movs	r3, #156	; 0x9c
 800c58e:	18fb      	adds	r3, r7, r3
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	801a      	strh	r2, [r3, #0]
 800c594:	e029      	b.n	800c5ea <USB_EPStartXfer+0xece>
 800c596:	46c0      	nop			; (mov r8, r8)
 800c598:	00000406 	.word	0x00000406
 800c59c:	ffff83ff 	.word	0xffff83ff
 800c5a0:	ffff8000 	.word	0xffff8000
 800c5a4:	00000402 	.word	0x00000402
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	785b      	ldrb	r3, [r3, #1]
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d11c      	bne.n	800c5ea <USB_EPStartXfer+0xece>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2250      	movs	r2, #80	; 0x50
 800c5b4:	5a9b      	ldrh	r3, [r3, r2]
 800c5b6:	b29b      	uxth	r3, r3
 800c5b8:	001a      	movs	r2, r3
 800c5ba:	21a8      	movs	r1, #168	; 0xa8
 800c5bc:	187b      	adds	r3, r7, r1
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	189b      	adds	r3, r3, r2
 800c5c2:	187a      	adds	r2, r7, r1
 800c5c4:	6013      	str	r3, [r2, #0]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	00da      	lsls	r2, r3, #3
 800c5cc:	187b      	adds	r3, r7, r1
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	18d3      	adds	r3, r2, r3
 800c5d2:	4acc      	ldr	r2, [pc, #816]	; (800c904 <USB_EPStartXfer+0x11e8>)
 800c5d4:	4694      	mov	ip, r2
 800c5d6:	4463      	add	r3, ip
 800c5d8:	21a4      	movs	r1, #164	; 0xa4
 800c5da:	187a      	adds	r2, r7, r1
 800c5dc:	6013      	str	r3, [r2, #0]
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	691b      	ldr	r3, [r3, #16]
 800c5e2:	b29a      	uxth	r2, r3
 800c5e4:	187b      	adds	r3, r7, r1
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	69db      	ldr	r3, [r3, #28]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d100      	bne.n	800c5f4 <USB_EPStartXfer+0xed8>
 800c5f2:	e1b9      	b.n	800c968 <USB_EPStartXfer+0x124c>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	009b      	lsls	r3, r3, #2
 800c5fc:	18d2      	adds	r2, r2, r3
 800c5fe:	219a      	movs	r1, #154	; 0x9a
 800c600:	187b      	adds	r3, r7, r1
 800c602:	8812      	ldrh	r2, [r2, #0]
 800c604:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c606:	187b      	adds	r3, r7, r1
 800c608:	881a      	ldrh	r2, [r3, #0]
 800c60a:	2380      	movs	r3, #128	; 0x80
 800c60c:	01db      	lsls	r3, r3, #7
 800c60e:	4013      	ands	r3, r2
 800c610:	d005      	beq.n	800c61e <USB_EPStartXfer+0xf02>
 800c612:	239a      	movs	r3, #154	; 0x9a
 800c614:	18fb      	adds	r3, r7, r3
 800c616:	881b      	ldrh	r3, [r3, #0]
 800c618:	2240      	movs	r2, #64	; 0x40
 800c61a:	4013      	ands	r3, r2
 800c61c:	d10e      	bne.n	800c63c <USB_EPStartXfer+0xf20>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c61e:	239a      	movs	r3, #154	; 0x9a
 800c620:	18fb      	adds	r3, r7, r3
 800c622:	881a      	ldrh	r2, [r3, #0]
 800c624:	2380      	movs	r3, #128	; 0x80
 800c626:	01db      	lsls	r3, r3, #7
 800c628:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c62a:	d000      	beq.n	800c62e <USB_EPStartXfer+0xf12>
 800c62c:	e19c      	b.n	800c968 <USB_EPStartXfer+0x124c>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c62e:	239a      	movs	r3, #154	; 0x9a
 800c630:	18fb      	adds	r3, r7, r3
 800c632:	881b      	ldrh	r3, [r3, #0]
 800c634:	2240      	movs	r2, #64	; 0x40
 800c636:	4013      	ands	r3, r2
 800c638:	d000      	beq.n	800c63c <USB_EPStartXfer+0xf20>
 800c63a:	e195      	b.n	800c968 <USB_EPStartXfer+0x124c>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	18d3      	adds	r3, r2, r3
 800c646:	881b      	ldrh	r3, [r3, #0]
 800c648:	b29a      	uxth	r2, r3
 800c64a:	2098      	movs	r0, #152	; 0x98
 800c64c:	183b      	adds	r3, r7, r0
 800c64e:	49ae      	ldr	r1, [pc, #696]	; (800c908 <USB_EPStartXfer+0x11ec>)
 800c650:	400a      	ands	r2, r1
 800c652:	801a      	strh	r2, [r3, #0]
 800c654:	687a      	ldr	r2, [r7, #4]
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	009b      	lsls	r3, r3, #2
 800c65c:	18d3      	adds	r3, r2, r3
 800c65e:	183a      	adds	r2, r7, r0
 800c660:	8812      	ldrh	r2, [r2, #0]
 800c662:	49aa      	ldr	r1, [pc, #680]	; (800c90c <USB_EPStartXfer+0x11f0>)
 800c664:	430a      	orrs	r2, r1
 800c666:	b292      	uxth	r2, r2
 800c668:	801a      	strh	r2, [r3, #0]
 800c66a:	e17d      	b.n	800c968 <USB_EPStartXfer+0x124c>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	78db      	ldrb	r3, [r3, #3]
 800c670:	2b01      	cmp	r3, #1
 800c672:	d000      	beq.n	800c676 <USB_EPStartXfer+0xf5a>
 800c674:	e176      	b.n	800c964 <USB_EPStartXfer+0x1248>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	699a      	ldr	r2, [r3, #24]
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	691b      	ldr	r3, [r3, #16]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d90d      	bls.n	800c69e <USB_EPStartXfer+0xf82>
        {
          len = ep->maxpacket;
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	691b      	ldr	r3, [r3, #16]
 800c686:	2186      	movs	r1, #134	; 0x86
 800c688:	0049      	lsls	r1, r1, #1
 800c68a:	187a      	adds	r2, r7, r1
 800c68c:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	699a      	ldr	r2, [r3, #24]
 800c692:	187b      	adds	r3, r7, r1
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	1ad2      	subs	r2, r2, r3
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	619a      	str	r2, [r3, #24]
 800c69c:	e008      	b.n	800c6b0 <USB_EPStartXfer+0xf94>
        }
        else
        {
          len = ep->xfer_len;
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	699b      	ldr	r3, [r3, #24]
 800c6a2:	2286      	movs	r2, #134	; 0x86
 800c6a4:	0052      	lsls	r2, r2, #1
 800c6a6:	18ba      	adds	r2, r7, r2
 800c6a8:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	785b      	ldrb	r3, [r3, #1]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d000      	beq.n	800c6ba <USB_EPStartXfer+0xf9e>
 800c6b8:	e07a      	b.n	800c7b0 <USB_EPStartXfer+0x1094>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	21d0      	movs	r1, #208	; 0xd0
 800c6be:	187a      	adds	r2, r7, r1
 800c6c0:	6013      	str	r3, [r2, #0]
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2250      	movs	r2, #80	; 0x50
 800c6c6:	5a9b      	ldrh	r3, [r3, r2]
 800c6c8:	b29b      	uxth	r3, r3
 800c6ca:	001a      	movs	r2, r3
 800c6cc:	187b      	adds	r3, r7, r1
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	189b      	adds	r3, r3, r2
 800c6d2:	187a      	adds	r2, r7, r1
 800c6d4:	6013      	str	r3, [r2, #0]
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	781b      	ldrb	r3, [r3, #0]
 800c6da:	00da      	lsls	r2, r3, #3
 800c6dc:	187b      	adds	r3, r7, r1
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	18d3      	adds	r3, r2, r3
 800c6e2:	4a8b      	ldr	r2, [pc, #556]	; (800c910 <USB_EPStartXfer+0x11f4>)
 800c6e4:	4694      	mov	ip, r2
 800c6e6:	4463      	add	r3, ip
 800c6e8:	22cc      	movs	r2, #204	; 0xcc
 800c6ea:	18ba      	adds	r2, r7, r2
 800c6ec:	6013      	str	r3, [r2, #0]
 800c6ee:	2386      	movs	r3, #134	; 0x86
 800c6f0:	005b      	lsls	r3, r3, #1
 800c6f2:	18fb      	adds	r3, r7, r3
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d115      	bne.n	800c726 <USB_EPStartXfer+0x100a>
 800c6fa:	21cc      	movs	r1, #204	; 0xcc
 800c6fc:	187b      	adds	r3, r7, r1
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	881b      	ldrh	r3, [r3, #0]
 800c702:	b29b      	uxth	r3, r3
 800c704:	4a83      	ldr	r2, [pc, #524]	; (800c914 <USB_EPStartXfer+0x11f8>)
 800c706:	4013      	ands	r3, r2
 800c708:	b29a      	uxth	r2, r3
 800c70a:	187b      	adds	r3, r7, r1
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	801a      	strh	r2, [r3, #0]
 800c710:	187b      	adds	r3, r7, r1
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	881b      	ldrh	r3, [r3, #0]
 800c716:	b29b      	uxth	r3, r3
 800c718:	4a7f      	ldr	r2, [pc, #508]	; (800c918 <USB_EPStartXfer+0x11fc>)
 800c71a:	4313      	orrs	r3, r2
 800c71c:	b29a      	uxth	r2, r3
 800c71e:	187b      	adds	r3, r7, r1
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	801a      	strh	r2, [r3, #0]
 800c724:	e06a      	b.n	800c7fc <USB_EPStartXfer+0x10e0>
 800c726:	2386      	movs	r3, #134	; 0x86
 800c728:	005b      	lsls	r3, r3, #1
 800c72a:	18fb      	adds	r3, r7, r3
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	2b3e      	cmp	r3, #62	; 0x3e
 800c730:	d81d      	bhi.n	800c76e <USB_EPStartXfer+0x1052>
 800c732:	2286      	movs	r2, #134	; 0x86
 800c734:	0052      	lsls	r2, r2, #1
 800c736:	18bb      	adds	r3, r7, r2
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	085b      	lsrs	r3, r3, #1
 800c73c:	21e0      	movs	r1, #224	; 0xe0
 800c73e:	1879      	adds	r1, r7, r1
 800c740:	600b      	str	r3, [r1, #0]
 800c742:	18bb      	adds	r3, r7, r2
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2201      	movs	r2, #1
 800c748:	4013      	ands	r3, r2
 800c74a:	d005      	beq.n	800c758 <USB_EPStartXfer+0x103c>
 800c74c:	22e0      	movs	r2, #224	; 0xe0
 800c74e:	18bb      	adds	r3, r7, r2
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	3301      	adds	r3, #1
 800c754:	18ba      	adds	r2, r7, r2
 800c756:	6013      	str	r3, [r2, #0]
 800c758:	23e0      	movs	r3, #224	; 0xe0
 800c75a:	18fb      	adds	r3, r7, r3
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	b29b      	uxth	r3, r3
 800c760:	029b      	lsls	r3, r3, #10
 800c762:	b29a      	uxth	r2, r3
 800c764:	23cc      	movs	r3, #204	; 0xcc
 800c766:	18fb      	adds	r3, r7, r3
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	801a      	strh	r2, [r3, #0]
 800c76c:	e046      	b.n	800c7fc <USB_EPStartXfer+0x10e0>
 800c76e:	2286      	movs	r2, #134	; 0x86
 800c770:	0052      	lsls	r2, r2, #1
 800c772:	18bb      	adds	r3, r7, r2
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	095b      	lsrs	r3, r3, #5
 800c778:	21e0      	movs	r1, #224	; 0xe0
 800c77a:	1879      	adds	r1, r7, r1
 800c77c:	600b      	str	r3, [r1, #0]
 800c77e:	18bb      	adds	r3, r7, r2
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	221f      	movs	r2, #31
 800c784:	4013      	ands	r3, r2
 800c786:	d105      	bne.n	800c794 <USB_EPStartXfer+0x1078>
 800c788:	22e0      	movs	r2, #224	; 0xe0
 800c78a:	18bb      	adds	r3, r7, r2
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	3b01      	subs	r3, #1
 800c790:	18ba      	adds	r2, r7, r2
 800c792:	6013      	str	r3, [r2, #0]
 800c794:	23e0      	movs	r3, #224	; 0xe0
 800c796:	18fb      	adds	r3, r7, r3
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	b29b      	uxth	r3, r3
 800c79c:	029b      	lsls	r3, r3, #10
 800c79e:	b29b      	uxth	r3, r3
 800c7a0:	4a5d      	ldr	r2, [pc, #372]	; (800c918 <USB_EPStartXfer+0x11fc>)
 800c7a2:	4313      	orrs	r3, r2
 800c7a4:	b29a      	uxth	r2, r3
 800c7a6:	23cc      	movs	r3, #204	; 0xcc
 800c7a8:	18fb      	adds	r3, r7, r3
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	801a      	strh	r2, [r3, #0]
 800c7ae:	e025      	b.n	800c7fc <USB_EPStartXfer+0x10e0>
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	785b      	ldrb	r3, [r3, #1]
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d121      	bne.n	800c7fc <USB_EPStartXfer+0x10e0>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	21d8      	movs	r1, #216	; 0xd8
 800c7bc:	187a      	adds	r2, r7, r1
 800c7be:	6013      	str	r3, [r2, #0]
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2250      	movs	r2, #80	; 0x50
 800c7c4:	5a9b      	ldrh	r3, [r3, r2]
 800c7c6:	b29b      	uxth	r3, r3
 800c7c8:	001a      	movs	r2, r3
 800c7ca:	187b      	adds	r3, r7, r1
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	189b      	adds	r3, r3, r2
 800c7d0:	187a      	adds	r2, r7, r1
 800c7d2:	6013      	str	r3, [r2, #0]
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	00da      	lsls	r2, r3, #3
 800c7da:	187b      	adds	r3, r7, r1
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	18d3      	adds	r3, r2, r3
 800c7e0:	4a4b      	ldr	r2, [pc, #300]	; (800c910 <USB_EPStartXfer+0x11f4>)
 800c7e2:	4694      	mov	ip, r2
 800c7e4:	4463      	add	r3, ip
 800c7e6:	21d4      	movs	r1, #212	; 0xd4
 800c7e8:	187a      	adds	r2, r7, r1
 800c7ea:	6013      	str	r3, [r2, #0]
 800c7ec:	2386      	movs	r3, #134	; 0x86
 800c7ee:	005b      	lsls	r3, r3, #1
 800c7f0:	18fb      	adds	r3, r7, r3
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	b29a      	uxth	r2, r3
 800c7f6:	187b      	adds	r3, r7, r1
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	801a      	strh	r2, [r3, #0]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	22c8      	movs	r2, #200	; 0xc8
 800c800:	18ba      	adds	r2, r7, r2
 800c802:	6013      	str	r3, [r2, #0]
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d000      	beq.n	800c80e <USB_EPStartXfer+0x10f2>
 800c80c:	e086      	b.n	800c91c <USB_EPStartXfer+0x1200>
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	21c0      	movs	r1, #192	; 0xc0
 800c812:	187a      	adds	r2, r7, r1
 800c814:	6013      	str	r3, [r2, #0]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2250      	movs	r2, #80	; 0x50
 800c81a:	5a9b      	ldrh	r3, [r3, r2]
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	001a      	movs	r2, r3
 800c820:	187b      	adds	r3, r7, r1
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	189b      	adds	r3, r3, r2
 800c826:	187a      	adds	r2, r7, r1
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	00da      	lsls	r2, r3, #3
 800c830:	187b      	adds	r3, r7, r1
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	18d3      	adds	r3, r2, r3
 800c836:	4a33      	ldr	r2, [pc, #204]	; (800c904 <USB_EPStartXfer+0x11e8>)
 800c838:	4694      	mov	ip, r2
 800c83a:	4463      	add	r3, ip
 800c83c:	22bc      	movs	r2, #188	; 0xbc
 800c83e:	18ba      	adds	r2, r7, r2
 800c840:	6013      	str	r3, [r2, #0]
 800c842:	2386      	movs	r3, #134	; 0x86
 800c844:	005b      	lsls	r3, r3, #1
 800c846:	18fb      	adds	r3, r7, r3
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d115      	bne.n	800c87a <USB_EPStartXfer+0x115e>
 800c84e:	21bc      	movs	r1, #188	; 0xbc
 800c850:	187b      	adds	r3, r7, r1
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	881b      	ldrh	r3, [r3, #0]
 800c856:	b29b      	uxth	r3, r3
 800c858:	4a2e      	ldr	r2, [pc, #184]	; (800c914 <USB_EPStartXfer+0x11f8>)
 800c85a:	4013      	ands	r3, r2
 800c85c:	b29a      	uxth	r2, r3
 800c85e:	187b      	adds	r3, r7, r1
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	801a      	strh	r2, [r3, #0]
 800c864:	187b      	adds	r3, r7, r1
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	881b      	ldrh	r3, [r3, #0]
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	4a2a      	ldr	r2, [pc, #168]	; (800c918 <USB_EPStartXfer+0x11fc>)
 800c86e:	4313      	orrs	r3, r2
 800c870:	b29a      	uxth	r2, r3
 800c872:	187b      	adds	r3, r7, r1
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	801a      	strh	r2, [r3, #0]
 800c878:	e076      	b.n	800c968 <USB_EPStartXfer+0x124c>
 800c87a:	2386      	movs	r3, #134	; 0x86
 800c87c:	005b      	lsls	r3, r3, #1
 800c87e:	18fb      	adds	r3, r7, r3
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2b3e      	cmp	r3, #62	; 0x3e
 800c884:	d81d      	bhi.n	800c8c2 <USB_EPStartXfer+0x11a6>
 800c886:	2286      	movs	r2, #134	; 0x86
 800c888:	0052      	lsls	r2, r2, #1
 800c88a:	18bb      	adds	r3, r7, r2
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	085b      	lsrs	r3, r3, #1
 800c890:	21dc      	movs	r1, #220	; 0xdc
 800c892:	1879      	adds	r1, r7, r1
 800c894:	600b      	str	r3, [r1, #0]
 800c896:	18bb      	adds	r3, r7, r2
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	2201      	movs	r2, #1
 800c89c:	4013      	ands	r3, r2
 800c89e:	d005      	beq.n	800c8ac <USB_EPStartXfer+0x1190>
 800c8a0:	22dc      	movs	r2, #220	; 0xdc
 800c8a2:	18bb      	adds	r3, r7, r2
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	3301      	adds	r3, #1
 800c8a8:	18ba      	adds	r2, r7, r2
 800c8aa:	6013      	str	r3, [r2, #0]
 800c8ac:	23dc      	movs	r3, #220	; 0xdc
 800c8ae:	18fb      	adds	r3, r7, r3
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	029b      	lsls	r3, r3, #10
 800c8b6:	b29a      	uxth	r2, r3
 800c8b8:	23bc      	movs	r3, #188	; 0xbc
 800c8ba:	18fb      	adds	r3, r7, r3
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	801a      	strh	r2, [r3, #0]
 800c8c0:	e052      	b.n	800c968 <USB_EPStartXfer+0x124c>
 800c8c2:	2286      	movs	r2, #134	; 0x86
 800c8c4:	0052      	lsls	r2, r2, #1
 800c8c6:	18bb      	adds	r3, r7, r2
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	095b      	lsrs	r3, r3, #5
 800c8cc:	21dc      	movs	r1, #220	; 0xdc
 800c8ce:	1879      	adds	r1, r7, r1
 800c8d0:	600b      	str	r3, [r1, #0]
 800c8d2:	18bb      	adds	r3, r7, r2
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	221f      	movs	r2, #31
 800c8d8:	4013      	ands	r3, r2
 800c8da:	d105      	bne.n	800c8e8 <USB_EPStartXfer+0x11cc>
 800c8dc:	22dc      	movs	r2, #220	; 0xdc
 800c8de:	18bb      	adds	r3, r7, r2
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	18ba      	adds	r2, r7, r2
 800c8e6:	6013      	str	r3, [r2, #0]
 800c8e8:	23dc      	movs	r3, #220	; 0xdc
 800c8ea:	18fb      	adds	r3, r7, r3
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	b29b      	uxth	r3, r3
 800c8f0:	029b      	lsls	r3, r3, #10
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	4a08      	ldr	r2, [pc, #32]	; (800c918 <USB_EPStartXfer+0x11fc>)
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	b29a      	uxth	r2, r3
 800c8fa:	23bc      	movs	r3, #188	; 0xbc
 800c8fc:	18fb      	adds	r3, r7, r3
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	801a      	strh	r2, [r3, #0]
 800c902:	e031      	b.n	800c968 <USB_EPStartXfer+0x124c>
 800c904:	00000406 	.word	0x00000406
 800c908:	ffff8f8f 	.word	0xffff8f8f
 800c90c:	ffff80c0 	.word	0xffff80c0
 800c910:	00000402 	.word	0x00000402
 800c914:	ffff83ff 	.word	0xffff83ff
 800c918:	ffff8000 	.word	0xffff8000
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	785b      	ldrb	r3, [r3, #1]
 800c920:	2b01      	cmp	r3, #1
 800c922:	d121      	bne.n	800c968 <USB_EPStartXfer+0x124c>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2250      	movs	r2, #80	; 0x50
 800c928:	5a9b      	ldrh	r3, [r3, r2]
 800c92a:	b29b      	uxth	r3, r3
 800c92c:	001a      	movs	r2, r3
 800c92e:	21c8      	movs	r1, #200	; 0xc8
 800c930:	187b      	adds	r3, r7, r1
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	189b      	adds	r3, r3, r2
 800c936:	187a      	adds	r2, r7, r1
 800c938:	6013      	str	r3, [r2, #0]
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	00da      	lsls	r2, r3, #3
 800c940:	187b      	adds	r3, r7, r1
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	18d3      	adds	r3, r2, r3
 800c946:	4a1d      	ldr	r2, [pc, #116]	; (800c9bc <USB_EPStartXfer+0x12a0>)
 800c948:	4694      	mov	ip, r2
 800c94a:	4463      	add	r3, ip
 800c94c:	21c4      	movs	r1, #196	; 0xc4
 800c94e:	187a      	adds	r2, r7, r1
 800c950:	6013      	str	r3, [r2, #0]
 800c952:	2386      	movs	r3, #134	; 0x86
 800c954:	005b      	lsls	r3, r3, #1
 800c956:	18fb      	adds	r3, r7, r3
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	b29a      	uxth	r2, r3
 800c95c:	187b      	adds	r3, r7, r1
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	801a      	strh	r2, [r3, #0]
 800c962:	e001      	b.n	800c968 <USB_EPStartXfer+0x124c>
      }
      else
      {
        return HAL_ERROR;
 800c964:	2301      	movs	r3, #1
 800c966:	e025      	b.n	800c9b4 <USB_EPStartXfer+0x1298>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c968:	687a      	ldr	r2, [r7, #4]
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	009b      	lsls	r3, r3, #2
 800c970:	18d3      	adds	r3, r2, r3
 800c972:	881b      	ldrh	r3, [r3, #0]
 800c974:	b29a      	uxth	r2, r3
 800c976:	208e      	movs	r0, #142	; 0x8e
 800c978:	183b      	adds	r3, r7, r0
 800c97a:	4911      	ldr	r1, [pc, #68]	; (800c9c0 <USB_EPStartXfer+0x12a4>)
 800c97c:	400a      	ands	r2, r1
 800c97e:	801a      	strh	r2, [r3, #0]
 800c980:	183b      	adds	r3, r7, r0
 800c982:	183a      	adds	r2, r7, r0
 800c984:	8812      	ldrh	r2, [r2, #0]
 800c986:	2180      	movs	r1, #128	; 0x80
 800c988:	0149      	lsls	r1, r1, #5
 800c98a:	404a      	eors	r2, r1
 800c98c:	801a      	strh	r2, [r3, #0]
 800c98e:	183b      	adds	r3, r7, r0
 800c990:	183a      	adds	r2, r7, r0
 800c992:	8812      	ldrh	r2, [r2, #0]
 800c994:	2180      	movs	r1, #128	; 0x80
 800c996:	0189      	lsls	r1, r1, #6
 800c998:	404a      	eors	r2, r1
 800c99a:	801a      	strh	r2, [r3, #0]
 800c99c:	687a      	ldr	r2, [r7, #4]
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	18d3      	adds	r3, r2, r3
 800c9a6:	183a      	adds	r2, r7, r0
 800c9a8:	8812      	ldrh	r2, [r2, #0]
 800c9aa:	4906      	ldr	r1, [pc, #24]	; (800c9c4 <USB_EPStartXfer+0x12a8>)
 800c9ac:	430a      	orrs	r2, r1
 800c9ae:	b292      	uxth	r2, r2
 800c9b0:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	0018      	movs	r0, r3
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	b044      	add	sp, #272	; 0x110
 800c9ba:	bdb0      	pop	{r4, r5, r7, pc}
 800c9bc:	00000406 	.word	0x00000406
 800c9c0:	ffffbf8f 	.word	0xffffbf8f
 800c9c4:	ffff8080 	.word	0xffff8080

0800c9c8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b084      	sub	sp, #16
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	785b      	ldrb	r3, [r3, #1]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d01d      	beq.n	800ca16 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	18d3      	adds	r3, r2, r3
 800c9e4:	881b      	ldrh	r3, [r3, #0]
 800c9e6:	b29a      	uxth	r2, r3
 800c9e8:	200c      	movs	r0, #12
 800c9ea:	183b      	adds	r3, r7, r0
 800c9ec:	491b      	ldr	r1, [pc, #108]	; (800ca5c <USB_EPSetStall+0x94>)
 800c9ee:	400a      	ands	r2, r1
 800c9f0:	801a      	strh	r2, [r3, #0]
 800c9f2:	183b      	adds	r3, r7, r0
 800c9f4:	183a      	adds	r2, r7, r0
 800c9f6:	8812      	ldrh	r2, [r2, #0]
 800c9f8:	2110      	movs	r1, #16
 800c9fa:	404a      	eors	r2, r1
 800c9fc:	801a      	strh	r2, [r3, #0]
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	781b      	ldrb	r3, [r3, #0]
 800ca04:	009b      	lsls	r3, r3, #2
 800ca06:	18d3      	adds	r3, r2, r3
 800ca08:	183a      	adds	r2, r7, r0
 800ca0a:	8812      	ldrh	r2, [r2, #0]
 800ca0c:	4914      	ldr	r1, [pc, #80]	; (800ca60 <USB_EPSetStall+0x98>)
 800ca0e:	430a      	orrs	r2, r1
 800ca10:	b292      	uxth	r2, r2
 800ca12:	801a      	strh	r2, [r3, #0]
 800ca14:	e01d      	b.n	800ca52 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ca16:	687a      	ldr	r2, [r7, #4]
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	009b      	lsls	r3, r3, #2
 800ca1e:	18d3      	adds	r3, r2, r3
 800ca20:	881b      	ldrh	r3, [r3, #0]
 800ca22:	b29a      	uxth	r2, r3
 800ca24:	200e      	movs	r0, #14
 800ca26:	183b      	adds	r3, r7, r0
 800ca28:	490e      	ldr	r1, [pc, #56]	; (800ca64 <USB_EPSetStall+0x9c>)
 800ca2a:	400a      	ands	r2, r1
 800ca2c:	801a      	strh	r2, [r3, #0]
 800ca2e:	183b      	adds	r3, r7, r0
 800ca30:	183a      	adds	r2, r7, r0
 800ca32:	8812      	ldrh	r2, [r2, #0]
 800ca34:	2180      	movs	r1, #128	; 0x80
 800ca36:	0149      	lsls	r1, r1, #5
 800ca38:	404a      	eors	r2, r1
 800ca3a:	801a      	strh	r2, [r3, #0]
 800ca3c:	687a      	ldr	r2, [r7, #4]
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	009b      	lsls	r3, r3, #2
 800ca44:	18d3      	adds	r3, r2, r3
 800ca46:	183a      	adds	r2, r7, r0
 800ca48:	8812      	ldrh	r2, [r2, #0]
 800ca4a:	4905      	ldr	r1, [pc, #20]	; (800ca60 <USB_EPSetStall+0x98>)
 800ca4c:	430a      	orrs	r2, r1
 800ca4e:	b292      	uxth	r2, r2
 800ca50:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800ca52:	2300      	movs	r3, #0
}
 800ca54:	0018      	movs	r0, r3
 800ca56:	46bd      	mov	sp, r7
 800ca58:	b004      	add	sp, #16
 800ca5a:	bd80      	pop	{r7, pc}
 800ca5c:	ffff8fbf 	.word	0xffff8fbf
 800ca60:	ffff8080 	.word	0xffff8080
 800ca64:	ffffbf8f 	.word	0xffffbf8f

0800ca68 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b086      	sub	sp, #24
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	7b1b      	ldrb	r3, [r3, #12]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d000      	beq.n	800ca7c <USB_EPClearStall+0x14>
 800ca7a:	e095      	b.n	800cba8 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	785b      	ldrb	r3, [r3, #1]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d046      	beq.n	800cb12 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	18d2      	adds	r2, r2, r3
 800ca8e:	2110      	movs	r1, #16
 800ca90:	187b      	adds	r3, r7, r1
 800ca92:	8812      	ldrh	r2, [r2, #0]
 800ca94:	801a      	strh	r2, [r3, #0]
 800ca96:	187b      	adds	r3, r7, r1
 800ca98:	881b      	ldrh	r3, [r3, #0]
 800ca9a:	2240      	movs	r2, #64	; 0x40
 800ca9c:	4013      	ands	r3, r2
 800ca9e:	d016      	beq.n	800cace <USB_EPClearStall+0x66>
 800caa0:	687a      	ldr	r2, [r7, #4]
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	18d3      	adds	r3, r2, r3
 800caaa:	881b      	ldrh	r3, [r3, #0]
 800caac:	b29a      	uxth	r2, r3
 800caae:	200e      	movs	r0, #14
 800cab0:	183b      	adds	r3, r7, r0
 800cab2:	4940      	ldr	r1, [pc, #256]	; (800cbb4 <USB_EPClearStall+0x14c>)
 800cab4:	400a      	ands	r2, r1
 800cab6:	801a      	strh	r2, [r3, #0]
 800cab8:	687a      	ldr	r2, [r7, #4]
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	18d3      	adds	r3, r2, r3
 800cac2:	183a      	adds	r2, r7, r0
 800cac4:	8812      	ldrh	r2, [r2, #0]
 800cac6:	493c      	ldr	r1, [pc, #240]	; (800cbb8 <USB_EPClearStall+0x150>)
 800cac8:	430a      	orrs	r2, r1
 800caca:	b292      	uxth	r2, r2
 800cacc:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	78db      	ldrb	r3, [r3, #3]
 800cad2:	2b01      	cmp	r3, #1
 800cad4:	d068      	beq.n	800cba8 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	781b      	ldrb	r3, [r3, #0]
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	18d3      	adds	r3, r2, r3
 800cae0:	881b      	ldrh	r3, [r3, #0]
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	200c      	movs	r0, #12
 800cae6:	183b      	adds	r3, r7, r0
 800cae8:	4934      	ldr	r1, [pc, #208]	; (800cbbc <USB_EPClearStall+0x154>)
 800caea:	400a      	ands	r2, r1
 800caec:	801a      	strh	r2, [r3, #0]
 800caee:	183b      	adds	r3, r7, r0
 800caf0:	183a      	adds	r2, r7, r0
 800caf2:	8812      	ldrh	r2, [r2, #0]
 800caf4:	2120      	movs	r1, #32
 800caf6:	404a      	eors	r2, r1
 800caf8:	801a      	strh	r2, [r3, #0]
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	009b      	lsls	r3, r3, #2
 800cb02:	18d3      	adds	r3, r2, r3
 800cb04:	183a      	adds	r2, r7, r0
 800cb06:	8812      	ldrh	r2, [r2, #0]
 800cb08:	492d      	ldr	r1, [pc, #180]	; (800cbc0 <USB_EPClearStall+0x158>)
 800cb0a:	430a      	orrs	r2, r1
 800cb0c:	b292      	uxth	r2, r2
 800cb0e:	801a      	strh	r2, [r3, #0]
 800cb10:	e04a      	b.n	800cba8 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	18d2      	adds	r2, r2, r3
 800cb1c:	2116      	movs	r1, #22
 800cb1e:	187b      	adds	r3, r7, r1
 800cb20:	8812      	ldrh	r2, [r2, #0]
 800cb22:	801a      	strh	r2, [r3, #0]
 800cb24:	187b      	adds	r3, r7, r1
 800cb26:	881a      	ldrh	r2, [r3, #0]
 800cb28:	2380      	movs	r3, #128	; 0x80
 800cb2a:	01db      	lsls	r3, r3, #7
 800cb2c:	4013      	ands	r3, r2
 800cb2e:	d016      	beq.n	800cb5e <USB_EPClearStall+0xf6>
 800cb30:	687a      	ldr	r2, [r7, #4]
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	009b      	lsls	r3, r3, #2
 800cb38:	18d3      	adds	r3, r2, r3
 800cb3a:	881b      	ldrh	r3, [r3, #0]
 800cb3c:	b29a      	uxth	r2, r3
 800cb3e:	2014      	movs	r0, #20
 800cb40:	183b      	adds	r3, r7, r0
 800cb42:	491c      	ldr	r1, [pc, #112]	; (800cbb4 <USB_EPClearStall+0x14c>)
 800cb44:	400a      	ands	r2, r1
 800cb46:	801a      	strh	r2, [r3, #0]
 800cb48:	687a      	ldr	r2, [r7, #4]
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	009b      	lsls	r3, r3, #2
 800cb50:	18d3      	adds	r3, r2, r3
 800cb52:	183a      	adds	r2, r7, r0
 800cb54:	8812      	ldrh	r2, [r2, #0]
 800cb56:	491b      	ldr	r1, [pc, #108]	; (800cbc4 <USB_EPClearStall+0x15c>)
 800cb58:	430a      	orrs	r2, r1
 800cb5a:	b292      	uxth	r2, r2
 800cb5c:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	781b      	ldrb	r3, [r3, #0]
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	18d3      	adds	r3, r2, r3
 800cb68:	881b      	ldrh	r3, [r3, #0]
 800cb6a:	b29a      	uxth	r2, r3
 800cb6c:	2012      	movs	r0, #18
 800cb6e:	183b      	adds	r3, r7, r0
 800cb70:	4915      	ldr	r1, [pc, #84]	; (800cbc8 <USB_EPClearStall+0x160>)
 800cb72:	400a      	ands	r2, r1
 800cb74:	801a      	strh	r2, [r3, #0]
 800cb76:	183b      	adds	r3, r7, r0
 800cb78:	183a      	adds	r2, r7, r0
 800cb7a:	8812      	ldrh	r2, [r2, #0]
 800cb7c:	2180      	movs	r1, #128	; 0x80
 800cb7e:	0149      	lsls	r1, r1, #5
 800cb80:	404a      	eors	r2, r1
 800cb82:	801a      	strh	r2, [r3, #0]
 800cb84:	183b      	adds	r3, r7, r0
 800cb86:	183a      	adds	r2, r7, r0
 800cb88:	8812      	ldrh	r2, [r2, #0]
 800cb8a:	2180      	movs	r1, #128	; 0x80
 800cb8c:	0189      	lsls	r1, r1, #6
 800cb8e:	404a      	eors	r2, r1
 800cb90:	801a      	strh	r2, [r3, #0]
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	781b      	ldrb	r3, [r3, #0]
 800cb98:	009b      	lsls	r3, r3, #2
 800cb9a:	18d3      	adds	r3, r2, r3
 800cb9c:	183a      	adds	r2, r7, r0
 800cb9e:	8812      	ldrh	r2, [r2, #0]
 800cba0:	4907      	ldr	r1, [pc, #28]	; (800cbc0 <USB_EPClearStall+0x158>)
 800cba2:	430a      	orrs	r2, r1
 800cba4:	b292      	uxth	r2, r2
 800cba6:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800cba8:	2300      	movs	r3, #0
}
 800cbaa:	0018      	movs	r0, r3
 800cbac:	46bd      	mov	sp, r7
 800cbae:	b006      	add	sp, #24
 800cbb0:	bd80      	pop	{r7, pc}
 800cbb2:	46c0      	nop			; (mov r8, r8)
 800cbb4:	ffff8f8f 	.word	0xffff8f8f
 800cbb8:	ffff80c0 	.word	0xffff80c0
 800cbbc:	ffff8fbf 	.word	0xffff8fbf
 800cbc0:	ffff8080 	.word	0xffff8080
 800cbc4:	ffffc080 	.word	0xffffc080
 800cbc8:	ffffbf8f 	.word	0xffffbf8f

0800cbcc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b082      	sub	sp, #8
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	000a      	movs	r2, r1
 800cbd6:	1cfb      	adds	r3, r7, #3
 800cbd8:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800cbda:	1cfb      	adds	r3, r7, #3
 800cbdc:	781b      	ldrb	r3, [r3, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d103      	bne.n	800cbea <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	224c      	movs	r2, #76	; 0x4c
 800cbe6:	2180      	movs	r1, #128	; 0x80
 800cbe8:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800cbea:	2300      	movs	r3, #0
}
 800cbec:	0018      	movs	r0, r3
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	b002      	add	sp, #8
 800cbf2:	bd80      	pop	{r7, pc}

0800cbf4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b082      	sub	sp, #8
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2258      	movs	r2, #88	; 0x58
 800cc00:	5a9b      	ldrh	r3, [r3, r2]
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	4a05      	ldr	r2, [pc, #20]	; (800cc1c <USB_DevConnect+0x28>)
 800cc06:	4313      	orrs	r3, r2
 800cc08:	b299      	uxth	r1, r3
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2258      	movs	r2, #88	; 0x58
 800cc0e:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	0018      	movs	r0, r3
 800cc14:	46bd      	mov	sp, r7
 800cc16:	b002      	add	sp, #8
 800cc18:	bd80      	pop	{r7, pc}
 800cc1a:	46c0      	nop			; (mov r8, r8)
 800cc1c:	ffff8000 	.word	0xffff8000

0800cc20 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2244      	movs	r2, #68	; 0x44
 800cc2c:	5a9b      	ldrh	r3, [r3, r2]
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800cc32:	68fb      	ldr	r3, [r7, #12]
}
 800cc34:	0018      	movs	r0, r3
 800cc36:	46bd      	mov	sp, r7
 800cc38:	b004      	add	sp, #16
 800cc3a:	bd80      	pop	{r7, pc}

0800cc3c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b08c      	sub	sp, #48	; 0x30
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	0019      	movs	r1, r3
 800cc48:	1dbb      	adds	r3, r7, #6
 800cc4a:	801a      	strh	r2, [r3, #0]
 800cc4c:	1d3b      	adds	r3, r7, #4
 800cc4e:	1c0a      	adds	r2, r1, #0
 800cc50:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800cc52:	1d3b      	adds	r3, r7, #4
 800cc54:	881b      	ldrh	r3, [r3, #0]
 800cc56:	3301      	adds	r3, #1
 800cc58:	085b      	lsrs	r3, r3, #1
 800cc5a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800cc64:	1dbb      	adds	r3, r7, #6
 800cc66:	881a      	ldrh	r2, [r3, #0]
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	18d3      	adds	r3, r2, r3
 800cc6c:	2280      	movs	r2, #128	; 0x80
 800cc6e:	00d2      	lsls	r2, r2, #3
 800cc70:	4694      	mov	ip, r2
 800cc72:	4463      	add	r3, ip
 800cc74:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800cc76:	6a3b      	ldr	r3, [r7, #32]
 800cc78:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cc7a:	e01b      	b.n	800ccb4 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800cc7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800cc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc84:	3301      	adds	r3, #1
 800cc86:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800cc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	b29b      	uxth	r3, r3
 800cc8e:	021b      	lsls	r3, r3, #8
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	001a      	movs	r2, r3
 800cc94:	69bb      	ldr	r3, [r7, #24]
 800cc96:	4313      	orrs	r3, r2
 800cc98:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	b29a      	uxth	r2, r3
 800cc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800cca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca4:	3302      	adds	r3, #2
 800cca6:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800cca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccaa:	3301      	adds	r3, #1
 800ccac:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800ccae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ccb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d1e0      	bne.n	800cc7c <USB_WritePMA+0x40>
  }
}
 800ccba:	46c0      	nop			; (mov r8, r8)
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	b00c      	add	sp, #48	; 0x30
 800ccc0:	bd80      	pop	{r7, pc}

0800ccc2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ccc2:	b580      	push	{r7, lr}
 800ccc4:	b08a      	sub	sp, #40	; 0x28
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	60f8      	str	r0, [r7, #12]
 800ccca:	60b9      	str	r1, [r7, #8]
 800cccc:	0019      	movs	r1, r3
 800ccce:	1dbb      	adds	r3, r7, #6
 800ccd0:	801a      	strh	r2, [r3, #0]
 800ccd2:	1d3b      	adds	r3, r7, #4
 800ccd4:	1c0a      	adds	r2, r1, #0
 800ccd6:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ccd8:	1d3b      	adds	r3, r7, #4
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	085b      	lsrs	r3, r3, #1
 800ccde:	b29b      	uxth	r3, r3
 800cce0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ccea:	1dbb      	adds	r3, r7, #6
 800ccec:	881a      	ldrh	r2, [r3, #0]
 800ccee:	697b      	ldr	r3, [r7, #20]
 800ccf0:	18d3      	adds	r3, r2, r3
 800ccf2:	2280      	movs	r2, #128	; 0x80
 800ccf4:	00d2      	lsls	r2, r2, #3
 800ccf6:	4694      	mov	ip, r2
 800ccf8:	4463      	add	r3, ip
 800ccfa:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800ccfc:	69bb      	ldr	r3, [r7, #24]
 800ccfe:	627b      	str	r3, [r7, #36]	; 0x24
 800cd00:	e018      	b.n	800cd34 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800cd02:	6a3b      	ldr	r3, [r7, #32]
 800cd04:	881b      	ldrh	r3, [r3, #0]
 800cd06:	b29b      	uxth	r3, r3
 800cd08:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800cd0a:	6a3b      	ldr	r3, [r7, #32]
 800cd0c:	3302      	adds	r3, #2
 800cd0e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	b2da      	uxtb	r2, r3
 800cd14:	69fb      	ldr	r3, [r7, #28]
 800cd16:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	0a1b      	lsrs	r3, r3, #8
 800cd22:	b2da      	uxtb	r2, r3
 800cd24:	69fb      	ldr	r3, [r7, #28]
 800cd26:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cd28:	69fb      	ldr	r3, [r7, #28]
 800cd2a:	3301      	adds	r3, #1
 800cd2c:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800cd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd30:	3b01      	subs	r3, #1
 800cd32:	627b      	str	r3, [r7, #36]	; 0x24
 800cd34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d1e3      	bne.n	800cd02 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800cd3a:	1d3b      	adds	r3, r7, #4
 800cd3c:	881b      	ldrh	r3, [r3, #0]
 800cd3e:	2201      	movs	r2, #1
 800cd40:	4013      	ands	r3, r2
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d007      	beq.n	800cd58 <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 800cd48:	6a3b      	ldr	r3, [r7, #32]
 800cd4a:	881b      	ldrh	r3, [r3, #0]
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800cd50:	693b      	ldr	r3, [r7, #16]
 800cd52:	b2da      	uxtb	r2, r3
 800cd54:	69fb      	ldr	r3, [r7, #28]
 800cd56:	701a      	strb	r2, [r3, #0]
  }
}
 800cd58:	46c0      	nop			; (mov r8, r8)
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	b00a      	add	sp, #40	; 0x28
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b084      	sub	sp, #16
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
 800cd68:	000a      	movs	r2, r1
 800cd6a:	1cfb      	adds	r3, r7, #3
 800cd6c:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800cd6e:	230f      	movs	r3, #15
 800cd70:	18fb      	adds	r3, r7, r3
 800cd72:	2200      	movs	r2, #0
 800cd74:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	7c1b      	ldrb	r3, [r3, #16]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d116      	bne.n	800cdac <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cd7e:	2380      	movs	r3, #128	; 0x80
 800cd80:	009b      	lsls	r3, r3, #2
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	2202      	movs	r2, #2
 800cd86:	2181      	movs	r1, #129	; 0x81
 800cd88:	f002 f8a2 	bl	800eed0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2201      	movs	r2, #1
 800cd90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cd92:	2380      	movs	r3, #128	; 0x80
 800cd94:	009b      	lsls	r3, r3, #2
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	2202      	movs	r2, #2
 800cd9a:	2101      	movs	r1, #1
 800cd9c:	f002 f898 	bl	800eed0 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cda0:	687a      	ldr	r2, [r7, #4]
 800cda2:	23b6      	movs	r3, #182	; 0xb6
 800cda4:	005b      	lsls	r3, r3, #1
 800cda6:	2101      	movs	r1, #1
 800cda8:	50d1      	str	r1, [r2, r3]
 800cdaa:	e013      	b.n	800cdd4 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cdac:	6878      	ldr	r0, [r7, #4]
 800cdae:	2340      	movs	r3, #64	; 0x40
 800cdb0:	2202      	movs	r2, #2
 800cdb2:	2181      	movs	r1, #129	; 0x81
 800cdb4:	f002 f88c 	bl	800eed0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2201      	movs	r2, #1
 800cdbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	2340      	movs	r3, #64	; 0x40
 800cdc2:	2202      	movs	r2, #2
 800cdc4:	2101      	movs	r1, #1
 800cdc6:	f002 f883 	bl	800eed0 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cdca:	687a      	ldr	r2, [r7, #4]
 800cdcc:	23b6      	movs	r3, #182	; 0xb6
 800cdce:	005b      	lsls	r3, r3, #1
 800cdd0:	2101      	movs	r1, #1
 800cdd2:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	2308      	movs	r3, #8
 800cdd8:	2203      	movs	r2, #3
 800cdda:	2182      	movs	r1, #130	; 0x82
 800cddc:	f002 f878 	bl	800eed0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2201      	movs	r2, #1
 800cde4:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cde6:	2387      	movs	r3, #135	; 0x87
 800cde8:	009b      	lsls	r3, r3, #2
 800cdea:	0018      	movs	r0, r3
 800cdec:	f002 fa0e 	bl	800f20c <USBD_static_malloc>
 800cdf0:	0001      	movs	r1, r0
 800cdf2:	687a      	ldr	r2, [r7, #4]
 800cdf4:	23ae      	movs	r3, #174	; 0xae
 800cdf6:	009b      	lsls	r3, r3, #2
 800cdf8:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	23ae      	movs	r3, #174	; 0xae
 800cdfe:	009b      	lsls	r3, r3, #2
 800ce00:	58d3      	ldr	r3, [r2, r3]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d104      	bne.n	800ce10 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800ce06:	230f      	movs	r3, #15
 800ce08:	18fb      	adds	r3, r7, r3
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e02c      	b.n	800ce6a <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ce10:	687a      	ldr	r2, [r7, #4]
 800ce12:	23ae      	movs	r3, #174	; 0xae
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	58d3      	ldr	r3, [r2, r3]
 800ce18:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	23af      	movs	r3, #175	; 0xaf
 800ce1e:	009b      	lsls	r3, r3, #2
 800ce20:	58d3      	ldr	r3, [r2, r3]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800ce26:	68ba      	ldr	r2, [r7, #8]
 800ce28:	2385      	movs	r3, #133	; 0x85
 800ce2a:	009b      	lsls	r3, r3, #2
 800ce2c:	2100      	movs	r1, #0
 800ce2e:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	2386      	movs	r3, #134	; 0x86
 800ce34:	009b      	lsls	r3, r3, #2
 800ce36:	2100      	movs	r1, #0
 800ce38:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	7c1b      	ldrb	r3, [r3, #16]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10a      	bne.n	800ce58 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ce42:	68ba      	ldr	r2, [r7, #8]
 800ce44:	2381      	movs	r3, #129	; 0x81
 800ce46:	009b      	lsls	r3, r3, #2
 800ce48:	58d2      	ldr	r2, [r2, r3]
 800ce4a:	2380      	movs	r3, #128	; 0x80
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	2101      	movs	r1, #1
 800ce52:	f002 f98d 	bl	800f170 <USBD_LL_PrepareReceive>
 800ce56:	e008      	b.n	800ce6a <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ce58:	68ba      	ldr	r2, [r7, #8]
 800ce5a:	2381      	movs	r3, #129	; 0x81
 800ce5c:	009b      	lsls	r3, r3, #2
 800ce5e:	58d2      	ldr	r2, [r2, r3]
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	2340      	movs	r3, #64	; 0x40
 800ce64:	2101      	movs	r1, #1
 800ce66:	f002 f983 	bl	800f170 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800ce6a:	230f      	movs	r3, #15
 800ce6c:	18fb      	adds	r3, r7, r3
 800ce6e:	781b      	ldrb	r3, [r3, #0]
}
 800ce70:	0018      	movs	r0, r3
 800ce72:	46bd      	mov	sp, r7
 800ce74:	b004      	add	sp, #16
 800ce76:	bd80      	pop	{r7, pc}

0800ce78 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b084      	sub	sp, #16
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	000a      	movs	r2, r1
 800ce82:	1cfb      	adds	r3, r7, #3
 800ce84:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800ce86:	230f      	movs	r3, #15
 800ce88:	18fb      	adds	r3, r7, r3
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2181      	movs	r1, #129	; 0x81
 800ce92:	0018      	movs	r0, r3
 800ce94:	f002 f853 	bl	800ef3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	2101      	movs	r1, #1
 800cea2:	0018      	movs	r0, r3
 800cea4:	f002 f84b 	bl	800ef3e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cea8:	687a      	ldr	r2, [r7, #4]
 800ceaa:	23b6      	movs	r3, #182	; 0xb6
 800ceac:	005b      	lsls	r3, r3, #1
 800ceae:	2100      	movs	r1, #0
 800ceb0:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2182      	movs	r1, #130	; 0x82
 800ceb6:	0018      	movs	r0, r3
 800ceb8:	f002 f841 	bl	800ef3e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2200      	movs	r2, #0
 800cec0:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800cec2:	687a      	ldr	r2, [r7, #4]
 800cec4:	23ae      	movs	r3, #174	; 0xae
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	58d3      	ldr	r3, [r2, r3]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d011      	beq.n	800cef2 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	23af      	movs	r3, #175	; 0xaf
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	58d3      	ldr	r3, [r2, r3]
 800ced6:	685b      	ldr	r3, [r3, #4]
 800ced8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800ceda:	687a      	ldr	r2, [r7, #4]
 800cedc:	23ae      	movs	r3, #174	; 0xae
 800cede:	009b      	lsls	r3, r3, #2
 800cee0:	58d3      	ldr	r3, [r2, r3]
 800cee2:	0018      	movs	r0, r3
 800cee4:	f002 f99e 	bl	800f224 <USBD_static_free>
    pdev->pClassData = NULL;
 800cee8:	687a      	ldr	r2, [r7, #4]
 800ceea:	23ae      	movs	r3, #174	; 0xae
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	2100      	movs	r1, #0
 800cef0:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800cef2:	230f      	movs	r3, #15
 800cef4:	18fb      	adds	r3, r7, r3
 800cef6:	781b      	ldrb	r3, [r3, #0]
}
 800cef8:	0018      	movs	r0, r3
 800cefa:	46bd      	mov	sp, r7
 800cefc:	b004      	add	sp, #16
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b086      	sub	sp, #24
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800cf0a:	687a      	ldr	r2, [r7, #4]
 800cf0c:	23ae      	movs	r3, #174	; 0xae
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	58d3      	ldr	r3, [r2, r3]
 800cf12:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800cf14:	230f      	movs	r3, #15
 800cf16:	18fb      	adds	r3, r7, r3
 800cf18:	2200      	movs	r2, #0
 800cf1a:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800cf1c:	230c      	movs	r3, #12
 800cf1e:	18fb      	adds	r3, r7, r3
 800cf20:	2200      	movs	r2, #0
 800cf22:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800cf24:	2317      	movs	r3, #23
 800cf26:	18fb      	adds	r3, r7, r3
 800cf28:	2200      	movs	r2, #0
 800cf2a:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	001a      	movs	r2, r3
 800cf32:	2360      	movs	r3, #96	; 0x60
 800cf34:	4013      	ands	r3, r2
 800cf36:	d03d      	beq.n	800cfb4 <USBD_CDC_Setup+0xb4>
 800cf38:	2b20      	cmp	r3, #32
 800cf3a:	d000      	beq.n	800cf3e <USBD_CDC_Setup+0x3e>
 800cf3c:	e092      	b.n	800d064 <USBD_CDC_Setup+0x164>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	88db      	ldrh	r3, [r3, #6]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d02b      	beq.n	800cf9e <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	b25b      	sxtb	r3, r3
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	da12      	bge.n	800cf76 <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cf50:	687a      	ldr	r2, [r7, #4]
 800cf52:	23af      	movs	r3, #175	; 0xaf
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	58d3      	ldr	r3, [r2, r3]
 800cf58:	689b      	ldr	r3, [r3, #8]
 800cf5a:	683a      	ldr	r2, [r7, #0]
 800cf5c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800cf5e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cf60:	683a      	ldr	r2, [r7, #0]
 800cf62:	88d2      	ldrh	r2, [r2, #6]
 800cf64:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800cf66:	6939      	ldr	r1, [r7, #16]
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	88da      	ldrh	r2, [r3, #6]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	0018      	movs	r0, r3
 800cf70:	f001 fbbe 	bl	800e6f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800cf74:	e081      	b.n	800d07a <USBD_CDC_Setup+0x17a>
          hcdc->CmdOpCode = req->bRequest;
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	7859      	ldrb	r1, [r3, #1]
 800cf7a:	693a      	ldr	r2, [r7, #16]
 800cf7c:	2380      	movs	r3, #128	; 0x80
 800cf7e:	009b      	lsls	r3, r3, #2
 800cf80:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	88db      	ldrh	r3, [r3, #6]
 800cf86:	b2d9      	uxtb	r1, r3
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	4a3f      	ldr	r2, [pc, #252]	; (800d088 <USBD_CDC_Setup+0x188>)
 800cf8c:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800cf8e:	6939      	ldr	r1, [r7, #16]
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	88da      	ldrh	r2, [r3, #6]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	0018      	movs	r0, r3
 800cf98:	f001 fbdd 	bl	800e756 <USBD_CtlPrepareRx>
      break;
 800cf9c:	e06d      	b.n	800d07a <USBD_CDC_Setup+0x17a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	23af      	movs	r3, #175	; 0xaf
 800cfa2:	009b      	lsls	r3, r3, #2
 800cfa4:	58d3      	ldr	r3, [r2, r3]
 800cfa6:	689b      	ldr	r3, [r3, #8]
 800cfa8:	683a      	ldr	r2, [r7, #0]
 800cfaa:	7850      	ldrb	r0, [r2, #1]
 800cfac:	6839      	ldr	r1, [r7, #0]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	4798      	blx	r3
      break;
 800cfb2:	e062      	b.n	800d07a <USBD_CDC_Setup+0x17a>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cfb4:	683b      	ldr	r3, [r7, #0]
 800cfb6:	785b      	ldrb	r3, [r3, #1]
 800cfb8:	2b0a      	cmp	r3, #10
 800cfba:	d01c      	beq.n	800cff6 <USBD_CDC_Setup+0xf6>
 800cfbc:	2b0b      	cmp	r3, #11
 800cfbe:	d033      	beq.n	800d028 <USBD_CDC_Setup+0x128>
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d142      	bne.n	800d04a <USBD_CDC_Setup+0x14a>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfc4:	687a      	ldr	r2, [r7, #4]
 800cfc6:	23a7      	movs	r3, #167	; 0xa7
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	5cd3      	ldrb	r3, [r2, r3]
 800cfcc:	2b03      	cmp	r3, #3
 800cfce:	d107      	bne.n	800cfe0 <USBD_CDC_Setup+0xe0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800cfd0:	230c      	movs	r3, #12
 800cfd2:	18f9      	adds	r1, r7, r3
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2202      	movs	r2, #2
 800cfd8:	0018      	movs	r0, r3
 800cfda:	f001 fb89 	bl	800e6f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cfde:	e040      	b.n	800d062 <USBD_CDC_Setup+0x162>
            USBD_CtlError(pdev, req);
 800cfe0:	683a      	ldr	r2, [r7, #0]
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	0011      	movs	r1, r2
 800cfe6:	0018      	movs	r0, r3
 800cfe8:	f001 fb03 	bl	800e5f2 <USBD_CtlError>
            ret = USBD_FAIL;
 800cfec:	2317      	movs	r3, #23
 800cfee:	18fb      	adds	r3, r7, r3
 800cff0:	2202      	movs	r2, #2
 800cff2:	701a      	strb	r2, [r3, #0]
          break;
 800cff4:	e035      	b.n	800d062 <USBD_CDC_Setup+0x162>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cff6:	687a      	ldr	r2, [r7, #4]
 800cff8:	23a7      	movs	r3, #167	; 0xa7
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	5cd3      	ldrb	r3, [r2, r3]
 800cffe:	2b03      	cmp	r3, #3
 800d000:	d107      	bne.n	800d012 <USBD_CDC_Setup+0x112>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800d002:	230f      	movs	r3, #15
 800d004:	18f9      	adds	r1, r7, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	2201      	movs	r2, #1
 800d00a:	0018      	movs	r0, r3
 800d00c:	f001 fb70 	bl	800e6f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d010:	e027      	b.n	800d062 <USBD_CDC_Setup+0x162>
            USBD_CtlError(pdev, req);
 800d012:	683a      	ldr	r2, [r7, #0]
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	0011      	movs	r1, r2
 800d018:	0018      	movs	r0, r3
 800d01a:	f001 faea 	bl	800e5f2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d01e:	2317      	movs	r3, #23
 800d020:	18fb      	adds	r3, r7, r3
 800d022:	2202      	movs	r2, #2
 800d024:	701a      	strb	r2, [r3, #0]
          break;
 800d026:	e01c      	b.n	800d062 <USBD_CDC_Setup+0x162>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d028:	687a      	ldr	r2, [r7, #4]
 800d02a:	23a7      	movs	r3, #167	; 0xa7
 800d02c:	009b      	lsls	r3, r3, #2
 800d02e:	5cd3      	ldrb	r3, [r2, r3]
 800d030:	2b03      	cmp	r3, #3
 800d032:	d015      	beq.n	800d060 <USBD_CDC_Setup+0x160>
          {
            USBD_CtlError(pdev, req);
 800d034:	683a      	ldr	r2, [r7, #0]
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	0011      	movs	r1, r2
 800d03a:	0018      	movs	r0, r3
 800d03c:	f001 fad9 	bl	800e5f2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d040:	2317      	movs	r3, #23
 800d042:	18fb      	adds	r3, r7, r3
 800d044:	2202      	movs	r2, #2
 800d046:	701a      	strb	r2, [r3, #0]
          }
          break;
 800d048:	e00a      	b.n	800d060 <USBD_CDC_Setup+0x160>

        default:
          USBD_CtlError(pdev, req);
 800d04a:	683a      	ldr	r2, [r7, #0]
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	0011      	movs	r1, r2
 800d050:	0018      	movs	r0, r3
 800d052:	f001 face 	bl	800e5f2 <USBD_CtlError>
          ret = USBD_FAIL;
 800d056:	2317      	movs	r3, #23
 800d058:	18fb      	adds	r3, r7, r3
 800d05a:	2202      	movs	r2, #2
 800d05c:	701a      	strb	r2, [r3, #0]
          break;
 800d05e:	e000      	b.n	800d062 <USBD_CDC_Setup+0x162>
          break;
 800d060:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800d062:	e00a      	b.n	800d07a <USBD_CDC_Setup+0x17a>

    default:
      USBD_CtlError(pdev, req);
 800d064:	683a      	ldr	r2, [r7, #0]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	0011      	movs	r1, r2
 800d06a:	0018      	movs	r0, r3
 800d06c:	f001 fac1 	bl	800e5f2 <USBD_CtlError>
      ret = USBD_FAIL;
 800d070:	2317      	movs	r3, #23
 800d072:	18fb      	adds	r3, r7, r3
 800d074:	2202      	movs	r2, #2
 800d076:	701a      	strb	r2, [r3, #0]
      break;
 800d078:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800d07a:	2317      	movs	r3, #23
 800d07c:	18fb      	adds	r3, r7, r3
 800d07e:	781b      	ldrb	r3, [r3, #0]
}
 800d080:	0018      	movs	r0, r3
 800d082:	46bd      	mov	sp, r7
 800d084:	b006      	add	sp, #24
 800d086:	bd80      	pop	{r7, pc}
 800d088:	00000201 	.word	0x00000201

0800d08c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b084      	sub	sp, #16
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
 800d094:	000a      	movs	r2, r1
 800d096:	1cfb      	adds	r3, r7, #3
 800d098:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	23ae      	movs	r3, #174	; 0xae
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	58d3      	ldr	r3, [r2, r3]
 800d0a2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d0a4:	687a      	ldr	r2, [r7, #4]
 800d0a6:	23b0      	movs	r3, #176	; 0xb0
 800d0a8:	009b      	lsls	r3, r3, #2
 800d0aa:	58d3      	ldr	r3, [r2, r3]
 800d0ac:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	23ae      	movs	r3, #174	; 0xae
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	58d3      	ldr	r3, [r2, r3]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d03e      	beq.n	800d138 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d0ba:	1cfb      	adds	r3, r7, #3
 800d0bc:	781a      	ldrb	r2, [r3, #0]
 800d0be:	6879      	ldr	r1, [r7, #4]
 800d0c0:	0013      	movs	r3, r2
 800d0c2:	009b      	lsls	r3, r3, #2
 800d0c4:	189b      	adds	r3, r3, r2
 800d0c6:	009b      	lsls	r3, r3, #2
 800d0c8:	18cb      	adds	r3, r1, r3
 800d0ca:	331c      	adds	r3, #28
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d02b      	beq.n	800d12a <USBD_CDC_DataIn+0x9e>
 800d0d2:	1cfb      	adds	r3, r7, #3
 800d0d4:	781a      	ldrb	r2, [r3, #0]
 800d0d6:	6879      	ldr	r1, [r7, #4]
 800d0d8:	0013      	movs	r3, r2
 800d0da:	009b      	lsls	r3, r3, #2
 800d0dc:	189b      	adds	r3, r3, r2
 800d0de:	009b      	lsls	r3, r3, #2
 800d0e0:	18cb      	adds	r3, r1, r3
 800d0e2:	331c      	adds	r3, #28
 800d0e4:	6818      	ldr	r0, [r3, #0]
 800d0e6:	1cfb      	adds	r3, r7, #3
 800d0e8:	781a      	ldrb	r2, [r3, #0]
 800d0ea:	68b9      	ldr	r1, [r7, #8]
 800d0ec:	0013      	movs	r3, r2
 800d0ee:	009b      	lsls	r3, r3, #2
 800d0f0:	189b      	adds	r3, r3, r2
 800d0f2:	00db      	lsls	r3, r3, #3
 800d0f4:	18cb      	adds	r3, r1, r3
 800d0f6:	3338      	adds	r3, #56	; 0x38
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	0019      	movs	r1, r3
 800d0fc:	f7f3 f88a 	bl	8000214 <__aeabi_uidivmod>
 800d100:	1e0b      	subs	r3, r1, #0
 800d102:	d112      	bne.n	800d12a <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d104:	1cfb      	adds	r3, r7, #3
 800d106:	781a      	ldrb	r2, [r3, #0]
 800d108:	6879      	ldr	r1, [r7, #4]
 800d10a:	0013      	movs	r3, r2
 800d10c:	009b      	lsls	r3, r3, #2
 800d10e:	189b      	adds	r3, r3, r2
 800d110:	009b      	lsls	r3, r3, #2
 800d112:	18cb      	adds	r3, r1, r3
 800d114:	331c      	adds	r3, #28
 800d116:	2200      	movs	r2, #0
 800d118:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d11a:	1cfb      	adds	r3, r7, #3
 800d11c:	7819      	ldrb	r1, [r3, #0]
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	2300      	movs	r3, #0
 800d122:	2200      	movs	r2, #0
 800d124:	f001 ffec 	bl	800f100 <USBD_LL_Transmit>
 800d128:	e004      	b.n	800d134 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800d12a:	68fa      	ldr	r2, [r7, #12]
 800d12c:	2385      	movs	r3, #133	; 0x85
 800d12e:	009b      	lsls	r3, r3, #2
 800d130:	2100      	movs	r1, #0
 800d132:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800d134:	2300      	movs	r3, #0
 800d136:	e000      	b.n	800d13a <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800d138:	2302      	movs	r3, #2
  }
}
 800d13a:	0018      	movs	r0, r3
 800d13c:	46bd      	mov	sp, r7
 800d13e:	b004      	add	sp, #16
 800d140:	bd80      	pop	{r7, pc}

0800d142 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d142:	b580      	push	{r7, lr}
 800d144:	b084      	sub	sp, #16
 800d146:	af00      	add	r7, sp, #0
 800d148:	6078      	str	r0, [r7, #4]
 800d14a:	000a      	movs	r2, r1
 800d14c:	1cfb      	adds	r3, r7, #3
 800d14e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	23ae      	movs	r3, #174	; 0xae
 800d154:	009b      	lsls	r3, r3, #2
 800d156:	58d3      	ldr	r3, [r2, r3]
 800d158:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d15a:	1cfb      	adds	r3, r7, #3
 800d15c:	781a      	ldrb	r2, [r3, #0]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	0011      	movs	r1, r2
 800d162:	0018      	movs	r0, r3
 800d164:	f002 f83c 	bl	800f1e0 <USBD_LL_GetRxDataSize>
 800d168:	0001      	movs	r1, r0
 800d16a:	68fa      	ldr	r2, [r7, #12]
 800d16c:	2383      	movs	r3, #131	; 0x83
 800d16e:	009b      	lsls	r3, r3, #2
 800d170:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800d172:	687a      	ldr	r2, [r7, #4]
 800d174:	23ae      	movs	r3, #174	; 0xae
 800d176:	009b      	lsls	r3, r3, #2
 800d178:	58d3      	ldr	r3, [r2, r3]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d011      	beq.n	800d1a2 <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	23af      	movs	r3, #175	; 0xaf
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	58d3      	ldr	r3, [r2, r3]
 800d186:	68db      	ldr	r3, [r3, #12]
 800d188:	68f9      	ldr	r1, [r7, #12]
 800d18a:	2281      	movs	r2, #129	; 0x81
 800d18c:	0092      	lsls	r2, r2, #2
 800d18e:	5888      	ldr	r0, [r1, r2]
 800d190:	68fa      	ldr	r2, [r7, #12]
 800d192:	2183      	movs	r1, #131	; 0x83
 800d194:	0089      	lsls	r1, r1, #2
 800d196:	468c      	mov	ip, r1
 800d198:	4462      	add	r2, ip
 800d19a:	0011      	movs	r1, r2
 800d19c:	4798      	blx	r3

    return USBD_OK;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	e000      	b.n	800d1a4 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800d1a2:	2302      	movs	r3, #2
  }
}
 800d1a4:	0018      	movs	r0, r3
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	b004      	add	sp, #16
 800d1aa:	bd80      	pop	{r7, pc}

0800d1ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d1ac:	b590      	push	{r4, r7, lr}
 800d1ae:	b085      	sub	sp, #20
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	23ae      	movs	r3, #174	; 0xae
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	58d3      	ldr	r3, [r2, r3]
 800d1bc:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d1be:	687a      	ldr	r2, [r7, #4]
 800d1c0:	23af      	movs	r3, #175	; 0xaf
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	58d3      	ldr	r3, [r2, r3]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d01a      	beq.n	800d200 <USBD_CDC_EP0_RxReady+0x54>
 800d1ca:	68fa      	ldr	r2, [r7, #12]
 800d1cc:	2380      	movs	r3, #128	; 0x80
 800d1ce:	009b      	lsls	r3, r3, #2
 800d1d0:	5cd3      	ldrb	r3, [r2, r3]
 800d1d2:	2bff      	cmp	r3, #255	; 0xff
 800d1d4:	d014      	beq.n	800d200 <USBD_CDC_EP0_RxReady+0x54>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	23af      	movs	r3, #175	; 0xaf
 800d1da:	009b      	lsls	r3, r3, #2
 800d1dc:	58d3      	ldr	r3, [r2, r3]
 800d1de:	689b      	ldr	r3, [r3, #8]
 800d1e0:	68f9      	ldr	r1, [r7, #12]
 800d1e2:	2280      	movs	r2, #128	; 0x80
 800d1e4:	0092      	lsls	r2, r2, #2
 800d1e6:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800d1e8:	68fc      	ldr	r4, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d1ea:	68fa      	ldr	r2, [r7, #12]
 800d1ec:	4907      	ldr	r1, [pc, #28]	; (800d20c <USBD_CDC_EP0_RxReady+0x60>)
 800d1ee:	5c52      	ldrb	r2, [r2, r1]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d1f0:	b292      	uxth	r2, r2
 800d1f2:	0021      	movs	r1, r4
 800d1f4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d1f6:	68fa      	ldr	r2, [r7, #12]
 800d1f8:	2380      	movs	r3, #128	; 0x80
 800d1fa:	009b      	lsls	r3, r3, #2
 800d1fc:	21ff      	movs	r1, #255	; 0xff
 800d1fe:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800d200:	2300      	movs	r3, #0
}
 800d202:	0018      	movs	r0, r3
 800d204:	46bd      	mov	sp, r7
 800d206:	b005      	add	sp, #20
 800d208:	bd90      	pop	{r4, r7, pc}
 800d20a:	46c0      	nop			; (mov r8, r8)
 800d20c:	00000201 	.word	0x00000201

0800d210 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2243      	movs	r2, #67	; 0x43
 800d21c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d21e:	4b02      	ldr	r3, [pc, #8]	; (800d228 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800d220:	0018      	movs	r0, r3
 800d222:	46bd      	mov	sp, r7
 800d224:	b002      	add	sp, #8
 800d226:	bd80      	pop	{r7, pc}
 800d228:	200001a0 	.word	0x200001a0

0800d22c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2243      	movs	r2, #67	; 0x43
 800d238:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d23a:	4b02      	ldr	r3, [pc, #8]	; (800d244 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800d23c:	0018      	movs	r0, r3
 800d23e:	46bd      	mov	sp, r7
 800d240:	b002      	add	sp, #8
 800d242:	bd80      	pop	{r7, pc}
 800d244:	2000015c 	.word	0x2000015c

0800d248 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b082      	sub	sp, #8
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2243      	movs	r2, #67	; 0x43
 800d254:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d256:	4b02      	ldr	r3, [pc, #8]	; (800d260 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800d258:	0018      	movs	r0, r3
 800d25a:	46bd      	mov	sp, r7
 800d25c:	b002      	add	sp, #8
 800d25e:	bd80      	pop	{r7, pc}
 800d260:	200001e4 	.word	0x200001e4

0800d264 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b082      	sub	sp, #8
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	220a      	movs	r2, #10
 800d270:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d272:	4b02      	ldr	r3, [pc, #8]	; (800d27c <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800d274:	0018      	movs	r0, r3
 800d276:	46bd      	mov	sp, r7
 800d278:	b002      	add	sp, #8
 800d27a:	bd80      	pop	{r7, pc}
 800d27c:	20000118 	.word	0x20000118

0800d280 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b084      	sub	sp, #16
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d28a:	230f      	movs	r3, #15
 800d28c:	18fb      	adds	r3, r7, r3
 800d28e:	2202      	movs	r2, #2
 800d290:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d008      	beq.n	800d2aa <USBD_CDC_RegisterInterface+0x2a>
  {
    pdev->pUserData = fops;
 800d298:	687a      	ldr	r2, [r7, #4]
 800d29a:	23af      	movs	r3, #175	; 0xaf
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	6839      	ldr	r1, [r7, #0]
 800d2a0:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800d2a2:	230f      	movs	r3, #15
 800d2a4:	18fb      	adds	r3, r7, r3
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800d2aa:	230f      	movs	r3, #15
 800d2ac:	18fb      	adds	r3, r7, r3
 800d2ae:	781b      	ldrb	r3, [r3, #0]
}
 800d2b0:	0018      	movs	r0, r3
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	b004      	add	sp, #16
 800d2b6:	bd80      	pop	{r7, pc}

0800d2b8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b086      	sub	sp, #24
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	60f8      	str	r0, [r7, #12]
 800d2c0:	60b9      	str	r1, [r7, #8]
 800d2c2:	1dbb      	adds	r3, r7, #6
 800d2c4:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d2c6:	68fa      	ldr	r2, [r7, #12]
 800d2c8:	23ae      	movs	r3, #174	; 0xae
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	58d3      	ldr	r3, [r2, r3]
 800d2ce:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d2d0:	697a      	ldr	r2, [r7, #20]
 800d2d2:	2382      	movs	r3, #130	; 0x82
 800d2d4:	009b      	lsls	r3, r3, #2
 800d2d6:	68b9      	ldr	r1, [r7, #8]
 800d2d8:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800d2da:	1dbb      	adds	r3, r7, #6
 800d2dc:	8819      	ldrh	r1, [r3, #0]
 800d2de:	697a      	ldr	r2, [r7, #20]
 800d2e0:	2384      	movs	r3, #132	; 0x84
 800d2e2:	009b      	lsls	r3, r3, #2
 800d2e4:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800d2e6:	2300      	movs	r3, #0
}
 800d2e8:	0018      	movs	r0, r3
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	b006      	add	sp, #24
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b084      	sub	sp, #16
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d2fa:	687a      	ldr	r2, [r7, #4]
 800d2fc:	23ae      	movs	r3, #174	; 0xae
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	58d3      	ldr	r3, [r2, r3]
 800d302:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d304:	68fa      	ldr	r2, [r7, #12]
 800d306:	2381      	movs	r3, #129	; 0x81
 800d308:	009b      	lsls	r3, r3, #2
 800d30a:	6839      	ldr	r1, [r7, #0]
 800d30c:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800d30e:	2300      	movs	r3, #0
}
 800d310:	0018      	movs	r0, r3
 800d312:	46bd      	mov	sp, r7
 800d314:	b004      	add	sp, #16
 800d316:	bd80      	pop	{r7, pc}

0800d318 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b084      	sub	sp, #16
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d320:	687a      	ldr	r2, [r7, #4]
 800d322:	23ae      	movs	r3, #174	; 0xae
 800d324:	009b      	lsls	r3, r3, #2
 800d326:	58d3      	ldr	r3, [r2, r3]
 800d328:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	23ae      	movs	r3, #174	; 0xae
 800d32e:	009b      	lsls	r3, r3, #2
 800d330:	58d3      	ldr	r3, [r2, r3]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d022      	beq.n	800d37c <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800d336:	68fa      	ldr	r2, [r7, #12]
 800d338:	2385      	movs	r3, #133	; 0x85
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	58d3      	ldr	r3, [r2, r3]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d11a      	bne.n	800d378 <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d342:	68fa      	ldr	r2, [r7, #12]
 800d344:	2385      	movs	r3, #133	; 0x85
 800d346:	009b      	lsls	r3, r3, #2
 800d348:	2101      	movs	r1, #1
 800d34a:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d34c:	68fa      	ldr	r2, [r7, #12]
 800d34e:	2384      	movs	r3, #132	; 0x84
 800d350:	009b      	lsls	r3, r3, #2
 800d352:	58d2      	ldr	r2, [r2, r3]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d358:	68fa      	ldr	r2, [r7, #12]
 800d35a:	2382      	movs	r3, #130	; 0x82
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800d360:	68fa      	ldr	r2, [r7, #12]
 800d362:	2384      	movs	r3, #132	; 0x84
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d368:	b29b      	uxth	r3, r3
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	000a      	movs	r2, r1
 800d36e:	2181      	movs	r1, #129	; 0x81
 800d370:	f001 fec6 	bl	800f100 <USBD_LL_Transmit>

      return USBD_OK;
 800d374:	2300      	movs	r3, #0
 800d376:	e002      	b.n	800d37e <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800d378:	2301      	movs	r3, #1
 800d37a:	e000      	b.n	800d37e <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800d37c:	2302      	movs	r3, #2
  }
}
 800d37e:	0018      	movs	r0, r3
 800d380:	46bd      	mov	sp, r7
 800d382:	b004      	add	sp, #16
 800d384:	bd80      	pop	{r7, pc}

0800d386 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d386:	b580      	push	{r7, lr}
 800d388:	b084      	sub	sp, #16
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d38e:	687a      	ldr	r2, [r7, #4]
 800d390:	23ae      	movs	r3, #174	; 0xae
 800d392:	009b      	lsls	r3, r3, #2
 800d394:	58d3      	ldr	r3, [r2, r3]
 800d396:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800d398:	687a      	ldr	r2, [r7, #4]
 800d39a:	23ae      	movs	r3, #174	; 0xae
 800d39c:	009b      	lsls	r3, r3, #2
 800d39e:	58d3      	ldr	r3, [r2, r3]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d019      	beq.n	800d3d8 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	7c1b      	ldrb	r3, [r3, #16]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d10a      	bne.n	800d3c2 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d3ac:	68fa      	ldr	r2, [r7, #12]
 800d3ae:	2381      	movs	r3, #129	; 0x81
 800d3b0:	009b      	lsls	r3, r3, #2
 800d3b2:	58d2      	ldr	r2, [r2, r3]
 800d3b4:	2380      	movs	r3, #128	; 0x80
 800d3b6:	009b      	lsls	r3, r3, #2
 800d3b8:	6878      	ldr	r0, [r7, #4]
 800d3ba:	2101      	movs	r1, #1
 800d3bc:	f001 fed8 	bl	800f170 <USBD_LL_PrepareReceive>
 800d3c0:	e008      	b.n	800d3d4 <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d3c2:	68fa      	ldr	r2, [r7, #12]
 800d3c4:	2381      	movs	r3, #129	; 0x81
 800d3c6:	009b      	lsls	r3, r3, #2
 800d3c8:	58d2      	ldr	r2, [r2, r3]
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	2340      	movs	r3, #64	; 0x40
 800d3ce:	2101      	movs	r1, #1
 800d3d0:	f001 fece 	bl	800f170 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	e000      	b.n	800d3da <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800d3d8:	2302      	movs	r3, #2
  }
}
 800d3da:	0018      	movs	r0, r3
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	b004      	add	sp, #16
 800d3e0:	bd80      	pop	{r7, pc}

0800d3e2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d3e2:	b580      	push	{r7, lr}
 800d3e4:	b084      	sub	sp, #16
 800d3e6:	af00      	add	r7, sp, #0
 800d3e8:	60f8      	str	r0, [r7, #12]
 800d3ea:	60b9      	str	r1, [r7, #8]
 800d3ec:	1dfb      	adds	r3, r7, #7
 800d3ee:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d101      	bne.n	800d3fa <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d3f6:	2302      	movs	r3, #2
 800d3f8:	e020      	b.n	800d43c <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800d3fa:	68fa      	ldr	r2, [r7, #12]
 800d3fc:	23ad      	movs	r3, #173	; 0xad
 800d3fe:	009b      	lsls	r3, r3, #2
 800d400:	58d3      	ldr	r3, [r2, r3]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d004      	beq.n	800d410 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800d406:	68fa      	ldr	r2, [r7, #12]
 800d408:	23ad      	movs	r3, #173	; 0xad
 800d40a:	009b      	lsls	r3, r3, #2
 800d40c:	2100      	movs	r1, #0
 800d40e:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d004      	beq.n	800d420 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d416:	68fa      	ldr	r2, [r7, #12]
 800d418:	23ac      	movs	r3, #172	; 0xac
 800d41a:	009b      	lsls	r3, r3, #2
 800d41c:	68b9      	ldr	r1, [r7, #8]
 800d41e:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d420:	68fa      	ldr	r2, [r7, #12]
 800d422:	23a7      	movs	r3, #167	; 0xa7
 800d424:	009b      	lsls	r3, r3, #2
 800d426:	2101      	movs	r1, #1
 800d428:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	1dfa      	adds	r2, r7, #7
 800d42e:	7812      	ldrb	r2, [r2, #0]
 800d430:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	0018      	movs	r0, r3
 800d436:	f001 fcc1 	bl	800edbc <USBD_LL_Init>

  return USBD_OK;
 800d43a:	2300      	movs	r3, #0
}
 800d43c:	0018      	movs	r0, r3
 800d43e:	46bd      	mov	sp, r7
 800d440:	b004      	add	sp, #16
 800d442:	bd80      	pop	{r7, pc}

0800d444 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800d44e:	230f      	movs	r3, #15
 800d450:	18fb      	adds	r3, r7, r3
 800d452:	2200      	movs	r2, #0
 800d454:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d009      	beq.n	800d470 <USBD_RegisterClass+0x2c>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d45c:	687a      	ldr	r2, [r7, #4]
 800d45e:	23ad      	movs	r3, #173	; 0xad
 800d460:	009b      	lsls	r3, r3, #2
 800d462:	6839      	ldr	r1, [r7, #0]
 800d464:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800d466:	230f      	movs	r3, #15
 800d468:	18fb      	adds	r3, r7, r3
 800d46a:	2200      	movs	r2, #0
 800d46c:	701a      	strb	r2, [r3, #0]
 800d46e:	e003      	b.n	800d478 <USBD_RegisterClass+0x34>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d470:	230f      	movs	r3, #15
 800d472:	18fb      	adds	r3, r7, r3
 800d474:	2202      	movs	r2, #2
 800d476:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800d478:	230f      	movs	r3, #15
 800d47a:	18fb      	adds	r3, r7, r3
 800d47c:	781b      	ldrb	r3, [r3, #0]
}
 800d47e:	0018      	movs	r0, r3
 800d480:	46bd      	mov	sp, r7
 800d482:	b004      	add	sp, #16
 800d484:	bd80      	pop	{r7, pc}

0800d486 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d486:	b580      	push	{r7, lr}
 800d488:	b082      	sub	sp, #8
 800d48a:	af00      	add	r7, sp, #0
 800d48c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	0018      	movs	r0, r3
 800d492:	f001 fcf7 	bl	800ee84 <USBD_LL_Start>

  return USBD_OK;
 800d496:	2300      	movs	r3, #0
}
 800d498:	0018      	movs	r0, r3
 800d49a:	46bd      	mov	sp, r7
 800d49c:	b002      	add	sp, #8
 800d49e:	bd80      	pop	{r7, pc}

0800d4a0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b082      	sub	sp, #8
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d4a8:	2300      	movs	r3, #0
}
 800d4aa:	0018      	movs	r0, r3
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	b002      	add	sp, #8
 800d4b0:	bd80      	pop	{r7, pc}

0800d4b2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d4b2:	b580      	push	{r7, lr}
 800d4b4:	b084      	sub	sp, #16
 800d4b6:	af00      	add	r7, sp, #0
 800d4b8:	6078      	str	r0, [r7, #4]
 800d4ba:	000a      	movs	r2, r1
 800d4bc:	1cfb      	adds	r3, r7, #3
 800d4be:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d4c0:	230f      	movs	r3, #15
 800d4c2:	18fb      	adds	r3, r7, r3
 800d4c4:	2202      	movs	r2, #2
 800d4c6:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800d4c8:	687a      	ldr	r2, [r7, #4]
 800d4ca:	23ad      	movs	r3, #173	; 0xad
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	58d3      	ldr	r3, [r2, r3]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00f      	beq.n	800d4f4 <USBD_SetClassConfig+0x42>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	23ad      	movs	r3, #173	; 0xad
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	58d3      	ldr	r3, [r2, r3]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	1cfa      	adds	r2, r7, #3
 800d4e0:	7811      	ldrb	r1, [r2, #0]
 800d4e2:	687a      	ldr	r2, [r7, #4]
 800d4e4:	0010      	movs	r0, r2
 800d4e6:	4798      	blx	r3
 800d4e8:	1e03      	subs	r3, r0, #0
 800d4ea:	d103      	bne.n	800d4f4 <USBD_SetClassConfig+0x42>
    {
      ret = USBD_OK;
 800d4ec:	230f      	movs	r3, #15
 800d4ee:	18fb      	adds	r3, r7, r3
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800d4f4:	230f      	movs	r3, #15
 800d4f6:	18fb      	adds	r3, r7, r3
 800d4f8:	781b      	ldrb	r3, [r3, #0]
}
 800d4fa:	0018      	movs	r0, r3
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	b004      	add	sp, #16
 800d500:	bd80      	pop	{r7, pc}

0800d502 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d502:	b580      	push	{r7, lr}
 800d504:	b082      	sub	sp, #8
 800d506:	af00      	add	r7, sp, #0
 800d508:	6078      	str	r0, [r7, #4]
 800d50a:	000a      	movs	r2, r1
 800d50c:	1cfb      	adds	r3, r7, #3
 800d50e:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d510:	687a      	ldr	r2, [r7, #4]
 800d512:	23ad      	movs	r3, #173	; 0xad
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	58d3      	ldr	r3, [r2, r3]
 800d518:	685b      	ldr	r3, [r3, #4]
 800d51a:	1cfa      	adds	r2, r7, #3
 800d51c:	7811      	ldrb	r1, [r2, #0]
 800d51e:	687a      	ldr	r2, [r7, #4]
 800d520:	0010      	movs	r0, r2
 800d522:	4798      	blx	r3

  return USBD_OK;
 800d524:	2300      	movs	r3, #0
}
 800d526:	0018      	movs	r0, r3
 800d528:	46bd      	mov	sp, r7
 800d52a:	b002      	add	sp, #8
 800d52c:	bd80      	pop	{r7, pc}
	...

0800d530 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b082      	sub	sp, #8
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	22aa      	movs	r2, #170	; 0xaa
 800d53e:	0092      	lsls	r2, r2, #2
 800d540:	4694      	mov	ip, r2
 800d542:	4463      	add	r3, ip
 800d544:	683a      	ldr	r2, [r7, #0]
 800d546:	0011      	movs	r1, r2
 800d548:	0018      	movs	r0, r3
 800d54a:	f001 f817 	bl	800e57c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	23a5      	movs	r3, #165	; 0xa5
 800d552:	009b      	lsls	r3, r3, #2
 800d554:	2101      	movs	r1, #1
 800d556:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	4a22      	ldr	r2, [pc, #136]	; (800d5e4 <USBD_LL_SetupStage+0xb4>)
 800d55c:	5a9b      	ldrh	r3, [r3, r2]
 800d55e:	0019      	movs	r1, r3
 800d560:	687a      	ldr	r2, [r7, #4]
 800d562:	23a6      	movs	r3, #166	; 0xa6
 800d564:	009b      	lsls	r3, r3, #2
 800d566:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800d568:	687a      	ldr	r2, [r7, #4]
 800d56a:	23aa      	movs	r3, #170	; 0xaa
 800d56c:	009b      	lsls	r3, r3, #2
 800d56e:	5cd3      	ldrb	r3, [r2, r3]
 800d570:	001a      	movs	r2, r3
 800d572:	231f      	movs	r3, #31
 800d574:	4013      	ands	r3, r2
 800d576:	2b01      	cmp	r3, #1
 800d578:	d00d      	beq.n	800d596 <USBD_LL_SetupStage+0x66>
 800d57a:	d302      	bcc.n	800d582 <USBD_LL_SetupStage+0x52>
 800d57c:	2b02      	cmp	r3, #2
 800d57e:	d014      	beq.n	800d5aa <USBD_LL_SetupStage+0x7a>
 800d580:	e01d      	b.n	800d5be <USBD_LL_SetupStage+0x8e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	22aa      	movs	r2, #170	; 0xaa
 800d586:	0092      	lsls	r2, r2, #2
 800d588:	189a      	adds	r2, r3, r2
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	0011      	movs	r1, r2
 800d58e:	0018      	movs	r0, r3
 800d590:	f000 fa10 	bl	800d9b4 <USBD_StdDevReq>
      break;
 800d594:	e020      	b.n	800d5d8 <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	22aa      	movs	r2, #170	; 0xaa
 800d59a:	0092      	lsls	r2, r2, #2
 800d59c:	189a      	adds	r2, r3, r2
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	0011      	movs	r1, r2
 800d5a2:	0018      	movs	r0, r3
 800d5a4:	f000 fa78 	bl	800da98 <USBD_StdItfReq>
      break;
 800d5a8:	e016      	b.n	800d5d8 <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	22aa      	movs	r2, #170	; 0xaa
 800d5ae:	0092      	lsls	r2, r2, #2
 800d5b0:	189a      	adds	r2, r3, r2
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	0011      	movs	r1, r2
 800d5b6:	0018      	movs	r0, r3
 800d5b8:	f000 fac5 	bl	800db46 <USBD_StdEPReq>
      break;
 800d5bc:	e00c      	b.n	800d5d8 <USBD_LL_SetupStage+0xa8>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d5be:	687a      	ldr	r2, [r7, #4]
 800d5c0:	23aa      	movs	r3, #170	; 0xaa
 800d5c2:	009b      	lsls	r3, r3, #2
 800d5c4:	5cd3      	ldrb	r3, [r2, r3]
 800d5c6:	227f      	movs	r2, #127	; 0x7f
 800d5c8:	4393      	bics	r3, r2
 800d5ca:	b2da      	uxtb	r2, r3
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	0011      	movs	r1, r2
 800d5d0:	0018      	movs	r0, r3
 800d5d2:	f001 fce0 	bl	800ef96 <USBD_LL_StallEP>
      break;
 800d5d6:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800d5d8:	2300      	movs	r3, #0
}
 800d5da:	0018      	movs	r0, r3
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	b002      	add	sp, #8
 800d5e0:	bd80      	pop	{r7, pc}
 800d5e2:	46c0      	nop			; (mov r8, r8)
 800d5e4:	000002ae 	.word	0x000002ae

0800d5e8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b086      	sub	sp, #24
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	607a      	str	r2, [r7, #4]
 800d5f2:	200b      	movs	r0, #11
 800d5f4:	183b      	adds	r3, r7, r0
 800d5f6:	1c0a      	adds	r2, r1, #0
 800d5f8:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d5fa:	183b      	adds	r3, r7, r0
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d154      	bne.n	800d6ac <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	3355      	adds	r3, #85	; 0x55
 800d606:	33ff      	adds	r3, #255	; 0xff
 800d608:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d60a:	68fa      	ldr	r2, [r7, #12]
 800d60c:	23a5      	movs	r3, #165	; 0xa5
 800d60e:	009b      	lsls	r3, r3, #2
 800d610:	58d3      	ldr	r3, [r2, r3]
 800d612:	2b03      	cmp	r3, #3
 800d614:	d139      	bne.n	800d68a <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	697b      	ldr	r3, [r7, #20]
 800d61c:	691b      	ldr	r3, [r3, #16]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d919      	bls.n	800d656 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	68da      	ldr	r2, [r3, #12]
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	691b      	ldr	r3, [r3, #16]
 800d62a:	1ad2      	subs	r2, r2, r3
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	68da      	ldr	r2, [r3, #12]
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d638:	429a      	cmp	r2, r3
 800d63a:	d203      	bcs.n	800d644 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800d640:	b29b      	uxth	r3, r3
 800d642:	e002      	b.n	800d64a <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d648:	b29b      	uxth	r3, r3
 800d64a:	6879      	ldr	r1, [r7, #4]
 800d64c:	68f8      	ldr	r0, [r7, #12]
 800d64e:	001a      	movs	r2, r3
 800d650:	f001 f8a5 	bl	800e79e <USBD_CtlContinueRx>
 800d654:	e045      	b.n	800d6e2 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d656:	68fa      	ldr	r2, [r7, #12]
 800d658:	23ad      	movs	r3, #173	; 0xad
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	58d3      	ldr	r3, [r2, r3]
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d00d      	beq.n	800d680 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d664:	68fa      	ldr	r2, [r7, #12]
 800d666:	23a7      	movs	r3, #167	; 0xa7
 800d668:	009b      	lsls	r3, r3, #2
 800d66a:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d66c:	2b03      	cmp	r3, #3
 800d66e:	d107      	bne.n	800d680 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d670:	68fa      	ldr	r2, [r7, #12]
 800d672:	23ad      	movs	r3, #173	; 0xad
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	58d3      	ldr	r3, [r2, r3]
 800d678:	691b      	ldr	r3, [r3, #16]
 800d67a:	68fa      	ldr	r2, [r7, #12]
 800d67c:	0010      	movs	r0, r2
 800d67e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	0018      	movs	r0, r3
 800d684:	f001 f89e 	bl	800e7c4 <USBD_CtlSendStatus>
 800d688:	e02b      	b.n	800d6e2 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d68a:	68fa      	ldr	r2, [r7, #12]
 800d68c:	23a5      	movs	r3, #165	; 0xa5
 800d68e:	009b      	lsls	r3, r3, #2
 800d690:	58d3      	ldr	r3, [r2, r3]
 800d692:	2b05      	cmp	r3, #5
 800d694:	d125      	bne.n	800d6e2 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	23a5      	movs	r3, #165	; 0xa5
 800d69a:	009b      	lsls	r3, r3, #2
 800d69c:	2100      	movs	r1, #0
 800d69e:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2100      	movs	r1, #0
 800d6a4:	0018      	movs	r0, r3
 800d6a6:	f001 fc76 	bl	800ef96 <USBD_LL_StallEP>
 800d6aa:	e01a      	b.n	800d6e2 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d6ac:	68fa      	ldr	r2, [r7, #12]
 800d6ae:	23ad      	movs	r3, #173	; 0xad
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	58d3      	ldr	r3, [r2, r3]
 800d6b4:	699b      	ldr	r3, [r3, #24]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d011      	beq.n	800d6de <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d6ba:	68fa      	ldr	r2, [r7, #12]
 800d6bc:	23a7      	movs	r3, #167	; 0xa7
 800d6be:	009b      	lsls	r3, r3, #2
 800d6c0:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800d6c2:	2b03      	cmp	r3, #3
 800d6c4:	d10b      	bne.n	800d6de <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d6c6:	68fa      	ldr	r2, [r7, #12]
 800d6c8:	23ad      	movs	r3, #173	; 0xad
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	58d3      	ldr	r3, [r2, r3]
 800d6ce:	699b      	ldr	r3, [r3, #24]
 800d6d0:	220b      	movs	r2, #11
 800d6d2:	18ba      	adds	r2, r7, r2
 800d6d4:	7811      	ldrb	r1, [r2, #0]
 800d6d6:	68fa      	ldr	r2, [r7, #12]
 800d6d8:	0010      	movs	r0, r2
 800d6da:	4798      	blx	r3
 800d6dc:	e001      	b.n	800d6e2 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d6de:	2302      	movs	r3, #2
 800d6e0:	e000      	b.n	800d6e4 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	0018      	movs	r0, r3
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	b006      	add	sp, #24
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b086      	sub	sp, #24
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	60f8      	str	r0, [r7, #12]
 800d6f4:	607a      	str	r2, [r7, #4]
 800d6f6:	200b      	movs	r0, #11
 800d6f8:	183b      	adds	r3, r7, r0
 800d6fa:	1c0a      	adds	r2, r1, #0
 800d6fc:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d6fe:	183b      	adds	r3, r7, r0
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d000      	beq.n	800d708 <USBD_LL_DataInStage+0x1c>
 800d706:	e08e      	b.n	800d826 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	3314      	adds	r3, #20
 800d70c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d70e:	68fa      	ldr	r2, [r7, #12]
 800d710:	23a5      	movs	r3, #165	; 0xa5
 800d712:	009b      	lsls	r3, r3, #2
 800d714:	58d3      	ldr	r3, [r2, r3]
 800d716:	2b02      	cmp	r3, #2
 800d718:	d164      	bne.n	800d7e4 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	68da      	ldr	r2, [r3, #12]
 800d71e:	697b      	ldr	r3, [r7, #20]
 800d720:	691b      	ldr	r3, [r3, #16]
 800d722:	429a      	cmp	r2, r3
 800d724:	d915      	bls.n	800d752 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	68da      	ldr	r2, [r3, #12]
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	691b      	ldr	r3, [r3, #16]
 800d72e:	1ad2      	subs	r2, r2, r3
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	b29a      	uxth	r2, r3
 800d73a:	6879      	ldr	r1, [r7, #4]
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	0018      	movs	r0, r3
 800d740:	f000 fff6 	bl	800e730 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d744:	68f8      	ldr	r0, [r7, #12]
 800d746:	2300      	movs	r3, #0
 800d748:	2200      	movs	r2, #0
 800d74a:	2100      	movs	r1, #0
 800d74c:	f001 fd10 	bl	800f170 <USBD_LL_PrepareReceive>
 800d750:	e059      	b.n	800d806 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	689a      	ldr	r2, [r3, #8]
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	691b      	ldr	r3, [r3, #16]
 800d75a:	0019      	movs	r1, r3
 800d75c:	0010      	movs	r0, r2
 800d75e:	f7f2 fd59 	bl	8000214 <__aeabi_uidivmod>
 800d762:	1e0b      	subs	r3, r1, #0
 800d764:	d11f      	bne.n	800d7a6 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	689a      	ldr	r2, [r3, #8]
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d76e:	429a      	cmp	r2, r3
 800d770:	d319      	bcc.n	800d7a6 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	689a      	ldr	r2, [r3, #8]
 800d776:	68f9      	ldr	r1, [r7, #12]
 800d778:	23a6      	movs	r3, #166	; 0xa6
 800d77a:	009b      	lsls	r3, r3, #2
 800d77c:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800d77e:	429a      	cmp	r2, r3
 800d780:	d211      	bcs.n	800d7a6 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	2200      	movs	r2, #0
 800d786:	2100      	movs	r1, #0
 800d788:	0018      	movs	r0, r3
 800d78a:	f000 ffd1 	bl	800e730 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	23a6      	movs	r3, #166	; 0xa6
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	2100      	movs	r1, #0
 800d796:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	2300      	movs	r3, #0
 800d79c:	2200      	movs	r2, #0
 800d79e:	2100      	movs	r1, #0
 800d7a0:	f001 fce6 	bl	800f170 <USBD_LL_PrepareReceive>
 800d7a4:	e02f      	b.n	800d806 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d7a6:	68fa      	ldr	r2, [r7, #12]
 800d7a8:	23ad      	movs	r3, #173	; 0xad
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	58d3      	ldr	r3, [r2, r3]
 800d7ae:	68db      	ldr	r3, [r3, #12]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d00d      	beq.n	800d7d0 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d7b4:	68fa      	ldr	r2, [r7, #12]
 800d7b6:	23a7      	movs	r3, #167	; 0xa7
 800d7b8:	009b      	lsls	r3, r3, #2
 800d7ba:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d7bc:	2b03      	cmp	r3, #3
 800d7be:	d107      	bne.n	800d7d0 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d7c0:	68fa      	ldr	r2, [r7, #12]
 800d7c2:	23ad      	movs	r3, #173	; 0xad
 800d7c4:	009b      	lsls	r3, r3, #2
 800d7c6:	58d3      	ldr	r3, [r2, r3]
 800d7c8:	68db      	ldr	r3, [r3, #12]
 800d7ca:	68fa      	ldr	r2, [r7, #12]
 800d7cc:	0010      	movs	r0, r2
 800d7ce:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2180      	movs	r1, #128	; 0x80
 800d7d4:	0018      	movs	r0, r3
 800d7d6:	f001 fbde 	bl	800ef96 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	0018      	movs	r0, r3
 800d7de:	f001 f805 	bl	800e7ec <USBD_CtlReceiveStatus>
 800d7e2:	e010      	b.n	800d806 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	23a5      	movs	r3, #165	; 0xa5
 800d7e8:	009b      	lsls	r3, r3, #2
 800d7ea:	58d3      	ldr	r3, [r2, r3]
 800d7ec:	2b04      	cmp	r3, #4
 800d7ee:	d005      	beq.n	800d7fc <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800d7f0:	68fa      	ldr	r2, [r7, #12]
 800d7f2:	23a5      	movs	r3, #165	; 0xa5
 800d7f4:	009b      	lsls	r3, r3, #2
 800d7f6:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d104      	bne.n	800d806 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	2180      	movs	r1, #128	; 0x80
 800d800:	0018      	movs	r0, r3
 800d802:	f001 fbc8 	bl	800ef96 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800d806:	68fa      	ldr	r2, [r7, #12]
 800d808:	23a8      	movs	r3, #168	; 0xa8
 800d80a:	009b      	lsls	r3, r3, #2
 800d80c:	5cd3      	ldrb	r3, [r2, r3]
 800d80e:	2b01      	cmp	r3, #1
 800d810:	d124      	bne.n	800d85c <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	0018      	movs	r0, r3
 800d816:	f7ff fe43 	bl	800d4a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d81a:	68fa      	ldr	r2, [r7, #12]
 800d81c:	23a8      	movs	r3, #168	; 0xa8
 800d81e:	009b      	lsls	r3, r3, #2
 800d820:	2100      	movs	r1, #0
 800d822:	54d1      	strb	r1, [r2, r3]
 800d824:	e01a      	b.n	800d85c <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800d826:	68fa      	ldr	r2, [r7, #12]
 800d828:	23ad      	movs	r3, #173	; 0xad
 800d82a:	009b      	lsls	r3, r3, #2
 800d82c:	58d3      	ldr	r3, [r2, r3]
 800d82e:	695b      	ldr	r3, [r3, #20]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d011      	beq.n	800d858 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d834:	68fa      	ldr	r2, [r7, #12]
 800d836:	23a7      	movs	r3, #167	; 0xa7
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800d83c:	2b03      	cmp	r3, #3
 800d83e:	d10b      	bne.n	800d858 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	23ad      	movs	r3, #173	; 0xad
 800d844:	009b      	lsls	r3, r3, #2
 800d846:	58d3      	ldr	r3, [r2, r3]
 800d848:	695b      	ldr	r3, [r3, #20]
 800d84a:	220b      	movs	r2, #11
 800d84c:	18ba      	adds	r2, r7, r2
 800d84e:	7811      	ldrb	r1, [r2, #0]
 800d850:	68fa      	ldr	r2, [r7, #12]
 800d852:	0010      	movs	r0, r2
 800d854:	4798      	blx	r3
 800d856:	e001      	b.n	800d85c <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d858:	2302      	movs	r3, #2
 800d85a:	e000      	b.n	800d85e <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800d85c:	2300      	movs	r3, #0
}
 800d85e:	0018      	movs	r0, r3
 800d860:	46bd      	mov	sp, r7
 800d862:	b006      	add	sp, #24
 800d864:	bd80      	pop	{r7, pc}

0800d866 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d866:	b580      	push	{r7, lr}
 800d868:	b082      	sub	sp, #8
 800d86a:	af00      	add	r7, sp, #0
 800d86c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	2340      	movs	r3, #64	; 0x40
 800d872:	2200      	movs	r2, #0
 800d874:	2100      	movs	r1, #0
 800d876:	f001 fb2b 	bl	800eed0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d87a:	687a      	ldr	r2, [r7, #4]
 800d87c:	23ac      	movs	r3, #172	; 0xac
 800d87e:	005b      	lsls	r3, r3, #1
 800d880:	2101      	movs	r1, #1
 800d882:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d884:	687a      	ldr	r2, [r7, #4]
 800d886:	23b2      	movs	r3, #178	; 0xb2
 800d888:	005b      	lsls	r3, r3, #1
 800d88a:	2140      	movs	r1, #64	; 0x40
 800d88c:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	2340      	movs	r3, #64	; 0x40
 800d892:	2200      	movs	r2, #0
 800d894:	2180      	movs	r1, #128	; 0x80
 800d896:	f001 fb1b 	bl	800eed0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2201      	movs	r2, #1
 800d89e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2240      	movs	r2, #64	; 0x40
 800d8a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8a6:	687a      	ldr	r2, [r7, #4]
 800d8a8:	23a7      	movs	r3, #167	; 0xa7
 800d8aa:	009b      	lsls	r3, r3, #2
 800d8ac:	2101      	movs	r1, #1
 800d8ae:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800d8b0:	687a      	ldr	r2, [r7, #4]
 800d8b2:	23a5      	movs	r3, #165	; 0xa5
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	2100      	movs	r1, #0
 800d8b8:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2200      	movs	r2, #0
 800d8be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d8c0:	687a      	ldr	r2, [r7, #4]
 800d8c2:	23a9      	movs	r3, #169	; 0xa9
 800d8c4:	009b      	lsls	r3, r3, #2
 800d8c6:	2100      	movs	r1, #0
 800d8c8:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800d8ca:	687a      	ldr	r2, [r7, #4]
 800d8cc:	23ae      	movs	r3, #174	; 0xae
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	58d3      	ldr	r3, [r2, r3]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d00a      	beq.n	800d8ec <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d8d6:	687a      	ldr	r2, [r7, #4]
 800d8d8:	23ad      	movs	r3, #173	; 0xad
 800d8da:	009b      	lsls	r3, r3, #2
 800d8dc:	58d3      	ldr	r3, [r2, r3]
 800d8de:	685a      	ldr	r2, [r3, #4]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	b2d9      	uxtb	r1, r3
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	0018      	movs	r0, r3
 800d8ea:	4790      	blx	r2
  }

  return USBD_OK;
 800d8ec:	2300      	movs	r3, #0
}
 800d8ee:	0018      	movs	r0, r3
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	b002      	add	sp, #8
 800d8f4:	bd80      	pop	{r7, pc}

0800d8f6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d8f6:	b580      	push	{r7, lr}
 800d8f8:	b082      	sub	sp, #8
 800d8fa:	af00      	add	r7, sp, #0
 800d8fc:	6078      	str	r0, [r7, #4]
 800d8fe:	000a      	movs	r2, r1
 800d900:	1cfb      	adds	r3, r7, #3
 800d902:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	1cfa      	adds	r2, r7, #3
 800d908:	7812      	ldrb	r2, [r2, #0]
 800d90a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	0018      	movs	r0, r3
 800d910:	46bd      	mov	sp, r7
 800d912:	b002      	add	sp, #8
 800d914:	bd80      	pop	{r7, pc}
	...

0800d918 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b082      	sub	sp, #8
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800d920:	687a      	ldr	r2, [r7, #4]
 800d922:	23a7      	movs	r3, #167	; 0xa7
 800d924:	009b      	lsls	r3, r3, #2
 800d926:	5cd1      	ldrb	r1, [r2, r3]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	4a06      	ldr	r2, [pc, #24]	; (800d944 <USBD_LL_Suspend+0x2c>)
 800d92c:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	23a7      	movs	r3, #167	; 0xa7
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	2104      	movs	r1, #4
 800d936:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800d938:	2300      	movs	r3, #0
}
 800d93a:	0018      	movs	r0, r3
 800d93c:	46bd      	mov	sp, r7
 800d93e:	b002      	add	sp, #8
 800d940:	bd80      	pop	{r7, pc}
 800d942:	46c0      	nop			; (mov r8, r8)
 800d944:	0000029d 	.word	0x0000029d

0800d948 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d950:	687a      	ldr	r2, [r7, #4]
 800d952:	23a7      	movs	r3, #167	; 0xa7
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	5cd3      	ldrb	r3, [r2, r3]
 800d958:	2b04      	cmp	r3, #4
 800d95a:	d106      	bne.n	800d96a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	4a05      	ldr	r2, [pc, #20]	; (800d974 <USBD_LL_Resume+0x2c>)
 800d960:	5c99      	ldrb	r1, [r3, r2]
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	23a7      	movs	r3, #167	; 0xa7
 800d966:	009b      	lsls	r3, r3, #2
 800d968:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800d96a:	2300      	movs	r3, #0
}
 800d96c:	0018      	movs	r0, r3
 800d96e:	46bd      	mov	sp, r7
 800d970:	b002      	add	sp, #8
 800d972:	bd80      	pop	{r7, pc}
 800d974:	0000029d 	.word	0x0000029d

0800d978 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d980:	687a      	ldr	r2, [r7, #4]
 800d982:	23a7      	movs	r3, #167	; 0xa7
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	5cd3      	ldrb	r3, [r2, r3]
 800d988:	2b03      	cmp	r3, #3
 800d98a:	d10e      	bne.n	800d9aa <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800d98c:	687a      	ldr	r2, [r7, #4]
 800d98e:	23ad      	movs	r3, #173	; 0xad
 800d990:	009b      	lsls	r3, r3, #2
 800d992:	58d3      	ldr	r3, [r2, r3]
 800d994:	69db      	ldr	r3, [r3, #28]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d007      	beq.n	800d9aa <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800d99a:	687a      	ldr	r2, [r7, #4]
 800d99c:	23ad      	movs	r3, #173	; 0xad
 800d99e:	009b      	lsls	r3, r3, #2
 800d9a0:	58d3      	ldr	r3, [r2, r3]
 800d9a2:	69db      	ldr	r3, [r3, #28]
 800d9a4:	687a      	ldr	r2, [r7, #4]
 800d9a6:	0010      	movs	r0, r2
 800d9a8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d9aa:	2300      	movs	r3, #0
}
 800d9ac:	0018      	movs	r0, r3
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	b002      	add	sp, #8
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b084      	sub	sp, #16
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
 800d9bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9be:	230f      	movs	r3, #15
 800d9c0:	18fb      	adds	r3, r7, r3
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	001a      	movs	r2, r3
 800d9cc:	2360      	movs	r3, #96	; 0x60
 800d9ce:	4013      	ands	r3, r2
 800d9d0:	2b20      	cmp	r3, #32
 800d9d2:	d004      	beq.n	800d9de <USBD_StdDevReq+0x2a>
 800d9d4:	2b40      	cmp	r3, #64	; 0x40
 800d9d6:	d002      	beq.n	800d9de <USBD_StdDevReq+0x2a>
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d00a      	beq.n	800d9f2 <USBD_StdDevReq+0x3e>
 800d9dc:	e04b      	b.n	800da76 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800d9de:	687a      	ldr	r2, [r7, #4]
 800d9e0:	23ad      	movs	r3, #173	; 0xad
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	58d3      	ldr	r3, [r2, r3]
 800d9e6:	689b      	ldr	r3, [r3, #8]
 800d9e8:	6839      	ldr	r1, [r7, #0]
 800d9ea:	687a      	ldr	r2, [r7, #4]
 800d9ec:	0010      	movs	r0, r2
 800d9ee:	4798      	blx	r3
      break;
 800d9f0:	e048      	b.n	800da84 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	785b      	ldrb	r3, [r3, #1]
 800d9f6:	2b09      	cmp	r3, #9
 800d9f8:	d835      	bhi.n	800da66 <USBD_StdDevReq+0xb2>
 800d9fa:	009a      	lsls	r2, r3, #2
 800d9fc:	4b25      	ldr	r3, [pc, #148]	; (800da94 <USBD_StdDevReq+0xe0>)
 800d9fe:	18d3      	adds	r3, r2, r3
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800da04:	683a      	ldr	r2, [r7, #0]
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	0011      	movs	r1, r2
 800da0a:	0018      	movs	r0, r3
 800da0c:	f000 fa5a 	bl	800dec4 <USBD_GetDescriptor>
          break;
 800da10:	e030      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800da12:	683a      	ldr	r2, [r7, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	0011      	movs	r1, r2
 800da18:	0018      	movs	r0, r3
 800da1a:	f000 fc07 	bl	800e22c <USBD_SetAddress>
          break;
 800da1e:	e029      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800da20:	683a      	ldr	r2, [r7, #0]
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	0011      	movs	r1, r2
 800da26:	0018      	movs	r0, r3
 800da28:	f000 fc54 	bl	800e2d4 <USBD_SetConfig>
          break;
 800da2c:	e022      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800da2e:	683a      	ldr	r2, [r7, #0]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	0011      	movs	r1, r2
 800da34:	0018      	movs	r0, r3
 800da36:	f000 fcf1 	bl	800e41c <USBD_GetConfig>
          break;
 800da3a:	e01b      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800da3c:	683a      	ldr	r2, [r7, #0]
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	0011      	movs	r1, r2
 800da42:	0018      	movs	r0, r3
 800da44:	f000 fd24 	bl	800e490 <USBD_GetStatus>
          break;
 800da48:	e014      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800da4a:	683a      	ldr	r2, [r7, #0]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	0011      	movs	r1, r2
 800da50:	0018      	movs	r0, r3
 800da52:	f000 fd57 	bl	800e504 <USBD_SetFeature>
          break;
 800da56:	e00d      	b.n	800da74 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800da58:	683a      	ldr	r2, [r7, #0]
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	0011      	movs	r1, r2
 800da5e:	0018      	movs	r0, r3
 800da60:	f000 fd66 	bl	800e530 <USBD_ClrFeature>
          break;
 800da64:	e006      	b.n	800da74 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800da66:	683a      	ldr	r2, [r7, #0]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	0011      	movs	r1, r2
 800da6c:	0018      	movs	r0, r3
 800da6e:	f000 fdc0 	bl	800e5f2 <USBD_CtlError>
          break;
 800da72:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800da74:	e006      	b.n	800da84 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800da76:	683a      	ldr	r2, [r7, #0]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	0011      	movs	r1, r2
 800da7c:	0018      	movs	r0, r3
 800da7e:	f000 fdb8 	bl	800e5f2 <USBD_CtlError>
      break;
 800da82:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800da84:	230f      	movs	r3, #15
 800da86:	18fb      	adds	r3, r7, r3
 800da88:	781b      	ldrb	r3, [r3, #0]
}
 800da8a:	0018      	movs	r0, r3
 800da8c:	46bd      	mov	sp, r7
 800da8e:	b004      	add	sp, #16
 800da90:	bd80      	pop	{r7, pc}
 800da92:	46c0      	nop			; (mov r8, r8)
 800da94:	0800f4b8 	.word	0x0800f4b8

0800da98 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800da98:	b590      	push	{r4, r7, lr}
 800da9a:	b085      	sub	sp, #20
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800daa2:	230f      	movs	r3, #15
 800daa4:	18fb      	adds	r3, r7, r3
 800daa6:	2200      	movs	r2, #0
 800daa8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	001a      	movs	r2, r3
 800dab0:	2360      	movs	r3, #96	; 0x60
 800dab2:	4013      	ands	r3, r2
 800dab4:	2b20      	cmp	r3, #32
 800dab6:	d003      	beq.n	800dac0 <USBD_StdItfReq+0x28>
 800dab8:	2b40      	cmp	r3, #64	; 0x40
 800daba:	d001      	beq.n	800dac0 <USBD_StdItfReq+0x28>
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d136      	bne.n	800db2e <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dac0:	687a      	ldr	r2, [r7, #4]
 800dac2:	23a7      	movs	r3, #167	; 0xa7
 800dac4:	009b      	lsls	r3, r3, #2
 800dac6:	5cd3      	ldrb	r3, [r2, r3]
 800dac8:	3b01      	subs	r3, #1
 800daca:	2b02      	cmp	r3, #2
 800dacc:	d826      	bhi.n	800db1c <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	889b      	ldrh	r3, [r3, #4]
 800dad2:	b2db      	uxtb	r3, r3
 800dad4:	2b01      	cmp	r3, #1
 800dad6:	d81a      	bhi.n	800db0e <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dad8:	687a      	ldr	r2, [r7, #4]
 800dada:	23ad      	movs	r3, #173	; 0xad
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	58d3      	ldr	r3, [r2, r3]
 800dae0:	689b      	ldr	r3, [r3, #8]
 800dae2:	220f      	movs	r2, #15
 800dae4:	18bc      	adds	r4, r7, r2
 800dae6:	6839      	ldr	r1, [r7, #0]
 800dae8:	687a      	ldr	r2, [r7, #4]
 800daea:	0010      	movs	r0, r2
 800daec:	4798      	blx	r3
 800daee:	0003      	movs	r3, r0
 800daf0:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	88db      	ldrh	r3, [r3, #6]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d117      	bne.n	800db2a <USBD_StdItfReq+0x92>
 800dafa:	230f      	movs	r3, #15
 800dafc:	18fb      	adds	r3, r7, r3
 800dafe:	781b      	ldrb	r3, [r3, #0]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d112      	bne.n	800db2a <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	0018      	movs	r0, r3
 800db08:	f000 fe5c 	bl	800e7c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800db0c:	e00d      	b.n	800db2a <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800db0e:	683a      	ldr	r2, [r7, #0]
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	0011      	movs	r1, r2
 800db14:	0018      	movs	r0, r3
 800db16:	f000 fd6c 	bl	800e5f2 <USBD_CtlError>
          break;
 800db1a:	e006      	b.n	800db2a <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800db1c:	683a      	ldr	r2, [r7, #0]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	0011      	movs	r1, r2
 800db22:	0018      	movs	r0, r3
 800db24:	f000 fd65 	bl	800e5f2 <USBD_CtlError>
          break;
 800db28:	e000      	b.n	800db2c <USBD_StdItfReq+0x94>
          break;
 800db2a:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800db2c:	e006      	b.n	800db3c <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800db2e:	683a      	ldr	r2, [r7, #0]
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	0011      	movs	r1, r2
 800db34:	0018      	movs	r0, r3
 800db36:	f000 fd5c 	bl	800e5f2 <USBD_CtlError>
      break;
 800db3a:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800db3c:	2300      	movs	r3, #0
}
 800db3e:	0018      	movs	r0, r3
 800db40:	46bd      	mov	sp, r7
 800db42:	b005      	add	sp, #20
 800db44:	bd90      	pop	{r4, r7, pc}

0800db46 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800db46:	b5b0      	push	{r4, r5, r7, lr}
 800db48:	b084      	sub	sp, #16
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
 800db4e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800db50:	230f      	movs	r3, #15
 800db52:	18fb      	adds	r3, r7, r3
 800db54:	2200      	movs	r2, #0
 800db56:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	889a      	ldrh	r2, [r3, #4]
 800db5c:	230e      	movs	r3, #14
 800db5e:	18fb      	adds	r3, r7, r3
 800db60:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	781b      	ldrb	r3, [r3, #0]
 800db66:	001a      	movs	r2, r3
 800db68:	2360      	movs	r3, #96	; 0x60
 800db6a:	4013      	ands	r3, r2
 800db6c:	2b20      	cmp	r3, #32
 800db6e:	d004      	beq.n	800db7a <USBD_StdEPReq+0x34>
 800db70:	2b40      	cmp	r3, #64	; 0x40
 800db72:	d002      	beq.n	800db7a <USBD_StdEPReq+0x34>
 800db74:	2b00      	cmp	r3, #0
 800db76:	d00a      	beq.n	800db8e <USBD_StdEPReq+0x48>
 800db78:	e195      	b.n	800dea6 <USBD_StdEPReq+0x360>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800db7a:	687a      	ldr	r2, [r7, #4]
 800db7c:	23ad      	movs	r3, #173	; 0xad
 800db7e:	009b      	lsls	r3, r3, #2
 800db80:	58d3      	ldr	r3, [r2, r3]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	6839      	ldr	r1, [r7, #0]
 800db86:	687a      	ldr	r2, [r7, #4]
 800db88:	0010      	movs	r0, r2
 800db8a:	4798      	blx	r3
      break;
 800db8c:	e192      	b.n	800deb4 <USBD_StdEPReq+0x36e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	001a      	movs	r2, r3
 800db94:	2360      	movs	r3, #96	; 0x60
 800db96:	4013      	ands	r3, r2
 800db98:	2b20      	cmp	r3, #32
 800db9a:	d10f      	bne.n	800dbbc <USBD_StdEPReq+0x76>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db9c:	687a      	ldr	r2, [r7, #4]
 800db9e:	23ad      	movs	r3, #173	; 0xad
 800dba0:	009b      	lsls	r3, r3, #2
 800dba2:	58d3      	ldr	r3, [r2, r3]
 800dba4:	689b      	ldr	r3, [r3, #8]
 800dba6:	250f      	movs	r5, #15
 800dba8:	197c      	adds	r4, r7, r5
 800dbaa:	6839      	ldr	r1, [r7, #0]
 800dbac:	687a      	ldr	r2, [r7, #4]
 800dbae:	0010      	movs	r0, r2
 800dbb0:	4798      	blx	r3
 800dbb2:	0003      	movs	r3, r0
 800dbb4:	7023      	strb	r3, [r4, #0]

        return ret;
 800dbb6:	197b      	adds	r3, r7, r5
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	e17e      	b.n	800deba <USBD_StdEPReq+0x374>
      }

      switch (req->bRequest)
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	785b      	ldrb	r3, [r3, #1]
 800dbc0:	2b01      	cmp	r3, #1
 800dbc2:	d054      	beq.n	800dc6e <USBD_StdEPReq+0x128>
 800dbc4:	2b03      	cmp	r3, #3
 800dbc6:	d003      	beq.n	800dbd0 <USBD_StdEPReq+0x8a>
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d100      	bne.n	800dbce <USBD_StdEPReq+0x88>
 800dbcc:	e097      	b.n	800dcfe <USBD_StdEPReq+0x1b8>
 800dbce:	e162      	b.n	800de96 <USBD_StdEPReq+0x350>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dbd0:	687a      	ldr	r2, [r7, #4]
 800dbd2:	23a7      	movs	r3, #167	; 0xa7
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	5cd3      	ldrb	r3, [r2, r3]
 800dbd8:	2b02      	cmp	r3, #2
 800dbda:	d002      	beq.n	800dbe2 <USBD_StdEPReq+0x9c>
 800dbdc:	2b03      	cmp	r3, #3
 800dbde:	d01f      	beq.n	800dc20 <USBD_StdEPReq+0xda>
 800dbe0:	e03d      	b.n	800dc5e <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dbe2:	230e      	movs	r3, #14
 800dbe4:	18fb      	adds	r3, r7, r3
 800dbe6:	781b      	ldrb	r3, [r3, #0]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d012      	beq.n	800dc12 <USBD_StdEPReq+0xcc>
 800dbec:	230e      	movs	r3, #14
 800dbee:	18fb      	adds	r3, r7, r3
 800dbf0:	781b      	ldrb	r3, [r3, #0]
 800dbf2:	2b80      	cmp	r3, #128	; 0x80
 800dbf4:	d00d      	beq.n	800dc12 <USBD_StdEPReq+0xcc>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800dbf6:	230e      	movs	r3, #14
 800dbf8:	18fb      	adds	r3, r7, r3
 800dbfa:	781a      	ldrb	r2, [r3, #0]
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	0011      	movs	r1, r2
 800dc00:	0018      	movs	r0, r3
 800dc02:	f001 f9c8 	bl	800ef96 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	2180      	movs	r1, #128	; 0x80
 800dc0a:	0018      	movs	r0, r3
 800dc0c:	f001 f9c3 	bl	800ef96 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dc10:	e02c      	b.n	800dc6c <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800dc12:	683a      	ldr	r2, [r7, #0]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	0011      	movs	r1, r2
 800dc18:	0018      	movs	r0, r3
 800dc1a:	f000 fcea 	bl	800e5f2 <USBD_CtlError>
              break;
 800dc1e:	e025      	b.n	800dc6c <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	885b      	ldrh	r3, [r3, #2]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d115      	bne.n	800dc54 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800dc28:	230e      	movs	r3, #14
 800dc2a:	18fb      	adds	r3, r7, r3
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d010      	beq.n	800dc54 <USBD_StdEPReq+0x10e>
 800dc32:	230e      	movs	r3, #14
 800dc34:	18fb      	adds	r3, r7, r3
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	2b80      	cmp	r3, #128	; 0x80
 800dc3a:	d00b      	beq.n	800dc54 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	88db      	ldrh	r3, [r3, #6]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d107      	bne.n	800dc54 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800dc44:	230e      	movs	r3, #14
 800dc46:	18fb      	adds	r3, r7, r3
 800dc48:	781a      	ldrb	r2, [r3, #0]
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	0011      	movs	r1, r2
 800dc4e:	0018      	movs	r0, r3
 800dc50:	f001 f9a1 	bl	800ef96 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	0018      	movs	r0, r3
 800dc58:	f000 fdb4 	bl	800e7c4 <USBD_CtlSendStatus>

              break;
 800dc5c:	e006      	b.n	800dc6c <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800dc5e:	683a      	ldr	r2, [r7, #0]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	0011      	movs	r1, r2
 800dc64:	0018      	movs	r0, r3
 800dc66:	f000 fcc4 	bl	800e5f2 <USBD_CtlError>
              break;
 800dc6a:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800dc6c:	e11a      	b.n	800dea4 <USBD_StdEPReq+0x35e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dc6e:	687a      	ldr	r2, [r7, #4]
 800dc70:	23a7      	movs	r3, #167	; 0xa7
 800dc72:	009b      	lsls	r3, r3, #2
 800dc74:	5cd3      	ldrb	r3, [r2, r3]
 800dc76:	2b02      	cmp	r3, #2
 800dc78:	d002      	beq.n	800dc80 <USBD_StdEPReq+0x13a>
 800dc7a:	2b03      	cmp	r3, #3
 800dc7c:	d01f      	beq.n	800dcbe <USBD_StdEPReq+0x178>
 800dc7e:	e035      	b.n	800dcec <USBD_StdEPReq+0x1a6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc80:	230e      	movs	r3, #14
 800dc82:	18fb      	adds	r3, r7, r3
 800dc84:	781b      	ldrb	r3, [r3, #0]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d012      	beq.n	800dcb0 <USBD_StdEPReq+0x16a>
 800dc8a:	230e      	movs	r3, #14
 800dc8c:	18fb      	adds	r3, r7, r3
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	2b80      	cmp	r3, #128	; 0x80
 800dc92:	d00d      	beq.n	800dcb0 <USBD_StdEPReq+0x16a>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800dc94:	230e      	movs	r3, #14
 800dc96:	18fb      	adds	r3, r7, r3
 800dc98:	781a      	ldrb	r2, [r3, #0]
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	0011      	movs	r1, r2
 800dc9e:	0018      	movs	r0, r3
 800dca0:	f001 f979 	bl	800ef96 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2180      	movs	r1, #128	; 0x80
 800dca8:	0018      	movs	r0, r3
 800dcaa:	f001 f974 	bl	800ef96 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dcae:	e025      	b.n	800dcfc <USBD_StdEPReq+0x1b6>
                USBD_CtlError(pdev, req);
 800dcb0:	683a      	ldr	r2, [r7, #0]
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	0011      	movs	r1, r2
 800dcb6:	0018      	movs	r0, r3
 800dcb8:	f000 fc9b 	bl	800e5f2 <USBD_CtlError>
              break;
 800dcbc:	e01e      	b.n	800dcfc <USBD_StdEPReq+0x1b6>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	885b      	ldrh	r3, [r3, #2]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d119      	bne.n	800dcfa <USBD_StdEPReq+0x1b4>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dcc6:	230e      	movs	r3, #14
 800dcc8:	18fb      	adds	r3, r7, r3
 800dcca:	781b      	ldrb	r3, [r3, #0]
 800dccc:	227f      	movs	r2, #127	; 0x7f
 800dcce:	4013      	ands	r3, r2
 800dcd0:	d007      	beq.n	800dce2 <USBD_StdEPReq+0x19c>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800dcd2:	230e      	movs	r3, #14
 800dcd4:	18fb      	adds	r3, r7, r3
 800dcd6:	781a      	ldrb	r2, [r3, #0]
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	0011      	movs	r1, r2
 800dcdc:	0018      	movs	r0, r3
 800dcde:	f001 f986 	bl	800efee <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	0018      	movs	r0, r3
 800dce6:	f000 fd6d 	bl	800e7c4 <USBD_CtlSendStatus>
              }
              break;
 800dcea:	e006      	b.n	800dcfa <USBD_StdEPReq+0x1b4>

            default:
              USBD_CtlError(pdev, req);
 800dcec:	683a      	ldr	r2, [r7, #0]
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	0011      	movs	r1, r2
 800dcf2:	0018      	movs	r0, r3
 800dcf4:	f000 fc7d 	bl	800e5f2 <USBD_CtlError>
              break;
 800dcf8:	e000      	b.n	800dcfc <USBD_StdEPReq+0x1b6>
              break;
 800dcfa:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800dcfc:	e0d2      	b.n	800dea4 <USBD_StdEPReq+0x35e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dcfe:	687a      	ldr	r2, [r7, #4]
 800dd00:	23a7      	movs	r3, #167	; 0xa7
 800dd02:	009b      	lsls	r3, r3, #2
 800dd04:	5cd3      	ldrb	r3, [r2, r3]
 800dd06:	2b02      	cmp	r3, #2
 800dd08:	d002      	beq.n	800dd10 <USBD_StdEPReq+0x1ca>
 800dd0a:	2b03      	cmp	r3, #3
 800dd0c:	d03e      	beq.n	800dd8c <USBD_StdEPReq+0x246>
 800dd0e:	e0ba      	b.n	800de86 <USBD_StdEPReq+0x340>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dd10:	230e      	movs	r3, #14
 800dd12:	18fb      	adds	r3, r7, r3
 800dd14:	781b      	ldrb	r3, [r3, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d00b      	beq.n	800dd32 <USBD_StdEPReq+0x1ec>
 800dd1a:	230e      	movs	r3, #14
 800dd1c:	18fb      	adds	r3, r7, r3
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	2b80      	cmp	r3, #128	; 0x80
 800dd22:	d006      	beq.n	800dd32 <USBD_StdEPReq+0x1ec>
              {
                USBD_CtlError(pdev, req);
 800dd24:	683a      	ldr	r2, [r7, #0]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	0011      	movs	r1, r2
 800dd2a:	0018      	movs	r0, r3
 800dd2c:	f000 fc61 	bl	800e5f2 <USBD_CtlError>
                break;
 800dd30:	e0b0      	b.n	800de94 <USBD_StdEPReq+0x34e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd32:	230e      	movs	r3, #14
 800dd34:	18fb      	adds	r3, r7, r3
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	b25b      	sxtb	r3, r3
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	da0d      	bge.n	800dd5a <USBD_StdEPReq+0x214>
 800dd3e:	230e      	movs	r3, #14
 800dd40:	18fb      	adds	r3, r7, r3
 800dd42:	781b      	ldrb	r3, [r3, #0]
 800dd44:	227f      	movs	r2, #127	; 0x7f
 800dd46:	401a      	ands	r2, r3
 800dd48:	0013      	movs	r3, r2
 800dd4a:	009b      	lsls	r3, r3, #2
 800dd4c:	189b      	adds	r3, r3, r2
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	3310      	adds	r3, #16
 800dd52:	687a      	ldr	r2, [r7, #4]
 800dd54:	18d3      	adds	r3, r2, r3
 800dd56:	3304      	adds	r3, #4
 800dd58:	e00d      	b.n	800dd76 <USBD_StdEPReq+0x230>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dd5a:	230e      	movs	r3, #14
 800dd5c:	18fb      	adds	r3, r7, r3
 800dd5e:	781b      	ldrb	r3, [r3, #0]
 800dd60:	227f      	movs	r2, #127	; 0x7f
 800dd62:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd64:	0013      	movs	r3, r2
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	189b      	adds	r3, r3, r2
 800dd6a:	009b      	lsls	r3, r3, #2
 800dd6c:	3351      	adds	r3, #81	; 0x51
 800dd6e:	33ff      	adds	r3, #255	; 0xff
 800dd70:	687a      	ldr	r2, [r7, #4]
 800dd72:	18d3      	adds	r3, r2, r3
 800dd74:	3304      	adds	r3, #4
 800dd76:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dd78:	68bb      	ldr	r3, [r7, #8]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800dd7e:	68b9      	ldr	r1, [r7, #8]
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	2202      	movs	r2, #2
 800dd84:	0018      	movs	r0, r3
 800dd86:	f000 fcb3 	bl	800e6f0 <USBD_CtlSendData>
              break;
 800dd8a:	e083      	b.n	800de94 <USBD_StdEPReq+0x34e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dd8c:	230e      	movs	r3, #14
 800dd8e:	18fb      	adds	r3, r7, r3
 800dd90:	781b      	ldrb	r3, [r3, #0]
 800dd92:	b25b      	sxtb	r3, r3
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	da15      	bge.n	800ddc4 <USBD_StdEPReq+0x27e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dd98:	230e      	movs	r3, #14
 800dd9a:	18fb      	adds	r3, r7, r3
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	220f      	movs	r2, #15
 800dda0:	401a      	ands	r2, r3
 800dda2:	6879      	ldr	r1, [r7, #4]
 800dda4:	0013      	movs	r3, r2
 800dda6:	009b      	lsls	r3, r3, #2
 800dda8:	189b      	adds	r3, r3, r2
 800ddaa:	009b      	lsls	r3, r3, #2
 800ddac:	18cb      	adds	r3, r1, r3
 800ddae:	3318      	adds	r3, #24
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d11e      	bne.n	800ddf4 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 800ddb6:	683a      	ldr	r2, [r7, #0]
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	0011      	movs	r1, r2
 800ddbc:	0018      	movs	r0, r3
 800ddbe:	f000 fc18 	bl	800e5f2 <USBD_CtlError>
                  break;
 800ddc2:	e067      	b.n	800de94 <USBD_StdEPReq+0x34e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ddc4:	230e      	movs	r3, #14
 800ddc6:	18fb      	adds	r3, r7, r3
 800ddc8:	781b      	ldrb	r3, [r3, #0]
 800ddca:	220f      	movs	r2, #15
 800ddcc:	401a      	ands	r2, r3
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	23ac      	movs	r3, #172	; 0xac
 800ddd2:	0059      	lsls	r1, r3, #1
 800ddd4:	0013      	movs	r3, r2
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	189b      	adds	r3, r3, r2
 800ddda:	009b      	lsls	r3, r3, #2
 800dddc:	18c3      	adds	r3, r0, r3
 800ddde:	185b      	adds	r3, r3, r1
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d106      	bne.n	800ddf4 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 800dde6:	683a      	ldr	r2, [r7, #0]
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	0011      	movs	r1, r2
 800ddec:	0018      	movs	r0, r3
 800ddee:	f000 fc00 	bl	800e5f2 <USBD_CtlError>
                  break;
 800ddf2:	e04f      	b.n	800de94 <USBD_StdEPReq+0x34e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ddf4:	230e      	movs	r3, #14
 800ddf6:	18fb      	adds	r3, r7, r3
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	b25b      	sxtb	r3, r3
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	da0d      	bge.n	800de1c <USBD_StdEPReq+0x2d6>
 800de00:	230e      	movs	r3, #14
 800de02:	18fb      	adds	r3, r7, r3
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	227f      	movs	r2, #127	; 0x7f
 800de08:	401a      	ands	r2, r3
 800de0a:	0013      	movs	r3, r2
 800de0c:	009b      	lsls	r3, r3, #2
 800de0e:	189b      	adds	r3, r3, r2
 800de10:	009b      	lsls	r3, r3, #2
 800de12:	3310      	adds	r3, #16
 800de14:	687a      	ldr	r2, [r7, #4]
 800de16:	18d3      	adds	r3, r2, r3
 800de18:	3304      	adds	r3, #4
 800de1a:	e00d      	b.n	800de38 <USBD_StdEPReq+0x2f2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800de1c:	230e      	movs	r3, #14
 800de1e:	18fb      	adds	r3, r7, r3
 800de20:	781b      	ldrb	r3, [r3, #0]
 800de22:	227f      	movs	r2, #127	; 0x7f
 800de24:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800de26:	0013      	movs	r3, r2
 800de28:	009b      	lsls	r3, r3, #2
 800de2a:	189b      	adds	r3, r3, r2
 800de2c:	009b      	lsls	r3, r3, #2
 800de2e:	3351      	adds	r3, #81	; 0x51
 800de30:	33ff      	adds	r3, #255	; 0xff
 800de32:	687a      	ldr	r2, [r7, #4]
 800de34:	18d3      	adds	r3, r2, r3
 800de36:	3304      	adds	r3, #4
 800de38:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800de3a:	230e      	movs	r3, #14
 800de3c:	18fb      	adds	r3, r7, r3
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d004      	beq.n	800de4e <USBD_StdEPReq+0x308>
 800de44:	230e      	movs	r3, #14
 800de46:	18fb      	adds	r3, r7, r3
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	2b80      	cmp	r3, #128	; 0x80
 800de4c:	d103      	bne.n	800de56 <USBD_StdEPReq+0x310>
              {
                pep->status = 0x0000U;
 800de4e:	68bb      	ldr	r3, [r7, #8]
 800de50:	2200      	movs	r2, #0
 800de52:	601a      	str	r2, [r3, #0]
 800de54:	e010      	b.n	800de78 <USBD_StdEPReq+0x332>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800de56:	230e      	movs	r3, #14
 800de58:	18fb      	adds	r3, r7, r3
 800de5a:	781a      	ldrb	r2, [r3, #0]
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	0011      	movs	r1, r2
 800de60:	0018      	movs	r0, r3
 800de62:	f001 f8f0 	bl	800f046 <USBD_LL_IsStallEP>
 800de66:	1e03      	subs	r3, r0, #0
 800de68:	d003      	beq.n	800de72 <USBD_StdEPReq+0x32c>
              {
                pep->status = 0x0001U;
 800de6a:	68bb      	ldr	r3, [r7, #8]
 800de6c:	2201      	movs	r2, #1
 800de6e:	601a      	str	r2, [r3, #0]
 800de70:	e002      	b.n	800de78 <USBD_StdEPReq+0x332>
              }
              else
              {
                pep->status = 0x0000U;
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	2200      	movs	r2, #0
 800de76:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800de78:	68b9      	ldr	r1, [r7, #8]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2202      	movs	r2, #2
 800de7e:	0018      	movs	r0, r3
 800de80:	f000 fc36 	bl	800e6f0 <USBD_CtlSendData>
              break;
 800de84:	e006      	b.n	800de94 <USBD_StdEPReq+0x34e>

            default:
              USBD_CtlError(pdev, req);
 800de86:	683a      	ldr	r2, [r7, #0]
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	0011      	movs	r1, r2
 800de8c:	0018      	movs	r0, r3
 800de8e:	f000 fbb0 	bl	800e5f2 <USBD_CtlError>
              break;
 800de92:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800de94:	e006      	b.n	800dea4 <USBD_StdEPReq+0x35e>

        default:
          USBD_CtlError(pdev, req);
 800de96:	683a      	ldr	r2, [r7, #0]
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	0011      	movs	r1, r2
 800de9c:	0018      	movs	r0, r3
 800de9e:	f000 fba8 	bl	800e5f2 <USBD_CtlError>
          break;
 800dea2:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800dea4:	e006      	b.n	800deb4 <USBD_StdEPReq+0x36e>

    default:
      USBD_CtlError(pdev, req);
 800dea6:	683a      	ldr	r2, [r7, #0]
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	0011      	movs	r1, r2
 800deac:	0018      	movs	r0, r3
 800deae:	f000 fba0 	bl	800e5f2 <USBD_CtlError>
      break;
 800deb2:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800deb4:	230f      	movs	r3, #15
 800deb6:	18fb      	adds	r3, r7, r3
 800deb8:	781b      	ldrb	r3, [r3, #0]
}
 800deba:	0018      	movs	r0, r3
 800debc:	46bd      	mov	sp, r7
 800debe:	b004      	add	sp, #16
 800dec0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dec4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b084      	sub	sp, #16
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dece:	2308      	movs	r3, #8
 800ded0:	18fb      	adds	r3, r7, r3
 800ded2:	2200      	movs	r2, #0
 800ded4:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800ded6:	2300      	movs	r3, #0
 800ded8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800deda:	230b      	movs	r3, #11
 800dedc:	18fb      	adds	r3, r7, r3
 800dede:	2200      	movs	r2, #0
 800dee0:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	885b      	ldrh	r3, [r3, #2]
 800dee6:	0a1b      	lsrs	r3, r3, #8
 800dee8:	b29b      	uxth	r3, r3
 800deea:	2b07      	cmp	r3, #7
 800deec:	d900      	bls.n	800def0 <USBD_GetDescriptor+0x2c>
 800deee:	e159      	b.n	800e1a4 <USBD_GetDescriptor+0x2e0>
 800def0:	009a      	lsls	r2, r3, #2
 800def2:	4bcc      	ldr	r3, [pc, #816]	; (800e224 <USBD_GetDescriptor+0x360>)
 800def4:	18d3      	adds	r3, r2, r3
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	23ac      	movs	r3, #172	; 0xac
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	58d3      	ldr	r3, [r2, r3]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	687a      	ldr	r2, [r7, #4]
 800df06:	7c12      	ldrb	r2, [r2, #16]
 800df08:	2108      	movs	r1, #8
 800df0a:	1879      	adds	r1, r7, r1
 800df0c:	0010      	movs	r0, r2
 800df0e:	4798      	blx	r3
 800df10:	0003      	movs	r3, r0
 800df12:	60fb      	str	r3, [r7, #12]
      break;
 800df14:	e153      	b.n	800e1be <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	7c1b      	ldrb	r3, [r3, #16]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d10f      	bne.n	800df3e <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	23ad      	movs	r3, #173	; 0xad
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	58d3      	ldr	r3, [r2, r3]
 800df26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df28:	2208      	movs	r2, #8
 800df2a:	18ba      	adds	r2, r7, r2
 800df2c:	0010      	movs	r0, r2
 800df2e:	4798      	blx	r3
 800df30:	0003      	movs	r3, r0
 800df32:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	3301      	adds	r3, #1
 800df38:	2202      	movs	r2, #2
 800df3a:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800df3c:	e13f      	b.n	800e1be <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800df3e:	687a      	ldr	r2, [r7, #4]
 800df40:	23ad      	movs	r3, #173	; 0xad
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	58d3      	ldr	r3, [r2, r3]
 800df46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df48:	2208      	movs	r2, #8
 800df4a:	18ba      	adds	r2, r7, r2
 800df4c:	0010      	movs	r0, r2
 800df4e:	4798      	blx	r3
 800df50:	0003      	movs	r3, r0
 800df52:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	3301      	adds	r3, #1
 800df58:	2202      	movs	r2, #2
 800df5a:	701a      	strb	r2, [r3, #0]
      break;
 800df5c:	e12f      	b.n	800e1be <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	885b      	ldrh	r3, [r3, #2]
 800df62:	b2db      	uxtb	r3, r3
 800df64:	2b05      	cmp	r3, #5
 800df66:	d900      	bls.n	800df6a <USBD_GetDescriptor+0xa6>
 800df68:	e0d0      	b.n	800e10c <USBD_GetDescriptor+0x248>
 800df6a:	009a      	lsls	r2, r3, #2
 800df6c:	4bae      	ldr	r3, [pc, #696]	; (800e228 <USBD_GetDescriptor+0x364>)
 800df6e:	18d3      	adds	r3, r2, r3
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	23ac      	movs	r3, #172	; 0xac
 800df78:	009b      	lsls	r3, r3, #2
 800df7a:	58d3      	ldr	r3, [r2, r3]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d00d      	beq.n	800df9e <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800df82:	687a      	ldr	r2, [r7, #4]
 800df84:	23ac      	movs	r3, #172	; 0xac
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	58d3      	ldr	r3, [r2, r3]
 800df8a:	685b      	ldr	r3, [r3, #4]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	7c12      	ldrb	r2, [r2, #16]
 800df90:	2108      	movs	r1, #8
 800df92:	1879      	adds	r1, r7, r1
 800df94:	0010      	movs	r0, r2
 800df96:	4798      	blx	r3
 800df98:	0003      	movs	r3, r0
 800df9a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df9c:	e0c3      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800df9e:	683a      	ldr	r2, [r7, #0]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	0011      	movs	r1, r2
 800dfa4:	0018      	movs	r0, r3
 800dfa6:	f000 fb24 	bl	800e5f2 <USBD_CtlError>
            err++;
 800dfaa:	210b      	movs	r1, #11
 800dfac:	187b      	adds	r3, r7, r1
 800dfae:	781a      	ldrb	r2, [r3, #0]
 800dfb0:	187b      	adds	r3, r7, r1
 800dfb2:	3201      	adds	r2, #1
 800dfb4:	701a      	strb	r2, [r3, #0]
          break;
 800dfb6:	e0b6      	b.n	800e126 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	23ac      	movs	r3, #172	; 0xac
 800dfbc:	009b      	lsls	r3, r3, #2
 800dfbe:	58d3      	ldr	r3, [r2, r3]
 800dfc0:	689b      	ldr	r3, [r3, #8]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d00d      	beq.n	800dfe2 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	23ac      	movs	r3, #172	; 0xac
 800dfca:	009b      	lsls	r3, r3, #2
 800dfcc:	58d3      	ldr	r3, [r2, r3]
 800dfce:	689b      	ldr	r3, [r3, #8]
 800dfd0:	687a      	ldr	r2, [r7, #4]
 800dfd2:	7c12      	ldrb	r2, [r2, #16]
 800dfd4:	2108      	movs	r1, #8
 800dfd6:	1879      	adds	r1, r7, r1
 800dfd8:	0010      	movs	r0, r2
 800dfda:	4798      	blx	r3
 800dfdc:	0003      	movs	r3, r0
 800dfde:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dfe0:	e0a1      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800dfe2:	683a      	ldr	r2, [r7, #0]
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	0011      	movs	r1, r2
 800dfe8:	0018      	movs	r0, r3
 800dfea:	f000 fb02 	bl	800e5f2 <USBD_CtlError>
            err++;
 800dfee:	210b      	movs	r1, #11
 800dff0:	187b      	adds	r3, r7, r1
 800dff2:	781a      	ldrb	r2, [r3, #0]
 800dff4:	187b      	adds	r3, r7, r1
 800dff6:	3201      	adds	r2, #1
 800dff8:	701a      	strb	r2, [r3, #0]
          break;
 800dffa:	e094      	b.n	800e126 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dffc:	687a      	ldr	r2, [r7, #4]
 800dffe:	23ac      	movs	r3, #172	; 0xac
 800e000:	009b      	lsls	r3, r3, #2
 800e002:	58d3      	ldr	r3, [r2, r3]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d00d      	beq.n	800e026 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	23ac      	movs	r3, #172	; 0xac
 800e00e:	009b      	lsls	r3, r3, #2
 800e010:	58d3      	ldr	r3, [r2, r3]
 800e012:	68db      	ldr	r3, [r3, #12]
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	7c12      	ldrb	r2, [r2, #16]
 800e018:	2108      	movs	r1, #8
 800e01a:	1879      	adds	r1, r7, r1
 800e01c:	0010      	movs	r0, r2
 800e01e:	4798      	blx	r3
 800e020:	0003      	movs	r3, r0
 800e022:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e024:	e07f      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e026:	683a      	ldr	r2, [r7, #0]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	0011      	movs	r1, r2
 800e02c:	0018      	movs	r0, r3
 800e02e:	f000 fae0 	bl	800e5f2 <USBD_CtlError>
            err++;
 800e032:	210b      	movs	r1, #11
 800e034:	187b      	adds	r3, r7, r1
 800e036:	781a      	ldrb	r2, [r3, #0]
 800e038:	187b      	adds	r3, r7, r1
 800e03a:	3201      	adds	r2, #1
 800e03c:	701a      	strb	r2, [r3, #0]
          break;
 800e03e:	e072      	b.n	800e126 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	23ac      	movs	r3, #172	; 0xac
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	58d3      	ldr	r3, [r2, r3]
 800e048:	691b      	ldr	r3, [r3, #16]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d00d      	beq.n	800e06a <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e04e:	687a      	ldr	r2, [r7, #4]
 800e050:	23ac      	movs	r3, #172	; 0xac
 800e052:	009b      	lsls	r3, r3, #2
 800e054:	58d3      	ldr	r3, [r2, r3]
 800e056:	691b      	ldr	r3, [r3, #16]
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	7c12      	ldrb	r2, [r2, #16]
 800e05c:	2108      	movs	r1, #8
 800e05e:	1879      	adds	r1, r7, r1
 800e060:	0010      	movs	r0, r2
 800e062:	4798      	blx	r3
 800e064:	0003      	movs	r3, r0
 800e066:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e068:	e05d      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e06a:	683a      	ldr	r2, [r7, #0]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	0011      	movs	r1, r2
 800e070:	0018      	movs	r0, r3
 800e072:	f000 fabe 	bl	800e5f2 <USBD_CtlError>
            err++;
 800e076:	210b      	movs	r1, #11
 800e078:	187b      	adds	r3, r7, r1
 800e07a:	781a      	ldrb	r2, [r3, #0]
 800e07c:	187b      	adds	r3, r7, r1
 800e07e:	3201      	adds	r2, #1
 800e080:	701a      	strb	r2, [r3, #0]
          break;
 800e082:	e050      	b.n	800e126 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	23ac      	movs	r3, #172	; 0xac
 800e088:	009b      	lsls	r3, r3, #2
 800e08a:	58d3      	ldr	r3, [r2, r3]
 800e08c:	695b      	ldr	r3, [r3, #20]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d00d      	beq.n	800e0ae <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e092:	687a      	ldr	r2, [r7, #4]
 800e094:	23ac      	movs	r3, #172	; 0xac
 800e096:	009b      	lsls	r3, r3, #2
 800e098:	58d3      	ldr	r3, [r2, r3]
 800e09a:	695b      	ldr	r3, [r3, #20]
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	7c12      	ldrb	r2, [r2, #16]
 800e0a0:	2108      	movs	r1, #8
 800e0a2:	1879      	adds	r1, r7, r1
 800e0a4:	0010      	movs	r0, r2
 800e0a6:	4798      	blx	r3
 800e0a8:	0003      	movs	r3, r0
 800e0aa:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0ac:	e03b      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e0ae:	683a      	ldr	r2, [r7, #0]
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	0011      	movs	r1, r2
 800e0b4:	0018      	movs	r0, r3
 800e0b6:	f000 fa9c 	bl	800e5f2 <USBD_CtlError>
            err++;
 800e0ba:	210b      	movs	r1, #11
 800e0bc:	187b      	adds	r3, r7, r1
 800e0be:	781a      	ldrb	r2, [r3, #0]
 800e0c0:	187b      	adds	r3, r7, r1
 800e0c2:	3201      	adds	r2, #1
 800e0c4:	701a      	strb	r2, [r3, #0]
          break;
 800e0c6:	e02e      	b.n	800e126 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e0c8:	687a      	ldr	r2, [r7, #4]
 800e0ca:	23ac      	movs	r3, #172	; 0xac
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	58d3      	ldr	r3, [r2, r3]
 800e0d0:	699b      	ldr	r3, [r3, #24]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d00d      	beq.n	800e0f2 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e0d6:	687a      	ldr	r2, [r7, #4]
 800e0d8:	23ac      	movs	r3, #172	; 0xac
 800e0da:	009b      	lsls	r3, r3, #2
 800e0dc:	58d3      	ldr	r3, [r2, r3]
 800e0de:	699b      	ldr	r3, [r3, #24]
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	7c12      	ldrb	r2, [r2, #16]
 800e0e4:	2108      	movs	r1, #8
 800e0e6:	1879      	adds	r1, r7, r1
 800e0e8:	0010      	movs	r0, r2
 800e0ea:	4798      	blx	r3
 800e0ec:	0003      	movs	r3, r0
 800e0ee:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e0f0:	e019      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e0f2:	683a      	ldr	r2, [r7, #0]
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	0011      	movs	r1, r2
 800e0f8:	0018      	movs	r0, r3
 800e0fa:	f000 fa7a 	bl	800e5f2 <USBD_CtlError>
            err++;
 800e0fe:	210b      	movs	r1, #11
 800e100:	187b      	adds	r3, r7, r1
 800e102:	781a      	ldrb	r2, [r3, #0]
 800e104:	187b      	adds	r3, r7, r1
 800e106:	3201      	adds	r2, #1
 800e108:	701a      	strb	r2, [r3, #0]
          break;
 800e10a:	e00c      	b.n	800e126 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e10c:	683a      	ldr	r2, [r7, #0]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	0011      	movs	r1, r2
 800e112:	0018      	movs	r0, r3
 800e114:	f000 fa6d 	bl	800e5f2 <USBD_CtlError>
          err++;
 800e118:	210b      	movs	r1, #11
 800e11a:	187b      	adds	r3, r7, r1
 800e11c:	781a      	ldrb	r2, [r3, #0]
 800e11e:	187b      	adds	r3, r7, r1
 800e120:	3201      	adds	r2, #1
 800e122:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800e124:	e04b      	b.n	800e1be <USBD_GetDescriptor+0x2fa>
 800e126:	e04a      	b.n	800e1be <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	7c1b      	ldrb	r3, [r3, #16]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d10b      	bne.n	800e148 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	23ad      	movs	r3, #173	; 0xad
 800e134:	009b      	lsls	r3, r3, #2
 800e136:	58d3      	ldr	r3, [r2, r3]
 800e138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e13a:	2208      	movs	r2, #8
 800e13c:	18ba      	adds	r2, r7, r2
 800e13e:	0010      	movs	r0, r2
 800e140:	4798      	blx	r3
 800e142:	0003      	movs	r3, r0
 800e144:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e146:	e03a      	b.n	800e1be <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800e148:	683a      	ldr	r2, [r7, #0]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	0011      	movs	r1, r2
 800e14e:	0018      	movs	r0, r3
 800e150:	f000 fa4f 	bl	800e5f2 <USBD_CtlError>
        err++;
 800e154:	210b      	movs	r1, #11
 800e156:	187b      	adds	r3, r7, r1
 800e158:	781a      	ldrb	r2, [r3, #0]
 800e15a:	187b      	adds	r3, r7, r1
 800e15c:	3201      	adds	r2, #1
 800e15e:	701a      	strb	r2, [r3, #0]
      break;
 800e160:	e02d      	b.n	800e1be <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	7c1b      	ldrb	r3, [r3, #16]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d10f      	bne.n	800e18a <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e16a:	687a      	ldr	r2, [r7, #4]
 800e16c:	23ad      	movs	r3, #173	; 0xad
 800e16e:	009b      	lsls	r3, r3, #2
 800e170:	58d3      	ldr	r3, [r2, r3]
 800e172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e174:	2208      	movs	r2, #8
 800e176:	18ba      	adds	r2, r7, r2
 800e178:	0010      	movs	r0, r2
 800e17a:	4798      	blx	r3
 800e17c:	0003      	movs	r3, r0
 800e17e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	3301      	adds	r3, #1
 800e184:	2207      	movs	r2, #7
 800e186:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e188:	e019      	b.n	800e1be <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800e18a:	683a      	ldr	r2, [r7, #0]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	0011      	movs	r1, r2
 800e190:	0018      	movs	r0, r3
 800e192:	f000 fa2e 	bl	800e5f2 <USBD_CtlError>
        err++;
 800e196:	210b      	movs	r1, #11
 800e198:	187b      	adds	r3, r7, r1
 800e19a:	781a      	ldrb	r2, [r3, #0]
 800e19c:	187b      	adds	r3, r7, r1
 800e19e:	3201      	adds	r2, #1
 800e1a0:	701a      	strb	r2, [r3, #0]
      break;
 800e1a2:	e00c      	b.n	800e1be <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800e1a4:	683a      	ldr	r2, [r7, #0]
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	0011      	movs	r1, r2
 800e1aa:	0018      	movs	r0, r3
 800e1ac:	f000 fa21 	bl	800e5f2 <USBD_CtlError>
      err++;
 800e1b0:	210b      	movs	r1, #11
 800e1b2:	187b      	adds	r3, r7, r1
 800e1b4:	781a      	ldrb	r2, [r3, #0]
 800e1b6:	187b      	adds	r3, r7, r1
 800e1b8:	3201      	adds	r2, #1
 800e1ba:	701a      	strb	r2, [r3, #0]
      break;
 800e1bc:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 800e1be:	230b      	movs	r3, #11
 800e1c0:	18fb      	adds	r3, r7, r3
 800e1c2:	781b      	ldrb	r3, [r3, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d128      	bne.n	800e21a <USBD_GetDescriptor+0x356>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e1c8:	2308      	movs	r3, #8
 800e1ca:	18fb      	adds	r3, r7, r3
 800e1cc:	881b      	ldrh	r3, [r3, #0]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d01a      	beq.n	800e208 <USBD_GetDescriptor+0x344>
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	88db      	ldrh	r3, [r3, #6]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d016      	beq.n	800e208 <USBD_GetDescriptor+0x344>
    {
      len = MIN(len, req->wLength);
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	88da      	ldrh	r2, [r3, #6]
 800e1de:	2308      	movs	r3, #8
 800e1e0:	18fb      	adds	r3, r7, r3
 800e1e2:	881b      	ldrh	r3, [r3, #0]
 800e1e4:	1c18      	adds	r0, r3, #0
 800e1e6:	1c11      	adds	r1, r2, #0
 800e1e8:	b28a      	uxth	r2, r1
 800e1ea:	b283      	uxth	r3, r0
 800e1ec:	429a      	cmp	r2, r3
 800e1ee:	d900      	bls.n	800e1f2 <USBD_GetDescriptor+0x32e>
 800e1f0:	1c01      	adds	r1, r0, #0
 800e1f2:	b28a      	uxth	r2, r1
 800e1f4:	2108      	movs	r1, #8
 800e1f6:	187b      	adds	r3, r7, r1
 800e1f8:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e1fa:	187b      	adds	r3, r7, r1
 800e1fc:	881a      	ldrh	r2, [r3, #0]
 800e1fe:	68f9      	ldr	r1, [r7, #12]
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	0018      	movs	r0, r3
 800e204:	f000 fa74 	bl	800e6f0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	88db      	ldrh	r3, [r3, #6]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d105      	bne.n	800e21c <USBD_GetDescriptor+0x358>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	0018      	movs	r0, r3
 800e214:	f000 fad6 	bl	800e7c4 <USBD_CtlSendStatus>
 800e218:	e000      	b.n	800e21c <USBD_GetDescriptor+0x358>
    return;
 800e21a:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800e21c:	46bd      	mov	sp, r7
 800e21e:	b004      	add	sp, #16
 800e220:	bd80      	pop	{r7, pc}
 800e222:	46c0      	nop			; (mov r8, r8)
 800e224:	0800f4e0 	.word	0x0800f4e0
 800e228:	0800f500 	.word	0x0800f500

0800e22c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e22c:	b590      	push	{r4, r7, lr}
 800e22e:	b085      	sub	sp, #20
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
 800e234:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	889b      	ldrh	r3, [r3, #4]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d13d      	bne.n	800e2ba <USBD_SetAddress+0x8e>
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	88db      	ldrh	r3, [r3, #6]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d139      	bne.n	800e2ba <USBD_SetAddress+0x8e>
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	885b      	ldrh	r3, [r3, #2]
 800e24a:	2b7f      	cmp	r3, #127	; 0x7f
 800e24c:	d835      	bhi.n	800e2ba <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	885b      	ldrh	r3, [r3, #2]
 800e252:	b2da      	uxtb	r2, r3
 800e254:	230f      	movs	r3, #15
 800e256:	18fb      	adds	r3, r7, r3
 800e258:	217f      	movs	r1, #127	; 0x7f
 800e25a:	400a      	ands	r2, r1
 800e25c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e25e:	687a      	ldr	r2, [r7, #4]
 800e260:	23a7      	movs	r3, #167	; 0xa7
 800e262:	009b      	lsls	r3, r3, #2
 800e264:	5cd3      	ldrb	r3, [r2, r3]
 800e266:	2b03      	cmp	r3, #3
 800e268:	d106      	bne.n	800e278 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800e26a:	683a      	ldr	r2, [r7, #0]
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	0011      	movs	r1, r2
 800e270:	0018      	movs	r0, r3
 800e272:	f000 f9be 	bl	800e5f2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e276:	e026      	b.n	800e2c6 <USBD_SetAddress+0x9a>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	240f      	movs	r4, #15
 800e27c:	193a      	adds	r2, r7, r4
 800e27e:	4914      	ldr	r1, [pc, #80]	; (800e2d0 <USBD_SetAddress+0xa4>)
 800e280:	7812      	ldrb	r2, [r2, #0]
 800e282:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e284:	193b      	adds	r3, r7, r4
 800e286:	781a      	ldrb	r2, [r3, #0]
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	0011      	movs	r1, r2
 800e28c:	0018      	movs	r0, r3
 800e28e:	f000 ff0b 	bl	800f0a8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	0018      	movs	r0, r3
 800e296:	f000 fa95 	bl	800e7c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e29a:	193b      	adds	r3, r7, r4
 800e29c:	781b      	ldrb	r3, [r3, #0]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d005      	beq.n	800e2ae <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e2a2:	687a      	ldr	r2, [r7, #4]
 800e2a4:	23a7      	movs	r3, #167	; 0xa7
 800e2a6:	009b      	lsls	r3, r3, #2
 800e2a8:	2102      	movs	r1, #2
 800e2aa:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2ac:	e00b      	b.n	800e2c6 <USBD_SetAddress+0x9a>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e2ae:	687a      	ldr	r2, [r7, #4]
 800e2b0:	23a7      	movs	r3, #167	; 0xa7
 800e2b2:	009b      	lsls	r3, r3, #2
 800e2b4:	2101      	movs	r1, #1
 800e2b6:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2b8:	e005      	b.n	800e2c6 <USBD_SetAddress+0x9a>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e2ba:	683a      	ldr	r2, [r7, #0]
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	0011      	movs	r1, r2
 800e2c0:	0018      	movs	r0, r3
 800e2c2:	f000 f996 	bl	800e5f2 <USBD_CtlError>
  }
}
 800e2c6:	46c0      	nop			; (mov r8, r8)
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	b005      	add	sp, #20
 800e2cc:	bd90      	pop	{r4, r7, pc}
 800e2ce:	46c0      	nop			; (mov r8, r8)
 800e2d0:	0000029e 	.word	0x0000029e

0800e2d4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b082      	sub	sp, #8
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	885b      	ldrh	r3, [r3, #2]
 800e2e2:	b2da      	uxtb	r2, r3
 800e2e4:	4b4c      	ldr	r3, [pc, #304]	; (800e418 <USBD_SetConfig+0x144>)
 800e2e6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e2e8:	4b4b      	ldr	r3, [pc, #300]	; (800e418 <USBD_SetConfig+0x144>)
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d906      	bls.n	800e2fe <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800e2f0:	683a      	ldr	r2, [r7, #0]
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	0011      	movs	r1, r2
 800e2f6:	0018      	movs	r0, r3
 800e2f8:	f000 f97b 	bl	800e5f2 <USBD_CtlError>
 800e2fc:	e088      	b.n	800e410 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	23a7      	movs	r3, #167	; 0xa7
 800e302:	009b      	lsls	r3, r3, #2
 800e304:	5cd3      	ldrb	r3, [r2, r3]
 800e306:	2b02      	cmp	r3, #2
 800e308:	d002      	beq.n	800e310 <USBD_SetConfig+0x3c>
 800e30a:	2b03      	cmp	r3, #3
 800e30c:	d029      	beq.n	800e362 <USBD_SetConfig+0x8e>
 800e30e:	e071      	b.n	800e3f4 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e310:	4b41      	ldr	r3, [pc, #260]	; (800e418 <USBD_SetConfig+0x144>)
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d01f      	beq.n	800e358 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800e318:	4b3f      	ldr	r3, [pc, #252]	; (800e418 <USBD_SetConfig+0x144>)
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	001a      	movs	r2, r3
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e322:	687a      	ldr	r2, [r7, #4]
 800e324:	23a7      	movs	r3, #167	; 0xa7
 800e326:	009b      	lsls	r3, r3, #2
 800e328:	2103      	movs	r1, #3
 800e32a:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e32c:	4b3a      	ldr	r3, [pc, #232]	; (800e418 <USBD_SetConfig+0x144>)
 800e32e:	781a      	ldrb	r2, [r3, #0]
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	0011      	movs	r1, r2
 800e334:	0018      	movs	r0, r3
 800e336:	f7ff f8bc 	bl	800d4b2 <USBD_SetClassConfig>
 800e33a:	0003      	movs	r3, r0
 800e33c:	2b02      	cmp	r3, #2
 800e33e:	d106      	bne.n	800e34e <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800e340:	683a      	ldr	r2, [r7, #0]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	0011      	movs	r1, r2
 800e346:	0018      	movs	r0, r3
 800e348:	f000 f953 	bl	800e5f2 <USBD_CtlError>
            return;
 800e34c:	e060      	b.n	800e410 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	0018      	movs	r0, r3
 800e352:	f000 fa37 	bl	800e7c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e356:	e05b      	b.n	800e410 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	0018      	movs	r0, r3
 800e35c:	f000 fa32 	bl	800e7c4 <USBD_CtlSendStatus>
        break;
 800e360:	e056      	b.n	800e410 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e362:	4b2d      	ldr	r3, [pc, #180]	; (800e418 <USBD_SetConfig+0x144>)
 800e364:	781b      	ldrb	r3, [r3, #0]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d115      	bne.n	800e396 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e36a:	687a      	ldr	r2, [r7, #4]
 800e36c:	23a7      	movs	r3, #167	; 0xa7
 800e36e:	009b      	lsls	r3, r3, #2
 800e370:	2102      	movs	r1, #2
 800e372:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800e374:	4b28      	ldr	r3, [pc, #160]	; (800e418 <USBD_SetConfig+0x144>)
 800e376:	781b      	ldrb	r3, [r3, #0]
 800e378:	001a      	movs	r2, r3
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e37e:	4b26      	ldr	r3, [pc, #152]	; (800e418 <USBD_SetConfig+0x144>)
 800e380:	781a      	ldrb	r2, [r3, #0]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	0011      	movs	r1, r2
 800e386:	0018      	movs	r0, r3
 800e388:	f7ff f8bb 	bl	800d502 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	0018      	movs	r0, r3
 800e390:	f000 fa18 	bl	800e7c4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e394:	e03c      	b.n	800e410 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800e396:	4b20      	ldr	r3, [pc, #128]	; (800e418 <USBD_SetConfig+0x144>)
 800e398:	781b      	ldrb	r3, [r3, #0]
 800e39a:	001a      	movs	r2, r3
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	685b      	ldr	r3, [r3, #4]
 800e3a0:	429a      	cmp	r2, r3
 800e3a2:	d022      	beq.n	800e3ea <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	685b      	ldr	r3, [r3, #4]
 800e3a8:	b2da      	uxtb	r2, r3
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	0011      	movs	r1, r2
 800e3ae:	0018      	movs	r0, r3
 800e3b0:	f7ff f8a7 	bl	800d502 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e3b4:	4b18      	ldr	r3, [pc, #96]	; (800e418 <USBD_SetConfig+0x144>)
 800e3b6:	781b      	ldrb	r3, [r3, #0]
 800e3b8:	001a      	movs	r2, r3
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e3be:	4b16      	ldr	r3, [pc, #88]	; (800e418 <USBD_SetConfig+0x144>)
 800e3c0:	781a      	ldrb	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	0011      	movs	r1, r2
 800e3c6:	0018      	movs	r0, r3
 800e3c8:	f7ff f873 	bl	800d4b2 <USBD_SetClassConfig>
 800e3cc:	0003      	movs	r3, r0
 800e3ce:	2b02      	cmp	r3, #2
 800e3d0:	d106      	bne.n	800e3e0 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800e3d2:	683a      	ldr	r2, [r7, #0]
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	0011      	movs	r1, r2
 800e3d8:	0018      	movs	r0, r3
 800e3da:	f000 f90a 	bl	800e5f2 <USBD_CtlError>
            return;
 800e3de:	e017      	b.n	800e410 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	0018      	movs	r0, r3
 800e3e4:	f000 f9ee 	bl	800e7c4 <USBD_CtlSendStatus>
        break;
 800e3e8:	e012      	b.n	800e410 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	0018      	movs	r0, r3
 800e3ee:	f000 f9e9 	bl	800e7c4 <USBD_CtlSendStatus>
        break;
 800e3f2:	e00d      	b.n	800e410 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800e3f4:	683a      	ldr	r2, [r7, #0]
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	0011      	movs	r1, r2
 800e3fa:	0018      	movs	r0, r3
 800e3fc:	f000 f8f9 	bl	800e5f2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e400:	4b05      	ldr	r3, [pc, #20]	; (800e418 <USBD_SetConfig+0x144>)
 800e402:	781a      	ldrb	r2, [r3, #0]
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	0011      	movs	r1, r2
 800e408:	0018      	movs	r0, r3
 800e40a:	f7ff f87a 	bl	800d502 <USBD_ClrClassConfig>
        break;
 800e40e:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800e410:	46bd      	mov	sp, r7
 800e412:	b002      	add	sp, #8
 800e414:	bd80      	pop	{r7, pc}
 800e416:	46c0      	nop			; (mov r8, r8)
 800e418:	20000314 	.word	0x20000314

0800e41c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b082      	sub	sp, #8
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	88db      	ldrh	r3, [r3, #6]
 800e42a:	2b01      	cmp	r3, #1
 800e42c:	d006      	beq.n	800e43c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800e42e:	683a      	ldr	r2, [r7, #0]
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	0011      	movs	r1, r2
 800e434:	0018      	movs	r0, r3
 800e436:	f000 f8dc 	bl	800e5f2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e43a:	e025      	b.n	800e488 <USBD_GetConfig+0x6c>
    switch (pdev->dev_state)
 800e43c:	687a      	ldr	r2, [r7, #4]
 800e43e:	23a7      	movs	r3, #167	; 0xa7
 800e440:	009b      	lsls	r3, r3, #2
 800e442:	5cd3      	ldrb	r3, [r2, r3]
 800e444:	2b01      	cmp	r3, #1
 800e446:	db18      	blt.n	800e47a <USBD_GetConfig+0x5e>
 800e448:	2b02      	cmp	r3, #2
 800e44a:	dd02      	ble.n	800e452 <USBD_GetConfig+0x36>
 800e44c:	2b03      	cmp	r3, #3
 800e44e:	d00c      	beq.n	800e46a <USBD_GetConfig+0x4e>
 800e450:	e013      	b.n	800e47a <USBD_GetConfig+0x5e>
        pdev->dev_default_config = 0U;
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	2200      	movs	r2, #0
 800e456:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	3308      	adds	r3, #8
 800e45c:	0019      	movs	r1, r3
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	2201      	movs	r2, #1
 800e462:	0018      	movs	r0, r3
 800e464:	f000 f944 	bl	800e6f0 <USBD_CtlSendData>
        break;
 800e468:	e00e      	b.n	800e488 <USBD_GetConfig+0x6c>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	1d19      	adds	r1, r3, #4
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	2201      	movs	r2, #1
 800e472:	0018      	movs	r0, r3
 800e474:	f000 f93c 	bl	800e6f0 <USBD_CtlSendData>
        break;
 800e478:	e006      	b.n	800e488 <USBD_GetConfig+0x6c>
        USBD_CtlError(pdev, req);
 800e47a:	683a      	ldr	r2, [r7, #0]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	0011      	movs	r1, r2
 800e480:	0018      	movs	r0, r3
 800e482:	f000 f8b6 	bl	800e5f2 <USBD_CtlError>
        break;
 800e486:	46c0      	nop			; (mov r8, r8)
}
 800e488:	46c0      	nop			; (mov r8, r8)
 800e48a:	46bd      	mov	sp, r7
 800e48c:	b002      	add	sp, #8
 800e48e:	bd80      	pop	{r7, pc}

0800e490 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e49a:	687a      	ldr	r2, [r7, #4]
 800e49c:	23a7      	movs	r3, #167	; 0xa7
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	5cd3      	ldrb	r3, [r2, r3]
 800e4a2:	3b01      	subs	r3, #1
 800e4a4:	2b02      	cmp	r3, #2
 800e4a6:	d822      	bhi.n	800e4ee <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	88db      	ldrh	r3, [r3, #6]
 800e4ac:	2b02      	cmp	r3, #2
 800e4ae:	d006      	beq.n	800e4be <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800e4b0:	683a      	ldr	r2, [r7, #0]
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	0011      	movs	r1, r2
 800e4b6:	0018      	movs	r0, r3
 800e4b8:	f000 f89b 	bl	800e5f2 <USBD_CtlError>
        break;
 800e4bc:	e01e      	b.n	800e4fc <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2201      	movs	r2, #1
 800e4c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e4c4:	687a      	ldr	r2, [r7, #4]
 800e4c6:	23a9      	movs	r3, #169	; 0xa9
 800e4c8:	009b      	lsls	r3, r3, #2
 800e4ca:	58d3      	ldr	r3, [r2, r3]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d005      	beq.n	800e4dc <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	2202      	movs	r2, #2
 800e4d6:	431a      	orrs	r2, r3
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	330c      	adds	r3, #12
 800e4e0:	0019      	movs	r1, r3
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2202      	movs	r2, #2
 800e4e6:	0018      	movs	r0, r3
 800e4e8:	f000 f902 	bl	800e6f0 <USBD_CtlSendData>
      break;
 800e4ec:	e006      	b.n	800e4fc <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800e4ee:	683a      	ldr	r2, [r7, #0]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	0011      	movs	r1, r2
 800e4f4:	0018      	movs	r0, r3
 800e4f6:	f000 f87c 	bl	800e5f2 <USBD_CtlError>
      break;
 800e4fa:	46c0      	nop			; (mov r8, r8)
  }
}
 800e4fc:	46c0      	nop			; (mov r8, r8)
 800e4fe:	46bd      	mov	sp, r7
 800e500:	b002      	add	sp, #8
 800e502:	bd80      	pop	{r7, pc}

0800e504 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	885b      	ldrh	r3, [r3, #2]
 800e512:	2b01      	cmp	r3, #1
 800e514:	d108      	bne.n	800e528 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800e516:	687a      	ldr	r2, [r7, #4]
 800e518:	23a9      	movs	r3, #169	; 0xa9
 800e51a:	009b      	lsls	r3, r3, #2
 800e51c:	2101      	movs	r1, #1
 800e51e:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	0018      	movs	r0, r3
 800e524:	f000 f94e 	bl	800e7c4 <USBD_CtlSendStatus>
  }
}
 800e528:	46c0      	nop			; (mov r8, r8)
 800e52a:	46bd      	mov	sp, r7
 800e52c:	b002      	add	sp, #8
 800e52e:	bd80      	pop	{r7, pc}

0800e530 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b082      	sub	sp, #8
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
 800e538:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e53a:	687a      	ldr	r2, [r7, #4]
 800e53c:	23a7      	movs	r3, #167	; 0xa7
 800e53e:	009b      	lsls	r3, r3, #2
 800e540:	5cd3      	ldrb	r3, [r2, r3]
 800e542:	3b01      	subs	r3, #1
 800e544:	2b02      	cmp	r3, #2
 800e546:	d80d      	bhi.n	800e564 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	885b      	ldrh	r3, [r3, #2]
 800e54c:	2b01      	cmp	r3, #1
 800e54e:	d110      	bne.n	800e572 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800e550:	687a      	ldr	r2, [r7, #4]
 800e552:	23a9      	movs	r3, #169	; 0xa9
 800e554:	009b      	lsls	r3, r3, #2
 800e556:	2100      	movs	r1, #0
 800e558:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	0018      	movs	r0, r3
 800e55e:	f000 f931 	bl	800e7c4 <USBD_CtlSendStatus>
      }
      break;
 800e562:	e006      	b.n	800e572 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800e564:	683a      	ldr	r2, [r7, #0]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	0011      	movs	r1, r2
 800e56a:	0018      	movs	r0, r3
 800e56c:	f000 f841 	bl	800e5f2 <USBD_CtlError>
      break;
 800e570:	e000      	b.n	800e574 <USBD_ClrFeature+0x44>
      break;
 800e572:	46c0      	nop			; (mov r8, r8)
  }
}
 800e574:	46c0      	nop			; (mov r8, r8)
 800e576:	46bd      	mov	sp, r7
 800e578:	b002      	add	sp, #8
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b082      	sub	sp, #8
 800e580:	af00      	add	r7, sp, #0
 800e582:	6078      	str	r0, [r7, #4]
 800e584:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	781a      	ldrb	r2, [r3, #0]
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	785a      	ldrb	r2, [r3, #1]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	3302      	adds	r3, #2
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	b29a      	uxth	r2, r3
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	3303      	adds	r3, #3
 800e5a2:	781b      	ldrb	r3, [r3, #0]
 800e5a4:	b29b      	uxth	r3, r3
 800e5a6:	021b      	lsls	r3, r3, #8
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	18d3      	adds	r3, r2, r3
 800e5ac:	b29a      	uxth	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	3304      	adds	r3, #4
 800e5b6:	781b      	ldrb	r3, [r3, #0]
 800e5b8:	b29a      	uxth	r2, r3
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	3305      	adds	r3, #5
 800e5be:	781b      	ldrb	r3, [r3, #0]
 800e5c0:	b29b      	uxth	r3, r3
 800e5c2:	021b      	lsls	r3, r3, #8
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	18d3      	adds	r3, r2, r3
 800e5c8:	b29a      	uxth	r2, r3
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	3306      	adds	r3, #6
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	b29a      	uxth	r2, r3
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	3307      	adds	r3, #7
 800e5da:	781b      	ldrb	r3, [r3, #0]
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	021b      	lsls	r3, r3, #8
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	18d3      	adds	r3, r2, r3
 800e5e4:	b29a      	uxth	r2, r3
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	80da      	strh	r2, [r3, #6]

}
 800e5ea:	46c0      	nop			; (mov r8, r8)
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	b002      	add	sp, #8
 800e5f0:	bd80      	pop	{r7, pc}

0800e5f2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800e5f2:	b580      	push	{r7, lr}
 800e5f4:	b082      	sub	sp, #8
 800e5f6:	af00      	add	r7, sp, #0
 800e5f8:	6078      	str	r0, [r7, #4]
 800e5fa:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	2180      	movs	r1, #128	; 0x80
 800e600:	0018      	movs	r0, r3
 800e602:	f000 fcc8 	bl	800ef96 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	2100      	movs	r1, #0
 800e60a:	0018      	movs	r0, r3
 800e60c:	f000 fcc3 	bl	800ef96 <USBD_LL_StallEP>
}
 800e610:	46c0      	nop			; (mov r8, r8)
 800e612:	46bd      	mov	sp, r7
 800e614:	b002      	add	sp, #8
 800e616:	bd80      	pop	{r7, pc}

0800e618 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e618:	b590      	push	{r4, r7, lr}
 800e61a:	b087      	sub	sp, #28
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e624:	2317      	movs	r3, #23
 800e626:	18fb      	adds	r3, r7, r3
 800e628:	2200      	movs	r2, #0
 800e62a:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d03d      	beq.n	800e6ae <USBD_GetString+0x96>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	0018      	movs	r0, r3
 800e636:	f000 f83e 	bl	800e6b6 <USBD_GetLen>
 800e63a:	0003      	movs	r3, r0
 800e63c:	3301      	adds	r3, #1
 800e63e:	b29b      	uxth	r3, r3
 800e640:	18db      	adds	r3, r3, r3
 800e642:	b29a      	uxth	r2, r3
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e648:	2017      	movs	r0, #23
 800e64a:	183b      	adds	r3, r7, r0
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	183a      	adds	r2, r7, r0
 800e650:	1c59      	adds	r1, r3, #1
 800e652:	7011      	strb	r1, [r2, #0]
 800e654:	001a      	movs	r2, r3
 800e656:	68bb      	ldr	r3, [r7, #8]
 800e658:	189b      	adds	r3, r3, r2
 800e65a:	687a      	ldr	r2, [r7, #4]
 800e65c:	7812      	ldrb	r2, [r2, #0]
 800e65e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e660:	183b      	adds	r3, r7, r0
 800e662:	781b      	ldrb	r3, [r3, #0]
 800e664:	183a      	adds	r2, r7, r0
 800e666:	1c59      	adds	r1, r3, #1
 800e668:	7011      	strb	r1, [r2, #0]
 800e66a:	001a      	movs	r2, r3
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	189b      	adds	r3, r3, r2
 800e670:	2203      	movs	r2, #3
 800e672:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e674:	e017      	b.n	800e6a6 <USBD_GetString+0x8e>
    {
      unicode[idx++] = *desc++;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	1c5a      	adds	r2, r3, #1
 800e67a:	60fa      	str	r2, [r7, #12]
 800e67c:	2417      	movs	r4, #23
 800e67e:	193a      	adds	r2, r7, r4
 800e680:	7812      	ldrb	r2, [r2, #0]
 800e682:	1939      	adds	r1, r7, r4
 800e684:	1c50      	adds	r0, r2, #1
 800e686:	7008      	strb	r0, [r1, #0]
 800e688:	0011      	movs	r1, r2
 800e68a:	68ba      	ldr	r2, [r7, #8]
 800e68c:	1852      	adds	r2, r2, r1
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e692:	193b      	adds	r3, r7, r4
 800e694:	781b      	ldrb	r3, [r3, #0]
 800e696:	193a      	adds	r2, r7, r4
 800e698:	1c59      	adds	r1, r3, #1
 800e69a:	7011      	strb	r1, [r2, #0]
 800e69c:	001a      	movs	r2, r3
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	189b      	adds	r3, r3, r2
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	781b      	ldrb	r3, [r3, #0]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1e3      	bne.n	800e676 <USBD_GetString+0x5e>
    }
  }
}
 800e6ae:	46c0      	nop			; (mov r8, r8)
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	b007      	add	sp, #28
 800e6b4:	bd90      	pop	{r4, r7, pc}

0800e6b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e6b6:	b580      	push	{r7, lr}
 800e6b8:	b084      	sub	sp, #16
 800e6ba:	af00      	add	r7, sp, #0
 800e6bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e6be:	230f      	movs	r3, #15
 800e6c0:	18fb      	adds	r3, r7, r3
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800e6c6:	e008      	b.n	800e6da <USBD_GetLen+0x24>
  {
    len++;
 800e6c8:	210f      	movs	r1, #15
 800e6ca:	187b      	adds	r3, r7, r1
 800e6cc:	781a      	ldrb	r2, [r3, #0]
 800e6ce:	187b      	adds	r3, r7, r1
 800e6d0:	3201      	adds	r2, #1
 800e6d2:	701a      	strb	r2, [r3, #0]
    buf++;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	3301      	adds	r3, #1
 800e6d8:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	781b      	ldrb	r3, [r3, #0]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d1f2      	bne.n	800e6c8 <USBD_GetLen+0x12>
  }

  return len;
 800e6e2:	230f      	movs	r3, #15
 800e6e4:	18fb      	adds	r3, r7, r3
 800e6e6:	781b      	ldrb	r3, [r3, #0]
}
 800e6e8:	0018      	movs	r0, r3
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	b004      	add	sp, #16
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b084      	sub	sp, #16
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	60f8      	str	r0, [r7, #12]
 800e6f8:	60b9      	str	r1, [r7, #8]
 800e6fa:	1dbb      	adds	r3, r7, #6
 800e6fc:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e6fe:	68fa      	ldr	r2, [r7, #12]
 800e700:	23a5      	movs	r3, #165	; 0xa5
 800e702:	009b      	lsls	r3, r3, #2
 800e704:	2102      	movs	r1, #2
 800e706:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800e708:	1dbb      	adds	r3, r7, #6
 800e70a:	881a      	ldrh	r2, [r3, #0]
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e710:	1dbb      	adds	r3, r7, #6
 800e712:	881a      	ldrh	r2, [r3, #0]
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e718:	1dbb      	adds	r3, r7, #6
 800e71a:	881b      	ldrh	r3, [r3, #0]
 800e71c:	68ba      	ldr	r2, [r7, #8]
 800e71e:	68f8      	ldr	r0, [r7, #12]
 800e720:	2100      	movs	r1, #0
 800e722:	f000 fced 	bl	800f100 <USBD_LL_Transmit>

  return USBD_OK;
 800e726:	2300      	movs	r3, #0
}
 800e728:	0018      	movs	r0, r3
 800e72a:	46bd      	mov	sp, r7
 800e72c:	b004      	add	sp, #16
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	60f8      	str	r0, [r7, #12]
 800e738:	60b9      	str	r1, [r7, #8]
 800e73a:	1dbb      	adds	r3, r7, #6
 800e73c:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e73e:	1dbb      	adds	r3, r7, #6
 800e740:	881b      	ldrh	r3, [r3, #0]
 800e742:	68ba      	ldr	r2, [r7, #8]
 800e744:	68f8      	ldr	r0, [r7, #12]
 800e746:	2100      	movs	r1, #0
 800e748:	f000 fcda 	bl	800f100 <USBD_LL_Transmit>

  return USBD_OK;
 800e74c:	2300      	movs	r3, #0
}
 800e74e:	0018      	movs	r0, r3
 800e750:	46bd      	mov	sp, r7
 800e752:	b004      	add	sp, #16
 800e754:	bd80      	pop	{r7, pc}

0800e756 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800e756:	b580      	push	{r7, lr}
 800e758:	b084      	sub	sp, #16
 800e75a:	af00      	add	r7, sp, #0
 800e75c:	60f8      	str	r0, [r7, #12]
 800e75e:	60b9      	str	r1, [r7, #8]
 800e760:	1dbb      	adds	r3, r7, #6
 800e762:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e764:	68fa      	ldr	r2, [r7, #12]
 800e766:	23a5      	movs	r3, #165	; 0xa5
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	2103      	movs	r1, #3
 800e76c:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800e76e:	1dbb      	adds	r3, r7, #6
 800e770:	8819      	ldrh	r1, [r3, #0]
 800e772:	68fa      	ldr	r2, [r7, #12]
 800e774:	23ae      	movs	r3, #174	; 0xae
 800e776:	005b      	lsls	r3, r3, #1
 800e778:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800e77a:	1dbb      	adds	r3, r7, #6
 800e77c:	8819      	ldrh	r1, [r3, #0]
 800e77e:	68fa      	ldr	r2, [r7, #12]
 800e780:	23b0      	movs	r3, #176	; 0xb0
 800e782:	005b      	lsls	r3, r3, #1
 800e784:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e786:	1dbb      	adds	r3, r7, #6
 800e788:	881b      	ldrh	r3, [r3, #0]
 800e78a:	68ba      	ldr	r2, [r7, #8]
 800e78c:	68f8      	ldr	r0, [r7, #12]
 800e78e:	2100      	movs	r1, #0
 800e790:	f000 fcee 	bl	800f170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e794:	2300      	movs	r3, #0
}
 800e796:	0018      	movs	r0, r3
 800e798:	46bd      	mov	sp, r7
 800e79a:	b004      	add	sp, #16
 800e79c:	bd80      	pop	{r7, pc}

0800e79e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b084      	sub	sp, #16
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	60f8      	str	r0, [r7, #12]
 800e7a6:	60b9      	str	r1, [r7, #8]
 800e7a8:	1dbb      	adds	r3, r7, #6
 800e7aa:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e7ac:	1dbb      	adds	r3, r7, #6
 800e7ae:	881b      	ldrh	r3, [r3, #0]
 800e7b0:	68ba      	ldr	r2, [r7, #8]
 800e7b2:	68f8      	ldr	r0, [r7, #12]
 800e7b4:	2100      	movs	r1, #0
 800e7b6:	f000 fcdb 	bl	800f170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e7ba:	2300      	movs	r3, #0
}
 800e7bc:	0018      	movs	r0, r3
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	b004      	add	sp, #16
 800e7c2:	bd80      	pop	{r7, pc}

0800e7c4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b082      	sub	sp, #8
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e7cc:	687a      	ldr	r2, [r7, #4]
 800e7ce:	23a5      	movs	r3, #165	; 0xa5
 800e7d0:	009b      	lsls	r3, r3, #2
 800e7d2:	2104      	movs	r1, #4
 800e7d4:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	2300      	movs	r3, #0
 800e7da:	2200      	movs	r2, #0
 800e7dc:	2100      	movs	r1, #0
 800e7de:	f000 fc8f 	bl	800f100 <USBD_LL_Transmit>

  return USBD_OK;
 800e7e2:	2300      	movs	r3, #0
}
 800e7e4:	0018      	movs	r0, r3
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	b002      	add	sp, #8
 800e7ea:	bd80      	pop	{r7, pc}

0800e7ec <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	b082      	sub	sp, #8
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e7f4:	687a      	ldr	r2, [r7, #4]
 800e7f6:	23a5      	movs	r3, #165	; 0xa5
 800e7f8:	009b      	lsls	r3, r3, #2
 800e7fa:	2105      	movs	r1, #5
 800e7fc:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7fe:	6878      	ldr	r0, [r7, #4]
 800e800:	2300      	movs	r3, #0
 800e802:	2200      	movs	r2, #0
 800e804:	2100      	movs	r1, #0
 800e806:	f000 fcb3 	bl	800f170 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e80a:	2300      	movs	r3, #0
}
 800e80c:	0018      	movs	r0, r3
 800e80e:	46bd      	mov	sp, r7
 800e810:	b002      	add	sp, #8
 800e812:	bd80      	pop	{r7, pc}

0800e814 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e818:	4914      	ldr	r1, [pc, #80]	; (800e86c <MX_USB_DEVICE_Init+0x58>)
 800e81a:	4b15      	ldr	r3, [pc, #84]	; (800e870 <MX_USB_DEVICE_Init+0x5c>)
 800e81c:	2200      	movs	r2, #0
 800e81e:	0018      	movs	r0, r3
 800e820:	f7fe fddf 	bl	800d3e2 <USBD_Init>
 800e824:	1e03      	subs	r3, r0, #0
 800e826:	d001      	beq.n	800e82c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e828:	f7f2 fe56 	bl	80014d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e82c:	4a11      	ldr	r2, [pc, #68]	; (800e874 <MX_USB_DEVICE_Init+0x60>)
 800e82e:	4b10      	ldr	r3, [pc, #64]	; (800e870 <MX_USB_DEVICE_Init+0x5c>)
 800e830:	0011      	movs	r1, r2
 800e832:	0018      	movs	r0, r3
 800e834:	f7fe fe06 	bl	800d444 <USBD_RegisterClass>
 800e838:	1e03      	subs	r3, r0, #0
 800e83a:	d001      	beq.n	800e840 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800e83c:	f7f2 fe4c 	bl	80014d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e840:	4a0d      	ldr	r2, [pc, #52]	; (800e878 <MX_USB_DEVICE_Init+0x64>)
 800e842:	4b0b      	ldr	r3, [pc, #44]	; (800e870 <MX_USB_DEVICE_Init+0x5c>)
 800e844:	0011      	movs	r1, r2
 800e846:	0018      	movs	r0, r3
 800e848:	f7fe fd1a 	bl	800d280 <USBD_CDC_RegisterInterface>
 800e84c:	1e03      	subs	r3, r0, #0
 800e84e:	d001      	beq.n	800e854 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800e850:	f7f2 fe42 	bl	80014d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e854:	4b06      	ldr	r3, [pc, #24]	; (800e870 <MX_USB_DEVICE_Init+0x5c>)
 800e856:	0018      	movs	r0, r3
 800e858:	f7fe fe15 	bl	800d486 <USBD_Start>
 800e85c:	1e03      	subs	r3, r0, #0
 800e85e:	d001      	beq.n	800e864 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800e860:	f7f2 fe3a 	bl	80014d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e864:	46c0      	nop			; (mov r8, r8)
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}
 800e86a:	46c0      	nop			; (mov r8, r8)
 800e86c:	20000238 	.word	0x20000238
 800e870:	20000a0c 	.word	0x20000a0c
 800e874:	20000124 	.word	0x20000124
 800e878:	20000228 	.word	0x20000228

0800e87c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e880:	4907      	ldr	r1, [pc, #28]	; (800e8a0 <CDC_Init_FS+0x24>)
 800e882:	4b08      	ldr	r3, [pc, #32]	; (800e8a4 <CDC_Init_FS+0x28>)
 800e884:	2200      	movs	r2, #0
 800e886:	0018      	movs	r0, r3
 800e888:	f7fe fd16 	bl	800d2b8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e88c:	4a06      	ldr	r2, [pc, #24]	; (800e8a8 <CDC_Init_FS+0x2c>)
 800e88e:	4b05      	ldr	r3, [pc, #20]	; (800e8a4 <CDC_Init_FS+0x28>)
 800e890:	0011      	movs	r1, r2
 800e892:	0018      	movs	r0, r3
 800e894:	f7fe fd2c 	bl	800d2f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e898:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e89a:	0018      	movs	r0, r3
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}
 800e8a0:	200010b8 	.word	0x200010b8
 800e8a4:	20000a0c 	.word	0x20000a0c
 800e8a8:	20000cd0 	.word	0x20000cd0

0800e8ac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e8b0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e8b2:	0018      	movs	r0, r3
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b082      	sub	sp, #8
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6039      	str	r1, [r7, #0]
 800e8c0:	0011      	movs	r1, r2
 800e8c2:	1dfb      	adds	r3, r7, #7
 800e8c4:	1c02      	adds	r2, r0, #0
 800e8c6:	701a      	strb	r2, [r3, #0]
 800e8c8:	1d3b      	adds	r3, r7, #4
 800e8ca:	1c0a      	adds	r2, r1, #0
 800e8cc:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e8ce:	1dfb      	adds	r3, r7, #7
 800e8d0:	781b      	ldrb	r3, [r3, #0]
 800e8d2:	2b23      	cmp	r3, #35	; 0x23
 800e8d4:	d804      	bhi.n	800e8e0 <CDC_Control_FS+0x28>
 800e8d6:	009a      	lsls	r2, r3, #2
 800e8d8:	4b04      	ldr	r3, [pc, #16]	; (800e8ec <CDC_Control_FS+0x34>)
 800e8da:	18d3      	adds	r3, r2, r3
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e8e0:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 800e8e2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e8e4:	0018      	movs	r0, r3
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	b002      	add	sp, #8
 800e8ea:	bd80      	pop	{r7, pc}
 800e8ec:	0800f518 	.word	0x0800f518

0800e8f0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b082      	sub	sp, #8
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e8fa:	687a      	ldr	r2, [r7, #4]
 800e8fc:	4b0a      	ldr	r3, [pc, #40]	; (800e928 <CDC_Receive_FS+0x38>)
 800e8fe:	0011      	movs	r1, r2
 800e900:	0018      	movs	r0, r3
 800e902:	f7fe fcf5 	bl	800d2f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e906:	4b08      	ldr	r3, [pc, #32]	; (800e928 <CDC_Receive_FS+0x38>)
 800e908:	0018      	movs	r0, r3
 800e90a:	f7fe fd3c 	bl	800d386 <USBD_CDC_ReceivePacket>
  usb_addToQueue(&usb_Q, Buf, *Len);
 800e90e:	683b      	ldr	r3, [r7, #0]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	b2da      	uxtb	r2, r3
 800e914:	6879      	ldr	r1, [r7, #4]
 800e916:	4b05      	ldr	r3, [pc, #20]	; (800e92c <CDC_Receive_FS+0x3c>)
 800e918:	0018      	movs	r0, r3
 800e91a:	f7f3 fd8b 	bl	8002434 <usb_addToQueue>
  return (USBD_OK);
 800e91e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e920:	0018      	movs	r0, r3
 800e922:	46bd      	mov	sp, r7
 800e924:	b002      	add	sp, #8
 800e926:	bd80      	pop	{r7, pc}
 800e928:	20000a0c 	.word	0x20000a0c
 800e92c:	20000730 	.word	0x20000730

0800e930 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e930:	b5b0      	push	{r4, r5, r7, lr}
 800e932:	b084      	sub	sp, #16
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
 800e938:	000a      	movs	r2, r1
 800e93a:	1cbb      	adds	r3, r7, #2
 800e93c:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800e93e:	230f      	movs	r3, #15
 800e940:	18fb      	adds	r3, r7, r3
 800e942:	2200      	movs	r2, #0
 800e944:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e946:	4a11      	ldr	r2, [pc, #68]	; (800e98c <CDC_Transmit_FS+0x5c>)
 800e948:	23ae      	movs	r3, #174	; 0xae
 800e94a:	009b      	lsls	r3, r3, #2
 800e94c:	58d3      	ldr	r3, [r2, r3]
 800e94e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e950:	68ba      	ldr	r2, [r7, #8]
 800e952:	2385      	movs	r3, #133	; 0x85
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	58d3      	ldr	r3, [r2, r3]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d001      	beq.n	800e960 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800e95c:	2301      	movs	r3, #1
 800e95e:	e010      	b.n	800e982 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e960:	1cbb      	adds	r3, r7, #2
 800e962:	881a      	ldrh	r2, [r3, #0]
 800e964:	6879      	ldr	r1, [r7, #4]
 800e966:	4b09      	ldr	r3, [pc, #36]	; (800e98c <CDC_Transmit_FS+0x5c>)
 800e968:	0018      	movs	r0, r3
 800e96a:	f7fe fca5 	bl	800d2b8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e96e:	250f      	movs	r5, #15
 800e970:	197c      	adds	r4, r7, r5
 800e972:	4b06      	ldr	r3, [pc, #24]	; (800e98c <CDC_Transmit_FS+0x5c>)
 800e974:	0018      	movs	r0, r3
 800e976:	f7fe fccf 	bl	800d318 <USBD_CDC_TransmitPacket>
 800e97a:	0003      	movs	r3, r0
 800e97c:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800e97e:	197b      	adds	r3, r7, r5
 800e980:	781b      	ldrb	r3, [r3, #0]
}
 800e982:	0018      	movs	r0, r3
 800e984:	46bd      	mov	sp, r7
 800e986:	b004      	add	sp, #16
 800e988:	bdb0      	pop	{r4, r5, r7, pc}
 800e98a:	46c0      	nop			; (mov r8, r8)
 800e98c:	20000a0c 	.word	0x20000a0c

0800e990 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b082      	sub	sp, #8
 800e994:	af00      	add	r7, sp, #0
 800e996:	0002      	movs	r2, r0
 800e998:	6039      	str	r1, [r7, #0]
 800e99a:	1dfb      	adds	r3, r7, #7
 800e99c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	2212      	movs	r2, #18
 800e9a2:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e9a4:	4b02      	ldr	r3, [pc, #8]	; (800e9b0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e9a6:	0018      	movs	r0, r3
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	b002      	add	sp, #8
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	46c0      	nop			; (mov r8, r8)
 800e9b0:	20000254 	.word	0x20000254

0800e9b4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b082      	sub	sp, #8
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	0002      	movs	r2, r0
 800e9bc:	6039      	str	r1, [r7, #0]
 800e9be:	1dfb      	adds	r3, r7, #7
 800e9c0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	2204      	movs	r2, #4
 800e9c6:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e9c8:	4b02      	ldr	r3, [pc, #8]	; (800e9d4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e9ca:	0018      	movs	r0, r3
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	b002      	add	sp, #8
 800e9d0:	bd80      	pop	{r7, pc}
 800e9d2:	46c0      	nop			; (mov r8, r8)
 800e9d4:	20000268 	.word	0x20000268

0800e9d8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b082      	sub	sp, #8
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	0002      	movs	r2, r0
 800e9e0:	6039      	str	r1, [r7, #0]
 800e9e2:	1dfb      	adds	r3, r7, #7
 800e9e4:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800e9e6:	1dfb      	adds	r3, r7, #7
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d106      	bne.n	800e9fc <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e9ee:	683a      	ldr	r2, [r7, #0]
 800e9f0:	4908      	ldr	r1, [pc, #32]	; (800ea14 <USBD_FS_ProductStrDescriptor+0x3c>)
 800e9f2:	4b09      	ldr	r3, [pc, #36]	; (800ea18 <USBD_FS_ProductStrDescriptor+0x40>)
 800e9f4:	0018      	movs	r0, r3
 800e9f6:	f7ff fe0f 	bl	800e618 <USBD_GetString>
 800e9fa:	e005      	b.n	800ea08 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e9fc:	683a      	ldr	r2, [r7, #0]
 800e9fe:	4905      	ldr	r1, [pc, #20]	; (800ea14 <USBD_FS_ProductStrDescriptor+0x3c>)
 800ea00:	4b05      	ldr	r3, [pc, #20]	; (800ea18 <USBD_FS_ProductStrDescriptor+0x40>)
 800ea02:	0018      	movs	r0, r3
 800ea04:	f7ff fe08 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ea08:	4b02      	ldr	r3, [pc, #8]	; (800ea14 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800ea0a:	0018      	movs	r0, r3
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	b002      	add	sp, #8
 800ea10:	bd80      	pop	{r7, pc}
 800ea12:	46c0      	nop			; (mov r8, r8)
 800ea14:	200014a0 	.word	0x200014a0
 800ea18:	0800f340 	.word	0x0800f340

0800ea1c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b082      	sub	sp, #8
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	0002      	movs	r2, r0
 800ea24:	6039      	str	r1, [r7, #0]
 800ea26:	1dfb      	adds	r3, r7, #7
 800ea28:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ea2a:	683a      	ldr	r2, [r7, #0]
 800ea2c:	4904      	ldr	r1, [pc, #16]	; (800ea40 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ea2e:	4b05      	ldr	r3, [pc, #20]	; (800ea44 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800ea30:	0018      	movs	r0, r3
 800ea32:	f7ff fdf1 	bl	800e618 <USBD_GetString>
  return USBD_StrDesc;
 800ea36:	4b02      	ldr	r3, [pc, #8]	; (800ea40 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800ea38:	0018      	movs	r0, r3
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	b002      	add	sp, #8
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	200014a0 	.word	0x200014a0
 800ea44:	0800f358 	.word	0x0800f358

0800ea48 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	0002      	movs	r2, r0
 800ea50:	6039      	str	r1, [r7, #0]
 800ea52:	1dfb      	adds	r3, r7, #7
 800ea54:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	221a      	movs	r2, #26
 800ea5a:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ea5c:	f000 f84c 	bl	800eaf8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ea60:	4b02      	ldr	r3, [pc, #8]	; (800ea6c <USBD_FS_SerialStrDescriptor+0x24>)
}
 800ea62:	0018      	movs	r0, r3
 800ea64:	46bd      	mov	sp, r7
 800ea66:	b002      	add	sp, #8
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	46c0      	nop			; (mov r8, r8)
 800ea6c:	2000026c 	.word	0x2000026c

0800ea70 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b082      	sub	sp, #8
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	0002      	movs	r2, r0
 800ea78:	6039      	str	r1, [r7, #0]
 800ea7a:	1dfb      	adds	r3, r7, #7
 800ea7c:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800ea7e:	1dfb      	adds	r3, r7, #7
 800ea80:	781b      	ldrb	r3, [r3, #0]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d106      	bne.n	800ea94 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ea86:	683a      	ldr	r2, [r7, #0]
 800ea88:	4908      	ldr	r1, [pc, #32]	; (800eaac <USBD_FS_ConfigStrDescriptor+0x3c>)
 800ea8a:	4b09      	ldr	r3, [pc, #36]	; (800eab0 <USBD_FS_ConfigStrDescriptor+0x40>)
 800ea8c:	0018      	movs	r0, r3
 800ea8e:	f7ff fdc3 	bl	800e618 <USBD_GetString>
 800ea92:	e005      	b.n	800eaa0 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ea94:	683a      	ldr	r2, [r7, #0]
 800ea96:	4905      	ldr	r1, [pc, #20]	; (800eaac <USBD_FS_ConfigStrDescriptor+0x3c>)
 800ea98:	4b05      	ldr	r3, [pc, #20]	; (800eab0 <USBD_FS_ConfigStrDescriptor+0x40>)
 800ea9a:	0018      	movs	r0, r3
 800ea9c:	f7ff fdbc 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eaa0:	4b02      	ldr	r3, [pc, #8]	; (800eaac <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800eaa2:	0018      	movs	r0, r3
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	b002      	add	sp, #8
 800eaa8:	bd80      	pop	{r7, pc}
 800eaaa:	46c0      	nop			; (mov r8, r8)
 800eaac:	200014a0 	.word	0x200014a0
 800eab0:	0800f36c 	.word	0x0800f36c

0800eab4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b082      	sub	sp, #8
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	0002      	movs	r2, r0
 800eabc:	6039      	str	r1, [r7, #0]
 800eabe:	1dfb      	adds	r3, r7, #7
 800eac0:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800eac2:	1dfb      	adds	r3, r7, #7
 800eac4:	781b      	ldrb	r3, [r3, #0]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d106      	bne.n	800ead8 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eaca:	683a      	ldr	r2, [r7, #0]
 800eacc:	4908      	ldr	r1, [pc, #32]	; (800eaf0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800eace:	4b09      	ldr	r3, [pc, #36]	; (800eaf4 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800ead0:	0018      	movs	r0, r3
 800ead2:	f7ff fda1 	bl	800e618 <USBD_GetString>
 800ead6:	e005      	b.n	800eae4 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ead8:	683a      	ldr	r2, [r7, #0]
 800eada:	4905      	ldr	r1, [pc, #20]	; (800eaf0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800eadc:	4b05      	ldr	r3, [pc, #20]	; (800eaf4 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800eade:	0018      	movs	r0, r3
 800eae0:	f7ff fd9a 	bl	800e618 <USBD_GetString>
  }
  return USBD_StrDesc;
 800eae4:	4b02      	ldr	r3, [pc, #8]	; (800eaf0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800eae6:	0018      	movs	r0, r3
 800eae8:	46bd      	mov	sp, r7
 800eaea:	b002      	add	sp, #8
 800eaec:	bd80      	pop	{r7, pc}
 800eaee:	46c0      	nop			; (mov r8, r8)
 800eaf0:	200014a0 	.word	0x200014a0
 800eaf4:	0800f378 	.word	0x0800f378

0800eaf8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b084      	sub	sp, #16
 800eafc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800eafe:	4b10      	ldr	r3, [pc, #64]	; (800eb40 <Get_SerialNum+0x48>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800eb04:	4b0f      	ldr	r3, [pc, #60]	; (800eb44 <Get_SerialNum+0x4c>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eb0a:	4b0f      	ldr	r3, [pc, #60]	; (800eb48 <Get_SerialNum+0x50>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800eb10:	68fa      	ldr	r2, [r7, #12]
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	18d3      	adds	r3, r2, r3
 800eb16:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d00b      	beq.n	800eb36 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800eb1e:	490b      	ldr	r1, [pc, #44]	; (800eb4c <Get_SerialNum+0x54>)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	2208      	movs	r2, #8
 800eb24:	0018      	movs	r0, r3
 800eb26:	f000 f815 	bl	800eb54 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eb2a:	4909      	ldr	r1, [pc, #36]	; (800eb50 <Get_SerialNum+0x58>)
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	2204      	movs	r2, #4
 800eb30:	0018      	movs	r0, r3
 800eb32:	f000 f80f 	bl	800eb54 <IntToUnicode>
  }
}
 800eb36:	46c0      	nop			; (mov r8, r8)
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	b004      	add	sp, #16
 800eb3c:	bd80      	pop	{r7, pc}
 800eb3e:	46c0      	nop			; (mov r8, r8)
 800eb40:	1ffff7ac 	.word	0x1ffff7ac
 800eb44:	1ffff7b0 	.word	0x1ffff7b0
 800eb48:	1ffff7b4 	.word	0x1ffff7b4
 800eb4c:	2000026e 	.word	0x2000026e
 800eb50:	2000027e 	.word	0x2000027e

0800eb54 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b086      	sub	sp, #24
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	60b9      	str	r1, [r7, #8]
 800eb5e:	1dfb      	adds	r3, r7, #7
 800eb60:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800eb62:	2117      	movs	r1, #23
 800eb64:	187b      	adds	r3, r7, r1
 800eb66:	2200      	movs	r2, #0
 800eb68:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800eb6a:	187b      	adds	r3, r7, r1
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	701a      	strb	r2, [r3, #0]
 800eb70:	e02f      	b.n	800ebd2 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	0f1b      	lsrs	r3, r3, #28
 800eb76:	2b09      	cmp	r3, #9
 800eb78:	d80d      	bhi.n	800eb96 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	0f1b      	lsrs	r3, r3, #28
 800eb7e:	b2da      	uxtb	r2, r3
 800eb80:	2317      	movs	r3, #23
 800eb82:	18fb      	adds	r3, r7, r3
 800eb84:	781b      	ldrb	r3, [r3, #0]
 800eb86:	005b      	lsls	r3, r3, #1
 800eb88:	0019      	movs	r1, r3
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	185b      	adds	r3, r3, r1
 800eb8e:	3230      	adds	r2, #48	; 0x30
 800eb90:	b2d2      	uxtb	r2, r2
 800eb92:	701a      	strb	r2, [r3, #0]
 800eb94:	e00c      	b.n	800ebb0 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	0f1b      	lsrs	r3, r3, #28
 800eb9a:	b2da      	uxtb	r2, r3
 800eb9c:	2317      	movs	r3, #23
 800eb9e:	18fb      	adds	r3, r7, r3
 800eba0:	781b      	ldrb	r3, [r3, #0]
 800eba2:	005b      	lsls	r3, r3, #1
 800eba4:	0019      	movs	r1, r3
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	185b      	adds	r3, r3, r1
 800ebaa:	3237      	adds	r2, #55	; 0x37
 800ebac:	b2d2      	uxtb	r2, r2
 800ebae:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	011b      	lsls	r3, r3, #4
 800ebb4:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ebb6:	2117      	movs	r1, #23
 800ebb8:	187b      	adds	r3, r7, r1
 800ebba:	781b      	ldrb	r3, [r3, #0]
 800ebbc:	005b      	lsls	r3, r3, #1
 800ebbe:	3301      	adds	r3, #1
 800ebc0:	68ba      	ldr	r2, [r7, #8]
 800ebc2:	18d3      	adds	r3, r2, r3
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ebc8:	187b      	adds	r3, r7, r1
 800ebca:	781a      	ldrb	r2, [r3, #0]
 800ebcc:	187b      	adds	r3, r7, r1
 800ebce:	3201      	adds	r2, #1
 800ebd0:	701a      	strb	r2, [r3, #0]
 800ebd2:	2317      	movs	r3, #23
 800ebd4:	18fa      	adds	r2, r7, r3
 800ebd6:	1dfb      	adds	r3, r7, #7
 800ebd8:	7812      	ldrb	r2, [r2, #0]
 800ebda:	781b      	ldrb	r3, [r3, #0]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d3c8      	bcc.n	800eb72 <IntToUnicode+0x1e>
  }
}
 800ebe0:	46c0      	nop			; (mov r8, r8)
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	b006      	add	sp, #24
 800ebe6:	bd80      	pop	{r7, pc}

0800ebe8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b084      	sub	sp, #16
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	4a0e      	ldr	r2, [pc, #56]	; (800ec30 <HAL_PCD_MspInit+0x48>)
 800ebf6:	4293      	cmp	r3, r2
 800ebf8:	d115      	bne.n	800ec26 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ebfa:	4b0e      	ldr	r3, [pc, #56]	; (800ec34 <HAL_PCD_MspInit+0x4c>)
 800ebfc:	69da      	ldr	r2, [r3, #28]
 800ebfe:	4b0d      	ldr	r3, [pc, #52]	; (800ec34 <HAL_PCD_MspInit+0x4c>)
 800ec00:	2180      	movs	r1, #128	; 0x80
 800ec02:	0409      	lsls	r1, r1, #16
 800ec04:	430a      	orrs	r2, r1
 800ec06:	61da      	str	r2, [r3, #28]
 800ec08:	4b0a      	ldr	r3, [pc, #40]	; (800ec34 <HAL_PCD_MspInit+0x4c>)
 800ec0a:	69da      	ldr	r2, [r3, #28]
 800ec0c:	2380      	movs	r3, #128	; 0x80
 800ec0e:	041b      	lsls	r3, r3, #16
 800ec10:	4013      	ands	r3, r2
 800ec12:	60fb      	str	r3, [r7, #12]
 800ec14:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800ec16:	2200      	movs	r2, #0
 800ec18:	2100      	movs	r1, #0
 800ec1a:	201f      	movs	r0, #31
 800ec1c:	f7f5 fed2 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800ec20:	201f      	movs	r0, #31
 800ec22:	f7f5 fee4 	bl	80049ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ec26:	46c0      	nop			; (mov r8, r8)
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	b004      	add	sp, #16
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	46c0      	nop			; (mov r8, r8)
 800ec30:	40005c00 	.word	0x40005c00
 800ec34:	40021000 	.word	0x40021000

0800ec38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b082      	sub	sp, #8
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ec40:	687a      	ldr	r2, [r7, #4]
 800ec42:	23bc      	movs	r3, #188	; 0xbc
 800ec44:	009b      	lsls	r3, r3, #2
 800ec46:	58d2      	ldr	r2, [r2, r3]
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	21ac      	movs	r1, #172	; 0xac
 800ec4c:	0089      	lsls	r1, r1, #2
 800ec4e:	468c      	mov	ip, r1
 800ec50:	4463      	add	r3, ip
 800ec52:	0019      	movs	r1, r3
 800ec54:	0010      	movs	r0, r2
 800ec56:	f7fe fc6b 	bl	800d530 <USBD_LL_SetupStage>
}
 800ec5a:	46c0      	nop			; (mov r8, r8)
 800ec5c:	46bd      	mov	sp, r7
 800ec5e:	b002      	add	sp, #8
 800ec60:	bd80      	pop	{r7, pc}

0800ec62 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec62:	b590      	push	{r4, r7, lr}
 800ec64:	b083      	sub	sp, #12
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
 800ec6a:	000a      	movs	r2, r1
 800ec6c:	1cfb      	adds	r3, r7, #3
 800ec6e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ec70:	687a      	ldr	r2, [r7, #4]
 800ec72:	23bc      	movs	r3, #188	; 0xbc
 800ec74:	009b      	lsls	r3, r3, #2
 800ec76:	58d4      	ldr	r4, [r2, r3]
 800ec78:	1cfb      	adds	r3, r7, #3
 800ec7a:	781a      	ldrb	r2, [r3, #0]
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	23be      	movs	r3, #190	; 0xbe
 800ec80:	0059      	lsls	r1, r3, #1
 800ec82:	0013      	movs	r3, r2
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	189b      	adds	r3, r3, r2
 800ec88:	00db      	lsls	r3, r3, #3
 800ec8a:	18c3      	adds	r3, r0, r3
 800ec8c:	185b      	adds	r3, r3, r1
 800ec8e:	681a      	ldr	r2, [r3, #0]
 800ec90:	1cfb      	adds	r3, r7, #3
 800ec92:	781b      	ldrb	r3, [r3, #0]
 800ec94:	0019      	movs	r1, r3
 800ec96:	0020      	movs	r0, r4
 800ec98:	f7fe fca6 	bl	800d5e8 <USBD_LL_DataOutStage>
}
 800ec9c:	46c0      	nop			; (mov r8, r8)
 800ec9e:	46bd      	mov	sp, r7
 800eca0:	b003      	add	sp, #12
 800eca2:	bd90      	pop	{r4, r7, pc}

0800eca4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
 800ecac:	000a      	movs	r2, r1
 800ecae:	1cfb      	adds	r3, r7, #3
 800ecb0:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ecb2:	687a      	ldr	r2, [r7, #4]
 800ecb4:	23bc      	movs	r3, #188	; 0xbc
 800ecb6:	009b      	lsls	r3, r3, #2
 800ecb8:	58d0      	ldr	r0, [r2, r3]
 800ecba:	1cfb      	adds	r3, r7, #3
 800ecbc:	781a      	ldrb	r2, [r3, #0]
 800ecbe:	6879      	ldr	r1, [r7, #4]
 800ecc0:	0013      	movs	r3, r2
 800ecc2:	009b      	lsls	r3, r3, #2
 800ecc4:	189b      	adds	r3, r3, r2
 800ecc6:	00db      	lsls	r3, r3, #3
 800ecc8:	18cb      	adds	r3, r1, r3
 800ecca:	333c      	adds	r3, #60	; 0x3c
 800eccc:	681a      	ldr	r2, [r3, #0]
 800ecce:	1cfb      	adds	r3, r7, #3
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	0019      	movs	r1, r3
 800ecd4:	f7fe fd0a 	bl	800d6ec <USBD_LL_DataInStage>
}
 800ecd8:	46c0      	nop			; (mov r8, r8)
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	b002      	add	sp, #8
 800ecde:	bd80      	pop	{r7, pc}

0800ece0 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b082      	sub	sp, #8
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	23bc      	movs	r3, #188	; 0xbc
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	58d3      	ldr	r3, [r2, r3]
 800ecf0:	0018      	movs	r0, r3
 800ecf2:	f7fe fe41 	bl	800d978 <USBD_LL_SOF>
}
 800ecf6:	46c0      	nop			; (mov r8, r8)
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	b002      	add	sp, #8
 800ecfc:	bd80      	pop	{r7, pc}

0800ecfe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecfe:	b580      	push	{r7, lr}
 800ed00:	b084      	sub	sp, #16
 800ed02:	af00      	add	r7, sp, #0
 800ed04:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ed06:	230f      	movs	r3, #15
 800ed08:	18fb      	adds	r3, r7, r3
 800ed0a:	2201      	movs	r2, #1
 800ed0c:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	2b02      	cmp	r3, #2
 800ed14:	d001      	beq.n	800ed1a <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800ed16:	f7f2 fbdf 	bl	80014d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ed1a:	687a      	ldr	r2, [r7, #4]
 800ed1c:	23bc      	movs	r3, #188	; 0xbc
 800ed1e:	009b      	lsls	r3, r3, #2
 800ed20:	58d2      	ldr	r2, [r2, r3]
 800ed22:	230f      	movs	r3, #15
 800ed24:	18fb      	adds	r3, r7, r3
 800ed26:	781b      	ldrb	r3, [r3, #0]
 800ed28:	0019      	movs	r1, r3
 800ed2a:	0010      	movs	r0, r2
 800ed2c:	f7fe fde3 	bl	800d8f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ed30:	687a      	ldr	r2, [r7, #4]
 800ed32:	23bc      	movs	r3, #188	; 0xbc
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	58d3      	ldr	r3, [r2, r3]
 800ed38:	0018      	movs	r0, r3
 800ed3a:	f7fe fd94 	bl	800d866 <USBD_LL_Reset>
}
 800ed3e:	46c0      	nop			; (mov r8, r8)
 800ed40:	46bd      	mov	sp, r7
 800ed42:	b004      	add	sp, #16
 800ed44:	bd80      	pop	{r7, pc}
	...

0800ed48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b082      	sub	sp, #8
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ed50:	687a      	ldr	r2, [r7, #4]
 800ed52:	23bc      	movs	r3, #188	; 0xbc
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	58d3      	ldr	r3, [r2, r3]
 800ed58:	0018      	movs	r0, r3
 800ed5a:	f7fe fddd 	bl	800d918 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	699b      	ldr	r3, [r3, #24]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d005      	beq.n	800ed72 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ed66:	4b05      	ldr	r3, [pc, #20]	; (800ed7c <HAL_PCD_SuspendCallback+0x34>)
 800ed68:	691a      	ldr	r2, [r3, #16]
 800ed6a:	4b04      	ldr	r3, [pc, #16]	; (800ed7c <HAL_PCD_SuspendCallback+0x34>)
 800ed6c:	2106      	movs	r1, #6
 800ed6e:	430a      	orrs	r2, r1
 800ed70:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800ed72:	46c0      	nop			; (mov r8, r8)
 800ed74:	46bd      	mov	sp, r7
 800ed76:	b002      	add	sp, #8
 800ed78:	bd80      	pop	{r7, pc}
 800ed7a:	46c0      	nop			; (mov r8, r8)
 800ed7c:	e000ed00 	.word	0xe000ed00

0800ed80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	699b      	ldr	r3, [r3, #24]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d007      	beq.n	800eda0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ed90:	4b09      	ldr	r3, [pc, #36]	; (800edb8 <HAL_PCD_ResumeCallback+0x38>)
 800ed92:	691a      	ldr	r2, [r3, #16]
 800ed94:	4b08      	ldr	r3, [pc, #32]	; (800edb8 <HAL_PCD_ResumeCallback+0x38>)
 800ed96:	2106      	movs	r1, #6
 800ed98:	438a      	bics	r2, r1
 800ed9a:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800ed9c:	f000 fa4a 	bl	800f234 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eda0:	687a      	ldr	r2, [r7, #4]
 800eda2:	23bc      	movs	r3, #188	; 0xbc
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	58d3      	ldr	r3, [r2, r3]
 800eda8:	0018      	movs	r0, r3
 800edaa:	f7fe fdcd 	bl	800d948 <USBD_LL_Resume>
}
 800edae:	46c0      	nop			; (mov r8, r8)
 800edb0:	46bd      	mov	sp, r7
 800edb2:	b002      	add	sp, #8
 800edb4:	bd80      	pop	{r7, pc}
 800edb6:	46c0      	nop			; (mov r8, r8)
 800edb8:	e000ed00 	.word	0xe000ed00

0800edbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b082      	sub	sp, #8
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800edc4:	4a2d      	ldr	r2, [pc, #180]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edc6:	23bc      	movs	r3, #188	; 0xbc
 800edc8:	009b      	lsls	r3, r3, #2
 800edca:	6879      	ldr	r1, [r7, #4]
 800edcc:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	23b0      	movs	r3, #176	; 0xb0
 800edd2:	009b      	lsls	r3, r3, #2
 800edd4:	4929      	ldr	r1, [pc, #164]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edd6:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800edd8:	4b28      	ldr	r3, [pc, #160]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edda:	4a29      	ldr	r2, [pc, #164]	; (800ee80 <USBD_LL_Init+0xc4>)
 800eddc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800edde:	4b27      	ldr	r3, [pc, #156]	; (800ee7c <USBD_LL_Init+0xc0>)
 800ede0:	2208      	movs	r2, #8
 800ede2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ede4:	4b25      	ldr	r3, [pc, #148]	; (800ee7c <USBD_LL_Init+0xc0>)
 800ede6:	2202      	movs	r2, #2
 800ede8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800edea:	4b24      	ldr	r3, [pc, #144]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edec:	2202      	movs	r2, #2
 800edee:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800edf0:	4b22      	ldr	r3, [pc, #136]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edf2:	2200      	movs	r2, #0
 800edf4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800edf6:	4b21      	ldr	r3, [pc, #132]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edf8:	2200      	movs	r2, #0
 800edfa:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800edfc:	4b1f      	ldr	r3, [pc, #124]	; (800ee7c <USBD_LL_Init+0xc0>)
 800edfe:	2200      	movs	r2, #0
 800ee00:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ee02:	4b1e      	ldr	r3, [pc, #120]	; (800ee7c <USBD_LL_Init+0xc0>)
 800ee04:	0018      	movs	r0, r3
 800ee06:	f7f7 ff79 	bl	8006cfc <HAL_PCD_Init>
 800ee0a:	1e03      	subs	r3, r0, #0
 800ee0c:	d001      	beq.n	800ee12 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800ee0e:	f7f2 fb63 	bl	80014d8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ee12:	687a      	ldr	r2, [r7, #4]
 800ee14:	23b0      	movs	r3, #176	; 0xb0
 800ee16:	009b      	lsls	r3, r3, #2
 800ee18:	58d0      	ldr	r0, [r2, r3]
 800ee1a:	2318      	movs	r3, #24
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	2100      	movs	r1, #0
 800ee20:	f7f9 fb8a 	bl	8008538 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ee24:	687a      	ldr	r2, [r7, #4]
 800ee26:	23b0      	movs	r3, #176	; 0xb0
 800ee28:	009b      	lsls	r3, r3, #2
 800ee2a:	58d0      	ldr	r0, [r2, r3]
 800ee2c:	2358      	movs	r3, #88	; 0x58
 800ee2e:	2200      	movs	r2, #0
 800ee30:	2180      	movs	r1, #128	; 0x80
 800ee32:	f7f9 fb81 	bl	8008538 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ee36:	687a      	ldr	r2, [r7, #4]
 800ee38:	23b0      	movs	r3, #176	; 0xb0
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	58d0      	ldr	r0, [r2, r3]
 800ee3e:	23c0      	movs	r3, #192	; 0xc0
 800ee40:	2200      	movs	r2, #0
 800ee42:	2181      	movs	r1, #129	; 0x81
 800ee44:	f7f9 fb78 	bl	8008538 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ee48:	687a      	ldr	r2, [r7, #4]
 800ee4a:	23b0      	movs	r3, #176	; 0xb0
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	58d0      	ldr	r0, [r2, r3]
 800ee50:	2388      	movs	r3, #136	; 0x88
 800ee52:	005b      	lsls	r3, r3, #1
 800ee54:	2200      	movs	r2, #0
 800ee56:	2101      	movs	r1, #1
 800ee58:	f7f9 fb6e 	bl	8008538 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ee5c:	687a      	ldr	r2, [r7, #4]
 800ee5e:	23b0      	movs	r3, #176	; 0xb0
 800ee60:	009b      	lsls	r3, r3, #2
 800ee62:	58d0      	ldr	r0, [r2, r3]
 800ee64:	2380      	movs	r3, #128	; 0x80
 800ee66:	005b      	lsls	r3, r3, #1
 800ee68:	2200      	movs	r2, #0
 800ee6a:	2182      	movs	r1, #130	; 0x82
 800ee6c:	f7f9 fb64 	bl	8008538 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ee70:	2300      	movs	r3, #0
}
 800ee72:	0018      	movs	r0, r3
 800ee74:	46bd      	mov	sp, r7
 800ee76:	b002      	add	sp, #8
 800ee78:	bd80      	pop	{r7, pc}
 800ee7a:	46c0      	nop			; (mov r8, r8)
 800ee7c:	200016a0 	.word	0x200016a0
 800ee80:	40005c00 	.word	0x40005c00

0800ee84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ee84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee86:	b085      	sub	sp, #20
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee8c:	210f      	movs	r1, #15
 800ee8e:	187b      	adds	r3, r7, r1
 800ee90:	2200      	movs	r2, #0
 800ee92:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee94:	260e      	movs	r6, #14
 800ee96:	19bb      	adds	r3, r7, r6
 800ee98:	2200      	movs	r2, #0
 800ee9a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ee9c:	687a      	ldr	r2, [r7, #4]
 800ee9e:	23b0      	movs	r3, #176	; 0xb0
 800eea0:	009b      	lsls	r3, r3, #2
 800eea2:	58d3      	ldr	r3, [r2, r3]
 800eea4:	000d      	movs	r5, r1
 800eea6:	187c      	adds	r4, r7, r1
 800eea8:	0018      	movs	r0, r3
 800eeaa:	f7f8 f837 	bl	8006f1c <HAL_PCD_Start>
 800eeae:	0003      	movs	r3, r0
 800eeb0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eeb2:	19bc      	adds	r4, r7, r6
 800eeb4:	0029      	movs	r1, r5
 800eeb6:	187b      	adds	r3, r7, r1
 800eeb8:	781b      	ldrb	r3, [r3, #0]
 800eeba:	0018      	movs	r0, r3
 800eebc:	f000 f9c1 	bl	800f242 <USBD_Get_USB_Status>
 800eec0:	0003      	movs	r3, r0
 800eec2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800eec4:	19bb      	adds	r3, r7, r6
 800eec6:	781b      	ldrb	r3, [r3, #0]
}
 800eec8:	0018      	movs	r0, r3
 800eeca:	46bd      	mov	sp, r7
 800eecc:	b005      	add	sp, #20
 800eece:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800eed0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800eed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eed2:	b085      	sub	sp, #20
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
 800eed8:	000c      	movs	r4, r1
 800eeda:	0010      	movs	r0, r2
 800eedc:	0019      	movs	r1, r3
 800eede:	1cfb      	adds	r3, r7, #3
 800eee0:	1c22      	adds	r2, r4, #0
 800eee2:	701a      	strb	r2, [r3, #0]
 800eee4:	1cbb      	adds	r3, r7, #2
 800eee6:	1c02      	adds	r2, r0, #0
 800eee8:	701a      	strb	r2, [r3, #0]
 800eeea:	003b      	movs	r3, r7
 800eeec:	1c0a      	adds	r2, r1, #0
 800eeee:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eef0:	260f      	movs	r6, #15
 800eef2:	19bb      	adds	r3, r7, r6
 800eef4:	2200      	movs	r2, #0
 800eef6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eef8:	250e      	movs	r5, #14
 800eefa:	197b      	adds	r3, r7, r5
 800eefc:	2200      	movs	r2, #0
 800eefe:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ef00:	687a      	ldr	r2, [r7, #4]
 800ef02:	23b0      	movs	r3, #176	; 0xb0
 800ef04:	009b      	lsls	r3, r3, #2
 800ef06:	58d0      	ldr	r0, [r2, r3]
 800ef08:	19bc      	adds	r4, r7, r6
 800ef0a:	1cbb      	adds	r3, r7, #2
 800ef0c:	781d      	ldrb	r5, [r3, #0]
 800ef0e:	003b      	movs	r3, r7
 800ef10:	881a      	ldrh	r2, [r3, #0]
 800ef12:	1cfb      	adds	r3, r7, #3
 800ef14:	7819      	ldrb	r1, [r3, #0]
 800ef16:	002b      	movs	r3, r5
 800ef18:	f7f8 f9cd 	bl	80072b6 <HAL_PCD_EP_Open>
 800ef1c:	0003      	movs	r3, r0
 800ef1e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef20:	250e      	movs	r5, #14
 800ef22:	197c      	adds	r4, r7, r5
 800ef24:	19bb      	adds	r3, r7, r6
 800ef26:	781b      	ldrb	r3, [r3, #0]
 800ef28:	0018      	movs	r0, r3
 800ef2a:	f000 f98a 	bl	800f242 <USBD_Get_USB_Status>
 800ef2e:	0003      	movs	r3, r0
 800ef30:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ef32:	197b      	adds	r3, r7, r5
 800ef34:	781b      	ldrb	r3, [r3, #0]
}
 800ef36:	0018      	movs	r0, r3
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	b005      	add	sp, #20
 800ef3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ef3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef40:	b085      	sub	sp, #20
 800ef42:	af00      	add	r7, sp, #0
 800ef44:	6078      	str	r0, [r7, #4]
 800ef46:	000a      	movs	r2, r1
 800ef48:	1cfb      	adds	r3, r7, #3
 800ef4a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef4c:	210f      	movs	r1, #15
 800ef4e:	187b      	adds	r3, r7, r1
 800ef50:	2200      	movs	r2, #0
 800ef52:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef54:	260e      	movs	r6, #14
 800ef56:	19bb      	adds	r3, r7, r6
 800ef58:	2200      	movs	r2, #0
 800ef5a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ef5c:	687a      	ldr	r2, [r7, #4]
 800ef5e:	23b0      	movs	r3, #176	; 0xb0
 800ef60:	009b      	lsls	r3, r3, #2
 800ef62:	58d2      	ldr	r2, [r2, r3]
 800ef64:	000d      	movs	r5, r1
 800ef66:	187c      	adds	r4, r7, r1
 800ef68:	1cfb      	adds	r3, r7, #3
 800ef6a:	781b      	ldrb	r3, [r3, #0]
 800ef6c:	0019      	movs	r1, r3
 800ef6e:	0010      	movs	r0, r2
 800ef70:	f7f8 fa19 	bl	80073a6 <HAL_PCD_EP_Close>
 800ef74:	0003      	movs	r3, r0
 800ef76:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef78:	19bc      	adds	r4, r7, r6
 800ef7a:	0029      	movs	r1, r5
 800ef7c:	187b      	adds	r3, r7, r1
 800ef7e:	781b      	ldrb	r3, [r3, #0]
 800ef80:	0018      	movs	r0, r3
 800ef82:	f000 f95e 	bl	800f242 <USBD_Get_USB_Status>
 800ef86:	0003      	movs	r3, r0
 800ef88:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ef8a:	19bb      	adds	r3, r7, r6
 800ef8c:	781b      	ldrb	r3, [r3, #0]
}
 800ef8e:	0018      	movs	r0, r3
 800ef90:	46bd      	mov	sp, r7
 800ef92:	b005      	add	sp, #20
 800ef94:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ef96 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef96:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef98:	b085      	sub	sp, #20
 800ef9a:	af00      	add	r7, sp, #0
 800ef9c:	6078      	str	r0, [r7, #4]
 800ef9e:	000a      	movs	r2, r1
 800efa0:	1cfb      	adds	r3, r7, #3
 800efa2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efa4:	210f      	movs	r1, #15
 800efa6:	187b      	adds	r3, r7, r1
 800efa8:	2200      	movs	r2, #0
 800efaa:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efac:	260e      	movs	r6, #14
 800efae:	19bb      	adds	r3, r7, r6
 800efb0:	2200      	movs	r2, #0
 800efb2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800efb4:	687a      	ldr	r2, [r7, #4]
 800efb6:	23b0      	movs	r3, #176	; 0xb0
 800efb8:	009b      	lsls	r3, r3, #2
 800efba:	58d2      	ldr	r2, [r2, r3]
 800efbc:	000d      	movs	r5, r1
 800efbe:	187c      	adds	r4, r7, r1
 800efc0:	1cfb      	adds	r3, r7, #3
 800efc2:	781b      	ldrb	r3, [r3, #0]
 800efc4:	0019      	movs	r1, r3
 800efc6:	0010      	movs	r0, r2
 800efc8:	f7f8 fae4 	bl	8007594 <HAL_PCD_EP_SetStall>
 800efcc:	0003      	movs	r3, r0
 800efce:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efd0:	19bc      	adds	r4, r7, r6
 800efd2:	0029      	movs	r1, r5
 800efd4:	187b      	adds	r3, r7, r1
 800efd6:	781b      	ldrb	r3, [r3, #0]
 800efd8:	0018      	movs	r0, r3
 800efda:	f000 f932 	bl	800f242 <USBD_Get_USB_Status>
 800efde:	0003      	movs	r3, r0
 800efe0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800efe2:	19bb      	adds	r3, r7, r6
 800efe4:	781b      	ldrb	r3, [r3, #0]
}
 800efe6:	0018      	movs	r0, r3
 800efe8:	46bd      	mov	sp, r7
 800efea:	b005      	add	sp, #20
 800efec:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800efee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eff0:	b085      	sub	sp, #20
 800eff2:	af00      	add	r7, sp, #0
 800eff4:	6078      	str	r0, [r7, #4]
 800eff6:	000a      	movs	r2, r1
 800eff8:	1cfb      	adds	r3, r7, #3
 800effa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800effc:	210f      	movs	r1, #15
 800effe:	187b      	adds	r3, r7, r1
 800f000:	2200      	movs	r2, #0
 800f002:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f004:	260e      	movs	r6, #14
 800f006:	19bb      	adds	r3, r7, r6
 800f008:	2200      	movs	r2, #0
 800f00a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f00c:	687a      	ldr	r2, [r7, #4]
 800f00e:	23b0      	movs	r3, #176	; 0xb0
 800f010:	009b      	lsls	r3, r3, #2
 800f012:	58d2      	ldr	r2, [r2, r3]
 800f014:	000d      	movs	r5, r1
 800f016:	187c      	adds	r4, r7, r1
 800f018:	1cfb      	adds	r3, r7, #3
 800f01a:	781b      	ldrb	r3, [r3, #0]
 800f01c:	0019      	movs	r1, r3
 800f01e:	0010      	movs	r0, r2
 800f020:	f7f8 fb14 	bl	800764c <HAL_PCD_EP_ClrStall>
 800f024:	0003      	movs	r3, r0
 800f026:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f028:	19bc      	adds	r4, r7, r6
 800f02a:	0029      	movs	r1, r5
 800f02c:	187b      	adds	r3, r7, r1
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	0018      	movs	r0, r3
 800f032:	f000 f906 	bl	800f242 <USBD_Get_USB_Status>
 800f036:	0003      	movs	r3, r0
 800f038:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800f03a:	19bb      	adds	r3, r7, r6
 800f03c:	781b      	ldrb	r3, [r3, #0]
}
 800f03e:	0018      	movs	r0, r3
 800f040:	46bd      	mov	sp, r7
 800f042:	b005      	add	sp, #20
 800f044:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f046 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f046:	b580      	push	{r7, lr}
 800f048:	b084      	sub	sp, #16
 800f04a:	af00      	add	r7, sp, #0
 800f04c:	6078      	str	r0, [r7, #4]
 800f04e:	000a      	movs	r2, r1
 800f050:	1cfb      	adds	r3, r7, #3
 800f052:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f054:	687a      	ldr	r2, [r7, #4]
 800f056:	23b0      	movs	r3, #176	; 0xb0
 800f058:	009b      	lsls	r3, r3, #2
 800f05a:	58d3      	ldr	r3, [r2, r3]
 800f05c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f05e:	1cfb      	adds	r3, r7, #3
 800f060:	781b      	ldrb	r3, [r3, #0]
 800f062:	b25b      	sxtb	r3, r3
 800f064:	2b00      	cmp	r3, #0
 800f066:	da0d      	bge.n	800f084 <USBD_LL_IsStallEP+0x3e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f068:	1cfb      	adds	r3, r7, #3
 800f06a:	781b      	ldrb	r3, [r3, #0]
 800f06c:	227f      	movs	r2, #127	; 0x7f
 800f06e:	4013      	ands	r3, r2
 800f070:	68f9      	ldr	r1, [r7, #12]
 800f072:	1c5a      	adds	r2, r3, #1
 800f074:	0013      	movs	r3, r2
 800f076:	009b      	lsls	r3, r3, #2
 800f078:	189b      	adds	r3, r3, r2
 800f07a:	00db      	lsls	r3, r3, #3
 800f07c:	18cb      	adds	r3, r1, r3
 800f07e:	3302      	adds	r3, #2
 800f080:	781b      	ldrb	r3, [r3, #0]
 800f082:	e00d      	b.n	800f0a0 <USBD_LL_IsStallEP+0x5a>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f084:	1cfb      	adds	r3, r7, #3
 800f086:	781b      	ldrb	r3, [r3, #0]
 800f088:	227f      	movs	r2, #127	; 0x7f
 800f08a:	401a      	ands	r2, r3
 800f08c:	68f8      	ldr	r0, [r7, #12]
 800f08e:	23b5      	movs	r3, #181	; 0xb5
 800f090:	0059      	lsls	r1, r3, #1
 800f092:	0013      	movs	r3, r2
 800f094:	009b      	lsls	r3, r3, #2
 800f096:	189b      	adds	r3, r3, r2
 800f098:	00db      	lsls	r3, r3, #3
 800f09a:	18c3      	adds	r3, r0, r3
 800f09c:	185b      	adds	r3, r3, r1
 800f09e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f0a0:	0018      	movs	r0, r3
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	b004      	add	sp, #16
 800f0a6:	bd80      	pop	{r7, pc}

0800f0a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f0a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0aa:	b085      	sub	sp, #20
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	000a      	movs	r2, r1
 800f0b2:	1cfb      	adds	r3, r7, #3
 800f0b4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0b6:	210f      	movs	r1, #15
 800f0b8:	187b      	adds	r3, r7, r1
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0be:	260e      	movs	r6, #14
 800f0c0:	19bb      	adds	r3, r7, r6
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f0c6:	687a      	ldr	r2, [r7, #4]
 800f0c8:	23b0      	movs	r3, #176	; 0xb0
 800f0ca:	009b      	lsls	r3, r3, #2
 800f0cc:	58d2      	ldr	r2, [r2, r3]
 800f0ce:	000d      	movs	r5, r1
 800f0d0:	187c      	adds	r4, r7, r1
 800f0d2:	1cfb      	adds	r3, r7, #3
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	0019      	movs	r1, r3
 800f0d8:	0010      	movs	r0, r2
 800f0da:	f7f8 f8c1 	bl	8007260 <HAL_PCD_SetAddress>
 800f0de:	0003      	movs	r3, r0
 800f0e0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f0e2:	19bc      	adds	r4, r7, r6
 800f0e4:	0029      	movs	r1, r5
 800f0e6:	187b      	adds	r3, r7, r1
 800f0e8:	781b      	ldrb	r3, [r3, #0]
 800f0ea:	0018      	movs	r0, r3
 800f0ec:	f000 f8a9 	bl	800f242 <USBD_Get_USB_Status>
 800f0f0:	0003      	movs	r3, r0
 800f0f2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800f0f4:	19bb      	adds	r3, r7, r6
 800f0f6:	781b      	ldrb	r3, [r3, #0]
}
 800f0f8:	0018      	movs	r0, r3
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	b005      	add	sp, #20
 800f0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f100 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800f100:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f102:	b087      	sub	sp, #28
 800f104:	af00      	add	r7, sp, #0
 800f106:	60f8      	str	r0, [r7, #12]
 800f108:	0008      	movs	r0, r1
 800f10a:	607a      	str	r2, [r7, #4]
 800f10c:	0019      	movs	r1, r3
 800f10e:	230b      	movs	r3, #11
 800f110:	18fb      	adds	r3, r7, r3
 800f112:	1c02      	adds	r2, r0, #0
 800f114:	701a      	strb	r2, [r3, #0]
 800f116:	2408      	movs	r4, #8
 800f118:	193b      	adds	r3, r7, r4
 800f11a:	1c0a      	adds	r2, r1, #0
 800f11c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f11e:	2117      	movs	r1, #23
 800f120:	187b      	adds	r3, r7, r1
 800f122:	2200      	movs	r2, #0
 800f124:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f126:	2516      	movs	r5, #22
 800f128:	197b      	adds	r3, r7, r5
 800f12a:	2200      	movs	r2, #0
 800f12c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f12e:	68fa      	ldr	r2, [r7, #12]
 800f130:	23b0      	movs	r3, #176	; 0xb0
 800f132:	009b      	lsls	r3, r3, #2
 800f134:	58d0      	ldr	r0, [r2, r3]
 800f136:	193b      	adds	r3, r7, r4
 800f138:	881d      	ldrh	r5, [r3, #0]
 800f13a:	000e      	movs	r6, r1
 800f13c:	187c      	adds	r4, r7, r1
 800f13e:	687a      	ldr	r2, [r7, #4]
 800f140:	230b      	movs	r3, #11
 800f142:	18fb      	adds	r3, r7, r3
 800f144:	7819      	ldrb	r1, [r3, #0]
 800f146:	002b      	movs	r3, r5
 800f148:	f7f8 f9db 	bl	8007502 <HAL_PCD_EP_Transmit>
 800f14c:	0003      	movs	r3, r0
 800f14e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f150:	2516      	movs	r5, #22
 800f152:	197c      	adds	r4, r7, r5
 800f154:	0031      	movs	r1, r6
 800f156:	187b      	adds	r3, r7, r1
 800f158:	781b      	ldrb	r3, [r3, #0]
 800f15a:	0018      	movs	r0, r3
 800f15c:	f000 f871 	bl	800f242 <USBD_Get_USB_Status>
 800f160:	0003      	movs	r3, r0
 800f162:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800f164:	197b      	adds	r3, r7, r5
 800f166:	781b      	ldrb	r3, [r3, #0]
}
 800f168:	0018      	movs	r0, r3
 800f16a:	46bd      	mov	sp, r7
 800f16c:	b007      	add	sp, #28
 800f16e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f170 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800f170:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f172:	b087      	sub	sp, #28
 800f174:	af00      	add	r7, sp, #0
 800f176:	60f8      	str	r0, [r7, #12]
 800f178:	0008      	movs	r0, r1
 800f17a:	607a      	str	r2, [r7, #4]
 800f17c:	0019      	movs	r1, r3
 800f17e:	230b      	movs	r3, #11
 800f180:	18fb      	adds	r3, r7, r3
 800f182:	1c02      	adds	r2, r0, #0
 800f184:	701a      	strb	r2, [r3, #0]
 800f186:	2408      	movs	r4, #8
 800f188:	193b      	adds	r3, r7, r4
 800f18a:	1c0a      	adds	r2, r1, #0
 800f18c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f18e:	2117      	movs	r1, #23
 800f190:	187b      	adds	r3, r7, r1
 800f192:	2200      	movs	r2, #0
 800f194:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f196:	2516      	movs	r5, #22
 800f198:	197b      	adds	r3, r7, r5
 800f19a:	2200      	movs	r2, #0
 800f19c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f19e:	68fa      	ldr	r2, [r7, #12]
 800f1a0:	23b0      	movs	r3, #176	; 0xb0
 800f1a2:	009b      	lsls	r3, r3, #2
 800f1a4:	58d0      	ldr	r0, [r2, r3]
 800f1a6:	193b      	adds	r3, r7, r4
 800f1a8:	881d      	ldrh	r5, [r3, #0]
 800f1aa:	000e      	movs	r6, r1
 800f1ac:	187c      	adds	r4, r7, r1
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	230b      	movs	r3, #11
 800f1b2:	18fb      	adds	r3, r7, r3
 800f1b4:	7819      	ldrb	r1, [r3, #0]
 800f1b6:	002b      	movs	r3, r5
 800f1b8:	f7f8 f946 	bl	8007448 <HAL_PCD_EP_Receive>
 800f1bc:	0003      	movs	r3, r0
 800f1be:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f1c0:	2516      	movs	r5, #22
 800f1c2:	197c      	adds	r4, r7, r5
 800f1c4:	0031      	movs	r1, r6
 800f1c6:	187b      	adds	r3, r7, r1
 800f1c8:	781b      	ldrb	r3, [r3, #0]
 800f1ca:	0018      	movs	r0, r3
 800f1cc:	f000 f839 	bl	800f242 <USBD_Get_USB_Status>
 800f1d0:	0003      	movs	r3, r0
 800f1d2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800f1d4:	197b      	adds	r3, r7, r5
 800f1d6:	781b      	ldrb	r3, [r3, #0]
}
 800f1d8:	0018      	movs	r0, r3
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	b007      	add	sp, #28
 800f1de:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f1e0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b082      	sub	sp, #8
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
 800f1e8:	000a      	movs	r2, r1
 800f1ea:	1cfb      	adds	r3, r7, #3
 800f1ec:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f1ee:	687a      	ldr	r2, [r7, #4]
 800f1f0:	23b0      	movs	r3, #176	; 0xb0
 800f1f2:	009b      	lsls	r3, r3, #2
 800f1f4:	58d2      	ldr	r2, [r2, r3]
 800f1f6:	1cfb      	adds	r3, r7, #3
 800f1f8:	781b      	ldrb	r3, [r3, #0]
 800f1fa:	0019      	movs	r1, r3
 800f1fc:	0010      	movs	r0, r2
 800f1fe:	f7f8 f967 	bl	80074d0 <HAL_PCD_EP_GetRxCount>
 800f202:	0003      	movs	r3, r0
}
 800f204:	0018      	movs	r0, r3
 800f206:	46bd      	mov	sp, r7
 800f208:	b002      	add	sp, #8
 800f20a:	bd80      	pop	{r7, pc}

0800f20c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b082      	sub	sp, #8
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f214:	4b02      	ldr	r3, [pc, #8]	; (800f220 <USBD_static_malloc+0x14>)
}
 800f216:	0018      	movs	r0, r3
 800f218:	46bd      	mov	sp, r7
 800f21a:	b002      	add	sp, #8
 800f21c:	bd80      	pop	{r7, pc}
 800f21e:	46c0      	nop			; (mov r8, r8)
 800f220:	20000318 	.word	0x20000318

0800f224 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b082      	sub	sp, #8
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]

}
 800f22c:	46c0      	nop			; (mov r8, r8)
 800f22e:	46bd      	mov	sp, r7
 800f230:	b002      	add	sp, #8
 800f232:	bd80      	pop	{r7, pc}

0800f234 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f234:	b580      	push	{r7, lr}
 800f236:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800f238:	f7f1 fd5a 	bl	8000cf0 <SystemClock_Config>
}
 800f23c:	46c0      	nop			; (mov r8, r8)
 800f23e:	46bd      	mov	sp, r7
 800f240:	bd80      	pop	{r7, pc}

0800f242 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f242:	b580      	push	{r7, lr}
 800f244:	b084      	sub	sp, #16
 800f246:	af00      	add	r7, sp, #0
 800f248:	0002      	movs	r2, r0
 800f24a:	1dfb      	adds	r3, r7, #7
 800f24c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f24e:	230f      	movs	r3, #15
 800f250:	18fb      	adds	r3, r7, r3
 800f252:	2200      	movs	r2, #0
 800f254:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800f256:	1dfb      	adds	r3, r7, #7
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	d00d      	beq.n	800f27a <USBD_Get_USB_Status+0x38>
 800f25e:	dc02      	bgt.n	800f266 <USBD_Get_USB_Status+0x24>
 800f260:	2b00      	cmp	r3, #0
 800f262:	d005      	beq.n	800f270 <USBD_Get_USB_Status+0x2e>
 800f264:	e018      	b.n	800f298 <USBD_Get_USB_Status+0x56>
 800f266:	2b02      	cmp	r3, #2
 800f268:	d00c      	beq.n	800f284 <USBD_Get_USB_Status+0x42>
 800f26a:	2b03      	cmp	r3, #3
 800f26c:	d00f      	beq.n	800f28e <USBD_Get_USB_Status+0x4c>
 800f26e:	e013      	b.n	800f298 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f270:	230f      	movs	r3, #15
 800f272:	18fb      	adds	r3, r7, r3
 800f274:	2200      	movs	r2, #0
 800f276:	701a      	strb	r2, [r3, #0]
    break;
 800f278:	e013      	b.n	800f2a2 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f27a:	230f      	movs	r3, #15
 800f27c:	18fb      	adds	r3, r7, r3
 800f27e:	2202      	movs	r2, #2
 800f280:	701a      	strb	r2, [r3, #0]
    break;
 800f282:	e00e      	b.n	800f2a2 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f284:	230f      	movs	r3, #15
 800f286:	18fb      	adds	r3, r7, r3
 800f288:	2201      	movs	r2, #1
 800f28a:	701a      	strb	r2, [r3, #0]
    break;
 800f28c:	e009      	b.n	800f2a2 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f28e:	230f      	movs	r3, #15
 800f290:	18fb      	adds	r3, r7, r3
 800f292:	2202      	movs	r2, #2
 800f294:	701a      	strb	r2, [r3, #0]
    break;
 800f296:	e004      	b.n	800f2a2 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800f298:	230f      	movs	r3, #15
 800f29a:	18fb      	adds	r3, r7, r3
 800f29c:	2202      	movs	r2, #2
 800f29e:	701a      	strb	r2, [r3, #0]
    break;
 800f2a0:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 800f2a2:	230f      	movs	r3, #15
 800f2a4:	18fb      	adds	r3, r7, r3
 800f2a6:	781b      	ldrb	r3, [r3, #0]
}
 800f2a8:	0018      	movs	r0, r3
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	b004      	add	sp, #16
 800f2ae:	bd80      	pop	{r7, pc}

0800f2b0 <__libc_init_array>:
 800f2b0:	b570      	push	{r4, r5, r6, lr}
 800f2b2:	2600      	movs	r6, #0
 800f2b4:	4d0c      	ldr	r5, [pc, #48]	; (800f2e8 <__libc_init_array+0x38>)
 800f2b6:	4c0d      	ldr	r4, [pc, #52]	; (800f2ec <__libc_init_array+0x3c>)
 800f2b8:	1b64      	subs	r4, r4, r5
 800f2ba:	10a4      	asrs	r4, r4, #2
 800f2bc:	42a6      	cmp	r6, r4
 800f2be:	d109      	bne.n	800f2d4 <__libc_init_array+0x24>
 800f2c0:	2600      	movs	r6, #0
 800f2c2:	f000 f821 	bl	800f308 <_init>
 800f2c6:	4d0a      	ldr	r5, [pc, #40]	; (800f2f0 <__libc_init_array+0x40>)
 800f2c8:	4c0a      	ldr	r4, [pc, #40]	; (800f2f4 <__libc_init_array+0x44>)
 800f2ca:	1b64      	subs	r4, r4, r5
 800f2cc:	10a4      	asrs	r4, r4, #2
 800f2ce:	42a6      	cmp	r6, r4
 800f2d0:	d105      	bne.n	800f2de <__libc_init_array+0x2e>
 800f2d2:	bd70      	pop	{r4, r5, r6, pc}
 800f2d4:	00b3      	lsls	r3, r6, #2
 800f2d6:	58eb      	ldr	r3, [r5, r3]
 800f2d8:	4798      	blx	r3
 800f2da:	3601      	adds	r6, #1
 800f2dc:	e7ee      	b.n	800f2bc <__libc_init_array+0xc>
 800f2de:	00b3      	lsls	r3, r6, #2
 800f2e0:	58eb      	ldr	r3, [r5, r3]
 800f2e2:	4798      	blx	r3
 800f2e4:	3601      	adds	r6, #1
 800f2e6:	e7f2      	b.n	800f2ce <__libc_init_array+0x1e>
 800f2e8:	0800f5a8 	.word	0x0800f5a8
 800f2ec:	0800f5a8 	.word	0x0800f5a8
 800f2f0:	0800f5a8 	.word	0x0800f5a8
 800f2f4:	0800f5ac 	.word	0x0800f5ac

0800f2f8 <memset>:
 800f2f8:	0003      	movs	r3, r0
 800f2fa:	1812      	adds	r2, r2, r0
 800f2fc:	4293      	cmp	r3, r2
 800f2fe:	d100      	bne.n	800f302 <memset+0xa>
 800f300:	4770      	bx	lr
 800f302:	7019      	strb	r1, [r3, #0]
 800f304:	3301      	adds	r3, #1
 800f306:	e7f9      	b.n	800f2fc <memset+0x4>

0800f308 <_init>:
 800f308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f30a:	46c0      	nop			; (mov r8, r8)
 800f30c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f30e:	bc08      	pop	{r3}
 800f310:	469e      	mov	lr, r3
 800f312:	4770      	bx	lr

0800f314 <_fini>:
 800f314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f316:	46c0      	nop			; (mov r8, r8)
 800f318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f31a:	bc08      	pop	{r3}
 800f31c:	469e      	mov	lr, r3
 800f31e:	4770      	bx	lr
