module wideexpr_00547(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((($signed(((s6)>>>((s4)>>>((ctrl[3]?s3:3'sb110))))>>>((ctrl[5]?(ctrl[4]?(1'sb1)>(s1):(1'sb0)>(3'sb100)):({s7,s1})>>({3{5'sb11010}})))))>=(6'sb100100))<<<(($unsigned((ctrl[3]?{3{-(s1)}}:{5'b00010,{$signed(u4),3'sb000},((s4)<<(u0))-((s4)<<<(s4)),6'sb101110})))>>(~&(((+(4'sb0010))-(s1))>=(($signed(2'sb10))>>((ctrl[5]?$signed(5'sb01010):(2'sb01)^(2'sb11))))))))>>({$unsigned((ctrl[5]?(6'sb001001)>>>((6'b111000)>>(s0)):3'sb110)),s2,((ctrl[5]?$signed($signed(u4)):s0))>>(-({1{$unsigned(~|($signed(4'sb1100)))}}))});
  assign y1 = u0;
  assign y2 = ~&(-(s0));
  assign y3 = 6'sb001110;
  assign y4 = s0;
  assign y5 = ~^(s5);
  assign y6 = ({s5})-(5'b01001);
  assign y7 = 2'sb00;
endmodule
