// Seed: 97531519
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  tri0  id_6
);
  wire id_8;
  assign module_1.id_5 = 0;
  logic id_9, id_10;
endmodule
module module_1 (
    inout supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    output supply0 id_15,
    input tri id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_0,
      id_1,
      id_5,
      id_0
  );
  wire id_18;
  wire id_19;
  wire id_20, id_21;
  wire id_22;
endmodule
