0-prep 0h0m3s542ms
1-yosys 0h0m1s883ms
2-opensta 0h0m2s323ms
3-verilog2def_openroad 0h0m1s475ms
5-tapcell 0h0m1s146ms
7-pdn 0h0m2s115ms
8-replace 0h0m3s342ms
8-resizer 0h0m1s884ms
9-write_verilog 0h0m1s175ms
10-opensta_post_resizer 0h0m2s417ms
11-opendp 0h0m1s297ms
12-cts 0h1m20s206ms
13-write_verilog 0h0m1s181ms
13-resizer_timing 0h0m1s695ms
14-write_verilog 0h0m1s154ms
15-resizer_timing 0h0m1s786ms
15-opensta_post_resizer_timing 0h0m2s365ms
16-write_verilog 0h0m1s144ms
17-opensta_post_resizer_routing_timing 0h0m2s353ms
19-opendp 0h0m1s230ms
20-write_verilog 0h0m1s199ms
20-diodes 0h0m1s212ms
21-addspacers 0h0m1s508ms
22-fastroute 0h0m3s534ms
23-write_verilog 0h0m1s392ms
24-tritonRoute 0h1m5s844ms
25-spef_extraction 0h0m1s772ms
26-opensta_spef 0h0m2s911ms
28-write_verilog 0h0m1s412ms
32-magic_gen 0h0m16s295ms
33-klayout 0h0m1s643ms
35-klayout_xor 0h0m38s706ms
36-magic_ext_spice 0h0m18s89ms
37-lvs 0h0m18s641ms
38-magic_drc 0h1m6s828ms
40-or_antenna 0h0m1s335ms
41-cvc 0h0m0s703ms