/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xbasic_types.h"
#include "xparameters.h"
#include "sleep.h"

Xuint32 *baseaddr_ip = (Xuint32 *)XPAR_FIR_FILTER_IP_0_S00_AXI_BASEADDR;

Xuint8 fir_in, valid_in, fir_reset, valid_out = 0;
Xuint32 fir_out = 0;

int main()
{
    init_platform();

	while (1)
	{
		xil_printf("FIR: Provide input sample x[n]: ");
		scanf("%d", &fir_in);
		xil_printf("\n\rFIR: x[n] given is: %d \n\r", fir_in);

		xil_printf("FIR: Is input valid? (1/0) : ");
		scanf("%d", &valid_in);

		if (valid_in == 0x01)
		   xil_printf("\n\rFIR: Input is valid... \n\r");
		else{
		   valid_in = 0;
		   xil_printf("\n\rFIR: Input is invalid... \n\r");
		}

	   xil_printf("FIR: Do you wish to reset FIR? (1/0) : ");
	   scanf("%d", &fir_reset);

	   if (fir_reset == 0)
		   xil_printf("\n\rFIR: FIR isn't reset... \n\r");
	   else{
		   fir_reset = 0x01;
		   xil_printf("\n\rFIR: FIR is reseting... \n\r");
	   }

	   xil_printf("FIR: Data sent to FIR are packaged us: 0x%08x \n\r", fir_in | (valid_in << 8) | (fir_reset << 9));


		// Pulse valid_in signal for some clock cycles, until valid_out is given...
		*(baseaddr_ip) = fir_in | (valid_in << 8) | (fir_reset << 9);

		while (valid_out == 0) {
			valid_out = (*(baseaddr_ip + 1) &  0x1000000) >> 24;
			*(baseaddr_ip) = fir_in & 0xFF;
			usleep(500000);
		}

		xil_printf("\nvalid_out is: 0x%08x \n\r",  valid_out);
		xil_printf("FIR: slv_reg[] registers contain: \n\r --- x[n] = 0x%08x, y[n] = 0x%08x \n\r --- valid_in_counter: 0x%08x,  valid_out_counter: 0x%08x \n\r", *(baseaddr_ip), *(baseaddr_ip + 1), *(baseaddr_ip + 2), *(baseaddr_ip + 3));

		fir_out = (*(baseaddr_ip + 1) & 0xFFFFFF);
		xil_printf("FIR: Data y[n] calculated  %d (in bytes: 0x%08x) \n\r", fir_out, *(baseaddr_ip + 1));
		xil_printf("-------------------------------------------------------------------------- \n\r");

		valid_out = 0;
		usleep(1000000);	// 1sec delay...
	}

    cleanup_platform();
    return 0;
}
