1:"$Sreact.fragment"
9:I[97367,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"OutletBoundary"]
a:"$Sreact.suspense"
:HL["/images/profile/amine.png","image"]
0:{"buildId":"3AfdAFvgESKu-0fyGo6qD","rsc":["$","$1","c",{"children":[["$","main",null,{"className":"px-8 py-16 max-w-6xl mx-auto","children":[["$","section",null,{"className":"mb-24 flex flex-col md:flex-row items-center gap-12","children":[["$","div",null,{"className":"w-48 h-48 rounded-full overflow-hidden shadow-xl border","children":["$","img",null,{"src":"/images/profile/amine.png","alt":"Photo de profil d'Amine Bekdouche","className":"w-full h-full object-cover"}]}],["$","div",null,{"children":[["$","h1",null,{"className":"text-5xl font-bold mb-4","children":"Amine Bekdouche"}],["$","p",null,{"className":"text-2xl text-gray-600 mb-6","children":"Ingénieur FPGA & Systèmes Embarqués"}],["$","p",null,{"className":"text-lg max-w-3xl mb-6 text-gray-700","children":"Spécialisé en conception numérique, développement VHDL, validation FPGA et architectures embarquées pour environnements R&D. Passionné par les systèmes critiques, la métrologie et l’optimisation hardware."}],["$","a",null,{"href":"/cv.pdf","download":true,"className":"inline-block px-6 py-3 bg-black text-white rounded-xl hover:bg-gray-800 transition","children":"Download CV (PDF)"}]]}]]}],["$","section",null,{"className":"mb-24","children":[["$","h2",null,{"className":"text-3xl font-semibold mb-6","children":"Projets d’ingénierie"}],["$","div",null,{"className":"space-y-6","children":[["$","a",null,{"href":"/projects/ge-vernova","className":"block border p-8 rounded-2xl hover:shadow-lg transition","children":[["$","h3",null,{"className":"text-xl font-semibold","children":"Monitoring & Validation FPGA"}],["$","p",null,{"className":"text-gray-600","children":"Développement VHDL et automatisation Python pour systèmes de protection réseau."}]]}],["$","a",null,{"href":"/projects/euromov","className":"block border p-8 rounded-2xl hover:shadow-lg transition","children":[["$","h3",null,{"className":"text-xl font-semibold","children":"Prototypage de capteurs biomédicaux"}],["$","p",null,{"className":"text-gray-600","children":"Recherche, prototypage et caractérisation métrologique de capteurs de pression flexibles."}]]}]]}]]}],["$","section",null,{"className":"mb-24","children":[["$","h2",null,{"className":"text-3xl font-semibold mb-6","children":"Compétences"}],["$","div",null,{"className":"grid md:grid-cols-3 gap-8","children":[["$","div","0",{"className":"border rounded-2xl p-6","children":[["$","h3",null,{"className":"font-semibold mb-4","children":"FPGA"}],["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span","0",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"VHDL"}],["$","span","1",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"OSVVM"}],["$","span","2",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"AXI"}],["$","span","3",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Avalon"}],["$","span","4",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Cyclone SX"}],["$","span","5",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Artix-7"}],["$","span","6",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Zynq"}]]}]]}],["$","div","1",{"className":"border rounded-2xl p-6","children":[["$","h3",null,{"className":"font-semibold mb-4","children":"Systèmes embarqués"}],["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span","0",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"STM32"}],["$","span","1",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"C/C++"}],["$","span","2",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Assembleur"}],["$","span","3",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Drivers Baremetal/Linux"}]]}]]}],["$","div","2",{"className":"border rounded-2xl p-6","children":[["$","h3",null,{"className":"font-semibold mb-4","children":"Outils CAO"}],["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span","0",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Vivado"}],["$","span","1",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"ModelSim"}],"$L2","$L3","$L4"]}]]}],"$L5","$L6"]}]]}],"$L7"]}],null,"$L8"]}],"loading":null,"isPartial":false}
2:["$","span","2",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Quartus"}]
3:["$","span","3",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"MATLAB"}]
4:["$","span","4",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"LabVIEW"}]
5:["$","div","3",{"className":"border rounded-2xl p-6","children":[["$","h3",null,{"className":"font-semibold mb-4","children":"Instrumentation"}],["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span","0",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"OMICRON C256plus"}],["$","span","1",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Multimètre"}],["$","span","2",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Oscilloscope"}],["$","span","3",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Analyseur logique"}]]}]]}]
6:["$","div","4",{"className":"border rounded-2xl p-6","children":[["$","h3",null,{"className":"font-semibold mb-4","children":"Outils logiciels"}],["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span","0",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"GIT"}],["$","span","1",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"SVN"}],["$","span","2",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Office"}],["$","span","3",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"Confluence"}],["$","span","4",{"className":"px-3 py-1 bg-gray-100 rounded-full text-sm","children":"JIRA"}]]}]]}]
7:["$","section",null,{"className":"mt-24 border-t pt-12","children":[["$","h2",null,{"className":"text-3xl font-semibold mb-6","children":"Contact"}],["$","p",null,{"className":"text-lg mb-6","children":"Open to FPGA, embedded systems and R&D engineering opportunities."}],["$","div",null,{"className":"space-y-3 text-lg","children":[["$","p",null,{"children":["Email: ",["$","a",null,{"href":"mailto:amineadelbekdouche@gmail.com","className":"text-blue-600","children":"amineadelbekdouche@gmail.com"}]]}],["$","p",null,{"children":["GitHub: ",["$","a",null,{"href":"https://github.com/yourusername","className":"text-blue-600","children":"github.com/yourusername"}]]}],["$","p",null,{"children":["LinkedIn: ",["$","a",null,{"href":"https://linkedin.com/in/yourprofile","className":"text-blue-600","children":"linkedin.com/in/yourprofile"}]]}]]}]]}]
8:["$","$L9",null,{"children":["$","$a",null,{"name":"Next.MetadataOutlet","children":"$@b"}]}]
b:null
