
huaiguanjie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001110c  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a70  080112bc  080112bc  000122bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d2c  08011d2c  00014a14  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011d2c  08011d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d34  08011d34  00014a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d34  08011d34  00012d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011d38  08011d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00001a14  20000000  08011d3c  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009bc  20001a18  08013750  00014a18  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200023d4  08013750  000153d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014a14  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c25a  00000000  00000000  00014a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c51  00000000  00000000  00050c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af0  00000000  00000000  000568f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c0  00000000  00000000  000583e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003334e  00000000  00000000  000598a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bd92  00000000  00000000  0008cbee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011e27d  00000000  00000000  000b8980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d6bfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000726c  00000000  00000000  001d6c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001ddeac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20001a18 	.word	0x20001a18
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080112a4 	.word	0x080112a4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20001a1c 	.word	0x20001a1c
 80001ec:	080112a4 	.word	0x080112a4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_ldivmod>:
 8000d58:	b97b      	cbnz	r3, 8000d7a <__aeabi_ldivmod+0x22>
 8000d5a:	b972      	cbnz	r2, 8000d7a <__aeabi_ldivmod+0x22>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bfbe      	ittt	lt
 8000d60:	2000      	movlt	r0, #0
 8000d62:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d66:	e006      	blt.n	8000d76 <__aeabi_ldivmod+0x1e>
 8000d68:	bf08      	it	eq
 8000d6a:	2800      	cmpeq	r0, #0
 8000d6c:	bf1c      	itt	ne
 8000d6e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d72:	f04f 30ff 	movne.w	r0, #4294967295
 8000d76:	f000 b9d3 	b.w	8001120 <__aeabi_idiv0>
 8000d7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d82:	2900      	cmp	r1, #0
 8000d84:	db09      	blt.n	8000d9a <__aeabi_ldivmod+0x42>
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	db1a      	blt.n	8000dc0 <__aeabi_ldivmod+0x68>
 8000d8a:	f000 f84d 	bl	8000e28 <__udivmoddi4>
 8000d8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d96:	b004      	add	sp, #16
 8000d98:	4770      	bx	lr
 8000d9a:	4240      	negs	r0, r0
 8000d9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	db1b      	blt.n	8000ddc <__aeabi_ldivmod+0x84>
 8000da4:	f000 f840 	bl	8000e28 <__udivmoddi4>
 8000da8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db0:	b004      	add	sp, #16
 8000db2:	4240      	negs	r0, r0
 8000db4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db8:	4252      	negs	r2, r2
 8000dba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dbe:	4770      	bx	lr
 8000dc0:	4252      	negs	r2, r2
 8000dc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dc6:	f000 f82f 	bl	8000e28 <__udivmoddi4>
 8000dca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd2:	b004      	add	sp, #16
 8000dd4:	4240      	negs	r0, r0
 8000dd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dda:	4770      	bx	lr
 8000ddc:	4252      	negs	r2, r2
 8000dde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de2:	f000 f821 	bl	8000e28 <__udivmoddi4>
 8000de6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dee:	b004      	add	sp, #16
 8000df0:	4252      	negs	r2, r2
 8000df2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000df6:	4770      	bx	lr

08000df8 <__aeabi_uldivmod>:
 8000df8:	b953      	cbnz	r3, 8000e10 <__aeabi_uldivmod+0x18>
 8000dfa:	b94a      	cbnz	r2, 8000e10 <__aeabi_uldivmod+0x18>
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	bf08      	it	eq
 8000e00:	2800      	cmpeq	r0, #0
 8000e02:	bf1c      	itt	ne
 8000e04:	f04f 31ff 	movne.w	r1, #4294967295
 8000e08:	f04f 30ff 	movne.w	r0, #4294967295
 8000e0c:	f000 b988 	b.w	8001120 <__aeabi_idiv0>
 8000e10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e18:	f000 f806 	bl	8000e28 <__udivmoddi4>
 8000e1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e24:	b004      	add	sp, #16
 8000e26:	4770      	bx	lr

08000e28 <__udivmoddi4>:
 8000e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e2c:	9d08      	ldr	r5, [sp, #32]
 8000e2e:	468e      	mov	lr, r1
 8000e30:	4604      	mov	r4, r0
 8000e32:	4688      	mov	r8, r1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d14a      	bne.n	8000ece <__udivmoddi4+0xa6>
 8000e38:	428a      	cmp	r2, r1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	d962      	bls.n	8000f04 <__udivmoddi4+0xdc>
 8000e3e:	fab2 f682 	clz	r6, r2
 8000e42:	b14e      	cbz	r6, 8000e58 <__udivmoddi4+0x30>
 8000e44:	f1c6 0320 	rsb	r3, r6, #32
 8000e48:	fa01 f806 	lsl.w	r8, r1, r6
 8000e4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000e50:	40b7      	lsls	r7, r6
 8000e52:	ea43 0808 	orr.w	r8, r3, r8
 8000e56:	40b4      	lsls	r4, r6
 8000e58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e5c:	fa1f fc87 	uxth.w	ip, r7
 8000e60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d909      	bls.n	8000e8a <__udivmoddi4+0x62>
 8000e76:	18fb      	adds	r3, r7, r3
 8000e78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e7c:	f080 80ea 	bcs.w	8001054 <__udivmoddi4+0x22c>
 8000e80:	429a      	cmp	r2, r3
 8000e82:	f240 80e7 	bls.w	8001054 <__udivmoddi4+0x22c>
 8000e86:	3902      	subs	r1, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	1a9a      	subs	r2, r3, r2
 8000e8c:	b2a3      	uxth	r3, r4
 8000e8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e9e:	459c      	cmp	ip, r3
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0x8e>
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	f080 80d6 	bcs.w	8001058 <__udivmoddi4+0x230>
 8000eac:	459c      	cmp	ip, r3
 8000eae:	f240 80d3 	bls.w	8001058 <__udivmoddi4+0x230>
 8000eb2:	443b      	add	r3, r7
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eba:	eba3 030c 	sub.w	r3, r3, ip
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	b11d      	cbz	r5, 8000eca <__udivmoddi4+0xa2>
 8000ec2:	40f3      	lsrs	r3, r6
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	e9c5 3200 	strd	r3, r2, [r5]
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d905      	bls.n	8000ede <__udivmoddi4+0xb6>
 8000ed2:	b10d      	cbz	r5, 8000ed8 <__udivmoddi4+0xb0>
 8000ed4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4608      	mov	r0, r1
 8000edc:	e7f5      	b.n	8000eca <__udivmoddi4+0xa2>
 8000ede:	fab3 f183 	clz	r1, r3
 8000ee2:	2900      	cmp	r1, #0
 8000ee4:	d146      	bne.n	8000f74 <__udivmoddi4+0x14c>
 8000ee6:	4573      	cmp	r3, lr
 8000ee8:	d302      	bcc.n	8000ef0 <__udivmoddi4+0xc8>
 8000eea:	4282      	cmp	r2, r0
 8000eec:	f200 8105 	bhi.w	80010fa <__udivmoddi4+0x2d2>
 8000ef0:	1a84      	subs	r4, r0, r2
 8000ef2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	4690      	mov	r8, r2
 8000efa:	2d00      	cmp	r5, #0
 8000efc:	d0e5      	beq.n	8000eca <__udivmoddi4+0xa2>
 8000efe:	e9c5 4800 	strd	r4, r8, [r5]
 8000f02:	e7e2      	b.n	8000eca <__udivmoddi4+0xa2>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	f000 8090 	beq.w	800102a <__udivmoddi4+0x202>
 8000f0a:	fab2 f682 	clz	r6, r2
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	f040 80a4 	bne.w	800105c <__udivmoddi4+0x234>
 8000f14:	1a8a      	subs	r2, r1, r2
 8000f16:	0c03      	lsrs	r3, r0, #16
 8000f18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	b2bc      	uxth	r4, r7
 8000f20:	2101      	movs	r1, #1
 8000f22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x11e>
 8000f36:	18fb      	adds	r3, r7, r3
 8000f38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f3c:	d202      	bcs.n	8000f44 <__udivmoddi4+0x11c>
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	f200 80e0 	bhi.w	8001104 <__udivmoddi4+0x2dc>
 8000f44:	46c4      	mov	ip, r8
 8000f46:	1a9b      	subs	r3, r3, r2
 8000f48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f54:	fb02 f404 	mul.w	r4, r2, r4
 8000f58:	429c      	cmp	r4, r3
 8000f5a:	d907      	bls.n	8000f6c <__udivmoddi4+0x144>
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f62:	d202      	bcs.n	8000f6a <__udivmoddi4+0x142>
 8000f64:	429c      	cmp	r4, r3
 8000f66:	f200 80ca 	bhi.w	80010fe <__udivmoddi4+0x2d6>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	1b1b      	subs	r3, r3, r4
 8000f6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f72:	e7a5      	b.n	8000ec0 <__udivmoddi4+0x98>
 8000f74:	f1c1 0620 	rsb	r6, r1, #32
 8000f78:	408b      	lsls	r3, r1
 8000f7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f7e:	431f      	orrs	r7, r3
 8000f80:	fa0e f401 	lsl.w	r4, lr, r1
 8000f84:	fa20 f306 	lsr.w	r3, r0, r6
 8000f88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f90:	4323      	orrs	r3, r4
 8000f92:	fa00 f801 	lsl.w	r8, r0, r1
 8000f96:	fa1f fc87 	uxth.w	ip, r7
 8000f9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000f9e:	0c1c      	lsrs	r4, r3, #16
 8000fa0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fa4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fa8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fac:	45a6      	cmp	lr, r4
 8000fae:	fa02 f201 	lsl.w	r2, r2, r1
 8000fb2:	d909      	bls.n	8000fc8 <__udivmoddi4+0x1a0>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fba:	f080 809c 	bcs.w	80010f6 <__udivmoddi4+0x2ce>
 8000fbe:	45a6      	cmp	lr, r4
 8000fc0:	f240 8099 	bls.w	80010f6 <__udivmoddi4+0x2ce>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	443c      	add	r4, r7
 8000fc8:	eba4 040e 	sub.w	r4, r4, lr
 8000fcc:	fa1f fe83 	uxth.w	lr, r3
 8000fd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fdc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fe0:	45a4      	cmp	ip, r4
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x1ce>
 8000fe4:	193c      	adds	r4, r7, r4
 8000fe6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fea:	f080 8082 	bcs.w	80010f2 <__udivmoddi4+0x2ca>
 8000fee:	45a4      	cmp	ip, r4
 8000ff0:	d97f      	bls.n	80010f2 <__udivmoddi4+0x2ca>
 8000ff2:	3b02      	subs	r3, #2
 8000ff4:	443c      	add	r4, r7
 8000ff6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ffa:	eba4 040c 	sub.w	r4, r4, ip
 8000ffe:	fba0 ec02 	umull	lr, ip, r0, r2
 8001002:	4564      	cmp	r4, ip
 8001004:	4673      	mov	r3, lr
 8001006:	46e1      	mov	r9, ip
 8001008:	d362      	bcc.n	80010d0 <__udivmoddi4+0x2a8>
 800100a:	d05f      	beq.n	80010cc <__udivmoddi4+0x2a4>
 800100c:	b15d      	cbz	r5, 8001026 <__udivmoddi4+0x1fe>
 800100e:	ebb8 0203 	subs.w	r2, r8, r3
 8001012:	eb64 0409 	sbc.w	r4, r4, r9
 8001016:	fa04 f606 	lsl.w	r6, r4, r6
 800101a:	fa22 f301 	lsr.w	r3, r2, r1
 800101e:	431e      	orrs	r6, r3
 8001020:	40cc      	lsrs	r4, r1
 8001022:	e9c5 6400 	strd	r6, r4, [r5]
 8001026:	2100      	movs	r1, #0
 8001028:	e74f      	b.n	8000eca <__udivmoddi4+0xa2>
 800102a:	fbb1 fcf2 	udiv	ip, r1, r2
 800102e:	0c01      	lsrs	r1, r0, #16
 8001030:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001034:	b280      	uxth	r0, r0
 8001036:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800103a:	463b      	mov	r3, r7
 800103c:	4638      	mov	r0, r7
 800103e:	463c      	mov	r4, r7
 8001040:	46b8      	mov	r8, r7
 8001042:	46be      	mov	lr, r7
 8001044:	2620      	movs	r6, #32
 8001046:	fbb1 f1f7 	udiv	r1, r1, r7
 800104a:	eba2 0208 	sub.w	r2, r2, r8
 800104e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001052:	e766      	b.n	8000f22 <__udivmoddi4+0xfa>
 8001054:	4601      	mov	r1, r0
 8001056:	e718      	b.n	8000e8a <__udivmoddi4+0x62>
 8001058:	4610      	mov	r0, r2
 800105a:	e72c      	b.n	8000eb6 <__udivmoddi4+0x8e>
 800105c:	f1c6 0220 	rsb	r2, r6, #32
 8001060:	fa2e f302 	lsr.w	r3, lr, r2
 8001064:	40b7      	lsls	r7, r6
 8001066:	40b1      	lsls	r1, r6
 8001068:	fa20 f202 	lsr.w	r2, r0, r2
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	430a      	orrs	r2, r1
 8001072:	fbb3 f8fe 	udiv	r8, r3, lr
 8001076:	b2bc      	uxth	r4, r7
 8001078:	fb0e 3318 	mls	r3, lr, r8, r3
 800107c:	0c11      	lsrs	r1, r2, #16
 800107e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001082:	fb08 f904 	mul.w	r9, r8, r4
 8001086:	40b0      	lsls	r0, r6
 8001088:	4589      	cmp	r9, r1
 800108a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800108e:	b280      	uxth	r0, r0
 8001090:	d93e      	bls.n	8001110 <__udivmoddi4+0x2e8>
 8001092:	1879      	adds	r1, r7, r1
 8001094:	f108 3cff 	add.w	ip, r8, #4294967295
 8001098:	d201      	bcs.n	800109e <__udivmoddi4+0x276>
 800109a:	4589      	cmp	r9, r1
 800109c:	d81f      	bhi.n	80010de <__udivmoddi4+0x2b6>
 800109e:	eba1 0109 	sub.w	r1, r1, r9
 80010a2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a6:	fb09 f804 	mul.w	r8, r9, r4
 80010aa:	fb0e 1119 	mls	r1, lr, r9, r1
 80010ae:	b292      	uxth	r2, r2
 80010b0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010b4:	4542      	cmp	r2, r8
 80010b6:	d229      	bcs.n	800110c <__udivmoddi4+0x2e4>
 80010b8:	18ba      	adds	r2, r7, r2
 80010ba:	f109 31ff 	add.w	r1, r9, #4294967295
 80010be:	d2c4      	bcs.n	800104a <__udivmoddi4+0x222>
 80010c0:	4542      	cmp	r2, r8
 80010c2:	d2c2      	bcs.n	800104a <__udivmoddi4+0x222>
 80010c4:	f1a9 0102 	sub.w	r1, r9, #2
 80010c8:	443a      	add	r2, r7
 80010ca:	e7be      	b.n	800104a <__udivmoddi4+0x222>
 80010cc:	45f0      	cmp	r8, lr
 80010ce:	d29d      	bcs.n	800100c <__udivmoddi4+0x1e4>
 80010d0:	ebbe 0302 	subs.w	r3, lr, r2
 80010d4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010d8:	3801      	subs	r0, #1
 80010da:	46e1      	mov	r9, ip
 80010dc:	e796      	b.n	800100c <__udivmoddi4+0x1e4>
 80010de:	eba7 0909 	sub.w	r9, r7, r9
 80010e2:	4449      	add	r1, r9
 80010e4:	f1a8 0c02 	sub.w	ip, r8, #2
 80010e8:	fbb1 f9fe 	udiv	r9, r1, lr
 80010ec:	fb09 f804 	mul.w	r8, r9, r4
 80010f0:	e7db      	b.n	80010aa <__udivmoddi4+0x282>
 80010f2:	4673      	mov	r3, lr
 80010f4:	e77f      	b.n	8000ff6 <__udivmoddi4+0x1ce>
 80010f6:	4650      	mov	r0, sl
 80010f8:	e766      	b.n	8000fc8 <__udivmoddi4+0x1a0>
 80010fa:	4608      	mov	r0, r1
 80010fc:	e6fd      	b.n	8000efa <__udivmoddi4+0xd2>
 80010fe:	443b      	add	r3, r7
 8001100:	3a02      	subs	r2, #2
 8001102:	e733      	b.n	8000f6c <__udivmoddi4+0x144>
 8001104:	f1ac 0c02 	sub.w	ip, ip, #2
 8001108:	443b      	add	r3, r7
 800110a:	e71c      	b.n	8000f46 <__udivmoddi4+0x11e>
 800110c:	4649      	mov	r1, r9
 800110e:	e79c      	b.n	800104a <__udivmoddi4+0x222>
 8001110:	eba1 0109 	sub.w	r1, r1, r9
 8001114:	46c4      	mov	ip, r8
 8001116:	fbb1 f9fe 	udiv	r9, r1, lr
 800111a:	fb09 f804 	mul.w	r8, r9, r4
 800111e:	e7c4      	b.n	80010aa <__udivmoddi4+0x282>

08001120 <__aeabi_idiv0>:
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <battery_send>:
#include "battery.h"


int battery_send(struct BATTERY_s* battery  , uint8_t* data, uint8_t len)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	4613      	mov	r3, r2
 8001130:	71fb      	strb	r3, [r7, #7]
    uint16_t temp_len = battery->need_send_len + len;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8001138:	b29a      	uxth	r2, r3
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	b29b      	uxth	r3, r3
 800113e:	4413      	add	r3, r2
 8001140:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= ENC_SEND_BUFF_SIZE && battery->tc_flg){
 8001142:	8afb      	ldrh	r3, [r7, #22]
 8001144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001148:	d82d      	bhi.n	80011a6 <battery_send+0x82>
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 8001150:	2b00      	cmp	r3, #0
 8001152:	d028      	beq.n	80011a6 <battery_send+0x82>
        memcpy(&battery->send_buf[battery->need_send_len],data,len);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800115a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	3304      	adds	r3, #4
 8001164:	79fa      	ldrb	r2, [r7, #7]
 8001166:	68b9      	ldr	r1, [r7, #8]
 8001168:	4618      	mov	r0, r3
 800116a:	f010 f86b 	bl	8011244 <memcpy>
        battery->need_send_len = temp_len;
 800116e:	8afa      	ldrh	r2, [r7, #22]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        battery->tc_flg = false;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
        battery->cur_send_len = battery->need_send_len;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
        HAL_UART_Transmit_DMA(battery->usart, battery->send_buf,battery->cur_send_len);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800119a:	b29b      	uxth	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	f00e fca1 	bl	800fae4 <HAL_UART_Transmit_DMA>
    }
    else{
        return -1;
    }
    return 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e001      	b.n	80011aa <battery_send+0x86>
        return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <battery_read_message>:

int battery_read_message(struct BATTERY_s* battery )
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
    uint8_t data[] = {0xdd,0x03,0x00,0x00,0x77};
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <battery_read_message+0x54>)
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c6:	6018      	str	r0, [r3, #0]
 80011c8:	3304      	adds	r3, #4
 80011ca:	7019      	strb	r1, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,2);
 80011cc:	f107 0308 	add.w	r3, r7, #8
 80011d0:	3301      	adds	r3, #1
 80011d2:	2102      	movs	r1, #2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f007 fa83 	bl	80086e0 <calculate_checksum>
 80011da:	4603      	mov	r3, r0
 80011dc:	73fb      	strb	r3, [r7, #15]
    data[3] = check;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	72fb      	strb	r3, [r7, #11]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 80011e2:	f107 0308 	add.w	r3, r7, #8
 80011e6:	2205      	movs	r2, #5
 80011e8:	4619      	mov	r1, r3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ff9a 	bl	8001124 <battery_send>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d002      	beq.n	80011fc <battery_read_message+0x48>
        return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e000      	b.n	80011fe <battery_read_message+0x4a>
    }
    return 0;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	080112bc 	.word	0x080112bc

0800120c <battery_read_voltage>:

int battery_read_voltage(struct BATTERY_s* battery )
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
    uint8_t data[] = {0xdd,0x04,0x00,0x00,0x77};
 8001214:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <battery_read_voltage+0x54>)
 8001216:	f107 0308 	add.w	r3, r7, #8
 800121a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800121e:	6018      	str	r0, [r3, #0]
 8001220:	3304      	adds	r3, #4
 8001222:	7019      	strb	r1, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,2);
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	3301      	adds	r3, #1
 800122a:	2102      	movs	r1, #2
 800122c:	4618      	mov	r0, r3
 800122e:	f007 fa57 	bl	80086e0 <calculate_checksum>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
    data[3] = check;
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	72fb      	strb	r3, [r7, #11]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	2205      	movs	r2, #5
 8001240:	4619      	mov	r1, r3
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff6e 	bl	8001124 <battery_send>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <battery_read_voltage+0x48>
        return -1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
 8001252:	e000      	b.n	8001256 <battery_read_voltage+0x4a>
    }
    return 0;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	080112c4 	.word	0x080112c4

08001264 <battery_set_press_time>:

int battery_set_press_time(struct BATTERY_s* battery , uint16_t long_time,uint16_t short_time)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	807b      	strh	r3, [r7, #2]
 8001270:	4613      	mov	r3, r2
 8001272:	803b      	strh	r3, [r7, #0]
    uint8_t data[] = {0xdd,0x05,0x04,0x00,0x00,0x00,0x00,0x00,0x77};
 8001274:	4a16      	ldr	r2, [pc, #88]	@ (80012d0 <battery_set_press_time+0x6c>)
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	ca07      	ldmia	r2, {r0, r1, r2}
 800127c:	c303      	stmia	r3!, {r0, r1}
 800127e:	701a      	strb	r2, [r3, #0]
    memcpy(data + 3,&short_time,2);
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	3303      	adds	r3, #3
 8001286:	883a      	ldrh	r2, [r7, #0]
 8001288:	801a      	strh	r2, [r3, #0]
    memcpy(data + 5,&long_time,2);
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	3305      	adds	r3, #5
 8001290:	887a      	ldrh	r2, [r7, #2]
 8001292:	801a      	strh	r2, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,6);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	3301      	adds	r3, #1
 800129a:	2106      	movs	r1, #6
 800129c:	4618      	mov	r0, r3
 800129e:	f007 fa1f 	bl	80086e0 <calculate_checksum>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
    data[7] = check;
 80012a6:	7dfb      	ldrb	r3, [r7, #23]
 80012a8:	74fb      	strb	r3, [r7, #19]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2209      	movs	r2, #9
 80012b0:	4619      	mov	r1, r3
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff36 	bl	8001124 <battery_send>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d002      	beq.n	80012c4 <battery_set_press_time+0x60>
        return -1;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	e000      	b.n	80012c6 <battery_set_press_time+0x62>
    }
    return 0;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	080112cc 	.word	0x080112cc

080012d4 <battery_led_control>:

int battery_led_control(struct BATTERY_s* battery , uint8_t led_control,uint8_t led_4_3,uint8_t led_2_1)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	4608      	mov	r0, r1
 80012de:	4611      	mov	r1, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	4603      	mov	r3, r0
 80012e4:	70fb      	strb	r3, [r7, #3]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70bb      	strb	r3, [r7, #2]
 80012ea:	4613      	mov	r3, r2
 80012ec:	707b      	strb	r3, [r7, #1]
    uint8_t data[] = {0xdd,0x05,0x03,0x00,0x00,0x00,0x00,0x77};
 80012ee:	4a19      	ldr	r2, [pc, #100]	@ (8001354 <battery_led_control+0x80>)
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f8:	e883 0003 	stmia.w	r3, {r0, r1}
    memcpy(data + 3,&led_control,1);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	3303      	adds	r3, #3
 8001302:	78fa      	ldrb	r2, [r7, #3]
 8001304:	701a      	strb	r2, [r3, #0]
    memcpy(data + 4,&led_4_3,1);
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	3304      	adds	r3, #4
 800130c:	78ba      	ldrb	r2, [r7, #2]
 800130e:	701a      	strb	r2, [r3, #0]
    memcpy(data + 5,&led_2_1,1);
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	3305      	adds	r3, #5
 8001316:	787a      	ldrb	r2, [r7, #1]
 8001318:	701a      	strb	r2, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,5);
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	3301      	adds	r3, #1
 8001320:	2105      	movs	r1, #5
 8001322:	4618      	mov	r0, r3
 8001324:	f007 f9dc 	bl	80086e0 <calculate_checksum>
 8001328:	4603      	mov	r3, r0
 800132a:	75fb      	strb	r3, [r7, #23]
    data[6] = check;
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	74bb      	strb	r3, [r7, #18]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	2208      	movs	r2, #8
 8001336:	4619      	mov	r1, r3
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff fef3 	bl	8001124 <battery_send>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <battery_led_control+0x76>
        return -1;
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	e000      	b.n	800134c <battery_led_control+0x78>
    }
    return 0;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3718      	adds	r7, #24
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	080112d8 	.word	0x080112d8

08001358 <battery_check_handle>:

int battery_check_handle(uint8_t *data , uint16_t len)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]
    if((data[1] == BATTERY_GET_MSG || data[1] == BATTERY_GET_MONOMER_VOLTAGE || data[1] == BATTERY_SET_PRESS_TIME || data[1] == BATTERY_LED_CONTROL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3301      	adds	r3, #1
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b03      	cmp	r3, #3
 800136c:	d00e      	beq.n	800138c <battery_check_handle+0x34>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	3301      	adds	r3, #1
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b04      	cmp	r3, #4
 8001376:	d009      	beq.n	800138c <battery_check_handle+0x34>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3301      	adds	r3, #1
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b05      	cmp	r3, #5
 8001380:	d004      	beq.n	800138c <battery_check_handle+0x34>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3301      	adds	r3, #1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b06      	cmp	r3, #6
 800138a:	d105      	bne.n	8001398 <battery_check_handle+0x40>
       && (data[0] == 0xdd)) {
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2bdd      	cmp	r3, #221	@ 0xdd
 8001392:	d101      	bne.n	8001398 <battery_check_handle+0x40>
        return RECE_DATA_PROCESS_SUCCESS;
 8001394:	2301      	movs	r3, #1
 8001396:	e000      	b.n	800139a <battery_check_handle+0x42>
    }
    return RECE_DATA_PROCESS_FAIL;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <battery_data_process>:

int battery_data_process(struct BATTERY_s* battery , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b08b      	sub	sp, #44	@ 0x2c
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	80fb      	strh	r3, [r7, #6]
    BATTERY_HANDLE_t *handle;
    BATTERY_DATA_t *battery_data;
    BATTERY_CHECK_t *rece_check;
    uint16_t pack_data_length = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t check = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    handle = (BATTERY_HANDLE_t *)data;
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	61fb      	str	r3, [r7, #28]
    battery_data = (BATTERY_DATA_t *)(data + sizeof(BATTERY_HANDLE_t));
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	3303      	adds	r3, #3
 80013ca:	61bb      	str	r3, [r7, #24]
    pack_data_length = sizeof(BATTERY_HANDLE_t) + handle->len + sizeof(BATTERY_CHECK_t);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	789b      	ldrb	r3, [r3, #2]
 80013d0:	3305      	adds	r3, #5
 80013d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rece_check = (BATTERY_CHECK_t *)(data + sizeof(BATTERY_HANDLE_t) + handle->len);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	3303      	adds	r3, #3
 80013da:	68ba      	ldr	r2, [r7, #8]
 80013dc:	4413      	add	r3, r2
 80013de:	617b      	str	r3, [r7, #20]
    check = calculate_checksum(data + 1,sizeof(BATTERY_HANDLE_t) + handle->len - 1);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	789b      	ldrb	r3, [r3, #2]
 80013e8:	3302      	adds	r3, #2
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4619      	mov	r1, r3
 80013ee:	4610      	mov	r0, r2
 80013f0:	f007 f976 	bl	80086e0 <calculate_checksum>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if(len < pack_data_length) {
 80013fa:	88fa      	ldrh	r2, [r7, #6]
 80013fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013fe:	429a      	cmp	r2, r3
 8001400:	d201      	bcs.n	8001406 <battery_data_process+0x5e>
        return RECE_DATA_PROCESS_WAIT;
 8001402:	2302      	movs	r3, #2
 8001404:	e0f5      	b.n	80015f2 <battery_data_process+0x24a>
    }

    if(check != rece_check->check) {
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800140e:	429a      	cmp	r2, r3
 8001410:	d001      	beq.n	8001416 <battery_data_process+0x6e>
        return RECE_DATA_PROCESS_FAIL;
 8001412:	2300      	movs	r3, #0
 8001414:	e0ed      	b.n	80015f2 <battery_data_process+0x24a>
    }

    *rece_pack_len = pack_data_length;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800141a:	801a      	strh	r2, [r3, #0]

    switch(handle->cmdcode) {
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	785b      	ldrb	r3, [r3, #1]
 8001420:	3b03      	subs	r3, #3
 8001422:	2b03      	cmp	r3, #3
 8001424:	f200 80e3 	bhi.w	80015ee <battery_data_process+0x246>
 8001428:	a201      	add	r2, pc, #4	@ (adr r2, 8001430 <battery_data_process+0x88>)
 800142a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142e:	bf00      	nop
 8001430:	08001441 	.word	0x08001441
 8001434:	08001587 	.word	0x08001587
 8001438:	080015ef 	.word	0x080015ef
 800143c:	080015ef 	.word	0x080015ef
        case BATTERY_GET_MSG: {
            battery->voltage = (battery_data->data[1] | (battery_data->data[0] << 8)) * 0.001;
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	785b      	ldrb	r3, [r3, #1]
 8001444:	461a      	mov	r2, r3
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	4313      	orrs	r3, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f820 	bl	8000494 <__aeabi_i2d>
 8001454:	a36a      	add	r3, pc, #424	@ (adr r3, 8001600 <battery_data_process+0x258>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff f885 	bl	8000568 <__aeabi_dmul>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f7ff fb19 	bl	8000a9c <__aeabi_d2f>
 800146a:	4602      	mov	r2, r0
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
            battery->current = (battery_data->data[3] | (battery_data->data[2] << 8)) * 0.01;
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	78db      	ldrb	r3, [r3, #3]
 8001476:	461a      	mov	r2, r3
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	789b      	ldrb	r3, [r3, #2]
 800147c:	021b      	lsls	r3, r3, #8
 800147e:	4313      	orrs	r3, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f807 	bl	8000494 <__aeabi_i2d>
 8001486:	a361      	add	r3, pc, #388	@ (adr r3, 800160c <battery_data_process+0x264>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f86c 	bl	8000568 <__aeabi_dmul>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fb00 	bl	8000a9c <__aeabi_d2f>
 800149c:	4602      	mov	r2, r0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
            battery->standard_power = (battery_data->data[5] | (battery_data->data[4] << 8)) ;
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	795b      	ldrb	r3, [r3, #5]
 80014a8:	461a      	mov	r2, r3
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	791b      	ldrb	r3, [r3, #4]
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	4313      	orrs	r3, r2
 80014b2:	ee07 3a90 	vmov	s15, r3
 80014b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            battery->current_power = (battery_data->data[7] | (battery_data->data[6] << 8));
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	79db      	ldrb	r3, [r3, #7]
 80014c4:	461a      	mov	r2, r3
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	799b      	ldrb	r3, [r3, #6]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	4313      	orrs	r3, r2
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228
            battery->charging_time = (battery_data->data[9] | (battery_data->data[8] << 8));
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	7a5b      	ldrb	r3, [r3, #9]
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	7a1b      	ldrb	r3, [r3, #8]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
            battery->protection_status = (battery_data->data[11] | (battery_data->data[10] << 8));
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	7adb      	ldrb	r3, [r3, #11]
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	7a9b      	ldrb	r3, [r3, #10]
 8001502:	b21b      	sxth	r3, r3
 8001504:	021b      	lsls	r3, r3, #8
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21b      	sxth	r3, r3
 800150c:	b29a      	uxth	r2, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f8a3 222e 	strh.w	r2, [r3, #558]	@ 0x22e
            battery->cycle_count = (battery_data->data[13] | (battery_data->data[12] << 8));
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	7b5b      	ldrb	r3, [r3, #13]
 8001518:	b21a      	sxth	r2, r3
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	7b1b      	ldrb	r3, [r3, #12]
 800151e:	b21b      	sxth	r3, r3
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21b      	sxth	r3, r3
 8001528:	b29a      	uxth	r2, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f8a3 2230 	strh.w	r2, [r3, #560]	@ 0x230
            battery->SOH = battery_data->data[14];
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	7b9a      	ldrb	r2, [r3, #14]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f883 2232 	strb.w	r2, [r3, #562]	@ 0x232
            battery->RSOC = battery_data->data[15];
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	7bda      	ldrb	r2, [r3, #15]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f883 2233 	strb.w	r2, [r3, #563]	@ 0x233
            battery->FET_status = battery_data->data[16];
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	7c1a      	ldrb	r2, [r3, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f883 2234 	strb.w	r2, [r3, #564]	@ 0x234
            battery->battery_num = battery_data->data[17];
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	7c5a      	ldrb	r2, [r3, #17]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f883 2235 	strb.w	r2, [r3, #565]	@ 0x235
            battery->NTC_temperature = ((battery_data->data[19] | (battery_data->data[18] << 8)) - 2731)/10;
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	7cdb      	ldrb	r3, [r3, #19]
 800155c:	461a      	mov	r2, r3
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	7c9b      	ldrb	r3, [r3, #18]
 8001562:	021b      	lsls	r3, r3, #8
 8001564:	4313      	orrs	r3, r2
 8001566:	f6a3 23ab 	subw	r3, r3, #2731	@ 0xaab
 800156a:	4a27      	ldr	r2, [pc, #156]	@ (8001608 <battery_data_process+0x260>)
 800156c:	fb82 1203 	smull	r1, r2, r2, r3
 8001570:	1092      	asrs	r2, r2, #2
 8001572:	17db      	asrs	r3, r3, #31
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	ee07 3a90 	vmov	s15, r3
 800157a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	edc3 7a8e 	vstr	s15, [r3, #568]	@ 0x238
            break;
 8001584:	e034      	b.n	80015f0 <battery_data_process+0x248>
        }
        case BATTERY_GET_MONOMER_VOLTAGE: {
            for(uint8_t i = 0; i < BATTERY_NUM; i++) {
 8001586:	2300      	movs	r3, #0
 8001588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800158c:	e02a      	b.n	80015e4 <battery_data_process+0x23c>
                battery->monomer_battery[i] = (battery_data->data[2*i + 1] | (battery_data->data[2*i] << 8)) * 0.001;
 800158e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	3301      	adds	r3, #1
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	5cd3      	ldrb	r3, [r2, r3]
 800159a:	4619      	mov	r1, r3
 800159c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	5cd3      	ldrb	r3, [r2, r3]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	430b      	orrs	r3, r1
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ff72 	bl	8000494 <__aeabi_i2d>
 80015b0:	a313      	add	r3, pc, #76	@ (adr r3, 8001600 <battery_data_process+0x258>)
 80015b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b6:	f7fe ffd7 	bl	8000568 <__aeabi_dmul>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f7ff fa69 	bl	8000a9c <__aeabi_d2f>
 80015ca:	4601      	mov	r1, r0
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	f104 038e 	add.w	r3, r4, #142	@ 0x8e
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3304      	adds	r3, #4
 80015d8:	6019      	str	r1, [r3, #0]
            for(uint8_t i = 0; i < BATTERY_NUM; i++) {
 80015da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015de:	3301      	adds	r3, #1
 80015e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d9d0      	bls.n	800158e <battery_data_process+0x1e6>
            }
            break;
 80015ec:	e000      	b.n	80015f0 <battery_data_process+0x248>
        }
        case BATTERY_LED_CONTROL: {
            break;
        }
        default: 
            break;
 80015ee:	bf00      	nop
    }
    return 0;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	372c      	adds	r7, #44	@ 0x2c
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	f3af 8000 	nop.w
 8001600:	d2f1a9fc 	.word	0xd2f1a9fc
 8001604:	3f50624d 	.word	0x3f50624d
 8001608:	66666667 	.word	0x66666667
 800160c:	47ae147b 	.word	0x47ae147b
 8001610:	3f847ae1 	.word	0x3f847ae1

08001614 <battery_rece>:

int battery_rece(struct BATTERY_s* battery ) //
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    int result = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
    int rece_start_idx = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]
    int rece_idx = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	613b      	str	r3, [r7, #16]
    uint16_t rece_pack_len = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	817b      	strh	r3, [r7, #10]
    battery->cur_analysis_len = battery->cur_rece_len;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    if(battery->cur_analysis_len <= 1){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800163e:	2b01      	cmp	r3, #1
 8001640:	d84c      	bhi.n	80016dc <battery_rece+0xc8>
        return 0;
 8001642:	2300      	movs	r3, #0
 8001644:	e06c      	b.n	8001720 <battery_rece+0x10c>
    }
    while(battery->cur_analysis_len > 1){
        result = battery_check_handle(&battery->rcve_buf[rece_idx],battery->cur_analysis_len);
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	4413      	add	r3, r2
 800164c:	1d1a      	adds	r2, r3, #4
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001654:	b29b      	uxth	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	4610      	mov	r0, r2
 800165a:	f7ff fe7d 	bl	8001358 <battery_check_handle>
 800165e:	60f8      	str	r0, [r7, #12]
        if(result == RECE_DATA_PROCESS_FAIL) {
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10a      	bne.n	800167c <battery_rece+0x68>
            battery->cur_analysis_len -= 1;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800166c:	1e5a      	subs	r2, r3, #1
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            rece_idx += 1;
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	3301      	adds	r3, #1
 8001678:	613b      	str	r3, [r7, #16]
            continue;
 800167a:	e02f      	b.n	80016dc <battery_rece+0xc8>
        }

        result = battery_data_process(battery,&battery->rcve_buf[rece_idx],battery->cur_analysis_len,&rece_pack_len);
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4413      	add	r3, r2
 8001682:	1d19      	adds	r1, r3, #4
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800168a:	b29a      	uxth	r2, r3
 800168c:	f107 030a 	add.w	r3, r7, #10
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fe89 	bl	80013a8 <battery_data_process>
 8001696:	60f8      	str	r0, [r7, #12]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <battery_rece+0xa6>
            rece_idx += rece_pack_len;
 800169e:	897b      	ldrh	r3, [r7, #10]
 80016a0:	461a      	mov	r2, r3
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4413      	add	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
            battery->cur_analysis_len -= rece_pack_len;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016ae:	897a      	ldrh	r2, [r7, #10]
 80016b0:	1a9a      	subs	r2, r3, r2
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80016b8:	e010      	b.n	80016dc <battery_rece+0xc8>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d102      	bne.n	80016c6 <battery_rece+0xb2>
            rece_start_idx = rece_idx;
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	617b      	str	r3, [r7, #20]
            break;
 80016c4:	e00f      	b.n	80016e6 <battery_rece+0xd2>
        }
        else {
            rece_idx += 1;
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	3301      	adds	r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
            battery->cur_analysis_len -= 1;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016d2:	1e5a      	subs	r2, r3, #1
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80016da:	bf00      	nop
    while(battery->cur_analysis_len > 1){
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d8af      	bhi.n	8001646 <battery_rece+0x32>
        }
    }
    if(battery->cur_analysis_len > 0){
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d012      	beq.n	8001716 <battery_rece+0x102>
        memcpy(battery->rcve_buf,battery->rcve_buf+rece_start_idx,battery->cur_analysis_len);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	1d18      	adds	r0, r3, #4
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	1d1a      	adds	r2, r3, #4
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	18d1      	adds	r1, r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001702:	461a      	mov	r2, r3
 8001704:	f00f fd9e 	bl	8011244 <memcpy>
        battery->cur_rece_len = battery->cur_analysis_len;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 8001714:	e003      	b.n	800171e <battery_rece+0x10a>
    }
    else{
        battery->cur_rece_len = 0;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    }
    return 0;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <battery_tx_cp>:

void battery_tx_cp(struct BATTERY_s *battery)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
    battery->tc_flg = true;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    int diff_len = battery->need_send_len - battery->cur_send_len;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0){
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2b00      	cmp	r3, #0
 800174c:	dd17      	ble.n	800177e <battery_tx_cp+0x56>
        memcpy(battery->send_buf,&battery->send_buf[battery->cur_send_len],diff_len);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f503 7082 	add.w	r0, r3, #260	@ 0x104
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800175a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	3304      	adds	r3, #4
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4619      	mov	r1, r3
 8001768:	f00f fd6c 	bl	8011244 <memcpy>
        battery->need_send_len = diff_len;
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        battery->cur_send_len = 0;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    }
    else{
        battery->need_send_len = 0;
    }
}
 800177c:	e003      	b.n	8001786 <battery_tx_cp+0x5e>
        battery->need_send_len = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <battery_rx_idle>:

void battery_rx_idle(struct BATTERY_s *battery)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b084      	sub	sp, #16
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(battery->usart,UART_FLAG_IDLE)){
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f003 0310 	and.w	r3, r3, #16
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d14e      	bne.n	8001844 <battery_rx_idle+0xb6>
        __HAL_UART_CLEAR_IDLEFLAG(battery->usart);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2210      	movs	r2, #16
 80017ae:	621a      	str	r2, [r3, #32]
        uint16_t cnt = BAT_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(battery->usart->hdmarx) - battery->rx_idx;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80017cc:	81fb      	strh	r3, [r7, #14]
        if(cnt > BAT_RECE_BUFF_SIZE) {
 80017ce:	89fb      	ldrh	r3, [r7, #14]
 80017d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017d4:	d908      	bls.n	80017e8 <battery_rx_idle+0x5a>
            battery->cur_rece_len = 0;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            battery->rx_idx = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            return;
 80017e6:	e02d      	b.n	8001844 <battery_rx_idle+0xb6>
        }
        uint16_t all_len = cnt + battery->cur_rece_len;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	89fb      	ldrh	r3, [r7, #14]
 80017f2:	4413      	add	r3, r2
 80017f4:	81bb      	strh	r3, [r7, #12]
        if(all_len <= BAT_RECE_BUFF_SIZE){
 80017f6:	89bb      	ldrh	r3, [r7, #12]
 80017f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017fc:	d822      	bhi.n	8001844 <battery_rx_idle+0xb6>
            memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	4413      	add	r3, r2
 8001808:	1d18      	adds	r0, r3, #4
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8001816:	4413      	add	r3, r2
 8001818:	89fa      	ldrh	r2, [r7, #14]
 800181a:	4619      	mov	r1, r3
 800181c:	f00f fd12 	bl	8011244 <memcpy>
            battery->cur_rece_len = all_len;
 8001820:	89ba      	ldrh	r2, [r7, #12]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            battery->rx_idx = BAT_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(battery->usart->hdmarx);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            battery->rx_flg = true;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        }
        else{
            //to do 
        }
    }
}
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <battery_rx_half>:


void battery_rx_half(struct BATTERY_s *battery)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b084      	sub	sp, #16
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
    uint16_t cnt = BAT_HALF_RECE_BUFF_SIZE - battery->rx_idx;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8001858:	b29b      	uxth	r3, r3
 800185a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800185e:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + battery->cur_rece_len;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8001866:	b29a      	uxth	r2, r3
 8001868:	89fb      	ldrh	r3, [r7, #14]
 800186a:	4413      	add	r3, r2
 800186c:	81bb      	strh	r3, [r7, #12]
    if(all_len <= BAT_RECE_BUFF_SIZE) {
 800186e:	89bb      	ldrh	r3, [r7, #12]
 8001870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001874:	d81c      	bhi.n	80018b0 <battery_rx_half+0x66>
        memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	1d18      	adds	r0, r3, #4
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800188e:	4413      	add	r3, r2
 8001890:	89fa      	ldrh	r2, [r7, #14]
 8001892:	4619      	mov	r1, r3
 8001894:	f00f fcd6 	bl	8011244 <memcpy>
        battery->cur_rece_len = all_len;
 8001898:	89ba      	ldrh	r2, [r7, #12]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        battery->rx_idx = BAT_RECE_BUFF_SIZE / 2;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2280      	movs	r2, #128	@ 0x80
 80018a4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        battery->rx_flg = true;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    }
    else {
        //to do
    }
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <battery_rx_cp>:

void battery_rx_cp(struct BATTERY_s *battery)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
    uint16_t cnt = BAT_RECE_BUFF_SIZE - battery->rx_idx;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80018cc:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + battery->cur_rece_len;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	89fb      	ldrh	r3, [r7, #14]
 80018d8:	4413      	add	r3, r2
 80018da:	81bb      	strh	r3, [r7, #12]

    if(all_len <= BAT_RECE_BUFF_SIZE) {
 80018dc:	89bb      	ldrh	r3, [r7, #12]
 80018de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018e2:	d81c      	bhi.n	800191e <battery_rx_cp+0x66>
        memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	1d18      	adds	r0, r3, #4
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80018fc:	4413      	add	r3, r2
 80018fe:	89fa      	ldrh	r2, [r7, #14]
 8001900:	4619      	mov	r1, r3
 8001902:	f00f fc9f 	bl	8011244 <memcpy>
        battery->cur_rece_len = all_len;
 8001906:	89ba      	ldrh	r2, [r7, #12]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        battery->rx_idx = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        battery->rx_flg = true;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    }
    else {
        //to do
    }

}
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <battery_loop>:

void battery_loop(struct BATTERY_s *battery)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
    battery_read_message(battery);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff fc40 	bl	80011b4 <battery_read_message>
    battery_rece(battery);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff fe6d 	bl	8001614 <battery_rece>
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <battery_init>:

void battery_init(struct BATTERY_s *battery)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
    battery->tc_flg = true;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    battery->rx_flg = 0;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    battery->cur_rece_len = 0;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    battery->cur_analysis_len = 0;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    battery->cur_send_len = 0;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    battery->need_send_len = 0;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
    battery->rx_idx = 0;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
    battery->short_press_time = 0;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
    battery->long_press_time = 0;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
    battery->control_bit = 0;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2258 	strb.w	r2, [r3, #600]	@ 0x258
    battery->led4_led3_status = 0;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2259 	strb.w	r2, [r3, #601]	@ 0x259
    battery->led2_led1_status = 0;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 225a 	strb.w	r2, [r3, #602]	@ 0x25a
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <calibration_start>:
#include "calibration.h"
#include "encoder.h"

void calibration_start(struct CALIBRATION_s *calibration ,struct USR_CONFIG_s *usr_config)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
    usr_config->encoder_dir = +1;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	2201      	movs	r2, #1
 80019c8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    usr_config->calib_valid = false;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    calibration->calib_step = CS_DIR_PP_START;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2a3d 	strb.w	r2, [r3, #2621]	@ 0xa3d
    calibration->phase_set = 0;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	605a      	str	r2, [r3, #4]
    calibration->error_lut_idx = 0;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
    usr_config->encoder_ele_offest = 0;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    calibration->error_lut_mov = 0;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f503 6323 	add.w	r3, r3, #2608	@ 0xa30
 80019fc:	4619      	mov	r1, r3
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9c1 2300 	strd	r2, r3, [r1]
    calibration->loop_count = 0;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
    calibration->get_out_count = 0;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2a3c 	strb.w	r2, [r3, #2620]	@ 0xa3c
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <calibration_end>:


void calibration_end(struct CALIBRATION_s *calibration ,struct FOC_s *foc ,struct PWM_GEN_s *pwm_gen)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
    calibration->calib_step = CS_NULL;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2a3d 	strb.w	r2, [r3, #2621]	@ 0xa3d
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	0000      	movs	r0, r0
	...

08001a48 <calibration_loop>:


void calibration_loop(struct MOTOR_s *motor)
{
 8001a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a4c:	b09a      	sub	sp, #104	@ 0x68
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6178      	str	r0, [r7, #20]
    float calib_phase_vel =  motor->usrconfig.motor_pole_pairs * M_2PI;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a58:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8001d6c <calibration_loop+0x324>
 8001a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a68:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float time = (float)motor->calibration.loop_count * CURRENT_MEASURE_PERIOD;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a70:	ee07 3a90 	vmov	s15, r3
 8001a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a78:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001d70 <calibration_loop+0x328>
 8001a7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a80:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    const float voltage = motor->usrconfig.calib_voltage;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a8a:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	63bb      	str	r3, [r7, #56]	@ 0x38

    int32_t diff = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	637b      	str	r3, [r7, #52]	@ 0x34

    switch(motor->calibration.calib_step)
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f893 3a85 	ldrb.w	r3, [r3, #2693]	@ 0xa85
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	2b09      	cmp	r3, #9
 8001aa0:	f200 861d 	bhi.w	80026de <calibration_loop+0xc96>
 8001aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8001aac <calibration_loop+0x64>)
 8001aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aaa:	bf00      	nop
 8001aac:	08001ad5 	.word	0x08001ad5
 8001ab0:	08001b8d 	.word	0x08001b8d
 8001ab4:	08001e11 	.word	0x08001e11
 8001ab8:	08001f8b 	.word	0x08001f8b
 8001abc:	0800207d 	.word	0x0800207d
 8001ac0:	080020d5 	.word	0x080020d5
 8001ac4:	0800223f 	.word	0x0800223f
 8001ac8:	080023c1 	.word	0x080023c1
 8001acc:	08002377 	.word	0x08002377
 8001ad0:	0800265d 	.word	0x0800265d
    {
        case CS_DIR_PP_START:
        {
            motor->foc.voltage(&motor->foc,voltage,0,motor->calibration.phase_set,&motor->pwm_gen);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ada:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001ae4:	3308      	adds	r3, #8
 8001ae6:	6979      	ldr	r1, [r7, #20]
 8001ae8:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001aec:	6979      	ldr	r1, [r7, #20]
 8001aee:	312c      	adds	r1, #44	@ 0x2c
 8001af0:	eeb0 1a67 	vmov.f32	s2, s15
 8001af4:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8001d74 <calibration_loop+0x32c>
 8001af8:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001afc:	4618      	mov	r0, r3
 8001afe:	4790      	blx	r2
            if(time >= 1.0f) {
 8001b00:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b10:	db11      	blt.n	8001b36 <calibration_loop+0xee>
                motor->calibration.start_count = (float)motor->encoder.shadow_count;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f503 6376 	add.w	r3, r3, #3936	@ 0xf60
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f7ff f8dc 	bl	8000cdc <__aeabi_l2f>
 8001b24:	4602      	mov	r2, r0
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	651a      	str	r2, [r3, #80]	@ 0x50
                motor->calibration.calib_step = CS_DIR_PP_LOOP;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            else if(time >= 0.5f) {
                motor->calibration.check_count = motor->encoder.one_pos_count;
                motor->usrconfig.encoder_offset = motor->calibration.check_count;
                motor->calibration.last_error_lut = motor->encoder.ele_phase;
            }
            break;
 8001b32:	f000 bdd9 	b.w	80026e8 <calibration_loop+0xca0>
            else if(time >= 0.5f) {
 8001b36:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b3a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	da01      	bge.n	8001b4c <calibration_loop+0x104>
            break;
 8001b48:	f000 bdce 	b.w	80026e8 <calibration_loop+0xca0>
                motor->calibration.check_count = motor->encoder.one_pos_count;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f8d3 3f3c 	ldr.w	r3, [r3, #3900]	@ 0xf3c
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
                motor->usrconfig.encoder_offset = motor->calibration.check_count;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b6a:	ee17 2a90 	vmov	r2, s15
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b74:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
                motor->calibration.last_error_lut = motor->encoder.ele_phase;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	f503 6379 	add.w	r3, r3, #3984	@ 0xf90
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f503 6327 	add.w	r3, r3, #2672	@ 0xa70
 8001b86:	601a      	str	r2, [r3, #0]
            break;
 8001b88:	f000 bdae 	b.w	80026e8 <calibration_loop+0xca0>
        }
        case CS_DIR_PP_LOOP:
        {
            float ele_phase = motor->encoder.phase;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	667b      	str	r3, [r7, #100]	@ 0x64
            while(ele_phase > M_2PI) ele_phase -= M_2PI;
 8001b96:	e007      	b.n	8001ba8 <calibration_loop+0x160>
 8001b98:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001b9c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001d6c <calibration_loop+0x324>
 8001ba0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ba4:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
 8001ba8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001bac:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001d6c <calibration_loop+0x324>
 8001bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb8:	dcee      	bgt.n	8001b98 <calibration_loop+0x150>

            motor->calibration.phase_set += calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001bc0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001bc4:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001d70 <calibration_loop+0x328>
 8001bc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bdc:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001be6:	3308      	adds	r3, #8
 8001be8:	6979      	ldr	r1, [r7, #20]
 8001bea:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001bee:	6979      	ldr	r1, [r7, #20]
 8001bf0:	312c      	adds	r1, #44	@ 0x2c
 8001bf2:	eeb0 1a67 	vmov.f32	s2, s15
 8001bf6:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001d74 <calibration_loop+0x32c>
 8001bfa:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001bfe:	4618      	mov	r0, r3
 8001c00:	4790      	blx	r2
            if(motor->calibration.phase_set >= M_2PI){
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001c08:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001d6c <calibration_loop+0x324>
 8001c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c14:	db79      	blt.n	8001d0a <calibration_loop+0x2c2>
				
                motor->calibration.calib_step = CS_DIR_PP_CW_LOOP;
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2203      	movs	r2, #3
 8001c1a:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                diff = motor->encoder.shadow_count - motor->calibration.start_count;
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	f503 6376 	add.w	r3, r3, #3936	@ 0xf60
 8001c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f7ff f856 	bl	8000cdc <__aeabi_l2f>
 8001c30:	ee07 0a10 	vmov	s14, r0
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c42:	ee17 3a90 	vmov	r3, s15
 8001c46:	637b      	str	r3, [r7, #52]	@ 0x34
                if(diff > 0){
 8001c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dd07      	ble.n	8001c5e <calibration_loop+0x216>
                    motor->usrconfig.encoder_dir = +1;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c54:	461a      	mov	r2, r3
 8001c56:	2301      	movs	r3, #1
 8001c58:	f8c2 3690 	str.w	r3, [r2, #1680]	@ 0x690
 8001c5c:	e007      	b.n	8001c6e <calibration_loop+0x226>
                }
                else{
                    motor->usrconfig.encoder_dir = -1;
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c64:	461a      	mov	r2, r3
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	f8c2 3690 	str.w	r3, [r2, #1680]	@ 0x690
                }
                if(ABS(motor->encoder.phase - M_2PI) > 0.5 ) {
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001c74:	edd3 7a00 	vldr	s15, [r3]
 8001c78:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001d6c <calibration_loop+0x324>
 8001c7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	dd13      	ble.n	8001cb2 <calibration_loop+0x26a>
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001d6c <calibration_loop+0x324>
 8001c98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c9c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca8:	bfcc      	ite	gt
 8001caa:	2301      	movgt	r3, #1
 8001cac:	2300      	movle	r3, #0
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	e012      	b.n	8001cd8 <calibration_loop+0x290>
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001cb8:	edd3 7a00 	vldr	s15, [r3]
 8001cbc:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001d6c <calibration_loop+0x324>
 8001cc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cc4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001cc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	bf4c      	ite	mi
 8001cd2:	2301      	movmi	r3, #1
 8001cd4:	2300      	movpl	r3, #0
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d016      	beq.n	8001d0a <calibration_loop+0x2c2>
                    motor->calibration.loop_count = 0;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	649a      	str	r2, [r3, #72]	@ 0x48
                    if(motor->calibration.get_out_count < 2) {
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f893 3a84 	ldrb.w	r3, [r3, #2692]	@ 0xa84
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d804      	bhi.n	8001cf6 <calibration_loop+0x2ae>
                        motor->calibration.calib_step = CS_REPORT_OFFSET_LUT;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	220a      	movs	r2, #10
 8001cf0:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
 8001cf4:	e009      	b.n	8001d0a <calibration_loop+0x2c2>
                    }
                    else {
                        motor->task.statusword_new.errors.cailbration = true;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8001d02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d06:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
                    }
                }
            }
            if((ABS(motor->usrconfig.calib_voltage - motor->foc.i_a ) < 0.01f) && ele_phase > M_PI) {
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d10:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d14:	ed93 7a00 	vldr	s14, [r3]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d1e:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d32:	dd25      	ble.n	8001d80 <calibration_loop+0x338>
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3a:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d3e:	ed93 7a00 	vldr	s14, [r3]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d48:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d54:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001d78 <calibration_loop+0x330>
 8001d58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	bf4c      	ite	mi
 8001d62:	2301      	movmi	r3, #1
 8001d64:	2300      	movpl	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	e024      	b.n	8001db4 <calibration_loop+0x36c>
 8001d6a:	bf00      	nop
 8001d6c:	40c90fdb 	.word	0x40c90fdb
 8001d70:	38d1b717 	.word	0x38d1b717
 8001d74:	00000000 	.word	0x00000000
 8001d78:	3c23d70a 	.word	0x3c23d70a
 8001d7c:	bc23d70a 	.word	0xbc23d70a
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d86:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d8a:	ed93 7a00 	vldr	s14, [r3]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d94:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da0:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 8001d7c <calibration_loop+0x334>
 8001da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	bfcc      	ite	gt
 8001dae:	2301      	movgt	r3, #1
 8001db0:	2300      	movle	r3, #0
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 8494 	beq.w	80026e2 <calibration_loop+0xc9a>
 8001dba:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001dbc:	f7fe fb7c 	bl	80004b8 <__aeabi_f2d>
 8001dc0:	a3b9      	add	r3, pc, #740	@ (adr r3, 80020a8 <calibration_loop+0x660>)
 8001dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc6:	f7fe fe5f 	bl	8000a88 <__aeabi_dcmpgt>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <calibration_loop+0x38c>
                motor->calibration.error_lut_mov += ele_phase;
                motor->calibration.error_lut_idx ++;
            }
            break;
 8001dd0:	f000 bc87 	b.w	80026e2 <calibration_loop+0xc9a>
                motor->calibration.error_lut_mov += ele_phase;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001dda:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001dde:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001de0:	f7fe fb6a 	bl	80004b8 <__aeabi_f2d>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4620      	mov	r0, r4
 8001dea:	4629      	mov	r1, r5
 8001dec:	f7fe fa06 	bl	80001fc <__adddf3>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	6979      	ldr	r1, [r7, #20]
 8001df6:	f501 6128 	add.w	r1, r1, #2688	@ 0xa80
 8001dfa:	e941 2302 	strd	r2, r3, [r1, #-8]
                motor->calibration.error_lut_idx ++;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001e04:	1c5a      	adds	r2, r3, #1
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f8c3 2a80 	str.w	r2, [r3, #2688]	@ 0xa80
            break;
 8001e0c:	f000 bc69 	b.w	80026e2 <calibration_loop+0xc9a>
        }
        case CS_DIR_PP_CW_LOOP:
        {
            float ele_phase = motor->encoder.phase;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	663b      	str	r3, [r7, #96]	@ 0x60
            while(ele_phase > M_2PI) ele_phase -= M_2PI;
 8001e1a:	e007      	b.n	8001e2c <calibration_loop+0x3e4>
 8001e1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001e20:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 80020c8 <calibration_loop+0x680>
 8001e24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e28:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 8001e2c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001e30:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80020c8 <calibration_loop+0x680>
 8001e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	dcee      	bgt.n	8001e1c <calibration_loop+0x3d4>

            motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001e44:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001e48:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 80020cc <calibration_loop+0x684>
 8001e4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e60:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001e6a:	3308      	adds	r3, #8
 8001e6c:	6979      	ldr	r1, [r7, #20]
 8001e6e:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001e72:	6979      	ldr	r1, [r7, #20]
 8001e74:	312c      	adds	r1, #44	@ 0x2c
 8001e76:	eeb0 1a67 	vmov.f32	s2, s15
 8001e7a:	eddf 0a95 	vldr	s1, [pc, #596]	@ 80020d0 <calibration_loop+0x688>
 8001e7e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001e82:	4618      	mov	r0, r3
 8001e84:	4790      	blx	r2
            if(motor->calibration.phase_set <= 0) { 
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001e8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d803      	bhi.n	8001e9e <calibration_loop+0x456>
				
                motor->calibration.calib_step = CS_DIR_PP_END;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2204      	movs	r2, #4
 8001e9a:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            }
            if(ABS(motor->usrconfig.calib_voltage - motor->foc.i_a ) < 0.01f && ele_phase > M_PI) {
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ea4:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eb2:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001eb6:	edd3 7a00 	vldr	s15, [r3]
 8001eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec6:	dd1a      	ble.n	8001efe <calibration_loop+0x4b6>
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ece:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001edc:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001ee0:	edd3 7a00 	vldr	s15, [r3]
 8001ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee8:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80020b8 <calibration_loop+0x670>
 8001eec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef4:	bf4c      	ite	mi
 8001ef6:	2301      	movmi	r3, #1
 8001ef8:	2300      	movpl	r3, #0
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	e019      	b.n	8001f32 <calibration_loop+0x4ea>
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f04:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001f08:	ed93 7a00 	vldr	s14, [r3]
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f12:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1e:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80020bc <calibration_loop+0x674>
 8001f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	bfcc      	ite	gt
 8001f2c:	2301      	movgt	r3, #1
 8001f2e:	2300      	movle	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 83d7 	beq.w	80026e6 <calibration_loop+0xc9e>
 8001f38:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f3a:	f7fe fabd 	bl	80004b8 <__aeabi_f2d>
 8001f3e:	a35a      	add	r3, pc, #360	@ (adr r3, 80020a8 <calibration_loop+0x660>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fda0 	bl	8000a88 <__aeabi_dcmpgt>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d100      	bne.n	8001f50 <calibration_loop+0x508>
                motor->calibration.error_lut_mov += ele_phase;
                motor->calibration.error_lut_idx ++;
            }
            break;
 8001f4e:	e3ca      	b.n	80026e6 <calibration_loop+0xc9e>
                motor->calibration.error_lut_mov += ele_phase;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001f56:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001f5a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f5c:	f7fe faac 	bl	80004b8 <__aeabi_f2d>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4620      	mov	r0, r4
 8001f66:	4629      	mov	r1, r5
 8001f68:	f7fe f948 	bl	80001fc <__adddf3>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	6979      	ldr	r1, [r7, #20]
 8001f72:	f501 6128 	add.w	r1, r1, #2688	@ 0xa80
 8001f76:	e941 2302 	strd	r2, r3, [r1, #-8]
                motor->calibration.error_lut_idx ++;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f8c3 2a80 	str.w	r2, [r3, #2688]	@ 0xa80
            break;
 8001f88:	e3ad      	b.n	80026e6 <calibration_loop+0xc9e>
        }   
        case CS_DIR_PP_END:
        {
            motor->usrconfig.encoder_ele_offest = M_2PI - (motor->calibration.error_lut_mov / motor->calibration.error_lut_idx);
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001f90:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fa7a 	bl	8000494 <__aeabi_i2d>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	4629      	mov	r1, r5
 8001fa8:	f7fe fc08 	bl	80007bc <__aeabi_ddiv>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	a13f      	add	r1, pc, #252	@ (adr r1, 80020b0 <calibration_loop+0x668>)
 8001fb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fb6:	f7fe f91f 	bl	80001f8 <__aeabi_dsub>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4610      	mov	r0, r2
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f7fe fd6b 	bl	8000a9c <__aeabi_d2f>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fce:	f503 63d3 	add.w	r3, r3, #1688	@ 0x698
 8001fd2:	601a      	str	r2, [r3, #0]
            motor->usrconfig.encoder_offset += motor->usrconfig.encoder_ele_offest * ENCODER_CPR_F / (M_2PI * motor->usrconfig.motor_pole_pairs);
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fda:	f8d3 3694 	ldr.w	r3, [r3, #1684]	@ 0x694
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fec:	f503 63d3 	add.w	r3, r3, #1688	@ 0x698
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80020c4 <calibration_loop+0x67c>
 8001ff8:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002002:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80020c8 <calibration_loop+0x680>
 800200e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002012:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800201e:	ee17 2a90 	vmov	r2, s15
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002028:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
            // motor->usrconfig.encoder_offset = motor->calibration.check_count;
            motor->usrconfig.calib_valid = true;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002032:	461a      	mov	r2, r3
 8002034:	2301      	movs	r3, #1
 8002036:	f8c2 3688 	str.w	r3, [r2, #1672]	@ 0x688
            motor->task.statecmd = IDLE;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002040:	2201      	movs	r2, #1
 8002042:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->calibration.loop_count = 0;
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	2200      	movs	r2, #0
 800204a:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002052:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800205c:	330c      	adds	r3, #12
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8002064:	3110      	adds	r1, #16
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 800206c:	3208      	adds	r2, #8
 800206e:	4618      	mov	r0, r3
 8002070:	47a0      	blx	r4
            motor->calibration.calib_step = CS_DIR_PP_START;
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            // motor->calibration.loop_count = 0;
            break;
 800207a:	e335      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_START:
        {
            motor->calibration.phase_set = 0;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	64da      	str	r2, [r3, #76]	@ 0x4c
            motor->calibration.loop_count = 0;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2200      	movs	r2, #0
 8002088:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->calibration.sample_count = 0;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
            motor->calibration.next_sample_time = 0;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	669a      	str	r2, [r3, #104]	@ 0x68
            motor->calibration.calib_step = CS_ENCODER_CW_LOOP;
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	2206      	movs	r2, #6
 800209e:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80020a2:	e321      	b.n	80026e8 <calibration_loop+0xca0>
 80020a4:	f3af 8000 	nop.w
 80020a8:	54442d18 	.word	0x54442d18
 80020ac:	400921fb 	.word	0x400921fb
 80020b0:	60000000 	.word	0x60000000
 80020b4:	401921fb 	.word	0x401921fb
 80020b8:	3c23d70a 	.word	0x3c23d70a
 80020bc:	bc23d70a 	.word	0xbc23d70a
 80020c0:	43000000 	.word	0x43000000
 80020c4:	4b000000 	.word	0x4b000000
 80020c8:	40c90fdb 	.word	0x40c90fdb
 80020cc:	38d1b717 	.word	0x38d1b717
 80020d0:	00000000 	.word	0x00000000
        }

        case CS_ENCODER_CW_LOOP:
        {
            if(motor->calibration.sample_count < (motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR)){
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020e8:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 80020c0 <calibration_loop+0x678>
 80020f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	d579      	bpl.n	80021f6 <calibration_loop+0x7ae>
                if(time > motor->calibration.next_sample_time){
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002108:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800210c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002114:	dd4a      	ble.n	80021ac <calibration_loop+0x764>
                    motor->calibration.next_sample_time += M_2PI / ((float)SAMPLES_PER_PPAIR * calib_phase_vel);
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800211c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002120:	ed5f 6a19 	vldr	s13, [pc, #-100]	@ 80020c0 <calibration_loop+0x678>
 8002124:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002128:	ed1f 6a19 	vldr	s12, [pc, #-100]	@ 80020c8 <calibration_loop+0x680>
 800212c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
                    
                    int count_ref = (motor->calibration.phase_set * ENCODER_CPR_F) / (M_2PI * (float)motor->usrconfig.motor_pole_pairs);
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002140:	ed1f 7a20 	vldr	s14, [pc, #-128]	@ 80020c4 <calibration_loop+0x67c>
 8002144:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800214e:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ed1f 7a24 	vldr	s14, [pc, #-144]	@ 80020c8 <calibration_loop+0x680>
 800215a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800215e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002166:	ee17 3a90 	vmov	r3, s15
 800216a:	623b      	str	r3, [r7, #32]
                    int error = motor->encoder.one_pos_count - count_ref;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f8d3 2f3c 	ldr.w	r2, [r3, #3900]	@ 0xf3c
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	61fb      	str	r3, [r7, #28]
                    error += ENCODER_CPR * (error<0);
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	121b      	asrs	r3, r3, #8
 800217c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002180:	69fa      	ldr	r2, [r7, #28]
 8002182:	4413      	add	r3, r2
 8002184:	61fb      	str	r3, [r7, #28]
                    motor->calibration.error_arr[motor->calibration.sample_count] = error;
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800218c:	461a      	mov	r2, r3
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	321c      	adds	r2, #28
 8002192:	69f9      	ldr	r1, [r7, #28]
 8002194:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    
                    motor->calibration.sample_count ++;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800219e:	b29b      	uxth	r3, r3
 80021a0:	3301      	adds	r3, #1
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	b21a      	sxth	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                }
                
                motor->calibration.phase_set += calib_phase_vel * CURRENT_MEASURE_PERIOD;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80021b2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80021b6:	ed5f 6a3b 	vldr	s13, [pc, #-236]	@ 80020cc <calibration_loop+0x684>
 80021ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->calibration.sample_count --;
                motor->calibration.next_sample_time = 0;
                motor->calibration.calib_step = CS_ENCODER_CCW_LOOP;
                break;
            }
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021ce:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80021d8:	3308      	adds	r3, #8
 80021da:	6979      	ldr	r1, [r7, #20]
 80021dc:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 80021e0:	6979      	ldr	r1, [r7, #20]
 80021e2:	312c      	adds	r1, #44	@ 0x2c
 80021e4:	eeb0 1a67 	vmov.f32	s2, s15
 80021e8:	ed5f 0a47 	vldr	s1, [pc, #-284]	@ 80020d0 <calibration_loop+0x688>
 80021ec:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80021f0:	4618      	mov	r0, r3
 80021f2:	4790      	blx	r2
            break;
 80021f4:	e278      	b.n	80026e8 <calibration_loop+0xca0>
                motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80021fc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002200:	ed5f 6a4e 	vldr	s13, [pc, #-312]	@ 80020cc <calibration_loop+0x684>
 8002204:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->calibration.loop_count = 0;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2200      	movs	r2, #0
 8002216:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.sample_count --;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29b      	uxth	r3, r3
 8002224:	b21a      	sxth	r2, r3
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                motor->calibration.next_sample_time = 0;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	669a      	str	r2, [r3, #104]	@ 0x68
                motor->calibration.calib_step = CS_ENCODER_CCW_LOOP;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2207      	movs	r2, #7
 8002238:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                break;
 800223c:	e254      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_CCW_LOOP:
        {
            if(motor->calibration.sample_count >= 0){
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8002244:	2b00      	cmp	r3, #0
 8002246:	f2c0 8088 	blt.w	800235a <calibration_loop+0x912>
                if(time > motor->calibration.next_sample_time){
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002250:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225c:	dd58      	ble.n	8002310 <calibration_loop+0x8c8>
                    motor->calibration.next_sample_time += M_2PI / ((float)SAMPLES_PER_PPAIR * calib_phase_vel);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8002264:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002268:	ed5f 6a6b 	vldr	s13, [pc, #-428]	@ 80020c0 <calibration_loop+0x678>
 800226c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002270:	ed1f 6a6b 	vldr	s12, [pc, #-428]	@ 80020c8 <calibration_loop+0x680>
 8002274:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
                    
                    int count_ref = (motor->calibration.phase_set * ENCODER_CPR_F) / (M_2PI * (float)motor->usrconfig.motor_pole_pairs);
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002288:	ed1f 7a72 	vldr	s14, [pc, #-456]	@ 80020c4 <calibration_loop+0x67c>
 800228c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002296:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800229a:	edd3 7a00 	vldr	s15, [r3]
 800229e:	ed1f 7a76 	vldr	s14, [pc, #-472]	@ 80020c8 <calibration_loop+0x680>
 80022a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022ae:	ee17 3a90 	vmov	r3, s15
 80022b2:	62bb      	str	r3, [r7, #40]	@ 0x28
                    int error = motor->encoder.one_pos_count - count_ref;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f8d3 2f3c 	ldr.w	r2, [r3, #3900]	@ 0xf3c
 80022ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	627b      	str	r3, [r7, #36]	@ 0x24
                    error += ENCODER_CPR * (error<0);
 80022c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c2:	121b      	asrs	r3, r3, #8
 80022c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ca:	4413      	add	r3, r2
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
                    motor->calibration.error_arr[motor->calibration.sample_count] = (motor->calibration.error_arr[motor->calibration.sample_count] + error) / 2;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 80022d4:	461a      	mov	r2, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	321c      	adds	r2, #28
 80022da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	4413      	add	r3, r2
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	f9b2 2058 	ldrsh.w	r2, [r2, #88]	@ 0x58
 80022e8:	4610      	mov	r0, r2
 80022ea:	0fda      	lsrs	r2, r3, #31
 80022ec:	4413      	add	r3, r2
 80022ee:	105b      	asrs	r3, r3, #1
 80022f0:	4619      	mov	r1, r3
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f100 021c 	add.w	r2, r0, #28
 80022f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    
                    motor->calibration.sample_count --;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29b      	uxth	r3, r3
 8002308:	b21a      	sxth	r2, r3
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                }
                
                motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002316:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800231a:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80020cc <calibration_loop+0x684>
 800231e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->pwm_gen.turn_on_low_sides(&motor->pwm_gen);
                motor->calibration.loop_count = 0;
                motor->calibration.calib_step = CS_ENCODER_END;
                break;
            }
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002332:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800233c:	3308      	adds	r3, #8
 800233e:	6979      	ldr	r1, [r7, #20]
 8002340:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8002344:	6979      	ldr	r1, [r7, #20]
 8002346:	312c      	adds	r1, #44	@ 0x2c
 8002348:	eeb0 1a67 	vmov.f32	s2, s15
 800234c:	ed5f 0aa0 	vldr	s1, [pc, #-640]	@ 80020d0 <calibration_loop+0x688>
 8002350:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8002354:	4618      	mov	r0, r3
 8002356:	4790      	blx	r2
            break;
 8002358:	e1c6      	b.n	80026e8 <calibration_loop+0xca0>
                motor->pwm_gen.turn_on_low_sides(&motor->pwm_gen);
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	322c      	adds	r2, #44	@ 0x2c
 8002362:	4610      	mov	r0, r2
 8002364:	4798      	blx	r3
                motor->calibration.loop_count = 0;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2200      	movs	r2, #0
 800236a:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.calib_step = CS_ENCODER_END;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	2208      	movs	r2, #8
 8002370:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                break;
 8002374:	e1b8      	b.n	80026e8 <calibration_loop+0xca0>
        }
        
        case CS_ENCODER_CHECK:
        {
            motor->foc.voltage(&motor->foc,0,0,motor->calibration.phase_set,&motor->pwm_gen);
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800237c:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8002386:	3308      	adds	r3, #8
 8002388:	6979      	ldr	r1, [r7, #20]
 800238a:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 800238e:	6979      	ldr	r1, [r7, #20]
 8002390:	312c      	adds	r1, #44	@ 0x2c
 8002392:	eeb0 1a67 	vmov.f32	s2, s15
 8002396:	ed5f 0ab2 	vldr	s1, [pc, #-712]	@ 80020d0 <calibration_loop+0x688>
 800239a:	ed1f 0ab3 	vldr	s0, [pc, #-716]	@ 80020d0 <calibration_loop+0x688>
 800239e:	4618      	mov	r0, r3
 80023a0:	4790      	blx	r2
            if(time >= 2.0f) {
 80023a2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80023a6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80023aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	da00      	bge.n	80023b6 <calibration_loop+0x96e>
                motor->calibration.calib_step = CS_ENCODER_END;
            }
            break;
 80023b4:	e198      	b.n	80026e8 <calibration_loop+0xca0>
                motor->calibration.calib_step = CS_ENCODER_END;
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2208      	movs	r2, #8
 80023ba:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80023be:	e193      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_END:
        {
            int64_t moving_avg = 0;
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            for(int i = 0; i<(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR); i++){
 80023cc:	2300      	movs	r3, #0
 80023ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80023d0:	e016      	b.n	8002400 <calibration_loop+0x9b8>
                moving_avg += motor->calibration.error_arr[i];
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80023d6:	321c      	adds	r2, #28
 80023d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023dc:	17da      	asrs	r2, r3, #31
 80023de:	4698      	mov	r8, r3
 80023e0:	4691      	mov	r9, r2
 80023e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023e6:	eb12 0108 	adds.w	r1, r2, r8
 80023ea:	6039      	str	r1, [r7, #0]
 80023ec:	eb43 0309 	adc.w	r3, r3, r9
 80023f0:	607b      	str	r3, [r7, #4]
 80023f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023f6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            for(int i = 0; i<(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR); i++){
 80023fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023fc:	3301      	adds	r3, #1
 80023fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002410:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002414:	edd3 7a00 	vldr	s15, [r3]
 8002418:	eddf 6ab8 	vldr	s13, [pc, #736]	@ 80026fc <calibration_loop+0xcb4>
 800241c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002428:	d4d3      	bmi.n	80023d2 <calibration_loop+0x98a>
            }
            motor->usrconfig.encoder_offset = moving_avg/(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR);
 800242a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800242e:	f7fe fc55 	bl	8000cdc <__aeabi_l2f>
 8002432:	ee06 0a90 	vmov	s13, r0
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800243c:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002440:	edd3 7a00 	vldr	s15, [r3]
 8002444:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 80026fc <calibration_loop+0xcb4>
 8002448:	ee27 7a87 	vmul.f32	s14, s15, s14
 800244c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002454:	ee17 2a90 	vmov	r2, s15
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800245e:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
            
            int window = SAMPLES_PER_PPAIR;
 8002462:	2380      	movs	r3, #128	@ 0x80
 8002464:	633b      	str	r3, [r7, #48]	@ 0x30
            int lut_offset = motor->calibration.error_arr[0] * OFFSET_LUT_NUM / ENCODER_CPR;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246a:	01db      	lsls	r3, r3, #7
 800246c:	0ddb      	lsrs	r3, r3, #23
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for(int i = 0; i<OFFSET_LUT_NUM; i++)
 8002470:	2300      	movs	r3, #0
 8002472:	653b      	str	r3, [r7, #80]	@ 0x50
 8002474:	e0be      	b.n	80025f4 <calibration_loop+0xbac>
            {
                moving_avg = 0;
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
                for(int j = (-window)/2; j<(window)/2; j++){
 8002482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002484:	0fda      	lsrs	r2, r3, #31
 8002486:	4413      	add	r3, r2
 8002488:	105b      	asrs	r3, r3, #1
 800248a:	425b      	negs	r3, r3
 800248c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800248e:	e07f      	b.n	8002590 <calibration_loop+0xb48>
                    int index = i*motor->usrconfig.motor_pole_pairs*SAMPLES_PER_PPAIR/OFFSET_LUT_NUM + j;
 8002490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024a0:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ac:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80026fc <calibration_loop+0xcb4>
 80024b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b4:	eddf 6a91 	vldr	s13, [pc, #580]	@ 80026fc <calibration_loop+0xcb4>
 80024b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ce:	ee17 3a90 	vmov	r3, s15
 80024d2:	64bb      	str	r3, [r7, #72]	@ 0x48
                    if(index<0){
 80024d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	da17      	bge.n	800250a <calibration_loop+0xac2>
                        index += (SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs);
 80024da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024dc:	ee07 3a90 	vmov	s15, r3
 80024e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024ea:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80026fc <calibration_loop+0xcb4>
 80024f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002502:	ee17 3a90 	vmov	r3, s15
 8002506:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002508:	e02f      	b.n	800256a <calibration_loop+0xb22>
                    }else if(index>(SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs-1)){
 800250a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800250c:	ee07 3a90 	vmov	s15, r3
 8002510:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800251a:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800251e:	edd3 7a00 	vldr	s15, [r3]
 8002522:	eddf 6a76 	vldr	s13, [pc, #472]	@ 80026fc <calibration_loop+0xcb4>
 8002526:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800252a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800252e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253a:	dd16      	ble.n	800256a <calibration_loop+0xb22>
                        index -= (SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs);
 800253c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800253e:	ee07 3a90 	vmov	s15, r3
 8002542:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800254c:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80026fc <calibration_loop+0xcb4>
 8002558:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800255c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002564:	ee17 3a90 	vmov	r3, s15
 8002568:	64bb      	str	r3, [r7, #72]	@ 0x48
                    }
                    moving_avg += motor->calibration.error_arr[index];
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800256e:	321c      	adds	r2, #28
 8002570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002574:	17da      	asrs	r2, r3, #31
 8002576:	461c      	mov	r4, r3
 8002578:	4615      	mov	r5, r2
 800257a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800257e:	eb12 0a04 	adds.w	sl, r2, r4
 8002582:	eb43 0b05 	adc.w	fp, r3, r5
 8002586:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58
                for(int j = (-window)/2; j<(window)/2; j++){
 800258a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800258c:	3301      	adds	r3, #1
 800258e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002592:	0fda      	lsrs	r2, r3, #31
 8002594:	4413      	add	r3, r2
 8002596:	105b      	asrs	r3, r3, #1
 8002598:	461a      	mov	r2, r3
 800259a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800259c:	4293      	cmp	r3, r2
 800259e:	f6ff af77 	blt.w	8002490 <calibration_loop+0xa48>
                }
                moving_avg = moving_avg/window;
 80025a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a4:	17da      	asrs	r2, r3, #31
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	60fa      	str	r2, [r7, #12]
 80025aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80025b2:	f7fe fbd1 	bl	8000d58 <__aeabi_ldivmod>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
                int lut_index = lut_offset + i;
 80025be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025c2:	4413      	add	r3, r2
 80025c4:	647b      	str	r3, [r7, #68]	@ 0x44
                if(lut_index > (OFFSET_LUT_NUM-1)){
 80025c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80025ca:	d902      	bls.n	80025d2 <calibration_loop+0xb8a>
                    lut_index -= OFFSET_LUT_NUM;
 80025cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ce:	3b80      	subs	r3, #128	@ 0x80
 80025d0:	647b      	str	r3, [r7, #68]	@ 0x44
                }
                motor->usrconfig.offset_lut[lut_index] = moving_avg - motor->usrconfig.encoder_offset;
 80025d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025da:	f8d2 2694 	ldr.w	r2, [r2, #1684]	@ 0x694
 80025de:	1a9b      	subs	r3, r3, r2
 80025e0:	4619      	mov	r1, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025e6:	f502 62b5 	add.w	r2, r2, #1448	@ 0x5a8
 80025ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            for(int i = 0; i<OFFSET_LUT_NUM; i++)
 80025ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025f0:	3301      	adds	r3, #1
 80025f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80025f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80025f8:	f67f af3d 	bls.w	8002476 <calibration_loop+0xa2e>
            }
            motor->calibration.loop_count = 0;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2200      	movs	r2, #0
 8002600:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->calibration.sample_count = 0;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2200      	movs	r2, #0
 8002606:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
            motor->calibration.next_sample_time = 0;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	669a      	str	r2, [r3, #104]	@ 0x68
            motor->calibration.calib_step = CS_NULL;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            motor->usrconfig.calib_valid = true;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002620:	461a      	mov	r2, r3
 8002622:	2301      	movs	r3, #1
 8002624:	f8c2 3688 	str.w	r3, [r2, #1672]	@ 0x688
            motor->task.statecmd=IDLE;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800262e:	2201      	movs	r2, #1
 8002630:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800263a:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8002644:	330c      	adds	r3, #12
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800264c:	3110      	adds	r1, #16
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 8002654:	3208      	adds	r2, #8
 8002656:	4618      	mov	r0, r3
 8002658:	47a0      	blx	r4
            break;
 800265a:	e045      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_REPORT_OFFSET_LUT:
        {
            motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002662:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002666:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002700 <calibration_loop+0xcb8>
 800266a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800266e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800267e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8002688:	3308      	adds	r3, #8
 800268a:	6979      	ldr	r1, [r7, #20]
 800268c:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8002690:	6979      	ldr	r1, [r7, #20]
 8002692:	312c      	adds	r1, #44	@ 0x2c
 8002694:	eeb0 1a67 	vmov.f32	s2, s15
 8002698:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002704 <calibration_loop+0xcbc>
 800269c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80026a0:	4618      	mov	r0, r3
 80026a2:	4790      	blx	r2
            if(time >= 2.0f) {
 80026a4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80026a8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80026ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	da00      	bge.n	80026b8 <calibration_loop+0xc70>
                motor->calibration.phase_set = 0;
                motor->calibration.calib_step = CS_DIR_PP_START;
            }
        }
        default:
            break;
 80026b6:	e012      	b.n	80026de <calibration_loop+0xc96>
                motor->calibration.loop_count = 0;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2200      	movs	r2, #0
 80026bc:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.get_out_count++;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f893 3a84 	ldrb.w	r3, [r3, #2692]	@ 0xa84
 80026c4:	3301      	adds	r3, #1
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f883 2a84 	strb.w	r2, [r3, #2692]	@ 0xa84
                motor->calibration.phase_set = 0;
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	64da      	str	r2, [r3, #76]	@ 0x4c
                motor->calibration.calib_step = CS_DIR_PP_START;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80026de:	bf00      	nop
 80026e0:	e002      	b.n	80026e8 <calibration_loop+0xca0>
            break;
 80026e2:	bf00      	nop
 80026e4:	e000      	b.n	80026e8 <calibration_loop+0xca0>
            break;
 80026e6:	bf00      	nop
    }
    motor->calibration.loop_count++;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80026f2:	bf00      	nop
 80026f4:	3768      	adds	r7, #104	@ 0x68
 80026f6:	46bd      	mov	sp, r7
 80026f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026fc:	43000000 	.word	0x43000000
 8002700:	38d1b717 	.word	0x38d1b717
 8002704:	00000000 	.word	0x00000000

08002708 <controller_set_home>:
#include "controller.h"

int controller_set_home(struct CONTROLLER_s* controller,struct ENCODER_s* encoder,struct TASK_s* task,struct TRAJ_s* traj)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	603b      	str	r3, [r7, #0]
    int ret = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]

    if(task->fsm.state == IDLE){
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d110      	bne.n	8002748 <controller_set_home+0x40>
        encoder->shadow_count = 0;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800272c:	4619      	mov	r1, r3
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	f04f 0300 	mov.w	r3, #0
 8002736:	e941 2302 	strd	r2, r3, [r1, #-8]
        encoder->pos = 0;
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e03c      	b.n	80027c2 <controller_set_home+0xba>
    }
    else if(task->fsm.state == RUN && ABS(encoder->vel) < 0.5f){
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d133      	bne.n	80027bc <controller_set_home+0xb4>
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800275a:	edd3 7a00 	vldr	s15, [r3]
 800275e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	dd0c      	ble.n	8002782 <controller_set_home+0x7a>
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800276e:	edd3 7a00 	vldr	s15, [r3]
 8002772:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277e:	d40c      	bmi.n	800279a <controller_set_home+0x92>
 8002780:	e01c      	b.n	80027bc <controller_set_home+0xb4>
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002798:	dd10      	ble.n	80027bc <controller_set_home+0xb4>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800279a:	b672      	cpsid	i
}
 800279c:	bf00      	nop
        __disable_irq();
        controller->input_position = 0;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
        controller->input_position_buffer = 0;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	611a      	str	r2, [r3, #16]
        controller->pos_setpoint = 0;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 80027b6:	b662      	cpsie	i
}
 80027b8:	bf00      	nop
        __enable_irq();
 80027ba:	e002      	b.n	80027c2 <controller_set_home+0xba>
    }
    else{
        ret = -1;
 80027bc:	f04f 33ff 	mov.w	r3, #4294967295
 80027c0:	617b      	str	r3, [r7, #20]
    }
    return ret;
 80027c2:	697b      	ldr	r3, [r7, #20]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	371c      	adds	r7, #28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <controller_sync_callback>:


void controller_sync_callback(struct CONTROLLER_s* controller,struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
    if(task->fsm.state != RUN && task->fsm.state != ZERO_CAILBRATION){
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d005      	beq.n	80027f4 <controller_sync_callback+0x24>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d158      	bne.n	80028a6 <controller_sync_callback+0xd6>
        return;
    }

    switch(usr_config->control_mode){
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	2b03      	cmp	r3, #3
 80027fa:	d846      	bhi.n	800288a <controller_sync_callback+0xba>
 80027fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002804 <controller_sync_callback+0x34>)
 80027fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002802:	bf00      	nop
 8002804:	08002815 	.word	0x08002815
 8002808:	0800281f 	.word	0x0800281f
 800280c:	08002829 	.word	0x08002829
 8002810:	08002833 	.word	0x08002833
        case CONTROL_MODE_TORQUE_RAMP:
        {
            controller->input_torque = controller->input_torque_buffer;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	699a      	ldr	r2, [r3, #24]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	609a      	str	r2, [r3, #8]
            break;
 800281c:	e038      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_VELOCITY_RAMP:
        {
            controller->input_velocity = controller->input_velocity_buffer;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	605a      	str	r2, [r3, #4]
            break;
 8002826:	e033      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_POSITION_FILTER:
        {
            controller->input_position = controller->input_position_buffer;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	601a      	str	r2, [r3, #0]
            break;
 8002830:	e02e      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_POSITION_PROFILE:
        {
            if(controller->input_position != controller->input_position_buffer){
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	ed93 7a00 	vldr	s14, [r3]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	edd3 7a04 	vldr	s15, [r3, #16]
 800283e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002846:	d022      	beq.n	800288e <controller_sync_callback+0xbe>
                controller->input_updated = true;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                controller->input_position = controller->input_position_buffer;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	601a      	str	r2, [r3, #0]
                controller->input_velocity = ABS(controller->input_velocity_buffer);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	edd3 7a05 	vldr	s15, [r3, #20]
 800285e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002866:	dd03      	ble.n	8002870 <controller_sync_callback+0xa0>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	edd3 7a05 	vldr	s15, [r3, #20]
 800286e:	e004      	b.n	800287a <controller_sync_callback+0xaa>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	edd3 7a05 	vldr	s15, [r3, #20]
 8002876:	eef1 7a67 	vneg.f32	s15, s15
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	edc3 7a01 	vstr	s15, [r3, #4]
                controller->input_time = controller->input_time_buffer;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	60da      	str	r2, [r3, #12]
            }
            break;
 8002888:	e001      	b.n	800288e <controller_sync_callback+0xbe>
        }
        default:
            break;
 800288a:	bf00      	nop
 800288c:	e000      	b.n	8002890 <controller_sync_callback+0xc0>
            break;
 800288e:	bf00      	nop
    }
    task->statusword_new.status.target_reached = 0;
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6913      	ldr	r3, [r2, #16]
 8002894:	f023 0308 	bic.w	r3, r3, #8
 8002898:	6113      	str	r3, [r2, #16]
    task->statusword_old.status.target_reached = 0;
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6993      	ldr	r3, [r2, #24]
 800289e:	f023 0308 	bic.w	r3, r3, #8
 80028a2:	6193      	str	r3, [r2, #24]
 80028a4:	e000      	b.n	80028a8 <controller_sync_callback+0xd8>
        return;
 80028a6:	bf00      	nop
}
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop

080028b4 <controller_update_input_pos_filter_gain>:




void controller_update_input_pos_filter_gain(struct CONTROLLER_s* controller,float bw)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	ed87 0a00 	vstr	s0, [r7]
    float bandwidth = MIN(bw, 0.25f * PWM_FREQUENCY);
 80028c0:	edd7 7a00 	vldr	s15, [r7]
 80028c4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800290c <controller_update_input_pos_filter_gain+0x58>
 80028c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d0:	d501      	bpl.n	80028d6 <controller_update_input_pos_filter_gain+0x22>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	e000      	b.n	80028d8 <controller_update_input_pos_filter_gain+0x24>
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <controller_update_input_pos_filter_gain+0x5c>)
 80028d8:	60fb      	str	r3, [r7, #12]
    controller->input_pos_filter_ki = 0.5f * bandwidth;
 80028da:	edd7 7a03 	vldr	s15, [r7, #12]
 80028de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    controller->input_pos_filter_kp = 10.0 * bandwidth;
 80028ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80028f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	451c4000 	.word	0x451c4000
 8002910:	451c4000 	.word	0x451c4000

08002914 <controller_init>:


void controller_init(struct CONTROLLER_s* controller,struct USR_CONFIG_s* usr_config)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
    controller_update_input_pos_filter_gain(controller,usr_config->position_filter_bw);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002924:	eeb0 0a67 	vmov.f32	s0, s15
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ffc3 	bl	80028b4 <controller_update_input_pos_filter_gain>
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <controller_reset>:


void controller_reset(struct CONTROLLER_s* controller,struct ENCODER_s* encoder,struct TRAJ_s* traj,struct USR_CONFIG_s* usr_config)
{
 8002936:	b480      	push	{r7}
 8002938:	b087      	sub	sp, #28
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	603b      	str	r3, [r7, #0]
    float pos_meas = 0;
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	617b      	str	r3, [r7, #20]

    pos_meas = encoder->pos;
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	617b      	str	r3, [r7, #20]

    controller->input_position = pos_meas;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	601a      	str	r2, [r3, #0]
    controller->input_velocity = 0.0f;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f04f 0200 	mov.w	r2, #0
 8002960:	605a      	str	r2, [r3, #4]
    controller->input_torque = 0.0f;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	609a      	str	r2, [r3, #8]

    controller->input_position_buffer = pos_meas;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	611a      	str	r2, [r3, #16]
    controller->input_velocity_buffer = 0.0f;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	615a      	str	r2, [r3, #20]
    controller->input_torque_buffer = 0.0f;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f04f 0200 	mov.w	r2, #0
 800297e:	619a      	str	r2, [r3, #24]

    controller->pos_setpoint = pos_meas;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	621a      	str	r2, [r3, #32]
    controller->vel_setpoint = 0.0f;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f04f 0200 	mov.w	r2, #0
 800298c:	625a      	str	r2, [r3, #36]	@ 0x24
    controller->torque_setpoint = 0.0f;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	629a      	str	r2, [r3, #40]	@ 0x28

    controller->vel_des = 0;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	641a      	str	r2, [r3, #64]	@ 0x40

    controller->vel_integrator_torque = 0;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f04f 0200 	mov.w	r2, #0
 80029a4:	639a      	str	r2, [r3, #56]	@ 0x38
    controller->torque_limit = usr_config->current_limit * usr_config->torque_constant;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	ed93 7a07 	vldr	s14, [r3, #28]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

    controller->input_updated = false;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    traj->stop_flg = true;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    traj->input_pos = pos_meas;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	611a      	str	r2, [r3, #16]
    traj->vel_set = 0;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	615a      	str	r2, [r3, #20]


}
 80029da:	bf00      	nop
 80029dc:	371c      	adds	r7, #28
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <controller_loop>:

void controller_loop(struct MOTOR_s* motor)
{
 80029e8:	b590      	push	{r4, r7, lr}
 80029ea:	b08f      	sub	sp, #60	@ 0x3c
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
    motor->controller.pos_meas = motor->encoder.pos / motor->usrconfig.encoder_gr;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 80029f6:	edd3 6a00 	vldr	s13, [r3]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a00:	f203 639c 	addw	r3, r3, #1692	@ 0x69c
 8002a04:	ed93 7a00 	vldr	s14, [r3]
 8002a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002a12:	edc3 7a00 	vstr	s15, [r3]
    motor->task.statusword_new.status.target_reached = 0;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002a22:	f023 0308 	bic.w	r3, r3, #8
 8002a26:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    
    if(motor->task.fsm.state == RUN || motor->task.fsm.state == ZERO_CAILBRATION){
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a30:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d008      	beq.n	8002a4c <controller_loop+0x64>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a40:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	f040 83e6 	bne.w	8003218 <controller_loop+0x830>
        switch(motor->usrconfig.control_mode){
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a52:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 8002a56:	2b03      	cmp	r3, #3
 8002a58:	f200 83db 	bhi.w	8003212 <controller_loop+0x82a>
 8002a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a64 <controller_loop+0x7c>)
 8002a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a62:	bf00      	nop
 8002a64:	08002a75 	.word	0x08002a75
 8002a68:	08002b65 	.word	0x08002b65
 8002a6c:	08002ea3 	.word	0x08002ea3
 8002a70:	08003059 	.word	0x08003059
            case CONTROL_MODE_TORQUE_RAMP:
            {
                float max_step_size = ABS(LOW_TASK_TIME_DIFF * motor->usrconfig.torque_ramp_rate);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a7a:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002a7e:	edd3 7a00 	vldr	s15, [r3]
 8002a82:	ed9f 7acf 	vldr	s14, [pc, #828]	@ 8002dc0 <controller_loop+0x3d8>
 8002a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a92:	dd0b      	ble.n	8002aac <controller_loop+0xc4>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a9a:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8002dc0 <controller_loop+0x3d8>
 8002aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aaa:	e00c      	b.n	8002ac6 <controller_loop+0xde>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ab2:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002ab6:	edd3 7a00 	vldr	s15, [r3]
 8002aba:	ed9f 7ac1 	vldr	s14, [pc, #772]	@ 8002dc0 <controller_loop+0x3d8>
 8002abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac2:	eef1 7a67 	vneg.f32	s15, s15
 8002ac6:	edc7 7a06 	vstr	s15, [r7, #24]
                float full_step = motor->controller.input_torque - motor->controller.torque_setpoint;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f503 632b 	add.w	r3, r3, #2736	@ 0xab0
 8002ad0:	ed93 7a00 	vldr	s14, [r3]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002ada:	edd3 7a00 	vldr	s15, [r3]
 8002ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae2:	edc7 7a05 	vstr	s15, [r7, #20]
                float step = CLAMP(full_step , -max_step_size, max_step_size);
 8002ae6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aea:	eef1 7a67 	vneg.f32	s15, s15
 8002aee:	ed97 7a05 	vldr	s14, [r7, #20]
 8002af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	dd02      	ble.n	8002b02 <controller_loop+0x11a>
 8002afc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b00:	e003      	b.n	8002b0a <controller_loop+0x122>
 8002b02:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b06:	eef1 7a67 	vneg.f32	s15, s15
 8002b0a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b16:	dd02      	ble.n	8002b1e <controller_loop+0x136>
 8002b18:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b1c:	e011      	b.n	8002b42 <controller_loop+0x15a>
 8002b1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b22:	eef1 7a67 	vneg.f32	s15, s15
 8002b26:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b32:	dd02      	ble.n	8002b3a <controller_loop+0x152>
 8002b34:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b38:	e003      	b.n	8002b42 <controller_loop+0x15a>
 8002b3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b3e:	eef1 7a67 	vneg.f32	s15, s15
 8002b42:	edc7 7a04 	vstr	s15, [r7, #16]
                motor->controller.torque_setpoint += step;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002b4c:	ed93 7a00 	vldr	s14, [r3]
 8002b50:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002b5e:	edc3 7a00 	vstr	s15, [r3]
                break;
 8002b62:	e359      	b.n	8003218 <controller_loop+0x830>
            }

            case CONTROL_MODE_VELOCITY_RAMP:
            {
                float max_step_size = ABS(LOW_TASK_TIME_DIFF * motor->usrconfig.velocity_ramp_rate);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b6a:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8002dc0 <controller_loop+0x3d8>
 8002b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b82:	dd0b      	ble.n	8002b9c <controller_loop+0x1b4>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b8a:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8002dc0 <controller_loop+0x3d8>
 8002b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b9a:	e00c      	b.n	8002bb6 <controller_loop+0x1ce>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ba2:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002ba6:	edd3 7a00 	vldr	s15, [r3]
 8002baa:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8002dc0 <controller_loop+0x3d8>
 8002bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb2:	eef1 7a67 	vneg.f32	s15, s15
 8002bb6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                if(motor->task.fsm.state == RUN) {
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc0:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	f040 80b9 	bne.w	8002d3e <controller_loop+0x356>
                    if(motor->usrconfig.invert_motor_dir == 1){
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bd2:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	@ 0x5e8
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d155      	bne.n	8002c86 <controller_loop+0x29e>
                        if(((motor->encoder.pos + motor->usrconfig.position_limit ) <= 0.1) && (motor->controller.input_velocity < 0 )){
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002be0:	ed93 7a00 	vldr	s14, [r3]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bea:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bf6:	ee17 0a90 	vmov	r0, s15
 8002bfa:	f7fd fc5d 	bl	80004b8 <__aeabi_f2d>
 8002bfe:	a36c      	add	r3, pc, #432	@ (adr r3, 8002db0 <controller_loop+0x3c8>)
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f7fd ff2c 	bl	8000a60 <__aeabi_dcmple>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d010      	beq.n	8002c30 <controller_loop+0x248>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c14:	edd3 7a00 	vldr	s15, [r3]
 8002c18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	d506      	bpl.n	8002c30 <controller_loop+0x248>
                            motor->controller.input_velocity = 0;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	e086      	b.n	8002d3e <controller_loop+0x356>
                        }
                        else if(((motor->encoder.pos + motor->usrconfig.position_limit ) >= 12.4) && (motor->controller.input_velocity > 0 )) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002c36:	ed93 7a00 	vldr	s14, [r3]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c40:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002c44:	edd3 7a00 	vldr	s15, [r3]
 8002c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c4c:	ee17 0a90 	vmov	r0, s15
 8002c50:	f7fd fc32 	bl	80004b8 <__aeabi_f2d>
 8002c54:	a358      	add	r3, pc, #352	@ (adr r3, 8002db8 <controller_loop+0x3d0>)
 8002c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5a:	f7fd ff0b 	bl	8000a74 <__aeabi_dcmpge>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d06c      	beq.n	8002d3e <controller_loop+0x356>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c76:	dd62      	ble.n	8002d3e <controller_loop+0x356>
                            motor->controller.input_velocity = 0;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	e05b      	b.n	8002d3e <controller_loop+0x356>
                        }
                    }
                    else if(motor->usrconfig.invert_motor_dir == 0) {
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c8c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	@ 0x5e8
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d154      	bne.n	8002d3e <controller_loop+0x356>
                        if(((motor->encoder.pos - motor->usrconfig.position_limit ) <= 0.1) && (motor->controller.input_velocity > 0 )){
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002c9a:	ed93 7a00 	vldr	s14, [r3]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ca4:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002ca8:	edd3 7a00 	vldr	s15, [r3]
 8002cac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cb0:	ee17 0a90 	vmov	r0, s15
 8002cb4:	f7fd fc00 	bl	80004b8 <__aeabi_f2d>
 8002cb8:	a33d      	add	r3, pc, #244	@ (adr r3, 8002db0 <controller_loop+0x3c8>)
 8002cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbe:	f7fd fecf 	bl	8000a60 <__aeabi_dcmple>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d010      	beq.n	8002cea <controller_loop+0x302>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002cce:	edd3 7a00 	vldr	s15, [r3]
 8002cd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cda:	dd06      	ble.n	8002cea <controller_loop+0x302>
                            motor->controller.input_velocity = 0;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	e029      	b.n	8002d3e <controller_loop+0x356>
                        }
                        else if(((motor->encoder.pos - motor->usrconfig.position_limit ) >= 12.4) && (motor->controller.input_velocity < 0 )) {
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002cf0:	ed93 7a00 	vldr	s14, [r3]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cfa:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d06:	ee17 0a90 	vmov	r0, s15
 8002d0a:	f7fd fbd5 	bl	80004b8 <__aeabi_f2d>
 8002d0e:	a32a      	add	r3, pc, #168	@ (adr r3, 8002db8 <controller_loop+0x3d0>)
 8002d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d14:	f7fd feae 	bl	8000a74 <__aeabi_dcmpge>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00f      	beq.n	8002d3e <controller_loop+0x356>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d24:	edd3 7a00 	vldr	s15, [r3]
 8002d28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d30:	d505      	bpl.n	8002d3e <controller_loop+0x356>
                            motor->controller.input_velocity = 0;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]
                        }
                    }
                }
                float full_step = motor->controller.input_velocity - motor->controller.vel_setpoint;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d44:	ed93 7a00 	vldr	s14, [r3]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002d4e:	edd3 7a00 	vldr	s15, [r3]
 8002d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d56:	edc7 7a08 	vstr	s15, [r7, #32]
                float step = CLAMP(full_step , -max_step_size, max_step_size);
 8002d5a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d5e:	eef1 7a67 	vneg.f32	s15, s15
 8002d62:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	dd02      	ble.n	8002d76 <controller_loop+0x38e>
 8002d70:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d74:	e003      	b.n	8002d7e <controller_loop+0x396>
 8002d76:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d7a:	eef1 7a67 	vneg.f32	s15, s15
 8002d7e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d8a:	dd02      	ble.n	8002d92 <controller_loop+0x3aa>
 8002d8c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d90:	e01c      	b.n	8002dcc <controller_loop+0x3e4>
 8002d92:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d96:	eef1 7a67 	vneg.f32	s15, s15
 8002d9a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	dd0d      	ble.n	8002dc4 <controller_loop+0x3dc>
 8002da8:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dac:	e00e      	b.n	8002dcc <controller_loop+0x3e4>
 8002dae:	bf00      	nop
 8002db0:	9999999a 	.word	0x9999999a
 8002db4:	3fb99999 	.word	0x3fb99999
 8002db8:	cccccccd 	.word	0xcccccccd
 8002dbc:	4028cccc 	.word	0x4028cccc
 8002dc0:	3a83126f 	.word	0x3a83126f
 8002dc4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002dc8:	eef1 7a67 	vneg.f32	s15, s15
 8002dcc:	edc7 7a07 	vstr	s15, [r7, #28]
                motor->controller.vel_setpoint += step;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002dd6:	ed93 7a00 	vldr	s14, [r3]
 8002dda:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002de8:	edc3 7a00 	vstr	s15, [r3]
                motor->controller.torque_setpoint = 0;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
                if(motor->task.statusword_new.status.target_reached == 0 
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dfe:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8002e02:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d141      	bne.n	8002e90 <controller_loop+0x4a8>
                    && ABS(motor->controller.input_velocity - motor->encoder.vel) < motor->usrconfig.target_velcity_window){
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e12:	ed93 7a00 	vldr	s14, [r3]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	dd0c      	ble.n	8002e48 <controller_loop+0x460>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e34:	ed93 7a00 	vldr	s14, [r3]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e3e:	edd3 7a00 	vldr	s15, [r3]
 8002e42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e46:	e00d      	b.n	8002e64 <controller_loop+0x47c>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e4e:	ed93 7a00 	vldr	s14, [r3]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e58:	edd3 7a00 	vldr	s15, [r3]
 8002e5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e60:	eef1 7a67 	vneg.f32	s15, s15
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e6a:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8002e6e:	ed93 7a00 	vldr	s14, [r3]
 8002e72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	d509      	bpl.n	8002e90 <controller_loop+0x4a8>
                    motor->task.statusword_new.status.target_reached = 1;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e82:	461a      	mov	r2, r3
 8002e84:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002e88:	f043 0308 	orr.w	r3, r3, #8
 8002e8c:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                }
                motor->controller.vel_des = motor->controller.vel_setpoint;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8002e9e:	601a      	str	r2, [r3, #0]
                break;
 8002ea0:	e1ba      	b.n	8003218 <controller_loop+0x830>
            }

            case CONTROL_MODE_POSITION_FILTER:
            {
                motor->controller.input_velocity = 0;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
                float delta_pos = motor->controller.input_position - motor->controller.pos_setpoint;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002eb4:	ed93 7a00 	vldr	s14, [r3]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002ebe:	edd3 7a00 	vldr	s15, [r3]
 8002ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
                float delta_vel = motor->controller.input_velocity - motor->controller.vel_setpoint;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002ed0:	ed93 7a00 	vldr	s14, [r3]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002eda:	edd3 7a00 	vldr	s15, [r3]
 8002ede:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
                float accel = motor->controller.input_pos_filter_kp * delta_pos + motor->controller.input_pos_filter_ki * delta_vel;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f603 23d8 	addw	r3, r3, #2776	@ 0xad8
 8002eec:	ed93 7a00 	vldr	s14, [r3]
 8002ef0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f603 23dc 	addw	r3, r3, #2780	@ 0xadc
 8002efe:	edd3 6a00 	vldr	s13, [r3]
 8002f02:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f0e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

                motor->controller.vel_setpoint += LOW_TASK_TIME_DIFF * accel;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f18:	ed93 7a00 	vldr	s14, [r3]
 8002f1c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f20:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 8002dc0 <controller_loop+0x3d8>
 8002f24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f32:	edc3 7a00 	vstr	s15, [r3]
                motor->controller.pos_setpoint += LOW_TASK_TIME_DIFF * motor->controller.vel_setpoint;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002f3c:	ed93 7a00 	vldr	s14, [r3]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f46:	edd3 7a00 	vldr	s15, [r3]
 8002f4a:	ed5f 6a63 	vldr	s13, [pc, #-396]	@ 8002dc0 <controller_loop+0x3d8>
 8002f4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002f5c:	edc3 7a00 	vstr	s15, [r3]
                
                if(motor->task.statusword_new.status.target_reached == 0) {
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f66:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8002f6a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d141      	bne.n	8002ff8 <controller_loop+0x610>
                    if(ABS(motor->controller.input_position - motor->controller.pos_meas) < motor->usrconfig.target_position_window){
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002f7a:	ed93 7a00 	vldr	s14, [r3]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002f84:	edd3 7a00 	vldr	s15, [r3]
 8002f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f94:	dd0c      	ble.n	8002fb0 <controller_loop+0x5c8>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002f9c:	ed93 7a00 	vldr	s14, [r3]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002fa6:	edd3 7a00 	vldr	s15, [r3]
 8002faa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fae:	e00d      	b.n	8002fcc <controller_loop+0x5e4>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002fb6:	ed93 7a00 	vldr	s14, [r3]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002fc0:	edd3 7a00 	vldr	s15, [r3]
 8002fc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc8:	eef1 7a67 	vneg.f32	s15, s15
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fd2:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8002fd6:	ed93 7a00 	vldr	s14, [r3]
 8002fda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe2:	d509      	bpl.n	8002ff8 <controller_loop+0x610>
                        motor->task.statusword_new.status.target_reached = 1;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fea:	461a      	mov	r2, r3
 8002fec:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002ff0:	f043 0308 	orr.w	r3, r3, #8
 8002ff4:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                    }
                }
                float pos_err = motor->controller.pos_setpoint - motor->controller.pos_meas;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002ffe:	ed93 7a00 	vldr	s14, [r3]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003010:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                if(motor->task.statusword_new.status.target_reached == 1) {
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800301a:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800301e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d106      	bne.n	8003036 <controller_loop+0x64e>
                    motor->controller.vel_des = 0;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800302e:	f04f 0200 	mov.w	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
                }
                else {
                    motor->controller.vel_des = motor->usrconfig.pos_gain * pos_err;
                }
                break;
 8003034:	e0f0      	b.n	8003218 <controller_loop+0x830>
                    motor->controller.vel_des = motor->usrconfig.pos_gain * pos_err;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800303c:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 8003040:	ed93 7a00 	vldr	s14, [r3]
 8003044:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003052:	edc3 7a00 	vstr	s15, [r3]
                break;
 8003056:	e0df      	b.n	8003218 <controller_loop+0x830>
            }

            case CONTROL_MODE_POSITION_PROFILE:
            {
                if(motor->controller.input_updated) {
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3ad4 	ldrb.w	r3, [r3, #2772]	@ 0xad4
 800305e:	2b00      	cmp	r3, #0
 8003060:	d069      	beq.n	8003136 <controller_loop+0x74e>
                    if(motor->traj.plan(&motor->traj,motor->controller.input_position,motor->encoder.pos,motor->controller.input_velocity,motor->encoder.vel,motor->controller.input_time
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003068:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	@ 0x5e0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8003072:	3314      	adds	r3, #20
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	f601 21a8 	addw	r1, r1, #2728	@ 0xaa8
 800307a:	edd1 7a00 	vldr	s15, [r1]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	f601 717c 	addw	r1, r1, #3964	@ 0xf7c
 8003084:	ed91 7a00 	vldr	s14, [r1]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	f601 21ac 	addw	r1, r1, #2732	@ 0xaac
 800308e:	edd1 6a00 	vldr	s13, [r1]
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	f501 6178 	add.w	r1, r1, #3968	@ 0xf80
 8003098:	ed91 6a00 	vldr	s12, [r1]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	f601 21b4 	addw	r1, r1, #2740	@ 0xab4
 80030a2:	edd1 5a00 	vldr	s11, [r1]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030ac:	f501 61c9 	add.w	r1, r1, #1608	@ 0x648
 80030b0:	ed91 5a00 	vldr	s10, [r1]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030ba:	f201 614c 	addw	r1, r1, #1612	@ 0x64c
 80030be:	edd1 4a00 	vldr	s9, [r1]
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030c8:	f201 6144 	addw	r1, r1, #1604	@ 0x644
 80030cc:	ed91 4a00 	vldr	s8, [r1]
 80030d0:	eef0 3a44 	vmov.f32	s7, s8
 80030d4:	eeb0 3a64 	vmov.f32	s6, s9
 80030d8:	eef0 2a45 	vmov.f32	s5, s10
 80030dc:	eeb0 2a65 	vmov.f32	s4, s11
 80030e0:	eef0 1a46 	vmov.f32	s3, s12
 80030e4:	eeb0 1a66 	vmov.f32	s2, s13
 80030e8:	eef0 0a47 	vmov.f32	s1, s14
 80030ec:	eeb0 0a67 	vmov.f32	s0, s15
 80030f0:	4618      	mov	r0, r3
 80030f2:	4790      	blx	r2
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10e      	bne.n	8003118 <controller_loop+0x730>
                        ,motor->usrconfig.profile_accel,motor->usrconfig.profile_decel,motor->usrconfig.profile_velocity) == 0) {
                            motor->controller.input_updated = false;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2ad4 	strb.w	r2, [r3, #2772]	@ 0xad4
                            motor->task.statusword_new.status.traj_status = 1;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003108:	461a      	mov	r2, r3
 800310a:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 800310e:	f043 0320 	orr.w	r3, r3, #32
 8003112:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 8003116:	e022      	b.n	800315e <controller_loop+0x776>
                        }
                    else {
                        motor->controller.input_updated = false; //to do error
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2ad4 	strb.w	r2, [r3, #2772]	@ 0xad4
                        motor->task.statusword_new.status.traj_status = 0;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003126:	461a      	mov	r2, r3
 8003128:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 800312c:	f023 0320 	bic.w	r3, r3, #32
 8003130:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 8003134:	e013      	b.n	800315e <controller_loop+0x776>
                    }
                }
                else {
                    motor->traj.eval(&motor->traj,&motor->encoder,&motor->controller,&motor->usrconfig);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800313c:	f8d3 45e4 	ldr.w	r4, [r3, #1508]	@ 0x5e4
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f503 50ac 	add.w	r0, r3, #5504	@ 0x1580
 8003146:	3014      	adds	r0, #20
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f603 22a8 	addw	r2, r3, #2728	@ 0xaa8
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800315a:	3308      	adds	r3, #8
 800315c:	47a0      	blx	r4
                }

                if(motor->task.statusword_new.status.target_reached == 0) {
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003164:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8003168:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d151      	bne.n	8003216 <controller_loop+0x82e>
                    if(ABS(motor->traj.input_pos - motor->controller.pos_meas) < motor->usrconfig.target_position_window){
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003178:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 800317c:	ed93 7a00 	vldr	s14, [r3]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8003186:	edd3 7a00 	vldr	s15, [r3]
 800318a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800318e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003196:	dd0e      	ble.n	80031b6 <controller_loop+0x7ce>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800319e:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 80031a2:	ed93 7a00 	vldr	s14, [r3]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031b4:	e00f      	b.n	80031d6 <controller_loop+0x7ee>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031bc:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 80031c0:	ed93 7a00 	vldr	s14, [r3]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 80031ca:	edd3 7a00 	vldr	s15, [r3]
 80031ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d2:	eef1 7a67 	vneg.f32	s15, s15
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031dc:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 80031e0:	ed93 7a00 	vldr	s14, [r3]
 80031e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ec:	d400      	bmi.n	80031f0 <controller_loop+0x808>
                        motor->task.statusword_new.status.target_reached = 1;
                        motor->controller.vel_des = 0;
                    }
                }
                break;
 80031ee:	e012      	b.n	8003216 <controller_loop+0x82e>
                        motor->task.statusword_new.status.target_reached = 1;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031f6:	461a      	mov	r2, r3
 80031f8:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 80031fc:	f043 0308 	orr.w	r3, r3, #8
 8003200:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                        motor->controller.vel_des = 0;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
                break;
 8003210:	e001      	b.n	8003216 <controller_loop+0x82e>
            }

            default:
                break;
 8003212:	bf00      	nop
 8003214:	e000      	b.n	8003218 <controller_loop+0x830>
                break;
 8003216:	bf00      	nop
        }

    }

    motor->controller.vel_des = CLAMP(motor->controller.vel_des, -motor->usrconfig.velocity_limit , +motor->usrconfig.velocity_limit);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800321e:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003222:	ed93 7a00 	vldr	s14, [r3]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800322c:	edd3 6a00 	vldr	s13, [r3]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003236:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 800323a:	edd3 7a00 	vldr	s15, [r3]
 800323e:	eef1 7a67 	vneg.f32	s15, s15
 8003242:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324a:	dd05      	ble.n	8003258 <controller_loop+0x870>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003252:	edd3 7a00 	vldr	s15, [r3]
 8003256:	e008      	b.n	800326a <controller_loop+0x882>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800325e:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003262:	edd3 7a00 	vldr	s15, [r3]
 8003266:	eef1 7a67 	vneg.f32	s15, s15
 800326a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800326e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003272:	dd07      	ble.n	8003284 <controller_loop+0x89c>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800327a:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 800327e:	edd3 7a00 	vldr	s15, [r3]
 8003282:	e021      	b.n	80032c8 <controller_loop+0x8e0>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800328a:	ed93 7a00 	vldr	s14, [r3]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003294:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003298:	edd3 7a00 	vldr	s15, [r3]
 800329c:	eef1 7a67 	vneg.f32	s15, s15
 80032a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a8:	dd05      	ble.n	80032b6 <controller_loop+0x8ce>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032b0:	edd3 7a00 	vldr	s15, [r3]
 80032b4:	e008      	b.n	80032c8 <controller_loop+0x8e0>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032bc:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 80032c0:	edd3 7a00 	vldr	s15, [r3]
 80032c4:	eef1 7a67 	vneg.f32	s15, s15
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032ce:	edc3 7a00 	vstr	s15, [r3]

    motor->controller.torque = motor->controller.torque_setpoint;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80032e0:	601a      	str	r2, [r3, #0]

    if(motor->usrconfig.control_mode >= CONTROL_MODE_VELOCITY_RAMP) {
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032e8:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	dd3b      	ble.n	8003368 <controller_loop+0x980>
        motor->controller.v_err = motor->controller.vel_des - motor->encoder.vel;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032f6:	ed93 7a00 	vldr	s14, [r3]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8003300:	edd3 7a00 	vldr	s15, [r3]
 8003304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 800330e:	edc3 7a00 	vstr	s15, [r3]
        motor->controller.torque += motor->usrconfig.vel_gain * motor->controller.v_err;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003318:	ed93 7a00 	vldr	s14, [r3]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003322:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8003326:	edd3 6a00 	vldr	s13, [r3]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003342:	edc3 7a00 	vstr	s15, [r3]
        
        // Velocity integral action before limiting
        motor->controller.torque += motor->controller.vel_integrator_torque;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800334c:	ed93 7a00 	vldr	s14, [r3]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8003356:	edd3 7a00 	vldr	s15, [r3]
 800335a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003364:	edc3 7a00 	vstr	s15, [r3]
    }
    
    if(motor->usrconfig.control_mode < CONTROL_MODE_VELOCITY_RAMP){
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800336e:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 8003372:	2b00      	cmp	r3, #0
 8003374:	f300 809b 	bgt.w	80034ae <controller_loop+0xac6>
        motor->controller.vel_des = CLAMP(motor->controller.vel_des, -30 ,30);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800337e:	edd3 7a00 	vldr	s15, [r3]
 8003382:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8003386:	eef4 7ac7 	vcmpe.f32	s15, s14
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	bfcc      	ite	gt
 8003390:	2301      	movgt	r3, #1
 8003392:	2300      	movle	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	f083 0301 	eor.w	r3, r3, #1
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d113      	bne.n	80033c8 <controller_loop+0x9e0>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80033a6:	edd3 7a00 	vldr	s15, [r3]
 80033aa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80033ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b6:	bfcc      	ite	gt
 80033b8:	2301      	movgt	r3, #1
 80033ba:	2300      	movle	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	f083 0301 	eor.w	r3, r3, #1
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d012      	beq.n	80033ee <controller_loop+0xa06>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80033ce:	edd3 7a00 	vldr	s15, [r3]
 80033d2:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80033d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033de:	dd04      	ble.n	80033ea <controller_loop+0xa02>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	e002      	b.n	80033f0 <controller_loop+0xa08>
 80033ea:	4bc3      	ldr	r3, [pc, #780]	@ (80036f8 <controller_loop+0xd10>)
 80033ec:	e000      	b.n	80033f0 <controller_loop+0xa08>
 80033ee:	4bc3      	ldr	r3, [pc, #780]	@ (80036fc <controller_loop+0xd14>)
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	f602 22e8 	addw	r2, r2, #2792	@ 0xae8
 80033f6:	6013      	str	r3, [r2, #0]
        float Tmax = (+30 - motor->encoder.vel) * motor->usrconfig.vel_gain;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80033fe:	edd3 7a00 	vldr	s15, [r3]
 8003402:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8003406:	ee37 7a67 	vsub.f32	s14, s14, s15
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003410:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8003414:	edd3 7a00 	vldr	s15, [r3]
 8003418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800341c:	edc7 7a03 	vstr	s15, [r7, #12]
        float Tmin = (-30 - motor->encoder.vel) * motor->usrconfig.vel_gain;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8003426:	edd3 7a00 	vldr	s15, [r3]
 800342a:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800342e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003438:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 800343c:	edd3 7a00 	vldr	s15, [r3]
 8003440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003444:	edc7 7a02 	vstr	s15, [r7, #8]
        motor->controller.torque = CLAMP(motor->controller.torque,Tmin,Tmax);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800344e:	edd3 7a00 	vldr	s15, [r3]
 8003452:	ed97 7a02 	vldr	s14, [r7, #8]
 8003456:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800345a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345e:	d505      	bpl.n	800346c <controller_loop+0xa84>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003466:	edd3 7a00 	vldr	s15, [r3]
 800346a:	e001      	b.n	8003470 <controller_loop+0xa88>
 800346c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003470:	ed97 7a03 	vldr	s14, [r7, #12]
 8003474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347c:	dd01      	ble.n	8003482 <controller_loop+0xa9a>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	e011      	b.n	80034a6 <controller_loop+0xabe>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003488:	edd3 7a00 	vldr	s15, [r3]
 800348c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003498:	d504      	bpl.n	80034a4 <controller_loop+0xabc>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	e000      	b.n	80034a6 <controller_loop+0xabe>
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	f502 622f 	add.w	r2, r2, #2800	@ 0xaf0
 80034ac:	6013      	str	r3, [r2, #0]
    }
    if(motor->foc.i_sq < (SQ(motor->controller.torque_limit) - 1)) {
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034b4:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80034b8:	ed93 7a00 	vldr	s14, [r3]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80034c2:	edd3 6a00 	vldr	s13, [r3]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80034cc:	edd3 7a00 	vldr	s15, [r3]
 80034d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80034dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e4:	d515      	bpl.n	8003512 <controller_loop+0xb2a>
        motor->controller.torque_limit = motor->usrconfig.protect_over_current * motor->usrconfig.torque_constant;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034ec:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 80034f0:	ed93 7a00 	vldr	s14, [r3]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034fa:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80034fe:	edd3 7a00 	vldr	s15, [r3]
 8003502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 800350c:	edc3 7a00 	vstr	s15, [r3]
 8003510:	e014      	b.n	800353c <controller_loop+0xb54>
    }
    else {
        motor->controller.torque_limit = motor->usrconfig.current_limit * motor->usrconfig.torque_constant;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003518:	f203 6304 	addw	r3, r3, #1540	@ 0x604
 800351c:	ed93 7a00 	vldr	s14, [r3]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003526:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 800352a:	edd3 7a00 	vldr	s15, [r3]
 800352e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003538:	edc3 7a00 	vstr	s15, [r3]
    }
    if (ABS(motor->controller.torque) > motor->controller.torque_limit){
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003542:	edd3 7a00 	vldr	s15, [r3]
 8003546:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800354a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354e:	dd05      	ble.n	800355c <controller_loop+0xb74>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003556:	edd3 7a00 	vldr	s15, [r3]
 800355a:	e006      	b.n	800356a <controller_loop+0xb82>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003562:	edd3 7a00 	vldr	s15, [r3]
 8003566:	eef1 7a67 	vneg.f32	s15, s15
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003570:	ed93 7a00 	vldr	s14, [r3]
 8003574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357c:	dd5b      	ble.n	8003636 <controller_loop+0xc4e>
        motor->controller.torque = CLAMP(motor->controller.torque,-motor->controller.torque_limit,motor->controller.torque_limit);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003584:	ed93 7a00 	vldr	s14, [r3]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800358e:	edd3 6a00 	vldr	s13, [r3]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003598:	edd3 7a00 	vldr	s15, [r3]
 800359c:	eef1 7a67 	vneg.f32	s15, s15
 80035a0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80035a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a8:	dd05      	ble.n	80035b6 <controller_loop+0xbce>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80035b0:	edd3 7a00 	vldr	s15, [r3]
 80035b4:	e006      	b.n	80035c4 <controller_loop+0xbdc>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80035bc:	edd3 7a00 	vldr	s15, [r3]
 80035c0:	eef1 7a67 	vneg.f32	s15, s15
 80035c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035cc:	dd05      	ble.n	80035da <controller_loop+0xbf2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80035d4:	edd3 7a00 	vldr	s15, [r3]
 80035d8:	e01d      	b.n	8003616 <controller_loop+0xc2e>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80035e0:	ed93 7a00 	vldr	s14, [r3]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80035ea:	edd3 7a00 	vldr	s15, [r3]
 80035ee:	eef1 7a67 	vneg.f32	s15, s15
 80035f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fa:	dd05      	ble.n	8003608 <controller_loop+0xc20>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003602:	edd3 7a00 	vldr	s15, [r3]
 8003606:	e006      	b.n	8003616 <controller_loop+0xc2e>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 800360e:	edd3 7a00 	vldr	s15, [r3]
 8003612:	eef1 7a67 	vneg.f32	s15, s15
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800361c:	edc3 7a00 	vstr	s15, [r3]
        motor->task.statusword_new.status.current_limit_active = 1;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003626:	461a      	mov	r2, r3
 8003628:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 800362c:	f043 0310 	orr.w	r3, r3, #16
 8003630:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 8003634:	e039      	b.n	80036aa <controller_loop+0xcc2>
    }
    else if ((ABS(motor->controller.torque) < (0.9f * motor->usrconfig.current_limit * motor->usrconfig.torque_constant))){
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800363c:	edd3 7a00 	vldr	s15, [r3]
 8003640:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003648:	dd05      	ble.n	8003656 <controller_loop+0xc6e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003650:	edd3 7a00 	vldr	s15, [r3]
 8003654:	e006      	b.n	8003664 <controller_loop+0xc7c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800365c:	edd3 7a00 	vldr	s15, [r3]
 8003660:	eef1 7a67 	vneg.f32	s15, s15
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800366a:	f203 6304 	addw	r3, r3, #1540	@ 0x604
 800366e:	ed93 7a00 	vldr	s14, [r3]
 8003672:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8003700 <controller_loop+0xd18>
 8003676:	ee67 6a26 	vmul.f32	s13, s14, s13
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003680:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8003684:	ed93 7a00 	vldr	s14, [r3]
 8003688:	ee26 7a87 	vmul.f32	s14, s13, s14
 800368c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	d509      	bpl.n	80036aa <controller_loop+0xcc2>
        motor->task.statusword_new.status.current_limit_active = 0;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800369c:	461a      	mov	r2, r3
 800369e:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 80036a2:	f023 0310 	bic.w	r3, r3, #16
 80036a6:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    }


    if(motor->usrconfig.control_mode < CONTROL_MODE_VELOCITY_RAMP){
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036b0:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	dc06      	bgt.n	80036c6 <controller_loop+0xcde>
        motor->controller.vel_integrator_torque = 0.0f;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 80036be:	f04f 0200 	mov.w	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	e040      	b.n	8003748 <controller_loop+0xd60>
    }
    else{
        if(motor->task.statusword_new.status.current_limit_active){
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036cc:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 80036d0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d018      	beq.n	800370c <controller_loop+0xd24>
            motor->controller.vel_integrator_torque *= 0.99f;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 80036e0:	edd3 7a00 	vldr	s15, [r3]
 80036e4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8003704 <controller_loop+0xd1c>
 80036e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 80036f2:	edc3 7a00 	vstr	s15, [r3]
 80036f6:	e027      	b.n	8003748 <controller_loop+0xd60>
 80036f8:	c1f00000 	.word	0xc1f00000
 80036fc:	41f00000 	.word	0x41f00000
 8003700:	3f666666 	.word	0x3f666666
 8003704:	3f7d70a4 	.word	0x3f7d70a4
 8003708:	3a83126f 	.word	0x3a83126f
        }
        else{
            motor->controller.vel_integrator_torque += (motor->usrconfig.vel_integrator_gain * LOW_TASK_TIME_DIFF) * motor->controller.v_err;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8003712:	ed93 7a00 	vldr	s14, [r3]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800371c:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 8003720:	edd3 7a00 	vldr	s15, [r3]
 8003724:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 8003708 <controller_loop+0xd20>
 8003728:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 8003732:	edd3 7a00 	vldr	s15, [r3]
 8003736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800373a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8003744:	edc3 7a00 	vstr	s15, [r3]
        }
    }

    motor->controller.i_q_set = motor->controller.torque / motor->usrconfig.torque_constant;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800374e:	edd3 6a00 	vldr	s13, [r3]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003758:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 800375c:	ed93 7a00 	vldr	s14, [r3]
 8003760:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f603 23f8 	addw	r3, r3, #2808	@ 0xaf8
 800376a:	edc3 7a00 	vstr	s15, [r3]
    
    // motor->foc.current(&motor->foc,0, motor->controller.i_q_set, motor->encoder.phase, motor->encoder.phase_vel,&motor->pwm_gen,&motor->task,&motor->usrconfig,&motor->encoder);
}
 800376e:	bf00      	nop
 8003770:	373c      	adds	r7, #60	@ 0x3c
 8003772:	46bd      	mov	sp, r7
 8003774:	bd90      	pop	{r4, r7, pc}
 8003776:	bf00      	nop

08003778 <encoder_send>:
#include "encoder.h"

int encoder_send(struct ENCODER_s* encoder  , uint8_t* data, uint8_t len)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	4613      	mov	r3, r2
 8003784:	71fb      	strb	r3, [r7, #7]
    uint16_t temp_len = encoder->need_send_len + len;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 800378c:	b29a      	uxth	r2, r3
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	b29b      	uxth	r3, r3
 8003792:	4413      	add	r3, r2
 8003794:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= ENC_SEND_BUFF_SIZE){
 8003796:	8afb      	ldrh	r3, [r7, #22]
 8003798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800379c:	d828      	bhi.n	80037f0 <encoder_send+0x78>
        memcpy(&encoder->send_buf[encoder->need_send_len],data,len);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 80037a4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	4413      	add	r3, r2
 80037ac:	3304      	adds	r3, #4
 80037ae:	79fa      	ldrb	r2, [r7, #7]
 80037b0:	68b9      	ldr	r1, [r7, #8]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f00d fd46 	bl	8011244 <memcpy>
        encoder->need_send_len = temp_len;
 80037b8:	8afa      	ldrh	r2, [r7, #22]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
        encoder->tc_flg = false;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        encoder->cur_send_len = encoder->need_send_len;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f8d3 2410 	ldr.w	r2, [r3, #1040]	@ 0x410
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
        HAL_UART_Transmit_DMA(encoder->usart, encoder->send_buf,encoder->cur_send_len);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f503 7101 	add.w	r1, r3, #516	@ 0x204
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	f00c f97c 	bl	800fae4 <HAL_UART_Transmit_DMA>
    }
    else{
        return -1;
    }
    return 0;
 80037ec:	2300      	movs	r3, #0
 80037ee:	e001      	b.n	80037f4 <encoder_send+0x7c>
        return -1;
 80037f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <encoder_cmd>:

int encoder_cmd(struct ENCODER_s* encoder , uint8_t cmd)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	70fb      	strb	r3, [r7, #3]
    int ret = 0;
 8003808:	2300      	movs	r3, #0
 800380a:	60fb      	str	r3, [r7, #12]
    if(encoder->tc_flg == true)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8003812:	2b00      	cmp	r3, #0
 8003814:	d006      	beq.n	8003824 <encoder_cmd+0x28>
    ret = encoder_send(encoder, (uint8_t *)&cmd, 1);
 8003816:	1cfb      	adds	r3, r7, #3
 8003818:	2201      	movs	r2, #1
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff ffab 	bl	8003778 <encoder_send>
 8003822:	60f8      	str	r0, [r7, #12]
    return ret;
 8003824:	68fb      	ldr	r3, [r7, #12]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <encoder_data_deal>:

int encoder_data_deal(struct ENCODER_s* encoder , struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{    
 8003830:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003834:	b08a      	sub	sp, #40	@ 0x28
 8003836:	af00      	add	r7, sp, #0
 8003838:	60f8      	str	r0, [r7, #12]
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]

    int32_t diff = encoder->one_pos_count - encoder->last_one_pos_count;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8d3 2424 	ldr.w	r2, [r3, #1060]	@ 0x424
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f8d3 3428 	ldr.w	r3, [r3, #1064]	@ 0x428
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24

    while(diff > ENCODER_CPR_DIV) diff -= ENCODER_CPR;
 800384e:	e003      	b.n	8003858 <encoder_data_deal+0x28>
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8003856:	627b      	str	r3, [r7, #36]	@ 0x24
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800385e:	dcf7      	bgt.n	8003850 <encoder_data_deal+0x20>
    while(diff < -ENCODER_CPR_DIV) diff += ENCODER_CPR;
 8003860:	e003      	b.n	800386a <encoder_data_deal+0x3a>
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	f503 0300 	add.w	r3, r3, #8388608	@ 0x800000
 8003868:	627b      	str	r3, [r7, #36]	@ 0x24
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	f513 0f80 	cmn.w	r3, #4194304	@ 0x400000
 8003870:	dbf7      	blt.n	8003862 <encoder_data_deal+0x32>

    if(ABS(diff) > usr_config->encoder_cnt_limit) {
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003878:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8003882:	429a      	cmp	r2, r3
 8003884:	dd34      	ble.n	80038f0 <encoder_data_deal+0xc0>
        if(encoder->check_count == 0) {
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 800388c:	2b00      	cmp	r3, #0
 800388e:	d108      	bne.n	80038a2 <encoder_data_deal+0x72>
            encoder->one_pos_count = encoder->last_one_pos_count;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f8d3 2428 	ldr.w	r2, [r3, #1064]	@ 0x428
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            diff = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a0:	e010      	b.n	80038c4 <encoder_data_deal+0x94>
        }
        else {
            diff=(encoder->delta_count_record[0]+encoder->delta_count_record[1]+encoder->delta_count_record[2]+encoder->delta_count_record[3])>>2;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f8d3 2454 	ldr.w	r2, [r3, #1108]	@ 0x454
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 80038ae:	441a      	add	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f8d3 345c 	ldr.w	r3, [r3, #1116]	@ 0x45c
 80038b6:	441a      	add	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f8d3 3460 	ldr.w	r3, [r3, #1120]	@ 0x460
 80038be:	4413      	add	r3, r2
 80038c0:	109b      	asrs	r3, r3, #2
 80038c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        if(++encoder->check_count >= 5){
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d923      	bls.n	8003924 <encoder_data_deal+0xf4>
            encoder->check_count = 5;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2205      	movs	r2, #5
 80038e0:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
            task->statusword_new.errors.encode_error = true;
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6953      	ldr	r3, [r2, #20]
 80038e8:	f043 0308 	orr.w	r3, r3, #8
 80038ec:	6153      	str	r3, [r2, #20]
 80038ee:	e019      	b.n	8003924 <encoder_data_deal+0xf4>
        }
    }
    else {
		encoder->delta_count_record[3]=encoder->delta_count_record[2];
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f8d3 245c 	ldr.w	r2, [r3, #1116]	@ 0x45c
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f8c3 2460 	str.w	r2, [r3, #1120]	@ 0x460
		encoder->delta_count_record[2]=encoder->delta_count_record[1];
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f8d3 2458 	ldr.w	r2, [r3, #1112]	@ 0x458
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f8c3 245c 	str.w	r2, [r3, #1116]	@ 0x45c
		encoder->delta_count_record[1]=encoder->delta_count_record[0];
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f8d3 2454 	ldr.w	r2, [r3, #1108]	@ 0x454
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458
		encoder->delta_count_record[0]=diff;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003918:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
		encoder->check_count=0;  
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
    }


    encoder->shadow_count += diff;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800392a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800392e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003930:	17c8      	asrs	r0, r1, #31
 8003932:	460c      	mov	r4, r1
 8003934:	4605      	mov	r5, r0
 8003936:	eb12 0804 	adds.w	r8, r2, r4
 800393a:	eb43 0905 	adc.w	r9, r3, r5
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8003944:	e943 8902 	strd	r8, r9, [r3, #-8]

    /* Run vel PLL */
    encoder->pos_cpr_count += encoder->time_diff * encoder->vel_estimate_counts;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800394e:	ed93 7a00 	vldr	s14, [r3]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003958:	edd3 6a00 	vldr	s13, [r3]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003962:	edd3 7a00 	vldr	s15, [r3]
 8003966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800396a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003974:	edc3 7a00 	vstr	s15, [r3]
    float diff_pos_cpr_count = (float)(encoder->one_pos_count - (int32_t)encoder->pos_cpr_count);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8003984:	edd2 7a00 	vldr	s15, [r2]
 8003988:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800398c:	ee17 2a90 	vmov	r2, s15
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	ee07 3a90 	vmov	s15, r3
 8003996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800399a:	edc7 7a08 	vstr	s15, [r7, #32]
    while(diff_pos_cpr_count > ENCODER_CPR_DIV) diff_pos_cpr_count -= ENCODER_CPR_F;
 800399e:	e007      	b.n	80039b0 <encoder_data_deal+0x180>
 80039a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80039a4:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8003c1c <encoder_data_deal+0x3ec>
 80039a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039ac:	edc7 7a08 	vstr	s15, [r7, #32]
 80039b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80039b4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8003c14 <encoder_data_deal+0x3e4>
 80039b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c0:	dcee      	bgt.n	80039a0 <encoder_data_deal+0x170>
    while(diff_pos_cpr_count < -ENCODER_CPR_DIV) diff_pos_cpr_count += ENCODER_CPR_F;
 80039c2:	e007      	b.n	80039d4 <encoder_data_deal+0x1a4>
 80039c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80039c8:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8003c1c <encoder_data_deal+0x3ec>
 80039cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039d0:	edc7 7a08 	vstr	s15, [r7, #32]
 80039d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80039d8:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8003c18 <encoder_data_deal+0x3e8>
 80039dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e4:	d4ee      	bmi.n	80039c4 <encoder_data_deal+0x194>
    encoder->pos_cpr_count += encoder->time_diff * encoder->pll_kp * diff_pos_cpr_count;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80039ec:	ed93 7a00 	vldr	s14, [r3]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 80039f6:	edd3 6a00 	vldr	s13, [r3]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 8003a00:	edd3 7a00 	vldr	s15, [r3]
 8003a04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a08:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a1a:	edc3 7a00 	vstr	s15, [r3]
    while(encoder->pos_cpr_count > ENCODER_CPR) encoder->pos_cpr_count -= ENCODER_CPR_F;
 8003a1e:	e00d      	b.n	8003a3c <encoder_data_deal+0x20c>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a26:	edd3 7a00 	vldr	s15, [r3]
 8003a2a:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003a2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a38:	edc3 7a00 	vstr	s15, [r3]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a42:	edd3 7a00 	vldr	s15, [r3]
 8003a46:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003a4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a52:	dce5      	bgt.n	8003a20 <encoder_data_deal+0x1f0>
    while(encoder->pos_cpr_count < 0) encoder->pos_cpr_count += ENCODER_CPR_F;
 8003a54:	e00d      	b.n	8003a72 <encoder_data_deal+0x242>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a5c:	edd3 7a00 	vldr	s15, [r3]
 8003a60:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003a64:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a6e:	edc3 7a00 	vstr	s15, [r3]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a78:	edd3 7a00 	vldr	s15, [r3]
 8003a7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a84:	d4e7      	bmi.n	8003a56 <encoder_data_deal+0x226>
    encoder->vel_estimate_counts += encoder->time_diff * encoder->pll_ki * diff_pos_cpr_count;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003a8c:	ed93 7a00 	vldr	s14, [r3]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003a96:	edd3 6a00 	vldr	s13, [r3]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8003aa0:	edd3 7a00 	vldr	s15, [r3]
 8003aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003aa8:	edd7 7a08 	vldr	s15, [r7, #32]
 8003aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003aba:	edc3 7a00 	vstr	s15, [r3]

    bool snap_to_zero_vel = false;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	77fb      	strb	r3, [r7, #31]
    if(ABS(encoder->vel_estimate_counts) < encoder->snap_threshold) {
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003ac8:	edd3 7a00 	vldr	s15, [r3]
 8003acc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad4:	dd05      	ble.n	8003ae2 <encoder_data_deal+0x2b2>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003adc:	edd3 7a00 	vldr	s15, [r3]
 8003ae0:	e006      	b.n	8003af0 <encoder_data_deal+0x2c0>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003ae8:	edd3 7a00 	vldr	s15, [r3]
 8003aec:	eef1 7a67 	vneg.f32	s15, s15
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8003af6:	ed93 7a00 	vldr	s14, [r3]
 8003afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b02:	d507      	bpl.n	8003b14 <encoder_data_deal+0x2e4>
        encoder->vel_estimate_counts = 0.0f;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003b0a:	f04f 0200 	mov.w	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
        snap_to_zero_vel = true;
 8003b10:	2301      	movs	r3, #1
 8003b12:	77fb      	strb	r3, [r7, #31]
    }

    if (snap_to_zero_vel) {
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d006      	beq.n	8003b28 <encoder_data_deal+0x2f8>
        encoder->interpolation = 0.5f;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b20:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e04d      	b.n	8003bc4 <encoder_data_deal+0x394>
    }
    else if(diff > 0) {
 8003b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	dd06      	ble.n	8003b3c <encoder_data_deal+0x30c>
        encoder->interpolation = 0.0f;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	e043      	b.n	8003bc4 <encoder_data_deal+0x394>
    }
    else if(diff < 0) {
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	da06      	bge.n	8003b50 <encoder_data_deal+0x320>
        encoder->interpolation = 1.0f;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b48:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	e039      	b.n	8003bc4 <encoder_data_deal+0x394>
    }
    else {
        encoder->interpolation += encoder->time_diff * encoder->vel_estimate_counts;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b56:	ed93 7a00 	vldr	s14, [r3]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003b60:	edd3 6a00 	vldr	s13, [r3]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003b6a:	edd3 7a00 	vldr	s15, [r3]
 8003b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b7c:	edc3 7a00 	vstr	s15, [r3]
		if (encoder->interpolation > 1.0f) encoder->interpolation = 1.0f;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b86:	edd3 7a00 	vldr	s15, [r3]
 8003b8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b96:	dd05      	ble.n	8003ba4 <encoder_data_deal+0x374>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b9e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003ba2:	601a      	str	r2, [r3, #0]
		if (encoder->interpolation < 0.0f) encoder->interpolation = 0.0f;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003baa:	edd3 7a00 	vldr	s15, [r3]
 8003bae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb6:	d505      	bpl.n	8003bc4 <encoder_data_deal+0x394>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003bbe:	f04f 0200 	mov.w	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
    }

    float interpolated_enc = encoder->one_pos_count - usr_config->encoder_offset + encoder->interpolation;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f8d3 2424 	ldr.w	r2, [r3, #1060]	@ 0x424
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	ee07 3a90 	vmov	s15, r3
 8003bd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003be0:	edd3 7a00 	vldr	s15, [r3]
 8003be4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003be8:	edc7 7a06 	vstr	s15, [r7, #24]
    while(interpolated_enc > ENCODER_CPR_F) interpolated_enc -= ENCODER_CPR_F;
 8003bec:	e007      	b.n	8003bfe <encoder_data_deal+0x3ce>
 8003bee:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bf2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003bf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bfa:	edc7 7a06 	vstr	s15, [r7, #24]
 8003bfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c02:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0e:	dcee      	bgt.n	8003bee <encoder_data_deal+0x3be>
    while(interpolated_enc < 0) interpolated_enc += ENCODER_CPR_F;
 8003c10:	e010      	b.n	8003c34 <encoder_data_deal+0x404>
 8003c12:	bf00      	nop
 8003c14:	4a800000 	.word	0x4a800000
 8003c18:	ca800000 	.word	0xca800000
 8003c1c:	4b000000 	.word	0x4b000000
 8003c20:	40c90fdb 	.word	0x40c90fdb
 8003c24:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c28:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003c2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c30:	edc7 7a06 	vstr	s15, [r7, #24]
 8003c34:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c40:	d4f0      	bmi.n	8003c24 <encoder_data_deal+0x3f4>

    float shadow_count_f = encoder->shadow_count;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8003c48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	f7fd f844 	bl	8000cdc <__aeabi_l2f>
 8003c54:	4603      	mov	r3, r0
 8003c56:	617b      	str	r3, [r7, #20]

    encoder->pos = shadow_count_f / ENCODER_CPR_F;
 8003c58:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c5c:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003c60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8003c6a:	edc3 7a00 	vstr	s15, [r3]
    encoder->vel = encoder->vel_estimate_counts / ENCODER_CPR_F;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003c74:	ed93 7a00 	vldr	s14, [r3]
 8003c78:	ed5f 6a18 	vldr	s13, [pc, #-96]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003c7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003c86:	edc3 7a00 	vstr	s15, [r3]
    encoder->phase = (interpolated_enc * M_2PI * usr_config->motor_pole_pairs) / ENCODER_CPR_F;
 8003c8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c8e:	ed1f 7a1c 	vldr	s14, [pc, #-112]	@ 8003c20 <encoder_data_deal+0x3f0>
 8003c92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ca0:	ed5f 6a22 	vldr	s13, [pc, #-136]	@ 8003c1c <encoder_data_deal+0x3ec>
 8003ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f203 436c 	addw	r3, r3, #1132	@ 0x46c
 8003cae:	edc3 7a00 	vstr	s15, [r3]
    
    encoder->phase_count = encoder->pos * M_2PI;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8003cb8:	edd3 7a00 	vldr	s15, [r3]
 8003cbc:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 8003c20 <encoder_data_deal+0x3f0>
 8003cc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f503 638e 	add.w	r3, r3, #1136	@ 0x470
 8003cca:	edc3 7a00 	vstr	s15, [r3]
    encoder->phase_vel = encoder->vel * M_2PI * usr_config->motor_pole_pairs;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003cd4:	edd3 7a00 	vldr	s15, [r3]
 8003cd8:	ed1f 7a2f 	vldr	s14, [pc, #-188]	@ 8003c20 <encoder_data_deal+0x3f0>
 8003cdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f203 4374 	addw	r3, r3, #1140	@ 0x474
 8003cf0:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3728      	adds	r7, #40	@ 0x28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08003d00 <encoder_check_handle>:

int encoder_check_handle(uint8_t *data , uint16_t len)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	807b      	strh	r3, [r7, #2]
    if(data[0] == ENCODER_GET_ANGLE || data[0] == ENCODER_OUTPUT_POS_CLEAR || data[0] == ENCODER_INPUT_POS_CLEAR || data[0] == ENCODER_CLEAR_ERROR
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d00f      	beq.n	8003d34 <encoder_check_handle+0x34>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b62      	cmp	r3, #98	@ 0x62
 8003d1a:	d00b      	beq.n	8003d34 <encoder_check_handle+0x34>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2bc2      	cmp	r3, #194	@ 0xc2
 8003d22:	d007      	beq.n	8003d34 <encoder_check_handle+0x34>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2bba      	cmp	r3, #186	@ 0xba
 8003d2a:	d003      	beq.n	8003d34 <encoder_check_handle+0x34>
     || data[0] == ENCODER_GET_ALL_MSG) {
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b1a      	cmp	r3, #26
 8003d32:	d106      	bne.n	8003d42 <encoder_check_handle+0x42>
        if(len >= (sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t) + sizeof(ENCODER_CRC_t))) {
 8003d34:	887b      	ldrh	r3, [r7, #2]
 8003d36:	2b0a      	cmp	r3, #10
 8003d38:	d901      	bls.n	8003d3e <encoder_check_handle+0x3e>
            return RECE_DATA_PROCESS_SUCCESS;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e002      	b.n	8003d44 <encoder_check_handle+0x44>
        }
        else{
            return RECE_DATA_PROCESS_WAIT;
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e000      	b.n	8003d44 <encoder_check_handle+0x44>
        }
    }
    
    return RECE_DATA_PROCESS_FAIL;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <encoder_data_process>:

int encoder_data_process(struct ENCODER_s* encoder , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len , struct USR_CONFIG_s* usr_config , struct TASK_s* task)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b088      	sub	sp, #32
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
    ENCODER_HANDLE_t *handle;
    ENCODER_POS_DATA_t *encoder_data;
    ENCODER_CRC_t *rece_crc;
    uint16_t pack_data_length = 0;
 8003d60:	2300      	movs	r3, #0
 8003d62:	83fb      	strh	r3, [r7, #30]
    uint8_t crc = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	777b      	strb	r3, [r7, #29]

    handle = (ENCODER_HANDLE_t *)data;
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	61bb      	str	r3, [r7, #24]
    encoder_data = (ENCODER_POS_DATA_t *)(data + sizeof(ENCODER_HANDLE_t));
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	3302      	adds	r3, #2
 8003d70:	617b      	str	r3, [r7, #20]
    pack_data_length = sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t) + sizeof(ENCODER_CRC_t);
 8003d72:	230b      	movs	r3, #11
 8003d74:	83fb      	strh	r3, [r7, #30]
    rece_crc = (ENCODER_CRC_t *)(data + sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t));
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	330a      	adds	r3, #10
 8003d7a:	613b      	str	r3, [r7, #16]
    crc = APP_Math_CRC8_StaticTable(data,sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t));
 8003d7c:	210a      	movs	r1, #10
 8003d7e:	68b8      	ldr	r0, [r7, #8]
 8003d80:	f004 f880 	bl	8007e84 <APP_Math_CRC8_StaticTable>
 8003d84:	4603      	mov	r3, r0
 8003d86:	777b      	strb	r3, [r7, #29]

    if(len < pack_data_length) 
 8003d88:	88fa      	ldrh	r2, [r7, #6]
 8003d8a:	8bfb      	ldrh	r3, [r7, #30]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d201      	bcs.n	8003d94 <encoder_data_process+0x44>
    {
        return RECE_DATA_PROCESS_WAIT;
 8003d90:	2302      	movs	r3, #2
 8003d92:	e04f      	b.n	8003e34 <encoder_data_process+0xe4>
    }

    if(crc != rece_crc->crc) {
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	7f7a      	ldrb	r2, [r7, #29]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d001      	beq.n	8003da2 <encoder_data_process+0x52>
        return RECE_DATA_PROCESS_FAIL;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e048      	b.n	8003e34 <encoder_data_process+0xe4>
    }
    *rece_pack_len = pack_data_length;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	8bfa      	ldrh	r2, [r7, #30]
 8003da6:	801a      	strh	r2, [r3, #0]

    switch(handle->CW)
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	2bc2      	cmp	r3, #194	@ 0xc2
 8003dae:	d039      	beq.n	8003e24 <encoder_data_process+0xd4>
 8003db0:	2bc2      	cmp	r3, #194	@ 0xc2
 8003db2:	dc3e      	bgt.n	8003e32 <encoder_data_process+0xe2>
 8003db4:	2bba      	cmp	r3, #186	@ 0xba
 8003db6:	d037      	beq.n	8003e28 <encoder_data_process+0xd8>
 8003db8:	2bba      	cmp	r3, #186	@ 0xba
 8003dba:	dc3a      	bgt.n	8003e32 <encoder_data_process+0xe2>
 8003dbc:	2b62      	cmp	r3, #98	@ 0x62
 8003dbe:	d035      	beq.n	8003e2c <encoder_data_process+0xdc>
 8003dc0:	2b62      	cmp	r3, #98	@ 0x62
 8003dc2:	dc36      	bgt.n	8003e32 <encoder_data_process+0xe2>
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d033      	beq.n	8003e30 <encoder_data_process+0xe0>
 8003dc8:	2b1a      	cmp	r3, #26
 8003dca:	d132      	bne.n	8003e32 <encoder_data_process+0xe2>
    {
        case ENCODER_GET_ALL_MSG: {
            encoder->one_pos_count = encoder_data->ABS0 | encoder_data->ABS1 << 8 | encoder_data->ABS2 << 16;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	785b      	ldrb	r3, [r3, #1]
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	789b      	ldrb	r3, [r3, #2]
 8003dde:	041b      	lsls	r3, r3, #16
 8003de0:	431a      	orrs	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            encoder->status_flg = handle->SF;
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	785a      	ldrb	r2, [r3, #1]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            encoder->more_pos_count = encoder_data->MBS0 | encoder_data->MBS1 << 8 | encoder_data->MBS2 << 16;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	791b      	ldrb	r3, [r3, #4]
 8003df6:	b21a      	sxth	r2, r3
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	795b      	ldrb	r3, [r3, #5]
 8003dfc:	b21b      	sxth	r3, r3
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	b21b      	sxth	r3, r3
 8003e02:	4313      	orrs	r3, r2
 8003e04:	b21a      	sxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f8a3 242c 	strh.w	r2, [r3, #1068]	@ 0x42c
            encoder_data_deal(encoder,usr_config,task);
 8003e0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f7ff fd0d 	bl	8003830 <encoder_data_deal>
            encoder->last_one_pos_count = encoder->one_pos_count;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f8d3 2424 	ldr.w	r2, [r3, #1060]	@ 0x424
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            break;
 8003e22:	e006      	b.n	8003e32 <encoder_data_process+0xe2>
        }
        case ENCODER_OUTPUT_POS_CLEAR: {
            break;
        }
        case ENCODER_INPUT_POS_CLEAR: {
            break;
 8003e24:	bf00      	nop
 8003e26:	e004      	b.n	8003e32 <encoder_data_process+0xe2>
        }
        case ENCODER_CLEAR_ERROR: {
            break;
 8003e28:	bf00      	nop
 8003e2a:	e002      	b.n	8003e32 <encoder_data_process+0xe2>
            break;
 8003e2c:	bf00      	nop
 8003e2e:	e000      	b.n	8003e32 <encoder_data_process+0xe2>
            break;
 8003e30:	bf00      	nop
        }
    }
    return RECE_DATA_PROCESS_SUCCESS;
 8003e32:	2301      	movs	r3, #1
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3720      	adds	r7, #32
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <encoder_rece>:

int encoder_rece(struct ENCODER_s* encoder , struct USR_CONFIG_s* usr_config , struct TASK_s* task) //
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08a      	sub	sp, #40	@ 0x28
 8003e40:	af02      	add	r7, sp, #8
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
    int result = 0;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]
    int rece_start_idx = 0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61fb      	str	r3, [r7, #28]
    int rece_idx = 0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61bb      	str	r3, [r7, #24]
    uint16_t rece_pack_len = 0;
 8003e54:	2300      	movs	r3, #0
 8003e56:	827b      	strh	r3, [r7, #18]
    encoder->cur_analysis_len = encoder->cur_rece_len;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f8d3 2414 	ldr.w	r2, [r3, #1044]	@ 0x414
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
    if(encoder->cur_analysis_len <= 1){
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d857      	bhi.n	8003f1e <encoder_rece+0xe2>
        return 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e077      	b.n	8003f62 <encoder_rece+0x126>
    }
    while(encoder->cur_analysis_len > 1){
        result = encoder_check_handle(&encoder->rcve_buf[rece_idx],encoder->cur_analysis_len);
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	4413      	add	r3, r2
 8003e78:	1d1a      	adds	r2, r3, #4
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	4619      	mov	r1, r3
 8003e84:	4610      	mov	r0, r2
 8003e86:	f7ff ff3b 	bl	8003d00 <encoder_check_handle>
 8003e8a:	6178      	str	r0, [r7, #20]
        if(result == RECE_DATA_PROCESS_WAIT) {
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d102      	bne.n	8003e98 <encoder_rece+0x5c>
            rece_start_idx = rece_idx;
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	61fb      	str	r3, [r7, #28]
            break;
 8003e96:	e047      	b.n	8003f28 <encoder_rece+0xec>
        }
        else if(result == RECE_DATA_PROCESS_FAIL) {
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10a      	bne.n	8003eb4 <encoder_rece+0x78>
            encoder->cur_analysis_len -= 1;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003ea4:	1e5a      	subs	r2, r3, #1
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
            rece_idx += 1;
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	3301      	adds	r3, #1
 8003eb0:	61bb      	str	r3, [r7, #24]
            continue;
 8003eb2:	e034      	b.n	8003f1e <encoder_rece+0xe2>
        }
        result = encoder_data_process(encoder,&encoder->rcve_buf[rece_idx],encoder->cur_analysis_len,&rece_pack_len , usr_config,task);
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	4413      	add	r3, r2
 8003eba:	1d19      	adds	r1, r3, #4
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	f107 0012 	add.w	r0, r7, #18
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	9301      	str	r3, [sp, #4]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f7ff ff3c 	bl	8003d50 <encoder_data_process>
 8003ed8:	6178      	str	r0, [r7, #20]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d10d      	bne.n	8003efc <encoder_rece+0xc0>
            rece_idx += rece_pack_len;
 8003ee0:	8a7b      	ldrh	r3, [r7, #18]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
            encoder->cur_analysis_len -= rece_pack_len;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003ef0:	8a7a      	ldrh	r2, [r7, #18]
 8003ef2:	1a9a      	subs	r2, r3, r2
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
            continue;
 8003efa:	e010      	b.n	8003f1e <encoder_rece+0xe2>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d102      	bne.n	8003f08 <encoder_rece+0xcc>
            rece_start_idx = rece_idx;
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	61fb      	str	r3, [r7, #28]
            break;
 8003f06:	e00f      	b.n	8003f28 <encoder_rece+0xec>
        }
        else {
            rece_idx += 1;
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	61bb      	str	r3, [r7, #24]
            encoder->cur_analysis_len -= 1;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003f14:	1e5a      	subs	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
            continue;
 8003f1c:	bf00      	nop
    while(encoder->cur_analysis_len > 1){
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d8a4      	bhi.n	8003e72 <encoder_rece+0x36>
        }
    }
    if(encoder->cur_analysis_len > 0){
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d012      	beq.n	8003f58 <encoder_rece+0x11c>
        memcpy(encoder->rcve_buf,encoder->rcve_buf+rece_start_idx,encoder->cur_analysis_len);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	1d18      	adds	r0, r3, #4
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1d1a      	adds	r2, r3, #4
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	18d1      	adds	r1, r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8003f44:	461a      	mov	r2, r3
 8003f46:	f00d f97d 	bl	8011244 <memcpy>
        encoder->cur_rece_len = encoder->cur_analysis_len;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
 8003f56:	e003      	b.n	8003f60 <encoder_rece+0x124>
    }
    else{
        encoder->cur_rece_len = 0;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
    }
    return 0;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3720      	adds	r7, #32
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <encoder_tx_cp>:

void encoder_tx_cp(struct ENCODER_s* encoder)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
    encoder->tc_flg = true;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    int diff_len = encoder->need_send_len - encoder->cur_send_len;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f8d3 2410 	ldr.w	r2, [r3, #1040]	@ 0x410
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0){
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	dd17      	ble.n	8003fc0 <encoder_tx_cp+0x56>
        memcpy(encoder->send_buf,&encoder->send_buf[encoder->cur_send_len],diff_len);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f503 7001 	add.w	r0, r3, #516	@ 0x204
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8003f9c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f00d f94b 	bl	8011244 <memcpy>
        encoder->need_send_len = diff_len;
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
        encoder->cur_send_len = 0;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
    }
    else{
        encoder->need_send_len = 0;
    }
}
 8003fbe:	e003      	b.n	8003fc8 <encoder_tx_cp+0x5e>
        encoder->need_send_len = 0;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
}
 8003fc8:	bf00      	nop
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <encoder_rx_idle>:


void encoder_rx_idle(struct ENCODER_s* encoder)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(encoder->usart,UART_FLAG_IDLE)){
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b10      	cmp	r3, #16
 8003fe6:	d14e      	bne.n	8004086 <encoder_rx_idle+0xb6>
        __HAL_UART_CLEAR_IDLEFLAG(encoder->usart);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2210      	movs	r2, #16
 8003ff0:	621a      	str	r2, [r3, #32]
        uint16_t cnt = ENC_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(encoder->usart->hdmarx) - encoder->rx_idx;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8004004:	b29b      	uxth	r3, r3
 8004006:	4413      	add	r3, r2
 8004008:	b29b      	uxth	r3, r3
 800400a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800400e:	81fb      	strh	r3, [r7, #14]
        if(cnt > ENC_RECE_BUFF_SIZE) {
 8004010:	89fb      	ldrh	r3, [r7, #14]
 8004012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004016:	d908      	bls.n	800402a <encoder_rx_idle+0x5a>
            encoder->cur_rece_len = 0;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
            encoder->rx_idx = 0;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
            return;
 8004028:	e02d      	b.n	8004086 <encoder_rx_idle+0xb6>
        }
        uint16_t all_len = cnt + encoder->cur_rece_len;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004030:	b29a      	uxth	r2, r3
 8004032:	89fb      	ldrh	r3, [r7, #14]
 8004034:	4413      	add	r3, r2
 8004036:	81bb      	strh	r3, [r7, #12]
        if(all_len <= ENC_RECE_BUFF_SIZE){
 8004038:	89bb      	ldrh	r3, [r7, #12]
 800403a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800403e:	d822      	bhi.n	8004086 <encoder_rx_idle+0xb6>
            memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	4413      	add	r3, r2
 800404a:	1d18      	adds	r0, r3, #4
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8004058:	4413      	add	r3, r2
 800405a:	89fa      	ldrh	r2, [r7, #14]
 800405c:	4619      	mov	r1, r3
 800405e:	f00d f8f1 	bl	8011244 <memcpy>
            encoder->cur_rece_len = all_len;
 8004062:	89ba      	ldrh	r2, [r7, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
            encoder->rx_idx = ENC_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(encoder->usart->hdmarx);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5c3 7200 	rsb	r2, r3, #512	@ 0x200
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
            encoder->rx_flg = true;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        }
        else{
            //to do 
        }
    }
}
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <encoder_rx_half>:

void encoder_rx_half(struct ENCODER_s* encoder)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
    uint16_t cnt = ENC_HALF_RECE_BUFF_SIZE - encoder->rx_idx;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800409a:	b29b      	uxth	r3, r3
 800409c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80040a0:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + encoder->cur_rece_len;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	89fb      	ldrh	r3, [r7, #14]
 80040ac:	4413      	add	r3, r2
 80040ae:	81bb      	strh	r3, [r7, #12]
    if(all_len <= ENC_RECE_BUFF_SIZE){
 80040b0:	89bb      	ldrh	r3, [r7, #12]
 80040b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040b6:	d81d      	bhi.n	80040f4 <encoder_rx_half+0x68>
        memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	4413      	add	r3, r2
 80040c2:	1d18      	adds	r0, r3, #4
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 80040d0:	4413      	add	r3, r2
 80040d2:	89fa      	ldrh	r2, [r7, #14]
 80040d4:	4619      	mov	r1, r3
 80040d6:	f00d f8b5 	bl	8011244 <memcpy>
        encoder->cur_rece_len = all_len;
 80040da:	89ba      	ldrh	r2, [r7, #12]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
        encoder->rx_idx = ENC_RECE_BUFF_SIZE / 2;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040e8:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
        encoder->rx_flg = true;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }
    else{
        //to do 
    }
    
}
 80040f4:	bf00      	nop
 80040f6:	3710      	adds	r7, #16
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <encoder_rx_cp>:

void encoder_rx_cp(struct ENCODER_s* encoder)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
    uint16_t cnt = ENC_RECE_BUFF_SIZE - encoder->rx_idx;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800410a:	b29b      	uxth	r3, r3
 800410c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004110:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + encoder->cur_rece_len;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004118:	b29a      	uxth	r2, r3
 800411a:	89fb      	ldrh	r3, [r7, #14]
 800411c:	4413      	add	r3, r2
 800411e:	81bb      	strh	r3, [r7, #12]
    if(all_len <= ENC_RECE_BUFF_SIZE){
 8004120:	89bb      	ldrh	r3, [r7, #12]
 8004122:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004126:	d81c      	bhi.n	8004162 <encoder_rx_cp+0x66>
        memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	4413      	add	r3, r2
 8004132:	1d18      	adds	r0, r3, #4
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8004140:	4413      	add	r3, r2
 8004142:	89fa      	ldrh	r2, [r7, #14]
 8004144:	4619      	mov	r1, r3
 8004146:	f00d f87d 	bl	8011244 <memcpy>
        encoder->cur_rece_len = all_len;
 800414a:	89ba      	ldrh	r2, [r7, #12]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
        encoder->rx_idx = 0;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
        encoder->rx_flg = true;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }
    else{
        //to do 
    }
}
 8004162:	bf00      	nop
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <encoder_init>:

void encoder_init(struct ENCODER_s* encoder , struct ENABLE_s* enable)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
    encoder->tc_flg = true;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    encoder->rx_flg = false;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    encoder->rx_idx = 0;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
    encoder->shadow_count = 0;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8004194:	4619      	mov	r1, r3
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	f04f 0300 	mov.w	r3, #0
 800419e:	e941 2302 	strd	r2, r3, [r1, #-8]
    encoder->pos_cpr_count = 0;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	601a      	str	r2, [r3, #0]
    encoder->vel_estimate_counts = 0;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
    encoder->pos = 0;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
    encoder->vel = 0;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
    encoder->phase = 0;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f203 436c 	addw	r3, r3, #1132	@ 0x46c
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	601a      	str	r2, [r3, #0]
    encoder->phase_vel = 0;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f203 4374 	addw	r3, r3, #1140	@ 0x474
 80041e4:	f04f 0200 	mov.w	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
    encoder->interpolation = 0;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 80041f0:	f04f 0200 	mov.w	r2, #0
 80041f4:	601a      	str	r2, [r3, #0]
    encoder->one_pos_count = 0;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
    encoder->last_one_pos_count = 0;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    encoder->time_diff = CURRENT_MEASURE_PERIOD;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800420c:	4a30      	ldr	r2, [pc, #192]	@ (80042d0 <encoder_init+0x164>)
 800420e:	601a      	str	r2, [r3, #0]
    encoder->ele_phase = 0;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f503 638f 	add.w	r3, r3, #1144	@ 0x478
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_SET);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	6898      	ldr	r0, [r3, #8]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	8a9b      	ldrh	r3, [r3, #20]
 8004224:	2201      	movs	r2, #1
 8004226:	4619      	mov	r1, r3
 8004228:	f008 fd6c 	bl	800cd04 <HAL_GPIO_WritePin>

    int encoder_pll_bw = 100;
 800422c:	2364      	movs	r3, #100	@ 0x64
 800422e:	60fb      	str	r3, [r7, #12]
    float bandwidth = MIN(encoder_pll_bw, 0.25f * 1000);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800423a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80042d4 <encoder_init+0x168>
 800423e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004246:	d505      	bpl.n	8004254 <encoder_init+0xe8>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	ee07 3a90 	vmov	s15, r3
 800424e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004252:	e001      	b.n	8004258 <encoder_init+0xec>
 8004254:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80042d4 <encoder_init+0x168>
 8004258:	edc7 7a02 	vstr	s15, [r7, #8]
    encoder->pll_kp = 2.0f * bandwidth;                  
 800425c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004260:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 800426a:	edc3 7a00 	vstr	s15, [r3]
    encoder->pll_ki = 0.25f * SQ(encoder->pll_kp);         
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 8004274:	ed93 7a00 	vldr	s14, [r3]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 800427e:	edd3 7a00 	vldr	s15, [r3]
 8004282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004286:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 800428a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8004294:	edc3 7a00 	vstr	s15, [r3]
    encoder->snap_threshold = 0.5f * encoder->time_diff * encoder->pll_ki;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800429e:	edd3 7a00 	vldr	s15, [r3]
 80042a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80042a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 80042b0:	edd3 7a00 	vldr	s15, [r3]
 80042b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 80042be:	edc3 7a00 	vstr	s15, [r3]
    APP_Math_CRC8_GenerateTable();
 80042c2:	f003 fda9 	bl	8007e18 <APP_Math_CRC8_GenerateTable>
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	38d1b717 	.word	0x38d1b717
 80042d4:	437a0000 	.word	0x437a0000

080042d8 <encoder_loop>:

void encoder_loop(struct ENCODER_s* encoder,struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
    encoder_cmd(encoder,ENCODER_GET_ALL_MSG);
 80042e4:	211a      	movs	r1, #26
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f7ff fa88 	bl	80037fc <encoder_cmd>
    encoder_rece(encoder , usr_config , task);
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	68b9      	ldr	r1, [r7, #8]
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff fda3 	bl	8003e3c <encoder_rece>
    if(encoder->rx_flg == false) {
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80042fc:	f083 0301 	eor.w	r3, r3, #1
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d013      	beq.n	800432e <encoder_loop+0x56>
        encoder->rx_delay_count++;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	@ 0x408
 800430c:	3301      	adds	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8a3 2408 	strh.w	r2, [r3, #1032]	@ 0x408
        if(encoder->rx_delay_count > 1000) {
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	@ 0x408
 800431c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004320:	d90d      	bls.n	800433e <encoder_loop+0x66>
            task->statusword_new.errors.encode_error = true;
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6953      	ldr	r3, [r2, #20]
 8004326:	f043 0308 	orr.w	r3, r3, #8
 800432a:	6153      	str	r3, [r2, #20]
    }
    else {
        encoder->rx_delay_count = 0;
        encoder->rx_flg = false;
    }
}
 800432c:	e007      	b.n	800433e <encoder_loop+0x66>
        encoder->rx_delay_count = 0;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f8a3 2408 	strh.w	r2, [r3, #1032]	@ 0x408
        encoder->rx_flg = false;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
}
 800433e:	bf00      	nop
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
	...

08004348 <FOC_update_current_ctrl_gain>:
#include "foc.h"


void FOC_update_current_ctrl_gain(struct FOC_s* foc, struct USR_CONFIG_s* usr_config)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
     // float bandwidth = MIN(usr_config->current_ctrl_bw, 0.25f * TIM_PWM_HZ);
     foc->current_ctrl_p_gain =  0.25;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8004358:	649a      	str	r2, [r3, #72]	@ 0x48
     foc->current_ctrl_i_gain =  4.3;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a03      	ldr	r2, [pc, #12]	@ (800436c <FOC_update_current_ctrl_gain+0x24>)
 800435e:	64da      	str	r2, [r3, #76]	@ 0x4c
     // foc->current_ctrl_p_gain =  usr_config->motor_phase_inductance / CURRENT_MEASURE_PERIOD / 4;
     // foc->current_ctrl_i_gain =  usr_config->motor_phase_resistance / CURRENT_MEASURE_PERIOD / 4;
     
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	4089999a 	.word	0x4089999a

08004370 <FOC_init>:
void FOC_init(struct FOC_s *foc,struct USR_CONFIG_s* usr_config)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
     foc->v_bus = 0;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f04f 0200 	mov.w	r2, #0
 8004380:	605a      	str	r2, [r3, #4]
     foc->v_bus_filt = 0;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	609a      	str	r2, [r3, #8]
     foc->i_q = 0;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f04f 0200 	mov.w	r2, #0
 8004398:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f04f 0200 	mov.w	r2, #0
 80043a8:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	639a      	str	r2, [r3, #56]	@ 0x38
     
     foc->is_armed = 0;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	701a      	strb	r2, [r3, #0]
     
     FOC_update_current_ctrl_gain(foc, usr_config);
 80043b8:	6839      	ldr	r1, [r7, #0]
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7ff ffc4 	bl	8004348 <FOC_update_current_ctrl_gain>
}
 80043c0:	bf00      	nop
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <FOC_arm>:

void FOC_arm(struct FOC_s* foc, struct ENABLE_s* enable ,struct PWM_GEN_s* pwm_gen)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
     if(foc->is_armed){
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d139      	bne.n	8004450 <FOC_arm+0x88>
  __ASM volatile ("cpsid i" : : : "memory");
 80043dc:	b672      	cpsid	i
}
 80043de:	bf00      	nop
          return;
     }
     __disable_irq();

     foc->i_q = 0;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f04f 0200 	mov.w	r2, #0
 80043f6:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f04f 0200 	mov.w	r2, #0
 80043fe:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	639a      	str	r2, [r3, #56]	@ 0x38
     foc->check_flg = true;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
     foc->adc_offest_idx = 0;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

     foc->current_ctrl_integral_d = 0;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f04f 0200 	mov.w	r2, #0
 800441e:	651a      	str	r2, [r3, #80]	@ 0x50
     foc->current_ctrl_integral_q = 0;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	655a      	str	r2, [r3, #84]	@ 0x54

     foc->time_count = 0;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	659a      	str	r2, [r3, #88]	@ 0x58
     foc->torque_time_count = 0;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	65da      	str	r2, [r3, #92]	@ 0x5c

     enable->drive_enable(enable,true);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	2101      	movs	r1, #1
 800443a:	68b8      	ldr	r0, [r7, #8]
 800443c:	4798      	blx	r3
     pwm_gen->turn_on_low_sides(pwm_gen);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	4798      	blx	r3
     foc->is_armed = true;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2201      	movs	r2, #1
 800444a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800444c:	b662      	cpsie	i
}
 800444e:	e000      	b.n	8004452 <FOC_arm+0x8a>
          return;
 8004450:	bf00      	nop

     __enable_irq();



}
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <FOC_disarm>:


void FOC_disarm(struct FOC_s* foc, struct ENABLE_s* enable ,struct PWM_GEN_s* pwm_gen)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
     if(!foc->is_armed){
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	f083 0301 	eor.w	r3, r3, #1
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d123      	bne.n	80044ba <FOC_disarm+0x62>
  __ASM volatile ("cpsid i" : : : "memory");
 8004472:	b672      	cpsid	i
}
 8004474:	bf00      	nop
          return;
     }
     __disable_irq();

     foc->i_q = 0;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f04f 0200 	mov.w	r2, #0
 800447c:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f04f 0200 	mov.w	r2, #0
 8004484:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f04f 0200 	mov.w	r2, #0
 8004494:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	639a      	str	r2, [r3, #56]	@ 0x38

     pwm_gen->switch_off_pwm(pwm_gen);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	4798      	blx	r3
     foc->is_armed = false;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
     enable->drive_enable(enable,false);
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	2100      	movs	r1, #0
 80044b2:	68b8      	ldr	r0, [r7, #8]
 80044b4:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
 80044b6:	b662      	cpsie	i
}
 80044b8:	e000      	b.n	80044bc <FOC_disarm+0x64>
          return;
 80044ba:	bf00      	nop

     __enable_irq();


}
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
	...

080044c4 <FOC_voltage>:


void FOC_voltage(struct FOC_s* foc,float vd_set, float vq_set, float phase,struct PWM_GEN_s* pwm_gen)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08e      	sub	sp, #56	@ 0x38
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6178      	str	r0, [r7, #20]
 80044cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80044d0:	edc7 0a03 	vstr	s1, [r7, #12]
 80044d4:	ed87 1a02 	vstr	s2, [r7, #8]
 80044d8:	6079      	str	r1, [r7, #4]
     float i_alpha = 0, i_beta = 0;
 80044da:	f04f 0300 	mov.w	r3, #0
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
 80044e0:	f04f 0300 	mov.w	r3, #0
 80044e4:	623b      	str	r3, [r7, #32]
     clarke_transform(foc->i_a,foc->i_b,foc->i_c,&i_alpha,&i_beta);
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	ed93 7a04 	vldr	s14, [r3, #16]
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	edd3 6a05 	vldr	s13, [r3, #20]
 80044f8:	f107 0220 	add.w	r2, r7, #32
 80044fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004500:	4611      	mov	r1, r2
 8004502:	4618      	mov	r0, r3
 8004504:	eeb0 1a66 	vmov.f32	s2, s13
 8004508:	eef0 0a47 	vmov.f32	s1, s14
 800450c:	eeb0 0a67 	vmov.f32	s0, s15
 8004510:	f003 fcda 	bl	8007ec8 <clarke_transform>

     float i_d, i_q;
     park_transform(i_alpha,i_beta,phase,&i_d,&i_q);
 8004514:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004518:	ed97 7a08 	vldr	s14, [r7, #32]
 800451c:	f107 0218 	add.w	r2, r7, #24
 8004520:	f107 031c 	add.w	r3, r7, #28
 8004524:	4611      	mov	r1, r2
 8004526:	4618      	mov	r0, r3
 8004528:	ed97 1a02 	vldr	s2, [r7, #8]
 800452c:	eef0 0a47 	vmov.f32	s1, s14
 8004530:	eeb0 0a67 	vmov.f32	s0, s15
 8004534:	f003 fcec 	bl	8007f10 <park_transform>

     foc->i_q = i_q;
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	621a      	str	r2, [r3, #32]
     UTILS_LP_FAST(foc->i_q_filt, foc->i_q, 0.01f);
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	edd3 7a08 	vldr	s15, [r3, #32]
 8004550:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004554:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8004710 <FOC_voltage+0x24c>
 8004558:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800455c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
     foc->i_d = i_d;
 8004566:	69fa      	ldr	r2, [r7, #28]
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	629a      	str	r2, [r3, #40]	@ 0x28
     UTILS_LP_FAST(foc->i_d_filt, foc->i_d, 0.01f);
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800457e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004582:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8004710 <FOC_voltage+0x24c>
 8004586:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800458a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

     float v_to_mod = 1.0f / (foc->v_bus * 2.0 / 3.0f);
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	4618      	mov	r0, r3
 800459a:	f7fb ff8d 	bl	80004b8 <__aeabi_f2d>
 800459e:	4602      	mov	r2, r0
 80045a0:	460b      	mov	r3, r1
 80045a2:	f7fb fe2b 	bl	80001fc <__adddf3>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4610      	mov	r0, r2
 80045ac:	4619      	mov	r1, r3
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	4b58      	ldr	r3, [pc, #352]	@ (8004714 <FOC_voltage+0x250>)
 80045b4:	f7fc f902 	bl	80007bc <__aeabi_ddiv>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	f04f 0000 	mov.w	r0, #0
 80045c0:	4955      	ldr	r1, [pc, #340]	@ (8004718 <FOC_voltage+0x254>)
 80045c2:	f7fc f8fb 	bl	80007bc <__aeabi_ddiv>
 80045c6:	4602      	mov	r2, r0
 80045c8:	460b      	mov	r3, r1
 80045ca:	4610      	mov	r0, r2
 80045cc:	4619      	mov	r1, r3
 80045ce:	f7fc fa65 	bl	8000a9c <__aeabi_d2f>
 80045d2:	4603      	mov	r3, r0
 80045d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
     float mod_d = v_to_mod * vd_set;
 80045d6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80045da:	edd7 7a04 	vldr	s15, [r7, #16]
 80045de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
     float mod_q = v_to_mod * vq_set;
 80045e6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80045ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80045ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045f2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

     float mod_scalefactor = 0.95f * SQRT3_BY_2 / sqrtf(SQ(mod_d) + SQ(mod_q));
 80045f6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80045fa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80045fe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004602:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800460a:	eeb0 0a67 	vmov.f32	s0, s15
 800460e:	f00c fe27 	bl	8011260 <sqrtf>
 8004612:	eeb0 7a40 	vmov.f32	s14, s0
 8004616:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800471c <FOC_voltage+0x258>
 800461a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800461e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    if (mod_scalefactor < 1.0f) {
 8004622:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004626:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800462a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800462e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004632:	d50f      	bpl.n	8004654 <FOC_voltage+0x190>
        mod_d *= mod_scalefactor;
 8004634:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004638:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        mod_q *= mod_scalefactor;
 8004644:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004648:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800464c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004650:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    }

    inverse_park(mod_d, mod_q, phase, &foc->mod_alpha, &foc->mod_beta);
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	336c      	adds	r3, #108	@ 0x6c
 800465e:	4619      	mov	r1, r3
 8004660:	4610      	mov	r0, r2
 8004662:	ed97 1a02 	vldr	s2, [r7, #8]
 8004666:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 800466a:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800466e:	f003 fc8e 	bl	8007f8e <inverse_park>

    if(0 == svm(foc->mod_alpha, foc->mod_beta, &foc->dtc_a, &foc->dtc_b, &foc->dtc_c)){
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	3344      	adds	r3, #68	@ 0x44
 800468e:	461a      	mov	r2, r3
 8004690:	eef0 0a47 	vmov.f32	s1, s14
 8004694:	eeb0 0a67 	vmov.f32	s0, s15
 8004698:	f003 fcb6 	bl	8008008 <svm>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d132      	bne.n	8004708 <FOC_voltage+0x244>
        pwm_gen->set_a_duty(pwm_gen,(uint16_t)(foc->dtc_a * (float)HALF_PWM_PERIOD_CYCLES));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	edd2 7a0f 	vldr	s15, [r2, #60]	@ 0x3c
 80046ac:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004720 <FOC_voltage+0x25c>
 80046b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046b8:	ee17 2a90 	vmov	r2, s15
 80046bc:	b292      	uxth	r2, r2
 80046be:	4611      	mov	r1, r2
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	4798      	blx	r3
        pwm_gen->set_b_duty(pwm_gen,(uint16_t)(foc->dtc_b * (float)HALF_PWM_PERIOD_CYCLES));
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	edd2 7a10 	vldr	s15, [r2, #64]	@ 0x40
 80046ce:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004720 <FOC_voltage+0x25c>
 80046d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046da:	ee17 2a90 	vmov	r2, s15
 80046de:	b292      	uxth	r2, r2
 80046e0:	4611      	mov	r1, r2
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	4798      	blx	r3
        pwm_gen->set_c_duty(pwm_gen,(uint16_t)(foc->dtc_c * (float)HALF_PWM_PERIOD_CYCLES));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	edd2 7a11 	vldr	s15, [r2, #68]	@ 0x44
 80046f0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8004720 <FOC_voltage+0x25c>
 80046f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046fc:	ee17 2a90 	vmov	r2, s15
 8004700:	b292      	uxth	r2, r2
 8004702:	4611      	mov	r1, r2
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4798      	blx	r3
    }


}
 8004708:	bf00      	nop
 800470a:	3738      	adds	r7, #56	@ 0x38
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	3c23d70a 	.word	0x3c23d70a
 8004714:	40080000 	.word	0x40080000
 8004718:	3ff00000 	.word	0x3ff00000
 800471c:	3f529e0c 	.word	0x3f529e0c
 8004720:	457a0000 	.word	0x457a0000

08004724 <FOC_current>:
float test_mod_scalefactor = 0;
float test_err_iq,test_err_id = 0;;
void FOC_current(struct MOTOR_s* motor,float id_set, float iq_set, float phase, float phase_vel)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b094      	sub	sp, #80	@ 0x50
 8004728:	af00      	add	r7, sp, #0
 800472a:	6178      	str	r0, [r7, #20]
 800472c:	ed87 0a04 	vstr	s0, [r7, #16]
 8004730:	edc7 0a03 	vstr	s1, [r7, #12]
 8004734:	ed87 1a02 	vstr	s2, [r7, #8]
 8004738:	edc7 1a01 	vstr	s3, [r7, #4]
     float i_alpha, i_beta;
     float i_d, i_q;

     clarke_transform(motor->foc.i_a,motor->foc.i_b,motor->foc.i_c,&i_alpha,&i_beta);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004742:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8004746:	edd3 7a00 	vldr	s15, [r3]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004750:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 8004754:	ed93 7a00 	vldr	s14, [r3]
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800475e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004762:	edd3 6a00 	vldr	s13, [r3]
 8004766:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800476a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800476e:	4611      	mov	r1, r2
 8004770:	4618      	mov	r0, r3
 8004772:	eeb0 1a66 	vmov.f32	s2, s13
 8004776:	eef0 0a47 	vmov.f32	s1, s14
 800477a:	eeb0 0a67 	vmov.f32	s0, s15
 800477e:	f003 fba3 	bl	8007ec8 <clarke_transform>
     
     park_transform(i_alpha,i_beta,phase,&i_d,&i_q);
 8004782:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004786:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800478a:	f107 0220 	add.w	r2, r7, #32
 800478e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004792:	4611      	mov	r1, r2
 8004794:	4618      	mov	r0, r3
 8004796:	ed97 1a02 	vldr	s2, [r7, #8]
 800479a:	eef0 0a47 	vmov.f32	s1, s14
 800479e:	eeb0 0a67 	vmov.f32	s0, s15
 80047a2:	f003 fbb5 	bl	8007f10 <park_transform>

     float mod_to_v = motor->foc.v_bus * 0.66666f;
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047ac:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 80047b0:	edd3 7a00 	vldr	s15, [r3]
 80047b4:	ed9f 7acf 	vldr	s14, [pc, #828]	@ 8004af4 <FOC_current+0x3d0>
 80047b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047bc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
     float v_to_mod = 1.0f / mod_to_v;
 80047c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047c4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80047c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047cc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

     float i_err_d = id_set - i_d;
 80047d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80047d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80047d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047dc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
     float i_err_q = iq_set - i_q;
 80047e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80047e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80047e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ec:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

     test_err_iq = i_err_q;
 80047f0:	4ac1      	ldr	r2, [pc, #772]	@ (8004af8 <FOC_current+0x3d4>)
 80047f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f4:	6013      	str	r3, [r2, #0]
     test_err_id = i_err_d;
 80047f6:	4ac1      	ldr	r2, [pc, #772]	@ (8004afc <FOC_current+0x3d8>)
 80047f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fa:	6013      	str	r3, [r2, #0]
     
     float mod_d = v_to_mod * (motor->foc.current_ctrl_integral_d + i_err_d * motor->foc.current_ctrl_p_gain);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004802:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 8004806:	ed93 7a00 	vldr	s14, [r3]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004810:	f503 639a 	add.w	r3, r3, #1232	@ 0x4d0
 8004814:	edd3 6a00 	vldr	s13, [r3]
 8004818:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800481c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004824:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800482c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
     float mod_q = v_to_mod * (motor->foc.current_ctrl_integral_q + i_err_q * motor->foc.current_ctrl_p_gain);
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004836:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 800483a:	ed93 7a00 	vldr	s14, [r3]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004844:	f503 639a 	add.w	r3, r3, #1232	@ 0x4d0
 8004848:	edd3 6a00 	vldr	s13, [r3]
 800484c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004854:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004858:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800485c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004860:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

     float mod_scalefactor = 0.95f * SQRT3_BY_2 / sqrtf(SQ(mod_d) + SQ(mod_q));
 8004864:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004868:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800486c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004870:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004878:	eeb0 0a67 	vmov.f32	s0, s15
 800487c:	f00c fcf0 	bl	8011260 <sqrtf>
 8004880:	eeb0 7a40 	vmov.f32	s14, s0
 8004884:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8004b00 <FOC_current+0x3dc>
 8004888:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800488c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
     test_mod_scalefactor = mod_scalefactor;
 8004890:	4a9c      	ldr	r2, [pc, #624]	@ (8004b04 <FOC_current+0x3e0>)
 8004892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004894:	6013      	str	r3, [r2, #0]

     if(mod_scalefactor < 1.0f){
 8004896:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800489a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800489e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a6:	d534      	bpl.n	8004912 <FOC_current+0x1ee>
          mod_d *= mod_scalefactor;
 80048a8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80048ac:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80048b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
          mod_q *= mod_scalefactor;
 80048b8:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80048bc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80048c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
          motor->foc.current_ctrl_integral_d *= 0.99f;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048ce:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 80048d2:	edd3 7a00 	vldr	s15, [r3]
 80048d6:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8004b08 <FOC_current+0x3e4>
 80048da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048e4:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 80048e8:	edc3 7a00 	vstr	s15, [r3]
          motor->foc.current_ctrl_integral_q *= 0.99f;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048f2:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 80048f6:	edd3 7a00 	vldr	s15, [r3]
 80048fa:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8004b08 <FOC_current+0x3e4>
 80048fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004908:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 800490c:	edc3 7a00 	vstr	s15, [r3]
 8004910:	e103      	b.n	8004b1a <FOC_current+0x3f6>
     }
     else{
          if(motor->usrconfig.control_mode > 0 && ABS(0 - motor->encoder.vel) < motor->usrconfig.target_velcity_window ) {
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004918:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 800491c:	2b00      	cmp	r3, #0
 800491e:	f340 80aa 	ble.w	8004a76 <FOC_current+0x352>
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8004928:	edd3 7a00 	vldr	s15, [r3]
 800492c:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8004b0c <FOC_current+0x3e8>
 8004930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004934:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493c:	dd09      	ble.n	8004952 <FOC_current+0x22e>
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8004944:	edd3 7a00 	vldr	s15, [r3]
 8004948:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8004b0c <FOC_current+0x3e8>
 800494c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004950:	e00a      	b.n	8004968 <FOC_current+0x244>
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8004958:	edd3 7a00 	vldr	s15, [r3]
 800495c:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8004b0c <FOC_current+0x3e8>
 8004960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004964:	eef1 7a67 	vneg.f32	s15, s15
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800496e:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004972:	ed93 7a00 	vldr	s14, [r3]
 8004976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800497a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497e:	d57a      	bpl.n	8004a76 <FOC_current+0x352>
               if(motor->task.statusword_new.status.target_reached == 1) {
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004986:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800498a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b01      	cmp	r3, #1
 8004992:	d12a      	bne.n	80049ea <FOC_current+0x2c6>
                    motor->foc.torque_time_count++;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800499a:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	@ 0x4e4
 800499e:	3301      	adds	r3, #1
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049a6:	f8c2 34e4 	str.w	r3, [r2, #1252]	@ 0x4e4
                    if(motor->foc.torque_time_count >= 50) {
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049b0:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	@ 0x4e4
 80049b4:	2b31      	cmp	r3, #49	@ 0x31
 80049b6:	f240 80af 	bls.w	8004b18 <FOC_current+0x3f4>
                         motor->foc.torque_time_count = 50;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049c0:	461a      	mov	r2, r3
 80049c2:	2332      	movs	r3, #50	@ 0x32
 80049c4:	f8c2 34e4 	str.w	r3, [r2, #1252]	@ 0x4e4
                         motor->foc.current_ctrl_integral_d = 0;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049ce:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]
                         motor->foc.current_ctrl_integral_q = 0;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049de:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
               if(motor->task.statusword_new.status.target_reached == 1) {
 80049e8:	e096      	b.n	8004b18 <FOC_current+0x3f4>
                    }
               }
               else {
                    motor->foc.current_ctrl_integral_d += i_err_d * (motor->foc.current_ctrl_i_gain * CURRENT_MEASURE_PERIOD);
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049f0:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 80049f4:	ed93 7a00 	vldr	s14, [r3]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049fe:	f203 43d4 	addw	r3, r3, #1236	@ 0x4d4
 8004a02:	edd3 7a00 	vldr	s15, [r3]
 8004a06:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8004b10 <FOC_current+0x3ec>
 8004a0a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004a0e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a20:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 8004a24:	edc3 7a00 	vstr	s15, [r3]
                    motor->foc.current_ctrl_integral_q += i_err_q * (motor->foc.current_ctrl_i_gain * CURRENT_MEASURE_PERIOD);
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a2e:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 8004a32:	ed93 7a00 	vldr	s14, [r3]
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a3c:	f203 43d4 	addw	r3, r3, #1236	@ 0x4d4
 8004a40:	edd3 7a00 	vldr	s15, [r3]
 8004a44:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004b10 <FOC_current+0x3ec>
 8004a48:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004a4c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a5e:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 8004a62:	edc3 7a00 	vstr	s15, [r3]
                    motor->foc.torque_time_count = 0;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f8c2 34e4 	str.w	r3, [r2, #1252]	@ 0x4e4
               if(motor->task.statusword_new.status.target_reached == 1) {
 8004a74:	e050      	b.n	8004b18 <FOC_current+0x3f4>
               }
          }
          else {
               motor->foc.current_ctrl_integral_d += i_err_d * (motor->foc.current_ctrl_i_gain * CURRENT_MEASURE_PERIOD);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a7c:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 8004a80:	ed93 7a00 	vldr	s14, [r3]
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a8a:	f203 43d4 	addw	r3, r3, #1236	@ 0x4d4
 8004a8e:	edd3 7a00 	vldr	s15, [r3]
 8004a92:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8004b10 <FOC_current+0x3ec>
 8004a96:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004a9a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aac:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 8004ab0:	edc3 7a00 	vstr	s15, [r3]
               motor->foc.current_ctrl_integral_q += i_err_q * (motor->foc.current_ctrl_i_gain * CURRENT_MEASURE_PERIOD);
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aba:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 8004abe:	ed93 7a00 	vldr	s14, [r3]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ac8:	f203 43d4 	addw	r3, r3, #1236	@ 0x4d4
 8004acc:	edd3 7a00 	vldr	s15, [r3]
 8004ad0:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8004b10 <FOC_current+0x3ec>
 8004ad4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004ad8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aea:	f203 43dc 	addw	r3, r3, #1244	@ 0x4dc
 8004aee:	edc3 7a00 	vstr	s15, [r3]
 8004af2:	e012      	b.n	8004b1a <FOC_current+0x3f6>
 8004af4:	3f2aaa3b 	.word	0x3f2aaa3b
 8004af8:	20001a38 	.word	0x20001a38
 8004afc:	20001a3c 	.word	0x20001a3c
 8004b00:	3f529e0c 	.word	0x3f529e0c
 8004b04:	20001a34 	.word	0x20001a34
 8004b08:	3f7d70a4 	.word	0x3f7d70a4
 8004b0c:	00000000 	.word	0x00000000
 8004b10:	38d1b717 	.word	0x38d1b717
 8004b14:	457a0000 	.word	0x457a0000
               if(motor->task.statusword_new.status.target_reached == 1) {
 8004b18:	bf00      	nop
          }
     }
          

     
     float pwm_phase = phase + phase_vel * CURRENT_MEASURE_PERIOD;
 8004b1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b1e:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8004b10 <FOC_current+0x3ec>
 8004b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b26:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b2e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
     float mod_alpha,mod_beta;
     inverse_park(mod_d, mod_q, pwm_phase, &mod_alpha, &mod_beta);
 8004b32:	f107 0218 	add.w	r2, r7, #24
 8004b36:	f107 031c 	add.w	r3, r7, #28
 8004b3a:	4611      	mov	r1, r2
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	ed97 1a0c 	vldr	s2, [r7, #48]	@ 0x30
 8004b42:	edd7 0a12 	vldr	s1, [r7, #72]	@ 0x48
 8004b46:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8004b4a:	f003 fa20 	bl	8007f8e <inverse_park>

     motor->foc.i_q = i_q;
 8004b4e:	6a3a      	ldr	r2, [r7, #32]
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b56:	f503 6395 	add.w	r3, r3, #1192	@ 0x4a8
 8004b5a:	601a      	str	r2, [r3, #0]

     motor->foc.i_d = i_d;
 8004b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b64:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 8004b68:	601a      	str	r2, [r3, #0]

     if (0 == svm(mod_alpha, mod_beta, &motor->foc.dtc_a, &motor->foc.dtc_b, &motor->foc.dtc_c)) {
 8004b6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b6e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f503 53a6 	add.w	r3, r3, #5312	@ 0x14c0
 8004b78:	3304      	adds	r3, #4
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	f502 51a6 	add.w	r1, r2, #5312	@ 0x14c0
 8004b80:	3108      	adds	r1, #8
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	f502 52a6 	add.w	r2, r2, #5312	@ 0x14c0
 8004b88:	320c      	adds	r2, #12
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	eef0 0a47 	vmov.f32	s1, s14
 8004b90:	eeb0 0a67 	vmov.f32	s0, s15
 8004b94:	f003 fa38 	bl	8008008 <svm>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d144      	bne.n	8004c28 <FOC_current+0x504>
          motor->pwm_gen.set_a_duty(&motor->pwm_gen,(uint16_t)(motor->foc.dtc_a * (float)HALF_PWM_PERIOD_CYCLES));
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004bae:	f202 42c4 	addw	r2, r2, #1220	@ 0x4c4
 8004bb2:	edd2 7a00 	vldr	s15, [r2]
 8004bb6:	ed1f 7a29 	vldr	s14, [pc, #-164]	@ 8004b14 <FOC_current+0x3f0>
 8004bba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bc2:	ee17 2a90 	vmov	r2, s15
 8004bc6:	b292      	uxth	r2, r2
 8004bc8:	4611      	mov	r1, r2
 8004bca:	4798      	blx	r3
          motor->pwm_gen.set_b_duty(&motor->pwm_gen,(uint16_t)(motor->foc.dtc_b * (float)HALF_PWM_PERIOD_CYCLES));
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004bdc:	f502 6299 	add.w	r2, r2, #1224	@ 0x4c8
 8004be0:	edd2 7a00 	vldr	s15, [r2]
 8004be4:	ed1f 7a35 	vldr	s14, [pc, #-212]	@ 8004b14 <FOC_current+0x3f0>
 8004be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bf0:	ee17 2a90 	vmov	r2, s15
 8004bf4:	b292      	uxth	r2, r2
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	4798      	blx	r3
          motor->pwm_gen.set_c_duty(&motor->pwm_gen,(uint16_t)(motor->foc.dtc_c * (float)HALF_PWM_PERIOD_CYCLES));
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfe:	697a      	ldr	r2, [r7, #20]
 8004c00:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c0a:	f202 42cc 	addw	r2, r2, #1228	@ 0x4cc
 8004c0e:	edd2 7a00 	vldr	s15, [r2]
 8004c12:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 8004b14 <FOC_current+0x3f0>
 8004c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c1e:	ee17 2a90 	vmov	r2, s15
 8004c22:	b292      	uxth	r2, r2
 8004c24:	4611      	mov	r1, r2
 8004c26:	4798      	blx	r3
     }
}
 8004c28:	bf00      	nop
 8004c2a:	3750      	adds	r7, #80	@ 0x50
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <main_comm_send>:
#include "main_communication.h"

int main_comm_send(struct MAIN_COMM_s *comm, uint8_t *buf, uint16_t len)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	80fb      	strh	r3, [r7, #6]
    uint16_t temp_len = comm->need_send_len + len;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	88fb      	ldrh	r3, [r7, #6]
 8004c48:	4413      	add	r3, r2
 8004c4a:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= MAIN_SEND_BUFF_SIZE) {
 8004c4c:	8afb      	ldrh	r3, [r7, #22]
 8004c4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c52:	d828      	bhi.n	8004ca6 <main_comm_send+0x76>
        memcpy(&comm->send_buf[comm->need_send_len],buf,len);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8004c5a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4413      	add	r3, r2
 8004c62:	3304      	adds	r3, #4
 8004c64:	88fa      	ldrh	r2, [r7, #6]
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f00c faeb 	bl	8011244 <memcpy>
        comm->need_send_len = temp_len;
 8004c6e:	8afa      	ldrh	r2, [r7, #22]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        comm->tc_flg = false;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
        comm->cur_send_len = comm->need_send_len;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
        HAL_UART_Transmit_DMA(comm->usart, comm->send_buf,comm->cur_send_len);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6818      	ldr	r0, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f00a ff21 	bl	800fae4 <HAL_UART_Transmit_DMA>
    }
    else {
        return -1;
    }
    return 0;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e001      	b.n	8004caa <main_comm_send+0x7a>
        return -1;
 8004ca6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3718      	adds	r7, #24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}

08004cb2 <main_comm_response>:

int main_comm_response(struct MAIN_COMM_s *comm, uint16_t cmd, struct ENCODER_s* encoder ,struct TASK_s* task,struct USR_CONFIG_s* usrconfig)
{
 8004cb2:	b580      	push	{r7, lr}
 8004cb4:	b098      	sub	sp, #96	@ 0x60
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	60f8      	str	r0, [r7, #12]
 8004cba:	607a      	str	r2, [r7, #4]
 8004cbc:	603b      	str	r3, [r7, #0]
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	817b      	strh	r3, [r7, #10]
    MAIN_COMM_HANDLE_t handle = {0};
 8004cc2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	460a      	mov	r2, r1
 8004cca:	801a      	strh	r2, [r3, #0]
 8004ccc:	460a      	mov	r2, r1
 8004cce:	709a      	strb	r2, [r3, #2]
    uint8_t data_buff[50];
    MAIN_COMM_CRC_t crc = {0};
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	84bb      	strh	r3, [r7, #36]	@ 0x24
    handle.cw = SWAP_16(cmd);
 8004cd4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004cd8:	021b      	lsls	r3, r3, #8
 8004cda:	b21a      	sxth	r2, r3
 8004cdc:	897b      	ldrh	r3, [r7, #10]
 8004cde:	0a1b      	lsrs	r3, r3, #8
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	b21b      	sxth	r3, r3
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	b21b      	sxth	r3, r3
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    MAIN_COMM_RESPON_t pos_vel = {0};
 8004cee:	f107 0314 	add.w	r3, r7, #20
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	605a      	str	r2, [r3, #4]
 8004cf8:	609a      	str	r2, [r3, #8]
 8004cfa:	60da      	str	r2, [r3, #12]
    if(usrconfig->invert_motor_dir) {
 8004cfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d01e      	beq.n	8004d42 <main_comm_response+0x90>
        pos_vel.pos = float_swap_endian(-encoder->pos);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8004d0a:	edd3 7a00 	vldr	s15, [r3]
 8004d0e:	eef1 7a67 	vneg.f32	s15, s15
 8004d12:	eeb0 0a67 	vmov.f32	s0, s15
 8004d16:	f003 fd08 	bl	800872a <float_swap_endian>
 8004d1a:	eef0 7a40 	vmov.f32	s15, s0
 8004d1e:	edc7 7a05 	vstr	s15, [r7, #20]
        pos_vel.vel = float_swap_endian(-encoder->vel);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004d28:	edd3 7a00 	vldr	s15, [r3]
 8004d2c:	eef1 7a67 	vneg.f32	s15, s15
 8004d30:	eeb0 0a67 	vmov.f32	s0, s15
 8004d34:	f003 fcf9 	bl	800872a <float_swap_endian>
 8004d38:	eef0 7a40 	vmov.f32	s15, s0
 8004d3c:	edc7 7a06 	vstr	s15, [r7, #24]
 8004d40:	e019      	b.n	8004d76 <main_comm_response+0xc4>
    }
    else {
        pos_vel.pos = float_swap_endian(encoder->pos);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8004d48:	edd3 7a00 	vldr	s15, [r3]
 8004d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d50:	f003 fceb 	bl	800872a <float_swap_endian>
 8004d54:	eef0 7a40 	vmov.f32	s15, s0
 8004d58:	edc7 7a05 	vstr	s15, [r7, #20]
        pos_vel.vel = float_swap_endian(encoder->vel);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004d62:	edd3 7a00 	vldr	s15, [r3]
 8004d66:	eeb0 0a67 	vmov.f32	s0, s15
 8004d6a:	f003 fcde 	bl	800872a <float_swap_endian>
 8004d6e:	eef0 7a40 	vmov.f32	s15, s0
 8004d72:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    pos_vel.status_code = SWAP_32(task->statusword_new.status.status_code);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	061a      	lsls	r2, r3, #24
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	021b      	lsls	r3, r3, #8
 8004d82:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004d86:	431a      	orrs	r2, r3
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	0a1b      	lsrs	r3, r3, #8
 8004d8e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004d92:	431a      	orrs	r2, r3
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	0e1b      	lsrs	r3, r3, #24
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	61fb      	str	r3, [r7, #28]
    pos_vel.error_code = SWAP_32(task->statusword_new.errors.errors_code);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	061a      	lsls	r2, r3, #24
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	021b      	lsls	r3, r3, #8
 8004daa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004dae:	431a      	orrs	r2, r3
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	0a1b      	lsrs	r3, r3, #8
 8004db6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	0e1b      	lsrs	r3, r3, #24
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	623b      	str	r3, [r7, #32]
    handle.data_len = sizeof(MAIN_COMM_RESPON_t);
 8004dc6:	2310      	movs	r3, #16
 8004dc8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    memcpy(data_buff,&handle,sizeof(MAIN_COMM_HANDLE_t));
 8004dcc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004dd0:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	8019      	strh	r1, [r3, #0]
 8004dda:	3302      	adds	r3, #2
 8004ddc:	0c12      	lsrs	r2, r2, #16
 8004dde:	701a      	strb	r2, [r3, #0]
    memcpy(data_buff + sizeof(MAIN_COMM_HANDLE_t),&pos_vel,handle.data_len);
 8004de0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004de4:	3303      	adds	r3, #3
 8004de6:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004dea:	f107 0114 	add.w	r1, r7, #20
 8004dee:	4618      	mov	r0, r3
 8004df0:	f00c fa28 	bl	8011244 <memcpy>
    crc.crc_16 = ModbusCRC16_Table(data_buff,sizeof(MAIN_COMM_HANDLE_t) + handle.data_len);
 8004df4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004df8:	3303      	adds	r3, #3
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e00:	4611      	mov	r1, r2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f003 fc3e 	bl	8008684 <ModbusCRC16_Table>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	84bb      	strh	r3, [r7, #36]	@ 0x24
    memcpy(data_buff + sizeof(MAIN_COMM_HANDLE_t) + handle.data_len,&crc.crc_16,sizeof(MAIN_COMM_CRC_t));
 8004e0c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004e10:	3303      	adds	r3, #3
 8004e12:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004e16:	4413      	add	r3, r2
 8004e18:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e1a:	801a      	strh	r2, [r3, #0]
    main_comm_send(comm,data_buff,handle.data_len + sizeof(MAIN_COMM_CRC_t) + sizeof(MAIN_COMM_HANDLE_t));
 8004e1c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004e20:	3305      	adds	r3, #5
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e28:	4619      	mov	r1, r3
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f7ff ff00 	bl	8004c30 <main_comm_send>
    return 0;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3760      	adds	r7, #96	@ 0x60
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <main_comm_check_handle>:

int main_comm_check_handle(uint8_t *data , uint16_t len) 
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b085      	sub	sp, #20
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
 8004e42:	460b      	mov	r3, r1
 8004e44:	807b      	strh	r3, [r7, #2]
    uint16_t temp_data = data[0] << 8 | data[1];
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	b21b      	sxth	r3, r3
 8004e4c:	021b      	lsls	r3, r3, #8
 8004e4e:	b21a      	sxth	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3301      	adds	r3, #1
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	b21b      	sxth	r3, r3
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	b21b      	sxth	r3, r3
 8004e5c:	81fb      	strh	r3, [r7, #14]
    if(temp_data == MAIN_COMM_POS_SPEED_TIME || temp_data == MAIN_COMM_POS || temp_data == MAIN_COMM_SPEED || temp_data == MAIN_COMM_CLEAR_ERROR)  {
 8004e5e:	89fb      	ldrh	r3, [r7, #14]
 8004e60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e64:	d00e      	beq.n	8004e84 <main_comm_check_handle+0x4a>
 8004e66:	89fb      	ldrh	r3, [r7, #14]
 8004e68:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d009      	beq.n	8004e84 <main_comm_check_handle+0x4a>
 8004e70:	89fb      	ldrh	r3, [r7, #14]
 8004e72:	f244 0202 	movw	r2, #16386	@ 0x4002
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d004      	beq.n	8004e84 <main_comm_check_handle+0x4a>
 8004e7a:	89fb      	ldrh	r3, [r7, #14]
 8004e7c:	f244 0203 	movw	r2, #16387	@ 0x4003
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d10a      	bne.n	8004e9a <main_comm_check_handle+0x60>
        if(len >= (sizeof(MAIN_COMM_HANDLE_t) + data[2] + sizeof(MAIN_COMM_CRC_t))) {
 8004e84:	887a      	ldrh	r2, [r7, #2]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3302      	adds	r3, #2
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	3305      	adds	r3, #5
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d301      	bcc.n	8004e96 <main_comm_check_handle+0x5c>
            return RECE_DATA_PROCESS_SUCCESS;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e002      	b.n	8004e9c <main_comm_check_handle+0x62>
        }
        else{
            return RECE_DATA_PROCESS_WAIT;
 8004e96:	2302      	movs	r3, #2
 8004e98:	e000      	b.n	8004e9c <main_comm_check_handle+0x62>
        }
    }
    
    return RECE_DATA_PROCESS_FAIL;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <main_comm_data_process>:

int main_comm_data_process(struct MAIN_COMM_s* main_comm , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len , struct USR_CONFIG_s* usr_config , struct TASK_s* task , struct ENCODER_s* encoder)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08a      	sub	sp, #40	@ 0x28
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	80fb      	strh	r3, [r7, #6]
    MAIN_COMM_HANDLE_t *handle;
    MAIN_COMM_DATA_t *main_comm_data;
    MAIN_COMM_CRC_t *rece_crc;
    uint16_t pack_data_length = 0;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	83fb      	strh	r3, [r7, #30]
    uint16_t crc = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	83bb      	strh	r3, [r7, #28]

    handle = (MAIN_COMM_HANDLE_t *)data;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	61bb      	str	r3, [r7, #24]
    pack_data_length = handle->data_len + sizeof(MAIN_COMM_HANDLE_t) + sizeof(MAIN_COMM_CRC_t);
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	789b      	ldrb	r3, [r3, #2]
 8004ec8:	3305      	adds	r3, #5
 8004eca:	83fb      	strh	r3, [r7, #30]
    if(len < pack_data_length) {
 8004ecc:	88fa      	ldrh	r2, [r7, #6]
 8004ece:	8bfb      	ldrh	r3, [r7, #30]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d201      	bcs.n	8004ed8 <main_comm_data_process+0x30>
        return RECE_DATA_PROCESS_WAIT;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	e0d7      	b.n	8005088 <main_comm_data_process+0x1e0>
    }
    rece_crc = (MAIN_COMM_CRC_t *)(data + sizeof(MAIN_COMM_HANDLE_t) + handle->data_len);
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	789b      	ldrb	r3, [r3, #2]
 8004edc:	3303      	adds	r3, #3
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
    crc = ModbusCRC16_Table(data,sizeof(MAIN_COMM_HANDLE_t) + handle->data_len);
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	789b      	ldrb	r3, [r3, #2]
 8004ee8:	3303      	adds	r3, #3
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	4619      	mov	r1, r3
 8004eee:	68b8      	ldr	r0, [r7, #8]
 8004ef0:	f003 fbc8 	bl	8008684 <ModbusCRC16_Table>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	83bb      	strh	r3, [r7, #28]

    if(crc != rece_crc->crc_16) {
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	881b      	ldrh	r3, [r3, #0]
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	8bba      	ldrh	r2, [r7, #28]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d001      	beq.n	8004f08 <main_comm_data_process+0x60>
        return RECE_DATA_PROCESS_FAIL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	e0bf      	b.n	8005088 <main_comm_data_process+0x1e0>
    }

    main_comm_data = (MAIN_COMM_DATA_t *)(data + sizeof(MAIN_COMM_HANDLE_t));
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	3303      	adds	r3, #3
 8004f0c:	613b      	str	r3, [r7, #16]
    handle->cw = SWAP_16(handle->cw);
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	b21b      	sxth	r3, r3
 8004f16:	021b      	lsls	r3, r3, #8
 8004f18:	b21a      	sxth	r2, r3
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	881b      	ldrh	r3, [r3, #0]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	0a1b      	lsrs	r3, r3, #8
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	b21b      	sxth	r3, r3
 8004f26:	4313      	orrs	r3, r2
 8004f28:	b21b      	sxth	r3, r3
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	801a      	strh	r2, [r3, #0]
    switch(handle->cw) {
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	881b      	ldrh	r3, [r3, #0]
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8004f3a:	2b03      	cmp	r3, #3
 8004f3c:	f200 809f 	bhi.w	800507e <main_comm_data_process+0x1d6>
 8004f40:	a201      	add	r2, pc, #4	@ (adr r2, 8004f48 <main_comm_data_process+0xa0>)
 8004f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f46:	bf00      	nop
 8004f48:	08004f59 	.word	0x08004f59
 8004f4c:	08004fc5 	.word	0x08004fc5
 8004f50:	08005005 	.word	0x08005005
 8004f54:	08005045 	.word	0x08005045
        case MAIN_COMM_POS_SPEED_TIME: {
            if(handle->data_len != 12) {
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	789b      	ldrb	r3, [r3, #2]
 8004f5c:	2b0c      	cmp	r3, #12
 8004f5e:	d001      	beq.n	8004f64 <main_comm_data_process+0xbc>
                return RECE_DATA_PROCESS_FAIL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	e091      	b.n	8005088 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b299      	uxth	r1, r3
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f7ff fe9d 	bl	8004cb2 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_POSITION_PROFILE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_pos = float_swap_endian(main_comm_data->pos);
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	ee00 3a10 	vmov	s0, r3
 8004f88:	f003 fbcf 	bl	800872a <float_swap_endian>
 8004f8c:	eef0 7a40 	vmov.f32	s15, s0
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	edc3 7a88 	vstr	s15, [r3, #544]	@ 0x220
            main_comm->target_vel = float_swap_endian(main_comm_data->vel);
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	ee00 3a10 	vmov	s0, r3
 8004f9e:	f003 fbc4 	bl	800872a <float_swap_endian>
 8004fa2:	eef0 7a40 	vmov.f32	s15, s0
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            main_comm->control_time = float_swap_endian(main_comm_data->time);
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	ee00 3a10 	vmov	s0, r3
 8004fb4:	f003 fbb9 	bl	800872a <float_swap_endian>
 8004fb8:	eef0 7a40 	vmov.f32	s15, s0
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228
            
            break;
 8004fc2:	e05d      	b.n	8005080 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_POS: {
            if(handle->data_len != 4) {
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	789b      	ldrb	r3, [r3, #2]
 8004fc8:	2b04      	cmp	r3, #4
 8004fca:	d001      	beq.n	8004fd0 <main_comm_data_process+0x128>
                return RECE_DATA_PROCESS_FAIL;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	e05b      	b.n	8005088 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	b299      	uxth	r1, r3
 8004fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd8:	9300      	str	r3, [sp, #0]
 8004fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f7ff fe67 	bl	8004cb2 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_POSITION_FILTER;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2202      	movs	r2, #2
 8004fe8:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_pos = float_swap_endian(main_comm_data->pos);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	ee00 3a10 	vmov	s0, r3
 8004ff4:	f003 fb99 	bl	800872a <float_swap_endian>
 8004ff8:	eef0 7a40 	vmov.f32	s15, s0
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	edc3 7a88 	vstr	s15, [r3, #544]	@ 0x220
            break;
 8005002:	e03d      	b.n	8005080 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_SPEED: {
            if(handle->data_len != 4) {
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	789b      	ldrb	r3, [r3, #2]
 8005008:	2b04      	cmp	r3, #4
 800500a:	d001      	beq.n	8005010 <main_comm_data_process+0x168>
                return RECE_DATA_PROCESS_FAIL;
 800500c:	2300      	movs	r3, #0
 800500e:	e03b      	b.n	8005088 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	881b      	ldrh	r3, [r3, #0]
 8005014:	b299      	uxth	r1, r3
 8005016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800501c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7ff fe47 	bl	8004cb2 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_VELOCITY_RAMP;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2201      	movs	r2, #1
 8005028:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_vel = float_swap_endian(main_comm_data->pos);
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	ee00 3a10 	vmov	s0, r3
 8005034:	f003 fb79 	bl	800872a <float_swap_endian>
 8005038:	eef0 7a40 	vmov.f32	s15, s0
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            break;
 8005042:	e01d      	b.n	8005080 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_CLEAR_ERROR: {
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b299      	uxth	r1, r3
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	9300      	str	r3, [sp, #0]
 800504e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f7ff fe2d 	bl	8004cb2 <main_comm_response>
            main_comm->error_clear_flg = true;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e
            main_comm->target_vel = encoder->vel;
 8005060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005062:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
            main_comm->target_pos = encoder->pos;
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
            break;
 800507c:	e000      	b.n	8005080 <main_comm_data_process+0x1d8>
        }
        default:
        break;   
 800507e:	bf00      	nop
    }
    *rece_pack_len = pack_data_length;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	8bfa      	ldrh	r2, [r7, #30]
 8005084:	801a      	strh	r2, [r3, #0]
    return RECE_DATA_PROCESS_SUCCESS;
 8005086:	2301      	movs	r3, #1
}
 8005088:	4618      	mov	r0, r3
 800508a:	3720      	adds	r7, #32
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <main_comm_rece>:

int main_comm_rece(struct MAIN_COMM_s* main_comm,struct USR_CONFIG_s* usr_config , struct TASK_s* task,struct ENCODER_s* encoder)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b08c      	sub	sp, #48	@ 0x30
 8005094:	af04      	add	r7, sp, #16
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	603b      	str	r3, [r7, #0]
    int result = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]
    int rece_start_idx = 0;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61fb      	str	r3, [r7, #28]
    int rece_idx = 0;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61bb      	str	r3, [r7, #24]
    uint16_t rece_pack_len = 0;
 80050aa:	2300      	movs	r3, #0
 80050ac:	827b      	strh	r3, [r7, #18]
    main_comm->cur_analysis_len = main_comm->cur_rece_len;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    if(main_comm->cur_analysis_len <= 0) {
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d159      	bne.n	8005178 <main_comm_rece+0xe8>
        return 0;
 80050c4:	2300      	movs	r3, #0
 80050c6:	e079      	b.n	80051bc <main_comm_rece+0x12c>
    }
    while(main_comm->cur_analysis_len > 1) {
        result = main_comm_check_handle(&main_comm->rcve_buf[rece_idx],main_comm->cur_analysis_len);
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	4413      	add	r3, r2
 80050ce:	1d1a      	adds	r2, r3, #4
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f7ff fead 	bl	8004e3a <main_comm_check_handle>
 80050e0:	6178      	str	r0, [r7, #20]
        if(result == RECE_DATA_PROCESS_WAIT) {
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d102      	bne.n	80050ee <main_comm_rece+0x5e>
            rece_start_idx = rece_idx;
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	61fb      	str	r3, [r7, #28]
            break;
 80050ec:	e049      	b.n	8005182 <main_comm_rece+0xf2>
        }
        else if(result == RECE_DATA_PROCESS_FAIL) {
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10a      	bne.n	800510a <main_comm_rece+0x7a>
            main_comm->cur_analysis_len -= 1;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80050fa:	1e5a      	subs	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            rece_idx += 1;
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	3301      	adds	r3, #1
 8005106:	61bb      	str	r3, [r7, #24]
            continue;
 8005108:	e036      	b.n	8005178 <main_comm_rece+0xe8>
        }
        result = main_comm_data_process(main_comm,&main_comm->rcve_buf[rece_idx],main_comm->cur_analysis_len,&rece_pack_len , usr_config,task,encoder);
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	4413      	add	r3, r2
 8005110:	1d19      	adds	r1, r3, #4
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005118:	b29a      	uxth	r2, r3
 800511a:	f107 0012 	add.w	r0, r7, #18
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	9302      	str	r3, [sp, #8]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	4603      	mov	r3, r0
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f7ff febb 	bl	8004ea8 <main_comm_data_process>
 8005132:	6178      	str	r0, [r7, #20]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d10d      	bne.n	8005156 <main_comm_rece+0xc6>
            rece_idx += rece_pack_len;
 800513a:	8a7b      	ldrh	r3, [r7, #18]
 800513c:	461a      	mov	r2, r3
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	4413      	add	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
            main_comm->cur_analysis_len -= rece_pack_len;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800514a:	8a7a      	ldrh	r2, [r7, #18]
 800514c:	1a9a      	subs	r2, r3, r2
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 8005154:	e010      	b.n	8005178 <main_comm_rece+0xe8>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	2b02      	cmp	r3, #2
 800515a:	d102      	bne.n	8005162 <main_comm_rece+0xd2>
            rece_start_idx = rece_idx;
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	61fb      	str	r3, [r7, #28]
            break;
 8005160:	e00f      	b.n	8005182 <main_comm_rece+0xf2>
        }
        else {
            rece_idx += 1;
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	3301      	adds	r3, #1
 8005166:	61bb      	str	r3, [r7, #24]
            main_comm->cur_analysis_len -= 1;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800516e:	1e5a      	subs	r2, r3, #1
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 8005176:	bf00      	nop
    while(main_comm->cur_analysis_len > 1) {
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800517e:	2b01      	cmp	r3, #1
 8005180:	d8a2      	bhi.n	80050c8 <main_comm_rece+0x38>
        }
    }
    if(main_comm->cur_analysis_len > 0){
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005188:	2b00      	cmp	r3, #0
 800518a:	d012      	beq.n	80051b2 <main_comm_rece+0x122>
        memcpy(main_comm->rcve_buf,main_comm->rcve_buf+rece_start_idx,main_comm->cur_analysis_len);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	1d18      	adds	r0, r3, #4
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	1d1a      	adds	r2, r3, #4
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	18d1      	adds	r1, r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800519e:	461a      	mov	r2, r3
 80051a0:	f00c f850 	bl	8011244 <memcpy>
        main_comm->cur_rece_len = main_comm->cur_analysis_len;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 80051b0:	e003      	b.n	80051ba <main_comm_rece+0x12a>
    }
    else{
        main_comm->cur_rece_len = 0;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    }
    return 0;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3720      	adds	r7, #32
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <main_comm_data_deal>:

int main_comm_data_deal(struct MAIN_COMM_s* main_comm,struct USR_CONFIG_s* usr_config , struct TASK_s* task,struct CONTROLLER_s* controller,struct ENABLE_s *enable)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
 80051d0:	603b      	str	r3, [r7, #0]
    // if(main_comm->rece_delay_time >= 1000) {
    //     task->statecmd = IDLE;
    //     task->set_state(task,enable,usr_config);
    //     return 0;
    // }
    if(task->statusword_new.errors.errors_code == 0) {
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f040 8088 	bne.w	80052ec <main_comm_data_deal+0x128>
        if(task->fsm.state == IDLE && usr_config->calib_valid == false && task->fsm.state_next != CALIBRATION) {
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d114      	bne.n	8005212 <main_comm_data_deal+0x4e>
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10f      	bne.n	8005212 <main_comm_data_deal+0x4e>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b03      	cmp	r3, #3
 80051fc:	d009      	beq.n	8005212 <main_comm_data_deal+0x4e>
            task->statecmd = CALIBRATION;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2203      	movs	r2, #3
 8005202:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	69b9      	ldr	r1, [r7, #24]
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	4798      	blx	r3
 8005210:	e084      	b.n	800531c <main_comm_data_deal+0x158>
        }
        else if(task->fsm.state == IDLE && task->fsm.state_next != ZERO_CAILBRATION && usr_config->calib_valid == true && usr_config->zero_calib_valid == false) {
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b01      	cmp	r3, #1
 800521c:	d119      	bne.n	8005252 <main_comm_data_deal+0x8e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b04      	cmp	r3, #4
 8005228:	d013      	beq.n	8005252 <main_comm_data_deal+0x8e>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10e      	bne.n	8005252 <main_comm_data_deal+0x8e>
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d109      	bne.n	8005252 <main_comm_data_deal+0x8e>
            task->statecmd = ZERO_CAILBRATION;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2204      	movs	r2, #4
 8005242:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	69b9      	ldr	r1, [r7, #24]
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	4798      	blx	r3
 8005250:	e064      	b.n	800531c <main_comm_data_deal+0x158>
        }
        else if(task->fsm.state == IDLE && task->fsm.state_next != RUN && usr_config->calib_valid == true && usr_config->zero_calib_valid == true) {
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b01      	cmp	r3, #1
 800525c:	d11f      	bne.n	800529e <main_comm_data_deal+0xda>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d019      	beq.n	800529e <main_comm_data_deal+0xda>
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005270:	2b01      	cmp	r3, #1
 8005272:	d114      	bne.n	800529e <main_comm_data_deal+0xda>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800527a:	2b01      	cmp	r3, #1
 800527c:	d10f      	bne.n	800529e <main_comm_data_deal+0xda>
            usr_config->control_mode = main_comm->target_cw;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8b3 321c 	ldrh.w	r3, [r3, #540]	@ 0x21c
 8005284:	461a      	mov	r2, r3
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	631a      	str	r2, [r3, #48]	@ 0x30
            task->statecmd = RUN;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2202      	movs	r2, #2
 800528e:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	69b9      	ldr	r1, [r7, #24]
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	4798      	blx	r3
 800529c:	e03e      	b.n	800531c <main_comm_data_deal+0x158>
        }
        else if(task->fsm.state == RUN && task->fsm.state_next != IDLE &&usr_config->calib_valid == true && usr_config->zero_calib_valid == true 
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d138      	bne.n	800531c <main_comm_data_deal+0x158>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d032      	beq.n	800531c <main_comm_data_deal+0x158>
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d12d      	bne.n	800531c <main_comm_data_deal+0x158>
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d128      	bne.n	800531c <main_comm_data_deal+0x158>
            && usr_config->control_mode != main_comm->target_cw) {
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	f8b2 221c 	ldrh.w	r2, [r2, #540]	@ 0x21c
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d021      	beq.n	800531c <main_comm_data_deal+0x158>
            task->statecmd = IDLE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	69b9      	ldr	r1, [r7, #24]
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	4798      	blx	r3
 80052ea:	e017      	b.n	800531c <main_comm_data_deal+0x158>
        }
    }
    else {
        if(main_comm->error_clear_flg && task->fsm.state == IDLE) {
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 322e 	ldrb.w	r3, [r3, #558]	@ 0x22e
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d012      	beq.n	800531c <main_comm_data_deal+0x158>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d10c      	bne.n	800531c <main_comm_data_deal+0x158>
            task->statecmd = ERRORCLEAR;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2206      	movs	r2, #6
 8005306:	73da      	strb	r2, [r3, #15]
            main_comm->error_clear_flg = false;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e
            task->set_state(task,enable,usr_config);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	69b9      	ldr	r1, [r7, #24]
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	4798      	blx	r3
        }
    }
    
    if(task->fsm.state == RUN) {
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	f040 80fc 	bne.w	8005522 <main_comm_data_deal+0x35e>
        if(usr_config->invert_motor_dir) {
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8088 	beq.w	8005444 <main_comm_data_deal+0x280>
            controller->input_position_buffer = -main_comm->target_pos;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 800533a:	eef1 7a67 	vneg.f32	s15, s15
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	edc3 7a04 	vstr	s15, [r3, #16]
            controller->input_position_buffer = CLAMP(controller->input_position_buffer,-usr_config->position_limit,0);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	ed93 7a04 	vldr	s14, [r3, #16]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005350:	eef1 7a67 	vneg.f32	s15, s15
 8005354:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535c:	dd0b      	ble.n	8005376 <main_comm_data_deal+0x1b2>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	edd3 7a04 	vldr	s15, [r3, #16]
 8005364:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536c:	bfcc      	ite	gt
 800536e:	2301      	movgt	r3, #1
 8005370:	2300      	movle	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	e00a      	b.n	800538c <main_comm_data_deal+0x1c8>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800537c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005384:	bf4c      	ite	mi
 8005386:	2301      	movmi	r3, #1
 8005388:	2300      	movpl	r3, #0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	2b00      	cmp	r3, #0
 800538e:	d002      	beq.n	8005396 <main_comm_data_deal+0x1d2>
 8005390:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800552c <main_comm_data_deal+0x368>
 8005394:	e015      	b.n	80053c2 <main_comm_data_deal+0x1fe>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	ed93 7a04 	vldr	s14, [r3, #16]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80053a2:	eef1 7a67 	vneg.f32	s15, s15
 80053a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ae:	dd03      	ble.n	80053b8 <main_comm_data_deal+0x1f4>
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	edd3 7a04 	vldr	s15, [r3, #16]
 80053b6:	e004      	b.n	80053c2 <main_comm_data_deal+0x1fe>
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80053be:	eef1 7a67 	vneg.f32	s15, s15
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	edc3 7a04 	vstr	s15, [r3, #16]
            controller->input_velocity_buffer = -CLAMP(main_comm->target_vel,-usr_config->velocity_limit,usr_config->velocity_limit);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	ed93 7a08 	vldr	s14, [r3, #32]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	edd3 7a08 	vldr	s15, [r3, #32]
 80053da:	eef1 7a67 	vneg.f32	s15, s15
 80053de:	eef4 6ae7 	vcmpe.f32	s13, s15
 80053e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e6:	dd03      	ble.n	80053f0 <main_comm_data_deal+0x22c>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80053ee:	e004      	b.n	80053fa <main_comm_data_deal+0x236>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	edd3 7a08 	vldr	s15, [r3, #32]
 80053f6:	eef1 7a67 	vneg.f32	s15, s15
 80053fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005402:	dd05      	ble.n	8005410 <main_comm_data_deal+0x24c>
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	edd3 7a08 	vldr	s15, [r3, #32]
 800540a:	eef1 7a67 	vneg.f32	s15, s15
 800540e:	e015      	b.n	800543c <main_comm_data_deal+0x278>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	edd3 7a08 	vldr	s15, [r3, #32]
 800541c:	eef1 7a67 	vneg.f32	s15, s15
 8005420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005428:	dd05      	ble.n	8005436 <main_comm_data_deal+0x272>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8005430:	eef1 7a67 	vneg.f32	s15, s15
 8005434:	e002      	b.n	800543c <main_comm_data_deal+0x278>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	edd3 7a08 	vldr	s15, [r3, #32]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	edc3 7a05 	vstr	s15, [r3, #20]
 8005442:	e063      	b.n	800550c <main_comm_data_deal+0x348>
        }
        else {
            controller->input_position_buffer = CLAMP(main_comm->target_pos,0,usr_config->position_limit);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 8005450:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005458:	dd03      	ble.n	8005462 <main_comm_data_deal+0x29e>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 8005460:	e001      	b.n	8005466 <main_comm_data_deal+0x2a2>
 8005462:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800552c <main_comm_data_deal+0x368>
 8005466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800546a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800546e:	dd02      	ble.n	8005476 <main_comm_data_deal+0x2b2>
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	e00d      	b.n	8005492 <main_comm_data_deal+0x2ce>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 800547c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005484:	dd03      	ble.n	800548e <main_comm_data_deal+0x2ca>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800548c:	e001      	b.n	8005492 <main_comm_data_deal+0x2ce>
 800548e:	f04f 0300 	mov.w	r3, #0
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	6113      	str	r3, [r2, #16]
            controller->input_velocity_buffer = CLAMP(main_comm->target_vel,-usr_config->velocity_limit,usr_config->velocity_limit);
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	ed93 7a08 	vldr	s14, [r3, #32]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	edd3 7a08 	vldr	s15, [r3, #32]
 80054a8:	eef1 7a67 	vneg.f32	s15, s15
 80054ac:	eef4 6ae7 	vcmpe.f32	s13, s15
 80054b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b4:	dd03      	ble.n	80054be <main_comm_data_deal+0x2fa>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80054bc:	e004      	b.n	80054c8 <main_comm_data_deal+0x304>
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	edd3 7a08 	vldr	s15, [r3, #32]
 80054c4:	eef1 7a67 	vneg.f32	s15, s15
 80054c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d0:	dd03      	ble.n	80054da <main_comm_data_deal+0x316>
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	edd3 7a08 	vldr	s15, [r3, #32]
 80054d8:	e015      	b.n	8005506 <main_comm_data_deal+0x342>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	edd3 7a08 	vldr	s15, [r3, #32]
 80054e6:	eef1 7a67 	vneg.f32	s15, s15
 80054ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f2:	dd03      	ble.n	80054fc <main_comm_data_deal+0x338>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80054fa:	e004      	b.n	8005506 <main_comm_data_deal+0x342>
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	edd3 7a08 	vldr	s15, [r3, #32]
 8005502:	eef1 7a67 	vneg.f32	s15, s15
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	edc3 7a05 	vstr	s15, [r3, #20]
        }
        controller->input_time_buffer = main_comm->control_time;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f8d3 2228 	ldr.w	r2, [r3, #552]	@ 0x228
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	61da      	str	r2, [r3, #28]
        controller->sync_callback(controller,usr_config,task);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	6838      	ldr	r0, [r7, #0]
 8005520:	4798      	blx	r3
    }
    return 0;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	00000000 	.word	0x00000000

08005530 <main_communication_tx_cp>:




void main_communication_tx_cp(struct MAIN_COMM_s *comm)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
    comm->tc_flg = true;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    int diff_len = comm->need_send_len - comm->cur_send_len;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0) {
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b00      	cmp	r3, #0
 8005554:	dd17      	ble.n	8005586 <main_communication_tx_cp+0x56>
        memcpy(comm->send_buf, &comm->send_buf[comm->cur_send_len], diff_len);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f503 7082 	add.w	r0, r3, #260	@ 0x104
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8005562:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	4413      	add	r3, r2
 800556a:	3304      	adds	r3, #4
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	4619      	mov	r1, r3
 8005570:	f00b fe68 	bl	8011244 <memcpy>
        comm->need_send_len = diff_len;
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        comm->cur_send_len = 0;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    }
    else {
        comm->need_send_len = 0;
    }
}
 8005584:	e003      	b.n	800558e <main_communication_tx_cp+0x5e>
        comm->need_send_len = 0;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <main_communication_rx_idle>:

void main_communication_rx_idle(struct MAIN_COMM_s *comm)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b084      	sub	sp, #16
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(comm->usart,UART_FLAG_IDLE)) {
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	69db      	ldr	r3, [r3, #28]
 80055a6:	f003 0310 	and.w	r3, r3, #16
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d152      	bne.n	8005654 <main_communication_rx_idle+0xbe>
        __HAL_UART_CLEAR_IDLEFLAG(comm->usart);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2210      	movs	r2, #16
 80055b6:	621a      	str	r2, [r3, #32]
        uint16_t cnt = MAIN_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(comm->usart->hdmarx) - comm->rx_idx;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	4413      	add	r3, r2
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80055d4:	81fb      	strh	r3, [r7, #14]
        if(cnt > ENC_RECE_BUFF_SIZE) {
 80055d6:	89fb      	ldrh	r3, [r7, #14]
 80055d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055dc:	d908      	bls.n	80055f0 <main_communication_rx_idle+0x5a>
            comm->cur_rece_len = 0;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            comm->rx_idx = 0;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            return;
 80055ee:	e031      	b.n	8005654 <main_communication_rx_idle+0xbe>
        }
        uint16_t all_len = cnt + comm->cur_rece_len;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	89fb      	ldrh	r3, [r7, #14]
 80055fa:	4413      	add	r3, r2
 80055fc:	81bb      	strh	r3, [r7, #12]
        if(all_len <= MAIN_RECE_BUFF_SIZE) {
 80055fe:	89bb      	ldrh	r3, [r7, #12]
 8005600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005604:	d826      	bhi.n	8005654 <main_communication_rx_idle+0xbe>
            memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	4413      	add	r3, r2
 8005610:	1d18      	adds	r0, r3, #4
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800561e:	4413      	add	r3, r2
 8005620:	89fa      	ldrh	r2, [r7, #14]
 8005622:	4619      	mov	r1, r3
 8005624:	f00b fe0e 	bl	8011244 <memcpy>
            comm->cur_rece_len = all_len;
 8005628:	89ba      	ldrh	r2, [r7, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            comm->rx_idx = MAIN_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(comm->usart->hdmarx);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            comm->rx_flg = true;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
            comm->rece_delay_time = 0;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
        }
        else {
            //to do 
        }
    }
}
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <main_communication_rx_half>:

void main_communication_rx_half(struct MAIN_COMM_s *comm)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
    uint16_t cnt = MAIN_HALF_RECE_BUFF_SIZE - comm->rx_idx;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8005668:	b29b      	uxth	r3, r3
 800566a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800566e:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + comm->cur_rece_len;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005676:	b29a      	uxth	r2, r3
 8005678:	89fb      	ldrh	r3, [r7, #14]
 800567a:	4413      	add	r3, r2
 800567c:	81bb      	strh	r3, [r7, #12]
    if(all_len <= MAIN_RECE_BUFF_SIZE){
 800567e:	89bb      	ldrh	r3, [r7, #12]
 8005680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005684:	d820      	bhi.n	80056c8 <main_communication_rx_half+0x6e>
        memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	4413      	add	r3, r2
 8005690:	1d18      	adds	r0, r3, #4
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800569e:	4413      	add	r3, r2
 80056a0:	89fa      	ldrh	r2, [r7, #14]
 80056a2:	4619      	mov	r1, r3
 80056a4:	f00b fdce 	bl	8011244 <memcpy>
        comm->cur_rece_len = all_len;
 80056a8:	89ba      	ldrh	r2, [r7, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        comm->rx_idx = 0;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        comm->rx_flg = true;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        comm->rece_delay_time = 0;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    else{
        //to do 
    }
}
 80056c8:	bf00      	nop
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <main_communication_rx_cp>:

void main_communication_rx_cp(struct MAIN_COMM_s *comm)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
    uint16_t cnt = MAIN_RECE_BUFF_SIZE - comm->rx_idx;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80056de:	b29b      	uxth	r3, r3
 80056e0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80056e4:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + comm->cur_rece_len;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	89fb      	ldrh	r3, [r7, #14]
 80056f0:	4413      	add	r3, r2
 80056f2:	81bb      	strh	r3, [r7, #12]
    if(all_len <= MAIN_RECE_BUFF_SIZE){
 80056f4:	89bb      	ldrh	r3, [r7, #12]
 80056f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fa:	d820      	bhi.n	800573e <main_communication_rx_cp+0x6e>
        memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	4413      	add	r3, r2
 8005706:	1d18      	adds	r0, r3, #4
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8005714:	4413      	add	r3, r2
 8005716:	89fa      	ldrh	r2, [r7, #14]
 8005718:	4619      	mov	r1, r3
 800571a:	f00b fd93 	bl	8011244 <memcpy>
        comm->cur_rece_len = all_len;
 800571e:	89ba      	ldrh	r2, [r7, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        comm->rx_idx = 0;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        comm->rx_flg = true;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        comm->rece_delay_time = 0;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    else{
        //to do 
    }
}
 800573e:	bf00      	nop
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <main_communication_loop>:

void main_communication_loop(struct MAIN_COMM_s *comm , struct USR_CONFIG_s *config, struct TASK_s *task,struct ENCODER_s* encoder , struct CONTROLLER_s* controller,struct ENABLE_s *enable)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b086      	sub	sp, #24
 800574a:	af02      	add	r7, sp, #8
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	60b9      	str	r1, [r7, #8]
 8005750:	607a      	str	r2, [r7, #4]
 8005752:	603b      	str	r3, [r7, #0]
    comm->rece_delay_time++;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f8b3 322c 	ldrh.w	r3, [r3, #556]	@ 0x22c
 800575a:	3301      	adds	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    if(comm->rece_delay_time > 1000) {
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8b3 322c 	ldrh.w	r3, [r3, #556]	@ 0x22c
 800576a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800576e:	d904      	bls.n	800577a <main_communication_loop+0x34>
        comm->rece_delay_time = 1000;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005776:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    main_comm_rece(comm,config,task,encoder);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	68b9      	ldr	r1, [r7, #8]
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f7ff fc85 	bl	8005090 <main_comm_rece>
    main_comm_data_deal(comm,config,task,controller,enable);
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	9300      	str	r3, [sp, #0]
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	68b9      	ldr	r1, [r7, #8]
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f7ff fd17 	bl	80051c4 <main_comm_data_deal>
}
 8005796:	bf00      	nop
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <main_communication_init>:
void main_communication_init(struct MAIN_COMM_s *comm)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
    comm->cur_send_len = 0;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    comm->tc_flg = false;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    comm->rx_flg = false;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    comm->rx_idx = 0;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
    comm->cur_send_len = 0;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    comm->need_send_len = 0;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
    comm->cur_rece_len = 0;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    comm->cur_analysis_len = 0;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    comm->target_cw = CONTROL_MODE_POSITION_FILTER;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2202      	movs	r2, #2
 80057ea:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
    comm->target_pos = 0;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f04f 0200 	mov.w	r2, #0
 80057f4:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
    comm->target_vel = 0;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f04f 0200 	mov.w	r2, #0
 80057fe:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
    comm->control_time = 0;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228

    comm->error_clear_flg = false;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e

}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <open_loop_start>:
#include "open_loop.h"

void open_loop_start(struct OPEN_LOOP_s *open_loop ,struct FOC_s *foc, struct PWM_GEN_s *pwm_gen ,struct USR_CONFIG_s *usr_config)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
    open_loop->voltage = usr_config->calib_voltage;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	601a      	str	r2, [r3, #0]
    usr_config->encoder_dir = 1;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	2201      	movs	r2, #1
 800583a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

}
 800583e:	bf00      	nop
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <open_loop_end>:

void open_loop_end(struct OPEN_LOOP_s *open_loop , struct FOC_s *foc , struct PWM_GEN_s *pwm_gen)
{
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	607a      	str	r2, [r7, #4]

}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
	...

08005864 <open_loop_loop>:

void open_loop_loop(struct MOTOR_s *motor)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
    motor->open_loop.phase_set += M_2PI * CURRENT_MEASURE_PERIOD * 16;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005872:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 8005876:	edd3 7a00 	vldr	s15, [r3]
 800587a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800591c <open_loop_loop+0xb8>
 800587e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005888:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 800588c:	edc3 7a00 	vstr	s15, [r3]
    if(motor->open_loop.phase_set >= M_2PI)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005896:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 800589a:	edd3 7a00 	vldr	s15, [r3]
 800589e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8005920 <open_loop_loop+0xbc>
 80058a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058aa:	db11      	blt.n	80058d0 <open_loop_loop+0x6c>
    {
        motor->open_loop.phase_set -= M_2PI;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058b2:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80058b6:	edd3 7a00 	vldr	s15, [r3]
 80058ba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005920 <open_loop_loop+0xbc>
 80058be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058c8:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80058cc:	edc3 7a00 	vstr	s15, [r3]
    }

    motor->foc.voltage(&motor->foc,motor->open_loop.voltage,0,motor->open_loop.phase_set,&motor->pwm_gen);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058d6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80058e0:	3308      	adds	r3, #8
 80058e2:	6879      	ldr	r1, [r7, #4]
 80058e4:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80058e8:	f501 61a7 	add.w	r1, r1, #1336	@ 0x538
 80058ec:	edd1 7a00 	vldr	s15, [r1]
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80058f6:	f201 513c 	addw	r1, r1, #1340	@ 0x53c
 80058fa:	ed91 7a00 	vldr	s14, [r1]
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	312c      	adds	r1, #44	@ 0x2c
 8005902:	eeb0 1a47 	vmov.f32	s2, s14
 8005906:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8005924 <open_loop_loop+0xc0>
 800590a:	eeb0 0a67 	vmov.f32	s0, s15
 800590e:	4618      	mov	r0, r3
 8005910:	4790      	blx	r2
}
 8005912:	bf00      	nop
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	3c24b5be 	.word	0x3c24b5be
 8005920:	40c90fdb 	.word	0x40c90fdb
 8005924:	00000000 	.word	0x00000000

08005928 <read_vbus>:
#define SWAP_64(x) ((uint64_t)SWAP_32((x) >> 32) | \
                   ((uint64_t)SWAP_32((x) & 0xFFFFFFFF) << 32))



static inline float read_vbus(void) {
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
    // return (float)(((uint16_t)ADC1->JDR3)) * VBUS_CONVERSION_FACTOR;
    return 24.0f;
 800592c:	4b04      	ldr	r3, [pc, #16]	@ (8005940 <read_vbus+0x18>)
 800592e:	ee07 3a90 	vmov	s15, r3
} 
 8005932:	eeb0 0a67 	vmov.f32	s0, s15
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	41c00000 	.word	0x41c00000

08005944 <task_init>:
#include "task.h"


void task_init(struct TASK_s *task)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
    task->fsm.state = BOOT_UP;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2020 	strb.w	r2, [r3, #32]
    task->fsm.state_next = BOOT_UP;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    task->fsm.state_next_ready = 0;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    task->statusword_new.status.status_code = 0;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	611a      	str	r2, [r3, #16]
    task->statusword_new.errors.errors_code = 0;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	615a      	str	r2, [r3, #20]
    task->statusword_old = task->statusword_new;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	3318      	adds	r3, #24
 8005976:	3210      	adds	r2, #16
 8005978:	e892 0003 	ldmia.w	r2, {r0, r1}
 800597c:	e883 0003 	stmia.w	r3, {r0, r1}

}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <task_reset_error>:

void task_reset_error(struct TASK_s *task)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
    task->statusword_new.errors.errors_code &= 0;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	615a      	str	r2, [r3, #20]
    task->statusword_old.errors.errors_code &= 0;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	61da      	str	r2, [r3, #28]
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <task_set_state>:

int task_set_state(struct TASK_s *task,struct ENABLE_s *enable,struct USR_CONFIG_s *usrconfig)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
    int ret = 0;
 80059c0:	2300      	movs	r3, #0
 80059c2:	617b      	str	r3, [r7, #20]

    if(task->fsm.state_next == task->statecmd && task->charge_boot_cat_delay != 0){
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	7bdb      	ldrb	r3, [r3, #15]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d105      	bne.n	80059e0 <task_set_state+0x2c>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	899b      	ldrh	r3, [r3, #12]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <task_set_state+0x2c>
        return ret;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	e0cc      	b.n	8005b7a <task_set_state+0x1c6>
    }

    switch (task->fsm.state){
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <task_set_state+0x3e>
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d00d      	beq.n	8005a0c <task_set_state+0x58>
 80059f0:	e0ae      	b.n	8005b50 <task_set_state+0x19c>
        case BOOT_UP:{
            if(task->statecmd == IDLE){
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	7bdb      	ldrb	r3, [r3, #15]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d104      	bne.n	8005a04 <task_set_state+0x50>
                task->fsm.state_next = IDLE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            }
            else{
                ret = -1;
            }
            break;
 8005a02:	e0b5      	b.n	8005b70 <task_set_state+0x1bc>
                ret = -1;
 8005a04:	f04f 33ff 	mov.w	r3, #4294967295
 8005a08:	617b      	str	r3, [r7, #20]
            break;
 8005a0a:	e0b1      	b.n	8005b70 <task_set_state+0x1bc>
        }
        case IDLE:{
            switch (task->statecmd){
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	7bdb      	ldrb	r3, [r3, #15]
 8005a10:	3b01      	subs	r3, #1
 8005a12:	2b05      	cmp	r3, #5
 8005a14:	f200 8097 	bhi.w	8005b46 <task_set_state+0x192>
 8005a18:	a201      	add	r2, pc, #4	@ (adr r2, 8005a20 <task_set_state+0x6c>)
 8005a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a1e:	bf00      	nop
 8005a20:	08005a39 	.word	0x08005a39
 8005a24:	08005a49 	.word	0x08005a49
 8005a28:	08005a97 	.word	0x08005a97
 8005a2c:	08005ac1 	.word	0x08005ac1
 8005a30:	08005b1d 	.word	0x08005b1d
 8005a34:	08005afd 	.word	0x08005afd
                case IDLE:{
                    task->charge_boot_cat_delay = 0;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	819a      	strh	r2, [r3, #12]
                    task->fsm.state_next = IDLE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                    break;
 8005a46:	e082      	b.n	8005b4e <task_set_state+0x19a>
                }
                case RUN:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <task_set_state+0xa4>
                        ret = -2;
 8005a50:	f06f 0301 	mvn.w	r3, #1
 8005a54:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = RUN;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005a56:	e07a      	b.n	8005b4e <task_set_state+0x19a>
                    else if(!usrconfig->calib_valid){
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d103      	bne.n	8005a6a <task_set_state+0xb6>
                        ret = -3;
 8005a62:	f06f 0302 	mvn.w	r3, #2
 8005a66:	617b      	str	r3, [r7, #20]
                    break;
 8005a68:	e071      	b.n	8005b4e <task_set_state+0x19a>
                    else if(!usrconfig->zero_calib_valid){
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d103      	bne.n	8005a7c <task_set_state+0xc8>
                        ret = -4;
 8005a74:	f06f 0303 	mvn.w	r3, #3
 8005a78:	617b      	str	r3, [r7, #20]
                    break;
 8005a7a:	e068      	b.n	8005b4e <task_set_state+0x19a>
                        task->fsm.state_next = RUN;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	220a      	movs	r2, #10
 8005a88:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	2101      	movs	r1, #1
 8005a90:	68b8      	ldr	r0, [r7, #8]
 8005a92:	4798      	blx	r3
                    break;
 8005a94:	e05b      	b.n	8005b4e <task_set_state+0x19a>
                }
                case CALIBRATION:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <task_set_state+0xf2>
                        ret = -2;
 8005a9e:	f06f 0301 	mvn.w	r3, #1
 8005aa2:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = CALIBRATION;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005aa4:	e053      	b.n	8005b4e <task_set_state+0x19a>
                        task->fsm.state_next = CALIBRATION;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2203      	movs	r2, #3
 8005aaa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	220a      	movs	r2, #10
 8005ab2:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	2101      	movs	r1, #1
 8005aba:	68b8      	ldr	r0, [r7, #8]
 8005abc:	4798      	blx	r3
                    break;
 8005abe:	e046      	b.n	8005b4e <task_set_state+0x19a>
                }
                case ZERO_CAILBRATION:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <task_set_state+0x11c>
                        ret = -2;
 8005ac8:	f06f 0301 	mvn.w	r3, #1
 8005acc:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = ZERO_CAILBRATION;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005ace:	e03e      	b.n	8005b4e <task_set_state+0x19a>
                    else if(!usrconfig->calib_valid) {
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d103      	bne.n	8005ae2 <task_set_state+0x12e>
                        ret = -3;
 8005ada:	f06f 0302 	mvn.w	r3, #2
 8005ade:	617b      	str	r3, [r7, #20]
                    break;
 8005ae0:	e035      	b.n	8005b4e <task_set_state+0x19a>
                        task->fsm.state_next = ZERO_CAILBRATION;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2204      	movs	r2, #4
 8005ae6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	220a      	movs	r2, #10
 8005aee:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	2101      	movs	r1, #1
 8005af6:	68b8      	ldr	r0, [r7, #8]
 8005af8:	4798      	blx	r3
                    break;
 8005afa:	e028      	b.n	8005b4e <task_set_state+0x19a>
                }
                case ERRORCLEAR:{
                    if(task->statusword_new.errors.errors_code == 0){
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d103      	bne.n	8005b0c <task_set_state+0x158>
                        ret = -1;
 8005b04:	f04f 33ff 	mov.w	r3, #4294967295
 8005b08:	617b      	str	r3, [r7, #20]
                    }
                    else{
                        task->charge_boot_cat_delay = 0;
                        task->fsm.state_next = ERRORCLEAR;
                    }
                    break;
 8005b0a:	e020      	b.n	8005b4e <task_set_state+0x19a>
                        task->charge_boot_cat_delay = 0;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	819a      	strh	r2, [r3, #12]
                        task->fsm.state_next = ERRORCLEAR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2206      	movs	r2, #6
 8005b16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                    break;
 8005b1a:	e018      	b.n	8005b4e <task_set_state+0x19a>
                }
                case OPEN_LOOP_RUN:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <task_set_state+0x178>
                        ret = -1;
 8005b24:	f04f 33ff 	mov.w	r3, #4294967295
 8005b28:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = OPEN_LOOP_RUN;
                        enable->boost_enable(enable,true);
                        task->charge_boot_cat_delay = CHARGE_MOTOR_ENABLE_CAP_TICKS;
                    }
                    break;
 8005b2a:	e010      	b.n	8005b4e <task_set_state+0x19a>
                        task->fsm.state_next = OPEN_LOOP_RUN;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2205      	movs	r2, #5
 8005b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        enable->boost_enable(enable,true);
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	2101      	movs	r1, #1
 8005b3a:	68b8      	ldr	r0, [r7, #8]
 8005b3c:	4798      	blx	r3
                        task->charge_boot_cat_delay = CHARGE_MOTOR_ENABLE_CAP_TICKS;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2264      	movs	r2, #100	@ 0x64
 8005b42:	819a      	strh	r2, [r3, #12]
                    break;
 8005b44:	e003      	b.n	8005b4e <task_set_state+0x19a>
                }

                default:{
                    ret = -1;
 8005b46:	f04f 33ff 	mov.w	r3, #4294967295
 8005b4a:	617b      	str	r3, [r7, #20]
                    break;
 8005b4c:	bf00      	nop
                }
            }
            break;
 8005b4e:	e00f      	b.n	8005b70 <task_set_state+0x1bc>
        }
        default:{
            if(task->statecmd == IDLE){
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	7bdb      	ldrb	r3, [r3, #15]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d107      	bne.n	8005b68 <task_set_state+0x1b4>
                task->charge_boot_cat_delay = 0;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	819a      	strh	r2, [r3, #12]
                task->fsm.state_next = IDLE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            }
            else{
                ret = -1;
            }
            break;
 8005b66:	e002      	b.n	8005b6e <task_set_state+0x1ba>
                ret = -1;
 8005b68:	f04f 33ff 	mov.w	r3, #4294967295
 8005b6c:	617b      	str	r3, [r7, #20]
            break;
 8005b6e:	bf00      	nop
        }
    }
    task->fsm.state_next_ready = 0;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    return ret;
 8005b78:	697b      	ldr	r3, [r7, #20]
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop

08005b84 <task_enter_state>:


void task_enter_state(struct MOTOR_s *motor)
{
 8005b84:	b590      	push	{r4, r7, lr}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
    switch(motor->task.fsm.state_next){
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005b92:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b06      	cmp	r3, #6
 8005b9a:	f200 80f4 	bhi.w	8005d86 <task_enter_state+0x202>
 8005b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba4 <task_enter_state+0x20>)
 8005ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba4:	08005d87 	.word	0x08005d87
 8005ba8:	08005d87 	.word	0x08005d87
 8005bac:	08005bc1 	.word	0x08005bc1
 8005bb0:	08005c95 	.word	0x08005c95
 8005bb4:	08005cd1 	.word	0x08005cd1
 8005bb8:	08005c47 	.word	0x08005c47
 8005bbc:	08005d6f 	.word	0x08005d6f
        }
        case IDLE:{
            break;
        }
        case RUN:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005bc6:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005bd8:	3110      	adds	r1, #16
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	322c      	adds	r2, #44	@ 0x2c
 8005bde:	4618      	mov	r0, r3
 8005be0:	47a0      	blx	r4
            motor->controller.reset(&motor->controller,&motor->encoder,&motor->traj,&motor->usrconfig);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 4b0c 	ldr.w	r4, [r3, #2828]	@ 0xb0c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f503 52ac 	add.w	r2, r3, #5504	@ 0x1580
 8005bfa:	3214      	adds	r2, #20
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005c02:	3308      	adds	r3, #8
 8005c04:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 1;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005c12:	f043 0302 	orr.w	r3, r3, #2
 8005c16:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c20:	461a      	mov	r2, r3
 8005c22:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005c26:	f023 0310 	bic.w	r3, r3, #16
 8005c2a:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c34:	461a      	mov	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c3c:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005c40:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564

            break;
 8005c44:	e0a0      	b.n	8005d88 <task_enter_state+0x204>
        }
        case OPEN_LOOP_RUN:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c4c:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005c56:	3308      	adds	r3, #8
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005c5e:	3110      	adds	r1, #16
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	322c      	adds	r2, #44	@ 0x2c
 8005c64:	4618      	mov	r0, r3
 8005c66:	47a0      	blx	r4
            motor->open_loop.start(&motor->open_loop,&motor->foc , &motor->pwm_gen ,&motor->usrconfig);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c6e:	f8d3 4540 	ldr.w	r4, [r3, #1344]	@ 0x540
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f503 50a9 	add.w	r0, r3, #5408	@ 0x1520
 8005c78:	3018      	adds	r0, #24
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f503 51a4 	add.w	r1, r3, #5248	@ 0x1480
 8005c80:	3108      	adds	r1, #8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005c8e:	3308      	adds	r3, #8
 8005c90:	47a0      	blx	r4
            break;
 8005c92:	e079      	b.n	8005d88 <task_enter_state+0x204>
        }
        case CALIBRATION:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c9a:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005cac:	3110      	adds	r1, #16
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	322c      	adds	r2, #44	@ 0x2c
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	47a0      	blx	r4
            motor->calibration.calibration_start(&motor->calibration,&motor->usrconfig);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 2a88 	ldr.w	r2, [r3, #2696]	@ 0xa88
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005cc8:	3308      	adds	r3, #8
 8005cca:	4619      	mov	r1, r3
 8005ccc:	4790      	blx	r2
            break;
 8005cce:	e05b      	b.n	8005d88 <task_enter_state+0x204>
        }
        case ZERO_CAILBRATION:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cd6:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005ce0:	3308      	adds	r3, #8
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005ce8:	3110      	adds	r1, #16
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	322c      	adds	r2, #44	@ 0x2c
 8005cee:	4618      	mov	r0, r3
 8005cf0:	47a0      	blx	r4
            motor->zero_cailbration.start(&motor->zero_cailbration,&motor->usrconfig);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8d3 2a9c 	ldr.w	r2, [r3, #2716]	@ 0xa9c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f603 2098 	addw	r0, r3, #2712	@ 0xa98
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005d04:	3308      	adds	r3, #8
 8005d06:	4619      	mov	r1, r3
 8005d08:	4790      	blx	r2
            motor->controller.reset(&motor->controller,&motor->encoder,&motor->traj,&motor->usrconfig);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f8d3 4b0c 	ldr.w	r4, [r3, #2828]	@ 0xb0c
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f503 52ac 	add.w	r2, r3, #5504	@ 0x1580
 8005d22:	3214      	adds	r2, #20
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 1;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d34:	461a      	mov	r2, r3
 8005d36:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005d3a:	f043 0302 	orr.w	r3, r3, #2
 8005d3e:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d48:	461a      	mov	r2, r3
 8005d4a:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005d4e:	f023 0310 	bic.w	r3, r3, #16
 8005d52:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d64:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005d68:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
            break;
 8005d6c:	e00c      	b.n	8005d88 <task_enter_state+0x204>
        }
        case ERRORCLEAR:{
            motor->task.reset_error(&motor->task);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d74:	f8d3 2578 	ldr.w	r2, [r3, #1400]	@ 0x578
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8005d7e:	330c      	adds	r3, #12
 8005d80:	4618      	mov	r0, r3
 8005d82:	4790      	blx	r2
            break;
 8005d84:	e000      	b.n	8005d88 <task_enter_state+0x204>
        }
        default:
            break;
 8005d86:	bf00      	nop
    }
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd90      	pop	{r4, r7, pc}

08005d90 <task_exit_state>:

void task_exit_state(struct MOTOR_s *motor)
{
 8005d90:	b590      	push	{r4, r7, lr}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
    switch(motor->task.fsm.state)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d9e:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b06      	cmp	r3, #6
 8005da6:	f200 8104 	bhi.w	8005fb2 <task_exit_state+0x222>
 8005daa:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <task_exit_state+0x20>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	08005dcd 	.word	0x08005dcd
 8005db4:	08005ddb 	.word	0x08005ddb
 8005db8:	08005e33 	.word	0x08005e33
 8005dbc:	08005f07 	.word	0x08005f07
 8005dc0:	08005f53 	.word	0x08005f53
 8005dc4:	08005eb5 	.word	0x08005eb5
 8005dc8:	08005fa5 	.word	0x08005fa5
    {
        case BOOT_UP:
        {
            motor->task.fsm.state_next_ready = 1;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005dd8:	e0eb      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case IDLE:
        {
            if(motor->task.charge_boot_cat_delay){
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005de0:	f8b3 3558 	ldrh.w	r3, [r3, #1368]	@ 0x558
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00c      	beq.n	8005e02 <task_exit_state+0x72>
                motor->task.charge_boot_cat_delay--;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dee:	f8b3 3558 	ldrh.w	r3, [r3, #1368]	@ 0x558
 8005df2:	3b01      	subs	r3, #1
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dfc:	f8a3 2558 	strh.w	r2, [r3, #1368]	@ 0x558
            }
            else{
                motor->task.fsm.state_next_ready = 1;
                motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
            }
            break;
 8005e00:	e0d7      	b.n	8005fb2 <task_exit_state+0x222>
                motor->task.fsm.state_next_ready = 1;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
                motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e14:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005e1e:	3308      	adds	r3, #8
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005e26:	3110      	adds	r1, #16
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	322c      	adds	r2, #44	@ 0x2c
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	47a0      	blx	r4
            break;
 8005e30:	e0bf      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case RUN:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e38:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005e42:	3308      	adds	r3, #8
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005e4a:	3110      	adds	r1, #16
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	322c      	adds	r2, #44	@ 0x2c
 8005e50:	4618      	mov	r0, r3
 8005e52:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 0;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005e60:	f023 0302 	bic.w	r3, r3, #2
 8005e64:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.target_reached = 0;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005e74:	f023 0308 	bic.w	r3, r3, #8
 8005e78:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e82:	461a      	mov	r2, r3
 8005e84:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005e88:	f023 0310 	bic.w	r3, r3, #16
 8005e8c:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e96:	461a      	mov	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e9e:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005ea2:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
            motor->task.fsm.state_next_ready = 1;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005eac:	2201      	movs	r2, #1
 8005eae:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005eb2:	e07e      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case OPEN_LOOP_RUN:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005eba:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005ec4:	3308      	adds	r3, #8
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005ecc:	3110      	adds	r1, #16
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	322c      	adds	r2, #44	@ 0x2c
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	47a0      	blx	r4
            motor->open_loop.end(&motor->open_loop,&motor->foc,&motor->pwm_gen);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005edc:	f8d3 4544 	ldr.w	r4, [r3, #1348]	@ 0x544
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f503 53a9 	add.w	r3, r3, #5408	@ 0x1520
 8005ee6:	3318      	adds	r3, #24
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	f502 51a4 	add.w	r1, r2, #5248	@ 0x1480
 8005eee:	3108      	adds	r1, #8
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	322c      	adds	r2, #44	@ 0x2c
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005f04:	e055      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case CALIBRATION:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f0c:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005f16:	3308      	adds	r3, #8
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005f1e:	3110      	adds	r1, #16
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	322c      	adds	r2, #44	@ 0x2c
 8005f24:	4618      	mov	r0, r3
 8005f26:	47a0      	blx	r4
            motor->calibration.calibration_end(&motor->calibration,&motor->foc,&motor->pwm_gen);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8d3 4a8c 	ldr.w	r4, [r3, #2700]	@ 0xa8c
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	322c      	adds	r2, #44	@ 0x2c
 8005f40:	4619      	mov	r1, r3
 8005f42:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005f50:	e02f      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case ZERO_CAILBRATION:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f58:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005f62:	3308      	adds	r3, #8
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005f6a:	3110      	adds	r1, #16
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	322c      	adds	r2, #44	@ 0x2c
 8005f70:	4618      	mov	r0, r3
 8005f72:	47a0      	blx	r4
            motor->zero_cailbration.end(&motor->zero_cailbration,&motor->controller,&motor->usrconfig,&motor->encoder);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 4aa0 	ldr.w	r4, [r3, #2720]	@ 0xaa0
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f603 2098 	addw	r0, r3, #2712	@ 0xa98
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f603 21a8 	addw	r1, r3, #2728	@ 0xaa8
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f503 52af 	add.w	r2, r3, #5600	@ 0x15e0
 8005f8c:	3208      	adds	r2, #8
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f603 3318 	addw	r3, r3, #2840	@ 0xb18
 8005f94:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005fa2:	e006      	b.n	8005fb2 <task_exit_state+0x222>
        }
        case ERRORCLEAR:
        {
            motor->task.fsm.state_next_ready = 1;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005fb0:	bf00      	nop
        }
    }
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd90      	pop	{r4, r7, pc}
 8005fba:	bf00      	nop

08005fbc <task_safety_task>:

void task_safety_task(struct TASK_s *task , struct USR_CONFIG_s *usr_config,struct FOC_s *foc)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
    if(task->fsm.state != BOOT_UP){
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d020      	beq.n	8006016 <task_safety_task+0x5a>
        if(foc->v_bus > usr_config->protect_over_voltage){
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	ed93 7a01 	vldr	s14, [r3, #4]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8005fe0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe8:	dd04      	ble.n	8005ff4 <task_safety_task+0x38>
            task->statusword_new.errors.over_voltage = 1;
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	6953      	ldr	r3, [r2, #20]
 8005fee:	f043 0310 	orr.w	r3, r3, #16
 8005ff2:	6153      	str	r3, [r2, #20]
        }

        if(foc->v_bus < usr_config->protect_under_voltage){
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	ed93 7a01 	vldr	s14, [r3, #4]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8006000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006008:	d400      	bmi.n	800600c <task_safety_task+0x50>
            task->statusword_new.errors.under_voltage = 1;
        }
    }
}
 800600a:	e004      	b.n	8006016 <task_safety_task+0x5a>
            task->statusword_new.errors.under_voltage = 1;
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	6953      	ldr	r3, [r2, #20]
 8006010:	f043 0320 	orr.w	r3, r3, #32
 8006014:	6153      	str	r3, [r2, #20]
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	0000      	movs	r0, r0
 8006024:	0000      	movs	r0, r0
	...

08006028 <task_low_priority_task>:

void task_low_priority_task(struct MOTOR_s *motor)
{
 8006028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800602a:	b085      	sub	sp, #20
 800602c:	af02      	add	r7, sp, #8
 800602e:	6078      	str	r0, [r7, #4]
    if(motor->task.statusword_old.status.status_code != motor->task.statusword_new.status.status_code){
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006036:	f8d3 2564 	ldr.w	r2, [r3, #1380]	@ 0x564
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006040:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8006044:	429a      	cmp	r2, r3
 8006046:	d00a      	beq.n	800605e <task_low_priority_task+0x36>
        motor->task.statusword_old.status = motor->task.statusword_new.status;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800604e:	461a      	mov	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006056:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800605a:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
    }

    if(motor->task.statusword_old.errors.errors_code != motor->task.statusword_new.errors.errors_code){
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006064:	f8d3 2568 	ldr.w	r2, [r3, #1384]	@ 0x568
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800606e:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 8006072:	429a      	cmp	r2, r3
 8006074:	d03a      	beq.n	80060ec <task_low_priority_task+0xc4>
        if(motor->task.statusword_new.errors.errors_code == 0){
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800607c:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 8006080:	2b00      	cmp	r3, #0
 8006082:	d129      	bne.n	80060d8 <task_low_priority_task+0xb0>
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800608a:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8006094:	3308      	adds	r3, #8
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800609c:	3110      	adds	r1, #16
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	322c      	adds	r2, #44	@ 0x2c
 80060a2:	4618      	mov	r0, r3
 80060a4:	47a0      	blx	r4
            motor->task.statecmd = IDLE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060b8:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80060c2:	330c      	adds	r3, #12
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 80060ca:	3110      	adds	r1, #16
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 80060d2:	3208      	adds	r2, #8
 80060d4:	4618      	mov	r0, r3
 80060d6:	47a0      	blx	r4
        }
        motor->task.statusword_old.errors.errors_code = motor->task.statusword_new.errors.errors_code;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060de:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80060e8:	f8c2 3568 	str.w	r3, [r2, #1384]	@ 0x568
    }

    if(motor->task.fsm.state_next != motor->task.fsm.state){
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060f2:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060fe:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8006102:	b2db      	uxtb	r3, r3
 8006104:	429a      	cmp	r2, r3
 8006106:	d020      	beq.n	800614a <task_low_priority_task+0x122>
        motor->task.exit_state(motor);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800610e:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	4798      	blx	r3
        if(motor->task.fsm.state_next_ready){
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800611c:	f893 356e 	ldrb.w	r3, [r3, #1390]	@ 0x56e
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d011      	beq.n	800614a <task_low_priority_task+0x122>
            motor->task.fsm.state = motor->task.fsm.state_next;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800612c:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 8006130:	b2da      	uxtb	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006138:	f883 256c 	strb.w	r2, [r3, #1388]	@ 0x56c
            motor->task.enter_state(motor);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006142:	f8d3 3580 	ldr.w	r3, [r3, #1408]	@ 0x580
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	4798      	blx	r3
        }
    }

    if(motor->task.fsm.state == RUN || motor->task.fsm.state == ZERO_CAILBRATION) {
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006150:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b02      	cmp	r3, #2
 8006158:	d007      	beq.n	800616a <task_low_priority_task+0x142>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006160:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b04      	cmp	r3, #4
 8006168:	d104      	bne.n	8006174 <task_low_priority_task+0x14c>
        motor->controller.loop(motor);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	4798      	blx	r3
    }
    if(motor->task.fsm.state != BOOT_UP) {
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800617a:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 80ac 	beq.w	80062de <task_low_priority_task+0x2b6>
        motor->foc.i_sq = 0.6666667 * (SQ(motor->foc.i_a) + SQ(motor->foc.i_b) + SQ(motor->foc.i_c));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800618c:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8006190:	ed93 7a00 	vldr	s14, [r3]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800619a:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 800619e:	edd3 7a00 	vldr	s15, [r3]
 80061a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061ac:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80061b0:	edd3 6a00 	vldr	s13, [r3]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061ba:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80061be:	edd3 7a00 	vldr	s15, [r3]
 80061c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061d4:	edd3 6a00 	vldr	s13, [r3]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061de:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061e2:	edd3 7a00 	vldr	s15, [r3]
 80061e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80061ee:	ee17 0a90 	vmov	r0, s15
 80061f2:	f7fa f961 	bl	80004b8 <__aeabi_f2d>
 80061f6:	a350      	add	r3, pc, #320	@ (adr r3, 8006338 <task_low_priority_task+0x310>)
 80061f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fc:	f7fa f9b4 	bl	8000568 <__aeabi_dmul>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4610      	mov	r0, r2
 8006206:	4619      	mov	r1, r3
 8006208:	f7fa fc48 	bl	8000a9c <__aeabi_d2f>
 800620c:	4602      	mov	r2, r0
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006214:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8006218:	601a      	str	r2, [r3, #0]
        if(motor->foc.i_sq > SQ(motor->usrconfig.protect_over_current)) {
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006220:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8006224:	ed93 7a00 	vldr	s14, [r3]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800622e:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 8006232:	edd3 6a00 	vldr	s13, [r3]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800623c:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 8006240:	edd3 7a00 	vldr	s15, [r3]
 8006244:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006248:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800624c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006250:	dd33      	ble.n	80062ba <task_low_priority_task+0x292>
            motor->foc.over_current_time++;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006258:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 800625c:	3301      	adds	r3, #1
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006264:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            if(motor->foc.over_current_time >= 10) {
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800626e:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006272:	2b09      	cmp	r3, #9
 8006274:	d933      	bls.n	80062de <task_low_priority_task+0x2b6>
                motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800627c:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8006286:	3308      	adds	r3, #8
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800628e:	3110      	adds	r1, #16
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	322c      	adds	r2, #44	@ 0x2c
 8006294:	4618      	mov	r0, r3
 8006296:	47a0      	blx	r4
                motor->task.statecmd = IDLE;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                motor->task.statusword_new.errors.over_phasecurrent = 1;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062aa:	461a      	mov	r2, r3
 80062ac:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 80062b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062b4:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
 80062b8:	e011      	b.n	80062de <task_low_priority_task+0x2b6>

            }
        }
        else if(motor->foc.over_current_time > 0){
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062c0:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00a      	beq.n	80062de <task_low_priority_task+0x2b6>
            motor->foc.over_current_time--;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062ce:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80062d2:	3b01      	subs	r3, #1
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80062da:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
        }
    }

    motor->task.test_error_code = motor->task.statusword_new.errors.errors_code;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062e4:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80062ee:	f8c2 3570 	str.w	r3, [r2, #1392]	@ 0x570

    motor->main_comm.loop(&motor->main_comm,&motor->usrconfig,&motor->task,&motor->encoder,&motor->controller,&motor->enable);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062f8:	f8d3 4474 	ldr.w	r4, [r3, #1140]	@ 0x474
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f503 5592 	add.w	r5, r3, #4672	@ 0x1240
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f503 51af 	add.w	r1, r3, #5600	@ 0x15e0
 8006308:	3108      	adds	r1, #8
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f503 52aa 	add.w	r2, r3, #5440	@ 0x1540
 8006310:	320c      	adds	r2, #12
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f603 3618 	addw	r6, r3, #2840	@ 0xb18
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f503 53a8 	add.w	r3, r3, #5376	@ 0x1500
 8006324:	3310      	adds	r3, #16
 8006326:	9301      	str	r3, [sp, #4]
 8006328:	9000      	str	r0, [sp, #0]
 800632a:	4633      	mov	r3, r6
 800632c:	4628      	mov	r0, r5
 800632e:	47a0      	blx	r4
    
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006338:	673aa1bc 	.word	0x673aa1bc
 800633c:	3fe55555 	.word	0x3fe55555

08006340 <task_high_frequency_task>:

void task_high_frequency_task(struct MOTOR_s *motor)
{
 8006340:	b590      	push	{r4, r7, lr}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
    motor->encoder.loop(&motor->encoder,&motor->usrconfig,&motor->task);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 4fa8 	ldr.w	r4, [r3, #4008]	@ 0xfa8
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f603 3018 	addw	r0, r3, #2840	@ 0xb18
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800635a:	3308      	adds	r3, #8
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	f502 52aa 	add.w	r2, r2, #5440	@ 0x1540
 8006362:	320c      	adds	r2, #12
 8006364:	4619      	mov	r1, r3
 8006366:	47a0      	blx	r4
    motor->foc.v_bus = read_vbus();
 8006368:	f7ff fade 	bl	8005928 <read_vbus>
 800636c:	eef0 7a40 	vmov.f32	s15, s0
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006376:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 800637a:	edc3 7a00 	vstr	s15, [r3]

    motor->foc.i_a = motor->adc_sensor.read_iphase_c(&motor->adc_sensor);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	3204      	adds	r2, #4
 8006386:	4610      	mov	r0, r2
 8006388:	4798      	blx	r3
 800638a:	eef0 7a40 	vmov.f32	s15, s0
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006394:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8006398:	edc3 7a00 	vstr	s15, [r3]
    motor->foc.i_b = motor->adc_sensor.read_iphase_b(&motor->adc_sensor);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	3204      	adds	r2, #4
 80063a4:	4610      	mov	r0, r2
 80063a6:	4798      	blx	r3
 80063a8:	eef0 7a40 	vmov.f32	s15, s0
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063b2:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80063b6:	edc3 7a00 	vstr	s15, [r3]
    motor->foc.i_c = -(motor->foc.i_a + motor->foc.i_b);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063c0:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 80063c4:	ed93 7a00 	vldr	s14, [r3]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ce:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80063d2:	edd3 7a00 	vldr	s15, [r3]
 80063d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063da:	eef1 7a67 	vneg.f32	s15, s15
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063e8:	edc3 7a00 	vstr	s15, [r3]
    
    switch(motor->task.fsm.state)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063f2:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b06      	cmp	r3, #6
 80063fa:	f200 8096 	bhi.w	800652a <task_high_frequency_task+0x1ea>
 80063fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006404 <task_high_frequency_task+0xc4>)
 8006400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006404:	0800652b 	.word	0x0800652b
 8006408:	08006421 	.word	0x08006421
 800640c:	08006485 	.word	0x08006485
 8006410:	08006431 	.word	0x08006431
 8006414:	0800643d 	.word	0x0800643d
 8006418:	080064c3 	.word	0x080064c3
 800641c:	080064d3 	.word	0x080064d3
    {
        case BOOT_UP:
            break;
        case IDLE:
        {
            motor->foc.over_current_time = 0;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006426:	461a      	mov	r2, r3
 8006428:	2300      	movs	r3, #0
 800642a:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            break;
 800642e:	e07f      	b.n	8006530 <task_high_frequency_task+0x1f0>
        }
        case CALIBRATION:
        {
            motor->calibration.calibration_loop(motor);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f8d3 3a90 	ldr.w	r3, [r3, #2704]	@ 0xa90
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	4798      	blx	r3
            break;
 800643a:	e079      	b.n	8006530 <task_high_frequency_task+0x1f0>
        }
        case ZERO_CAILBRATION:
        {
            motor->zero_cailbration.loop(motor);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 3aa4 	ldr.w	r3, [r3, #2724]	@ 0xaa4
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	4798      	blx	r3
            motor->foc.current(motor,0, motor->controller.i_q_set, motor->encoder.phase, motor->encoder.phase_vel);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800644c:	f8d3 350c 	ldr.w	r3, [r3, #1292]	@ 0x50c
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	f602 22f8 	addw	r2, r2, #2808	@ 0xaf8
 8006456:	edd2 7a00 	vldr	s15, [r2]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	f602 7284 	addw	r2, r2, #3972	@ 0xf84
 8006460:	ed92 7a00 	vldr	s14, [r2]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	f602 728c 	addw	r2, r2, #3980	@ 0xf8c
 800646a:	edd2 6a00 	vldr	s13, [r2]
 800646e:	eef0 1a66 	vmov.f32	s3, s13
 8006472:	eeb0 1a47 	vmov.f32	s2, s14
 8006476:	eef0 0a67 	vmov.f32	s1, s15
 800647a:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8006538 <task_high_frequency_task+0x1f8>
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	4798      	blx	r3
            break;
 8006482:	e055      	b.n	8006530 <task_high_frequency_task+0x1f0>
        }
        case RUN:
        {
            motor->foc.current(motor,0, motor->controller.i_q_set, motor->encoder.phase, motor->encoder.phase_vel);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800648a:	f8d3 350c 	ldr.w	r3, [r3, #1292]	@ 0x50c
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	f602 22f8 	addw	r2, r2, #2808	@ 0xaf8
 8006494:	edd2 7a00 	vldr	s15, [r2]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	f602 7284 	addw	r2, r2, #3972	@ 0xf84
 800649e:	ed92 7a00 	vldr	s14, [r2]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	f602 728c 	addw	r2, r2, #3980	@ 0xf8c
 80064a8:	edd2 6a00 	vldr	s13, [r2]
 80064ac:	eef0 1a66 	vmov.f32	s3, s13
 80064b0:	eeb0 1a47 	vmov.f32	s2, s14
 80064b4:	eef0 0a67 	vmov.f32	s1, s15
 80064b8:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8006538 <task_high_frequency_task+0x1f8>
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	4798      	blx	r3
            break;
 80064c0:	e036      	b.n	8006530 <task_high_frequency_task+0x1f0>
        }
        case OPEN_LOOP_RUN:
        {
            motor->open_loop.loop(motor);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064c8:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	4798      	blx	r3
            break;
 80064d0:	e02e      	b.n	8006530 <task_high_frequency_task+0x1f0>
        }
        case ERRORCLEAR:
        {
            motor->task.reset_error(&motor->task);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064d8:	f8d3 2578 	ldr.w	r2, [r3, #1400]	@ 0x578
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80064e2:	330c      	adds	r3, #12
 80064e4:	4618      	mov	r0, r3
 80064e6:	4790      	blx	r2
            if(motor->task.statusword_new.errors.errors_code == 0){
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064ee:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d11b      	bne.n	800652e <task_high_frequency_task+0x1ee>
                motor->task.statecmd = IDLE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006508:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8006512:	330c      	adds	r3, #12
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800651a:	3110      	adds	r1, #16
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 8006522:	3208      	adds	r2, #8
 8006524:	4618      	mov	r0, r3
 8006526:	47a0      	blx	r4
            }
            break;
 8006528:	e001      	b.n	800652e <task_high_frequency_task+0x1ee>
        }
        default:
            break;
 800652a:	bf00      	nop
 800652c:	e000      	b.n	8006530 <task_high_frequency_task+0x1f0>
            break;
 800652e:	bf00      	nop
    }
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	bd90      	pop	{r4, r7, pc}
	...

08006540 <traj_plan>:
#include "trap_traj.h"


int traj_plan(struct TRAJ_s* traj,float t_pos,float s_pos, float t_vel, float s_vel, float time,float max_accel,float max_decel,float max_vel)
{
 8006540:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006544:	b092      	sub	sp, #72	@ 0x48
 8006546:	af00      	add	r7, sp, #0
 8006548:	6278      	str	r0, [r7, #36]	@ 0x24
 800654a:	ed87 0a08 	vstr	s0, [r7, #32]
 800654e:	edc7 0a07 	vstr	s1, [r7, #28]
 8006552:	ed87 1a06 	vstr	s2, [r7, #24]
 8006556:	edc7 1a05 	vstr	s3, [r7, #20]
 800655a:	ed87 2a04 	vstr	s4, [r7, #16]
 800655e:	edc7 2a03 	vstr	s5, [r7, #12]
 8006562:	ed87 3a02 	vstr	s6, [r7, #8]
 8006566:	edc7 3a01 	vstr	s7, [r7, #4]
    float delta_pos = t_pos - s_pos;
 800656a:	ed97 7a08 	vldr	s14, [r7, #32]
 800656e:	edd7 7a07 	vldr	s15, [r7, #28]
 8006572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006576:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    if(t_vel > max_vel) {
 800657a:	ed97 7a06 	vldr	s14, [r7, #24]
 800657e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006582:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800658a:	dd01      	ble.n	8006590 <traj_plan+0x50>
        t_vel = max_vel;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	61bb      	str	r3, [r7, #24]
    }
    if(ABS(delta_pos) <= 0.1 || time == 0 || t_vel == 0 || max_accel == 0 || max_decel == 0) {
 8006590:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8006594:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800659c:	dd01      	ble.n	80065a2 <traj_plan+0x62>
 800659e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a0:	e005      	b.n	80065ae <traj_plan+0x6e>
 80065a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80065a6:	eef1 7a67 	vneg.f32	s15, s15
 80065aa:	ee17 3a90 	vmov	r3, s15
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7f9 ff82 	bl	80004b8 <__aeabi_f2d>
 80065b4:	f20f 431c 	addw	r3, pc, #1052	@ 0x41c
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	f7fa fa50 	bl	8000a60 <__aeabi_dcmple>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d11b      	bne.n	80065fe <traj_plan+0xbe>
 80065c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80065ca:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d2:	d014      	beq.n	80065fe <traj_plan+0xbe>
 80065d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80065d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e0:	d00d      	beq.n	80065fe <traj_plan+0xbe>
 80065e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80065e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ee:	d006      	beq.n	80065fe <traj_plan+0xbe>
 80065f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80065f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80065f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065fc:	d102      	bne.n	8006604 <traj_plan+0xc4>
        return -1;
 80065fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006602:	e331      	b.n	8006c68 <traj_plan+0x728>
    }
    float vel_diff = t_vel - s_vel;
 8006604:	ed97 7a06 	vldr	s14, [r7, #24]
 8006608:	edd7 7a05 	vldr	s15, [r7, #20]
 800660c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006610:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    traj->distance = ABS(delta_pos);
 8006614:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8006618:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800661c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006620:	dd02      	ble.n	8006628 <traj_plan+0xe8>
 8006622:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8006626:	e003      	b.n	8006630 <traj_plan+0xf0>
 8006628:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800662c:	eef1 7a67 	vneg.f32	s15, s15
 8006630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006632:	edc3 7a08 	vstr	s15, [r3, #32]
    traj->dir_flg = delta_pos > 0 ? 1 : -1;
 8006636:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800663a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800663e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006642:	dd01      	ble.n	8006648 <traj_plan+0x108>
 8006644:	2201      	movs	r2, #1
 8006646:	e001      	b.n	800664c <traj_plan+0x10c>
 8006648:	f04f 32ff 	mov.w	r2, #4294967295
 800664c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664e:	645a      	str	r2, [r3, #68]	@ 0x44

    float max_acc_time = ABS(vel_diff) / max_accel;
 8006650:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006654:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800665c:	dd02      	ble.n	8006664 <traj_plan+0x124>
 800665e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006662:	e003      	b.n	800666c <traj_plan+0x12c>
 8006664:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006668:	eef1 7a67 	vneg.f32	s15, s15
 800666c:	edd7 6a03 	vldr	s13, [r7, #12]
 8006670:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006674:	ed87 7a0c 	vstr	s14, [r7, #48]	@ 0x30
    float max_dec_time = ABS(t_vel) / max_decel;
 8006678:	edd7 7a06 	vldr	s15, [r7, #24]
 800667c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006684:	dd02      	ble.n	800668c <traj_plan+0x14c>
 8006686:	edd7 7a06 	vldr	s15, [r7, #24]
 800668a:	e003      	b.n	8006694 <traj_plan+0x154>
 800668c:	edd7 7a06 	vldr	s15, [r7, #24]
 8006690:	eef1 7a67 	vneg.f32	s15, s15
 8006694:	edd7 6a02 	vldr	s13, [r7, #8]
 8006698:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800669c:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c

    float max_acc_distance = 0;
 80066a0:	f04f 0300 	mov.w	r3, #0
 80066a4:	647b      	str	r3, [r7, #68]	@ 0x44
    float max_dec_distance = 0;
 80066a6:	f04f 0300 	mov.w	r3, #0
 80066aa:	643b      	str	r3, [r7, #64]	@ 0x40
    float max_keep_distance = 0;
 80066ac:	f04f 0300 	mov.w	r3, #0
 80066b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    float more_time = time - (max_acc_time + max_dec_time);
 80066b2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80066b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80066ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066be:	ed97 7a04 	vldr	s14, [r7, #16]
 80066c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066c6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if(more_time < 0) {
 80066ca:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80066ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80066d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066d6:	d57b      	bpl.n	80067d0 <traj_plan+0x290>
        max_acc_distance = 0.5 * max_accel * SQ(time * max_acc_time/(max_acc_time + max_dec_time));
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f7f9 feed 	bl	80004b8 <__aeabi_f2d>
 80066de:	f04f 0200 	mov.w	r2, #0
 80066e2:	4bb9      	ldr	r3, [pc, #740]	@ (80069c8 <traj_plan+0x488>)
 80066e4:	f7f9 ff40 	bl	8000568 <__aeabi_dmul>
 80066e8:	4602      	mov	r2, r0
 80066ea:	460b      	mov	r3, r1
 80066ec:	4614      	mov	r4, r2
 80066ee:	461d      	mov	r5, r3
 80066f0:	ed97 7a04 	vldr	s14, [r7, #16]
 80066f4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80066f8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80066fc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006700:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006704:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800670c:	edd7 6a04 	vldr	s13, [r7, #16]
 8006710:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006714:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006718:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800671c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006720:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006724:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800672c:	ee17 0a90 	vmov	r0, s15
 8006730:	f7f9 fec2 	bl	80004b8 <__aeabi_f2d>
 8006734:	4602      	mov	r2, r0
 8006736:	460b      	mov	r3, r1
 8006738:	4620      	mov	r0, r4
 800673a:	4629      	mov	r1, r5
 800673c:	f7f9 ff14 	bl	8000568 <__aeabi_dmul>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4610      	mov	r0, r2
 8006746:	4619      	mov	r1, r3
 8006748:	f7fa f9a8 	bl	8000a9c <__aeabi_d2f>
 800674c:	4603      	mov	r3, r0
 800674e:	647b      	str	r3, [r7, #68]	@ 0x44
        max_dec_distance = 0.5 * max_decel * SQ(time * max_dec_time/(max_acc_time + max_dec_time));
 8006750:	68b8      	ldr	r0, [r7, #8]
 8006752:	f7f9 feb1 	bl	80004b8 <__aeabi_f2d>
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	4b9b      	ldr	r3, [pc, #620]	@ (80069c8 <traj_plan+0x488>)
 800675c:	f7f9 ff04 	bl	8000568 <__aeabi_dmul>
 8006760:	4602      	mov	r2, r0
 8006762:	460b      	mov	r3, r1
 8006764:	4614      	mov	r4, r2
 8006766:	461d      	mov	r5, r3
 8006768:	ed97 7a04 	vldr	s14, [r7, #16]
 800676c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006770:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006774:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006778:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800677c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006780:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006784:	edd7 6a04 	vldr	s13, [r7, #16]
 8006788:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800678c:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006790:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8006794:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006798:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800679c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80067a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a4:	ee17 0a90 	vmov	r0, s15
 80067a8:	f7f9 fe86 	bl	80004b8 <__aeabi_f2d>
 80067ac:	4602      	mov	r2, r0
 80067ae:	460b      	mov	r3, r1
 80067b0:	4620      	mov	r0, r4
 80067b2:	4629      	mov	r1, r5
 80067b4:	f7f9 fed8 	bl	8000568 <__aeabi_dmul>
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	4610      	mov	r0, r2
 80067be:	4619      	mov	r1, r3
 80067c0:	f7fa f96c 	bl	8000a9c <__aeabi_d2f>
 80067c4:	4603      	mov	r3, r0
 80067c6:	643b      	str	r3, [r7, #64]	@ 0x40
        max_keep_distance = 0;
 80067c8:	f04f 0300 	mov.w	r3, #0
 80067cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067ce:	e053      	b.n	8006878 <traj_plan+0x338>
    }
    else {
        max_acc_distance = 0.5 * max_accel * SQ(max_acc_time);
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f7f9 fe71 	bl	80004b8 <__aeabi_f2d>
 80067d6:	f04f 0200 	mov.w	r2, #0
 80067da:	4b7b      	ldr	r3, [pc, #492]	@ (80069c8 <traj_plan+0x488>)
 80067dc:	f7f9 fec4 	bl	8000568 <__aeabi_dmul>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4614      	mov	r4, r2
 80067e6:	461d      	mov	r5, r3
 80067e8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80067ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80067f0:	ee17 0a90 	vmov	r0, s15
 80067f4:	f7f9 fe60 	bl	80004b8 <__aeabi_f2d>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	4620      	mov	r0, r4
 80067fe:	4629      	mov	r1, r5
 8006800:	f7f9 feb2 	bl	8000568 <__aeabi_dmul>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	4610      	mov	r0, r2
 800680a:	4619      	mov	r1, r3
 800680c:	f7fa f946 	bl	8000a9c <__aeabi_d2f>
 8006810:	4603      	mov	r3, r0
 8006812:	647b      	str	r3, [r7, #68]	@ 0x44
        max_dec_distance = 0.5 * max_decel * SQ(max_dec_time);
 8006814:	68b8      	ldr	r0, [r7, #8]
 8006816:	f7f9 fe4f 	bl	80004b8 <__aeabi_f2d>
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	4b6a      	ldr	r3, [pc, #424]	@ (80069c8 <traj_plan+0x488>)
 8006820:	f7f9 fea2 	bl	8000568 <__aeabi_dmul>
 8006824:	4602      	mov	r2, r0
 8006826:	460b      	mov	r3, r1
 8006828:	4614      	mov	r4, r2
 800682a:	461d      	mov	r5, r3
 800682c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006830:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006834:	ee17 0a90 	vmov	r0, s15
 8006838:	f7f9 fe3e 	bl	80004b8 <__aeabi_f2d>
 800683c:	4602      	mov	r2, r0
 800683e:	460b      	mov	r3, r1
 8006840:	4620      	mov	r0, r4
 8006842:	4629      	mov	r1, r5
 8006844:	f7f9 fe90 	bl	8000568 <__aeabi_dmul>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	4610      	mov	r0, r2
 800684e:	4619      	mov	r1, r3
 8006850:	f7fa f924 	bl	8000a9c <__aeabi_d2f>
 8006854:	4603      	mov	r3, r0
 8006856:	643b      	str	r3, [r7, #64]	@ 0x40
        max_keep_distance = t_vel * (time - max_acc_time - max_dec_time);
 8006858:	ed97 7a04 	vldr	s14, [r7, #16]
 800685c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006860:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006864:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800686c:	ed97 7a06 	vldr	s14, [r7, #24]
 8006870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006874:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    if((max_acc_distance + max_dec_distance + max_keep_distance) < traj->distance) {
 8006878:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800687c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006880:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006884:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8006888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800688c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688e:	edd3 7a08 	vldr	s15, [r3, #32]
 8006892:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689a:	d502      	bpl.n	80068a2 <traj_plan+0x362>
        return -1;
 800689c:	f04f 33ff 	mov.w	r3, #4294967295
 80068a0:	e1e2      	b.n	8006c68 <traj_plan+0x728>
    }

    if(more_time < (max_acc_time + max_dec_time)) {
 80068a2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80068a6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80068aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068ae:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80068b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80068b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ba:	f140 8108 	bpl.w	8006ace <traj_plan+0x58e>
        traj->accel_time = time /2;
 80068be:	ed97 7a04 	vldr	s14, [r7, #16]
 80068c2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80068c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	edc3 7a02 	vstr	s15, [r3, #8]
        traj->decel_time = traj->accel_time;
 80068d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d6:	60da      	str	r2, [r3, #12]
        traj->cur_accel = 4.0 * (traj->distance - 0.75 * s_vel * time) / SQ(time);
 80068d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068da:	6a1b      	ldr	r3, [r3, #32]
 80068dc:	4618      	mov	r0, r3
 80068de:	f7f9 fdeb 	bl	80004b8 <__aeabi_f2d>
 80068e2:	4604      	mov	r4, r0
 80068e4:	460d      	mov	r5, r1
 80068e6:	6978      	ldr	r0, [r7, #20]
 80068e8:	f7f9 fde6 	bl	80004b8 <__aeabi_f2d>
 80068ec:	f04f 0200 	mov.w	r2, #0
 80068f0:	4b36      	ldr	r3, [pc, #216]	@ (80069cc <traj_plan+0x48c>)
 80068f2:	f7f9 fe39 	bl	8000568 <__aeabi_dmul>
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4690      	mov	r8, r2
 80068fc:	4699      	mov	r9, r3
 80068fe:	6938      	ldr	r0, [r7, #16]
 8006900:	f7f9 fdda 	bl	80004b8 <__aeabi_f2d>
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	4640      	mov	r0, r8
 800690a:	4649      	mov	r1, r9
 800690c:	f7f9 fe2c 	bl	8000568 <__aeabi_dmul>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	4620      	mov	r0, r4
 8006916:	4629      	mov	r1, r5
 8006918:	f7f9 fc6e 	bl	80001f8 <__aeabi_dsub>
 800691c:	4602      	mov	r2, r0
 800691e:	460b      	mov	r3, r1
 8006920:	4610      	mov	r0, r2
 8006922:	4619      	mov	r1, r3
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	4b29      	ldr	r3, [pc, #164]	@ (80069d0 <traj_plan+0x490>)
 800692a:	f7f9 fe1d 	bl	8000568 <__aeabi_dmul>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	4614      	mov	r4, r2
 8006934:	461d      	mov	r5, r3
 8006936:	edd7 7a04 	vldr	s15, [r7, #16]
 800693a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800693e:	ee17 0a90 	vmov	r0, s15
 8006942:	f7f9 fdb9 	bl	80004b8 <__aeabi_f2d>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	4620      	mov	r0, r4
 800694c:	4629      	mov	r1, r5
 800694e:	f7f9 ff35 	bl	80007bc <__aeabi_ddiv>
 8006952:	4602      	mov	r2, r0
 8006954:	460b      	mov	r3, r1
 8006956:	4610      	mov	r0, r2
 8006958:	4619      	mov	r1, r3
 800695a:	f7fa f89f 	bl	8000a9c <__aeabi_d2f>
 800695e:	4602      	mov	r2, r0
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	601a      	str	r2, [r3, #0]
        traj->peak_vel = s_vel + traj->cur_accel * traj->accel_time;
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	ed93 7a00 	vldr	s14, [r3]
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	edd3 7a02 	vldr	s15, [r3, #8]
 8006970:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006974:	edd7 7a05 	vldr	s15, [r7, #20]
 8006978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800697c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

        traj->cur_decel = traj->peak_vel / traj->decel_time;
 8006982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006984:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	ed93 7a03 	vldr	s14, [r3, #12]
 800698e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	edc3 7a01 	vstr	s15, [r3, #4]
        if(traj->cur_accel > max_accel || traj->cur_decel > max_decel) {
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	edd3 7a00 	vldr	s15, [r3]
 800699e:	ed97 7a03 	vldr	s14, [r7, #12]
 80069a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80069a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069aa:	d409      	bmi.n	80069c0 <traj_plan+0x480>
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80069b2:	ed97 7a02 	vldr	s14, [r7, #8]
 80069b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80069ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069be:	d50d      	bpl.n	80069dc <traj_plan+0x49c>
            return -1;
 80069c0:	f04f 33ff 	mov.w	r3, #4294967295
 80069c4:	e150      	b.n	8006c68 <traj_plan+0x728>
 80069c6:	bf00      	nop
 80069c8:	3fe00000 	.word	0x3fe00000
 80069cc:	3fe80000 	.word	0x3fe80000
 80069d0:	40100000 	.word	0x40100000
 80069d4:	9999999a 	.word	0x9999999a
 80069d8:	3fb99999 	.word	0x3fb99999
        }

        traj->keep_distance = 0;
 80069dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069de:	f04f 0200 	mov.w	r2, #0
 80069e2:	629a      	str	r2, [r3, #40]	@ 0x28
        traj->keep_time = 0;
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	63da      	str	r2, [r3, #60]	@ 0x3c

        traj->acc_distance = 0.5 * traj->cur_accel * SQ(traj->accel_time);
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7f9 fd61 	bl	80004b8 <__aeabi_f2d>
 80069f6:	f04f 0200 	mov.w	r2, #0
 80069fa:	4b9e      	ldr	r3, [pc, #632]	@ (8006c74 <traj_plan+0x734>)
 80069fc:	f7f9 fdb4 	bl	8000568 <__aeabi_dmul>
 8006a00:	4602      	mov	r2, r0
 8006a02:	460b      	mov	r3, r1
 8006a04:	4614      	mov	r4, r2
 8006a06:	461d      	mov	r5, r3
 8006a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0a:	ed93 7a02 	vldr	s14, [r3, #8]
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a10:	edd3 7a02 	vldr	s15, [r3, #8]
 8006a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a18:	ee17 0a90 	vmov	r0, s15
 8006a1c:	f7f9 fd4c 	bl	80004b8 <__aeabi_f2d>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	4620      	mov	r0, r4
 8006a26:	4629      	mov	r1, r5
 8006a28:	f7f9 fd9e 	bl	8000568 <__aeabi_dmul>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4610      	mov	r0, r2
 8006a32:	4619      	mov	r1, r3
 8006a34:	f7fa f832 	bl	8000a9c <__aeabi_d2f>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3c:	625a      	str	r2, [r3, #36]	@ 0x24
        traj->dec_distance = 0.5 * traj->cur_decel * SQ(traj->decel_time);
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7f9 fd38 	bl	80004b8 <__aeabi_f2d>
 8006a48:	f04f 0200 	mov.w	r2, #0
 8006a4c:	4b89      	ldr	r3, [pc, #548]	@ (8006c74 <traj_plan+0x734>)
 8006a4e:	f7f9 fd8b 	bl	8000568 <__aeabi_dmul>
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	4614      	mov	r4, r2
 8006a58:	461d      	mov	r5, r3
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a6a:	ee17 0a90 	vmov	r0, s15
 8006a6e:	f7f9 fd23 	bl	80004b8 <__aeabi_f2d>
 8006a72:	4602      	mov	r2, r0
 8006a74:	460b      	mov	r3, r1
 8006a76:	4620      	mov	r0, r4
 8006a78:	4629      	mov	r1, r5
 8006a7a:	f7f9 fd75 	bl	8000568 <__aeabi_dmul>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	460b      	mov	r3, r1
 8006a82:	4610      	mov	r0, r2
 8006a84:	4619      	mov	r1, r3
 8006a86:	f7fa f809 	bl	8000a9c <__aeabi_d2f>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8e:	62da      	str	r2, [r3, #44]	@ 0x2c


        traj->cur_accel = traj->cur_accel * traj->dir_flg;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	ed93 7a00 	vldr	s14, [r3]
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a9a:	ee07 3a90 	vmov	s15, r3
 8006a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = -traj->cur_decel * traj->dir_flg;
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	edd3 7a01 	vldr	s15, [r3, #4]
 8006ab2:	eeb1 7a67 	vneg.f32	s14, s15
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac8:	edc3 7a01 	vstr	s15, [r3, #4]
 8006acc:	e0bb      	b.n	8006c46 <traj_plan+0x706>
    }

    else {
        traj->keep_time = time / 3;
 8006ace:	ed97 7a04 	vldr	s14, [r7, #16]
 8006ad2:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8006ad6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
        traj->accel_time = traj->keep_time;
 8006ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	609a      	str	r2, [r3, #8]
        traj->decel_time = traj->keep_time;
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	60da      	str	r2, [r3, #12]

        traj->peak_vel = 3 * traj->distance / (2 * time);
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	edd3 7a08 	vldr	s15, [r3, #32]
 8006af6:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8006afa:	ee67 6a87 	vmul.f32	s13, s15, s14
 8006afe:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b02:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
        traj->cur_accel = traj->peak_vel / traj->accel_time;
 8006b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b12:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	ed93 7a02 	vldr	s14, [r3, #8]
 8006b1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = traj->peak_vel / traj->decel_time;
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2e:	ed93 7a03 	vldr	s14, [r3, #12]
 8006b32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b38:	edc3 7a01 	vstr	s15, [r3, #4]

        traj->keep_distance = traj->peak_vel * traj->keep_time;
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8006b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        traj->acc_distance = 0.5 * traj->cur_accel * SQ(traj->accel_time);
 8006b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4618      	mov	r0, r3
 8006b58:	f7f9 fcae 	bl	80004b8 <__aeabi_f2d>
 8006b5c:	f04f 0200 	mov.w	r2, #0
 8006b60:	4b44      	ldr	r3, [pc, #272]	@ (8006c74 <traj_plan+0x734>)
 8006b62:	f7f9 fd01 	bl	8000568 <__aeabi_dmul>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	4614      	mov	r4, r2
 8006b6c:	461d      	mov	r5, r3
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b70:	ed93 7a02 	vldr	s14, [r3, #8]
 8006b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b76:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7e:	ee17 0a90 	vmov	r0, s15
 8006b82:	f7f9 fc99 	bl	80004b8 <__aeabi_f2d>
 8006b86:	4602      	mov	r2, r0
 8006b88:	460b      	mov	r3, r1
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	f7f9 fceb 	bl	8000568 <__aeabi_dmul>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4610      	mov	r0, r2
 8006b98:	4619      	mov	r1, r3
 8006b9a:	f7f9 ff7f 	bl	8000a9c <__aeabi_d2f>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba2:	625a      	str	r2, [r3, #36]	@ 0x24
        traj->dec_distance = 0.5 * traj->cur_decel * SQ(traj->decel_time);
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7f9 fc85 	bl	80004b8 <__aeabi_f2d>
 8006bae:	f04f 0200 	mov.w	r2, #0
 8006bb2:	4b30      	ldr	r3, [pc, #192]	@ (8006c74 <traj_plan+0x734>)
 8006bb4:	f7f9 fcd8 	bl	8000568 <__aeabi_dmul>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	460b      	mov	r3, r1
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	461d      	mov	r5, r3
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc2:	ed93 7a03 	vldr	s14, [r3, #12]
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8006bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bd0:	ee17 0a90 	vmov	r0, s15
 8006bd4:	f7f9 fc70 	bl	80004b8 <__aeabi_f2d>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	f7f9 fcc2 	bl	8000568 <__aeabi_dmul>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	4610      	mov	r0, r2
 8006bea:	4619      	mov	r1, r3
 8006bec:	f7f9 ff56 	bl	8000a9c <__aeabi_d2f>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

        traj->cur_accel = traj->peak_vel / traj->accel_time * traj->dir_flg;
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8006c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0a:	ee07 3a90 	vmov	s15, r3
 8006c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c18:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = -traj->peak_vel / traj->decel_time * traj->dir_flg;
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006c22:	eef1 6a67 	vneg.f32	s13, s15
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	edd3 7a03 	vldr	s15, [r3, #12]
 8006c2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c34:	ee07 3a90 	vmov	s15, r3
 8006c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	edc3 7a01 	vstr	s15, [r3, #4]

    }

    traj->input_pos = t_pos;
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	6a3a      	ldr	r2, [r7, #32]
 8006c4a:	611a      	str	r2, [r3, #16]
    traj->vel_set = s_vel;
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	615a      	str	r2, [r3, #20]
    traj->stop_flg = false;
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    traj->vel_set_point = s_vel;
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	619a      	str	r2, [r3, #24]
    traj->pos_set_point = s_pos;
 8006c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	61da      	str	r2, [r3, #28]


    return 0;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3748      	adds	r7, #72	@ 0x48
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006c72:	bf00      	nop
 8006c74:	3fe00000 	.word	0x3fe00000

08006c78 <traj_eval>:

void traj_eval(struct TRAJ_s* traj,struct ENCODER_s* encoder,struct CONTROLLER_s* controller,struct USR_CONFIG_s *usr_config)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b08b      	sub	sp, #44	@ 0x2c
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
 8006c84:	603b      	str	r3, [r7, #0]
    float deltal_pos = traj->input_pos - encoder->pos;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	ed93 7a04 	vldr	s14, [r3, #16]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8006c92:	edd3 7a00 	vldr	s15, [r3]
 8006c96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c9a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if(traj->stop_flg) {
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d057      	beq.n	8006d58 <traj_eval+0xe0>
        float target_pos_deltal = traj->input_pos - traj->pos_set_point;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	ed93 7a04 	vldr	s14, [r3, #16]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cb8:	edc7 7a08 	vstr	s15, [r7, #32]
        float deltal_vel = traj->vel_set - traj->vel_set_point;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	ed93 7a05 	vldr	s14, [r3, #20]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	edd3 7a06 	vldr	s15, [r3, #24]
 8006cc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ccc:	edc7 7a07 	vstr	s15, [r7, #28]
        float max_accel = controller->input_pos_filter_kp * target_pos_deltal + controller->input_pos_filter_ki * deltal_vel;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8006cd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8006cda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8006ce4:	edd7 7a07 	vldr	s15, [r7, #28]
 8006ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006cf0:	edc7 7a06 	vstr	s15, [r7, #24]
        traj->vel_set_point += LOW_TASK_TIME_DIFF * max_accel;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	ed93 7a06 	vldr	s14, [r3, #24]
 8006cfa:	edd7 7a06 	vldr	s15, [r7, #24]
 8006cfe:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006efc <traj_eval+0x284>
 8006d02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	edc3 7a06 	vstr	s15, [r3, #24]
        traj->pos_set_point += LOW_TASK_TIME_DIFF * traj->vel_set_point;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	ed93 7a07 	vldr	s14, [r3, #28]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	edd3 7a06 	vldr	s15, [r3, #24]
 8006d1c:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8006efc <traj_eval+0x284>
 8006d20:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	edc3 7a07 	vstr	s15, [r3, #28]
        float pos_err = traj->pos_set_point - controller->pos_meas;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	ed93 7a07 	vldr	s14, [r3, #28]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006d3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d3e:	edc7 7a05 	vstr	s15, [r7, #20]
        controller->vel_des = usr_config->pos_gain * pos_err;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8006d48:	edd7 7a05 	vldr	s15, [r7, #20]
 8006d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
            traj->vel_set = 0;
            traj->pos_set_point = encoder->pos;
            traj->vel_set_point = encoder->vel;
        }  
    }
}
 8006d56:	e0ca      	b.n	8006eee <traj_eval+0x276>
    else if((deltal_pos * traj->dir_flg) > traj->dec_distance + traj->keep_distance) {
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5c:	ee07 3a90 	vmov	s15, r3
 8006d60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006d64:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8006d78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d84:	dd3b      	ble.n	8006dfe <traj_eval+0x186>
        if(ABS(traj->vel_set) < traj->peak_vel) {
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	edd3 7a05 	vldr	s15, [r3, #20]
 8006d8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d94:	dd03      	ble.n	8006d9e <traj_eval+0x126>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	edd3 7a05 	vldr	s15, [r3, #20]
 8006d9c:	e004      	b.n	8006da8 <traj_eval+0x130>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	edd3 7a05 	vldr	s15, [r3, #20]
 8006da4:	eef1 7a67 	vneg.f32	s15, s15
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006dae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006db6:	d50f      	bpl.n	8006dd8 <traj_eval+0x160>
            traj->vel_set += traj->cur_accel * LOW_TASK_TIME_DIFF;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	ed93 7a05 	vldr	s14, [r3, #20]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	edd3 7a00 	vldr	s15, [r3]
 8006dc4:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8006efc <traj_eval+0x284>
 8006dc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	edc3 7a05 	vstr	s15, [r3, #20]
 8006dd6:	e00d      	b.n	8006df4 <traj_eval+0x17c>
            traj->vel_set = traj->peak_vel * traj->dir_flg;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	695a      	ldr	r2, [r3, #20]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006dfc:	e077      	b.n	8006eee <traj_eval+0x276>
    else if((deltal_pos * traj->dir_flg) > traj->dec_distance) {
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e02:	ee07 3a90 	vmov	s15, r3
 8006e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006e0a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006e0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e20:	dd12      	ble.n	8006e48 <traj_eval+0x1d0>
        traj->vel_set = traj->peak_vel * traj->dir_flg;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2c:	ee07 3a90 	vmov	s15, r3
 8006e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	695a      	ldr	r2, [r3, #20]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006e46:	e052      	b.n	8006eee <traj_eval+0x276>
        traj->vel_set += traj->cur_decel * LOW_TASK_TIME_DIFF;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	ed93 7a05 	vldr	s14, [r3, #20]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	edd3 7a01 	vldr	s15, [r3, #4]
 8006e54:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8006efc <traj_eval+0x284>
 8006e58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	695a      	ldr	r2, [r3, #20]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	641a      	str	r2, [r3, #64]	@ 0x40
        if(ABS(traj->vel_set) < usr_config->target_velcity_window || (deltal_pos * traj->dir_flg) < usr_config->target_position_window) {
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	edd3 7a05 	vldr	s15, [r3, #20]
 8006e74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e7c:	dd03      	ble.n	8006e86 <traj_eval+0x20e>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	edd3 7a05 	vldr	s15, [r3, #20]
 8006e84:	e004      	b.n	8006e90 <traj_eval+0x218>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	edd3 7a05 	vldr	s15, [r3, #20]
 8006e8c:	eef1 7a67 	vneg.f32	s15, s15
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8006e96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9e:	d412      	bmi.n	8006ec6 <traj_eval+0x24e>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea4:	ee07 3a90 	vmov	s15, r3
 8006ea8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006eac:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006eb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8006eba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec2:	d400      	bmi.n	8006ec6 <traj_eval+0x24e>
}
 8006ec4:	e013      	b.n	8006eee <traj_eval+0x276>
            traj->stop_flg = true;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            traj->vel_set = 0;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	615a      	str	r2, [r3, #20]
            traj->pos_set_point = encoder->pos;
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	61da      	str	r2, [r3, #28]
            traj->vel_set_point = encoder->vel;
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	619a      	str	r2, [r3, #24]
}
 8006eee:	bf00      	nop
 8006ef0:	372c      	adds	r7, #44	@ 0x2c
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	3a83126f 	.word	0x3a83126f

08006f00 <usr_config_set_default_config>:
#include "usr_config.h"

void usr_config_set_default_config(struct USR_CONFIG_s *usr_config)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
    usr_config->cailb_current = 1.0f;           //
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006f0e:	629a      	str	r2, [r3, #40]	@ 0x28
    usr_config->calib_voltage = 2.4f;           //
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a57      	ldr	r2, [pc, #348]	@ (8007070 <usr_config_set_default_config+0x170>)
 8006f14:	62da      	str	r2, [r3, #44]	@ 0x2c
    usr_config->calib_valid = false;                //
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    usr_config->zero_calib_valid = false;                //
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    usr_config->encoder_gr = 1.0f;              //
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006f2c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    usr_config->encoder_cnt_limit = 524288;    //
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006f36:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

    usr_config->invert_motor_dir = 1;           //
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	601a      	str	r2, [r3, #0]
    usr_config->inertia = 0.0f;                 //
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	605a      	str	r2, [r3, #4]
    usr_config->torque_constant = 0.0601f;         // // 0.057  0.0601
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8007074 <usr_config_set_default_config+0x174>)
 8006f4c:	609a      	str	r2, [r3, #8]
    usr_config->motor_pole_pairs = 5;           // // 4  5
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a49      	ldr	r2, [pc, #292]	@ (8007078 <usr_config_set_default_config+0x178>)
 8006f52:	60da      	str	r2, [r3, #12]
    usr_config->motor_psi_f = 0.01f;                //
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a49      	ldr	r2, [pc, #292]	@ (800707c <usr_config_set_default_config+0x17c>)
 8006f58:	619a      	str	r2, [r3, #24]
    usr_config->motor_phase_resistance = 0.43f;     // // 0.8  0.43
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a48      	ldr	r2, [pc, #288]	@ (8007080 <usr_config_set_default_config+0x180>)
 8006f5e:	611a      	str	r2, [r3, #16]
    usr_config->motor_phase_inductance = 0.000115f;     //// 0.00065  0.000115
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a48      	ldr	r2, [pc, #288]	@ (8007084 <usr_config_set_default_config+0x184>)
 8006f64:	615a      	str	r2, [r3, #20]

    usr_config->current_limit = 5.0f;           //
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a43      	ldr	r2, [pc, #268]	@ (8007078 <usr_config_set_default_config+0x178>)
 8006f6a:	61da      	str	r2, [r3, #28]
    usr_config->velocity_limit = 50.0f;          //
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a46      	ldr	r2, [pc, #280]	@ (8007088 <usr_config_set_default_config+0x188>)
 8006f70:	621a      	str	r2, [r3, #32]
    usr_config->position_limit = 12.5f;         //
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a45      	ldr	r2, [pc, #276]	@ (800708c <usr_config_set_default_config+0x18c>)
 8006f76:	625a      	str	r2, [r3, #36]	@ 0x24

    usr_config->control_mode = CONTROL_MODE_VELOCITY_RAMP;               //
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	631a      	str	r2, [r3, #48]	@ 0x30
    usr_config->pos_gain = 10.0f;                //  //        5.0f
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a43      	ldr	r2, [pc, #268]	@ (8007090 <usr_config_set_default_config+0x190>)
 8006f82:	635a      	str	r2, [r3, #52]	@ 0x34
    usr_config->vel_gain = 0.05f;                // //        0.05f
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a43      	ldr	r2, [pc, #268]	@ (8007094 <usr_config_set_default_config+0x194>)
 8006f88:	639a      	str	r2, [r3, #56]	@ 0x38
    usr_config->vel_integrator_gain = 0.5f;     // //        0.5f
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8006f90:	63da      	str	r2, [r3, #60]	@ 0x3c
    usr_config->current_ctrl_bw = 100.0f;            //   
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a40      	ldr	r2, [pc, #256]	@ (8007098 <usr_config_set_default_config+0x198>)
 8006f96:	641a      	str	r2, [r3, #64]	@ 0x40
    usr_config->sync_target_enable = 0  ;         //
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    usr_config->encoder_offset = 0;            //
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    usr_config->encoder_ele_offest = 0.0f;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f04f 0200 	mov.w	r2, #0
 8006fac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    usr_config->target_velcity_window = 0.5f;   //
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8006fb6:	649a      	str	r2, [r3, #72]	@ 0x48
    usr_config->target_position_window = 0.1f;  //
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a38      	ldr	r2, [pc, #224]	@ (800709c <usr_config_set_default_config+0x19c>)
 8006fbc:	64da      	str	r2, [r3, #76]	@ 0x4c
    usr_config->torque_ramp_rate = 10.0f;       //
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a33      	ldr	r2, [pc, #204]	@ (8007090 <usr_config_set_default_config+0x190>)
 8006fc2:	651a      	str	r2, [r3, #80]	@ 0x50
    usr_config->velocity_ramp_rate = 100.0f;    //
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a34      	ldr	r2, [pc, #208]	@ (8007098 <usr_config_set_default_config+0x198>)
 8006fc8:	655a      	str	r2, [r3, #84]	@ 0x54
    usr_config->position_filter_bw = 200.0f;        //
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a34      	ldr	r2, [pc, #208]	@ (80070a0 <usr_config_set_default_config+0x1a0>)
 8006fce:	659a      	str	r2, [r3, #88]	@ 0x58
    
    usr_config->profile_velocity = 50/usr_config->encoder_gr;     //
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 8006fd6:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80070a4 <usr_config_set_default_config+0x1a4>
 8006fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    usr_config->profile_accel = 200/usr_config->encoder_gr;        //
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 8006fea:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80070a8 <usr_config_set_default_config+0x1a8>
 8006fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    usr_config->profile_decel = 200/usr_config->encoder_gr;        //
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 8006ffe:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80070a8 <usr_config_set_default_config+0x1a8>
 8007002:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

    usr_config->protect_under_voltage = 18;      //
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a27      	ldr	r2, [pc, #156]	@ (80070ac <usr_config_set_default_config+0x1ac>)
 8007010:	669a      	str	r2, [r3, #104]	@ 0x68
    usr_config->protect_over_voltage = 27;       //
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a26      	ldr	r2, [pc, #152]	@ (80070b0 <usr_config_set_default_config+0x1b0>)
 8007016:	66da      	str	r2, [r3, #108]	@ 0x6c
    usr_config->protect_over_current = 8.4;       //
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a26      	ldr	r2, [pc, #152]	@ (80070b4 <usr_config_set_default_config+0x1b4>)
 800701c:	671a      	str	r2, [r3, #112]	@ 0x70
    usr_config->protect_i_bus_max = 1.0;          //
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007024:	675a      	str	r2, [r3, #116]	@ 0x74
    usr_config->protect_i_leak_max = 1.0;         //
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800702c:	679a      	str	r2, [r3, #120]	@ 0x78

    usr_config->protect_temp_mcu_high = 65.0f;      //MCU
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a21      	ldr	r2, [pc, #132]	@ (80070b8 <usr_config_set_default_config+0x1b8>)
 8007032:	67da      	str	r2, [r3, #124]	@ 0x7c
    usr_config->protect_temp_mcu_low = 0.0f;       //MCU
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    usr_config->protect_temp_ntcdrive_high = 105.0f;    //
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a1e      	ldr	r2, [pc, #120]	@ (80070bc <usr_config_set_default_config+0x1bc>)
 8007042:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    usr_config->protect_temp_ntcdrive_low = 0.0f;     //
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    usr_config->protect_temp_ntcmotor_high = 85.0f;      //
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a1b      	ldr	r2, [pc, #108]	@ (80070c0 <usr_config_set_default_config+0x1c0>)
 8007054:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    usr_config->protect_temp_ntcmotor_low = 0.0f;       //
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f04f 0200 	mov.w	r2, #0
 800705e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8007062:	bf00      	nop
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	4019999a 	.word	0x4019999a
 8007074:	3d762b6b 	.word	0x3d762b6b
 8007078:	40a00000 	.word	0x40a00000
 800707c:	3c23d70a 	.word	0x3c23d70a
 8007080:	3edc28f6 	.word	0x3edc28f6
 8007084:	38f12c28 	.word	0x38f12c28
 8007088:	42480000 	.word	0x42480000
 800708c:	41480000 	.word	0x41480000
 8007090:	41200000 	.word	0x41200000
 8007094:	3d4ccccd 	.word	0x3d4ccccd
 8007098:	42c80000 	.word	0x42c80000
 800709c:	3dcccccd 	.word	0x3dcccccd
 80070a0:	43480000 	.word	0x43480000
 80070a4:	42480000 	.word	0x42480000
 80070a8:	43480000 	.word	0x43480000
 80070ac:	41900000 	.word	0x41900000
 80070b0:	41d80000 	.word	0x41d80000
 80070b4:	41066666 	.word	0x41066666
 80070b8:	42820000 	.word	0x42820000
 80070bc:	42d20000 	.word	0x42d20000
 80070c0:	42aa0000 	.word	0x42aa0000

080070c4 <usr_config_read_config>:
{
    return 0;
}

int usr_config_read_config(struct USR_CONFIG_s *usr_config)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
    return 0;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <usr_config_write_config>:

int usr_config_write_config(struct USR_CONFIG_s *usr_config)
{
 80070da:	b480      	push	{r7}
 80070dc:	b083      	sub	sp, #12
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
    return 0;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <usr_config_set_control_mode>:

int usr_config_set_control_mode(struct USR_CONFIG_s *usr_config , uint8_t mode)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	460b      	mov	r3, r1
 80070fa:	70fb      	strb	r3, [r7, #3]
    usr_config->control_mode = mode;
 80070fc:	78fa      	ldrb	r2, [r7, #3]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	631a      	str	r2, [r3, #48]	@ 0x30
    return 0;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <zero_cailbration_start>:
#include "zero_cailbration.h"


void zero_cailbration_start(struct ZERO_CAILBRATION_s *zero_cail,struct USR_CONFIG_s *usr_config)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
    zero_cail->current_limit_count = 0;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	801a      	strh	r2, [r3, #0]
    usr_config->control_mode = CONTROL_MODE_VELOCITY_RAMP;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	2201      	movs	r2, #1
 8007124:	631a      	str	r2, [r3, #48]	@ 0x30
    usr_config->zero_calib_valid = false;   
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	2200      	movs	r2, #0
 800712a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
}
 800712e:	bf00      	nop
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <zero_cailbration_loop>:

void zero_cailbration_loop(struct MOTOR_s *motor)
{
 800713c:	b590      	push	{r4, r7, lr}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
    motor->controller.input_velocity_buffer = 3;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f603 23bc 	addw	r3, r3, #2748	@ 0xabc
 800714a:	4a5a      	ldr	r2, [pc, #360]	@ (80072b4 <zero_cailbration_loop+0x178>)
 800714c:	601a      	str	r2, [r3, #0]
    motor->zero_cailbration.cail_time_count++;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8b3 3a9a 	ldrh.w	r3, [r3, #2714]	@ 0xa9a
 8007154:	3301      	adds	r3, #1
 8007156:	b29a      	uxth	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8a3 2a9a 	strh.w	r2, [r3, #2714]	@ 0xa9a
    if((motor->zero_cailbration.cail_time_count * motor->encoder.time_diff) > 3) {
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8b3 3a9a 	ldrh.w	r3, [r3, #2714]	@ 0xa9a
 8007164:	ee07 3a90 	vmov	s15, r3
 8007168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f603 7348 	addw	r3, r3, #3912	@ 0xf48
 8007172:	edd3 7a00 	vldr	s15, [r3]
 8007176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800717a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800717e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007186:	dd09      	ble.n	800719c <zero_cailbration_loop+0x60>
        motor->task.statusword_new.errors.zero_cailbration = true;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800718e:	461a      	mov	r2, r3
 8007190:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8007194:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007198:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
    }

    if(motor->foc.i_sq > 2.0f && ABS(0 - motor->encoder.vel) < motor->usrconfig.target_velcity_window) {
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071a2:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80071a6:	edd3 7a00 	vldr	s15, [r3]
 80071aa:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80071ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071b6:	dd5c      	ble.n	8007272 <zero_cailbration_loop+0x136>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80071be:	edd3 7a00 	vldr	s15, [r3]
 80071c2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80072b8 <zero_cailbration_loop+0x17c>
 80071c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80071ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071d2:	dd09      	ble.n	80071e8 <zero_cailbration_loop+0xac>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80071da:	edd3 7a00 	vldr	s15, [r3]
 80071de:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80072b8 <zero_cailbration_loop+0x17c>
 80071e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071e6:	e00a      	b.n	80071fe <zero_cailbration_loop+0xc2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80071ee:	edd3 7a00 	vldr	s15, [r3]
 80071f2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80072b8 <zero_cailbration_loop+0x17c>
 80071f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071fa:	eef1 7a67 	vneg.f32	s15, s15
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007204:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8007208:	ed93 7a00 	vldr	s14, [r3]
 800720c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007214:	d52d      	bpl.n	8007272 <zero_cailbration_loop+0x136>
        motor->zero_cailbration.current_limit_count++;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 800721c:	3301      	adds	r3, #1
 800721e:	b29a      	uxth	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8a3 2a98 	strh.w	r2, [r3, #2712]	@ 0xa98
        if(motor->zero_cailbration.current_limit_count > 50) {
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 800722c:	2b32      	cmp	r3, #50	@ 0x32
 800722e:	d92d      	bls.n	800728c <zero_cailbration_loop+0x150>
            motor->usrconfig.zero_calib_valid = true;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007236:	461a      	mov	r2, r3
 8007238:	2301      	movs	r3, #1
 800723a:	f8c2 368c 	str.w	r3, [r2, #1676]	@ 0x68c
            motor->task.statecmd = IDLE;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007244:	2201      	movs	r2, #1
 8007246:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007250:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800725a:	330c      	adds	r3, #12
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8007262:	3110      	adds	r1, #16
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 800726a:	3208      	adds	r2, #8
 800726c:	4618      	mov	r0, r3
 800726e:	47a0      	blx	r4
        if(motor->zero_cailbration.current_limit_count > 50) {
 8007270:	e00c      	b.n	800728c <zero_cailbration_loop+0x150>
        }
    }
    else if(motor->zero_cailbration.current_limit_count > 0){
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 8007278:	2b00      	cmp	r3, #0
 800727a:	d007      	beq.n	800728c <zero_cailbration_loop+0x150>
        motor->zero_cailbration.current_limit_count--;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 8007282:	3b01      	subs	r3, #1
 8007284:	b29a      	uxth	r2, r3
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f8a3 2a98 	strh.w	r2, [r3, #2712]	@ 0xa98
    }

    motor->controller.sync_callback(&motor->controller,&motor->usrconfig,&motor->task);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 4b00 	ldr.w	r4, [r3, #2816]	@ 0xb00
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800729e:	3308      	adds	r3, #8
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	f502 52aa 	add.w	r2, r2, #5440	@ 0x1540
 80072a6:	320c      	adds	r2, #12
 80072a8:	4619      	mov	r1, r3
 80072aa:	47a0      	blx	r4
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd90      	pop	{r4, r7, pc}
 80072b4:	40400000 	.word	0x40400000
 80072b8:	00000000 	.word	0x00000000

080072bc <zero_cailbration_stop>:

void zero_cailbration_stop(struct ZERO_CAILBRATION_s *zero_cail,struct CONTROLLER_s *controller,struct USR_CONFIG_s *usr_config,struct ENCODER_s* encoder)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	607a      	str	r2, [r7, #4]
 80072c8:	603b      	str	r3, [r7, #0]
    controller->input_velocity_buffer = 0;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	615a      	str	r2, [r3, #20]
    if(usr_config->zero_calib_valid) {
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d009      	beq.n	80072f0 <zero_cailbration_stop+0x34>
        encoder->shadow_count = 1 * ENCODER_CPR;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 80072e2:	4619      	mov	r1, r3
 80072e4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80072e8:	f04f 0300 	mov.w	r3, #0
 80072ec:	e941 2302 	strd	r2, r3, [r1, #-8]
    }
}
 80072f0:	bf00      	nop
 80072f2:	3714      	adds	r7, #20
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr
 80072fc:	0000      	movs	r0, r0
	...

08007300 <bsp_read_iphase_a>:
#include "bsp_adc.h"


float bsp_read_iphase_a(struct ADC_SENSOR_s *adc_sensor)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_a->Instance->JDR1 - adc_sensor->phase_a_adc_offest;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	68d2      	ldr	r2, [r2, #12]
 8007316:	1a9b      	subs	r3, r3, r2
 8007318:	60fb      	str	r3, [r7, #12]
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	ee07 3a90 	vmov	s15, r3
 8007320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007324:	ee17 0a90 	vmov	r0, s15
 8007328:	f7f9 f8c6 	bl	80004b8 <__aeabi_f2d>
 800732c:	a30a      	add	r3, pc, #40	@ (adr r3, 8007358 <bsp_read_iphase_a+0x58>)
 800732e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007332:	f7f9 f919 	bl	8000568 <__aeabi_dmul>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	4610      	mov	r0, r2
 800733c:	4619      	mov	r1, r3
 800733e:	f7f9 fbad 	bl	8000a9c <__aeabi_d2f>
 8007342:	4603      	mov	r3, r0
 8007344:	ee07 3a90 	vmov	s15, r3
}
 8007348:	eeb0 0a67 	vmov.f32	s0, s15
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	f3af 8000 	nop.w
 8007358:	175d75d9 	.word	0x175d75d9
 800735c:	3f94a14a 	.word	0x3f94a14a

08007360 <bsp_read_iphase_b>:

float bsp_read_iphase_b(struct ADC_SENSOR_s *adc_sensor)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_b->Instance->JDR2 - adc_sensor->phase_b_adc_offset;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	6912      	ldr	r2, [r2, #16]
 8007376:	1a9b      	subs	r3, r3, r2
 8007378:	60fb      	str	r3, [r7, #12]
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	ee07 3a90 	vmov	s15, r3
 8007380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007384:	ee17 0a90 	vmov	r0, s15
 8007388:	f7f9 f896 	bl	80004b8 <__aeabi_f2d>
 800738c:	a30a      	add	r3, pc, #40	@ (adr r3, 80073b8 <bsp_read_iphase_b+0x58>)
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	f7f9 f8e9 	bl	8000568 <__aeabi_dmul>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4610      	mov	r0, r2
 800739c:	4619      	mov	r1, r3
 800739e:	f7f9 fb7d 	bl	8000a9c <__aeabi_d2f>
 80073a2:	4603      	mov	r3, r0
 80073a4:	ee07 3a90 	vmov	s15, r3
}
 80073a8:	eeb0 0a67 	vmov.f32	s0, s15
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	f3af 8000 	nop.w
 80073b8:	175d75d9 	.word	0x175d75d9
 80073bc:	3f94a14a 	.word	0x3f94a14a

080073c0 <bsp_read_iphase_c>:

float bsp_read_iphase_c(struct ADC_SENSOR_s *adc_sensor)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_c->Instance->JDR3 - adc_sensor->phase_c_adc_offset;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6952      	ldr	r2, [r2, #20]
 80073d6:	1a9b      	subs	r3, r3, r2
 80073d8:	60fb      	str	r3, [r7, #12]
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	ee07 3a90 	vmov	s15, r3
 80073e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073e4:	ee17 0a90 	vmov	r0, s15
 80073e8:	f7f9 f866 	bl	80004b8 <__aeabi_f2d>
 80073ec:	a30a      	add	r3, pc, #40	@ (adr r3, 8007418 <bsp_read_iphase_c+0x58>)
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f2:	f7f9 f8b9 	bl	8000568 <__aeabi_dmul>
 80073f6:	4602      	mov	r2, r0
 80073f8:	460b      	mov	r3, r1
 80073fa:	4610      	mov	r0, r2
 80073fc:	4619      	mov	r1, r3
 80073fe:	f7f9 fb4d 	bl	8000a9c <__aeabi_d2f>
 8007402:	4603      	mov	r3, r0
 8007404:	ee07 3a90 	vmov	s15, r3
}
 8007408:	eeb0 0a67 	vmov.f32	s0, s15
 800740c:	3710      	adds	r7, #16
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	f3af 8000 	nop.w
 8007418:	175d75d9 	.word	0x175d75d9
 800741c:	3f94a14a 	.word	0x3f94a14a

08007420 <pwmc_current_reading_polarization>:


int pwmc_current_reading_polarization(struct ADC_SENSOR_s *adc_sensor,struct PWM_GEN_s *pwm_gen)
{
 8007420:	b480      	push	{r7}
 8007422:	b089      	sub	sp, #36	@ 0x24
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
    int i = 0;
 800742a:	2300      	movs	r3, #0
 800742c:	61fb      	str	r3, [r7, #28]
    int adc_sum_a = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	61bb      	str	r3, [r7, #24]
    int adc_sum_b = 0;
 8007432:	2300      	movs	r3, #0
 8007434:	617b      	str	r3, [r7, #20]
    int adc_sum_c = 0;
 8007436:	2300      	movs	r3, #0
 8007438:	613b      	str	r3, [r7, #16]
    
    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f06f 0201 	mvn.w	r2, #1
 8007444:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){}
 8007446:	bf00      	nop
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b01      	cmp	r3, #1
 8007456:	d1f7      	bne.n	8007448 <pwmc_current_reading_polarization+0x28>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f06f 0201 	mvn.w	r2, #1
 8007462:	611a      	str	r2, [r3, #16]

    while(i < 1024){
 8007464:	e02e      	b.n	80074c4 <pwmc_current_reading_polarization+0xa4>
        while(SET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){
            __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f06f 0201 	mvn.w	r2, #1
 8007470:	611a      	str	r2, [r3, #16]
            
            i++;
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	3301      	adds	r3, #1
 8007476:	61fb      	str	r3, [r7, #28]

            adc_sum_a += (uint16_t)adc_sensor->ADC_a->Instance->JDR1;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007482:	b29b      	uxth	r3, r3
 8007484:	461a      	mov	r2, r3
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	4413      	add	r3, r2
 800748a:	61bb      	str	r3, [r7, #24]
            adc_sum_b += (uint16_t)adc_sensor->ADC_b->Instance->JDR2;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007496:	b29b      	uxth	r3, r3
 8007498:	461a      	mov	r2, r3
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	4413      	add	r3, r2
 800749e:	617b      	str	r3, [r7, #20]
            adc_sum_c += (uint16_t)adc_sensor->ADC_c->Instance->JDR3;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	461a      	mov	r2, r3
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	4413      	add	r3, r2
 80074b2:	613b      	str	r3, [r7, #16]
        while(SET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d0d0      	beq.n	8007466 <pwmc_current_reading_polarization+0x46>
    while(i < 1024){
 80074c4:	69fb      	ldr	r3, [r7, #28]
 80074c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074ca:	dbf3      	blt.n	80074b4 <pwmc_current_reading_polarization+0x94>
        }
    }
    adc_sensor->phase_a_adc_offest = adc_sum_a / i;
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	fb92 f2f3 	sdiv	r2, r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	60da      	str	r2, [r3, #12]
    adc_sensor->phase_b_adc_offset = adc_sum_b / i;
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	fb92 f2f3 	sdiv	r2, r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	611a      	str	r2, [r3, #16]
    adc_sensor->phase_c_adc_offset = adc_sum_c / i;
 80074e4:	693a      	ldr	r2, [r7, #16]
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	fb92 f2f3 	sdiv	r2, r2, r3
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	615a      	str	r2, [r3, #20]

    const int v_out = 2048;
 80074f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80074f4:	60fb      	str	r3, [r7, #12]
    const int check_threshold = 75;
 80074f6:	234b      	movs	r3, #75	@ 0x4b
 80074f8:	60bb      	str	r3, [r7, #8]

    if(adc_sensor->phase_a_adc_offest >(v_out + check_threshold) || adc_sensor->phase_a_adc_offest < (v_out - check_threshold)){
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68da      	ldr	r2, [r3, #12]
 80074fe:	68f9      	ldr	r1, [r7, #12]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	440b      	add	r3, r1
 8007504:	429a      	cmp	r2, r3
 8007506:	dc06      	bgt.n	8007516 <pwmc_current_reading_polarization+0xf6>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	68f9      	ldr	r1, [r7, #12]
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	1acb      	subs	r3, r1, r3
 8007512:	429a      	cmp	r2, r3
 8007514:	da02      	bge.n	800751c <pwmc_current_reading_polarization+0xfc>
        return -1;
 8007516:	f04f 33ff 	mov.w	r3, #4294967295
 800751a:	e022      	b.n	8007562 <pwmc_current_reading_polarization+0x142>
    }
    if(adc_sensor->phase_b_adc_offset >(v_out + check_threshold) || adc_sensor->phase_b_adc_offset < (v_out - check_threshold)){
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691a      	ldr	r2, [r3, #16]
 8007520:	68f9      	ldr	r1, [r7, #12]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	440b      	add	r3, r1
 8007526:	429a      	cmp	r2, r3
 8007528:	dc06      	bgt.n	8007538 <pwmc_current_reading_polarization+0x118>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	691a      	ldr	r2, [r3, #16]
 800752e:	68f9      	ldr	r1, [r7, #12]
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	1acb      	subs	r3, r1, r3
 8007534:	429a      	cmp	r2, r3
 8007536:	da02      	bge.n	800753e <pwmc_current_reading_polarization+0x11e>
        return -1;
 8007538:	f04f 33ff 	mov.w	r3, #4294967295
 800753c:	e011      	b.n	8007562 <pwmc_current_reading_polarization+0x142>
    }
    if(adc_sensor->phase_c_adc_offset >(v_out + check_threshold) || adc_sensor->phase_c_adc_offset < (v_out - check_threshold)){
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	695a      	ldr	r2, [r3, #20]
 8007542:	68f9      	ldr	r1, [r7, #12]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	440b      	add	r3, r1
 8007548:	429a      	cmp	r2, r3
 800754a:	dc06      	bgt.n	800755a <pwmc_current_reading_polarization+0x13a>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	695a      	ldr	r2, [r3, #20]
 8007550:	68f9      	ldr	r1, [r7, #12]
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	1acb      	subs	r3, r1, r3
 8007556:	429a      	cmp	r2, r3
 8007558:	da02      	bge.n	8007560 <pwmc_current_reading_polarization+0x140>
        return -1;
 800755a:	f04f 33ff 	mov.w	r3, #4294967295
 800755e:	e000      	b.n	8007562 <pwmc_current_reading_polarization+0x142>
    }

    return 0;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3724      	adds	r7, #36	@ 0x24
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
	...

08007570 <HAL_ADCEx_InjectedConvCpltCallback>:

extern MOTOR_t motor[NUM_MOTORS];

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007570:	b590      	push	{r4, r7, lr}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a2d      	ldr	r2, [pc, #180]	@ (8007634 <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d153      	bne.n	800762a <HAL_ADCEx_InjectedConvCpltCallback+0xba>
    {
        if(__HAL_ADC_GET_FLAG(hadc,ADC_FLAG_JEOC))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0320 	and.w	r3, r3, #32
 800758c:	2b20      	cmp	r3, #32
 800758e:	d14c      	bne.n	800762a <HAL_ADCEx_InjectedConvCpltCallback+0xba>
        {
            for (int i = 0; i < NUM_MOTORS; i++) {
 8007590:	2300      	movs	r3, #0
 8007592:	60fb      	str	r3, [r7, #12]
 8007594:	e042      	b.n	800761c <HAL_ADCEx_InjectedConvCpltCallback+0xac>
                motor[i].task.high_frequency_task(&motor[i]);
 8007596:	4a28      	ldr	r2, [pc, #160]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800759e:	fb01 f303 	mul.w	r3, r1, r3
 80075a2:	4413      	add	r3, r2
 80075a4:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 80075a8:	3308      	adds	r3, #8
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80075b2:	fb01 f202 	mul.w	r2, r1, r2
 80075b6:	4920      	ldr	r1, [pc, #128]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80075b8:	440a      	add	r2, r1
 80075ba:	4610      	mov	r0, r2
 80075bc:	4798      	blx	r3
                motor[i].task.safety_task(&motor[i].task,&motor[i].usrconfig,&motor[i].foc);
 80075be:	4a1e      	ldr	r2, [pc, #120]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80075c6:	fb01 f303 	mul.w	r3, r1, r3
 80075ca:	4413      	add	r3, r2
 80075cc:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 80075d0:	330c      	adds	r3, #12
 80075d2:	681c      	ldr	r4, [r3, #0]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 80075da:	fb02 f303 	mul.w	r3, r2, r3
 80075de:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80075e2:	3308      	adds	r3, #8
 80075e4:	4a14      	ldr	r2, [pc, #80]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80075e6:	4413      	add	r3, r2
 80075e8:	1d18      	adds	r0, r3, #4
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 80075f0:	fb02 f303 	mul.w	r3, r2, r3
 80075f4:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 80075f8:	3308      	adds	r3, #8
 80075fa:	4a0f      	ldr	r2, [pc, #60]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80075fc:	1899      	adds	r1, r3, r2
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8007604:	fb02 f303 	mul.w	r3, r2, r3
 8007608:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800760c:	3308      	adds	r3, #8
 800760e:	4a0a      	ldr	r2, [pc, #40]	@ (8007638 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 8007610:	4413      	add	r3, r2
 8007612:	461a      	mov	r2, r3
 8007614:	47a0      	blx	r4
            for (int i = 0; i < NUM_MOTORS; i++) {
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	3301      	adds	r3, #1
 800761a:	60fb      	str	r3, [r7, #12]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2b00      	cmp	r3, #0
 8007620:	ddb9      	ble.n	8007596 <HAL_ADCEx_InjectedConvCpltCallback+0x26>
            }
            __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2220      	movs	r2, #32
 8007628:	601a      	str	r2, [r3, #0]
        }
    }
}
 800762a:	bf00      	nop
 800762c:	3714      	adds	r7, #20
 800762e:	46bd      	mov	sp, r7
 8007630:	bd90      	pop	{r4, r7, pc}
 8007632:	bf00      	nop
 8007634:	50040000 	.word	0x50040000
 8007638:	20000100 	.word	0x20000100

0800763c <bsp_adc_init>:


void bsp_adc_init(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
    HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 8007640:	217f      	movs	r1, #127	@ 0x7f
 8007642:	4804      	ldr	r0, [pc, #16]	@ (8007654 <bsp_adc_init+0x18>)
 8007644:	f003 ff34 	bl	800b4b0 <HAL_ADCEx_Calibration_Start>

    HAL_ADCEx_InjectedStart_IT(&hadc1);
 8007648:	4802      	ldr	r0, [pc, #8]	@ (8007654 <bsp_adc_init+0x18>)
 800764a:	f003 ff91 	bl	800b570 <HAL_ADCEx_InjectedStart_IT>
}
 800764e:	bf00      	nop
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	20001e4c 	.word	0x20001e4c

08007658 <enable_motor_drive>:
#include "bsp_gpio.h"

void enable_motor_drive(struct ENABLE_s *enable ,bool is_enable)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 8007664:	78fb      	ldrb	r3, [r7, #3]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d008      	beq.n	800767c <enable_motor_drive+0x24>
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_SET);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6818      	ldr	r0, [r3, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	8a1b      	ldrh	r3, [r3, #16]
 8007672:	2201      	movs	r2, #1
 8007674:	4619      	mov	r1, r3
 8007676:	f005 fb45 	bl	800cd04 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_RESET);
    }
}
 800767a:	e007      	b.n	800768c <enable_motor_drive+0x34>
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_RESET);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6818      	ldr	r0, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	8a1b      	ldrh	r3, [r3, #16]
 8007684:	2200      	movs	r2, #0
 8007686:	4619      	mov	r1, r3
 8007688:	f005 fb3c 	bl	800cd04 <HAL_GPIO_WritePin>
}
 800768c:	bf00      	nop
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <enable_boost>:

void enable_boost(struct ENABLE_s *enable ,bool is_enable)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 80076a0:	78fb      	ldrb	r3, [r7, #3]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d008      	beq.n	80076b8 <enable_boost+0x24>
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_SET);   //test
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6858      	ldr	r0, [r3, #4]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	8a5b      	ldrh	r3, [r3, #18]
 80076ae:	2201      	movs	r2, #1
 80076b0:	4619      	mov	r1, r3
 80076b2:	f005 fb27 	bl	800cd04 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_RESET);
    }
}
 80076b6:	e007      	b.n	80076c8 <enable_boost+0x34>
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_RESET);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6858      	ldr	r0, [r3, #4]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	8a5b      	ldrh	r3, [r3, #18]
 80076c0:	2200      	movs	r2, #0
 80076c2:	4619      	mov	r1, r3
 80076c4:	f005 fb1e 	bl	800cd04 <HAL_GPIO_WritePin>
}
 80076c8:	bf00      	nop
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <enable_encoder>:

void enable_encoder(struct ENABLE_s *enable ,bool is_enable)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 80076dc:	78fb      	ldrb	r3, [r7, #3]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d008      	beq.n	80076f4 <enable_encoder+0x24>
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_SET);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6898      	ldr	r0, [r3, #8]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	8a9b      	ldrh	r3, [r3, #20]
 80076ea:	2201      	movs	r2, #1
 80076ec:	4619      	mov	r1, r3
 80076ee:	f005 fb09 	bl	800cd04 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_RESET);
    }
}
 80076f2:	e007      	b.n	8007704 <enable_encoder+0x34>
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_RESET);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6898      	ldr	r0, [r3, #8]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	8a9b      	ldrh	r3, [r3, #20]
 80076fc:	2200      	movs	r2, #0
 80076fe:	4619      	mov	r1, r3
 8007700:	f005 fb00 	bl	800cd04 <HAL_GPIO_WritePin>
}
 8007704:	bf00      	nop
 8007706:	3708      	adds	r7, #8
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <test_gpio>:

void test_gpio(struct ENABLE_s *enable ,bool is_enable)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	460b      	mov	r3, r1
 8007716:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d008      	beq.n	8007730 <test_gpio+0x24>
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_SET);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68d8      	ldr	r0, [r3, #12]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	8adb      	ldrh	r3, [r3, #22]
 8007726:	2201      	movs	r2, #1
 8007728:	4619      	mov	r1, r3
 800772a:	f005 faeb 	bl	800cd04 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_RESET);
    }
}
 800772e:	e007      	b.n	8007740 <test_gpio+0x34>
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_RESET);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68d8      	ldr	r0, [r3, #12]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	8adb      	ldrh	r3, [r3, #22]
 8007738:	2200      	movs	r2, #0
 800773a:	4619      	mov	r1, r3
 800773c:	f005 fae2 	bl	800cd04 <HAL_GPIO_WritePin>
}
 8007740:	bf00      	nop
 8007742:	3708      	adds	r7, #8
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <set_a_duty>:
#include "bsp_tim.h"


uint32_t duty_a ,duty_b ,duty_c;
void set_a_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR1 = duty;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	683a      	ldr	r2, [r7, #0]
 800775a:	635a      	str	r2, [r3, #52]	@ 0x34
    duty_a = duty;
 800775c:	4a04      	ldr	r2, [pc, #16]	@ (8007770 <set_a_duty+0x28>)
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
    // __HAL_TIM_SET_COMPARE(pwm_gen->motor_tim,TIM_CHANNEL_1,duty);
}
 8007762:	bf00      	nop
 8007764:	370c      	adds	r7, #12
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	20001a40 	.word	0x20001a40

08007774 <set_b_duty>:

void set_b_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR2 = duty;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	683a      	ldr	r2, [r7, #0]
 8007786:	639a      	str	r2, [r3, #56]	@ 0x38
    duty_b = duty;
 8007788:	4a04      	ldr	r2, [pc, #16]	@ (800779c <set_b_duty+0x28>)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
}
 800778e:	bf00      	nop
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	20001a44 	.word	0x20001a44

080077a0 <set_c_duty>:


void set_c_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR3 = duty;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	683a      	ldr	r2, [r7, #0]
 80077b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    duty_c = duty;
 80077b4:	4a04      	ldr	r2, [pc, #16]	@ (80077c8 <set_c_duty+0x28>)
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
}
 80077ba:	bf00      	nop
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	20001a48 	.word	0x20001a48

080077cc <switch_on_pwm>:

void switch_on_pwm(struct PWM_GEN_s* pwm_gen)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
    set_a_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 80077d4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f7ff ffb5 	bl	8007748 <set_a_duty>
    set_b_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 80077de:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7ff ffc6 	bl	8007774 <set_b_duty>
    set_c_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 80077e8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff ffd7 	bl	80077a0 <set_c_duty>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f06f 0201 	mvn.w	r2, #1
 80077fc:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 80077fe:	bf00      	nop
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b01      	cmp	r3, #1
 800780e:	d1f7      	bne.n	8007800 <switch_on_pwm+0x34>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f06f 0201 	mvn.w	r2, #1
 800781a:	611a      	str	r2, [r3, #16]

    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2100      	movs	r1, #0
 8007822:	4618      	mov	r0, r3
 8007824:	f006 ffe0 	bl	800e7e8 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2104      	movs	r1, #4
 800782e:	4618      	mov	r0, r3
 8007830:	f006 ffda 	bl	800e7e8 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2108      	movs	r1, #8
 800783a:	4618      	mov	r0, r3
 800783c:	f006 ffd4 	bl	800e7e8 <HAL_TIM_OC_Start>

}
 8007840:	bf00      	nop
 8007842:	3708      	adds	r7, #8
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <switch_off_pwm>:

void switch_off_pwm(struct PWM_GEN_s* pwm_gen)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_1);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2100      	movs	r1, #0
 8007856:	4618      	mov	r0, r3
 8007858:	f007 f8cc 	bl	800e9f4 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_2);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2104      	movs	r1, #4
 8007862:	4618      	mov	r0, r3
 8007864:	f007 f8c6 	bl	800e9f4 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_3);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2108      	movs	r1, #8
 800786e:	4618      	mov	r0, r3
 8007870:	f007 f8c0 	bl	800e9f4 <HAL_TIM_OC_Stop>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f06f 0201 	mvn.w	r2, #1
 800787e:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 8007880:	bf00      	nop
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b01      	cmp	r3, #1
 8007890:	d1f7      	bne.n	8007882 <switch_off_pwm+0x3a>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f06f 0201 	mvn.w	r2, #1
 800789c:	611a      	str	r2, [r3, #16]

}
 800789e:	bf00      	nop
 80078a0:	3708      	adds	r7, #8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <turn_on_low_sides_pwm>:

void turn_on_low_sides_pwm(struct PWM_GEN_s* pwm_gen)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b082      	sub	sp, #8
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
    set_a_duty(pwm_gen,0);
 80078ae:	2100      	movs	r1, #0
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7ff ff49 	bl	8007748 <set_a_duty>
    set_b_duty(pwm_gen,0);
 80078b6:	2100      	movs	r1, #0
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7ff ff5b 	bl	8007774 <set_b_duty>
    set_c_duty(pwm_gen,0);
 80078be:	2100      	movs	r1, #0
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f7ff ff6d 	bl	80077a0 <set_c_duty>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f06f 0201 	mvn.w	r2, #1
 80078d0:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 80078d2:	bf00      	nop
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	691b      	ldr	r3, [r3, #16]
 80078dc:	f003 0301 	and.w	r3, r3, #1
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d1f7      	bne.n	80078d4 <turn_on_low_sides_pwm+0x2e>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f06f 0201 	mvn.w	r2, #1
 80078ee:	611a      	str	r2, [r3, #16]

    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2100      	movs	r1, #0
 80078f6:	4618      	mov	r0, r3
 80078f8:	f006 ff76 	bl	800e7e8 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2104      	movs	r1, #4
 8007902:	4618      	mov	r0, r3
 8007904:	f006 ff70 	bl	800e7e8 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2108      	movs	r1, #8
 800790e:	4618      	mov	r0, r3
 8007910:	f006 ff6a 	bl	800e7e8 <HAL_TIM_OC_Start>
}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <bsp_tim_init>:


void bsp_tim_init(void)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim1);
 8007920:	481d      	ldr	r0, [pc, #116]	@ (8007998 <bsp_tim_init+0x7c>)
 8007922:	f006 fe8f 	bl	800e644 <HAL_TIM_Base_Start_IT>

    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8007926:	2100      	movs	r1, #0
 8007928:	481b      	ldr	r0, [pc, #108]	@ (8007998 <bsp_tim_init+0x7c>)
 800792a:	f007 f951 	bl	800ebd0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800792e:	2104      	movs	r1, #4
 8007930:	4819      	ldr	r0, [pc, #100]	@ (8007998 <bsp_tim_init+0x7c>)
 8007932:	f007 f94d 	bl	800ebd0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8007936:	2108      	movs	r1, #8
 8007938:	4817      	ldr	r0, [pc, #92]	@ (8007998 <bsp_tim_init+0x7c>)
 800793a:	f007 f949 	bl	800ebd0 <HAL_TIM_PWM_Start>

    HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_4);
 800793e:	210c      	movs	r1, #12
 8007940:	4815      	ldr	r0, [pc, #84]	@ (8007998 <bsp_tim_init+0x7c>)
 8007942:	f006 ff51 	bl	800e7e8 <HAL_TIM_OC_Start>

    __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 8007946:	4b14      	ldr	r3, [pc, #80]	@ (8007998 <bsp_tim_init+0x7c>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800794c:	4b12      	ldr	r3, [pc, #72]	@ (8007998 <bsp_tim_init+0x7c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007954:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_DBGMCU_FREEZE_TIM1();
 8007956:	4b11      	ldr	r3, [pc, #68]	@ (800799c <bsp_tim_init+0x80>)
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	4a10      	ldr	r2, [pc, #64]	@ (800799c <bsp_tim_init+0x80>)
 800795c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007960:	6113      	str	r3, [r2, #16]
	__HAL_TIM_MOE_ENABLE(&htim1);
 8007962:	4b0d      	ldr	r3, [pc, #52]	@ (8007998 <bsp_tim_init+0x7c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007968:	4b0b      	ldr	r3, [pc, #44]	@ (8007998 <bsp_tim_init+0x7c>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007970:	645a      	str	r2, [r3, #68]	@ 0x44
    
	__HAL_TIM_ENABLE_IT(&htim1,TIM_IT_BREAK);
 8007972:	4b09      	ldr	r3, [pc, #36]	@ (8007998 <bsp_tim_init+0x7c>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68da      	ldr	r2, [r3, #12]
 8007978:	4b07      	ldr	r3, [pc, #28]	@ (8007998 <bsp_tim_init+0x7c>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007980:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1,TIM_IT_UPDATE);	
 8007982:	4b05      	ldr	r3, [pc, #20]	@ (8007998 <bsp_tim_init+0x7c>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68da      	ldr	r2, [r3, #12]
 8007988:	4b03      	ldr	r3, [pc, #12]	@ (8007998 <bsp_tim_init+0x7c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f042 0201 	orr.w	r2, r2, #1
 8007990:	60da      	str	r2, [r3, #12]
    
}
 8007992:	bf00      	nop
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	20001f04 	.word	0x20001f04
 800799c:	e0042000 	.word	0xe0042000

080079a0 <bsp_usart_init>:
uint8_t usart3_dma_rx_buf[BAT_RECE_BUFF_SIZE];

extern MOTOR_t motor[NUM_MOTORS];

void bsp_usart_init()
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
    HAL_UART_Receive_DMA (&huart1, usart1_dma_rx_buf,MAIN_RECE_BUFF_SIZE);
 80079a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079a8:	4938      	ldr	r1, [pc, #224]	@ (8007a8c <bsp_usart_init+0xec>)
 80079aa:	4839      	ldr	r0, [pc, #228]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079ac:	f008 f916 	bl	800fbdc <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80079b0:	4b37      	ldr	r3, [pc, #220]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	4b36      	ldr	r3, [pc, #216]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0210 	orr.w	r2, r2, #16
 80079be:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80079c0:	4b33      	ldr	r3, [pc, #204]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2210      	movs	r2, #16
 80079c6:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_HT);
 80079c8:	4b31      	ldr	r3, [pc, #196]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	4b2f      	ldr	r3, [pc, #188]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f042 0204 	orr.w	r2, r2, #4
 80079da:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_TC);
 80079dc:	4b2c      	ldr	r3, [pc, #176]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007a90 <bsp_usart_init+0xf0>)
 80079e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f042 0202 	orr.w	r2, r2, #2
 80079ee:	601a      	str	r2, [r3, #0]

    HAL_UART_Receive_DMA (&huart2, usart2_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 80079f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079f4:	4927      	ldr	r1, [pc, #156]	@ (8007a94 <bsp_usart_init+0xf4>)
 80079f6:	4828      	ldr	r0, [pc, #160]	@ (8007a98 <bsp_usart_init+0xf8>)
 80079f8:	f008 f8f0 	bl	800fbdc <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80079fc:	4b26      	ldr	r3, [pc, #152]	@ (8007a98 <bsp_usart_init+0xf8>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	4b25      	ldr	r3, [pc, #148]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0210 	orr.w	r2, r2, #16
 8007a0a:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007a0c:	4b22      	ldr	r3, [pc, #136]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2210      	movs	r2, #16
 8007a12:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8007a14:	4b20      	ldr	r3, [pc, #128]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0204 	orr.w	r2, r2, #4
 8007a26:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_TC);
 8007a28:	4b1b      	ldr	r3, [pc, #108]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	4b19      	ldr	r3, [pc, #100]	@ (8007a98 <bsp_usart_init+0xf8>)
 8007a32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0202 	orr.w	r2, r2, #2
 8007a3a:	601a      	str	r2, [r3, #0]
    // HAL_UART_Receive_IT(&huart1, usart2_dma_rx_buf, ENC_RECE_BUFF_SIZE);

    HAL_UART_Receive_DMA (&huart3, usart3_dma_rx_buf,BAT_RECE_BUFF_SIZE);
 8007a3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a40:	4916      	ldr	r1, [pc, #88]	@ (8007a9c <bsp_usart_init+0xfc>)
 8007a42:	4817      	ldr	r0, [pc, #92]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a44:	f008 f8ca 	bl	800fbdc <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8007a48:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	4b14      	ldr	r3, [pc, #80]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f042 0210 	orr.w	r2, r2, #16
 8007a56:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8007a58:	4b11      	ldr	r3, [pc, #68]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2210      	movs	r2, #16
 8007a5e:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8007a60:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0204 	orr.w	r2, r2, #4
 8007a72:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
 8007a74:	4b0a      	ldr	r3, [pc, #40]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	4b08      	ldr	r3, [pc, #32]	@ (8007aa0 <bsp_usart_init+0x100>)
 8007a7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f042 0202 	orr.w	r2, r2, #2
 8007a86:	601a      	str	r2, [r3, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	20001a4c 	.word	0x20001a4c
 8007a90:	20001f50 	.word	0x20001f50
 8007a94:	20001b4c 	.word	0x20001b4c
 8007a98:	20001fd8 	.word	0x20001fd8
 8007a9c:	20001d4c 	.word	0x20001d4c
 8007aa0:	20002060 	.word	0x20002060

08007aa4 <bsp_uart_idle_callback>:

void bsp_uart_idle_callback(void *uart)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)uart;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	60fb      	str	r3, [r7, #12]
    if(huart->Instance == USART1) {
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a12      	ldr	r2, [pc, #72]	@ (8007b00 <bsp_uart_idle_callback+0x5c>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d107      	bne.n	8007aca <bsp_uart_idle_callback+0x26>
        motor[0].main_comm.rx_idle(&motor[0].main_comm);
 8007aba:	4b12      	ldr	r3, [pc, #72]	@ (8007b04 <bsp_uart_idle_callback+0x60>)
 8007abc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ac0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	@ 0x47c
 8007ac4:	4810      	ldr	r0, [pc, #64]	@ (8007b08 <bsp_uart_idle_callback+0x64>)
 8007ac6:	4798      	blx	r3
        motor[0].encoder.rx_idle(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_idle(&motor[0].battery);
    }
}
 8007ac8:	e016      	b.n	8007af8 <bsp_uart_idle_callback+0x54>
    else if(huart->Instance == USART2) {
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a0f      	ldr	r2, [pc, #60]	@ (8007b0c <bsp_uart_idle_callback+0x68>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d105      	bne.n	8007ae0 <bsp_uart_idle_callback+0x3c>
        motor[0].encoder.rx_idle(&motor[0].encoder);
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <bsp_uart_idle_callback+0x60>)
 8007ad6:	f8d3 3fb4 	ldr.w	r3, [r3, #4020]	@ 0xfb4
 8007ada:	480d      	ldr	r0, [pc, #52]	@ (8007b10 <bsp_uart_idle_callback+0x6c>)
 8007adc:	4798      	blx	r3
}
 8007ade:	e00b      	b.n	8007af8 <bsp_uart_idle_callback+0x54>
    else if(huart->Instance == USART3) {
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8007b14 <bsp_uart_idle_callback+0x70>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d106      	bne.n	8007af8 <bsp_uart_idle_callback+0x54>
        motor[0].battery.rx_idle(&motor[0].battery);
 8007aea:	4b06      	ldr	r3, [pc, #24]	@ (8007b04 <bsp_uart_idle_callback+0x60>)
 8007aec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007af0:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8007af4:	4808      	ldr	r0, [pc, #32]	@ (8007b18 <bsp_uart_idle_callback+0x74>)
 8007af6:	4798      	blx	r3
}
 8007af8:	bf00      	nop
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	40013800 	.word	0x40013800
 8007b04:	20000100 	.word	0x20000100
 8007b08:	20001340 	.word	0x20001340
 8007b0c:	40004400 	.word	0x40004400
 8007b10:	20000c18 	.word	0x20000c18
 8007b14:	40004800 	.word	0x40004800
 8007b18:	200010c0 	.word	0x200010c0

08007b1c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a12      	ldr	r2, [pc, #72]	@ (8007b74 <HAL_UART_TxCpltCallback+0x58>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d107      	bne.n	8007b3e <HAL_UART_TxCpltCallback+0x22>
        motor[0].main_comm.tx_cp(&motor[0].main_comm);
 8007b2e:	4b12      	ldr	r3, [pc, #72]	@ (8007b78 <HAL_UART_TxCpltCallback+0x5c>)
 8007b30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b34:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 8007b38:	4810      	ldr	r0, [pc, #64]	@ (8007b7c <HAL_UART_TxCpltCallback+0x60>)
 8007b3a:	4798      	blx	r3
        motor[0].encoder.tx_cp(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.tx_cp(&motor[0].battery);
    }
}
 8007b3c:	e016      	b.n	8007b6c <HAL_UART_TxCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a0f      	ldr	r2, [pc, #60]	@ (8007b80 <HAL_UART_TxCpltCallback+0x64>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d105      	bne.n	8007b54 <HAL_UART_TxCpltCallback+0x38>
        motor[0].encoder.tx_cp(&motor[0].encoder);
 8007b48:	4b0b      	ldr	r3, [pc, #44]	@ (8007b78 <HAL_UART_TxCpltCallback+0x5c>)
 8007b4a:	f8d3 3fb0 	ldr.w	r3, [r3, #4016]	@ 0xfb0
 8007b4e:	480d      	ldr	r0, [pc, #52]	@ (8007b84 <HAL_UART_TxCpltCallback+0x68>)
 8007b50:	4798      	blx	r3
}
 8007b52:	e00b      	b.n	8007b6c <HAL_UART_TxCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a0b      	ldr	r2, [pc, #44]	@ (8007b88 <HAL_UART_TxCpltCallback+0x6c>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d106      	bne.n	8007b6c <HAL_UART_TxCpltCallback+0x50>
        motor[0].battery.tx_cp(&motor[0].battery);
 8007b5e:	4b06      	ldr	r3, [pc, #24]	@ (8007b78 <HAL_UART_TxCpltCallback+0x5c>)
 8007b60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b64:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8007b68:	4808      	ldr	r0, [pc, #32]	@ (8007b8c <HAL_UART_TxCpltCallback+0x70>)
 8007b6a:	4798      	blx	r3
}
 8007b6c:	bf00      	nop
 8007b6e:	3708      	adds	r7, #8
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	40013800 	.word	0x40013800
 8007b78:	20000100 	.word	0x20000100
 8007b7c:	20001340 	.word	0x20001340
 8007b80:	40004400 	.word	0x40004400
 8007b84:	20000c18 	.word	0x20000c18
 8007b88:	40004800 	.word	0x40004800
 8007b8c:	200010c0 	.word	0x200010c0

08007b90 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a12      	ldr	r2, [pc, #72]	@ (8007be8 <HAL_UART_RxHalfCpltCallback+0x58>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d107      	bne.n	8007bb2 <HAL_UART_RxHalfCpltCallback+0x22>
        motor[0].main_comm.rx_half(&motor[0].main_comm);
 8007ba2:	4b12      	ldr	r3, [pc, #72]	@ (8007bec <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007ba4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ba8:	f8d3 3480 	ldr.w	r3, [r3, #1152]	@ 0x480
 8007bac:	4810      	ldr	r0, [pc, #64]	@ (8007bf0 <HAL_UART_RxHalfCpltCallback+0x60>)
 8007bae:	4798      	blx	r3
        motor[0].encoder.rx_half(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_half(&motor[0].battery);
    }
}
 8007bb0:	e016      	b.n	8007be0 <HAL_UART_RxHalfCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8007bf4 <HAL_UART_RxHalfCpltCallback+0x64>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d105      	bne.n	8007bc8 <HAL_UART_RxHalfCpltCallback+0x38>
        motor[0].encoder.rx_half(&motor[0].encoder);
 8007bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8007bec <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007bbe:	f8d3 3fb8 	ldr.w	r3, [r3, #4024]	@ 0xfb8
 8007bc2:	480d      	ldr	r0, [pc, #52]	@ (8007bf8 <HAL_UART_RxHalfCpltCallback+0x68>)
 8007bc4:	4798      	blx	r3
}
 8007bc6:	e00b      	b.n	8007be0 <HAL_UART_RxHalfCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8007bfc <HAL_UART_RxHalfCpltCallback+0x6c>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d106      	bne.n	8007be0 <HAL_UART_RxHalfCpltCallback+0x50>
        motor[0].battery.rx_half(&motor[0].battery);
 8007bd2:	4b06      	ldr	r3, [pc, #24]	@ (8007bec <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007bd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bd8:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 8007bdc:	4808      	ldr	r0, [pc, #32]	@ (8007c00 <HAL_UART_RxHalfCpltCallback+0x70>)
 8007bde:	4798      	blx	r3
}
 8007be0:	bf00      	nop
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	40013800 	.word	0x40013800
 8007bec:	20000100 	.word	0x20000100
 8007bf0:	20001340 	.word	0x20001340
 8007bf4:	40004400 	.word	0x40004400
 8007bf8:	20000c18 	.word	0x20000c18
 8007bfc:	40004800 	.word	0x40004800
 8007c00:	200010c0 	.word	0x200010c0

08007c04 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a12      	ldr	r2, [pc, #72]	@ (8007c5c <HAL_UART_RxCpltCallback+0x58>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d107      	bne.n	8007c26 <HAL_UART_RxCpltCallback+0x22>
        motor[0].main_comm.rx_cp(&motor[0].main_comm);
 8007c16:	4b12      	ldr	r3, [pc, #72]	@ (8007c60 <HAL_UART_RxCpltCallback+0x5c>)
 8007c18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8007c20:	4810      	ldr	r0, [pc, #64]	@ (8007c64 <HAL_UART_RxCpltCallback+0x60>)
 8007c22:	4798      	blx	r3
        motor[0].encoder.rx_cp(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_cp(&motor[0].battery);
    }
}
 8007c24:	e016      	b.n	8007c54 <HAL_UART_RxCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8007c68 <HAL_UART_RxCpltCallback+0x64>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d105      	bne.n	8007c3c <HAL_UART_RxCpltCallback+0x38>
        motor[0].encoder.rx_cp(&motor[0].encoder);
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <HAL_UART_RxCpltCallback+0x5c>)
 8007c32:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 8007c36:	480d      	ldr	r0, [pc, #52]	@ (8007c6c <HAL_UART_RxCpltCallback+0x68>)
 8007c38:	4798      	blx	r3
}
 8007c3a:	e00b      	b.n	8007c54 <HAL_UART_RxCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a0b      	ldr	r2, [pc, #44]	@ (8007c70 <HAL_UART_RxCpltCallback+0x6c>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d106      	bne.n	8007c54 <HAL_UART_RxCpltCallback+0x50>
        motor[0].battery.rx_cp(&motor[0].battery);
 8007c46:	4b06      	ldr	r3, [pc, #24]	@ (8007c60 <HAL_UART_RxCpltCallback+0x5c>)
 8007c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c4c:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8007c50:	4808      	ldr	r0, [pc, #32]	@ (8007c74 <HAL_UART_RxCpltCallback+0x70>)
 8007c52:	4798      	blx	r3
}
 8007c54:	bf00      	nop
 8007c56:	3708      	adds	r7, #8
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	40013800 	.word	0x40013800
 8007c60:	20000100 	.word	0x20000100
 8007c64:	20001340 	.word	0x20001340
 8007c68:	40004400 	.word	0x40004400
 8007c6c:	20000c18 	.word	0x20000c18
 8007c70:	40004800 	.word	0x40004800
 8007c74:	200010c0 	.word	0x200010c0

08007c78 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a42      	ldr	r2, [pc, #264]	@ (8007d90 <HAL_UART_ErrorCallback+0x118>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d126      	bne.n	8007cd8 <HAL_UART_ErrorCallback+0x60>
        HAL_UART_Receive_DMA (&huart1, usart1_dma_rx_buf,MAIN_RECE_BUFF_SIZE);
 8007c8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c8e:	4941      	ldr	r1, [pc, #260]	@ (8007d94 <HAL_UART_ErrorCallback+0x11c>)
 8007c90:	4841      	ldr	r0, [pc, #260]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007c92:	f007 ffa3 	bl	800fbdc <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8007c96:	4b40      	ldr	r3, [pc, #256]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f042 0210 	orr.w	r2, r2, #16
 8007ca4:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2210      	movs	r2, #16
 8007cac:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8007cae:	4b3a      	ldr	r3, [pc, #232]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	4b38      	ldr	r3, [pc, #224]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0204 	orr.w	r2, r2, #4
 8007cc0:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_TC);
 8007cc2:	4b35      	ldr	r3, [pc, #212]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	4b33      	ldr	r3, [pc, #204]	@ (8007d98 <HAL_UART_ErrorCallback+0x120>)
 8007ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f042 0202 	orr.w	r2, r2, #2
 8007cd4:	601a      	str	r2, [r3, #0]
        __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
    }
 8007cd6:	e056      	b.n	8007d86 <HAL_UART_ErrorCallback+0x10e>
    else if(huart->Instance == USART2) {
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a30      	ldr	r2, [pc, #192]	@ (8007da0 <HAL_UART_ErrorCallback+0x128>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d126      	bne.n	8007d30 <HAL_UART_ErrorCallback+0xb8>
        HAL_UART_Receive_DMA (&huart2, usart2_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 8007ce2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ce6:	492f      	ldr	r1, [pc, #188]	@ (8007da4 <HAL_UART_ErrorCallback+0x12c>)
 8007ce8:	482c      	ldr	r0, [pc, #176]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007cea:	f007 ff77 	bl	800fbdc <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8007cee:	4b2b      	ldr	r3, [pc, #172]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	4b29      	ldr	r3, [pc, #164]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f042 0210 	orr.w	r2, r2, #16
 8007cfc:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007cfe:	4b27      	ldr	r3, [pc, #156]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2210      	movs	r2, #16
 8007d04:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8007d06:	4b25      	ldr	r3, [pc, #148]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	4b23      	ldr	r3, [pc, #140]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f042 0204 	orr.w	r2, r2, #4
 8007d18:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_TC);
 8007d1a:	4b20      	ldr	r3, [pc, #128]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	4b1e      	ldr	r3, [pc, #120]	@ (8007d9c <HAL_UART_ErrorCallback+0x124>)
 8007d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f042 0202 	orr.w	r2, r2, #2
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	e02a      	b.n	8007d86 <HAL_UART_ErrorCallback+0x10e>
    else if(huart->Instance == USART3) {
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1c      	ldr	r2, [pc, #112]	@ (8007da8 <HAL_UART_ErrorCallback+0x130>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d125      	bne.n	8007d86 <HAL_UART_ErrorCallback+0x10e>
        HAL_UART_Receive_DMA (&huart3, usart3_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 8007d3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d3e:	491b      	ldr	r1, [pc, #108]	@ (8007dac <HAL_UART_ErrorCallback+0x134>)
 8007d40:	481b      	ldr	r0, [pc, #108]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d42:	f007 ff4b 	bl	800fbdc <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8007d46:	4b1a      	ldr	r3, [pc, #104]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	4b18      	ldr	r3, [pc, #96]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f042 0210 	orr.w	r2, r2, #16
 8007d54:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8007d56:	4b16      	ldr	r3, [pc, #88]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2210      	movs	r2, #16
 8007d5c:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8007d5e:	4b14      	ldr	r3, [pc, #80]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b12      	ldr	r3, [pc, #72]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0204 	orr.w	r2, r2, #4
 8007d70:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
 8007d72:	4b0f      	ldr	r3, [pc, #60]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <HAL_UART_ErrorCallback+0x138>)
 8007d7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f042 0202 	orr.w	r2, r2, #2
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	bf00      	nop
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40013800 	.word	0x40013800
 8007d94:	20001a4c 	.word	0x20001a4c
 8007d98:	20001f50 	.word	0x20001f50
 8007d9c:	20001fd8 	.word	0x20001fd8
 8007da0:	40004400 	.word	0x40004400
 8007da4:	20001b4c 	.word	0x20001b4c
 8007da8:	40004800 	.word	0x40004800
 8007dac:	20001d4c 	.word	0x20001d4c
 8007db0:	20002060 	.word	0x20002060

08007db4 <DWT_Tick_TimerInit>:
#define  DEM_CR             (*(volatile uint32_t *)0xE000EDFC)
#define  DEM_CR_TRCENA      (1 << 24)
#define  DWT_CR_CYCCNTENA   (1 <<  0)

void DWT_Tick_TimerInit(void)
{
 8007db4:	b480      	push	{r7}
 8007db6:	af00      	add	r7, sp, #0
    if(!((DEM_CR & DEM_CR_TRCENA) && DWT_CR & DWT_CR_CYCCNTENA))
 8007db8:	4b12      	ldr	r3, [pc, #72]	@ (8007e04 <DWT_Tick_TimerInit+0x50>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <DWT_Tick_TimerInit+0x1c>
 8007dc4:	4b10      	ldr	r3, [pc, #64]	@ (8007e08 <DWT_Tick_TimerInit+0x54>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0301 	and.w	r3, r3, #1
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d114      	bne.n	8007dfa <DWT_Tick_TimerInit+0x46>
    {
        DEM_CR         |=  DEM_CR_TRCENA; 
 8007dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e04 <DWT_Tick_TimerInit+0x50>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a0b      	ldr	r2, [pc, #44]	@ (8007e04 <DWT_Tick_TimerInit+0x50>)
 8007dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007dda:	6013      	str	r3, [r2, #0]
		DWT_LAR        |=  DWT_LAR_UNLOCK;		
 8007ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8007e0c <DWT_Tick_TimerInit+0x58>)
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	490a      	ldr	r1, [pc, #40]	@ (8007e0c <DWT_Tick_TimerInit+0x58>)
 8007de2:	4b0b      	ldr	r3, [pc, #44]	@ (8007e10 <DWT_Tick_TimerInit+0x5c>)
 8007de4:	4313      	orrs	r3, r2
 8007de6:	600b      	str	r3, [r1, #0]
        DWT_CR         |=  DWT_CR_CYCCNTENA;  
 8007de8:	4b07      	ldr	r3, [pc, #28]	@ (8007e08 <DWT_Tick_TimerInit+0x54>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a06      	ldr	r2, [pc, #24]	@ (8007e08 <DWT_Tick_TimerInit+0x54>)
 8007dee:	f043 0301 	orr.w	r3, r3, #1
 8007df2:	6013      	str	r3, [r2, #0]
        DWT_CYCCNT      = 0u;               
 8007df4:	4b07      	ldr	r3, [pc, #28]	@ (8007e14 <DWT_Tick_TimerInit+0x60>)
 8007df6:	2200      	movs	r2, #0
 8007df8:	601a      	str	r2, [r3, #0]
    }    
}
 8007dfa:	bf00      	nop
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr
 8007e04:	e000edfc 	.word	0xe000edfc
 8007e08:	e0001000 	.word	0xe0001000
 8007e0c:	e0001fb0 	.word	0xe0001fb0
 8007e10:	c5acce55 	.word	0xc5acce55
 8007e14:	e0001004 	.word	0xe0001004

08007e18 <APP_Math_CRC8_GenerateTable>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};


void APP_Math_CRC8_GenerateTable(void) 
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
    for (int dividend = 0; dividend < 256; dividend++) {
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]
 8007e22:	e022      	b.n	8007e6a <APP_Math_CRC8_GenerateTable+0x52>
        uint8_t crc = dividend;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	72fb      	strb	r3, [r7, #11]
        
        for (int bit = 0; bit < 8; bit++) {
 8007e28:	2300      	movs	r3, #0
 8007e2a:	607b      	str	r3, [r7, #4]
 8007e2c:	e012      	b.n	8007e54 <APP_Math_CRC8_GenerateTable+0x3c>
            if (crc & 0x01) {
 8007e2e:	7afb      	ldrb	r3, [r7, #11]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d007      	beq.n	8007e48 <APP_Math_CRC8_GenerateTable+0x30>
                crc = (crc >> 1) ^ 0x80;
 8007e38:	7afb      	ldrb	r3, [r7, #11]
 8007e3a:	085b      	lsrs	r3, r3, #1
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	f083 037f 	eor.w	r3, r3, #127	@ 0x7f
 8007e42:	43db      	mvns	r3, r3
 8007e44:	72fb      	strb	r3, [r7, #11]
 8007e46:	e002      	b.n	8007e4e <APP_Math_CRC8_GenerateTable+0x36>
            } else {
                crc >>= 1;
 8007e48:	7afb      	ldrb	r3, [r7, #11]
 8007e4a:	085b      	lsrs	r3, r3, #1
 8007e4c:	72fb      	strb	r3, [r7, #11]
        for (int bit = 0; bit < 8; bit++) {
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	3301      	adds	r3, #1
 8007e52:	607b      	str	r3, [r7, #4]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2b07      	cmp	r3, #7
 8007e58:	dde9      	ble.n	8007e2e <APP_Math_CRC8_GenerateTable+0x16>
            }
        }
        
        crc8_table_static[dividend] = crc;
 8007e5a:	4a09      	ldr	r2, [pc, #36]	@ (8007e80 <APP_Math_CRC8_GenerateTable+0x68>)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	4413      	add	r3, r2
 8007e60:	7afa      	ldrb	r2, [r7, #11]
 8007e62:	701a      	strb	r2, [r3, #0]
    for (int dividend = 0; dividend < 256; dividend++) {
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	3301      	adds	r3, #1
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2bff      	cmp	r3, #255	@ 0xff
 8007e6e:	ddd9      	ble.n	8007e24 <APP_Math_CRC8_GenerateTable+0xc>
    }
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	20000000 	.word	0x20000000

08007e84 <APP_Math_CRC8_StaticTable>:

/**
 * @brief CRC8
 */
uint8_t APP_Math_CRC8_StaticTable(uint8_t *message, uint8_t len) 
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 8007e90:	2300      	movs	r3, #0
 8007e92:	73fb      	strb	r3, [r7, #15]
    
    while (len--) {
 8007e94:	e00a      	b.n	8007eac <APP_Math_CRC8_StaticTable+0x28>
        uint8_t table_index = crc ^ *message++;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	607a      	str	r2, [r7, #4]
 8007e9c:	781a      	ldrb	r2, [r3, #0]
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	4053      	eors	r3, r2
 8007ea2:	73bb      	strb	r3, [r7, #14]
        crc = crc8_table_static[table_index];
 8007ea4:	7bbb      	ldrb	r3, [r7, #14]
 8007ea6:	4a07      	ldr	r2, [pc, #28]	@ (8007ec4 <APP_Math_CRC8_StaticTable+0x40>)
 8007ea8:	5cd3      	ldrb	r3, [r2, r3]
 8007eaa:	73fb      	strb	r3, [r7, #15]
    while (len--) {
 8007eac:	78fb      	ldrb	r3, [r7, #3]
 8007eae:	1e5a      	subs	r2, r3, #1
 8007eb0:	70fa      	strb	r2, [r7, #3]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1ef      	bne.n	8007e96 <APP_Math_CRC8_StaticTable+0x12>
    }
    
    return crc;
 8007eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3714      	adds	r7, #20
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr
 8007ec4:	20000000 	.word	0x20000000

08007ec8 <clarke_transform>:
void clarke_transform(float Ia, float Ib, float Ic, float *Ialpha, float *Ibeta)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	ed87 0a05 	vstr	s0, [r7, #20]
 8007ed2:	edc7 0a04 	vstr	s1, [r7, #16]
 8007ed6:	ed87 1a03 	vstr	s2, [r7, #12]
 8007eda:	60b8      	str	r0, [r7, #8]
 8007edc:	6079      	str	r1, [r7, #4]
    *Ialpha = Ia;
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	697a      	ldr	r2, [r7, #20]
 8007ee2:	601a      	str	r2, [r3, #0]
    *Ibeta  = (Ib - Ic) * ONE_BY_SQRT3;
 8007ee4:	ed97 7a04 	vldr	s14, [r7, #16]
 8007ee8:	edd7 7a03 	vldr	s15, [r7, #12]
 8007eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ef0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8007f0c <clarke_transform+0x44>
 8007ef4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	edc3 7a00 	vstr	s15, [r3]
}
 8007efe:	bf00      	nop
 8007f00:	371c      	adds	r7, #28
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	3f13cd3a 	.word	0x3f13cd3a

08007f10 <park_transform>:

void park_transform(float Ialpha, float Ibeta, float Theta, float *Id, float *Iq)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	ed87 0a05 	vstr	s0, [r7, #20]
 8007f1a:	edc7 0a04 	vstr	s1, [r7, #16]
 8007f1e:	ed87 1a03 	vstr	s2, [r7, #12]
 8007f22:	60b8      	str	r0, [r7, #8]
 8007f24:	6079      	str	r1, [r7, #4]
    float s = sin_f32(Theta);
 8007f26:	ed97 0a03 	vldr	s0, [r7, #12]
 8007f2a:	f000 faa3 	bl	8008474 <sin_f32>
 8007f2e:	ed87 0a07 	vstr	s0, [r7, #28]
    float c = cos_f32(Theta);
 8007f32:	ed97 0a03 	vldr	s0, [r7, #12]
 8007f36:	f000 fb1f 	bl	8008578 <cos_f32>
 8007f3a:	ed87 0a06 	vstr	s0, [r7, #24]
    *Id =   Ialpha * c + Ibeta * s;
 8007f3e:	ed97 7a05 	vldr	s14, [r7, #20]
 8007f42:	edd7 7a06 	vldr	s15, [r7, #24]
 8007f46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f4a:	edd7 6a04 	vldr	s13, [r7, #16]
 8007f4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8007f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	edc3 7a00 	vstr	s15, [r3]
    *Iq = - Ialpha * s + Ibeta * c;
 8007f60:	edd7 7a05 	vldr	s15, [r7, #20]
 8007f64:	eeb1 7a67 	vneg.f32	s14, s15
 8007f68:	edd7 7a07 	vldr	s15, [r7, #28]
 8007f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f70:	edd7 6a04 	vldr	s13, [r7, #16]
 8007f74:	edd7 7a06 	vldr	s15, [r7, #24]
 8007f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	edc3 7a00 	vstr	s15, [r3]
}
 8007f86:	bf00      	nop
 8007f88:	3720      	adds	r7, #32
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <inverse_park>:

void inverse_park(float mod_d, float mod_q, float Theta, float *mod_alpha, float *mod_beta)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b088      	sub	sp, #32
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	ed87 0a05 	vstr	s0, [r7, #20]
 8007f98:	edc7 0a04 	vstr	s1, [r7, #16]
 8007f9c:	ed87 1a03 	vstr	s2, [r7, #12]
 8007fa0:	60b8      	str	r0, [r7, #8]
 8007fa2:	6079      	str	r1, [r7, #4]
    float s = sin_f32(Theta);
 8007fa4:	ed97 0a03 	vldr	s0, [r7, #12]
 8007fa8:	f000 fa64 	bl	8008474 <sin_f32>
 8007fac:	ed87 0a07 	vstr	s0, [r7, #28]
    float c = cos_f32(Theta);
 8007fb0:	ed97 0a03 	vldr	s0, [r7, #12]
 8007fb4:	f000 fae0 	bl	8008578 <cos_f32>
 8007fb8:	ed87 0a06 	vstr	s0, [r7, #24]
    *mod_alpha = mod_d * c - mod_q * s;
 8007fbc:	ed97 7a05 	vldr	s14, [r7, #20]
 8007fc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8007fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007fc8:	edd7 6a04 	vldr	s13, [r7, #16]
 8007fcc:	edd7 7a07 	vldr	s15, [r7, #28]
 8007fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	edc3 7a00 	vstr	s15, [r3]
    *mod_beta  = mod_d * s + mod_q * c;
 8007fde:	ed97 7a05 	vldr	s14, [r7, #20]
 8007fe2:	edd7 7a07 	vldr	s15, [r7, #28]
 8007fe6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007fea:	edd7 6a04 	vldr	s13, [r7, #16]
 8007fee:	edd7 7a06 	vldr	s15, [r7, #24]
 8007ff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	edc3 7a00 	vstr	s15, [r3]
}
 8008000:	bf00      	nop
 8008002:	3720      	adds	r7, #32
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <svm>:

int svm(float alpha, float beta, float* tA, float* tB, float* tC)
{
 8008008:	b480      	push	{r7}
 800800a:	b095      	sub	sp, #84	@ 0x54
 800800c:	af00      	add	r7, sp, #0
 800800e:	ed87 0a05 	vstr	s0, [r7, #20]
 8008012:	edc7 0a04 	vstr	s1, [r7, #16]
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
    int Sextant;

    if (beta >= 0.0f) {
 800801c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008028:	db2c      	blt.n	8008084 <svm+0x7c>
        if (alpha >= 0.0f) {
 800802a:	edd7 7a05 	vldr	s15, [r7, #20]
 800802e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008036:	db12      	blt.n	800805e <svm+0x56>
            //quadrant I
            if (ONE_BY_SQRT3 * beta > alpha)
 8008038:	edd7 7a04 	vldr	s15, [r7, #16]
 800803c:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 800836c <svm+0x364>
 8008040:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008044:	ed97 7a05 	vldr	s14, [r7, #20]
 8008048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800804c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008050:	d502      	bpl.n	8008058 <svm+0x50>
                Sextant = 2; //sextant v2-v3
 8008052:	2302      	movs	r3, #2
 8008054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008056:	e041      	b.n	80080dc <svm+0xd4>
            else
                Sextant = 1; //sextant v1-v2
 8008058:	2301      	movs	r3, #1
 800805a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800805c:	e03e      	b.n	80080dc <svm+0xd4>

        } else {
            //quadrant II
            if (-ONE_BY_SQRT3 * beta > alpha)
 800805e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008062:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8008360 <svm+0x358>
 8008066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800806a:	ed97 7a05 	vldr	s14, [r7, #20]
 800806e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008076:	d502      	bpl.n	800807e <svm+0x76>
                Sextant = 3; //sextant v3-v4
 8008078:	2303      	movs	r3, #3
 800807a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800807c:	e02e      	b.n	80080dc <svm+0xd4>
            else
                Sextant = 2; //sextant v2-v3
 800807e:	2302      	movs	r3, #2
 8008080:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008082:	e02b      	b.n	80080dc <svm+0xd4>
        }
    } else {
        if (alpha >= 0.0f) {
 8008084:	edd7 7a05 	vldr	s15, [r7, #20]
 8008088:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800808c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008090:	db12      	blt.n	80080b8 <svm+0xb0>
            //quadrant IV
            if (-ONE_BY_SQRT3 * beta > alpha)
 8008092:	edd7 7a04 	vldr	s15, [r7, #16]
 8008096:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8008360 <svm+0x358>
 800809a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800809e:	ed97 7a05 	vldr	s14, [r7, #20]
 80080a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080aa:	d502      	bpl.n	80080b2 <svm+0xaa>
                Sextant = 5; //sextant v5-v6
 80080ac:	2305      	movs	r3, #5
 80080ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080b0:	e014      	b.n	80080dc <svm+0xd4>
            else
                Sextant = 6; //sextant v6-v1
 80080b2:	2306      	movs	r3, #6
 80080b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080b6:	e011      	b.n	80080dc <svm+0xd4>
        } else {
            //quadrant III
            if (ONE_BY_SQRT3 * beta > alpha)
 80080b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80080bc:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 800836c <svm+0x364>
 80080c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80080c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80080c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080d0:	d502      	bpl.n	80080d8 <svm+0xd0>
                Sextant = 4; //sextant v4-v5
 80080d2:	2304      	movs	r3, #4
 80080d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d6:	e001      	b.n	80080dc <svm+0xd4>
            else
                Sextant = 5; //sextant v5-v6
 80080d8:	2305      	movs	r3, #5
 80080da:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
    }

    switch (Sextant) {
 80080dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080de:	3b01      	subs	r3, #1
 80080e0:	2b05      	cmp	r3, #5
 80080e2:	f200 817f 	bhi.w	80083e4 <svm+0x3dc>
 80080e6:	a201      	add	r2, pc, #4	@ (adr r2, 80080ec <svm+0xe4>)
 80080e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ec:	08008105 	.word	0x08008105
 80080f0:	08008179 	.word	0x08008179
 80080f4:	080081f5 	.word	0x080081f5
 80080f8:	0800826d 	.word	0x0800826d
 80080fc:	080082e1 	.word	0x080082e1
 8008100:	08008371 	.word	0x08008371
        // sextant v1-v2
        case 1: {
            // Vector on-times
            float t1 = alpha - ONE_BY_SQRT3 * beta;
 8008104:	edd7 7a04 	vldr	s15, [r7, #16]
 8008108:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 800836c <svm+0x364>
 800810c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008110:	ed97 7a05 	vldr	s14, [r7, #20]
 8008114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008118:	edc7 7a08 	vstr	s15, [r7, #32]
            float t2 = TWO_BY_SQRT3 * beta;
 800811c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008120:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8008364 <svm+0x35c>
 8008124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008128:	edc7 7a07 	vstr	s15, [r7, #28]

            // PWM timings
            *tA = (1.0f - t1 - t2) * 0.5f;
 800812c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008130:	edd7 7a08 	vldr	s15, [r7, #32]
 8008134:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008138:	edd7 7a07 	vldr	s15, [r7, #28]
 800813c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008140:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008144:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tA + t1;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	ed93 7a00 	vldr	s14, [r3]
 8008154:	edd7 7a08 	vldr	s15, [r7, #32]
 8008158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tB + t2;
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	ed93 7a00 	vldr	s14, [r3]
 8008168:	edd7 7a07 	vldr	s15, [r7, #28]
 800816c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	edc3 7a00 	vstr	s15, [r3]
        } break;
 8008176:	e135      	b.n	80083e4 <svm+0x3dc>

        // sextant v2-v3
        case 2: {
            // Vector on-times
            float t2 = alpha + ONE_BY_SQRT3 * beta;
 8008178:	edd7 7a04 	vldr	s15, [r7, #16]
 800817c:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800836c <svm+0x364>
 8008180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008184:	ed97 7a05 	vldr	s14, [r7, #20]
 8008188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800818c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float t3 = -alpha + ONE_BY_SQRT3 * beta;
 8008190:	edd7 7a04 	vldr	s15, [r7, #16]
 8008194:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 800836c <svm+0x364>
 8008198:	ee27 7a87 	vmul.f32	s14, s15, s14
 800819c:	edd7 7a05 	vldr	s15, [r7, #20]
 80081a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

            // PWM timings
            *tB = (1.0f - t2 - t3) * 0.5f;
 80081a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80081b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80081b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80081b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80081bc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80081c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tB + t3;
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	ed93 7a00 	vldr	s14, [r3]
 80081d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80081d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tA + t2;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	ed93 7a00 	vldr	s14, [r3]
 80081e4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80081e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	edc3 7a00 	vstr	s15, [r3]
        } break;
 80081f2:	e0f7      	b.n	80083e4 <svm+0x3dc>

        // sextant v3-v4
        case 3: {
            // Vector on-times
            float t3 = TWO_BY_SQRT3 * beta;
 80081f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80081f8:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8008364 <svm+0x35c>
 80081fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008200:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
            float t4 = -alpha - ONE_BY_SQRT3 * beta;
 8008204:	edd7 7a05 	vldr	s15, [r7, #20]
 8008208:	eeb1 7a67 	vneg.f32	s14, s15
 800820c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008210:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800836c <svm+0x364>
 8008214:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800821c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

            // PWM timings
            *tB = (1.0f - t3 - t4) * 0.5f;
 8008220:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008224:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8008228:	ee37 7a67 	vsub.f32	s14, s14, s15
 800822c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008230:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008234:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tB + t3;
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	ed93 7a00 	vldr	s14, [r3]
 8008248:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800824c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tC + t4;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	ed93 7a00 	vldr	s14, [r3]
 800825c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	edc3 7a00 	vstr	s15, [r3]
        } break;
 800826a:	e0bb      	b.n	80083e4 <svm+0x3dc>

        // sextant v4-v5
        case 4: {
            // Vector on-times
            float t4 = -alpha + ONE_BY_SQRT3 * beta;
 800826c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008270:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800836c <svm+0x364>
 8008274:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008278:	edd7 7a05 	vldr	s15, [r7, #20]
 800827c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008280:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
            float t5 = -TWO_BY_SQRT3 * beta;
 8008284:	edd7 7a04 	vldr	s15, [r7, #16]
 8008288:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8008368 <svm+0x360>
 800828c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008290:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

            // PWM timings
            *tC = (1.0f - t4 - t5) * 0.5f;
 8008294:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008298:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800829c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80082a0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80082a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80082a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80082ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tC + t5;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	ed93 7a00 	vldr	s14, [r3]
 80082bc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80082c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tB + t4;
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	ed93 7a00 	vldr	s14, [r3]
 80082d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80082d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	edc3 7a00 	vstr	s15, [r3]
        } break;
 80082de:	e081      	b.n	80083e4 <svm+0x3dc>

        // sextant v5-v6
        case 5: {
            // Vector on-times
            float t5 = -alpha - ONE_BY_SQRT3 * beta;
 80082e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80082e4:	eeb1 7a67 	vneg.f32	s14, s15
 80082e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80082ec:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800836c <svm+0x364>
 80082f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80082f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80082f8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            float t6 = alpha - ONE_BY_SQRT3 * beta;
 80082fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8008300:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800836c <svm+0x364>
 8008304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008308:	ed97 7a05 	vldr	s14, [r7, #20]
 800830c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008310:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

            // PWM timings
            *tC = (1.0f - t5 - t6) * 0.5f;
 8008314:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008318:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800831c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008320:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8008324:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008328:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800832c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tC + t5;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	ed93 7a00 	vldr	s14, [r3]
 800833c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8008340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tA + t6;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	ed93 7a00 	vldr	s14, [r3]
 8008350:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8008354:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	edc3 7a00 	vstr	s15, [r3]
        } break;
 800835e:	e041      	b.n	80083e4 <svm+0x3dc>
 8008360:	bf13cd3a 	.word	0xbf13cd3a
 8008364:	3f93cd3a 	.word	0x3f93cd3a
 8008368:	bf93cd3a 	.word	0xbf93cd3a
 800836c:	3f13cd3a 	.word	0x3f13cd3a

        // sextant v6-v1
        case 6: {
            // Vector on-times
            float t6 = -TWO_BY_SQRT3 * beta;
 8008370:	edd7 7a04 	vldr	s15, [r7, #16]
 8008374:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8008368 <svm+0x360>
 8008378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800837c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
            float t1 = alpha + ONE_BY_SQRT3 * beta;
 8008380:	edd7 7a04 	vldr	s15, [r7, #16]
 8008384:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800836c <svm+0x364>
 8008388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800838c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008394:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

            // PWM timings
            *tA = (1.0f - t6 - t1) * 0.5f;
 8008398:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800839c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80083a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80083a4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80083a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80083ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80083b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tA + t1;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	ed93 7a00 	vldr	s14, [r3]
 80083c0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80083c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tC + t6;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	ed93 7a00 	vldr	s14, [r3]
 80083d4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80083d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	edc3 7a00 	vstr	s15, [r3]
        } break;
 80083e2:	bf00      	nop
    }

    // if any of the results becomes NaN, result_valid will evaluate to false
    int result_valid =
            *tA >= 0.0f && *tA <= 1.0f
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	edd3 7a00 	vldr	s15, [r3]
         && *tB >= 0.0f && *tB <= 1.0f
         && *tC >= 0.0f && *tC <= 1.0f;
 80083ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083f2:	db2f      	blt.n	8008454 <svm+0x44c>
            *tA >= 0.0f && *tA <= 1.0f
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	edd3 7a00 	vldr	s15, [r3]
 80083fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008406:	d825      	bhi.n	8008454 <svm+0x44c>
         && *tB >= 0.0f && *tB <= 1.0f
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	edd3 7a00 	vldr	s15, [r3]
 800840e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008416:	db1d      	blt.n	8008454 <svm+0x44c>
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	edd3 7a00 	vldr	s15, [r3]
 800841e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008422:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800842a:	d813      	bhi.n	8008454 <svm+0x44c>
         && *tC >= 0.0f && *tC <= 1.0f;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	edd3 7a00 	vldr	s15, [r3]
 8008432:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800843a:	db0b      	blt.n	8008454 <svm+0x44c>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	edd3 7a00 	vldr	s15, [r3]
 8008442:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008446:	eef4 7ac7 	vcmpe.f32	s15, s14
 800844a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800844e:	d801      	bhi.n	8008454 <svm+0x44c>
 8008450:	2301      	movs	r3, #1
 8008452:	e000      	b.n	8008456 <svm+0x44e>
 8008454:	2300      	movs	r3, #0
    int result_valid =
 8008456:	61bb      	str	r3, [r7, #24]
    
    return result_valid ? 0 : -1;
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d001      	beq.n	8008462 <svm+0x45a>
 800845e:	2300      	movs	r3, #0
 8008460:	e001      	b.n	8008466 <svm+0x45e>
 8008462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008466:	4618      	mov	r0, r3
 8008468:	3754      	adds	r7, #84	@ 0x54
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop

08008474 <sin_f32>:

float sin_f32(float x)
{
 8008474:	b480      	push	{r7}
 8008476:	b08b      	sub	sp, #44	@ 0x2c
 8008478:	af00      	add	r7, sp, #0
 800847a:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t n;
    float findex;

    /* input x is in radians */
    /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi */
    in = x * 0.159154943092f;
 800847e:	edd7 7a01 	vldr	s15, [r7, #4]
 8008482:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800856c <sin_f32+0xf8>
 8008486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800848a:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of floor value of input */
    n = (int32_t) in;
 800848e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008496:	ee17 3a90 	vmov	r3, s15
 800849a:	623b      	str	r3, [r7, #32]

    /* Make negative values towards -infinity */
    if (x < 0.0f){
 800849c:	edd7 7a01 	vldr	s15, [r7, #4]
 80084a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084a8:	d502      	bpl.n	80084b0 <sin_f32+0x3c>
        n--;
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	3b01      	subs	r3, #1
 80084ae:	623b      	str	r3, [r7, #32]
    }

    /* Map input value to [0 1] */
    in = in - (float) n;
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	ee07 3a90 	vmov	s15, r3
 80084b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084ba:	ed97 7a06 	vldr	s14, [r7, #24]
 80084be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084c2:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of index of the table */
    findex = (float)SIN_TABLE_SIZE * in;
 80084c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80084ca:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8008570 <sin_f32+0xfc>
 80084ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084d2:	edc7 7a07 	vstr	s15, [r7, #28]
    index = (uint16_t)findex;
 80084d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80084da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084de:	ee17 3a90 	vmov	r3, s15
 80084e2:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* when "in" is exactly 1, we need to rotate the index down to 0 */
    if (index >= SIN_TABLE_SIZE) {
 80084e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80084e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084ea:	d309      	bcc.n	8008500 <sin_f32+0x8c>
        index = 0;
 80084ec:	2300      	movs	r3, #0
 80084ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
        findex -= (float)SIN_TABLE_SIZE;
 80084f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80084f4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8008570 <sin_f32+0xfc>
 80084f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80084fc:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* fractional value calculation */
    fract = findex - (float) index;
 8008500:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008502:	ee07 3a90 	vmov	s15, r3
 8008506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800850a:	ed97 7a07 	vldr	s14, [r7, #28]
 800850e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008512:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Read two nearest values of input value from the sin table */
    a = sinTable_f32[index];
 8008516:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008518:	4a16      	ldr	r2, [pc, #88]	@ (8008574 <sin_f32+0x100>)
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	4413      	add	r3, r2
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	613b      	str	r3, [r7, #16]
    b = sinTable_f32[index+1];
 8008522:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008524:	3301      	adds	r3, #1
 8008526:	4a13      	ldr	r2, [pc, #76]	@ (8008574 <sin_f32+0x100>)
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	4413      	add	r3, r2
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	60fb      	str	r3, [r7, #12]

    /* Linear interpolation process */
    sinVal = (1.0f-fract)*a + fract*b;
 8008530:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008534:	edd7 7a05 	vldr	s15, [r7, #20]
 8008538:	ee37 7a67 	vsub.f32	s14, s14, s15
 800853c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008540:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008544:	edd7 6a05 	vldr	s13, [r7, #20]
 8008548:	edd7 7a03 	vldr	s15, [r7, #12]
 800854c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008554:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Return the output value */
    return (sinVal);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	ee07 3a90 	vmov	s15, r3
}
 800855e:	eeb0 0a67 	vmov.f32	s0, s15
 8008562:	372c      	adds	r7, #44	@ 0x2c
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr
 800856c:	3e22f983 	.word	0x3e22f983
 8008570:	44000000 	.word	0x44000000
 8008574:	080112e0 	.word	0x080112e0

08008578 <cos_f32>:

float cos_f32(float x)
{
 8008578:	b480      	push	{r7}
 800857a:	b08b      	sub	sp, #44	@ 0x2c
 800857c:	af00      	add	r7, sp, #0
 800857e:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t n;
    float findex;

    /* input x is in radians */
    /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
    in = x * 0.159154943092f + 0.25f;
 8008582:	edd7 7a01 	vldr	s15, [r7, #4]
 8008586:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8008678 <cos_f32+0x100>
 800858a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800858e:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8008592:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008596:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of floor value of input */
    n = (int32_t) in;
 800859a:	edd7 7a06 	vldr	s15, [r7, #24]
 800859e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80085a2:	ee17 3a90 	vmov	r3, s15
 80085a6:	623b      	str	r3, [r7, #32]

    /* Make negative values towards -infinity */
    if (in < 0.0f){
 80085a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80085ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80085b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b4:	d502      	bpl.n	80085bc <cos_f32+0x44>
        n--;
 80085b6:	6a3b      	ldr	r3, [r7, #32]
 80085b8:	3b01      	subs	r3, #1
 80085ba:	623b      	str	r3, [r7, #32]
    }

    /* Map input value to [0 1] */
    in = in - (float) n;
 80085bc:	6a3b      	ldr	r3, [r7, #32]
 80085be:	ee07 3a90 	vmov	s15, r3
 80085c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085c6:	ed97 7a06 	vldr	s14, [r7, #24]
 80085ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085ce:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of index of the table */
    findex = (float)SIN_TABLE_SIZE * in;
 80085d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80085d6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800867c <cos_f32+0x104>
 80085da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085de:	edc7 7a07 	vstr	s15, [r7, #28]
    index = (uint16_t)findex;
 80085e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80085e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085ea:	ee17 3a90 	vmov	r3, s15
 80085ee:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* when "in" is exactly 1, we need to rotate the index down to 0 */
    if (index >= SIN_TABLE_SIZE) {
 80085f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80085f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085f6:	d309      	bcc.n	800860c <cos_f32+0x94>
        index = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
        findex -= (float)SIN_TABLE_SIZE;
 80085fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8008600:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800867c <cos_f32+0x104>
 8008604:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008608:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* fractional value calculation */
    fract = findex - (float) index;
 800860c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800860e:	ee07 3a90 	vmov	s15, r3
 8008612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008616:	ed97 7a07 	vldr	s14, [r7, #28]
 800861a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800861e:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Read two nearest values of input value from the cos table */
    a = sinTable_f32[index];
 8008622:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008624:	4a16      	ldr	r2, [pc, #88]	@ (8008680 <cos_f32+0x108>)
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4413      	add	r3, r2
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	613b      	str	r3, [r7, #16]
    b = sinTable_f32[index+1];
 800862e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008630:	3301      	adds	r3, #1
 8008632:	4a13      	ldr	r2, [pc, #76]	@ (8008680 <cos_f32+0x108>)
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	4413      	add	r3, r2
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	60fb      	str	r3, [r7, #12]

    /* Linear interpolation process */
    cosVal = (1.0f-fract)*a + fract*b;
 800863c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008640:	edd7 7a05 	vldr	s15, [r7, #20]
 8008644:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008648:	edd7 7a04 	vldr	s15, [r7, #16]
 800864c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008650:	edd7 6a05 	vldr	s13, [r7, #20]
 8008654:	edd7 7a03 	vldr	s15, [r7, #12]
 8008658:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800865c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008660:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Return the output value */
    return (cosVal);
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	ee07 3a90 	vmov	s15, r3
}
 800866a:	eeb0 0a67 	vmov.f32	s0, s15
 800866e:	372c      	adds	r7, #44	@ 0x2c
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr
 8008678:	3e22f983 	.word	0x3e22f983
 800867c:	44000000 	.word	0x44000000
 8008680:	080112e0 	.word	0x080112e0

08008684 <ModbusCRC16_Table>:
    }
    return crc_val;
}

uint16_t ModbusCRC16_Table(uint8_t *data, uint16_t length) 
{
 8008684:	b480      	push	{r7}
 8008686:	b085      	sub	sp, #20
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8008690:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008694:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 8008696:	2300      	movs	r3, #0
 8008698:	81bb      	strh	r3, [r7, #12]
 800869a:	e013      	b.n	80086c4 <ModbusCRC16_Table+0x40>
        uint8_t index = (crc ^ data[i]) & 0xFF;
 800869c:	89fb      	ldrh	r3, [r7, #14]
 800869e:	b2da      	uxtb	r2, r3
 80086a0:	89bb      	ldrh	r3, [r7, #12]
 80086a2:	6879      	ldr	r1, [r7, #4]
 80086a4:	440b      	add	r3, r1
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	4053      	eors	r3, r2
 80086aa:	72fb      	strb	r3, [r7, #11]
        crc = (crc >> 8) ^ crc16_table[index];
 80086ac:	89fb      	ldrh	r3, [r7, #14]
 80086ae:	0a1b      	lsrs	r3, r3, #8
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	7afb      	ldrb	r3, [r7, #11]
 80086b4:	4909      	ldr	r1, [pc, #36]	@ (80086dc <ModbusCRC16_Table+0x58>)
 80086b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80086ba:	4053      	eors	r3, r2
 80086bc:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++) {
 80086be:	89bb      	ldrh	r3, [r7, #12]
 80086c0:	3301      	adds	r3, #1
 80086c2:	81bb      	strh	r3, [r7, #12]
 80086c4:	89ba      	ldrh	r2, [r7, #12]
 80086c6:	887b      	ldrh	r3, [r7, #2]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d3e7      	bcc.n	800869c <ModbusCRC16_Table+0x18>
    }
    
    return crc;
 80086cc:	89fb      	ldrh	r3, [r7, #14]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	08011ae4 	.word	0x08011ae4

080086e0 <calculate_checksum>:

uint8_t calculate_checksum(const uint8_t *data, uint8_t data_len) 
{
 80086e0:	b480      	push	{r7}
 80086e2:	b087      	sub	sp, #28
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	460b      	mov	r3, r1
 80086ea:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 80086ec:	2300      	movs	r3, #0
 80086ee:	82fb      	strh	r3, [r7, #22]
    
    for (int i = 0; i < data_len; i++) {
 80086f0:	2300      	movs	r3, #0
 80086f2:	613b      	str	r3, [r7, #16]
 80086f4:	e00a      	b.n	800870c <calculate_checksum+0x2c>
        sum += data[i];
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	4413      	add	r3, r2
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	461a      	mov	r2, r3
 8008700:	8afb      	ldrh	r3, [r7, #22]
 8008702:	4413      	add	r3, r2
 8008704:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < data_len; i++) {
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	3301      	adds	r3, #1
 800870a:	613b      	str	r3, [r7, #16]
 800870c:	78fb      	ldrb	r3, [r7, #3]
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	429a      	cmp	r2, r3
 8008712:	dbf0      	blt.n	80086f6 <calculate_checksum+0x16>
    }
    
    uint8_t checksum = ~(sum & 0xFF) + 1;
 8008714:	8afb      	ldrh	r3, [r7, #22]
 8008716:	b2db      	uxtb	r3, r3
 8008718:	425b      	negs	r3, r3
 800871a:	73fb      	strb	r3, [r7, #15]
    
    return checksum;
 800871c:	7bfb      	ldrb	r3, [r7, #15]
}
 800871e:	4618      	mov	r0, r3
 8008720:	371c      	adds	r7, #28
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr

0800872a <float_swap_endian>:

float float_swap_endian(float value) 
{
 800872a:	b480      	push	{r7}
 800872c:	b085      	sub	sp, #20
 800872e:	af00      	add	r7, sp, #0
 8008730:	ed87 0a01 	vstr	s0, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } src, dst;
    
    src.f = value;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	60fb      	str	r3, [r7, #12]
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	061a      	lsls	r2, r3, #24
              ((src.u32 & 0x0000FF00) << 8)  |
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	021b      	lsls	r3, r3, #8
 8008740:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008744:	431a      	orrs	r2, r3
              ((src.u32 & 0x00FF0000) >> 8)  |
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	0a1b      	lsrs	r3, r3, #8
 800874a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
              ((src.u32 & 0x0000FF00) << 8)  |
 800874e:	431a      	orrs	r2, r3
              ((src.u32 & 0xFF000000) >> 24);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	0e1b      	lsrs	r3, r3, #24
              ((src.u32 & 0x00FF0000) >> 8)  |
 8008754:	4313      	orrs	r3, r2
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008756:	60bb      	str	r3, [r7, #8]
    
    return dst.f;
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	ee07 3a90 	vmov	s15, r3
}
 800875e:	eeb0 0a67 	vmov.f32	s0, s15
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b096      	sub	sp, #88	@ 0x58
 8008770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8008772:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
 800877a:	605a      	str	r2, [r3, #4]
 800877c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800877e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008782:	2200      	movs	r2, #0
 8008784:	601a      	str	r2, [r3, #0]
 8008786:	605a      	str	r2, [r3, #4]
 8008788:	609a      	str	r2, [r3, #8]
 800878a:	60da      	str	r2, [r3, #12]
 800878c:	611a      	str	r2, [r3, #16]
 800878e:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8008790:	463b      	mov	r3, r7
 8008792:	2234      	movs	r2, #52	@ 0x34
 8008794:	2100      	movs	r1, #0
 8008796:	4618      	mov	r0, r3
 8008798:	f008 fd22 	bl	80111e0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800879c:	4b53      	ldr	r3, [pc, #332]	@ (80088ec <MX_ADC1_Init+0x180>)
 800879e:	4a54      	ldr	r2, [pc, #336]	@ (80088f0 <MX_ADC1_Init+0x184>)
 80087a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80087a2:	4b52      	ldr	r3, [pc, #328]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087a4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80087a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80087aa:	4b50      	ldr	r3, [pc, #320]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087ac:	2200      	movs	r2, #0
 80087ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80087b0:	4b4e      	ldr	r3, [pc, #312]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087b2:	2200      	movs	r2, #0
 80087b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80087b6:	4b4d      	ldr	r3, [pc, #308]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087b8:	2201      	movs	r2, #1
 80087ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80087bc:	4b4b      	ldr	r3, [pc, #300]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087be:	2204      	movs	r2, #4
 80087c0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80087c2:	4b4a      	ldr	r3, [pc, #296]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087c4:	2200      	movs	r2, #0
 80087c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80087c8:	4b48      	ldr	r3, [pc, #288]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087ca:	2200      	movs	r2, #0
 80087cc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80087ce:	4b47      	ldr	r3, [pc, #284]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087d0:	2201      	movs	r2, #1
 80087d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80087d4:	4b45      	ldr	r3, [pc, #276]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80087dc:	4b43      	ldr	r3, [pc, #268]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087de:	2200      	movs	r2, #0
 80087e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80087e2:	4b42      	ldr	r3, [pc, #264]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80087e8:	4b40      	ldr	r3, [pc, #256]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80087f0:	4b3e      	ldr	r3, [pc, #248]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80087f6:	4b3d      	ldr	r3, [pc, #244]	@ (80088ec <MX_ADC1_Init+0x180>)
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80087fe:	483b      	ldr	r0, [pc, #236]	@ (80088ec <MX_ADC1_Init+0x180>)
 8008800:	f001 fc56 	bl	800a0b0 <HAL_ADC_Init>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 800880a:	f000 fc5e 	bl	80090ca <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800880e:	2300      	movs	r3, #0
 8008810:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8008812:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008816:	4619      	mov	r1, r3
 8008818:	4834      	ldr	r0, [pc, #208]	@ (80088ec <MX_ADC1_Init+0x180>)
 800881a:	f003 fc81 	bl	800c120 <HAL_ADCEx_MultiModeConfigChannel>
 800881e:	4603      	mov	r3, r0
 8008820:	2b00      	cmp	r3, #0
 8008822:	d001      	beq.n	8008828 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8008824:	f000 fc51 	bl	80090ca <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8008828:	4830      	ldr	r0, [pc, #192]	@ (80088ec <MX_ADC1_Init+0x180>)
 800882a:	f003 fd29 	bl	800c280 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800882e:	4b31      	ldr	r3, [pc, #196]	@ (80088f4 <MX_ADC1_Init+0x188>)
 8008830:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008832:	2306      	movs	r3, #6
 8008834:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8008836:	2301      	movs	r3, #1
 8008838:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800883a:	237f      	movs	r3, #127	@ 0x7f
 800883c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800883e:	2304      	movs	r3, #4
 8008840:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.Offset = 0;
 8008842:	2300      	movs	r3, #0
 8008844:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008846:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800884a:	4619      	mov	r1, r3
 800884c:	4827      	ldr	r0, [pc, #156]	@ (80088ec <MX_ADC1_Init+0x180>)
 800884e:	f001 ffbb 	bl	800a7c8 <HAL_ADC_ConfigChannel>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d001      	beq.n	800885c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8008858:	f000 fc37 	bl	80090ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 800885c:	4b26      	ldr	r3, [pc, #152]	@ (80088f8 <MX_ADC1_Init+0x18c>)
 800885e:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8008860:	2308      	movs	r3, #8
 8008862:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8008864:	2302      	movs	r3, #2
 8008866:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8008868:	237f      	movs	r3, #127	@ 0x7f
 800886a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800886c:	2304      	movs	r3, #4
 800886e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8008870:	2300      	movs	r3, #0
 8008872:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8008874:	2303      	movs	r3, #3
 8008876:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8008878:	2300      	movs	r3, #0
 800887a:	773b      	strb	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800887c:	2300      	movs	r3, #0
 800887e:	777b      	strb	r3, [r7, #29]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8008880:	2300      	movs	r3, #0
 8008882:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO2;
 8008884:	2360      	movs	r3, #96	@ 0x60
 8008886:	623b      	str	r3, [r7, #32]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8008888:	2340      	movs	r3, #64	@ 0x40
 800888a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8008892:	463b      	mov	r3, r7
 8008894:	4619      	mov	r1, r3
 8008896:	4815      	ldr	r0, [pc, #84]	@ (80088ec <MX_ADC1_Init+0x180>)
 8008898:	f002 ff78 	bl	800b78c <HAL_ADCEx_InjectedConfigChannel>
 800889c:	4603      	mov	r3, r0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d001      	beq.n	80088a6 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 80088a2:	f000 fc12 	bl	80090ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80088a6:	4b15      	ldr	r3, [pc, #84]	@ (80088fc <MX_ADC1_Init+0x190>)
 80088a8:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80088aa:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 80088ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80088b0:	463b      	mov	r3, r7
 80088b2:	4619      	mov	r1, r3
 80088b4:	480d      	ldr	r0, [pc, #52]	@ (80088ec <MX_ADC1_Init+0x180>)
 80088b6:	f002 ff69 	bl	800b78c <HAL_ADCEx_InjectedConfigChannel>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d001      	beq.n	80088c4 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 80088c0:	f000 fc03 	bl	80090ca <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 80088c4:	4b0b      	ldr	r3, [pc, #44]	@ (80088f4 <MX_ADC1_Init+0x188>)
 80088c6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80088c8:	f44f 7305 	mov.w	r3, #532	@ 0x214
 80088cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80088ce:	463b      	mov	r3, r7
 80088d0:	4619      	mov	r1, r3
 80088d2:	4806      	ldr	r0, [pc, #24]	@ (80088ec <MX_ADC1_Init+0x180>)
 80088d4:	f002 ff5a 	bl	800b78c <HAL_ADCEx_InjectedConfigChannel>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d001      	beq.n	80088e2 <MX_ADC1_Init+0x176>
  {
    Error_Handler();
 80088de:	f000 fbf4 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80088e2:	bf00      	nop
 80088e4:	3758      	adds	r7, #88	@ 0x58
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	20001e4c 	.word	0x20001e4c
 80088f0:	50040000 	.word	0x50040000
 80088f4:	0c900008 	.word	0x0c900008
 80088f8:	04300002 	.word	0x04300002
 80088fc:	08600004 	.word	0x08600004

08008900 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b0ac      	sub	sp, #176	@ 0xb0
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008908:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800890c:	2200      	movs	r2, #0
 800890e:	601a      	str	r2, [r3, #0]
 8008910:	605a      	str	r2, [r3, #4]
 8008912:	609a      	str	r2, [r3, #8]
 8008914:	60da      	str	r2, [r3, #12]
 8008916:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008918:	f107 0310 	add.w	r3, r7, #16
 800891c:	228c      	movs	r2, #140	@ 0x8c
 800891e:	2100      	movs	r1, #0
 8008920:	4618      	mov	r0, r3
 8008922:	f008 fc5d 	bl	80111e0 <memset>
  if(adcHandle->Instance==ADC1)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a2b      	ldr	r2, [pc, #172]	@ (80089d8 <HAL_ADC_MspInit+0xd8>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d14e      	bne.n	80089ce <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8008930:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008934:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8008936:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800893a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800893e:	2303      	movs	r3, #3
 8008940:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008942:	2301      	movs	r3, #1
 8008944:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8008946:	230c      	movs	r3, #12
 8008948:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800894a:	2302      	movs	r3, #2
 800894c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 800894e:	2304      	movs	r3, #4
 8008950:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8008952:	2304      	movs	r3, #4
 8008954:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8008956:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800895a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800895c:	f107 0310 	add.w	r3, r7, #16
 8008960:	4618      	mov	r0, r3
 8008962:	f005 f887 	bl	800da74 <HAL_RCCEx_PeriphCLKConfig>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d001      	beq.n	8008970 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800896c:	f000 fbad 	bl	80090ca <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8008970:	4b1a      	ldr	r3, [pc, #104]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 8008972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008974:	4a19      	ldr	r2, [pc, #100]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 8008976:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800897a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800897c:	4b17      	ldr	r3, [pc, #92]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 800897e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008980:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008984:	60fb      	str	r3, [r7, #12]
 8008986:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008988:	4b14      	ldr	r3, [pc, #80]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 800898a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800898c:	4a13      	ldr	r2, [pc, #76]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 800898e:	f043 0304 	orr.w	r3, r3, #4
 8008992:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008994:	4b11      	ldr	r3, [pc, #68]	@ (80089dc <HAL_ADC_MspInit+0xdc>)
 8008996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	60bb      	str	r3, [r7, #8]
 800899e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80089a0:	2307      	movs	r3, #7
 80089a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80089a6:	2303      	movs	r3, #3
 80089a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089ac:	2300      	movs	r3, #0
 80089ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80089b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80089b6:	4619      	mov	r1, r3
 80089b8:	4809      	ldr	r0, [pc, #36]	@ (80089e0 <HAL_ADC_MspInit+0xe0>)
 80089ba:	f004 f811 	bl	800c9e0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80089be:	2200      	movs	r2, #0
 80089c0:	2100      	movs	r1, #0
 80089c2:	2012      	movs	r0, #18
 80089c4:	f003 fd5f 	bl	800c486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80089c8:	2012      	movs	r0, #18
 80089ca:	f003 fd78 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80089ce:	bf00      	nop
 80089d0:	37b0      	adds	r7, #176	@ 0xb0
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	50040000 	.word	0x50040000
 80089dc:	40021000 	.word	0x40021000
 80089e0:	48000800 	.word	0x48000800

080089e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b082      	sub	sp, #8
 80089e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80089ea:	4b20      	ldr	r3, [pc, #128]	@ (8008a6c <MX_DMA_Init+0x88>)
 80089ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089ee:	4a1f      	ldr	r2, [pc, #124]	@ (8008a6c <MX_DMA_Init+0x88>)
 80089f0:	f043 0301 	orr.w	r3, r3, #1
 80089f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80089f6:	4b1d      	ldr	r3, [pc, #116]	@ (8008a6c <MX_DMA_Init+0x88>)
 80089f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	607b      	str	r3, [r7, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8008a02:	2200      	movs	r2, #0
 8008a04:	2100      	movs	r1, #0
 8008a06:	200c      	movs	r0, #12
 8008a08:	f003 fd3d 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8008a0c:	200c      	movs	r0, #12
 8008a0e:	f003 fd56 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8008a12:	2200      	movs	r2, #0
 8008a14:	2100      	movs	r1, #0
 8008a16:	200d      	movs	r0, #13
 8008a18:	f003 fd35 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8008a1c:	200d      	movs	r0, #13
 8008a1e:	f003 fd4e 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8008a22:	2200      	movs	r2, #0
 8008a24:	2100      	movs	r1, #0
 8008a26:	200e      	movs	r0, #14
 8008a28:	f003 fd2d 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8008a2c:	200e      	movs	r0, #14
 8008a2e:	f003 fd46 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8008a32:	2200      	movs	r2, #0
 8008a34:	2100      	movs	r1, #0
 8008a36:	200f      	movs	r0, #15
 8008a38:	f003 fd25 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8008a3c:	200f      	movs	r0, #15
 8008a3e:	f003 fd3e 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8008a42:	2200      	movs	r2, #0
 8008a44:	2100      	movs	r1, #0
 8008a46:	2010      	movs	r0, #16
 8008a48:	f003 fd1d 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8008a4c:	2010      	movs	r0, #16
 8008a4e:	f003 fd36 	bl	800c4be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8008a52:	2200      	movs	r2, #0
 8008a54:	2100      	movs	r1, #0
 8008a56:	2011      	movs	r0, #17
 8008a58:	f003 fd15 	bl	800c486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8008a5c:	2011      	movs	r0, #17
 8008a5e:	f003 fd2e 	bl	800c4be <HAL_NVIC_EnableIRQ>

}
 8008a62:	bf00      	nop
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	40021000 	.word	0x40021000

08008a70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b08a      	sub	sp, #40	@ 0x28
 8008a74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a76:	f107 0314 	add.w	r3, r7, #20
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	601a      	str	r2, [r3, #0]
 8008a7e:	605a      	str	r2, [r3, #4]
 8008a80:	609a      	str	r2, [r3, #8]
 8008a82:	60da      	str	r2, [r3, #12]
 8008a84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a86:	4b3d      	ldr	r3, [pc, #244]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a8a:	4a3c      	ldr	r2, [pc, #240]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008a8c:	f043 0304 	orr.w	r3, r3, #4
 8008a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a92:	4b3a      	ldr	r3, [pc, #232]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a96:	f003 0304 	and.w	r3, r3, #4
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008a9e:	4b37      	ldr	r3, [pc, #220]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aa2:	4a36      	ldr	r2, [pc, #216]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008aaa:	4b34      	ldr	r3, [pc, #208]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ab2:	60fb      	str	r3, [r7, #12]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ab6:	4b31      	ldr	r3, [pc, #196]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aba:	4a30      	ldr	r2, [pc, #192]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008abc:	f043 0301 	orr.w	r3, r3, #1
 8008ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ac2:	4b2e      	ldr	r3, [pc, #184]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	60bb      	str	r3, [r7, #8]
 8008acc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ace:	4b2b      	ldr	r3, [pc, #172]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008ad4:	f043 0302 	orr.w	r3, r3, #2
 8008ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ada:	4b28      	ldr	r3, [pc, #160]	@ (8008b7c <MX_GPIO_Init+0x10c>)
 8008adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	607b      	str	r3, [r7, #4]
 8008ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f44f 5106 	mov.w	r1, #8576	@ 0x2180
 8008aec:	4824      	ldr	r0, [pc, #144]	@ (8008b80 <MX_GPIO_Init+0x110>)
 8008aee:	f004 f909 	bl	800cd04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11, GPIO_PIN_RESET);
 8008af2:	2200      	movs	r2, #0
 8008af4:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 8008af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008afc:	f004 f902 	bl	800cd04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_8;
 8008b00:	f44f 5306 	mov.w	r3, #8576	@ 0x2180
 8008b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b06:	2301      	movs	r3, #1
 8008b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008b12:	f107 0314 	add.w	r3, r7, #20
 8008b16:	4619      	mov	r1, r3
 8008b18:	4819      	ldr	r0, [pc, #100]	@ (8008b80 <MX_GPIO_Init+0x110>)
 8008b1a:	f003 ff61 	bl	800c9e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9;
 8008b1e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008b24:	2300      	movs	r3, #0
 8008b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008b2c:	f107 0314 	add.w	r3, r7, #20
 8008b30:	4619      	mov	r1, r3
 8008b32:	4813      	ldr	r0, [pc, #76]	@ (8008b80 <MX_GPIO_Init+0x110>)
 8008b34:	f003 ff54 	bl	800c9e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008b3c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8008b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b42:	2300      	movs	r3, #0
 8008b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b46:	f107 0314 	add.w	r3, r7, #20
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008b50:	f003 ff46 	bl	800c9e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11;
 8008b54:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 8008b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b62:	2300      	movs	r3, #0
 8008b64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b66:	f107 0314 	add.w	r3, r7, #20
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008b70:	f003 ff36 	bl	800c9e0 <HAL_GPIO_Init>

}
 8008b74:	bf00      	nop
 8008b76:	3728      	adds	r7, #40	@ 0x28
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}
 8008b7c:	40021000 	.word	0x40021000
 8008b80:	48000800 	.word	0x48000800

08008b84 <sys_tick_call_back>:
    },
  },
};

void sys_tick_call_back(void) 
{
 8008b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b88:	b083      	sub	sp, #12
 8008b8a:	af00      	add	r7, sp, #0
  if(TasktickCount - App_period_1ms >= 1){
 8008b8c:	4b71      	ldr	r3, [pc, #452]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008b8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008b92:	4b71      	ldr	r3, [pc, #452]	@ (8008d58 <sys_tick_call_back+0x1d4>)
 8008b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b98:	4299      	cmp	r1, r3
 8008b9a:	bf08      	it	eq
 8008b9c:	4290      	cmpeq	r0, r2
 8008b9e:	f000 8085 	beq.w	8008cac <sys_tick_call_back+0x128>
    App_period_1ms = TasktickCount;
 8008ba2:	4b6c      	ldr	r3, [pc, #432]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba8:	496b      	ldr	r1, [pc, #428]	@ (8008d58 <sys_tick_call_back+0x1d4>)
 8008baa:	e9c1 2300 	strd	r2, r3, [r1]
    for(int i = 0;i < NUM_MOTORS;i++){
 8008bae:	2300      	movs	r3, #0
 8008bb0:	607b      	str	r3, [r7, #4]
 8008bb2:	e078      	b.n	8008ca6 <sys_tick_call_back+0x122>
      if(motor[i].debug_flag) {
 8008bb4:	4a69      	ldr	r2, [pc, #420]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008bbc:	fb01 f303 	mul.w	r3, r1, r3
 8008bc0:	4413      	add	r3, r2
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d056      	beq.n	8008c78 <sys_tick_call_back+0xf4>
        motor[i].debug_flag = 0;
 8008bca:	4a64      	ldr	r2, [pc, #400]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008bd2:	fb01 f303 	mul.w	r3, r1, r3
 8008bd6:	4413      	add	r3, r2
 8008bd8:	3301      	adds	r3, #1
 8008bda:	2200      	movs	r2, #0
 8008bdc:	701a      	strb	r2, [r3, #0]

        motor[i].task.statecmd = motor[i].debug_state;
 8008bde:	4a5f      	ldr	r2, [pc, #380]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008be6:	fb01 f303 	mul.w	r3, r1, r3
 8008bea:	4413      	add	r3, r2
 8008bec:	7818      	ldrb	r0, [r3, #0]
 8008bee:	4a5b      	ldr	r2, [pc, #364]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008bf6:	fb01 f303 	mul.w	r3, r1, r3
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008c00:	331b      	adds	r3, #27
 8008c02:	4602      	mov	r2, r0
 8008c04:	701a      	strb	r2, [r3, #0]
        motor[i].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 8008c06:	4a55      	ldr	r2, [pc, #340]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008c0e:	fb01 f303 	mul.w	r3, r1, r3
 8008c12:	4413      	add	r3, r2
 8008c14:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8008c18:	331c      	adds	r3, #28
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a50      	ldr	r2, [pc, #320]	@ (8008d60 <sys_tick_call_back+0x1dc>)
 8008c1e:	4951      	ldr	r1, [pc, #324]	@ (8008d64 <sys_tick_call_back+0x1e0>)
 8008c20:	4851      	ldr	r0, [pc, #324]	@ (8008d68 <sys_tick_call_back+0x1e4>)
 8008c22:	4798      	blx	r3
        motor[i].controller.sync_callback(&motor[i].controller,&motor[i].usrconfig,&motor[i].task);
 8008c24:	4a4d      	ldr	r2, [pc, #308]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008c2c:	fb01 f303 	mul.w	r3, r1, r3
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c36:	681e      	ldr	r6, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8008c3e:	fb02 f303 	mul.w	r3, r2, r3
 8008c42:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8008c46:	4a45      	ldr	r2, [pc, #276]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c48:	1898      	adds	r0, r3, r2
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8008c50:	fb02 f303 	mul.w	r3, r2, r3
 8008c54:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8008c58:	3308      	adds	r3, #8
 8008c5a:	4a40      	ldr	r2, [pc, #256]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c5c:	1899      	adds	r1, r3, r2
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8008c64:	fb02 f303 	mul.w	r3, r2, r3
 8008c68:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008c6c:	3308      	adds	r3, #8
 8008c6e:	4a3b      	ldr	r2, [pc, #236]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c70:	4413      	add	r3, r2
 8008c72:	3304      	adds	r3, #4
 8008c74:	461a      	mov	r2, r3
 8008c76:	47b0      	blx	r6
      }
      motor[i].task.low_priority_task(&motor[i]);
 8008c78:	4a38      	ldr	r2, [pc, #224]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008c80:	fb01 f303 	mul.w	r3, r1, r3
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8008c8a:	3310      	adds	r3, #16
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008c94:	fb01 f202 	mul.w	r2, r1, r2
 8008c98:	4930      	ldr	r1, [pc, #192]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008c9a:	440a      	add	r2, r1
 8008c9c:	4610      	mov	r0, r2
 8008c9e:	4798      	blx	r3
    for(int i = 0;i < NUM_MOTORS;i++){
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	607b      	str	r3, [r7, #4]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	dd83      	ble.n	8008bb4 <sys_tick_call_back+0x30>
    }
  }

  if(TasktickCount - App_period_5ms >= 5){
 8008cac:	4b29      	ldr	r3, [pc, #164]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008cae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8008d6c <sys_tick_call_back+0x1e8>)
 8008cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb8:	ebb0 0802 	subs.w	r8, r0, r2
 8008cbc:	eb61 0903 	sbc.w	r9, r1, r3
 8008cc0:	f1b8 0f05 	cmp.w	r8, #5
 8008cc4:	f179 0300 	sbcs.w	r3, r9, #0
 8008cc8:	d305      	bcc.n	8008cd6 <sys_tick_call_back+0x152>
    App_period_5ms = TasktickCount;
 8008cca:	4b22      	ldr	r3, [pc, #136]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	4926      	ldr	r1, [pc, #152]	@ (8008d6c <sys_tick_call_back+0x1e8>)
 8008cd2:	e9c1 2300 	strd	r2, r3, [r1]
  }

  if(TasktickCount - App_period_1s >= 1000) {
 8008cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008cd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008cdc:	4b24      	ldr	r3, [pc, #144]	@ (8008d70 <sys_tick_call_back+0x1ec>)
 8008cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce2:	1a84      	subs	r4, r0, r2
 8008ce4:	eb61 0503 	sbc.w	r5, r1, r3
 8008ce8:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 8008cec:	f175 0300 	sbcs.w	r3, r5, #0
 8008cf0:	d32a      	bcc.n	8008d48 <sys_tick_call_back+0x1c4>
    App_period_1s = TasktickCount;
 8008cf2:	4b18      	ldr	r3, [pc, #96]	@ (8008d54 <sys_tick_call_back+0x1d0>)
 8008cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf8:	491d      	ldr	r1, [pc, #116]	@ (8008d70 <sys_tick_call_back+0x1ec>)
 8008cfa:	e9c1 2300 	strd	r2, r3, [r1]
    // motor[0].battery.loop(&motor->battery);
    if(motor[0].task.fsm.state == BOOT_UP) {
 8008cfe:	4b17      	ldr	r3, [pc, #92]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008d00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d04:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d11c      	bne.n	8008d48 <sys_tick_call_back+0x1c4>
      motor[0].task.statecmd = IDLE;
 8008d0e:	4b13      	ldr	r3, [pc, #76]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008d10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
      motor[0].usrconfig.control_mode = 2;
 8008d1a:	4b10      	ldr	r3, [pc, #64]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008d1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d20:	461a      	mov	r2, r3
 8008d22:	2302      	movs	r3, #2
 8008d24:	f8c2 3618 	str.w	r3, [r2, #1560]	@ 0x618
      motor[0].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 8008d28:	4b0c      	ldr	r3, [pc, #48]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d2e:	f8d3 357c 	ldr.w	r3, [r3, #1404]	@ 0x57c
 8008d32:	4a0b      	ldr	r2, [pc, #44]	@ (8008d60 <sys_tick_call_back+0x1dc>)
 8008d34:	490b      	ldr	r1, [pc, #44]	@ (8008d64 <sys_tick_call_back+0x1e0>)
 8008d36:	480c      	ldr	r0, [pc, #48]	@ (8008d68 <sys_tick_call_back+0x1e4>)
 8008d38:	4798      	blx	r3
      motor[0].controller.sync_callback(&motor[0].controller,&motor[0].usrconfig,&motor[0].task);
 8008d3a:	4b08      	ldr	r3, [pc, #32]	@ (8008d5c <sys_tick_call_back+0x1d8>)
 8008d3c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008d40:	4a09      	ldr	r2, [pc, #36]	@ (8008d68 <sys_tick_call_back+0x1e4>)
 8008d42:	4907      	ldr	r1, [pc, #28]	@ (8008d60 <sys_tick_call_back+0x1dc>)
 8008d44:	480b      	ldr	r0, [pc, #44]	@ (8008d74 <sys_tick_call_back+0x1f0>)
 8008d46:	4798      	blx	r3
    }
  }
}
 8008d48:	bf00      	nop
 8008d4a:	370c      	adds	r7, #12
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d52:	bf00      	nop
 8008d54:	20001eb8 	.word	0x20001eb8
 8008d58:	20001ec8 	.word	0x20001ec8
 8008d5c:	20000100 	.word	0x20000100
 8008d60:	200016e8 	.word	0x200016e8
 8008d64:	20001610 	.word	0x20001610
 8008d68:	2000164c 	.word	0x2000164c
 8008d6c:	20001ed0 	.word	0x20001ed0
 8008d70:	20001ed8 	.word	0x20001ed8
 8008d74:	20000ba8 	.word	0x20000ba8

08008d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008d7e:	f000 fee2 	bl	8009b46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008d82:	f000 f951 	bl	8009028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008d86:	f7ff fe73 	bl	8008a70 <MX_GPIO_Init>
  MX_DMA_Init();
 8008d8a:	f7ff fe2b 	bl	80089e4 <MX_DMA_Init>
  MX_RTC_Init();
 8008d8e:	f000 f9a3 	bl	80090d8 <MX_RTC_Init>
  MX_ADC1_Init();
 8008d92:	f7ff fceb 	bl	800876c <MX_ADC1_Init>
  MX_TIM1_Init();
 8008d96:	f000 fadd 	bl	8009354 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8008d9a:	f000 fc03 	bl	80095a4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8008d9e:	f000 fc31 	bl	8009604 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8008da2:	f000 fc63 	bl	800966c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	DWT_Tick_TimerInit();
 8008da6:	f7ff f805 	bl	8007db4 <DWT_Tick_TimerInit>

  HAL_Delay(500);
 8008daa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008dae:	f000 ff3f 	bl	8009c30 <HAL_Delay>

  for(int i = 0;i < NUM_MOTORS;i++){
 8008db2:	2300      	movs	r3, #0
 8008db4:	60fb      	str	r3, [r7, #12]
 8008db6:	e031      	b.n	8008e1c <main+0xa4>
    motor[i].task.init(&motor[i].task);
 8008db8:	4a97      	ldr	r2, [pc, #604]	@ (8009018 <main+0x2a0>)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008dc0:	fb01 f303 	mul.w	r3, r1, r3
 8008dc4:	4413      	add	r3, r2
 8008dc6:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8008dca:	3314      	adds	r3, #20
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008dd4:	fb01 f303 	mul.w	r3, r1, r3
 8008dd8:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008ddc:	3308      	adds	r3, #8
 8008dde:	498e      	ldr	r1, [pc, #568]	@ (8009018 <main+0x2a0>)
 8008de0:	440b      	add	r3, r1
 8008de2:	3304      	adds	r3, #4
 8008de4:	4618      	mov	r0, r3
 8008de6:	4790      	blx	r2
    motor[i].usrconfigapi.usr_config_set_default_config(&motor[i].usrconfig);
 8008de8:	4a8b      	ldr	r2, [pc, #556]	@ (8009018 <main+0x2a0>)
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008df0:	fb01 f303 	mul.w	r3, r1, r3
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 53c5 	add.w	r3, r3, #6304	@ 0x18a0
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e04:	fb01 f303 	mul.w	r3, r1, r3
 8008e08:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8008e0c:	3308      	adds	r3, #8
 8008e0e:	4982      	ldr	r1, [pc, #520]	@ (8009018 <main+0x2a0>)
 8008e10:	440b      	add	r3, r1
 8008e12:	4618      	mov	r0, r3
 8008e14:	4790      	blx	r2
  for(int i = 0;i < NUM_MOTORS;i++){
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	60fb      	str	r3, [r7, #12]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	ddca      	ble.n	8008db8 <main+0x40>
  }

  bsp_adc_init();
 8008e22:	f7fe fc0b 	bl	800763c <bsp_adc_init>
  bsp_usart_init();
 8008e26:	f7fe fdbb 	bl	80079a0 <bsp_usart_init>

  for(int i = 0; i < NUM_MOTORS; i++){
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	60bb      	str	r3, [r7, #8]
 8008e2e:	e08d      	b.n	8008f4c <main+0x1d4>
    motor[i].foc.init(&motor[i].foc , &motor[i].usrconfig);
 8008e30:	4a79      	ldr	r2, [pc, #484]	@ (8009018 <main+0x2a0>)
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e38:	fb01 f303 	mul.w	r3, r1, r3
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f503 53a7 	add.w	r3, r3, #5344	@ 0x14e0
 8008e42:	3318      	adds	r3, #24
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e4c:	fb01 f303 	mul.w	r3, r1, r3
 8008e50:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8008e54:	3308      	adds	r3, #8
 8008e56:	4970      	ldr	r1, [pc, #448]	@ (8009018 <main+0x2a0>)
 8008e58:	1858      	adds	r0, r3, r1
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e60:	fb01 f303 	mul.w	r3, r1, r3
 8008e64:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8008e68:	3308      	adds	r3, #8
 8008e6a:	496b      	ldr	r1, [pc, #428]	@ (8009018 <main+0x2a0>)
 8008e6c:	440b      	add	r3, r1
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4790      	blx	r2
    motor[i].encoder.init(&motor[i].encoder,&motor[i].enable);
 8008e72:	4a69      	ldr	r2, [pc, #420]	@ (8009018 <main+0x2a0>)
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e7a:	fb01 f303 	mul.w	r3, r1, r3
 8008e7e:	4413      	add	r3, r2
 8008e80:	f603 73a4 	addw	r3, r3, #4004	@ 0xfa4
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e8c:	fb01 f303 	mul.w	r3, r1, r3
 8008e90:	f603 3318 	addw	r3, r3, #2840	@ 0xb18
 8008e94:	4960      	ldr	r1, [pc, #384]	@ (8009018 <main+0x2a0>)
 8008e96:	1858      	adds	r0, r3, r1
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008e9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ea2:	f503 53a8 	add.w	r3, r3, #5376	@ 0x1500
 8008ea6:	3310      	adds	r3, #16
 8008ea8:	495b      	ldr	r1, [pc, #364]	@ (8009018 <main+0x2a0>)
 8008eaa:	440b      	add	r3, r1
 8008eac:	4619      	mov	r1, r3
 8008eae:	4790      	blx	r2
    motor[i].main_comm.init(&motor[i].main_comm);
 8008eb0:	4a59      	ldr	r2, [pc, #356]	@ (8009018 <main+0x2a0>)
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008eb8:	fb01 f303 	mul.w	r3, r1, r3
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 53a3 	add.w	r3, r3, #5216	@ 0x1460
 8008ec2:	3310      	adds	r3, #16
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68ba      	ldr	r2, [r7, #8]
 8008ec8:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008ecc:	fb01 f202 	mul.w	r2, r1, r2
 8008ed0:	f502 5292 	add.w	r2, r2, #4672	@ 0x1240
 8008ed4:	4950      	ldr	r1, [pc, #320]	@ (8009018 <main+0x2a0>)
 8008ed6:	440a      	add	r2, r1
 8008ed8:	4610      	mov	r0, r2
 8008eda:	4798      	blx	r3
    motor[i].battery.init(&motor[i].battery);
 8008edc:	4a4e      	ldr	r2, [pc, #312]	@ (8009018 <main+0x2a0>)
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008ee4:	fb01 f303 	mul.w	r3, r1, r3
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8008eee:	331c      	adds	r3, #28
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008ef8:	fb01 f202 	mul.w	r2, r1, r2
 8008efc:	f502 627c 	add.w	r2, r2, #4032	@ 0xfc0
 8008f00:	4945      	ldr	r1, [pc, #276]	@ (8009018 <main+0x2a0>)
 8008f02:	440a      	add	r2, r1
 8008f04:	4610      	mov	r0, r2
 8008f06:	4798      	blx	r3
    motor[i].controller.init(&motor[i].controller,&motor[i].usrconfig);
 8008f08:	4a43      	ldr	r2, [pc, #268]	@ (8009018 <main+0x2a0>)
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f10:	fb01 f303 	mul.w	r3, r1, r3
 8008f14:	4413      	add	r3, r2
 8008f16:	f603 3304 	addw	r3, r3, #2820	@ 0xb04
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f22:	fb01 f303 	mul.w	r3, r1, r3
 8008f26:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8008f2a:	493b      	ldr	r1, [pc, #236]	@ (8009018 <main+0x2a0>)
 8008f2c:	1858      	adds	r0, r3, r1
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f34:	fb01 f303 	mul.w	r3, r1, r3
 8008f38:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8008f3c:	3308      	adds	r3, #8
 8008f3e:	4936      	ldr	r1, [pc, #216]	@ (8009018 <main+0x2a0>)
 8008f40:	440b      	add	r3, r1
 8008f42:	4619      	mov	r1, r3
 8008f44:	4790      	blx	r2
  for(int i = 0; i < NUM_MOTORS; i++){
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	60bb      	str	r3, [r7, #8]
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f77f af6e 	ble.w	8008e30 <main+0xb8>
  }

  bsp_tim_init();
 8008f54:	f7fe fce2 	bl	800791c <bsp_tim_init>

  for(int i = 0; i < NUM_MOTORS; i++){
 8008f58:	2300      	movs	r3, #0
 8008f5a:	607b      	str	r3, [r7, #4]
 8008f5c:	e056      	b.n	800900c <main+0x294>
    if(motor[i].adc_sensor.current_reading_polarization(&motor[i].adc_sensor,&motor[i].pwm_gen) != 0){
 8008f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8009018 <main+0x2a0>)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f66:	fb01 f303 	mul.w	r3, r1, r3
 8008f6a:	4413      	add	r3, r2
 8008f6c:	3328      	adds	r3, #40	@ 0x28
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f76:	fb01 f202 	mul.w	r2, r1, r2
 8008f7a:	4927      	ldr	r1, [pc, #156]	@ (8009018 <main+0x2a0>)
 8008f7c:	440a      	add	r2, r1
 8008f7e:	1d10      	adds	r0, r2, #4
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f86:	fb01 f202 	mul.w	r2, r1, r2
 8008f8a:	3228      	adds	r2, #40	@ 0x28
 8008f8c:	4922      	ldr	r1, [pc, #136]	@ (8009018 <main+0x2a0>)
 8008f8e:	440a      	add	r2, r1
 8008f90:	3204      	adds	r2, #4
 8008f92:	4611      	mov	r1, r2
 8008f94:	4798      	blx	r3
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d034      	beq.n	8009006 <main+0x28e>
      motor[i].task.statusword_new.errors.adc_selftest_fatal = 1;
 8008f9c:	4a1e      	ldr	r2, [pc, #120]	@ (8009018 <main+0x2a0>)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fa4:	fb01 f303 	mul.w	r3, r1, r3
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008fae:	3318      	adds	r3, #24
 8008fb0:	689a      	ldr	r2, [r3, #8]
 8008fb2:	f042 0201 	orr.w	r2, r2, #1
 8008fb6:	609a      	str	r2, [r3, #8]

      motor[i].task.statecmd = IDLE;
 8008fb8:	4a17      	ldr	r2, [pc, #92]	@ (8009018 <main+0x2a0>)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fc0:	fb01 f303 	mul.w	r3, r1, r3
 8008fc4:	4413      	add	r3, r2
 8008fc6:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008fca:	331b      	adds	r3, #27
 8008fcc:	2201      	movs	r2, #1
 8008fce:	701a      	strb	r2, [r3, #0]
      motor[i].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 8008fd0:	4a11      	ldr	r2, [pc, #68]	@ (8009018 <main+0x2a0>)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fd8:	fb01 f303 	mul.w	r3, r1, r3
 8008fdc:	4413      	add	r3, r2
 8008fde:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8008fe2:	331c      	adds	r3, #28
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800901c <main+0x2a4>)
 8008fe8:	490d      	ldr	r1, [pc, #52]	@ (8009020 <main+0x2a8>)
 8008fea:	480e      	ldr	r0, [pc, #56]	@ (8009024 <main+0x2ac>)
 8008fec:	4798      	blx	r3
      motor[i].task.init_flg = true;
 8008fee:	4a0a      	ldr	r2, [pc, #40]	@ (8009018 <main+0x2a0>)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008ff6:	fb01 f303 	mul.w	r3, r1, r3
 8008ffa:	4413      	add	r3, r2
 8008ffc:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8009000:	331a      	adds	r3, #26
 8009002:	2201      	movs	r2, #1
 8009004:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < NUM_MOTORS; i++){
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	3301      	adds	r3, #1
 800900a:	607b      	str	r3, [r7, #4]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2b00      	cmp	r3, #0
 8009010:	dda5      	ble.n	8008f5e <main+0x1e6>
  // switch_on_pwm(&motor[0].pwm_gen);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009012:	bf00      	nop
 8009014:	e7fd      	b.n	8009012 <main+0x29a>
 8009016:	bf00      	nop
 8009018:	20000100 	.word	0x20000100
 800901c:	200016e8 	.word	0x200016e8
 8009020:	20001610 	.word	0x20001610
 8009024:	2000164c 	.word	0x2000164c

08009028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b096      	sub	sp, #88	@ 0x58
 800902c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800902e:	f107 0314 	add.w	r3, r7, #20
 8009032:	2244      	movs	r2, #68	@ 0x44
 8009034:	2100      	movs	r1, #0
 8009036:	4618      	mov	r0, r3
 8009038:	f008 f8d2 	bl	80111e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800903c:	463b      	mov	r3, r7
 800903e:	2200      	movs	r2, #0
 8009040:	601a      	str	r2, [r3, #0]
 8009042:	605a      	str	r2, [r3, #4]
 8009044:	609a      	str	r2, [r3, #8]
 8009046:	60da      	str	r2, [r3, #12]
 8009048:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800904a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800904e:	f003 fe7f 	bl	800cd50 <HAL_PWREx_ControlVoltageScaling>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d001      	beq.n	800905c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8009058:	f000 f837 	bl	80090ca <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800905c:	2309      	movs	r3, #9
 800905e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009060:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009064:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009066:	2301      	movs	r3, #1
 8009068:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800906a:	2302      	movs	r3, #2
 800906c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800906e:	2303      	movs	r3, #3
 8009070:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8009072:	2301      	movs	r3, #1
 8009074:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8009076:	230a      	movs	r3, #10
 8009078:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800907a:	2302      	movs	r3, #2
 800907c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800907e:	2302      	movs	r3, #2
 8009080:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009082:	2302      	movs	r3, #2
 8009084:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009086:	f107 0314 	add.w	r3, r7, #20
 800908a:	4618      	mov	r0, r3
 800908c:	f003 feb6 	bl	800cdfc <HAL_RCC_OscConfig>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8009096:	f000 f818 	bl	80090ca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800909a:	230f      	movs	r3, #15
 800909c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800909e:	2303      	movs	r3, #3
 80090a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80090a2:	2300      	movs	r3, #0
 80090a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80090a6:	2300      	movs	r3, #0
 80090a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80090aa:	2300      	movs	r3, #0
 80090ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80090ae:	463b      	mov	r3, r7
 80090b0:	2104      	movs	r1, #4
 80090b2:	4618      	mov	r0, r3
 80090b4:	f004 fabc 	bl	800d630 <HAL_RCC_ClockConfig>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d001      	beq.n	80090c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80090be:	f000 f804 	bl	80090ca <Error_Handler>
  }
}
 80090c2:	bf00      	nop
 80090c4:	3758      	adds	r7, #88	@ 0x58
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80090ca:	b480      	push	{r7}
 80090cc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80090ce:	b672      	cpsid	i
}
 80090d0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <Error_Handler+0x8>
	...

080090d8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80090dc:	4b10      	ldr	r3, [pc, #64]	@ (8009120 <MX_RTC_Init+0x48>)
 80090de:	4a11      	ldr	r2, [pc, #68]	@ (8009124 <MX_RTC_Init+0x4c>)
 80090e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80090e2:	4b0f      	ldr	r3, [pc, #60]	@ (8009120 <MX_RTC_Init+0x48>)
 80090e4:	2200      	movs	r2, #0
 80090e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80090e8:	4b0d      	ldr	r3, [pc, #52]	@ (8009120 <MX_RTC_Init+0x48>)
 80090ea:	227f      	movs	r2, #127	@ 0x7f
 80090ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80090ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009120 <MX_RTC_Init+0x48>)
 80090f0:	22ff      	movs	r2, #255	@ 0xff
 80090f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80090f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009120 <MX_RTC_Init+0x48>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80090fa:	4b09      	ldr	r3, [pc, #36]	@ (8009120 <MX_RTC_Init+0x48>)
 80090fc:	2200      	movs	r2, #0
 80090fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009100:	4b07      	ldr	r3, [pc, #28]	@ (8009120 <MX_RTC_Init+0x48>)
 8009102:	2200      	movs	r2, #0
 8009104:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009106:	4b06      	ldr	r3, [pc, #24]	@ (8009120 <MX_RTC_Init+0x48>)
 8009108:	2200      	movs	r2, #0
 800910a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800910c:	4804      	ldr	r0, [pc, #16]	@ (8009120 <MX_RTC_Init+0x48>)
 800910e:	f005 f97b 	bl	800e408 <HAL_RTC_Init>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8009118:	f7ff ffd7 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800911c:	bf00      	nop
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20001ee0 	.word	0x20001ee0
 8009124:	40002800 	.word	0x40002800

08009128 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b0a6      	sub	sp, #152	@ 0x98
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009130:	f107 030c 	add.w	r3, r7, #12
 8009134:	228c      	movs	r2, #140	@ 0x8c
 8009136:	2100      	movs	r1, #0
 8009138:	4618      	mov	r0, r3
 800913a:	f008 f851 	bl	80111e0 <memset>
  if(rtcHandle->Instance==RTC)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a10      	ldr	r2, [pc, #64]	@ (8009184 <HAL_RTC_MspInit+0x5c>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d118      	bne.n	800917a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8009148:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800914c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800914e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009152:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009156:	f107 030c 	add.w	r3, r7, #12
 800915a:	4618      	mov	r0, r3
 800915c:	f004 fc8a 	bl	800da74 <HAL_RCCEx_PeriphCLKConfig>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d001      	beq.n	800916a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8009166:	f7ff ffb0 	bl	80090ca <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800916a:	4b07      	ldr	r3, [pc, #28]	@ (8009188 <HAL_RTC_MspInit+0x60>)
 800916c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009170:	4a05      	ldr	r2, [pc, #20]	@ (8009188 <HAL_RTC_MspInit+0x60>)
 8009172:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009176:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800917a:	bf00      	nop
 800917c:	3798      	adds	r7, #152	@ 0x98
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	40002800 	.word	0x40002800
 8009188:	40021000 	.word	0x40021000

0800918c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009192:	4b0f      	ldr	r3, [pc, #60]	@ (80091d0 <HAL_MspInit+0x44>)
 8009194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009196:	4a0e      	ldr	r2, [pc, #56]	@ (80091d0 <HAL_MspInit+0x44>)
 8009198:	f043 0301 	orr.w	r3, r3, #1
 800919c:	6613      	str	r3, [r2, #96]	@ 0x60
 800919e:	4b0c      	ldr	r3, [pc, #48]	@ (80091d0 <HAL_MspInit+0x44>)
 80091a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091a2:	f003 0301 	and.w	r3, r3, #1
 80091a6:	607b      	str	r3, [r7, #4]
 80091a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80091aa:	4b09      	ldr	r3, [pc, #36]	@ (80091d0 <HAL_MspInit+0x44>)
 80091ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ae:	4a08      	ldr	r2, [pc, #32]	@ (80091d0 <HAL_MspInit+0x44>)
 80091b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80091b6:	4b06      	ldr	r3, [pc, #24]	@ (80091d0 <HAL_MspInit+0x44>)
 80091b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091be:	603b      	str	r3, [r7, #0]
 80091c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80091c2:	bf00      	nop
 80091c4:	370c      	adds	r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	40021000 	.word	0x40021000

080091d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80091d8:	bf00      	nop
 80091da:	e7fd      	b.n	80091d8 <NMI_Handler+0x4>

080091dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80091dc:	b480      	push	{r7}
 80091de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80091e0:	bf00      	nop
 80091e2:	e7fd      	b.n	80091e0 <HardFault_Handler+0x4>

080091e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80091e4:	b480      	push	{r7}
 80091e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80091e8:	bf00      	nop
 80091ea:	e7fd      	b.n	80091e8 <MemManage_Handler+0x4>

080091ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80091ec:	b480      	push	{r7}
 80091ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80091f0:	bf00      	nop
 80091f2:	e7fd      	b.n	80091f0 <BusFault_Handler+0x4>

080091f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80091f4:	b480      	push	{r7}
 80091f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80091f8:	bf00      	nop
 80091fa:	e7fd      	b.n	80091f8 <UsageFault_Handler+0x4>

080091fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80091fc:	b480      	push	{r7}
 80091fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009200:	bf00      	nop
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800920a:	b480      	push	{r7}
 800920c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800920e:	bf00      	nop
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009218:	b480      	push	{r7}
 800921a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800921c:	bf00      	nop
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr
	...

08009228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  TasktickCount++;
 800922c:	4b09      	ldr	r3, [pc, #36]	@ (8009254 <SysTick_Handler+0x2c>)
 800922e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009232:	1c50      	adds	r0, r2, #1
 8009234:	f143 0100 	adc.w	r1, r3, #0
 8009238:	4b06      	ldr	r3, [pc, #24]	@ (8009254 <SysTick_Handler+0x2c>)
 800923a:	e9c3 0100 	strd	r0, r1, [r3]
  SystickCount++;
 800923e:	4b06      	ldr	r3, [pc, #24]	@ (8009258 <SysTick_Handler+0x30>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3301      	adds	r3, #1
 8009244:	4a04      	ldr	r2, [pc, #16]	@ (8009258 <SysTick_Handler+0x30>)
 8009246:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009248:	f000 fcd2 	bl	8009bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  sys_tick_call_back();
 800924c:	f7ff fc9a 	bl	8008b84 <sys_tick_call_back>
  /* USER CODE END SysTick_IRQn 1 */
}
 8009250:	bf00      	nop
 8009252:	bd80      	pop	{r7, pc}
 8009254:	20001eb8 	.word	0x20001eb8
 8009258:	20001ec0 	.word	0x20001ec0

0800925c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8009260:	4802      	ldr	r0, [pc, #8]	@ (800926c <DMA1_Channel2_IRQHandler+0x10>)
 8009262:	f003 fade 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8009266:	bf00      	nop
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	20002250 	.word	0x20002250

08009270 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009274:	4802      	ldr	r0, [pc, #8]	@ (8009280 <DMA1_Channel3_IRQHandler+0x10>)
 8009276:	f003 fad4 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800927a:	bf00      	nop
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20002208 	.word	0x20002208

08009284 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8009288:	4802      	ldr	r0, [pc, #8]	@ (8009294 <DMA1_Channel4_IRQHandler+0x10>)
 800928a:	f003 faca 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800928e:	bf00      	nop
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	20002130 	.word	0x20002130

08009298 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800929c:	4802      	ldr	r0, [pc, #8]	@ (80092a8 <DMA1_Channel5_IRQHandler+0x10>)
 800929e:	f003 fac0 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80092a2:	bf00      	nop
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	200020e8 	.word	0x200020e8

080092ac <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80092b0:	4802      	ldr	r0, [pc, #8]	@ (80092bc <DMA1_Channel6_IRQHandler+0x10>)
 80092b2:	f003 fab6 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80092b6:	bf00      	nop
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	20002178 	.word	0x20002178

080092c0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80092c4:	4802      	ldr	r0, [pc, #8]	@ (80092d0 <DMA1_Channel7_IRQHandler+0x10>)
 80092c6:	f003 faac 	bl	800c822 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80092ca:	bf00      	nop
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	200021c0 	.word	0x200021c0

080092d4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80092d8:	4802      	ldr	r0, [pc, #8]	@ (80092e4 <ADC1_2_IRQHandler+0x10>)
 80092da:	f001 f83d 	bl	800a358 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80092de:	bf00      	nop
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20001e4c 	.word	0x20001e4c

080092e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80092ec:	4803      	ldr	r0, [pc, #12]	@ (80092fc <USART1_IRQHandler+0x14>)
 80092ee:	f006 fcc1 	bl	800fc74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  bsp_uart_idle_callback(&huart1);
 80092f2:	4802      	ldr	r0, [pc, #8]	@ (80092fc <USART1_IRQHandler+0x14>)
 80092f4:	f7fe fbd6 	bl	8007aa4 <bsp_uart_idle_callback>
  /* USER CODE END USART1_IRQn 1 */
}
 80092f8:	bf00      	nop
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	20001f50 	.word	0x20001f50

08009300 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009304:	4803      	ldr	r0, [pc, #12]	@ (8009314 <USART2_IRQHandler+0x14>)
 8009306:	f006 fcb5 	bl	800fc74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  bsp_uart_idle_callback(&huart2);
 800930a:	4802      	ldr	r0, [pc, #8]	@ (8009314 <USART2_IRQHandler+0x14>)
 800930c:	f7fe fbca 	bl	8007aa4 <bsp_uart_idle_callback>
  /* USER CODE END USART2_IRQn 1 */
}
 8009310:	bf00      	nop
 8009312:	bd80      	pop	{r7, pc}
 8009314:	20001fd8 	.word	0x20001fd8

08009318 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800931c:	4803      	ldr	r0, [pc, #12]	@ (800932c <USART3_IRQHandler+0x14>)
 800931e:	f006 fca9 	bl	800fc74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  bsp_uart_idle_callback(&huart3);
 8009322:	4802      	ldr	r0, [pc, #8]	@ (800932c <USART3_IRQHandler+0x14>)
 8009324:	f7fe fbbe 	bl	8007aa4 <bsp_uart_idle_callback>
  /* USER CODE END USART3_IRQn 1 */
}
 8009328:	bf00      	nop
 800932a:	bd80      	pop	{r7, pc}
 800932c:	20002060 	.word	0x20002060

08009330 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8009330:	b480      	push	{r7}
 8009332:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8009334:	4b06      	ldr	r3, [pc, #24]	@ (8009350 <SystemInit+0x20>)
 8009336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800933a:	4a05      	ldr	r2, [pc, #20]	@ (8009350 <SystemInit+0x20>)
 800933c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009340:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8009344:	bf00      	nop
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	e000ed00 	.word	0xe000ed00

08009354 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b096      	sub	sp, #88	@ 0x58
 8009358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800935a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800935e:	2200      	movs	r2, #0
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	605a      	str	r2, [r3, #4]
 8009364:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009366:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]
 800936e:	605a      	str	r2, [r3, #4]
 8009370:	609a      	str	r2, [r3, #8]
 8009372:	60da      	str	r2, [r3, #12]
 8009374:	611a      	str	r2, [r3, #16]
 8009376:	615a      	str	r2, [r3, #20]
 8009378:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800937a:	1d3b      	adds	r3, r7, #4
 800937c:	222c      	movs	r2, #44	@ 0x2c
 800937e:	2100      	movs	r1, #0
 8009380:	4618      	mov	r0, r3
 8009382:	f007 ff2d 	bl	80111e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009386:	4b59      	ldr	r3, [pc, #356]	@ (80094ec <MX_TIM1_Init+0x198>)
 8009388:	4a59      	ldr	r2, [pc, #356]	@ (80094f0 <MX_TIM1_Init+0x19c>)
 800938a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800938c:	4b57      	ldr	r3, [pc, #348]	@ (80094ec <MX_TIM1_Init+0x198>)
 800938e:	2200      	movs	r2, #0
 8009390:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8009392:	4b56      	ldr	r3, [pc, #344]	@ (80094ec <MX_TIM1_Init+0x198>)
 8009394:	2220      	movs	r2, #32
 8009396:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM_PERIOD_CLOCK;
 8009398:	4b54      	ldr	r3, [pc, #336]	@ (80094ec <MX_TIM1_Init+0x198>)
 800939a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800939e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80093a0:	4b52      	ldr	r3, [pc, #328]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093a2:	2200      	movs	r2, #0
 80093a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80093a6:	4b51      	ldr	r3, [pc, #324]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093a8:	2200      	movs	r2, #0
 80093aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80093ac:	4b4f      	ldr	r3, [pc, #316]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093ae:	2200      	movs	r2, #0
 80093b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80093b2:	484e      	ldr	r0, [pc, #312]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093b4:	f005 fbb4 	bl	800eb20 <HAL_TIM_PWM_Init>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80093be:	f7ff fe84 	bl	80090ca <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80093c2:	484a      	ldr	r0, [pc, #296]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093c4:	f005 f9ae 	bl	800e724 <HAL_TIM_OC_Init>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d001      	beq.n	80093d2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80093ce:	f7ff fe7c 	bl	80090ca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80093d2:	2370      	movs	r3, #112	@ 0x70
 80093d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC5REF;
 80093d6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80093da:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80093dc:	2380      	movs	r3, #128	@ 0x80
 80093de:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80093e0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80093e4:	4619      	mov	r1, r3
 80093e6:	4841      	ldr	r0, [pc, #260]	@ (80094ec <MX_TIM1_Init+0x198>)
 80093e8:	f006 fa28 	bl	800f83c <HAL_TIMEx_MasterConfigSynchronization>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d001      	beq.n	80093f6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80093f2:	f7ff fe6a 	bl	80090ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80093f6:	2360      	movs	r3, #96	@ 0x60
 80093f8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80093fa:	2300      	movs	r3, #0
 80093fc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80093fe:	2300      	movs	r3, #0
 8009400:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009402:	2300      	movs	r3, #0
 8009404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009406:	2300      	movs	r3, #0
 8009408:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800940a:	2300      	movs	r3, #0
 800940c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800940e:	2300      	movs	r3, #0
 8009410:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009412:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009416:	2200      	movs	r2, #0
 8009418:	4619      	mov	r1, r3
 800941a:	4834      	ldr	r0, [pc, #208]	@ (80094ec <MX_TIM1_Init+0x198>)
 800941c:	f005 fd58 	bl	800eed0 <HAL_TIM_PWM_ConfigChannel>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d001      	beq.n	800942a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8009426:	f7ff fe50 	bl	80090ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800942a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800942e:	2204      	movs	r2, #4
 8009430:	4619      	mov	r1, r3
 8009432:	482e      	ldr	r0, [pc, #184]	@ (80094ec <MX_TIM1_Init+0x198>)
 8009434:	f005 fd4c 	bl	800eed0 <HAL_TIM_PWM_ConfigChannel>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d001      	beq.n	8009442 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800943e:	f7ff fe44 	bl	80090ca <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009442:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009446:	2208      	movs	r2, #8
 8009448:	4619      	mov	r1, r3
 800944a:	4828      	ldr	r0, [pc, #160]	@ (80094ec <MX_TIM1_Init+0x198>)
 800944c:	f005 fd40 	bl	800eed0 <HAL_TIM_PWM_ConfigChannel>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d001      	beq.n	800945a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8009456:	f7ff fe38 	bl	80090ca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800945a:	2330      	movs	r3, #48	@ 0x30
 800945c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800945e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009462:	220c      	movs	r2, #12
 8009464:	4619      	mov	r1, r3
 8009466:	4821      	ldr	r0, [pc, #132]	@ (80094ec <MX_TIM1_Init+0x198>)
 8009468:	f005 fcb8 	bl	800eddc <HAL_TIM_OC_ConfigChannel>
 800946c:	4603      	mov	r3, r0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8009472:	f7ff fe2a 	bl	80090ca <Error_Handler>
  }
  sConfigOC.Pulse = PWM_ADC_INJECT_TIME;
 8009476:	f640 7378 	movw	r3, #3960	@ 0xf78
 800947a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 800947c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009480:	2210      	movs	r2, #16
 8009482:	4619      	mov	r1, r3
 8009484:	4819      	ldr	r0, [pc, #100]	@ (80094ec <MX_TIM1_Init+0x198>)
 8009486:	f005 fca9 	bl	800eddc <HAL_TIM_OC_ConfigChannel>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d001      	beq.n	8009494 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8009490:	f7ff fe1b 	bl	80090ca <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8009494:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009498:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800949a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800949e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80094a4:	2300      	movs	r3, #0
 80094a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80094a8:	2300      	movs	r3, #0
 80094aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80094ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80094b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80094b2:	2300      	movs	r3, #0
 80094b4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80094b6:	2300      	movs	r3, #0
 80094b8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80094ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80094be:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80094c4:	2300      	movs	r3, #0
 80094c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80094c8:	1d3b      	adds	r3, r7, #4
 80094ca:	4619      	mov	r1, r3
 80094cc:	4807      	ldr	r0, [pc, #28]	@ (80094ec <MX_TIM1_Init+0x198>)
 80094ce:	f006 fa3d 	bl	800f94c <HAL_TIMEx_ConfigBreakDeadTime>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d001      	beq.n	80094dc <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 80094d8:	f7ff fdf7 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80094dc:	4803      	ldr	r0, [pc, #12]	@ (80094ec <MX_TIM1_Init+0x198>)
 80094de:	f000 f829 	bl	8009534 <HAL_TIM_MspPostInit>

}
 80094e2:	bf00      	nop
 80094e4:	3758      	adds	r7, #88	@ 0x58
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	bf00      	nop
 80094ec:	20001f04 	.word	0x20001f04
 80094f0:	40012c00 	.word	0x40012c00

080094f4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b085      	sub	sp, #20
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a0a      	ldr	r2, [pc, #40]	@ (800952c <HAL_TIM_PWM_MspInit+0x38>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d10b      	bne.n	800951e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009506:	4b0a      	ldr	r3, [pc, #40]	@ (8009530 <HAL_TIM_PWM_MspInit+0x3c>)
 8009508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800950a:	4a09      	ldr	r2, [pc, #36]	@ (8009530 <HAL_TIM_PWM_MspInit+0x3c>)
 800950c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009510:	6613      	str	r3, [r2, #96]	@ 0x60
 8009512:	4b07      	ldr	r3, [pc, #28]	@ (8009530 <HAL_TIM_PWM_MspInit+0x3c>)
 8009514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009516:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800951a:	60fb      	str	r3, [r7, #12]
 800951c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800951e:	bf00      	nop
 8009520:	3714      	adds	r7, #20
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	40012c00 	.word	0x40012c00
 8009530:	40021000 	.word	0x40021000

08009534 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b088      	sub	sp, #32
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800953c:	f107 030c 	add.w	r3, r7, #12
 8009540:	2200      	movs	r2, #0
 8009542:	601a      	str	r2, [r3, #0]
 8009544:	605a      	str	r2, [r3, #4]
 8009546:	609a      	str	r2, [r3, #8]
 8009548:	60da      	str	r2, [r3, #12]
 800954a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a12      	ldr	r2, [pc, #72]	@ (800959c <HAL_TIM_MspPostInit+0x68>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d11d      	bne.n	8009592 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009556:	4b12      	ldr	r3, [pc, #72]	@ (80095a0 <HAL_TIM_MspPostInit+0x6c>)
 8009558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800955a:	4a11      	ldr	r2, [pc, #68]	@ (80095a0 <HAL_TIM_MspPostInit+0x6c>)
 800955c:	f043 0301 	orr.w	r3, r3, #1
 8009560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009562:	4b0f      	ldr	r3, [pc, #60]	@ (80095a0 <HAL_TIM_MspPostInit+0x6c>)
 8009564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	60bb      	str	r3, [r7, #8]
 800956c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800956e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8009572:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009574:	2302      	movs	r3, #2
 8009576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009578:	2300      	movs	r3, #0
 800957a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800957c:	2300      	movs	r3, #0
 800957e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8009580:	2301      	movs	r3, #1
 8009582:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009584:	f107 030c 	add.w	r3, r7, #12
 8009588:	4619      	mov	r1, r3
 800958a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800958e:	f003 fa27 	bl	800c9e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8009592:	bf00      	nop
 8009594:	3720      	adds	r7, #32
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	40012c00 	.word	0x40012c00
 80095a0:	40021000 	.word	0x40021000

080095a4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80095a8:	4b14      	ldr	r3, [pc, #80]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095aa:	4a15      	ldr	r2, [pc, #84]	@ (8009600 <MX_USART1_UART_Init+0x5c>)
 80095ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80095ae:	4b13      	ldr	r3, [pc, #76]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80095b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80095b6:	4b11      	ldr	r3, [pc, #68]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80095bc:	4b0f      	ldr	r3, [pc, #60]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095be:	2200      	movs	r2, #0
 80095c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80095c2:	4b0e      	ldr	r3, [pc, #56]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80095c8:	4b0c      	ldr	r3, [pc, #48]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095ca:	220c      	movs	r2, #12
 80095cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095ce:	4b0b      	ldr	r3, [pc, #44]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095d0:	2200      	movs	r2, #0
 80095d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80095d4:	4b09      	ldr	r3, [pc, #36]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095d6:	2200      	movs	r2, #0
 80095d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80095da:	4b08      	ldr	r3, [pc, #32]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095dc:	2200      	movs	r2, #0
 80095de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80095e0:	4b06      	ldr	r3, [pc, #24]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80095e6:	4805      	ldr	r0, [pc, #20]	@ (80095fc <MX_USART1_UART_Init+0x58>)
 80095e8:	f006 fa2e 	bl	800fa48 <HAL_UART_Init>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d001      	beq.n	80095f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80095f2:	f7ff fd6a 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80095f6:	bf00      	nop
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	20001f50 	.word	0x20001f50
 8009600:	40013800 	.word	0x40013800

08009604 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009608:	4b15      	ldr	r3, [pc, #84]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 800960a:	4a16      	ldr	r2, [pc, #88]	@ (8009664 <MX_USART2_UART_Init+0x60>)
 800960c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2500000;
 800960e:	4b14      	ldr	r3, [pc, #80]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009610:	4a15      	ldr	r2, [pc, #84]	@ (8009668 <MX_USART2_UART_Init+0x64>)
 8009612:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009614:	4b12      	ldr	r3, [pc, #72]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009616:	2200      	movs	r2, #0
 8009618:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800961a:	4b11      	ldr	r3, [pc, #68]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 800961c:	2200      	movs	r2, #0
 800961e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009620:	4b0f      	ldr	r3, [pc, #60]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009622:	2200      	movs	r2, #0
 8009624:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009626:	4b0e      	ldr	r3, [pc, #56]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009628:	220c      	movs	r2, #12
 800962a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800962c:	4b0c      	ldr	r3, [pc, #48]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 800962e:	2200      	movs	r2, #0
 8009630:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009632:	4b0b      	ldr	r3, [pc, #44]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009634:	2200      	movs	r2, #0
 8009636:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009638:	4b09      	ldr	r3, [pc, #36]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 800963a:	2200      	movs	r2, #0
 800963c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800963e:	4b08      	ldr	r3, [pc, #32]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 8009640:	2200      	movs	r2, #0
 8009642:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8009644:	2300      	movs	r3, #0
 8009646:	2200      	movs	r2, #0
 8009648:	2100      	movs	r1, #0
 800964a:	4805      	ldr	r0, [pc, #20]	@ (8009660 <MX_USART2_UART_Init+0x5c>)
 800964c:	f007 fd57 	bl	80110fe <HAL_RS485Ex_Init>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8009656:	f7ff fd38 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800965a:	bf00      	nop
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	20001fd8 	.word	0x20001fd8
 8009664:	40004400 	.word	0x40004400
 8009668:	002625a0 	.word	0x002625a0

0800966c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8009670:	4b14      	ldr	r3, [pc, #80]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009672:	4a15      	ldr	r2, [pc, #84]	@ (80096c8 <MX_USART3_UART_Init+0x5c>)
 8009674:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8009676:	4b13      	ldr	r3, [pc, #76]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009678:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800967c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800967e:	4b11      	ldr	r3, [pc, #68]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009680:	2200      	movs	r2, #0
 8009682:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009684:	4b0f      	ldr	r3, [pc, #60]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009686:	2200      	movs	r2, #0
 8009688:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800968a:	4b0e      	ldr	r3, [pc, #56]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 800968c:	2200      	movs	r2, #0
 800968e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009690:	4b0c      	ldr	r3, [pc, #48]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009692:	220c      	movs	r2, #12
 8009694:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009696:	4b0b      	ldr	r3, [pc, #44]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 8009698:	2200      	movs	r2, #0
 800969a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800969c:	4b09      	ldr	r3, [pc, #36]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 800969e:	2200      	movs	r2, #0
 80096a0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80096a2:	4b08      	ldr	r3, [pc, #32]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 80096a4:	2200      	movs	r2, #0
 80096a6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80096a8:	4b06      	ldr	r3, [pc, #24]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80096ae:	4805      	ldr	r0, [pc, #20]	@ (80096c4 <MX_USART3_UART_Init+0x58>)
 80096b0:	f006 f9ca 	bl	800fa48 <HAL_UART_Init>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80096ba:	f7ff fd06 	bl	80090ca <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80096be:	bf00      	nop
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20002060 	.word	0x20002060
 80096c8:	40004800 	.word	0x40004800

080096cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b0b0      	sub	sp, #192	@ 0xc0
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096d4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80096d8:	2200      	movs	r2, #0
 80096da:	601a      	str	r2, [r3, #0]
 80096dc:	605a      	str	r2, [r3, #4]
 80096de:	609a      	str	r2, [r3, #8]
 80096e0:	60da      	str	r2, [r3, #12]
 80096e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80096e4:	f107 0320 	add.w	r3, r7, #32
 80096e8:	228c      	movs	r2, #140	@ 0x8c
 80096ea:	2100      	movs	r1, #0
 80096ec:	4618      	mov	r0, r3
 80096ee:	f007 fd77 	bl	80111e0 <memset>
  if(uartHandle->Instance==USART1)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a9c      	ldr	r2, [pc, #624]	@ (8009968 <HAL_UART_MspInit+0x29c>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	f040 8096 	bne.w	800982a <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80096fe:	2301      	movs	r3, #1
 8009700:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009702:	2300      	movs	r3, #0
 8009704:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009706:	f107 0320 	add.w	r3, r7, #32
 800970a:	4618      	mov	r0, r3
 800970c:	f004 f9b2 	bl	800da74 <HAL_RCCEx_PeriphCLKConfig>
 8009710:	4603      	mov	r3, r0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d001      	beq.n	800971a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8009716:	f7ff fcd8 	bl	80090ca <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800971a:	4b94      	ldr	r3, [pc, #592]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 800971c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800971e:	4a93      	ldr	r2, [pc, #588]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009724:	6613      	str	r3, [r2, #96]	@ 0x60
 8009726:	4b91      	ldr	r3, [pc, #580]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800972a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800972e:	61fb      	str	r3, [r7, #28]
 8009730:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009732:	4b8e      	ldr	r3, [pc, #568]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009736:	4a8d      	ldr	r2, [pc, #564]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009738:	f043 0302 	orr.w	r3, r3, #2
 800973c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800973e:	4b8b      	ldr	r3, [pc, #556]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009742:	f003 0302 	and.w	r3, r3, #2
 8009746:	61bb      	str	r3, [r7, #24]
 8009748:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800974a:	23c0      	movs	r3, #192	@ 0xc0
 800974c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009750:	2302      	movs	r3, #2
 8009752:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009756:	2300      	movs	r3, #0
 8009758:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800975c:	2303      	movs	r3, #3
 800975e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009762:	2307      	movs	r3, #7
 8009764:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009768:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800976c:	4619      	mov	r1, r3
 800976e:	4880      	ldr	r0, [pc, #512]	@ (8009970 <HAL_UART_MspInit+0x2a4>)
 8009770:	f003 f936 	bl	800c9e0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8009774:	4b7f      	ldr	r3, [pc, #508]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 8009776:	4a80      	ldr	r2, [pc, #512]	@ (8009978 <HAL_UART_MspInit+0x2ac>)
 8009778:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800977a:	4b7e      	ldr	r3, [pc, #504]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 800977c:	2202      	movs	r2, #2
 800977e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009780:	4b7c      	ldr	r3, [pc, #496]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 8009782:	2200      	movs	r2, #0
 8009784:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009786:	4b7b      	ldr	r3, [pc, #492]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 8009788:	2200      	movs	r2, #0
 800978a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800978c:	4b79      	ldr	r3, [pc, #484]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 800978e:	2280      	movs	r2, #128	@ 0x80
 8009790:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009792:	4b78      	ldr	r3, [pc, #480]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 8009794:	2200      	movs	r2, #0
 8009796:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009798:	4b76      	ldr	r3, [pc, #472]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 800979a:	2200      	movs	r2, #0
 800979c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800979e:	4b75      	ldr	r3, [pc, #468]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 80097a0:	2220      	movs	r2, #32
 80097a2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80097a4:	4b73      	ldr	r3, [pc, #460]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 80097a6:	2200      	movs	r2, #0
 80097a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80097aa:	4872      	ldr	r0, [pc, #456]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 80097ac:	f002 fea2 	bl	800c4f4 <HAL_DMA_Init>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80097b6:	f7ff fc88 	bl	80090ca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a6d      	ldr	r2, [pc, #436]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 80097be:	675a      	str	r2, [r3, #116]	@ 0x74
 80097c0:	4a6c      	ldr	r2, [pc, #432]	@ (8009974 <HAL_UART_MspInit+0x2a8>)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80097c6:	4b6d      	ldr	r3, [pc, #436]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097c8:	4a6d      	ldr	r2, [pc, #436]	@ (8009980 <HAL_UART_MspInit+0x2b4>)
 80097ca:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80097cc:	4b6b      	ldr	r3, [pc, #428]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097ce:	2202      	movs	r2, #2
 80097d0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80097d2:	4b6a      	ldr	r3, [pc, #424]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097d4:	2210      	movs	r2, #16
 80097d6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80097d8:	4b68      	ldr	r3, [pc, #416]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097da:	2200      	movs	r2, #0
 80097dc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80097de:	4b67      	ldr	r3, [pc, #412]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097e0:	2280      	movs	r2, #128	@ 0x80
 80097e2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80097e4:	4b65      	ldr	r3, [pc, #404]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097e6:	2200      	movs	r2, #0
 80097e8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80097ea:	4b64      	ldr	r3, [pc, #400]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097ec:	2200      	movs	r2, #0
 80097ee:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80097f0:	4b62      	ldr	r3, [pc, #392]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097f2:	2200      	movs	r2, #0
 80097f4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80097f6:	4b61      	ldr	r3, [pc, #388]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80097fc:	485f      	ldr	r0, [pc, #380]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 80097fe:	f002 fe79 	bl	800c4f4 <HAL_DMA_Init>
 8009802:	4603      	mov	r3, r0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d001      	beq.n	800980c <HAL_UART_MspInit+0x140>
    {
      Error_Handler();
 8009808:	f7ff fc5f 	bl	80090ca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a5b      	ldr	r2, [pc, #364]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 8009810:	671a      	str	r2, [r3, #112]	@ 0x70
 8009812:	4a5a      	ldr	r2, [pc, #360]	@ (800997c <HAL_UART_MspInit+0x2b0>)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8009818:	2200      	movs	r2, #0
 800981a:	2102      	movs	r1, #2
 800981c:	2025      	movs	r0, #37	@ 0x25
 800981e:	f002 fe32 	bl	800c486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009822:	2025      	movs	r0, #37	@ 0x25
 8009824:	f002 fe4b 	bl	800c4be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8009828:	e151      	b.n	8009ace <HAL_UART_MspInit+0x402>
  else if(uartHandle->Instance==USART2)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a55      	ldr	r2, [pc, #340]	@ (8009984 <HAL_UART_MspInit+0x2b8>)
 8009830:	4293      	cmp	r3, r2
 8009832:	f040 80b1 	bne.w	8009998 <HAL_UART_MspInit+0x2cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8009836:	2302      	movs	r3, #2
 8009838:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800983a:	2300      	movs	r3, #0
 800983c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800983e:	f107 0320 	add.w	r3, r7, #32
 8009842:	4618      	mov	r0, r3
 8009844:	f004 f916 	bl	800da74 <HAL_RCCEx_PeriphCLKConfig>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d001      	beq.n	8009852 <HAL_UART_MspInit+0x186>
      Error_Handler();
 800984e:	f7ff fc3c 	bl	80090ca <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009852:	4b46      	ldr	r3, [pc, #280]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009856:	4a45      	ldr	r2, [pc, #276]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800985c:	6593      	str	r3, [r2, #88]	@ 0x58
 800985e:	4b43      	ldr	r3, [pc, #268]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009866:	617b      	str	r3, [r7, #20]
 8009868:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800986a:	4b40      	ldr	r3, [pc, #256]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 800986c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800986e:	4a3f      	ldr	r2, [pc, #252]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009870:	f043 0301 	orr.w	r3, r3, #1
 8009874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009876:	4b3d      	ldr	r3, [pc, #244]	@ (800996c <HAL_UART_MspInit+0x2a0>)
 8009878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	613b      	str	r3, [r7, #16]
 8009880:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8009882:	230e      	movs	r3, #14
 8009884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009888:	2302      	movs	r3, #2
 800988a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800988e:	2300      	movs	r3, #0
 8009890:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009894:	2303      	movs	r3, #3
 8009896:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800989a:	2307      	movs	r3, #7
 800989c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80098a0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80098a4:	4619      	mov	r1, r3
 80098a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80098aa:	f003 f899 	bl	800c9e0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80098ae:	4b36      	ldr	r3, [pc, #216]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098b0:	4a36      	ldr	r2, [pc, #216]	@ (800998c <HAL_UART_MspInit+0x2c0>)
 80098b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80098b4:	4b34      	ldr	r3, [pc, #208]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098b6:	2202      	movs	r2, #2
 80098b8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80098ba:	4b33      	ldr	r3, [pc, #204]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098bc:	2200      	movs	r2, #0
 80098be:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80098c0:	4b31      	ldr	r3, [pc, #196]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80098c6:	4b30      	ldr	r3, [pc, #192]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098c8:	2280      	movs	r2, #128	@ 0x80
 80098ca:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80098cc:	4b2e      	ldr	r3, [pc, #184]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098ce:	2200      	movs	r2, #0
 80098d0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80098d2:	4b2d      	ldr	r3, [pc, #180]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80098d8:	4b2b      	ldr	r3, [pc, #172]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098da:	2220      	movs	r2, #32
 80098dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80098de:	4b2a      	ldr	r3, [pc, #168]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80098e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80098e6:	4828      	ldr	r0, [pc, #160]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098e8:	f002 fe04 	bl	800c4f4 <HAL_DMA_Init>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d001      	beq.n	80098f6 <HAL_UART_MspInit+0x22a>
      Error_Handler();
 80098f2:	f7ff fbea 	bl	80090ca <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a23      	ldr	r2, [pc, #140]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098fa:	675a      	str	r2, [r3, #116]	@ 0x74
 80098fc:	4a22      	ldr	r2, [pc, #136]	@ (8009988 <HAL_UART_MspInit+0x2bc>)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8009902:	4b23      	ldr	r3, [pc, #140]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009904:	4a23      	ldr	r2, [pc, #140]	@ (8009994 <HAL_UART_MspInit+0x2c8>)
 8009906:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8009908:	4b21      	ldr	r3, [pc, #132]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 800990a:	2202      	movs	r2, #2
 800990c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800990e:	4b20      	ldr	r3, [pc, #128]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009910:	2210      	movs	r2, #16
 8009912:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009914:	4b1e      	ldr	r3, [pc, #120]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009916:	2200      	movs	r2, #0
 8009918:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800991a:	4b1d      	ldr	r3, [pc, #116]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 800991c:	2280      	movs	r2, #128	@ 0x80
 800991e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009920:	4b1b      	ldr	r3, [pc, #108]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009922:	2200      	movs	r2, #0
 8009924:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009926:	4b1a      	ldr	r3, [pc, #104]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009928:	2200      	movs	r2, #0
 800992a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800992c:	4b18      	ldr	r3, [pc, #96]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 800992e:	2200      	movs	r2, #0
 8009930:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8009932:	4b17      	ldr	r3, [pc, #92]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009934:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009938:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800993a:	4815      	ldr	r0, [pc, #84]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 800993c:	f002 fdda 	bl	800c4f4 <HAL_DMA_Init>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d001      	beq.n	800994a <HAL_UART_MspInit+0x27e>
      Error_Handler();
 8009946:	f7ff fbc0 	bl	80090ca <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a10      	ldr	r2, [pc, #64]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 800994e:	671a      	str	r2, [r3, #112]	@ 0x70
 8009950:	4a0f      	ldr	r2, [pc, #60]	@ (8009990 <HAL_UART_MspInit+0x2c4>)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009956:	2200      	movs	r2, #0
 8009958:	2100      	movs	r1, #0
 800995a:	2026      	movs	r0, #38	@ 0x26
 800995c:	f002 fd93 	bl	800c486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8009960:	2026      	movs	r0, #38	@ 0x26
 8009962:	f002 fdac 	bl	800c4be <HAL_NVIC_EnableIRQ>
}
 8009966:	e0b2      	b.n	8009ace <HAL_UART_MspInit+0x402>
 8009968:	40013800 	.word	0x40013800
 800996c:	40021000 	.word	0x40021000
 8009970:	48000400 	.word	0x48000400
 8009974:	200020e8 	.word	0x200020e8
 8009978:	40020058 	.word	0x40020058
 800997c:	20002130 	.word	0x20002130
 8009980:	40020044 	.word	0x40020044
 8009984:	40004400 	.word	0x40004400
 8009988:	20002178 	.word	0x20002178
 800998c:	4002006c 	.word	0x4002006c
 8009990:	200021c0 	.word	0x200021c0
 8009994:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a4e      	ldr	r2, [pc, #312]	@ (8009ad8 <HAL_UART_MspInit+0x40c>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	f040 8095 	bne.w	8009ace <HAL_UART_MspInit+0x402>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80099a4:	2304      	movs	r3, #4
 80099a6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80099a8:	2300      	movs	r3, #0
 80099aa:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80099ac:	f107 0320 	add.w	r3, r7, #32
 80099b0:	4618      	mov	r0, r3
 80099b2:	f004 f85f 	bl	800da74 <HAL_RCCEx_PeriphCLKConfig>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d001      	beq.n	80099c0 <HAL_UART_MspInit+0x2f4>
      Error_Handler();
 80099bc:	f7ff fb85 	bl	80090ca <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80099c0:	4b46      	ldr	r3, [pc, #280]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099c4:	4a45      	ldr	r2, [pc, #276]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80099ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80099cc:	4b43      	ldr	r3, [pc, #268]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099d4:	60fb      	str	r3, [r7, #12]
 80099d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80099d8:	4b40      	ldr	r3, [pc, #256]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099dc:	4a3f      	ldr	r2, [pc, #252]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099de:	f043 0304 	orr.w	r3, r3, #4
 80099e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80099e4:	4b3d      	ldr	r3, [pc, #244]	@ (8009adc <HAL_UART_MspInit+0x410>)
 80099e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099e8:	f003 0304 	and.w	r3, r3, #4
 80099ec:	60bb      	str	r3, [r7, #8]
 80099ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80099f0:	2330      	movs	r3, #48	@ 0x30
 80099f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099f6:	2302      	movs	r3, #2
 80099f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099fc:	2301      	movs	r3, #1
 80099fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a02:	2303      	movs	r3, #3
 8009a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009a08:	2307      	movs	r3, #7
 8009a0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009a0e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8009a12:	4619      	mov	r1, r3
 8009a14:	4832      	ldr	r0, [pc, #200]	@ (8009ae0 <HAL_UART_MspInit+0x414>)
 8009a16:	f002 ffe3 	bl	800c9e0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8009a1a:	4b32      	ldr	r3, [pc, #200]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a1c:	4a32      	ldr	r2, [pc, #200]	@ (8009ae8 <HAL_UART_MspInit+0x41c>)
 8009a1e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_2;
 8009a20:	4b30      	ldr	r3, [pc, #192]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a22:	2202      	movs	r2, #2
 8009a24:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009a26:	4b2f      	ldr	r3, [pc, #188]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a28:	2200      	movs	r2, #0
 8009a2a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a2e:	2200      	movs	r2, #0
 8009a30:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009a32:	4b2c      	ldr	r3, [pc, #176]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a34:	2280      	movs	r2, #128	@ 0x80
 8009a36:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009a38:	4b2a      	ldr	r3, [pc, #168]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009a3e:	4b29      	ldr	r3, [pc, #164]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8009a44:	4b27      	ldr	r3, [pc, #156]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a46:	2220      	movs	r2, #32
 8009a48:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009a4a:	4b26      	ldr	r3, [pc, #152]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8009a50:	4824      	ldr	r0, [pc, #144]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a52:	f002 fd4f 	bl	800c4f4 <HAL_DMA_Init>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d001      	beq.n	8009a60 <HAL_UART_MspInit+0x394>
      Error_Handler();
 8009a5c:	f7ff fb35 	bl	80090ca <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a20      	ldr	r2, [pc, #128]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a64:	675a      	str	r2, [r3, #116]	@ 0x74
 8009a66:	4a1f      	ldr	r2, [pc, #124]	@ (8009ae4 <HAL_UART_MspInit+0x418>)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8009a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a6e:	4a20      	ldr	r2, [pc, #128]	@ (8009af0 <HAL_UART_MspInit+0x424>)
 8009a70:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 8009a72:	4b1e      	ldr	r3, [pc, #120]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a74:	2202      	movs	r2, #2
 8009a76:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009a78:	4b1c      	ldr	r3, [pc, #112]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a7a:	2210      	movs	r2, #16
 8009a7c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a80:	2200      	movs	r2, #0
 8009a82:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009a84:	4b19      	ldr	r3, [pc, #100]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a86:	2280      	movs	r2, #128	@ 0x80
 8009a88:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009a8a:	4b18      	ldr	r3, [pc, #96]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009a90:	4b16      	ldr	r3, [pc, #88]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a92:	2200      	movs	r2, #0
 8009a94:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8009a96:	4b15      	ldr	r3, [pc, #84]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a98:	2200      	movs	r2, #0
 8009a9a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009a9c:	4b13      	ldr	r3, [pc, #76]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8009aa2:	4812      	ldr	r0, [pc, #72]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009aa4:	f002 fd26 	bl	800c4f4 <HAL_DMA_Init>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d001      	beq.n	8009ab2 <HAL_UART_MspInit+0x3e6>
      Error_Handler();
 8009aae:	f7ff fb0c 	bl	80090ca <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009ab6:	671a      	str	r2, [r3, #112]	@ 0x70
 8009ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8009aec <HAL_UART_MspInit+0x420>)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2100      	movs	r1, #0
 8009ac2:	2027      	movs	r0, #39	@ 0x27
 8009ac4:	f002 fcdf 	bl	800c486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009ac8:	2027      	movs	r0, #39	@ 0x27
 8009aca:	f002 fcf8 	bl	800c4be <HAL_NVIC_EnableIRQ>
}
 8009ace:	bf00      	nop
 8009ad0:	37c0      	adds	r7, #192	@ 0xc0
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	40004800 	.word	0x40004800
 8009adc:	40021000 	.word	0x40021000
 8009ae0:	48000800 	.word	0x48000800
 8009ae4:	20002208 	.word	0x20002208
 8009ae8:	40020030 	.word	0x40020030
 8009aec:	20002250 	.word	0x20002250
 8009af0:	4002001c 	.word	0x4002001c

08009af4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009af4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009b2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009af8:	f7ff fc1a 	bl	8009330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009afc:	480c      	ldr	r0, [pc, #48]	@ (8009b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8009afe:	490d      	ldr	r1, [pc, #52]	@ (8009b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009b00:	4a0d      	ldr	r2, [pc, #52]	@ (8009b38 <LoopForever+0xe>)
  movs r3, #0
 8009b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009b04:	e002      	b.n	8009b0c <LoopCopyDataInit>

08009b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009b0a:	3304      	adds	r3, #4

08009b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009b10:	d3f9      	bcc.n	8009b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009b12:	4a0a      	ldr	r2, [pc, #40]	@ (8009b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8009b14:	4c0a      	ldr	r4, [pc, #40]	@ (8009b40 <LoopForever+0x16>)
  movs r3, #0
 8009b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009b18:	e001      	b.n	8009b1e <LoopFillZerobss>

08009b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009b1c:	3204      	adds	r2, #4

08009b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009b20:	d3fb      	bcc.n	8009b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009b22:	f007 fb6b 	bl	80111fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009b26:	f7ff f927 	bl	8008d78 <main>

08009b2a <LoopForever>:

LoopForever:
    b LoopForever
 8009b2a:	e7fe      	b.n	8009b2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009b2c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8009b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009b34:	20001a14 	.word	0x20001a14
  ldr r2, =_sidata
 8009b38:	08011d3c 	.word	0x08011d3c
  ldr r2, =_sbss
 8009b3c:	20001a18 	.word	0x20001a18
  ldr r4, =_ebss
 8009b40:	200023d4 	.word	0x200023d4

08009b44 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009b44:	e7fe      	b.n	8009b44 <ADC3_IRQHandler>

08009b46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b082      	sub	sp, #8
 8009b4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b50:	2003      	movs	r0, #3
 8009b52:	f002 fc8d 	bl	800c470 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009b56:	200f      	movs	r0, #15
 8009b58:	f000 f80e 	bl	8009b78 <HAL_InitTick>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d002      	beq.n	8009b68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	71fb      	strb	r3, [r7, #7]
 8009b66:	e001      	b.n	8009b6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009b68:	f7ff fb10 	bl	800918c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009b6c:	79fb      	ldrb	r3, [r7, #7]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009b84:	4b17      	ldr	r3, [pc, #92]	@ (8009be4 <HAL_InitTick+0x6c>)
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d023      	beq.n	8009bd4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009b8c:	4b16      	ldr	r3, [pc, #88]	@ (8009be8 <HAL_InitTick+0x70>)
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	4b14      	ldr	r3, [pc, #80]	@ (8009be4 <HAL_InitTick+0x6c>)
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	4619      	mov	r1, r3
 8009b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f002 fc99 	bl	800c4da <HAL_SYSTICK_Config>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10f      	bne.n	8009bce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2b0f      	cmp	r3, #15
 8009bb2:	d809      	bhi.n	8009bc8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	6879      	ldr	r1, [r7, #4]
 8009bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bbc:	f002 fc63 	bl	800c486 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8009bec <HAL_InitTick+0x74>)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6013      	str	r3, [r2, #0]
 8009bc6:	e007      	b.n	8009bd8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	73fb      	strb	r3, [r7, #15]
 8009bcc:	e004      	b.n	8009bd8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	73fb      	strb	r3, [r7, #15]
 8009bd2:	e001      	b.n	8009bd8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}
 8009be2:	bf00      	nop
 8009be4:	200019c0 	.word	0x200019c0
 8009be8:	200019b8 	.word	0x200019b8
 8009bec:	200019bc 	.word	0x200019bc

08009bf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009bf4:	4b06      	ldr	r3, [pc, #24]	@ (8009c10 <HAL_IncTick+0x20>)
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	4b06      	ldr	r3, [pc, #24]	@ (8009c14 <HAL_IncTick+0x24>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4413      	add	r3, r2
 8009c00:	4a04      	ldr	r2, [pc, #16]	@ (8009c14 <HAL_IncTick+0x24>)
 8009c02:	6013      	str	r3, [r2, #0]
}
 8009c04:	bf00      	nop
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
 8009c0e:	bf00      	nop
 8009c10:	200019c0 	.word	0x200019c0
 8009c14:	20002298 	.word	0x20002298

08009c18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8009c1c:	4b03      	ldr	r3, [pc, #12]	@ (8009c2c <HAL_GetTick+0x14>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	20002298 	.word	0x20002298

08009c30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009c38:	f7ff ffee 	bl	8009c18 <HAL_GetTick>
 8009c3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c48:	d005      	beq.n	8009c56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8009c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8009c74 <HAL_Delay+0x44>)
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	4413      	add	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009c56:	bf00      	nop
 8009c58:	f7ff ffde 	bl	8009c18 <HAL_GetTick>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	68fa      	ldr	r2, [r7, #12]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d8f7      	bhi.n	8009c58 <HAL_Delay+0x28>
  {
  }
}
 8009c68:	bf00      	nop
 8009c6a:	bf00      	nop
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	200019c0 	.word	0x200019c0

08009c78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	431a      	orrs	r2, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	609a      	str	r2, [r3, #8]
}
 8009c92:	bf00      	nop
 8009c94:	370c      	adds	r7, #12
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr

08009c9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b083      	sub	sp, #12
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
 8009ca6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	431a      	orrs	r2, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	609a      	str	r2, [r3, #8]
}
 8009cb8:	bf00      	nop
 8009cba:	370c      	adds	r7, #12
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b087      	sub	sp, #28
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
 8009cec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	3360      	adds	r3, #96	@ 0x60
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	4413      	add	r3, r2
 8009cfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	4b08      	ldr	r3, [pc, #32]	@ (8009d24 <LL_ADC_SetOffset+0x44>)
 8009d02:	4013      	ands	r3, r2
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8009d0a:	683a      	ldr	r2, [r7, #0]
 8009d0c:	430a      	orrs	r2, r1
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8009d18:	bf00      	nop
 8009d1a:	371c      	adds	r7, #28
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr
 8009d24:	03fff000 	.word	0x03fff000

08009d28 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b085      	sub	sp, #20
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	3360      	adds	r3, #96	@ 0x60
 8009d36:	461a      	mov	r2, r3
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	4413      	add	r3, r2
 8009d3e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b087      	sub	sp, #28
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	60b9      	str	r1, [r7, #8]
 8009d5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	3360      	adds	r3, #96	@ 0x60
 8009d64:	461a      	mov	r2, r3
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	4413      	add	r3, r2
 8009d6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	431a      	orrs	r2, r3
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009d7e:	bf00      	nop
 8009d80:	371c      	adds	r7, #28
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
 8009d92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	695b      	ldr	r3, [r3, #20]
 8009d98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	615a      	str	r2, [r3, #20]
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d101      	bne.n	8009dc8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e000      	b.n	8009dca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	370c      	adds	r7, #12
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b087      	sub	sp, #28
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	60f8      	str	r0, [r7, #12]
 8009dde:	60b9      	str	r1, [r7, #8]
 8009de0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	3330      	adds	r3, #48	@ 0x30
 8009de6:	461a      	mov	r2, r3
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	0a1b      	lsrs	r3, r3, #8
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	f003 030c 	and.w	r3, r3, #12
 8009df2:	4413      	add	r3, r2
 8009df4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	f003 031f 	and.w	r3, r3, #31
 8009e00:	211f      	movs	r1, #31
 8009e02:	fa01 f303 	lsl.w	r3, r1, r3
 8009e06:	43db      	mvns	r3, r3
 8009e08:	401a      	ands	r2, r3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	0e9b      	lsrs	r3, r3, #26
 8009e0e:	f003 011f 	and.w	r1, r3, #31
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	f003 031f 	and.w	r3, r3, #31
 8009e18:	fa01 f303 	lsl.w	r3, r1, r3
 8009e1c:	431a      	orrs	r2, r3
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009e22:	bf00      	nop
 8009e24:	371c      	adds	r7, #28
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d101      	bne.n	8009e46 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8009e42:	2301      	movs	r3, #1
 8009e44:	e000      	b.n	8009e48 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b087      	sub	sp, #28
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	3314      	adds	r3, #20
 8009e64:	461a      	mov	r2, r3
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	0e5b      	lsrs	r3, r3, #25
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	f003 0304 	and.w	r3, r3, #4
 8009e70:	4413      	add	r3, r2
 8009e72:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	0d1b      	lsrs	r3, r3, #20
 8009e7c:	f003 031f 	and.w	r3, r3, #31
 8009e80:	2107      	movs	r1, #7
 8009e82:	fa01 f303 	lsl.w	r3, r1, r3
 8009e86:	43db      	mvns	r3, r3
 8009e88:	401a      	ands	r2, r3
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	0d1b      	lsrs	r3, r3, #20
 8009e8e:	f003 031f 	and.w	r3, r3, #31
 8009e92:	6879      	ldr	r1, [r7, #4]
 8009e94:	fa01 f303 	lsl.w	r3, r1, r3
 8009e98:	431a      	orrs	r2, r3
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009e9e:	bf00      	nop
 8009ea0:	371c      	adds	r7, #28
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr
	...

08009eac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ec4:	43db      	mvns	r3, r3
 8009ec6:	401a      	ands	r2, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f003 0318 	and.w	r3, r3, #24
 8009ece:	4908      	ldr	r1, [pc, #32]	@ (8009ef0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009ed0:	40d9      	lsrs	r1, r3
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	400b      	ands	r3, r1
 8009ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009eda:	431a      	orrs	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8009ee2:	bf00      	nop
 8009ee4:	3714      	adds	r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr
 8009eee:	bf00      	nop
 8009ef0:	0007ffff 	.word	0x0007ffff

08009ef4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b083      	sub	sp, #12
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f003 031f 	and.w	r3, r3, #31
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009f3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	6093      	str	r3, [r2, #8]
}
 8009f44:	bf00      	nop
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f64:	d101      	bne.n	8009f6a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009f66:	2301      	movs	r3, #1
 8009f68:	e000      	b.n	8009f6c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	370c      	adds	r7, #12
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009f88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009f8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009fb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009fb4:	d101      	bne.n	8009fba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	e000      	b.n	8009fbc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009fd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009fdc:	f043 0201 	orr.w	r2, r3, #1
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a000:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a004:	f043 0202 	orr.w	r2, r3, #2
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f003 0301 	and.w	r3, r3, #1
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d101      	bne.n	800a030 <LL_ADC_IsEnabled+0x18>
 800a02c:	2301      	movs	r3, #1
 800a02e:	e000      	b.n	800a032 <LL_ADC_IsEnabled+0x1a>
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	370c      	adds	r7, #12
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr

0800a03e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800a03e:	b480      	push	{r7}
 800a040:	b083      	sub	sp, #12
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	f003 0302 	and.w	r3, r3, #2
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d101      	bne.n	800a056 <LL_ADC_IsDisableOngoing+0x18>
 800a052:	2301      	movs	r3, #1
 800a054:	e000      	b.n	800a058 <LL_ADC_IsDisableOngoing+0x1a>
 800a056:	2300      	movs	r3, #0
}
 800a058:	4618      	mov	r0, r3
 800a05a:	370c      	adds	r7, #12
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	f003 0304 	and.w	r3, r3, #4
 800a074:	2b04      	cmp	r3, #4
 800a076:	d101      	bne.n	800a07c <LL_ADC_REG_IsConversionOngoing+0x18>
 800a078:	2301      	movs	r3, #1
 800a07a:	e000      	b.n	800a07e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a08a:	b480      	push	{r7}
 800a08c:	b083      	sub	sp, #12
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f003 0308 	and.w	r3, r3, #8
 800a09a:	2b08      	cmp	r3, #8
 800a09c:	d101      	bne.n	800a0a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e000      	b.n	800a0a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a0b0:	b590      	push	{r4, r7, lr}
 800a0b2:	b089      	sub	sp, #36	@ 0x24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d101      	bne.n	800a0ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e133      	b.n	800a332 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d109      	bne.n	800a0ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f7fe fc11 	bl	8008900 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7ff ff2d 	bl	8009f50 <LL_ADC_IsDeepPowerDownEnabled>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d004      	beq.n	800a106 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4618      	mov	r0, r3
 800a102:	f7ff ff13 	bl	8009f2c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff ff48 	bl	8009fa0 <LL_ADC_IsInternalRegulatorEnabled>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	d115      	bne.n	800a142 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7ff ff2c 	bl	8009f78 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a120:	4b86      	ldr	r3, [pc, #536]	@ (800a33c <HAL_ADC_Init+0x28c>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	099b      	lsrs	r3, r3, #6
 800a126:	4a86      	ldr	r2, [pc, #536]	@ (800a340 <HAL_ADC_Init+0x290>)
 800a128:	fba2 2303 	umull	r2, r3, r2, r3
 800a12c:	099b      	lsrs	r3, r3, #6
 800a12e:	3301      	adds	r3, #1
 800a130:	005b      	lsls	r3, r3, #1
 800a132:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a134:	e002      	b.n	800a13c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	3b01      	subs	r3, #1
 800a13a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1f9      	bne.n	800a136 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	4618      	mov	r0, r3
 800a148:	f7ff ff2a 	bl	8009fa0 <LL_ADC_IsInternalRegulatorEnabled>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10d      	bne.n	800a16e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a156:	f043 0210 	orr.w	r2, r3, #16
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a162:	f043 0201 	orr.w	r2, r3, #1
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4618      	mov	r0, r3
 800a174:	f7ff ff76 	bl	800a064 <LL_ADC_REG_IsConversionOngoing>
 800a178:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a17e:	f003 0310 	and.w	r3, r3, #16
 800a182:	2b00      	cmp	r3, #0
 800a184:	f040 80cc 	bne.w	800a320 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f040 80c8 	bne.w	800a320 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a194:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800a198:	f043 0202 	orr.w	r2, r3, #2
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f7ff ff37 	bl	800a018 <LL_ADC_IsEnabled>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d115      	bne.n	800a1dc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a1b0:	4864      	ldr	r0, [pc, #400]	@ (800a344 <HAL_ADC_Init+0x294>)
 800a1b2:	f7ff ff31 	bl	800a018 <LL_ADC_IsEnabled>
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	4863      	ldr	r0, [pc, #396]	@ (800a348 <HAL_ADC_Init+0x298>)
 800a1ba:	f7ff ff2d 	bl	800a018 <LL_ADC_IsEnabled>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	431c      	orrs	r4, r3
 800a1c2:	4862      	ldr	r0, [pc, #392]	@ (800a34c <HAL_ADC_Init+0x29c>)
 800a1c4:	f7ff ff28 	bl	800a018 <LL_ADC_IsEnabled>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	4323      	orrs	r3, r4
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d105      	bne.n	800a1dc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	685b      	ldr	r3, [r3, #4]
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	485e      	ldr	r0, [pc, #376]	@ (800a350 <HAL_ADC_Init+0x2a0>)
 800a1d8:	f7ff fd4e 	bl	8009c78 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	7e5b      	ldrb	r3, [r3, #25]
 800a1e0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a1e6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800a1ec:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800a1f2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a1fa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a206:	2b01      	cmp	r3, #1
 800a208:	d106      	bne.n	800a218 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a20e:	3b01      	subs	r3, #1
 800a210:	045b      	lsls	r3, r3, #17
 800a212:	69ba      	ldr	r2, [r7, #24]
 800a214:	4313      	orrs	r3, r2
 800a216:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d009      	beq.n	800a234 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a224:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a22c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a22e:	69ba      	ldr	r2, [r7, #24]
 800a230:	4313      	orrs	r3, r2
 800a232:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68da      	ldr	r2, [r3, #12]
 800a23a:	4b46      	ldr	r3, [pc, #280]	@ (800a354 <HAL_ADC_Init+0x2a4>)
 800a23c:	4013      	ands	r3, r2
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	6812      	ldr	r2, [r2, #0]
 800a242:	69b9      	ldr	r1, [r7, #24]
 800a244:	430b      	orrs	r3, r1
 800a246:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7ff ff1c 	bl	800a08a <LL_ADC_INJ_IsConversionOngoing>
 800a252:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d140      	bne.n	800a2dc <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d13d      	bne.n	800a2dc <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	7e1b      	ldrb	r3, [r3, #24]
 800a268:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a26a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a272:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a274:	4313      	orrs	r3, r2
 800a276:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a282:	f023 0306 	bic.w	r3, r3, #6
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	6812      	ldr	r2, [r2, #0]
 800a28a:	69b9      	ldr	r1, [r7, #24]
 800a28c:	430b      	orrs	r3, r1
 800a28e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a296:	2b01      	cmp	r3, #1
 800a298:	d118      	bne.n	800a2cc <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a2a4:	f023 0304 	bic.w	r3, r3, #4
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a2b0:	4311      	orrs	r1, r2
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a2b6:	4311      	orrs	r1, r2
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a2bc:	430a      	orrs	r2, r1
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f042 0201 	orr.w	r2, r2, #1
 800a2c8:	611a      	str	r2, [r3, #16]
 800a2ca:	e007      	b.n	800a2dc <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	691a      	ldr	r2, [r3, #16]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f022 0201 	bic.w	r2, r2, #1
 800a2da:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d10c      	bne.n	800a2fe <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ea:	f023 010f 	bic.w	r1, r3, #15
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	69db      	ldr	r3, [r3, #28]
 800a2f2:	1e5a      	subs	r2, r3, #1
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	430a      	orrs	r2, r1
 800a2fa:	631a      	str	r2, [r3, #48]	@ 0x30
 800a2fc:	e007      	b.n	800a30e <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f022 020f 	bic.w	r2, r2, #15
 800a30c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	f043 0201 	orr.w	r2, r3, #1
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a31e:	e007      	b.n	800a330 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a324:	f043 0210 	orr.w	r2, r3, #16
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800a32c:	2301      	movs	r3, #1
 800a32e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a330:	7ffb      	ldrb	r3, [r7, #31]
}
 800a332:	4618      	mov	r0, r3
 800a334:	3724      	adds	r7, #36	@ 0x24
 800a336:	46bd      	mov	sp, r7
 800a338:	bd90      	pop	{r4, r7, pc}
 800a33a:	bf00      	nop
 800a33c:	200019b8 	.word	0x200019b8
 800a340:	053e2d63 	.word	0x053e2d63
 800a344:	50040000 	.word	0x50040000
 800a348:	50040100 	.word	0x50040100
 800a34c:	50040200 	.word	0x50040200
 800a350:	50040300 	.word	0x50040300
 800a354:	fff0c007 	.word	0xfff0c007

0800a358 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b08a      	sub	sp, #40	@ 0x28
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800a360:	2300      	movs	r3, #0
 800a362:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a374:	4882      	ldr	r0, [pc, #520]	@ (800a580 <HAL_ADC_IRQHandler+0x228>)
 800a376:	f7ff fdbd 	bl	8009ef4 <LL_ADC_GetMultimode>
 800a37a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	f003 0302 	and.w	r3, r3, #2
 800a382:	2b00      	cmp	r3, #0
 800a384:	d017      	beq.n	800a3b6 <HAL_ADC_IRQHandler+0x5e>
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	f003 0302 	and.w	r3, r3, #2
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d012      	beq.n	800a3b6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a394:	f003 0310 	and.w	r3, r3, #16
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d105      	bne.n	800a3a8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3a0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f001 f9e5 	bl	800b778 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	f003 0304 	and.w	r3, r3, #4
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d004      	beq.n	800a3ca <HAL_ADC_IRQHandler+0x72>
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	f003 0304 	and.w	r3, r3, #4
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10a      	bne.n	800a3e0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f000 8083 	beq.w	800a4dc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	f003 0308 	and.w	r3, r3, #8
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d07d      	beq.n	800a4dc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3e4:	f003 0310 	and.w	r3, r3, #16
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d105      	bne.n	800a3f8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7ff fcd7 	bl	8009db0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d062      	beq.n	800a4ce <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a5d      	ldr	r2, [pc, #372]	@ (800a584 <HAL_ADC_IRQHandler+0x22c>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d002      	beq.n	800a418 <HAL_ADC_IRQHandler+0xc0>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	e000      	b.n	800a41a <HAL_ADC_IRQHandler+0xc2>
 800a418:	4b5b      	ldr	r3, [pc, #364]	@ (800a588 <HAL_ADC_IRQHandler+0x230>)
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	4293      	cmp	r3, r2
 800a420:	d008      	beq.n	800a434 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d005      	beq.n	800a434 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	2b05      	cmp	r3, #5
 800a42c:	d002      	beq.n	800a434 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	2b09      	cmp	r3, #9
 800a432:	d104      	bne.n	800a43e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	623b      	str	r3, [r7, #32]
 800a43c:	e00c      	b.n	800a458 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a50      	ldr	r2, [pc, #320]	@ (800a584 <HAL_ADC_IRQHandler+0x22c>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d002      	beq.n	800a44e <HAL_ADC_IRQHandler+0xf6>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	e000      	b.n	800a450 <HAL_ADC_IRQHandler+0xf8>
 800a44e:	4b4e      	ldr	r3, [pc, #312]	@ (800a588 <HAL_ADC_IRQHandler+0x230>)
 800a450:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800a458:	6a3b      	ldr	r3, [r7, #32]
 800a45a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d135      	bne.n	800a4ce <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 0308 	and.w	r3, r3, #8
 800a46c:	2b08      	cmp	r3, #8
 800a46e:	d12e      	bne.n	800a4ce <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4618      	mov	r0, r3
 800a476:	f7ff fdf5 	bl	800a064 <LL_ADC_REG_IsConversionOngoing>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d11a      	bne.n	800a4b6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f022 020c 	bic.w	r2, r2, #12
 800a48e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a494:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d112      	bne.n	800a4ce <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ac:	f043 0201 	orr.w	r2, r3, #1
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	659a      	str	r2, [r3, #88]	@ 0x58
 800a4b4:	e00b      	b.n	800a4ce <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ba:	f043 0210 	orr.w	r2, r3, #16
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4c6:	f043 0201 	orr.w	r2, r3, #1
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 f95c 	bl	800a78c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	220c      	movs	r2, #12
 800a4da:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800a4dc:	69fb      	ldr	r3, [r7, #28]
 800a4de:	f003 0320 	and.w	r3, r3, #32
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d004      	beq.n	800a4f0 <HAL_ADC_IRQHandler+0x198>
 800a4e6:	69bb      	ldr	r3, [r7, #24]
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d10b      	bne.n	800a508 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	f000 809f 	beq.w	800a63a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a502:	2b00      	cmp	r3, #0
 800a504:	f000 8099 	beq.w	800a63a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a50c:	f003 0310 	and.w	r3, r3, #16
 800a510:	2b00      	cmp	r3, #0
 800a512:	d105      	bne.n	800a520 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a518:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4618      	mov	r0, r3
 800a526:	f7ff fc82 	bl	8009e2e <LL_ADC_INJ_IsTriggerSourceSWStart>
 800a52a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4618      	mov	r0, r3
 800a532:	f7ff fc3d 	bl	8009db0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a536:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a11      	ldr	r2, [pc, #68]	@ (800a584 <HAL_ADC_IRQHandler+0x22c>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d002      	beq.n	800a548 <HAL_ADC_IRQHandler+0x1f0>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	e000      	b.n	800a54a <HAL_ADC_IRQHandler+0x1f2>
 800a548:	4b0f      	ldr	r3, [pc, #60]	@ (800a588 <HAL_ADC_IRQHandler+0x230>)
 800a54a:	687a      	ldr	r2, [r7, #4]
 800a54c:	6812      	ldr	r2, [r2, #0]
 800a54e:	4293      	cmp	r3, r2
 800a550:	d008      	beq.n	800a564 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d005      	beq.n	800a564 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	2b06      	cmp	r3, #6
 800a55c:	d002      	beq.n	800a564 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	2b07      	cmp	r3, #7
 800a562:	d104      	bne.n	800a56e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	623b      	str	r3, [r7, #32]
 800a56c:	e013      	b.n	800a596 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4a04      	ldr	r2, [pc, #16]	@ (800a584 <HAL_ADC_IRQHandler+0x22c>)
 800a574:	4293      	cmp	r3, r2
 800a576:	d009      	beq.n	800a58c <HAL_ADC_IRQHandler+0x234>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	e007      	b.n	800a58e <HAL_ADC_IRQHandler+0x236>
 800a57e:	bf00      	nop
 800a580:	50040300 	.word	0x50040300
 800a584:	50040100 	.word	0x50040100
 800a588:	50040000 	.word	0x50040000
 800a58c:	4b7d      	ldr	r3, [pc, #500]	@ (800a784 <HAL_ADC_IRQHandler+0x42c>)
 800a58e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d047      	beq.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800a59c:	6a3b      	ldr	r3, [r7, #32]
 800a59e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d007      	beq.n	800a5b6 <HAL_ADC_IRQHandler+0x25e>
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d03f      	beq.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800a5ac:	6a3b      	ldr	r3, [r7, #32]
 800a5ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d13a      	bne.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c0:	2b40      	cmp	r3, #64	@ 0x40
 800a5c2:	d133      	bne.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800a5c4:	6a3b      	ldr	r3, [r7, #32]
 800a5c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d12e      	bne.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7ff fd59 	bl	800a08a <LL_ADC_INJ_IsConversionOngoing>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d11a      	bne.n	800a614 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685a      	ldr	r2, [r3, #4]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a5ec:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a602:	2b00      	cmp	r3, #0
 800a604:	d112      	bne.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a60a:	f043 0201 	orr.w	r2, r3, #1
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	659a      	str	r2, [r3, #88]	@ 0x58
 800a612:	e00b      	b.n	800a62c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a618:	f043 0210 	orr.w	r2, r3, #16
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a624:	f043 0201 	orr.w	r2, r3, #1
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7fc ff9f 	bl	8007570 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	2260      	movs	r2, #96	@ 0x60
 800a638:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a640:	2b00      	cmp	r3, #0
 800a642:	d011      	beq.n	800a668 <HAL_ADC_IRQHandler+0x310>
 800a644:	69bb      	ldr	r3, [r7, #24]
 800a646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d00c      	beq.n	800a668 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a652:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f8a0 	bl	800a7a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2280      	movs	r2, #128	@ 0x80
 800a666:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800a668:	69fb      	ldr	r3, [r7, #28]
 800a66a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d012      	beq.n	800a698 <HAL_ADC_IRQHandler+0x340>
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d00d      	beq.n	800a698 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a680:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f001 f861 	bl	800b750 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a696:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800a698:	69fb      	ldr	r3, [r7, #28]
 800a69a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d012      	beq.n	800a6c8 <HAL_ADC_IRQHandler+0x370>
 800a6a2:	69bb      	ldr	r3, [r7, #24]
 800a6a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00d      	beq.n	800a6c8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f001 f853 	bl	800b764 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a6c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800a6c8:	69fb      	ldr	r3, [r7, #28]
 800a6ca:	f003 0310 	and.w	r3, r3, #16
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d036      	beq.n	800a740 <HAL_ADC_IRQHandler+0x3e8>
 800a6d2:	69bb      	ldr	r3, [r7, #24]
 800a6d4:	f003 0310 	and.w	r3, r3, #16
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d031      	beq.n	800a740 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d102      	bne.n	800a6ea <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6e8:	e014      	b.n	800a714 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d008      	beq.n	800a702 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800a6f0:	4825      	ldr	r0, [pc, #148]	@ (800a788 <HAL_ADC_IRQHandler+0x430>)
 800a6f2:	f7ff fc0d 	bl	8009f10 <LL_ADC_GetMultiDMATransfer>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d00b      	beq.n	800a714 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800a700:	e008      	b.n	800a714 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	f003 0301 	and.w	r3, r3, #1
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d001      	beq.n	800a714 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800a710:	2301      	movs	r3, #1
 800a712:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800a714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a716:	2b01      	cmp	r3, #1
 800a718:	d10e      	bne.n	800a738 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a71e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a72a:	f043 0202 	orr.w	r2, r3, #2
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 f83e 	bl	800a7b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	2210      	movs	r2, #16
 800a73e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800a740:	69fb      	ldr	r3, [r7, #28]
 800a742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a746:	2b00      	cmp	r3, #0
 800a748:	d018      	beq.n	800a77c <HAL_ADC_IRQHandler+0x424>
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a750:	2b00      	cmp	r3, #0
 800a752:	d013      	beq.n	800a77c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a758:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a764:	f043 0208 	orr.w	r2, r3, #8
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a774:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 ffe0 	bl	800b73c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800a77c:	bf00      	nop
 800a77e:	3728      	adds	r7, #40	@ 0x28
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	50040000 	.word	0x50040000
 800a788:	50040300 	.word	0x50040300

0800a78c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800a794:	bf00      	nop
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800a7a8:	bf00      	nop
 800a7aa:	370c      	adds	r7, #12
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a7bc:	bf00      	nop
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b0b6      	sub	sp, #216	@ 0xd8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d101      	bne.n	800a7ea <HAL_ADC_ConfigChannel+0x22>
 800a7e6:	2302      	movs	r3, #2
 800a7e8:	e3e3      	b.n	800afb2 <HAL_ADC_ConfigChannel+0x7ea>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7ff fc34 	bl	800a064 <LL_ADC_REG_IsConversionOngoing>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	f040 83c4 	bne.w	800af8c <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	2b05      	cmp	r3, #5
 800a812:	d824      	bhi.n	800a85e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	3b02      	subs	r3, #2
 800a81a:	2b03      	cmp	r3, #3
 800a81c:	d81b      	bhi.n	800a856 <HAL_ADC_ConfigChannel+0x8e>
 800a81e:	a201      	add	r2, pc, #4	@ (adr r2, 800a824 <HAL_ADC_ConfigChannel+0x5c>)
 800a820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a824:	0800a835 	.word	0x0800a835
 800a828:	0800a83d 	.word	0x0800a83d
 800a82c:	0800a845 	.word	0x0800a845
 800a830:	0800a84d 	.word	0x0800a84d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800a834:	230c      	movs	r3, #12
 800a836:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a83a:	e010      	b.n	800a85e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800a83c:	2312      	movs	r3, #18
 800a83e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a842:	e00c      	b.n	800a85e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800a844:	2318      	movs	r3, #24
 800a846:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a84a:	e008      	b.n	800a85e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800a84c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a850:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a854:	e003      	b.n	800a85e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800a856:	2306      	movs	r3, #6
 800a858:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a85c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6818      	ldr	r0, [r3, #0]
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	461a      	mov	r2, r3
 800a868:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800a86c:	f7ff fab3 	bl	8009dd6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4618      	mov	r0, r3
 800a876:	f7ff fbf5 	bl	800a064 <LL_ADC_REG_IsConversionOngoing>
 800a87a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4618      	mov	r0, r3
 800a884:	f7ff fc01 	bl	800a08a <LL_ADC_INJ_IsConversionOngoing>
 800a888:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a88c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a890:	2b00      	cmp	r3, #0
 800a892:	f040 81bf 	bne.w	800ac14 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a896:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f040 81ba 	bne.w	800ac14 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8a8:	d10f      	bne.n	800a8ca <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6818      	ldr	r0, [r3, #0]
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	f7ff facd 	bl	8009e54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7ff fa61 	bl	8009d8a <LL_ADC_SetSamplingTimeCommonConfig>
 800a8c8:	e00e      	b.n	800a8e8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6818      	ldr	r0, [r3, #0]
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	6819      	ldr	r1, [r3, #0]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	f7ff fabc 	bl	8009e54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7ff fa51 	bl	8009d8a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	695a      	ldr	r2, [r3, #20]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	08db      	lsrs	r3, r3, #3
 800a8f4:	f003 0303 	and.w	r3, r3, #3
 800a8f8:	005b      	lsls	r3, r3, #1
 800a8fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	691b      	ldr	r3, [r3, #16]
 800a906:	2b04      	cmp	r3, #4
 800a908:	d00a      	beq.n	800a920 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6818      	ldr	r0, [r3, #0]
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	6919      	ldr	r1, [r3, #16]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	681a      	ldr	r2, [r3, #0]
 800a916:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a91a:	f7ff f9e1 	bl	8009ce0 <LL_ADC_SetOffset>
 800a91e:	e179      	b.n	800ac14 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	2100      	movs	r1, #0
 800a926:	4618      	mov	r0, r3
 800a928:	f7ff f9fe 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800a92c:	4603      	mov	r3, r0
 800a92e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10a      	bne.n	800a94c <HAL_ADC_ConfigChannel+0x184>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2100      	movs	r1, #0
 800a93c:	4618      	mov	r0, r3
 800a93e:	f7ff f9f3 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800a942:	4603      	mov	r3, r0
 800a944:	0e9b      	lsrs	r3, r3, #26
 800a946:	f003 021f 	and.w	r2, r3, #31
 800a94a:	e01e      	b.n	800a98a <HAL_ADC_ConfigChannel+0x1c2>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2100      	movs	r1, #0
 800a952:	4618      	mov	r0, r3
 800a954:	f7ff f9e8 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800a958:	4603      	mov	r3, r0
 800a95a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a95e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a962:	fa93 f3a3 	rbit	r3, r3
 800a966:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a96a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a96e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a972:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a976:	2b00      	cmp	r3, #0
 800a978:	d101      	bne.n	800a97e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800a97a:	2320      	movs	r3, #32
 800a97c:	e004      	b.n	800a988 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800a97e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a982:	fab3 f383 	clz	r3, r3
 800a986:	b2db      	uxtb	r3, r3
 800a988:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a992:	2b00      	cmp	r3, #0
 800a994:	d105      	bne.n	800a9a2 <HAL_ADC_ConfigChannel+0x1da>
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	0e9b      	lsrs	r3, r3, #26
 800a99c:	f003 031f 	and.w	r3, r3, #31
 800a9a0:	e018      	b.n	800a9d4 <HAL_ADC_ConfigChannel+0x20c>
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a9aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9ae:	fa93 f3a3 	rbit	r3, r3
 800a9b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800a9b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a9ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800a9be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d101      	bne.n	800a9ca <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800a9c6:	2320      	movs	r3, #32
 800a9c8:	e004      	b.n	800a9d4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800a9ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a9ce:	fab3 f383 	clz	r3, r3
 800a9d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d106      	bne.n	800a9e6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	2100      	movs	r1, #0
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7ff f9b7 	bl	8009d54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	2101      	movs	r1, #1
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f7ff f99b 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d10a      	bne.n	800aa12 <HAL_ADC_ConfigChannel+0x24a>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2101      	movs	r1, #1
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7ff f990 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	0e9b      	lsrs	r3, r3, #26
 800aa0c:	f003 021f 	and.w	r2, r3, #31
 800aa10:	e01e      	b.n	800aa50 <HAL_ADC_ConfigChannel+0x288>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2101      	movs	r1, #1
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f7ff f985 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa28:	fa93 f3a3 	rbit	r3, r3
 800aa2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800aa30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800aa38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d101      	bne.n	800aa44 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800aa40:	2320      	movs	r3, #32
 800aa42:	e004      	b.n	800aa4e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800aa44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aa48:	fab3 f383 	clz	r3, r3
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d105      	bne.n	800aa68 <HAL_ADC_ConfigChannel+0x2a0>
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	0e9b      	lsrs	r3, r3, #26
 800aa62:	f003 031f 	and.w	r3, r3, #31
 800aa66:	e018      	b.n	800aa9a <HAL_ADC_ConfigChannel+0x2d2>
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aa74:	fa93 f3a3 	rbit	r3, r3
 800aa78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800aa7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800aa84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800aa8c:	2320      	movs	r3, #32
 800aa8e:	e004      	b.n	800aa9a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800aa90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa94:	fab3 f383 	clz	r3, r3
 800aa98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d106      	bne.n	800aaac <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	2101      	movs	r1, #1
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff f954 	bl	8009d54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2102      	movs	r1, #2
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7ff f938 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aab8:	4603      	mov	r3, r0
 800aaba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d10a      	bne.n	800aad8 <HAL_ADC_ConfigChannel+0x310>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2102      	movs	r1, #2
 800aac8:	4618      	mov	r0, r3
 800aaca:	f7ff f92d 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aace:	4603      	mov	r3, r0
 800aad0:	0e9b      	lsrs	r3, r3, #26
 800aad2:	f003 021f 	and.w	r2, r3, #31
 800aad6:	e01e      	b.n	800ab16 <HAL_ADC_ConfigChannel+0x34e>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2102      	movs	r1, #2
 800aade:	4618      	mov	r0, r3
 800aae0:	f7ff f922 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aae4:	4603      	mov	r3, r0
 800aae6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aaea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aaee:	fa93 f3a3 	rbit	r3, r3
 800aaf2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800aaf6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aafa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800aafe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d101      	bne.n	800ab0a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800ab06:	2320      	movs	r3, #32
 800ab08:	e004      	b.n	800ab14 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800ab0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab0e:	fab3 f383 	clz	r3, r3
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d105      	bne.n	800ab2e <HAL_ADC_ConfigChannel+0x366>
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	0e9b      	lsrs	r3, r3, #26
 800ab28:	f003 031f 	and.w	r3, r3, #31
 800ab2c:	e014      	b.n	800ab58 <HAL_ADC_ConfigChannel+0x390>
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ab36:	fa93 f3a3 	rbit	r3, r3
 800ab3a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800ab3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800ab42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d101      	bne.n	800ab4e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800ab4a:	2320      	movs	r3, #32
 800ab4c:	e004      	b.n	800ab58 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800ab4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab52:	fab3 f383 	clz	r3, r3
 800ab56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d106      	bne.n	800ab6a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2200      	movs	r2, #0
 800ab62:	2102      	movs	r1, #2
 800ab64:	4618      	mov	r0, r3
 800ab66:	f7ff f8f5 	bl	8009d54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	2103      	movs	r1, #3
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7ff f8d9 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800ab76:	4603      	mov	r3, r0
 800ab78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d10a      	bne.n	800ab96 <HAL_ADC_ConfigChannel+0x3ce>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2103      	movs	r1, #3
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff f8ce 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	0e9b      	lsrs	r3, r3, #26
 800ab90:	f003 021f 	and.w	r2, r3, #31
 800ab94:	e017      	b.n	800abc6 <HAL_ADC_ConfigChannel+0x3fe>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	2103      	movs	r1, #3
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7ff f8c3 	bl	8009d28 <LL_ADC_GetOffsetChannel>
 800aba2:	4603      	mov	r3, r0
 800aba4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aba6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aba8:	fa93 f3a3 	rbit	r3, r3
 800abac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800abae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abb0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800abb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d101      	bne.n	800abbc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800abb8:	2320      	movs	r3, #32
 800abba:	e003      	b.n	800abc4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800abbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abbe:	fab3 f383 	clz	r3, r3
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d105      	bne.n	800abde <HAL_ADC_ConfigChannel+0x416>
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	0e9b      	lsrs	r3, r3, #26
 800abd8:	f003 031f 	and.w	r3, r3, #31
 800abdc:	e011      	b.n	800ac02 <HAL_ADC_ConfigChannel+0x43a>
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abe6:	fa93 f3a3 	rbit	r3, r3
 800abea:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800abec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800abee:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800abf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d101      	bne.n	800abfa <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800abf6:	2320      	movs	r3, #32
 800abf8:	e003      	b.n	800ac02 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800abfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abfc:	fab3 f383 	clz	r3, r3
 800ac00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d106      	bne.n	800ac14 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	2103      	movs	r1, #3
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7ff f8a0 	bl	8009d54 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7ff f9fd 	bl	800a018 <LL_ADC_IsEnabled>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f040 813f 	bne.w	800aea4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6818      	ldr	r0, [r3, #0]
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	6819      	ldr	r1, [r3, #0]
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	461a      	mov	r2, r3
 800ac34:	f7ff f93a 	bl	8009eac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	4a8e      	ldr	r2, [pc, #568]	@ (800ae78 <HAL_ADC_ConfigChannel+0x6b0>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	f040 8130 	bne.w	800aea4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d10b      	bne.n	800ac6c <HAL_ADC_ConfigChannel+0x4a4>
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	0e9b      	lsrs	r3, r3, #26
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	f003 031f 	and.w	r3, r3, #31
 800ac60:	2b09      	cmp	r3, #9
 800ac62:	bf94      	ite	ls
 800ac64:	2301      	movls	r3, #1
 800ac66:	2300      	movhi	r3, #0
 800ac68:	b2db      	uxtb	r3, r3
 800ac6a:	e019      	b.n	800aca0 <HAL_ADC_ConfigChannel+0x4d8>
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac74:	fa93 f3a3 	rbit	r3, r3
 800ac78:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800ac7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800ac7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d101      	bne.n	800ac88 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800ac84:	2320      	movs	r3, #32
 800ac86:	e003      	b.n	800ac90 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800ac88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac8a:	fab3 f383 	clz	r3, r3
 800ac8e:	b2db      	uxtb	r3, r3
 800ac90:	3301      	adds	r3, #1
 800ac92:	f003 031f 	and.w	r3, r3, #31
 800ac96:	2b09      	cmp	r3, #9
 800ac98:	bf94      	ite	ls
 800ac9a:	2301      	movls	r3, #1
 800ac9c:	2300      	movhi	r3, #0
 800ac9e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d079      	beq.n	800ad98 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acac:	2b00      	cmp	r3, #0
 800acae:	d107      	bne.n	800acc0 <HAL_ADC_ConfigChannel+0x4f8>
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	0e9b      	lsrs	r3, r3, #26
 800acb6:	3301      	adds	r3, #1
 800acb8:	069b      	lsls	r3, r3, #26
 800acba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800acbe:	e015      	b.n	800acec <HAL_ADC_ConfigChannel+0x524>
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acc8:	fa93 f3a3 	rbit	r3, r3
 800accc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800acce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acd0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800acd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d101      	bne.n	800acdc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 800acd8:	2320      	movs	r3, #32
 800acda:	e003      	b.n	800ace4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800acdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acde:	fab3 f383 	clz	r3, r3
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	3301      	adds	r3, #1
 800ace6:	069b      	lsls	r3, r3, #26
 800ace8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d109      	bne.n	800ad0c <HAL_ADC_ConfigChannel+0x544>
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	0e9b      	lsrs	r3, r3, #26
 800acfe:	3301      	adds	r3, #1
 800ad00:	f003 031f 	and.w	r3, r3, #31
 800ad04:	2101      	movs	r1, #1
 800ad06:	fa01 f303 	lsl.w	r3, r1, r3
 800ad0a:	e017      	b.n	800ad3c <HAL_ADC_ConfigChannel+0x574>
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad14:	fa93 f3a3 	rbit	r3, r3
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800ad1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad1c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800ad1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d101      	bne.n	800ad28 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800ad24:	2320      	movs	r3, #32
 800ad26:	e003      	b.n	800ad30 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800ad28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad2a:	fab3 f383 	clz	r3, r3
 800ad2e:	b2db      	uxtb	r3, r3
 800ad30:	3301      	adds	r3, #1
 800ad32:	f003 031f 	and.w	r3, r3, #31
 800ad36:	2101      	movs	r1, #1
 800ad38:	fa01 f303 	lsl.w	r3, r1, r3
 800ad3c:	ea42 0103 	orr.w	r1, r2, r3
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d10a      	bne.n	800ad62 <HAL_ADC_ConfigChannel+0x59a>
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	0e9b      	lsrs	r3, r3, #26
 800ad52:	3301      	adds	r3, #1
 800ad54:	f003 021f 	and.w	r2, r3, #31
 800ad58:	4613      	mov	r3, r2
 800ad5a:	005b      	lsls	r3, r3, #1
 800ad5c:	4413      	add	r3, r2
 800ad5e:	051b      	lsls	r3, r3, #20
 800ad60:	e018      	b.n	800ad94 <HAL_ADC_ConfigChannel+0x5cc>
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad6a:	fa93 f3a3 	rbit	r3, r3
 800ad6e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800ad70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad72:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800ad74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d101      	bne.n	800ad7e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800ad7a:	2320      	movs	r3, #32
 800ad7c:	e003      	b.n	800ad86 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800ad7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad80:	fab3 f383 	clz	r3, r3
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	3301      	adds	r3, #1
 800ad88:	f003 021f 	and.w	r2, r3, #31
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	005b      	lsls	r3, r3, #1
 800ad90:	4413      	add	r3, r2
 800ad92:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ad94:	430b      	orrs	r3, r1
 800ad96:	e080      	b.n	800ae9a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d107      	bne.n	800adb4 <HAL_ADC_ConfigChannel+0x5ec>
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	0e9b      	lsrs	r3, r3, #26
 800adaa:	3301      	adds	r3, #1
 800adac:	069b      	lsls	r3, r3, #26
 800adae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800adb2:	e015      	b.n	800ade0 <HAL_ADC_ConfigChannel+0x618>
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbc:	fa93 f3a3 	rbit	r3, r3
 800adc0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800adc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800adc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d101      	bne.n	800add0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800adcc:	2320      	movs	r3, #32
 800adce:	e003      	b.n	800add8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800add0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add2:	fab3 f383 	clz	r3, r3
 800add6:	b2db      	uxtb	r3, r3
 800add8:	3301      	adds	r3, #1
 800adda:	069b      	lsls	r3, r3, #26
 800addc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d109      	bne.n	800ae00 <HAL_ADC_ConfigChannel+0x638>
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	0e9b      	lsrs	r3, r3, #26
 800adf2:	3301      	adds	r3, #1
 800adf4:	f003 031f 	and.w	r3, r3, #31
 800adf8:	2101      	movs	r1, #1
 800adfa:	fa01 f303 	lsl.w	r3, r1, r3
 800adfe:	e017      	b.n	800ae30 <HAL_ADC_ConfigChannel+0x668>
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae06:	69fb      	ldr	r3, [r7, #28]
 800ae08:	fa93 f3a3 	rbit	r3, r3
 800ae0c:	61bb      	str	r3, [r7, #24]
  return result;
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800ae12:	6a3b      	ldr	r3, [r7, #32]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d101      	bne.n	800ae1c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800ae18:	2320      	movs	r3, #32
 800ae1a:	e003      	b.n	800ae24 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800ae1c:	6a3b      	ldr	r3, [r7, #32]
 800ae1e:	fab3 f383 	clz	r3, r3
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	3301      	adds	r3, #1
 800ae26:	f003 031f 	and.w	r3, r3, #31
 800ae2a:	2101      	movs	r1, #1
 800ae2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae30:	ea42 0103 	orr.w	r1, r2, r3
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10d      	bne.n	800ae5c <HAL_ADC_ConfigChannel+0x694>
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	0e9b      	lsrs	r3, r3, #26
 800ae46:	3301      	adds	r3, #1
 800ae48:	f003 021f 	and.w	r2, r3, #31
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	005b      	lsls	r3, r3, #1
 800ae50:	4413      	add	r3, r2
 800ae52:	3b1e      	subs	r3, #30
 800ae54:	051b      	lsls	r3, r3, #20
 800ae56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ae5a:	e01d      	b.n	800ae98 <HAL_ADC_ConfigChannel+0x6d0>
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	fa93 f3a3 	rbit	r3, r3
 800ae68:	60fb      	str	r3, [r7, #12]
  return result;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d103      	bne.n	800ae7c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800ae74:	2320      	movs	r3, #32
 800ae76:	e005      	b.n	800ae84 <HAL_ADC_ConfigChannel+0x6bc>
 800ae78:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	fab3 f383 	clz	r3, r3
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	3301      	adds	r3, #1
 800ae86:	f003 021f 	and.w	r2, r3, #31
 800ae8a:	4613      	mov	r3, r2
 800ae8c:	005b      	lsls	r3, r3, #1
 800ae8e:	4413      	add	r3, r2
 800ae90:	3b1e      	subs	r3, #30
 800ae92:	051b      	lsls	r3, r3, #20
 800ae94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ae98:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800ae9a:	683a      	ldr	r2, [r7, #0]
 800ae9c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ae9e:	4619      	mov	r1, r3
 800aea0:	f7fe ffd8 	bl	8009e54 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	681a      	ldr	r2, [r3, #0]
 800aea8:	4b44      	ldr	r3, [pc, #272]	@ (800afbc <HAL_ADC_ConfigChannel+0x7f4>)
 800aeaa:	4013      	ands	r3, r2
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d07a      	beq.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800aeb0:	4843      	ldr	r0, [pc, #268]	@ (800afc0 <HAL_ADC_ConfigChannel+0x7f8>)
 800aeb2:	f7fe ff07 	bl	8009cc4 <LL_ADC_GetCommonPathInternalCh>
 800aeb6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a41      	ldr	r2, [pc, #260]	@ (800afc4 <HAL_ADC_ConfigChannel+0x7fc>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d12c      	bne.n	800af1e <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800aec4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800aec8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d126      	bne.n	800af1e <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a3c      	ldr	r2, [pc, #240]	@ (800afc8 <HAL_ADC_ConfigChannel+0x800>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d004      	beq.n	800aee4 <HAL_ADC_ConfigChannel+0x71c>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a3b      	ldr	r2, [pc, #236]	@ (800afcc <HAL_ADC_ConfigChannel+0x804>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d15d      	bne.n	800afa0 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800aee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800aee8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800aeec:	4619      	mov	r1, r3
 800aeee:	4834      	ldr	r0, [pc, #208]	@ (800afc0 <HAL_ADC_ConfigChannel+0x7f8>)
 800aef0:	f7fe fed5 	bl	8009c9e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800aef4:	4b36      	ldr	r3, [pc, #216]	@ (800afd0 <HAL_ADC_ConfigChannel+0x808>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	099b      	lsrs	r3, r3, #6
 800aefa:	4a36      	ldr	r2, [pc, #216]	@ (800afd4 <HAL_ADC_ConfigChannel+0x80c>)
 800aefc:	fba2 2303 	umull	r2, r3, r2, r3
 800af00:	099b      	lsrs	r3, r3, #6
 800af02:	1c5a      	adds	r2, r3, #1
 800af04:	4613      	mov	r3, r2
 800af06:	005b      	lsls	r3, r3, #1
 800af08:	4413      	add	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800af0e:	e002      	b.n	800af16 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	3b01      	subs	r3, #1
 800af14:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1f9      	bne.n	800af10 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800af1c:	e040      	b.n	800afa0 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4a2d      	ldr	r2, [pc, #180]	@ (800afd8 <HAL_ADC_ConfigChannel+0x810>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d118      	bne.n	800af5a <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800af28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800af2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800af30:	2b00      	cmp	r3, #0
 800af32:	d112      	bne.n	800af5a <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4a23      	ldr	r2, [pc, #140]	@ (800afc8 <HAL_ADC_ConfigChannel+0x800>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d004      	beq.n	800af48 <HAL_ADC_ConfigChannel+0x780>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4a22      	ldr	r2, [pc, #136]	@ (800afcc <HAL_ADC_ConfigChannel+0x804>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d12d      	bne.n	800afa4 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800af48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800af4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800af50:	4619      	mov	r1, r3
 800af52:	481b      	ldr	r0, [pc, #108]	@ (800afc0 <HAL_ADC_ConfigChannel+0x7f8>)
 800af54:	f7fe fea3 	bl	8009c9e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800af58:	e024      	b.n	800afa4 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a1f      	ldr	r2, [pc, #124]	@ (800afdc <HAL_ADC_ConfigChannel+0x814>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d120      	bne.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800af64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800af68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d11a      	bne.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4a14      	ldr	r2, [pc, #80]	@ (800afc8 <HAL_ADC_ConfigChannel+0x800>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d115      	bne.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800af7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800af7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800af82:	4619      	mov	r1, r3
 800af84:	480e      	ldr	r0, [pc, #56]	@ (800afc0 <HAL_ADC_ConfigChannel+0x7f8>)
 800af86:	f7fe fe8a 	bl	8009c9e <LL_ADC_SetCommonPathInternalCh>
 800af8a:	e00c      	b.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af90:	f043 0220 	orr.w	r2, r3, #32
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800af98:	2301      	movs	r3, #1
 800af9a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800af9e:	e002      	b.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800afa0:	bf00      	nop
 800afa2:	e000      	b.n	800afa6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800afa4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800afae:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	37d8      	adds	r7, #216	@ 0xd8
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}
 800afba:	bf00      	nop
 800afbc:	80080000 	.word	0x80080000
 800afc0:	50040300 	.word	0x50040300
 800afc4:	c7520000 	.word	0xc7520000
 800afc8:	50040000 	.word	0x50040000
 800afcc:	50040200 	.word	0x50040200
 800afd0:	200019b8 	.word	0x200019b8
 800afd4:	053e2d63 	.word	0x053e2d63
 800afd8:	cb840000 	.word	0xcb840000
 800afdc:	80000001 	.word	0x80000001

0800afe0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800afe8:	2300      	movs	r3, #0
 800afea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4618      	mov	r0, r3
 800aff2:	f7ff f811 	bl	800a018 <LL_ADC_IsEnabled>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d169      	bne.n	800b0d0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	689a      	ldr	r2, [r3, #8]
 800b002:	4b36      	ldr	r3, [pc, #216]	@ (800b0dc <ADC_Enable+0xfc>)
 800b004:	4013      	ands	r3, r2
 800b006:	2b00      	cmp	r3, #0
 800b008:	d00d      	beq.n	800b026 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b00e:	f043 0210 	orr.w	r2, r3, #16
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b01a:	f043 0201 	orr.w	r2, r3, #1
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800b022:	2301      	movs	r3, #1
 800b024:	e055      	b.n	800b0d2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe ffcc 	bl	8009fc8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b030:	482b      	ldr	r0, [pc, #172]	@ (800b0e0 <ADC_Enable+0x100>)
 800b032:	f7fe fe47 	bl	8009cc4 <LL_ADC_GetCommonPathInternalCh>
 800b036:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800b038:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d013      	beq.n	800b068 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b040:	4b28      	ldr	r3, [pc, #160]	@ (800b0e4 <ADC_Enable+0x104>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	099b      	lsrs	r3, r3, #6
 800b046:	4a28      	ldr	r2, [pc, #160]	@ (800b0e8 <ADC_Enable+0x108>)
 800b048:	fba2 2303 	umull	r2, r3, r2, r3
 800b04c:	099b      	lsrs	r3, r3, #6
 800b04e:	1c5a      	adds	r2, r3, #1
 800b050:	4613      	mov	r3, r2
 800b052:	005b      	lsls	r3, r3, #1
 800b054:	4413      	add	r3, r2
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b05a:	e002      	b.n	800b062 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	3b01      	subs	r3, #1
 800b060:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d1f9      	bne.n	800b05c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b068:	f7fe fdd6 	bl	8009c18 <HAL_GetTick>
 800b06c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b06e:	e028      	b.n	800b0c2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4618      	mov	r0, r3
 800b076:	f7fe ffcf 	bl	800a018 <LL_ADC_IsEnabled>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d104      	bne.n	800b08a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4618      	mov	r0, r3
 800b086:	f7fe ff9f 	bl	8009fc8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b08a:	f7fe fdc5 	bl	8009c18 <HAL_GetTick>
 800b08e:	4602      	mov	r2, r0
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	1ad3      	subs	r3, r2, r3
 800b094:	2b02      	cmp	r3, #2
 800b096:	d914      	bls.n	800b0c2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b01      	cmp	r3, #1
 800b0a4:	d00d      	beq.n	800b0c2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0aa:	f043 0210 	orr.w	r2, r3, #16
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0b6:	f043 0201 	orr.w	r2, r3, #1
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e007      	b.n	800b0d2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 0301 	and.w	r3, r3, #1
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d1cf      	bne.n	800b070 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b0d0:	2300      	movs	r3, #0
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop
 800b0dc:	8000003f 	.word	0x8000003f
 800b0e0:	50040300 	.word	0x50040300
 800b0e4:	200019b8 	.word	0x200019b8
 800b0e8:	053e2d63 	.word	0x053e2d63

0800b0ec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7fe ffa0 	bl	800a03e <LL_ADC_IsDisableOngoing>
 800b0fe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4618      	mov	r0, r3
 800b106:	f7fe ff87 	bl	800a018 <LL_ADC_IsEnabled>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d047      	beq.n	800b1a0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d144      	bne.n	800b1a0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	689b      	ldr	r3, [r3, #8]
 800b11c:	f003 030d 	and.w	r3, r3, #13
 800b120:	2b01      	cmp	r3, #1
 800b122:	d10c      	bne.n	800b13e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4618      	mov	r0, r3
 800b12a:	f7fe ff61 	bl	8009ff0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	2203      	movs	r2, #3
 800b134:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b136:	f7fe fd6f 	bl	8009c18 <HAL_GetTick>
 800b13a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b13c:	e029      	b.n	800b192 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b142:	f043 0210 	orr.w	r2, r3, #16
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b14e:	f043 0201 	orr.w	r2, r3, #1
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800b156:	2301      	movs	r3, #1
 800b158:	e023      	b.n	800b1a2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b15a:	f7fe fd5d 	bl	8009c18 <HAL_GetTick>
 800b15e:	4602      	mov	r2, r0
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	1ad3      	subs	r3, r2, r3
 800b164:	2b02      	cmp	r3, #2
 800b166:	d914      	bls.n	800b192 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	2b00      	cmp	r3, #0
 800b174:	d00d      	beq.n	800b192 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b17a:	f043 0210 	orr.w	r2, r3, #16
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b186:	f043 0201 	orr.w	r2, r3, #1
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800b18e:	2301      	movs	r3, #1
 800b190:	e007      	b.n	800b1a2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d1dc      	bne.n	800b15a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b1a0:	2300      	movs	r3, #0
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3710      	adds	r7, #16
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}

0800b1aa <LL_ADC_SetCommonPathInternalCh>:
{
 800b1aa:	b480      	push	{r7}
 800b1ac:	b083      	sub	sp, #12
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	689b      	ldr	r3, [r3, #8]
 800b1b8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	431a      	orrs	r2, r3
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	609a      	str	r2, [r3, #8]
}
 800b1c4:	bf00      	nop
 800b1c6:	370c      	adds	r7, #12
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr

0800b1d0 <LL_ADC_GetCommonPathInternalCh>:
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b083      	sub	sp, #12
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	689b      	ldr	r3, [r3, #8]
 800b1dc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	370c      	adds	r7, #12
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <LL_ADC_SetOffset>:
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b087      	sub	sp, #28
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	607a      	str	r2, [r7, #4]
 800b1f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	3360      	adds	r3, #96	@ 0x60
 800b1fe:	461a      	mov	r2, r3
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	681a      	ldr	r2, [r3, #0]
 800b20c:	4b08      	ldr	r3, [pc, #32]	@ (800b230 <LL_ADC_SetOffset+0x44>)
 800b20e:	4013      	ands	r3, r2
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800b216:	683a      	ldr	r2, [r7, #0]
 800b218:	430a      	orrs	r2, r1
 800b21a:	4313      	orrs	r3, r2
 800b21c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	601a      	str	r2, [r3, #0]
}
 800b224:	bf00      	nop
 800b226:	371c      	adds	r7, #28
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr
 800b230:	03fff000 	.word	0x03fff000

0800b234 <LL_ADC_GetOffsetChannel>:
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	3360      	adds	r3, #96	@ 0x60
 800b242:	461a      	mov	r2, r3
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	4413      	add	r3, r2
 800b24a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800b254:	4618      	mov	r0, r3
 800b256:	3714      	adds	r7, #20
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <LL_ADC_SetOffsetState>:
{
 800b260:	b480      	push	{r7}
 800b262:	b087      	sub	sp, #28
 800b264:	af00      	add	r7, sp, #0
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	60b9      	str	r1, [r7, #8]
 800b26a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	3360      	adds	r3, #96	@ 0x60
 800b270:	461a      	mov	r2, r3
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	4413      	add	r3, r2
 800b278:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	431a      	orrs	r2, r3
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	601a      	str	r2, [r3, #0]
}
 800b28a:	bf00      	nop
 800b28c:	371c      	adds	r7, #28
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr

0800b296 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800b296:	b480      	push	{r7}
 800b298:	b083      	sub	sp, #12
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
 800b29e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	695b      	ldr	r3, [r3, #20]
 800b2a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	431a      	orrs	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	615a      	str	r2, [r3, #20]
}
 800b2b0:	bf00      	nop
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <LL_ADC_INJ_GetTrigAuto>:
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <LL_ADC_INJ_SetQueueMode>:
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b2ee:	683a      	ldr	r2, [r7, #0]
 800b2f0:	431a      	orrs	r2, r3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	60da      	str	r2, [r3, #12]
}
 800b2f6:	bf00      	nop
 800b2f8:	370c      	adds	r7, #12
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr

0800b302 <LL_ADC_SetChannelSamplingTime>:
{
 800b302:	b480      	push	{r7}
 800b304:	b087      	sub	sp, #28
 800b306:	af00      	add	r7, sp, #0
 800b308:	60f8      	str	r0, [r7, #12]
 800b30a:	60b9      	str	r1, [r7, #8]
 800b30c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	3314      	adds	r3, #20
 800b312:	461a      	mov	r2, r3
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	0e5b      	lsrs	r3, r3, #25
 800b318:	009b      	lsls	r3, r3, #2
 800b31a:	f003 0304 	and.w	r3, r3, #4
 800b31e:	4413      	add	r3, r2
 800b320:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	0d1b      	lsrs	r3, r3, #20
 800b32a:	f003 031f 	and.w	r3, r3, #31
 800b32e:	2107      	movs	r1, #7
 800b330:	fa01 f303 	lsl.w	r3, r1, r3
 800b334:	43db      	mvns	r3, r3
 800b336:	401a      	ands	r2, r3
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	0d1b      	lsrs	r3, r3, #20
 800b33c:	f003 031f 	and.w	r3, r3, #31
 800b340:	6879      	ldr	r1, [r7, #4]
 800b342:	fa01 f303 	lsl.w	r3, r1, r3
 800b346:	431a      	orrs	r2, r3
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	601a      	str	r2, [r3, #0]
}
 800b34c:	bf00      	nop
 800b34e:	371c      	adds	r7, #28
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <LL_ADC_SetChannelSingleDiff>:
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	60b9      	str	r1, [r7, #8]
 800b362:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b370:	43db      	mvns	r3, r3
 800b372:	401a      	ands	r2, r3
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f003 0318 	and.w	r3, r3, #24
 800b37a:	4908      	ldr	r1, [pc, #32]	@ (800b39c <LL_ADC_SetChannelSingleDiff+0x44>)
 800b37c:	40d9      	lsrs	r1, r3
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	400b      	ands	r3, r1
 800b382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b386:	431a      	orrs	r2, r3
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800b38e:	bf00      	nop
 800b390:	3714      	adds	r7, #20
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr
 800b39a:	bf00      	nop
 800b39c:	0007ffff 	.word	0x0007ffff

0800b3a0 <LL_ADC_GetMultimode>:
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b083      	sub	sp, #12
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	f003 031f 	and.w	r3, r3, #31
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	370c      	adds	r7, #12
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <LL_ADC_IsEnabled>:
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	f003 0301 	and.w	r3, r3, #1
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d101      	bne.n	800b3d4 <LL_ADC_IsEnabled+0x18>
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e000      	b.n	800b3d6 <LL_ADC_IsEnabled+0x1a>
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	370c      	adds	r7, #12
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e0:	4770      	bx	lr

0800b3e2 <LL_ADC_StartCalibration>:
{
 800b3e2:	b480      	push	{r7}
 800b3e4:	b083      	sub	sp, #12
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	689b      	ldr	r3, [r3, #8]
 800b3f0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800b3f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b3f8:	683a      	ldr	r2, [r7, #0]
 800b3fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800b3fe:	4313      	orrs	r3, r2
 800b400:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	609a      	str	r2, [r3, #8]
}
 800b408:	bf00      	nop
 800b40a:	370c      	adds	r7, #12
 800b40c:	46bd      	mov	sp, r7
 800b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b412:	4770      	bx	lr

0800b414 <LL_ADC_IsCalibrationOnGoing>:
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	689b      	ldr	r3, [r3, #8]
 800b420:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b428:	d101      	bne.n	800b42e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800b42a:	2301      	movs	r3, #1
 800b42c:	e000      	b.n	800b430 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800b42e:	2300      	movs	r3, #0
}
 800b430:	4618      	mov	r0, r3
 800b432:	370c      	adds	r7, #12
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <LL_ADC_REG_IsConversionOngoing>:
{
 800b43c:	b480      	push	{r7}
 800b43e:	b083      	sub	sp, #12
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	689b      	ldr	r3, [r3, #8]
 800b448:	f003 0304 	and.w	r3, r3, #4
 800b44c:	2b04      	cmp	r3, #4
 800b44e:	d101      	bne.n	800b454 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b450:	2301      	movs	r3, #1
 800b452:	e000      	b.n	800b456 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b454:	2300      	movs	r3, #0
}
 800b456:	4618      	mov	r0, r3
 800b458:	370c      	adds	r7, #12
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr

0800b462 <LL_ADC_INJ_StartConversion>:
{
 800b462:	b480      	push	{r7}
 800b464:	b083      	sub	sp, #12
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b472:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b476:	f043 0208 	orr.w	r2, r3, #8
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	609a      	str	r2, [r3, #8]
}
 800b47e:	bf00      	nop
 800b480:	370c      	adds	r7, #12
 800b482:	46bd      	mov	sp, r7
 800b484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b488:	4770      	bx	lr

0800b48a <LL_ADC_INJ_IsConversionOngoing>:
{
 800b48a:	b480      	push	{r7}
 800b48c:	b083      	sub	sp, #12
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	f003 0308 	and.w	r3, r3, #8
 800b49a:	2b08      	cmp	r3, #8
 800b49c:	d101      	bne.n	800b4a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e000      	b.n	800b4a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b4a2:	2300      	movs	r3, #0
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	370c      	adds	r7, #12
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d101      	bne.n	800b4cc <HAL_ADCEx_Calibration_Start+0x1c>
 800b4c8:	2302      	movs	r3, #2
 800b4ca:	e04d      	b.n	800b568 <HAL_ADCEx_Calibration_Start+0xb8>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f7ff fe09 	bl	800b0ec <ADC_Disable>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b4de:	7bfb      	ldrb	r3, [r7, #15]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d136      	bne.n	800b552 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4e8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b4ec:	f023 0302 	bic.w	r3, r3, #2
 800b4f0:	f043 0202 	orr.w	r2, r3, #2
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6839      	ldr	r1, [r7, #0]
 800b4fe:	4618      	mov	r0, r3
 800b500:	f7ff ff6f 	bl	800b3e2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b504:	e014      	b.n	800b530 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	3301      	adds	r3, #1
 800b50a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800b512:	d30d      	bcc.n	800b530 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b518:	f023 0312 	bic.w	r3, r3, #18
 800b51c:	f043 0210 	orr.w	r2, r3, #16
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2200      	movs	r2, #0
 800b528:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800b52c:	2301      	movs	r3, #1
 800b52e:	e01b      	b.n	800b568 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4618      	mov	r0, r3
 800b536:	f7ff ff6d 	bl	800b414 <LL_ADC_IsCalibrationOnGoing>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d1e2      	bne.n	800b506 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b544:	f023 0303 	bic.w	r3, r3, #3
 800b548:	f043 0201 	orr.w	r2, r3, #1
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	659a      	str	r2, [r3, #88]	@ 0x58
 800b550:	e005      	b.n	800b55e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b556:	f043 0210 	orr.w	r2, r3, #16
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2200      	movs	r2, #0
 800b562:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800b566:	7bfb      	ldrb	r3, [r7, #15]
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3710      	adds	r7, #16
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b086      	sub	sp, #24
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b578:	486d      	ldr	r0, [pc, #436]	@ (800b730 <HAL_ADCEx_InjectedStart_IT+0x1c0>)
 800b57a:	f7ff ff11 	bl	800b3a0 <LL_ADC_GetMultimode>
 800b57e:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4618      	mov	r0, r3
 800b586:	f7ff ff80 	bl	800b48a <LL_ADC_INJ_IsConversionOngoing>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 800b590:	2302      	movs	r3, #2
 800b592:	e0c8      	b.n	800b726 <HAL_ADCEx_InjectedStart_IT+0x1b6>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	68db      	ldr	r3, [r3, #12]
 800b59a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b59e:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d10a      	bne.n	800b5c4 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d107      	bne.n	800b5c4 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5b8:	f043 0220 	orr.w	r2, r3, #32
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e0b0      	b.n	800b726 <HAL_ADCEx_InjectedStart_IT+0x1b6>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d101      	bne.n	800b5d2 <HAL_ADCEx_InjectedStart_IT+0x62>
 800b5ce:	2302      	movs	r3, #2
 800b5d0:	e0a9      	b.n	800b726 <HAL_ADCEx_InjectedStart_IT+0x1b6>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f7ff fd00 	bl	800afe0 <ADC_Enable>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800b5e4:	7bfb      	ldrb	r3, [r7, #15]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f040 8098 	bne.w	800b71c <HAL_ADCEx_InjectedStart_IT+0x1ac>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d006      	beq.n	800b606 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5fc:	f023 0208 	bic.w	r2, r3, #8
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b604:	e002      	b.n	800b60c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b610:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b614:	f023 0301 	bic.w	r3, r3, #1
 800b618:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	4a43      	ldr	r2, [pc, #268]	@ (800b734 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d002      	beq.n	800b630 <HAL_ADCEx_InjectedStart_IT+0xc0>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	e000      	b.n	800b632 <HAL_ADCEx_InjectedStart_IT+0xc2>
 800b630:	4b41      	ldr	r3, [pc, #260]	@ (800b738 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	6812      	ldr	r2, [r2, #0]
 800b636:	4293      	cmp	r3, r2
 800b638:	d002      	beq.n	800b640 <HAL_ADCEx_InjectedStart_IT+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d105      	bne.n	800b64c <HAL_ADCEx_InjectedStart_IT+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b644:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2260      	movs	r2, #96	@ 0x60
 800b652:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2200      	movs	r2, #0
 800b658:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b666:	2b00      	cmp	r3, #0
 800b668:	d007      	beq.n	800b67a <HAL_ADCEx_InjectedStart_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685a      	ldr	r2, [r3, #4]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b678:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	695b      	ldr	r3, [r3, #20]
 800b67e:	2b08      	cmp	r3, #8
 800b680:	d110      	bne.n	800b6a4 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	685a      	ldr	r2, [r3, #4]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f022 0220 	bic.w	r2, r2, #32
 800b690:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	685a      	ldr	r2, [r3, #4]
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6a0:	605a      	str	r2, [r3, #4]
          break;
 800b6a2:	e010      	b.n	800b6c6 <HAL_ADCEx_InjectedStart_IT+0x156>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	685a      	ldr	r2, [r3, #4]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6b2:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	685a      	ldr	r2, [r3, #4]
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f042 0220 	orr.w	r2, r2, #32
 800b6c2:	605a      	str	r2, [r3, #4]
          break;
 800b6c4:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	4a1a      	ldr	r2, [pc, #104]	@ (800b734 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	d002      	beq.n	800b6d6 <HAL_ADCEx_InjectedStart_IT+0x166>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	e000      	b.n	800b6d8 <HAL_ADCEx_InjectedStart_IT+0x168>
 800b6d6:	4b18      	ldr	r3, [pc, #96]	@ (800b738 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	6812      	ldr	r2, [r2, #0]
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d008      	beq.n	800b6f2 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d005      	beq.n	800b6f2 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	2b06      	cmp	r3, #6
 800b6ea:	d002      	beq.n	800b6f2 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	2b07      	cmp	r3, #7
 800b6f0:	d10d      	bne.n	800b70e <HAL_ADCEx_InjectedStart_IT+0x19e>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f7ff fde0 	bl	800b2bc <LL_ADC_INJ_GetTrigAuto>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d110      	bne.n	800b724 <HAL_ADCEx_InjectedStart_IT+0x1b4>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4618      	mov	r0, r3
 800b708:	f7ff feab 	bl	800b462 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800b70c:	e00a      	b.n	800b724 <HAL_ADCEx_InjectedStart_IT+0x1b4>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b712:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	659a      	str	r2, [r3, #88]	@ 0x58
 800b71a:	e003      	b.n	800b724 <HAL_ADCEx_InjectedStart_IT+0x1b4>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2200      	movs	r2, #0
 800b720:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    }

    /* Return function status */
    return tmp_hal_status;
 800b724:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800b726:	4618      	mov	r0, r3
 800b728:	3718      	adds	r7, #24
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	50040300 	.word	0x50040300
 800b734:	50040100 	.word	0x50040100
 800b738:	50040000 	.word	0x50040000

0800b73c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800b744:	bf00      	nop
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800b758:	bf00      	nop
 800b75a:	370c      	adds	r7, #12
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800b764:	b480      	push	{r7}
 800b766:	b083      	sub	sp, #12
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800b76c:	bf00      	nop
 800b76e:	370c      	adds	r7, #12
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800b780:	bf00      	nop
 800b782:	370c      	adds	r7, #12
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr

0800b78c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b0b6      	sub	sp, #216	@ 0xd8
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b796:	2300      	movs	r3, #0
 800b798:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 800b79c:	2300      	movs	r3, #0
 800b79e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800b7ac:	2b01      	cmp	r3, #1
 800b7ae:	d102      	bne.n	800b7b6 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	f000 bc9e 	b.w	800c0f2 <HAL_ADCEx_InjectedConfigChannel+0x966>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	691b      	ldr	r3, [r3, #16]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d003      	beq.n	800b7ce <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	d130      	bne.n	800b830 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	2b08      	cmp	r3, #8
 800b7d4:	d179      	bne.n	800b8ca <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	6a1b      	ldr	r3, [r3, #32]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d010      	beq.n	800b800 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	0e9b      	lsrs	r3, r3, #26
 800b7e4:	021b      	lsls	r3, r3, #8
 800b7e6:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	6a1b      	ldr	r3, [r3, #32]
 800b7ee:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800b7f2:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b7fe:	e007      	b.n	800b810 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	0e9b      	lsrs	r3, r3, #26
 800b806:	021b      	lsls	r3, r3, #8
 800b808:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 800b80c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b816:	4b96      	ldr	r3, [pc, #600]	@ (800ba70 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 800b818:	4013      	ands	r3, r2
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	6812      	ldr	r2, [r2, #0]
 800b81e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800b822:	430b      	orrs	r3, r1
 800b824:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b82c:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800b82e:	e04c      	b.n	800b8ca <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b834:	2b00      	cmp	r3, #0
 800b836:	d11d      	bne.n	800b874 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	699a      	ldr	r2, [r3, #24]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2200      	movs	r2, #0
 800b844:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	6a1b      	ldr	r3, [r3, #32]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00d      	beq.n	800b86a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	699b      	ldr	r3, [r3, #24]
 800b852:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	6a1b      	ldr	r3, [r3, #32]
 800b858:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800b85c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800b862:	4313      	orrs	r3, r2
 800b864:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b868:	e004      	b.n	800b874 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	699b      	ldr	r3, [r3, #24]
 800b86e:	3b01      	subs	r3, #1
 800b870:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	0e9b      	lsrs	r3, r3, #26
 800b87a:	f003 021f 	and.w	r2, r3, #31
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	f003 031f 	and.w	r3, r3, #31
 800b886:	fa02 f303 	lsl.w	r3, r2, r3
 800b88a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b88e:	4313      	orrs	r3, r2
 800b890:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b898:	1e5a      	subs	r2, r3, #1
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b8a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b8a6:	431a      	orrs	r2, r3
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d10a      	bne.n	800b8ca <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b8ba:	4b6d      	ldr	r3, [pc, #436]	@ (800ba70 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 800b8bc:	4013      	ands	r3, r2
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 800b8c2:	687a      	ldr	r2, [r7, #4]
 800b8c4:	6812      	ldr	r2, [r2, #0]
 800b8c6:	430b      	orrs	r3, r1
 800b8c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff fddb 	bl	800b48a <LL_ADC_INJ_IsConversionOngoing>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d120      	bne.n	800b91c <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	7f5b      	ldrb	r3, [r3, #29]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d110      	bne.n	800b904 <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	68db      	ldr	r3, [r3, #12]
 800b8e8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	7f9b      	ldrb	r3, [r3, #30]
 800b8f0:	055a      	lsls	r2, r3, #21
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	7f1b      	ldrb	r3, [r3, #28]
 800b8f6:	051b      	lsls	r3, r3, #20
 800b8f8:	431a      	orrs	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	430a      	orrs	r2, r1
 800b900:	60da      	str	r2, [r3, #12]
 800b902:	e00b      	b.n	800b91c <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	7f9b      	ldrb	r3, [r3, #30]
 800b912:	055a      	lsls	r2, r3, #21
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	430a      	orrs	r2, r1
 800b91a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	4618      	mov	r0, r3
 800b922:	f7ff fd8b 	bl	800b43c <LL_ADC_REG_IsConversionOngoing>
 800b926:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4618      	mov	r0, r3
 800b930:	f7ff fdab 	bl	800b48a <LL_ADC_INJ_IsConversionOngoing>
 800b934:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f040 8213 	bne.w	800bd68 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b942:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b946:	2b00      	cmp	r3, #0
 800b948:	f040 820e 	bne.w	800bd68 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	6a1b      	ldr	r3, [r3, #32]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d003      	beq.n	800b95c <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d115      	bne.n	800b988 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	7f5b      	ldrb	r3, [r3, #29]
 800b960:	2b01      	cmp	r3, #1
 800b962:	d108      	bne.n	800b976 <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	68da      	ldr	r2, [r3, #12]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800b972:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800b974:	e01e      	b.n	800b9b4 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	68da      	ldr	r2, [r3, #12]
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800b984:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800b986:	e015      	b.n	800b9b4 <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	7f5b      	ldrb	r3, [r3, #29]
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d109      	bne.n	800b9a4 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b994:	f043 0220 	orr.w	r2, r3, #32
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 800b99c:	2301      	movs	r3, #1
 800b99e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800b9a2:	e007      	b.n	800b9b4 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	68da      	ldr	r2, [r3, #12]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800b9b2:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d110      	bne.n	800b9e0 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	691b      	ldr	r3, [r3, #16]
 800b9c4:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9d0:	430b      	orrs	r3, r1
 800b9d2:	431a      	orrs	r2, r3
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f042 0202 	orr.w	r2, r2, #2
 800b9dc:	611a      	str	r2, [r3, #16]
 800b9de:	e007      	b.n	800b9f0 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	691a      	ldr	r2, [r3, #16]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	f022 0202 	bic.w	r2, r2, #2
 800b9ee:	611a      	str	r2, [r3, #16]
    }

#if defined(ADC_SMPR1_SMPPLUS)
    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	689b      	ldr	r3, [r3, #8]
 800b9f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9f8:	d10f      	bne.n	800ba1a <HAL_ADCEx_InjectedConfigChannel+0x28e>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6818      	ldr	r0, [r3, #0]
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2200      	movs	r2, #0
 800ba04:	4619      	mov	r1, r3
 800ba06:	f7ff fc7c 	bl	800b302 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800ba12:	4618      	mov	r0, r3
 800ba14:	f7ff fc3f 	bl	800b296 <LL_ADC_SetSamplingTimeCommonConfig>
 800ba18:	e00e      	b.n	800ba38 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6818      	ldr	r0, [r3, #0]
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800ba26:	461a      	mov	r2, r3
 800ba28:	f7ff fc6b 	bl	800b302 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2100      	movs	r1, #0
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7ff fc2f 	bl	800b296 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	695a      	ldr	r2, [r3, #20]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	08db      	lsrs	r3, r3, #3
 800ba44:	f003 0303 	and.w	r3, r3, #3
 800ba48:	005b      	lsls	r3, r3, #1
 800ba4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	691b      	ldr	r3, [r3, #16]
 800ba56:	2b04      	cmp	r3, #4
 800ba58:	d00c      	beq.n	800ba74 <HAL_ADCEx_InjectedConfigChannel+0x2e8>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6818      	ldr	r0, [r3, #0]
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	6919      	ldr	r1, [r3, #16]
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ba6a:	f7ff fbbf 	bl	800b1ec <LL_ADC_SetOffset>
 800ba6e:	e17b      	b.n	800bd68 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
 800ba70:	82082000 	.word	0x82082000
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2100      	movs	r1, #0
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f7ff fbda 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800ba80:	4603      	mov	r3, r0
 800ba82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d10a      	bne.n	800baa0 <HAL_ADCEx_InjectedConfigChannel+0x314>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	2100      	movs	r1, #0
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7ff fbcf 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800ba96:	4603      	mov	r3, r0
 800ba98:	0e9b      	lsrs	r3, r3, #26
 800ba9a:	f003 021f 	and.w	r2, r3, #31
 800ba9e:	e01e      	b.n	800bade <HAL_ADCEx_InjectedConfigChannel+0x352>
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	2100      	movs	r1, #0
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7ff fbc4 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800baac:	4603      	mov	r3, r0
 800baae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bab2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bab6:	fa93 f3a3 	rbit	r3, r3
 800baba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800babe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bac2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800bac6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d101      	bne.n	800bad2 <HAL_ADCEx_InjectedConfigChannel+0x346>
    return 32U;
 800bace:	2320      	movs	r3, #32
 800bad0:	e004      	b.n	800badc <HAL_ADCEx_InjectedConfigChannel+0x350>
  return __builtin_clz(value);
 800bad2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bad6:	fab3 f383 	clz	r3, r3
 800bada:	b2db      	uxtb	r3, r3
 800badc:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d105      	bne.n	800baf6 <HAL_ADCEx_InjectedConfigChannel+0x36a>
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	0e9b      	lsrs	r3, r3, #26
 800baf0:	f003 031f 	and.w	r3, r3, #31
 800baf4:	e018      	b.n	800bb28 <HAL_ADCEx_InjectedConfigChannel+0x39c>
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bafe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb02:	fa93 f3a3 	rbit	r3, r3
 800bb06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800bb0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800bb12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d101      	bne.n	800bb1e <HAL_ADCEx_InjectedConfigChannel+0x392>
    return 32U;
 800bb1a:	2320      	movs	r3, #32
 800bb1c:	e004      	b.n	800bb28 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 800bb1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bb22:	fab3 f383 	clz	r3, r3
 800bb26:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d106      	bne.n	800bb3a <HAL_ADCEx_InjectedConfigChannel+0x3ae>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2200      	movs	r2, #0
 800bb32:	2100      	movs	r1, #0
 800bb34:	4618      	mov	r0, r3
 800bb36:	f7ff fb93 	bl	800b260 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	2101      	movs	r1, #1
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7ff fb77 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bb46:	4603      	mov	r3, r0
 800bb48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d10a      	bne.n	800bb66 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	2101      	movs	r1, #1
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7ff fb6c 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	0e9b      	lsrs	r3, r3, #26
 800bb60:	f003 021f 	and.w	r2, r3, #31
 800bb64:	e01e      	b.n	800bba4 <HAL_ADCEx_InjectedConfigChannel+0x418>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	2101      	movs	r1, #1
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7ff fb61 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bb72:	4603      	mov	r3, r0
 800bb74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb7c:	fa93 f3a3 	rbit	r3, r3
 800bb80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800bb84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800bb8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d101      	bne.n	800bb98 <HAL_ADCEx_InjectedConfigChannel+0x40c>
    return 32U;
 800bb94:	2320      	movs	r3, #32
 800bb96:	e004      	b.n	800bba2 <HAL_ADCEx_InjectedConfigChannel+0x416>
  return __builtin_clz(value);
 800bb98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb9c:	fab3 f383 	clz	r3, r3
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bba4:	683b      	ldr	r3, [r7, #0]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d105      	bne.n	800bbbc <HAL_ADCEx_InjectedConfigChannel+0x430>
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	0e9b      	lsrs	r3, r3, #26
 800bbb6:	f003 031f 	and.w	r3, r3, #31
 800bbba:	e018      	b.n	800bbee <HAL_ADCEx_InjectedConfigChannel+0x462>
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbc8:	fa93 f3a3 	rbit	r3, r3
 800bbcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800bbd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800bbd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d101      	bne.n	800bbe4 <HAL_ADCEx_InjectedConfigChannel+0x458>
    return 32U;
 800bbe0:	2320      	movs	r3, #32
 800bbe2:	e004      	b.n	800bbee <HAL_ADCEx_InjectedConfigChannel+0x462>
  return __builtin_clz(value);
 800bbe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bbe8:	fab3 f383 	clz	r3, r3
 800bbec:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d106      	bne.n	800bc00 <HAL_ADCEx_InjectedConfigChannel+0x474>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	2101      	movs	r1, #1
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f7ff fb30 	bl	800b260 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	2102      	movs	r1, #2
 800bc06:	4618      	mov	r0, r3
 800bc08:	f7ff fb14 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d10a      	bne.n	800bc2c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	2102      	movs	r1, #2
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7ff fb09 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bc22:	4603      	mov	r3, r0
 800bc24:	0e9b      	lsrs	r3, r3, #26
 800bc26:	f003 021f 	and.w	r2, r3, #31
 800bc2a:	e01e      	b.n	800bc6a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2102      	movs	r1, #2
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7ff fafe 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc42:	fa93 f3a3 	rbit	r3, r3
 800bc46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800bc4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800bc52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d101      	bne.n	800bc5e <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    return 32U;
 800bc5a:	2320      	movs	r3, #32
 800bc5c:	e004      	b.n	800bc68 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 800bc5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc62:	fab3 f383 	clz	r3, r3
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d105      	bne.n	800bc82 <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	0e9b      	lsrs	r3, r3, #26
 800bc7c:	f003 031f 	and.w	r3, r3, #31
 800bc80:	e014      	b.n	800bcac <HAL_ADCEx_InjectedConfigChannel+0x520>
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bc8a:	fa93 f3a3 	rbit	r3, r3
 800bc8e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800bc90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800bc96:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d101      	bne.n	800bca2 <HAL_ADCEx_InjectedConfigChannel+0x516>
    return 32U;
 800bc9e:	2320      	movs	r3, #32
 800bca0:	e004      	b.n	800bcac <HAL_ADCEx_InjectedConfigChannel+0x520>
  return __builtin_clz(value);
 800bca2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bca6:	fab3 f383 	clz	r3, r3
 800bcaa:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bcac:	429a      	cmp	r2, r3
 800bcae:	d106      	bne.n	800bcbe <HAL_ADCEx_InjectedConfigChannel+0x532>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	2102      	movs	r1, #2
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7ff fad1 	bl	800b260 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	2103      	movs	r1, #3
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7ff fab5 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bcca:	4603      	mov	r3, r0
 800bccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10a      	bne.n	800bcea <HAL_ADCEx_InjectedConfigChannel+0x55e>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2103      	movs	r1, #3
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f7ff faaa 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bce0:	4603      	mov	r3, r0
 800bce2:	0e9b      	lsrs	r3, r3, #26
 800bce4:	f003 021f 	and.w	r2, r3, #31
 800bce8:	e017      	b.n	800bd1a <HAL_ADCEx_InjectedConfigChannel+0x58e>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2103      	movs	r1, #3
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7ff fa9f 	bl	800b234 <LL_ADC_GetOffsetChannel>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bcfc:	fa93 f3a3 	rbit	r3, r3
 800bd00:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800bd02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd04:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800bd06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d101      	bne.n	800bd10 <HAL_ADCEx_InjectedConfigChannel+0x584>
    return 32U;
 800bd0c:	2320      	movs	r3, #32
 800bd0e:	e003      	b.n	800bd18 <HAL_ADCEx_InjectedConfigChannel+0x58c>
  return __builtin_clz(value);
 800bd10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd12:	fab3 f383 	clz	r3, r3
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d105      	bne.n	800bd32 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	0e9b      	lsrs	r3, r3, #26
 800bd2c:	f003 031f 	and.w	r3, r3, #31
 800bd30:	e011      	b.n	800bd56 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd3a:	fa93 f3a3 	rbit	r3, r3
 800bd3e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800bd40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd42:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800bd44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 800bd4a:	2320      	movs	r3, #32
 800bd4c:	e003      	b.n	800bd56 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800bd4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd50:	fab3 f383 	clz	r3, r3
 800bd54:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d106      	bne.n	800bd68 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	2103      	movs	r1, #3
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7ff fa7c 	bl	800b260 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7ff fb25 	bl	800b3bc <LL_ADC_IsEnabled>
 800bd72:	4603      	mov	r3, r0
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	f040 813f 	bne.w	800bff8 <HAL_ADCEx_InjectedConfigChannel+0x86c>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6818      	ldr	r0, [r3, #0]
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	6819      	ldr	r1, [r3, #0]
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	68db      	ldr	r3, [r3, #12]
 800bd86:	461a      	mov	r2, r3
 800bd88:	f7ff fae6 	bl	800b358 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	4a8e      	ldr	r2, [pc, #568]	@ (800bfcc <HAL_ADCEx_InjectedConfigChannel+0x840>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	f040 8130 	bne.w	800bff8 <HAL_ADCEx_InjectedConfigChannel+0x86c>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d10b      	bne.n	800bdc0 <HAL_ADCEx_InjectedConfigChannel+0x634>
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	0e9b      	lsrs	r3, r3, #26
 800bdae:	3301      	adds	r3, #1
 800bdb0:	f003 031f 	and.w	r3, r3, #31
 800bdb4:	2b09      	cmp	r3, #9
 800bdb6:	bf94      	ite	ls
 800bdb8:	2301      	movls	r3, #1
 800bdba:	2300      	movhi	r3, #0
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	e019      	b.n	800bdf4 <HAL_ADCEx_InjectedConfigChannel+0x668>
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdc8:	fa93 f3a3 	rbit	r3, r3
 800bdcc:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800bdce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bdd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800bdd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d101      	bne.n	800bddc <HAL_ADCEx_InjectedConfigChannel+0x650>
    return 32U;
 800bdd8:	2320      	movs	r3, #32
 800bdda:	e003      	b.n	800bde4 <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 800bddc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdde:	fab3 f383 	clz	r3, r3
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	3301      	adds	r3, #1
 800bde6:	f003 031f 	and.w	r3, r3, #31
 800bdea:	2b09      	cmp	r3, #9
 800bdec:	bf94      	ite	ls
 800bdee:	2301      	movls	r3, #1
 800bdf0:	2300      	movhi	r3, #0
 800bdf2:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d079      	beq.n	800beec <HAL_ADCEx_InjectedConfigChannel+0x760>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be00:	2b00      	cmp	r3, #0
 800be02:	d107      	bne.n	800be14 <HAL_ADCEx_InjectedConfigChannel+0x688>
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	0e9b      	lsrs	r3, r3, #26
 800be0a:	3301      	adds	r3, #1
 800be0c:	069b      	lsls	r3, r3, #26
 800be0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800be12:	e015      	b.n	800be40 <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be1c:	fa93 f3a3 	rbit	r3, r3
 800be20:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800be22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be24:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800be26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d101      	bne.n	800be30 <HAL_ADCEx_InjectedConfigChannel+0x6a4>
    return 32U;
 800be2c:	2320      	movs	r3, #32
 800be2e:	e003      	b.n	800be38 <HAL_ADCEx_InjectedConfigChannel+0x6ac>
  return __builtin_clz(value);
 800be30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be32:	fab3 f383 	clz	r3, r3
 800be36:	b2db      	uxtb	r3, r3
 800be38:	3301      	adds	r3, #1
 800be3a:	069b      	lsls	r3, r3, #26
 800be3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d109      	bne.n	800be60 <HAL_ADCEx_InjectedConfigChannel+0x6d4>
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	0e9b      	lsrs	r3, r3, #26
 800be52:	3301      	adds	r3, #1
 800be54:	f003 031f 	and.w	r3, r3, #31
 800be58:	2101      	movs	r1, #1
 800be5a:	fa01 f303 	lsl.w	r3, r1, r3
 800be5e:	e017      	b.n	800be90 <HAL_ADCEx_InjectedConfigChannel+0x704>
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be68:	fa93 f3a3 	rbit	r3, r3
 800be6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800be6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be70:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800be72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be74:	2b00      	cmp	r3, #0
 800be76:	d101      	bne.n	800be7c <HAL_ADCEx_InjectedConfigChannel+0x6f0>
    return 32U;
 800be78:	2320      	movs	r3, #32
 800be7a:	e003      	b.n	800be84 <HAL_ADCEx_InjectedConfigChannel+0x6f8>
  return __builtin_clz(value);
 800be7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be7e:	fab3 f383 	clz	r3, r3
 800be82:	b2db      	uxtb	r3, r3
 800be84:	3301      	adds	r3, #1
 800be86:	f003 031f 	and.w	r3, r3, #31
 800be8a:	2101      	movs	r1, #1
 800be8c:	fa01 f303 	lsl.w	r3, r1, r3
 800be90:	ea42 0103 	orr.w	r1, r2, r3
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d10a      	bne.n	800beb6 <HAL_ADCEx_InjectedConfigChannel+0x72a>
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	0e9b      	lsrs	r3, r3, #26
 800bea6:	3301      	adds	r3, #1
 800bea8:	f003 021f 	and.w	r2, r3, #31
 800beac:	4613      	mov	r3, r2
 800beae:	005b      	lsls	r3, r3, #1
 800beb0:	4413      	add	r3, r2
 800beb2:	051b      	lsls	r3, r3, #20
 800beb4:	e018      	b.n	800bee8 <HAL_ADCEx_InjectedConfigChannel+0x75c>
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bebe:	fa93 f3a3 	rbit	r3, r3
 800bec2:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800bec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800bec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beca:	2b00      	cmp	r3, #0
 800becc:	d101      	bne.n	800bed2 <HAL_ADCEx_InjectedConfigChannel+0x746>
    return 32U;
 800bece:	2320      	movs	r3, #32
 800bed0:	e003      	b.n	800beda <HAL_ADCEx_InjectedConfigChannel+0x74e>
  return __builtin_clz(value);
 800bed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed4:	fab3 f383 	clz	r3, r3
 800bed8:	b2db      	uxtb	r3, r3
 800beda:	3301      	adds	r3, #1
 800bedc:	f003 021f 	and.w	r2, r3, #31
 800bee0:	4613      	mov	r3, r2
 800bee2:	005b      	lsls	r3, r3, #1
 800bee4:	4413      	add	r3, r2
 800bee6:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bee8:	430b      	orrs	r3, r1
 800beea:	e080      	b.n	800bfee <HAL_ADCEx_InjectedConfigChannel+0x862>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d107      	bne.n	800bf08 <HAL_ADCEx_InjectedConfigChannel+0x77c>
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	0e9b      	lsrs	r3, r3, #26
 800befe:	3301      	adds	r3, #1
 800bf00:	069b      	lsls	r3, r3, #26
 800bf02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bf06:	e015      	b.n	800bf34 <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf10:	fa93 f3a3 	rbit	r3, r3
 800bf14:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800bf16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800bf1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d101      	bne.n	800bf24 <HAL_ADCEx_InjectedConfigChannel+0x798>
    return 32U;
 800bf20:	2320      	movs	r3, #32
 800bf22:	e003      	b.n	800bf2c <HAL_ADCEx_InjectedConfigChannel+0x7a0>
  return __builtin_clz(value);
 800bf24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf26:	fab3 f383 	clz	r3, r3
 800bf2a:	b2db      	uxtb	r3, r3
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	069b      	lsls	r3, r3, #26
 800bf30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d109      	bne.n	800bf54 <HAL_ADCEx_InjectedConfigChannel+0x7c8>
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	0e9b      	lsrs	r3, r3, #26
 800bf46:	3301      	adds	r3, #1
 800bf48:	f003 031f 	and.w	r3, r3, #31
 800bf4c:	2101      	movs	r1, #1
 800bf4e:	fa01 f303 	lsl.w	r3, r1, r3
 800bf52:	e017      	b.n	800bf84 <HAL_ADCEx_InjectedConfigChannel+0x7f8>
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf5a:	69fb      	ldr	r3, [r7, #28]
 800bf5c:	fa93 f3a3 	rbit	r3, r3
 800bf60:	61bb      	str	r3, [r7, #24]
  return result;
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800bf66:	6a3b      	ldr	r3, [r7, #32]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d101      	bne.n	800bf70 <HAL_ADCEx_InjectedConfigChannel+0x7e4>
    return 32U;
 800bf6c:	2320      	movs	r3, #32
 800bf6e:	e003      	b.n	800bf78 <HAL_ADCEx_InjectedConfigChannel+0x7ec>
  return __builtin_clz(value);
 800bf70:	6a3b      	ldr	r3, [r7, #32]
 800bf72:	fab3 f383 	clz	r3, r3
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	3301      	adds	r3, #1
 800bf7a:	f003 031f 	and.w	r3, r3, #31
 800bf7e:	2101      	movs	r1, #1
 800bf80:	fa01 f303 	lsl.w	r3, r1, r3
 800bf84:	ea42 0103 	orr.w	r1, r2, r3
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d10d      	bne.n	800bfb0 <HAL_ADCEx_InjectedConfigChannel+0x824>
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	0e9b      	lsrs	r3, r3, #26
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	f003 021f 	and.w	r2, r3, #31
 800bfa0:	4613      	mov	r3, r2
 800bfa2:	005b      	lsls	r3, r3, #1
 800bfa4:	4413      	add	r3, r2
 800bfa6:	3b1e      	subs	r3, #30
 800bfa8:	051b      	lsls	r3, r3, #20
 800bfaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800bfae:	e01d      	b.n	800bfec <HAL_ADCEx_InjectedConfigChannel+0x860>
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	fa93 f3a3 	rbit	r3, r3
 800bfbc:	60fb      	str	r3, [r7, #12]
  return result;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800bfc2:	697b      	ldr	r3, [r7, #20]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d103      	bne.n	800bfd0 <HAL_ADCEx_InjectedConfigChannel+0x844>
    return 32U;
 800bfc8:	2320      	movs	r3, #32
 800bfca:	e005      	b.n	800bfd8 <HAL_ADCEx_InjectedConfigChannel+0x84c>
 800bfcc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	fab3 f383 	clz	r3, r3
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	3301      	adds	r3, #1
 800bfda:	f003 021f 	and.w	r2, r3, #31
 800bfde:	4613      	mov	r3, r2
 800bfe0:	005b      	lsls	r3, r3, #1
 800bfe2:	4413      	add	r3, r2
 800bfe4:	3b1e      	subs	r3, #30
 800bfe6:	051b      	lsls	r3, r3, #20
 800bfe8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bfec:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 800bfee:	683a      	ldr	r2, [r7, #0]
 800bff0:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bff2:	4619      	mov	r1, r3
 800bff4:	f7ff f985 	bl	800b302 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	681a      	ldr	r2, [r3, #0]
 800bffc:	4b3f      	ldr	r3, [pc, #252]	@ (800c0fc <HAL_ADCEx_InjectedConfigChannel+0x970>)
 800bffe:	4013      	ands	r3, r2
 800c000:	2b00      	cmp	r3, #0
 800c002:	d070      	beq.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c004:	483e      	ldr	r0, [pc, #248]	@ (800c100 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c006:	f7ff f8e3 	bl	800b1d0 <LL_ADC_GetCommonPathInternalCh>
 800c00a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a3c      	ldr	r2, [pc, #240]	@ (800c104 <HAL_ADCEx_InjectedConfigChannel+0x978>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d12c      	bne.n	800c072 <HAL_ADCEx_InjectedConfigChannel+0x8e6>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c018:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c01c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c020:	2b00      	cmp	r3, #0
 800c022:	d126      	bne.n	800c072 <HAL_ADCEx_InjectedConfigChannel+0x8e6>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4a37      	ldr	r2, [pc, #220]	@ (800c108 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d004      	beq.n	800c038 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a36      	ldr	r2, [pc, #216]	@ (800c10c <HAL_ADCEx_InjectedConfigChannel+0x980>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d153      	bne.n	800c0e0 <HAL_ADCEx_InjectedConfigChannel+0x954>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c038:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c03c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c040:	4619      	mov	r1, r3
 800c042:	482f      	ldr	r0, [pc, #188]	@ (800c100 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c044:	f7ff f8b1 	bl	800b1aa <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800c048:	4b31      	ldr	r3, [pc, #196]	@ (800c110 <HAL_ADCEx_InjectedConfigChannel+0x984>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	099b      	lsrs	r3, r3, #6
 800c04e:	4a31      	ldr	r2, [pc, #196]	@ (800c114 <HAL_ADCEx_InjectedConfigChannel+0x988>)
 800c050:	fba2 2303 	umull	r2, r3, r2, r3
 800c054:	099a      	lsrs	r2, r3, #6
 800c056:	4613      	mov	r3, r2
 800c058:	005b      	lsls	r3, r3, #1
 800c05a:	4413      	add	r3, r2
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800c060:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800c062:	e002      	b.n	800c06a <HAL_ADCEx_InjectedConfigChannel+0x8de>
        {
          wait_loop_index--;
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	3b01      	subs	r3, #1
 800c068:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d1f9      	bne.n	800c064 <HAL_ADCEx_InjectedConfigChannel+0x8d8>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c070:	e036      	b.n	800c0e0 <HAL_ADCEx_InjectedConfigChannel+0x954>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a28      	ldr	r2, [pc, #160]	@ (800c118 <HAL_ADCEx_InjectedConfigChannel+0x98c>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d118      	bne.n	800c0ae <HAL_ADCEx_InjectedConfigChannel+0x922>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c07c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d112      	bne.n	800c0ae <HAL_ADCEx_InjectedConfigChannel+0x922>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	4a1e      	ldr	r2, [pc, #120]	@ (800c108 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d004      	beq.n	800c09c <HAL_ADCEx_InjectedConfigChannel+0x910>
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a1d      	ldr	r2, [pc, #116]	@ (800c10c <HAL_ADCEx_InjectedConfigChannel+0x980>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	d123      	bne.n	800c0e4 <HAL_ADCEx_InjectedConfigChannel+0x958>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c09c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c0a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	4816      	ldr	r0, [pc, #88]	@ (800c100 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c0a8:	f7ff f87f 	bl	800b1aa <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c0ac:	e01a      	b.n	800c0e4 <HAL_ADCEx_InjectedConfigChannel+0x958>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	4a1a      	ldr	r2, [pc, #104]	@ (800c11c <HAL_ADCEx_InjectedConfigChannel+0x990>)
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	d116      	bne.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c0b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c0bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d110      	bne.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	4a0f      	ldr	r2, [pc, #60]	@ (800c108 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d10b      	bne.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c0ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c0d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c0d6:	4619      	mov	r1, r3
 800c0d8:	4809      	ldr	r0, [pc, #36]	@ (800c100 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c0da:	f7ff f866 	bl	800b1aa <LL_ADC_SetCommonPathInternalCh>
 800c0de:	e002      	b.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c0e0:	bf00      	nop
 800c0e2:	e000      	b.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c0e4:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800c0ee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	37d8      	adds	r7, #216	@ 0xd8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	80080000 	.word	0x80080000
 800c100:	50040300 	.word	0x50040300
 800c104:	c7520000 	.word	0xc7520000
 800c108:	50040000 	.word	0x50040000
 800c10c:	50040200 	.word	0x50040200
 800c110:	200019b8 	.word	0x200019b8
 800c114:	053e2d63 	.word	0x053e2d63
 800c118:	cb840000 	.word	0xcb840000
 800c11c:	80000001 	.word	0x80000001

0800c120 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c120:	b590      	push	{r4, r7, lr}
 800c122:	b0a1      	sub	sp, #132	@ 0x84
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c12a:	2300      	movs	r3, #0
 800c12c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800c136:	2b01      	cmp	r3, #1
 800c138:	d101      	bne.n	800c13e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c13a:	2302      	movs	r3, #2
 800c13c:	e093      	b.n	800c266 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2201      	movs	r2, #1
 800c142:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c146:	2300      	movs	r3, #0
 800c148:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c14a:	2300      	movs	r3, #0
 800c14c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	4a47      	ldr	r2, [pc, #284]	@ (800c270 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d102      	bne.n	800c15e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c158:	4b46      	ldr	r3, [pc, #280]	@ (800c274 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c15a:	60fb      	str	r3, [r7, #12]
 800c15c:	e001      	b.n	800c162 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800c15e:	2300      	movs	r3, #0
 800c160:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d10b      	bne.n	800c180 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c16c:	f043 0220 	orr.w	r2, r3, #32
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2200      	movs	r2, #0
 800c178:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 800c17c:	2301      	movs	r3, #1
 800c17e:	e072      	b.n	800c266 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	4618      	mov	r0, r3
 800c184:	f7ff f95a 	bl	800b43c <LL_ADC_REG_IsConversionOngoing>
 800c188:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4618      	mov	r0, r3
 800c190:	f7ff f954 	bl	800b43c <LL_ADC_REG_IsConversionOngoing>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d154      	bne.n	800c244 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c19a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d151      	bne.n	800c244 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c1a0:	4b35      	ldr	r3, [pc, #212]	@ (800c278 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800c1a2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d02c      	beq.n	800c206 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c1ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1ae:	689b      	ldr	r3, [r3, #8]
 800c1b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	6859      	ldr	r1, [r3, #4]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c1be:	035b      	lsls	r3, r3, #13
 800c1c0:	430b      	orrs	r3, r1
 800c1c2:	431a      	orrs	r2, r3
 800c1c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c1c8:	4829      	ldr	r0, [pc, #164]	@ (800c270 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c1ca:	f7ff f8f7 	bl	800b3bc <LL_ADC_IsEnabled>
 800c1ce:	4604      	mov	r4, r0
 800c1d0:	4828      	ldr	r0, [pc, #160]	@ (800c274 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c1d2:	f7ff f8f3 	bl	800b3bc <LL_ADC_IsEnabled>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	431c      	orrs	r4, r3
 800c1da:	4828      	ldr	r0, [pc, #160]	@ (800c27c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800c1dc:	f7ff f8ee 	bl	800b3bc <LL_ADC_IsEnabled>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	4323      	orrs	r3, r4
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d137      	bne.n	800c258 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c1e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c1f0:	f023 030f 	bic.w	r3, r3, #15
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	6811      	ldr	r1, [r2, #0]
 800c1f8:	683a      	ldr	r2, [r7, #0]
 800c1fa:	6892      	ldr	r2, [r2, #8]
 800c1fc:	430a      	orrs	r2, r1
 800c1fe:	431a      	orrs	r2, r3
 800c200:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c202:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c204:	e028      	b.n	800c258 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c206:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c208:	689b      	ldr	r3, [r3, #8]
 800c20a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c20e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c210:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c212:	4817      	ldr	r0, [pc, #92]	@ (800c270 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c214:	f7ff f8d2 	bl	800b3bc <LL_ADC_IsEnabled>
 800c218:	4604      	mov	r4, r0
 800c21a:	4816      	ldr	r0, [pc, #88]	@ (800c274 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c21c:	f7ff f8ce 	bl	800b3bc <LL_ADC_IsEnabled>
 800c220:	4603      	mov	r3, r0
 800c222:	431c      	orrs	r4, r3
 800c224:	4815      	ldr	r0, [pc, #84]	@ (800c27c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800c226:	f7ff f8c9 	bl	800b3bc <LL_ADC_IsEnabled>
 800c22a:	4603      	mov	r3, r0
 800c22c:	4323      	orrs	r3, r4
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d112      	bne.n	800c258 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c23a:	f023 030f 	bic.w	r3, r3, #15
 800c23e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c240:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c242:	e009      	b.n	800c258 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c248:	f043 0220 	orr.w	r2, r3, #32
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800c250:	2301      	movs	r3, #1
 800c252:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c256:	e000      	b.n	800c25a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c258:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2200      	movs	r2, #0
 800c25e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800c262:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c266:	4618      	mov	r0, r3
 800c268:	3784      	adds	r7, #132	@ 0x84
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd90      	pop	{r4, r7, pc}
 800c26e:	bf00      	nop
 800c270:	50040000 	.word	0x50040000
 800c274:	50040100 	.word	0x50040100
 800c278:	50040300 	.word	0x50040300
 800c27c:	50040200 	.word	0x50040200

0800c280 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b086      	sub	sp, #24
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4618      	mov	r0, r3
 800c28e:	f7ff f8d5 	bl	800b43c <LL_ADC_REG_IsConversionOngoing>
 800c292:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	4618      	mov	r0, r3
 800c29a:	f7ff f8f6 	bl	800b48a <LL_ADC_INJ_IsConversionOngoing>
 800c29e:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d10c      	bne.n	800c2c0 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d109      	bne.n	800c2c0 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f7ff f80f 	bl	800b2d8 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	75fb      	strb	r3, [r7, #23]
 800c2be:	e001      	b.n	800c2c4 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 800c2c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3718      	adds	r7, #24
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
	...

0800c2d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b085      	sub	sp, #20
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f003 0307 	and.w	r3, r3, #7
 800c2de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c2e0:	4b0c      	ldr	r3, [pc, #48]	@ (800c314 <__NVIC_SetPriorityGrouping+0x44>)
 800c2e2:	68db      	ldr	r3, [r3, #12]
 800c2e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c2e6:	68ba      	ldr	r2, [r7, #8]
 800c2e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c2ec:	4013      	ands	r3, r2
 800c2ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c2f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c2fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c302:	4a04      	ldr	r2, [pc, #16]	@ (800c314 <__NVIC_SetPriorityGrouping+0x44>)
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	60d3      	str	r3, [r2, #12]
}
 800c308:	bf00      	nop
 800c30a:	3714      	adds	r7, #20
 800c30c:	46bd      	mov	sp, r7
 800c30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c312:	4770      	bx	lr
 800c314:	e000ed00 	.word	0xe000ed00

0800c318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c318:	b480      	push	{r7}
 800c31a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c31c:	4b04      	ldr	r3, [pc, #16]	@ (800c330 <__NVIC_GetPriorityGrouping+0x18>)
 800c31e:	68db      	ldr	r3, [r3, #12]
 800c320:	0a1b      	lsrs	r3, r3, #8
 800c322:	f003 0307 	and.w	r3, r3, #7
}
 800c326:	4618      	mov	r0, r3
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr
 800c330:	e000ed00 	.word	0xe000ed00

0800c334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c334:	b480      	push	{r7}
 800c336:	b083      	sub	sp, #12
 800c338:	af00      	add	r7, sp, #0
 800c33a:	4603      	mov	r3, r0
 800c33c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c33e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c342:	2b00      	cmp	r3, #0
 800c344:	db0b      	blt.n	800c35e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c346:	79fb      	ldrb	r3, [r7, #7]
 800c348:	f003 021f 	and.w	r2, r3, #31
 800c34c:	4907      	ldr	r1, [pc, #28]	@ (800c36c <__NVIC_EnableIRQ+0x38>)
 800c34e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c352:	095b      	lsrs	r3, r3, #5
 800c354:	2001      	movs	r0, #1
 800c356:	fa00 f202 	lsl.w	r2, r0, r2
 800c35a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c35e:	bf00      	nop
 800c360:	370c      	adds	r7, #12
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr
 800c36a:	bf00      	nop
 800c36c:	e000e100 	.word	0xe000e100

0800c370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c370:	b480      	push	{r7}
 800c372:	b083      	sub	sp, #12
 800c374:	af00      	add	r7, sp, #0
 800c376:	4603      	mov	r3, r0
 800c378:	6039      	str	r1, [r7, #0]
 800c37a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c37c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c380:	2b00      	cmp	r3, #0
 800c382:	db0a      	blt.n	800c39a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	b2da      	uxtb	r2, r3
 800c388:	490c      	ldr	r1, [pc, #48]	@ (800c3bc <__NVIC_SetPriority+0x4c>)
 800c38a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c38e:	0112      	lsls	r2, r2, #4
 800c390:	b2d2      	uxtb	r2, r2
 800c392:	440b      	add	r3, r1
 800c394:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c398:	e00a      	b.n	800c3b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	4908      	ldr	r1, [pc, #32]	@ (800c3c0 <__NVIC_SetPriority+0x50>)
 800c3a0:	79fb      	ldrb	r3, [r7, #7]
 800c3a2:	f003 030f 	and.w	r3, r3, #15
 800c3a6:	3b04      	subs	r3, #4
 800c3a8:	0112      	lsls	r2, r2, #4
 800c3aa:	b2d2      	uxtb	r2, r2
 800c3ac:	440b      	add	r3, r1
 800c3ae:	761a      	strb	r2, [r3, #24]
}
 800c3b0:	bf00      	nop
 800c3b2:	370c      	adds	r7, #12
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ba:	4770      	bx	lr
 800c3bc:	e000e100 	.word	0xe000e100
 800c3c0:	e000ed00 	.word	0xe000ed00

0800c3c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b089      	sub	sp, #36	@ 0x24
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f003 0307 	and.w	r3, r3, #7
 800c3d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c3d8:	69fb      	ldr	r3, [r7, #28]
 800c3da:	f1c3 0307 	rsb	r3, r3, #7
 800c3de:	2b04      	cmp	r3, #4
 800c3e0:	bf28      	it	cs
 800c3e2:	2304      	movcs	r3, #4
 800c3e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c3e6:	69fb      	ldr	r3, [r7, #28]
 800c3e8:	3304      	adds	r3, #4
 800c3ea:	2b06      	cmp	r3, #6
 800c3ec:	d902      	bls.n	800c3f4 <NVIC_EncodePriority+0x30>
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	3b03      	subs	r3, #3
 800c3f2:	e000      	b.n	800c3f6 <NVIC_EncodePriority+0x32>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c3f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c3fc:	69bb      	ldr	r3, [r7, #24]
 800c3fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c402:	43da      	mvns	r2, r3
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	401a      	ands	r2, r3
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c40c:	f04f 31ff 	mov.w	r1, #4294967295
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	fa01 f303 	lsl.w	r3, r1, r3
 800c416:	43d9      	mvns	r1, r3
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c41c:	4313      	orrs	r3, r2
         );
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3724      	adds	r7, #36	@ 0x24
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr
	...

0800c42c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b082      	sub	sp, #8
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	3b01      	subs	r3, #1
 800c438:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c43c:	d301      	bcc.n	800c442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c43e:	2301      	movs	r3, #1
 800c440:	e00f      	b.n	800c462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c442:	4a0a      	ldr	r2, [pc, #40]	@ (800c46c <SysTick_Config+0x40>)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	3b01      	subs	r3, #1
 800c448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c44a:	210f      	movs	r1, #15
 800c44c:	f04f 30ff 	mov.w	r0, #4294967295
 800c450:	f7ff ff8e 	bl	800c370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c454:	4b05      	ldr	r3, [pc, #20]	@ (800c46c <SysTick_Config+0x40>)
 800c456:	2200      	movs	r2, #0
 800c458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c45a:	4b04      	ldr	r3, [pc, #16]	@ (800c46c <SysTick_Config+0x40>)
 800c45c:	2207      	movs	r2, #7
 800c45e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c460:	2300      	movs	r3, #0
}
 800c462:	4618      	mov	r0, r3
 800c464:	3708      	adds	r7, #8
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}
 800c46a:	bf00      	nop
 800c46c:	e000e010 	.word	0xe000e010

0800c470 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b082      	sub	sp, #8
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f7ff ff29 	bl	800c2d0 <__NVIC_SetPriorityGrouping>
}
 800c47e:	bf00      	nop
 800c480:	3708      	adds	r7, #8
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}

0800c486 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c486:	b580      	push	{r7, lr}
 800c488:	b086      	sub	sp, #24
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	4603      	mov	r3, r0
 800c48e:	60b9      	str	r1, [r7, #8]
 800c490:	607a      	str	r2, [r7, #4]
 800c492:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800c494:	2300      	movs	r3, #0
 800c496:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c498:	f7ff ff3e 	bl	800c318 <__NVIC_GetPriorityGrouping>
 800c49c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	68b9      	ldr	r1, [r7, #8]
 800c4a2:	6978      	ldr	r0, [r7, #20]
 800c4a4:	f7ff ff8e 	bl	800c3c4 <NVIC_EncodePriority>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c4ae:	4611      	mov	r1, r2
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7ff ff5d 	bl	800c370 <__NVIC_SetPriority>
}
 800c4b6:	bf00      	nop
 800c4b8:	3718      	adds	r7, #24
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b082      	sub	sp, #8
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c4c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7ff ff31 	bl	800c334 <__NVIC_EnableIRQ>
}
 800c4d2:	bf00      	nop
 800c4d4:	3708      	adds	r7, #8
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}

0800c4da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c4da:	b580      	push	{r7, lr}
 800c4dc:	b082      	sub	sp, #8
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f7ff ffa2 	bl	800c42c <SysTick_Config>
 800c4e8:	4603      	mov	r3, r0
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3708      	adds	r7, #8
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
	...

0800c4f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b085      	sub	sp, #20
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d101      	bne.n	800c506 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c502:	2301      	movs	r3, #1
 800c504:	e098      	b.n	800c638 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	461a      	mov	r2, r3
 800c50c:	4b4d      	ldr	r3, [pc, #308]	@ (800c644 <HAL_DMA_Init+0x150>)
 800c50e:	429a      	cmp	r2, r3
 800c510:	d80f      	bhi.n	800c532 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	461a      	mov	r2, r3
 800c518:	4b4b      	ldr	r3, [pc, #300]	@ (800c648 <HAL_DMA_Init+0x154>)
 800c51a:	4413      	add	r3, r2
 800c51c:	4a4b      	ldr	r2, [pc, #300]	@ (800c64c <HAL_DMA_Init+0x158>)
 800c51e:	fba2 2303 	umull	r2, r3, r2, r3
 800c522:	091b      	lsrs	r3, r3, #4
 800c524:	009a      	lsls	r2, r3, #2
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	4a48      	ldr	r2, [pc, #288]	@ (800c650 <HAL_DMA_Init+0x15c>)
 800c52e:	641a      	str	r2, [r3, #64]	@ 0x40
 800c530:	e00e      	b.n	800c550 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	461a      	mov	r2, r3
 800c538:	4b46      	ldr	r3, [pc, #280]	@ (800c654 <HAL_DMA_Init+0x160>)
 800c53a:	4413      	add	r3, r2
 800c53c:	4a43      	ldr	r2, [pc, #268]	@ (800c64c <HAL_DMA_Init+0x158>)
 800c53e:	fba2 2303 	umull	r2, r3, r2, r3
 800c542:	091b      	lsrs	r3, r3, #4
 800c544:	009a      	lsls	r2, r3, #2
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a42      	ldr	r2, [pc, #264]	@ (800c658 <HAL_DMA_Init+0x164>)
 800c54e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2202      	movs	r2, #2
 800c554:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c56a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c574:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	691b      	ldr	r3, [r3, #16]
 800c57a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c580:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	699b      	ldr	r3, [r3, #24]
 800c586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c58c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6a1b      	ldr	r3, [r3, #32]
 800c592:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	4313      	orrs	r3, r2
 800c598:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	68fa      	ldr	r2, [r7, #12]
 800c5a0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5aa:	d039      	beq.n	800c620 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b0:	4a27      	ldr	r2, [pc, #156]	@ (800c650 <HAL_DMA_Init+0x15c>)
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d11a      	bne.n	800c5ec <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800c5b6:	4b29      	ldr	r3, [pc, #164]	@ (800c65c <HAL_DMA_Init+0x168>)
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5be:	f003 031c 	and.w	r3, r3, #28
 800c5c2:	210f      	movs	r1, #15
 800c5c4:	fa01 f303 	lsl.w	r3, r1, r3
 800c5c8:	43db      	mvns	r3, r3
 800c5ca:	4924      	ldr	r1, [pc, #144]	@ (800c65c <HAL_DMA_Init+0x168>)
 800c5cc:	4013      	ands	r3, r2
 800c5ce:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800c5d0:	4b22      	ldr	r3, [pc, #136]	@ (800c65c <HAL_DMA_Init+0x168>)
 800c5d2:	681a      	ldr	r2, [r3, #0]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6859      	ldr	r1, [r3, #4]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5dc:	f003 031c 	and.w	r3, r3, #28
 800c5e0:	fa01 f303 	lsl.w	r3, r1, r3
 800c5e4:	491d      	ldr	r1, [pc, #116]	@ (800c65c <HAL_DMA_Init+0x168>)
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	600b      	str	r3, [r1, #0]
 800c5ea:	e019      	b.n	800c620 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800c5ec:	4b1c      	ldr	r3, [pc, #112]	@ (800c660 <HAL_DMA_Init+0x16c>)
 800c5ee:	681a      	ldr	r2, [r3, #0]
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5f4:	f003 031c 	and.w	r3, r3, #28
 800c5f8:	210f      	movs	r1, #15
 800c5fa:	fa01 f303 	lsl.w	r3, r1, r3
 800c5fe:	43db      	mvns	r3, r3
 800c600:	4917      	ldr	r1, [pc, #92]	@ (800c660 <HAL_DMA_Init+0x16c>)
 800c602:	4013      	ands	r3, r2
 800c604:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800c606:	4b16      	ldr	r3, [pc, #88]	@ (800c660 <HAL_DMA_Init+0x16c>)
 800c608:	681a      	ldr	r2, [r3, #0]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6859      	ldr	r1, [r3, #4]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c612:	f003 031c 	and.w	r3, r3, #28
 800c616:	fa01 f303 	lsl.w	r3, r1, r3
 800c61a:	4911      	ldr	r1, [pc, #68]	@ (800c660 <HAL_DMA_Init+0x16c>)
 800c61c:	4313      	orrs	r3, r2
 800c61e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2201      	movs	r2, #1
 800c62a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c636:	2300      	movs	r3, #0
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3714      	adds	r7, #20
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr
 800c644:	40020407 	.word	0x40020407
 800c648:	bffdfff8 	.word	0xbffdfff8
 800c64c:	cccccccd 	.word	0xcccccccd
 800c650:	40020000 	.word	0x40020000
 800c654:	bffdfbf8 	.word	0xbffdfbf8
 800c658:	40020400 	.word	0x40020400
 800c65c:	400200a8 	.word	0x400200a8
 800c660:	400204a8 	.word	0x400204a8

0800c664 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c672:	2300      	movs	r3, #0
 800c674:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d101      	bne.n	800c684 <HAL_DMA_Start_IT+0x20>
 800c680:	2302      	movs	r3, #2
 800c682:	e04b      	b.n	800c71c <HAL_DMA_Start_IT+0xb8>
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	2201      	movs	r2, #1
 800c688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c692:	b2db      	uxtb	r3, r3
 800c694:	2b01      	cmp	r3, #1
 800c696:	d13a      	bne.n	800c70e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	2202      	movs	r2, #2
 800c69c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f022 0201 	bic.w	r2, r2, #1
 800c6b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	687a      	ldr	r2, [r7, #4]
 800c6ba:	68b9      	ldr	r1, [r7, #8]
 800c6bc:	68f8      	ldr	r0, [r7, #12]
 800c6be:	f000 f95f 	bl	800c980 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d008      	beq.n	800c6dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f042 020e 	orr.w	r2, r2, #14
 800c6d8:	601a      	str	r2, [r3, #0]
 800c6da:	e00f      	b.n	800c6fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f022 0204 	bic.w	r2, r2, #4
 800c6ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	681a      	ldr	r2, [r3, #0]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f042 020a 	orr.w	r2, r2, #10
 800c6fa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	681a      	ldr	r2, [r3, #0]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f042 0201 	orr.w	r2, r2, #1
 800c70a:	601a      	str	r2, [r3, #0]
 800c70c:	e005      	b.n	800c71a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	2200      	movs	r2, #0
 800c712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800c716:	2302      	movs	r3, #2
 800c718:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800c71a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3718      	adds	r7, #24
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800c724:	b480      	push	{r7}
 800c726:	b085      	sub	sp, #20
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c72c:	2300      	movs	r3, #0
 800c72e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c736:	b2db      	uxtb	r3, r3
 800c738:	2b02      	cmp	r3, #2
 800c73a:	d008      	beq.n	800c74e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2204      	movs	r2, #4
 800c740:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2200      	movs	r2, #0
 800c746:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800c74a:	2301      	movs	r3, #1
 800c74c:	e022      	b.n	800c794 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f022 020e 	bic.w	r2, r2, #14
 800c75c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	681a      	ldr	r2, [r3, #0]
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f022 0201 	bic.w	r2, r2, #1
 800c76c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c772:	f003 021c 	and.w	r2, r3, #28
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c77a:	2101      	movs	r1, #1
 800c77c:	fa01 f202 	lsl.w	r2, r1, r2
 800c780:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2201      	movs	r2, #1
 800c786:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2200      	movs	r2, #0
 800c78e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800c792:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800c794:	4618      	mov	r0, r3
 800c796:	3714      	adds	r7, #20
 800c798:	46bd      	mov	sp, r7
 800c79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79e:	4770      	bx	lr

0800c7a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	2b02      	cmp	r3, #2
 800c7b6:	d005      	beq.n	800c7c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2204      	movs	r2, #4
 800c7bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800c7be:	2301      	movs	r3, #1
 800c7c0:	73fb      	strb	r3, [r7, #15]
 800c7c2:	e029      	b.n	800c818 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	681a      	ldr	r2, [r3, #0]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f022 020e 	bic.w	r2, r2, #14
 800c7d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	681a      	ldr	r2, [r3, #0]
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f022 0201 	bic.w	r2, r2, #1
 800c7e2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c7e8:	f003 021c 	and.w	r2, r3, #28
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7f0:	2101      	movs	r1, #1
 800c7f2:	fa01 f202 	lsl.w	r2, r1, r2
 800c7f6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d003      	beq.n	800c818 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	4798      	blx	r3
    }
  }
  return status;
 800c818:	7bfb      	ldrb	r3, [r7, #15]
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}

0800c822 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c822:	b580      	push	{r7, lr}
 800c824:	b084      	sub	sp, #16
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c83e:	f003 031c 	and.w	r3, r3, #28
 800c842:	2204      	movs	r2, #4
 800c844:	409a      	lsls	r2, r3
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	4013      	ands	r3, r2
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d026      	beq.n	800c89c <HAL_DMA_IRQHandler+0x7a>
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	f003 0304 	and.w	r3, r3, #4
 800c854:	2b00      	cmp	r3, #0
 800c856:	d021      	beq.n	800c89c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f003 0320 	and.w	r3, r3, #32
 800c862:	2b00      	cmp	r3, #0
 800c864:	d107      	bne.n	800c876 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f022 0204 	bic.w	r2, r2, #4
 800c874:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c87a:	f003 021c 	and.w	r2, r3, #28
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c882:	2104      	movs	r1, #4
 800c884:	fa01 f202 	lsl.w	r2, r1, r2
 800c888:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d071      	beq.n	800c976 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800c89a:	e06c      	b.n	800c976 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8a0:	f003 031c 	and.w	r3, r3, #28
 800c8a4:	2202      	movs	r2, #2
 800c8a6:	409a      	lsls	r2, r3
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	4013      	ands	r3, r2
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d02e      	beq.n	800c90e <HAL_DMA_IRQHandler+0xec>
 800c8b0:	68bb      	ldr	r3, [r7, #8]
 800c8b2:	f003 0302 	and.w	r3, r3, #2
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d029      	beq.n	800c90e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f003 0320 	and.w	r3, r3, #32
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d10b      	bne.n	800c8e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	681a      	ldr	r2, [r3, #0]
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f022 020a 	bic.w	r2, r2, #10
 800c8d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2201      	movs	r2, #1
 800c8dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8e4:	f003 021c 	and.w	r2, r3, #28
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8ec:	2102      	movs	r1, #2
 800c8ee:	fa01 f202 	lsl.w	r2, r1, r2
 800c8f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c900:	2b00      	cmp	r3, #0
 800c902:	d038      	beq.n	800c976 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800c90c:	e033      	b.n	800c976 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c912:	f003 031c 	and.w	r3, r3, #28
 800c916:	2208      	movs	r2, #8
 800c918:	409a      	lsls	r2, r3
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	4013      	ands	r3, r2
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d02a      	beq.n	800c978 <HAL_DMA_IRQHandler+0x156>
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	f003 0308 	and.w	r3, r3, #8
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d025      	beq.n	800c978 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	681a      	ldr	r2, [r3, #0]
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	f022 020e 	bic.w	r2, r2, #14
 800c93a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c940:	f003 021c 	and.w	r2, r3, #28
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c948:	2101      	movs	r1, #1
 800c94a:	fa01 f202 	lsl.w	r2, r1, r2
 800c94e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2201      	movs	r2, #1
 800c954:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2200      	movs	r2, #0
 800c962:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d004      	beq.n	800c978 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800c976:	bf00      	nop
 800c978:	bf00      	nop
}
 800c97a:	3710      	adds	r7, #16
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c980:	b480      	push	{r7}
 800c982:	b085      	sub	sp, #20
 800c984:	af00      	add	r7, sp, #0
 800c986:	60f8      	str	r0, [r7, #12]
 800c988:	60b9      	str	r1, [r7, #8]
 800c98a:	607a      	str	r2, [r7, #4]
 800c98c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c992:	f003 021c 	and.w	r2, r3, #28
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c99a:	2101      	movs	r1, #1
 800c99c:	fa01 f202 	lsl.w	r2, r1, r2
 800c9a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	683a      	ldr	r2, [r7, #0]
 800c9a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	689b      	ldr	r3, [r3, #8]
 800c9ae:	2b10      	cmp	r3, #16
 800c9b0:	d108      	bne.n	800c9c4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	687a      	ldr	r2, [r7, #4]
 800c9b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	68ba      	ldr	r2, [r7, #8]
 800c9c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800c9c2:	e007      	b.n	800c9d4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	68ba      	ldr	r2, [r7, #8]
 800c9ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	60da      	str	r2, [r3, #12]
}
 800c9d4:	bf00      	nop
 800c9d6:	3714      	adds	r7, #20
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b087      	sub	sp, #28
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c9ee:	e166      	b.n	800ccbe <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	681a      	ldr	r2, [r3, #0]
 800c9f4:	2101      	movs	r1, #1
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	fa01 f303 	lsl.w	r3, r1, r3
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	f000 8158 	beq.w	800ccb8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	f003 0303 	and.w	r3, r3, #3
 800ca10:	2b01      	cmp	r3, #1
 800ca12:	d005      	beq.n	800ca20 <HAL_GPIO_Init+0x40>
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	685b      	ldr	r3, [r3, #4]
 800ca18:	f003 0303 	and.w	r3, r3, #3
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d130      	bne.n	800ca82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	005b      	lsls	r3, r3, #1
 800ca2a:	2203      	movs	r2, #3
 800ca2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca30:	43db      	mvns	r3, r3
 800ca32:	693a      	ldr	r2, [r7, #16]
 800ca34:	4013      	ands	r3, r2
 800ca36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	68da      	ldr	r2, [r3, #12]
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	005b      	lsls	r3, r3, #1
 800ca40:	fa02 f303 	lsl.w	r3, r2, r3
 800ca44:	693a      	ldr	r2, [r7, #16]
 800ca46:	4313      	orrs	r3, r2
 800ca48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	693a      	ldr	r2, [r7, #16]
 800ca4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ca56:	2201      	movs	r2, #1
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ca5e:	43db      	mvns	r3, r3
 800ca60:	693a      	ldr	r2, [r7, #16]
 800ca62:	4013      	ands	r3, r2
 800ca64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	685b      	ldr	r3, [r3, #4]
 800ca6a:	091b      	lsrs	r3, r3, #4
 800ca6c:	f003 0201 	and.w	r2, r3, #1
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	fa02 f303 	lsl.w	r3, r2, r3
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	4313      	orrs	r3, r2
 800ca7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	693a      	ldr	r2, [r7, #16]
 800ca80:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	685b      	ldr	r3, [r3, #4]
 800ca86:	f003 0303 	and.w	r3, r3, #3
 800ca8a:	2b03      	cmp	r3, #3
 800ca8c:	d017      	beq.n	800cabe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	005b      	lsls	r3, r3, #1
 800ca98:	2203      	movs	r2, #3
 800ca9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ca9e:	43db      	mvns	r3, r3
 800caa0:	693a      	ldr	r2, [r7, #16]
 800caa2:	4013      	ands	r3, r2
 800caa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	689a      	ldr	r2, [r3, #8]
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	005b      	lsls	r3, r3, #1
 800caae:	fa02 f303 	lsl.w	r3, r2, r3
 800cab2:	693a      	ldr	r2, [r7, #16]
 800cab4:	4313      	orrs	r3, r2
 800cab6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	693a      	ldr	r2, [r7, #16]
 800cabc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	685b      	ldr	r3, [r3, #4]
 800cac2:	f003 0303 	and.w	r3, r3, #3
 800cac6:	2b02      	cmp	r3, #2
 800cac8:	d123      	bne.n	800cb12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800caca:	697b      	ldr	r3, [r7, #20]
 800cacc:	08da      	lsrs	r2, r3, #3
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	3208      	adds	r2, #8
 800cad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cad6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	f003 0307 	and.w	r3, r3, #7
 800cade:	009b      	lsls	r3, r3, #2
 800cae0:	220f      	movs	r2, #15
 800cae2:	fa02 f303 	lsl.w	r3, r2, r3
 800cae6:	43db      	mvns	r3, r3
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	4013      	ands	r3, r2
 800caec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	691a      	ldr	r2, [r3, #16]
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	f003 0307 	and.w	r3, r3, #7
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	fa02 f303 	lsl.w	r3, r2, r3
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	4313      	orrs	r3, r2
 800cb02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800cb04:	697b      	ldr	r3, [r7, #20]
 800cb06:	08da      	lsrs	r2, r3, #3
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	3208      	adds	r2, #8
 800cb0c:	6939      	ldr	r1, [r7, #16]
 800cb0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	005b      	lsls	r3, r3, #1
 800cb1c:	2203      	movs	r2, #3
 800cb1e:	fa02 f303 	lsl.w	r3, r2, r3
 800cb22:	43db      	mvns	r3, r3
 800cb24:	693a      	ldr	r2, [r7, #16]
 800cb26:	4013      	ands	r3, r2
 800cb28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	685b      	ldr	r3, [r3, #4]
 800cb2e:	f003 0203 	and.w	r2, r3, #3
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	005b      	lsls	r3, r3, #1
 800cb36:	fa02 f303 	lsl.w	r3, r2, r3
 800cb3a:	693a      	ldr	r2, [r7, #16]
 800cb3c:	4313      	orrs	r3, r2
 800cb3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	693a      	ldr	r2, [r7, #16]
 800cb44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	f000 80b2 	beq.w	800ccb8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cb54:	4b61      	ldr	r3, [pc, #388]	@ (800ccdc <HAL_GPIO_Init+0x2fc>)
 800cb56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb58:	4a60      	ldr	r2, [pc, #384]	@ (800ccdc <HAL_GPIO_Init+0x2fc>)
 800cb5a:	f043 0301 	orr.w	r3, r3, #1
 800cb5e:	6613      	str	r3, [r2, #96]	@ 0x60
 800cb60:	4b5e      	ldr	r3, [pc, #376]	@ (800ccdc <HAL_GPIO_Init+0x2fc>)
 800cb62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb64:	f003 0301 	and.w	r3, r3, #1
 800cb68:	60bb      	str	r3, [r7, #8]
 800cb6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800cb6c:	4a5c      	ldr	r2, [pc, #368]	@ (800cce0 <HAL_GPIO_Init+0x300>)
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	089b      	lsrs	r3, r3, #2
 800cb72:	3302      	adds	r3, #2
 800cb74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	f003 0303 	and.w	r3, r3, #3
 800cb80:	009b      	lsls	r3, r3, #2
 800cb82:	220f      	movs	r2, #15
 800cb84:	fa02 f303 	lsl.w	r3, r2, r3
 800cb88:	43db      	mvns	r3, r3
 800cb8a:	693a      	ldr	r2, [r7, #16]
 800cb8c:	4013      	ands	r3, r2
 800cb8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800cb96:	d02b      	beq.n	800cbf0 <HAL_GPIO_Init+0x210>
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	4a52      	ldr	r2, [pc, #328]	@ (800cce4 <HAL_GPIO_Init+0x304>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d025      	beq.n	800cbec <HAL_GPIO_Init+0x20c>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	4a51      	ldr	r2, [pc, #324]	@ (800cce8 <HAL_GPIO_Init+0x308>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d01f      	beq.n	800cbe8 <HAL_GPIO_Init+0x208>
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4a50      	ldr	r2, [pc, #320]	@ (800ccec <HAL_GPIO_Init+0x30c>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d019      	beq.n	800cbe4 <HAL_GPIO_Init+0x204>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	4a4f      	ldr	r2, [pc, #316]	@ (800ccf0 <HAL_GPIO_Init+0x310>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d013      	beq.n	800cbe0 <HAL_GPIO_Init+0x200>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a4e      	ldr	r2, [pc, #312]	@ (800ccf4 <HAL_GPIO_Init+0x314>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d00d      	beq.n	800cbdc <HAL_GPIO_Init+0x1fc>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	4a4d      	ldr	r2, [pc, #308]	@ (800ccf8 <HAL_GPIO_Init+0x318>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d007      	beq.n	800cbd8 <HAL_GPIO_Init+0x1f8>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	4a4c      	ldr	r2, [pc, #304]	@ (800ccfc <HAL_GPIO_Init+0x31c>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d101      	bne.n	800cbd4 <HAL_GPIO_Init+0x1f4>
 800cbd0:	2307      	movs	r3, #7
 800cbd2:	e00e      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbd4:	2308      	movs	r3, #8
 800cbd6:	e00c      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbd8:	2306      	movs	r3, #6
 800cbda:	e00a      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbdc:	2305      	movs	r3, #5
 800cbde:	e008      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbe0:	2304      	movs	r3, #4
 800cbe2:	e006      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	e004      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbe8:	2302      	movs	r3, #2
 800cbea:	e002      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbec:	2301      	movs	r3, #1
 800cbee:	e000      	b.n	800cbf2 <HAL_GPIO_Init+0x212>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	697a      	ldr	r2, [r7, #20]
 800cbf4:	f002 0203 	and.w	r2, r2, #3
 800cbf8:	0092      	lsls	r2, r2, #2
 800cbfa:	4093      	lsls	r3, r2
 800cbfc:	693a      	ldr	r2, [r7, #16]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800cc02:	4937      	ldr	r1, [pc, #220]	@ (800cce0 <HAL_GPIO_Init+0x300>)
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	089b      	lsrs	r3, r3, #2
 800cc08:	3302      	adds	r3, #2
 800cc0a:	693a      	ldr	r2, [r7, #16]
 800cc0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800cc10:	4b3b      	ldr	r3, [pc, #236]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	43db      	mvns	r3, r3
 800cc1a:	693a      	ldr	r2, [r7, #16]
 800cc1c:	4013      	ands	r3, r2
 800cc1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d003      	beq.n	800cc34 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800cc2c:	693a      	ldr	r2, [r7, #16]
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800cc34:	4a32      	ldr	r2, [pc, #200]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800cc3a:	4b31      	ldr	r3, [pc, #196]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc3c:	68db      	ldr	r3, [r3, #12]
 800cc3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	43db      	mvns	r3, r3
 800cc44:	693a      	ldr	r2, [r7, #16]
 800cc46:	4013      	ands	r3, r2
 800cc48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d003      	beq.n	800cc5e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800cc56:	693a      	ldr	r2, [r7, #16]
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	4313      	orrs	r3, r2
 800cc5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800cc5e:	4a28      	ldr	r2, [pc, #160]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800cc64:	4b26      	ldr	r3, [pc, #152]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc66:	685b      	ldr	r3, [r3, #4]
 800cc68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	43db      	mvns	r3, r3
 800cc6e:	693a      	ldr	r2, [r7, #16]
 800cc70:	4013      	ands	r3, r2
 800cc72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	685b      	ldr	r3, [r3, #4]
 800cc78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d003      	beq.n	800cc88 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800cc80:	693a      	ldr	r2, [r7, #16]
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	4313      	orrs	r3, r2
 800cc86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800cc88:	4a1d      	ldr	r2, [pc, #116]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc8a:	693b      	ldr	r3, [r7, #16]
 800cc8c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800cc8e:	4b1c      	ldr	r3, [pc, #112]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	43db      	mvns	r3, r3
 800cc98:	693a      	ldr	r2, [r7, #16]
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	685b      	ldr	r3, [r3, #4]
 800cca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d003      	beq.n	800ccb2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800ccaa:	693a      	ldr	r2, [r7, #16]
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	4313      	orrs	r3, r2
 800ccb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ccb2:	4a13      	ldr	r2, [pc, #76]	@ (800cd00 <HAL_GPIO_Init+0x320>)
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	3301      	adds	r3, #1
 800ccbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	681a      	ldr	r2, [r3, #0]
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	fa22 f303 	lsr.w	r3, r2, r3
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f47f ae91 	bne.w	800c9f0 <HAL_GPIO_Init+0x10>
  }
}
 800ccce:	bf00      	nop
 800ccd0:	bf00      	nop
 800ccd2:	371c      	adds	r7, #28
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr
 800ccdc:	40021000 	.word	0x40021000
 800cce0:	40010000 	.word	0x40010000
 800cce4:	48000400 	.word	0x48000400
 800cce8:	48000800 	.word	0x48000800
 800ccec:	48000c00 	.word	0x48000c00
 800ccf0:	48001000 	.word	0x48001000
 800ccf4:	48001400 	.word	0x48001400
 800ccf8:	48001800 	.word	0x48001800
 800ccfc:	48001c00 	.word	0x48001c00
 800cd00:	40010400 	.word	0x40010400

0800cd04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	807b      	strh	r3, [r7, #2]
 800cd10:	4613      	mov	r3, r2
 800cd12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800cd14:	787b      	ldrb	r3, [r7, #1]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d003      	beq.n	800cd22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cd1a:	887a      	ldrh	r2, [r7, #2]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800cd20:	e002      	b.n	800cd28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800cd22:	887a      	ldrh	r2, [r7, #2]
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800cd28:	bf00      	nop
 800cd2a:	370c      	adds	r7, #12
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800cd34:	b480      	push	{r7}
 800cd36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800cd38:	4b04      	ldr	r3, [pc, #16]	@ (800cd4c <HAL_PWREx_GetVoltageRange+0x18>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	46bd      	mov	sp, r7
 800cd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd48:	4770      	bx	lr
 800cd4a:	bf00      	nop
 800cd4c:	40007000 	.word	0x40007000

0800cd50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b085      	sub	sp, #20
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd5e:	d130      	bne.n	800cdc2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd60:	4b23      	ldr	r3, [pc, #140]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cd68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd6c:	d038      	beq.n	800cde0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cd6e:	4b20      	ldr	r3, [pc, #128]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cd76:	4a1e      	ldr	r2, [pc, #120]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cd7e:	4b1d      	ldr	r3, [pc, #116]	@ (800cdf4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	2232      	movs	r2, #50	@ 0x32
 800cd84:	fb02 f303 	mul.w	r3, r2, r3
 800cd88:	4a1b      	ldr	r2, [pc, #108]	@ (800cdf8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800cd8a:	fba2 2303 	umull	r2, r3, r2, r3
 800cd8e:	0c9b      	lsrs	r3, r3, #18
 800cd90:	3301      	adds	r3, #1
 800cd92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cd94:	e002      	b.n	800cd9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	3b01      	subs	r3, #1
 800cd9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cd9c:	4b14      	ldr	r3, [pc, #80]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd9e:	695b      	ldr	r3, [r3, #20]
 800cda0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cda4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cda8:	d102      	bne.n	800cdb0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d1f2      	bne.n	800cd96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cdb0:	4b0f      	ldr	r3, [pc, #60]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdb2:	695b      	ldr	r3, [r3, #20]
 800cdb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdbc:	d110      	bne.n	800cde0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800cdbe:	2303      	movs	r3, #3
 800cdc0:	e00f      	b.n	800cde2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800cdc2:	4b0b      	ldr	r3, [pc, #44]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cdca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdce:	d007      	beq.n	800cde0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cdd0:	4b07      	ldr	r3, [pc, #28]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cdd8:	4a05      	ldr	r2, [pc, #20]	@ (800cdf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cdde:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3714      	adds	r7, #20
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	40007000 	.word	0x40007000
 800cdf4:	200019b8 	.word	0x200019b8
 800cdf8:	431bde83 	.word	0x431bde83

0800cdfc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b088      	sub	sp, #32
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d102      	bne.n	800ce10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	f000 bc08 	b.w	800d620 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ce10:	4b96      	ldr	r3, [pc, #600]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce12:	689b      	ldr	r3, [r3, #8]
 800ce14:	f003 030c 	and.w	r3, r3, #12
 800ce18:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ce1a:	4b94      	ldr	r3, [pc, #592]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce1c:	68db      	ldr	r3, [r3, #12]
 800ce1e:	f003 0303 	and.w	r3, r3, #3
 800ce22:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f003 0310 	and.w	r3, r3, #16
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f000 80e4 	beq.w	800cffa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ce32:	69bb      	ldr	r3, [r7, #24]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d007      	beq.n	800ce48 <HAL_RCC_OscConfig+0x4c>
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	2b0c      	cmp	r3, #12
 800ce3c:	f040 808b 	bne.w	800cf56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	f040 8087 	bne.w	800cf56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ce48:	4b88      	ldr	r3, [pc, #544]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f003 0302 	and.w	r3, r3, #2
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d005      	beq.n	800ce60 <HAL_RCC_OscConfig+0x64>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	699b      	ldr	r3, [r3, #24]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d101      	bne.n	800ce60 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	e3df      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1a      	ldr	r2, [r3, #32]
 800ce64:	4b81      	ldr	r3, [pc, #516]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f003 0308 	and.w	r3, r3, #8
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d004      	beq.n	800ce7a <HAL_RCC_OscConfig+0x7e>
 800ce70:	4b7e      	ldr	r3, [pc, #504]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ce78:	e005      	b.n	800ce86 <HAL_RCC_OscConfig+0x8a>
 800ce7a:	4b7c      	ldr	r3, [pc, #496]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ce7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce80:	091b      	lsrs	r3, r3, #4
 800ce82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d223      	bcs.n	800ced2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6a1b      	ldr	r3, [r3, #32]
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f000 fd90 	bl	800d9b4 <RCC_SetFlashLatencyFromMSIRange>
 800ce94:	4603      	mov	r3, r0
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d001      	beq.n	800ce9e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	e3c0      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ce9e:	4b73      	ldr	r3, [pc, #460]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a72      	ldr	r2, [pc, #456]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cea4:	f043 0308 	orr.w	r3, r3, #8
 800cea8:	6013      	str	r3, [r2, #0]
 800ceaa:	4b70      	ldr	r3, [pc, #448]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6a1b      	ldr	r3, [r3, #32]
 800ceb6:	496d      	ldr	r1, [pc, #436]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cebc:	4b6b      	ldr	r3, [pc, #428]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	69db      	ldr	r3, [r3, #28]
 800cec8:	021b      	lsls	r3, r3, #8
 800ceca:	4968      	ldr	r1, [pc, #416]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cecc:	4313      	orrs	r3, r2
 800cece:	604b      	str	r3, [r1, #4]
 800ced0:	e025      	b.n	800cf1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ced2:	4b66      	ldr	r3, [pc, #408]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	4a65      	ldr	r2, [pc, #404]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ced8:	f043 0308 	orr.w	r3, r3, #8
 800cedc:	6013      	str	r3, [r2, #0]
 800cede:	4b63      	ldr	r3, [pc, #396]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6a1b      	ldr	r3, [r3, #32]
 800ceea:	4960      	ldr	r1, [pc, #384]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800ceec:	4313      	orrs	r3, r2
 800ceee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cef0:	4b5e      	ldr	r3, [pc, #376]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	69db      	ldr	r3, [r3, #28]
 800cefc:	021b      	lsls	r3, r3, #8
 800cefe:	495b      	ldr	r1, [pc, #364]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf00:	4313      	orrs	r3, r2
 800cf02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800cf04:	69bb      	ldr	r3, [r7, #24]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d109      	bne.n	800cf1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6a1b      	ldr	r3, [r3, #32]
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f000 fd50 	bl	800d9b4 <RCC_SetFlashLatencyFromMSIRange>
 800cf14:	4603      	mov	r3, r0
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d001      	beq.n	800cf1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	e380      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cf1e:	f000 fc87 	bl	800d830 <HAL_RCC_GetSysClockFreq>
 800cf22:	4602      	mov	r2, r0
 800cf24:	4b51      	ldr	r3, [pc, #324]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf26:	689b      	ldr	r3, [r3, #8]
 800cf28:	091b      	lsrs	r3, r3, #4
 800cf2a:	f003 030f 	and.w	r3, r3, #15
 800cf2e:	4950      	ldr	r1, [pc, #320]	@ (800d070 <HAL_RCC_OscConfig+0x274>)
 800cf30:	5ccb      	ldrb	r3, [r1, r3]
 800cf32:	f003 031f 	and.w	r3, r3, #31
 800cf36:	fa22 f303 	lsr.w	r3, r2, r3
 800cf3a:	4a4e      	ldr	r2, [pc, #312]	@ (800d074 <HAL_RCC_OscConfig+0x278>)
 800cf3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800cf3e:	4b4e      	ldr	r3, [pc, #312]	@ (800d078 <HAL_RCC_OscConfig+0x27c>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7fc fe18 	bl	8009b78 <HAL_InitTick>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800cf4c:	7bfb      	ldrb	r3, [r7, #15]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d052      	beq.n	800cff8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800cf52:	7bfb      	ldrb	r3, [r7, #15]
 800cf54:	e364      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	699b      	ldr	r3, [r3, #24]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d032      	beq.n	800cfc4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800cf5e:	4b43      	ldr	r3, [pc, #268]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	4a42      	ldr	r2, [pc, #264]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf64:	f043 0301 	orr.w	r3, r3, #1
 800cf68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cf6a:	f7fc fe55 	bl	8009c18 <HAL_GetTick>
 800cf6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf70:	e008      	b.n	800cf84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cf72:	f7fc fe51 	bl	8009c18 <HAL_GetTick>
 800cf76:	4602      	mov	r2, r0
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	1ad3      	subs	r3, r2, r3
 800cf7c:	2b02      	cmp	r3, #2
 800cf7e:	d901      	bls.n	800cf84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800cf80:	2303      	movs	r3, #3
 800cf82:	e34d      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf84:	4b39      	ldr	r3, [pc, #228]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f003 0302 	and.w	r3, r3, #2
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d0f0      	beq.n	800cf72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cf90:	4b36      	ldr	r3, [pc, #216]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	4a35      	ldr	r2, [pc, #212]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf96:	f043 0308 	orr.w	r3, r3, #8
 800cf9a:	6013      	str	r3, [r2, #0]
 800cf9c:	4b33      	ldr	r3, [pc, #204]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6a1b      	ldr	r3, [r3, #32]
 800cfa8:	4930      	ldr	r1, [pc, #192]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cfae:	4b2f      	ldr	r3, [pc, #188]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	69db      	ldr	r3, [r3, #28]
 800cfba:	021b      	lsls	r3, r3, #8
 800cfbc:	492b      	ldr	r1, [pc, #172]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	604b      	str	r3, [r1, #4]
 800cfc2:	e01a      	b.n	800cffa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800cfc4:	4b29      	ldr	r3, [pc, #164]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a28      	ldr	r2, [pc, #160]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfca:	f023 0301 	bic.w	r3, r3, #1
 800cfce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cfd0:	f7fc fe22 	bl	8009c18 <HAL_GetTick>
 800cfd4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cfd6:	e008      	b.n	800cfea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cfd8:	f7fc fe1e 	bl	8009c18 <HAL_GetTick>
 800cfdc:	4602      	mov	r2, r0
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	1ad3      	subs	r3, r2, r3
 800cfe2:	2b02      	cmp	r3, #2
 800cfe4:	d901      	bls.n	800cfea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800cfe6:	2303      	movs	r3, #3
 800cfe8:	e31a      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cfea:	4b20      	ldr	r3, [pc, #128]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f003 0302 	and.w	r3, r3, #2
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1f0      	bne.n	800cfd8 <HAL_RCC_OscConfig+0x1dc>
 800cff6:	e000      	b.n	800cffa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800cff8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	f003 0301 	and.w	r3, r3, #1
 800d002:	2b00      	cmp	r3, #0
 800d004:	d073      	beq.n	800d0ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800d006:	69bb      	ldr	r3, [r7, #24]
 800d008:	2b08      	cmp	r3, #8
 800d00a:	d005      	beq.n	800d018 <HAL_RCC_OscConfig+0x21c>
 800d00c:	69bb      	ldr	r3, [r7, #24]
 800d00e:	2b0c      	cmp	r3, #12
 800d010:	d10e      	bne.n	800d030 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	2b03      	cmp	r3, #3
 800d016:	d10b      	bne.n	800d030 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d018:	4b14      	ldr	r3, [pc, #80]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d020:	2b00      	cmp	r3, #0
 800d022:	d063      	beq.n	800d0ec <HAL_RCC_OscConfig+0x2f0>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	685b      	ldr	r3, [r3, #4]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d15f      	bne.n	800d0ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	e2f7      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d038:	d106      	bne.n	800d048 <HAL_RCC_OscConfig+0x24c>
 800d03a:	4b0c      	ldr	r3, [pc, #48]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	4a0b      	ldr	r2, [pc, #44]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d040:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d044:	6013      	str	r3, [r2, #0]
 800d046:	e025      	b.n	800d094 <HAL_RCC_OscConfig+0x298>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d050:	d114      	bne.n	800d07c <HAL_RCC_OscConfig+0x280>
 800d052:	4b06      	ldr	r3, [pc, #24]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	4a05      	ldr	r2, [pc, #20]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d05c:	6013      	str	r3, [r2, #0]
 800d05e:	4b03      	ldr	r3, [pc, #12]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4a02      	ldr	r2, [pc, #8]	@ (800d06c <HAL_RCC_OscConfig+0x270>)
 800d064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d068:	6013      	str	r3, [r2, #0]
 800d06a:	e013      	b.n	800d094 <HAL_RCC_OscConfig+0x298>
 800d06c:	40021000 	.word	0x40021000
 800d070:	08011ce4 	.word	0x08011ce4
 800d074:	200019b8 	.word	0x200019b8
 800d078:	200019bc 	.word	0x200019bc
 800d07c:	4ba0      	ldr	r3, [pc, #640]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a9f      	ldr	r2, [pc, #636]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d086:	6013      	str	r3, [r2, #0]
 800d088:	4b9d      	ldr	r3, [pc, #628]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a9c      	ldr	r2, [pc, #624]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d08e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d092:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d013      	beq.n	800d0c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d09c:	f7fc fdbc 	bl	8009c18 <HAL_GetTick>
 800d0a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d0a2:	e008      	b.n	800d0b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0a4:	f7fc fdb8 	bl	8009c18 <HAL_GetTick>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	1ad3      	subs	r3, r2, r3
 800d0ae:	2b64      	cmp	r3, #100	@ 0x64
 800d0b0:	d901      	bls.n	800d0b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	e2b4      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d0b6:	4b92      	ldr	r3, [pc, #584]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d0f0      	beq.n	800d0a4 <HAL_RCC_OscConfig+0x2a8>
 800d0c2:	e014      	b.n	800d0ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0c4:	f7fc fda8 	bl	8009c18 <HAL_GetTick>
 800d0c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d0ca:	e008      	b.n	800d0de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0cc:	f7fc fda4 	bl	8009c18 <HAL_GetTick>
 800d0d0:	4602      	mov	r2, r0
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	1ad3      	subs	r3, r2, r3
 800d0d6:	2b64      	cmp	r3, #100	@ 0x64
 800d0d8:	d901      	bls.n	800d0de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d0da:	2303      	movs	r3, #3
 800d0dc:	e2a0      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d0de:	4b88      	ldr	r3, [pc, #544]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d1f0      	bne.n	800d0cc <HAL_RCC_OscConfig+0x2d0>
 800d0ea:	e000      	b.n	800d0ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f003 0302 	and.w	r3, r3, #2
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d060      	beq.n	800d1bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800d0fa:	69bb      	ldr	r3, [r7, #24]
 800d0fc:	2b04      	cmp	r3, #4
 800d0fe:	d005      	beq.n	800d10c <HAL_RCC_OscConfig+0x310>
 800d100:	69bb      	ldr	r3, [r7, #24]
 800d102:	2b0c      	cmp	r3, #12
 800d104:	d119      	bne.n	800d13a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	2b02      	cmp	r3, #2
 800d10a:	d116      	bne.n	800d13a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d10c:	4b7c      	ldr	r3, [pc, #496]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d114:	2b00      	cmp	r3, #0
 800d116:	d005      	beq.n	800d124 <HAL_RCC_OscConfig+0x328>
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d101      	bne.n	800d124 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800d120:	2301      	movs	r3, #1
 800d122:	e27d      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d124:	4b76      	ldr	r3, [pc, #472]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d126:	685b      	ldr	r3, [r3, #4]
 800d128:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	691b      	ldr	r3, [r3, #16]
 800d130:	061b      	lsls	r3, r3, #24
 800d132:	4973      	ldr	r1, [pc, #460]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d134:	4313      	orrs	r3, r2
 800d136:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d138:	e040      	b.n	800d1bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	68db      	ldr	r3, [r3, #12]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d023      	beq.n	800d18a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d142:	4b6f      	ldr	r3, [pc, #444]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	4a6e      	ldr	r2, [pc, #440]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d14c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d14e:	f7fc fd63 	bl	8009c18 <HAL_GetTick>
 800d152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d154:	e008      	b.n	800d168 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d156:	f7fc fd5f 	bl	8009c18 <HAL_GetTick>
 800d15a:	4602      	mov	r2, r0
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	1ad3      	subs	r3, r2, r3
 800d160:	2b02      	cmp	r3, #2
 800d162:	d901      	bls.n	800d168 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800d164:	2303      	movs	r3, #3
 800d166:	e25b      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d168:	4b65      	ldr	r3, [pc, #404]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d170:	2b00      	cmp	r3, #0
 800d172:	d0f0      	beq.n	800d156 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d174:	4b62      	ldr	r3, [pc, #392]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d176:	685b      	ldr	r3, [r3, #4]
 800d178:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	691b      	ldr	r3, [r3, #16]
 800d180:	061b      	lsls	r3, r3, #24
 800d182:	495f      	ldr	r1, [pc, #380]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d184:	4313      	orrs	r3, r2
 800d186:	604b      	str	r3, [r1, #4]
 800d188:	e018      	b.n	800d1bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d18a:	4b5d      	ldr	r3, [pc, #372]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a5c      	ldr	r2, [pc, #368]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d196:	f7fc fd3f 	bl	8009c18 <HAL_GetTick>
 800d19a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d19c:	e008      	b.n	800d1b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d19e:	f7fc fd3b 	bl	8009c18 <HAL_GetTick>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	2b02      	cmp	r3, #2
 800d1aa:	d901      	bls.n	800d1b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800d1ac:	2303      	movs	r3, #3
 800d1ae:	e237      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d1b0:	4b53      	ldr	r3, [pc, #332]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1f0      	bne.n	800d19e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f003 0308 	and.w	r3, r3, #8
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d03c      	beq.n	800d242 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	695b      	ldr	r3, [r3, #20]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d01c      	beq.n	800d20a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d1d0:	4b4b      	ldr	r3, [pc, #300]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d1d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1d6:	4a4a      	ldr	r2, [pc, #296]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d1d8:	f043 0301 	orr.w	r3, r3, #1
 800d1dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d1e0:	f7fc fd1a 	bl	8009c18 <HAL_GetTick>
 800d1e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d1e6:	e008      	b.n	800d1fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d1e8:	f7fc fd16 	bl	8009c18 <HAL_GetTick>
 800d1ec:	4602      	mov	r2, r0
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	1ad3      	subs	r3, r2, r3
 800d1f2:	2b02      	cmp	r3, #2
 800d1f4:	d901      	bls.n	800d1fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	e212      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d1fa:	4b41      	ldr	r3, [pc, #260]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d1fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d200:	f003 0302 	and.w	r3, r3, #2
 800d204:	2b00      	cmp	r3, #0
 800d206:	d0ef      	beq.n	800d1e8 <HAL_RCC_OscConfig+0x3ec>
 800d208:	e01b      	b.n	800d242 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d20a:	4b3d      	ldr	r3, [pc, #244]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d20c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d210:	4a3b      	ldr	r2, [pc, #236]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d212:	f023 0301 	bic.w	r3, r3, #1
 800d216:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d21a:	f7fc fcfd 	bl	8009c18 <HAL_GetTick>
 800d21e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d220:	e008      	b.n	800d234 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d222:	f7fc fcf9 	bl	8009c18 <HAL_GetTick>
 800d226:	4602      	mov	r2, r0
 800d228:	693b      	ldr	r3, [r7, #16]
 800d22a:	1ad3      	subs	r3, r2, r3
 800d22c:	2b02      	cmp	r3, #2
 800d22e:	d901      	bls.n	800d234 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800d230:	2303      	movs	r3, #3
 800d232:	e1f5      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d234:	4b32      	ldr	r3, [pc, #200]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d236:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d23a:	f003 0302 	and.w	r3, r3, #2
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d1ef      	bne.n	800d222 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f003 0304 	and.w	r3, r3, #4
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	f000 80a6 	beq.w	800d39c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d250:	2300      	movs	r3, #0
 800d252:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800d254:	4b2a      	ldr	r3, [pc, #168]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d10d      	bne.n	800d27c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d260:	4b27      	ldr	r3, [pc, #156]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d264:	4a26      	ldr	r2, [pc, #152]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d26a:	6593      	str	r3, [r2, #88]	@ 0x58
 800d26c:	4b24      	ldr	r3, [pc, #144]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d26e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d274:	60bb      	str	r3, [r7, #8]
 800d276:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d278:	2301      	movs	r3, #1
 800d27a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d27c:	4b21      	ldr	r3, [pc, #132]	@ (800d304 <HAL_RCC_OscConfig+0x508>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d284:	2b00      	cmp	r3, #0
 800d286:	d118      	bne.n	800d2ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d288:	4b1e      	ldr	r3, [pc, #120]	@ (800d304 <HAL_RCC_OscConfig+0x508>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a1d      	ldr	r2, [pc, #116]	@ (800d304 <HAL_RCC_OscConfig+0x508>)
 800d28e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d292:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d294:	f7fc fcc0 	bl	8009c18 <HAL_GetTick>
 800d298:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d29a:	e008      	b.n	800d2ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d29c:	f7fc fcbc 	bl	8009c18 <HAL_GetTick>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	1ad3      	subs	r3, r2, r3
 800d2a6:	2b02      	cmp	r3, #2
 800d2a8:	d901      	bls.n	800d2ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800d2aa:	2303      	movs	r3, #3
 800d2ac:	e1b8      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d2ae:	4b15      	ldr	r3, [pc, #84]	@ (800d304 <HAL_RCC_OscConfig+0x508>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d0f0      	beq.n	800d29c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	689b      	ldr	r3, [r3, #8]
 800d2be:	2b01      	cmp	r3, #1
 800d2c0:	d108      	bne.n	800d2d4 <HAL_RCC_OscConfig+0x4d8>
 800d2c2:	4b0f      	ldr	r3, [pc, #60]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2c8:	4a0d      	ldr	r2, [pc, #52]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2ca:	f043 0301 	orr.w	r3, r3, #1
 800d2ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d2d2:	e029      	b.n	800d328 <HAL_RCC_OscConfig+0x52c>
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	689b      	ldr	r3, [r3, #8]
 800d2d8:	2b05      	cmp	r3, #5
 800d2da:	d115      	bne.n	800d308 <HAL_RCC_OscConfig+0x50c>
 800d2dc:	4b08      	ldr	r3, [pc, #32]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2e2:	4a07      	ldr	r2, [pc, #28]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2e4:	f043 0304 	orr.w	r3, r3, #4
 800d2e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d2ec:	4b04      	ldr	r3, [pc, #16]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2f2:	4a03      	ldr	r2, [pc, #12]	@ (800d300 <HAL_RCC_OscConfig+0x504>)
 800d2f4:	f043 0301 	orr.w	r3, r3, #1
 800d2f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d2fc:	e014      	b.n	800d328 <HAL_RCC_OscConfig+0x52c>
 800d2fe:	bf00      	nop
 800d300:	40021000 	.word	0x40021000
 800d304:	40007000 	.word	0x40007000
 800d308:	4b9d      	ldr	r3, [pc, #628]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d30e:	4a9c      	ldr	r2, [pc, #624]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d310:	f023 0301 	bic.w	r3, r3, #1
 800d314:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d318:	4b99      	ldr	r3, [pc, #612]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d31a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d31e:	4a98      	ldr	r2, [pc, #608]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d320:	f023 0304 	bic.w	r3, r3, #4
 800d324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d016      	beq.n	800d35e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d330:	f7fc fc72 	bl	8009c18 <HAL_GetTick>
 800d334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d336:	e00a      	b.n	800d34e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d338:	f7fc fc6e 	bl	8009c18 <HAL_GetTick>
 800d33c:	4602      	mov	r2, r0
 800d33e:	693b      	ldr	r3, [r7, #16]
 800d340:	1ad3      	subs	r3, r2, r3
 800d342:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d346:	4293      	cmp	r3, r2
 800d348:	d901      	bls.n	800d34e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800d34a:	2303      	movs	r3, #3
 800d34c:	e168      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d34e:	4b8c      	ldr	r3, [pc, #560]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d354:	f003 0302 	and.w	r3, r3, #2
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d0ed      	beq.n	800d338 <HAL_RCC_OscConfig+0x53c>
 800d35c:	e015      	b.n	800d38a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d35e:	f7fc fc5b 	bl	8009c18 <HAL_GetTick>
 800d362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d364:	e00a      	b.n	800d37c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d366:	f7fc fc57 	bl	8009c18 <HAL_GetTick>
 800d36a:	4602      	mov	r2, r0
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	1ad3      	subs	r3, r2, r3
 800d370:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d374:	4293      	cmp	r3, r2
 800d376:	d901      	bls.n	800d37c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800d378:	2303      	movs	r3, #3
 800d37a:	e151      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d37c:	4b80      	ldr	r3, [pc, #512]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d37e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d382:	f003 0302 	and.w	r3, r3, #2
 800d386:	2b00      	cmp	r3, #0
 800d388:	d1ed      	bne.n	800d366 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d38a:	7ffb      	ldrb	r3, [r7, #31]
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d105      	bne.n	800d39c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d390:	4b7b      	ldr	r3, [pc, #492]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d394:	4a7a      	ldr	r2, [pc, #488]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d39a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f003 0320 	and.w	r3, r3, #32
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d03c      	beq.n	800d422 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d01c      	beq.n	800d3ea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d3b0:	4b73      	ldr	r3, [pc, #460]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d3b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3b6:	4a72      	ldr	r2, [pc, #456]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d3b8:	f043 0301 	orr.w	r3, r3, #1
 800d3bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3c0:	f7fc fc2a 	bl	8009c18 <HAL_GetTick>
 800d3c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d3c6:	e008      	b.n	800d3da <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d3c8:	f7fc fc26 	bl	8009c18 <HAL_GetTick>
 800d3cc:	4602      	mov	r2, r0
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	1ad3      	subs	r3, r2, r3
 800d3d2:	2b02      	cmp	r3, #2
 800d3d4:	d901      	bls.n	800d3da <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800d3d6:	2303      	movs	r3, #3
 800d3d8:	e122      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d3da:	4b69      	ldr	r3, [pc, #420]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d3dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3e0:	f003 0302 	and.w	r3, r3, #2
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d0ef      	beq.n	800d3c8 <HAL_RCC_OscConfig+0x5cc>
 800d3e8:	e01b      	b.n	800d422 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d3ea:	4b65      	ldr	r3, [pc, #404]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d3ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3f0:	4a63      	ldr	r2, [pc, #396]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d3f2:	f023 0301 	bic.w	r3, r3, #1
 800d3f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3fa:	f7fc fc0d 	bl	8009c18 <HAL_GetTick>
 800d3fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d400:	e008      	b.n	800d414 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d402:	f7fc fc09 	bl	8009c18 <HAL_GetTick>
 800d406:	4602      	mov	r2, r0
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	1ad3      	subs	r3, r2, r3
 800d40c:	2b02      	cmp	r3, #2
 800d40e:	d901      	bls.n	800d414 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800d410:	2303      	movs	r3, #3
 800d412:	e105      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d414:	4b5a      	ldr	r3, [pc, #360]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d416:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d41a:	f003 0302 	and.w	r3, r3, #2
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1ef      	bne.n	800d402 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d426:	2b00      	cmp	r3, #0
 800d428:	f000 80f9 	beq.w	800d61e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d430:	2b02      	cmp	r3, #2
 800d432:	f040 80cf 	bne.w	800d5d4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800d436:	4b52      	ldr	r3, [pc, #328]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	f003 0203 	and.w	r2, r3, #3
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d446:	429a      	cmp	r2, r3
 800d448:	d12c      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d454:	3b01      	subs	r3, #1
 800d456:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d458:	429a      	cmp	r2, r3
 800d45a:	d123      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d466:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d468:	429a      	cmp	r2, r3
 800d46a:	d11b      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d46c:	697b      	ldr	r3, [r7, #20]
 800d46e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d476:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d478:	429a      	cmp	r2, r3
 800d47a:	d113      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d486:	085b      	lsrs	r3, r3, #1
 800d488:	3b01      	subs	r3, #1
 800d48a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d48c:	429a      	cmp	r2, r3
 800d48e:	d109      	bne.n	800d4a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d49a:	085b      	lsrs	r3, r3, #1
 800d49c:	3b01      	subs	r3, #1
 800d49e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d071      	beq.n	800d588 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d4a4:	69bb      	ldr	r3, [r7, #24]
 800d4a6:	2b0c      	cmp	r3, #12
 800d4a8:	d068      	beq.n	800d57c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800d4aa:	4b35      	ldr	r3, [pc, #212]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d105      	bne.n	800d4c2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800d4b6:	4b32      	ldr	r3, [pc, #200]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d001      	beq.n	800d4c6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e0ac      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800d4c6:	4b2e      	ldr	r3, [pc, #184]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a2d      	ldr	r2, [pc, #180]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d4d0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d4d2:	f7fc fba1 	bl	8009c18 <HAL_GetTick>
 800d4d6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d4d8:	e008      	b.n	800d4ec <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d4da:	f7fc fb9d 	bl	8009c18 <HAL_GetTick>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	1ad3      	subs	r3, r2, r3
 800d4e4:	2b02      	cmp	r3, #2
 800d4e6:	d901      	bls.n	800d4ec <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800d4e8:	2303      	movs	r3, #3
 800d4ea:	e099      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d4ec:	4b24      	ldr	r3, [pc, #144]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d1f0      	bne.n	800d4da <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d4f8:	4b21      	ldr	r3, [pc, #132]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d4fa:	68da      	ldr	r2, [r3, #12]
 800d4fc:	4b21      	ldr	r3, [pc, #132]	@ (800d584 <HAL_RCC_OscConfig+0x788>)
 800d4fe:	4013      	ands	r3, r2
 800d500:	687a      	ldr	r2, [r7, #4]
 800d502:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800d504:	687a      	ldr	r2, [r7, #4]
 800d506:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d508:	3a01      	subs	r2, #1
 800d50a:	0112      	lsls	r2, r2, #4
 800d50c:	4311      	orrs	r1, r2
 800d50e:	687a      	ldr	r2, [r7, #4]
 800d510:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d512:	0212      	lsls	r2, r2, #8
 800d514:	4311      	orrs	r1, r2
 800d516:	687a      	ldr	r2, [r7, #4]
 800d518:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d51a:	0852      	lsrs	r2, r2, #1
 800d51c:	3a01      	subs	r2, #1
 800d51e:	0552      	lsls	r2, r2, #21
 800d520:	4311      	orrs	r1, r2
 800d522:	687a      	ldr	r2, [r7, #4]
 800d524:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800d526:	0852      	lsrs	r2, r2, #1
 800d528:	3a01      	subs	r2, #1
 800d52a:	0652      	lsls	r2, r2, #25
 800d52c:	4311      	orrs	r1, r2
 800d52e:	687a      	ldr	r2, [r7, #4]
 800d530:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d532:	06d2      	lsls	r2, r2, #27
 800d534:	430a      	orrs	r2, r1
 800d536:	4912      	ldr	r1, [pc, #72]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d538:	4313      	orrs	r3, r2
 800d53a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800d53c:	4b10      	ldr	r3, [pc, #64]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a0f      	ldr	r2, [pc, #60]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d542:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d546:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d548:	4b0d      	ldr	r3, [pc, #52]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d54a:	68db      	ldr	r3, [r3, #12]
 800d54c:	4a0c      	ldr	r2, [pc, #48]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d54e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d552:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d554:	f7fc fb60 	bl	8009c18 <HAL_GetTick>
 800d558:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d55a:	e008      	b.n	800d56e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d55c:	f7fc fb5c 	bl	8009c18 <HAL_GetTick>
 800d560:	4602      	mov	r2, r0
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	1ad3      	subs	r3, r2, r3
 800d566:	2b02      	cmp	r3, #2
 800d568:	d901      	bls.n	800d56e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e058      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d56e:	4b04      	ldr	r3, [pc, #16]	@ (800d580 <HAL_RCC_OscConfig+0x784>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d576:	2b00      	cmp	r3, #0
 800d578:	d0f0      	beq.n	800d55c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d57a:	e050      	b.n	800d61e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800d57c:	2301      	movs	r3, #1
 800d57e:	e04f      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
 800d580:	40021000 	.word	0x40021000
 800d584:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d588:	4b27      	ldr	r3, [pc, #156]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d590:	2b00      	cmp	r3, #0
 800d592:	d144      	bne.n	800d61e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800d594:	4b24      	ldr	r3, [pc, #144]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4a23      	ldr	r2, [pc, #140]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d59a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d59e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d5a0:	4b21      	ldr	r3, [pc, #132]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d5a2:	68db      	ldr	r3, [r3, #12]
 800d5a4:	4a20      	ldr	r2, [pc, #128]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d5a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d5ac:	f7fc fb34 	bl	8009c18 <HAL_GetTick>
 800d5b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5b2:	e008      	b.n	800d5c6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5b4:	f7fc fb30 	bl	8009c18 <HAL_GetTick>
 800d5b8:	4602      	mov	r2, r0
 800d5ba:	693b      	ldr	r3, [r7, #16]
 800d5bc:	1ad3      	subs	r3, r2, r3
 800d5be:	2b02      	cmp	r3, #2
 800d5c0:	d901      	bls.n	800d5c6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800d5c2:	2303      	movs	r3, #3
 800d5c4:	e02c      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5c6:	4b18      	ldr	r3, [pc, #96]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d0f0      	beq.n	800d5b4 <HAL_RCC_OscConfig+0x7b8>
 800d5d2:	e024      	b.n	800d61e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	2b0c      	cmp	r3, #12
 800d5d8:	d01f      	beq.n	800d61a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d5da:	4b13      	ldr	r3, [pc, #76]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4a12      	ldr	r2, [pc, #72]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d5e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d5e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5e6:	f7fc fb17 	bl	8009c18 <HAL_GetTick>
 800d5ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d5ec:	e008      	b.n	800d600 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5ee:	f7fc fb13 	bl	8009c18 <HAL_GetTick>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	693b      	ldr	r3, [r7, #16]
 800d5f6:	1ad3      	subs	r3, r2, r3
 800d5f8:	2b02      	cmp	r3, #2
 800d5fa:	d901      	bls.n	800d600 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800d5fc:	2303      	movs	r3, #3
 800d5fe:	e00f      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d600:	4b09      	ldr	r3, [pc, #36]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d1f0      	bne.n	800d5ee <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800d60c:	4b06      	ldr	r3, [pc, #24]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d60e:	68da      	ldr	r2, [r3, #12]
 800d610:	4905      	ldr	r1, [pc, #20]	@ (800d628 <HAL_RCC_OscConfig+0x82c>)
 800d612:	4b06      	ldr	r3, [pc, #24]	@ (800d62c <HAL_RCC_OscConfig+0x830>)
 800d614:	4013      	ands	r3, r2
 800d616:	60cb      	str	r3, [r1, #12]
 800d618:	e001      	b.n	800d61e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800d61a:	2301      	movs	r3, #1
 800d61c:	e000      	b.n	800d620 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	3720      	adds	r7, #32
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}
 800d628:	40021000 	.word	0x40021000
 800d62c:	feeefffc 	.word	0xfeeefffc

0800d630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b084      	sub	sp, #16
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d101      	bne.n	800d644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d640:	2301      	movs	r3, #1
 800d642:	e0e7      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d644:	4b75      	ldr	r3, [pc, #468]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f003 0307 	and.w	r3, r3, #7
 800d64c:	683a      	ldr	r2, [r7, #0]
 800d64e:	429a      	cmp	r2, r3
 800d650:	d910      	bls.n	800d674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d652:	4b72      	ldr	r3, [pc, #456]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f023 0207 	bic.w	r2, r3, #7
 800d65a:	4970      	ldr	r1, [pc, #448]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	4313      	orrs	r3, r2
 800d660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d662:	4b6e      	ldr	r3, [pc, #440]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f003 0307 	and.w	r3, r3, #7
 800d66a:	683a      	ldr	r2, [r7, #0]
 800d66c:	429a      	cmp	r2, r3
 800d66e:	d001      	beq.n	800d674 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	e0cf      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f003 0302 	and.w	r3, r3, #2
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d010      	beq.n	800d6a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	689a      	ldr	r2, [r3, #8]
 800d684:	4b66      	ldr	r3, [pc, #408]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d686:	689b      	ldr	r3, [r3, #8]
 800d688:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d68c:	429a      	cmp	r2, r3
 800d68e:	d908      	bls.n	800d6a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d690:	4b63      	ldr	r3, [pc, #396]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d692:	689b      	ldr	r3, [r3, #8]
 800d694:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	689b      	ldr	r3, [r3, #8]
 800d69c:	4960      	ldr	r1, [pc, #384]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d04c      	beq.n	800d748 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	685b      	ldr	r3, [r3, #4]
 800d6b2:	2b03      	cmp	r3, #3
 800d6b4:	d107      	bne.n	800d6c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d6b6:	4b5a      	ldr	r3, [pc, #360]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d121      	bne.n	800d706 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e0a6      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d107      	bne.n	800d6de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d6ce:	4b54      	ldr	r3, [pc, #336]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d115      	bne.n	800d706 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d6da:	2301      	movs	r3, #1
 800d6dc:	e09a      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d107      	bne.n	800d6f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d6e6:	4b4e      	ldr	r3, [pc, #312]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f003 0302 	and.w	r3, r3, #2
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d109      	bne.n	800d706 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d6f2:	2301      	movs	r3, #1
 800d6f4:	e08e      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d6f6:	4b4a      	ldr	r3, [pc, #296]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d101      	bne.n	800d706 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800d702:	2301      	movs	r3, #1
 800d704:	e086      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d706:	4b46      	ldr	r3, [pc, #280]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	f023 0203 	bic.w	r2, r3, #3
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	4943      	ldr	r1, [pc, #268]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d714:	4313      	orrs	r3, r2
 800d716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d718:	f7fc fa7e 	bl	8009c18 <HAL_GetTick>
 800d71c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d71e:	e00a      	b.n	800d736 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d720:	f7fc fa7a 	bl	8009c18 <HAL_GetTick>
 800d724:	4602      	mov	r2, r0
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	1ad3      	subs	r3, r2, r3
 800d72a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d72e:	4293      	cmp	r3, r2
 800d730:	d901      	bls.n	800d736 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800d732:	2303      	movs	r3, #3
 800d734:	e06e      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d736:	4b3a      	ldr	r3, [pc, #232]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d738:	689b      	ldr	r3, [r3, #8]
 800d73a:	f003 020c 	and.w	r2, r3, #12
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	685b      	ldr	r3, [r3, #4]
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	429a      	cmp	r2, r3
 800d746:	d1eb      	bne.n	800d720 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	f003 0302 	and.w	r3, r3, #2
 800d750:	2b00      	cmp	r3, #0
 800d752:	d010      	beq.n	800d776 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	689a      	ldr	r2, [r3, #8]
 800d758:	4b31      	ldr	r3, [pc, #196]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d75a:	689b      	ldr	r3, [r3, #8]
 800d75c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d760:	429a      	cmp	r2, r3
 800d762:	d208      	bcs.n	800d776 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d764:	4b2e      	ldr	r3, [pc, #184]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d766:	689b      	ldr	r3, [r3, #8]
 800d768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	689b      	ldr	r3, [r3, #8]
 800d770:	492b      	ldr	r1, [pc, #172]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d772:	4313      	orrs	r3, r2
 800d774:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d776:	4b29      	ldr	r3, [pc, #164]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f003 0307 	and.w	r3, r3, #7
 800d77e:	683a      	ldr	r2, [r7, #0]
 800d780:	429a      	cmp	r2, r3
 800d782:	d210      	bcs.n	800d7a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d784:	4b25      	ldr	r3, [pc, #148]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f023 0207 	bic.w	r2, r3, #7
 800d78c:	4923      	ldr	r1, [pc, #140]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	4313      	orrs	r3, r2
 800d792:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d794:	4b21      	ldr	r3, [pc, #132]	@ (800d81c <HAL_RCC_ClockConfig+0x1ec>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f003 0307 	and.w	r3, r3, #7
 800d79c:	683a      	ldr	r2, [r7, #0]
 800d79e:	429a      	cmp	r2, r3
 800d7a0:	d001      	beq.n	800d7a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e036      	b.n	800d814 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f003 0304 	and.w	r3, r3, #4
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d008      	beq.n	800d7c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d7b2:	4b1b      	ldr	r3, [pc, #108]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d7b4:	689b      	ldr	r3, [r3, #8]
 800d7b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	68db      	ldr	r3, [r3, #12]
 800d7be:	4918      	ldr	r1, [pc, #96]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d7c0:	4313      	orrs	r3, r2
 800d7c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	f003 0308 	and.w	r3, r3, #8
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d009      	beq.n	800d7e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d7d0:	4b13      	ldr	r3, [pc, #76]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d7d2:	689b      	ldr	r3, [r3, #8]
 800d7d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	00db      	lsls	r3, r3, #3
 800d7de:	4910      	ldr	r1, [pc, #64]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d7e0:	4313      	orrs	r3, r2
 800d7e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d7e4:	f000 f824 	bl	800d830 <HAL_RCC_GetSysClockFreq>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d820 <HAL_RCC_ClockConfig+0x1f0>)
 800d7ec:	689b      	ldr	r3, [r3, #8]
 800d7ee:	091b      	lsrs	r3, r3, #4
 800d7f0:	f003 030f 	and.w	r3, r3, #15
 800d7f4:	490b      	ldr	r1, [pc, #44]	@ (800d824 <HAL_RCC_ClockConfig+0x1f4>)
 800d7f6:	5ccb      	ldrb	r3, [r1, r3]
 800d7f8:	f003 031f 	and.w	r3, r3, #31
 800d7fc:	fa22 f303 	lsr.w	r3, r2, r3
 800d800:	4a09      	ldr	r2, [pc, #36]	@ (800d828 <HAL_RCC_ClockConfig+0x1f8>)
 800d802:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d804:	4b09      	ldr	r3, [pc, #36]	@ (800d82c <HAL_RCC_ClockConfig+0x1fc>)
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4618      	mov	r0, r3
 800d80a:	f7fc f9b5 	bl	8009b78 <HAL_InitTick>
 800d80e:	4603      	mov	r3, r0
 800d810:	72fb      	strb	r3, [r7, #11]

  return status;
 800d812:	7afb      	ldrb	r3, [r7, #11]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3710      	adds	r7, #16
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}
 800d81c:	40022000 	.word	0x40022000
 800d820:	40021000 	.word	0x40021000
 800d824:	08011ce4 	.word	0x08011ce4
 800d828:	200019b8 	.word	0x200019b8
 800d82c:	200019bc 	.word	0x200019bc

0800d830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d830:	b480      	push	{r7}
 800d832:	b089      	sub	sp, #36	@ 0x24
 800d834:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d836:	2300      	movs	r3, #0
 800d838:	61fb      	str	r3, [r7, #28]
 800d83a:	2300      	movs	r3, #0
 800d83c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d83e:	4b3e      	ldr	r3, [pc, #248]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d840:	689b      	ldr	r3, [r3, #8]
 800d842:	f003 030c 	and.w	r3, r3, #12
 800d846:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d848:	4b3b      	ldr	r3, [pc, #236]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d84a:	68db      	ldr	r3, [r3, #12]
 800d84c:	f003 0303 	and.w	r3, r3, #3
 800d850:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d852:	693b      	ldr	r3, [r7, #16]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d005      	beq.n	800d864 <HAL_RCC_GetSysClockFreq+0x34>
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	2b0c      	cmp	r3, #12
 800d85c:	d121      	bne.n	800d8a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	2b01      	cmp	r3, #1
 800d862:	d11e      	bne.n	800d8a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d864:	4b34      	ldr	r3, [pc, #208]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f003 0308 	and.w	r3, r3, #8
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d107      	bne.n	800d880 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d870:	4b31      	ldr	r3, [pc, #196]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d872:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d876:	0a1b      	lsrs	r3, r3, #8
 800d878:	f003 030f 	and.w	r3, r3, #15
 800d87c:	61fb      	str	r3, [r7, #28]
 800d87e:	e005      	b.n	800d88c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d880:	4b2d      	ldr	r3, [pc, #180]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	091b      	lsrs	r3, r3, #4
 800d886:	f003 030f 	and.w	r3, r3, #15
 800d88a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d88c:	4a2b      	ldr	r2, [pc, #172]	@ (800d93c <HAL_RCC_GetSysClockFreq+0x10c>)
 800d88e:	69fb      	ldr	r3, [r7, #28]
 800d890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d894:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d10d      	bne.n	800d8b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d89c:	69fb      	ldr	r3, [r7, #28]
 800d89e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d8a0:	e00a      	b.n	800d8b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d8a2:	693b      	ldr	r3, [r7, #16]
 800d8a4:	2b04      	cmp	r3, #4
 800d8a6:	d102      	bne.n	800d8ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d8a8:	4b25      	ldr	r3, [pc, #148]	@ (800d940 <HAL_RCC_GetSysClockFreq+0x110>)
 800d8aa:	61bb      	str	r3, [r7, #24]
 800d8ac:	e004      	b.n	800d8b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d8ae:	693b      	ldr	r3, [r7, #16]
 800d8b0:	2b08      	cmp	r3, #8
 800d8b2:	d101      	bne.n	800d8b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d8b4:	4b22      	ldr	r3, [pc, #136]	@ (800d940 <HAL_RCC_GetSysClockFreq+0x110>)
 800d8b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d8b8:	693b      	ldr	r3, [r7, #16]
 800d8ba:	2b0c      	cmp	r3, #12
 800d8bc:	d134      	bne.n	800d928 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d8be:	4b1e      	ldr	r3, [pc, #120]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d8c0:	68db      	ldr	r3, [r3, #12]
 800d8c2:	f003 0303 	and.w	r3, r3, #3
 800d8c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d8c8:	68bb      	ldr	r3, [r7, #8]
 800d8ca:	2b02      	cmp	r3, #2
 800d8cc:	d003      	beq.n	800d8d6 <HAL_RCC_GetSysClockFreq+0xa6>
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	2b03      	cmp	r3, #3
 800d8d2:	d003      	beq.n	800d8dc <HAL_RCC_GetSysClockFreq+0xac>
 800d8d4:	e005      	b.n	800d8e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d8d6:	4b1a      	ldr	r3, [pc, #104]	@ (800d940 <HAL_RCC_GetSysClockFreq+0x110>)
 800d8d8:	617b      	str	r3, [r7, #20]
      break;
 800d8da:	e005      	b.n	800d8e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d8dc:	4b18      	ldr	r3, [pc, #96]	@ (800d940 <HAL_RCC_GetSysClockFreq+0x110>)
 800d8de:	617b      	str	r3, [r7, #20]
      break;
 800d8e0:	e002      	b.n	800d8e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d8e2:	69fb      	ldr	r3, [r7, #28]
 800d8e4:	617b      	str	r3, [r7, #20]
      break;
 800d8e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d8e8:	4b13      	ldr	r3, [pc, #76]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d8ea:	68db      	ldr	r3, [r3, #12]
 800d8ec:	091b      	lsrs	r3, r3, #4
 800d8ee:	f003 0307 	and.w	r3, r3, #7
 800d8f2:	3301      	adds	r3, #1
 800d8f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d8f6:	4b10      	ldr	r3, [pc, #64]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d8f8:	68db      	ldr	r3, [r3, #12]
 800d8fa:	0a1b      	lsrs	r3, r3, #8
 800d8fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d900:	697a      	ldr	r2, [r7, #20]
 800d902:	fb03 f202 	mul.w	r2, r3, r2
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	fbb2 f3f3 	udiv	r3, r2, r3
 800d90c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d90e:	4b0a      	ldr	r3, [pc, #40]	@ (800d938 <HAL_RCC_GetSysClockFreq+0x108>)
 800d910:	68db      	ldr	r3, [r3, #12]
 800d912:	0e5b      	lsrs	r3, r3, #25
 800d914:	f003 0303 	and.w	r3, r3, #3
 800d918:	3301      	adds	r3, #1
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d91e:	697a      	ldr	r2, [r7, #20]
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	fbb2 f3f3 	udiv	r3, r2, r3
 800d926:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d928:	69bb      	ldr	r3, [r7, #24]
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3724      	adds	r7, #36	@ 0x24
 800d92e:	46bd      	mov	sp, r7
 800d930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d934:	4770      	bx	lr
 800d936:	bf00      	nop
 800d938:	40021000 	.word	0x40021000
 800d93c:	08011cfc 	.word	0x08011cfc
 800d940:	00f42400 	.word	0x00f42400

0800d944 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d944:	b480      	push	{r7}
 800d946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d948:	4b03      	ldr	r3, [pc, #12]	@ (800d958 <HAL_RCC_GetHCLKFreq+0x14>)
 800d94a:	681b      	ldr	r3, [r3, #0]
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	46bd      	mov	sp, r7
 800d950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d954:	4770      	bx	lr
 800d956:	bf00      	nop
 800d958:	200019b8 	.word	0x200019b8

0800d95c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d960:	f7ff fff0 	bl	800d944 <HAL_RCC_GetHCLKFreq>
 800d964:	4602      	mov	r2, r0
 800d966:	4b06      	ldr	r3, [pc, #24]	@ (800d980 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	0a1b      	lsrs	r3, r3, #8
 800d96c:	f003 0307 	and.w	r3, r3, #7
 800d970:	4904      	ldr	r1, [pc, #16]	@ (800d984 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d972:	5ccb      	ldrb	r3, [r1, r3]
 800d974:	f003 031f 	and.w	r3, r3, #31
 800d978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	bd80      	pop	{r7, pc}
 800d980:	40021000 	.word	0x40021000
 800d984:	08011cf4 	.word	0x08011cf4

0800d988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d98c:	f7ff ffda 	bl	800d944 <HAL_RCC_GetHCLKFreq>
 800d990:	4602      	mov	r2, r0
 800d992:	4b06      	ldr	r3, [pc, #24]	@ (800d9ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800d994:	689b      	ldr	r3, [r3, #8]
 800d996:	0adb      	lsrs	r3, r3, #11
 800d998:	f003 0307 	and.w	r3, r3, #7
 800d99c:	4904      	ldr	r1, [pc, #16]	@ (800d9b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d99e:	5ccb      	ldrb	r3, [r1, r3]
 800d9a0:	f003 031f 	and.w	r3, r3, #31
 800d9a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	40021000 	.word	0x40021000
 800d9b0:	08011cf4 	.word	0x08011cf4

0800d9b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b086      	sub	sp, #24
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d9bc:	2300      	movs	r3, #0
 800d9be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d9c0:	4b2a      	ldr	r3, [pc, #168]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d003      	beq.n	800d9d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d9cc:	f7ff f9b2 	bl	800cd34 <HAL_PWREx_GetVoltageRange>
 800d9d0:	6178      	str	r0, [r7, #20]
 800d9d2:	e014      	b.n	800d9fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d9d4:	4b25      	ldr	r3, [pc, #148]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9d8:	4a24      	ldr	r2, [pc, #144]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d9de:	6593      	str	r3, [r2, #88]	@ 0x58
 800d9e0:	4b22      	ldr	r3, [pc, #136]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9e8:	60fb      	str	r3, [r7, #12]
 800d9ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d9ec:	f7ff f9a2 	bl	800cd34 <HAL_PWREx_GetVoltageRange>
 800d9f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d9f2:	4b1e      	ldr	r3, [pc, #120]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d9f6:	4a1d      	ldr	r2, [pc, #116]	@ (800da6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d9fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d9fe:	697b      	ldr	r3, [r7, #20]
 800da00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da04:	d10b      	bne.n	800da1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2b80      	cmp	r3, #128	@ 0x80
 800da0a:	d919      	bls.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2ba0      	cmp	r3, #160	@ 0xa0
 800da10:	d902      	bls.n	800da18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800da12:	2302      	movs	r3, #2
 800da14:	613b      	str	r3, [r7, #16]
 800da16:	e013      	b.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800da18:	2301      	movs	r3, #1
 800da1a:	613b      	str	r3, [r7, #16]
 800da1c:	e010      	b.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2b80      	cmp	r3, #128	@ 0x80
 800da22:	d902      	bls.n	800da2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800da24:	2303      	movs	r3, #3
 800da26:	613b      	str	r3, [r7, #16]
 800da28:	e00a      	b.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	2b80      	cmp	r3, #128	@ 0x80
 800da2e:	d102      	bne.n	800da36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800da30:	2302      	movs	r3, #2
 800da32:	613b      	str	r3, [r7, #16]
 800da34:	e004      	b.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2b70      	cmp	r3, #112	@ 0x70
 800da3a:	d101      	bne.n	800da40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800da3c:	2301      	movs	r3, #1
 800da3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800da40:	4b0b      	ldr	r3, [pc, #44]	@ (800da70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f023 0207 	bic.w	r2, r3, #7
 800da48:	4909      	ldr	r1, [pc, #36]	@ (800da70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	4313      	orrs	r3, r2
 800da4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800da50:	4b07      	ldr	r3, [pc, #28]	@ (800da70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f003 0307 	and.w	r3, r3, #7
 800da58:	693a      	ldr	r2, [r7, #16]
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d001      	beq.n	800da62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800da5e:	2301      	movs	r3, #1
 800da60:	e000      	b.n	800da64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800da62:	2300      	movs	r3, #0
}
 800da64:	4618      	mov	r0, r3
 800da66:	3718      	adds	r7, #24
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}
 800da6c:	40021000 	.word	0x40021000
 800da70:	40022000 	.word	0x40022000

0800da74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b086      	sub	sp, #24
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800da7c:	2300      	movs	r3, #0
 800da7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800da80:	2300      	movs	r3, #0
 800da82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d041      	beq.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800da98:	d02a      	beq.n	800daf0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800da9a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800da9e:	d824      	bhi.n	800daea <HAL_RCCEx_PeriphCLKConfig+0x76>
 800daa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800daa4:	d008      	beq.n	800dab8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800daa6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800daaa:	d81e      	bhi.n	800daea <HAL_RCCEx_PeriphCLKConfig+0x76>
 800daac:	2b00      	cmp	r3, #0
 800daae:	d00a      	beq.n	800dac6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800dab0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dab4:	d010      	beq.n	800dad8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dab6:	e018      	b.n	800daea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800dab8:	4b86      	ldr	r3, [pc, #536]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800daba:	68db      	ldr	r3, [r3, #12]
 800dabc:	4a85      	ldr	r2, [pc, #532]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dabe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dac2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800dac4:	e015      	b.n	800daf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	3304      	adds	r3, #4
 800daca:	2100      	movs	r1, #0
 800dacc:	4618      	mov	r0, r3
 800dace:	f000 facd 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800dad2:	4603      	mov	r3, r0
 800dad4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800dad6:	e00c      	b.n	800daf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	3320      	adds	r3, #32
 800dadc:	2100      	movs	r1, #0
 800dade:	4618      	mov	r0, r3
 800dae0:	f000 fbb6 	bl	800e250 <RCCEx_PLLSAI2_Config>
 800dae4:	4603      	mov	r3, r0
 800dae6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800dae8:	e003      	b.n	800daf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800daea:	2301      	movs	r3, #1
 800daec:	74fb      	strb	r3, [r7, #19]
      break;
 800daee:	e000      	b.n	800daf2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800daf0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800daf2:	7cfb      	ldrb	r3, [r7, #19]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d10b      	bne.n	800db10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800daf8:	4b76      	ldr	r3, [pc, #472]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dafe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db06:	4973      	ldr	r1, [pc, #460]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db08:	4313      	orrs	r3, r2
 800db0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800db0e:	e001      	b.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db10:	7cfb      	ldrb	r3, [r7, #19]
 800db12:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d041      	beq.n	800dba4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800db28:	d02a      	beq.n	800db80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800db2a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800db2e:	d824      	bhi.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800db30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db34:	d008      	beq.n	800db48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800db36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db3a:	d81e      	bhi.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d00a      	beq.n	800db56 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800db40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db44:	d010      	beq.n	800db68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800db46:	e018      	b.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800db48:	4b62      	ldr	r3, [pc, #392]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db4a:	68db      	ldr	r3, [r3, #12]
 800db4c:	4a61      	ldr	r2, [pc, #388]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db52:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db54:	e015      	b.n	800db82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	3304      	adds	r3, #4
 800db5a:	2100      	movs	r1, #0
 800db5c:	4618      	mov	r0, r3
 800db5e:	f000 fa85 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800db62:	4603      	mov	r3, r0
 800db64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db66:	e00c      	b.n	800db82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	3320      	adds	r3, #32
 800db6c:	2100      	movs	r1, #0
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 fb6e 	bl	800e250 <RCCEx_PLLSAI2_Config>
 800db74:	4603      	mov	r3, r0
 800db76:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db78:	e003      	b.n	800db82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800db7a:	2301      	movs	r3, #1
 800db7c:	74fb      	strb	r3, [r7, #19]
      break;
 800db7e:	e000      	b.n	800db82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800db80:	bf00      	nop
    }

    if(ret == HAL_OK)
 800db82:	7cfb      	ldrb	r3, [r7, #19]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d10b      	bne.n	800dba0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800db88:	4b52      	ldr	r3, [pc, #328]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db96:	494f      	ldr	r1, [pc, #316]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db98:	4313      	orrs	r3, r2
 800db9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800db9e:	e001      	b.n	800dba4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dba0:	7cfb      	ldrb	r3, [r7, #19]
 800dba2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	f000 80a0 	beq.w	800dcf2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800dbb6:	4b47      	ldr	r3, [pc, #284]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d101      	bne.n	800dbc6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	e000      	b.n	800dbc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d00d      	beq.n	800dbe8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dbcc:	4b41      	ldr	r3, [pc, #260]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbd0:	4a40      	ldr	r2, [pc, #256]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbd6:	6593      	str	r3, [r2, #88]	@ 0x58
 800dbd8:	4b3e      	ldr	r3, [pc, #248]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dbe0:	60bb      	str	r3, [r7, #8]
 800dbe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dbe8:	4b3b      	ldr	r3, [pc, #236]	@ (800dcd8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4a3a      	ldr	r2, [pc, #232]	@ (800dcd8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dbee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dbf2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dbf4:	f7fc f810 	bl	8009c18 <HAL_GetTick>
 800dbf8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800dbfa:	e009      	b.n	800dc10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dbfc:	f7fc f80c 	bl	8009c18 <HAL_GetTick>
 800dc00:	4602      	mov	r2, r0
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	1ad3      	subs	r3, r2, r3
 800dc06:	2b02      	cmp	r3, #2
 800dc08:	d902      	bls.n	800dc10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800dc0a:	2303      	movs	r3, #3
 800dc0c:	74fb      	strb	r3, [r7, #19]
        break;
 800dc0e:	e005      	b.n	800dc1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800dc10:	4b31      	ldr	r3, [pc, #196]	@ (800dcd8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d0ef      	beq.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800dc1c:	7cfb      	ldrb	r3, [r7, #19]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d15c      	bne.n	800dcdc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800dc22:	4b2c      	ldr	r3, [pc, #176]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d01f      	beq.n	800dc74 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc3a:	697a      	ldr	r2, [r7, #20]
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d019      	beq.n	800dc74 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dc40:	4b24      	ldr	r3, [pc, #144]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dc4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dc4c:	4b21      	ldr	r3, [pc, #132]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc52:	4a20      	ldr	r2, [pc, #128]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dc58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dc5c:	4b1d      	ldr	r3, [pc, #116]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc62:	4a1c      	ldr	r2, [pc, #112]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dc6c:	4a19      	ldr	r2, [pc, #100]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	f003 0301 	and.w	r3, r3, #1
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d016      	beq.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc7e:	f7fb ffcb 	bl	8009c18 <HAL_GetTick>
 800dc82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc84:	e00b      	b.n	800dc9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dc86:	f7fb ffc7 	bl	8009c18 <HAL_GetTick>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	1ad3      	subs	r3, r2, r3
 800dc90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d902      	bls.n	800dc9e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800dc98:	2303      	movs	r3, #3
 800dc9a:	74fb      	strb	r3, [r7, #19]
            break;
 800dc9c:	e006      	b.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc9e:	4b0d      	ldr	r3, [pc, #52]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dca4:	f003 0302 	and.w	r3, r3, #2
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d0ec      	beq.n	800dc86 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800dcac:	7cfb      	ldrb	r3, [r7, #19]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d10c      	bne.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dcb2:	4b08      	ldr	r3, [pc, #32]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dcb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dcb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcc2:	4904      	ldr	r1, [pc, #16]	@ (800dcd4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dcca:	e009      	b.n	800dce0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dccc:	7cfb      	ldrb	r3, [r7, #19]
 800dcce:	74bb      	strb	r3, [r7, #18]
 800dcd0:	e006      	b.n	800dce0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800dcd2:	bf00      	nop
 800dcd4:	40021000 	.word	0x40021000
 800dcd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcdc:	7cfb      	ldrb	r3, [r7, #19]
 800dcde:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dce0:	7c7b      	ldrb	r3, [r7, #17]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d105      	bne.n	800dcf2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dce6:	4ba6      	ldr	r3, [pc, #664]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcea:	4aa5      	ldr	r2, [pc, #660]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dcec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dcf0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f003 0301 	and.w	r3, r3, #1
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00a      	beq.n	800dd14 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dcfe:	4ba0      	ldr	r3, [pc, #640]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd04:	f023 0203 	bic.w	r2, r3, #3
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd0c:	499c      	ldr	r1, [pc, #624]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd0e:	4313      	orrs	r3, r2
 800dd10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	f003 0302 	and.w	r3, r3, #2
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d00a      	beq.n	800dd36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dd20:	4b97      	ldr	r3, [pc, #604]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd26:	f023 020c 	bic.w	r2, r3, #12
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd2e:	4994      	ldr	r1, [pc, #592]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd30:	4313      	orrs	r3, r2
 800dd32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	f003 0304 	and.w	r3, r3, #4
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00a      	beq.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dd42:	4b8f      	ldr	r3, [pc, #572]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd50:	498b      	ldr	r1, [pc, #556]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd52:	4313      	orrs	r3, r2
 800dd54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f003 0308 	and.w	r3, r3, #8
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d00a      	beq.n	800dd7a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dd64:	4b86      	ldr	r3, [pc, #536]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd72:	4983      	ldr	r1, [pc, #524]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd74:	4313      	orrs	r3, r2
 800dd76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f003 0310 	and.w	r3, r3, #16
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d00a      	beq.n	800dd9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dd86:	4b7e      	ldr	r3, [pc, #504]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dd94:	497a      	ldr	r1, [pc, #488]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dd96:	4313      	orrs	r3, r2
 800dd98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f003 0320 	and.w	r3, r3, #32
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00a      	beq.n	800ddbe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dda8:	4b75      	ldr	r3, [pc, #468]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddb6:	4972      	ldr	r1, [pc, #456]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddb8:	4313      	orrs	r3, r2
 800ddba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d00a      	beq.n	800dde0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ddca:	4b6d      	ldr	r3, [pc, #436]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddd8:	4969      	ldr	r1, [pc, #420]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddda:	4313      	orrs	r3, r2
 800dddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d00a      	beq.n	800de02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ddec:	4b64      	ldr	r3, [pc, #400]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddfa:	4961      	ldr	r1, [pc, #388]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d00a      	beq.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800de0e:	4b5c      	ldr	r3, [pc, #368]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de14:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de1c:	4958      	ldr	r1, [pc, #352]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de1e:	4313      	orrs	r3, r2
 800de20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d00a      	beq.n	800de46 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800de30:	4b53      	ldr	r3, [pc, #332]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de3e:	4950      	ldr	r1, [pc, #320]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de40:	4313      	orrs	r3, r2
 800de42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d00a      	beq.n	800de68 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800de52:	4b4b      	ldr	r3, [pc, #300]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de60:	4947      	ldr	r1, [pc, #284]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de62:	4313      	orrs	r3, r2
 800de64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800de70:	2b00      	cmp	r3, #0
 800de72:	d00a      	beq.n	800de8a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800de74:	4b42      	ldr	r3, [pc, #264]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800de7a:	f023 0203 	bic.w	r2, r3, #3
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800de82:	493f      	ldr	r1, [pc, #252]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de84:	4313      	orrs	r3, r2
 800de86:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800de92:	2b00      	cmp	r3, #0
 800de94:	d028      	beq.n	800dee8 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800de96:	4b3a      	ldr	r3, [pc, #232]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800de98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de9c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dea4:	4936      	ldr	r1, [pc, #216]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800dea6:	4313      	orrs	r3, r2
 800dea8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800deb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800deb4:	d106      	bne.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800deb6:	4b32      	ldr	r3, [pc, #200]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800deb8:	68db      	ldr	r3, [r3, #12]
 800deba:	4a31      	ldr	r2, [pc, #196]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800debc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dec0:	60d3      	str	r3, [r2, #12]
 800dec2:	e011      	b.n	800dee8 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dec8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800decc:	d10c      	bne.n	800dee8 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	3304      	adds	r3, #4
 800ded2:	2101      	movs	r1, #1
 800ded4:	4618      	mov	r0, r3
 800ded6:	f000 f8c9 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800deda:	4603      	mov	r3, r0
 800dedc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800dede:	7cfb      	ldrb	r3, [r7, #19]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d001      	beq.n	800dee8 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800dee4:	7cfb      	ldrb	r3, [r7, #19]
 800dee6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800def0:	2b00      	cmp	r3, #0
 800def2:	d028      	beq.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800def4:	4b22      	ldr	r3, [pc, #136]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800def6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800defa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df02:	491f      	ldr	r1, [pc, #124]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df04:	4313      	orrs	r3, r2
 800df06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df12:	d106      	bne.n	800df22 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df14:	4b1a      	ldr	r3, [pc, #104]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df16:	68db      	ldr	r3, [r3, #12]
 800df18:	4a19      	ldr	r2, [pc, #100]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df1e:	60d3      	str	r3, [r2, #12]
 800df20:	e011      	b.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800df2a:	d10c      	bne.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	3304      	adds	r3, #4
 800df30:	2101      	movs	r1, #1
 800df32:	4618      	mov	r0, r3
 800df34:	f000 f89a 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800df38:	4603      	mov	r3, r0
 800df3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800df3c:	7cfb      	ldrb	r3, [r7, #19]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d001      	beq.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800df42:	7cfb      	ldrb	r3, [r7, #19]
 800df44:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d02a      	beq.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800df52:	4b0b      	ldr	r3, [pc, #44]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df58:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df60:	4907      	ldr	r1, [pc, #28]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df62:	4313      	orrs	r3, r2
 800df64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df70:	d108      	bne.n	800df84 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df72:	4b03      	ldr	r3, [pc, #12]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df74:	68db      	ldr	r3, [r3, #12]
 800df76:	4a02      	ldr	r2, [pc, #8]	@ (800df80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800df78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df7c:	60d3      	str	r3, [r2, #12]
 800df7e:	e013      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800df80:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800df8c:	d10c      	bne.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	3304      	adds	r3, #4
 800df92:	2101      	movs	r1, #1
 800df94:	4618      	mov	r0, r3
 800df96:	f000 f869 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800df9a:	4603      	mov	r3, r0
 800df9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800df9e:	7cfb      	ldrb	r3, [r7, #19]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d001      	beq.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800dfa4:	7cfb      	ldrb	r3, [r7, #19]
 800dfa6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d02f      	beq.n	800e014 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800dfb4:	4b2c      	ldr	r3, [pc, #176]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800dfb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dfc2:	4929      	ldr	r1, [pc, #164]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800dfc4:	4313      	orrs	r3, r2
 800dfc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dfce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfd2:	d10d      	bne.n	800dff0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	3304      	adds	r3, #4
 800dfd8:	2102      	movs	r1, #2
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f000 f846 	bl	800e06c <RCCEx_PLLSAI1_Config>
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800dfe4:	7cfb      	ldrb	r3, [r7, #19]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d014      	beq.n	800e014 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800dfea:	7cfb      	ldrb	r3, [r7, #19]
 800dfec:	74bb      	strb	r3, [r7, #18]
 800dfee:	e011      	b.n	800e014 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dff4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dff8:	d10c      	bne.n	800e014 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	3320      	adds	r3, #32
 800dffe:	2102      	movs	r1, #2
 800e000:	4618      	mov	r0, r3
 800e002:	f000 f925 	bl	800e250 <RCCEx_PLLSAI2_Config>
 800e006:	4603      	mov	r3, r0
 800e008:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800e00a:	7cfb      	ldrb	r3, [r7, #19]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d001      	beq.n	800e014 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800e010:	7cfb      	ldrb	r3, [r7, #19]
 800e012:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d00b      	beq.n	800e038 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e020:	4b11      	ldr	r3, [pc, #68]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e026:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e030:	490d      	ldr	r1, [pc, #52]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e032:	4313      	orrs	r3, r2
 800e034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e040:	2b00      	cmp	r3, #0
 800e042:	d00b      	beq.n	800e05c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e044:	4b08      	ldr	r3, [pc, #32]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e04a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e054:	4904      	ldr	r1, [pc, #16]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e056:	4313      	orrs	r3, r2
 800e058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800e05c:	7cbb      	ldrb	r3, [r7, #18]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3718      	adds	r7, #24
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
 800e066:	bf00      	nop
 800e068:	40021000 	.word	0x40021000

0800e06c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b084      	sub	sp, #16
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e076:	2300      	movs	r3, #0
 800e078:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e07a:	4b74      	ldr	r3, [pc, #464]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e07c:	68db      	ldr	r3, [r3, #12]
 800e07e:	f003 0303 	and.w	r3, r3, #3
 800e082:	2b00      	cmp	r3, #0
 800e084:	d018      	beq.n	800e0b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800e086:	4b71      	ldr	r3, [pc, #452]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	f003 0203 	and.w	r2, r3, #3
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	429a      	cmp	r2, r3
 800e094:	d10d      	bne.n	800e0b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
       ||
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d009      	beq.n	800e0b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800e09e:	4b6b      	ldr	r3, [pc, #428]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e0a0:	68db      	ldr	r3, [r3, #12]
 800e0a2:	091b      	lsrs	r3, r3, #4
 800e0a4:	f003 0307 	and.w	r3, r3, #7
 800e0a8:	1c5a      	adds	r2, r3, #1
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	685b      	ldr	r3, [r3, #4]
       ||
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d047      	beq.n	800e142 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	73fb      	strb	r3, [r7, #15]
 800e0b6:	e044      	b.n	800e142 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	2b03      	cmp	r3, #3
 800e0be:	d018      	beq.n	800e0f2 <RCCEx_PLLSAI1_Config+0x86>
 800e0c0:	2b03      	cmp	r3, #3
 800e0c2:	d825      	bhi.n	800e110 <RCCEx_PLLSAI1_Config+0xa4>
 800e0c4:	2b01      	cmp	r3, #1
 800e0c6:	d002      	beq.n	800e0ce <RCCEx_PLLSAI1_Config+0x62>
 800e0c8:	2b02      	cmp	r3, #2
 800e0ca:	d009      	beq.n	800e0e0 <RCCEx_PLLSAI1_Config+0x74>
 800e0cc:	e020      	b.n	800e110 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e0ce:	4b5f      	ldr	r3, [pc, #380]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f003 0302 	and.w	r3, r3, #2
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d11d      	bne.n	800e116 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800e0da:	2301      	movs	r3, #1
 800e0dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e0de:	e01a      	b.n	800e116 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e0e0:	4b5a      	ldr	r3, [pc, #360]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d116      	bne.n	800e11a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e0f0:	e013      	b.n	800e11a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e0f2:	4b56      	ldr	r3, [pc, #344]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d10f      	bne.n	800e11e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e0fe:	4b53      	ldr	r3, [pc, #332]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e106:	2b00      	cmp	r3, #0
 800e108:	d109      	bne.n	800e11e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800e10a:	2301      	movs	r3, #1
 800e10c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e10e:	e006      	b.n	800e11e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e110:	2301      	movs	r3, #1
 800e112:	73fb      	strb	r3, [r7, #15]
      break;
 800e114:	e004      	b.n	800e120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e116:	bf00      	nop
 800e118:	e002      	b.n	800e120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e11a:	bf00      	nop
 800e11c:	e000      	b.n	800e120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e11e:	bf00      	nop
    }

    if(status == HAL_OK)
 800e120:	7bfb      	ldrb	r3, [r7, #15]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d10d      	bne.n	800e142 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e126:	4b49      	ldr	r3, [pc, #292]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e128:	68db      	ldr	r3, [r3, #12]
 800e12a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6819      	ldr	r1, [r3, #0]
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	3b01      	subs	r3, #1
 800e138:	011b      	lsls	r3, r3, #4
 800e13a:	430b      	orrs	r3, r1
 800e13c:	4943      	ldr	r1, [pc, #268]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e13e:	4313      	orrs	r3, r2
 800e140:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e142:	7bfb      	ldrb	r3, [r7, #15]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d17c      	bne.n	800e242 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800e148:	4b40      	ldr	r3, [pc, #256]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	4a3f      	ldr	r2, [pc, #252]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e14e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e152:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e154:	f7fb fd60 	bl	8009c18 <HAL_GetTick>
 800e158:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e15a:	e009      	b.n	800e170 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e15c:	f7fb fd5c 	bl	8009c18 <HAL_GetTick>
 800e160:	4602      	mov	r2, r0
 800e162:	68bb      	ldr	r3, [r7, #8]
 800e164:	1ad3      	subs	r3, r2, r3
 800e166:	2b02      	cmp	r3, #2
 800e168:	d902      	bls.n	800e170 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e16a:	2303      	movs	r3, #3
 800e16c:	73fb      	strb	r3, [r7, #15]
        break;
 800e16e:	e005      	b.n	800e17c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e170:	4b36      	ldr	r3, [pc, #216]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d1ef      	bne.n	800e15c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e17c:	7bfb      	ldrb	r3, [r7, #15]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d15f      	bne.n	800e242 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d110      	bne.n	800e1aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e188:	4b30      	ldr	r3, [pc, #192]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e18a:	691b      	ldr	r3, [r3, #16]
 800e18c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800e190:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	6892      	ldr	r2, [r2, #8]
 800e198:	0211      	lsls	r1, r2, #8
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	68d2      	ldr	r2, [r2, #12]
 800e19e:	06d2      	lsls	r2, r2, #27
 800e1a0:	430a      	orrs	r2, r1
 800e1a2:	492a      	ldr	r1, [pc, #168]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1a4:	4313      	orrs	r3, r2
 800e1a6:	610b      	str	r3, [r1, #16]
 800e1a8:	e027      	b.n	800e1fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	2b01      	cmp	r3, #1
 800e1ae:	d112      	bne.n	800e1d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e1b0:	4b26      	ldr	r3, [pc, #152]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1b2:	691b      	ldr	r3, [r3, #16]
 800e1b4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800e1b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	6892      	ldr	r2, [r2, #8]
 800e1c0:	0211      	lsls	r1, r2, #8
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	6912      	ldr	r2, [r2, #16]
 800e1c6:	0852      	lsrs	r2, r2, #1
 800e1c8:	3a01      	subs	r2, #1
 800e1ca:	0552      	lsls	r2, r2, #21
 800e1cc:	430a      	orrs	r2, r1
 800e1ce:	491f      	ldr	r1, [pc, #124]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	610b      	str	r3, [r1, #16]
 800e1d4:	e011      	b.n	800e1fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e1d6:	4b1d      	ldr	r3, [pc, #116]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1d8:	691b      	ldr	r3, [r3, #16]
 800e1da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800e1de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e1e2:	687a      	ldr	r2, [r7, #4]
 800e1e4:	6892      	ldr	r2, [r2, #8]
 800e1e6:	0211      	lsls	r1, r2, #8
 800e1e8:	687a      	ldr	r2, [r7, #4]
 800e1ea:	6952      	ldr	r2, [r2, #20]
 800e1ec:	0852      	lsrs	r2, r2, #1
 800e1ee:	3a01      	subs	r2, #1
 800e1f0:	0652      	lsls	r2, r2, #25
 800e1f2:	430a      	orrs	r2, r1
 800e1f4:	4915      	ldr	r1, [pc, #84]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800e1fa:	4b14      	ldr	r3, [pc, #80]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	4a13      	ldr	r2, [pc, #76]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e200:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e204:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e206:	f7fb fd07 	bl	8009c18 <HAL_GetTick>
 800e20a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e20c:	e009      	b.n	800e222 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e20e:	f7fb fd03 	bl	8009c18 <HAL_GetTick>
 800e212:	4602      	mov	r2, r0
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	1ad3      	subs	r3, r2, r3
 800e218:	2b02      	cmp	r3, #2
 800e21a:	d902      	bls.n	800e222 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800e21c:	2303      	movs	r3, #3
 800e21e:	73fb      	strb	r3, [r7, #15]
          break;
 800e220:	e005      	b.n	800e22e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e222:	4b0a      	ldr	r3, [pc, #40]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d0ef      	beq.n	800e20e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800e22e:	7bfb      	ldrb	r3, [r7, #15]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d106      	bne.n	800e242 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800e234:	4b05      	ldr	r3, [pc, #20]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e236:	691a      	ldr	r2, [r3, #16]
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	699b      	ldr	r3, [r3, #24]
 800e23c:	4903      	ldr	r1, [pc, #12]	@ (800e24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800e23e:	4313      	orrs	r3, r2
 800e240:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800e242:	7bfb      	ldrb	r3, [r7, #15]
}
 800e244:	4618      	mov	r0, r3
 800e246:	3710      	adds	r7, #16
 800e248:	46bd      	mov	sp, r7
 800e24a:	bd80      	pop	{r7, pc}
 800e24c:	40021000 	.word	0x40021000

0800e250 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800e250:	b580      	push	{r7, lr}
 800e252:	b084      	sub	sp, #16
 800e254:	af00      	add	r7, sp, #0
 800e256:	6078      	str	r0, [r7, #4]
 800e258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e25a:	2300      	movs	r3, #0
 800e25c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e25e:	4b69      	ldr	r3, [pc, #420]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e260:	68db      	ldr	r3, [r3, #12]
 800e262:	f003 0303 	and.w	r3, r3, #3
 800e266:	2b00      	cmp	r3, #0
 800e268:	d018      	beq.n	800e29c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800e26a:	4b66      	ldr	r3, [pc, #408]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	f003 0203 	and.w	r2, r3, #3
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	429a      	cmp	r2, r3
 800e278:	d10d      	bne.n	800e296 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
       ||
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d009      	beq.n	800e296 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800e282:	4b60      	ldr	r3, [pc, #384]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e284:	68db      	ldr	r3, [r3, #12]
 800e286:	091b      	lsrs	r3, r3, #4
 800e288:	f003 0307 	and.w	r3, r3, #7
 800e28c:	1c5a      	adds	r2, r3, #1
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	685b      	ldr	r3, [r3, #4]
       ||
 800e292:	429a      	cmp	r2, r3
 800e294:	d047      	beq.n	800e326 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e296:	2301      	movs	r3, #1
 800e298:	73fb      	strb	r3, [r7, #15]
 800e29a:	e044      	b.n	800e326 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	2b03      	cmp	r3, #3
 800e2a2:	d018      	beq.n	800e2d6 <RCCEx_PLLSAI2_Config+0x86>
 800e2a4:	2b03      	cmp	r3, #3
 800e2a6:	d825      	bhi.n	800e2f4 <RCCEx_PLLSAI2_Config+0xa4>
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	d002      	beq.n	800e2b2 <RCCEx_PLLSAI2_Config+0x62>
 800e2ac:	2b02      	cmp	r3, #2
 800e2ae:	d009      	beq.n	800e2c4 <RCCEx_PLLSAI2_Config+0x74>
 800e2b0:	e020      	b.n	800e2f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e2b2:	4b54      	ldr	r3, [pc, #336]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f003 0302 	and.w	r3, r3, #2
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d11d      	bne.n	800e2fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e2c2:	e01a      	b.n	800e2fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e2c4:	4b4f      	ldr	r3, [pc, #316]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d116      	bne.n	800e2fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e2d4:	e013      	b.n	800e2fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e2d6:	4b4b      	ldr	r3, [pc, #300]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d10f      	bne.n	800e302 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e2e2:	4b48      	ldr	r3, [pc, #288]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d109      	bne.n	800e302 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e2f2:	e006      	b.n	800e302 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	73fb      	strb	r3, [r7, #15]
      break;
 800e2f8:	e004      	b.n	800e304 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e2fa:	bf00      	nop
 800e2fc:	e002      	b.n	800e304 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e2fe:	bf00      	nop
 800e300:	e000      	b.n	800e304 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e302:	bf00      	nop
    }

    if(status == HAL_OK)
 800e304:	7bfb      	ldrb	r3, [r7, #15]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d10d      	bne.n	800e326 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e30a:	4b3e      	ldr	r3, [pc, #248]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6819      	ldr	r1, [r3, #0]
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	685b      	ldr	r3, [r3, #4]
 800e31a:	3b01      	subs	r3, #1
 800e31c:	011b      	lsls	r3, r3, #4
 800e31e:	430b      	orrs	r3, r1
 800e320:	4938      	ldr	r1, [pc, #224]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e322:	4313      	orrs	r3, r2
 800e324:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e326:	7bfb      	ldrb	r3, [r7, #15]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d166      	bne.n	800e3fa <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800e32c:	4b35      	ldr	r3, [pc, #212]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	4a34      	ldr	r2, [pc, #208]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e336:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e338:	f7fb fc6e 	bl	8009c18 <HAL_GetTick>
 800e33c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e33e:	e009      	b.n	800e354 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e340:	f7fb fc6a 	bl	8009c18 <HAL_GetTick>
 800e344:	4602      	mov	r2, r0
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	1ad3      	subs	r3, r2, r3
 800e34a:	2b02      	cmp	r3, #2
 800e34c:	d902      	bls.n	800e354 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e34e:	2303      	movs	r3, #3
 800e350:	73fb      	strb	r3, [r7, #15]
        break;
 800e352:	e005      	b.n	800e360 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e354:	4b2b      	ldr	r3, [pc, #172]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d1ef      	bne.n	800e340 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e360:	7bfb      	ldrb	r3, [r7, #15]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d149      	bne.n	800e3fa <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d110      	bne.n	800e38e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e36c:	4b25      	ldr	r3, [pc, #148]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e36e:	695b      	ldr	r3, [r3, #20]
 800e370:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800e374:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e378:	687a      	ldr	r2, [r7, #4]
 800e37a:	6892      	ldr	r2, [r2, #8]
 800e37c:	0211      	lsls	r1, r2, #8
 800e37e:	687a      	ldr	r2, [r7, #4]
 800e380:	68d2      	ldr	r2, [r2, #12]
 800e382:	06d2      	lsls	r2, r2, #27
 800e384:	430a      	orrs	r2, r1
 800e386:	491f      	ldr	r1, [pc, #124]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e388:	4313      	orrs	r3, r2
 800e38a:	614b      	str	r3, [r1, #20]
 800e38c:	e011      	b.n	800e3b2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e38e:	4b1d      	ldr	r3, [pc, #116]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e390:	695b      	ldr	r3, [r3, #20]
 800e392:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800e396:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e39a:	687a      	ldr	r2, [r7, #4]
 800e39c:	6892      	ldr	r2, [r2, #8]
 800e39e:	0211      	lsls	r1, r2, #8
 800e3a0:	687a      	ldr	r2, [r7, #4]
 800e3a2:	6912      	ldr	r2, [r2, #16]
 800e3a4:	0852      	lsrs	r2, r2, #1
 800e3a6:	3a01      	subs	r2, #1
 800e3a8:	0652      	lsls	r2, r2, #25
 800e3aa:	430a      	orrs	r2, r1
 800e3ac:	4915      	ldr	r1, [pc, #84]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3ae:	4313      	orrs	r3, r2
 800e3b0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800e3b2:	4b14      	ldr	r3, [pc, #80]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4a13      	ldr	r2, [pc, #76]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e3bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3be:	f7fb fc2b 	bl	8009c18 <HAL_GetTick>
 800e3c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e3c4:	e009      	b.n	800e3da <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e3c6:	f7fb fc27 	bl	8009c18 <HAL_GetTick>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	1ad3      	subs	r3, r2, r3
 800e3d0:	2b02      	cmp	r3, #2
 800e3d2:	d902      	bls.n	800e3da <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800e3d4:	2303      	movs	r3, #3
 800e3d6:	73fb      	strb	r3, [r7, #15]
          break;
 800e3d8:	e005      	b.n	800e3e6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e3da:	4b0a      	ldr	r3, [pc, #40]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d0ef      	beq.n	800e3c6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d106      	bne.n	800e3fa <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800e3ec:	4b05      	ldr	r3, [pc, #20]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3ee:	695a      	ldr	r2, [r3, #20]
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	695b      	ldr	r3, [r3, #20]
 800e3f4:	4903      	ldr	r1, [pc, #12]	@ (800e404 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e3f6:	4313      	orrs	r3, r2
 800e3f8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800e3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3710      	adds	r7, #16
 800e400:	46bd      	mov	sp, r7
 800e402:	bd80      	pop	{r7, pc}
 800e404:	40021000 	.word	0x40021000

0800e408 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b084      	sub	sp, #16
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e410:	2301      	movs	r3, #1
 800e412:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d079      	beq.n	800e50e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800e420:	b2db      	uxtb	r3, r3
 800e422:	2b00      	cmp	r3, #0
 800e424:	d106      	bne.n	800e434 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2200      	movs	r2, #0
 800e42a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f7fa fe7a 	bl	8009128 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2202      	movs	r2, #2
 800e438:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	68db      	ldr	r3, [r3, #12]
 800e442:	f003 0310 	and.w	r3, r3, #16
 800e446:	2b10      	cmp	r3, #16
 800e448:	d058      	beq.n	800e4fc <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	22ca      	movs	r2, #202	@ 0xca
 800e450:	625a      	str	r2, [r3, #36]	@ 0x24
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2253      	movs	r2, #83	@ 0x53
 800e458:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f000 f880 	bl	800e560 <RTC_EnterInitMode>
 800e460:	4603      	mov	r3, r0
 800e462:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e464:	7bfb      	ldrb	r3, [r7, #15]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d127      	bne.n	800e4ba <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	689b      	ldr	r3, [r3, #8]
 800e470:	687a      	ldr	r2, [r7, #4]
 800e472:	6812      	ldr	r2, [r2, #0]
 800e474:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e47c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	6899      	ldr	r1, [r3, #8]
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	685a      	ldr	r2, [r3, #4]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	691b      	ldr	r3, [r3, #16]
 800e48c:	431a      	orrs	r2, r3
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	699b      	ldr	r3, [r3, #24]
 800e492:	431a      	orrs	r2, r3
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	430a      	orrs	r2, r1
 800e49a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	687a      	ldr	r2, [r7, #4]
 800e4a2:	68d2      	ldr	r2, [r2, #12]
 800e4a4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	6919      	ldr	r1, [r3, #16]
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	689b      	ldr	r3, [r3, #8]
 800e4b0:	041a      	lsls	r2, r3, #16
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	430a      	orrs	r2, r1
 800e4b8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	f000 f884 	bl	800e5c8 <RTC_ExitInitMode>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e4c4:	7bfb      	ldrb	r3, [r7, #15]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d113      	bne.n	800e4f2 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f022 0203 	bic.w	r2, r2, #3
 800e4d8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	69da      	ldr	r2, [r3, #28]
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	695b      	ldr	r3, [r3, #20]
 800e4e8:	431a      	orrs	r2, r3
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	430a      	orrs	r2, r1
 800e4f0:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	22ff      	movs	r2, #255	@ 0xff
 800e4f8:	625a      	str	r2, [r3, #36]	@ 0x24
 800e4fa:	e001      	b.n	800e500 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800e500:	7bfb      	ldrb	r3, [r7, #15]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d103      	bne.n	800e50e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2201      	movs	r2, #1
 800e50a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800e50e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e510:	4618      	mov	r0, r3
 800e512:	3710      	adds	r7, #16
 800e514:	46bd      	mov	sp, r7
 800e516:	bd80      	pop	{r7, pc}

0800e518 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	4a0d      	ldr	r2, [pc, #52]	@ (800e55c <HAL_RTC_WaitForSynchro+0x44>)
 800e526:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800e528:	f7fb fb76 	bl	8009c18 <HAL_GetTick>
 800e52c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800e52e:	e009      	b.n	800e544 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800e530:	f7fb fb72 	bl	8009c18 <HAL_GetTick>
 800e534:	4602      	mov	r2, r0
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	1ad3      	subs	r3, r2, r3
 800e53a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e53e:	d901      	bls.n	800e544 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800e540:	2303      	movs	r3, #3
 800e542:	e007      	b.n	800e554 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	f003 0320 	and.w	r3, r3, #32
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d0ee      	beq.n	800e530 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800e552:	2300      	movs	r3, #0
}
 800e554:	4618      	mov	r0, r3
 800e556:	3710      	adds	r7, #16
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}
 800e55c:	0003ff5f 	.word	0x0003ff5f

0800e560 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b084      	sub	sp, #16
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e568:	2300      	movs	r3, #0
 800e56a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	68db      	ldr	r3, [r3, #12]
 800e572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e576:	2b00      	cmp	r3, #0
 800e578:	d120      	bne.n	800e5bc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f04f 32ff 	mov.w	r2, #4294967295
 800e582:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800e584:	f7fb fb48 	bl	8009c18 <HAL_GetTick>
 800e588:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e58a:	e00d      	b.n	800e5a8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800e58c:	f7fb fb44 	bl	8009c18 <HAL_GetTick>
 800e590:	4602      	mov	r2, r0
 800e592:	68bb      	ldr	r3, [r7, #8]
 800e594:	1ad3      	subs	r3, r2, r3
 800e596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e59a:	d905      	bls.n	800e5a8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800e59c:	2303      	movs	r3, #3
 800e59e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2203      	movs	r2, #3
 800e5a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	68db      	ldr	r3, [r3, #12]
 800e5ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d102      	bne.n	800e5bc <RTC_EnterInitMode+0x5c>
 800e5b6:	7bfb      	ldrb	r3, [r7, #15]
 800e5b8:	2b03      	cmp	r3, #3
 800e5ba:	d1e7      	bne.n	800e58c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800e5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3710      	adds	r7, #16
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
	...

0800e5c8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b084      	sub	sp, #16
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800e5d4:	4b1a      	ldr	r3, [pc, #104]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e5d6:	68db      	ldr	r3, [r3, #12]
 800e5d8:	4a19      	ldr	r2, [pc, #100]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e5da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e5de:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800e5e0:	4b17      	ldr	r3, [pc, #92]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e5e2:	689b      	ldr	r3, [r3, #8]
 800e5e4:	f003 0320 	and.w	r3, r3, #32
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d10c      	bne.n	800e606 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f7ff ff93 	bl	800e518 <HAL_RTC_WaitForSynchro>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d01e      	beq.n	800e636 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2203      	movs	r2, #3
 800e5fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800e600:	2303      	movs	r3, #3
 800e602:	73fb      	strb	r3, [r7, #15]
 800e604:	e017      	b.n	800e636 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800e606:	4b0e      	ldr	r3, [pc, #56]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e608:	689b      	ldr	r3, [r3, #8]
 800e60a:	4a0d      	ldr	r2, [pc, #52]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e60c:	f023 0320 	bic.w	r3, r3, #32
 800e610:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7ff ff80 	bl	800e518 <HAL_RTC_WaitForSynchro>
 800e618:	4603      	mov	r3, r0
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d005      	beq.n	800e62a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2203      	movs	r2, #3
 800e622:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800e626:	2303      	movs	r3, #3
 800e628:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800e62a:	4b05      	ldr	r3, [pc, #20]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e62c:	689b      	ldr	r3, [r3, #8]
 800e62e:	4a04      	ldr	r2, [pc, #16]	@ (800e640 <RTC_ExitInitMode+0x78>)
 800e630:	f043 0320 	orr.w	r3, r3, #32
 800e634:	6093      	str	r3, [r2, #8]
  }

  return status;
 800e636:	7bfb      	ldrb	r3, [r7, #15]
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3710      	adds	r7, #16
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}
 800e640:	40002800 	.word	0x40002800

0800e644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e644:	b480      	push	{r7}
 800e646:	b085      	sub	sp, #20
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e652:	b2db      	uxtb	r3, r3
 800e654:	2b01      	cmp	r3, #1
 800e656:	d001      	beq.n	800e65c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e658:	2301      	movs	r3, #1
 800e65a:	e04f      	b.n	800e6fc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2202      	movs	r2, #2
 800e660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	68da      	ldr	r2, [r3, #12]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f042 0201 	orr.w	r2, r2, #1
 800e672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a23      	ldr	r2, [pc, #140]	@ (800e708 <HAL_TIM_Base_Start_IT+0xc4>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d01d      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e686:	d018      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4a1f      	ldr	r2, [pc, #124]	@ (800e70c <HAL_TIM_Base_Start_IT+0xc8>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d013      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	4a1e      	ldr	r2, [pc, #120]	@ (800e710 <HAL_TIM_Base_Start_IT+0xcc>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d00e      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	4a1c      	ldr	r2, [pc, #112]	@ (800e714 <HAL_TIM_Base_Start_IT+0xd0>)
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d009      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	4a1b      	ldr	r2, [pc, #108]	@ (800e718 <HAL_TIM_Base_Start_IT+0xd4>)
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d004      	beq.n	800e6ba <HAL_TIM_Base_Start_IT+0x76>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4a19      	ldr	r2, [pc, #100]	@ (800e71c <HAL_TIM_Base_Start_IT+0xd8>)
 800e6b6:	4293      	cmp	r3, r2
 800e6b8:	d115      	bne.n	800e6e6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	689a      	ldr	r2, [r3, #8]
 800e6c0:	4b17      	ldr	r3, [pc, #92]	@ (800e720 <HAL_TIM_Base_Start_IT+0xdc>)
 800e6c2:	4013      	ands	r3, r2
 800e6c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2b06      	cmp	r3, #6
 800e6ca:	d015      	beq.n	800e6f8 <HAL_TIM_Base_Start_IT+0xb4>
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e6d2:	d011      	beq.n	800e6f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	681a      	ldr	r2, [r3, #0]
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f042 0201 	orr.w	r2, r2, #1
 800e6e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6e4:	e008      	b.n	800e6f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	681a      	ldr	r2, [r3, #0]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	f042 0201 	orr.w	r2, r2, #1
 800e6f4:	601a      	str	r2, [r3, #0]
 800e6f6:	e000      	b.n	800e6fa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e6fa:	2300      	movs	r3, #0
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	3714      	adds	r7, #20
 800e700:	46bd      	mov	sp, r7
 800e702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e706:	4770      	bx	lr
 800e708:	40012c00 	.word	0x40012c00
 800e70c:	40000400 	.word	0x40000400
 800e710:	40000800 	.word	0x40000800
 800e714:	40000c00 	.word	0x40000c00
 800e718:	40013400 	.word	0x40013400
 800e71c:	40014000 	.word	0x40014000
 800e720:	00010007 	.word	0x00010007

0800e724 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b082      	sub	sp, #8
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d101      	bne.n	800e736 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800e732:	2301      	movs	r3, #1
 800e734:	e049      	b.n	800e7ca <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e73c:	b2db      	uxtb	r3, r3
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d106      	bne.n	800e750 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	2200      	movs	r2, #0
 800e746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f000 f841 	bl	800e7d2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2202      	movs	r2, #2
 800e754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681a      	ldr	r2, [r3, #0]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	3304      	adds	r3, #4
 800e760:	4619      	mov	r1, r3
 800e762:	4610      	mov	r0, r2
 800e764:	f000 fcc8 	bl	800f0f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	2201      	movs	r2, #1
 800e76c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2201      	movs	r2, #1
 800e774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2201      	movs	r2, #1
 800e77c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2201      	movs	r2, #1
 800e784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2201      	movs	r2, #1
 800e78c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2201      	movs	r2, #1
 800e794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	2201      	movs	r2, #1
 800e79c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2201      	movs	r2, #1
 800e7a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	2201      	movs	r2, #1
 800e7ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2201      	movs	r2, #1
 800e7bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2201      	movs	r2, #1
 800e7c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e7c8:	2300      	movs	r3, #0
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3708      	adds	r7, #8
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}

0800e7d2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800e7d2:	b480      	push	{r7}
 800e7d4:	b083      	sub	sp, #12
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800e7da:	bf00      	nop
 800e7dc:	370c      	adds	r7, #12
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e4:	4770      	bx	lr
	...

0800e7e8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b084      	sub	sp, #16
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
 800e7f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d109      	bne.n	800e80c <HAL_TIM_OC_Start+0x24>
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e7fe:	b2db      	uxtb	r3, r3
 800e800:	2b01      	cmp	r3, #1
 800e802:	bf14      	ite	ne
 800e804:	2301      	movne	r3, #1
 800e806:	2300      	moveq	r3, #0
 800e808:	b2db      	uxtb	r3, r3
 800e80a:	e03c      	b.n	800e886 <HAL_TIM_OC_Start+0x9e>
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	2b04      	cmp	r3, #4
 800e810:	d109      	bne.n	800e826 <HAL_TIM_OC_Start+0x3e>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e818:	b2db      	uxtb	r3, r3
 800e81a:	2b01      	cmp	r3, #1
 800e81c:	bf14      	ite	ne
 800e81e:	2301      	movne	r3, #1
 800e820:	2300      	moveq	r3, #0
 800e822:	b2db      	uxtb	r3, r3
 800e824:	e02f      	b.n	800e886 <HAL_TIM_OC_Start+0x9e>
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	2b08      	cmp	r3, #8
 800e82a:	d109      	bne.n	800e840 <HAL_TIM_OC_Start+0x58>
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e832:	b2db      	uxtb	r3, r3
 800e834:	2b01      	cmp	r3, #1
 800e836:	bf14      	ite	ne
 800e838:	2301      	movne	r3, #1
 800e83a:	2300      	moveq	r3, #0
 800e83c:	b2db      	uxtb	r3, r3
 800e83e:	e022      	b.n	800e886 <HAL_TIM_OC_Start+0x9e>
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	2b0c      	cmp	r3, #12
 800e844:	d109      	bne.n	800e85a <HAL_TIM_OC_Start+0x72>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	2b01      	cmp	r3, #1
 800e850:	bf14      	ite	ne
 800e852:	2301      	movne	r3, #1
 800e854:	2300      	moveq	r3, #0
 800e856:	b2db      	uxtb	r3, r3
 800e858:	e015      	b.n	800e886 <HAL_TIM_OC_Start+0x9e>
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	2b10      	cmp	r3, #16
 800e85e:	d109      	bne.n	800e874 <HAL_TIM_OC_Start+0x8c>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e866:	b2db      	uxtb	r3, r3
 800e868:	2b01      	cmp	r3, #1
 800e86a:	bf14      	ite	ne
 800e86c:	2301      	movne	r3, #1
 800e86e:	2300      	moveq	r3, #0
 800e870:	b2db      	uxtb	r3, r3
 800e872:	e008      	b.n	800e886 <HAL_TIM_OC_Start+0x9e>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e87a:	b2db      	uxtb	r3, r3
 800e87c:	2b01      	cmp	r3, #1
 800e87e:	bf14      	ite	ne
 800e880:	2301      	movne	r3, #1
 800e882:	2300      	moveq	r3, #0
 800e884:	b2db      	uxtb	r3, r3
 800e886:	2b00      	cmp	r3, #0
 800e888:	d001      	beq.n	800e88e <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800e88a:	2301      	movs	r3, #1
 800e88c:	e09c      	b.n	800e9c8 <HAL_TIM_OC_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e88e:	683b      	ldr	r3, [r7, #0]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d104      	bne.n	800e89e <HAL_TIM_OC_Start+0xb6>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	2202      	movs	r2, #2
 800e898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e89c:	e023      	b.n	800e8e6 <HAL_TIM_OC_Start+0xfe>
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	2b04      	cmp	r3, #4
 800e8a2:	d104      	bne.n	800e8ae <HAL_TIM_OC_Start+0xc6>
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2202      	movs	r2, #2
 800e8a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e8ac:	e01b      	b.n	800e8e6 <HAL_TIM_OC_Start+0xfe>
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	2b08      	cmp	r3, #8
 800e8b2:	d104      	bne.n	800e8be <HAL_TIM_OC_Start+0xd6>
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2202      	movs	r2, #2
 800e8b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e8bc:	e013      	b.n	800e8e6 <HAL_TIM_OC_Start+0xfe>
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	2b0c      	cmp	r3, #12
 800e8c2:	d104      	bne.n	800e8ce <HAL_TIM_OC_Start+0xe6>
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2202      	movs	r2, #2
 800e8c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e8cc:	e00b      	b.n	800e8e6 <HAL_TIM_OC_Start+0xfe>
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	2b10      	cmp	r3, #16
 800e8d2:	d104      	bne.n	800e8de <HAL_TIM_OC_Start+0xf6>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2202      	movs	r2, #2
 800e8d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e8dc:	e003      	b.n	800e8e6 <HAL_TIM_OC_Start+0xfe>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2202      	movs	r2, #2
 800e8e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	6839      	ldr	r1, [r7, #0]
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f000 ff7e 	bl	800f7f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	4a35      	ldr	r2, [pc, #212]	@ (800e9d0 <HAL_TIM_OC_Start+0x1e8>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	d013      	beq.n	800e926 <HAL_TIM_OC_Start+0x13e>
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	4a34      	ldr	r2, [pc, #208]	@ (800e9d4 <HAL_TIM_OC_Start+0x1ec>)
 800e904:	4293      	cmp	r3, r2
 800e906:	d00e      	beq.n	800e926 <HAL_TIM_OC_Start+0x13e>
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a32      	ldr	r2, [pc, #200]	@ (800e9d8 <HAL_TIM_OC_Start+0x1f0>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d009      	beq.n	800e926 <HAL_TIM_OC_Start+0x13e>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4a31      	ldr	r2, [pc, #196]	@ (800e9dc <HAL_TIM_OC_Start+0x1f4>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	d004      	beq.n	800e926 <HAL_TIM_OC_Start+0x13e>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4a2f      	ldr	r2, [pc, #188]	@ (800e9e0 <HAL_TIM_OC_Start+0x1f8>)
 800e922:	4293      	cmp	r3, r2
 800e924:	d101      	bne.n	800e92a <HAL_TIM_OC_Start+0x142>
 800e926:	2301      	movs	r3, #1
 800e928:	e000      	b.n	800e92c <HAL_TIM_OC_Start+0x144>
 800e92a:	2300      	movs	r3, #0
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d007      	beq.n	800e940 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e93e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	4a22      	ldr	r2, [pc, #136]	@ (800e9d0 <HAL_TIM_OC_Start+0x1e8>)
 800e946:	4293      	cmp	r3, r2
 800e948:	d01d      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e952:	d018      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	4a22      	ldr	r2, [pc, #136]	@ (800e9e4 <HAL_TIM_OC_Start+0x1fc>)
 800e95a:	4293      	cmp	r3, r2
 800e95c:	d013      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	4a21      	ldr	r2, [pc, #132]	@ (800e9e8 <HAL_TIM_OC_Start+0x200>)
 800e964:	4293      	cmp	r3, r2
 800e966:	d00e      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	4a1f      	ldr	r2, [pc, #124]	@ (800e9ec <HAL_TIM_OC_Start+0x204>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d009      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	4a17      	ldr	r2, [pc, #92]	@ (800e9d4 <HAL_TIM_OC_Start+0x1ec>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d004      	beq.n	800e986 <HAL_TIM_OC_Start+0x19e>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	4a15      	ldr	r2, [pc, #84]	@ (800e9d8 <HAL_TIM_OC_Start+0x1f0>)
 800e982:	4293      	cmp	r3, r2
 800e984:	d115      	bne.n	800e9b2 <HAL_TIM_OC_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	689a      	ldr	r2, [r3, #8]
 800e98c:	4b18      	ldr	r3, [pc, #96]	@ (800e9f0 <HAL_TIM_OC_Start+0x208>)
 800e98e:	4013      	ands	r3, r2
 800e990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	2b06      	cmp	r3, #6
 800e996:	d015      	beq.n	800e9c4 <HAL_TIM_OC_Start+0x1dc>
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e99e:	d011      	beq.n	800e9c4 <HAL_TIM_OC_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	681a      	ldr	r2, [r3, #0]
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f042 0201 	orr.w	r2, r2, #1
 800e9ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e9b0:	e008      	b.n	800e9c4 <HAL_TIM_OC_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	681a      	ldr	r2, [r3, #0]
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	f042 0201 	orr.w	r2, r2, #1
 800e9c0:	601a      	str	r2, [r3, #0]
 800e9c2:	e000      	b.n	800e9c6 <HAL_TIM_OC_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e9c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e9c6:	2300      	movs	r3, #0
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3710      	adds	r7, #16
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}
 800e9d0:	40012c00 	.word	0x40012c00
 800e9d4:	40013400 	.word	0x40013400
 800e9d8:	40014000 	.word	0x40014000
 800e9dc:	40014400 	.word	0x40014400
 800e9e0:	40014800 	.word	0x40014800
 800e9e4:	40000400 	.word	0x40000400
 800e9e8:	40000800 	.word	0x40000800
 800e9ec:	40000c00 	.word	0x40000c00
 800e9f0:	00010007 	.word	0x00010007

0800e9f4 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b082      	sub	sp, #8
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
 800e9fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	2200      	movs	r2, #0
 800ea04:	6839      	ldr	r1, [r7, #0]
 800ea06:	4618      	mov	r0, r3
 800ea08:	f000 fef2 	bl	800f7f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a3e      	ldr	r2, [pc, #248]	@ (800eb0c <HAL_TIM_OC_Stop+0x118>)
 800ea12:	4293      	cmp	r3, r2
 800ea14:	d013      	beq.n	800ea3e <HAL_TIM_OC_Stop+0x4a>
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	4a3d      	ldr	r2, [pc, #244]	@ (800eb10 <HAL_TIM_OC_Stop+0x11c>)
 800ea1c:	4293      	cmp	r3, r2
 800ea1e:	d00e      	beq.n	800ea3e <HAL_TIM_OC_Stop+0x4a>
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	4a3b      	ldr	r2, [pc, #236]	@ (800eb14 <HAL_TIM_OC_Stop+0x120>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d009      	beq.n	800ea3e <HAL_TIM_OC_Stop+0x4a>
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	4a3a      	ldr	r2, [pc, #232]	@ (800eb18 <HAL_TIM_OC_Stop+0x124>)
 800ea30:	4293      	cmp	r3, r2
 800ea32:	d004      	beq.n	800ea3e <HAL_TIM_OC_Stop+0x4a>
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	4a38      	ldr	r2, [pc, #224]	@ (800eb1c <HAL_TIM_OC_Stop+0x128>)
 800ea3a:	4293      	cmp	r3, r2
 800ea3c:	d101      	bne.n	800ea42 <HAL_TIM_OC_Stop+0x4e>
 800ea3e:	2301      	movs	r3, #1
 800ea40:	e000      	b.n	800ea44 <HAL_TIM_OC_Stop+0x50>
 800ea42:	2300      	movs	r3, #0
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d017      	beq.n	800ea78 <HAL_TIM_OC_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	6a1a      	ldr	r2, [r3, #32]
 800ea4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ea52:	4013      	ands	r3, r2
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d10f      	bne.n	800ea78 <HAL_TIM_OC_Stop+0x84>
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	6a1a      	ldr	r2, [r3, #32]
 800ea5e:	f240 4344 	movw	r3, #1092	@ 0x444
 800ea62:	4013      	ands	r3, r2
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d107      	bne.n	800ea78 <HAL_TIM_OC_Stop+0x84>
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ea76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	6a1a      	ldr	r2, [r3, #32]
 800ea7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ea82:	4013      	ands	r3, r2
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d10f      	bne.n	800eaa8 <HAL_TIM_OC_Stop+0xb4>
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	6a1a      	ldr	r2, [r3, #32]
 800ea8e:	f240 4344 	movw	r3, #1092	@ 0x444
 800ea92:	4013      	ands	r3, r2
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d107      	bne.n	800eaa8 <HAL_TIM_OC_Stop+0xb4>
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	681a      	ldr	r2, [r3, #0]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	f022 0201 	bic.w	r2, r2, #1
 800eaa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d104      	bne.n	800eab8 <HAL_TIM_OC_Stop+0xc4>
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eab6:	e023      	b.n	800eb00 <HAL_TIM_OC_Stop+0x10c>
 800eab8:	683b      	ldr	r3, [r7, #0]
 800eaba:	2b04      	cmp	r3, #4
 800eabc:	d104      	bne.n	800eac8 <HAL_TIM_OC_Stop+0xd4>
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eac6:	e01b      	b.n	800eb00 <HAL_TIM_OC_Stop+0x10c>
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	2b08      	cmp	r3, #8
 800eacc:	d104      	bne.n	800ead8 <HAL_TIM_OC_Stop+0xe4>
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ead6:	e013      	b.n	800eb00 <HAL_TIM_OC_Stop+0x10c>
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	2b0c      	cmp	r3, #12
 800eadc:	d104      	bne.n	800eae8 <HAL_TIM_OC_Stop+0xf4>
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eae6:	e00b      	b.n	800eb00 <HAL_TIM_OC_Stop+0x10c>
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	2b10      	cmp	r3, #16
 800eaec:	d104      	bne.n	800eaf8 <HAL_TIM_OC_Stop+0x104>
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eaf6:	e003      	b.n	800eb00 <HAL_TIM_OC_Stop+0x10c>
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2201      	movs	r2, #1
 800eafc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800eb00:	2300      	movs	r3, #0
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3708      	adds	r7, #8
 800eb06:	46bd      	mov	sp, r7
 800eb08:	bd80      	pop	{r7, pc}
 800eb0a:	bf00      	nop
 800eb0c:	40012c00 	.word	0x40012c00
 800eb10:	40013400 	.word	0x40013400
 800eb14:	40014000 	.word	0x40014000
 800eb18:	40014400 	.word	0x40014400
 800eb1c:	40014800 	.word	0x40014800

0800eb20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d101      	bne.n	800eb32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eb2e:	2301      	movs	r3, #1
 800eb30:	e049      	b.n	800ebc6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb38:	b2db      	uxtb	r3, r3
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d106      	bne.n	800eb4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f7fa fcd4 	bl	80094f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2202      	movs	r2, #2
 800eb50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	3304      	adds	r3, #4
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	4610      	mov	r0, r2
 800eb60:	f000 faca 	bl	800f0f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2201      	movs	r2, #1
 800eb68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2201      	movs	r2, #1
 800eb70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	2201      	movs	r2, #1
 800eb78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2201      	movs	r2, #1
 800eb80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2201      	movs	r2, #1
 800eb88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	2201      	movs	r2, #1
 800eb90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2201      	movs	r2, #1
 800eb98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2201      	movs	r2, #1
 800eba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2201      	movs	r2, #1
 800eba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2201      	movs	r2, #1
 800ebb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	2201      	movs	r2, #1
 800ebb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ebc4:	2300      	movs	r3, #0
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	3708      	adds	r7, #8
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
	...

0800ebd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b084      	sub	sp, #16
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d109      	bne.n	800ebf4 <HAL_TIM_PWM_Start+0x24>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ebe6:	b2db      	uxtb	r3, r3
 800ebe8:	2b01      	cmp	r3, #1
 800ebea:	bf14      	ite	ne
 800ebec:	2301      	movne	r3, #1
 800ebee:	2300      	moveq	r3, #0
 800ebf0:	b2db      	uxtb	r3, r3
 800ebf2:	e03c      	b.n	800ec6e <HAL_TIM_PWM_Start+0x9e>
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	2b04      	cmp	r3, #4
 800ebf8:	d109      	bne.n	800ec0e <HAL_TIM_PWM_Start+0x3e>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	bf14      	ite	ne
 800ec06:	2301      	movne	r3, #1
 800ec08:	2300      	moveq	r3, #0
 800ec0a:	b2db      	uxtb	r3, r3
 800ec0c:	e02f      	b.n	800ec6e <HAL_TIM_PWM_Start+0x9e>
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	2b08      	cmp	r3, #8
 800ec12:	d109      	bne.n	800ec28 <HAL_TIM_PWM_Start+0x58>
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	2b01      	cmp	r3, #1
 800ec1e:	bf14      	ite	ne
 800ec20:	2301      	movne	r3, #1
 800ec22:	2300      	moveq	r3, #0
 800ec24:	b2db      	uxtb	r3, r3
 800ec26:	e022      	b.n	800ec6e <HAL_TIM_PWM_Start+0x9e>
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	2b0c      	cmp	r3, #12
 800ec2c:	d109      	bne.n	800ec42 <HAL_TIM_PWM_Start+0x72>
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	2b01      	cmp	r3, #1
 800ec38:	bf14      	ite	ne
 800ec3a:	2301      	movne	r3, #1
 800ec3c:	2300      	moveq	r3, #0
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	e015      	b.n	800ec6e <HAL_TIM_PWM_Start+0x9e>
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	2b10      	cmp	r3, #16
 800ec46:	d109      	bne.n	800ec5c <HAL_TIM_PWM_Start+0x8c>
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ec4e:	b2db      	uxtb	r3, r3
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	bf14      	ite	ne
 800ec54:	2301      	movne	r3, #1
 800ec56:	2300      	moveq	r3, #0
 800ec58:	b2db      	uxtb	r3, r3
 800ec5a:	e008      	b.n	800ec6e <HAL_TIM_PWM_Start+0x9e>
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	bf14      	ite	ne
 800ec68:	2301      	movne	r3, #1
 800ec6a:	2300      	moveq	r3, #0
 800ec6c:	b2db      	uxtb	r3, r3
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d001      	beq.n	800ec76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ec72:	2301      	movs	r3, #1
 800ec74:	e09c      	b.n	800edb0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d104      	bne.n	800ec86 <HAL_TIM_PWM_Start+0xb6>
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2202      	movs	r2, #2
 800ec80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec84:	e023      	b.n	800ecce <HAL_TIM_PWM_Start+0xfe>
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	2b04      	cmp	r3, #4
 800ec8a:	d104      	bne.n	800ec96 <HAL_TIM_PWM_Start+0xc6>
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2202      	movs	r2, #2
 800ec90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec94:	e01b      	b.n	800ecce <HAL_TIM_PWM_Start+0xfe>
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	2b08      	cmp	r3, #8
 800ec9a:	d104      	bne.n	800eca6 <HAL_TIM_PWM_Start+0xd6>
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	2202      	movs	r2, #2
 800eca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eca4:	e013      	b.n	800ecce <HAL_TIM_PWM_Start+0xfe>
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	2b0c      	cmp	r3, #12
 800ecaa:	d104      	bne.n	800ecb6 <HAL_TIM_PWM_Start+0xe6>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2202      	movs	r2, #2
 800ecb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ecb4:	e00b      	b.n	800ecce <HAL_TIM_PWM_Start+0xfe>
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	2b10      	cmp	r3, #16
 800ecba:	d104      	bne.n	800ecc6 <HAL_TIM_PWM_Start+0xf6>
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2202      	movs	r2, #2
 800ecc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ecc4:	e003      	b.n	800ecce <HAL_TIM_PWM_Start+0xfe>
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2202      	movs	r2, #2
 800ecca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	6839      	ldr	r1, [r7, #0]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f000 fd8a 	bl	800f7f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4a35      	ldr	r2, [pc, #212]	@ (800edb8 <HAL_TIM_PWM_Start+0x1e8>)
 800ece2:	4293      	cmp	r3, r2
 800ece4:	d013      	beq.n	800ed0e <HAL_TIM_PWM_Start+0x13e>
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	4a34      	ldr	r2, [pc, #208]	@ (800edbc <HAL_TIM_PWM_Start+0x1ec>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d00e      	beq.n	800ed0e <HAL_TIM_PWM_Start+0x13e>
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	4a32      	ldr	r2, [pc, #200]	@ (800edc0 <HAL_TIM_PWM_Start+0x1f0>)
 800ecf6:	4293      	cmp	r3, r2
 800ecf8:	d009      	beq.n	800ed0e <HAL_TIM_PWM_Start+0x13e>
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	4a31      	ldr	r2, [pc, #196]	@ (800edc4 <HAL_TIM_PWM_Start+0x1f4>)
 800ed00:	4293      	cmp	r3, r2
 800ed02:	d004      	beq.n	800ed0e <HAL_TIM_PWM_Start+0x13e>
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	4a2f      	ldr	r2, [pc, #188]	@ (800edc8 <HAL_TIM_PWM_Start+0x1f8>)
 800ed0a:	4293      	cmp	r3, r2
 800ed0c:	d101      	bne.n	800ed12 <HAL_TIM_PWM_Start+0x142>
 800ed0e:	2301      	movs	r3, #1
 800ed10:	e000      	b.n	800ed14 <HAL_TIM_PWM_Start+0x144>
 800ed12:	2300      	movs	r3, #0
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d007      	beq.n	800ed28 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ed26:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	4a22      	ldr	r2, [pc, #136]	@ (800edb8 <HAL_TIM_PWM_Start+0x1e8>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d01d      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed3a:	d018      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	4a22      	ldr	r2, [pc, #136]	@ (800edcc <HAL_TIM_PWM_Start+0x1fc>)
 800ed42:	4293      	cmp	r3, r2
 800ed44:	d013      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	4a21      	ldr	r2, [pc, #132]	@ (800edd0 <HAL_TIM_PWM_Start+0x200>)
 800ed4c:	4293      	cmp	r3, r2
 800ed4e:	d00e      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a1f      	ldr	r2, [pc, #124]	@ (800edd4 <HAL_TIM_PWM_Start+0x204>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d009      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	4a17      	ldr	r2, [pc, #92]	@ (800edbc <HAL_TIM_PWM_Start+0x1ec>)
 800ed60:	4293      	cmp	r3, r2
 800ed62:	d004      	beq.n	800ed6e <HAL_TIM_PWM_Start+0x19e>
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4a15      	ldr	r2, [pc, #84]	@ (800edc0 <HAL_TIM_PWM_Start+0x1f0>)
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	d115      	bne.n	800ed9a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	689a      	ldr	r2, [r3, #8]
 800ed74:	4b18      	ldr	r3, [pc, #96]	@ (800edd8 <HAL_TIM_PWM_Start+0x208>)
 800ed76:	4013      	ands	r3, r2
 800ed78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	2b06      	cmp	r3, #6
 800ed7e:	d015      	beq.n	800edac <HAL_TIM_PWM_Start+0x1dc>
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed86:	d011      	beq.n	800edac <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	681a      	ldr	r2, [r3, #0]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f042 0201 	orr.w	r2, r2, #1
 800ed96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed98:	e008      	b.n	800edac <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	681a      	ldr	r2, [r3, #0]
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	f042 0201 	orr.w	r2, r2, #1
 800eda8:	601a      	str	r2, [r3, #0]
 800edaa:	e000      	b.n	800edae <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800edae:	2300      	movs	r3, #0
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3710      	adds	r7, #16
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}
 800edb8:	40012c00 	.word	0x40012c00
 800edbc:	40013400 	.word	0x40013400
 800edc0:	40014000 	.word	0x40014000
 800edc4:	40014400 	.word	0x40014400
 800edc8:	40014800 	.word	0x40014800
 800edcc:	40000400 	.word	0x40000400
 800edd0:	40000800 	.word	0x40000800
 800edd4:	40000c00 	.word	0x40000c00
 800edd8:	00010007 	.word	0x00010007

0800eddc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b086      	sub	sp, #24
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	60f8      	str	r0, [r7, #12]
 800ede4:	60b9      	str	r1, [r7, #8]
 800ede6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ede8:	2300      	movs	r3, #0
 800edea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800edf2:	2b01      	cmp	r3, #1
 800edf4:	d101      	bne.n	800edfa <HAL_TIM_OC_ConfigChannel+0x1e>
 800edf6:	2302      	movs	r3, #2
 800edf8:	e066      	b.n	800eec8 <HAL_TIM_OC_ConfigChannel+0xec>
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	2201      	movs	r2, #1
 800edfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2b14      	cmp	r3, #20
 800ee06:	d857      	bhi.n	800eeb8 <HAL_TIM_OC_ConfigChannel+0xdc>
 800ee08:	a201      	add	r2, pc, #4	@ (adr r2, 800ee10 <HAL_TIM_OC_ConfigChannel+0x34>)
 800ee0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0e:	bf00      	nop
 800ee10:	0800ee65 	.word	0x0800ee65
 800ee14:	0800eeb9 	.word	0x0800eeb9
 800ee18:	0800eeb9 	.word	0x0800eeb9
 800ee1c:	0800eeb9 	.word	0x0800eeb9
 800ee20:	0800ee73 	.word	0x0800ee73
 800ee24:	0800eeb9 	.word	0x0800eeb9
 800ee28:	0800eeb9 	.word	0x0800eeb9
 800ee2c:	0800eeb9 	.word	0x0800eeb9
 800ee30:	0800ee81 	.word	0x0800ee81
 800ee34:	0800eeb9 	.word	0x0800eeb9
 800ee38:	0800eeb9 	.word	0x0800eeb9
 800ee3c:	0800eeb9 	.word	0x0800eeb9
 800ee40:	0800ee8f 	.word	0x0800ee8f
 800ee44:	0800eeb9 	.word	0x0800eeb9
 800ee48:	0800eeb9 	.word	0x0800eeb9
 800ee4c:	0800eeb9 	.word	0x0800eeb9
 800ee50:	0800ee9d 	.word	0x0800ee9d
 800ee54:	0800eeb9 	.word	0x0800eeb9
 800ee58:	0800eeb9 	.word	0x0800eeb9
 800ee5c:	0800eeb9 	.word	0x0800eeb9
 800ee60:	0800eeab 	.word	0x0800eeab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	68b9      	ldr	r1, [r7, #8]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f000 f9ea 	bl	800f244 <TIM_OC1_SetConfig>
      break;
 800ee70:	e025      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	68b9      	ldr	r1, [r7, #8]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f000 fa73 	bl	800f364 <TIM_OC2_SetConfig>
      break;
 800ee7e:	e01e      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	68b9      	ldr	r1, [r7, #8]
 800ee86:	4618      	mov	r0, r3
 800ee88:	f000 faf6 	bl	800f478 <TIM_OC3_SetConfig>
      break;
 800ee8c:	e017      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	68b9      	ldr	r1, [r7, #8]
 800ee94:	4618      	mov	r0, r3
 800ee96:	f000 fb77 	bl	800f588 <TIM_OC4_SetConfig>
      break;
 800ee9a:	e010      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	68b9      	ldr	r1, [r7, #8]
 800eea2:	4618      	mov	r0, r3
 800eea4:	f000 fbda 	bl	800f65c <TIM_OC5_SetConfig>
      break;
 800eea8:	e009      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	68b9      	ldr	r1, [r7, #8]
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	f000 fc37 	bl	800f724 <TIM_OC6_SetConfig>
      break;
 800eeb6:	e002      	b.n	800eebe <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800eeb8:	2301      	movs	r3, #1
 800eeba:	75fb      	strb	r3, [r7, #23]
      break;
 800eebc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	2200      	movs	r2, #0
 800eec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eec6:	7dfb      	ldrb	r3, [r7, #23]
}
 800eec8:	4618      	mov	r0, r3
 800eeca:	3718      	adds	r7, #24
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b086      	sub	sp, #24
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	60f8      	str	r0, [r7, #12]
 800eed8:	60b9      	str	r1, [r7, #8]
 800eeda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eedc:	2300      	movs	r3, #0
 800eede:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d101      	bne.n	800eeee <HAL_TIM_PWM_ConfigChannel+0x1e>
 800eeea:	2302      	movs	r3, #2
 800eeec:	e0ff      	b.n	800f0ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	2201      	movs	r2, #1
 800eef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2b14      	cmp	r3, #20
 800eefa:	f200 80f0 	bhi.w	800f0de <HAL_TIM_PWM_ConfigChannel+0x20e>
 800eefe:	a201      	add	r2, pc, #4	@ (adr r2, 800ef04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ef00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef04:	0800ef59 	.word	0x0800ef59
 800ef08:	0800f0df 	.word	0x0800f0df
 800ef0c:	0800f0df 	.word	0x0800f0df
 800ef10:	0800f0df 	.word	0x0800f0df
 800ef14:	0800ef99 	.word	0x0800ef99
 800ef18:	0800f0df 	.word	0x0800f0df
 800ef1c:	0800f0df 	.word	0x0800f0df
 800ef20:	0800f0df 	.word	0x0800f0df
 800ef24:	0800efdb 	.word	0x0800efdb
 800ef28:	0800f0df 	.word	0x0800f0df
 800ef2c:	0800f0df 	.word	0x0800f0df
 800ef30:	0800f0df 	.word	0x0800f0df
 800ef34:	0800f01b 	.word	0x0800f01b
 800ef38:	0800f0df 	.word	0x0800f0df
 800ef3c:	0800f0df 	.word	0x0800f0df
 800ef40:	0800f0df 	.word	0x0800f0df
 800ef44:	0800f05d 	.word	0x0800f05d
 800ef48:	0800f0df 	.word	0x0800f0df
 800ef4c:	0800f0df 	.word	0x0800f0df
 800ef50:	0800f0df 	.word	0x0800f0df
 800ef54:	0800f09d 	.word	0x0800f09d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	68b9      	ldr	r1, [r7, #8]
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f000 f970 	bl	800f244 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	699a      	ldr	r2, [r3, #24]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f042 0208 	orr.w	r2, r2, #8
 800ef72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	699a      	ldr	r2, [r3, #24]
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f022 0204 	bic.w	r2, r2, #4
 800ef82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	6999      	ldr	r1, [r3, #24]
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	691a      	ldr	r2, [r3, #16]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	430a      	orrs	r2, r1
 800ef94:	619a      	str	r2, [r3, #24]
      break;
 800ef96:	e0a5      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	68b9      	ldr	r1, [r7, #8]
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f000 f9e0 	bl	800f364 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	699a      	ldr	r2, [r3, #24]
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800efb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	699a      	ldr	r2, [r3, #24]
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800efc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	6999      	ldr	r1, [r3, #24]
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	691b      	ldr	r3, [r3, #16]
 800efce:	021a      	lsls	r2, r3, #8
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	430a      	orrs	r2, r1
 800efd6:	619a      	str	r2, [r3, #24]
      break;
 800efd8:	e084      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	68b9      	ldr	r1, [r7, #8]
 800efe0:	4618      	mov	r0, r3
 800efe2:	f000 fa49 	bl	800f478 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	69da      	ldr	r2, [r3, #28]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f042 0208 	orr.w	r2, r2, #8
 800eff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	69da      	ldr	r2, [r3, #28]
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f022 0204 	bic.w	r2, r2, #4
 800f004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	69d9      	ldr	r1, [r3, #28]
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	691a      	ldr	r2, [r3, #16]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	430a      	orrs	r2, r1
 800f016:	61da      	str	r2, [r3, #28]
      break;
 800f018:	e064      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	68b9      	ldr	r1, [r7, #8]
 800f020:	4618      	mov	r0, r3
 800f022:	f000 fab1 	bl	800f588 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	69da      	ldr	r2, [r3, #28]
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	69da      	ldr	r2, [r3, #28]
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	69d9      	ldr	r1, [r3, #28]
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	691b      	ldr	r3, [r3, #16]
 800f050:	021a      	lsls	r2, r3, #8
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	430a      	orrs	r2, r1
 800f058:	61da      	str	r2, [r3, #28]
      break;
 800f05a:	e043      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	68b9      	ldr	r1, [r7, #8]
 800f062:	4618      	mov	r0, r3
 800f064:	f000 fafa 	bl	800f65c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	f042 0208 	orr.w	r2, r2, #8
 800f076:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	f022 0204 	bic.w	r2, r2, #4
 800f086:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f08e:	68bb      	ldr	r3, [r7, #8]
 800f090:	691a      	ldr	r2, [r3, #16]
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	430a      	orrs	r2, r1
 800f098:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f09a:	e023      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	68b9      	ldr	r1, [r7, #8]
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f000 fb3e 	bl	800f724 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f0b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f0c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	691b      	ldr	r3, [r3, #16]
 800f0d2:	021a      	lsls	r2, r3, #8
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	430a      	orrs	r2, r1
 800f0da:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f0dc:	e002      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f0de:	2301      	movs	r3, #1
 800f0e0:	75fb      	strb	r3, [r7, #23]
      break;
 800f0e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f0ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3718      	adds	r7, #24
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop

0800f0f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f0f8:	b480      	push	{r7}
 800f0fa:	b085      	sub	sp, #20
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	4a46      	ldr	r2, [pc, #280]	@ (800f224 <TIM_Base_SetConfig+0x12c>)
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d013      	beq.n	800f138 <TIM_Base_SetConfig+0x40>
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f116:	d00f      	beq.n	800f138 <TIM_Base_SetConfig+0x40>
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	4a43      	ldr	r2, [pc, #268]	@ (800f228 <TIM_Base_SetConfig+0x130>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d00b      	beq.n	800f138 <TIM_Base_SetConfig+0x40>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	4a42      	ldr	r2, [pc, #264]	@ (800f22c <TIM_Base_SetConfig+0x134>)
 800f124:	4293      	cmp	r3, r2
 800f126:	d007      	beq.n	800f138 <TIM_Base_SetConfig+0x40>
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	4a41      	ldr	r2, [pc, #260]	@ (800f230 <TIM_Base_SetConfig+0x138>)
 800f12c:	4293      	cmp	r3, r2
 800f12e:	d003      	beq.n	800f138 <TIM_Base_SetConfig+0x40>
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4a40      	ldr	r2, [pc, #256]	@ (800f234 <TIM_Base_SetConfig+0x13c>)
 800f134:	4293      	cmp	r3, r2
 800f136:	d108      	bne.n	800f14a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f13e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	685b      	ldr	r3, [r3, #4]
 800f144:	68fa      	ldr	r2, [r7, #12]
 800f146:	4313      	orrs	r3, r2
 800f148:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	4a35      	ldr	r2, [pc, #212]	@ (800f224 <TIM_Base_SetConfig+0x12c>)
 800f14e:	4293      	cmp	r3, r2
 800f150:	d01f      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f158:	d01b      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	4a32      	ldr	r2, [pc, #200]	@ (800f228 <TIM_Base_SetConfig+0x130>)
 800f15e:	4293      	cmp	r3, r2
 800f160:	d017      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	4a31      	ldr	r2, [pc, #196]	@ (800f22c <TIM_Base_SetConfig+0x134>)
 800f166:	4293      	cmp	r3, r2
 800f168:	d013      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	4a30      	ldr	r2, [pc, #192]	@ (800f230 <TIM_Base_SetConfig+0x138>)
 800f16e:	4293      	cmp	r3, r2
 800f170:	d00f      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	4a2f      	ldr	r2, [pc, #188]	@ (800f234 <TIM_Base_SetConfig+0x13c>)
 800f176:	4293      	cmp	r3, r2
 800f178:	d00b      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	4a2e      	ldr	r2, [pc, #184]	@ (800f238 <TIM_Base_SetConfig+0x140>)
 800f17e:	4293      	cmp	r3, r2
 800f180:	d007      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	4a2d      	ldr	r2, [pc, #180]	@ (800f23c <TIM_Base_SetConfig+0x144>)
 800f186:	4293      	cmp	r3, r2
 800f188:	d003      	beq.n	800f192 <TIM_Base_SetConfig+0x9a>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	4a2c      	ldr	r2, [pc, #176]	@ (800f240 <TIM_Base_SetConfig+0x148>)
 800f18e:	4293      	cmp	r3, r2
 800f190:	d108      	bne.n	800f1a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	68db      	ldr	r3, [r3, #12]
 800f19e:	68fa      	ldr	r2, [r7, #12]
 800f1a0:	4313      	orrs	r3, r2
 800f1a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	695b      	ldr	r3, [r3, #20]
 800f1ae:	4313      	orrs	r3, r2
 800f1b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	68fa      	ldr	r2, [r7, #12]
 800f1b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	689a      	ldr	r2, [r3, #8]
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	4a16      	ldr	r2, [pc, #88]	@ (800f224 <TIM_Base_SetConfig+0x12c>)
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	d00f      	beq.n	800f1f0 <TIM_Base_SetConfig+0xf8>
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	4a18      	ldr	r2, [pc, #96]	@ (800f234 <TIM_Base_SetConfig+0x13c>)
 800f1d4:	4293      	cmp	r3, r2
 800f1d6:	d00b      	beq.n	800f1f0 <TIM_Base_SetConfig+0xf8>
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	4a17      	ldr	r2, [pc, #92]	@ (800f238 <TIM_Base_SetConfig+0x140>)
 800f1dc:	4293      	cmp	r3, r2
 800f1de:	d007      	beq.n	800f1f0 <TIM_Base_SetConfig+0xf8>
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	4a16      	ldr	r2, [pc, #88]	@ (800f23c <TIM_Base_SetConfig+0x144>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d003      	beq.n	800f1f0 <TIM_Base_SetConfig+0xf8>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	4a15      	ldr	r2, [pc, #84]	@ (800f240 <TIM_Base_SetConfig+0x148>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d103      	bne.n	800f1f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	691a      	ldr	r2, [r3, #16]
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	691b      	ldr	r3, [r3, #16]
 800f202:	f003 0301 	and.w	r3, r3, #1
 800f206:	2b01      	cmp	r3, #1
 800f208:	d105      	bne.n	800f216 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	691b      	ldr	r3, [r3, #16]
 800f20e:	f023 0201 	bic.w	r2, r3, #1
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	611a      	str	r2, [r3, #16]
  }
}
 800f216:	bf00      	nop
 800f218:	3714      	adds	r7, #20
 800f21a:	46bd      	mov	sp, r7
 800f21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop
 800f224:	40012c00 	.word	0x40012c00
 800f228:	40000400 	.word	0x40000400
 800f22c:	40000800 	.word	0x40000800
 800f230:	40000c00 	.word	0x40000c00
 800f234:	40013400 	.word	0x40013400
 800f238:	40014000 	.word	0x40014000
 800f23c:	40014400 	.word	0x40014400
 800f240:	40014800 	.word	0x40014800

0800f244 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f244:	b480      	push	{r7}
 800f246:	b087      	sub	sp, #28
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
 800f24c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6a1b      	ldr	r3, [r3, #32]
 800f252:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	6a1b      	ldr	r3, [r3, #32]
 800f258:	f023 0201 	bic.w	r2, r3, #1
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	685b      	ldr	r3, [r3, #4]
 800f264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	699b      	ldr	r3, [r3, #24]
 800f26a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	f023 0303 	bic.w	r3, r3, #3
 800f27e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f280:	683b      	ldr	r3, [r7, #0]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	68fa      	ldr	r2, [r7, #12]
 800f286:	4313      	orrs	r3, r2
 800f288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	f023 0302 	bic.w	r3, r3, #2
 800f290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	689b      	ldr	r3, [r3, #8]
 800f296:	697a      	ldr	r2, [r7, #20]
 800f298:	4313      	orrs	r3, r2
 800f29a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	4a2c      	ldr	r2, [pc, #176]	@ (800f350 <TIM_OC1_SetConfig+0x10c>)
 800f2a0:	4293      	cmp	r3, r2
 800f2a2:	d00f      	beq.n	800f2c4 <TIM_OC1_SetConfig+0x80>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	4a2b      	ldr	r2, [pc, #172]	@ (800f354 <TIM_OC1_SetConfig+0x110>)
 800f2a8:	4293      	cmp	r3, r2
 800f2aa:	d00b      	beq.n	800f2c4 <TIM_OC1_SetConfig+0x80>
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	4a2a      	ldr	r2, [pc, #168]	@ (800f358 <TIM_OC1_SetConfig+0x114>)
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	d007      	beq.n	800f2c4 <TIM_OC1_SetConfig+0x80>
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	4a29      	ldr	r2, [pc, #164]	@ (800f35c <TIM_OC1_SetConfig+0x118>)
 800f2b8:	4293      	cmp	r3, r2
 800f2ba:	d003      	beq.n	800f2c4 <TIM_OC1_SetConfig+0x80>
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	4a28      	ldr	r2, [pc, #160]	@ (800f360 <TIM_OC1_SetConfig+0x11c>)
 800f2c0:	4293      	cmp	r3, r2
 800f2c2:	d10c      	bne.n	800f2de <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f2c4:	697b      	ldr	r3, [r7, #20]
 800f2c6:	f023 0308 	bic.w	r3, r3, #8
 800f2ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	68db      	ldr	r3, [r3, #12]
 800f2d0:	697a      	ldr	r2, [r7, #20]
 800f2d2:	4313      	orrs	r3, r2
 800f2d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f2d6:	697b      	ldr	r3, [r7, #20]
 800f2d8:	f023 0304 	bic.w	r3, r3, #4
 800f2dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	4a1b      	ldr	r2, [pc, #108]	@ (800f350 <TIM_OC1_SetConfig+0x10c>)
 800f2e2:	4293      	cmp	r3, r2
 800f2e4:	d00f      	beq.n	800f306 <TIM_OC1_SetConfig+0xc2>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	4a1a      	ldr	r2, [pc, #104]	@ (800f354 <TIM_OC1_SetConfig+0x110>)
 800f2ea:	4293      	cmp	r3, r2
 800f2ec:	d00b      	beq.n	800f306 <TIM_OC1_SetConfig+0xc2>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	4a19      	ldr	r2, [pc, #100]	@ (800f358 <TIM_OC1_SetConfig+0x114>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d007      	beq.n	800f306 <TIM_OC1_SetConfig+0xc2>
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	4a18      	ldr	r2, [pc, #96]	@ (800f35c <TIM_OC1_SetConfig+0x118>)
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	d003      	beq.n	800f306 <TIM_OC1_SetConfig+0xc2>
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	4a17      	ldr	r2, [pc, #92]	@ (800f360 <TIM_OC1_SetConfig+0x11c>)
 800f302:	4293      	cmp	r3, r2
 800f304:	d111      	bne.n	800f32a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f306:	693b      	ldr	r3, [r7, #16]
 800f308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f30c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f30e:	693b      	ldr	r3, [r7, #16]
 800f310:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f314:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	695b      	ldr	r3, [r3, #20]
 800f31a:	693a      	ldr	r2, [r7, #16]
 800f31c:	4313      	orrs	r3, r2
 800f31e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	699b      	ldr	r3, [r3, #24]
 800f324:	693a      	ldr	r2, [r7, #16]
 800f326:	4313      	orrs	r3, r2
 800f328:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	693a      	ldr	r2, [r7, #16]
 800f32e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	68fa      	ldr	r2, [r7, #12]
 800f334:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	685a      	ldr	r2, [r3, #4]
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	697a      	ldr	r2, [r7, #20]
 800f342:	621a      	str	r2, [r3, #32]
}
 800f344:	bf00      	nop
 800f346:	371c      	adds	r7, #28
 800f348:	46bd      	mov	sp, r7
 800f34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34e:	4770      	bx	lr
 800f350:	40012c00 	.word	0x40012c00
 800f354:	40013400 	.word	0x40013400
 800f358:	40014000 	.word	0x40014000
 800f35c:	40014400 	.word	0x40014400
 800f360:	40014800 	.word	0x40014800

0800f364 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f364:	b480      	push	{r7}
 800f366:	b087      	sub	sp, #28
 800f368:	af00      	add	r7, sp, #0
 800f36a:	6078      	str	r0, [r7, #4]
 800f36c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6a1b      	ldr	r3, [r3, #32]
 800f372:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	6a1b      	ldr	r3, [r3, #32]
 800f378:	f023 0210 	bic.w	r2, r3, #16
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	685b      	ldr	r3, [r3, #4]
 800f384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	699b      	ldr	r3, [r3, #24]
 800f38a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f39e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	021b      	lsls	r3, r3, #8
 800f3a6:	68fa      	ldr	r2, [r7, #12]
 800f3a8:	4313      	orrs	r3, r2
 800f3aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	f023 0320 	bic.w	r3, r3, #32
 800f3b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	689b      	ldr	r3, [r3, #8]
 800f3b8:	011b      	lsls	r3, r3, #4
 800f3ba:	697a      	ldr	r2, [r7, #20]
 800f3bc:	4313      	orrs	r3, r2
 800f3be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	4a28      	ldr	r2, [pc, #160]	@ (800f464 <TIM_OC2_SetConfig+0x100>)
 800f3c4:	4293      	cmp	r3, r2
 800f3c6:	d003      	beq.n	800f3d0 <TIM_OC2_SetConfig+0x6c>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	4a27      	ldr	r2, [pc, #156]	@ (800f468 <TIM_OC2_SetConfig+0x104>)
 800f3cc:	4293      	cmp	r3, r2
 800f3ce:	d10d      	bne.n	800f3ec <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f3d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	68db      	ldr	r3, [r3, #12]
 800f3dc:	011b      	lsls	r3, r3, #4
 800f3de:	697a      	ldr	r2, [r7, #20]
 800f3e0:	4313      	orrs	r3, r2
 800f3e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f3e4:	697b      	ldr	r3, [r7, #20]
 800f3e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	4a1d      	ldr	r2, [pc, #116]	@ (800f464 <TIM_OC2_SetConfig+0x100>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d00f      	beq.n	800f414 <TIM_OC2_SetConfig+0xb0>
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	4a1c      	ldr	r2, [pc, #112]	@ (800f468 <TIM_OC2_SetConfig+0x104>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d00b      	beq.n	800f414 <TIM_OC2_SetConfig+0xb0>
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	4a1b      	ldr	r2, [pc, #108]	@ (800f46c <TIM_OC2_SetConfig+0x108>)
 800f400:	4293      	cmp	r3, r2
 800f402:	d007      	beq.n	800f414 <TIM_OC2_SetConfig+0xb0>
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	4a1a      	ldr	r2, [pc, #104]	@ (800f470 <TIM_OC2_SetConfig+0x10c>)
 800f408:	4293      	cmp	r3, r2
 800f40a:	d003      	beq.n	800f414 <TIM_OC2_SetConfig+0xb0>
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	4a19      	ldr	r2, [pc, #100]	@ (800f474 <TIM_OC2_SetConfig+0x110>)
 800f410:	4293      	cmp	r3, r2
 800f412:	d113      	bne.n	800f43c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f41a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f422:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	695b      	ldr	r3, [r3, #20]
 800f428:	009b      	lsls	r3, r3, #2
 800f42a:	693a      	ldr	r2, [r7, #16]
 800f42c:	4313      	orrs	r3, r2
 800f42e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	699b      	ldr	r3, [r3, #24]
 800f434:	009b      	lsls	r3, r3, #2
 800f436:	693a      	ldr	r2, [r7, #16]
 800f438:	4313      	orrs	r3, r2
 800f43a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	693a      	ldr	r2, [r7, #16]
 800f440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	68fa      	ldr	r2, [r7, #12]
 800f446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	685a      	ldr	r2, [r3, #4]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	697a      	ldr	r2, [r7, #20]
 800f454:	621a      	str	r2, [r3, #32]
}
 800f456:	bf00      	nop
 800f458:	371c      	adds	r7, #28
 800f45a:	46bd      	mov	sp, r7
 800f45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f460:	4770      	bx	lr
 800f462:	bf00      	nop
 800f464:	40012c00 	.word	0x40012c00
 800f468:	40013400 	.word	0x40013400
 800f46c:	40014000 	.word	0x40014000
 800f470:	40014400 	.word	0x40014400
 800f474:	40014800 	.word	0x40014800

0800f478 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f478:	b480      	push	{r7}
 800f47a:	b087      	sub	sp, #28
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	6a1b      	ldr	r3, [r3, #32]
 800f486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6a1b      	ldr	r3, [r3, #32]
 800f48c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	685b      	ldr	r3, [r3, #4]
 800f498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	69db      	ldr	r3, [r3, #28]
 800f49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f4a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	f023 0303 	bic.w	r3, r3, #3
 800f4b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	68fa      	ldr	r2, [r7, #12]
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f4c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	689b      	ldr	r3, [r3, #8]
 800f4ca:	021b      	lsls	r3, r3, #8
 800f4cc:	697a      	ldr	r2, [r7, #20]
 800f4ce:	4313      	orrs	r3, r2
 800f4d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	4a27      	ldr	r2, [pc, #156]	@ (800f574 <TIM_OC3_SetConfig+0xfc>)
 800f4d6:	4293      	cmp	r3, r2
 800f4d8:	d003      	beq.n	800f4e2 <TIM_OC3_SetConfig+0x6a>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	4a26      	ldr	r2, [pc, #152]	@ (800f578 <TIM_OC3_SetConfig+0x100>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d10d      	bne.n	800f4fe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f4e2:	697b      	ldr	r3, [r7, #20]
 800f4e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f4e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f4ea:	683b      	ldr	r3, [r7, #0]
 800f4ec:	68db      	ldr	r3, [r3, #12]
 800f4ee:	021b      	lsls	r3, r3, #8
 800f4f0:	697a      	ldr	r2, [r7, #20]
 800f4f2:	4313      	orrs	r3, r2
 800f4f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f4fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	4a1c      	ldr	r2, [pc, #112]	@ (800f574 <TIM_OC3_SetConfig+0xfc>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d00f      	beq.n	800f526 <TIM_OC3_SetConfig+0xae>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	4a1b      	ldr	r2, [pc, #108]	@ (800f578 <TIM_OC3_SetConfig+0x100>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d00b      	beq.n	800f526 <TIM_OC3_SetConfig+0xae>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	4a1a      	ldr	r2, [pc, #104]	@ (800f57c <TIM_OC3_SetConfig+0x104>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d007      	beq.n	800f526 <TIM_OC3_SetConfig+0xae>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	4a19      	ldr	r2, [pc, #100]	@ (800f580 <TIM_OC3_SetConfig+0x108>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d003      	beq.n	800f526 <TIM_OC3_SetConfig+0xae>
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	4a18      	ldr	r2, [pc, #96]	@ (800f584 <TIM_OC3_SetConfig+0x10c>)
 800f522:	4293      	cmp	r3, r2
 800f524:	d113      	bne.n	800f54e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f52c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f52e:	693b      	ldr	r3, [r7, #16]
 800f530:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f534:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	695b      	ldr	r3, [r3, #20]
 800f53a:	011b      	lsls	r3, r3, #4
 800f53c:	693a      	ldr	r2, [r7, #16]
 800f53e:	4313      	orrs	r3, r2
 800f540:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	699b      	ldr	r3, [r3, #24]
 800f546:	011b      	lsls	r3, r3, #4
 800f548:	693a      	ldr	r2, [r7, #16]
 800f54a:	4313      	orrs	r3, r2
 800f54c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	693a      	ldr	r2, [r7, #16]
 800f552:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	68fa      	ldr	r2, [r7, #12]
 800f558:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	685a      	ldr	r2, [r3, #4]
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	697a      	ldr	r2, [r7, #20]
 800f566:	621a      	str	r2, [r3, #32]
}
 800f568:	bf00      	nop
 800f56a:	371c      	adds	r7, #28
 800f56c:	46bd      	mov	sp, r7
 800f56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f572:	4770      	bx	lr
 800f574:	40012c00 	.word	0x40012c00
 800f578:	40013400 	.word	0x40013400
 800f57c:	40014000 	.word	0x40014000
 800f580:	40014400 	.word	0x40014400
 800f584:	40014800 	.word	0x40014800

0800f588 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f588:	b480      	push	{r7}
 800f58a:	b087      	sub	sp, #28
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	6a1b      	ldr	r3, [r3, #32]
 800f596:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	6a1b      	ldr	r3, [r3, #32]
 800f59c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	685b      	ldr	r3, [r3, #4]
 800f5a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	69db      	ldr	r3, [r3, #28]
 800f5ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f5b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f5c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	021b      	lsls	r3, r3, #8
 800f5ca:	68fa      	ldr	r2, [r7, #12]
 800f5cc:	4313      	orrs	r3, r2
 800f5ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f5d0:	693b      	ldr	r3, [r7, #16]
 800f5d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f5d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	689b      	ldr	r3, [r3, #8]
 800f5dc:	031b      	lsls	r3, r3, #12
 800f5de:	693a      	ldr	r2, [r7, #16]
 800f5e0:	4313      	orrs	r3, r2
 800f5e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	4a18      	ldr	r2, [pc, #96]	@ (800f648 <TIM_OC4_SetConfig+0xc0>)
 800f5e8:	4293      	cmp	r3, r2
 800f5ea:	d00f      	beq.n	800f60c <TIM_OC4_SetConfig+0x84>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	4a17      	ldr	r2, [pc, #92]	@ (800f64c <TIM_OC4_SetConfig+0xc4>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d00b      	beq.n	800f60c <TIM_OC4_SetConfig+0x84>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	4a16      	ldr	r2, [pc, #88]	@ (800f650 <TIM_OC4_SetConfig+0xc8>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d007      	beq.n	800f60c <TIM_OC4_SetConfig+0x84>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	4a15      	ldr	r2, [pc, #84]	@ (800f654 <TIM_OC4_SetConfig+0xcc>)
 800f600:	4293      	cmp	r3, r2
 800f602:	d003      	beq.n	800f60c <TIM_OC4_SetConfig+0x84>
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	4a14      	ldr	r2, [pc, #80]	@ (800f658 <TIM_OC4_SetConfig+0xd0>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d109      	bne.n	800f620 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f612:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f614:	683b      	ldr	r3, [r7, #0]
 800f616:	695b      	ldr	r3, [r3, #20]
 800f618:	019b      	lsls	r3, r3, #6
 800f61a:	697a      	ldr	r2, [r7, #20]
 800f61c:	4313      	orrs	r3, r2
 800f61e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	697a      	ldr	r2, [r7, #20]
 800f624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	68fa      	ldr	r2, [r7, #12]
 800f62a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	685a      	ldr	r2, [r3, #4]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	693a      	ldr	r2, [r7, #16]
 800f638:	621a      	str	r2, [r3, #32]
}
 800f63a:	bf00      	nop
 800f63c:	371c      	adds	r7, #28
 800f63e:	46bd      	mov	sp, r7
 800f640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f644:	4770      	bx	lr
 800f646:	bf00      	nop
 800f648:	40012c00 	.word	0x40012c00
 800f64c:	40013400 	.word	0x40013400
 800f650:	40014000 	.word	0x40014000
 800f654:	40014400 	.word	0x40014400
 800f658:	40014800 	.word	0x40014800

0800f65c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f65c:	b480      	push	{r7}
 800f65e:	b087      	sub	sp, #28
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6a1b      	ldr	r3, [r3, #32]
 800f66a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	6a1b      	ldr	r3, [r3, #32]
 800f670:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	685b      	ldr	r3, [r3, #4]
 800f67c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f68a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f68e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	68fa      	ldr	r2, [r7, #12]
 800f696:	4313      	orrs	r3, r2
 800f698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f6a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	689b      	ldr	r3, [r3, #8]
 800f6a6:	041b      	lsls	r3, r3, #16
 800f6a8:	693a      	ldr	r2, [r7, #16]
 800f6aa:	4313      	orrs	r3, r2
 800f6ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	4a17      	ldr	r2, [pc, #92]	@ (800f710 <TIM_OC5_SetConfig+0xb4>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d00f      	beq.n	800f6d6 <TIM_OC5_SetConfig+0x7a>
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	4a16      	ldr	r2, [pc, #88]	@ (800f714 <TIM_OC5_SetConfig+0xb8>)
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	d00b      	beq.n	800f6d6 <TIM_OC5_SetConfig+0x7a>
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	4a15      	ldr	r2, [pc, #84]	@ (800f718 <TIM_OC5_SetConfig+0xbc>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d007      	beq.n	800f6d6 <TIM_OC5_SetConfig+0x7a>
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	4a14      	ldr	r2, [pc, #80]	@ (800f71c <TIM_OC5_SetConfig+0xc0>)
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d003      	beq.n	800f6d6 <TIM_OC5_SetConfig+0x7a>
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	4a13      	ldr	r2, [pc, #76]	@ (800f720 <TIM_OC5_SetConfig+0xc4>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d109      	bne.n	800f6ea <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f6dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	695b      	ldr	r3, [r3, #20]
 800f6e2:	021b      	lsls	r3, r3, #8
 800f6e4:	697a      	ldr	r2, [r7, #20]
 800f6e6:	4313      	orrs	r3, r2
 800f6e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	697a      	ldr	r2, [r7, #20]
 800f6ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	68fa      	ldr	r2, [r7, #12]
 800f6f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f6f6:	683b      	ldr	r3, [r7, #0]
 800f6f8:	685a      	ldr	r2, [r3, #4]
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	693a      	ldr	r2, [r7, #16]
 800f702:	621a      	str	r2, [r3, #32]
}
 800f704:	bf00      	nop
 800f706:	371c      	adds	r7, #28
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr
 800f710:	40012c00 	.word	0x40012c00
 800f714:	40013400 	.word	0x40013400
 800f718:	40014000 	.word	0x40014000
 800f71c:	40014400 	.word	0x40014400
 800f720:	40014800 	.word	0x40014800

0800f724 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f724:	b480      	push	{r7}
 800f726:	b087      	sub	sp, #28
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6a1b      	ldr	r3, [r3, #32]
 800f732:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6a1b      	ldr	r3, [r3, #32]
 800f738:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	685b      	ldr	r3, [r3, #4]
 800f744:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f74a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	021b      	lsls	r3, r3, #8
 800f75e:	68fa      	ldr	r2, [r7, #12]
 800f760:	4313      	orrs	r3, r2
 800f762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f764:	693b      	ldr	r3, [r7, #16]
 800f766:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f76a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f76c:	683b      	ldr	r3, [r7, #0]
 800f76e:	689b      	ldr	r3, [r3, #8]
 800f770:	051b      	lsls	r3, r3, #20
 800f772:	693a      	ldr	r2, [r7, #16]
 800f774:	4313      	orrs	r3, r2
 800f776:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	4a18      	ldr	r2, [pc, #96]	@ (800f7dc <TIM_OC6_SetConfig+0xb8>)
 800f77c:	4293      	cmp	r3, r2
 800f77e:	d00f      	beq.n	800f7a0 <TIM_OC6_SetConfig+0x7c>
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	4a17      	ldr	r2, [pc, #92]	@ (800f7e0 <TIM_OC6_SetConfig+0xbc>)
 800f784:	4293      	cmp	r3, r2
 800f786:	d00b      	beq.n	800f7a0 <TIM_OC6_SetConfig+0x7c>
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	4a16      	ldr	r2, [pc, #88]	@ (800f7e4 <TIM_OC6_SetConfig+0xc0>)
 800f78c:	4293      	cmp	r3, r2
 800f78e:	d007      	beq.n	800f7a0 <TIM_OC6_SetConfig+0x7c>
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	4a15      	ldr	r2, [pc, #84]	@ (800f7e8 <TIM_OC6_SetConfig+0xc4>)
 800f794:	4293      	cmp	r3, r2
 800f796:	d003      	beq.n	800f7a0 <TIM_OC6_SetConfig+0x7c>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	4a14      	ldr	r2, [pc, #80]	@ (800f7ec <TIM_OC6_SetConfig+0xc8>)
 800f79c:	4293      	cmp	r3, r2
 800f79e:	d109      	bne.n	800f7b4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f7a6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	695b      	ldr	r3, [r3, #20]
 800f7ac:	029b      	lsls	r3, r3, #10
 800f7ae:	697a      	ldr	r2, [r7, #20]
 800f7b0:	4313      	orrs	r3, r2
 800f7b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	697a      	ldr	r2, [r7, #20]
 800f7b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	68fa      	ldr	r2, [r7, #12]
 800f7be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	685a      	ldr	r2, [r3, #4]
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	693a      	ldr	r2, [r7, #16]
 800f7cc:	621a      	str	r2, [r3, #32]
}
 800f7ce:	bf00      	nop
 800f7d0:	371c      	adds	r7, #28
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr
 800f7da:	bf00      	nop
 800f7dc:	40012c00 	.word	0x40012c00
 800f7e0:	40013400 	.word	0x40013400
 800f7e4:	40014000 	.word	0x40014000
 800f7e8:	40014400 	.word	0x40014400
 800f7ec:	40014800 	.word	0x40014800

0800f7f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	b087      	sub	sp, #28
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	60f8      	str	r0, [r7, #12]
 800f7f8:	60b9      	str	r1, [r7, #8]
 800f7fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	f003 031f 	and.w	r3, r3, #31
 800f802:	2201      	movs	r2, #1
 800f804:	fa02 f303 	lsl.w	r3, r2, r3
 800f808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	6a1a      	ldr	r2, [r3, #32]
 800f80e:	697b      	ldr	r3, [r7, #20]
 800f810:	43db      	mvns	r3, r3
 800f812:	401a      	ands	r2, r3
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	6a1a      	ldr	r2, [r3, #32]
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	f003 031f 	and.w	r3, r3, #31
 800f822:	6879      	ldr	r1, [r7, #4]
 800f824:	fa01 f303 	lsl.w	r3, r1, r3
 800f828:	431a      	orrs	r2, r3
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	621a      	str	r2, [r3, #32]
}
 800f82e:	bf00      	nop
 800f830:	371c      	adds	r7, #28
 800f832:	46bd      	mov	sp, r7
 800f834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f838:	4770      	bx	lr
	...

0800f83c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b085      	sub	sp, #20
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
 800f844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	d101      	bne.n	800f854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f850:	2302      	movs	r3, #2
 800f852:	e068      	b.n	800f926 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2201      	movs	r2, #1
 800f858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2202      	movs	r2, #2
 800f860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	685b      	ldr	r3, [r3, #4]
 800f86a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	689b      	ldr	r3, [r3, #8]
 800f872:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	4a2e      	ldr	r2, [pc, #184]	@ (800f934 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f87a:	4293      	cmp	r3, r2
 800f87c:	d004      	beq.n	800f888 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	4a2d      	ldr	r2, [pc, #180]	@ (800f938 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f884:	4293      	cmp	r3, r2
 800f886:	d108      	bne.n	800f89a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f88e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	685b      	ldr	r3, [r3, #4]
 800f894:	68fa      	ldr	r2, [r7, #12]
 800f896:	4313      	orrs	r3, r2
 800f898:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	68fa      	ldr	r2, [r7, #12]
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	68fa      	ldr	r2, [r7, #12]
 800f8b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	4a1e      	ldr	r2, [pc, #120]	@ (800f934 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f8ba:	4293      	cmp	r3, r2
 800f8bc:	d01d      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8c6:	d018      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	4a1b      	ldr	r2, [pc, #108]	@ (800f93c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f8ce:	4293      	cmp	r3, r2
 800f8d0:	d013      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a1a      	ldr	r2, [pc, #104]	@ (800f940 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d00e      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	4a18      	ldr	r2, [pc, #96]	@ (800f944 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f8e2:	4293      	cmp	r3, r2
 800f8e4:	d009      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	4a13      	ldr	r2, [pc, #76]	@ (800f938 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f8ec:	4293      	cmp	r3, r2
 800f8ee:	d004      	beq.n	800f8fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	4a14      	ldr	r2, [pc, #80]	@ (800f948 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	d10c      	bne.n	800f914 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	689b      	ldr	r3, [r3, #8]
 800f906:	68ba      	ldr	r2, [r7, #8]
 800f908:	4313      	orrs	r3, r2
 800f90a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	68ba      	ldr	r2, [r7, #8]
 800f912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2201      	movs	r2, #1
 800f918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2200      	movs	r2, #0
 800f920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f924:	2300      	movs	r3, #0
}
 800f926:	4618      	mov	r0, r3
 800f928:	3714      	adds	r7, #20
 800f92a:	46bd      	mov	sp, r7
 800f92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f930:	4770      	bx	lr
 800f932:	bf00      	nop
 800f934:	40012c00 	.word	0x40012c00
 800f938:	40013400 	.word	0x40013400
 800f93c:	40000400 	.word	0x40000400
 800f940:	40000800 	.word	0x40000800
 800f944:	40000c00 	.word	0x40000c00
 800f948:	40014000 	.word	0x40014000

0800f94c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
 800f954:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f956:	2300      	movs	r3, #0
 800f958:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f960:	2b01      	cmp	r3, #1
 800f962:	d101      	bne.n	800f968 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f964:	2302      	movs	r3, #2
 800f966:	e065      	b.n	800fa34 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	2201      	movs	r2, #1
 800f96c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	68db      	ldr	r3, [r3, #12]
 800f97a:	4313      	orrs	r3, r2
 800f97c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f984:	683b      	ldr	r3, [r7, #0]
 800f986:	689b      	ldr	r3, [r3, #8]
 800f988:	4313      	orrs	r3, r2
 800f98a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	4313      	orrs	r3, r2
 800f998:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	4313      	orrs	r3, r2
 800f9a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	691b      	ldr	r3, [r3, #16]
 800f9b2:	4313      	orrs	r3, r2
 800f9b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	695b      	ldr	r3, [r3, #20]
 800f9c0:	4313      	orrs	r3, r2
 800f9c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9ce:	4313      	orrs	r3, r2
 800f9d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	699b      	ldr	r3, [r3, #24]
 800f9dc:	041b      	lsls	r3, r3, #16
 800f9de:	4313      	orrs	r3, r2
 800f9e0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	4a16      	ldr	r2, [pc, #88]	@ (800fa40 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f9e8:	4293      	cmp	r3, r2
 800f9ea:	d004      	beq.n	800f9f6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	4a14      	ldr	r2, [pc, #80]	@ (800fa44 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d115      	bne.n	800fa22 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa00:	051b      	lsls	r3, r3, #20
 800fa02:	4313      	orrs	r3, r2
 800fa04:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	69db      	ldr	r3, [r3, #28]
 800fa10:	4313      	orrs	r3, r2
 800fa12:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fa1a:	683b      	ldr	r3, [r7, #0]
 800fa1c:	6a1b      	ldr	r3, [r3, #32]
 800fa1e:	4313      	orrs	r3, r2
 800fa20:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	68fa      	ldr	r2, [r7, #12]
 800fa28:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fa32:	2300      	movs	r3, #0
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3714      	adds	r7, #20
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr
 800fa40:	40012c00 	.word	0x40012c00
 800fa44:	40013400 	.word	0x40013400

0800fa48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b082      	sub	sp, #8
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d101      	bne.n	800fa5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa56:	2301      	movs	r3, #1
 800fa58:	e040      	b.n	800fadc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d106      	bne.n	800fa70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2200      	movs	r2, #0
 800fa66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa6a:	6878      	ldr	r0, [r7, #4]
 800fa6c:	f7f9 fe2e 	bl	80096cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2224      	movs	r2, #36	@ 0x24
 800fa74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	f022 0201 	bic.w	r2, r2, #1
 800fa84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d002      	beq.n	800fa94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fa8e:	6878      	ldr	r0, [r7, #4]
 800fa90:	f000 fec4 	bl	801081c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f000 fc09 	bl	80102ac <UART_SetConfig>
 800fa9a:	4603      	mov	r3, r0
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	d101      	bne.n	800faa4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800faa0:	2301      	movs	r3, #1
 800faa2:	e01b      	b.n	800fadc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	685a      	ldr	r2, [r3, #4]
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fab2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	689a      	ldr	r2, [r3, #8]
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fac2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	681a      	ldr	r2, [r3, #0]
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	f042 0201 	orr.w	r2, r2, #1
 800fad2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fad4:	6878      	ldr	r0, [r7, #4]
 800fad6:	f000 ff43 	bl	8010960 <UART_CheckIdleState>
 800fada:	4603      	mov	r3, r0
}
 800fadc:	4618      	mov	r0, r3
 800fade:	3708      	adds	r7, #8
 800fae0:	46bd      	mov	sp, r7
 800fae2:	bd80      	pop	{r7, pc}

0800fae4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b08a      	sub	sp, #40	@ 0x28
 800fae8:	af00      	add	r7, sp, #0
 800faea:	60f8      	str	r0, [r7, #12]
 800faec:	60b9      	str	r1, [r7, #8]
 800faee:	4613      	mov	r3, r2
 800faf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800faf6:	2b20      	cmp	r3, #32
 800faf8:	d165      	bne.n	800fbc6 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800fafa:	68bb      	ldr	r3, [r7, #8]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d002      	beq.n	800fb06 <HAL_UART_Transmit_DMA+0x22>
 800fb00:	88fb      	ldrh	r3, [r7, #6]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d101      	bne.n	800fb0a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800fb06:	2301      	movs	r3, #1
 800fb08:	e05e      	b.n	800fbc8 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	68ba      	ldr	r2, [r7, #8]
 800fb0e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	88fa      	ldrh	r2, [r7, #6]
 800fb14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	88fa      	ldrh	r2, [r7, #6]
 800fb1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	2200      	movs	r2, #0
 800fb24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	2221      	movs	r2, #33	@ 0x21
 800fb2c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d027      	beq.n	800fb86 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb3a:	4a25      	ldr	r2, [pc, #148]	@ (800fbd0 <HAL_UART_Transmit_DMA+0xec>)
 800fb3c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb42:	4a24      	ldr	r2, [pc, #144]	@ (800fbd4 <HAL_UART_Transmit_DMA+0xf0>)
 800fb44:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb4a:	4a23      	ldr	r2, [pc, #140]	@ (800fbd8 <HAL_UART_Transmit_DMA+0xf4>)
 800fb4c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb52:	2200      	movs	r2, #0
 800fb54:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb5e:	4619      	mov	r1, r3
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	3328      	adds	r3, #40	@ 0x28
 800fb66:	461a      	mov	r2, r3
 800fb68:	88fb      	ldrh	r3, [r7, #6]
 800fb6a:	f7fc fd7b 	bl	800c664 <HAL_DMA_Start_IT>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d008      	beq.n	800fb86 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	2210      	movs	r2, #16
 800fb78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	2220      	movs	r2, #32
 800fb80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800fb82:	2301      	movs	r3, #1
 800fb84:	e020      	b.n	800fbc8 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	2240      	movs	r2, #64	@ 0x40
 800fb8c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	3308      	adds	r3, #8
 800fb94:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb96:	697b      	ldr	r3, [r7, #20]
 800fb98:	e853 3f00 	ldrex	r3, [r3]
 800fb9c:	613b      	str	r3, [r7, #16]
   return(result);
 800fb9e:	693b      	ldr	r3, [r7, #16]
 800fba0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fba4:	627b      	str	r3, [r7, #36]	@ 0x24
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	3308      	adds	r3, #8
 800fbac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fbae:	623a      	str	r2, [r7, #32]
 800fbb0:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbb2:	69f9      	ldr	r1, [r7, #28]
 800fbb4:	6a3a      	ldr	r2, [r7, #32]
 800fbb6:	e841 2300 	strex	r3, r2, [r1]
 800fbba:	61bb      	str	r3, [r7, #24]
   return(result);
 800fbbc:	69bb      	ldr	r3, [r7, #24]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d1e5      	bne.n	800fb8e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	e000      	b.n	800fbc8 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800fbc6:	2302      	movs	r3, #2
  }
}
 800fbc8:	4618      	mov	r0, r3
 800fbca:	3728      	adds	r7, #40	@ 0x28
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	bd80      	pop	{r7, pc}
 800fbd0:	08010de1 	.word	0x08010de1
 800fbd4:	08010e7b 	.word	0x08010e7b
 800fbd8:	08011001 	.word	0x08011001

0800fbdc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b08a      	sub	sp, #40	@ 0x28
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	60f8      	str	r0, [r7, #12]
 800fbe4:	60b9      	str	r1, [r7, #8]
 800fbe6:	4613      	mov	r3, r2
 800fbe8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbf0:	2b20      	cmp	r3, #32
 800fbf2:	d137      	bne.n	800fc64 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d002      	beq.n	800fc00 <HAL_UART_Receive_DMA+0x24>
 800fbfa:	88fb      	ldrh	r3, [r7, #6]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d101      	bne.n	800fc04 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800fc00:	2301      	movs	r3, #1
 800fc02:	e030      	b.n	800fc66 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	2200      	movs	r2, #0
 800fc08:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	4a18      	ldr	r2, [pc, #96]	@ (800fc70 <HAL_UART_Receive_DMA+0x94>)
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d01f      	beq.n	800fc54 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	685b      	ldr	r3, [r3, #4]
 800fc1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d018      	beq.n	800fc54 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	e853 3f00 	ldrex	r3, [r3]
 800fc2e:	613b      	str	r3, [r7, #16]
   return(result);
 800fc30:	693b      	ldr	r3, [r7, #16]
 800fc32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fc36:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	461a      	mov	r2, r3
 800fc3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc40:	623b      	str	r3, [r7, #32]
 800fc42:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc44:	69f9      	ldr	r1, [r7, #28]
 800fc46:	6a3a      	ldr	r2, [r7, #32]
 800fc48:	e841 2300 	strex	r3, r2, [r1]
 800fc4c:	61bb      	str	r3, [r7, #24]
   return(result);
 800fc4e:	69bb      	ldr	r3, [r7, #24]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d1e6      	bne.n	800fc22 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800fc54:	88fb      	ldrh	r3, [r7, #6]
 800fc56:	461a      	mov	r2, r3
 800fc58:	68b9      	ldr	r1, [r7, #8]
 800fc5a:	68f8      	ldr	r0, [r7, #12]
 800fc5c:	f000 ff96 	bl	8010b8c <UART_Start_Receive_DMA>
 800fc60:	4603      	mov	r3, r0
 800fc62:	e000      	b.n	800fc66 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fc64:	2302      	movs	r3, #2
  }
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3728      	adds	r7, #40	@ 0x28
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}
 800fc6e:	bf00      	nop
 800fc70:	40008000 	.word	0x40008000

0800fc74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b0ba      	sub	sp, #232	@ 0xe8
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	69db      	ldr	r3, [r3, #28]
 800fc82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	689b      	ldr	r3, [r3, #8]
 800fc96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fc9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fc9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fca2:	4013      	ands	r3, r2
 800fca4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fca8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d115      	bne.n	800fcdc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800fcb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcb4:	f003 0320 	and.w	r3, r3, #32
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d00f      	beq.n	800fcdc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800fcbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcc0:	f003 0320 	and.w	r3, r3, #32
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d009      	beq.n	800fcdc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	f000 82ca 	beq.w	8010266 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	4798      	blx	r3
      }
      return;
 800fcda:	e2c4      	b.n	8010266 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800fcdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	f000 8117 	beq.w	800ff14 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800fce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcea:	f003 0301 	and.w	r3, r3, #1
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d106      	bne.n	800fd00 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800fcf2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fcf6:	4b85      	ldr	r3, [pc, #532]	@ (800ff0c <HAL_UART_IRQHandler+0x298>)
 800fcf8:	4013      	ands	r3, r2
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	f000 810a 	beq.w	800ff14 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fd00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd04:	f003 0301 	and.w	r3, r3, #1
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d011      	beq.n	800fd30 <HAL_UART_IRQHandler+0xbc>
 800fd0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d00b      	beq.n	800fd30 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fd26:	f043 0201 	orr.w	r2, r3, #1
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd34:	f003 0302 	and.w	r3, r3, #2
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d011      	beq.n	800fd60 <HAL_UART_IRQHandler+0xec>
 800fd3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd40:	f003 0301 	and.w	r3, r3, #1
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d00b      	beq.n	800fd60 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	2202      	movs	r2, #2
 800fd4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fd56:	f043 0204 	orr.w	r2, r3, #4
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd64:	f003 0304 	and.w	r3, r3, #4
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d011      	beq.n	800fd90 <HAL_UART_IRQHandler+0x11c>
 800fd6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd70:	f003 0301 	and.w	r3, r3, #1
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d00b      	beq.n	800fd90 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	2204      	movs	r2, #4
 800fd7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fd86:	f043 0202 	orr.w	r2, r3, #2
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fd90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd94:	f003 0308 	and.w	r3, r3, #8
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d017      	beq.n	800fdcc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800fd9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fda0:	f003 0320 	and.w	r3, r3, #32
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d105      	bne.n	800fdb4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800fda8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fdac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d00b      	beq.n	800fdcc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	2208      	movs	r2, #8
 800fdba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdc2:	f043 0208 	orr.w	r2, r3, #8
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fdcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d012      	beq.n	800fdfe <HAL_UART_IRQHandler+0x18a>
 800fdd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fddc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d00c      	beq.n	800fdfe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fdec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fdf4:	f043 0220 	orr.w	r2, r3, #32
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	f000 8230 	beq.w	801026a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800fe0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe0e:	f003 0320 	and.w	r3, r3, #32
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d00d      	beq.n	800fe32 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800fe16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe1a:	f003 0320 	and.w	r3, r3, #32
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d007      	beq.n	800fe32 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d003      	beq.n	800fe32 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fe2e:	6878      	ldr	r0, [r7, #4]
 800fe30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	689b      	ldr	r3, [r3, #8]
 800fe42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe46:	2b40      	cmp	r3, #64	@ 0x40
 800fe48:	d005      	beq.n	800fe56 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fe4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fe4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d04f      	beq.n	800fef6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f000 ff5e 	bl	8010d18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	689b      	ldr	r3, [r3, #8]
 800fe62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe66:	2b40      	cmp	r3, #64	@ 0x40
 800fe68:	d141      	bne.n	800feee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	3308      	adds	r3, #8
 800fe70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fe78:	e853 3f00 	ldrex	r3, [r3]
 800fe7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fe80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fe84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	3308      	adds	r3, #8
 800fe92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fe96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fe9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fea2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fea6:	e841 2300 	strex	r3, r2, [r1]
 800feaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800feae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d1d9      	bne.n	800fe6a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feba:	2b00      	cmp	r3, #0
 800febc:	d013      	beq.n	800fee6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fec2:	4a13      	ldr	r2, [pc, #76]	@ (800ff10 <HAL_UART_IRQHandler+0x29c>)
 800fec4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feca:	4618      	mov	r0, r3
 800fecc:	f7fc fc68 	bl	800c7a0 <HAL_DMA_Abort_IT>
 800fed0:	4603      	mov	r3, r0
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d017      	beq.n	800ff06 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fedc:	687a      	ldr	r2, [r7, #4]
 800fede:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800fee0:	4610      	mov	r0, r2
 800fee2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fee4:	e00f      	b.n	800ff06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fee6:	6878      	ldr	r0, [r7, #4]
 800fee8:	f7f7 fec6 	bl	8007c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800feec:	e00b      	b.n	800ff06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f7f7 fec2 	bl	8007c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fef4:	e007      	b.n	800ff06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	f7f7 febe 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	2200      	movs	r2, #0
 800ff00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800ff04:	e1b1      	b.n	801026a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff06:	bf00      	nop
    return;
 800ff08:	e1af      	b.n	801026a <HAL_UART_IRQHandler+0x5f6>
 800ff0a:	bf00      	nop
 800ff0c:	04000120 	.word	0x04000120
 800ff10:	0801107f 	.word	0x0801107f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ff18:	2b01      	cmp	r3, #1
 800ff1a:	f040 816a 	bne.w	80101f2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ff1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff22:	f003 0310 	and.w	r3, r3, #16
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	f000 8163 	beq.w	80101f2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ff2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff30:	f003 0310 	and.w	r3, r3, #16
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	f000 815c 	beq.w	80101f2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	2210      	movs	r2, #16
 800ff40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	689b      	ldr	r3, [r3, #8]
 800ff48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff4c:	2b40      	cmp	r3, #64	@ 0x40
 800ff4e:	f040 80d4 	bne.w	80100fa <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ff5e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	f000 80ad 	beq.w	80100c2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ff6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff72:	429a      	cmp	r2, r3
 800ff74:	f080 80a5 	bcs.w	80100c2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff7e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	f003 0320 	and.w	r3, r3, #32
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	f040 8086 	bne.w	80100a0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ffa0:	e853 3f00 	ldrex	r3, [r3]
 800ffa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ffa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ffac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ffb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	461a      	mov	r2, r3
 800ffba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ffbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ffc2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffc6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ffca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ffce:	e841 2300 	strex	r3, r2, [r1]
 800ffd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ffd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d1da      	bne.n	800ff94 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	3308      	adds	r3, #8
 800ffe4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ffe8:	e853 3f00 	ldrex	r3, [r3]
 800ffec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ffee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fff0:	f023 0301 	bic.w	r3, r3, #1
 800fff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	3308      	adds	r3, #8
 800fffe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010002:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010006:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010008:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801000a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801000e:	e841 2300 	strex	r3, r2, [r1]
 8010012:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010014:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010016:	2b00      	cmp	r3, #0
 8010018:	d1e1      	bne.n	800ffde <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	3308      	adds	r3, #8
 8010020:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010024:	e853 3f00 	ldrex	r3, [r3]
 8010028:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801002a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801002c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010030:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	3308      	adds	r3, #8
 801003a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801003e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010040:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010042:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010044:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010046:	e841 2300 	strex	r3, r2, [r1]
 801004a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801004c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801004e:	2b00      	cmp	r3, #0
 8010050:	d1e3      	bne.n	801001a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	2220      	movs	r2, #32
 8010056:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2200      	movs	r2, #0
 801005e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010066:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010068:	e853 3f00 	ldrex	r3, [r3]
 801006c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801006e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010070:	f023 0310 	bic.w	r3, r3, #16
 8010074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	461a      	mov	r2, r3
 801007e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010082:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010084:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010086:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010088:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801008a:	e841 2300 	strex	r3, r2, [r1]
 801008e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010092:	2b00      	cmp	r3, #0
 8010094:	d1e4      	bne.n	8010060 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801009a:	4618      	mov	r0, r3
 801009c:	f7fc fb42 	bl	800c724 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2202      	movs	r2, #2
 80100a4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80100b2:	b29b      	uxth	r3, r3
 80100b4:	1ad3      	subs	r3, r2, r3
 80100b6:	b29b      	uxth	r3, r3
 80100b8:	4619      	mov	r1, r3
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f000 f8ea 	bl	8010294 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80100c0:	e0d5      	b.n	801026e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80100c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80100cc:	429a      	cmp	r2, r3
 80100ce:	f040 80ce 	bne.w	801026e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	f003 0320 	and.w	r3, r3, #32
 80100de:	2b20      	cmp	r3, #32
 80100e0:	f040 80c5 	bne.w	801026e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2202      	movs	r2, #2
 80100e8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80100f0:	4619      	mov	r1, r3
 80100f2:	6878      	ldr	r0, [r7, #4]
 80100f4:	f000 f8ce 	bl	8010294 <HAL_UARTEx_RxEventCallback>
      return;
 80100f8:	e0b9      	b.n	801026e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010106:	b29b      	uxth	r3, r3
 8010108:	1ad3      	subs	r3, r2, r3
 801010a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010114:	b29b      	uxth	r3, r3
 8010116:	2b00      	cmp	r3, #0
 8010118:	f000 80ab 	beq.w	8010272 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 801011c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010120:	2b00      	cmp	r3, #0
 8010122:	f000 80a6 	beq.w	8010272 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801012c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801012e:	e853 3f00 	ldrex	r3, [r3]
 8010132:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010136:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801013a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	461a      	mov	r2, r3
 8010144:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010148:	647b      	str	r3, [r7, #68]	@ 0x44
 801014a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801014c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801014e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010150:	e841 2300 	strex	r3, r2, [r1]
 8010154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010158:	2b00      	cmp	r3, #0
 801015a:	d1e4      	bne.n	8010126 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	3308      	adds	r3, #8
 8010162:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010166:	e853 3f00 	ldrex	r3, [r3]
 801016a:	623b      	str	r3, [r7, #32]
   return(result);
 801016c:	6a3b      	ldr	r3, [r7, #32]
 801016e:	f023 0301 	bic.w	r3, r3, #1
 8010172:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	3308      	adds	r3, #8
 801017c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010180:	633a      	str	r2, [r7, #48]	@ 0x30
 8010182:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010184:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010188:	e841 2300 	strex	r3, r2, [r1]
 801018c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801018e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010190:	2b00      	cmp	r3, #0
 8010192:	d1e3      	bne.n	801015c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2220      	movs	r2, #32
 8010198:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	2200      	movs	r2, #0
 80101a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2200      	movs	r2, #0
 80101a6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ae:	693b      	ldr	r3, [r7, #16]
 80101b0:	e853 3f00 	ldrex	r3, [r3]
 80101b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	f023 0310 	bic.w	r3, r3, #16
 80101bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	461a      	mov	r2, r3
 80101c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80101ca:	61fb      	str	r3, [r7, #28]
 80101cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101ce:	69b9      	ldr	r1, [r7, #24]
 80101d0:	69fa      	ldr	r2, [r7, #28]
 80101d2:	e841 2300 	strex	r3, r2, [r1]
 80101d6:	617b      	str	r3, [r7, #20]
   return(result);
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d1e4      	bne.n	80101a8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	2202      	movs	r2, #2
 80101e2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80101e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80101e8:	4619      	mov	r1, r3
 80101ea:	6878      	ldr	r0, [r7, #4]
 80101ec:	f000 f852 	bl	8010294 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80101f0:	e03f      	b.n	8010272 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80101f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d00e      	beq.n	801021c <HAL_UART_IRQHandler+0x5a8>
 80101fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010206:	2b00      	cmp	r3, #0
 8010208:	d008      	beq.n	801021c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010212:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f000 ffd9 	bl	80111cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801021a:	e02d      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 801021c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010224:	2b00      	cmp	r3, #0
 8010226:	d00e      	beq.n	8010246 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8010228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801022c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010230:	2b00      	cmp	r3, #0
 8010232:	d008      	beq.n	8010246 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010238:	2b00      	cmp	r3, #0
 801023a:	d01c      	beq.n	8010276 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	4798      	blx	r3
    }
    return;
 8010244:	e017      	b.n	8010276 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801024a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801024e:	2b00      	cmp	r3, #0
 8010250:	d012      	beq.n	8010278 <HAL_UART_IRQHandler+0x604>
 8010252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801025a:	2b00      	cmp	r3, #0
 801025c:	d00c      	beq.n	8010278 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 801025e:	6878      	ldr	r0, [r7, #4]
 8010260:	f000 ff23 	bl	80110aa <UART_EndTransmit_IT>
    return;
 8010264:	e008      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
      return;
 8010266:	bf00      	nop
 8010268:	e006      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
    return;
 801026a:	bf00      	nop
 801026c:	e004      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
      return;
 801026e:	bf00      	nop
 8010270:	e002      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
      return;
 8010272:	bf00      	nop
 8010274:	e000      	b.n	8010278 <HAL_UART_IRQHandler+0x604>
    return;
 8010276:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8010278:	37e8      	adds	r7, #232	@ 0xe8
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}
 801027e:	bf00      	nop

08010280 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010280:	b480      	push	{r7}
 8010282:	b083      	sub	sp, #12
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010288:	bf00      	nop
 801028a:	370c      	adds	r7, #12
 801028c:	46bd      	mov	sp, r7
 801028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010292:	4770      	bx	lr

08010294 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010294:	b480      	push	{r7}
 8010296:	b083      	sub	sp, #12
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
 801029c:	460b      	mov	r3, r1
 801029e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80102a0:	bf00      	nop
 80102a2:	370c      	adds	r7, #12
 80102a4:	46bd      	mov	sp, r7
 80102a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102aa:	4770      	bx	lr

080102ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80102ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80102b0:	b08a      	sub	sp, #40	@ 0x28
 80102b2:	af00      	add	r7, sp, #0
 80102b4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80102b6:	2300      	movs	r3, #0
 80102b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	689a      	ldr	r2, [r3, #8]
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	691b      	ldr	r3, [r3, #16]
 80102c4:	431a      	orrs	r2, r3
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	695b      	ldr	r3, [r3, #20]
 80102ca:	431a      	orrs	r2, r3
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	69db      	ldr	r3, [r3, #28]
 80102d0:	4313      	orrs	r3, r2
 80102d2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	681a      	ldr	r2, [r3, #0]
 80102da:	4ba4      	ldr	r3, [pc, #656]	@ (801056c <UART_SetConfig+0x2c0>)
 80102dc:	4013      	ands	r3, r2
 80102de:	68fa      	ldr	r2, [r7, #12]
 80102e0:	6812      	ldr	r2, [r2, #0]
 80102e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80102e4:	430b      	orrs	r3, r1
 80102e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	685b      	ldr	r3, [r3, #4]
 80102ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	68da      	ldr	r2, [r3, #12]
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	430a      	orrs	r2, r1
 80102fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	699b      	ldr	r3, [r3, #24]
 8010302:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	4a99      	ldr	r2, [pc, #612]	@ (8010570 <UART_SetConfig+0x2c4>)
 801030a:	4293      	cmp	r3, r2
 801030c:	d004      	beq.n	8010318 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	6a1b      	ldr	r3, [r3, #32]
 8010312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010314:	4313      	orrs	r3, r2
 8010316:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	689b      	ldr	r3, [r3, #8]
 801031e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010328:	430a      	orrs	r2, r1
 801032a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	4a90      	ldr	r2, [pc, #576]	@ (8010574 <UART_SetConfig+0x2c8>)
 8010332:	4293      	cmp	r3, r2
 8010334:	d126      	bne.n	8010384 <UART_SetConfig+0xd8>
 8010336:	4b90      	ldr	r3, [pc, #576]	@ (8010578 <UART_SetConfig+0x2cc>)
 8010338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801033c:	f003 0303 	and.w	r3, r3, #3
 8010340:	2b03      	cmp	r3, #3
 8010342:	d81b      	bhi.n	801037c <UART_SetConfig+0xd0>
 8010344:	a201      	add	r2, pc, #4	@ (adr r2, 801034c <UART_SetConfig+0xa0>)
 8010346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801034a:	bf00      	nop
 801034c:	0801035d 	.word	0x0801035d
 8010350:	0801036d 	.word	0x0801036d
 8010354:	08010365 	.word	0x08010365
 8010358:	08010375 	.word	0x08010375
 801035c:	2301      	movs	r3, #1
 801035e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010362:	e116      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010364:	2302      	movs	r3, #2
 8010366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801036a:	e112      	b.n	8010592 <UART_SetConfig+0x2e6>
 801036c:	2304      	movs	r3, #4
 801036e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010372:	e10e      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010374:	2308      	movs	r3, #8
 8010376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801037a:	e10a      	b.n	8010592 <UART_SetConfig+0x2e6>
 801037c:	2310      	movs	r3, #16
 801037e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010382:	e106      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	4a7c      	ldr	r2, [pc, #496]	@ (801057c <UART_SetConfig+0x2d0>)
 801038a:	4293      	cmp	r3, r2
 801038c:	d138      	bne.n	8010400 <UART_SetConfig+0x154>
 801038e:	4b7a      	ldr	r3, [pc, #488]	@ (8010578 <UART_SetConfig+0x2cc>)
 8010390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010394:	f003 030c 	and.w	r3, r3, #12
 8010398:	2b0c      	cmp	r3, #12
 801039a:	d82d      	bhi.n	80103f8 <UART_SetConfig+0x14c>
 801039c:	a201      	add	r2, pc, #4	@ (adr r2, 80103a4 <UART_SetConfig+0xf8>)
 801039e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103a2:	bf00      	nop
 80103a4:	080103d9 	.word	0x080103d9
 80103a8:	080103f9 	.word	0x080103f9
 80103ac:	080103f9 	.word	0x080103f9
 80103b0:	080103f9 	.word	0x080103f9
 80103b4:	080103e9 	.word	0x080103e9
 80103b8:	080103f9 	.word	0x080103f9
 80103bc:	080103f9 	.word	0x080103f9
 80103c0:	080103f9 	.word	0x080103f9
 80103c4:	080103e1 	.word	0x080103e1
 80103c8:	080103f9 	.word	0x080103f9
 80103cc:	080103f9 	.word	0x080103f9
 80103d0:	080103f9 	.word	0x080103f9
 80103d4:	080103f1 	.word	0x080103f1
 80103d8:	2300      	movs	r3, #0
 80103da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80103de:	e0d8      	b.n	8010592 <UART_SetConfig+0x2e6>
 80103e0:	2302      	movs	r3, #2
 80103e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80103e6:	e0d4      	b.n	8010592 <UART_SetConfig+0x2e6>
 80103e8:	2304      	movs	r3, #4
 80103ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80103ee:	e0d0      	b.n	8010592 <UART_SetConfig+0x2e6>
 80103f0:	2308      	movs	r3, #8
 80103f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80103f6:	e0cc      	b.n	8010592 <UART_SetConfig+0x2e6>
 80103f8:	2310      	movs	r3, #16
 80103fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80103fe:	e0c8      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	4a5e      	ldr	r2, [pc, #376]	@ (8010580 <UART_SetConfig+0x2d4>)
 8010406:	4293      	cmp	r3, r2
 8010408:	d125      	bne.n	8010456 <UART_SetConfig+0x1aa>
 801040a:	4b5b      	ldr	r3, [pc, #364]	@ (8010578 <UART_SetConfig+0x2cc>)
 801040c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010410:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010414:	2b30      	cmp	r3, #48	@ 0x30
 8010416:	d016      	beq.n	8010446 <UART_SetConfig+0x19a>
 8010418:	2b30      	cmp	r3, #48	@ 0x30
 801041a:	d818      	bhi.n	801044e <UART_SetConfig+0x1a2>
 801041c:	2b20      	cmp	r3, #32
 801041e:	d00a      	beq.n	8010436 <UART_SetConfig+0x18a>
 8010420:	2b20      	cmp	r3, #32
 8010422:	d814      	bhi.n	801044e <UART_SetConfig+0x1a2>
 8010424:	2b00      	cmp	r3, #0
 8010426:	d002      	beq.n	801042e <UART_SetConfig+0x182>
 8010428:	2b10      	cmp	r3, #16
 801042a:	d008      	beq.n	801043e <UART_SetConfig+0x192>
 801042c:	e00f      	b.n	801044e <UART_SetConfig+0x1a2>
 801042e:	2300      	movs	r3, #0
 8010430:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010434:	e0ad      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010436:	2302      	movs	r3, #2
 8010438:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801043c:	e0a9      	b.n	8010592 <UART_SetConfig+0x2e6>
 801043e:	2304      	movs	r3, #4
 8010440:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010444:	e0a5      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010446:	2308      	movs	r3, #8
 8010448:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801044c:	e0a1      	b.n	8010592 <UART_SetConfig+0x2e6>
 801044e:	2310      	movs	r3, #16
 8010450:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010454:	e09d      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	4a4a      	ldr	r2, [pc, #296]	@ (8010584 <UART_SetConfig+0x2d8>)
 801045c:	4293      	cmp	r3, r2
 801045e:	d125      	bne.n	80104ac <UART_SetConfig+0x200>
 8010460:	4b45      	ldr	r3, [pc, #276]	@ (8010578 <UART_SetConfig+0x2cc>)
 8010462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010466:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801046a:	2bc0      	cmp	r3, #192	@ 0xc0
 801046c:	d016      	beq.n	801049c <UART_SetConfig+0x1f0>
 801046e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010470:	d818      	bhi.n	80104a4 <UART_SetConfig+0x1f8>
 8010472:	2b80      	cmp	r3, #128	@ 0x80
 8010474:	d00a      	beq.n	801048c <UART_SetConfig+0x1e0>
 8010476:	2b80      	cmp	r3, #128	@ 0x80
 8010478:	d814      	bhi.n	80104a4 <UART_SetConfig+0x1f8>
 801047a:	2b00      	cmp	r3, #0
 801047c:	d002      	beq.n	8010484 <UART_SetConfig+0x1d8>
 801047e:	2b40      	cmp	r3, #64	@ 0x40
 8010480:	d008      	beq.n	8010494 <UART_SetConfig+0x1e8>
 8010482:	e00f      	b.n	80104a4 <UART_SetConfig+0x1f8>
 8010484:	2300      	movs	r3, #0
 8010486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801048a:	e082      	b.n	8010592 <UART_SetConfig+0x2e6>
 801048c:	2302      	movs	r3, #2
 801048e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010492:	e07e      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010494:	2304      	movs	r3, #4
 8010496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801049a:	e07a      	b.n	8010592 <UART_SetConfig+0x2e6>
 801049c:	2308      	movs	r3, #8
 801049e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104a2:	e076      	b.n	8010592 <UART_SetConfig+0x2e6>
 80104a4:	2310      	movs	r3, #16
 80104a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104aa:	e072      	b.n	8010592 <UART_SetConfig+0x2e6>
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	4a35      	ldr	r2, [pc, #212]	@ (8010588 <UART_SetConfig+0x2dc>)
 80104b2:	4293      	cmp	r3, r2
 80104b4:	d12a      	bne.n	801050c <UART_SetConfig+0x260>
 80104b6:	4b30      	ldr	r3, [pc, #192]	@ (8010578 <UART_SetConfig+0x2cc>)
 80104b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80104bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80104c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80104c4:	d01a      	beq.n	80104fc <UART_SetConfig+0x250>
 80104c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80104ca:	d81b      	bhi.n	8010504 <UART_SetConfig+0x258>
 80104cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80104d0:	d00c      	beq.n	80104ec <UART_SetConfig+0x240>
 80104d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80104d6:	d815      	bhi.n	8010504 <UART_SetConfig+0x258>
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d003      	beq.n	80104e4 <UART_SetConfig+0x238>
 80104dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80104e0:	d008      	beq.n	80104f4 <UART_SetConfig+0x248>
 80104e2:	e00f      	b.n	8010504 <UART_SetConfig+0x258>
 80104e4:	2300      	movs	r3, #0
 80104e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104ea:	e052      	b.n	8010592 <UART_SetConfig+0x2e6>
 80104ec:	2302      	movs	r3, #2
 80104ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104f2:	e04e      	b.n	8010592 <UART_SetConfig+0x2e6>
 80104f4:	2304      	movs	r3, #4
 80104f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104fa:	e04a      	b.n	8010592 <UART_SetConfig+0x2e6>
 80104fc:	2308      	movs	r3, #8
 80104fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010502:	e046      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010504:	2310      	movs	r3, #16
 8010506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801050a:	e042      	b.n	8010592 <UART_SetConfig+0x2e6>
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	4a17      	ldr	r2, [pc, #92]	@ (8010570 <UART_SetConfig+0x2c4>)
 8010512:	4293      	cmp	r3, r2
 8010514:	d13a      	bne.n	801058c <UART_SetConfig+0x2e0>
 8010516:	4b18      	ldr	r3, [pc, #96]	@ (8010578 <UART_SetConfig+0x2cc>)
 8010518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801051c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010520:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010524:	d01a      	beq.n	801055c <UART_SetConfig+0x2b0>
 8010526:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801052a:	d81b      	bhi.n	8010564 <UART_SetConfig+0x2b8>
 801052c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010530:	d00c      	beq.n	801054c <UART_SetConfig+0x2a0>
 8010532:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010536:	d815      	bhi.n	8010564 <UART_SetConfig+0x2b8>
 8010538:	2b00      	cmp	r3, #0
 801053a:	d003      	beq.n	8010544 <UART_SetConfig+0x298>
 801053c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010540:	d008      	beq.n	8010554 <UART_SetConfig+0x2a8>
 8010542:	e00f      	b.n	8010564 <UART_SetConfig+0x2b8>
 8010544:	2300      	movs	r3, #0
 8010546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801054a:	e022      	b.n	8010592 <UART_SetConfig+0x2e6>
 801054c:	2302      	movs	r3, #2
 801054e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010552:	e01e      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010554:	2304      	movs	r3, #4
 8010556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801055a:	e01a      	b.n	8010592 <UART_SetConfig+0x2e6>
 801055c:	2308      	movs	r3, #8
 801055e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010562:	e016      	b.n	8010592 <UART_SetConfig+0x2e6>
 8010564:	2310      	movs	r3, #16
 8010566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801056a:	e012      	b.n	8010592 <UART_SetConfig+0x2e6>
 801056c:	efff69f3 	.word	0xefff69f3
 8010570:	40008000 	.word	0x40008000
 8010574:	40013800 	.word	0x40013800
 8010578:	40021000 	.word	0x40021000
 801057c:	40004400 	.word	0x40004400
 8010580:	40004800 	.word	0x40004800
 8010584:	40004c00 	.word	0x40004c00
 8010588:	40005000 	.word	0x40005000
 801058c:	2310      	movs	r3, #16
 801058e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	4a9f      	ldr	r2, [pc, #636]	@ (8010814 <UART_SetConfig+0x568>)
 8010598:	4293      	cmp	r3, r2
 801059a:	d17a      	bne.n	8010692 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801059c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80105a0:	2b08      	cmp	r3, #8
 80105a2:	d824      	bhi.n	80105ee <UART_SetConfig+0x342>
 80105a4:	a201      	add	r2, pc, #4	@ (adr r2, 80105ac <UART_SetConfig+0x300>)
 80105a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105aa:	bf00      	nop
 80105ac:	080105d1 	.word	0x080105d1
 80105b0:	080105ef 	.word	0x080105ef
 80105b4:	080105d9 	.word	0x080105d9
 80105b8:	080105ef 	.word	0x080105ef
 80105bc:	080105df 	.word	0x080105df
 80105c0:	080105ef 	.word	0x080105ef
 80105c4:	080105ef 	.word	0x080105ef
 80105c8:	080105ef 	.word	0x080105ef
 80105cc:	080105e7 	.word	0x080105e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80105d0:	f7fd f9c4 	bl	800d95c <HAL_RCC_GetPCLK1Freq>
 80105d4:	61f8      	str	r0, [r7, #28]
        break;
 80105d6:	e010      	b.n	80105fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80105d8:	4b8f      	ldr	r3, [pc, #572]	@ (8010818 <UART_SetConfig+0x56c>)
 80105da:	61fb      	str	r3, [r7, #28]
        break;
 80105dc:	e00d      	b.n	80105fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80105de:	f7fd f927 	bl	800d830 <HAL_RCC_GetSysClockFreq>
 80105e2:	61f8      	str	r0, [r7, #28]
        break;
 80105e4:	e009      	b.n	80105fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80105e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80105ea:	61fb      	str	r3, [r7, #28]
        break;
 80105ec:	e005      	b.n	80105fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80105ee:	2300      	movs	r3, #0
 80105f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80105f2:	2301      	movs	r3, #1
 80105f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80105f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80105fa:	69fb      	ldr	r3, [r7, #28]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	f000 80fb 	beq.w	80107f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	685a      	ldr	r2, [r3, #4]
 8010606:	4613      	mov	r3, r2
 8010608:	005b      	lsls	r3, r3, #1
 801060a:	4413      	add	r3, r2
 801060c:	69fa      	ldr	r2, [r7, #28]
 801060e:	429a      	cmp	r2, r3
 8010610:	d305      	bcc.n	801061e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	685b      	ldr	r3, [r3, #4]
 8010616:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8010618:	69fa      	ldr	r2, [r7, #28]
 801061a:	429a      	cmp	r2, r3
 801061c:	d903      	bls.n	8010626 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 801061e:	2301      	movs	r3, #1
 8010620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010624:	e0e8      	b.n	80107f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	2200      	movs	r2, #0
 801062a:	461c      	mov	r4, r3
 801062c:	4615      	mov	r5, r2
 801062e:	f04f 0200 	mov.w	r2, #0
 8010632:	f04f 0300 	mov.w	r3, #0
 8010636:	022b      	lsls	r3, r5, #8
 8010638:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 801063c:	0222      	lsls	r2, r4, #8
 801063e:	68f9      	ldr	r1, [r7, #12]
 8010640:	6849      	ldr	r1, [r1, #4]
 8010642:	0849      	lsrs	r1, r1, #1
 8010644:	2000      	movs	r0, #0
 8010646:	4688      	mov	r8, r1
 8010648:	4681      	mov	r9, r0
 801064a:	eb12 0a08 	adds.w	sl, r2, r8
 801064e:	eb43 0b09 	adc.w	fp, r3, r9
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	685b      	ldr	r3, [r3, #4]
 8010656:	2200      	movs	r2, #0
 8010658:	603b      	str	r3, [r7, #0]
 801065a:	607a      	str	r2, [r7, #4]
 801065c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010660:	4650      	mov	r0, sl
 8010662:	4659      	mov	r1, fp
 8010664:	f7f0 fbc8 	bl	8000df8 <__aeabi_uldivmod>
 8010668:	4602      	mov	r2, r0
 801066a:	460b      	mov	r3, r1
 801066c:	4613      	mov	r3, r2
 801066e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010670:	69bb      	ldr	r3, [r7, #24]
 8010672:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010676:	d308      	bcc.n	801068a <UART_SetConfig+0x3de>
 8010678:	69bb      	ldr	r3, [r7, #24]
 801067a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801067e:	d204      	bcs.n	801068a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	69ba      	ldr	r2, [r7, #24]
 8010686:	60da      	str	r2, [r3, #12]
 8010688:	e0b6      	b.n	80107f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 801068a:	2301      	movs	r3, #1
 801068c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010690:	e0b2      	b.n	80107f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	69db      	ldr	r3, [r3, #28]
 8010696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801069a:	d15e      	bne.n	801075a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 801069c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80106a0:	2b08      	cmp	r3, #8
 80106a2:	d828      	bhi.n	80106f6 <UART_SetConfig+0x44a>
 80106a4:	a201      	add	r2, pc, #4	@ (adr r2, 80106ac <UART_SetConfig+0x400>)
 80106a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106aa:	bf00      	nop
 80106ac:	080106d1 	.word	0x080106d1
 80106b0:	080106d9 	.word	0x080106d9
 80106b4:	080106e1 	.word	0x080106e1
 80106b8:	080106f7 	.word	0x080106f7
 80106bc:	080106e7 	.word	0x080106e7
 80106c0:	080106f7 	.word	0x080106f7
 80106c4:	080106f7 	.word	0x080106f7
 80106c8:	080106f7 	.word	0x080106f7
 80106cc:	080106ef 	.word	0x080106ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80106d0:	f7fd f944 	bl	800d95c <HAL_RCC_GetPCLK1Freq>
 80106d4:	61f8      	str	r0, [r7, #28]
        break;
 80106d6:	e014      	b.n	8010702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106d8:	f7fd f956 	bl	800d988 <HAL_RCC_GetPCLK2Freq>
 80106dc:	61f8      	str	r0, [r7, #28]
        break;
 80106de:	e010      	b.n	8010702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80106e0:	4b4d      	ldr	r3, [pc, #308]	@ (8010818 <UART_SetConfig+0x56c>)
 80106e2:	61fb      	str	r3, [r7, #28]
        break;
 80106e4:	e00d      	b.n	8010702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106e6:	f7fd f8a3 	bl	800d830 <HAL_RCC_GetSysClockFreq>
 80106ea:	61f8      	str	r0, [r7, #28]
        break;
 80106ec:	e009      	b.n	8010702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106f2:	61fb      	str	r3, [r7, #28]
        break;
 80106f4:	e005      	b.n	8010702 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80106f6:	2300      	movs	r3, #0
 80106f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80106fa:	2301      	movs	r3, #1
 80106fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010700:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010702:	69fb      	ldr	r3, [r7, #28]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d077      	beq.n	80107f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010708:	69fb      	ldr	r3, [r7, #28]
 801070a:	005a      	lsls	r2, r3, #1
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	685b      	ldr	r3, [r3, #4]
 8010710:	085b      	lsrs	r3, r3, #1
 8010712:	441a      	add	r2, r3
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	685b      	ldr	r3, [r3, #4]
 8010718:	fbb2 f3f3 	udiv	r3, r2, r3
 801071c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801071e:	69bb      	ldr	r3, [r7, #24]
 8010720:	2b0f      	cmp	r3, #15
 8010722:	d916      	bls.n	8010752 <UART_SetConfig+0x4a6>
 8010724:	69bb      	ldr	r3, [r7, #24]
 8010726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801072a:	d212      	bcs.n	8010752 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801072c:	69bb      	ldr	r3, [r7, #24]
 801072e:	b29b      	uxth	r3, r3
 8010730:	f023 030f 	bic.w	r3, r3, #15
 8010734:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010736:	69bb      	ldr	r3, [r7, #24]
 8010738:	085b      	lsrs	r3, r3, #1
 801073a:	b29b      	uxth	r3, r3
 801073c:	f003 0307 	and.w	r3, r3, #7
 8010740:	b29a      	uxth	r2, r3
 8010742:	8afb      	ldrh	r3, [r7, #22]
 8010744:	4313      	orrs	r3, r2
 8010746:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	8afa      	ldrh	r2, [r7, #22]
 801074e:	60da      	str	r2, [r3, #12]
 8010750:	e052      	b.n	80107f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8010752:	2301      	movs	r3, #1
 8010754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010758:	e04e      	b.n	80107f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801075a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801075e:	2b08      	cmp	r3, #8
 8010760:	d827      	bhi.n	80107b2 <UART_SetConfig+0x506>
 8010762:	a201      	add	r2, pc, #4	@ (adr r2, 8010768 <UART_SetConfig+0x4bc>)
 8010764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010768:	0801078d 	.word	0x0801078d
 801076c:	08010795 	.word	0x08010795
 8010770:	0801079d 	.word	0x0801079d
 8010774:	080107b3 	.word	0x080107b3
 8010778:	080107a3 	.word	0x080107a3
 801077c:	080107b3 	.word	0x080107b3
 8010780:	080107b3 	.word	0x080107b3
 8010784:	080107b3 	.word	0x080107b3
 8010788:	080107ab 	.word	0x080107ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801078c:	f7fd f8e6 	bl	800d95c <HAL_RCC_GetPCLK1Freq>
 8010790:	61f8      	str	r0, [r7, #28]
        break;
 8010792:	e014      	b.n	80107be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010794:	f7fd f8f8 	bl	800d988 <HAL_RCC_GetPCLK2Freq>
 8010798:	61f8      	str	r0, [r7, #28]
        break;
 801079a:	e010      	b.n	80107be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801079c:	4b1e      	ldr	r3, [pc, #120]	@ (8010818 <UART_SetConfig+0x56c>)
 801079e:	61fb      	str	r3, [r7, #28]
        break;
 80107a0:	e00d      	b.n	80107be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80107a2:	f7fd f845 	bl	800d830 <HAL_RCC_GetSysClockFreq>
 80107a6:	61f8      	str	r0, [r7, #28]
        break;
 80107a8:	e009      	b.n	80107be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80107aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80107ae:	61fb      	str	r3, [r7, #28]
        break;
 80107b0:	e005      	b.n	80107be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80107b2:	2300      	movs	r3, #0
 80107b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80107b6:	2301      	movs	r3, #1
 80107b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80107bc:	bf00      	nop
    }

    if (pclk != 0U)
 80107be:	69fb      	ldr	r3, [r7, #28]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d019      	beq.n	80107f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	085a      	lsrs	r2, r3, #1
 80107ca:	69fb      	ldr	r3, [r7, #28]
 80107cc:	441a      	add	r2, r3
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	685b      	ldr	r3, [r3, #4]
 80107d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80107d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80107d8:	69bb      	ldr	r3, [r7, #24]
 80107da:	2b0f      	cmp	r3, #15
 80107dc:	d909      	bls.n	80107f2 <UART_SetConfig+0x546>
 80107de:	69bb      	ldr	r3, [r7, #24]
 80107e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80107e4:	d205      	bcs.n	80107f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80107e6:	69bb      	ldr	r3, [r7, #24]
 80107e8:	b29a      	uxth	r2, r3
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	60da      	str	r2, [r3, #12]
 80107f0:	e002      	b.n	80107f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80107f2:	2301      	movs	r3, #1
 80107f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	2200      	movs	r2, #0
 80107fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	2200      	movs	r2, #0
 8010802:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010804:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8010808:	4618      	mov	r0, r3
 801080a:	3728      	adds	r7, #40	@ 0x28
 801080c:	46bd      	mov	sp, r7
 801080e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010812:	bf00      	nop
 8010814:	40008000 	.word	0x40008000
 8010818:	00f42400 	.word	0x00f42400

0801081c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801081c:	b480      	push	{r7}
 801081e:	b083      	sub	sp, #12
 8010820:	af00      	add	r7, sp, #0
 8010822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010828:	f003 0308 	and.w	r3, r3, #8
 801082c:	2b00      	cmp	r3, #0
 801082e:	d00a      	beq.n	8010846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	685b      	ldr	r3, [r3, #4]
 8010836:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	430a      	orrs	r2, r1
 8010844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801084a:	f003 0301 	and.w	r3, r3, #1
 801084e:	2b00      	cmp	r3, #0
 8010850:	d00a      	beq.n	8010868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	685b      	ldr	r3, [r3, #4]
 8010858:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	430a      	orrs	r2, r1
 8010866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801086c:	f003 0302 	and.w	r3, r3, #2
 8010870:	2b00      	cmp	r3, #0
 8010872:	d00a      	beq.n	801088a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	685b      	ldr	r3, [r3, #4]
 801087a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	430a      	orrs	r2, r1
 8010888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801088e:	f003 0304 	and.w	r3, r3, #4
 8010892:	2b00      	cmp	r3, #0
 8010894:	d00a      	beq.n	80108ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	685b      	ldr	r3, [r3, #4]
 801089c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	430a      	orrs	r2, r1
 80108aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108b0:	f003 0310 	and.w	r3, r3, #16
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d00a      	beq.n	80108ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	689b      	ldr	r3, [r3, #8]
 80108be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	430a      	orrs	r2, r1
 80108cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d2:	f003 0320 	and.w	r3, r3, #32
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d00a      	beq.n	80108f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	689b      	ldr	r3, [r3, #8]
 80108e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	430a      	orrs	r2, r1
 80108ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d01a      	beq.n	8010932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	685b      	ldr	r3, [r3, #4]
 8010902:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	430a      	orrs	r2, r1
 8010910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801091a:	d10a      	bne.n	8010932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	685b      	ldr	r3, [r3, #4]
 8010922:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	430a      	orrs	r2, r1
 8010930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801093a:	2b00      	cmp	r3, #0
 801093c:	d00a      	beq.n	8010954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	685b      	ldr	r3, [r3, #4]
 8010944:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	430a      	orrs	r2, r1
 8010952:	605a      	str	r2, [r3, #4]
  }
}
 8010954:	bf00      	nop
 8010956:	370c      	adds	r7, #12
 8010958:	46bd      	mov	sp, r7
 801095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095e:	4770      	bx	lr

08010960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b098      	sub	sp, #96	@ 0x60
 8010964:	af02      	add	r7, sp, #8
 8010966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	2200      	movs	r2, #0
 801096c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010970:	f7f9 f952 	bl	8009c18 <HAL_GetTick>
 8010974:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	f003 0308 	and.w	r3, r3, #8
 8010980:	2b08      	cmp	r3, #8
 8010982:	d12e      	bne.n	80109e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010984:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010988:	9300      	str	r3, [sp, #0]
 801098a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801098c:	2200      	movs	r2, #0
 801098e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 f88c 	bl	8010ab0 <UART_WaitOnFlagUntilTimeout>
 8010998:	4603      	mov	r3, r0
 801099a:	2b00      	cmp	r3, #0
 801099c:	d021      	beq.n	80109e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109a6:	e853 3f00 	ldrex	r3, [r3]
 80109aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80109ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	461a      	mov	r2, r3
 80109ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80109be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80109c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80109c4:	e841 2300 	strex	r3, r2, [r1]
 80109c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80109ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d1e6      	bne.n	801099e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2220      	movs	r2, #32
 80109d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2200      	movs	r2, #0
 80109da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109de:	2303      	movs	r3, #3
 80109e0:	e062      	b.n	8010aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	f003 0304 	and.w	r3, r3, #4
 80109ec:	2b04      	cmp	r3, #4
 80109ee:	d149      	bne.n	8010a84 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80109f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80109f4:	9300      	str	r3, [sp, #0]
 80109f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109f8:	2200      	movs	r2, #0
 80109fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80109fe:	6878      	ldr	r0, [r7, #4]
 8010a00:	f000 f856 	bl	8010ab0 <UART_WaitOnFlagUntilTimeout>
 8010a04:	4603      	mov	r3, r0
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d03c      	beq.n	8010a84 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a12:	e853 3f00 	ldrex	r3, [r3]
 8010a16:	623b      	str	r3, [r7, #32]
   return(result);
 8010a18:	6a3b      	ldr	r3, [r7, #32]
 8010a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	461a      	mov	r2, r3
 8010a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a30:	e841 2300 	strex	r3, r2, [r1]
 8010a34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d1e6      	bne.n	8010a0a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	3308      	adds	r3, #8
 8010a42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a44:	693b      	ldr	r3, [r7, #16]
 8010a46:	e853 3f00 	ldrex	r3, [r3]
 8010a4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	f023 0301 	bic.w	r3, r3, #1
 8010a52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	3308      	adds	r3, #8
 8010a5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a5c:	61fa      	str	r2, [r7, #28]
 8010a5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a60:	69b9      	ldr	r1, [r7, #24]
 8010a62:	69fa      	ldr	r2, [r7, #28]
 8010a64:	e841 2300 	strex	r3, r2, [r1]
 8010a68:	617b      	str	r3, [r7, #20]
   return(result);
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d1e5      	bne.n	8010a3c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	2220      	movs	r2, #32
 8010a74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a80:	2303      	movs	r3, #3
 8010a82:	e011      	b.n	8010aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	2220      	movs	r2, #32
 8010a88:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	2220      	movs	r2, #32
 8010a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	2200      	movs	r2, #0
 8010a96:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010aa6:	2300      	movs	r3, #0
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3758      	adds	r7, #88	@ 0x58
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}

08010ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b084      	sub	sp, #16
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	60f8      	str	r0, [r7, #12]
 8010ab8:	60b9      	str	r1, [r7, #8]
 8010aba:	603b      	str	r3, [r7, #0]
 8010abc:	4613      	mov	r3, r2
 8010abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ac0:	e04f      	b.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ac2:	69bb      	ldr	r3, [r7, #24]
 8010ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ac8:	d04b      	beq.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010aca:	f7f9 f8a5 	bl	8009c18 <HAL_GetTick>
 8010ace:	4602      	mov	r2, r0
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	1ad3      	subs	r3, r2, r3
 8010ad4:	69ba      	ldr	r2, [r7, #24]
 8010ad6:	429a      	cmp	r2, r3
 8010ad8:	d302      	bcc.n	8010ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8010ada:	69bb      	ldr	r3, [r7, #24]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d101      	bne.n	8010ae4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010ae0:	2303      	movs	r3, #3
 8010ae2:	e04e      	b.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	f003 0304 	and.w	r3, r3, #4
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d037      	beq.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010af2:	68bb      	ldr	r3, [r7, #8]
 8010af4:	2b80      	cmp	r3, #128	@ 0x80
 8010af6:	d034      	beq.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010af8:	68bb      	ldr	r3, [r7, #8]
 8010afa:	2b40      	cmp	r3, #64	@ 0x40
 8010afc:	d031      	beq.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	69db      	ldr	r3, [r3, #28]
 8010b04:	f003 0308 	and.w	r3, r3, #8
 8010b08:	2b08      	cmp	r3, #8
 8010b0a:	d110      	bne.n	8010b2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	2208      	movs	r2, #8
 8010b12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b14:	68f8      	ldr	r0, [r7, #12]
 8010b16:	f000 f8ff 	bl	8010d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	2208      	movs	r2, #8
 8010b1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	2200      	movs	r2, #0
 8010b26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	e029      	b.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	69db      	ldr	r3, [r3, #28]
 8010b34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010b38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010b3c:	d111      	bne.n	8010b62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b48:	68f8      	ldr	r0, [r7, #12]
 8010b4a:	f000 f8e5 	bl	8010d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2220      	movs	r2, #32
 8010b52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	2200      	movs	r2, #0
 8010b5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010b5e:	2303      	movs	r3, #3
 8010b60:	e00f      	b.n	8010b82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	69da      	ldr	r2, [r3, #28]
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	4013      	ands	r3, r2
 8010b6c:	68ba      	ldr	r2, [r7, #8]
 8010b6e:	429a      	cmp	r2, r3
 8010b70:	bf0c      	ite	eq
 8010b72:	2301      	moveq	r3, #1
 8010b74:	2300      	movne	r3, #0
 8010b76:	b2db      	uxtb	r3, r3
 8010b78:	461a      	mov	r2, r3
 8010b7a:	79fb      	ldrb	r3, [r7, #7]
 8010b7c:	429a      	cmp	r2, r3
 8010b7e:	d0a0      	beq.n	8010ac2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010b80:	2300      	movs	r3, #0
}
 8010b82:	4618      	mov	r0, r3
 8010b84:	3710      	adds	r7, #16
 8010b86:	46bd      	mov	sp, r7
 8010b88:	bd80      	pop	{r7, pc}
	...

08010b8c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b096      	sub	sp, #88	@ 0x58
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	60f8      	str	r0, [r7, #12]
 8010b94:	60b9      	str	r1, [r7, #8]
 8010b96:	4613      	mov	r3, r2
 8010b98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	68ba      	ldr	r2, [r7, #8]
 8010b9e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	88fa      	ldrh	r2, [r7, #6]
 8010ba4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	2200      	movs	r2, #0
 8010bac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2222      	movs	r2, #34	@ 0x22
 8010bb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d028      	beq.n	8010c12 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bc4:	4a3e      	ldr	r2, [pc, #248]	@ (8010cc0 <UART_Start_Receive_DMA+0x134>)
 8010bc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bcc:	4a3d      	ldr	r2, [pc, #244]	@ (8010cc4 <UART_Start_Receive_DMA+0x138>)
 8010bce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bd4:	4a3c      	ldr	r2, [pc, #240]	@ (8010cc8 <UART_Start_Receive_DMA+0x13c>)
 8010bd6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bdc:	2200      	movs	r2, #0
 8010bde:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	3324      	adds	r3, #36	@ 0x24
 8010bea:	4619      	mov	r1, r3
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	88fb      	ldrh	r3, [r7, #6]
 8010bf4:	f7fb fd36 	bl	800c664 <HAL_DMA_Start_IT>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d009      	beq.n	8010c12 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	2210      	movs	r2, #16
 8010c02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	2220      	movs	r2, #32
 8010c0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8010c0e:	2301      	movs	r3, #1
 8010c10:	e051      	b.n	8010cb6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	691b      	ldr	r3, [r3, #16]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d018      	beq.n	8010c4c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c22:	e853 3f00 	ldrex	r3, [r3]
 8010c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c2e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	461a      	mov	r2, r3
 8010c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c3a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c3c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010c3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c40:	e841 2300 	strex	r3, r2, [r1]
 8010c44:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d1e6      	bne.n	8010c1a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	3308      	adds	r3, #8
 8010c52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c56:	e853 3f00 	ldrex	r3, [r3]
 8010c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5e:	f043 0301 	orr.w	r3, r3, #1
 8010c62:	653b      	str	r3, [r7, #80]	@ 0x50
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	3308      	adds	r3, #8
 8010c6a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010c6c:	637a      	str	r2, [r7, #52]	@ 0x34
 8010c6e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010c72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c74:	e841 2300 	strex	r3, r2, [r1]
 8010c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d1e5      	bne.n	8010c4c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	3308      	adds	r3, #8
 8010c86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c88:	697b      	ldr	r3, [r7, #20]
 8010c8a:	e853 3f00 	ldrex	r3, [r3]
 8010c8e:	613b      	str	r3, [r7, #16]
   return(result);
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	3308      	adds	r3, #8
 8010c9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010ca0:	623a      	str	r2, [r7, #32]
 8010ca2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ca4:	69f9      	ldr	r1, [r7, #28]
 8010ca6:	6a3a      	ldr	r2, [r7, #32]
 8010ca8:	e841 2300 	strex	r3, r2, [r1]
 8010cac:	61bb      	str	r3, [r7, #24]
   return(result);
 8010cae:	69bb      	ldr	r3, [r7, #24]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d1e5      	bne.n	8010c80 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8010cb4:	2300      	movs	r3, #0
}
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	3758      	adds	r7, #88	@ 0x58
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	bd80      	pop	{r7, pc}
 8010cbe:	bf00      	nop
 8010cc0:	08010e97 	.word	0x08010e97
 8010cc4:	08010fc3 	.word	0x08010fc3
 8010cc8:	08011001 	.word	0x08011001

08010ccc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010ccc:	b480      	push	{r7}
 8010cce:	b089      	sub	sp, #36	@ 0x24
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	e853 3f00 	ldrex	r3, [r3]
 8010ce0:	60bb      	str	r3, [r7, #8]
   return(result);
 8010ce2:	68bb      	ldr	r3, [r7, #8]
 8010ce4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010ce8:	61fb      	str	r3, [r7, #28]
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	461a      	mov	r2, r3
 8010cf0:	69fb      	ldr	r3, [r7, #28]
 8010cf2:	61bb      	str	r3, [r7, #24]
 8010cf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cf6:	6979      	ldr	r1, [r7, #20]
 8010cf8:	69ba      	ldr	r2, [r7, #24]
 8010cfa:	e841 2300 	strex	r3, r2, [r1]
 8010cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8010d00:	693b      	ldr	r3, [r7, #16]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d1e6      	bne.n	8010cd4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2220      	movs	r2, #32
 8010d0a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8010d0c:	bf00      	nop
 8010d0e:	3724      	adds	r7, #36	@ 0x24
 8010d10:	46bd      	mov	sp, r7
 8010d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d16:	4770      	bx	lr

08010d18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b095      	sub	sp, #84	@ 0x54
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d28:	e853 3f00 	ldrex	r3, [r3]
 8010d2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	461a      	mov	r2, r3
 8010d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010d40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010d46:	e841 2300 	strex	r3, r2, [r1]
 8010d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d1e6      	bne.n	8010d20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	3308      	adds	r3, #8
 8010d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d5a:	6a3b      	ldr	r3, [r7, #32]
 8010d5c:	e853 3f00 	ldrex	r3, [r3]
 8010d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d62:	69fb      	ldr	r3, [r7, #28]
 8010d64:	f023 0301 	bic.w	r3, r3, #1
 8010d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	3308      	adds	r3, #8
 8010d70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010d74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d7a:	e841 2300 	strex	r3, r2, [r1]
 8010d7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d1e5      	bne.n	8010d52 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010d8a:	2b01      	cmp	r3, #1
 8010d8c:	d118      	bne.n	8010dc0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	e853 3f00 	ldrex	r3, [r3]
 8010d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d9c:	68bb      	ldr	r3, [r7, #8]
 8010d9e:	f023 0310 	bic.w	r3, r3, #16
 8010da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	461a      	mov	r2, r3
 8010daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010dac:	61bb      	str	r3, [r7, #24]
 8010dae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010db0:	6979      	ldr	r1, [r7, #20]
 8010db2:	69ba      	ldr	r2, [r7, #24]
 8010db4:	e841 2300 	strex	r3, r2, [r1]
 8010db8:	613b      	str	r3, [r7, #16]
   return(result);
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d1e6      	bne.n	8010d8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2220      	movs	r2, #32
 8010dc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	2200      	movs	r2, #0
 8010dcc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010dd4:	bf00      	nop
 8010dd6:	3754      	adds	r7, #84	@ 0x54
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dde:	4770      	bx	lr

08010de0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010de0:	b580      	push	{r7, lr}
 8010de2:	b090      	sub	sp, #64	@ 0x40
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dec:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	f003 0320 	and.w	r3, r3, #32
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d137      	bne.n	8010e6c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dfe:	2200      	movs	r2, #0
 8010e00:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	3308      	adds	r3, #8
 8010e0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e0e:	e853 3f00 	ldrex	r3, [r3]
 8010e12:	623b      	str	r3, [r7, #32]
   return(result);
 8010e14:	6a3b      	ldr	r3, [r7, #32]
 8010e16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010e1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	3308      	adds	r3, #8
 8010e22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010e24:	633a      	str	r2, [r7, #48]	@ 0x30
 8010e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e2c:	e841 2300 	strex	r3, r2, [r1]
 8010e30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d1e5      	bne.n	8010e04 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010e38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e3e:	693b      	ldr	r3, [r7, #16]
 8010e40:	e853 3f00 	ldrex	r3, [r3]
 8010e44:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	461a      	mov	r2, r3
 8010e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e56:	61fb      	str	r3, [r7, #28]
 8010e58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e5a:	69b9      	ldr	r1, [r7, #24]
 8010e5c:	69fa      	ldr	r2, [r7, #28]
 8010e5e:	e841 2300 	strex	r3, r2, [r1]
 8010e62:	617b      	str	r3, [r7, #20]
   return(result);
 8010e64:	697b      	ldr	r3, [r7, #20]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d1e6      	bne.n	8010e38 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010e6a:	e002      	b.n	8010e72 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010e6c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010e6e:	f7f6 fe55 	bl	8007b1c <HAL_UART_TxCpltCallback>
}
 8010e72:	bf00      	nop
 8010e74:	3740      	adds	r7, #64	@ 0x40
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}

08010e7a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010e7a:	b580      	push	{r7, lr}
 8010e7c:	b084      	sub	sp, #16
 8010e7e:	af00      	add	r7, sp, #0
 8010e80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e86:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010e88:	68f8      	ldr	r0, [r7, #12]
 8010e8a:	f7ff f9f9 	bl	8010280 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e8e:	bf00      	nop
 8010e90:	3710      	adds	r7, #16
 8010e92:	46bd      	mov	sp, r7
 8010e94:	bd80      	pop	{r7, pc}

08010e96 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010e96:	b580      	push	{r7, lr}
 8010e98:	b09c      	sub	sp, #112	@ 0x70
 8010e9a:	af00      	add	r7, sp, #0
 8010e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ea2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	f003 0320 	and.w	r3, r3, #32
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d171      	bne.n	8010f96 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010eb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010eba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ec2:	e853 3f00 	ldrex	r3, [r3]
 8010ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010ec8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010eca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010ece:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	461a      	mov	r2, r3
 8010ed6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010ed8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010eda:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010edc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010ede:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010ee0:	e841 2300 	strex	r3, r2, [r1]
 8010ee4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010ee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d1e6      	bne.n	8010eba <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	3308      	adds	r3, #8
 8010ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ef6:	e853 3f00 	ldrex	r3, [r3]
 8010efa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010efe:	f023 0301 	bic.w	r3, r3, #1
 8010f02:	667b      	str	r3, [r7, #100]	@ 0x64
 8010f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	3308      	adds	r3, #8
 8010f0a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010f0c:	647a      	str	r2, [r7, #68]	@ 0x44
 8010f0e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f14:	e841 2300 	strex	r3, r2, [r1]
 8010f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d1e5      	bne.n	8010eec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	3308      	adds	r3, #8
 8010f26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f2a:	e853 3f00 	ldrex	r3, [r3]
 8010f2e:	623b      	str	r3, [r7, #32]
   return(result);
 8010f30:	6a3b      	ldr	r3, [r7, #32]
 8010f32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f36:	663b      	str	r3, [r7, #96]	@ 0x60
 8010f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	3308      	adds	r3, #8
 8010f3e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010f40:	633a      	str	r2, [r7, #48]	@ 0x30
 8010f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f48:	e841 2300 	strex	r3, r2, [r1]
 8010f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d1e5      	bne.n	8010f20 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010f54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f56:	2220      	movs	r2, #32
 8010f58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010f60:	2b01      	cmp	r3, #1
 8010f62:	d118      	bne.n	8010f96 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f6a:	693b      	ldr	r3, [r7, #16]
 8010f6c:	e853 3f00 	ldrex	r3, [r3]
 8010f70:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	f023 0310 	bic.w	r3, r3, #16
 8010f78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	461a      	mov	r2, r3
 8010f80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f82:	61fb      	str	r3, [r7, #28]
 8010f84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f86:	69b9      	ldr	r1, [r7, #24]
 8010f88:	69fa      	ldr	r2, [r7, #28]
 8010f8a:	e841 2300 	strex	r3, r2, [r1]
 8010f8e:	617b      	str	r3, [r7, #20]
   return(result);
 8010f90:	697b      	ldr	r3, [r7, #20]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d1e6      	bne.n	8010f64 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f98:	2200      	movs	r2, #0
 8010f9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010fa0:	2b01      	cmp	r3, #1
 8010fa2:	d107      	bne.n	8010fb4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fa6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010faa:	4619      	mov	r1, r3
 8010fac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010fae:	f7ff f971 	bl	8010294 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010fb2:	e002      	b.n	8010fba <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010fb4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010fb6:	f7f6 fe25 	bl	8007c04 <HAL_UART_RxCpltCallback>
}
 8010fba:	bf00      	nop
 8010fbc:	3770      	adds	r7, #112	@ 0x70
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}

08010fc2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010fc2:	b580      	push	{r7, lr}
 8010fc4:	b084      	sub	sp, #16
 8010fc6:	af00      	add	r7, sp, #0
 8010fc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fce:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	2201      	movs	r2, #1
 8010fd4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010fda:	2b01      	cmp	r3, #1
 8010fdc:	d109      	bne.n	8010ff2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010fe4:	085b      	lsrs	r3, r3, #1
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	4619      	mov	r1, r3
 8010fea:	68f8      	ldr	r0, [r7, #12]
 8010fec:	f7ff f952 	bl	8010294 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010ff0:	e002      	b.n	8010ff8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010ff2:	68f8      	ldr	r0, [r7, #12]
 8010ff4:	f7f6 fdcc 	bl	8007b90 <HAL_UART_RxHalfCpltCallback>
}
 8010ff8:	bf00      	nop
 8010ffa:	3710      	adds	r7, #16
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}

08011000 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b086      	sub	sp, #24
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801100c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011012:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801101a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801101c:	697b      	ldr	r3, [r7, #20]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	689b      	ldr	r3, [r3, #8]
 8011022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011026:	2b80      	cmp	r3, #128	@ 0x80
 8011028:	d109      	bne.n	801103e <UART_DMAError+0x3e>
 801102a:	693b      	ldr	r3, [r7, #16]
 801102c:	2b21      	cmp	r3, #33	@ 0x21
 801102e:	d106      	bne.n	801103e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011030:	697b      	ldr	r3, [r7, #20]
 8011032:	2200      	movs	r2, #0
 8011034:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8011038:	6978      	ldr	r0, [r7, #20]
 801103a:	f7ff fe47 	bl	8010ccc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	689b      	ldr	r3, [r3, #8]
 8011044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011048:	2b40      	cmp	r3, #64	@ 0x40
 801104a:	d109      	bne.n	8011060 <UART_DMAError+0x60>
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	2b22      	cmp	r3, #34	@ 0x22
 8011050:	d106      	bne.n	8011060 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011052:	697b      	ldr	r3, [r7, #20]
 8011054:	2200      	movs	r2, #0
 8011056:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 801105a:	6978      	ldr	r0, [r7, #20]
 801105c:	f7ff fe5c 	bl	8010d18 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011060:	697b      	ldr	r3, [r7, #20]
 8011062:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011066:	f043 0210 	orr.w	r2, r3, #16
 801106a:	697b      	ldr	r3, [r7, #20]
 801106c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011070:	6978      	ldr	r0, [r7, #20]
 8011072:	f7f6 fe01 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011076:	bf00      	nop
 8011078:	3718      	adds	r7, #24
 801107a:	46bd      	mov	sp, r7
 801107c:	bd80      	pop	{r7, pc}

0801107e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801107e:	b580      	push	{r7, lr}
 8011080:	b084      	sub	sp, #16
 8011082:	af00      	add	r7, sp, #0
 8011084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801108a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	2200      	movs	r2, #0
 8011090:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	2200      	movs	r2, #0
 8011098:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801109c:	68f8      	ldr	r0, [r7, #12]
 801109e:	f7f6 fdeb 	bl	8007c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110a2:	bf00      	nop
 80110a4:	3710      	adds	r7, #16
 80110a6:	46bd      	mov	sp, r7
 80110a8:	bd80      	pop	{r7, pc}

080110aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80110aa:	b580      	push	{r7, lr}
 80110ac:	b088      	sub	sp, #32
 80110ae:	af00      	add	r7, sp, #0
 80110b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	e853 3f00 	ldrex	r3, [r3]
 80110be:	60bb      	str	r3, [r7, #8]
   return(result);
 80110c0:	68bb      	ldr	r3, [r7, #8]
 80110c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80110c6:	61fb      	str	r3, [r7, #28]
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	681b      	ldr	r3, [r3, #0]
 80110cc:	461a      	mov	r2, r3
 80110ce:	69fb      	ldr	r3, [r7, #28]
 80110d0:	61bb      	str	r3, [r7, #24]
 80110d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110d4:	6979      	ldr	r1, [r7, #20]
 80110d6:	69ba      	ldr	r2, [r7, #24]
 80110d8:	e841 2300 	strex	r3, r2, [r1]
 80110dc:	613b      	str	r3, [r7, #16]
   return(result);
 80110de:	693b      	ldr	r3, [r7, #16]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d1e6      	bne.n	80110b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	2220      	movs	r2, #32
 80110e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	2200      	movs	r2, #0
 80110ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f7f6 fd13 	bl	8007b1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110f6:	bf00      	nop
 80110f8:	3720      	adds	r7, #32
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}

080110fe <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80110fe:	b580      	push	{r7, lr}
 8011100:	b086      	sub	sp, #24
 8011102:	af00      	add	r7, sp, #0
 8011104:	60f8      	str	r0, [r7, #12]
 8011106:	60b9      	str	r1, [r7, #8]
 8011108:	607a      	str	r2, [r7, #4]
 801110a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	2b00      	cmp	r3, #0
 8011110:	d101      	bne.n	8011116 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8011112:	2301      	movs	r3, #1
 8011114:	e056      	b.n	80111c4 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801111a:	2b00      	cmp	r3, #0
 801111c:	d106      	bne.n	801112c <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	2200      	movs	r2, #0
 8011122:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8011126:	68f8      	ldr	r0, [r7, #12]
 8011128:	f7f8 fad0 	bl	80096cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	2224      	movs	r2, #36	@ 0x24
 8011130:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	681a      	ldr	r2, [r3, #0]
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	f022 0201 	bic.w	r2, r2, #1
 8011140:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011146:	2b00      	cmp	r3, #0
 8011148:	d002      	beq.n	8011150 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 801114a:	68f8      	ldr	r0, [r7, #12]
 801114c:	f7ff fb66 	bl	801081c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011150:	68f8      	ldr	r0, [r7, #12]
 8011152:	f7ff f8ab 	bl	80102ac <UART_SetConfig>
 8011156:	4603      	mov	r3, r0
 8011158:	2b01      	cmp	r3, #1
 801115a:	d101      	bne.n	8011160 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 801115c:	2301      	movs	r3, #1
 801115e:	e031      	b.n	80111c4 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	689a      	ldr	r2, [r3, #8]
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801116e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	689b      	ldr	r3, [r3, #8]
 8011176:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	68ba      	ldr	r2, [r7, #8]
 8011180:	430a      	orrs	r2, r1
 8011182:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	055b      	lsls	r3, r3, #21
 8011188:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801118a:	683b      	ldr	r3, [r7, #0]
 801118c:	041b      	lsls	r3, r3, #16
 801118e:	697a      	ldr	r2, [r7, #20]
 8011190:	4313      	orrs	r3, r2
 8011192:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 801119e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80111a2:	68fa      	ldr	r2, [r7, #12]
 80111a4:	6812      	ldr	r2, [r2, #0]
 80111a6:	6979      	ldr	r1, [r7, #20]
 80111a8:	430b      	orrs	r3, r1
 80111aa:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	681a      	ldr	r2, [r3, #0]
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	f042 0201 	orr.w	r2, r2, #1
 80111ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80111bc:	68f8      	ldr	r0, [r7, #12]
 80111be:	f7ff fbcf 	bl	8010960 <UART_CheckIdleState>
 80111c2:	4603      	mov	r3, r0
}
 80111c4:	4618      	mov	r0, r3
 80111c6:	3718      	adds	r7, #24
 80111c8:	46bd      	mov	sp, r7
 80111ca:	bd80      	pop	{r7, pc}

080111cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80111cc:	b480      	push	{r7}
 80111ce:	b083      	sub	sp, #12
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80111d4:	bf00      	nop
 80111d6:	370c      	adds	r7, #12
 80111d8:	46bd      	mov	sp, r7
 80111da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111de:	4770      	bx	lr

080111e0 <memset>:
 80111e0:	4402      	add	r2, r0
 80111e2:	4603      	mov	r3, r0
 80111e4:	4293      	cmp	r3, r2
 80111e6:	d100      	bne.n	80111ea <memset+0xa>
 80111e8:	4770      	bx	lr
 80111ea:	f803 1b01 	strb.w	r1, [r3], #1
 80111ee:	e7f9      	b.n	80111e4 <memset+0x4>

080111f0 <__errno>:
 80111f0:	4b01      	ldr	r3, [pc, #4]	@ (80111f8 <__errno+0x8>)
 80111f2:	6818      	ldr	r0, [r3, #0]
 80111f4:	4770      	bx	lr
 80111f6:	bf00      	nop
 80111f8:	200019c4 	.word	0x200019c4

080111fc <__libc_init_array>:
 80111fc:	b570      	push	{r4, r5, r6, lr}
 80111fe:	4d0d      	ldr	r5, [pc, #52]	@ (8011234 <__libc_init_array+0x38>)
 8011200:	4c0d      	ldr	r4, [pc, #52]	@ (8011238 <__libc_init_array+0x3c>)
 8011202:	1b64      	subs	r4, r4, r5
 8011204:	10a4      	asrs	r4, r4, #2
 8011206:	2600      	movs	r6, #0
 8011208:	42a6      	cmp	r6, r4
 801120a:	d109      	bne.n	8011220 <__libc_init_array+0x24>
 801120c:	4d0b      	ldr	r5, [pc, #44]	@ (801123c <__libc_init_array+0x40>)
 801120e:	4c0c      	ldr	r4, [pc, #48]	@ (8011240 <__libc_init_array+0x44>)
 8011210:	f000 f848 	bl	80112a4 <_init>
 8011214:	1b64      	subs	r4, r4, r5
 8011216:	10a4      	asrs	r4, r4, #2
 8011218:	2600      	movs	r6, #0
 801121a:	42a6      	cmp	r6, r4
 801121c:	d105      	bne.n	801122a <__libc_init_array+0x2e>
 801121e:	bd70      	pop	{r4, r5, r6, pc}
 8011220:	f855 3b04 	ldr.w	r3, [r5], #4
 8011224:	4798      	blx	r3
 8011226:	3601      	adds	r6, #1
 8011228:	e7ee      	b.n	8011208 <__libc_init_array+0xc>
 801122a:	f855 3b04 	ldr.w	r3, [r5], #4
 801122e:	4798      	blx	r3
 8011230:	3601      	adds	r6, #1
 8011232:	e7f2      	b.n	801121a <__libc_init_array+0x1e>
 8011234:	08011d34 	.word	0x08011d34
 8011238:	08011d34 	.word	0x08011d34
 801123c:	08011d34 	.word	0x08011d34
 8011240:	08011d38 	.word	0x08011d38

08011244 <memcpy>:
 8011244:	440a      	add	r2, r1
 8011246:	4291      	cmp	r1, r2
 8011248:	f100 33ff 	add.w	r3, r0, #4294967295
 801124c:	d100      	bne.n	8011250 <memcpy+0xc>
 801124e:	4770      	bx	lr
 8011250:	b510      	push	{r4, lr}
 8011252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011256:	f803 4f01 	strb.w	r4, [r3, #1]!
 801125a:	4291      	cmp	r1, r2
 801125c:	d1f9      	bne.n	8011252 <memcpy+0xe>
 801125e:	bd10      	pop	{r4, pc}

08011260 <sqrtf>:
 8011260:	b508      	push	{r3, lr}
 8011262:	ed2d 8b02 	vpush	{d8}
 8011266:	eeb0 8a40 	vmov.f32	s16, s0
 801126a:	f000 f817 	bl	801129c <__ieee754_sqrtf>
 801126e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011276:	d60c      	bvs.n	8011292 <sqrtf+0x32>
 8011278:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011298 <sqrtf+0x38>
 801127c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011284:	d505      	bpl.n	8011292 <sqrtf+0x32>
 8011286:	f7ff ffb3 	bl	80111f0 <__errno>
 801128a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801128e:	2321      	movs	r3, #33	@ 0x21
 8011290:	6003      	str	r3, [r0, #0]
 8011292:	ecbd 8b02 	vpop	{d8}
 8011296:	bd08      	pop	{r3, pc}
 8011298:	00000000 	.word	0x00000000

0801129c <__ieee754_sqrtf>:
 801129c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80112a0:	4770      	bx	lr
	...

080112a4 <_init>:
 80112a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112a6:	bf00      	nop
 80112a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112aa:	bc08      	pop	{r3}
 80112ac:	469e      	mov	lr, r3
 80112ae:	4770      	bx	lr

080112b0 <_fini>:
 80112b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112b2:	bf00      	nop
 80112b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112b6:	bc08      	pop	{r3}
 80112b8:	469e      	mov	lr, r3
 80112ba:	4770      	bx	lr
