// Seed: 3714145916
module module_0 #(
    parameter id_4 = 32'd53
) (
    module_0,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
  assign id_5[id_4] = id_2;
  wire id_6;
  assign module_1.id_3 = 0;
  logic id_7 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    output wand id_0,
    output tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 _id_5,
    input wand id_6,
    output wor id_7,
    output tri0 id_8
);
  logic [7:0][1 : id_5] id_10;
  assign id_10[""] = id_5#(
      .id_3 (1),
      .id_10(1),
      .id_3 (-1),
      .id_5 (-1)
  );
  tri id_11;
  assign id_0#(
      .id_5 (""),
      .id_11(1)
  ) = id_10[1] ? id_6 : id_6;
  assign id_11 = -1;
  wor id_12 = 1 * 1 != -1;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_5
  );
  wire id_13;
  wire id_14;
  ;
endmodule
