module top_module(
    input clk,
    input areset,    // Asynchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        next_state=state;
        case(state)
            OFF:begin
                if(j)//if j=1 transition
                    next_state=ON;
                else
                    next_state=OFF;
            end
            ON:begin
                if(k)//if k=1 transition
                    next_state=OFF;
                else
                    next_state=ON;
            end
            default:next_state=OFF;
        endcase
    end

    always @(posedge clk, posedge areset) begin
        if(areset)begin
            state<=OFF;
        end else begin
            state<=next_state;
        end
    end
    assign out = (state == ON) ? 1'b1 : 1'b0;//if on assign 1 else 0
endmodule