$date
	Wed Aug  4 01:22:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dfftb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ re $end
$var reg 1 % rstn $end
$var reg 1 & we $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ re $end
$var wire 1 % rstn $end
$var wire 1 & we $end
$var reg 1 ! q $end
$var reg 1 ' value $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
0%
1$
0#
0"
x!
$end
#1
0!
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0$
1#
1%
0"
#7
1'
1"
#8
0"
#9
1"
#10
0"
#11
1$
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0&
0"
#17
1!
1"
#18
0"
#19
1"
#20
0"
#21
1&
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0#
0&
0$
0"
#27
0'
1"
#28
0"
#29
1"
#30
0"
#31
1#
1$
1"
#32
0"
#33
0!
1"
#34
0"
#35
1"
#36
0"
