============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-26 ps) Setup Check with Pin gen_pipe[1].Pipe/Yo_reg[20]/clk->d
          Group: I2C
     Startpoint: (F) Xi[0]
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe/Yo_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      56                  
       Uncertainty:-     100                  
     Required Time:=     844                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     270                  
             Slack:=     -26                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17_16_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  Xi[0]                                                      (u)     -        F     (arrival)            7 16.1     0     0     600    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g19/z              (u)     in_0->z  R     unmapped_not         2  4.6     0    11     611    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g32/z              (u)     in_1->z  F     unmapped_nor2        3  6.9     0    21     632    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g74/z              (u)     in_1->z  R     unmapped_nor2        1  2.3     0    15     647    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g110/z             (u)     in_0->z  F     unmapped_nand2       1  2.3     0    15     662    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g111/z             (u)     in_1->z  R     unmapped_nand2       5 11.5     0    25     687    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g161/z             (u)     in_0->z  F     unmapped_nand2       1  2.3     0    15     702    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g162/z             (u)     in_1->z  R     unmapped_nand2       9 20.7     0    31     734    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g201/z             (u)     in_1->z  F     unmapped_nand2       1  2.3     0    15     749    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g202/z             (u)     in_1->z  R     unmapped_nand2       5 11.5     0    25     774    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g212/z             (u)     in_0->z  F     unmapped_nand2       1  2.3     0    15     789    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g213/z             (u)     in_1->z  R     unmapped_nand2       1  2.3     0    15     804    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:sub_68_27/g266/z             (u)     in_0->z  R     unmapped_xnor2       1  2.3     0    33     837    (-,-) 
  gen_pipe[1].Pipe/AddSub_95_13:mux_return_AddSub_65_15/g1/z (u)     data0->z R     unmapped_bmux3       1  2.3     0    33     870    (-,-) 
  gen_pipe[1].Pipe/Yo_reg[20]/d                              -       -        R     unmapped_d_flop      1    -     -     0     870    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (691 ps) Late External Delay Assertion at pin A[0]
          Group: C2O
     Startpoint: (R) gen_pipe[15].Pipe/Zo_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) A[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     200                  
     Required Time:=     800                  
      Launch Clock:-       0                  
         Data Path:-     109                  
             Slack:=     691                  

Exceptions/Constraints:
  output_delay             200             test.sdc_line_18_66_1 

#---------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  gen_pipe[15].Pipe/Zo_reg[4]/clk -       -      R     (arrival)          930    -     0     0       0    (-,-) 
  gen_pipe[15].Pipe/Zo_reg[4]/q   (u)     clk->q R     unmapped_d_flop      1  0.0     0   109     109    (-,-) 
  A[0]                            -       -      R     (port)               -    -     -     0     109    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (422 ps) Setup Check with Pin gen_pipe[15].Pipe/Yo_reg[20]/clk->d
          Group: C2C
     Startpoint: (R) gen_pipe[14].Pipe/Xo_reg[16]/clk
          Clock: (R) clk
       Endpoint: (R) gen_pipe[15].Pipe/Yo_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      56                  
       Uncertainty:-     100                  
     Required Time:=     844                  
      Launch Clock:-       0                  
         Data Path:-     422                  
             Slack:=     422                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  gen_pipe[14].Pipe/Xo_reg[16]/clk                            -       -        R     (arrival)          930    -     0     0       0    (-,-) 
  gen_pipe[14].Pipe/Xo_reg[16]/q                              (u)     clk->q   F     unmapped_d_flop      7 16.1     0   126     126    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g21/z              (u)     in_0->z  R     unmapped_not         2  4.6     0    11     137    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g28/z              (u)     in_1->z  F     unmapped_nor2        1  2.3     0    15     152    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g68/z              (u)     in_0->z  R     unmapped_not         2  4.6     0    11     163    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g69/z              (u)     in_1->z  F     unmapped_nand2       1  2.3     0    15     178    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g70/z              (u)     in_1->z  R     unmapped_nand2       3  6.9     0    21     199    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g110/z             (u)     in_1->z  F     unmapped_nand2       1  2.3     0    15     214    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g111/z             (u)     in_1->z  R     unmapped_nand2       5 11.5     0    25     239    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g161/z             (u)     in_0->z  F     unmapped_nand2       1  2.3     0    15     254    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g162/z             (u)     in_1->z  R     unmapped_nand2       9 20.7     0    31     286    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g201/z             (u)     in_1->z  F     unmapped_nand2       1  2.3     0    15     301    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g202/z             (u)     in_1->z  R     unmapped_nand2       5 11.5     0    25     326    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g212/z             (u)     in_0->z  F     unmapped_nand2       1  2.3     0    15     341    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g213/z             (u)     in_1->z  R     unmapped_nand2       1  2.3     0    15     356    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:sub_68_27/g266/z             (u)     in_0->z  R     unmapped_xnor2       1  2.3     0    33     389    (-,-) 
  gen_pipe[15].Pipe/AddSub_95_13:mux_return_AddSub_65_15/g1/z (u)     data0->z R     unmapped_bmux3       1  2.3     0    33     422    (-,-) 
  gen_pipe[15].Pipe/Yo_reg[20]/d                              -       -        R     unmapped_d_flop      1    -     -     0     422    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 04 2023  12:01:28 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

