<h1 id="Design/VerificationStatus07/10/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Wr Bandwidth coding done debug in progress  </li><li>pipe stage changes done waiting for SW update  </li><li>OTT limit changes are already done, waiting to tie CSR connections </li><li>Performance fix and area reduction changes done.   </li></ul></li><li>Verification<br/><ul><li>Error logging  bugs in 2.0.1 (possible errata issue) </li><li>Need to quantify performance testing requirements for partial and multi line transactions </li><li>2.2 Regression pass rate 100%</li><li>Oski assertion integration in progress<ul><li>working on making assertions configurable ETA 07/14</li></ul></li><li>Enable Xprop regressions. </li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>v2.2 PCIE non-coherent FIFO changes done</li><li>area improvement changes are done</li><li>dynamic OTT changes done pending CSR changes</li><li>Pragmas for coverage done</li><li>CD channel cleanup done</li><li>pipe stage parameter name change pending. </li></ul></li><li>Verification<br/><ul><li>Isolation mode failures. Have not been fixed.</li><li>2.2 regression pass rate 98.X%</li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>Unoptflat fixes 2 bugs.</li><li>Bug fix for hint case. </li></ul></li><li>Verification<br/><ul><li>CCP SB integration done waiting for CCP RTL issue to be resolved. </li><li>2.2 regression pass rate 96.5%</li><li>enable Xprop </li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>ECC64 and SFI priv ECC changes checked in </li><li>Fault controller and Fault checker changes are done .</li><li>unit level connections in progress ETA today. </li></ul></li><li>Verification<ul><li>Delay changes at block level verified. system level pending.</li><li>ECC changes verification pending.</li><li>investigate ECC generation and checker verification algorithm.</li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>RTL fix for pressure fix done. (1.6 port / Errata pending)</li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 99.2%<ul><li>3 signatures for power test</li><li>verification of flush and then power down.</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>NRU issue to be fixed</li></ul></li><li>Verification<ul><li>Bring up the CCP checker on multiple DMI and NCB configurations.  </li></ul></li></ul><h1 id="Design/VerificationStatus07/10/2017-System">System</h1><ul><li>RTL<br/><ul><li>DCE data width clean up</li><li>Resiliency wiring ETA today</li><li>Synthesis <ul><li>need to run for 2.2</li></ul></li></ul></li><li>Verification<ul><li>2.2 Regressions <ul><li>Fsys - 43.93%<ul><li>codgen related RTL generation issues </li></ul></li><li>Psys - 94.57%<ul><li>Checker issues related to victim buffer and coarse vectors</li></ul></li></ul></li></ul></li></ul>