#
# TODO: list of fixes, refactorings, optimizations and functionality for Avrora
#

================================ F I X E S ==================================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
    2   util  StringUtil floating point conversion
    2  probe  Fix BatteryMonitor hang problems
    1  input  Catch recursive include errors
    1  input  Implement fill with value .db directive
    1   devs  EEPROM read/write delays
    1   devs  IVSEL fuse support for bootloaders
    1  probe  Counters, branchcounters
    1   devs  PDATA broken (?)
    2  probe  getDataByte() calls from within watches
    3  radio  Partial preamble loss
    1   devs  Frame sizes in USART implementation
    2  radio  Delivery over SPI + transmission timing validation
    1    sim  Out of bound accesses to SRAM, flash, EEPROM

    1  probe  Fix SerialMonitor                                     (1.5.58)
    1  probe  Fix StackMonitor                                      (1.5.58)
    2   isdl  Fix Disassembler testcases for relative branches      (1.5.53)
    1   isdl  Fix negative branch offsets in disassembler           (1.5.53)
    3   isdl  Encodings for load / store instructions               (1.5.51)
    1   main  Fixed default foreground color                        (1.5.45)
    1  probe  NullPointerException inserting probe on invalid instr (1.5.43)
    1  probe  Probes inserted from within watches                   (1.5.43)
  2-3  input  Fix objdump preprocessor problems                     (1.5.xx)
    1  probe  Fixed breakpoints that were temporarily broken        (1.5.38)

======================== F U N C T I O N A L I T Y ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
  2-3  input  ELF format reader
    3   isdl  Generate assembler
    4   isdl  Generate Atmel parser
    2   isdl  Generate CFG builder
    2  probe  Introduce device instrumentation points
    3    sim  Support dynamic code update with SPM
    2  trace  Trace monitor (state, compress output, r/w vals)
    2    gdb  Support state update in gdb monitor
    2   prof  Profile monitor (diagnos, CFG, funcs, labels)
    3     ui  Interactive simulation monitor
    1    out  Improve program dumping format
    2   devs  Implement watchdog timer
    2  radio  Implement all radio frequency registers
    1   util  Implement Columnifier class
    2  probe  Implement probing of interrupts

    2    sim  PinWire and PinConnection code from Jacob Everist     (1.5.57)
    2    sim  Ability to boot from locations other than 0x0000      (1.5.54)
    4   isdl  Generate Disassembler                                 (1.5.51)
    2   isdl  Generate tests for Disassembler                       (1.5.50)
    1  probe  implemented simple call / return monitor              (1.5.42)
    1  probe  implemented simple command line probing of IORegs     (1.5.40)
    2  probe  Implement probing for IO registers                    (1.5.40)
    1   sim   new: ClockDomain, refactored MCU construction         (1.5.32)
    1  probe  FiniteStateMachine, probing                            (1.5.x)
    4  probe  Implement GDB server backend                           (1.4.0)
  2-3   isdl  Constant/copy propagation optimizations                (1.4.0)
    4    sim  Dynamic Basic Block Compiler                           (1.3.x)

========================= R E F A C T O R I N G S ===========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
    2    sim  Introduce Simulation class
    1    sim  global migrate to Clock, DerivedClock
    2   isdl  Declare state of processor explicitly
    2    sim  read/write vs get/set for State
    2   isdl  AlphaRenamer class for code processing
    2   test  Dependencies for test cases
    2   devs  ADC interface improvements
    1  radio  Radio transfer time calculation
    2  radio  Neighbor lists
    2  radio  RadioAir, distance calculations
  2-3  radio  RadioPacket refactoring, optimization
    3    sim  Implement one thread per processor model
    1   util  migrate to StringUtil.*
    1  probe  migrate to SourceMapping, remove Program.Location

    2    sim  Introduce SourceMapping class                         (1.5.42)
    1    sim  Rename and move IOReg interface out of State          (1.5.39)
    1    sim  Move timeouts out of Simulator                        (1.5.39)
    1  input  Added help for input formats                          (1.5.38)
    1  input  Moved handling of indirect edges to ProgramReader     (1.5.38)
    2  probe  Migrate sleep probe to FiniteStateMachine.Probe       (1.5.37)
  3-4   devs  Extract ATMega128L devices                            (1.5.37)
    2   help  global migrate to HelpSystem, HelpCategories          (1.5.30)
    1   main  Remove shortName from Action, MonitorFactory          (1.5.28)
    1   main  Move class maps and defaults to Defaults               (1.5.x)
    1    sim  Refactor microcontroller instantiation                 (1.5.x)
    1  input  Check for invalid register names                       (1.5.x)
  2-3    sim  Clean up event / verbose printing                      (1.4.0)
    2   isdl  Canonicalize isdl code generated                       (1.4.0)
    1    sim  Display seconds from Simulator.Printer                 (1.4.0)
    1    sim  Synchronize simulator output                           (1.4.0)

======================== O P T I M I Z A T I O N S ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
  1-2    sim  Interpreter inner loop optimization
  2-3    sim  Reduce interp. flags computations with xor's
    1    sim  Optimize DerivedClock for integer multiples
  2-3   isdl  Regeneration of Instr.* classes
    1    sim  Use sram[] array directly for interp. register ops
    1    sim  Convert all clock HZ references to ints
  1-2    sim  Convert deltaqueue to use ints instead of longs
  1-2    sim  Optimize FiniteStateMachine transitions
    2    sim  Word-aligned PC optimization
    1    sim  BCLR instruction should use SREG_reg directly

    1    sim  Allocate all SPI.Frame's statically                   (1.5.35)
    1    sim  Optimize getSP() and setSP() methods                  (1.5.31)
  1-2    sim  Consolidate regs and sram in interpreter               (1.5.x)
    1    sim  ProbedInstr refactoring                                (1.5.x)
    1    sim  Move boolean xor usages to !=                          (1.4.0)

======================== D O C U M E N T A T I O N ==========================
 Comp Module Item                                      Completion (Version)
-----------------------------------------------------------------------------
    3    all  Javadoc all classes more thoroughly
    3    all  Build more complex diagrams for website
    2    all  Create TODO list available on website
