//test bench for asynchronous up/down counter
module testbench();
reg [1:0]J,K;
reg clk,reset;
reg M;
wire [1:0]Q,Q_not;
up_downcounter uut(J,K,clk,reset,M,Q,Q_not);
initial begin
    clk=0;
    forever #5 clk=~clk;
end
initial begin
$monitor("%0dns:J=%b,K=%b,clk=%b,reset=%b,M=%b,Q=%b,Q_not=%b",
                $time,J,K,clk,reset,M,Q,Q_not);
 J=2'b11; K=2'b11;  
M=1;              
reset=0;#10;
reset=1; 
#70;
M=0;
reset=0;#10;
reset=1; 
#70;
$finish;
end               
endmodule
