// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/26/2021 19:04:38"

// 
// Device: Altera EP4CE15F23C8L Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Multiplier_32bit_TOP (
	clk,
	rst,
	startMul,
	IN,
	ResultBusOut,
	inReady,
	Accept,
	resultaccepted,
	resultready,
	Operationdone);
input 	clk;
input 	rst;
input 	startMul;
input 	[31:0] IN;
output 	[31:0] ResultBusOut;
input 	inReady;
output 	Accept;
input 	resultaccepted;
output 	resultready;
output 	Operationdone;

// Design Ports Information
// ResultBusOut[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[4]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[5]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[9]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[10]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[12]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[13]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[14]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[15]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[16]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[17]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[18]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[19]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[20]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[21]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[22]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[23]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[24]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[26]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[27]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[28]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[30]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultBusOut[31]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Accept	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resultready	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Operationdone	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inReady	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resultaccepted	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startMul	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[23]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[24]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[25]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[26]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[27]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[28]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[29]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[30]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[31]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[22]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[21]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[20]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[18]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[17]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[16]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[15]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[13]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[11]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[8]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IN[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Multiplier_32bit_TOP_v.sdo");
// synopsys translate_on

wire \ResultBusOut[0]~output_o ;
wire \ResultBusOut[1]~output_o ;
wire \ResultBusOut[2]~output_o ;
wire \ResultBusOut[3]~output_o ;
wire \ResultBusOut[4]~output_o ;
wire \ResultBusOut[5]~output_o ;
wire \ResultBusOut[6]~output_o ;
wire \ResultBusOut[7]~output_o ;
wire \ResultBusOut[8]~output_o ;
wire \ResultBusOut[9]~output_o ;
wire \ResultBusOut[10]~output_o ;
wire \ResultBusOut[11]~output_o ;
wire \ResultBusOut[12]~output_o ;
wire \ResultBusOut[13]~output_o ;
wire \ResultBusOut[14]~output_o ;
wire \ResultBusOut[15]~output_o ;
wire \ResultBusOut[16]~output_o ;
wire \ResultBusOut[17]~output_o ;
wire \ResultBusOut[18]~output_o ;
wire \ResultBusOut[19]~output_o ;
wire \ResultBusOut[20]~output_o ;
wire \ResultBusOut[21]~output_o ;
wire \ResultBusOut[22]~output_o ;
wire \ResultBusOut[23]~output_o ;
wire \ResultBusOut[24]~output_o ;
wire \ResultBusOut[25]~output_o ;
wire \ResultBusOut[26]~output_o ;
wire \ResultBusOut[27]~output_o ;
wire \ResultBusOut[28]~output_o ;
wire \ResultBusOut[29]~output_o ;
wire \ResultBusOut[30]~output_o ;
wire \ResultBusOut[31]~output_o ;
wire \Accept~output_o ;
wire \resultready~output_o ;
wire \Operationdone~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cu|Count[0]~5_combout ;
wire \~GND~combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \dp|Preg[22]~0_combout ;
wire \cu|Count[0]~6 ;
wire \cu|Count[1]~7_combout ;
wire \cu|Count[1]~8 ;
wire \cu|Count[2]~9_combout ;
wire \cu|Count[2]~10 ;
wire \cu|Count[3]~11_combout ;
wire \cu|WideAnd0~0_combout ;
wire \cu|Count[3]~12 ;
wire \cu|Count[4]~13_combout ;
wire \startMul~input_o ;
wire \cu|nstate.load~0_combout ;
wire \cu|pstate.load~q ;
wire \cu|Selector2~0_combout ;
wire \cu|pstate.shift~q ;
wire \cu|Selector1~0_combout ;
wire \cu|pstate.Init~q ;
wire \dp|Breg[23]~feeder_combout ;
wire \IN[0]~input_o ;
wire \Areg|parallel_out[0]~feeder_combout ;
wire \inReady~input_o ;
wire \IW|enA~0_combout ;
wire \Areg|Accepted~q ;
wire \IW|counter[0]~feeder_combout ;
wire \IW|enB~0_combout ;
wire \IW|enB~q ;
wire \Breg|always0~0_combout ;
wire \Breg|Accepted~q ;
wire \IW|always0~0_combout ;
wire \IW|enA~q ;
wire \Areg|always0~0_combout ;
wire \IN[2]~input_o ;
wire \Areg|parallel_out[2]~feeder_combout ;
wire \IN[3]~input_o ;
wire \Areg|parallel_out[3]~feeder_combout ;
wire \IN[4]~input_o ;
wire \IN[5]~input_o ;
wire \Areg|parallel_out[5]~feeder_combout ;
wire \IN[9]~input_o ;
wire \Areg|parallel_out[9]~feeder_combout ;
wire \IN[12]~input_o ;
wire \Areg|parallel_out[12]~feeder_combout ;
wire \IN[16]~input_o ;
wire \Areg|parallel_out[16]~feeder_combout ;
wire \dp|B_AND[0]~1_combout ;
wire \IN[1]~input_o ;
wire \dp|B_AND[1]~0_combout ;
wire \Breg|parallel_out[2]~feeder_combout ;
wire \dp|B_AND[2]~23_combout ;
wire \dp|B_AND[4]~21_combout ;
wire \IN[8]~input_o ;
wire \Breg|parallel_out[8]~feeder_combout ;
wire \dp|B_AND[8]~17_combout ;
wire \IN[10]~input_o ;
wire \Breg|parallel_out[10]~feeder_combout ;
wire \dp|B_AND[10]~15_combout ;
wire \IN[11]~input_o ;
wire \Breg|parallel_out[11]~feeder_combout ;
wire \dp|B_AND[11]~14_combout ;
wire \IN[15]~input_o ;
wire \Breg|parallel_out[15]~feeder_combout ;
wire \dp|B_AND[15]~10_combout ;
wire \IN[18]~input_o ;
wire \dp|B_AND[18]~7_combout ;
wire \IN[20]~input_o ;
wire \Breg|parallel_out[20]~feeder_combout ;
wire \dp|B_AND[20]~5_combout ;
wire \IN[21]~input_o ;
wire \dp|B_AND[21]~4_combout ;
wire \IN[22]~input_o ;
wire \Breg|parallel_out[22]~feeder_combout ;
wire \dp|B_AND[22]~3_combout ;
wire \IN[19]~input_o ;
wire \dp|B_AND[19]~6_combout ;
wire \IN[17]~input_o ;
wire \dp|B_AND[17]~8_combout ;
wire \Breg|parallel_out[16]~feeder_combout ;
wire \dp|B_AND[16]~9_combout ;
wire \IN[14]~input_o ;
wire \Breg|parallel_out[14]~feeder_combout ;
wire \dp|B_AND[14]~11_combout ;
wire \IN[13]~input_o ;
wire \Breg|parallel_out[13]~feeder_combout ;
wire \dp|B_AND[13]~12_combout ;
wire \Breg|parallel_out[12]~feeder_combout ;
wire \dp|B_AND[12]~13_combout ;
wire \Breg|parallel_out[9]~feeder_combout ;
wire \dp|B_AND[9]~16_combout ;
wire \IN[7]~input_o ;
wire \Breg|parallel_out[7]~feeder_combout ;
wire \dp|B_AND[7]~18_combout ;
wire \IN[6]~input_o ;
wire \Breg|parallel_out[6]~feeder_combout ;
wire \dp|B_AND[6]~19_combout ;
wire \Breg|parallel_out[5]~feeder_combout ;
wire \dp|B_AND[5]~20_combout ;
wire \dp|B_AND[3]~22_combout ;
wire \dp|AddBus[0]~1 ;
wire \dp|AddBus[1]~3 ;
wire \dp|AddBus[2]~5 ;
wire \dp|AddBus[3]~7 ;
wire \dp|AddBus[4]~9 ;
wire \dp|AddBus[5]~11 ;
wire \dp|AddBus[6]~13 ;
wire \dp|AddBus[7]~15 ;
wire \dp|AddBus[8]~17 ;
wire \dp|AddBus[9]~19 ;
wire \dp|AddBus[10]~21 ;
wire \dp|AddBus[11]~23 ;
wire \dp|AddBus[12]~25 ;
wire \dp|AddBus[13]~27 ;
wire \dp|AddBus[14]~29 ;
wire \dp|AddBus[15]~31 ;
wire \dp|AddBus[16]~33 ;
wire \dp|AddBus[17]~35 ;
wire \dp|AddBus[18]~37 ;
wire \dp|AddBus[19]~39 ;
wire \dp|AddBus[20]~41 ;
wire \dp|AddBus[21]~43 ;
wire \dp|AddBus[22]~45 ;
wire \dp|AddBus[23]~46_combout ;
wire \dp|Preg~24_combout ;
wire \dp|AddBus[22]~44_combout ;
wire \dp|Preg~23_combout ;
wire \dp|AddBus[21]~42_combout ;
wire \dp|Preg~22_combout ;
wire \dp|AddBus[20]~40_combout ;
wire \dp|Preg~21_combout ;
wire \dp|AddBus[19]~38_combout ;
wire \dp|Preg~20_combout ;
wire \dp|AddBus[18]~36_combout ;
wire \dp|Preg~19_combout ;
wire \dp|AddBus[17]~34_combout ;
wire \dp|Preg~18_combout ;
wire \dp|AddBus[16]~32_combout ;
wire \dp|Preg~17_combout ;
wire \dp|AddBus[15]~30_combout ;
wire \dp|Preg~16_combout ;
wire \dp|AddBus[14]~28_combout ;
wire \dp|Preg~15_combout ;
wire \dp|AddBus[13]~26_combout ;
wire \dp|Preg~14_combout ;
wire \dp|AddBus[12]~24_combout ;
wire \dp|Preg~13_combout ;
wire \dp|AddBus[11]~22_combout ;
wire \dp|Preg~12_combout ;
wire \dp|AddBus[10]~20_combout ;
wire \dp|Preg~11_combout ;
wire \dp|AddBus[9]~18_combout ;
wire \dp|Preg~10_combout ;
wire \dp|AddBus[8]~16_combout ;
wire \dp|Preg~9_combout ;
wire \dp|AddBus[7]~14_combout ;
wire \dp|Preg~8_combout ;
wire \dp|AddBus[6]~12_combout ;
wire \dp|Preg~7_combout ;
wire \dp|AddBus[5]~10_combout ;
wire \dp|Preg~6_combout ;
wire \dp|AddBus[4]~8_combout ;
wire \dp|Preg~5_combout ;
wire \dp|AddBus[3]~6_combout ;
wire \dp|Preg~4_combout ;
wire \dp|AddBus[2]~4_combout ;
wire \dp|Preg~3_combout ;
wire \dp|AddBus[1]~2_combout ;
wire \dp|Preg~1_combout ;
wire \dp|AddBus[0]~0_combout ;
wire \dp|Areg~0_combout ;
wire \Areg|parallel_out[22]~feeder_combout ;
wire \dp|Areg~1_combout ;
wire \dp|Areg[9]~2_combout ;
wire \Areg|parallel_out[21]~feeder_combout ;
wire \dp|Areg~24_combout ;
wire \Areg|parallel_out[20]~feeder_combout ;
wire \dp|Areg~23_combout ;
wire \Areg|parallel_out[19]~feeder_combout ;
wire \dp|Areg~22_combout ;
wire \dp|Areg~21_combout ;
wire \dp|Areg~20_combout ;
wire \dp|Areg~19_combout ;
wire \Areg|parallel_out[15]~feeder_combout ;
wire \dp|Areg~18_combout ;
wire \Areg|parallel_out[14]~feeder_combout ;
wire \dp|Areg~17_combout ;
wire \Areg|parallel_out[13]~feeder_combout ;
wire \dp|Areg~16_combout ;
wire \dp|Areg~15_combout ;
wire \Areg|parallel_out[11]~feeder_combout ;
wire \dp|Areg~14_combout ;
wire \Areg|parallel_out[10]~feeder_combout ;
wire \dp|Areg~13_combout ;
wire \dp|Areg~12_combout ;
wire \Areg|parallel_out[8]~feeder_combout ;
wire \dp|Areg~11_combout ;
wire \Areg|parallel_out[7]~feeder_combout ;
wire \dp|Areg~10_combout ;
wire \Areg|parallel_out[6]~feeder_combout ;
wire \dp|Areg~9_combout ;
wire \dp|Areg~8_combout ;
wire \dp|Areg~7_combout ;
wire \dp|Areg~6_combout ;
wire \dp|Areg~5_combout ;
wire \dp|Areg~4_combout ;
wire \dp|Areg~3_combout ;
wire \dp|B_AND[23]~2_combout ;
wire \dp|AddBus[23]~47 ;
wire \dp|Add0~0_combout ;
wire \dp|Preg~2_combout ;
wire \Norm|ResultMul_normalised[23]~1_combout ;
wire \Norm|ResultMul_normalised[24]~0_combout ;
wire \OW|ResultBus[0]~32_combout ;
wire \resultaccepted~input_o ;
wire \OW|Operationdone~0_combout ;
wire \OW|Operationdone~q ;
wire \cu|Selector0~0_combout ;
wire \cu|Selector0~1_combout ;
wire \cu|pstate.Idle~q ;
wire \OW|ResultBus[0]~34_combout ;
wire \Rreg|parallel_out[0]~reg0_q ;
wire \Rreg|parallel_out[0]~enfeeder_combout ;
wire \Rreg|parallel_out[0]~en_q ;
wire \Norm|ResultMul_normalised[25]~2_combout ;
wire \OW|ResultBus[0]~33 ;
wire \OW|ResultBus[1]~35_combout ;
wire \Rreg|parallel_out[1]~reg0feeder_combout ;
wire \Rreg|parallel_out[1]~reg0_q ;
wire \Rreg|parallel_out[1]~enfeeder_combout ;
wire \Rreg|parallel_out[1]~en_q ;
wire \Norm|ResultMul_normalised[26]~3_combout ;
wire \OW|ResultBus[1]~36 ;
wire \OW|ResultBus[2]~37_combout ;
wire \Rreg|parallel_out[2]~reg0feeder_combout ;
wire \Rreg|parallel_out[2]~reg0_q ;
wire \Rreg|parallel_out[2]~enfeeder_combout ;
wire \Rreg|parallel_out[2]~en_q ;
wire \Norm|ResultMul_normalised[27]~4_combout ;
wire \OW|ResultBus[2]~38 ;
wire \OW|ResultBus[3]~39_combout ;
wire \Rreg|parallel_out[3]~reg0feeder_combout ;
wire \Rreg|parallel_out[3]~reg0_q ;
wire \Rreg|parallel_out[3]~enfeeder_combout ;
wire \Rreg|parallel_out[3]~en_q ;
wire \Norm|ResultMul_normalised[28]~5_combout ;
wire \OW|ResultBus[3]~40 ;
wire \OW|ResultBus[4]~41_combout ;
wire \Rreg|parallel_out[4]~reg0feeder_combout ;
wire \Rreg|parallel_out[4]~reg0_q ;
wire \Rreg|parallel_out[4]~enfeeder_combout ;
wire \Rreg|parallel_out[4]~en_q ;
wire \Norm|ResultMul_normalised[29]~6_combout ;
wire \OW|ResultBus[4]~42 ;
wire \OW|ResultBus[5]~43_combout ;
wire \Rreg|parallel_out[5]~reg0feeder_combout ;
wire \Rreg|parallel_out[5]~reg0_q ;
wire \Rreg|parallel_out[5]~enfeeder_combout ;
wire \Rreg|parallel_out[5]~en_q ;
wire \Norm|ResultMul_normalised[30]~7_combout ;
wire \OW|ResultBus[5]~44 ;
wire \OW|ResultBus[6]~45_combout ;
wire \Rreg|parallel_out[6]~reg0_q ;
wire \Rreg|parallel_out[6]~enfeeder_combout ;
wire \Rreg|parallel_out[6]~en_q ;
wire \Norm|ResultMul_normalised[31]~8_combout ;
wire \OW|ResultBus[6]~46 ;
wire \OW|ResultBus[7]~47_combout ;
wire \Rreg|parallel_out[7]~reg0feeder_combout ;
wire \Rreg|parallel_out[7]~reg0_q ;
wire \Rreg|parallel_out[7]~enfeeder_combout ;
wire \Rreg|parallel_out[7]~en_q ;
wire \Norm|ResultMul_normalised[32]~9_combout ;
wire \OW|ResultBus[7]~48 ;
wire \OW|ResultBus[8]~49_combout ;
wire \Rreg|parallel_out[8]~reg0_q ;
wire \Rreg|parallel_out[8]~enfeeder_combout ;
wire \Rreg|parallel_out[8]~en_q ;
wire \Norm|ResultMul_normalised[33]~10_combout ;
wire \OW|ResultBus[8]~50 ;
wire \OW|ResultBus[9]~51_combout ;
wire \Rreg|parallel_out[9]~reg0feeder_combout ;
wire \Rreg|parallel_out[9]~reg0_q ;
wire \Rreg|parallel_out[9]~enfeeder_combout ;
wire \Rreg|parallel_out[9]~en_q ;
wire \Norm|ResultMul_normalised[34]~11_combout ;
wire \OW|ResultBus[9]~52 ;
wire \OW|ResultBus[10]~53_combout ;
wire \Rreg|parallel_out[10]~reg0feeder_combout ;
wire \Rreg|parallel_out[10]~reg0_q ;
wire \Rreg|parallel_out[10]~enfeeder_combout ;
wire \Rreg|parallel_out[10]~en_q ;
wire \Norm|ResultMul_normalised[35]~12_combout ;
wire \OW|ResultBus[10]~54 ;
wire \OW|ResultBus[11]~55_combout ;
wire \Rreg|parallel_out[11]~reg0feeder_combout ;
wire \Rreg|parallel_out[11]~reg0_q ;
wire \Rreg|parallel_out[11]~enfeeder_combout ;
wire \Rreg|parallel_out[11]~en_q ;
wire \Norm|ResultMul_normalised[36]~13_combout ;
wire \OW|ResultBus[11]~56 ;
wire \OW|ResultBus[12]~57_combout ;
wire \Rreg|parallel_out[12]~reg0_q ;
wire \Rreg|parallel_out[12]~enfeeder_combout ;
wire \Rreg|parallel_out[12]~en_q ;
wire \Norm|ResultMul_normalised[37]~14_combout ;
wire \OW|ResultBus[12]~58 ;
wire \OW|ResultBus[13]~59_combout ;
wire \Rreg|parallel_out[13]~reg0feeder_combout ;
wire \Rreg|parallel_out[13]~reg0_q ;
wire \Rreg|parallel_out[13]~enfeeder_combout ;
wire \Rreg|parallel_out[13]~en_q ;
wire \Norm|ResultMul_normalised[38]~15_combout ;
wire \OW|ResultBus[13]~60 ;
wire \OW|ResultBus[14]~61_combout ;
wire \Rreg|parallel_out[14]~reg0feeder_combout ;
wire \Rreg|parallel_out[14]~reg0_q ;
wire \Rreg|parallel_out[14]~enfeeder_combout ;
wire \Rreg|parallel_out[14]~en_q ;
wire \Norm|ResultMul_normalised[39]~16_combout ;
wire \OW|ResultBus[14]~62 ;
wire \OW|ResultBus[15]~63_combout ;
wire \Rreg|parallel_out[15]~reg0feeder_combout ;
wire \Rreg|parallel_out[15]~reg0_q ;
wire \Rreg|parallel_out[15]~enfeeder_combout ;
wire \Rreg|parallel_out[15]~en_q ;
wire \Norm|ResultMul_normalised[40]~17_combout ;
wire \OW|ResultBus[15]~64 ;
wire \OW|ResultBus[16]~65_combout ;
wire \Rreg|parallel_out[16]~reg0_q ;
wire \Rreg|parallel_out[16]~enfeeder_combout ;
wire \Rreg|parallel_out[16]~en_q ;
wire \Norm|ResultMul_normalised[41]~18_combout ;
wire \OW|ResultBus[16]~66 ;
wire \OW|ResultBus[17]~67_combout ;
wire \Rreg|parallel_out[17]~reg0feeder_combout ;
wire \Rreg|parallel_out[17]~reg0_q ;
wire \Rreg|parallel_out[17]~enfeeder_combout ;
wire \Rreg|parallel_out[17]~en_q ;
wire \Norm|ResultMul_normalised[42]~19_combout ;
wire \OW|ResultBus[17]~68 ;
wire \OW|ResultBus[18]~69_combout ;
wire \Rreg|parallel_out[18]~reg0feeder_combout ;
wire \Rreg|parallel_out[18]~reg0_q ;
wire \Rreg|parallel_out[18]~enfeeder_combout ;
wire \Rreg|parallel_out[18]~en_q ;
wire \Norm|ResultMul_normalised[43]~20_combout ;
wire \OW|ResultBus[18]~70 ;
wire \OW|ResultBus[19]~71_combout ;
wire \Rreg|parallel_out[19]~reg0feeder_combout ;
wire \Rreg|parallel_out[19]~reg0_q ;
wire \Rreg|parallel_out[19]~enfeeder_combout ;
wire \Rreg|parallel_out[19]~en_q ;
wire \Norm|ResultMul_normalised[44]~21_combout ;
wire \OW|ResultBus[19]~72 ;
wire \OW|ResultBus[20]~73_combout ;
wire \Rreg|parallel_out[20]~reg0feeder_combout ;
wire \Rreg|parallel_out[20]~reg0_q ;
wire \Rreg|parallel_out[20]~enfeeder_combout ;
wire \Rreg|parallel_out[20]~en_q ;
wire \Norm|ResultMul_normalised[45]~22_combout ;
wire \OW|ResultBus[20]~74 ;
wire \OW|ResultBus[21]~75_combout ;
wire \Rreg|parallel_out[21]~reg0feeder_combout ;
wire \Rreg|parallel_out[21]~reg0_q ;
wire \Rreg|parallel_out[21]~enfeeder_combout ;
wire \Rreg|parallel_out[21]~en_q ;
wire \Norm|ResultMul_normalised[46]~23_combout ;
wire \OW|ResultBus[21]~76 ;
wire \OW|ResultBus[22]~77_combout ;
wire \Rreg|parallel_out[22]~reg0feeder_combout ;
wire \Rreg|parallel_out[22]~reg0_q ;
wire \Rreg|parallel_out[22]~enfeeder_combout ;
wire \Rreg|parallel_out[22]~en_q ;
wire \IN[23]~input_o ;
wire \Breg|parallel_out[23]~feeder_combout ;
wire \add|Add0~0_combout ;
wire \Norm|Add1~0_combout ;
wire \OW|ResultBus[23]~79_combout ;
wire \Rreg|parallel_out[23]~reg0_q ;
wire \Rreg|parallel_out[23]~enfeeder_combout ;
wire \Rreg|parallel_out[23]~en_q ;
wire \IN[24]~input_o ;
wire \add|Add0~1 ;
wire \add|Add0~2_combout ;
wire \subtract|Add0~0_combout ;
wire \Norm|Add1~1 ;
wire \Norm|Add1~2_combout ;
wire \OW|ResultBus[23]~80 ;
wire \OW|ResultBus[24]~81_combout ;
wire \Rreg|parallel_out[24]~reg0feeder_combout ;
wire \Rreg|parallel_out[24]~reg0_q ;
wire \Rreg|parallel_out[24]~enfeeder_combout ;
wire \Rreg|parallel_out[24]~en_q ;
wire \IN[25]~input_o ;
wire \add|Add0~3 ;
wire \add|Add0~4_combout ;
wire \subtract|Add0~1 ;
wire \subtract|Add0~2_combout ;
wire \Norm|Add1~3 ;
wire \Norm|Add1~4_combout ;
wire \OW|ResultBus[24]~82 ;
wire \OW|ResultBus[25]~83_combout ;
wire \Rreg|parallel_out[25]~reg0feeder_combout ;
wire \Rreg|parallel_out[25]~reg0_q ;
wire \Rreg|parallel_out[25]~enfeeder_combout ;
wire \Rreg|parallel_out[25]~en_q ;
wire \IN[26]~input_o ;
wire \add|Add0~5 ;
wire \add|Add0~6_combout ;
wire \subtract|Add0~3 ;
wire \subtract|Add0~4_combout ;
wire \Norm|Add1~5 ;
wire \Norm|Add1~6_combout ;
wire \OW|ResultBus[25]~84 ;
wire \OW|ResultBus[26]~85_combout ;
wire \Rreg|parallel_out[26]~reg0feeder_combout ;
wire \Rreg|parallel_out[26]~reg0_q ;
wire \Rreg|parallel_out[26]~enfeeder_combout ;
wire \Rreg|parallel_out[26]~en_q ;
wire \IN[27]~input_o ;
wire \add|Add0~7 ;
wire \add|Add0~8_combout ;
wire \subtract|Add0~5 ;
wire \subtract|Add0~6_combout ;
wire \Norm|Add1~7 ;
wire \Norm|Add1~8_combout ;
wire \OW|ResultBus[26]~86 ;
wire \OW|ResultBus[27]~87_combout ;
wire \Rreg|parallel_out[27]~reg0feeder_combout ;
wire \Rreg|parallel_out[27]~reg0_q ;
wire \Rreg|parallel_out[27]~enfeeder_combout ;
wire \Rreg|parallel_out[27]~en_q ;
wire \IN[28]~input_o ;
wire \add|Add0~9 ;
wire \add|Add0~10_combout ;
wire \subtract|Add0~7 ;
wire \subtract|Add0~8_combout ;
wire \Norm|Add1~9 ;
wire \Norm|Add1~10_combout ;
wire \OW|ResultBus[27]~88 ;
wire \OW|ResultBus[28]~89_combout ;
wire \Rreg|parallel_out[28]~reg0feeder_combout ;
wire \Rreg|parallel_out[28]~reg0_q ;
wire \Rreg|parallel_out[28]~enfeeder_combout ;
wire \Rreg|parallel_out[28]~en_q ;
wire \IN[29]~input_o ;
wire \add|Add0~11 ;
wire \add|Add0~12_combout ;
wire \subtract|Add0~9 ;
wire \subtract|Add0~10_combout ;
wire \Norm|Add1~11 ;
wire \Norm|Add1~12_combout ;
wire \OW|ResultBus[28]~90 ;
wire \OW|ResultBus[29]~91_combout ;
wire \Rreg|parallel_out[29]~reg0feeder_combout ;
wire \Rreg|parallel_out[29]~reg0_q ;
wire \Rreg|parallel_out[29]~enfeeder_combout ;
wire \Rreg|parallel_out[29]~en_q ;
wire \IN[30]~input_o ;
wire \add|Add0~13 ;
wire \add|Add0~14_combout ;
wire \subtract|Add0~11 ;
wire \subtract|Add0~12_combout ;
wire \Norm|Add1~13 ;
wire \Norm|Add1~14_combout ;
wire \OW|ResultBus[29]~92 ;
wire \OW|ResultBus[30]~93_combout ;
wire \Rreg|parallel_out[30]~reg0feeder_combout ;
wire \Rreg|parallel_out[30]~reg0_q ;
wire \Rreg|parallel_out[30]~enfeeder_combout ;
wire \Rreg|parallel_out[30]~en_q ;
wire \IN[31]~input_o ;
wire \Areg|parallel_out[31]~feeder_combout ;
wire \Breg|parallel_out[31]~feeder_combout ;
wire \OW|ResultBus[31]~95_combout ;
wire \Rreg|parallel_out[31]~reg0feeder_combout ;
wire \Rreg|parallel_out[31]~reg0_q ;
wire \Rreg|parallel_out[31]~enfeeder_combout ;
wire \Rreg|parallel_out[31]~en_q ;
wire \Accept~0_combout ;
wire \OW|ResultBus[0]~31_combout ;
wire \OW|resultready~q ;
wire [31:0] \IW|counter ;
wire [23:0] \dp|Areg ;
wire [31:0] \OW|ResultBus ;
wire [31:0] \Breg|parallel_out ;
wire [4:0] \cu|Count ;
wire [23:0] \dp|Preg ;
wire [31:0] \Areg|parallel_out ;
wire [23:0] \dp|Breg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \ResultBusOut[0]~output (
	.i(\Rreg|parallel_out[0]~reg0_q ),
	.oe(\Rreg|parallel_out[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[0]~output .bus_hold = "false";
defparam \ResultBusOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \ResultBusOut[1]~output (
	.i(\Rreg|parallel_out[1]~reg0_q ),
	.oe(\Rreg|parallel_out[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[1]~output .bus_hold = "false";
defparam \ResultBusOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \ResultBusOut[2]~output (
	.i(\Rreg|parallel_out[2]~reg0_q ),
	.oe(\Rreg|parallel_out[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[2]~output .bus_hold = "false";
defparam \ResultBusOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \ResultBusOut[3]~output (
	.i(\Rreg|parallel_out[3]~reg0_q ),
	.oe(\Rreg|parallel_out[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[3]~output .bus_hold = "false";
defparam \ResultBusOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \ResultBusOut[4]~output (
	.i(\Rreg|parallel_out[4]~reg0_q ),
	.oe(\Rreg|parallel_out[4]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[4]~output .bus_hold = "false";
defparam \ResultBusOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \ResultBusOut[5]~output (
	.i(\Rreg|parallel_out[5]~reg0_q ),
	.oe(\Rreg|parallel_out[5]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[5]~output .bus_hold = "false";
defparam \ResultBusOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \ResultBusOut[6]~output (
	.i(\Rreg|parallel_out[6]~reg0_q ),
	.oe(\Rreg|parallel_out[6]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[6]~output .bus_hold = "false";
defparam \ResultBusOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \ResultBusOut[7]~output (
	.i(\Rreg|parallel_out[7]~reg0_q ),
	.oe(\Rreg|parallel_out[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[7]~output .bus_hold = "false";
defparam \ResultBusOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \ResultBusOut[8]~output (
	.i(\Rreg|parallel_out[8]~reg0_q ),
	.oe(\Rreg|parallel_out[8]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[8]~output .bus_hold = "false";
defparam \ResultBusOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \ResultBusOut[9]~output (
	.i(\Rreg|parallel_out[9]~reg0_q ),
	.oe(\Rreg|parallel_out[9]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[9]~output .bus_hold = "false";
defparam \ResultBusOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \ResultBusOut[10]~output (
	.i(\Rreg|parallel_out[10]~reg0_q ),
	.oe(\Rreg|parallel_out[10]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[10]~output .bus_hold = "false";
defparam \ResultBusOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \ResultBusOut[11]~output (
	.i(\Rreg|parallel_out[11]~reg0_q ),
	.oe(\Rreg|parallel_out[11]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[11]~output .bus_hold = "false";
defparam \ResultBusOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \ResultBusOut[12]~output (
	.i(\Rreg|parallel_out[12]~reg0_q ),
	.oe(\Rreg|parallel_out[12]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[12]~output .bus_hold = "false";
defparam \ResultBusOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \ResultBusOut[13]~output (
	.i(\Rreg|parallel_out[13]~reg0_q ),
	.oe(\Rreg|parallel_out[13]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[13]~output .bus_hold = "false";
defparam \ResultBusOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \ResultBusOut[14]~output (
	.i(\Rreg|parallel_out[14]~reg0_q ),
	.oe(\Rreg|parallel_out[14]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[14]~output .bus_hold = "false";
defparam \ResultBusOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \ResultBusOut[15]~output (
	.i(\Rreg|parallel_out[15]~reg0_q ),
	.oe(\Rreg|parallel_out[15]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[15]~output .bus_hold = "false";
defparam \ResultBusOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N9
cycloneive_io_obuf \ResultBusOut[16]~output (
	.i(\Rreg|parallel_out[16]~reg0_q ),
	.oe(\Rreg|parallel_out[16]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[16]~output .bus_hold = "false";
defparam \ResultBusOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \ResultBusOut[17]~output (
	.i(\Rreg|parallel_out[17]~reg0_q ),
	.oe(\Rreg|parallel_out[17]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[17]~output .bus_hold = "false";
defparam \ResultBusOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \ResultBusOut[18]~output (
	.i(\Rreg|parallel_out[18]~reg0_q ),
	.oe(\Rreg|parallel_out[18]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[18]~output .bus_hold = "false";
defparam \ResultBusOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \ResultBusOut[19]~output (
	.i(\Rreg|parallel_out[19]~reg0_q ),
	.oe(\Rreg|parallel_out[19]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[19]~output .bus_hold = "false";
defparam \ResultBusOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \ResultBusOut[20]~output (
	.i(\Rreg|parallel_out[20]~reg0_q ),
	.oe(\Rreg|parallel_out[20]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[20]~output .bus_hold = "false";
defparam \ResultBusOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \ResultBusOut[21]~output (
	.i(\Rreg|parallel_out[21]~reg0_q ),
	.oe(\Rreg|parallel_out[21]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[21]~output .bus_hold = "false";
defparam \ResultBusOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \ResultBusOut[22]~output (
	.i(\Rreg|parallel_out[22]~reg0_q ),
	.oe(\Rreg|parallel_out[22]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[22]~output .bus_hold = "false";
defparam \ResultBusOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \ResultBusOut[23]~output (
	.i(\Rreg|parallel_out[23]~reg0_q ),
	.oe(\Rreg|parallel_out[23]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[23]~output .bus_hold = "false";
defparam \ResultBusOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \ResultBusOut[24]~output (
	.i(\Rreg|parallel_out[24]~reg0_q ),
	.oe(\Rreg|parallel_out[24]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[24]~output .bus_hold = "false";
defparam \ResultBusOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \ResultBusOut[25]~output (
	.i(\Rreg|parallel_out[25]~reg0_q ),
	.oe(\Rreg|parallel_out[25]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[25]~output .bus_hold = "false";
defparam \ResultBusOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \ResultBusOut[26]~output (
	.i(\Rreg|parallel_out[26]~reg0_q ),
	.oe(\Rreg|parallel_out[26]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[26]~output .bus_hold = "false";
defparam \ResultBusOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \ResultBusOut[27]~output (
	.i(\Rreg|parallel_out[27]~reg0_q ),
	.oe(\Rreg|parallel_out[27]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[27]~output .bus_hold = "false";
defparam \ResultBusOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \ResultBusOut[28]~output (
	.i(\Rreg|parallel_out[28]~reg0_q ),
	.oe(\Rreg|parallel_out[28]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[28]~output .bus_hold = "false";
defparam \ResultBusOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \ResultBusOut[29]~output (
	.i(\Rreg|parallel_out[29]~reg0_q ),
	.oe(\Rreg|parallel_out[29]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[29]~output .bus_hold = "false";
defparam \ResultBusOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \ResultBusOut[30]~output (
	.i(\Rreg|parallel_out[30]~reg0_q ),
	.oe(\Rreg|parallel_out[30]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[30]~output .bus_hold = "false";
defparam \ResultBusOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ResultBusOut[31]~output (
	.i(\Rreg|parallel_out[31]~reg0_q ),
	.oe(\Rreg|parallel_out[31]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultBusOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultBusOut[31]~output .bus_hold = "false";
defparam \ResultBusOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \Accept~output (
	.i(\Accept~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Accept~output_o ),
	.obar());
// synopsys translate_off
defparam \Accept~output .bus_hold = "false";
defparam \Accept~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \resultready~output (
	.i(\OW|resultready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\resultready~output_o ),
	.obar());
// synopsys translate_off
defparam \resultready~output .bus_hold = "false";
defparam \resultready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \Operationdone~output (
	.i(\OW|Operationdone~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Operationdone~output_o ),
	.obar());
// synopsys translate_off
defparam \Operationdone~output .bus_hold = "false";
defparam \Operationdone~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cycloneive_lcell_comb \cu|Count[0]~5 (
// Equation(s):
// \cu|Count[0]~5_combout  = \cu|Count [0] $ (VCC)
// \cu|Count[0]~6  = CARRY(\cu|Count [0])

	.dataa(\cu|Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cu|Count[0]~5_combout ),
	.cout(\cu|Count[0]~6 ));
// synopsys translate_off
defparam \cu|Count[0]~5 .lut_mask = 16'h55AA;
defparam \cu|Count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cycloneive_lcell_comb \dp|Preg[22]~0 (
// Equation(s):
// \dp|Preg[22]~0_combout  = \cu|pstate.shift~q  $ (\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(\cu|pstate.shift~q ),
	.datac(gnd),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg[22]~0 .lut_mask = 16'h33CC;
defparam \dp|Preg[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N11
dffeas \cu|Count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Count[0]~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.Init~q ),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Count[0] .is_wysiwyg = "true";
defparam \cu|Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneive_lcell_comb \cu|Count[1]~7 (
// Equation(s):
// \cu|Count[1]~7_combout  = (\cu|Count [1] & (!\cu|Count[0]~6 )) # (!\cu|Count [1] & ((\cu|Count[0]~6 ) # (GND)))
// \cu|Count[1]~8  = CARRY((!\cu|Count[0]~6 ) # (!\cu|Count [1]))

	.dataa(\cu|Count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cu|Count[0]~6 ),
	.combout(\cu|Count[1]~7_combout ),
	.cout(\cu|Count[1]~8 ));
// synopsys translate_off
defparam \cu|Count[1]~7 .lut_mask = 16'h5A5F;
defparam \cu|Count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N13
dffeas \cu|Count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Count[1]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.Init~q ),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Count[1] .is_wysiwyg = "true";
defparam \cu|Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cycloneive_lcell_comb \cu|Count[2]~9 (
// Equation(s):
// \cu|Count[2]~9_combout  = (\cu|Count [2] & (\cu|Count[1]~8  $ (GND))) # (!\cu|Count [2] & (!\cu|Count[1]~8  & VCC))
// \cu|Count[2]~10  = CARRY((\cu|Count [2] & !\cu|Count[1]~8 ))

	.dataa(gnd),
	.datab(\cu|Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cu|Count[1]~8 ),
	.combout(\cu|Count[2]~9_combout ),
	.cout(\cu|Count[2]~10 ));
// synopsys translate_off
defparam \cu|Count[2]~9 .lut_mask = 16'hC30C;
defparam \cu|Count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N15
dffeas \cu|Count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Count[2]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.Init~q ),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Count[2] .is_wysiwyg = "true";
defparam \cu|Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneive_lcell_comb \cu|Count[3]~11 (
// Equation(s):
// \cu|Count[3]~11_combout  = (\cu|Count [3] & (!\cu|Count[2]~10 )) # (!\cu|Count [3] & ((\cu|Count[2]~10 ) # (GND)))
// \cu|Count[3]~12  = CARRY((!\cu|Count[2]~10 ) # (!\cu|Count [3]))

	.dataa(gnd),
	.datab(\cu|Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cu|Count[2]~10 ),
	.combout(\cu|Count[3]~11_combout ),
	.cout(\cu|Count[3]~12 ));
// synopsys translate_off
defparam \cu|Count[3]~11 .lut_mask = 16'h3C3F;
defparam \cu|Count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N17
dffeas \cu|Count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Count[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.Init~q ),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Count[3] .is_wysiwyg = "true";
defparam \cu|Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cycloneive_lcell_comb \cu|WideAnd0~0 (
// Equation(s):
// \cu|WideAnd0~0_combout  = (\cu|Count [1] & (\cu|Count [3] & (\cu|Count [2] & \cu|Count [0])))

	.dataa(\cu|Count [1]),
	.datab(\cu|Count [3]),
	.datac(\cu|Count [2]),
	.datad(\cu|Count [0]),
	.cin(gnd),
	.combout(\cu|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cu|WideAnd0~0 .lut_mask = 16'h8000;
defparam \cu|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneive_lcell_comb \cu|Count[4]~13 (
// Equation(s):
// \cu|Count[4]~13_combout  = \cu|Count[3]~12  $ (!\cu|Count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cu|Count [4]),
	.cin(\cu|Count[3]~12 ),
	.combout(\cu|Count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cu|Count[4]~13 .lut_mask = 16'hF00F;
defparam \cu|Count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \cu|Count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Count[4]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.Init~q ),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cu|Count[4] .is_wysiwyg = "true";
defparam \cu|Count[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneive_io_ibuf \startMul~input (
	.i(startMul),
	.ibar(gnd),
	.o(\startMul~input_o ));
// synopsys translate_off
defparam \startMul~input .bus_hold = "false";
defparam \startMul~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cycloneive_lcell_comb \cu|nstate.load~0 (
// Equation(s):
// \cu|nstate.load~0_combout  = (!\startMul~input_o  & \cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\startMul~input_o ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\cu|nstate.load~0_combout ),
	.cout());
// synopsys translate_off
defparam \cu|nstate.load~0 .lut_mask = 16'h0F00;
defparam \cu|nstate.load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N1
dffeas \cu|pstate.load (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|nstate.load~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|pstate.load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cu|pstate.load .is_wysiwyg = "true";
defparam \cu|pstate.load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cycloneive_lcell_comb \cu|Selector2~0 (
// Equation(s):
// \cu|Selector2~0_combout  = (\cu|pstate.load~q ) # ((\cu|pstate.shift~q  & ((!\cu|Count [4]) # (!\cu|WideAnd0~0_combout ))))

	.dataa(\cu|WideAnd0~0_combout ),
	.datab(\cu|Count [4]),
	.datac(\cu|pstate.shift~q ),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\cu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cu|Selector2~0 .lut_mask = 16'hFF70;
defparam \cu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N29
dffeas \cu|pstate.shift (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|pstate.shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cu|pstate.shift .is_wysiwyg = "true";
defparam \cu|pstate.shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cycloneive_lcell_comb \cu|Selector1~0 (
// Equation(s):
// \cu|Selector1~0_combout  = (!\cu|pstate.shift~q  & (\startMul~input_o  & !\cu|pstate.load~q ))

	.dataa(gnd),
	.datab(\cu|pstate.shift~q ),
	.datac(\startMul~input_o ),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\cu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cu|Selector1~0 .lut_mask = 16'h0030;
defparam \cu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N21
dffeas \cu|pstate.Init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|pstate.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cu|pstate.Init .is_wysiwyg = "true";
defparam \cu|pstate.Init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cycloneive_lcell_comb \dp|Breg[23]~feeder (
// Equation(s):
// \dp|Breg[23]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Breg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Breg[23]~feeder .lut_mask = 16'hFFFF;
defparam \dp|Breg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N11
dffeas \dp|Breg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Breg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[23] .is_wysiwyg = "true";
defparam \dp|Breg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cycloneive_io_ibuf \IN[0]~input (
	.i(IN[0]),
	.ibar(gnd),
	.o(\IN[0]~input_o ));
// synopsys translate_off
defparam \IN[0]~input .bus_hold = "false";
defparam \IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneive_lcell_comb \Areg|parallel_out[0]~feeder (
// Equation(s):
// \Areg|parallel_out[0]~feeder_combout  = \IN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[0]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \inReady~input (
	.i(inReady),
	.ibar(gnd),
	.o(\inReady~input_o ));
// synopsys translate_off
defparam \inReady~input .bus_hold = "false";
defparam \inReady~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneive_lcell_comb \IW|enA~0 (
// Equation(s):
// \IW|enA~0_combout  = !\IW|enA~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IW|enA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IW|enA~0_combout ),
	.cout());
// synopsys translate_off
defparam \IW|enA~0 .lut_mask = 16'h0F0F;
defparam \IW|enA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \Areg|Accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Areg|always0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Accepted .is_wysiwyg = "true";
defparam \Areg|Accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneive_lcell_comb \IW|counter[0]~feeder (
// Equation(s):
// \IW|counter[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\IW|counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IW|counter[0]~feeder .lut_mask = 16'hFFFF;
defparam \IW|counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \IW|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IW|counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IW|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IW|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IW|counter[0] .is_wysiwyg = "true";
defparam \IW|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cycloneive_lcell_comb \IW|enB~0 (
// Equation(s):
// \IW|enB~0_combout  = !\IW|enB~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IW|enB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IW|enB~0_combout ),
	.cout());
// synopsys translate_off
defparam \IW|enB~0 .lut_mask = 16'h0F0F;
defparam \IW|enB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N3
dffeas \IW|enB (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IW|enB~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IW|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IW|enB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IW|enB .is_wysiwyg = "true";
defparam \IW|enB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneive_lcell_comb \Breg|always0~0 (
// Equation(s):
// \Breg|always0~0_combout  = (\inReady~input_o  & \IW|enB~q )

	.dataa(\inReady~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IW|enB~q ),
	.cin(gnd),
	.combout(\Breg|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|always0~0 .lut_mask = 16'hAA00;
defparam \Breg|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \Breg|Accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|always0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Accepted .is_wysiwyg = "true";
defparam \Breg|Accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneive_lcell_comb \IW|always0~0 (
// Equation(s):
// \IW|always0~0_combout  = (!\Areg|Accepted~q  & (!\IW|counter [0] & (!\Breg|Accepted~q  & \inReady~input_o )))

	.dataa(\Areg|Accepted~q ),
	.datab(\IW|counter [0]),
	.datac(\Breg|Accepted~q ),
	.datad(\inReady~input_o ),
	.cin(gnd),
	.combout(\IW|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IW|always0~0 .lut_mask = 16'h0100;
defparam \IW|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \IW|enA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IW|enA~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IW|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IW|enA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IW|enA .is_wysiwyg = "true";
defparam \IW|enA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \Areg|always0~0 (
// Equation(s):
// \Areg|always0~0_combout  = (\inReady~input_o  & !\IW|enA~q )

	.dataa(\inReady~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IW|enA~q ),
	.cin(gnd),
	.combout(\Areg|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|always0~0 .lut_mask = 16'h00AA;
defparam \Areg|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N7
dffeas \Areg|parallel_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[0] .is_wysiwyg = "true";
defparam \Areg|parallel_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N1
cycloneive_io_ibuf \IN[2]~input (
	.i(IN[2]),
	.ibar(gnd),
	.o(\IN[2]~input_o ));
// synopsys translate_off
defparam \IN[2]~input .bus_hold = "false";
defparam \IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneive_lcell_comb \Areg|parallel_out[2]~feeder (
// Equation(s):
// \Areg|parallel_out[2]~feeder_combout  = \IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[2]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[2]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \Areg|parallel_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[2] .is_wysiwyg = "true";
defparam \Areg|parallel_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \IN[3]~input (
	.i(IN[3]),
	.ibar(gnd),
	.o(\IN[3]~input_o ));
// synopsys translate_off
defparam \IN[3]~input .bus_hold = "false";
defparam \IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneive_lcell_comb \Areg|parallel_out[3]~feeder (
// Equation(s):
// \Areg|parallel_out[3]~feeder_combout  = \IN[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[3]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[3]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \Areg|parallel_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[3] .is_wysiwyg = "true";
defparam \Areg|parallel_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneive_io_ibuf \IN[4]~input (
	.i(IN[4]),
	.ibar(gnd),
	.o(\IN[4]~input_o ));
// synopsys translate_off
defparam \IN[4]~input .bus_hold = "false";
defparam \IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \Areg|parallel_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[4]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[4] .is_wysiwyg = "true";
defparam \Areg|parallel_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cycloneive_io_ibuf \IN[5]~input (
	.i(IN[5]),
	.ibar(gnd),
	.o(\IN[5]~input_o ));
// synopsys translate_off
defparam \IN[5]~input .bus_hold = "false";
defparam \IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneive_lcell_comb \Areg|parallel_out[5]~feeder (
// Equation(s):
// \Areg|parallel_out[5]~feeder_combout  = \IN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[5]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[5]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N1
dffeas \Areg|parallel_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[5] .is_wysiwyg = "true";
defparam \Areg|parallel_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneive_io_ibuf \IN[9]~input (
	.i(IN[9]),
	.ibar(gnd),
	.o(\IN[9]~input_o ));
// synopsys translate_off
defparam \IN[9]~input .bus_hold = "false";
defparam \IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cycloneive_lcell_comb \Areg|parallel_out[9]~feeder (
// Equation(s):
// \Areg|parallel_out[9]~feeder_combout  = \IN[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[9]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[9]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N5
dffeas \Areg|parallel_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[9] .is_wysiwyg = "true";
defparam \Areg|parallel_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cycloneive_io_ibuf \IN[12]~input (
	.i(IN[12]),
	.ibar(gnd),
	.o(\IN[12]~input_o ));
// synopsys translate_off
defparam \IN[12]~input .bus_hold = "false";
defparam \IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N30
cycloneive_lcell_comb \Areg|parallel_out[12]~feeder (
// Equation(s):
// \Areg|parallel_out[12]~feeder_combout  = \IN[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[12]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N31
dffeas \Areg|parallel_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[12] .is_wysiwyg = "true";
defparam \Areg|parallel_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N29
cycloneive_io_ibuf \IN[16]~input (
	.i(IN[16]),
	.ibar(gnd),
	.o(\IN[16]~input_o ));
// synopsys translate_off
defparam \IN[16]~input .bus_hold = "false";
defparam \IN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cycloneive_lcell_comb \Areg|parallel_out[16]~feeder (
// Equation(s):
// \Areg|parallel_out[16]~feeder_combout  = \IN[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[16]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[16]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \Areg|parallel_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[16] .is_wysiwyg = "true";
defparam \Areg|parallel_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y27_N27
dffeas \Breg|parallel_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[0]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[0] .is_wysiwyg = "true";
defparam \Breg|parallel_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N5
dffeas \dp|Breg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[0] .is_wysiwyg = "true";
defparam \dp|Breg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N4
cycloneive_lcell_comb \dp|B_AND[0]~1 (
// Equation(s):
// \dp|B_AND[0]~1_combout  = (\dp|Areg [0] & (\dp|Breg [0] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [0]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[0]~1 .lut_mask = 16'hC000;
defparam \dp|B_AND[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N1
cycloneive_io_ibuf \IN[1]~input (
	.i(IN[1]),
	.ibar(gnd),
	.o(\IN[1]~input_o ));
// synopsys translate_off
defparam \IN[1]~input .bus_hold = "false";
defparam \IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y27_N23
dffeas \Breg|parallel_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[1]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[1] .is_wysiwyg = "true";
defparam \Breg|parallel_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N7
dffeas \dp|Breg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[1] .is_wysiwyg = "true";
defparam \dp|Breg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N6
cycloneive_lcell_comb \dp|B_AND[1]~0 (
// Equation(s):
// \dp|B_AND[1]~0_combout  = (\dp|Areg [0] & (\dp|Breg [1] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [1]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[1]~0 .lut_mask = 16'hC000;
defparam \dp|B_AND[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneive_lcell_comb \Breg|parallel_out[2]~feeder (
// Equation(s):
// \Breg|parallel_out[2]~feeder_combout  = \IN[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[2]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[2]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \Breg|parallel_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[2] .is_wysiwyg = "true";
defparam \Breg|parallel_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N19
dffeas \dp|Breg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[2] .is_wysiwyg = "true";
defparam \dp|Breg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cycloneive_lcell_comb \dp|B_AND[2]~23 (
// Equation(s):
// \dp|B_AND[2]~23_combout  = (\dp|Areg [0] & (\dp|Breg [2] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [2]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[2]~23 .lut_mask = 16'hC000;
defparam \dp|B_AND[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \Breg|parallel_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[4]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[4] .is_wysiwyg = "true";
defparam \Breg|parallel_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N3
dffeas \dp|Breg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[4] .is_wysiwyg = "true";
defparam \dp|Breg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N2
cycloneive_lcell_comb \dp|B_AND[4]~21 (
// Equation(s):
// \dp|B_AND[4]~21_combout  = (\dp|Areg [0] & (\dp|Breg [4] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [4]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[4]~21 .lut_mask = 16'hC000;
defparam \dp|B_AND[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N29
cycloneive_io_ibuf \IN[8]~input (
	.i(IN[8]),
	.ibar(gnd),
	.o(\IN[8]~input_o ));
// synopsys translate_off
defparam \IN[8]~input .bus_hold = "false";
defparam \IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N2
cycloneive_lcell_comb \Breg|parallel_out[8]~feeder (
// Equation(s):
// \Breg|parallel_out[8]~feeder_combout  = \IN[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[8]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[8]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N3
dffeas \Breg|parallel_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[8] .is_wysiwyg = "true";
defparam \Breg|parallel_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N31
dffeas \dp|Breg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [8]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[8] .is_wysiwyg = "true";
defparam \dp|Breg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N30
cycloneive_lcell_comb \dp|B_AND[8]~17 (
// Equation(s):
// \dp|B_AND[8]~17_combout  = (\dp|Areg [0] & (\dp|Breg [8] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [8]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[8]~17 .lut_mask = 16'hC000;
defparam \dp|B_AND[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N15
cycloneive_io_ibuf \IN[10]~input (
	.i(IN[10]),
	.ibar(gnd),
	.o(\IN[10]~input_o ));
// synopsys translate_off
defparam \IN[10]~input .bus_hold = "false";
defparam \IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cycloneive_lcell_comb \Breg|parallel_out[10]~feeder (
// Equation(s):
// \Breg|parallel_out[10]~feeder_combout  = \IN[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[10]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N27
dffeas \Breg|parallel_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[10] .is_wysiwyg = "true";
defparam \Breg|parallel_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N15
dffeas \dp|Breg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [10]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[10] .is_wysiwyg = "true";
defparam \dp|Breg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N14
cycloneive_lcell_comb \dp|B_AND[10]~15 (
// Equation(s):
// \dp|B_AND[10]~15_combout  = (\dp|Areg [0] & (\dp|Breg [10] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [10]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[10]~15 .lut_mask = 16'hC000;
defparam \dp|B_AND[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneive_io_ibuf \IN[11]~input (
	.i(IN[11]),
	.ibar(gnd),
	.o(\IN[11]~input_o ));
// synopsys translate_off
defparam \IN[11]~input .bus_hold = "false";
defparam \IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cycloneive_lcell_comb \Breg|parallel_out[11]~feeder (
// Equation(s):
// \Breg|parallel_out[11]~feeder_combout  = \IN[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[11]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N21
dffeas \Breg|parallel_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[11] .is_wysiwyg = "true";
defparam \Breg|parallel_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N21
dffeas \dp|Breg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [11]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[11] .is_wysiwyg = "true";
defparam \dp|Breg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N20
cycloneive_lcell_comb \dp|B_AND[11]~14 (
// Equation(s):
// \dp|B_AND[11]~14_combout  = (\dp|Areg [0] & (\dp|Breg [11] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [11]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[11]~14 .lut_mask = 16'hC000;
defparam \dp|B_AND[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \IN[15]~input (
	.i(IN[15]),
	.ibar(gnd),
	.o(\IN[15]~input_o ));
// synopsys translate_off
defparam \IN[15]~input .bus_hold = "false";
defparam \IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cycloneive_lcell_comb \Breg|parallel_out[15]~feeder (
// Equation(s):
// \Breg|parallel_out[15]~feeder_combout  = \IN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[15]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[15]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N15
dffeas \Breg|parallel_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[15] .is_wysiwyg = "true";
defparam \Breg|parallel_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N31
dffeas \dp|Breg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [15]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[15] .is_wysiwyg = "true";
defparam \dp|Breg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cycloneive_lcell_comb \dp|B_AND[15]~10 (
// Equation(s):
// \dp|B_AND[15]~10_combout  = (\dp|Areg [0] & (\dp|Breg [15] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [15]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[15]~10 .lut_mask = 16'hC000;
defparam \dp|B_AND[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneive_io_ibuf \IN[18]~input (
	.i(IN[18]),
	.ibar(gnd),
	.o(\IN[18]~input_o ));
// synopsys translate_off
defparam \IN[18]~input .bus_hold = "false";
defparam \IN[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y26_N27
dffeas \Breg|parallel_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[18]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[18] .is_wysiwyg = "true";
defparam \Breg|parallel_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N3
dffeas \dp|Breg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [18]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[18] .is_wysiwyg = "true";
defparam \dp|Breg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N2
cycloneive_lcell_comb \dp|B_AND[18]~7 (
// Equation(s):
// \dp|B_AND[18]~7_combout  = (\dp|Areg [0] & (\dp|Breg [18] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [18]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[18]~7 .lut_mask = 16'hC000;
defparam \dp|B_AND[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneive_io_ibuf \IN[20]~input (
	.i(IN[20]),
	.ibar(gnd),
	.o(\IN[20]~input_o ));
// synopsys translate_off
defparam \IN[20]~input .bus_hold = "false";
defparam \IN[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cycloneive_lcell_comb \Breg|parallel_out[20]~feeder (
// Equation(s):
// \Breg|parallel_out[20]~feeder_combout  = \IN[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[20]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[20]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N31
dffeas \Breg|parallel_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[20] .is_wysiwyg = "true";
defparam \Breg|parallel_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N21
dffeas \dp|Breg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [20]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[20] .is_wysiwyg = "true";
defparam \dp|Breg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cycloneive_lcell_comb \dp|B_AND[20]~5 (
// Equation(s):
// \dp|B_AND[20]~5_combout  = (\dp|Areg [0] & (\dp|Breg [20] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [20]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[20]~5 .lut_mask = 16'hC000;
defparam \dp|B_AND[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneive_io_ibuf \IN[21]~input (
	.i(IN[21]),
	.ibar(gnd),
	.o(\IN[21]~input_o ));
// synopsys translate_off
defparam \IN[21]~input .bus_hold = "false";
defparam \IN[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \Breg|parallel_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[21]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[21] .is_wysiwyg = "true";
defparam \Breg|parallel_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \dp|Breg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [21]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[21] .is_wysiwyg = "true";
defparam \dp|Breg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cycloneive_lcell_comb \dp|B_AND[21]~4 (
// Equation(s):
// \dp|B_AND[21]~4_combout  = (\dp|Areg [0] & (\dp|Breg [21] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [21]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[21]~4 .lut_mask = 16'hC000;
defparam \dp|B_AND[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneive_io_ibuf \IN[22]~input (
	.i(IN[22]),
	.ibar(gnd),
	.o(\IN[22]~input_o ));
// synopsys translate_off
defparam \IN[22]~input .bus_hold = "false";
defparam \IN[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneive_lcell_comb \Breg|parallel_out[22]~feeder (
// Equation(s):
// \Breg|parallel_out[22]~feeder_combout  = \IN[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[22]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[22]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \Breg|parallel_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[22] .is_wysiwyg = "true";
defparam \Breg|parallel_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \dp|Breg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [22]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[22] .is_wysiwyg = "true";
defparam \dp|Breg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cycloneive_lcell_comb \dp|B_AND[22]~3 (
// Equation(s):
// \dp|B_AND[22]~3_combout  = (\dp|Areg [0] & (\dp|Breg [22] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [22]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[22]~3 .lut_mask = 16'hC000;
defparam \dp|B_AND[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \IN[19]~input (
	.i(IN[19]),
	.ibar(gnd),
	.o(\IN[19]~input_o ));
// synopsys translate_off
defparam \IN[19]~input .bus_hold = "false";
defparam \IN[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y26_N23
dffeas \Breg|parallel_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[19]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[19] .is_wysiwyg = "true";
defparam \Breg|parallel_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \dp|Breg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [19]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[19] .is_wysiwyg = "true";
defparam \dp|Breg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cycloneive_lcell_comb \dp|B_AND[19]~6 (
// Equation(s):
// \dp|B_AND[19]~6_combout  = (\dp|Areg [0] & (\dp|Breg [19] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [19]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[19]~6 .lut_mask = 16'hC000;
defparam \dp|B_AND[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N8
cycloneive_io_ibuf \IN[17]~input (
	.i(IN[17]),
	.ibar(gnd),
	.o(\IN[17]~input_o ));
// synopsys translate_off
defparam \IN[17]~input .bus_hold = "false";
defparam \IN[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \Breg|parallel_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[17]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[17] .is_wysiwyg = "true";
defparam \Breg|parallel_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \dp|Breg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [17]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[17] .is_wysiwyg = "true";
defparam \dp|Breg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cycloneive_lcell_comb \dp|B_AND[17]~8 (
// Equation(s):
// \dp|B_AND[17]~8_combout  = (\dp|Areg [0] & (\dp|Breg [17] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [17]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[17]~8 .lut_mask = 16'hC000;
defparam \dp|B_AND[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneive_lcell_comb \Breg|parallel_out[16]~feeder (
// Equation(s):
// \Breg|parallel_out[16]~feeder_combout  = \IN[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[16]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[16]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N13
dffeas \Breg|parallel_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[16] .is_wysiwyg = "true";
defparam \Breg|parallel_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N11
dffeas \dp|Breg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [16]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[16] .is_wysiwyg = "true";
defparam \dp|Breg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cycloneive_lcell_comb \dp|B_AND[16]~9 (
// Equation(s):
// \dp|B_AND[16]~9_combout  = (\dp|Areg [0] & (\dp|Breg [16] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [16]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[16]~9 .lut_mask = 16'hC000;
defparam \dp|B_AND[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N22
cycloneive_io_ibuf \IN[14]~input (
	.i(IN[14]),
	.ibar(gnd),
	.o(\IN[14]~input_o ));
// synopsys translate_off
defparam \IN[14]~input .bus_hold = "false";
defparam \IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cycloneive_lcell_comb \Breg|parallel_out[14]~feeder (
// Equation(s):
// \Breg|parallel_out[14]~feeder_combout  = \IN[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[14]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[14]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N5
dffeas \Breg|parallel_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[14] .is_wysiwyg = "true";
defparam \Breg|parallel_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N17
dffeas \dp|Breg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[14] .is_wysiwyg = "true";
defparam \dp|Breg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cycloneive_lcell_comb \dp|B_AND[14]~11 (
// Equation(s):
// \dp|B_AND[14]~11_combout  = (\dp|Areg [0] & (\dp|Breg [14] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [14]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[14]~11 .lut_mask = 16'hC000;
defparam \dp|B_AND[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N1
cycloneive_io_ibuf \IN[13]~input (
	.i(IN[13]),
	.ibar(gnd),
	.o(\IN[13]~input_o ));
// synopsys translate_off
defparam \IN[13]~input .bus_hold = "false";
defparam \IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneive_lcell_comb \Breg|parallel_out[13]~feeder (
// Equation(s):
// \Breg|parallel_out[13]~feeder_combout  = \IN[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[13]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \Breg|parallel_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[13] .is_wysiwyg = "true";
defparam \Breg|parallel_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \dp|Breg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [13]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[13] .is_wysiwyg = "true";
defparam \dp|Breg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cycloneive_lcell_comb \dp|B_AND[13]~12 (
// Equation(s):
// \dp|B_AND[13]~12_combout  = (\dp|Areg [0] & (\dp|Breg [13] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [13]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[13]~12 .lut_mask = 16'hC000;
defparam \dp|B_AND[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N14
cycloneive_lcell_comb \Breg|parallel_out[12]~feeder (
// Equation(s):
// \Breg|parallel_out[12]~feeder_combout  = \IN[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[12]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N15
dffeas \Breg|parallel_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[12] .is_wysiwyg = "true";
defparam \Breg|parallel_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N27
dffeas \dp|Breg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [12]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[12] .is_wysiwyg = "true";
defparam \dp|Breg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cycloneive_lcell_comb \dp|B_AND[12]~13 (
// Equation(s):
// \dp|B_AND[12]~13_combout  = (\dp|Areg [0] & (\dp|Breg [12] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [12]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[12]~13 .lut_mask = 16'hC000;
defparam \dp|B_AND[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cycloneive_lcell_comb \Breg|parallel_out[9]~feeder (
// Equation(s):
// \Breg|parallel_out[9]~feeder_combout  = \IN[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[9]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[9]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N1
dffeas \Breg|parallel_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[9] .is_wysiwyg = "true";
defparam \Breg|parallel_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N29
dffeas \dp|Breg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[9] .is_wysiwyg = "true";
defparam \dp|Breg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cycloneive_lcell_comb \dp|B_AND[9]~16 (
// Equation(s):
// \dp|B_AND[9]~16_combout  = (\dp|Areg [0] & (\dp|Breg [9] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [9]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[9]~16 .lut_mask = 16'hC000;
defparam \dp|B_AND[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \IN[7]~input (
	.i(IN[7]),
	.ibar(gnd),
	.o(\IN[7]~input_o ));
// synopsys translate_off
defparam \IN[7]~input .bus_hold = "false";
defparam \IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N8
cycloneive_lcell_comb \Breg|parallel_out[7]~feeder (
// Equation(s):
// \Breg|parallel_out[7]~feeder_combout  = \IN[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[7]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[7]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N9
dffeas \Breg|parallel_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[7] .is_wysiwyg = "true";
defparam \Breg|parallel_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N9
dffeas \dp|Breg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[7] .is_wysiwyg = "true";
defparam \dp|Breg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cycloneive_lcell_comb \dp|B_AND[7]~18 (
// Equation(s):
// \dp|B_AND[7]~18_combout  = (\dp|Areg [0] & (\dp|Breg [7] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [7]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[7]~18 .lut_mask = 16'hC000;
defparam \dp|B_AND[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N1
cycloneive_io_ibuf \IN[6]~input (
	.i(IN[6]),
	.ibar(gnd),
	.o(\IN[6]~input_o ));
// synopsys translate_off
defparam \IN[6]~input .bus_hold = "false";
defparam \IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cycloneive_lcell_comb \Breg|parallel_out[6]~feeder (
// Equation(s):
// \Breg|parallel_out[6]~feeder_combout  = \IN[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[6]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[6]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \Breg|parallel_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[6] .is_wysiwyg = "true";
defparam \Breg|parallel_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N23
dffeas \dp|Breg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[6] .is_wysiwyg = "true";
defparam \dp|Breg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N22
cycloneive_lcell_comb \dp|B_AND[6]~19 (
// Equation(s):
// \dp|B_AND[6]~19_combout  = (\dp|Areg [0] & (\dp|Breg [6] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [6]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[6]~19 .lut_mask = 16'hC000;
defparam \dp|B_AND[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneive_lcell_comb \Breg|parallel_out[5]~feeder (
// Equation(s):
// \Breg|parallel_out[5]~feeder_combout  = \IN[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[5]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[5]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \Breg|parallel_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[5] .is_wysiwyg = "true";
defparam \Breg|parallel_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N25
dffeas \dp|Breg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[5] .is_wysiwyg = "true";
defparam \dp|Breg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cycloneive_lcell_comb \dp|B_AND[5]~20 (
// Equation(s):
// \dp|B_AND[5]~20_combout  = (\dp|Areg [0] & (\dp|Breg [5] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [5]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[5]~20 .lut_mask = 16'hC000;
defparam \dp|B_AND[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N21
dffeas \Breg|parallel_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[3]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[3] .is_wysiwyg = "true";
defparam \Breg|parallel_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y27_N13
dffeas \dp|Breg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Breg|parallel_out [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cu|pstate.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Breg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Breg[3] .is_wysiwyg = "true";
defparam \dp|Breg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N12
cycloneive_lcell_comb \dp|B_AND[3]~22 (
// Equation(s):
// \dp|B_AND[3]~22_combout  = (\dp|Areg [0] & (\dp|Breg [3] & \cu|pstate.shift~q ))

	.dataa(gnd),
	.datab(\dp|Areg [0]),
	.datac(\dp|Breg [3]),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[3]~22 .lut_mask = 16'hC000;
defparam \dp|B_AND[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cycloneive_lcell_comb \dp|AddBus[0]~0 (
// Equation(s):
// \dp|AddBus[0]~0_combout  = (\dp|B_AND[0]~1_combout  & (\dp|Preg [0] $ (VCC))) # (!\dp|B_AND[0]~1_combout  & (\dp|Preg [0] & VCC))
// \dp|AddBus[0]~1  = CARRY((\dp|B_AND[0]~1_combout  & \dp|Preg [0]))

	.dataa(\dp|B_AND[0]~1_combout ),
	.datab(\dp|Preg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dp|AddBus[0]~0_combout ),
	.cout(\dp|AddBus[0]~1 ));
// synopsys translate_off
defparam \dp|AddBus[0]~0 .lut_mask = 16'h6688;
defparam \dp|AddBus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N10
cycloneive_lcell_comb \dp|AddBus[1]~2 (
// Equation(s):
// \dp|AddBus[1]~2_combout  = (\dp|B_AND[1]~0_combout  & ((\dp|Preg [1] & (\dp|AddBus[0]~1  & VCC)) # (!\dp|Preg [1] & (!\dp|AddBus[0]~1 )))) # (!\dp|B_AND[1]~0_combout  & ((\dp|Preg [1] & (!\dp|AddBus[0]~1 )) # (!\dp|Preg [1] & ((\dp|AddBus[0]~1 ) # 
// (GND)))))
// \dp|AddBus[1]~3  = CARRY((\dp|B_AND[1]~0_combout  & (!\dp|Preg [1] & !\dp|AddBus[0]~1 )) # (!\dp|B_AND[1]~0_combout  & ((!\dp|AddBus[0]~1 ) # (!\dp|Preg [1]))))

	.dataa(\dp|B_AND[1]~0_combout ),
	.datab(\dp|Preg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[0]~1 ),
	.combout(\dp|AddBus[1]~2_combout ),
	.cout(\dp|AddBus[1]~3 ));
// synopsys translate_off
defparam \dp|AddBus[1]~2 .lut_mask = 16'h9617;
defparam \dp|AddBus[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N12
cycloneive_lcell_comb \dp|AddBus[2]~4 (
// Equation(s):
// \dp|AddBus[2]~4_combout  = ((\dp|B_AND[2]~23_combout  $ (\dp|Preg [2] $ (!\dp|AddBus[1]~3 )))) # (GND)
// \dp|AddBus[2]~5  = CARRY((\dp|B_AND[2]~23_combout  & ((\dp|Preg [2]) # (!\dp|AddBus[1]~3 ))) # (!\dp|B_AND[2]~23_combout  & (\dp|Preg [2] & !\dp|AddBus[1]~3 )))

	.dataa(\dp|B_AND[2]~23_combout ),
	.datab(\dp|Preg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[1]~3 ),
	.combout(\dp|AddBus[2]~4_combout ),
	.cout(\dp|AddBus[2]~5 ));
// synopsys translate_off
defparam \dp|AddBus[2]~4 .lut_mask = 16'h698E;
defparam \dp|AddBus[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N14
cycloneive_lcell_comb \dp|AddBus[3]~6 (
// Equation(s):
// \dp|AddBus[3]~6_combout  = (\dp|Preg [3] & ((\dp|B_AND[3]~22_combout  & (\dp|AddBus[2]~5  & VCC)) # (!\dp|B_AND[3]~22_combout  & (!\dp|AddBus[2]~5 )))) # (!\dp|Preg [3] & ((\dp|B_AND[3]~22_combout  & (!\dp|AddBus[2]~5 )) # (!\dp|B_AND[3]~22_combout  & 
// ((\dp|AddBus[2]~5 ) # (GND)))))
// \dp|AddBus[3]~7  = CARRY((\dp|Preg [3] & (!\dp|B_AND[3]~22_combout  & !\dp|AddBus[2]~5 )) # (!\dp|Preg [3] & ((!\dp|AddBus[2]~5 ) # (!\dp|B_AND[3]~22_combout ))))

	.dataa(\dp|Preg [3]),
	.datab(\dp|B_AND[3]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[2]~5 ),
	.combout(\dp|AddBus[3]~6_combout ),
	.cout(\dp|AddBus[3]~7 ));
// synopsys translate_off
defparam \dp|AddBus[3]~6 .lut_mask = 16'h9617;
defparam \dp|AddBus[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cycloneive_lcell_comb \dp|AddBus[4]~8 (
// Equation(s):
// \dp|AddBus[4]~8_combout  = ((\dp|B_AND[4]~21_combout  $ (\dp|Preg [4] $ (!\dp|AddBus[3]~7 )))) # (GND)
// \dp|AddBus[4]~9  = CARRY((\dp|B_AND[4]~21_combout  & ((\dp|Preg [4]) # (!\dp|AddBus[3]~7 ))) # (!\dp|B_AND[4]~21_combout  & (\dp|Preg [4] & !\dp|AddBus[3]~7 )))

	.dataa(\dp|B_AND[4]~21_combout ),
	.datab(\dp|Preg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[3]~7 ),
	.combout(\dp|AddBus[4]~8_combout ),
	.cout(\dp|AddBus[4]~9 ));
// synopsys translate_off
defparam \dp|AddBus[4]~8 .lut_mask = 16'h698E;
defparam \dp|AddBus[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N18
cycloneive_lcell_comb \dp|AddBus[5]~10 (
// Equation(s):
// \dp|AddBus[5]~10_combout  = (\dp|Preg [5] & ((\dp|B_AND[5]~20_combout  & (\dp|AddBus[4]~9  & VCC)) # (!\dp|B_AND[5]~20_combout  & (!\dp|AddBus[4]~9 )))) # (!\dp|Preg [5] & ((\dp|B_AND[5]~20_combout  & (!\dp|AddBus[4]~9 )) # (!\dp|B_AND[5]~20_combout  & 
// ((\dp|AddBus[4]~9 ) # (GND)))))
// \dp|AddBus[5]~11  = CARRY((\dp|Preg [5] & (!\dp|B_AND[5]~20_combout  & !\dp|AddBus[4]~9 )) # (!\dp|Preg [5] & ((!\dp|AddBus[4]~9 ) # (!\dp|B_AND[5]~20_combout ))))

	.dataa(\dp|Preg [5]),
	.datab(\dp|B_AND[5]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[4]~9 ),
	.combout(\dp|AddBus[5]~10_combout ),
	.cout(\dp|AddBus[5]~11 ));
// synopsys translate_off
defparam \dp|AddBus[5]~10 .lut_mask = 16'h9617;
defparam \dp|AddBus[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N20
cycloneive_lcell_comb \dp|AddBus[6]~12 (
// Equation(s):
// \dp|AddBus[6]~12_combout  = ((\dp|Preg [6] $ (\dp|B_AND[6]~19_combout  $ (!\dp|AddBus[5]~11 )))) # (GND)
// \dp|AddBus[6]~13  = CARRY((\dp|Preg [6] & ((\dp|B_AND[6]~19_combout ) # (!\dp|AddBus[5]~11 ))) # (!\dp|Preg [6] & (\dp|B_AND[6]~19_combout  & !\dp|AddBus[5]~11 )))

	.dataa(\dp|Preg [6]),
	.datab(\dp|B_AND[6]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[5]~11 ),
	.combout(\dp|AddBus[6]~12_combout ),
	.cout(\dp|AddBus[6]~13 ));
// synopsys translate_off
defparam \dp|AddBus[6]~12 .lut_mask = 16'h698E;
defparam \dp|AddBus[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N22
cycloneive_lcell_comb \dp|AddBus[7]~14 (
// Equation(s):
// \dp|AddBus[7]~14_combout  = (\dp|Preg [7] & ((\dp|B_AND[7]~18_combout  & (\dp|AddBus[6]~13  & VCC)) # (!\dp|B_AND[7]~18_combout  & (!\dp|AddBus[6]~13 )))) # (!\dp|Preg [7] & ((\dp|B_AND[7]~18_combout  & (!\dp|AddBus[6]~13 )) # (!\dp|B_AND[7]~18_combout  & 
// ((\dp|AddBus[6]~13 ) # (GND)))))
// \dp|AddBus[7]~15  = CARRY((\dp|Preg [7] & (!\dp|B_AND[7]~18_combout  & !\dp|AddBus[6]~13 )) # (!\dp|Preg [7] & ((!\dp|AddBus[6]~13 ) # (!\dp|B_AND[7]~18_combout ))))

	.dataa(\dp|Preg [7]),
	.datab(\dp|B_AND[7]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[6]~13 ),
	.combout(\dp|AddBus[7]~14_combout ),
	.cout(\dp|AddBus[7]~15 ));
// synopsys translate_off
defparam \dp|AddBus[7]~14 .lut_mask = 16'h9617;
defparam \dp|AddBus[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N24
cycloneive_lcell_comb \dp|AddBus[8]~16 (
// Equation(s):
// \dp|AddBus[8]~16_combout  = ((\dp|B_AND[8]~17_combout  $ (\dp|Preg [8] $ (!\dp|AddBus[7]~15 )))) # (GND)
// \dp|AddBus[8]~17  = CARRY((\dp|B_AND[8]~17_combout  & ((\dp|Preg [8]) # (!\dp|AddBus[7]~15 ))) # (!\dp|B_AND[8]~17_combout  & (\dp|Preg [8] & !\dp|AddBus[7]~15 )))

	.dataa(\dp|B_AND[8]~17_combout ),
	.datab(\dp|Preg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[7]~15 ),
	.combout(\dp|AddBus[8]~16_combout ),
	.cout(\dp|AddBus[8]~17 ));
// synopsys translate_off
defparam \dp|AddBus[8]~16 .lut_mask = 16'h698E;
defparam \dp|AddBus[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N26
cycloneive_lcell_comb \dp|AddBus[9]~18 (
// Equation(s):
// \dp|AddBus[9]~18_combout  = (\dp|Preg [9] & ((\dp|B_AND[9]~16_combout  & (\dp|AddBus[8]~17  & VCC)) # (!\dp|B_AND[9]~16_combout  & (!\dp|AddBus[8]~17 )))) # (!\dp|Preg [9] & ((\dp|B_AND[9]~16_combout  & (!\dp|AddBus[8]~17 )) # (!\dp|B_AND[9]~16_combout  & 
// ((\dp|AddBus[8]~17 ) # (GND)))))
// \dp|AddBus[9]~19  = CARRY((\dp|Preg [9] & (!\dp|B_AND[9]~16_combout  & !\dp|AddBus[8]~17 )) # (!\dp|Preg [9] & ((!\dp|AddBus[8]~17 ) # (!\dp|B_AND[9]~16_combout ))))

	.dataa(\dp|Preg [9]),
	.datab(\dp|B_AND[9]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[8]~17 ),
	.combout(\dp|AddBus[9]~18_combout ),
	.cout(\dp|AddBus[9]~19 ));
// synopsys translate_off
defparam \dp|AddBus[9]~18 .lut_mask = 16'h9617;
defparam \dp|AddBus[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N28
cycloneive_lcell_comb \dp|AddBus[10]~20 (
// Equation(s):
// \dp|AddBus[10]~20_combout  = ((\dp|B_AND[10]~15_combout  $ (\dp|Preg [10] $ (!\dp|AddBus[9]~19 )))) # (GND)
// \dp|AddBus[10]~21  = CARRY((\dp|B_AND[10]~15_combout  & ((\dp|Preg [10]) # (!\dp|AddBus[9]~19 ))) # (!\dp|B_AND[10]~15_combout  & (\dp|Preg [10] & !\dp|AddBus[9]~19 )))

	.dataa(\dp|B_AND[10]~15_combout ),
	.datab(\dp|Preg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[9]~19 ),
	.combout(\dp|AddBus[10]~20_combout ),
	.cout(\dp|AddBus[10]~21 ));
// synopsys translate_off
defparam \dp|AddBus[10]~20 .lut_mask = 16'h698E;
defparam \dp|AddBus[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cycloneive_lcell_comb \dp|AddBus[11]~22 (
// Equation(s):
// \dp|AddBus[11]~22_combout  = (\dp|B_AND[11]~14_combout  & ((\dp|Preg [11] & (\dp|AddBus[10]~21  & VCC)) # (!\dp|Preg [11] & (!\dp|AddBus[10]~21 )))) # (!\dp|B_AND[11]~14_combout  & ((\dp|Preg [11] & (!\dp|AddBus[10]~21 )) # (!\dp|Preg [11] & 
// ((\dp|AddBus[10]~21 ) # (GND)))))
// \dp|AddBus[11]~23  = CARRY((\dp|B_AND[11]~14_combout  & (!\dp|Preg [11] & !\dp|AddBus[10]~21 )) # (!\dp|B_AND[11]~14_combout  & ((!\dp|AddBus[10]~21 ) # (!\dp|Preg [11]))))

	.dataa(\dp|B_AND[11]~14_combout ),
	.datab(\dp|Preg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[10]~21 ),
	.combout(\dp|AddBus[11]~22_combout ),
	.cout(\dp|AddBus[11]~23 ));
// synopsys translate_off
defparam \dp|AddBus[11]~22 .lut_mask = 16'h9617;
defparam \dp|AddBus[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cycloneive_lcell_comb \dp|AddBus[12]~24 (
// Equation(s):
// \dp|AddBus[12]~24_combout  = ((\dp|Preg [12] $ (\dp|B_AND[12]~13_combout  $ (!\dp|AddBus[11]~23 )))) # (GND)
// \dp|AddBus[12]~25  = CARRY((\dp|Preg [12] & ((\dp|B_AND[12]~13_combout ) # (!\dp|AddBus[11]~23 ))) # (!\dp|Preg [12] & (\dp|B_AND[12]~13_combout  & !\dp|AddBus[11]~23 )))

	.dataa(\dp|Preg [12]),
	.datab(\dp|B_AND[12]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[11]~23 ),
	.combout(\dp|AddBus[12]~24_combout ),
	.cout(\dp|AddBus[12]~25 ));
// synopsys translate_off
defparam \dp|AddBus[12]~24 .lut_mask = 16'h698E;
defparam \dp|AddBus[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N2
cycloneive_lcell_comb \dp|AddBus[13]~26 (
// Equation(s):
// \dp|AddBus[13]~26_combout  = (\dp|Preg [13] & ((\dp|B_AND[13]~12_combout  & (\dp|AddBus[12]~25  & VCC)) # (!\dp|B_AND[13]~12_combout  & (!\dp|AddBus[12]~25 )))) # (!\dp|Preg [13] & ((\dp|B_AND[13]~12_combout  & (!\dp|AddBus[12]~25 )) # 
// (!\dp|B_AND[13]~12_combout  & ((\dp|AddBus[12]~25 ) # (GND)))))
// \dp|AddBus[13]~27  = CARRY((\dp|Preg [13] & (!\dp|B_AND[13]~12_combout  & !\dp|AddBus[12]~25 )) # (!\dp|Preg [13] & ((!\dp|AddBus[12]~25 ) # (!\dp|B_AND[13]~12_combout ))))

	.dataa(\dp|Preg [13]),
	.datab(\dp|B_AND[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[12]~25 ),
	.combout(\dp|AddBus[13]~26_combout ),
	.cout(\dp|AddBus[13]~27 ));
// synopsys translate_off
defparam \dp|AddBus[13]~26 .lut_mask = 16'h9617;
defparam \dp|AddBus[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cycloneive_lcell_comb \dp|AddBus[14]~28 (
// Equation(s):
// \dp|AddBus[14]~28_combout  = ((\dp|Preg [14] $ (\dp|B_AND[14]~11_combout  $ (!\dp|AddBus[13]~27 )))) # (GND)
// \dp|AddBus[14]~29  = CARRY((\dp|Preg [14] & ((\dp|B_AND[14]~11_combout ) # (!\dp|AddBus[13]~27 ))) # (!\dp|Preg [14] & (\dp|B_AND[14]~11_combout  & !\dp|AddBus[13]~27 )))

	.dataa(\dp|Preg [14]),
	.datab(\dp|B_AND[14]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[13]~27 ),
	.combout(\dp|AddBus[14]~28_combout ),
	.cout(\dp|AddBus[14]~29 ));
// synopsys translate_off
defparam \dp|AddBus[14]~28 .lut_mask = 16'h698E;
defparam \dp|AddBus[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cycloneive_lcell_comb \dp|AddBus[15]~30 (
// Equation(s):
// \dp|AddBus[15]~30_combout  = (\dp|B_AND[15]~10_combout  & ((\dp|Preg [15] & (\dp|AddBus[14]~29  & VCC)) # (!\dp|Preg [15] & (!\dp|AddBus[14]~29 )))) # (!\dp|B_AND[15]~10_combout  & ((\dp|Preg [15] & (!\dp|AddBus[14]~29 )) # (!\dp|Preg [15] & 
// ((\dp|AddBus[14]~29 ) # (GND)))))
// \dp|AddBus[15]~31  = CARRY((\dp|B_AND[15]~10_combout  & (!\dp|Preg [15] & !\dp|AddBus[14]~29 )) # (!\dp|B_AND[15]~10_combout  & ((!\dp|AddBus[14]~29 ) # (!\dp|Preg [15]))))

	.dataa(\dp|B_AND[15]~10_combout ),
	.datab(\dp|Preg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[14]~29 ),
	.combout(\dp|AddBus[15]~30_combout ),
	.cout(\dp|AddBus[15]~31 ));
// synopsys translate_off
defparam \dp|AddBus[15]~30 .lut_mask = 16'h9617;
defparam \dp|AddBus[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cycloneive_lcell_comb \dp|AddBus[16]~32 (
// Equation(s):
// \dp|AddBus[16]~32_combout  = ((\dp|Preg [16] $ (\dp|B_AND[16]~9_combout  $ (!\dp|AddBus[15]~31 )))) # (GND)
// \dp|AddBus[16]~33  = CARRY((\dp|Preg [16] & ((\dp|B_AND[16]~9_combout ) # (!\dp|AddBus[15]~31 ))) # (!\dp|Preg [16] & (\dp|B_AND[16]~9_combout  & !\dp|AddBus[15]~31 )))

	.dataa(\dp|Preg [16]),
	.datab(\dp|B_AND[16]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[15]~31 ),
	.combout(\dp|AddBus[16]~32_combout ),
	.cout(\dp|AddBus[16]~33 ));
// synopsys translate_off
defparam \dp|AddBus[16]~32 .lut_mask = 16'h698E;
defparam \dp|AddBus[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cycloneive_lcell_comb \dp|AddBus[17]~34 (
// Equation(s):
// \dp|AddBus[17]~34_combout  = (\dp|Preg [17] & ((\dp|B_AND[17]~8_combout  & (\dp|AddBus[16]~33  & VCC)) # (!\dp|B_AND[17]~8_combout  & (!\dp|AddBus[16]~33 )))) # (!\dp|Preg [17] & ((\dp|B_AND[17]~8_combout  & (!\dp|AddBus[16]~33 )) # 
// (!\dp|B_AND[17]~8_combout  & ((\dp|AddBus[16]~33 ) # (GND)))))
// \dp|AddBus[17]~35  = CARRY((\dp|Preg [17] & (!\dp|B_AND[17]~8_combout  & !\dp|AddBus[16]~33 )) # (!\dp|Preg [17] & ((!\dp|AddBus[16]~33 ) # (!\dp|B_AND[17]~8_combout ))))

	.dataa(\dp|Preg [17]),
	.datab(\dp|B_AND[17]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[16]~33 ),
	.combout(\dp|AddBus[17]~34_combout ),
	.cout(\dp|AddBus[17]~35 ));
// synopsys translate_off
defparam \dp|AddBus[17]~34 .lut_mask = 16'h9617;
defparam \dp|AddBus[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cycloneive_lcell_comb \dp|AddBus[18]~36 (
// Equation(s):
// \dp|AddBus[18]~36_combout  = ((\dp|B_AND[18]~7_combout  $ (\dp|Preg [18] $ (!\dp|AddBus[17]~35 )))) # (GND)
// \dp|AddBus[18]~37  = CARRY((\dp|B_AND[18]~7_combout  & ((\dp|Preg [18]) # (!\dp|AddBus[17]~35 ))) # (!\dp|B_AND[18]~7_combout  & (\dp|Preg [18] & !\dp|AddBus[17]~35 )))

	.dataa(\dp|B_AND[18]~7_combout ),
	.datab(\dp|Preg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[17]~35 ),
	.combout(\dp|AddBus[18]~36_combout ),
	.cout(\dp|AddBus[18]~37 ));
// synopsys translate_off
defparam \dp|AddBus[18]~36 .lut_mask = 16'h698E;
defparam \dp|AddBus[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N14
cycloneive_lcell_comb \dp|AddBus[19]~38 (
// Equation(s):
// \dp|AddBus[19]~38_combout  = (\dp|Preg [19] & ((\dp|B_AND[19]~6_combout  & (\dp|AddBus[18]~37  & VCC)) # (!\dp|B_AND[19]~6_combout  & (!\dp|AddBus[18]~37 )))) # (!\dp|Preg [19] & ((\dp|B_AND[19]~6_combout  & (!\dp|AddBus[18]~37 )) # 
// (!\dp|B_AND[19]~6_combout  & ((\dp|AddBus[18]~37 ) # (GND)))))
// \dp|AddBus[19]~39  = CARRY((\dp|Preg [19] & (!\dp|B_AND[19]~6_combout  & !\dp|AddBus[18]~37 )) # (!\dp|Preg [19] & ((!\dp|AddBus[18]~37 ) # (!\dp|B_AND[19]~6_combout ))))

	.dataa(\dp|Preg [19]),
	.datab(\dp|B_AND[19]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[18]~37 ),
	.combout(\dp|AddBus[19]~38_combout ),
	.cout(\dp|AddBus[19]~39 ));
// synopsys translate_off
defparam \dp|AddBus[19]~38 .lut_mask = 16'h9617;
defparam \dp|AddBus[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cycloneive_lcell_comb \dp|AddBus[20]~40 (
// Equation(s):
// \dp|AddBus[20]~40_combout  = ((\dp|B_AND[20]~5_combout  $ (\dp|Preg [20] $ (!\dp|AddBus[19]~39 )))) # (GND)
// \dp|AddBus[20]~41  = CARRY((\dp|B_AND[20]~5_combout  & ((\dp|Preg [20]) # (!\dp|AddBus[19]~39 ))) # (!\dp|B_AND[20]~5_combout  & (\dp|Preg [20] & !\dp|AddBus[19]~39 )))

	.dataa(\dp|B_AND[20]~5_combout ),
	.datab(\dp|Preg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[19]~39 ),
	.combout(\dp|AddBus[20]~40_combout ),
	.cout(\dp|AddBus[20]~41 ));
// synopsys translate_off
defparam \dp|AddBus[20]~40 .lut_mask = 16'h698E;
defparam \dp|AddBus[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N18
cycloneive_lcell_comb \dp|AddBus[21]~42 (
// Equation(s):
// \dp|AddBus[21]~42_combout  = (\dp|B_AND[21]~4_combout  & ((\dp|Preg [21] & (\dp|AddBus[20]~41  & VCC)) # (!\dp|Preg [21] & (!\dp|AddBus[20]~41 )))) # (!\dp|B_AND[21]~4_combout  & ((\dp|Preg [21] & (!\dp|AddBus[20]~41 )) # (!\dp|Preg [21] & 
// ((\dp|AddBus[20]~41 ) # (GND)))))
// \dp|AddBus[21]~43  = CARRY((\dp|B_AND[21]~4_combout  & (!\dp|Preg [21] & !\dp|AddBus[20]~41 )) # (!\dp|B_AND[21]~4_combout  & ((!\dp|AddBus[20]~41 ) # (!\dp|Preg [21]))))

	.dataa(\dp|B_AND[21]~4_combout ),
	.datab(\dp|Preg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[20]~41 ),
	.combout(\dp|AddBus[21]~42_combout ),
	.cout(\dp|AddBus[21]~43 ));
// synopsys translate_off
defparam \dp|AddBus[21]~42 .lut_mask = 16'h9617;
defparam \dp|AddBus[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cycloneive_lcell_comb \dp|AddBus[22]~44 (
// Equation(s):
// \dp|AddBus[22]~44_combout  = ((\dp|Preg [22] $ (\dp|B_AND[22]~3_combout  $ (!\dp|AddBus[21]~43 )))) # (GND)
// \dp|AddBus[22]~45  = CARRY((\dp|Preg [22] & ((\dp|B_AND[22]~3_combout ) # (!\dp|AddBus[21]~43 ))) # (!\dp|Preg [22] & (\dp|B_AND[22]~3_combout  & !\dp|AddBus[21]~43 )))

	.dataa(\dp|Preg [22]),
	.datab(\dp|B_AND[22]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[21]~43 ),
	.combout(\dp|AddBus[22]~44_combout ),
	.cout(\dp|AddBus[22]~45 ));
// synopsys translate_off
defparam \dp|AddBus[22]~44 .lut_mask = 16'h698E;
defparam \dp|AddBus[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N22
cycloneive_lcell_comb \dp|AddBus[23]~46 (
// Equation(s):
// \dp|AddBus[23]~46_combout  = (\dp|Preg [23] & ((\dp|B_AND[23]~2_combout  & (\dp|AddBus[22]~45  & VCC)) # (!\dp|B_AND[23]~2_combout  & (!\dp|AddBus[22]~45 )))) # (!\dp|Preg [23] & ((\dp|B_AND[23]~2_combout  & (!\dp|AddBus[22]~45 )) # 
// (!\dp|B_AND[23]~2_combout  & ((\dp|AddBus[22]~45 ) # (GND)))))
// \dp|AddBus[23]~47  = CARRY((\dp|Preg [23] & (!\dp|B_AND[23]~2_combout  & !\dp|AddBus[22]~45 )) # (!\dp|Preg [23] & ((!\dp|AddBus[22]~45 ) # (!\dp|B_AND[23]~2_combout ))))

	.dataa(\dp|Preg [23]),
	.datab(\dp|B_AND[23]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dp|AddBus[22]~45 ),
	.combout(\dp|AddBus[23]~46_combout ),
	.cout(\dp|AddBus[23]~47 ));
// synopsys translate_off
defparam \dp|AddBus[23]~46 .lut_mask = 16'h9617;
defparam \dp|AddBus[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cycloneive_lcell_comb \dp|Preg~24 (
// Equation(s):
// \dp|Preg~24_combout  = (\dp|AddBus[23]~46_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[23]~46_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~24_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~24 .lut_mask = 16'h00F0;
defparam \dp|Preg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N27
dffeas \dp|Preg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[22] .is_wysiwyg = "true";
defparam \dp|Preg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneive_lcell_comb \dp|Preg~23 (
// Equation(s):
// \dp|Preg~23_combout  = (\dp|AddBus[22]~44_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[22]~44_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~23_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~23 .lut_mask = 16'h00F0;
defparam \dp|Preg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \dp|Preg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[21] .is_wysiwyg = "true";
defparam \dp|Preg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cycloneive_lcell_comb \dp|Preg~22 (
// Equation(s):
// \dp|Preg~22_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[21]~42_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|AddBus[21]~42_combout ),
	.cin(gnd),
	.combout(\dp|Preg~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~22 .lut_mask = 16'h5500;
defparam \dp|Preg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N29
dffeas \dp|Preg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[20] .is_wysiwyg = "true";
defparam \dp|Preg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cycloneive_lcell_comb \dp|Preg~21 (
// Equation(s):
// \dp|Preg~21_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[20]~40_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|AddBus[20]~40_combout ),
	.cin(gnd),
	.combout(\dp|Preg~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~21 .lut_mask = 16'h5500;
defparam \dp|Preg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N3
dffeas \dp|Preg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[19] .is_wysiwyg = "true";
defparam \dp|Preg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneive_lcell_comb \dp|Preg~20 (
// Equation(s):
// \dp|Preg~20_combout  = (\dp|AddBus[19]~38_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[19]~38_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~20 .lut_mask = 16'h00F0;
defparam \dp|Preg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N23
dffeas \dp|Preg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[18] .is_wysiwyg = "true";
defparam \dp|Preg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneive_lcell_comb \dp|Preg~19 (
// Equation(s):
// \dp|Preg~19_combout  = (\dp|AddBus[18]~36_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[18]~36_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~19 .lut_mask = 16'h00F0;
defparam \dp|Preg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N15
dffeas \dp|Preg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[17] .is_wysiwyg = "true";
defparam \dp|Preg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cycloneive_lcell_comb \dp|Preg~18 (
// Equation(s):
// \dp|Preg~18_combout  = (\dp|AddBus[17]~34_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[17]~34_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~18 .lut_mask = 16'h00F0;
defparam \dp|Preg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \dp|Preg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[16] .is_wysiwyg = "true";
defparam \dp|Preg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cycloneive_lcell_comb \dp|Preg~17 (
// Equation(s):
// \dp|Preg~17_combout  = (\dp|AddBus[16]~32_combout  & !\cu|pstate.Init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dp|AddBus[16]~32_combout ),
	.datad(\cu|pstate.Init~q ),
	.cin(gnd),
	.combout(\dp|Preg~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~17 .lut_mask = 16'h00F0;
defparam \dp|Preg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \dp|Preg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[15] .is_wysiwyg = "true";
defparam \dp|Preg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneive_lcell_comb \dp|Preg~16 (
// Equation(s):
// \dp|Preg~16_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[15]~30_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|AddBus[15]~30_combout ),
	.cin(gnd),
	.combout(\dp|Preg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~16 .lut_mask = 16'h5500;
defparam \dp|Preg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N21
dffeas \dp|Preg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[14] .is_wysiwyg = "true";
defparam \dp|Preg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneive_lcell_comb \dp|Preg~15 (
// Equation(s):
// \dp|Preg~15_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[14]~28_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|AddBus[14]~28_combout ),
	.cin(gnd),
	.combout(\dp|Preg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~15 .lut_mask = 16'h5500;
defparam \dp|Preg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N27
dffeas \dp|Preg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[13] .is_wysiwyg = "true";
defparam \dp|Preg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneive_lcell_comb \dp|Preg~14 (
// Equation(s):
// \dp|Preg~14_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[13]~26_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|AddBus[13]~26_combout ),
	.cin(gnd),
	.combout(\dp|Preg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~14 .lut_mask = 16'h5500;
defparam \dp|Preg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N17
dffeas \dp|Preg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[12] .is_wysiwyg = "true";
defparam \dp|Preg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N4
cycloneive_lcell_comb \dp|Preg~13 (
// Equation(s):
// \dp|Preg~13_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[12]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[12]~24_combout ),
	.cin(gnd),
	.combout(\dp|Preg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~13 .lut_mask = 16'h0F00;
defparam \dp|Preg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N5
dffeas \dp|Preg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[11] .is_wysiwyg = "true";
defparam \dp|Preg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N28
cycloneive_lcell_comb \dp|Preg~12 (
// Equation(s):
// \dp|Preg~12_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[11]~22_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(\dp|AddBus[11]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Preg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~12 .lut_mask = 16'h5050;
defparam \dp|Preg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N29
dffeas \dp|Preg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[10] .is_wysiwyg = "true";
defparam \dp|Preg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N12
cycloneive_lcell_comb \dp|Preg~11 (
// Equation(s):
// \dp|Preg~11_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[10]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[10]~20_combout ),
	.cin(gnd),
	.combout(\dp|Preg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~11 .lut_mask = 16'h0F00;
defparam \dp|Preg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N13
dffeas \dp|Preg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[9] .is_wysiwyg = "true";
defparam \dp|Preg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N20
cycloneive_lcell_comb \dp|Preg~10 (
// Equation(s):
// \dp|Preg~10_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[9]~18_combout ),
	.cin(gnd),
	.combout(\dp|Preg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~10 .lut_mask = 16'h0F00;
defparam \dp|Preg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N21
dffeas \dp|Preg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[8] .is_wysiwyg = "true";
defparam \dp|Preg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N16
cycloneive_lcell_comb \dp|Preg~9 (
// Equation(s):
// \dp|Preg~9_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[8]~16_combout ),
	.cin(gnd),
	.combout(\dp|Preg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~9 .lut_mask = 16'h0F00;
defparam \dp|Preg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N17
dffeas \dp|Preg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[7] .is_wysiwyg = "true";
defparam \dp|Preg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N0
cycloneive_lcell_comb \dp|Preg~8 (
// Equation(s):
// \dp|Preg~8_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[7]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[7]~14_combout ),
	.cin(gnd),
	.combout(\dp|Preg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~8 .lut_mask = 16'h0F00;
defparam \dp|Preg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N1
dffeas \dp|Preg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[6] .is_wysiwyg = "true";
defparam \dp|Preg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N8
cycloneive_lcell_comb \dp|Preg~7 (
// Equation(s):
// \dp|Preg~7_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[6]~12_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(\dp|AddBus[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Preg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~7 .lut_mask = 16'h5050;
defparam \dp|Preg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N9
dffeas \dp|Preg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[5] .is_wysiwyg = "true";
defparam \dp|Preg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N24
cycloneive_lcell_comb \dp|Preg~6 (
// Equation(s):
// \dp|Preg~6_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[5]~10_combout ),
	.cin(gnd),
	.combout(\dp|Preg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~6 .lut_mask = 16'h0F00;
defparam \dp|Preg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y27_N25
dffeas \dp|Preg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[4] .is_wysiwyg = "true";
defparam \dp|Preg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N6
cycloneive_lcell_comb \dp|Preg~5 (
// Equation(s):
// \dp|Preg~5_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[4]~8_combout ),
	.cin(gnd),
	.combout(\dp|Preg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~5 .lut_mask = 16'h0F00;
defparam \dp|Preg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N7
dffeas \dp|Preg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[3] .is_wysiwyg = "true";
defparam \dp|Preg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N0
cycloneive_lcell_comb \dp|Preg~4 (
// Equation(s):
// \dp|Preg~4_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[3]~6_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(\dp|AddBus[3]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Preg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~4 .lut_mask = 16'h5050;
defparam \dp|Preg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N1
dffeas \dp|Preg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[2] .is_wysiwyg = "true";
defparam \dp|Preg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N2
cycloneive_lcell_comb \dp|Preg~3 (
// Equation(s):
// \dp|Preg~3_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[2]~4_combout ),
	.cin(gnd),
	.combout(\dp|Preg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~3 .lut_mask = 16'h0F00;
defparam \dp|Preg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N3
dffeas \dp|Preg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[1] .is_wysiwyg = "true";
defparam \dp|Preg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N4
cycloneive_lcell_comb \dp|Preg~1 (
// Equation(s):
// \dp|Preg~1_combout  = (!\cu|pstate.Init~q  & \dp|AddBus[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.Init~q ),
	.datad(\dp|AddBus[1]~2_combout ),
	.cin(gnd),
	.combout(\dp|Preg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~1 .lut_mask = 16'h0F00;
defparam \dp|Preg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y27_N5
dffeas \dp|Preg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[0] .is_wysiwyg = "true";
defparam \dp|Preg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cycloneive_lcell_comb \dp|Areg~0 (
// Equation(s):
// \dp|Areg~0_combout  = (\cu|pstate.shift~q  & ((\dp|AddBus[0]~0_combout ))) # (!\cu|pstate.shift~q  & (\dp|Areg [23]))

	.dataa(\cu|pstate.shift~q ),
	.datab(gnd),
	.datac(\dp|Areg [23]),
	.datad(\dp|AddBus[0]~0_combout ),
	.cin(gnd),
	.combout(\dp|Areg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~0 .lut_mask = 16'hFA50;
defparam \dp|Areg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N29
dffeas \dp|Areg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cu|pstate.load~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[23] .is_wysiwyg = "true";
defparam \dp|Areg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cycloneive_lcell_comb \Areg|parallel_out[22]~feeder (
// Equation(s):
// \Areg|parallel_out[22]~feeder_combout  = \IN[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[22]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[22]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N25
dffeas \Areg|parallel_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[22] .is_wysiwyg = "true";
defparam \Areg|parallel_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cycloneive_lcell_comb \dp|Areg~1 (
// Equation(s):
// \dp|Areg~1_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [22]))) # (!\cu|pstate.load~q  & (\dp|Areg [23]))

	.dataa(\cu|pstate.load~q ),
	.datab(\dp|Areg [23]),
	.datac(gnd),
	.datad(\Areg|parallel_out [22]),
	.cin(gnd),
	.combout(\dp|Areg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~1 .lut_mask = 16'hEE44;
defparam \dp|Areg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneive_lcell_comb \dp|Areg[9]~2 (
// Equation(s):
// \dp|Areg[9]~2_combout  = \cu|pstate.shift~q  $ (\cu|pstate.load~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cu|pstate.shift~q ),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg[9]~2 .lut_mask = 16'h0FF0;
defparam \dp|Areg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N7
dffeas \dp|Areg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[22] .is_wysiwyg = "true";
defparam \dp|Areg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneive_lcell_comb \Areg|parallel_out[21]~feeder (
// Equation(s):
// \Areg|parallel_out[21]~feeder_combout  = \IN[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[21]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[21]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \Areg|parallel_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[21] .is_wysiwyg = "true";
defparam \Areg|parallel_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneive_lcell_comb \dp|Areg~24 (
// Equation(s):
// \dp|Areg~24_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [21]))) # (!\cu|pstate.load~q  & (\dp|Areg [22]))

	.dataa(gnd),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [22]),
	.datad(\Areg|parallel_out [21]),
	.cin(gnd),
	.combout(\dp|Areg~24_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~24 .lut_mask = 16'hFC30;
defparam \dp|Areg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N27
dffeas \dp|Areg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[21] .is_wysiwyg = "true";
defparam \dp|Areg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneive_lcell_comb \Areg|parallel_out[20]~feeder (
// Equation(s):
// \Areg|parallel_out[20]~feeder_combout  = \IN[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[20]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[20]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \Areg|parallel_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[20] .is_wysiwyg = "true";
defparam \Areg|parallel_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneive_lcell_comb \dp|Areg~23 (
// Equation(s):
// \dp|Areg~23_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [20]))) # (!\cu|pstate.load~q  & (\dp|Areg [21]))

	.dataa(gnd),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [21]),
	.datad(\Areg|parallel_out [20]),
	.cin(gnd),
	.combout(\dp|Areg~23_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~23 .lut_mask = 16'hFC30;
defparam \dp|Areg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \dp|Areg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[20] .is_wysiwyg = "true";
defparam \dp|Areg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneive_lcell_comb \Areg|parallel_out[19]~feeder (
// Equation(s):
// \Areg|parallel_out[19]~feeder_combout  = \IN[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[19]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[19]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \Areg|parallel_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[19] .is_wysiwyg = "true";
defparam \Areg|parallel_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cycloneive_lcell_comb \dp|Areg~22 (
// Equation(s):
// \dp|Areg~22_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [19]))) # (!\cu|pstate.load~q  & (\dp|Areg [20]))

	.dataa(gnd),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [20]),
	.datad(\Areg|parallel_out [19]),
	.cin(gnd),
	.combout(\dp|Areg~22_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~22 .lut_mask = 16'hFC30;
defparam \dp|Areg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N15
dffeas \dp|Areg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[19] .is_wysiwyg = "true";
defparam \dp|Areg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N17
dffeas \Areg|parallel_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[18]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[18] .is_wysiwyg = "true";
defparam \Areg|parallel_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneive_lcell_comb \dp|Areg~21 (
// Equation(s):
// \dp|Areg~21_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [18]))) # (!\cu|pstate.load~q  & (\dp|Areg [19]))

	.dataa(gnd),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [19]),
	.datad(\Areg|parallel_out [18]),
	.cin(gnd),
	.combout(\dp|Areg~21_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~21 .lut_mask = 16'hFC30;
defparam \dp|Areg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \dp|Areg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[18] .is_wysiwyg = "true";
defparam \dp|Areg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \Areg|parallel_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[17]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[17] .is_wysiwyg = "true";
defparam \Areg|parallel_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneive_lcell_comb \dp|Areg~20 (
// Equation(s):
// \dp|Areg~20_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [17]))) # (!\cu|pstate.load~q  & (\dp|Areg [18]))

	.dataa(gnd),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [18]),
	.datad(\Areg|parallel_out [17]),
	.cin(gnd),
	.combout(\dp|Areg~20_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~20 .lut_mask = 16'hFC30;
defparam \dp|Areg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \dp|Areg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[17] .is_wysiwyg = "true";
defparam \dp|Areg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneive_lcell_comb \dp|Areg~19 (
// Equation(s):
// \dp|Areg~19_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [16])) # (!\cu|pstate.load~q  & ((\dp|Areg [17])))

	.dataa(\Areg|parallel_out [16]),
	.datab(\cu|pstate.load~q ),
	.datac(\dp|Areg [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Areg~19_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~19 .lut_mask = 16'hB8B8;
defparam \dp|Areg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \dp|Areg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[16] .is_wysiwyg = "true";
defparam \dp|Areg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneive_lcell_comb \Areg|parallel_out[15]~feeder (
// Equation(s):
// \Areg|parallel_out[15]~feeder_combout  = \IN[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[15]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[15]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N5
dffeas \Areg|parallel_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[15] .is_wysiwyg = "true";
defparam \Areg|parallel_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneive_lcell_comb \dp|Areg~18 (
// Equation(s):
// \dp|Areg~18_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [15]))) # (!\cu|pstate.load~q  & (\dp|Areg [16]))

	.dataa(\dp|Areg [16]),
	.datab(\cu|pstate.load~q ),
	.datac(\Areg|parallel_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Areg~18_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~18 .lut_mask = 16'hE2E2;
defparam \dp|Areg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \dp|Areg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[15] .is_wysiwyg = "true";
defparam \dp|Areg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cycloneive_lcell_comb \Areg|parallel_out[14]~feeder (
// Equation(s):
// \Areg|parallel_out[14]~feeder_combout  = \IN[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[14]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[14]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N19
dffeas \Areg|parallel_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[14] .is_wysiwyg = "true";
defparam \Areg|parallel_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cycloneive_lcell_comb \dp|Areg~17 (
// Equation(s):
// \dp|Areg~17_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [14]))) # (!\cu|pstate.load~q  & (\dp|Areg [15]))

	.dataa(\cu|pstate.load~q ),
	.datab(\dp|Areg [15]),
	.datac(gnd),
	.datad(\Areg|parallel_out [14]),
	.cin(gnd),
	.combout(\dp|Areg~17_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~17 .lut_mask = 16'hEE44;
defparam \dp|Areg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N27
dffeas \dp|Areg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[14] .is_wysiwyg = "true";
defparam \dp|Areg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cycloneive_lcell_comb \Areg|parallel_out[13]~feeder (
// Equation(s):
// \Areg|parallel_out[13]~feeder_combout  = \IN[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[13]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[13]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N17
dffeas \Areg|parallel_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[13] .is_wysiwyg = "true";
defparam \Areg|parallel_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cycloneive_lcell_comb \dp|Areg~16 (
// Equation(s):
// \dp|Areg~16_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [13]))) # (!\cu|pstate.load~q  & (\dp|Areg [14]))

	.dataa(\dp|Areg [14]),
	.datab(\Areg|parallel_out [13]),
	.datac(gnd),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~16 .lut_mask = 16'hCCAA;
defparam \dp|Areg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \dp|Areg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[13] .is_wysiwyg = "true";
defparam \dp|Areg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cycloneive_lcell_comb \dp|Areg~15 (
// Equation(s):
// \dp|Areg~15_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [12])) # (!\cu|pstate.load~q  & ((\dp|Areg [13])))

	.dataa(\Areg|parallel_out [12]),
	.datab(\dp|Areg [13]),
	.datac(gnd),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~15 .lut_mask = 16'hAACC;
defparam \dp|Areg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N23
dffeas \dp|Areg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[12] .is_wysiwyg = "true";
defparam \dp|Areg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cycloneive_lcell_comb \Areg|parallel_out[11]~feeder (
// Equation(s):
// \Areg|parallel_out[11]~feeder_combout  = \IN[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[11]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[11]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N13
dffeas \Areg|parallel_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[11] .is_wysiwyg = "true";
defparam \Areg|parallel_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cycloneive_lcell_comb \dp|Areg~14 (
// Equation(s):
// \dp|Areg~14_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [11]))) # (!\cu|pstate.load~q  & (\dp|Areg [12]))

	.dataa(\dp|Areg [12]),
	.datab(gnd),
	.datac(\Areg|parallel_out [11]),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~14 .lut_mask = 16'hF0AA;
defparam \dp|Areg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N13
dffeas \dp|Areg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[11] .is_wysiwyg = "true";
defparam \dp|Areg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cycloneive_lcell_comb \Areg|parallel_out[10]~feeder (
// Equation(s):
// \Areg|parallel_out[10]~feeder_combout  = \IN[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[10]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N11
dffeas \Areg|parallel_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[10] .is_wysiwyg = "true";
defparam \Areg|parallel_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cycloneive_lcell_comb \dp|Areg~13 (
// Equation(s):
// \dp|Areg~13_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [10]))) # (!\cu|pstate.load~q  & (\dp|Areg [11]))

	.dataa(\dp|Areg [11]),
	.datab(gnd),
	.datac(\Areg|parallel_out [10]),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~13 .lut_mask = 16'hF0AA;
defparam \dp|Areg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N3
dffeas \dp|Areg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[10] .is_wysiwyg = "true";
defparam \dp|Areg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cycloneive_lcell_comb \dp|Areg~12 (
// Equation(s):
// \dp|Areg~12_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [9])) # (!\cu|pstate.load~q  & ((\dp|Areg [10])))

	.dataa(\Areg|parallel_out [9]),
	.datab(\dp|Areg [10]),
	.datac(gnd),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~12 .lut_mask = 16'hAACC;
defparam \dp|Areg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N25
dffeas \dp|Areg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[9] .is_wysiwyg = "true";
defparam \dp|Areg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cycloneive_lcell_comb \Areg|parallel_out[8]~feeder (
// Equation(s):
// \Areg|parallel_out[8]~feeder_combout  = \IN[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[8]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[8]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N7
dffeas \Areg|parallel_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[8] .is_wysiwyg = "true";
defparam \Areg|parallel_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cycloneive_lcell_comb \dp|Areg~11 (
// Equation(s):
// \dp|Areg~11_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [8]))) # (!\cu|pstate.load~q  & (\dp|Areg [9]))

	.dataa(\cu|pstate.load~q ),
	.datab(\dp|Areg [9]),
	.datac(gnd),
	.datad(\Areg|parallel_out [8]),
	.cin(gnd),
	.combout(\dp|Areg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~11 .lut_mask = 16'hEE44;
defparam \dp|Areg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N15
dffeas \dp|Areg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[8] .is_wysiwyg = "true";
defparam \dp|Areg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N28
cycloneive_lcell_comb \Areg|parallel_out[7]~feeder (
// Equation(s):
// \Areg|parallel_out[7]~feeder_combout  = \IN[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[7]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[7]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N29
dffeas \Areg|parallel_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[7] .is_wysiwyg = "true";
defparam \Areg|parallel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cycloneive_lcell_comb \dp|Areg~10 (
// Equation(s):
// \dp|Areg~10_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [7]))) # (!\cu|pstate.load~q  & (\dp|Areg [8]))

	.dataa(\cu|pstate.load~q ),
	.datab(\dp|Areg [8]),
	.datac(gnd),
	.datad(\Areg|parallel_out [7]),
	.cin(gnd),
	.combout(\dp|Areg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~10 .lut_mask = 16'hEE44;
defparam \dp|Areg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N17
dffeas \dp|Areg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[7] .is_wysiwyg = "true";
defparam \dp|Areg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneive_lcell_comb \Areg|parallel_out[6]~feeder (
// Equation(s):
// \Areg|parallel_out[6]~feeder_combout  = \IN[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[6]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[6]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N7
dffeas \Areg|parallel_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[6] .is_wysiwyg = "true";
defparam \Areg|parallel_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cycloneive_lcell_comb \dp|Areg~9 (
// Equation(s):
// \dp|Areg~9_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [6]))) # (!\cu|pstate.load~q  & (\dp|Areg [7]))

	.dataa(\cu|pstate.load~q ),
	.datab(\dp|Areg [7]),
	.datac(\Areg|parallel_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dp|Areg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~9 .lut_mask = 16'hE4E4;
defparam \dp|Areg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N31
dffeas \dp|Areg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[6] .is_wysiwyg = "true";
defparam \dp|Areg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cycloneive_lcell_comb \dp|Areg~8 (
// Equation(s):
// \dp|Areg~8_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [5])) # (!\cu|pstate.load~q  & ((\dp|Areg [6])))

	.dataa(gnd),
	.datab(\Areg|parallel_out [5]),
	.datac(\dp|Areg [6]),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~8 .lut_mask = 16'hCCF0;
defparam \dp|Areg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N1
dffeas \dp|Areg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[5] .is_wysiwyg = "true";
defparam \dp|Areg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cycloneive_lcell_comb \dp|Areg~7 (
// Equation(s):
// \dp|Areg~7_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [4])) # (!\cu|pstate.load~q  & ((\dp|Areg [5])))

	.dataa(\Areg|parallel_out [4]),
	.datab(\dp|Areg [5]),
	.datac(gnd),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~7 .lut_mask = 16'hAACC;
defparam \dp|Areg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N19
dffeas \dp|Areg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[4] .is_wysiwyg = "true";
defparam \dp|Areg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cycloneive_lcell_comb \dp|Areg~6 (
// Equation(s):
// \dp|Areg~6_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [3])) # (!\cu|pstate.load~q  & ((\dp|Areg [4])))

	.dataa(\cu|pstate.load~q ),
	.datab(gnd),
	.datac(\Areg|parallel_out [3]),
	.datad(\dp|Areg [4]),
	.cin(gnd),
	.combout(\dp|Areg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~6 .lut_mask = 16'hF5A0;
defparam \dp|Areg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \dp|Areg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[3] .is_wysiwyg = "true";
defparam \dp|Areg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cycloneive_lcell_comb \dp|Areg~5 (
// Equation(s):
// \dp|Areg~5_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [2])) # (!\cu|pstate.load~q  & ((\dp|Areg [3])))

	.dataa(gnd),
	.datab(\Areg|parallel_out [2]),
	.datac(\dp|Areg [3]),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~5 .lut_mask = 16'hCCF0;
defparam \dp|Areg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N11
dffeas \dp|Areg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[2] .is_wysiwyg = "true";
defparam \dp|Areg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N23
dffeas \Areg|parallel_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[1]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[1] .is_wysiwyg = "true";
defparam \Areg|parallel_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cycloneive_lcell_comb \dp|Areg~4 (
// Equation(s):
// \dp|Areg~4_combout  = (\cu|pstate.load~q  & ((\Areg|parallel_out [1]))) # (!\cu|pstate.load~q  & (\dp|Areg [2]))

	.dataa(\dp|Areg [2]),
	.datab(\Areg|parallel_out [1]),
	.datac(gnd),
	.datad(\cu|pstate.load~q ),
	.cin(gnd),
	.combout(\dp|Areg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~4 .lut_mask = 16'hCCAA;
defparam \dp|Areg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N5
dffeas \dp|Areg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[1] .is_wysiwyg = "true";
defparam \dp|Areg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cycloneive_lcell_comb \dp|Areg~3 (
// Equation(s):
// \dp|Areg~3_combout  = (\cu|pstate.load~q  & (\Areg|parallel_out [0])) # (!\cu|pstate.load~q  & ((\dp|Areg [1])))

	.dataa(\Areg|parallel_out [0]),
	.datab(gnd),
	.datac(\cu|pstate.load~q ),
	.datad(\dp|Areg [1]),
	.cin(gnd),
	.combout(\dp|Areg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Areg~3 .lut_mask = 16'hAFA0;
defparam \dp|Areg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N1
dffeas \dp|Areg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Areg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Areg[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Areg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Areg[0] .is_wysiwyg = "true";
defparam \dp|Areg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N16
cycloneive_lcell_comb \dp|B_AND[23]~2 (
// Equation(s):
// \dp|B_AND[23]~2_combout  = (\dp|Breg [23] & (\dp|Areg [0] & \cu|pstate.shift~q ))

	.dataa(\dp|Breg [23]),
	.datab(\dp|Areg [0]),
	.datac(gnd),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\dp|B_AND[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|B_AND[23]~2 .lut_mask = 16'h8800;
defparam \dp|B_AND[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cycloneive_lcell_comb \dp|Add0~0 (
// Equation(s):
// \dp|Add0~0_combout  = !\dp|AddBus[23]~47 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dp|AddBus[23]~47 ),
	.combout(\dp|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Add0~0 .lut_mask = 16'h0F0F;
defparam \dp|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N30
cycloneive_lcell_comb \dp|Preg~2 (
// Equation(s):
// \dp|Preg~2_combout  = (!\cu|pstate.Init~q  & \dp|Add0~0_combout )

	.dataa(\cu|pstate.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dp|Add0~0_combout ),
	.cin(gnd),
	.combout(\dp|Preg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dp|Preg~2 .lut_mask = 16'h5500;
defparam \dp|Preg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N31
dffeas \dp|Preg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dp|Preg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|Preg[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|Preg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|Preg[23] .is_wysiwyg = "true";
defparam \dp|Preg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N6
cycloneive_lcell_comb \Norm|ResultMul_normalised[23]~1 (
// Equation(s):
// \Norm|ResultMul_normalised[23]~1_combout  = (\dp|Preg [23] & ((\dp|Areg [23]))) # (!\dp|Preg [23] & (\dp|Areg [22]))

	.dataa(\dp|Preg [23]),
	.datab(gnd),
	.datac(\dp|Areg [22]),
	.datad(\dp|Areg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[23]~1 .lut_mask = 16'hFA50;
defparam \Norm|ResultMul_normalised[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N2
cycloneive_lcell_comb \Norm|ResultMul_normalised[24]~0 (
// Equation(s):
// \Norm|ResultMul_normalised[24]~0_combout  = (\dp|Preg [23] & (\dp|Preg [0])) # (!\dp|Preg [23] & ((\dp|Areg [23])))

	.dataa(\dp|Preg [23]),
	.datab(\dp|Preg [0]),
	.datac(gnd),
	.datad(\dp|Areg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[24]~0 .lut_mask = 16'hDD88;
defparam \Norm|ResultMul_normalised[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N10
cycloneive_lcell_comb \OW|ResultBus[0]~32 (
// Equation(s):
// \OW|ResultBus[0]~32_combout  = (\Norm|ResultMul_normalised[23]~1_combout  & (\Norm|ResultMul_normalised[24]~0_combout  $ (VCC))) # (!\Norm|ResultMul_normalised[23]~1_combout  & (\Norm|ResultMul_normalised[24]~0_combout  & VCC))
// \OW|ResultBus[0]~33  = CARRY((\Norm|ResultMul_normalised[23]~1_combout  & \Norm|ResultMul_normalised[24]~0_combout ))

	.dataa(\Norm|ResultMul_normalised[23]~1_combout ),
	.datab(\Norm|ResultMul_normalised[24]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OW|ResultBus[0]~32_combout ),
	.cout(\OW|ResultBus[0]~33 ));
// synopsys translate_off
defparam \OW|ResultBus[0]~32 .lut_mask = 16'h6688;
defparam \OW|ResultBus[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \resultaccepted~input (
	.i(resultaccepted),
	.ibar(gnd),
	.o(\resultaccepted~input_o ));
// synopsys translate_off
defparam \resultaccepted~input .bus_hold = "false";
defparam \resultaccepted~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneive_lcell_comb \OW|Operationdone~0 (
// Equation(s):
// \OW|Operationdone~0_combout  = (\resultaccepted~input_o ) # (\OW|Operationdone~q )

	.dataa(gnd),
	.datab(\resultaccepted~input_o ),
	.datac(\OW|Operationdone~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OW|Operationdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \OW|Operationdone~0 .lut_mask = 16'hFCFC;
defparam \OW|Operationdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \OW|Operationdone (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|Operationdone~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|Operationdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OW|Operationdone .is_wysiwyg = "true";
defparam \OW|Operationdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cycloneive_lcell_comb \cu|Selector0~0 (
// Equation(s):
// \cu|Selector0~0_combout  = (!\cu|pstate.Idle~q  & !\startMul~input_o )

	.dataa(gnd),
	.datab(\cu|pstate.Idle~q ),
	.datac(\startMul~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cu|Selector0~0 .lut_mask = 16'h0303;
defparam \cu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cycloneive_lcell_comb \cu|Selector0~1 (
// Equation(s):
// \cu|Selector0~1_combout  = (!\cu|Selector0~0_combout  & (((!\cu|pstate.shift~q ) # (!\cu|WideAnd0~0_combout )) # (!\cu|Count [4])))

	.dataa(\cu|Selector0~0_combout ),
	.datab(\cu|Count [4]),
	.datac(\cu|WideAnd0~0_combout ),
	.datad(\cu|pstate.shift~q ),
	.cin(gnd),
	.combout(\cu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cu|Selector0~1 .lut_mask = 16'h1555;
defparam \cu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N9
dffeas \cu|pstate.Idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cu|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cu|pstate.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cu|pstate.Idle .is_wysiwyg = "true";
defparam \cu|pstate.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneive_lcell_comb \OW|ResultBus[0]~34 (
// Equation(s):
// \OW|ResultBus[0]~34_combout  = (!\OW|Operationdone~q  & (!\resultaccepted~input_o  & (!\rst~input_o  & !\cu|pstate.Idle~q )))

	.dataa(\OW|Operationdone~q ),
	.datab(\resultaccepted~input_o ),
	.datac(\rst~input_o ),
	.datad(\cu|pstate.Idle~q ),
	.cin(gnd),
	.combout(\OW|ResultBus[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \OW|ResultBus[0]~34 .lut_mask = 16'h0001;
defparam \OW|ResultBus[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y27_N11
dffeas \OW|ResultBus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[0] .is_wysiwyg = "true";
defparam \OW|ResultBus[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y27_N1
dffeas \Rreg|parallel_out[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[0]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N4
cycloneive_lcell_comb \Rreg|parallel_out[0]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[0]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[0]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N5
dffeas \Rreg|parallel_out[0]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[0]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[0]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N4
cycloneive_lcell_comb \Norm|ResultMul_normalised[25]~2 (
// Equation(s):
// \Norm|ResultMul_normalised[25]~2_combout  = (\dp|Preg [23] & ((\dp|Preg [1]))) # (!\dp|Preg [23] & (\dp|Preg [0]))

	.dataa(\dp|Preg [23]),
	.datab(\dp|Preg [0]),
	.datac(gnd),
	.datad(\dp|Preg [1]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[25]~2 .lut_mask = 16'hEE44;
defparam \Norm|ResultMul_normalised[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N12
cycloneive_lcell_comb \OW|ResultBus[1]~35 (
// Equation(s):
// \OW|ResultBus[1]~35_combout  = (\Norm|ResultMul_normalised[25]~2_combout  & (!\OW|ResultBus[0]~33 )) # (!\Norm|ResultMul_normalised[25]~2_combout  & ((\OW|ResultBus[0]~33 ) # (GND)))
// \OW|ResultBus[1]~36  = CARRY((!\OW|ResultBus[0]~33 ) # (!\Norm|ResultMul_normalised[25]~2_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[25]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[0]~33 ),
	.combout(\OW|ResultBus[1]~35_combout ),
	.cout(\OW|ResultBus[1]~36 ));
// synopsys translate_off
defparam \OW|ResultBus[1]~35 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N13
dffeas \OW|ResultBus[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[1] .is_wysiwyg = "true";
defparam \OW|ResultBus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N0
cycloneive_lcell_comb \Rreg|parallel_out[1]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[1]~reg0feeder_combout  = \OW|ResultBus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N1
dffeas \Rreg|parallel_out[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[1]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y28_N12
cycloneive_lcell_comb \Rreg|parallel_out[1]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[1]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[1]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y28_N13
dffeas \Rreg|parallel_out[1]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[1]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N0
cycloneive_lcell_comb \Norm|ResultMul_normalised[26]~3 (
// Equation(s):
// \Norm|ResultMul_normalised[26]~3_combout  = (\dp|Preg [23] & (\dp|Preg [2])) # (!\dp|Preg [23] & ((\dp|Preg [1])))

	.dataa(\dp|Preg [2]),
	.datab(\dp|Preg [23]),
	.datac(gnd),
	.datad(\dp|Preg [1]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[26]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[26]~3 .lut_mask = 16'hBB88;
defparam \Norm|ResultMul_normalised[26]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N14
cycloneive_lcell_comb \OW|ResultBus[2]~37 (
// Equation(s):
// \OW|ResultBus[2]~37_combout  = (\Norm|ResultMul_normalised[26]~3_combout  & (\OW|ResultBus[1]~36  $ (GND))) # (!\Norm|ResultMul_normalised[26]~3_combout  & (!\OW|ResultBus[1]~36  & VCC))
// \OW|ResultBus[2]~38  = CARRY((\Norm|ResultMul_normalised[26]~3_combout  & !\OW|ResultBus[1]~36 ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[26]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[1]~36 ),
	.combout(\OW|ResultBus[2]~37_combout ),
	.cout(\OW|ResultBus[2]~38 ));
// synopsys translate_off
defparam \OW|ResultBus[2]~37 .lut_mask = 16'hC30C;
defparam \OW|ResultBus[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N15
dffeas \OW|ResultBus[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[2] .is_wysiwyg = "true";
defparam \OW|ResultBus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N10
cycloneive_lcell_comb \Rreg|parallel_out[2]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[2]~reg0feeder_combout  = \OW|ResultBus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N11
dffeas \Rreg|parallel_out[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[2]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[2]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[2]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[2]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y28_N1
dffeas \Rreg|parallel_out[2]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[2]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[2]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N8
cycloneive_lcell_comb \Norm|ResultMul_normalised[27]~4 (
// Equation(s):
// \Norm|ResultMul_normalised[27]~4_combout  = (\dp|Preg [23] & (\dp|Preg [3])) # (!\dp|Preg [23] & ((\dp|Preg [2])))

	.dataa(\dp|Preg [23]),
	.datab(gnd),
	.datac(\dp|Preg [3]),
	.datad(\dp|Preg [2]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[27]~4 .lut_mask = 16'hF5A0;
defparam \Norm|ResultMul_normalised[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N16
cycloneive_lcell_comb \OW|ResultBus[3]~39 (
// Equation(s):
// \OW|ResultBus[3]~39_combout  = (\Norm|ResultMul_normalised[27]~4_combout  & (!\OW|ResultBus[2]~38 )) # (!\Norm|ResultMul_normalised[27]~4_combout  & ((\OW|ResultBus[2]~38 ) # (GND)))
// \OW|ResultBus[3]~40  = CARRY((!\OW|ResultBus[2]~38 ) # (!\Norm|ResultMul_normalised[27]~4_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[2]~38 ),
	.combout(\OW|ResultBus[3]~39_combout ),
	.cout(\OW|ResultBus[3]~40 ));
// synopsys translate_off
defparam \OW|ResultBus[3]~39 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N17
dffeas \OW|ResultBus[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[3] .is_wysiwyg = "true";
defparam \OW|ResultBus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N20
cycloneive_lcell_comb \Rreg|parallel_out[3]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[3]~reg0feeder_combout  = \OW|ResultBus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [3]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N21
dffeas \Rreg|parallel_out[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[3]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N22
cycloneive_lcell_comb \Rreg|parallel_out[3]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[3]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[3]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N23
dffeas \Rreg|parallel_out[3]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[3]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N6
cycloneive_lcell_comb \Norm|ResultMul_normalised[28]~5 (
// Equation(s):
// \Norm|ResultMul_normalised[28]~5_combout  = (\dp|Preg [23] & (\dp|Preg [4])) # (!\dp|Preg [23] & ((\dp|Preg [3])))

	.dataa(gnd),
	.datab(\dp|Preg [4]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [3]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[28]~5 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N18
cycloneive_lcell_comb \OW|ResultBus[4]~41 (
// Equation(s):
// \OW|ResultBus[4]~41_combout  = (\Norm|ResultMul_normalised[28]~5_combout  & (\OW|ResultBus[3]~40  $ (GND))) # (!\Norm|ResultMul_normalised[28]~5_combout  & (!\OW|ResultBus[3]~40  & VCC))
// \OW|ResultBus[4]~42  = CARRY((\Norm|ResultMul_normalised[28]~5_combout  & !\OW|ResultBus[3]~40 ))

	.dataa(\Norm|ResultMul_normalised[28]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[3]~40 ),
	.combout(\OW|ResultBus[4]~41_combout ),
	.cout(\OW|ResultBus[4]~42 ));
// synopsys translate_off
defparam \OW|ResultBus[4]~41 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N19
dffeas \OW|ResultBus[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[4] .is_wysiwyg = "true";
defparam \OW|ResultBus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N2
cycloneive_lcell_comb \Rreg|parallel_out[4]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[4]~reg0feeder_combout  = \OW|ResultBus [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [4]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N3
dffeas \Rreg|parallel_out[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[4]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N12
cycloneive_lcell_comb \Rreg|parallel_out[4]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[4]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[4]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N13
dffeas \Rreg|parallel_out[4]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[4]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N26
cycloneive_lcell_comb \Norm|ResultMul_normalised[29]~6 (
// Equation(s):
// \Norm|ResultMul_normalised[29]~6_combout  = (\dp|Preg [23] & (\dp|Preg [5])) # (!\dp|Preg [23] & ((\dp|Preg [4])))

	.dataa(gnd),
	.datab(\dp|Preg [5]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [4]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[29]~6 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N20
cycloneive_lcell_comb \OW|ResultBus[5]~43 (
// Equation(s):
// \OW|ResultBus[5]~43_combout  = (\Norm|ResultMul_normalised[29]~6_combout  & (!\OW|ResultBus[4]~42 )) # (!\Norm|ResultMul_normalised[29]~6_combout  & ((\OW|ResultBus[4]~42 ) # (GND)))
// \OW|ResultBus[5]~44  = CARRY((!\OW|ResultBus[4]~42 ) # (!\Norm|ResultMul_normalised[29]~6_combout ))

	.dataa(\Norm|ResultMul_normalised[29]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[4]~42 ),
	.combout(\OW|ResultBus[5]~43_combout ),
	.cout(\OW|ResultBus[5]~44 ));
// synopsys translate_off
defparam \OW|ResultBus[5]~43 .lut_mask = 16'h5A5F;
defparam \OW|ResultBus[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N21
dffeas \OW|ResultBus[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[5] .is_wysiwyg = "true";
defparam \OW|ResultBus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N12
cycloneive_lcell_comb \Rreg|parallel_out[5]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[5]~reg0feeder_combout  = \OW|ResultBus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N13
dffeas \Rreg|parallel_out[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[5]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y28_N10
cycloneive_lcell_comb \Rreg|parallel_out[5]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[5]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[5]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y28_N11
dffeas \Rreg|parallel_out[5]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[5]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N22
cycloneive_lcell_comb \Norm|ResultMul_normalised[30]~7 (
// Equation(s):
// \Norm|ResultMul_normalised[30]~7_combout  = (\dp|Preg [23] & ((\dp|Preg [6]))) # (!\dp|Preg [23] & (\dp|Preg [5]))

	.dataa(gnd),
	.datab(\dp|Preg [5]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [6]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[30]~7 .lut_mask = 16'hFC0C;
defparam \Norm|ResultMul_normalised[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N22
cycloneive_lcell_comb \OW|ResultBus[6]~45 (
// Equation(s):
// \OW|ResultBus[6]~45_combout  = (\Norm|ResultMul_normalised[30]~7_combout  & (\OW|ResultBus[5]~44  $ (GND))) # (!\Norm|ResultMul_normalised[30]~7_combout  & (!\OW|ResultBus[5]~44  & VCC))
// \OW|ResultBus[6]~46  = CARRY((\Norm|ResultMul_normalised[30]~7_combout  & !\OW|ResultBus[5]~44 ))

	.dataa(\Norm|ResultMul_normalised[30]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[5]~44 ),
	.combout(\OW|ResultBus[6]~45_combout ),
	.cout(\OW|ResultBus[6]~46 ));
// synopsys translate_off
defparam \OW|ResultBus[6]~45 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N23
dffeas \OW|ResultBus[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[6] .is_wysiwyg = "true";
defparam \OW|ResultBus[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y27_N3
dffeas \Rreg|parallel_out[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[6]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[6]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[6]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[6]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y28_N1
dffeas \Rreg|parallel_out[6]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[6]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[6]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N14
cycloneive_lcell_comb \Norm|ResultMul_normalised[31]~8 (
// Equation(s):
// \Norm|ResultMul_normalised[31]~8_combout  = (\dp|Preg [23] & (\dp|Preg [7])) # (!\dp|Preg [23] & ((\dp|Preg [6])))

	.dataa(gnd),
	.datab(\dp|Preg [7]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [6]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[31]~8 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N24
cycloneive_lcell_comb \OW|ResultBus[7]~47 (
// Equation(s):
// \OW|ResultBus[7]~47_combout  = (\Norm|ResultMul_normalised[31]~8_combout  & (!\OW|ResultBus[6]~46 )) # (!\Norm|ResultMul_normalised[31]~8_combout  & ((\OW|ResultBus[6]~46 ) # (GND)))
// \OW|ResultBus[7]~48  = CARRY((!\OW|ResultBus[6]~46 ) # (!\Norm|ResultMul_normalised[31]~8_combout ))

	.dataa(\Norm|ResultMul_normalised[31]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[6]~46 ),
	.combout(\OW|ResultBus[7]~47_combout ),
	.cout(\OW|ResultBus[7]~48 ));
// synopsys translate_off
defparam \OW|ResultBus[7]~47 .lut_mask = 16'h5A5F;
defparam \OW|ResultBus[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N25
dffeas \OW|ResultBus[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[7] .is_wysiwyg = "true";
defparam \OW|ResultBus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N22
cycloneive_lcell_comb \Rreg|parallel_out[7]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[7]~reg0feeder_combout  = \OW|ResultBus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [7]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N23
dffeas \Rreg|parallel_out[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[7]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y28_N24
cycloneive_lcell_comb \Rreg|parallel_out[7]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[7]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[7]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y28_N25
dffeas \Rreg|parallel_out[7]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[7]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N10
cycloneive_lcell_comb \Norm|ResultMul_normalised[32]~9 (
// Equation(s):
// \Norm|ResultMul_normalised[32]~9_combout  = (\dp|Preg [23] & (\dp|Preg [8])) # (!\dp|Preg [23] & ((\dp|Preg [7])))

	.dataa(gnd),
	.datab(\dp|Preg [8]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [7]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[32]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[32]~9 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[32]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N26
cycloneive_lcell_comb \OW|ResultBus[8]~49 (
// Equation(s):
// \OW|ResultBus[8]~49_combout  = (\Norm|ResultMul_normalised[32]~9_combout  & (\OW|ResultBus[7]~48  $ (GND))) # (!\Norm|ResultMul_normalised[32]~9_combout  & (!\OW|ResultBus[7]~48  & VCC))
// \OW|ResultBus[8]~50  = CARRY((\Norm|ResultMul_normalised[32]~9_combout  & !\OW|ResultBus[7]~48 ))

	.dataa(\Norm|ResultMul_normalised[32]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[7]~48 ),
	.combout(\OW|ResultBus[8]~49_combout ),
	.cout(\OW|ResultBus[8]~50 ));
// synopsys translate_off
defparam \OW|ResultBus[8]~49 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N27
dffeas \OW|ResultBus[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[8] .is_wysiwyg = "true";
defparam \OW|ResultBus[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y27_N5
dffeas \Rreg|parallel_out[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[8]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N10
cycloneive_lcell_comb \Rreg|parallel_out[8]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[8]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[8]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N11
dffeas \Rreg|parallel_out[8]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[8]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[8]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[8]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N2
cycloneive_lcell_comb \Norm|ResultMul_normalised[33]~10 (
// Equation(s):
// \Norm|ResultMul_normalised[33]~10_combout  = (\dp|Preg [23] & (\dp|Preg [9])) # (!\dp|Preg [23] & ((\dp|Preg [8])))

	.dataa(\dp|Preg [9]),
	.datab(gnd),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [8]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[33]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[33]~10 .lut_mask = 16'hAFA0;
defparam \Norm|ResultMul_normalised[33]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N28
cycloneive_lcell_comb \OW|ResultBus[9]~51 (
// Equation(s):
// \OW|ResultBus[9]~51_combout  = (\Norm|ResultMul_normalised[33]~10_combout  & (!\OW|ResultBus[8]~50 )) # (!\Norm|ResultMul_normalised[33]~10_combout  & ((\OW|ResultBus[8]~50 ) # (GND)))
// \OW|ResultBus[9]~52  = CARRY((!\OW|ResultBus[8]~50 ) # (!\Norm|ResultMul_normalised[33]~10_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[33]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[8]~50 ),
	.combout(\OW|ResultBus[9]~51_combout ),
	.cout(\OW|ResultBus[9]~52 ));
// synopsys translate_off
defparam \OW|ResultBus[9]~51 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N29
dffeas \OW|ResultBus[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[9] .is_wysiwyg = "true";
defparam \OW|ResultBus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N4
cycloneive_lcell_comb \Rreg|parallel_out[9]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[9]~reg0feeder_combout  = \OW|ResultBus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [9]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N5
dffeas \Rreg|parallel_out[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[9]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y28_N10
cycloneive_lcell_comb \Rreg|parallel_out[9]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[9]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[9]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y28_N11
dffeas \Rreg|parallel_out[9]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[9]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[9]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[9]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N18
cycloneive_lcell_comb \Norm|ResultMul_normalised[34]~11 (
// Equation(s):
// \Norm|ResultMul_normalised[34]~11_combout  = (\dp|Preg [23] & (\dp|Preg [10])) # (!\dp|Preg [23] & ((\dp|Preg [9])))

	.dataa(gnd),
	.datab(\dp|Preg [10]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [9]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[34]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[34]~11 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[34]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y27_N30
cycloneive_lcell_comb \OW|ResultBus[10]~53 (
// Equation(s):
// \OW|ResultBus[10]~53_combout  = (\Norm|ResultMul_normalised[34]~11_combout  & (\OW|ResultBus[9]~52  $ (GND))) # (!\Norm|ResultMul_normalised[34]~11_combout  & (!\OW|ResultBus[9]~52  & VCC))
// \OW|ResultBus[10]~54  = CARRY((\Norm|ResultMul_normalised[34]~11_combout  & !\OW|ResultBus[9]~52 ))

	.dataa(\Norm|ResultMul_normalised[34]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[9]~52 ),
	.combout(\OW|ResultBus[10]~53_combout ),
	.cout(\OW|ResultBus[10]~54 ));
// synopsys translate_off
defparam \OW|ResultBus[10]~53 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y27_N31
dffeas \OW|ResultBus[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[10] .is_wysiwyg = "true";
defparam \OW|ResultBus[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y27_N26
cycloneive_lcell_comb \Rreg|parallel_out[10]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[10]~reg0feeder_combout  = \OW|ResultBus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y27_N27
dffeas \Rreg|parallel_out[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[10]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[10]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[10]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[10]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y28_N1
dffeas \Rreg|parallel_out[10]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[10]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[10]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[10]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N30
cycloneive_lcell_comb \Norm|ResultMul_normalised[35]~12 (
// Equation(s):
// \Norm|ResultMul_normalised[35]~12_combout  = (\dp|Preg [23] & (\dp|Preg [11])) # (!\dp|Preg [23] & ((\dp|Preg [10])))

	.dataa(gnd),
	.datab(\dp|Preg [11]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [10]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[35]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[35]~12 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[35]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N0
cycloneive_lcell_comb \OW|ResultBus[11]~55 (
// Equation(s):
// \OW|ResultBus[11]~55_combout  = (\Norm|ResultMul_normalised[35]~12_combout  & (!\OW|ResultBus[10]~54 )) # (!\Norm|ResultMul_normalised[35]~12_combout  & ((\OW|ResultBus[10]~54 ) # (GND)))
// \OW|ResultBus[11]~56  = CARRY((!\OW|ResultBus[10]~54 ) # (!\Norm|ResultMul_normalised[35]~12_combout ))

	.dataa(\Norm|ResultMul_normalised[35]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[10]~54 ),
	.combout(\OW|ResultBus[11]~55_combout ),
	.cout(\OW|ResultBus[11]~56 ));
// synopsys translate_off
defparam \OW|ResultBus[11]~55 .lut_mask = 16'h5A5F;
defparam \OW|ResultBus[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N1
dffeas \OW|ResultBus[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[11] .is_wysiwyg = "true";
defparam \OW|ResultBus[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N24
cycloneive_lcell_comb \Rreg|parallel_out[11]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[11]~reg0feeder_combout  = \OW|ResultBus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [11]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N25
dffeas \Rreg|parallel_out[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[11]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[11]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[11]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[11]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N1
dffeas \Rreg|parallel_out[11]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[11]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[11]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[11]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N26
cycloneive_lcell_comb \Norm|ResultMul_normalised[36]~13 (
// Equation(s):
// \Norm|ResultMul_normalised[36]~13_combout  = (\dp|Preg [23] & (\dp|Preg [12])) # (!\dp|Preg [23] & ((\dp|Preg [11])))

	.dataa(\dp|Preg [12]),
	.datab(\dp|Preg [11]),
	.datac(gnd),
	.datad(\dp|Preg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[36]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[36]~13 .lut_mask = 16'hAACC;
defparam \Norm|ResultMul_normalised[36]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N2
cycloneive_lcell_comb \OW|ResultBus[12]~57 (
// Equation(s):
// \OW|ResultBus[12]~57_combout  = (\Norm|ResultMul_normalised[36]~13_combout  & (\OW|ResultBus[11]~56  $ (GND))) # (!\Norm|ResultMul_normalised[36]~13_combout  & (!\OW|ResultBus[11]~56  & VCC))
// \OW|ResultBus[12]~58  = CARRY((\Norm|ResultMul_normalised[36]~13_combout  & !\OW|ResultBus[11]~56 ))

	.dataa(\Norm|ResultMul_normalised[36]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[11]~56 ),
	.combout(\OW|ResultBus[12]~57_combout ),
	.cout(\OW|ResultBus[12]~58 ));
// synopsys translate_off
defparam \OW|ResultBus[12]~57 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N3
dffeas \OW|ResultBus[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[12] .is_wysiwyg = "true";
defparam \OW|ResultBus[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N29
dffeas \Rreg|parallel_out[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[12]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y28_N22
cycloneive_lcell_comb \Rreg|parallel_out[12]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[12]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[12]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[12]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[12]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y28_N23
dffeas \Rreg|parallel_out[12]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[12]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[12]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[12]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N28
cycloneive_lcell_comb \Norm|ResultMul_normalised[37]~14 (
// Equation(s):
// \Norm|ResultMul_normalised[37]~14_combout  = (\dp|Preg [23] & ((\dp|Preg [13]))) # (!\dp|Preg [23] & (\dp|Preg [12]))

	.dataa(\dp|Preg [12]),
	.datab(\dp|Preg [13]),
	.datac(gnd),
	.datad(\dp|Preg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[37]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[37]~14 .lut_mask = 16'hCCAA;
defparam \Norm|ResultMul_normalised[37]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N4
cycloneive_lcell_comb \OW|ResultBus[13]~59 (
// Equation(s):
// \OW|ResultBus[13]~59_combout  = (\Norm|ResultMul_normalised[37]~14_combout  & (!\OW|ResultBus[12]~58 )) # (!\Norm|ResultMul_normalised[37]~14_combout  & ((\OW|ResultBus[12]~58 ) # (GND)))
// \OW|ResultBus[13]~60  = CARRY((!\OW|ResultBus[12]~58 ) # (!\Norm|ResultMul_normalised[37]~14_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[37]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[12]~58 ),
	.combout(\OW|ResultBus[13]~59_combout ),
	.cout(\OW|ResultBus[13]~60 ));
// synopsys translate_off
defparam \OW|ResultBus[13]~59 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N5
dffeas \OW|ResultBus[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[13] .is_wysiwyg = "true";
defparam \OW|ResultBus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y26_N8
cycloneive_lcell_comb \Rreg|parallel_out[13]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[13]~reg0feeder_combout  = \OW|ResultBus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [13]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y26_N9
dffeas \Rreg|parallel_out[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[13]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[13]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[13]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[13]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N1
dffeas \Rreg|parallel_out[13]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[13]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[13]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[13]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N30
cycloneive_lcell_comb \Norm|ResultMul_normalised[38]~15 (
// Equation(s):
// \Norm|ResultMul_normalised[38]~15_combout  = (\dp|Preg [23] & ((\dp|Preg [14]))) # (!\dp|Preg [23] & (\dp|Preg [13]))

	.dataa(\dp|Preg [13]),
	.datab(gnd),
	.datac(\dp|Preg [14]),
	.datad(\dp|Preg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[38]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[38]~15 .lut_mask = 16'hF0AA;
defparam \Norm|ResultMul_normalised[38]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N6
cycloneive_lcell_comb \OW|ResultBus[14]~61 (
// Equation(s):
// \OW|ResultBus[14]~61_combout  = (\Norm|ResultMul_normalised[38]~15_combout  & (\OW|ResultBus[13]~60  $ (GND))) # (!\Norm|ResultMul_normalised[38]~15_combout  & (!\OW|ResultBus[13]~60  & VCC))
// \OW|ResultBus[14]~62  = CARRY((\Norm|ResultMul_normalised[38]~15_combout  & !\OW|ResultBus[13]~60 ))

	.dataa(\Norm|ResultMul_normalised[38]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[13]~60 ),
	.combout(\OW|ResultBus[14]~61_combout ),
	.cout(\OW|ResultBus[14]~62 ));
// synopsys translate_off
defparam \OW|ResultBus[14]~61 .lut_mask = 16'hA50A;
defparam \OW|ResultBus[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N7
dffeas \OW|ResultBus[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[14] .is_wysiwyg = "true";
defparam \OW|ResultBus[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N0
cycloneive_lcell_comb \Rreg|parallel_out[14]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[14]~reg0feeder_combout  = \OW|ResultBus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [14]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N1
dffeas \Rreg|parallel_out[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[14]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N16
cycloneive_lcell_comb \Rreg|parallel_out[14]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[14]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[14]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y27_N17
dffeas \Rreg|parallel_out[14]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[14]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[14]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[14]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cycloneive_lcell_comb \Norm|ResultMul_normalised[39]~16 (
// Equation(s):
// \Norm|ResultMul_normalised[39]~16_combout  = (\dp|Preg [23] & ((\dp|Preg [15]))) # (!\dp|Preg [23] & (\dp|Preg [14]))

	.dataa(gnd),
	.datab(\dp|Preg [14]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [15]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[39]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[39]~16 .lut_mask = 16'hFC0C;
defparam \Norm|ResultMul_normalised[39]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N8
cycloneive_lcell_comb \OW|ResultBus[15]~63 (
// Equation(s):
// \OW|ResultBus[15]~63_combout  = (\Norm|ResultMul_normalised[39]~16_combout  & (!\OW|ResultBus[14]~62 )) # (!\Norm|ResultMul_normalised[39]~16_combout  & ((\OW|ResultBus[14]~62 ) # (GND)))
// \OW|ResultBus[15]~64  = CARRY((!\OW|ResultBus[14]~62 ) # (!\Norm|ResultMul_normalised[39]~16_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[39]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[14]~62 ),
	.combout(\OW|ResultBus[15]~63_combout ),
	.cout(\OW|ResultBus[15]~64 ));
// synopsys translate_off
defparam \OW|ResultBus[15]~63 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N9
dffeas \OW|ResultBus[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[15] .is_wysiwyg = "true";
defparam \OW|ResultBus[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N30
cycloneive_lcell_comb \Rreg|parallel_out[15]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[15]~reg0feeder_combout  = \OW|ResultBus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[15]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N31
dffeas \Rreg|parallel_out[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[15]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \Rreg|parallel_out[15]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[15]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[15]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N17
dffeas \Rreg|parallel_out[15]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[15]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[15]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[15]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneive_lcell_comb \Norm|ResultMul_normalised[40]~17 (
// Equation(s):
// \Norm|ResultMul_normalised[40]~17_combout  = (\dp|Preg [23] & (\dp|Preg [16])) # (!\dp|Preg [23] & ((\dp|Preg [15])))

	.dataa(\dp|Preg [16]),
	.datab(gnd),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [15]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[40]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[40]~17 .lut_mask = 16'hAFA0;
defparam \Norm|ResultMul_normalised[40]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N10
cycloneive_lcell_comb \OW|ResultBus[16]~65 (
// Equation(s):
// \OW|ResultBus[16]~65_combout  = (\Norm|ResultMul_normalised[40]~17_combout  & (\OW|ResultBus[15]~64  $ (GND))) # (!\Norm|ResultMul_normalised[40]~17_combout  & (!\OW|ResultBus[15]~64  & VCC))
// \OW|ResultBus[16]~66  = CARRY((\Norm|ResultMul_normalised[40]~17_combout  & !\OW|ResultBus[15]~64 ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[40]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[15]~64 ),
	.combout(\OW|ResultBus[16]~65_combout ),
	.cout(\OW|ResultBus[16]~66 ));
// synopsys translate_off
defparam \OW|ResultBus[16]~65 .lut_mask = 16'hC30C;
defparam \OW|ResultBus[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N11
dffeas \OW|ResultBus[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[16] .is_wysiwyg = "true";
defparam \OW|ResultBus[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N27
dffeas \Rreg|parallel_out[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[16]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[16]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[16]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[16]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[16]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[16]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y28_N1
dffeas \Rreg|parallel_out[16]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[16]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[16]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[16]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[16]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneive_lcell_comb \Norm|ResultMul_normalised[41]~18 (
// Equation(s):
// \Norm|ResultMul_normalised[41]~18_combout  = (\dp|Preg [23] & (\dp|Preg [17])) # (!\dp|Preg [23] & ((\dp|Preg [16])))

	.dataa(gnd),
	.datab(\dp|Preg [17]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [16]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[41]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[41]~18 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[41]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N12
cycloneive_lcell_comb \OW|ResultBus[17]~67 (
// Equation(s):
// \OW|ResultBus[17]~67_combout  = (\Norm|ResultMul_normalised[41]~18_combout  & (!\OW|ResultBus[16]~66 )) # (!\Norm|ResultMul_normalised[41]~18_combout  & ((\OW|ResultBus[16]~66 ) # (GND)))
// \OW|ResultBus[17]~68  = CARRY((!\OW|ResultBus[16]~66 ) # (!\Norm|ResultMul_normalised[41]~18_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[41]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[16]~66 ),
	.combout(\OW|ResultBus[17]~67_combout ),
	.cout(\OW|ResultBus[17]~68 ));
// synopsys translate_off
defparam \OW|ResultBus[17]~67 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N13
dffeas \OW|ResultBus[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[17] .is_wysiwyg = "true";
defparam \OW|ResultBus[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y26_N0
cycloneive_lcell_comb \Rreg|parallel_out[17]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[17]~reg0feeder_combout  = \OW|ResultBus [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [17]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y26_N1
dffeas \Rreg|parallel_out[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[17]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y28_N4
cycloneive_lcell_comb \Rreg|parallel_out[17]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[17]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[17]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[17]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[17]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y28_N5
dffeas \Rreg|parallel_out[17]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[17]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[17]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[17]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[17]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneive_lcell_comb \Norm|ResultMul_normalised[42]~19 (
// Equation(s):
// \Norm|ResultMul_normalised[42]~19_combout  = (\dp|Preg [23] & (\dp|Preg [18])) # (!\dp|Preg [23] & ((\dp|Preg [17])))

	.dataa(\dp|Preg [18]),
	.datab(\dp|Preg [17]),
	.datac(\dp|Preg [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[42]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[42]~19 .lut_mask = 16'hACAC;
defparam \Norm|ResultMul_normalised[42]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N14
cycloneive_lcell_comb \OW|ResultBus[18]~69 (
// Equation(s):
// \OW|ResultBus[18]~69_combout  = (\Norm|ResultMul_normalised[42]~19_combout  & (\OW|ResultBus[17]~68  $ (GND))) # (!\Norm|ResultMul_normalised[42]~19_combout  & (!\OW|ResultBus[17]~68  & VCC))
// \OW|ResultBus[18]~70  = CARRY((\Norm|ResultMul_normalised[42]~19_combout  & !\OW|ResultBus[17]~68 ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[42]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[17]~68 ),
	.combout(\OW|ResultBus[18]~69_combout ),
	.cout(\OW|ResultBus[18]~70 ));
// synopsys translate_off
defparam \OW|ResultBus[18]~69 .lut_mask = 16'hC30C;
defparam \OW|ResultBus[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N15
dffeas \OW|ResultBus[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[18] .is_wysiwyg = "true";
defparam \OW|ResultBus[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N4
cycloneive_lcell_comb \Rreg|parallel_out[18]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[18]~reg0feeder_combout  = \OW|ResultBus [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [18]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N5
dffeas \Rreg|parallel_out[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[18]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N4
cycloneive_lcell_comb \Rreg|parallel_out[18]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[18]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[18]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[18]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[18]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y26_N5
dffeas \Rreg|parallel_out[18]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[18]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[18]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[18]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[18]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneive_lcell_comb \Norm|ResultMul_normalised[43]~20 (
// Equation(s):
// \Norm|ResultMul_normalised[43]~20_combout  = (\dp|Preg [23] & ((\dp|Preg [19]))) # (!\dp|Preg [23] & (\dp|Preg [18]))

	.dataa(\dp|Preg [18]),
	.datab(gnd),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [19]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[43]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[43]~20 .lut_mask = 16'hFA0A;
defparam \Norm|ResultMul_normalised[43]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N16
cycloneive_lcell_comb \OW|ResultBus[19]~71 (
// Equation(s):
// \OW|ResultBus[19]~71_combout  = (\Norm|ResultMul_normalised[43]~20_combout  & (!\OW|ResultBus[18]~70 )) # (!\Norm|ResultMul_normalised[43]~20_combout  & ((\OW|ResultBus[18]~70 ) # (GND)))
// \OW|ResultBus[19]~72  = CARRY((!\OW|ResultBus[18]~70 ) # (!\Norm|ResultMul_normalised[43]~20_combout ))

	.dataa(\Norm|ResultMul_normalised[43]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[18]~70 ),
	.combout(\OW|ResultBus[19]~71_combout ),
	.cout(\OW|ResultBus[19]~72 ));
// synopsys translate_off
defparam \OW|ResultBus[19]~71 .lut_mask = 16'h5A5F;
defparam \OW|ResultBus[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N17
dffeas \OW|ResultBus[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[19] .is_wysiwyg = "true";
defparam \OW|ResultBus[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N26
cycloneive_lcell_comb \Rreg|parallel_out[19]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[19]~reg0feeder_combout  = \OW|ResultBus [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [19]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N27
dffeas \Rreg|parallel_out[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[19]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N14
cycloneive_lcell_comb \Rreg|parallel_out[19]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[19]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[19]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[19]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[19]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y26_N15
dffeas \Rreg|parallel_out[19]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[19]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[19]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[19]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[19]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneive_lcell_comb \Norm|ResultMul_normalised[44]~21 (
// Equation(s):
// \Norm|ResultMul_normalised[44]~21_combout  = (\dp|Preg [23] & ((\dp|Preg [20]))) # (!\dp|Preg [23] & (\dp|Preg [19]))

	.dataa(gnd),
	.datab(\dp|Preg [19]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [20]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[44]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[44]~21 .lut_mask = 16'hFC0C;
defparam \Norm|ResultMul_normalised[44]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N18
cycloneive_lcell_comb \OW|ResultBus[20]~73 (
// Equation(s):
// \OW|ResultBus[20]~73_combout  = (\Norm|ResultMul_normalised[44]~21_combout  & (\OW|ResultBus[19]~72  $ (GND))) # (!\Norm|ResultMul_normalised[44]~21_combout  & (!\OW|ResultBus[19]~72  & VCC))
// \OW|ResultBus[20]~74  = CARRY((\Norm|ResultMul_normalised[44]~21_combout  & !\OW|ResultBus[19]~72 ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[44]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[19]~72 ),
	.combout(\OW|ResultBus[20]~73_combout ),
	.cout(\OW|ResultBus[20]~74 ));
// synopsys translate_off
defparam \OW|ResultBus[20]~73 .lut_mask = 16'hC30C;
defparam \OW|ResultBus[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N19
dffeas \OW|ResultBus[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[20] .is_wysiwyg = "true";
defparam \OW|ResultBus[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N12
cycloneive_lcell_comb \Rreg|parallel_out[20]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[20]~reg0feeder_combout  = \OW|ResultBus [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [20]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N13
dffeas \Rreg|parallel_out[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[20]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
cycloneive_lcell_comb \Rreg|parallel_out[20]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[20]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[20]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[20]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[20]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y26_N17
dffeas \Rreg|parallel_out[20]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[20]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[20]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[20]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[20]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneive_lcell_comb \Norm|ResultMul_normalised[45]~22 (
// Equation(s):
// \Norm|ResultMul_normalised[45]~22_combout  = (\dp|Preg [23] & (\dp|Preg [21])) # (!\dp|Preg [23] & ((\dp|Preg [20])))

	.dataa(gnd),
	.datab(\dp|Preg [21]),
	.datac(\dp|Preg [23]),
	.datad(\dp|Preg [20]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[45]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[45]~22 .lut_mask = 16'hCFC0;
defparam \Norm|ResultMul_normalised[45]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N20
cycloneive_lcell_comb \OW|ResultBus[21]~75 (
// Equation(s):
// \OW|ResultBus[21]~75_combout  = (\Norm|ResultMul_normalised[45]~22_combout  & (!\OW|ResultBus[20]~74 )) # (!\Norm|ResultMul_normalised[45]~22_combout  & ((\OW|ResultBus[20]~74 ) # (GND)))
// \OW|ResultBus[21]~76  = CARRY((!\OW|ResultBus[20]~74 ) # (!\Norm|ResultMul_normalised[45]~22_combout ))

	.dataa(gnd),
	.datab(\Norm|ResultMul_normalised[45]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[20]~74 ),
	.combout(\OW|ResultBus[21]~75_combout ),
	.cout(\OW|ResultBus[21]~76 ));
// synopsys translate_off
defparam \OW|ResultBus[21]~75 .lut_mask = 16'h3C3F;
defparam \OW|ResultBus[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N21
dffeas \OW|ResultBus[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[21] .is_wysiwyg = "true";
defparam \OW|ResultBus[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y26_N4
cycloneive_lcell_comb \Rreg|parallel_out[21]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[21]~reg0feeder_combout  = \OW|ResultBus [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [21]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y26_N5
dffeas \Rreg|parallel_out[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[21]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N2
cycloneive_lcell_comb \Rreg|parallel_out[21]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[21]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[21]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[21]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[21]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y28_N3
dffeas \Rreg|parallel_out[21]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[21]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[21]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[21]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[21]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cycloneive_lcell_comb \Norm|ResultMul_normalised[46]~23 (
// Equation(s):
// \Norm|ResultMul_normalised[46]~23_combout  = (\dp|Preg [23] & (\dp|Preg [22])) # (!\dp|Preg [23] & ((\dp|Preg [21])))

	.dataa(\dp|Preg [22]),
	.datab(\dp|Preg [21]),
	.datac(gnd),
	.datad(\dp|Preg [23]),
	.cin(gnd),
	.combout(\Norm|ResultMul_normalised[46]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|ResultMul_normalised[46]~23 .lut_mask = 16'hAACC;
defparam \Norm|ResultMul_normalised[46]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N22
cycloneive_lcell_comb \OW|ResultBus[22]~77 (
// Equation(s):
// \OW|ResultBus[22]~77_combout  = \OW|ResultBus[21]~76  $ (!\Norm|ResultMul_normalised[46]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Norm|ResultMul_normalised[46]~23_combout ),
	.cin(\OW|ResultBus[21]~76 ),
	.combout(\OW|ResultBus[22]~77_combout ),
	.cout());
// synopsys translate_off
defparam \OW|ResultBus[22]~77 .lut_mask = 16'hF00F;
defparam \OW|ResultBus[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y26_N23
dffeas \OW|ResultBus[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[22] .is_wysiwyg = "true";
defparam \OW|ResultBus[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y26_N18
cycloneive_lcell_comb \Rreg|parallel_out[22]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[22]~reg0feeder_combout  = \OW|ResultBus [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [22]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[22]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y26_N19
dffeas \Rreg|parallel_out[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[22]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneive_lcell_comb \Rreg|parallel_out[22]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[22]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[22]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[22]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[22]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N17
dffeas \Rreg|parallel_out[22]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[22]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[22]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[22]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[22]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N22
cycloneive_io_ibuf \IN[23]~input (
	.i(IN[23]),
	.ibar(gnd),
	.o(\IN[23]~input_o ));
// synopsys translate_off
defparam \IN[23]~input .bus_hold = "false";
defparam \IN[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \Areg|parallel_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[23]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[23] .is_wysiwyg = "true";
defparam \Areg|parallel_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cycloneive_lcell_comb \Breg|parallel_out[23]~feeder (
// Equation(s):
// \Breg|parallel_out[23]~feeder_combout  = \IN[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[23]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[23]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N17
dffeas \Breg|parallel_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[23] .is_wysiwyg = "true";
defparam \Breg|parallel_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneive_lcell_comb \add|Add0~0 (
// Equation(s):
// \add|Add0~0_combout  = (\Areg|parallel_out [23] & (\Breg|parallel_out [23] $ (VCC))) # (!\Areg|parallel_out [23] & (\Breg|parallel_out [23] & VCC))
// \add|Add0~1  = CARRY((\Areg|parallel_out [23] & \Breg|parallel_out [23]))

	.dataa(\Areg|parallel_out [23]),
	.datab(\Breg|parallel_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\add|Add0~0_combout ),
	.cout(\add|Add0~1 ));
// synopsys translate_off
defparam \add|Add0~0 .lut_mask = 16'h6688;
defparam \add|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneive_lcell_comb \Norm|Add1~0 (
// Equation(s):
// \Norm|Add1~0_combout  = (\add|Add0~0_combout  & (\dp|Preg [23] $ (VCC))) # (!\add|Add0~0_combout  & (\dp|Preg [23] & VCC))
// \Norm|Add1~1  = CARRY((\add|Add0~0_combout  & \dp|Preg [23]))

	.dataa(\add|Add0~0_combout ),
	.datab(\dp|Preg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Norm|Add1~0_combout ),
	.cout(\Norm|Add1~1 ));
// synopsys translate_off
defparam \Norm|Add1~0 .lut_mask = 16'h6688;
defparam \Norm|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneive_lcell_comb \OW|ResultBus[23]~79 (
// Equation(s):
// \OW|ResultBus[23]~79_combout  = \Norm|Add1~0_combout  $ (VCC)
// \OW|ResultBus[23]~80  = CARRY(\Norm|Add1~0_combout )

	.dataa(gnd),
	.datab(\Norm|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OW|ResultBus[23]~79_combout ),
	.cout(\OW|ResultBus[23]~80 ));
// synopsys translate_off
defparam \OW|ResultBus[23]~79 .lut_mask = 16'h33CC;
defparam \OW|ResultBus[23]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \OW|ResultBus[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[23] .is_wysiwyg = "true";
defparam \OW|ResultBus[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \Rreg|parallel_out[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OW|ResultBus [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[23]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y28_N2
cycloneive_lcell_comb \Rreg|parallel_out[23]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[23]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[23]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[23]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[23]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y28_N3
dffeas \Rreg|parallel_out[23]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[23]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[23]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[23]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[23]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \IN[24]~input (
	.i(IN[24]),
	.ibar(gnd),
	.o(\IN[24]~input_o ));
// synopsys translate_off
defparam \IN[24]~input .bus_hold = "false";
defparam \IN[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \Breg|parallel_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[24]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[24] .is_wysiwyg = "true";
defparam \Breg|parallel_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N3
dffeas \Areg|parallel_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[24]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[24] .is_wysiwyg = "true";
defparam \Areg|parallel_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneive_lcell_comb \add|Add0~2 (
// Equation(s):
// \add|Add0~2_combout  = (\Breg|parallel_out [24] & ((\Areg|parallel_out [24] & (\add|Add0~1  & VCC)) # (!\Areg|parallel_out [24] & (!\add|Add0~1 )))) # (!\Breg|parallel_out [24] & ((\Areg|parallel_out [24] & (!\add|Add0~1 )) # (!\Areg|parallel_out [24] & 
// ((\add|Add0~1 ) # (GND)))))
// \add|Add0~3  = CARRY((\Breg|parallel_out [24] & (!\Areg|parallel_out [24] & !\add|Add0~1 )) # (!\Breg|parallel_out [24] & ((!\add|Add0~1 ) # (!\Areg|parallel_out [24]))))

	.dataa(\Breg|parallel_out [24]),
	.datab(\Areg|parallel_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~1 ),
	.combout(\add|Add0~2_combout ),
	.cout(\add|Add0~3 ));
// synopsys translate_off
defparam \add|Add0~2 .lut_mask = 16'h9617;
defparam \add|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneive_lcell_comb \subtract|Add0~0 (
// Equation(s):
// \subtract|Add0~0_combout  = \add|Add0~2_combout  $ (VCC)
// \subtract|Add0~1  = CARRY(\add|Add0~2_combout )

	.dataa(gnd),
	.datab(\add|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\subtract|Add0~0_combout ),
	.cout(\subtract|Add0~1 ));
// synopsys translate_off
defparam \subtract|Add0~0 .lut_mask = 16'h33CC;
defparam \subtract|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneive_lcell_comb \Norm|Add1~2 (
// Equation(s):
// \Norm|Add1~2_combout  = (\subtract|Add0~0_combout  & (!\Norm|Add1~1 )) # (!\subtract|Add0~0_combout  & ((\Norm|Add1~1 ) # (GND)))
// \Norm|Add1~3  = CARRY((!\Norm|Add1~1 ) # (!\subtract|Add0~0_combout ))

	.dataa(gnd),
	.datab(\subtract|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~1 ),
	.combout(\Norm|Add1~2_combout ),
	.cout(\Norm|Add1~3 ));
// synopsys translate_off
defparam \Norm|Add1~2 .lut_mask = 16'h3C3F;
defparam \Norm|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneive_lcell_comb \OW|ResultBus[24]~81 (
// Equation(s):
// \OW|ResultBus[24]~81_combout  = (\Norm|Add1~2_combout  & (\OW|ResultBus[23]~80  & VCC)) # (!\Norm|Add1~2_combout  & (!\OW|ResultBus[23]~80 ))
// \OW|ResultBus[24]~82  = CARRY((!\Norm|Add1~2_combout  & !\OW|ResultBus[23]~80 ))

	.dataa(gnd),
	.datab(\Norm|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[23]~80 ),
	.combout(\OW|ResultBus[24]~81_combout ),
	.cout(\OW|ResultBus[24]~82 ));
// synopsys translate_off
defparam \OW|ResultBus[24]~81 .lut_mask = 16'hC303;
defparam \OW|ResultBus[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \OW|ResultBus[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[24] .is_wysiwyg = "true";
defparam \OW|ResultBus[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneive_lcell_comb \Rreg|parallel_out[24]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[24]~reg0feeder_combout  = \OW|ResultBus [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [24]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[24]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \Rreg|parallel_out[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[24]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[24]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[24]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[24]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[24]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[24]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \Rreg|parallel_out[24]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[24]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[24]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[24]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[24]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \IN[25]~input (
	.i(IN[25]),
	.ibar(gnd),
	.o(\IN[25]~input_o ));
// synopsys translate_off
defparam \IN[25]~input .bus_hold = "false";
defparam \IN[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N23
dffeas \Breg|parallel_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[25]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[25] .is_wysiwyg = "true";
defparam \Breg|parallel_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \Areg|parallel_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[25]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[25] .is_wysiwyg = "true";
defparam \Areg|parallel_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneive_lcell_comb \add|Add0~4 (
// Equation(s):
// \add|Add0~4_combout  = ((\Breg|parallel_out [25] $ (\Areg|parallel_out [25] $ (!\add|Add0~3 )))) # (GND)
// \add|Add0~5  = CARRY((\Breg|parallel_out [25] & ((\Areg|parallel_out [25]) # (!\add|Add0~3 ))) # (!\Breg|parallel_out [25] & (\Areg|parallel_out [25] & !\add|Add0~3 )))

	.dataa(\Breg|parallel_out [25]),
	.datab(\Areg|parallel_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~3 ),
	.combout(\add|Add0~4_combout ),
	.cout(\add|Add0~5 ));
// synopsys translate_off
defparam \add|Add0~4 .lut_mask = 16'h698E;
defparam \add|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cycloneive_lcell_comb \subtract|Add0~2 (
// Equation(s):
// \subtract|Add0~2_combout  = (\add|Add0~4_combout  & (!\subtract|Add0~1 )) # (!\add|Add0~4_combout  & ((\subtract|Add0~1 ) # (GND)))
// \subtract|Add0~3  = CARRY((!\subtract|Add0~1 ) # (!\add|Add0~4_combout ))

	.dataa(gnd),
	.datab(\add|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\subtract|Add0~1 ),
	.combout(\subtract|Add0~2_combout ),
	.cout(\subtract|Add0~3 ));
// synopsys translate_off
defparam \subtract|Add0~2 .lut_mask = 16'h3C3F;
defparam \subtract|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneive_lcell_comb \Norm|Add1~4 (
// Equation(s):
// \Norm|Add1~4_combout  = (\subtract|Add0~2_combout  & (\Norm|Add1~3  $ (GND))) # (!\subtract|Add0~2_combout  & (!\Norm|Add1~3  & VCC))
// \Norm|Add1~5  = CARRY((\subtract|Add0~2_combout  & !\Norm|Add1~3 ))

	.dataa(gnd),
	.datab(\subtract|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~3 ),
	.combout(\Norm|Add1~4_combout ),
	.cout(\Norm|Add1~5 ));
// synopsys translate_off
defparam \Norm|Add1~4 .lut_mask = 16'hC30C;
defparam \Norm|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneive_lcell_comb \OW|ResultBus[25]~83 (
// Equation(s):
// \OW|ResultBus[25]~83_combout  = (\Norm|Add1~4_combout  & ((GND) # (!\OW|ResultBus[24]~82 ))) # (!\Norm|Add1~4_combout  & (\OW|ResultBus[24]~82  $ (GND)))
// \OW|ResultBus[25]~84  = CARRY((\Norm|Add1~4_combout ) # (!\OW|ResultBus[24]~82 ))

	.dataa(gnd),
	.datab(\Norm|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[24]~82 ),
	.combout(\OW|ResultBus[25]~83_combout ),
	.cout(\OW|ResultBus[25]~84 ));
// synopsys translate_off
defparam \OW|ResultBus[25]~83 .lut_mask = 16'h3CCF;
defparam \OW|ResultBus[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \OW|ResultBus[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[25] .is_wysiwyg = "true";
defparam \OW|ResultBus[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneive_lcell_comb \Rreg|parallel_out[25]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[25]~reg0feeder_combout  = \OW|ResultBus [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[25]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \Rreg|parallel_out[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[25]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[25]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[25]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[25]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[25]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[25]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \Rreg|parallel_out[25]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[25]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[25]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[25]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[25]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cycloneive_io_ibuf \IN[26]~input (
	.i(IN[26]),
	.ibar(gnd),
	.o(\IN[26]~input_o ));
// synopsys translate_off
defparam \IN[26]~input .bus_hold = "false";
defparam \IN[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N29
dffeas \Breg|parallel_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[26]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[26] .is_wysiwyg = "true";
defparam \Breg|parallel_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N7
dffeas \Areg|parallel_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[26]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[26] .is_wysiwyg = "true";
defparam \Areg|parallel_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneive_lcell_comb \add|Add0~6 (
// Equation(s):
// \add|Add0~6_combout  = (\Breg|parallel_out [26] & ((\Areg|parallel_out [26] & (\add|Add0~5  & VCC)) # (!\Areg|parallel_out [26] & (!\add|Add0~5 )))) # (!\Breg|parallel_out [26] & ((\Areg|parallel_out [26] & (!\add|Add0~5 )) # (!\Areg|parallel_out [26] & 
// ((\add|Add0~5 ) # (GND)))))
// \add|Add0~7  = CARRY((\Breg|parallel_out [26] & (!\Areg|parallel_out [26] & !\add|Add0~5 )) # (!\Breg|parallel_out [26] & ((!\add|Add0~5 ) # (!\Areg|parallel_out [26]))))

	.dataa(\Breg|parallel_out [26]),
	.datab(\Areg|parallel_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~5 ),
	.combout(\add|Add0~6_combout ),
	.cout(\add|Add0~7 ));
// synopsys translate_off
defparam \add|Add0~6 .lut_mask = 16'h9617;
defparam \add|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cycloneive_lcell_comb \subtract|Add0~4 (
// Equation(s):
// \subtract|Add0~4_combout  = (\add|Add0~6_combout  & (\subtract|Add0~3  $ (GND))) # (!\add|Add0~6_combout  & (!\subtract|Add0~3  & VCC))
// \subtract|Add0~5  = CARRY((\add|Add0~6_combout  & !\subtract|Add0~3 ))

	.dataa(\add|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\subtract|Add0~3 ),
	.combout(\subtract|Add0~4_combout ),
	.cout(\subtract|Add0~5 ));
// synopsys translate_off
defparam \subtract|Add0~4 .lut_mask = 16'hA50A;
defparam \subtract|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneive_lcell_comb \Norm|Add1~6 (
// Equation(s):
// \Norm|Add1~6_combout  = (\subtract|Add0~4_combout  & (!\Norm|Add1~5 )) # (!\subtract|Add0~4_combout  & ((\Norm|Add1~5 ) # (GND)))
// \Norm|Add1~7  = CARRY((!\Norm|Add1~5 ) # (!\subtract|Add0~4_combout ))

	.dataa(gnd),
	.datab(\subtract|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~5 ),
	.combout(\Norm|Add1~6_combout ),
	.cout(\Norm|Add1~7 ));
// synopsys translate_off
defparam \Norm|Add1~6 .lut_mask = 16'h3C3F;
defparam \Norm|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneive_lcell_comb \OW|ResultBus[26]~85 (
// Equation(s):
// \OW|ResultBus[26]~85_combout  = (\Norm|Add1~6_combout  & (\OW|ResultBus[25]~84  & VCC)) # (!\Norm|Add1~6_combout  & (!\OW|ResultBus[25]~84 ))
// \OW|ResultBus[26]~86  = CARRY((!\Norm|Add1~6_combout  & !\OW|ResultBus[25]~84 ))

	.dataa(\Norm|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[25]~84 ),
	.combout(\OW|ResultBus[26]~85_combout ),
	.cout(\OW|ResultBus[26]~86 ));
// synopsys translate_off
defparam \OW|ResultBus[26]~85 .lut_mask = 16'hA505;
defparam \OW|ResultBus[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \OW|ResultBus[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[26] .is_wysiwyg = "true";
defparam \OW|ResultBus[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneive_lcell_comb \Rreg|parallel_out[26]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[26]~reg0feeder_combout  = \OW|ResultBus [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\OW|ResultBus [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[26]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rreg|parallel_out[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \Rreg|parallel_out[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[26]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_lcell_comb \Rreg|parallel_out[26]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[26]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[26]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[26]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[26]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \Rreg|parallel_out[26]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[26]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[26]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[26]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[26]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N29
cycloneive_io_ibuf \IN[27]~input (
	.i(IN[27]),
	.ibar(gnd),
	.o(\IN[27]~input_o ));
// synopsys translate_off
defparam \IN[27]~input .bus_hold = "false";
defparam \IN[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N9
dffeas \Breg|parallel_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[27]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[27] .is_wysiwyg = "true";
defparam \Breg|parallel_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N15
dffeas \Areg|parallel_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[27]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[27] .is_wysiwyg = "true";
defparam \Areg|parallel_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cycloneive_lcell_comb \add|Add0~8 (
// Equation(s):
// \add|Add0~8_combout  = ((\Breg|parallel_out [27] $ (\Areg|parallel_out [27] $ (!\add|Add0~7 )))) # (GND)
// \add|Add0~9  = CARRY((\Breg|parallel_out [27] & ((\Areg|parallel_out [27]) # (!\add|Add0~7 ))) # (!\Breg|parallel_out [27] & (\Areg|parallel_out [27] & !\add|Add0~7 )))

	.dataa(\Breg|parallel_out [27]),
	.datab(\Areg|parallel_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~7 ),
	.combout(\add|Add0~8_combout ),
	.cout(\add|Add0~9 ));
// synopsys translate_off
defparam \add|Add0~8 .lut_mask = 16'h698E;
defparam \add|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneive_lcell_comb \subtract|Add0~6 (
// Equation(s):
// \subtract|Add0~6_combout  = (\add|Add0~8_combout  & (!\subtract|Add0~5 )) # (!\add|Add0~8_combout  & ((\subtract|Add0~5 ) # (GND)))
// \subtract|Add0~7  = CARRY((!\subtract|Add0~5 ) # (!\add|Add0~8_combout ))

	.dataa(gnd),
	.datab(\add|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\subtract|Add0~5 ),
	.combout(\subtract|Add0~6_combout ),
	.cout(\subtract|Add0~7 ));
// synopsys translate_off
defparam \subtract|Add0~6 .lut_mask = 16'h3C3F;
defparam \subtract|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneive_lcell_comb \Norm|Add1~8 (
// Equation(s):
// \Norm|Add1~8_combout  = (\subtract|Add0~6_combout  & (\Norm|Add1~7  $ (GND))) # (!\subtract|Add0~6_combout  & (!\Norm|Add1~7  & VCC))
// \Norm|Add1~9  = CARRY((\subtract|Add0~6_combout  & !\Norm|Add1~7 ))

	.dataa(gnd),
	.datab(\subtract|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~7 ),
	.combout(\Norm|Add1~8_combout ),
	.cout(\Norm|Add1~9 ));
// synopsys translate_off
defparam \Norm|Add1~8 .lut_mask = 16'hC30C;
defparam \Norm|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneive_lcell_comb \OW|ResultBus[27]~87 (
// Equation(s):
// \OW|ResultBus[27]~87_combout  = (\Norm|Add1~8_combout  & ((GND) # (!\OW|ResultBus[26]~86 ))) # (!\Norm|Add1~8_combout  & (\OW|ResultBus[26]~86  $ (GND)))
// \OW|ResultBus[27]~88  = CARRY((\Norm|Add1~8_combout ) # (!\OW|ResultBus[26]~86 ))

	.dataa(gnd),
	.datab(\Norm|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[26]~86 ),
	.combout(\OW|ResultBus[27]~87_combout ),
	.cout(\OW|ResultBus[27]~88 ));
// synopsys translate_off
defparam \OW|ResultBus[27]~87 .lut_mask = 16'h3CCF;
defparam \OW|ResultBus[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \OW|ResultBus[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[27] .is_wysiwyg = "true";
defparam \OW|ResultBus[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneive_lcell_comb \Rreg|parallel_out[27]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[27]~reg0feeder_combout  = \OW|ResultBus [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [27]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[27]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \Rreg|parallel_out[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[27]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \Rreg|parallel_out[27]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[27]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[27]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[27]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[27]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \Rreg|parallel_out[27]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[27]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[27]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[27]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[27]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cycloneive_io_ibuf \IN[28]~input (
	.i(IN[28]),
	.ibar(gnd),
	.o(\IN[28]~input_o ));
// synopsys translate_off
defparam \IN[28]~input .bus_hold = "false";
defparam \IN[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N27
dffeas \Breg|parallel_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[28]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[28] .is_wysiwyg = "true";
defparam \Breg|parallel_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N11
dffeas \Areg|parallel_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[28]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[28] .is_wysiwyg = "true";
defparam \Areg|parallel_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneive_lcell_comb \add|Add0~10 (
// Equation(s):
// \add|Add0~10_combout  = (\Breg|parallel_out [28] & ((\Areg|parallel_out [28] & (\add|Add0~9  & VCC)) # (!\Areg|parallel_out [28] & (!\add|Add0~9 )))) # (!\Breg|parallel_out [28] & ((\Areg|parallel_out [28] & (!\add|Add0~9 )) # (!\Areg|parallel_out [28] & 
// ((\add|Add0~9 ) # (GND)))))
// \add|Add0~11  = CARRY((\Breg|parallel_out [28] & (!\Areg|parallel_out [28] & !\add|Add0~9 )) # (!\Breg|parallel_out [28] & ((!\add|Add0~9 ) # (!\Areg|parallel_out [28]))))

	.dataa(\Breg|parallel_out [28]),
	.datab(\Areg|parallel_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~9 ),
	.combout(\add|Add0~10_combout ),
	.cout(\add|Add0~11 ));
// synopsys translate_off
defparam \add|Add0~10 .lut_mask = 16'h9617;
defparam \add|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cycloneive_lcell_comb \subtract|Add0~8 (
// Equation(s):
// \subtract|Add0~8_combout  = (\add|Add0~10_combout  & (\subtract|Add0~7  $ (GND))) # (!\add|Add0~10_combout  & (!\subtract|Add0~7  & VCC))
// \subtract|Add0~9  = CARRY((\add|Add0~10_combout  & !\subtract|Add0~7 ))

	.dataa(\add|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\subtract|Add0~7 ),
	.combout(\subtract|Add0~8_combout ),
	.cout(\subtract|Add0~9 ));
// synopsys translate_off
defparam \subtract|Add0~8 .lut_mask = 16'hA50A;
defparam \subtract|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneive_lcell_comb \Norm|Add1~10 (
// Equation(s):
// \Norm|Add1~10_combout  = (\subtract|Add0~8_combout  & (!\Norm|Add1~9 )) # (!\subtract|Add0~8_combout  & ((\Norm|Add1~9 ) # (GND)))
// \Norm|Add1~11  = CARRY((!\Norm|Add1~9 ) # (!\subtract|Add0~8_combout ))

	.dataa(\subtract|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~9 ),
	.combout(\Norm|Add1~10_combout ),
	.cout(\Norm|Add1~11 ));
// synopsys translate_off
defparam \Norm|Add1~10 .lut_mask = 16'h5A5F;
defparam \Norm|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneive_lcell_comb \OW|ResultBus[28]~89 (
// Equation(s):
// \OW|ResultBus[28]~89_combout  = (\Norm|Add1~10_combout  & (\OW|ResultBus[27]~88  & VCC)) # (!\Norm|Add1~10_combout  & (!\OW|ResultBus[27]~88 ))
// \OW|ResultBus[28]~90  = CARRY((!\Norm|Add1~10_combout  & !\OW|ResultBus[27]~88 ))

	.dataa(\Norm|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[27]~88 ),
	.combout(\OW|ResultBus[28]~89_combout ),
	.cout(\OW|ResultBus[28]~90 ));
// synopsys translate_off
defparam \OW|ResultBus[28]~89 .lut_mask = 16'hA505;
defparam \OW|ResultBus[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \OW|ResultBus[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[28] .is_wysiwyg = "true";
defparam \OW|ResultBus[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneive_lcell_comb \Rreg|parallel_out[28]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[28]~reg0feeder_combout  = \OW|ResultBus [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [28]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \Rreg|parallel_out[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[28]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \Rreg|parallel_out[28]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[28]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[28]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[28]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[28]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \Rreg|parallel_out[28]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[28]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[28]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[28]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[28]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \IN[29]~input (
	.i(IN[29]),
	.ibar(gnd),
	.o(\IN[29]~input_o ));
// synopsys translate_off
defparam \IN[29]~input .bus_hold = "false";
defparam \IN[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \Breg|parallel_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[29]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[29] .is_wysiwyg = "true";
defparam \Breg|parallel_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N19
dffeas \Areg|parallel_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[29]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[29] .is_wysiwyg = "true";
defparam \Areg|parallel_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneive_lcell_comb \add|Add0~12 (
// Equation(s):
// \add|Add0~12_combout  = ((\Breg|parallel_out [29] $ (\Areg|parallel_out [29] $ (!\add|Add0~11 )))) # (GND)
// \add|Add0~13  = CARRY((\Breg|parallel_out [29] & ((\Areg|parallel_out [29]) # (!\add|Add0~11 ))) # (!\Breg|parallel_out [29] & (\Areg|parallel_out [29] & !\add|Add0~11 )))

	.dataa(\Breg|parallel_out [29]),
	.datab(\Areg|parallel_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\add|Add0~11 ),
	.combout(\add|Add0~12_combout ),
	.cout(\add|Add0~13 ));
// synopsys translate_off
defparam \add|Add0~12 .lut_mask = 16'h698E;
defparam \add|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cycloneive_lcell_comb \subtract|Add0~10 (
// Equation(s):
// \subtract|Add0~10_combout  = (\add|Add0~12_combout  & (!\subtract|Add0~9 )) # (!\add|Add0~12_combout  & ((\subtract|Add0~9 ) # (GND)))
// \subtract|Add0~11  = CARRY((!\subtract|Add0~9 ) # (!\add|Add0~12_combout ))

	.dataa(gnd),
	.datab(\add|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\subtract|Add0~9 ),
	.combout(\subtract|Add0~10_combout ),
	.cout(\subtract|Add0~11 ));
// synopsys translate_off
defparam \subtract|Add0~10 .lut_mask = 16'h3C3F;
defparam \subtract|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneive_lcell_comb \Norm|Add1~12 (
// Equation(s):
// \Norm|Add1~12_combout  = (\subtract|Add0~10_combout  & (\Norm|Add1~11  $ (GND))) # (!\subtract|Add0~10_combout  & (!\Norm|Add1~11  & VCC))
// \Norm|Add1~13  = CARRY((\subtract|Add0~10_combout  & !\Norm|Add1~11 ))

	.dataa(gnd),
	.datab(\subtract|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Norm|Add1~11 ),
	.combout(\Norm|Add1~12_combout ),
	.cout(\Norm|Add1~13 ));
// synopsys translate_off
defparam \Norm|Add1~12 .lut_mask = 16'hC30C;
defparam \Norm|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneive_lcell_comb \OW|ResultBus[29]~91 (
// Equation(s):
// \OW|ResultBus[29]~91_combout  = (\Norm|Add1~12_combout  & ((GND) # (!\OW|ResultBus[28]~90 ))) # (!\Norm|Add1~12_combout  & (\OW|ResultBus[28]~90  $ (GND)))
// \OW|ResultBus[29]~92  = CARRY((\Norm|Add1~12_combout ) # (!\OW|ResultBus[28]~90 ))

	.dataa(gnd),
	.datab(\Norm|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\OW|ResultBus[28]~90 ),
	.combout(\OW|ResultBus[29]~91_combout ),
	.cout(\OW|ResultBus[29]~92 ));
// synopsys translate_off
defparam \OW|ResultBus[29]~91 .lut_mask = 16'h3CCF;
defparam \OW|ResultBus[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \OW|ResultBus[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[29] .is_wysiwyg = "true";
defparam \OW|ResultBus[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneive_lcell_comb \Rreg|parallel_out[29]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[29]~reg0feeder_combout  = \OW|ResultBus [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [29]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \Rreg|parallel_out[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[29]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneive_lcell_comb \Rreg|parallel_out[29]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[29]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[29]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[29]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[29]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \Rreg|parallel_out[29]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[29]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[29]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[29]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[29]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N29
cycloneive_io_ibuf \IN[30]~input (
	.i(IN[30]),
	.ibar(gnd),
	.o(\IN[30]~input_o ));
// synopsys translate_off
defparam \IN[30]~input .bus_hold = "false";
defparam \IN[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y25_N31
dffeas \Areg|parallel_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[30]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[30] .is_wysiwyg = "true";
defparam \Areg|parallel_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N21
dffeas \Breg|parallel_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IN[30]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[30] .is_wysiwyg = "true";
defparam \Breg|parallel_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cycloneive_lcell_comb \add|Add0~14 (
// Equation(s):
// \add|Add0~14_combout  = \Areg|parallel_out [30] $ (\add|Add0~13  $ (\Breg|parallel_out [30]))

	.dataa(\Areg|parallel_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Breg|parallel_out [30]),
	.cin(\add|Add0~13 ),
	.combout(\add|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \add|Add0~14 .lut_mask = 16'hA55A;
defparam \add|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cycloneive_lcell_comb \subtract|Add0~12 (
// Equation(s):
// \subtract|Add0~12_combout  = \subtract|Add0~11  $ (!\add|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\add|Add0~14_combout ),
	.cin(\subtract|Add0~11 ),
	.combout(\subtract|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \subtract|Add0~12 .lut_mask = 16'hF00F;
defparam \subtract|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneive_lcell_comb \Norm|Add1~14 (
// Equation(s):
// \Norm|Add1~14_combout  = \Norm|Add1~13  $ (\subtract|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\subtract|Add0~12_combout ),
	.cin(\Norm|Add1~13 ),
	.combout(\Norm|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Norm|Add1~14 .lut_mask = 16'h0FF0;
defparam \Norm|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneive_lcell_comb \OW|ResultBus[30]~93 (
// Equation(s):
// \OW|ResultBus[30]~93_combout  = \Norm|Add1~14_combout  $ (\OW|ResultBus[29]~92 )

	.dataa(\Norm|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OW|ResultBus[29]~92 ),
	.combout(\OW|ResultBus[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \OW|ResultBus[30]~93 .lut_mask = 16'h5A5A;
defparam \OW|ResultBus[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \OW|ResultBus[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OW|ResultBus[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[30] .is_wysiwyg = "true";
defparam \OW|ResultBus[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneive_lcell_comb \Rreg|parallel_out[30]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[30]~reg0feeder_combout  = \OW|ResultBus [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [30]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \Rreg|parallel_out[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[30]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \Rreg|parallel_out[30]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[30]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[30]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[30]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[30]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \Rreg|parallel_out[30]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[30]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[30]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[30]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[30]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N8
cycloneive_io_ibuf \IN[31]~input (
	.i(IN[31]),
	.ibar(gnd),
	.o(\IN[31]~input_o ));
// synopsys translate_off
defparam \IN[31]~input .bus_hold = "false";
defparam \IN[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cycloneive_lcell_comb \Areg|parallel_out[31]~feeder (
// Equation(s):
// \Areg|parallel_out[31]~feeder_combout  = \IN[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[31]~input_o ),
	.cin(gnd),
	.combout(\Areg|parallel_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|parallel_out[31]~feeder .lut_mask = 16'hFF00;
defparam \Areg|parallel_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \Areg|parallel_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Areg|parallel_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|parallel_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|parallel_out[31] .is_wysiwyg = "true";
defparam \Areg|parallel_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneive_lcell_comb \Breg|parallel_out[31]~feeder (
// Equation(s):
// \Breg|parallel_out[31]~feeder_combout  = \IN[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IN[31]~input_o ),
	.cin(gnd),
	.combout(\Breg|parallel_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|parallel_out[31]~feeder .lut_mask = 16'hFF00;
defparam \Breg|parallel_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N11
dffeas \Breg|parallel_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Breg|parallel_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|parallel_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|parallel_out[31] .is_wysiwyg = "true";
defparam \Breg|parallel_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cycloneive_lcell_comb \OW|ResultBus[31]~95 (
// Equation(s):
// \OW|ResultBus[31]~95_combout  = (\OW|ResultBus[0]~34_combout  & (\Areg|parallel_out [31] $ ((\Breg|parallel_out [31])))) # (!\OW|ResultBus[0]~34_combout  & (((\OW|ResultBus [31]))))

	.dataa(\Areg|parallel_out [31]),
	.datab(\Breg|parallel_out [31]),
	.datac(\OW|ResultBus [31]),
	.datad(\OW|ResultBus[0]~34_combout ),
	.cin(gnd),
	.combout(\OW|ResultBus[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \OW|ResultBus[31]~95 .lut_mask = 16'h66F0;
defparam \OW|ResultBus[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N29
dffeas \OW|ResultBus[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|ResultBus [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OW|ResultBus[31] .is_wysiwyg = "true";
defparam \OW|ResultBus[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneive_lcell_comb \Rreg|parallel_out[31]~reg0feeder (
// Equation(s):
// \Rreg|parallel_out[31]~reg0feeder_combout  = \OW|ResultBus [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OW|ResultBus [31]),
	.cin(gnd),
	.combout(\Rreg|parallel_out[31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[31]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rreg|parallel_out[31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \Rreg|parallel_out[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[31]~reg0 .is_wysiwyg = "true";
defparam \Rreg|parallel_out[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
cycloneive_lcell_comb \Rreg|parallel_out[31]~enfeeder (
// Equation(s):
// \Rreg|parallel_out[31]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rreg|parallel_out[31]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rreg|parallel_out[31]~enfeeder .lut_mask = 16'hFFFF;
defparam \Rreg|parallel_out[31]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N15
dffeas \Rreg|parallel_out[31]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rreg|parallel_out[31]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rreg|parallel_out[31]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rreg|parallel_out[31]~en .is_wysiwyg = "true";
defparam \Rreg|parallel_out[31]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneive_lcell_comb \Accept~0 (
// Equation(s):
// \Accept~0_combout  = (\Areg|Accepted~q ) # (\Breg|Accepted~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Accepted~q ),
	.datad(\Breg|Accepted~q ),
	.cin(gnd),
	.combout(\Accept~0_combout ),
	.cout());
// synopsys translate_off
defparam \Accept~0 .lut_mask = 16'hFFF0;
defparam \Accept~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_lcell_comb \OW|ResultBus[0]~31 (
// Equation(s):
// \OW|ResultBus[0]~31_combout  = (!\OW|Operationdone~q  & (!\cu|pstate.Idle~q  & !\resultaccepted~input_o ))

	.dataa(\OW|Operationdone~q ),
	.datab(\cu|pstate.Idle~q ),
	.datac(\resultaccepted~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OW|ResultBus[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \OW|ResultBus[0]~31 .lut_mask = 16'h0101;
defparam \OW|ResultBus[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \OW|resultready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OW|ResultBus[0]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OW|resultready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OW|resultready .is_wysiwyg = "true";
defparam \OW|resultready .power_up = "low";
// synopsys translate_on

assign ResultBusOut[0] = \ResultBusOut[0]~output_o ;

assign ResultBusOut[1] = \ResultBusOut[1]~output_o ;

assign ResultBusOut[2] = \ResultBusOut[2]~output_o ;

assign ResultBusOut[3] = \ResultBusOut[3]~output_o ;

assign ResultBusOut[4] = \ResultBusOut[4]~output_o ;

assign ResultBusOut[5] = \ResultBusOut[5]~output_o ;

assign ResultBusOut[6] = \ResultBusOut[6]~output_o ;

assign ResultBusOut[7] = \ResultBusOut[7]~output_o ;

assign ResultBusOut[8] = \ResultBusOut[8]~output_o ;

assign ResultBusOut[9] = \ResultBusOut[9]~output_o ;

assign ResultBusOut[10] = \ResultBusOut[10]~output_o ;

assign ResultBusOut[11] = \ResultBusOut[11]~output_o ;

assign ResultBusOut[12] = \ResultBusOut[12]~output_o ;

assign ResultBusOut[13] = \ResultBusOut[13]~output_o ;

assign ResultBusOut[14] = \ResultBusOut[14]~output_o ;

assign ResultBusOut[15] = \ResultBusOut[15]~output_o ;

assign ResultBusOut[16] = \ResultBusOut[16]~output_o ;

assign ResultBusOut[17] = \ResultBusOut[17]~output_o ;

assign ResultBusOut[18] = \ResultBusOut[18]~output_o ;

assign ResultBusOut[19] = \ResultBusOut[19]~output_o ;

assign ResultBusOut[20] = \ResultBusOut[20]~output_o ;

assign ResultBusOut[21] = \ResultBusOut[21]~output_o ;

assign ResultBusOut[22] = \ResultBusOut[22]~output_o ;

assign ResultBusOut[23] = \ResultBusOut[23]~output_o ;

assign ResultBusOut[24] = \ResultBusOut[24]~output_o ;

assign ResultBusOut[25] = \ResultBusOut[25]~output_o ;

assign ResultBusOut[26] = \ResultBusOut[26]~output_o ;

assign ResultBusOut[27] = \ResultBusOut[27]~output_o ;

assign ResultBusOut[28] = \ResultBusOut[28]~output_o ;

assign ResultBusOut[29] = \ResultBusOut[29]~output_o ;

assign ResultBusOut[30] = \ResultBusOut[30]~output_o ;

assign ResultBusOut[31] = \ResultBusOut[31]~output_o ;

assign Accept = \Accept~output_o ;

assign resultready = \resultready~output_o ;

assign Operationdone = \Operationdone~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
