// Seed: 2544852857
module module_0 (
    input  supply0 id_0,
    output supply1 id_1
);
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd21
) (
    output wor _id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    output logic id_6
);
  wire id_8  [1 : {  1  ,  id_0  }];
  wire id_9;
  wire id_10;
  always @(posedge id_10) begin : LABEL_0
    assume (id_1);
    id_6 <= -1;
  end
  wire [1  - "" : 1] id_11;
  wire id_12;
  wire id_13, id_14;
  assign id_8 = id_13;
  wire id_15;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  logic [-1 : ""] id_16;
endmodule
