
finalProjectJusticeLead.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009948  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08009ae8  08009ae8  00019ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a034  0800a034  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a034  0800a034  0001a034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a03c  0800a03c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a03c  0800a03c  0001a03c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a040  0800a040  0001a040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800a044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dac  200001f8  0800a23c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fa4  0800a23c  00020fa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010468  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000232d  00000000  00000000  00030690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  000329c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e30  00000000  00000000  000338c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184f4  00000000  00000000  000346f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010968  00000000  00000000  0004cbec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b7ac  00000000  00000000  0005d554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f8d00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005500  00000000  00000000  000f8d50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009ad0 	.word	0x08009ad0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08009ad0 	.word	0x08009ad0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <setMoistureBound>:
int mWet = 200; // low value = wet

int lightOperateLower = 500;
int lightOperateUpper = 1100;
//==============================================================
void setMoistureBound(int wet, int dry){
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
	mDry = dry;
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <setMoistureBound+0x24>)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	6013      	str	r3, [r2, #0]
	mWet = wet;
 8001018:	4a05      	ldr	r2, [pc, #20]	; (8001030 <setMoistureBound+0x28>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6013      	str	r3, [r2, #0]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000008 	.word	0x20000008
 8001030:	2000000c 	.word	0x2000000c

08001034 <setTempBound>:

void setTempBound(float cold , float hot){
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	ed87 0a01 	vstr	s0, [r7, #4]
 800103e:	edc7 0a00 	vstr	s1, [r7]
	TempHot = hot;
 8001042:	4a06      	ldr	r2, [pc, #24]	; (800105c <setTempBound+0x28>)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	6013      	str	r3, [r2, #0]
	TempCold = cold;
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <setTempBound+0x2c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000000 	.word	0x20000000
 8001060:	20000004 	.word	0x20000004

08001064 <setLightOperate>:

void setLightOperate(int lower , int upper){
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]

	lightOperateLower = lower;
 800106e:	4a06      	ldr	r2, [pc, #24]	; (8001088 <setLightOperate+0x24>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6013      	str	r3, [r2, #0]
	lightOperateUpper = upper;
 8001074:	4a05      	ldr	r2, [pc, #20]	; (800108c <setLightOperate+0x28>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	6013      	str	r3, [r2, #0]
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000010 	.word	0x20000010
 800108c:	20000014 	.word	0x20000014

08001090 <isLightInBound>:

int isLightInBound(int light){
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	if ((light > lightOperateLower) && (light < lightOperateUpper )){
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <isLightInBound+0x30>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	429a      	cmp	r2, r3
 80010a0:	dd06      	ble.n	80010b0 <isLightInBound+0x20>
 80010a2:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <isLightInBound+0x34>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	da01      	bge.n	80010b0 <isLightInBound+0x20>
		return 1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e000      	b.n	80010b2 <isLightInBound+0x22>
	}
	return 0;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000010 	.word	0x20000010
 80010c4:	20000014 	.word	0x20000014

080010c8 <getTemp>:
//==============================================================

float getTemp(){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	return Temperature;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <getTemp+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000f84 	.word	0x20000f84

080010e4 <getMoist>:
int getMoist(){
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	return (int)(advcal[1]/10);
 80010e8:	4b05      	ldr	r3, [pc, #20]	; (8001100 <getMoist+0x1c>)
 80010ea:	885b      	ldrh	r3, [r3, #2]
 80010ec:	4a05      	ldr	r2, [pc, #20]	; (8001104 <getMoist+0x20>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	08db      	lsrs	r3, r3, #3
 80010f4:	b29b      	uxth	r3, r3
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	20000778 	.word	0x20000778
 8001104:	cccccccd 	.word	0xcccccccd

08001108 <getLight>:
int getLight(){
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	return (int)advcal[0];
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <getLight+0x14>)
 800110e:	881b      	ldrh	r3, [r3, #0]
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000778 	.word	0x20000778

08001120 <Set_Pin_Output>:




void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b088      	sub	sp, #32
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800113c:	887b      	ldrh	r3, [r7, #2]
 800113e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	4619      	mov	r1, r3
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f002 f9c2 	bl	80034d8 <HAL_GPIO_Init>
}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001180:	2301      	movs	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	4619      	mov	r1, r3
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f002 f9a4 	bl	80034d8 <HAL_GPIO_Init>
}
 8001190:	bf00      	nop
 8001192:	3720      	adds	r7, #32
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <delay>:

void delay (uint16_t time)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	//HAL_UART_Transmit(&huart2, xx, sizeof(xx), 10);
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <delay+0x30>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2200      	movs	r2, #0
 80011a8:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3))<time);
 80011aa:	bf00      	nop
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <delay+0x30>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d3f9      	bcc.n	80011ac <delay+0x14>
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	200002bc 	.word	0x200002bc

080011cc <DS18B20_Start>:

#define DS18B20_PORT GPIOA
#define DS18B20_PIN GPIO_PIN_1

uint8_t DS18B20_Start (void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 80011d6:	2102      	movs	r1, #2
 80011d8:	4813      	ldr	r0, [pc, #76]	; (8001228 <DS18B20_Start+0x5c>)
 80011da:	f7ff ffa1 	bl	8001120 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 80011de:	2200      	movs	r2, #0
 80011e0:	2102      	movs	r1, #2
 80011e2:	4811      	ldr	r0, [pc, #68]	; (8001228 <DS18B20_Start+0x5c>)
 80011e4:	f002 fb14 	bl	8003810 <HAL_GPIO_WritePin>
	delay(480);   // delay according to datasheet
 80011e8:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80011ec:	f7ff ffd4 	bl	8001198 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80011f0:	2102      	movs	r1, #2
 80011f2:	480d      	ldr	r0, [pc, #52]	; (8001228 <DS18B20_Start+0x5c>)
 80011f4:	f7ff ffb2 	bl	800115c <Set_Pin_Input>
	delay(80);    // delay according to datasheet
 80011f8:	2050      	movs	r0, #80	; 0x50
 80011fa:	f7ff ffcd 	bl	8001198 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80011fe:	2102      	movs	r1, #2
 8001200:	4809      	ldr	r0, [pc, #36]	; (8001228 <DS18B20_Start+0x5c>)
 8001202:	f002 faed 	bl	80037e0 <HAL_GPIO_ReadPin>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d102      	bne.n	8001212 <DS18B20_Start+0x46>
 800120c:	2301      	movs	r3, #1
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	e001      	b.n	8001216 <DS18B20_Start+0x4a>
	else Response = -1;
 8001212:	23ff      	movs	r3, #255	; 0xff
 8001214:	71fb      	strb	r3, [r7, #7]

	delay(400); // 480 us delay totally.
 8001216:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800121a:	f7ff ffbd 	bl	8001198 <delay>

	return Response;
 800121e:	79fb      	ldrb	r3, [r7, #7]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40020000 	.word	0x40020000

0800122c <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001236:	2102      	movs	r1, #2
 8001238:	481e      	ldr	r0, [pc, #120]	; (80012b4 <DS18B20_Write+0x88>)
 800123a:	f7ff ff71 	bl	8001120 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e02e      	b.n	80012a2 <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8001244:	79fa      	ldrb	r2, [r7, #7]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	fa42 f303 	asr.w	r3, r2, r3
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	2b00      	cmp	r3, #0
 8001252:	d013      	beq.n	800127c <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001254:	2102      	movs	r1, #2
 8001256:	4817      	ldr	r0, [pc, #92]	; (80012b4 <DS18B20_Write+0x88>)
 8001258:	f7ff ff62 	bl	8001120 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	4814      	ldr	r0, [pc, #80]	; (80012b4 <DS18B20_Write+0x88>)
 8001262:	f002 fad5 	bl	8003810 <HAL_GPIO_WritePin>
			delay(1);  // wait for 1 us
 8001266:	2001      	movs	r0, #1
 8001268:	f7ff ff96 	bl	8001198 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 800126c:	2102      	movs	r1, #2
 800126e:	4811      	ldr	r0, [pc, #68]	; (80012b4 <DS18B20_Write+0x88>)
 8001270:	f7ff ff74 	bl	800115c <Set_Pin_Input>
			delay(50);  // wait for 60 us
 8001274:	2032      	movs	r0, #50	; 0x32
 8001276:	f7ff ff8f 	bl	8001198 <delay>
 800127a:	e00f      	b.n	800129c <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 800127c:	2102      	movs	r1, #2
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <DS18B20_Write+0x88>)
 8001280:	f7ff ff4e 	bl	8001120 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001284:	2200      	movs	r2, #0
 8001286:	2102      	movs	r1, #2
 8001288:	480a      	ldr	r0, [pc, #40]	; (80012b4 <DS18B20_Write+0x88>)
 800128a:	f002 fac1 	bl	8003810 <HAL_GPIO_WritePin>
			delay(50);  // wait for 60 us
 800128e:	2032      	movs	r0, #50	; 0x32
 8001290:	f7ff ff82 	bl	8001198 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001294:	2102      	movs	r1, #2
 8001296:	4807      	ldr	r0, [pc, #28]	; (80012b4 <DS18B20_Write+0x88>)
 8001298:	f7ff ff60 	bl	800115c <Set_Pin_Input>
	for (int i=0; i<8; i++)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	3301      	adds	r3, #1
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2b07      	cmp	r3, #7
 80012a6:	ddcd      	ble.n	8001244 <DS18B20_Write+0x18>
		}
	}
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40020000 	.word	0x40020000

080012b8 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
	uint8_t value=0;
 80012be:	2300      	movs	r3, #0
 80012c0:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 80012c2:	2102      	movs	r1, #2
 80012c4:	481a      	ldr	r0, [pc, #104]	; (8001330 <DS18B20_Read+0x78>)
 80012c6:	f7ff ff49 	bl	800115c <Set_Pin_Input>

	for (int i=0;i<8;i++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	e026      	b.n	800131e <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 80012d0:	2102      	movs	r1, #2
 80012d2:	4817      	ldr	r0, [pc, #92]	; (8001330 <DS18B20_Read+0x78>)
 80012d4:	f7ff ff24 	bl	8001120 <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 80012d8:	2200      	movs	r2, #0
 80012da:	2102      	movs	r1, #2
 80012dc:	4814      	ldr	r0, [pc, #80]	; (8001330 <DS18B20_Read+0x78>)
 80012de:	f002 fa97 	bl	8003810 <HAL_GPIO_WritePin>
		delay(1);  // wait for > 1us
 80012e2:	2001      	movs	r0, #1
 80012e4:	f7ff ff58 	bl	8001198 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80012e8:	2102      	movs	r1, #2
 80012ea:	4811      	ldr	r0, [pc, #68]	; (8001330 <DS18B20_Read+0x78>)
 80012ec:	f7ff ff36 	bl	800115c <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 80012f0:	2102      	movs	r1, #2
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <DS18B20_Read+0x78>)
 80012f4:	f002 fa74 	bl	80037e0 <HAL_GPIO_ReadPin>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d009      	beq.n	8001312 <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80012fe:	2201      	movs	r2, #1
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	b25a      	sxtb	r2, r3
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	4313      	orrs	r3, r2
 800130e:	b25b      	sxtb	r3, r3
 8001310:	71fb      	strb	r3, [r7, #7]
		}
		delay(50);  // wait for 60 us
 8001312:	2032      	movs	r0, #50	; 0x32
 8001314:	f7ff ff40 	bl	8001198 <delay>
	for (int i=0;i<8;i++)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	3301      	adds	r3, #1
 800131c:	603b      	str	r3, [r7, #0]
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	2b07      	cmp	r3, #7
 8001322:	ddd5      	ble.n	80012d0 <DS18B20_Read+0x18>
	}
	return value;
 8001324:	79fb      	ldrb	r3, [r7, #7]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40020000 	.word	0x40020000

08001334 <heyTempurature>:

void heyTempurature(void){
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	Presence = DS18B20_Start();
 8001338:	f7ff ff48 	bl	80011cc <DS18B20_Start>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <heyTempurature+0xbc>)
 8001342:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001344:	2001      	movs	r0, #1
 8001346:	f000 fec9 	bl	80020dc <HAL_Delay>
	DS18B20_Write(0xCC);
 800134a:	20cc      	movs	r0, #204	; 0xcc
 800134c:	f7ff ff6e 	bl	800122c <DS18B20_Write>
	DS18B20_Write(0x44);
 8001350:	2044      	movs	r0, #68	; 0x44
 8001352:	f7ff ff6b 	bl	800122c <DS18B20_Write>
	HAL_Delay(800);
 8001356:	f44f 7048 	mov.w	r0, #800	; 0x320
 800135a:	f000 febf 	bl	80020dc <HAL_Delay>

	Presence = DS18B20_Start();
 800135e:	f7ff ff35 	bl	80011cc <DS18B20_Start>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <heyTempurature+0xbc>)
 8001368:	701a      	strb	r2, [r3, #0]
	DS18B20_Write(0xCC);
 800136a:	20cc      	movs	r0, #204	; 0xcc
 800136c:	f7ff ff5e 	bl	800122c <DS18B20_Write>
	DS18B20_Write(0xBE);
 8001370:	20be      	movs	r0, #190	; 0xbe
 8001372:	f7ff ff5b 	bl	800122c <DS18B20_Write>
	HAL_Delay(1);
 8001376:	2001      	movs	r0, #1
 8001378:	f000 feb0 	bl	80020dc <HAL_Delay>

	Temp_byte1 = DS18B20_Read();
 800137c:	f7ff ff9c 	bl	80012b8 <DS18B20_Read>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <heyTempurature+0xc0>)
 8001386:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DS18B20_Read();
 8001388:	f7ff ff96 	bl	80012b8 <DS18B20_Read>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <heyTempurature+0xc4>)
 8001392:	701a      	strb	r2, [r3, #0]
	TEMP = (Temp_byte2<<8)|Temp_byte1;
 8001394:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <heyTempurature+0xc4>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b21a      	sxth	r2, r3
 800139c:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <heyTempurature+0xc0>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <heyTempurature+0xc8>)
 80013aa:	801a      	strh	r2, [r3, #0]
	Temperature = (float)TEMP/16;
 80013ac:	4b13      	ldr	r3, [pc, #76]	; (80013fc <heyTempurature+0xc8>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	ee07 3a90 	vmov	s15, r3
 80013b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013b8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80013bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <heyTempurature+0xcc>)
 80013c2:	edc3 7a00 	vstr	s15, [r3]

	sprintf(t,"temp sensor  = %f \r\n", Temperature);
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <heyTempurature+0xcc>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f8c4 	bl	8000558 <__aeabi_f2d>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	490b      	ldr	r1, [pc, #44]	; (8001404 <heyTempurature+0xd0>)
 80013d6:	480c      	ldr	r0, [pc, #48]	; (8001408 <heyTempurature+0xd4>)
 80013d8:	f004 fd88 	bl	8005eec <siprintf>
	HAL_UART_Transmit(&huart2, t, sizeof(t), 10);
 80013dc:	230a      	movs	r3, #10
 80013de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013e2:	4909      	ldr	r1, [pc, #36]	; (8001408 <heyTempurature+0xd4>)
 80013e4:	4809      	ldr	r0, [pc, #36]	; (800140c <heyTempurature+0xd8>)
 80013e6:	f003 fb5a 	bl	8004a9e <HAL_UART_Transmit>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000f88 	.word	0x20000f88
 80013f4:	2000038c 	.word	0x2000038c
 80013f8:	2000038d 	.word	0x2000038d
 80013fc:	2000038e 	.word	0x2000038e
 8001400:	20000f84 	.word	0x20000f84
 8001404:	08009ae8 	.word	0x08009ae8
 8001408:	20000390 	.word	0x20000390
 800140c:	20000348 	.word	0x20000348

08001410 <readLight>:

void readLight(){
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0

	 //printf("%d", &adcval);
	HAL_UART_Transmit(&huart2, light, sizeof(light), HAL_MAX_DELAY * 100000000000);
	HAL_Delay(200);*/

	x = advcal[0];
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <readLight+0x38>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <readLight+0x3c>)
 800141c:	601a      	str	r2, [r3, #0]
	sprintf(txt, "Light sensor =  %d\r\n" ,x);
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <readLight+0x3c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	490a      	ldr	r1, [pc, #40]	; (8001450 <readLight+0x40>)
 8001426:	480b      	ldr	r0, [pc, #44]	; (8001454 <readLight+0x44>)
 8001428:	f004 fd60 	bl	8005eec <siprintf>

	HAL_UART_Transmit(&huart2, txt, sizeof(txt), HAL_MAX_DELAY);
 800142c:	f04f 33ff 	mov.w	r3, #4294967295
 8001430:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001434:	4907      	ldr	r1, [pc, #28]	; (8001454 <readLight+0x44>)
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <readLight+0x48>)
 8001438:	f003 fb31 	bl	8004a9e <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, x, sizeof(x), HAL_MAX_DELAY );
	//HAL_UART_Transmit(&huart2, '\n', sizeof('\n'), HAL_MAX_DELAY);
	HAL_Delay(200);
 800143c:	20c8      	movs	r0, #200	; 0xc8
 800143e:	f000 fe4d 	bl	80020dc <HAL_Delay>
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000778 	.word	0x20000778
 800144c:	20000b64 	.word	0x20000b64
 8001450:	08009b00 	.word	0x08009b00
 8001454:	2000077c 	.word	0x2000077c
 8001458:	20000348 	.word	0x20000348

0800145c <readMoist>:
void readMoist(){
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	//char txt[] = "Moist sensor = ";
	x = advcal[1]/10;
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <readMoist+0x40>)
 8001462:	885b      	ldrh	r3, [r3, #2]
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <readMoist+0x44>)
 8001466:	fba2 2303 	umull	r2, r3, r2, r3
 800146a:	08db      	lsrs	r3, r3, #3
 800146c:	b29b      	uxth	r3, r3
 800146e:	461a      	mov	r2, r3
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <readMoist+0x48>)
 8001472:	601a      	str	r2, [r3, #0]
	sprintf(txt, "Moist sensor =  %d\r\n" ,x);
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <readMoist+0x48>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	490b      	ldr	r1, [pc, #44]	; (80014a8 <readMoist+0x4c>)
 800147c:	480b      	ldr	r0, [pc, #44]	; (80014ac <readMoist+0x50>)
 800147e:	f004 fd35 	bl	8005eec <siprintf>
	HAL_UART_Transmit(&huart2, txt, sizeof(txt), HAL_MAX_DELAY);
 8001482:	f04f 33ff 	mov.w	r3, #4294967295
 8001486:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800148a:	4908      	ldr	r1, [pc, #32]	; (80014ac <readMoist+0x50>)
 800148c:	4808      	ldr	r0, [pc, #32]	; (80014b0 <readMoist+0x54>)
 800148e:	f003 fb06 	bl	8004a9e <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, x, sizeof(x), HAL_MAX_DELAY );
	//HAL_UART_Transmit(&huart2, '\n', sizeof('\n'), HAL_MAX_DELAY);
	HAL_Delay(200);
 8001492:	20c8      	movs	r0, #200	; 0xc8
 8001494:	f000 fe22 	bl	80020dc <HAL_Delay>
}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000778 	.word	0x20000778
 80014a0:	cccccccd 	.word	0xcccccccd
 80014a4:	20000b64 	.word	0x20000b64
 80014a8:	08009b18 	.word	0x08009b18
 80014ac:	2000077c 	.word	0x2000077c
 80014b0:	20000348 	.word	0x20000348

080014b4 <pumpOn>:

void pumpOn(){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2120      	movs	r1, #32
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <pumpOn+0x20>)
 80014be:	f002 f9a7 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <pumpOn+0x20>)
 80014ca:	f002 f9a1 	bl	8003810 <HAL_GPIO_WritePin>
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40020000 	.word	0x40020000

080014d8 <pumpOff>:
void pumpOff(){
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	2120      	movs	r1, #32
 80014e0:	4805      	ldr	r0, [pc, #20]	; (80014f8 <pumpOff+0x20>)
 80014e2:	f002 f995 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ec:	4802      	ldr	r0, [pc, #8]	; (80014f8 <pumpOff+0x20>)
 80014ee:	f002 f98f 	bl	8003810 <HAL_GPIO_WritePin>
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40020000 	.word	0x40020000

080014fc <SensorReport>:

void SensorReport(){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	sprintf(line , "\n\r========================================\n\r" , x);
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <SensorReport+0x34>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	490b      	ldr	r1, [pc, #44]	; (8001534 <SensorReport+0x38>)
 8001508:	480b      	ldr	r0, [pc, #44]	; (8001538 <SensorReport+0x3c>)
 800150a:	f004 fcef 	bl	8005eec <siprintf>
	heyTempurature();
 800150e:	f7ff ff11 	bl	8001334 <heyTempurature>
	readLight();
 8001512:	f7ff ff7d 	bl	8001410 <readLight>
	readMoist();
 8001516:	f7ff ffa1 	bl	800145c <readMoist>
	HAL_UART_Transmit(&huart2, line, sizeof(line), HAL_MAX_DELAY);
 800151a:	f04f 33ff 	mov.w	r3, #4294967295
 800151e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001522:	4905      	ldr	r1, [pc, #20]	; (8001538 <SensorReport+0x3c>)
 8001524:	4805      	ldr	r0, [pc, #20]	; (800153c <SensorReport+0x40>)
 8001526:	f003 faba 	bl	8004a9e <HAL_UART_Transmit>

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000b64 	.word	0x20000b64
 8001534:	08009b30 	.word	0x08009b30
 8001538:	20000b9c 	.word	0x20000b9c
 800153c:	20000348 	.word	0x20000348

08001540 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry>:

void heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry(void){
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af02      	add	r7, sp, #8
	HAL_Delay(30000);
 8001546:	f247 5030 	movw	r0, #30000	; 0x7530
 800154a:	f000 fdc7 	bl	80020dc <HAL_Delay>
	//sprintf(dataToMcu,",%d,%d,%d_", (int) Temperature,advcal[1],advcal[0]); //,temp,moist,light
	sprintf(dataToMcu,",%d,%d,%d_", (int) Temperature,advcal[1]/10,advcal[0]); //,temp,moist,light
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x64>)
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001558:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x68>)
 800155a:	885b      	ldrh	r3, [r3, #2]
 800155c:	4a13      	ldr	r2, [pc, #76]	; (80015ac <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x6c>)
 800155e:	fba2 2303 	umull	r2, r3, r2, r3
 8001562:	08db      	lsrs	r3, r3, #3
 8001564:	b29b      	uxth	r3, r3
 8001566:	461a      	mov	r2, r3
 8001568:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x68>)
 800156a:	881b      	ldrh	r3, [r3, #0]
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	4613      	mov	r3, r2
 8001570:	ee17 2a90 	vmov	r2, s15
 8001574:	490e      	ldr	r1, [pc, #56]	; (80015b0 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x70>)
 8001576:	480f      	ldr	r0, [pc, #60]	; (80015b4 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x74>)
 8001578:	f004 fcb8 	bl	8005eec <siprintf>
	HAL_UART_Transmit(&huart1, dataToMcu, sizeof(dataToMcu), HAL_MAX_DELAY);
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
 8001580:	2232      	movs	r2, #50	; 0x32
 8001582:	490c      	ldr	r1, [pc, #48]	; (80015b4 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x74>)
 8001584:	480c      	ldr	r0, [pc, #48]	; (80015b8 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x78>)
 8001586:	f003 fa8a 	bl	8004a9e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, dataToMcu, sizeof(dataToMcu), HAL_MAX_DELAY);
 800158a:	f04f 33ff 	mov.w	r3, #4294967295
 800158e:	2232      	movs	r2, #50	; 0x32
 8001590:	4908      	ldr	r1, [pc, #32]	; (80015b4 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x74>)
 8001592:	480a      	ldr	r0, [pc, #40]	; (80015bc <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x7c>)
 8001594:	f003 fa83 	bl	8004a9e <HAL_UART_Transmit>
	strcpy(dataToMcu,"");
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x74>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
}
 800159e:	bf00      	nop
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000f84 	.word	0x20000f84
 80015a8:	20000778 	.word	0x20000778
 80015ac:	cccccccd 	.word	0xcccccccd
 80015b0:	08009b60 	.word	0x08009b60
 80015b4:	20000b68 	.word	0x20000b68
 80015b8:	20000304 	.word	0x20000304
 80015bc:	20000348 	.word	0x20000348

080015c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c6:	f000 fd17 	bl	8001ff8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ca:	f000 f87d 	bl	80016c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ce:	f000 fa07 	bl	80019e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80015d2:	f000 f9e5 	bl	80019a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015d6:	f000 f9b9 	bl	800194c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80015da:	f000 f93f 	bl	800185c <MX_TIM3_Init>
  MX_ADC1_Init();
 80015de:	f000 f8dd 	bl	800179c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80015e2:	f000 f989 	bl	80018f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80015e6:	4830      	ldr	r0, [pc, #192]	; (80016a8 <main+0xe8>)
 80015e8:	f002 fe14 	bl	8004214 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, advcal, 2);
 80015ec:	2202      	movs	r2, #2
 80015ee:	492f      	ldr	r1, [pc, #188]	; (80016ac <main+0xec>)
 80015f0:	482f      	ldr	r0, [pc, #188]	; (80016b0 <main+0xf0>)
 80015f2:	f000 feeb 	bl	80023cc <HAL_ADC_Start_DMA>
//  hadc1.DMA_Handle->Instance->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
  HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 80015f6:	2038      	movs	r0, #56	; 0x38
 80015f8:	f001 fbe3 	bl	8002dc2 <HAL_NVIC_DisableIRQ>


  setLightOperate(460 , 1100);
 80015fc:	f240 414c 	movw	r1, #1100	; 0x44c
 8001600:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 8001604:	f7ff fd2e 	bl	8001064 <setLightOperate>
  setTempBound(22 , 27);//for room testing
 8001608:	eef3 0a0b 	vmov.f32	s1, #59	; 0x41d80000  27.0
 800160c:	eeb3 0a06 	vmov.f32	s0, #54	; 0x41b00000  22.0
 8001610:	f7ff fd10 	bl	8001034 <setTempBound>
  setMoistureBound(190, 240);
 8001614:	21f0      	movs	r1, #240	; 0xf0
 8001616:	20be      	movs	r0, #190	; 0xbe
 8001618:	f7ff fcf6 	bl	8001008 <setMoistureBound>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  readl = getLight();
 800161c:	f7ff fd74 	bl	8001108 <getLight>
 8001620:	60f8      	str	r0, [r7, #12]
	  readm = getMoist();
 8001622:	f7ff fd5f 	bl	80010e4 <getMoist>
 8001626:	60b8      	str	r0, [r7, #8]
	  readTemp = getTemp();
 8001628:	f7ff fd4e 	bl	80010c8 <getTemp>
 800162c:	ed87 0a01 	vstr	s0, [r7, #4]
	  SensorReport();
 8001630:	f7ff ff64 	bl	80014fc <SensorReport>
	  if((isLightInBound(readl) > 0) && (readm  > mDry || readTemp > TempHot)){
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f7ff fd2b 	bl	8001090 <isLightInBound>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	dd22      	ble.n	8001686 <main+0xc6>
 8001640:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <main+0xf4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	429a      	cmp	r2, r3
 8001648:	dc13      	bgt.n	8001672 <main+0xb2>
 800164a:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <main+0xf8>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	ed97 7a01 	vldr	s14, [r7, #4]
 8001654:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165c:	dd13      	ble.n	8001686 <main+0xc6>
		  while(getMoist() > mWet ){//&& getTemp() > TempCold){
 800165e:	e008      	b.n	8001672 <main+0xb2>
			  // pump working // TBA
			  SensorReport();
 8001660:	f7ff ff4c 	bl	80014fc <SensorReport>
			  pumpOn();
 8001664:	f7ff ff26 	bl	80014b4 <pumpOn>
			  heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry();
 8001668:	f7ff ff6a 	bl	8001540 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry>
			  HAL_Delay(200);
 800166c:	20c8      	movs	r0, #200	; 0xc8
 800166e:	f000 fd35 	bl	80020dc <HAL_Delay>
		  while(getMoist() > mWet ){//&& getTemp() > TempCold){
 8001672:	f7ff fd37 	bl	80010e4 <getMoist>
 8001676:	4602      	mov	r2, r0
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <main+0xfc>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	dcef      	bgt.n	8001660 <main+0xa0>

		  }
		  pumpOff();
 8001680:	f7ff ff2a 	bl	80014d8 <pumpOff>
 8001684:	e001      	b.n	800168a <main+0xca>
	  }
	  else{
		  pumpOff();
 8001686:	f7ff ff27 	bl	80014d8 <pumpOff>
	  }
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	  HAL_Delay(200);
 800168a:	20c8      	movs	r0, #200	; 0xc8
 800168c:	f000 fd26 	bl	80020dc <HAL_Delay>
	  heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry();
 8001690:	f7ff ff56 	bl	8001540 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry>
	  HAL_UART_Transmit(&huart2, line, sizeof(line), HAL_MAX_DELAY);
 8001694:	f04f 33ff 	mov.w	r3, #4294967295
 8001698:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800169c:	4908      	ldr	r1, [pc, #32]	; (80016c0 <main+0x100>)
 800169e:	4809      	ldr	r0, [pc, #36]	; (80016c4 <main+0x104>)
 80016a0:	f003 f9fd 	bl	8004a9e <HAL_UART_Transmit>
	  readl = getLight();
 80016a4:	e7ba      	b.n	800161c <main+0x5c>
 80016a6:	bf00      	nop
 80016a8:	200002bc 	.word	0x200002bc
 80016ac:	20000778 	.word	0x20000778
 80016b0:	20000214 	.word	0x20000214
 80016b4:	20000008 	.word	0x20000008
 80016b8:	20000000 	.word	0x20000000
 80016bc:	2000000c 	.word	0x2000000c
 80016c0:	20000b9c 	.word	0x20000b9c
 80016c4:	20000348 	.word	0x20000348

080016c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b094      	sub	sp, #80	; 0x50
 80016cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ce:	f107 0320 	add.w	r3, r7, #32
 80016d2:	2230      	movs	r2, #48	; 0x30
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f003 fd80 	bl	80051dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ec:	2300      	movs	r3, #0
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	4b28      	ldr	r3, [pc, #160]	; (8001794 <SystemClock_Config+0xcc>)
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	4a27      	ldr	r2, [pc, #156]	; (8001794 <SystemClock_Config+0xcc>)
 80016f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016fa:	6413      	str	r3, [r2, #64]	; 0x40
 80016fc:	4b25      	ldr	r3, [pc, #148]	; (8001794 <SystemClock_Config+0xcc>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	4b22      	ldr	r3, [pc, #136]	; (8001798 <SystemClock_Config+0xd0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a21      	ldr	r2, [pc, #132]	; (8001798 <SystemClock_Config+0xd0>)
 8001712:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <SystemClock_Config+0xd0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001724:	2302      	movs	r3, #2
 8001726:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001728:	2301      	movs	r3, #1
 800172a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800172c:	2310      	movs	r3, #16
 800172e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001730:	2302      	movs	r3, #2
 8001732:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001734:	2300      	movs	r3, #0
 8001736:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001738:	2310      	movs	r3, #16
 800173a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800173c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001740:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001742:	2304      	movs	r3, #4
 8001744:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001746:	2304      	movs	r3, #4
 8001748:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800174a:	f107 0320 	add.w	r3, r7, #32
 800174e:	4618      	mov	r0, r3
 8001750:	f002 f878 	bl	8003844 <HAL_RCC_OscConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800175a:	f000 f9b1 	bl	8001ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800175e:	230f      	movs	r3, #15
 8001760:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001762:	2302      	movs	r3, #2
 8001764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	2102      	movs	r1, #2
 800177a:	4618      	mov	r0, r3
 800177c:	f002 fada 	bl	8003d34 <HAL_RCC_ClockConfig>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001786:	f000 f99b 	bl	8001ac0 <Error_Handler>
  }
}
 800178a:	bf00      	nop
 800178c:	3750      	adds	r7, #80	; 0x50
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	40007000 	.word	0x40007000

0800179c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017a2:	463b      	mov	r3, r7
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017ae:	4b28      	ldr	r3, [pc, #160]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017b0:	4a28      	ldr	r2, [pc, #160]	; (8001854 <MX_ADC1_Init+0xb8>)
 80017b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80017b4:	4b26      	ldr	r3, [pc, #152]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017b6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017bc:	4b24      	ldr	r3, [pc, #144]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80017c2:	4b23      	ldr	r3, [pc, #140]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017c8:	4b21      	ldr	r3, [pc, #132]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017d6:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017de:	4a1e      	ldr	r2, [pc, #120]	; (8001858 <MX_ADC1_Init+0xbc>)
 80017e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017e2:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80017e8:	4b19      	ldr	r3, [pc, #100]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017ea:	2202      	movs	r2, #2
 80017ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017ee:	4b18      	ldr	r3, [pc, #96]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017f8:	2201      	movs	r2, #1
 80017fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017fc:	4814      	ldr	r0, [pc, #80]	; (8001850 <MX_ADC1_Init+0xb4>)
 80017fe:	f000 fc91 	bl	8002124 <HAL_ADC_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001808:	f000 f95a 	bl	8001ac0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800180c:	2300      	movs	r3, #0
 800180e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001810:	2301      	movs	r3, #1
 8001812:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001814:	2302      	movs	r3, #2
 8001816:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001818:	463b      	mov	r3, r7
 800181a:	4619      	mov	r1, r3
 800181c:	480c      	ldr	r0, [pc, #48]	; (8001850 <MX_ADC1_Init+0xb4>)
 800181e:	f000 feed 	bl	80025fc <HAL_ADC_ConfigChannel>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001828:	f000 f94a 	bl	8001ac0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800182c:	2304      	movs	r3, #4
 800182e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001830:	2302      	movs	r3, #2
 8001832:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001834:	463b      	mov	r3, r7
 8001836:	4619      	mov	r1, r3
 8001838:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_ADC1_Init+0xb4>)
 800183a:	f000 fedf 	bl	80025fc <HAL_ADC_ConfigChannel>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001844:	f000 f93c 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001848:	bf00      	nop
 800184a:	3710      	adds	r7, #16
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000214 	.word	0x20000214
 8001854:	40012000 	.word	0x40012000
 8001858:	0f000001 	.word	0x0f000001

0800185c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001862:	f107 0308 	add.w	r3, r7, #8
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001870:	463b      	mov	r3, r7
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_TIM3_Init+0x94>)
 800187a:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <MX_TIM3_Init+0x98>)
 800187c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800187e:	4b1c      	ldr	r3, [pc, #112]	; (80018f0 <MX_TIM3_Init+0x94>)
 8001880:	2253      	movs	r2, #83	; 0x53
 8001882:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_TIM3_Init+0x94>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800188a:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <MX_TIM3_Init+0x94>)
 800188c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001890:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001892:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <MX_TIM3_Init+0x94>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <MX_TIM3_Init+0x94>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800189e:	4814      	ldr	r0, [pc, #80]	; (80018f0 <MX_TIM3_Init+0x94>)
 80018a0:	f002 fc68 	bl	8004174 <HAL_TIM_Base_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80018aa:	f000 f909 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	4619      	mov	r1, r3
 80018ba:	480d      	ldr	r0, [pc, #52]	; (80018f0 <MX_TIM3_Init+0x94>)
 80018bc:	f002 fe0c 	bl	80044d8 <HAL_TIM_ConfigClockSource>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80018c6:	f000 f8fb 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018d2:	463b      	mov	r3, r7
 80018d4:	4619      	mov	r1, r3
 80018d6:	4806      	ldr	r0, [pc, #24]	; (80018f0 <MX_TIM3_Init+0x94>)
 80018d8:	f003 f812 	bl	8004900 <HAL_TIMEx_MasterConfigSynchronization>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80018e2:	f000 f8ed 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200002bc 	.word	0x200002bc
 80018f4:	40000400 	.word	0x40000400

080018f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	; (8001948 <MX_USART1_UART_Init+0x50>)
 8001900:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 8001904:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001908:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 800191e:	220c      	movs	r2, #12
 8001920:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800192e:	4805      	ldr	r0, [pc, #20]	; (8001944 <MX_USART1_UART_Init+0x4c>)
 8001930:	f003 f868 	bl	8004a04 <HAL_UART_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800193a:	f000 f8c1 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000304 	.word	0x20000304
 8001948:	40011000 	.word	0x40011000

0800194c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001950:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001952:	4a12      	ldr	r2, [pc, #72]	; (800199c <MX_USART2_UART_Init+0x50>)
 8001954:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001958:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800195c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800196a:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001970:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001972:	220c      	movs	r2, #12
 8001974:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001976:	4b08      	ldr	r3, [pc, #32]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <MX_USART2_UART_Init+0x4c>)
 8001984:	f003 f83e 	bl	8004a04 <HAL_UART_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800198e:	f000 f897 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000348 	.word	0x20000348
 800199c:	40004400 	.word	0x40004400

080019a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <MX_DMA_Init+0x3c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a0b      	ldr	r2, [pc, #44]	; (80019dc <MX_DMA_Init+0x3c>)
 80019b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <MX_DMA_Init+0x3c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	2038      	movs	r0, #56	; 0x38
 80019c8:	f001 f9d1 	bl	8002d6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80019cc:	2038      	movs	r0, #56	; 0x38
 80019ce:	f001 f9ea 	bl	8002da6 <HAL_NVIC_EnableIRQ>

}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800

080019e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 0314 	add.w	r3, r7, #20
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b2e      	ldr	r3, [pc, #184]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a2d      	ldr	r2, [pc, #180]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b2b      	ldr	r3, [pc, #172]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b27      	ldr	r3, [pc, #156]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a26      	ldr	r2, [pc, #152]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b24      	ldr	r3, [pc, #144]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a1f      	ldr	r2, [pc, #124]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	4a18      	ldr	r2, [pc, #96]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001a6c:	4812      	ldr	r0, [pc, #72]	; (8001ab8 <MX_GPIO_Init+0xd8>)
 8001a6e:	f001 fecf 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a78:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	480c      	ldr	r0, [pc, #48]	; (8001abc <MX_GPIO_Init+0xdc>)
 8001a8a:	f001 fd25 	bl	80034d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8001a8e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4804      	ldr	r0, [pc, #16]	; (8001ab8 <MX_GPIO_Init+0xd8>)
 8001aa8:	f001 fd16 	bl	80034d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40020000 	.word	0x40020000
 8001abc:	40020800 	.word	0x40020800

08001ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <Error_Handler+0x8>
	...

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <HAL_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <HAL_MspInit+0x4c>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_MspInit+0x4c>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <HAL_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	4a08      	ldr	r2, [pc, #32]	; (8001b18 <HAL_MspInit+0x4c>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	; 0x40
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_MspInit+0x4c>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	603b      	str	r3, [r7, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b0a:	2007      	movs	r0, #7
 8001b0c:	f001 f924 	bl	8002d58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40023800 	.word	0x40023800

08001b1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	; 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a33      	ldr	r2, [pc, #204]	; (8001c08 <HAL_ADC_MspInit+0xec>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d15f      	bne.n	8001bfe <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a31      	ldr	r2, [pc, #196]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	4b2b      	ldr	r3, [pc, #172]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a2a      	ldr	r2, [pc, #168]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b28      	ldr	r3, [pc, #160]	; (8001c0c <HAL_ADC_MspInit+0xf0>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001b76:	2311      	movs	r3, #17
 8001b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	4821      	ldr	r0, [pc, #132]	; (8001c10 <HAL_ADC_MspInit+0xf4>)
 8001b8a:	f001 fca5 	bl	80034d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b8e:	4b21      	ldr	r3, [pc, #132]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001b90:	4a21      	ldr	r2, [pc, #132]	; (8001c18 <HAL_ADC_MspInit+0xfc>)
 8001b92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b94:	4b1f      	ldr	r3, [pc, #124]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b9a:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001ba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bae:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bb6:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bc4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bd2:	4810      	ldr	r0, [pc, #64]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bd4:	f001 f910 	bl	8002df8 <HAL_DMA_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001bde:	f7ff ff6f 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a0b      	ldr	r2, [pc, #44]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001be6:	639a      	str	r2, [r3, #56]	; 0x38
 8001be8:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <HAL_ADC_MspInit+0xf8>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	2012      	movs	r0, #18
 8001bf4:	f001 f8bb 	bl	8002d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bf8:	2012      	movs	r0, #18
 8001bfa:	f001 f8d4 	bl	8002da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bfe:	bf00      	nop
 8001c00:	3728      	adds	r7, #40	; 0x28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40012000 	.word	0x40012000
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40020000 	.word	0x40020000
 8001c14:	2000025c 	.word	0x2000025c
 8001c18:	40026410 	.word	0x40026410

08001c1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a0e      	ldr	r2, [pc, #56]	; (8001c64 <HAL_TIM_Base_MspInit+0x48>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d115      	bne.n	8001c5a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <HAL_TIM_Base_MspInit+0x4c>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	4a0c      	ldr	r2, [pc, #48]	; (8001c68 <HAL_TIM_Base_MspInit+0x4c>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <HAL_TIM_Base_MspInit+0x4c>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	201d      	movs	r0, #29
 8001c50:	f001 f88d 	bl	8002d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c54:	201d      	movs	r0, #29
 8001c56:	f001 f8a6 	bl	8002da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40000400 	.word	0x40000400
 8001c68:	40023800 	.word	0x40023800

08001c6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a32      	ldr	r2, [pc, #200]	; (8001d54 <HAL_UART_MspInit+0xe8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d12d      	bne.n	8001cea <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	4b31      	ldr	r3, [pc, #196]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	4a30      	ldr	r2, [pc, #192]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001c98:	f043 0310 	orr.w	r3, r3, #16
 8001c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9e:	4b2e      	ldr	r3, [pc, #184]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	f003 0310 	and.w	r3, r3, #16
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	4b2a      	ldr	r3, [pc, #168]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a29      	ldr	r2, [pc, #164]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cc6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cd8:	2307      	movs	r3, #7
 8001cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	481e      	ldr	r0, [pc, #120]	; (8001d5c <HAL_UART_MspInit+0xf0>)
 8001ce4:	f001 fbf8 	bl	80034d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ce8:	e030      	b.n	8001d4c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1c      	ldr	r2, [pc, #112]	; (8001d60 <HAL_UART_MspInit+0xf4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d12b      	bne.n	8001d4c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	4a16      	ldr	r2, [pc, #88]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d02:	6413      	str	r3, [r2, #64]	; 0x40
 8001d04:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	4b10      	ldr	r3, [pc, #64]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	4a0f      	ldr	r2, [pc, #60]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d20:	4b0d      	ldr	r3, [pc, #52]	; (8001d58 <HAL_UART_MspInit+0xec>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d2c:	230c      	movs	r3, #12
 8001d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d3c:	2307      	movs	r3, #7
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4805      	ldr	r0, [pc, #20]	; (8001d5c <HAL_UART_MspInit+0xf0>)
 8001d48:	f001 fbc6 	bl	80034d8 <HAL_GPIO_Init>
}
 8001d4c:	bf00      	nop
 8001d4e:	3730      	adds	r7, #48	; 0x30
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40011000 	.word	0x40011000
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	40004400 	.word	0x40004400

08001d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d68:	e7fe      	b.n	8001d68 <NMI_Handler+0x4>

08001d6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d6e:	e7fe      	b.n	8001d6e <HardFault_Handler+0x4>

08001d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d74:	e7fe      	b.n	8001d74 <MemManage_Handler+0x4>

08001d76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d76:	b480      	push	{r7}
 8001d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d7a:	e7fe      	b.n	8001d7a <BusFault_Handler+0x4>

08001d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d80:	e7fe      	b.n	8001d80 <UsageFault_Handler+0x4>

08001d82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d82:	b480      	push	{r7}
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db0:	f000 f974 	bl	800209c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001dbc:	4802      	ldr	r0, [pc, #8]	; (8001dc8 <ADC_IRQHandler+0x10>)
 8001dbe:	f000 f9f4 	bl	80021aa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000214 	.word	0x20000214

08001dcc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001dd0:	4802      	ldr	r0, [pc, #8]	; (8001ddc <TIM3_IRQHandler+0x10>)
 8001dd2:	f002 fa79 	bl	80042c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200002bc 	.word	0x200002bc

08001de0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001de4:	4802      	ldr	r0, [pc, #8]	; (8001df0 <DMA2_Stream0_IRQHandler+0x10>)
 8001de6:	f001 f90d 	bl	8003004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	2000025c 	.word	0x2000025c

08001df4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return 1;
 8001df8:	2301      	movs	r3, #1
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <_kill>:

int _kill(int pid, int sig)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e0e:	f003 f9bb 	bl	8005188 <__errno>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2216      	movs	r2, #22
 8001e16:	601a      	str	r2, [r3, #0]
  return -1;
 8001e18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_exit>:

void _exit (int status)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f7ff ffe7 	bl	8001e04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e36:	e7fe      	b.n	8001e36 <_exit+0x12>

08001e38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	e00a      	b.n	8001e60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e4a:	f3af 8000 	nop.w
 8001e4e:	4601      	mov	r1, r0
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	1c5a      	adds	r2, r3, #1
 8001e54:	60ba      	str	r2, [r7, #8]
 8001e56:	b2ca      	uxtb	r2, r1
 8001e58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	dbf0      	blt.n	8001e4a <_read+0x12>
  }

  return len;
 8001e68:	687b      	ldr	r3, [r7, #4]
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e009      	b.n	8001e98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	1c5a      	adds	r2, r3, #1
 8001e88:	60ba      	str	r2, [r7, #8]
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	3301      	adds	r3, #1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	dbf1      	blt.n	8001e84 <_write+0x12>
  }
  return len;
 8001ea0:	687b      	ldr	r3, [r7, #4]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <_close>:

int _close(int file)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ed2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <_isatty>:

int _isatty(int file)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f1c:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <_sbrk+0x5c>)
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <_sbrk+0x60>)
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f28:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f30:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <_sbrk+0x64>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <_sbrk+0x68>)
 8001f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f36:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <_sbrk+0x64>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d207      	bcs.n	8001f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f44:	f003 f920 	bl	8005188 <__errno>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f52:	e009      	b.n	8001f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <_sbrk+0x64>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <_sbrk+0x64>)
 8001f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f66:	68fb      	ldr	r3, [r7, #12]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20020000 	.word	0x20020000
 8001f74:	00000400 	.word	0x00000400
 8001f78:	20000f8c 	.word	0x20000f8c
 8001f7c:	20000fa8 	.word	0x20000fa8

08001f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <SystemInit+0x20>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <SystemInit+0x20>)
 8001f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa8:	480d      	ldr	r0, [pc, #52]	; (8001fe0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001faa:	490e      	ldr	r1, [pc, #56]	; (8001fe4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fc0:	4c0b      	ldr	r4, [pc, #44]	; (8001ff0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fce:	f7ff ffd7 	bl	8001f80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fd2:	f003 f8df 	bl	8005194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fd6:	f7ff faf3 	bl	80015c0 <main>
  bx  lr    
 8001fda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe4:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001fe8:	0800a044 	.word	0x0800a044
  ldr r2, =_sbss
 8001fec:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001ff0:	20000fa4 	.word	0x20000fa4

08001ff4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ff4:	e7fe      	b.n	8001ff4 <DMA1_Stream0_IRQHandler>
	...

08001ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <HAL_Init+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <HAL_Init+0x40>)
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002008:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <HAL_Init+0x40>)
 800200e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002012:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a07      	ldr	r2, [pc, #28]	; (8002038 <HAL_Init+0x40>)
 800201a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002020:	2003      	movs	r0, #3
 8002022:	f000 fe99 	bl	8002d58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002026:	2000      	movs	r0, #0
 8002028:	f000 f808 	bl	800203c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800202c:	f7ff fd4e 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023c00 	.word	0x40023c00

0800203c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_InitTick+0x54>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_InitTick+0x58>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002052:	fbb3 f3f1 	udiv	r3, r3, r1
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f000 febf 	bl	8002dde <HAL_SYSTICK_Config>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00e      	b.n	8002088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b0f      	cmp	r3, #15
 800206e:	d80a      	bhi.n	8002086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002070:	2200      	movs	r2, #0
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f000 fe79 	bl	8002d6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800207c:	4a06      	ldr	r2, [pc, #24]	; (8002098 <HAL_InitTick+0x5c>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e000      	b.n	8002088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000018 	.word	0x20000018
 8002094:	20000020 	.word	0x20000020
 8002098:	2000001c 	.word	0x2000001c

0800209c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a0:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_IncTick+0x20>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_IncTick+0x24>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <HAL_IncTick+0x24>)
 80020ae:	6013      	str	r3, [r2, #0]
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000020 	.word	0x20000020
 80020c0:	20000f90 	.word	0x20000f90

080020c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return uwTick;
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <HAL_GetTick+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000f90 	.word	0x20000f90

080020dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e4:	f7ff ffee 	bl	80020c4 <HAL_GetTick>
 80020e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f4:	d005      	beq.n	8002102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <HAL_Delay+0x44>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4413      	add	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002102:	bf00      	nop
 8002104:	f7ff ffde 	bl	80020c4 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	429a      	cmp	r2, r3
 8002112:	d8f7      	bhi.n	8002104 <HAL_Delay+0x28>
  {
  }
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000020 	.word	0x20000020

08002124 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e033      	b.n	80021a2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	2b00      	cmp	r3, #0
 8002140:	d109      	bne.n	8002156 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff fcea 	bl	8001b1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	d118      	bne.n	8002194 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800216a:	f023 0302 	bic.w	r3, r3, #2
 800216e:	f043 0202 	orr.w	r2, r3, #2
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 fb72 	bl	8002860 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f023 0303 	bic.w	r3, r3, #3
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	641a      	str	r2, [r3, #64]	; 0x40
 8002192:	e001      	b.n	8002198 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f003 0320 	and.w	r3, r3, #32
 80021d8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d049      	beq.n	8002274 <HAL_ADC_IRQHandler+0xca>
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d046      	beq.n	8002274 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f003 0310 	and.w	r3, r3, #16
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d105      	bne.n	80021fe <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d12b      	bne.n	8002264 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002210:	2b00      	cmp	r3, #0
 8002212:	d127      	bne.n	8002264 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800221e:	2b00      	cmp	r3, #0
 8002220:	d006      	beq.n	8002230 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800222c:	2b00      	cmp	r3, #0
 800222e:	d119      	bne.n	8002264 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0220 	bic.w	r2, r2, #32
 800223e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d105      	bne.n	8002264 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f043 0201 	orr.w	r2, r3, #1
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f9a1 	bl	80025ac <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f06f 0212 	mvn.w	r2, #18
 8002272:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002282:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d057      	beq.n	800233a <HAL_ADC_IRQHandler+0x190>
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d054      	beq.n	800233a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	2b00      	cmp	r3, #0
 800229a:	d105      	bne.n	80022a8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d139      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d006      	beq.n	80022d2 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d12b      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d124      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d11d      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d119      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002304:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d105      	bne.n	800232a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f043 0201 	orr.w	r2, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 fc16 	bl	8002b5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 020c 	mvn.w	r2, #12
 8002338:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002348:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d017      	beq.n	8002380 <HAL_ADC_IRQHandler+0x1d6>
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d014      	beq.n	8002380 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d10d      	bne.n	8002380 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f92f 	bl	80025d4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f06f 0201 	mvn.w	r2, #1
 800237e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800238e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d015      	beq.n	80023c2 <HAL_ADC_IRQHandler+0x218>
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d012      	beq.n	80023c2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a0:	f043 0202 	orr.w	r2, r3, #2
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f06f 0220 	mvn.w	r2, #32
 80023b0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f918 	bl	80025e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f06f 0220 	mvn.w	r2, #32
 80023c0:	601a      	str	r2, [r3, #0]
  }
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_Start_DMA+0x1e>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e0ce      	b.n	8002588 <HAL_ADC_Start_DMA+0x1bc>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d018      	beq.n	8002432 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002410:	4b5f      	ldr	r3, [pc, #380]	; (8002590 <HAL_ADC_Start_DMA+0x1c4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a5f      	ldr	r2, [pc, #380]	; (8002594 <HAL_ADC_Start_DMA+0x1c8>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0c9a      	lsrs	r2, r3, #18
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002424:	e002      	b.n	800242c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	3b01      	subs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f9      	bne.n	8002426 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002440:	d107      	bne.n	8002452 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002450:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b01      	cmp	r3, #1
 800245e:	f040 8086 	bne.w	800256e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800248c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800249c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024a0:	d106      	bne.n	80024b0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a6:	f023 0206 	bic.w	r2, r3, #6
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	645a      	str	r2, [r3, #68]	; 0x44
 80024ae:	e002      	b.n	80024b6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024be:	4b36      	ldr	r3, [pc, #216]	; (8002598 <HAL_ADC_Start_DMA+0x1cc>)
 80024c0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c6:	4a35      	ldr	r2, [pc, #212]	; (800259c <HAL_ADC_Start_DMA+0x1d0>)
 80024c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ce:	4a34      	ldr	r2, [pc, #208]	; (80025a0 <HAL_ADC_Start_DMA+0x1d4>)
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d6:	4a33      	ldr	r2, [pc, #204]	; (80025a4 <HAL_ADC_Start_DMA+0x1d8>)
 80024d8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024e2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80024f2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002502:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	334c      	adds	r3, #76	; 0x4c
 800250e:	4619      	mov	r1, r3
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f000 fd1e 	bl	8002f54 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10f      	bne.n	8002544 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d129      	bne.n	8002586 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002540:	609a      	str	r2, [r3, #8]
 8002542:	e020      	b.n	8002586 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a17      	ldr	r2, [pc, #92]	; (80025a8 <HAL_ADC_Start_DMA+0x1dc>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d11b      	bne.n	8002586 <HAL_ADC_Start_DMA+0x1ba>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d114      	bne.n	8002586 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	e00b      	b.n	8002586 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f043 0210 	orr.w	r2, r3, #16
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	f043 0201 	orr.w	r2, r3, #1
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000018 	.word	0x20000018
 8002594:	431bde83 	.word	0x431bde83
 8002598:	40012300 	.word	0x40012300
 800259c:	08002a59 	.word	0x08002a59
 80025a0:	08002b13 	.word	0x08002b13
 80025a4:	08002b2f 	.word	0x08002b2f
 80025a8:	40012000 	.word	0x40012000

080025ac <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_ADC_ConfigChannel+0x1c>
 8002614:	2302      	movs	r3, #2
 8002616:	e113      	b.n	8002840 <HAL_ADC_ConfigChannel+0x244>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b09      	cmp	r3, #9
 8002626:	d925      	bls.n	8002674 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68d9      	ldr	r1, [r3, #12]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	b29b      	uxth	r3, r3
 8002634:	461a      	mov	r2, r3
 8002636:	4613      	mov	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4413      	add	r3, r2
 800263c:	3b1e      	subs	r3, #30
 800263e:	2207      	movs	r2, #7
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43da      	mvns	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	400a      	ands	r2, r1
 800264c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68d9      	ldr	r1, [r3, #12]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	b29b      	uxth	r3, r3
 800265e:	4618      	mov	r0, r3
 8002660:	4603      	mov	r3, r0
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4403      	add	r3, r0
 8002666:	3b1e      	subs	r3, #30
 8002668:	409a      	lsls	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	e022      	b.n	80026ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6919      	ldr	r1, [r3, #16]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	b29b      	uxth	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	4613      	mov	r3, r2
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	4413      	add	r3, r2
 8002688:	2207      	movs	r2, #7
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	43da      	mvns	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	400a      	ands	r2, r1
 8002696:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6919      	ldr	r1, [r3, #16]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	4618      	mov	r0, r3
 80026aa:	4603      	mov	r3, r0
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4403      	add	r3, r0
 80026b0:	409a      	lsls	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d824      	bhi.n	800270c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	4613      	mov	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4413      	add	r3, r2
 80026d2:	3b05      	subs	r3, #5
 80026d4:	221f      	movs	r2, #31
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43da      	mvns	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	400a      	ands	r2, r1
 80026e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	4618      	mov	r0, r3
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	3b05      	subs	r3, #5
 80026fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	635a      	str	r2, [r3, #52]	; 0x34
 800270a:	e04c      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2b0c      	cmp	r3, #12
 8002712:	d824      	bhi.n	800275e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	3b23      	subs	r3, #35	; 0x23
 8002726:	221f      	movs	r2, #31
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43da      	mvns	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	400a      	ands	r2, r1
 8002734:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	3b23      	subs	r3, #35	; 0x23
 8002750:	fa00 f203 	lsl.w	r2, r0, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	631a      	str	r2, [r3, #48]	; 0x30
 800275c:	e023      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	3b41      	subs	r3, #65	; 0x41
 8002770:	221f      	movs	r2, #31
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43da      	mvns	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	400a      	ands	r2, r1
 800277e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	3b41      	subs	r3, #65	; 0x41
 800279a:	fa00 f203 	lsl.w	r2, r0, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027a6:	4b29      	ldr	r3, [pc, #164]	; (800284c <HAL_ADC_ConfigChannel+0x250>)
 80027a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a28      	ldr	r2, [pc, #160]	; (8002850 <HAL_ADC_ConfigChannel+0x254>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d10f      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x1d8>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b12      	cmp	r3, #18
 80027ba:	d10b      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a1d      	ldr	r2, [pc, #116]	; (8002850 <HAL_ADC_ConfigChannel+0x254>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d12b      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x23a>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1c      	ldr	r2, [pc, #112]	; (8002854 <HAL_ADC_ConfigChannel+0x258>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d003      	beq.n	80027f0 <HAL_ADC_ConfigChannel+0x1f4>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b11      	cmp	r3, #17
 80027ee:	d122      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a11      	ldr	r2, [pc, #68]	; (8002854 <HAL_ADC_ConfigChannel+0x258>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d111      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002812:	4b11      	ldr	r3, [pc, #68]	; (8002858 <HAL_ADC_ConfigChannel+0x25c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a11      	ldr	r2, [pc, #68]	; (800285c <HAL_ADC_ConfigChannel+0x260>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	0c9a      	lsrs	r2, r3, #18
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002828:	e002      	b.n	8002830 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	3b01      	subs	r3, #1
 800282e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f9      	bne.n	800282a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40012300 	.word	0x40012300
 8002850:	40012000 	.word	0x40012000
 8002854:	10000012 	.word	0x10000012
 8002858:	20000018 	.word	0x20000018
 800285c:	431bde83 	.word	0x431bde83

08002860 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002868:	4b79      	ldr	r3, [pc, #484]	; (8002a50 <ADC_Init+0x1f0>)
 800286a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	431a      	orrs	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002894:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	021a      	lsls	r2, r3, #8
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6859      	ldr	r1, [r3, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689a      	ldr	r2, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6899      	ldr	r1, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	430a      	orrs	r2, r1
 80028ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f2:	4a58      	ldr	r2, [pc, #352]	; (8002a54 <ADC_Init+0x1f4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d022      	beq.n	800293e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002906:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6899      	ldr	r1, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002928:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6899      	ldr	r1, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	e00f      	b.n	800295e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800294c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800295c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0202 	bic.w	r2, r2, #2
 800296c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6899      	ldr	r1, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	7e1b      	ldrb	r3, [r3, #24]
 8002978:	005a      	lsls	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d01b      	beq.n	80029c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800299a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80029aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6859      	ldr	r1, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b6:	3b01      	subs	r3, #1
 80029b8:	035a      	lsls	r2, r3, #13
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	e007      	b.n	80029d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	051a      	lsls	r2, r3, #20
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6899      	ldr	r1, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a16:	025a      	lsls	r2, r3, #9
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6899      	ldr	r1, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	029a      	lsls	r2, r3, #10
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	609a      	str	r2, [r3, #8]
}
 8002a44:	bf00      	nop
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	40012300 	.word	0x40012300
 8002a54:	0f000001 	.word	0x0f000001

08002a58 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a64:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d13c      	bne.n	8002aec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d12b      	bne.n	8002ae4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d127      	bne.n	8002ae4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d119      	bne.n	8002ae4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0220 	bic.w	r2, r2, #32
 8002abe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d105      	bne.n	8002ae4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	f043 0201 	orr.w	r2, r3, #1
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ae4:	68f8      	ldr	r0, [r7, #12]
 8002ae6:	f7ff fd61 	bl	80025ac <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002aea:	e00e      	b.n	8002b0a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f7ff fd75 	bl	80025e8 <HAL_ADC_ErrorCallback>
}
 8002afe:	e004      	b.n	8002b0a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	4798      	blx	r3
}
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f7ff fd4d 	bl	80025c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b26:	bf00      	nop
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b084      	sub	sp, #16
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b3a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2240      	movs	r2, #64	; 0x40
 8002b40:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b46:	f043 0204 	orr.w	r2, r3, #4
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f7ff fd4a 	bl	80025e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba2:	4a04      	ldr	r2, [pc, #16]	; (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	60d3      	str	r3, [r2, #12]
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bbc:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	0a1b      	lsrs	r3, r3, #8
 8002bc2:	f003 0307 	and.w	r3, r3, #7
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	db0b      	blt.n	8002bfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	f003 021f 	and.w	r2, r3, #31
 8002bec:	4907      	ldr	r1, [pc, #28]	; (8002c0c <__NVIC_EnableIRQ+0x38>)
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	e000e100 	.word	0xe000e100

08002c10 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	db12      	blt.n	8002c48 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	f003 021f 	and.w	r2, r3, #31
 8002c28:	490a      	ldr	r1, [pc, #40]	; (8002c54 <__NVIC_DisableIRQ+0x44>)
 8002c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	2001      	movs	r0, #1
 8002c32:	fa00 f202 	lsl.w	r2, r0, r2
 8002c36:	3320      	adds	r3, #32
 8002c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c3c:	f3bf 8f4f 	dsb	sy
}
 8002c40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c42:	f3bf 8f6f 	isb	sy
}
 8002c46:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000e100 	.word	0xe000e100

08002c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	6039      	str	r1, [r7, #0]
 8002c62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	db0a      	blt.n	8002c82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	490c      	ldr	r1, [pc, #48]	; (8002ca4 <__NVIC_SetPriority+0x4c>)
 8002c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c76:	0112      	lsls	r2, r2, #4
 8002c78:	b2d2      	uxtb	r2, r2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c80:	e00a      	b.n	8002c98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	4908      	ldr	r1, [pc, #32]	; (8002ca8 <__NVIC_SetPriority+0x50>)
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	3b04      	subs	r3, #4
 8002c90:	0112      	lsls	r2, r2, #4
 8002c92:	b2d2      	uxtb	r2, r2
 8002c94:	440b      	add	r3, r1
 8002c96:	761a      	strb	r2, [r3, #24]
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	e000e100 	.word	0xe000e100
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b089      	sub	sp, #36	; 0x24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f1c3 0307 	rsb	r3, r3, #7
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	bf28      	it	cs
 8002cca:	2304      	movcs	r3, #4
 8002ccc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	2b06      	cmp	r3, #6
 8002cd4:	d902      	bls.n	8002cdc <NVIC_EncodePriority+0x30>
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	3b03      	subs	r3, #3
 8002cda:	e000      	b.n	8002cde <NVIC_EncodePriority+0x32>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43da      	mvns	r2, r3
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	401a      	ands	r2, r3
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfe:	43d9      	mvns	r1, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	4313      	orrs	r3, r2
         );
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3724      	adds	r7, #36	; 0x24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d24:	d301      	bcc.n	8002d2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d26:	2301      	movs	r3, #1
 8002d28:	e00f      	b.n	8002d4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <SysTick_Config+0x40>)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d32:	210f      	movs	r1, #15
 8002d34:	f04f 30ff 	mov.w	r0, #4294967295
 8002d38:	f7ff ff8e 	bl	8002c58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <SysTick_Config+0x40>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d42:	4b04      	ldr	r3, [pc, #16]	; (8002d54 <SysTick_Config+0x40>)
 8002d44:	2207      	movs	r2, #7
 8002d46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	e000e010 	.word	0xe000e010

08002d58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff ff05 	bl	8002b70 <__NVIC_SetPriorityGrouping>
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	4603      	mov	r3, r0
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
 8002d7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d80:	f7ff ff1a 	bl	8002bb8 <__NVIC_GetPriorityGrouping>
 8002d84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	68b9      	ldr	r1, [r7, #8]
 8002d8a:	6978      	ldr	r0, [r7, #20]
 8002d8c:	f7ff ff8e 	bl	8002cac <NVIC_EncodePriority>
 8002d90:	4602      	mov	r2, r0
 8002d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d96:	4611      	mov	r1, r2
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff5d 	bl	8002c58 <__NVIC_SetPriority>
}
 8002d9e:	bf00      	nop
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	4603      	mov	r3, r0
 8002dae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff ff0d 	bl	8002bd4 <__NVIC_EnableIRQ>
}
 8002dba:	bf00      	nop
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	4603      	mov	r3, r0
 8002dca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff1d 	bl	8002c10 <__NVIC_DisableIRQ>
}
 8002dd6:	bf00      	nop
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b082      	sub	sp, #8
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff ff94 	bl	8002d14 <SysTick_Config>
 8002dec:	4603      	mov	r3, r0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e04:	f7ff f95e 	bl	80020c4 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e099      	b.n	8002f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0201 	bic.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e34:	e00f      	b.n	8002e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e36:	f7ff f945 	bl	80020c4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b05      	cmp	r3, #5
 8002e42:	d908      	bls.n	8002e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2220      	movs	r2, #32
 8002e48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e078      	b.n	8002f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1e8      	bne.n	8002e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	4b38      	ldr	r3, [pc, #224]	; (8002f50 <HAL_DMA_Init+0x158>)
 8002e70:	4013      	ands	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	2b04      	cmp	r3, #4
 8002eae:	d107      	bne.n	8002ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f023 0307 	bic.w	r3, r3, #7
 8002ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d117      	bne.n	8002f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00e      	beq.n	8002f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 fa6f 	bl	80033e0 <DMA_CheckFifoParam>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2240      	movs	r2, #64	; 0x40
 8002f0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f16:	2301      	movs	r3, #1
 8002f18:	e016      	b.n	8002f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fa26 	bl	8003374 <DMA_CalcBaseAndBitshift>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f30:	223f      	movs	r2, #63	; 0x3f
 8002f32:	409a      	lsls	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	f010803f 	.word	0xf010803f

08002f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d101      	bne.n	8002f7a <HAL_DMA_Start_IT+0x26>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e040      	b.n	8002ffc <HAL_DMA_Start_IT+0xa8>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d12f      	bne.n	8002fee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2202      	movs	r2, #2
 8002f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 f9b8 	bl	8003318 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fac:	223f      	movs	r2, #63	; 0x3f
 8002fae:	409a      	lsls	r2, r3
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0216 	orr.w	r2, r2, #22
 8002fc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0208 	orr.w	r2, r2, #8
 8002fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 0201 	orr.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	e005      	b.n	8002ffa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003010:	4b8e      	ldr	r3, [pc, #568]	; (800324c <HAL_DMA_IRQHandler+0x248>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a8e      	ldr	r2, [pc, #568]	; (8003250 <HAL_DMA_IRQHandler+0x24c>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	0a9b      	lsrs	r3, r3, #10
 800301c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003022:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302e:	2208      	movs	r2, #8
 8003030:	409a      	lsls	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d01a      	beq.n	8003070 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	d013      	beq.n	8003070 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0204 	bic.w	r2, r2, #4
 8003056:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305c:	2208      	movs	r2, #8
 800305e:	409a      	lsls	r2, r3
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003068:	f043 0201 	orr.w	r2, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003074:	2201      	movs	r2, #1
 8003076:	409a      	lsls	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d012      	beq.n	80030a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00b      	beq.n	80030a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	2201      	movs	r2, #1
 8003094:	409a      	lsls	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309e:	f043 0202 	orr.w	r2, r3, #2
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030aa:	2204      	movs	r2, #4
 80030ac:	409a      	lsls	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4013      	ands	r3, r2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d012      	beq.n	80030dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00b      	beq.n	80030dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c8:	2204      	movs	r2, #4
 80030ca:	409a      	lsls	r2, r3
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d4:	f043 0204 	orr.w	r2, r3, #4
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e0:	2210      	movs	r2, #16
 80030e2:	409a      	lsls	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4013      	ands	r3, r2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d043      	beq.n	8003174 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d03c      	beq.n	8003174 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fe:	2210      	movs	r2, #16
 8003100:	409a      	lsls	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d018      	beq.n	8003146 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d108      	bne.n	8003134 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d024      	beq.n	8003174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	4798      	blx	r3
 8003132:	e01f      	b.n	8003174 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01b      	beq.n	8003174 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
 8003144:	e016      	b.n	8003174 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003150:	2b00      	cmp	r3, #0
 8003152:	d107      	bne.n	8003164 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0208 	bic.w	r2, r2, #8
 8003162:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	2b00      	cmp	r3, #0
 800316a:	d003      	beq.n	8003174 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003178:	2220      	movs	r2, #32
 800317a:	409a      	lsls	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4013      	ands	r3, r2
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 808f 	beq.w	80032a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8087 	beq.w	80032a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319a:	2220      	movs	r2, #32
 800319c:	409a      	lsls	r2, r3
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b05      	cmp	r3, #5
 80031ac:	d136      	bne.n	800321c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0216 	bic.w	r2, r2, #22
 80031bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695a      	ldr	r2, [r3, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d103      	bne.n	80031de <HAL_DMA_IRQHandler+0x1da>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0208 	bic.w	r2, r2, #8
 80031ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f2:	223f      	movs	r2, #63	; 0x3f
 80031f4:	409a      	lsls	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800320e:	2b00      	cmp	r3, #0
 8003210:	d07e      	beq.n	8003310 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	4798      	blx	r3
        }
        return;
 800321a:	e079      	b.n	8003310 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01d      	beq.n	8003266 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10d      	bne.n	8003254 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323c:	2b00      	cmp	r3, #0
 800323e:	d031      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
 8003248:	e02c      	b.n	80032a4 <HAL_DMA_IRQHandler+0x2a0>
 800324a:	bf00      	nop
 800324c:	20000018 	.word	0x20000018
 8003250:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003258:	2b00      	cmp	r3, #0
 800325a:	d023      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	4798      	blx	r3
 8003264:	e01e      	b.n	80032a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10f      	bne.n	8003294 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0210 	bic.w	r2, r2, #16
 8003282:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003298:	2b00      	cmp	r3, #0
 800329a:	d003      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d032      	beq.n	8003312 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d022      	beq.n	80032fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2205      	movs	r2, #5
 80032bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	3301      	adds	r3, #1
 80032d4:	60bb      	str	r3, [r7, #8]
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d307      	bcc.n	80032ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f2      	bne.n	80032d0 <HAL_DMA_IRQHandler+0x2cc>
 80032ea:	e000      	b.n	80032ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	4798      	blx	r3
 800330e:	e000      	b.n	8003312 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003310:	bf00      	nop
    }
  }
}
 8003312:	3718      	adds	r7, #24
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
 8003324:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003334:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	2b40      	cmp	r3, #64	; 0x40
 8003344:	d108      	bne.n	8003358 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003356:	e007      	b.n	8003368 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	60da      	str	r2, [r3, #12]
}
 8003368:	bf00      	nop
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	3b10      	subs	r3, #16
 8003384:	4a14      	ldr	r2, [pc, #80]	; (80033d8 <DMA_CalcBaseAndBitshift+0x64>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800338e:	4a13      	ldr	r2, [pc, #76]	; (80033dc <DMA_CalcBaseAndBitshift+0x68>)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4413      	add	r3, r2
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b03      	cmp	r3, #3
 80033a0:	d909      	bls.n	80033b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033aa:	f023 0303 	bic.w	r3, r3, #3
 80033ae:	1d1a      	adds	r2, r3, #4
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	659a      	str	r2, [r3, #88]	; 0x58
 80033b4:	e007      	b.n	80033c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033be:	f023 0303 	bic.w	r3, r3, #3
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	aaaaaaab 	.word	0xaaaaaaab
 80033dc:	08009b84 	.word	0x08009b84

080033e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e8:	2300      	movs	r3, #0
 80033ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d11f      	bne.n	800343a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b03      	cmp	r3, #3
 80033fe:	d856      	bhi.n	80034ae <DMA_CheckFifoParam+0xce>
 8003400:	a201      	add	r2, pc, #4	; (adr r2, 8003408 <DMA_CheckFifoParam+0x28>)
 8003402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003406:	bf00      	nop
 8003408:	08003419 	.word	0x08003419
 800340c:	0800342b 	.word	0x0800342b
 8003410:	08003419 	.word	0x08003419
 8003414:	080034af 	.word	0x080034af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d046      	beq.n	80034b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003428:	e043      	b.n	80034b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003432:	d140      	bne.n	80034b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003438:	e03d      	b.n	80034b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003442:	d121      	bne.n	8003488 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b03      	cmp	r3, #3
 8003448:	d837      	bhi.n	80034ba <DMA_CheckFifoParam+0xda>
 800344a:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <DMA_CheckFifoParam+0x70>)
 800344c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003450:	08003461 	.word	0x08003461
 8003454:	08003467 	.word	0x08003467
 8003458:	08003461 	.word	0x08003461
 800345c:	08003479 	.word	0x08003479
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]
      break;
 8003464:	e030      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d025      	beq.n	80034be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003476:	e022      	b.n	80034be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800347c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003480:	d11f      	bne.n	80034c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003486:	e01c      	b.n	80034c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d903      	bls.n	8003496 <DMA_CheckFifoParam+0xb6>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b03      	cmp	r3, #3
 8003492:	d003      	beq.n	800349c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003494:	e018      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	73fb      	strb	r3, [r7, #15]
      break;
 800349a:	e015      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00e      	beq.n	80034c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
      break;
 80034ac:	e00b      	b.n	80034c6 <DMA_CheckFifoParam+0xe6>
      break;
 80034ae:	bf00      	nop
 80034b0:	e00a      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;
 80034b2:	bf00      	nop
 80034b4:	e008      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;
 80034b6:	bf00      	nop
 80034b8:	e006      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;
 80034ba:	bf00      	nop
 80034bc:	e004      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;
 80034be:	bf00      	nop
 80034c0:	e002      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80034c2:	bf00      	nop
 80034c4:	e000      	b.n	80034c8 <DMA_CheckFifoParam+0xe8>
      break;
 80034c6:	bf00      	nop
    }
  } 
  
  return status; 
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop

080034d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d8:	b480      	push	{r7}
 80034da:	b089      	sub	sp, #36	; 0x24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ee:	2300      	movs	r3, #0
 80034f0:	61fb      	str	r3, [r7, #28]
 80034f2:	e159      	b.n	80037a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034f4:	2201      	movs	r2, #1
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4013      	ands	r3, r2
 8003506:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	429a      	cmp	r2, r3
 800350e:	f040 8148 	bne.w	80037a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	2b01      	cmp	r3, #1
 800351c:	d005      	beq.n	800352a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003526:	2b02      	cmp	r3, #2
 8003528:	d130      	bne.n	800358c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	2203      	movs	r2, #3
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	4013      	ands	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003560:	2201      	movs	r2, #1
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f003 0201 	and.w	r2, r3, #1
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4313      	orrs	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	2b03      	cmp	r3, #3
 8003596:	d017      	beq.n	80035c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	2203      	movs	r2, #3
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4013      	ands	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	4313      	orrs	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 0303 	and.w	r3, r3, #3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d123      	bne.n	800361c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	08da      	lsrs	r2, r3, #3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3208      	adds	r2, #8
 80035dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	f003 0307 	and.w	r3, r3, #7
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	220f      	movs	r2, #15
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4313      	orrs	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	08da      	lsrs	r2, r3, #3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3208      	adds	r2, #8
 8003616:	69b9      	ldr	r1, [r7, #24]
 8003618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	2203      	movs	r2, #3
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	43db      	mvns	r3, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4013      	ands	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f003 0203 	and.w	r2, r3, #3
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	4313      	orrs	r3, r2
 8003648:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80a2 	beq.w	80037a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800365e:	2300      	movs	r3, #0
 8003660:	60fb      	str	r3, [r7, #12]
 8003662:	4b57      	ldr	r3, [pc, #348]	; (80037c0 <HAL_GPIO_Init+0x2e8>)
 8003664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003666:	4a56      	ldr	r2, [pc, #344]	; (80037c0 <HAL_GPIO_Init+0x2e8>)
 8003668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800366c:	6453      	str	r3, [r2, #68]	; 0x44
 800366e:	4b54      	ldr	r3, [pc, #336]	; (80037c0 <HAL_GPIO_Init+0x2e8>)
 8003670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800367a:	4a52      	ldr	r2, [pc, #328]	; (80037c4 <HAL_GPIO_Init+0x2ec>)
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	089b      	lsrs	r3, r3, #2
 8003680:	3302      	adds	r3, #2
 8003682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	220f      	movs	r2, #15
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43db      	mvns	r3, r3
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	4013      	ands	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a49      	ldr	r2, [pc, #292]	; (80037c8 <HAL_GPIO_Init+0x2f0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d019      	beq.n	80036da <HAL_GPIO_Init+0x202>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a48      	ldr	r2, [pc, #288]	; (80037cc <HAL_GPIO_Init+0x2f4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d013      	beq.n	80036d6 <HAL_GPIO_Init+0x1fe>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a47      	ldr	r2, [pc, #284]	; (80037d0 <HAL_GPIO_Init+0x2f8>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00d      	beq.n	80036d2 <HAL_GPIO_Init+0x1fa>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a46      	ldr	r2, [pc, #280]	; (80037d4 <HAL_GPIO_Init+0x2fc>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d007      	beq.n	80036ce <HAL_GPIO_Init+0x1f6>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a45      	ldr	r2, [pc, #276]	; (80037d8 <HAL_GPIO_Init+0x300>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d101      	bne.n	80036ca <HAL_GPIO_Init+0x1f2>
 80036c6:	2304      	movs	r3, #4
 80036c8:	e008      	b.n	80036dc <HAL_GPIO_Init+0x204>
 80036ca:	2307      	movs	r3, #7
 80036cc:	e006      	b.n	80036dc <HAL_GPIO_Init+0x204>
 80036ce:	2303      	movs	r3, #3
 80036d0:	e004      	b.n	80036dc <HAL_GPIO_Init+0x204>
 80036d2:	2302      	movs	r3, #2
 80036d4:	e002      	b.n	80036dc <HAL_GPIO_Init+0x204>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <HAL_GPIO_Init+0x204>
 80036da:	2300      	movs	r3, #0
 80036dc:	69fa      	ldr	r2, [r7, #28]
 80036de:	f002 0203 	and.w	r2, r2, #3
 80036e2:	0092      	lsls	r2, r2, #2
 80036e4:	4093      	lsls	r3, r2
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036ec:	4935      	ldr	r1, [pc, #212]	; (80037c4 <HAL_GPIO_Init+0x2ec>)
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	089b      	lsrs	r3, r3, #2
 80036f2:	3302      	adds	r3, #2
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036fa:	4b38      	ldr	r3, [pc, #224]	; (80037dc <HAL_GPIO_Init+0x304>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800371e:	4a2f      	ldr	r2, [pc, #188]	; (80037dc <HAL_GPIO_Init+0x304>)
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003724:	4b2d      	ldr	r3, [pc, #180]	; (80037dc <HAL_GPIO_Init+0x304>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003748:	4a24      	ldr	r2, [pc, #144]	; (80037dc <HAL_GPIO_Init+0x304>)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800374e:	4b23      	ldr	r3, [pc, #140]	; (80037dc <HAL_GPIO_Init+0x304>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	43db      	mvns	r3, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4013      	ands	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800376a:	69ba      	ldr	r2, [r7, #24]
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003772:	4a1a      	ldr	r2, [pc, #104]	; (80037dc <HAL_GPIO_Init+0x304>)
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003778:	4b18      	ldr	r3, [pc, #96]	; (80037dc <HAL_GPIO_Init+0x304>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	43db      	mvns	r3, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4013      	ands	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800379c:	4a0f      	ldr	r2, [pc, #60]	; (80037dc <HAL_GPIO_Init+0x304>)
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	3301      	adds	r3, #1
 80037a6:	61fb      	str	r3, [r7, #28]
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	2b0f      	cmp	r3, #15
 80037ac:	f67f aea2 	bls.w	80034f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	3724      	adds	r7, #36	; 0x24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800
 80037c4:	40013800 	.word	0x40013800
 80037c8:	40020000 	.word	0x40020000
 80037cc:	40020400 	.word	0x40020400
 80037d0:	40020800 	.word	0x40020800
 80037d4:	40020c00 	.word	0x40020c00
 80037d8:	40021000 	.word	0x40021000
 80037dc:	40013c00 	.word	0x40013c00

080037e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691a      	ldr	r2, [r3, #16]
 80037f0:	887b      	ldrh	r3, [r7, #2]
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037f8:	2301      	movs	r3, #1
 80037fa:	73fb      	strb	r3, [r7, #15]
 80037fc:	e001      	b.n	8003802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003802:	7bfb      	ldrb	r3, [r7, #15]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	807b      	strh	r3, [r7, #2]
 800381c:	4613      	mov	r3, r2
 800381e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003820:	787b      	ldrb	r3, [r7, #1]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003826:	887a      	ldrh	r2, [r7, #2]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800382c:	e003      	b.n	8003836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800382e:	887b      	ldrh	r3, [r7, #2]
 8003830:	041a      	lsls	r2, r3, #16
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	619a      	str	r2, [r3, #24]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e267      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d075      	beq.n	800394e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003862:	4b88      	ldr	r3, [pc, #544]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 030c 	and.w	r3, r3, #12
 800386a:	2b04      	cmp	r3, #4
 800386c:	d00c      	beq.n	8003888 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800386e:	4b85      	ldr	r3, [pc, #532]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003876:	2b08      	cmp	r3, #8
 8003878:	d112      	bne.n	80038a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800387a:	4b82      	ldr	r3, [pc, #520]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003882:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003886:	d10b      	bne.n	80038a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003888:	4b7e      	ldr	r3, [pc, #504]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d05b      	beq.n	800394c <HAL_RCC_OscConfig+0x108>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d157      	bne.n	800394c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e242      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038a8:	d106      	bne.n	80038b8 <HAL_RCC_OscConfig+0x74>
 80038aa:	4b76      	ldr	r3, [pc, #472]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a75      	ldr	r2, [pc, #468]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	e01d      	b.n	80038f4 <HAL_RCC_OscConfig+0xb0>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038c0:	d10c      	bne.n	80038dc <HAL_RCC_OscConfig+0x98>
 80038c2:	4b70      	ldr	r3, [pc, #448]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a6f      	ldr	r2, [pc, #444]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	4b6d      	ldr	r3, [pc, #436]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a6c      	ldr	r2, [pc, #432]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e00b      	b.n	80038f4 <HAL_RCC_OscConfig+0xb0>
 80038dc:	4b69      	ldr	r3, [pc, #420]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a68      	ldr	r2, [pc, #416]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	4b66      	ldr	r3, [pc, #408]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a65      	ldr	r2, [pc, #404]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80038ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d013      	beq.n	8003924 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fc:	f7fe fbe2 	bl	80020c4 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003904:	f7fe fbde 	bl	80020c4 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b64      	cmp	r3, #100	; 0x64
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e207      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003916:	4b5b      	ldr	r3, [pc, #364]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0f0      	beq.n	8003904 <HAL_RCC_OscConfig+0xc0>
 8003922:	e014      	b.n	800394e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003924:	f7fe fbce 	bl	80020c4 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800392c:	f7fe fbca 	bl	80020c4 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b64      	cmp	r3, #100	; 0x64
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e1f3      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800393e:	4b51      	ldr	r3, [pc, #324]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f0      	bne.n	800392c <HAL_RCC_OscConfig+0xe8>
 800394a:	e000      	b.n	800394e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d063      	beq.n	8003a22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800395a:	4b4a      	ldr	r3, [pc, #296]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00b      	beq.n	800397e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003966:	4b47      	ldr	r3, [pc, #284]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800396e:	2b08      	cmp	r3, #8
 8003970:	d11c      	bne.n	80039ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003972:	4b44      	ldr	r3, [pc, #272]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d116      	bne.n	80039ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397e:	4b41      	ldr	r3, [pc, #260]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <HAL_RCC_OscConfig+0x152>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d001      	beq.n	8003996 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e1c7      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003996:	4b3b      	ldr	r3, [pc, #236]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	4937      	ldr	r1, [pc, #220]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039aa:	e03a      	b.n	8003a22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d020      	beq.n	80039f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039b4:	4b34      	ldr	r3, [pc, #208]	; (8003a88 <HAL_RCC_OscConfig+0x244>)
 80039b6:	2201      	movs	r2, #1
 80039b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ba:	f7fe fb83 	bl	80020c4 <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039c2:	f7fe fb7f 	bl	80020c4 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e1a8      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d4:	4b2b      	ldr	r3, [pc, #172]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e0:	4b28      	ldr	r3, [pc, #160]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	4925      	ldr	r1, [pc, #148]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	600b      	str	r3, [r1, #0]
 80039f4:	e015      	b.n	8003a22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039f6:	4b24      	ldr	r3, [pc, #144]	; (8003a88 <HAL_RCC_OscConfig+0x244>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fc:	f7fe fb62 	bl	80020c4 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a04:	f7fe fb5e 	bl	80020c4 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e187      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a16:	4b1b      	ldr	r3, [pc, #108]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1f0      	bne.n	8003a04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d036      	beq.n	8003a9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d016      	beq.n	8003a64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a36:	4b15      	ldr	r3, [pc, #84]	; (8003a8c <HAL_RCC_OscConfig+0x248>)
 8003a38:	2201      	movs	r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fe fb42 	bl	80020c4 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a44:	f7fe fb3e 	bl	80020c4 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e167      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <HAL_RCC_OscConfig+0x240>)
 8003a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d0f0      	beq.n	8003a44 <HAL_RCC_OscConfig+0x200>
 8003a62:	e01b      	b.n	8003a9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a64:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <HAL_RCC_OscConfig+0x248>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a6a:	f7fe fb2b 	bl	80020c4 <HAL_GetTick>
 8003a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a70:	e00e      	b.n	8003a90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a72:	f7fe fb27 	bl	80020c4 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d907      	bls.n	8003a90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e150      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
 8003a84:	40023800 	.word	0x40023800
 8003a88:	42470000 	.word	0x42470000
 8003a8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a90:	4b88      	ldr	r3, [pc, #544]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1ea      	bne.n	8003a72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 8097 	beq.w	8003bd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aae:	4b81      	ldr	r3, [pc, #516]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10f      	bne.n	8003ada <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	4b7d      	ldr	r3, [pc, #500]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	4a7c      	ldr	r2, [pc, #496]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aca:	4b7a      	ldr	r3, [pc, #488]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad2:	60bb      	str	r3, [r7, #8]
 8003ad4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ada:	4b77      	ldr	r3, [pc, #476]	; (8003cb8 <HAL_RCC_OscConfig+0x474>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d118      	bne.n	8003b18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ae6:	4b74      	ldr	r3, [pc, #464]	; (8003cb8 <HAL_RCC_OscConfig+0x474>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a73      	ldr	r2, [pc, #460]	; (8003cb8 <HAL_RCC_OscConfig+0x474>)
 8003aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003af0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003af2:	f7fe fae7 	bl	80020c4 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003afa:	f7fe fae3 	bl	80020c4 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e10c      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0c:	4b6a      	ldr	r3, [pc, #424]	; (8003cb8 <HAL_RCC_OscConfig+0x474>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0f0      	beq.n	8003afa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d106      	bne.n	8003b2e <HAL_RCC_OscConfig+0x2ea>
 8003b20:	4b64      	ldr	r3, [pc, #400]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	4a63      	ldr	r2, [pc, #396]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b2c:	e01c      	b.n	8003b68 <HAL_RCC_OscConfig+0x324>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	d10c      	bne.n	8003b50 <HAL_RCC_OscConfig+0x30c>
 8003b36:	4b5f      	ldr	r3, [pc, #380]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3a:	4a5e      	ldr	r2, [pc, #376]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b3c:	f043 0304 	orr.w	r3, r3, #4
 8003b40:	6713      	str	r3, [r2, #112]	; 0x70
 8003b42:	4b5c      	ldr	r3, [pc, #368]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	4a5b      	ldr	r2, [pc, #364]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b48:	f043 0301 	orr.w	r3, r3, #1
 8003b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b4e:	e00b      	b.n	8003b68 <HAL_RCC_OscConfig+0x324>
 8003b50:	4b58      	ldr	r3, [pc, #352]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b54:	4a57      	ldr	r2, [pc, #348]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b5c:	4b55      	ldr	r3, [pc, #340]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b60:	4a54      	ldr	r2, [pc, #336]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b62:	f023 0304 	bic.w	r3, r3, #4
 8003b66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d015      	beq.n	8003b9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b70:	f7fe faa8 	bl	80020c4 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b76:	e00a      	b.n	8003b8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b78:	f7fe faa4 	bl	80020c4 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e0cb      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8e:	4b49      	ldr	r3, [pc, #292]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0ee      	beq.n	8003b78 <HAL_RCC_OscConfig+0x334>
 8003b9a:	e014      	b.n	8003bc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9c:	f7fe fa92 	bl	80020c4 <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba2:	e00a      	b.n	8003bba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ba4:	f7fe fa8e 	bl	80020c4 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e0b5      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bba:	4b3e      	ldr	r3, [pc, #248]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1ee      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bc6:	7dfb      	ldrb	r3, [r7, #23]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d105      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bcc:	4b39      	ldr	r3, [pc, #228]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	4a38      	ldr	r2, [pc, #224]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003bd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 80a1 	beq.w	8003d24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003be2:	4b34      	ldr	r3, [pc, #208]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 030c 	and.w	r3, r3, #12
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d05c      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d141      	bne.n	8003c7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf6:	4b31      	ldr	r3, [pc, #196]	; (8003cbc <HAL_RCC_OscConfig+0x478>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fe fa62 	bl	80020c4 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c04:	f7fe fa5e 	bl	80020c4 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e087      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c16:	4b27      	ldr	r3, [pc, #156]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69da      	ldr	r2, [r3, #28]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c30:	019b      	lsls	r3, r3, #6
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	041b      	lsls	r3, r3, #16
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	061b      	lsls	r3, r3, #24
 8003c46:	491b      	ldr	r1, [pc, #108]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c4c:	4b1b      	ldr	r3, [pc, #108]	; (8003cbc <HAL_RCC_OscConfig+0x478>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c52:	f7fe fa37 	bl	80020c4 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c5a:	f7fe fa33 	bl	80020c4 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e05c      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c6c:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x416>
 8003c78:	e054      	b.n	8003d24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7a:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <HAL_RCC_OscConfig+0x478>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7fe fa20 	bl	80020c4 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c88:	f7fe fa1c 	bl	80020c4 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e045      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	4b06      	ldr	r3, [pc, #24]	; (8003cb4 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x444>
 8003ca6:	e03d      	b.n	8003d24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d107      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e038      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40007000 	.word	0x40007000
 8003cbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cc0:	4b1b      	ldr	r3, [pc, #108]	; (8003d30 <HAL_RCC_OscConfig+0x4ec>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d028      	beq.n	8003d20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d121      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d11a      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cf6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d111      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d06:	085b      	lsrs	r3, r3, #1
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d107      	bne.n	8003d20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e000      	b.n	8003d26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40023800 	.word	0x40023800

08003d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e0cc      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d48:	4b68      	ldr	r3, [pc, #416]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d90c      	bls.n	8003d70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d56:	4b65      	ldr	r3, [pc, #404]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5e:	4b63      	ldr	r3, [pc, #396]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0307 	and.w	r3, r3, #7
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d001      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0b8      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d020      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0304 	and.w	r3, r3, #4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d005      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d88:	4b59      	ldr	r3, [pc, #356]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	4a58      	ldr	r2, [pc, #352]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d005      	beq.n	8003dac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003da0:	4b53      	ldr	r3, [pc, #332]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4a52      	ldr	r2, [pc, #328]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003daa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dac:	4b50      	ldr	r3, [pc, #320]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	494d      	ldr	r1, [pc, #308]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d044      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d107      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd2:	4b47      	ldr	r3, [pc, #284]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d119      	bne.n	8003e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e07f      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d003      	beq.n	8003df2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dee:	2b03      	cmp	r3, #3
 8003df0:	d107      	bne.n	8003e02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003df2:	4b3f      	ldr	r3, [pc, #252]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d109      	bne.n	8003e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e06f      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e02:	4b3b      	ldr	r3, [pc, #236]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e067      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e12:	4b37      	ldr	r3, [pc, #220]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f023 0203 	bic.w	r2, r3, #3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	4934      	ldr	r1, [pc, #208]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e24:	f7fe f94e 	bl	80020c4 <HAL_GetTick>
 8003e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2a:	e00a      	b.n	8003e42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e2c:	f7fe f94a 	bl	80020c4 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e04f      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e42:	4b2b      	ldr	r3, [pc, #172]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 020c 	and.w	r2, r3, #12
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d1eb      	bne.n	8003e2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e54:	4b25      	ldr	r3, [pc, #148]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d20c      	bcs.n	8003e7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e62:	4b22      	ldr	r3, [pc, #136]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e6a:	4b20      	ldr	r3, [pc, #128]	; (8003eec <HAL_RCC_ClockConfig+0x1b8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d001      	beq.n	8003e7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e032      	b.n	8003ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d008      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e88:	4b19      	ldr	r3, [pc, #100]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	4916      	ldr	r1, [pc, #88]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d009      	beq.n	8003eba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ea6:	4b12      	ldr	r3, [pc, #72]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	490e      	ldr	r1, [pc, #56]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003eba:	f000 f821 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	490a      	ldr	r1, [pc, #40]	; (8003ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8003ecc:	5ccb      	ldrb	r3, [r1, r3]
 8003ece:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed2:	4a09      	ldr	r2, [pc, #36]	; (8003ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ed6:	4b09      	ldr	r3, [pc, #36]	; (8003efc <HAL_RCC_ClockConfig+0x1c8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fe f8ae 	bl	800203c <HAL_InitTick>

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40023c00 	.word	0x40023c00
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	08009b6c 	.word	0x08009b6c
 8003ef8:	20000018 	.word	0x20000018
 8003efc:	2000001c 	.word	0x2000001c

08003f00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f04:	b094      	sub	sp, #80	; 0x50
 8003f06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f10:	2300      	movs	r3, #0
 8003f12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f18:	4b79      	ldr	r3, [pc, #484]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 030c 	and.w	r3, r3, #12
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d00d      	beq.n	8003f40 <HAL_RCC_GetSysClockFreq+0x40>
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	f200 80e1 	bhi.w	80040ec <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_RCC_GetSysClockFreq+0x34>
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	d003      	beq.n	8003f3a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f32:	e0db      	b.n	80040ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f34:	4b73      	ldr	r3, [pc, #460]	; (8004104 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f36:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f38:	e0db      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f3a:	4b73      	ldr	r3, [pc, #460]	; (8004108 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f3e:	e0d8      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f40:	4b6f      	ldr	r3, [pc, #444]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f48:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f4a:	4b6d      	ldr	r3, [pc, #436]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d063      	beq.n	800401e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f56:	4b6a      	ldr	r3, [pc, #424]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	099b      	lsrs	r3, r3, #6
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f68:	633b      	str	r3, [r7, #48]	; 0x30
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	637b      	str	r3, [r7, #52]	; 0x34
 8003f6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f72:	4622      	mov	r2, r4
 8003f74:	462b      	mov	r3, r5
 8003f76:	f04f 0000 	mov.w	r0, #0
 8003f7a:	f04f 0100 	mov.w	r1, #0
 8003f7e:	0159      	lsls	r1, r3, #5
 8003f80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f84:	0150      	lsls	r0, r2, #5
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4621      	mov	r1, r4
 8003f8c:	1a51      	subs	r1, r2, r1
 8003f8e:	6139      	str	r1, [r7, #16]
 8003f90:	4629      	mov	r1, r5
 8003f92:	eb63 0301 	sbc.w	r3, r3, r1
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fa4:	4659      	mov	r1, fp
 8003fa6:	018b      	lsls	r3, r1, #6
 8003fa8:	4651      	mov	r1, sl
 8003faa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fae:	4651      	mov	r1, sl
 8003fb0:	018a      	lsls	r2, r1, #6
 8003fb2:	4651      	mov	r1, sl
 8003fb4:	ebb2 0801 	subs.w	r8, r2, r1
 8003fb8:	4659      	mov	r1, fp
 8003fba:	eb63 0901 	sbc.w	r9, r3, r1
 8003fbe:	f04f 0200 	mov.w	r2, #0
 8003fc2:	f04f 0300 	mov.w	r3, #0
 8003fc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fd2:	4690      	mov	r8, r2
 8003fd4:	4699      	mov	r9, r3
 8003fd6:	4623      	mov	r3, r4
 8003fd8:	eb18 0303 	adds.w	r3, r8, r3
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	462b      	mov	r3, r5
 8003fe0:	eb49 0303 	adc.w	r3, r9, r3
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	f04f 0200 	mov.w	r2, #0
 8003fea:	f04f 0300 	mov.w	r3, #0
 8003fee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ff2:	4629      	mov	r1, r5
 8003ff4:	024b      	lsls	r3, r1, #9
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	024a      	lsls	r2, r1, #9
 8004000:	4610      	mov	r0, r2
 8004002:	4619      	mov	r1, r3
 8004004:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004006:	2200      	movs	r2, #0
 8004008:	62bb      	str	r3, [r7, #40]	; 0x28
 800400a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800400c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004010:	f7fc fe42 	bl	8000c98 <__aeabi_uldivmod>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4613      	mov	r3, r2
 800401a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800401c:	e058      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800401e:	4b38      	ldr	r3, [pc, #224]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	099b      	lsrs	r3, r3, #6
 8004024:	2200      	movs	r2, #0
 8004026:	4618      	mov	r0, r3
 8004028:	4611      	mov	r1, r2
 800402a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800402e:	623b      	str	r3, [r7, #32]
 8004030:	2300      	movs	r3, #0
 8004032:	627b      	str	r3, [r7, #36]	; 0x24
 8004034:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004038:	4642      	mov	r2, r8
 800403a:	464b      	mov	r3, r9
 800403c:	f04f 0000 	mov.w	r0, #0
 8004040:	f04f 0100 	mov.w	r1, #0
 8004044:	0159      	lsls	r1, r3, #5
 8004046:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800404a:	0150      	lsls	r0, r2, #5
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4641      	mov	r1, r8
 8004052:	ebb2 0a01 	subs.w	sl, r2, r1
 8004056:	4649      	mov	r1, r9
 8004058:	eb63 0b01 	sbc.w	fp, r3, r1
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004068:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800406c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004070:	ebb2 040a 	subs.w	r4, r2, sl
 8004074:	eb63 050b 	sbc.w	r5, r3, fp
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	00eb      	lsls	r3, r5, #3
 8004082:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004086:	00e2      	lsls	r2, r4, #3
 8004088:	4614      	mov	r4, r2
 800408a:	461d      	mov	r5, r3
 800408c:	4643      	mov	r3, r8
 800408e:	18e3      	adds	r3, r4, r3
 8004090:	603b      	str	r3, [r7, #0]
 8004092:	464b      	mov	r3, r9
 8004094:	eb45 0303 	adc.w	r3, r5, r3
 8004098:	607b      	str	r3, [r7, #4]
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	f04f 0300 	mov.w	r3, #0
 80040a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040a6:	4629      	mov	r1, r5
 80040a8:	028b      	lsls	r3, r1, #10
 80040aa:	4621      	mov	r1, r4
 80040ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040b0:	4621      	mov	r1, r4
 80040b2:	028a      	lsls	r2, r1, #10
 80040b4:	4610      	mov	r0, r2
 80040b6:	4619      	mov	r1, r3
 80040b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ba:	2200      	movs	r2, #0
 80040bc:	61bb      	str	r3, [r7, #24]
 80040be:	61fa      	str	r2, [r7, #28]
 80040c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040c4:	f7fc fde8 	bl	8000c98 <__aeabi_uldivmod>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	4613      	mov	r3, r2
 80040ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040d0:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <HAL_RCC_GetSysClockFreq+0x200>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	0c1b      	lsrs	r3, r3, #16
 80040d6:	f003 0303 	and.w	r3, r3, #3
 80040da:	3301      	adds	r3, #1
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040ea:	e002      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040ec:	4b05      	ldr	r3, [pc, #20]	; (8004104 <HAL_RCC_GetSysClockFreq+0x204>)
 80040ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3750      	adds	r7, #80	; 0x50
 80040f8:	46bd      	mov	sp, r7
 80040fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	00f42400 	.word	0x00f42400
 8004108:	007a1200 	.word	0x007a1200

0800410c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004110:	4b03      	ldr	r3, [pc, #12]	; (8004120 <HAL_RCC_GetHCLKFreq+0x14>)
 8004112:	681b      	ldr	r3, [r3, #0]
}
 8004114:	4618      	mov	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	20000018 	.word	0x20000018

08004124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004128:	f7ff fff0 	bl	800410c <HAL_RCC_GetHCLKFreq>
 800412c:	4602      	mov	r2, r0
 800412e:	4b05      	ldr	r3, [pc, #20]	; (8004144 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	0a9b      	lsrs	r3, r3, #10
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	4903      	ldr	r1, [pc, #12]	; (8004148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800413a:	5ccb      	ldrb	r3, [r1, r3]
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004140:	4618      	mov	r0, r3
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40023800 	.word	0x40023800
 8004148:	08009b7c 	.word	0x08009b7c

0800414c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004150:	f7ff ffdc 	bl	800410c <HAL_RCC_GetHCLKFreq>
 8004154:	4602      	mov	r2, r0
 8004156:	4b05      	ldr	r3, [pc, #20]	; (800416c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	0b5b      	lsrs	r3, r3, #13
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	4903      	ldr	r1, [pc, #12]	; (8004170 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004162:	5ccb      	ldrb	r3, [r1, r3]
 8004164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004168:	4618      	mov	r0, r3
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40023800 	.word	0x40023800
 8004170:	08009b7c 	.word	0x08009b7c

08004174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e041      	b.n	800420a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fd fd3e 	bl	8001c1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f000 fa8a 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d001      	beq.n	800422c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e03c      	b.n	80042a6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a1e      	ldr	r2, [pc, #120]	; (80042b4 <HAL_TIM_Base_Start+0xa0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d018      	beq.n	8004270 <HAL_TIM_Base_Start+0x5c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004246:	d013      	beq.n	8004270 <HAL_TIM_Base_Start+0x5c>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a1a      	ldr	r2, [pc, #104]	; (80042b8 <HAL_TIM_Base_Start+0xa4>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00e      	beq.n	8004270 <HAL_TIM_Base_Start+0x5c>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a19      	ldr	r2, [pc, #100]	; (80042bc <HAL_TIM_Base_Start+0xa8>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d009      	beq.n	8004270 <HAL_TIM_Base_Start+0x5c>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a17      	ldr	r2, [pc, #92]	; (80042c0 <HAL_TIM_Base_Start+0xac>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d004      	beq.n	8004270 <HAL_TIM_Base_Start+0x5c>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a16      	ldr	r2, [pc, #88]	; (80042c4 <HAL_TIM_Base_Start+0xb0>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d111      	bne.n	8004294 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b06      	cmp	r3, #6
 8004280:	d010      	beq.n	80042a4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004292:	e007      	b.n	80042a4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0201 	orr.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40000800 	.word	0x40000800
 80042c0:	40000c00 	.word	0x40000c00
 80042c4:	40014000 	.word	0x40014000

080042c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d122      	bne.n	8004324 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d11b      	bne.n	8004324 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0202 	mvn.w	r2, #2
 80042f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f9bf 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 8004310:	e005      	b.n	800431e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f9b1 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 f9c2 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	2b04      	cmp	r3, #4
 8004330:	d122      	bne.n	8004378 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	2b04      	cmp	r3, #4
 800433e:	d11b      	bne.n	8004378 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f06f 0204 	mvn.w	r2, #4
 8004348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2202      	movs	r2, #2
 800434e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f995 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 8004364:	e005      	b.n	8004372 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f987 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f998 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b08      	cmp	r3, #8
 8004384:	d122      	bne.n	80043cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f003 0308 	and.w	r3, r3, #8
 8004390:	2b08      	cmp	r3, #8
 8004392:	d11b      	bne.n	80043cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f06f 0208 	mvn.w	r2, #8
 800439c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2204      	movs	r2, #4
 80043a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	f003 0303 	and.w	r3, r3, #3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f96b 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 80043b8:	e005      	b.n	80043c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f95d 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f96e 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	2b10      	cmp	r3, #16
 80043d8:	d122      	bne.n	8004420 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f003 0310 	and.w	r3, r3, #16
 80043e4:	2b10      	cmp	r3, #16
 80043e6:	d11b      	bne.n	8004420 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f06f 0210 	mvn.w	r2, #16
 80043f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2208      	movs	r2, #8
 80043f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f941 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 800440c:	e005      	b.n	800441a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f933 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 f944 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b01      	cmp	r3, #1
 800442c:	d10e      	bne.n	800444c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b01      	cmp	r3, #1
 800443a:	d107      	bne.n	800444c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0201 	mvn.w	r2, #1
 8004444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f90d 	bl	8004666 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004456:	2b80      	cmp	r3, #128	; 0x80
 8004458:	d10e      	bne.n	8004478 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004464:	2b80      	cmp	r3, #128	; 0x80
 8004466:	d107      	bne.n	8004478 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fabc 	bl	80049f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004482:	2b40      	cmp	r3, #64	; 0x40
 8004484:	d10e      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004490:	2b40      	cmp	r3, #64	; 0x40
 8004492:	d107      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800449c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f909 	bl	80046b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d10e      	bne.n	80044d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b20      	cmp	r3, #32
 80044be:	d107      	bne.n	80044d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0220 	mvn.w	r2, #32
 80044c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fa86 	bl	80049dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044d0:	bf00      	nop
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d101      	bne.n	80044f4 <HAL_TIM_ConfigClockSource+0x1c>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e0b4      	b.n	800465e <HAL_TIM_ConfigClockSource+0x186>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800451a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800452c:	d03e      	beq.n	80045ac <HAL_TIM_ConfigClockSource+0xd4>
 800452e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004532:	f200 8087 	bhi.w	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 8004536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453a:	f000 8086 	beq.w	800464a <HAL_TIM_ConfigClockSource+0x172>
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004542:	d87f      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 8004544:	2b70      	cmp	r3, #112	; 0x70
 8004546:	d01a      	beq.n	800457e <HAL_TIM_ConfigClockSource+0xa6>
 8004548:	2b70      	cmp	r3, #112	; 0x70
 800454a:	d87b      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b60      	cmp	r3, #96	; 0x60
 800454e:	d050      	beq.n	80045f2 <HAL_TIM_ConfigClockSource+0x11a>
 8004550:	2b60      	cmp	r3, #96	; 0x60
 8004552:	d877      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b50      	cmp	r3, #80	; 0x50
 8004556:	d03c      	beq.n	80045d2 <HAL_TIM_ConfigClockSource+0xfa>
 8004558:	2b50      	cmp	r3, #80	; 0x50
 800455a:	d873      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b40      	cmp	r3, #64	; 0x40
 800455e:	d058      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0x13a>
 8004560:	2b40      	cmp	r3, #64	; 0x40
 8004562:	d86f      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b30      	cmp	r3, #48	; 0x30
 8004566:	d064      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0x15a>
 8004568:	2b30      	cmp	r3, #48	; 0x30
 800456a:	d86b      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 800456c:	2b20      	cmp	r3, #32
 800456e:	d060      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0x15a>
 8004570:	2b20      	cmp	r3, #32
 8004572:	d867      	bhi.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d05c      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0x15a>
 8004578:	2b10      	cmp	r3, #16
 800457a:	d05a      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0x15a>
 800457c:	e062      	b.n	8004644 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	6899      	ldr	r1, [r3, #8]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f000 f997 	bl	80048c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	609a      	str	r2, [r3, #8]
      break;
 80045aa:	e04f      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	6899      	ldr	r1, [r3, #8]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	f000 f980 	bl	80048c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045ce:	609a      	str	r2, [r3, #8]
      break;
 80045d0:	e03c      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6818      	ldr	r0, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	6859      	ldr	r1, [r3, #4]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	461a      	mov	r2, r3
 80045e0:	f000 f8f4 	bl	80047cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2150      	movs	r1, #80	; 0x50
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f94d 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 80045f0:	e02c      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6818      	ldr	r0, [r3, #0]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	6859      	ldr	r1, [r3, #4]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	461a      	mov	r2, r3
 8004600:	f000 f913 	bl	800482a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2160      	movs	r1, #96	; 0x60
 800460a:	4618      	mov	r0, r3
 800460c:	f000 f93d 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 8004610:	e01c      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6859      	ldr	r1, [r3, #4]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	461a      	mov	r2, r3
 8004620:	f000 f8d4 	bl	80047cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2140      	movs	r1, #64	; 0x40
 800462a:	4618      	mov	r0, r3
 800462c:	f000 f92d 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 8004630:	e00c      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4619      	mov	r1, r3
 800463c:	4610      	mov	r0, r2
 800463e:	f000 f924 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 8004642:	e003      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
      break;
 8004648:	e000      	b.n	800464c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800464a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800465c:	7bfb      	ldrb	r3, [r7, #15]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
	...

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a34      	ldr	r2, [pc, #208]	; (80047b0 <TIM_Base_SetConfig+0xe4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00f      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ea:	d00b      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a31      	ldr	r2, [pc, #196]	; (80047b4 <TIM_Base_SetConfig+0xe8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a30      	ldr	r2, [pc, #192]	; (80047b8 <TIM_Base_SetConfig+0xec>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0x38>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a2f      	ldr	r2, [pc, #188]	; (80047bc <TIM_Base_SetConfig+0xf0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d108      	bne.n	8004716 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a25      	ldr	r2, [pc, #148]	; (80047b0 <TIM_Base_SetConfig+0xe4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d01b      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004724:	d017      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a22      	ldr	r2, [pc, #136]	; (80047b4 <TIM_Base_SetConfig+0xe8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a21      	ldr	r2, [pc, #132]	; (80047b8 <TIM_Base_SetConfig+0xec>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00f      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a20      	ldr	r2, [pc, #128]	; (80047bc <TIM_Base_SetConfig+0xf0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00b      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a1f      	ldr	r2, [pc, #124]	; (80047c0 <TIM_Base_SetConfig+0xf4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d007      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a1e      	ldr	r2, [pc, #120]	; (80047c4 <TIM_Base_SetConfig+0xf8>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d003      	beq.n	8004756 <TIM_Base_SetConfig+0x8a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a1d      	ldr	r2, [pc, #116]	; (80047c8 <TIM_Base_SetConfig+0xfc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d108      	bne.n	8004768 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800475c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a08      	ldr	r2, [pc, #32]	; (80047b0 <TIM_Base_SetConfig+0xe4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d103      	bne.n	800479c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	615a      	str	r2, [r3, #20]
}
 80047a2:	bf00      	nop
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40010000 	.word	0x40010000
 80047b4:	40000400 	.word	0x40000400
 80047b8:	40000800 	.word	0x40000800
 80047bc:	40000c00 	.word	0x40000c00
 80047c0:	40014000 	.word	0x40014000
 80047c4:	40014400 	.word	0x40014400
 80047c8:	40014800 	.word	0x40014800

080047cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b087      	sub	sp, #28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	f023 0201 	bic.w	r2, r3, #1
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	4313      	orrs	r3, r2
 8004800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 030a 	bic.w	r3, r3, #10
 8004808:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	621a      	str	r2, [r3, #32]
}
 800481e:	bf00      	nop
 8004820:	371c      	adds	r7, #28
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800482a:	b480      	push	{r7}
 800482c:	b087      	sub	sp, #28
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	f023 0210 	bic.w	r2, r3, #16
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004854:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	031b      	lsls	r3, r3, #12
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004866:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	621a      	str	r2, [r3, #32]
}
 800487e:	bf00      	nop
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800488a:	b480      	push	{r7}
 800488c:	b085      	sub	sp, #20
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	f043 0307 	orr.w	r3, r3, #7
 80048ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	609a      	str	r2, [r3, #8]
}
 80048b4:	bf00      	nop
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	021a      	lsls	r2, r3, #8
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	609a      	str	r2, [r3, #8]
}
 80048f4:	bf00      	nop
 80048f6:	371c      	adds	r7, #28
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004910:	2b01      	cmp	r3, #1
 8004912:	d101      	bne.n	8004918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004914:	2302      	movs	r3, #2
 8004916:	e050      	b.n	80049ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a1c      	ldr	r2, [pc, #112]	; (80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d018      	beq.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004964:	d013      	beq.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a18      	ldr	r2, [pc, #96]	; (80049cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d00e      	beq.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a16      	ldr	r2, [pc, #88]	; (80049d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d009      	beq.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a15      	ldr	r2, [pc, #84]	; (80049d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d004      	beq.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d10c      	bne.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004994:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	4313      	orrs	r3, r2
 800499e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	40010000 	.word	0x40010000
 80049cc:	40000400 	.word	0x40000400
 80049d0:	40000800 	.word	0x40000800
 80049d4:	40000c00 	.word	0x40000c00
 80049d8:	40014000 	.word	0x40014000

080049dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e03f      	b.n	8004a96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7fd f91e 	bl	8001c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2224      	movs	r2, #36	; 0x24
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f929 	bl	8004ca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	691a      	ldr	r2, [r3, #16]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695a      	ldr	r2, [r3, #20]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b08a      	sub	sp, #40	; 0x28
 8004aa2:	af02      	add	r7, sp, #8
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	603b      	str	r3, [r7, #0]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b20      	cmp	r3, #32
 8004abc:	d17c      	bne.n	8004bb8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d002      	beq.n	8004aca <HAL_UART_Transmit+0x2c>
 8004ac4:	88fb      	ldrh	r3, [r7, #6]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e075      	b.n	8004bba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_UART_Transmit+0x3e>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e06e      	b.n	8004bba <HAL_UART_Transmit+0x11c>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2221      	movs	r2, #33	; 0x21
 8004aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004af2:	f7fd fae7 	bl	80020c4 <HAL_GetTick>
 8004af6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	88fa      	ldrh	r2, [r7, #6]
 8004afc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	88fa      	ldrh	r2, [r7, #6]
 8004b02:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b0c:	d108      	bne.n	8004b20 <HAL_UART_Transmit+0x82>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d104      	bne.n	8004b20 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b16:	2300      	movs	r3, #0
 8004b18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	e003      	b.n	8004b28 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b24:	2300      	movs	r3, #0
 8004b26:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b30:	e02a      	b.n	8004b88 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	2180      	movs	r1, #128	; 0x80
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f840 	bl	8004bc2 <UART_WaitOnFlagUntilTimeout>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e036      	b.n	8004bba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d10b      	bne.n	8004b6a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	881b      	ldrh	r3, [r3, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	3302      	adds	r3, #2
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	e007      	b.n	8004b7a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	781a      	ldrb	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	3301      	adds	r3, #1
 8004b78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1cf      	bne.n	8004b32 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	2140      	movs	r1, #64	; 0x40
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 f810 	bl	8004bc2 <UART_WaitOnFlagUntilTimeout>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e006      	b.n	8004bba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e000      	b.n	8004bba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bb8:	2302      	movs	r3, #2
  }
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3720      	adds	r7, #32
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b090      	sub	sp, #64	; 0x40
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	603b      	str	r3, [r7, #0]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bd2:	e050      	b.n	8004c76 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bda:	d04c      	beq.n	8004c76 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d007      	beq.n	8004bf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004be2:	f7fd fa6f 	bl	80020c4 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d241      	bcs.n	8004c76 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	330c      	adds	r3, #12
 8004bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	330c      	adds	r3, #12
 8004c10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c12:	637a      	str	r2, [r7, #52]	; 0x34
 8004c14:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e5      	bne.n	8004bf2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3314      	adds	r3, #20
 8004c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	613b      	str	r3, [r7, #16]
   return(result);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f023 0301 	bic.w	r3, r3, #1
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	3314      	adds	r3, #20
 8004c44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c46:	623a      	str	r2, [r7, #32]
 8004c48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	69f9      	ldr	r1, [r7, #28]
 8004c4c:	6a3a      	ldr	r2, [r7, #32]
 8004c4e:	e841 2300 	strex	r3, r2, [r1]
 8004c52:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1e5      	bne.n	8004c26 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e00f      	b.n	8004c96 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	4013      	ands	r3, r2
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	bf0c      	ite	eq
 8004c86:	2301      	moveq	r3, #1
 8004c88:	2300      	movne	r3, #0
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	79fb      	ldrb	r3, [r7, #7]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d09f      	beq.n	8004bd4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3740      	adds	r7, #64	; 0x40
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
	...

08004ca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca4:	b0c0      	sub	sp, #256	; 0x100
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cbc:	68d9      	ldr	r1, [r3, #12]
 8004cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	ea40 0301 	orr.w	r3, r0, r1
 8004cc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce4:	69db      	ldr	r3, [r3, #28]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004cf8:	f021 010c 	bic.w	r1, r1, #12
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d06:	430b      	orrs	r3, r1
 8004d08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1a:	6999      	ldr	r1, [r3, #24]
 8004d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	ea40 0301 	orr.w	r3, r0, r1
 8004d26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	4b8f      	ldr	r3, [pc, #572]	; (8004f6c <UART_SetConfig+0x2cc>)
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d005      	beq.n	8004d40 <UART_SetConfig+0xa0>
 8004d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	4b8d      	ldr	r3, [pc, #564]	; (8004f70 <UART_SetConfig+0x2d0>)
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d104      	bne.n	8004d4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d40:	f7ff fa04 	bl	800414c <HAL_RCC_GetPCLK2Freq>
 8004d44:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d48:	e003      	b.n	8004d52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d4a:	f7ff f9eb 	bl	8004124 <HAL_RCC_GetPCLK1Freq>
 8004d4e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d5c:	f040 810c 	bne.w	8004f78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d6a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d72:	4622      	mov	r2, r4
 8004d74:	462b      	mov	r3, r5
 8004d76:	1891      	adds	r1, r2, r2
 8004d78:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d7a:	415b      	adcs	r3, r3
 8004d7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d82:	4621      	mov	r1, r4
 8004d84:	eb12 0801 	adds.w	r8, r2, r1
 8004d88:	4629      	mov	r1, r5
 8004d8a:	eb43 0901 	adc.w	r9, r3, r1
 8004d8e:	f04f 0200 	mov.w	r2, #0
 8004d92:	f04f 0300 	mov.w	r3, #0
 8004d96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004da2:	4690      	mov	r8, r2
 8004da4:	4699      	mov	r9, r3
 8004da6:	4623      	mov	r3, r4
 8004da8:	eb18 0303 	adds.w	r3, r8, r3
 8004dac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004db0:	462b      	mov	r3, r5
 8004db2:	eb49 0303 	adc.w	r3, r9, r3
 8004db6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004dc6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dce:	460b      	mov	r3, r1
 8004dd0:	18db      	adds	r3, r3, r3
 8004dd2:	653b      	str	r3, [r7, #80]	; 0x50
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	eb42 0303 	adc.w	r3, r2, r3
 8004dda:	657b      	str	r3, [r7, #84]	; 0x54
 8004ddc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004de0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004de4:	f7fb ff58 	bl	8000c98 <__aeabi_uldivmod>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4b61      	ldr	r3, [pc, #388]	; (8004f74 <UART_SetConfig+0x2d4>)
 8004dee:	fba3 2302 	umull	r2, r3, r3, r2
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	011c      	lsls	r4, r3, #4
 8004df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e00:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e08:	4642      	mov	r2, r8
 8004e0a:	464b      	mov	r3, r9
 8004e0c:	1891      	adds	r1, r2, r2
 8004e0e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e10:	415b      	adcs	r3, r3
 8004e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e18:	4641      	mov	r1, r8
 8004e1a:	eb12 0a01 	adds.w	sl, r2, r1
 8004e1e:	4649      	mov	r1, r9
 8004e20:	eb43 0b01 	adc.w	fp, r3, r1
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e38:	4692      	mov	sl, r2
 8004e3a:	469b      	mov	fp, r3
 8004e3c:	4643      	mov	r3, r8
 8004e3e:	eb1a 0303 	adds.w	r3, sl, r3
 8004e42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e46:	464b      	mov	r3, r9
 8004e48:	eb4b 0303 	adc.w	r3, fp, r3
 8004e4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e5c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e64:	460b      	mov	r3, r1
 8004e66:	18db      	adds	r3, r3, r3
 8004e68:	643b      	str	r3, [r7, #64]	; 0x40
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	eb42 0303 	adc.w	r3, r2, r3
 8004e70:	647b      	str	r3, [r7, #68]	; 0x44
 8004e72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e7a:	f7fb ff0d 	bl	8000c98 <__aeabi_uldivmod>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	4611      	mov	r1, r2
 8004e84:	4b3b      	ldr	r3, [pc, #236]	; (8004f74 <UART_SetConfig+0x2d4>)
 8004e86:	fba3 2301 	umull	r2, r3, r3, r1
 8004e8a:	095b      	lsrs	r3, r3, #5
 8004e8c:	2264      	movs	r2, #100	; 0x64
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	1acb      	subs	r3, r1, r3
 8004e94:	00db      	lsls	r3, r3, #3
 8004e96:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e9a:	4b36      	ldr	r3, [pc, #216]	; (8004f74 <UART_SetConfig+0x2d4>)
 8004e9c:	fba3 2302 	umull	r2, r3, r3, r2
 8004ea0:	095b      	lsrs	r3, r3, #5
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ea8:	441c      	add	r4, r3
 8004eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004eb4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004eb8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ebc:	4642      	mov	r2, r8
 8004ebe:	464b      	mov	r3, r9
 8004ec0:	1891      	adds	r1, r2, r2
 8004ec2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ec4:	415b      	adcs	r3, r3
 8004ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ec8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ecc:	4641      	mov	r1, r8
 8004ece:	1851      	adds	r1, r2, r1
 8004ed0:	6339      	str	r1, [r7, #48]	; 0x30
 8004ed2:	4649      	mov	r1, r9
 8004ed4:	414b      	adcs	r3, r1
 8004ed6:	637b      	str	r3, [r7, #52]	; 0x34
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	f04f 0300 	mov.w	r3, #0
 8004ee0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ee4:	4659      	mov	r1, fp
 8004ee6:	00cb      	lsls	r3, r1, #3
 8004ee8:	4651      	mov	r1, sl
 8004eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004eee:	4651      	mov	r1, sl
 8004ef0:	00ca      	lsls	r2, r1, #3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	4642      	mov	r2, r8
 8004efa:	189b      	adds	r3, r3, r2
 8004efc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f00:	464b      	mov	r3, r9
 8004f02:	460a      	mov	r2, r1
 8004f04:	eb42 0303 	adc.w	r3, r2, r3
 8004f08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f18:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f20:	460b      	mov	r3, r1
 8004f22:	18db      	adds	r3, r3, r3
 8004f24:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f26:	4613      	mov	r3, r2
 8004f28:	eb42 0303 	adc.w	r3, r2, r3
 8004f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f36:	f7fb feaf 	bl	8000c98 <__aeabi_uldivmod>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4b0d      	ldr	r3, [pc, #52]	; (8004f74 <UART_SetConfig+0x2d4>)
 8004f40:	fba3 1302 	umull	r1, r3, r3, r2
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	2164      	movs	r1, #100	; 0x64
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	3332      	adds	r3, #50	; 0x32
 8004f52:	4a08      	ldr	r2, [pc, #32]	; (8004f74 <UART_SetConfig+0x2d4>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	095b      	lsrs	r3, r3, #5
 8004f5a:	f003 0207 	and.w	r2, r3, #7
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4422      	add	r2, r4
 8004f66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f68:	e105      	b.n	8005176 <UART_SetConfig+0x4d6>
 8004f6a:	bf00      	nop
 8004f6c:	40011000 	.word	0x40011000
 8004f70:	40011400 	.word	0x40011400
 8004f74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f82:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f8a:	4642      	mov	r2, r8
 8004f8c:	464b      	mov	r3, r9
 8004f8e:	1891      	adds	r1, r2, r2
 8004f90:	6239      	str	r1, [r7, #32]
 8004f92:	415b      	adcs	r3, r3
 8004f94:	627b      	str	r3, [r7, #36]	; 0x24
 8004f96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f9a:	4641      	mov	r1, r8
 8004f9c:	1854      	adds	r4, r2, r1
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	eb43 0501 	adc.w	r5, r3, r1
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	00eb      	lsls	r3, r5, #3
 8004fae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fb2:	00e2      	lsls	r2, r4, #3
 8004fb4:	4614      	mov	r4, r2
 8004fb6:	461d      	mov	r5, r3
 8004fb8:	4643      	mov	r3, r8
 8004fba:	18e3      	adds	r3, r4, r3
 8004fbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fc0:	464b      	mov	r3, r9
 8004fc2:	eb45 0303 	adc.w	r3, r5, r3
 8004fc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	008b      	lsls	r3, r1, #2
 8004fea:	4621      	mov	r1, r4
 8004fec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	008a      	lsls	r2, r1, #2
 8004ff4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ff8:	f7fb fe4e 	bl	8000c98 <__aeabi_uldivmod>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4b60      	ldr	r3, [pc, #384]	; (8005184 <UART_SetConfig+0x4e4>)
 8005002:	fba3 2302 	umull	r2, r3, r3, r2
 8005006:	095b      	lsrs	r3, r3, #5
 8005008:	011c      	lsls	r4, r3, #4
 800500a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005014:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005018:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800501c:	4642      	mov	r2, r8
 800501e:	464b      	mov	r3, r9
 8005020:	1891      	adds	r1, r2, r2
 8005022:	61b9      	str	r1, [r7, #24]
 8005024:	415b      	adcs	r3, r3
 8005026:	61fb      	str	r3, [r7, #28]
 8005028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800502c:	4641      	mov	r1, r8
 800502e:	1851      	adds	r1, r2, r1
 8005030:	6139      	str	r1, [r7, #16]
 8005032:	4649      	mov	r1, r9
 8005034:	414b      	adcs	r3, r1
 8005036:	617b      	str	r3, [r7, #20]
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005044:	4659      	mov	r1, fp
 8005046:	00cb      	lsls	r3, r1, #3
 8005048:	4651      	mov	r1, sl
 800504a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800504e:	4651      	mov	r1, sl
 8005050:	00ca      	lsls	r2, r1, #3
 8005052:	4610      	mov	r0, r2
 8005054:	4619      	mov	r1, r3
 8005056:	4603      	mov	r3, r0
 8005058:	4642      	mov	r2, r8
 800505a:	189b      	adds	r3, r3, r2
 800505c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005060:	464b      	mov	r3, r9
 8005062:	460a      	mov	r2, r1
 8005064:	eb42 0303 	adc.w	r3, r2, r3
 8005068:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800506c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	67bb      	str	r3, [r7, #120]	; 0x78
 8005076:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005078:	f04f 0200 	mov.w	r2, #0
 800507c:	f04f 0300 	mov.w	r3, #0
 8005080:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005084:	4649      	mov	r1, r9
 8005086:	008b      	lsls	r3, r1, #2
 8005088:	4641      	mov	r1, r8
 800508a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800508e:	4641      	mov	r1, r8
 8005090:	008a      	lsls	r2, r1, #2
 8005092:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005096:	f7fb fdff 	bl	8000c98 <__aeabi_uldivmod>
 800509a:	4602      	mov	r2, r0
 800509c:	460b      	mov	r3, r1
 800509e:	4b39      	ldr	r3, [pc, #228]	; (8005184 <UART_SetConfig+0x4e4>)
 80050a0:	fba3 1302 	umull	r1, r3, r3, r2
 80050a4:	095b      	lsrs	r3, r3, #5
 80050a6:	2164      	movs	r1, #100	; 0x64
 80050a8:	fb01 f303 	mul.w	r3, r1, r3
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	011b      	lsls	r3, r3, #4
 80050b0:	3332      	adds	r3, #50	; 0x32
 80050b2:	4a34      	ldr	r2, [pc, #208]	; (8005184 <UART_SetConfig+0x4e4>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	095b      	lsrs	r3, r3, #5
 80050ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050be:	441c      	add	r4, r3
 80050c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050c4:	2200      	movs	r2, #0
 80050c6:	673b      	str	r3, [r7, #112]	; 0x70
 80050c8:	677a      	str	r2, [r7, #116]	; 0x74
 80050ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050ce:	4642      	mov	r2, r8
 80050d0:	464b      	mov	r3, r9
 80050d2:	1891      	adds	r1, r2, r2
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	415b      	adcs	r3, r3
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050de:	4641      	mov	r1, r8
 80050e0:	1851      	adds	r1, r2, r1
 80050e2:	6039      	str	r1, [r7, #0]
 80050e4:	4649      	mov	r1, r9
 80050e6:	414b      	adcs	r3, r1
 80050e8:	607b      	str	r3, [r7, #4]
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050f6:	4659      	mov	r1, fp
 80050f8:	00cb      	lsls	r3, r1, #3
 80050fa:	4651      	mov	r1, sl
 80050fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005100:	4651      	mov	r1, sl
 8005102:	00ca      	lsls	r2, r1, #3
 8005104:	4610      	mov	r0, r2
 8005106:	4619      	mov	r1, r3
 8005108:	4603      	mov	r3, r0
 800510a:	4642      	mov	r2, r8
 800510c:	189b      	adds	r3, r3, r2
 800510e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005110:	464b      	mov	r3, r9
 8005112:	460a      	mov	r2, r1
 8005114:	eb42 0303 	adc.w	r3, r2, r3
 8005118:	66fb      	str	r3, [r7, #108]	; 0x6c
 800511a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	663b      	str	r3, [r7, #96]	; 0x60
 8005124:	667a      	str	r2, [r7, #100]	; 0x64
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	f04f 0300 	mov.w	r3, #0
 800512e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005132:	4649      	mov	r1, r9
 8005134:	008b      	lsls	r3, r1, #2
 8005136:	4641      	mov	r1, r8
 8005138:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800513c:	4641      	mov	r1, r8
 800513e:	008a      	lsls	r2, r1, #2
 8005140:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005144:	f7fb fda8 	bl	8000c98 <__aeabi_uldivmod>
 8005148:	4602      	mov	r2, r0
 800514a:	460b      	mov	r3, r1
 800514c:	4b0d      	ldr	r3, [pc, #52]	; (8005184 <UART_SetConfig+0x4e4>)
 800514e:	fba3 1302 	umull	r1, r3, r3, r2
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	2164      	movs	r1, #100	; 0x64
 8005156:	fb01 f303 	mul.w	r3, r1, r3
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	3332      	adds	r3, #50	; 0x32
 8005160:	4a08      	ldr	r2, [pc, #32]	; (8005184 <UART_SetConfig+0x4e4>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	f003 020f 	and.w	r2, r3, #15
 800516c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4422      	add	r2, r4
 8005174:	609a      	str	r2, [r3, #8]
}
 8005176:	bf00      	nop
 8005178:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800517c:	46bd      	mov	sp, r7
 800517e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005182:	bf00      	nop
 8005184:	51eb851f 	.word	0x51eb851f

08005188 <__errno>:
 8005188:	4b01      	ldr	r3, [pc, #4]	; (8005190 <__errno+0x8>)
 800518a:	6818      	ldr	r0, [r3, #0]
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20000024 	.word	0x20000024

08005194 <__libc_init_array>:
 8005194:	b570      	push	{r4, r5, r6, lr}
 8005196:	4d0d      	ldr	r5, [pc, #52]	; (80051cc <__libc_init_array+0x38>)
 8005198:	4c0d      	ldr	r4, [pc, #52]	; (80051d0 <__libc_init_array+0x3c>)
 800519a:	1b64      	subs	r4, r4, r5
 800519c:	10a4      	asrs	r4, r4, #2
 800519e:	2600      	movs	r6, #0
 80051a0:	42a6      	cmp	r6, r4
 80051a2:	d109      	bne.n	80051b8 <__libc_init_array+0x24>
 80051a4:	4d0b      	ldr	r5, [pc, #44]	; (80051d4 <__libc_init_array+0x40>)
 80051a6:	4c0c      	ldr	r4, [pc, #48]	; (80051d8 <__libc_init_array+0x44>)
 80051a8:	f004 fc92 	bl	8009ad0 <_init>
 80051ac:	1b64      	subs	r4, r4, r5
 80051ae:	10a4      	asrs	r4, r4, #2
 80051b0:	2600      	movs	r6, #0
 80051b2:	42a6      	cmp	r6, r4
 80051b4:	d105      	bne.n	80051c2 <__libc_init_array+0x2e>
 80051b6:	bd70      	pop	{r4, r5, r6, pc}
 80051b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051bc:	4798      	blx	r3
 80051be:	3601      	adds	r6, #1
 80051c0:	e7ee      	b.n	80051a0 <__libc_init_array+0xc>
 80051c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c6:	4798      	blx	r3
 80051c8:	3601      	adds	r6, #1
 80051ca:	e7f2      	b.n	80051b2 <__libc_init_array+0x1e>
 80051cc:	0800a03c 	.word	0x0800a03c
 80051d0:	0800a03c 	.word	0x0800a03c
 80051d4:	0800a03c 	.word	0x0800a03c
 80051d8:	0800a040 	.word	0x0800a040

080051dc <memset>:
 80051dc:	4402      	add	r2, r0
 80051de:	4603      	mov	r3, r0
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d100      	bne.n	80051e6 <memset+0xa>
 80051e4:	4770      	bx	lr
 80051e6:	f803 1b01 	strb.w	r1, [r3], #1
 80051ea:	e7f9      	b.n	80051e0 <memset+0x4>

080051ec <__cvt>:
 80051ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051f0:	ec55 4b10 	vmov	r4, r5, d0
 80051f4:	2d00      	cmp	r5, #0
 80051f6:	460e      	mov	r6, r1
 80051f8:	4619      	mov	r1, r3
 80051fa:	462b      	mov	r3, r5
 80051fc:	bfbb      	ittet	lt
 80051fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005202:	461d      	movlt	r5, r3
 8005204:	2300      	movge	r3, #0
 8005206:	232d      	movlt	r3, #45	; 0x2d
 8005208:	700b      	strb	r3, [r1, #0]
 800520a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800520c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005210:	4691      	mov	r9, r2
 8005212:	f023 0820 	bic.w	r8, r3, #32
 8005216:	bfbc      	itt	lt
 8005218:	4622      	movlt	r2, r4
 800521a:	4614      	movlt	r4, r2
 800521c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005220:	d005      	beq.n	800522e <__cvt+0x42>
 8005222:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005226:	d100      	bne.n	800522a <__cvt+0x3e>
 8005228:	3601      	adds	r6, #1
 800522a:	2102      	movs	r1, #2
 800522c:	e000      	b.n	8005230 <__cvt+0x44>
 800522e:	2103      	movs	r1, #3
 8005230:	ab03      	add	r3, sp, #12
 8005232:	9301      	str	r3, [sp, #4]
 8005234:	ab02      	add	r3, sp, #8
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	ec45 4b10 	vmov	d0, r4, r5
 800523c:	4653      	mov	r3, sl
 800523e:	4632      	mov	r2, r6
 8005240:	f001 fdae 	bl	8006da0 <_dtoa_r>
 8005244:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005248:	4607      	mov	r7, r0
 800524a:	d102      	bne.n	8005252 <__cvt+0x66>
 800524c:	f019 0f01 	tst.w	r9, #1
 8005250:	d022      	beq.n	8005298 <__cvt+0xac>
 8005252:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005256:	eb07 0906 	add.w	r9, r7, r6
 800525a:	d110      	bne.n	800527e <__cvt+0x92>
 800525c:	783b      	ldrb	r3, [r7, #0]
 800525e:	2b30      	cmp	r3, #48	; 0x30
 8005260:	d10a      	bne.n	8005278 <__cvt+0x8c>
 8005262:	2200      	movs	r2, #0
 8005264:	2300      	movs	r3, #0
 8005266:	4620      	mov	r0, r4
 8005268:	4629      	mov	r1, r5
 800526a:	f7fb fc35 	bl	8000ad8 <__aeabi_dcmpeq>
 800526e:	b918      	cbnz	r0, 8005278 <__cvt+0x8c>
 8005270:	f1c6 0601 	rsb	r6, r6, #1
 8005274:	f8ca 6000 	str.w	r6, [sl]
 8005278:	f8da 3000 	ldr.w	r3, [sl]
 800527c:	4499      	add	r9, r3
 800527e:	2200      	movs	r2, #0
 8005280:	2300      	movs	r3, #0
 8005282:	4620      	mov	r0, r4
 8005284:	4629      	mov	r1, r5
 8005286:	f7fb fc27 	bl	8000ad8 <__aeabi_dcmpeq>
 800528a:	b108      	cbz	r0, 8005290 <__cvt+0xa4>
 800528c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005290:	2230      	movs	r2, #48	; 0x30
 8005292:	9b03      	ldr	r3, [sp, #12]
 8005294:	454b      	cmp	r3, r9
 8005296:	d307      	bcc.n	80052a8 <__cvt+0xbc>
 8005298:	9b03      	ldr	r3, [sp, #12]
 800529a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800529c:	1bdb      	subs	r3, r3, r7
 800529e:	4638      	mov	r0, r7
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	b004      	add	sp, #16
 80052a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a8:	1c59      	adds	r1, r3, #1
 80052aa:	9103      	str	r1, [sp, #12]
 80052ac:	701a      	strb	r2, [r3, #0]
 80052ae:	e7f0      	b.n	8005292 <__cvt+0xa6>

080052b0 <__exponent>:
 80052b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b2:	4603      	mov	r3, r0
 80052b4:	2900      	cmp	r1, #0
 80052b6:	bfb8      	it	lt
 80052b8:	4249      	neglt	r1, r1
 80052ba:	f803 2b02 	strb.w	r2, [r3], #2
 80052be:	bfb4      	ite	lt
 80052c0:	222d      	movlt	r2, #45	; 0x2d
 80052c2:	222b      	movge	r2, #43	; 0x2b
 80052c4:	2909      	cmp	r1, #9
 80052c6:	7042      	strb	r2, [r0, #1]
 80052c8:	dd2a      	ble.n	8005320 <__exponent+0x70>
 80052ca:	f10d 0407 	add.w	r4, sp, #7
 80052ce:	46a4      	mov	ip, r4
 80052d0:	270a      	movs	r7, #10
 80052d2:	46a6      	mov	lr, r4
 80052d4:	460a      	mov	r2, r1
 80052d6:	fb91 f6f7 	sdiv	r6, r1, r7
 80052da:	fb07 1516 	mls	r5, r7, r6, r1
 80052de:	3530      	adds	r5, #48	; 0x30
 80052e0:	2a63      	cmp	r2, #99	; 0x63
 80052e2:	f104 34ff 	add.w	r4, r4, #4294967295
 80052e6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052ea:	4631      	mov	r1, r6
 80052ec:	dcf1      	bgt.n	80052d2 <__exponent+0x22>
 80052ee:	3130      	adds	r1, #48	; 0x30
 80052f0:	f1ae 0502 	sub.w	r5, lr, #2
 80052f4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052f8:	1c44      	adds	r4, r0, #1
 80052fa:	4629      	mov	r1, r5
 80052fc:	4561      	cmp	r1, ip
 80052fe:	d30a      	bcc.n	8005316 <__exponent+0x66>
 8005300:	f10d 0209 	add.w	r2, sp, #9
 8005304:	eba2 020e 	sub.w	r2, r2, lr
 8005308:	4565      	cmp	r5, ip
 800530a:	bf88      	it	hi
 800530c:	2200      	movhi	r2, #0
 800530e:	4413      	add	r3, r2
 8005310:	1a18      	subs	r0, r3, r0
 8005312:	b003      	add	sp, #12
 8005314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005316:	f811 2b01 	ldrb.w	r2, [r1], #1
 800531a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800531e:	e7ed      	b.n	80052fc <__exponent+0x4c>
 8005320:	2330      	movs	r3, #48	; 0x30
 8005322:	3130      	adds	r1, #48	; 0x30
 8005324:	7083      	strb	r3, [r0, #2]
 8005326:	70c1      	strb	r1, [r0, #3]
 8005328:	1d03      	adds	r3, r0, #4
 800532a:	e7f1      	b.n	8005310 <__exponent+0x60>

0800532c <_printf_float>:
 800532c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005330:	ed2d 8b02 	vpush	{d8}
 8005334:	b08d      	sub	sp, #52	; 0x34
 8005336:	460c      	mov	r4, r1
 8005338:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800533c:	4616      	mov	r6, r2
 800533e:	461f      	mov	r7, r3
 8005340:	4605      	mov	r5, r0
 8005342:	f002 fe8b 	bl	800805c <_localeconv_r>
 8005346:	f8d0 a000 	ldr.w	sl, [r0]
 800534a:	4650      	mov	r0, sl
 800534c:	f7fa ff48 	bl	80001e0 <strlen>
 8005350:	2300      	movs	r3, #0
 8005352:	930a      	str	r3, [sp, #40]	; 0x28
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	f8d8 3000 	ldr.w	r3, [r8]
 800535c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005360:	3307      	adds	r3, #7
 8005362:	f023 0307 	bic.w	r3, r3, #7
 8005366:	f103 0208 	add.w	r2, r3, #8
 800536a:	f8c8 2000 	str.w	r2, [r8]
 800536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005372:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005376:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800537a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800537e:	9307      	str	r3, [sp, #28]
 8005380:	f8cd 8018 	str.w	r8, [sp, #24]
 8005384:	ee08 0a10 	vmov	s16, r0
 8005388:	4b9f      	ldr	r3, [pc, #636]	; (8005608 <_printf_float+0x2dc>)
 800538a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800538e:	f04f 32ff 	mov.w	r2, #4294967295
 8005392:	f7fb fbd3 	bl	8000b3c <__aeabi_dcmpun>
 8005396:	bb88      	cbnz	r0, 80053fc <_printf_float+0xd0>
 8005398:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800539c:	4b9a      	ldr	r3, [pc, #616]	; (8005608 <_printf_float+0x2dc>)
 800539e:	f04f 32ff 	mov.w	r2, #4294967295
 80053a2:	f7fb fbad 	bl	8000b00 <__aeabi_dcmple>
 80053a6:	bb48      	cbnz	r0, 80053fc <_printf_float+0xd0>
 80053a8:	2200      	movs	r2, #0
 80053aa:	2300      	movs	r3, #0
 80053ac:	4640      	mov	r0, r8
 80053ae:	4649      	mov	r1, r9
 80053b0:	f7fb fb9c 	bl	8000aec <__aeabi_dcmplt>
 80053b4:	b110      	cbz	r0, 80053bc <_printf_float+0x90>
 80053b6:	232d      	movs	r3, #45	; 0x2d
 80053b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053bc:	4b93      	ldr	r3, [pc, #588]	; (800560c <_printf_float+0x2e0>)
 80053be:	4894      	ldr	r0, [pc, #592]	; (8005610 <_printf_float+0x2e4>)
 80053c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80053c4:	bf94      	ite	ls
 80053c6:	4698      	movls	r8, r3
 80053c8:	4680      	movhi	r8, r0
 80053ca:	2303      	movs	r3, #3
 80053cc:	6123      	str	r3, [r4, #16]
 80053ce:	9b05      	ldr	r3, [sp, #20]
 80053d0:	f023 0204 	bic.w	r2, r3, #4
 80053d4:	6022      	str	r2, [r4, #0]
 80053d6:	f04f 0900 	mov.w	r9, #0
 80053da:	9700      	str	r7, [sp, #0]
 80053dc:	4633      	mov	r3, r6
 80053de:	aa0b      	add	r2, sp, #44	; 0x2c
 80053e0:	4621      	mov	r1, r4
 80053e2:	4628      	mov	r0, r5
 80053e4:	f000 f9d8 	bl	8005798 <_printf_common>
 80053e8:	3001      	adds	r0, #1
 80053ea:	f040 8090 	bne.w	800550e <_printf_float+0x1e2>
 80053ee:	f04f 30ff 	mov.w	r0, #4294967295
 80053f2:	b00d      	add	sp, #52	; 0x34
 80053f4:	ecbd 8b02 	vpop	{d8}
 80053f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053fc:	4642      	mov	r2, r8
 80053fe:	464b      	mov	r3, r9
 8005400:	4640      	mov	r0, r8
 8005402:	4649      	mov	r1, r9
 8005404:	f7fb fb9a 	bl	8000b3c <__aeabi_dcmpun>
 8005408:	b140      	cbz	r0, 800541c <_printf_float+0xf0>
 800540a:	464b      	mov	r3, r9
 800540c:	2b00      	cmp	r3, #0
 800540e:	bfbc      	itt	lt
 8005410:	232d      	movlt	r3, #45	; 0x2d
 8005412:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005416:	487f      	ldr	r0, [pc, #508]	; (8005614 <_printf_float+0x2e8>)
 8005418:	4b7f      	ldr	r3, [pc, #508]	; (8005618 <_printf_float+0x2ec>)
 800541a:	e7d1      	b.n	80053c0 <_printf_float+0x94>
 800541c:	6863      	ldr	r3, [r4, #4]
 800541e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005422:	9206      	str	r2, [sp, #24]
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	d13f      	bne.n	80054a8 <_printf_float+0x17c>
 8005428:	2306      	movs	r3, #6
 800542a:	6063      	str	r3, [r4, #4]
 800542c:	9b05      	ldr	r3, [sp, #20]
 800542e:	6861      	ldr	r1, [r4, #4]
 8005430:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005434:	2300      	movs	r3, #0
 8005436:	9303      	str	r3, [sp, #12]
 8005438:	ab0a      	add	r3, sp, #40	; 0x28
 800543a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800543e:	ab09      	add	r3, sp, #36	; 0x24
 8005440:	ec49 8b10 	vmov	d0, r8, r9
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	6022      	str	r2, [r4, #0]
 8005448:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800544c:	4628      	mov	r0, r5
 800544e:	f7ff fecd 	bl	80051ec <__cvt>
 8005452:	9b06      	ldr	r3, [sp, #24]
 8005454:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005456:	2b47      	cmp	r3, #71	; 0x47
 8005458:	4680      	mov	r8, r0
 800545a:	d108      	bne.n	800546e <_printf_float+0x142>
 800545c:	1cc8      	adds	r0, r1, #3
 800545e:	db02      	blt.n	8005466 <_printf_float+0x13a>
 8005460:	6863      	ldr	r3, [r4, #4]
 8005462:	4299      	cmp	r1, r3
 8005464:	dd41      	ble.n	80054ea <_printf_float+0x1be>
 8005466:	f1ab 0b02 	sub.w	fp, fp, #2
 800546a:	fa5f fb8b 	uxtb.w	fp, fp
 800546e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005472:	d820      	bhi.n	80054b6 <_printf_float+0x18a>
 8005474:	3901      	subs	r1, #1
 8005476:	465a      	mov	r2, fp
 8005478:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800547c:	9109      	str	r1, [sp, #36]	; 0x24
 800547e:	f7ff ff17 	bl	80052b0 <__exponent>
 8005482:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005484:	1813      	adds	r3, r2, r0
 8005486:	2a01      	cmp	r2, #1
 8005488:	4681      	mov	r9, r0
 800548a:	6123      	str	r3, [r4, #16]
 800548c:	dc02      	bgt.n	8005494 <_printf_float+0x168>
 800548e:	6822      	ldr	r2, [r4, #0]
 8005490:	07d2      	lsls	r2, r2, #31
 8005492:	d501      	bpl.n	8005498 <_printf_float+0x16c>
 8005494:	3301      	adds	r3, #1
 8005496:	6123      	str	r3, [r4, #16]
 8005498:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800549c:	2b00      	cmp	r3, #0
 800549e:	d09c      	beq.n	80053da <_printf_float+0xae>
 80054a0:	232d      	movs	r3, #45	; 0x2d
 80054a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a6:	e798      	b.n	80053da <_printf_float+0xae>
 80054a8:	9a06      	ldr	r2, [sp, #24]
 80054aa:	2a47      	cmp	r2, #71	; 0x47
 80054ac:	d1be      	bne.n	800542c <_printf_float+0x100>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1bc      	bne.n	800542c <_printf_float+0x100>
 80054b2:	2301      	movs	r3, #1
 80054b4:	e7b9      	b.n	800542a <_printf_float+0xfe>
 80054b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80054ba:	d118      	bne.n	80054ee <_printf_float+0x1c2>
 80054bc:	2900      	cmp	r1, #0
 80054be:	6863      	ldr	r3, [r4, #4]
 80054c0:	dd0b      	ble.n	80054da <_printf_float+0x1ae>
 80054c2:	6121      	str	r1, [r4, #16]
 80054c4:	b913      	cbnz	r3, 80054cc <_printf_float+0x1a0>
 80054c6:	6822      	ldr	r2, [r4, #0]
 80054c8:	07d0      	lsls	r0, r2, #31
 80054ca:	d502      	bpl.n	80054d2 <_printf_float+0x1a6>
 80054cc:	3301      	adds	r3, #1
 80054ce:	440b      	add	r3, r1
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80054d4:	f04f 0900 	mov.w	r9, #0
 80054d8:	e7de      	b.n	8005498 <_printf_float+0x16c>
 80054da:	b913      	cbnz	r3, 80054e2 <_printf_float+0x1b6>
 80054dc:	6822      	ldr	r2, [r4, #0]
 80054de:	07d2      	lsls	r2, r2, #31
 80054e0:	d501      	bpl.n	80054e6 <_printf_float+0x1ba>
 80054e2:	3302      	adds	r3, #2
 80054e4:	e7f4      	b.n	80054d0 <_printf_float+0x1a4>
 80054e6:	2301      	movs	r3, #1
 80054e8:	e7f2      	b.n	80054d0 <_printf_float+0x1a4>
 80054ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f0:	4299      	cmp	r1, r3
 80054f2:	db05      	blt.n	8005500 <_printf_float+0x1d4>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	6121      	str	r1, [r4, #16]
 80054f8:	07d8      	lsls	r0, r3, #31
 80054fa:	d5ea      	bpl.n	80054d2 <_printf_float+0x1a6>
 80054fc:	1c4b      	adds	r3, r1, #1
 80054fe:	e7e7      	b.n	80054d0 <_printf_float+0x1a4>
 8005500:	2900      	cmp	r1, #0
 8005502:	bfd4      	ite	le
 8005504:	f1c1 0202 	rsble	r2, r1, #2
 8005508:	2201      	movgt	r2, #1
 800550a:	4413      	add	r3, r2
 800550c:	e7e0      	b.n	80054d0 <_printf_float+0x1a4>
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	055a      	lsls	r2, r3, #21
 8005512:	d407      	bmi.n	8005524 <_printf_float+0x1f8>
 8005514:	6923      	ldr	r3, [r4, #16]
 8005516:	4642      	mov	r2, r8
 8005518:	4631      	mov	r1, r6
 800551a:	4628      	mov	r0, r5
 800551c:	47b8      	blx	r7
 800551e:	3001      	adds	r0, #1
 8005520:	d12c      	bne.n	800557c <_printf_float+0x250>
 8005522:	e764      	b.n	80053ee <_printf_float+0xc2>
 8005524:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005528:	f240 80e0 	bls.w	80056ec <_printf_float+0x3c0>
 800552c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005530:	2200      	movs	r2, #0
 8005532:	2300      	movs	r3, #0
 8005534:	f7fb fad0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005538:	2800      	cmp	r0, #0
 800553a:	d034      	beq.n	80055a6 <_printf_float+0x27a>
 800553c:	4a37      	ldr	r2, [pc, #220]	; (800561c <_printf_float+0x2f0>)
 800553e:	2301      	movs	r3, #1
 8005540:	4631      	mov	r1, r6
 8005542:	4628      	mov	r0, r5
 8005544:	47b8      	blx	r7
 8005546:	3001      	adds	r0, #1
 8005548:	f43f af51 	beq.w	80053ee <_printf_float+0xc2>
 800554c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005550:	429a      	cmp	r2, r3
 8005552:	db02      	blt.n	800555a <_printf_float+0x22e>
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	07d8      	lsls	r0, r3, #31
 8005558:	d510      	bpl.n	800557c <_printf_float+0x250>
 800555a:	ee18 3a10 	vmov	r3, s16
 800555e:	4652      	mov	r2, sl
 8005560:	4631      	mov	r1, r6
 8005562:	4628      	mov	r0, r5
 8005564:	47b8      	blx	r7
 8005566:	3001      	adds	r0, #1
 8005568:	f43f af41 	beq.w	80053ee <_printf_float+0xc2>
 800556c:	f04f 0800 	mov.w	r8, #0
 8005570:	f104 091a 	add.w	r9, r4, #26
 8005574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005576:	3b01      	subs	r3, #1
 8005578:	4543      	cmp	r3, r8
 800557a:	dc09      	bgt.n	8005590 <_printf_float+0x264>
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	079b      	lsls	r3, r3, #30
 8005580:	f100 8105 	bmi.w	800578e <_printf_float+0x462>
 8005584:	68e0      	ldr	r0, [r4, #12]
 8005586:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005588:	4298      	cmp	r0, r3
 800558a:	bfb8      	it	lt
 800558c:	4618      	movlt	r0, r3
 800558e:	e730      	b.n	80053f2 <_printf_float+0xc6>
 8005590:	2301      	movs	r3, #1
 8005592:	464a      	mov	r2, r9
 8005594:	4631      	mov	r1, r6
 8005596:	4628      	mov	r0, r5
 8005598:	47b8      	blx	r7
 800559a:	3001      	adds	r0, #1
 800559c:	f43f af27 	beq.w	80053ee <_printf_float+0xc2>
 80055a0:	f108 0801 	add.w	r8, r8, #1
 80055a4:	e7e6      	b.n	8005574 <_printf_float+0x248>
 80055a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	dc39      	bgt.n	8005620 <_printf_float+0x2f4>
 80055ac:	4a1b      	ldr	r2, [pc, #108]	; (800561c <_printf_float+0x2f0>)
 80055ae:	2301      	movs	r3, #1
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	f43f af19 	beq.w	80053ee <_printf_float+0xc2>
 80055bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055c0:	4313      	orrs	r3, r2
 80055c2:	d102      	bne.n	80055ca <_printf_float+0x29e>
 80055c4:	6823      	ldr	r3, [r4, #0]
 80055c6:	07d9      	lsls	r1, r3, #31
 80055c8:	d5d8      	bpl.n	800557c <_printf_float+0x250>
 80055ca:	ee18 3a10 	vmov	r3, s16
 80055ce:	4652      	mov	r2, sl
 80055d0:	4631      	mov	r1, r6
 80055d2:	4628      	mov	r0, r5
 80055d4:	47b8      	blx	r7
 80055d6:	3001      	adds	r0, #1
 80055d8:	f43f af09 	beq.w	80053ee <_printf_float+0xc2>
 80055dc:	f04f 0900 	mov.w	r9, #0
 80055e0:	f104 0a1a 	add.w	sl, r4, #26
 80055e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055e6:	425b      	negs	r3, r3
 80055e8:	454b      	cmp	r3, r9
 80055ea:	dc01      	bgt.n	80055f0 <_printf_float+0x2c4>
 80055ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055ee:	e792      	b.n	8005516 <_printf_float+0x1ea>
 80055f0:	2301      	movs	r3, #1
 80055f2:	4652      	mov	r2, sl
 80055f4:	4631      	mov	r1, r6
 80055f6:	4628      	mov	r0, r5
 80055f8:	47b8      	blx	r7
 80055fa:	3001      	adds	r0, #1
 80055fc:	f43f aef7 	beq.w	80053ee <_printf_float+0xc2>
 8005600:	f109 0901 	add.w	r9, r9, #1
 8005604:	e7ee      	b.n	80055e4 <_printf_float+0x2b8>
 8005606:	bf00      	nop
 8005608:	7fefffff 	.word	0x7fefffff
 800560c:	08009b90 	.word	0x08009b90
 8005610:	08009b94 	.word	0x08009b94
 8005614:	08009b9c 	.word	0x08009b9c
 8005618:	08009b98 	.word	0x08009b98
 800561c:	08009ba0 	.word	0x08009ba0
 8005620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005622:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005624:	429a      	cmp	r2, r3
 8005626:	bfa8      	it	ge
 8005628:	461a      	movge	r2, r3
 800562a:	2a00      	cmp	r2, #0
 800562c:	4691      	mov	r9, r2
 800562e:	dc37      	bgt.n	80056a0 <_printf_float+0x374>
 8005630:	f04f 0b00 	mov.w	fp, #0
 8005634:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005638:	f104 021a 	add.w	r2, r4, #26
 800563c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800563e:	9305      	str	r3, [sp, #20]
 8005640:	eba3 0309 	sub.w	r3, r3, r9
 8005644:	455b      	cmp	r3, fp
 8005646:	dc33      	bgt.n	80056b0 <_printf_float+0x384>
 8005648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800564c:	429a      	cmp	r2, r3
 800564e:	db3b      	blt.n	80056c8 <_printf_float+0x39c>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	07da      	lsls	r2, r3, #31
 8005654:	d438      	bmi.n	80056c8 <_printf_float+0x39c>
 8005656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005658:	9a05      	ldr	r2, [sp, #20]
 800565a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800565c:	1a9a      	subs	r2, r3, r2
 800565e:	eba3 0901 	sub.w	r9, r3, r1
 8005662:	4591      	cmp	r9, r2
 8005664:	bfa8      	it	ge
 8005666:	4691      	movge	r9, r2
 8005668:	f1b9 0f00 	cmp.w	r9, #0
 800566c:	dc35      	bgt.n	80056da <_printf_float+0x3ae>
 800566e:	f04f 0800 	mov.w	r8, #0
 8005672:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005676:	f104 0a1a 	add.w	sl, r4, #26
 800567a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800567e:	1a9b      	subs	r3, r3, r2
 8005680:	eba3 0309 	sub.w	r3, r3, r9
 8005684:	4543      	cmp	r3, r8
 8005686:	f77f af79 	ble.w	800557c <_printf_float+0x250>
 800568a:	2301      	movs	r3, #1
 800568c:	4652      	mov	r2, sl
 800568e:	4631      	mov	r1, r6
 8005690:	4628      	mov	r0, r5
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	f43f aeaa 	beq.w	80053ee <_printf_float+0xc2>
 800569a:	f108 0801 	add.w	r8, r8, #1
 800569e:	e7ec      	b.n	800567a <_printf_float+0x34e>
 80056a0:	4613      	mov	r3, r2
 80056a2:	4631      	mov	r1, r6
 80056a4:	4642      	mov	r2, r8
 80056a6:	4628      	mov	r0, r5
 80056a8:	47b8      	blx	r7
 80056aa:	3001      	adds	r0, #1
 80056ac:	d1c0      	bne.n	8005630 <_printf_float+0x304>
 80056ae:	e69e      	b.n	80053ee <_printf_float+0xc2>
 80056b0:	2301      	movs	r3, #1
 80056b2:	4631      	mov	r1, r6
 80056b4:	4628      	mov	r0, r5
 80056b6:	9205      	str	r2, [sp, #20]
 80056b8:	47b8      	blx	r7
 80056ba:	3001      	adds	r0, #1
 80056bc:	f43f ae97 	beq.w	80053ee <_printf_float+0xc2>
 80056c0:	9a05      	ldr	r2, [sp, #20]
 80056c2:	f10b 0b01 	add.w	fp, fp, #1
 80056c6:	e7b9      	b.n	800563c <_printf_float+0x310>
 80056c8:	ee18 3a10 	vmov	r3, s16
 80056cc:	4652      	mov	r2, sl
 80056ce:	4631      	mov	r1, r6
 80056d0:	4628      	mov	r0, r5
 80056d2:	47b8      	blx	r7
 80056d4:	3001      	adds	r0, #1
 80056d6:	d1be      	bne.n	8005656 <_printf_float+0x32a>
 80056d8:	e689      	b.n	80053ee <_printf_float+0xc2>
 80056da:	9a05      	ldr	r2, [sp, #20]
 80056dc:	464b      	mov	r3, r9
 80056de:	4442      	add	r2, r8
 80056e0:	4631      	mov	r1, r6
 80056e2:	4628      	mov	r0, r5
 80056e4:	47b8      	blx	r7
 80056e6:	3001      	adds	r0, #1
 80056e8:	d1c1      	bne.n	800566e <_printf_float+0x342>
 80056ea:	e680      	b.n	80053ee <_printf_float+0xc2>
 80056ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056ee:	2a01      	cmp	r2, #1
 80056f0:	dc01      	bgt.n	80056f6 <_printf_float+0x3ca>
 80056f2:	07db      	lsls	r3, r3, #31
 80056f4:	d538      	bpl.n	8005768 <_printf_float+0x43c>
 80056f6:	2301      	movs	r3, #1
 80056f8:	4642      	mov	r2, r8
 80056fa:	4631      	mov	r1, r6
 80056fc:	4628      	mov	r0, r5
 80056fe:	47b8      	blx	r7
 8005700:	3001      	adds	r0, #1
 8005702:	f43f ae74 	beq.w	80053ee <_printf_float+0xc2>
 8005706:	ee18 3a10 	vmov	r3, s16
 800570a:	4652      	mov	r2, sl
 800570c:	4631      	mov	r1, r6
 800570e:	4628      	mov	r0, r5
 8005710:	47b8      	blx	r7
 8005712:	3001      	adds	r0, #1
 8005714:	f43f ae6b 	beq.w	80053ee <_printf_float+0xc2>
 8005718:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800571c:	2200      	movs	r2, #0
 800571e:	2300      	movs	r3, #0
 8005720:	f7fb f9da 	bl	8000ad8 <__aeabi_dcmpeq>
 8005724:	b9d8      	cbnz	r0, 800575e <_printf_float+0x432>
 8005726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005728:	f108 0201 	add.w	r2, r8, #1
 800572c:	3b01      	subs	r3, #1
 800572e:	4631      	mov	r1, r6
 8005730:	4628      	mov	r0, r5
 8005732:	47b8      	blx	r7
 8005734:	3001      	adds	r0, #1
 8005736:	d10e      	bne.n	8005756 <_printf_float+0x42a>
 8005738:	e659      	b.n	80053ee <_printf_float+0xc2>
 800573a:	2301      	movs	r3, #1
 800573c:	4652      	mov	r2, sl
 800573e:	4631      	mov	r1, r6
 8005740:	4628      	mov	r0, r5
 8005742:	47b8      	blx	r7
 8005744:	3001      	adds	r0, #1
 8005746:	f43f ae52 	beq.w	80053ee <_printf_float+0xc2>
 800574a:	f108 0801 	add.w	r8, r8, #1
 800574e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005750:	3b01      	subs	r3, #1
 8005752:	4543      	cmp	r3, r8
 8005754:	dcf1      	bgt.n	800573a <_printf_float+0x40e>
 8005756:	464b      	mov	r3, r9
 8005758:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800575c:	e6dc      	b.n	8005518 <_printf_float+0x1ec>
 800575e:	f04f 0800 	mov.w	r8, #0
 8005762:	f104 0a1a 	add.w	sl, r4, #26
 8005766:	e7f2      	b.n	800574e <_printf_float+0x422>
 8005768:	2301      	movs	r3, #1
 800576a:	4642      	mov	r2, r8
 800576c:	e7df      	b.n	800572e <_printf_float+0x402>
 800576e:	2301      	movs	r3, #1
 8005770:	464a      	mov	r2, r9
 8005772:	4631      	mov	r1, r6
 8005774:	4628      	mov	r0, r5
 8005776:	47b8      	blx	r7
 8005778:	3001      	adds	r0, #1
 800577a:	f43f ae38 	beq.w	80053ee <_printf_float+0xc2>
 800577e:	f108 0801 	add.w	r8, r8, #1
 8005782:	68e3      	ldr	r3, [r4, #12]
 8005784:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005786:	1a5b      	subs	r3, r3, r1
 8005788:	4543      	cmp	r3, r8
 800578a:	dcf0      	bgt.n	800576e <_printf_float+0x442>
 800578c:	e6fa      	b.n	8005584 <_printf_float+0x258>
 800578e:	f04f 0800 	mov.w	r8, #0
 8005792:	f104 0919 	add.w	r9, r4, #25
 8005796:	e7f4      	b.n	8005782 <_printf_float+0x456>

08005798 <_printf_common>:
 8005798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	4616      	mov	r6, r2
 800579e:	4699      	mov	r9, r3
 80057a0:	688a      	ldr	r2, [r1, #8]
 80057a2:	690b      	ldr	r3, [r1, #16]
 80057a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057a8:	4293      	cmp	r3, r2
 80057aa:	bfb8      	it	lt
 80057ac:	4613      	movlt	r3, r2
 80057ae:	6033      	str	r3, [r6, #0]
 80057b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057b4:	4607      	mov	r7, r0
 80057b6:	460c      	mov	r4, r1
 80057b8:	b10a      	cbz	r2, 80057be <_printf_common+0x26>
 80057ba:	3301      	adds	r3, #1
 80057bc:	6033      	str	r3, [r6, #0]
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	0699      	lsls	r1, r3, #26
 80057c2:	bf42      	ittt	mi
 80057c4:	6833      	ldrmi	r3, [r6, #0]
 80057c6:	3302      	addmi	r3, #2
 80057c8:	6033      	strmi	r3, [r6, #0]
 80057ca:	6825      	ldr	r5, [r4, #0]
 80057cc:	f015 0506 	ands.w	r5, r5, #6
 80057d0:	d106      	bne.n	80057e0 <_printf_common+0x48>
 80057d2:	f104 0a19 	add.w	sl, r4, #25
 80057d6:	68e3      	ldr	r3, [r4, #12]
 80057d8:	6832      	ldr	r2, [r6, #0]
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	42ab      	cmp	r3, r5
 80057de:	dc26      	bgt.n	800582e <_printf_common+0x96>
 80057e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057e4:	1e13      	subs	r3, r2, #0
 80057e6:	6822      	ldr	r2, [r4, #0]
 80057e8:	bf18      	it	ne
 80057ea:	2301      	movne	r3, #1
 80057ec:	0692      	lsls	r2, r2, #26
 80057ee:	d42b      	bmi.n	8005848 <_printf_common+0xb0>
 80057f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057f4:	4649      	mov	r1, r9
 80057f6:	4638      	mov	r0, r7
 80057f8:	47c0      	blx	r8
 80057fa:	3001      	adds	r0, #1
 80057fc:	d01e      	beq.n	800583c <_printf_common+0xa4>
 80057fe:	6823      	ldr	r3, [r4, #0]
 8005800:	68e5      	ldr	r5, [r4, #12]
 8005802:	6832      	ldr	r2, [r6, #0]
 8005804:	f003 0306 	and.w	r3, r3, #6
 8005808:	2b04      	cmp	r3, #4
 800580a:	bf08      	it	eq
 800580c:	1aad      	subeq	r5, r5, r2
 800580e:	68a3      	ldr	r3, [r4, #8]
 8005810:	6922      	ldr	r2, [r4, #16]
 8005812:	bf0c      	ite	eq
 8005814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005818:	2500      	movne	r5, #0
 800581a:	4293      	cmp	r3, r2
 800581c:	bfc4      	itt	gt
 800581e:	1a9b      	subgt	r3, r3, r2
 8005820:	18ed      	addgt	r5, r5, r3
 8005822:	2600      	movs	r6, #0
 8005824:	341a      	adds	r4, #26
 8005826:	42b5      	cmp	r5, r6
 8005828:	d11a      	bne.n	8005860 <_printf_common+0xc8>
 800582a:	2000      	movs	r0, #0
 800582c:	e008      	b.n	8005840 <_printf_common+0xa8>
 800582e:	2301      	movs	r3, #1
 8005830:	4652      	mov	r2, sl
 8005832:	4649      	mov	r1, r9
 8005834:	4638      	mov	r0, r7
 8005836:	47c0      	blx	r8
 8005838:	3001      	adds	r0, #1
 800583a:	d103      	bne.n	8005844 <_printf_common+0xac>
 800583c:	f04f 30ff 	mov.w	r0, #4294967295
 8005840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005844:	3501      	adds	r5, #1
 8005846:	e7c6      	b.n	80057d6 <_printf_common+0x3e>
 8005848:	18e1      	adds	r1, r4, r3
 800584a:	1c5a      	adds	r2, r3, #1
 800584c:	2030      	movs	r0, #48	; 0x30
 800584e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005852:	4422      	add	r2, r4
 8005854:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005858:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800585c:	3302      	adds	r3, #2
 800585e:	e7c7      	b.n	80057f0 <_printf_common+0x58>
 8005860:	2301      	movs	r3, #1
 8005862:	4622      	mov	r2, r4
 8005864:	4649      	mov	r1, r9
 8005866:	4638      	mov	r0, r7
 8005868:	47c0      	blx	r8
 800586a:	3001      	adds	r0, #1
 800586c:	d0e6      	beq.n	800583c <_printf_common+0xa4>
 800586e:	3601      	adds	r6, #1
 8005870:	e7d9      	b.n	8005826 <_printf_common+0x8e>
	...

08005874 <_printf_i>:
 8005874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005878:	7e0f      	ldrb	r7, [r1, #24]
 800587a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800587c:	2f78      	cmp	r7, #120	; 0x78
 800587e:	4691      	mov	r9, r2
 8005880:	4680      	mov	r8, r0
 8005882:	460c      	mov	r4, r1
 8005884:	469a      	mov	sl, r3
 8005886:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800588a:	d807      	bhi.n	800589c <_printf_i+0x28>
 800588c:	2f62      	cmp	r7, #98	; 0x62
 800588e:	d80a      	bhi.n	80058a6 <_printf_i+0x32>
 8005890:	2f00      	cmp	r7, #0
 8005892:	f000 80d8 	beq.w	8005a46 <_printf_i+0x1d2>
 8005896:	2f58      	cmp	r7, #88	; 0x58
 8005898:	f000 80a3 	beq.w	80059e2 <_printf_i+0x16e>
 800589c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058a4:	e03a      	b.n	800591c <_printf_i+0xa8>
 80058a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058aa:	2b15      	cmp	r3, #21
 80058ac:	d8f6      	bhi.n	800589c <_printf_i+0x28>
 80058ae:	a101      	add	r1, pc, #4	; (adr r1, 80058b4 <_printf_i+0x40>)
 80058b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058b4:	0800590d 	.word	0x0800590d
 80058b8:	08005921 	.word	0x08005921
 80058bc:	0800589d 	.word	0x0800589d
 80058c0:	0800589d 	.word	0x0800589d
 80058c4:	0800589d 	.word	0x0800589d
 80058c8:	0800589d 	.word	0x0800589d
 80058cc:	08005921 	.word	0x08005921
 80058d0:	0800589d 	.word	0x0800589d
 80058d4:	0800589d 	.word	0x0800589d
 80058d8:	0800589d 	.word	0x0800589d
 80058dc:	0800589d 	.word	0x0800589d
 80058e0:	08005a2d 	.word	0x08005a2d
 80058e4:	08005951 	.word	0x08005951
 80058e8:	08005a0f 	.word	0x08005a0f
 80058ec:	0800589d 	.word	0x0800589d
 80058f0:	0800589d 	.word	0x0800589d
 80058f4:	08005a4f 	.word	0x08005a4f
 80058f8:	0800589d 	.word	0x0800589d
 80058fc:	08005951 	.word	0x08005951
 8005900:	0800589d 	.word	0x0800589d
 8005904:	0800589d 	.word	0x0800589d
 8005908:	08005a17 	.word	0x08005a17
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	1d1a      	adds	r2, r3, #4
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	602a      	str	r2, [r5, #0]
 8005914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800591c:	2301      	movs	r3, #1
 800591e:	e0a3      	b.n	8005a68 <_printf_i+0x1f4>
 8005920:	6820      	ldr	r0, [r4, #0]
 8005922:	6829      	ldr	r1, [r5, #0]
 8005924:	0606      	lsls	r6, r0, #24
 8005926:	f101 0304 	add.w	r3, r1, #4
 800592a:	d50a      	bpl.n	8005942 <_printf_i+0xce>
 800592c:	680e      	ldr	r6, [r1, #0]
 800592e:	602b      	str	r3, [r5, #0]
 8005930:	2e00      	cmp	r6, #0
 8005932:	da03      	bge.n	800593c <_printf_i+0xc8>
 8005934:	232d      	movs	r3, #45	; 0x2d
 8005936:	4276      	negs	r6, r6
 8005938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800593c:	485e      	ldr	r0, [pc, #376]	; (8005ab8 <_printf_i+0x244>)
 800593e:	230a      	movs	r3, #10
 8005940:	e019      	b.n	8005976 <_printf_i+0x102>
 8005942:	680e      	ldr	r6, [r1, #0]
 8005944:	602b      	str	r3, [r5, #0]
 8005946:	f010 0f40 	tst.w	r0, #64	; 0x40
 800594a:	bf18      	it	ne
 800594c:	b236      	sxthne	r6, r6
 800594e:	e7ef      	b.n	8005930 <_printf_i+0xbc>
 8005950:	682b      	ldr	r3, [r5, #0]
 8005952:	6820      	ldr	r0, [r4, #0]
 8005954:	1d19      	adds	r1, r3, #4
 8005956:	6029      	str	r1, [r5, #0]
 8005958:	0601      	lsls	r1, r0, #24
 800595a:	d501      	bpl.n	8005960 <_printf_i+0xec>
 800595c:	681e      	ldr	r6, [r3, #0]
 800595e:	e002      	b.n	8005966 <_printf_i+0xf2>
 8005960:	0646      	lsls	r6, r0, #25
 8005962:	d5fb      	bpl.n	800595c <_printf_i+0xe8>
 8005964:	881e      	ldrh	r6, [r3, #0]
 8005966:	4854      	ldr	r0, [pc, #336]	; (8005ab8 <_printf_i+0x244>)
 8005968:	2f6f      	cmp	r7, #111	; 0x6f
 800596a:	bf0c      	ite	eq
 800596c:	2308      	moveq	r3, #8
 800596e:	230a      	movne	r3, #10
 8005970:	2100      	movs	r1, #0
 8005972:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005976:	6865      	ldr	r5, [r4, #4]
 8005978:	60a5      	str	r5, [r4, #8]
 800597a:	2d00      	cmp	r5, #0
 800597c:	bfa2      	ittt	ge
 800597e:	6821      	ldrge	r1, [r4, #0]
 8005980:	f021 0104 	bicge.w	r1, r1, #4
 8005984:	6021      	strge	r1, [r4, #0]
 8005986:	b90e      	cbnz	r6, 800598c <_printf_i+0x118>
 8005988:	2d00      	cmp	r5, #0
 800598a:	d04d      	beq.n	8005a28 <_printf_i+0x1b4>
 800598c:	4615      	mov	r5, r2
 800598e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005992:	fb03 6711 	mls	r7, r3, r1, r6
 8005996:	5dc7      	ldrb	r7, [r0, r7]
 8005998:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800599c:	4637      	mov	r7, r6
 800599e:	42bb      	cmp	r3, r7
 80059a0:	460e      	mov	r6, r1
 80059a2:	d9f4      	bls.n	800598e <_printf_i+0x11a>
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d10b      	bne.n	80059c0 <_printf_i+0x14c>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	07de      	lsls	r6, r3, #31
 80059ac:	d508      	bpl.n	80059c0 <_printf_i+0x14c>
 80059ae:	6923      	ldr	r3, [r4, #16]
 80059b0:	6861      	ldr	r1, [r4, #4]
 80059b2:	4299      	cmp	r1, r3
 80059b4:	bfde      	ittt	le
 80059b6:	2330      	movle	r3, #48	; 0x30
 80059b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059c0:	1b52      	subs	r2, r2, r5
 80059c2:	6122      	str	r2, [r4, #16]
 80059c4:	f8cd a000 	str.w	sl, [sp]
 80059c8:	464b      	mov	r3, r9
 80059ca:	aa03      	add	r2, sp, #12
 80059cc:	4621      	mov	r1, r4
 80059ce:	4640      	mov	r0, r8
 80059d0:	f7ff fee2 	bl	8005798 <_printf_common>
 80059d4:	3001      	adds	r0, #1
 80059d6:	d14c      	bne.n	8005a72 <_printf_i+0x1fe>
 80059d8:	f04f 30ff 	mov.w	r0, #4294967295
 80059dc:	b004      	add	sp, #16
 80059de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e2:	4835      	ldr	r0, [pc, #212]	; (8005ab8 <_printf_i+0x244>)
 80059e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059e8:	6829      	ldr	r1, [r5, #0]
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80059f0:	6029      	str	r1, [r5, #0]
 80059f2:	061d      	lsls	r5, r3, #24
 80059f4:	d514      	bpl.n	8005a20 <_printf_i+0x1ac>
 80059f6:	07df      	lsls	r7, r3, #31
 80059f8:	bf44      	itt	mi
 80059fa:	f043 0320 	orrmi.w	r3, r3, #32
 80059fe:	6023      	strmi	r3, [r4, #0]
 8005a00:	b91e      	cbnz	r6, 8005a0a <_printf_i+0x196>
 8005a02:	6823      	ldr	r3, [r4, #0]
 8005a04:	f023 0320 	bic.w	r3, r3, #32
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	2310      	movs	r3, #16
 8005a0c:	e7b0      	b.n	8005970 <_printf_i+0xfc>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	f043 0320 	orr.w	r3, r3, #32
 8005a14:	6023      	str	r3, [r4, #0]
 8005a16:	2378      	movs	r3, #120	; 0x78
 8005a18:	4828      	ldr	r0, [pc, #160]	; (8005abc <_printf_i+0x248>)
 8005a1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a1e:	e7e3      	b.n	80059e8 <_printf_i+0x174>
 8005a20:	0659      	lsls	r1, r3, #25
 8005a22:	bf48      	it	mi
 8005a24:	b2b6      	uxthmi	r6, r6
 8005a26:	e7e6      	b.n	80059f6 <_printf_i+0x182>
 8005a28:	4615      	mov	r5, r2
 8005a2a:	e7bb      	b.n	80059a4 <_printf_i+0x130>
 8005a2c:	682b      	ldr	r3, [r5, #0]
 8005a2e:	6826      	ldr	r6, [r4, #0]
 8005a30:	6961      	ldr	r1, [r4, #20]
 8005a32:	1d18      	adds	r0, r3, #4
 8005a34:	6028      	str	r0, [r5, #0]
 8005a36:	0635      	lsls	r5, r6, #24
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	d501      	bpl.n	8005a40 <_printf_i+0x1cc>
 8005a3c:	6019      	str	r1, [r3, #0]
 8005a3e:	e002      	b.n	8005a46 <_printf_i+0x1d2>
 8005a40:	0670      	lsls	r0, r6, #25
 8005a42:	d5fb      	bpl.n	8005a3c <_printf_i+0x1c8>
 8005a44:	8019      	strh	r1, [r3, #0]
 8005a46:	2300      	movs	r3, #0
 8005a48:	6123      	str	r3, [r4, #16]
 8005a4a:	4615      	mov	r5, r2
 8005a4c:	e7ba      	b.n	80059c4 <_printf_i+0x150>
 8005a4e:	682b      	ldr	r3, [r5, #0]
 8005a50:	1d1a      	adds	r2, r3, #4
 8005a52:	602a      	str	r2, [r5, #0]
 8005a54:	681d      	ldr	r5, [r3, #0]
 8005a56:	6862      	ldr	r2, [r4, #4]
 8005a58:	2100      	movs	r1, #0
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	f7fa fbc8 	bl	80001f0 <memchr>
 8005a60:	b108      	cbz	r0, 8005a66 <_printf_i+0x1f2>
 8005a62:	1b40      	subs	r0, r0, r5
 8005a64:	6060      	str	r0, [r4, #4]
 8005a66:	6863      	ldr	r3, [r4, #4]
 8005a68:	6123      	str	r3, [r4, #16]
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a70:	e7a8      	b.n	80059c4 <_printf_i+0x150>
 8005a72:	6923      	ldr	r3, [r4, #16]
 8005a74:	462a      	mov	r2, r5
 8005a76:	4649      	mov	r1, r9
 8005a78:	4640      	mov	r0, r8
 8005a7a:	47d0      	blx	sl
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	d0ab      	beq.n	80059d8 <_printf_i+0x164>
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	079b      	lsls	r3, r3, #30
 8005a84:	d413      	bmi.n	8005aae <_printf_i+0x23a>
 8005a86:	68e0      	ldr	r0, [r4, #12]
 8005a88:	9b03      	ldr	r3, [sp, #12]
 8005a8a:	4298      	cmp	r0, r3
 8005a8c:	bfb8      	it	lt
 8005a8e:	4618      	movlt	r0, r3
 8005a90:	e7a4      	b.n	80059dc <_printf_i+0x168>
 8005a92:	2301      	movs	r3, #1
 8005a94:	4632      	mov	r2, r6
 8005a96:	4649      	mov	r1, r9
 8005a98:	4640      	mov	r0, r8
 8005a9a:	47d0      	blx	sl
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	d09b      	beq.n	80059d8 <_printf_i+0x164>
 8005aa0:	3501      	adds	r5, #1
 8005aa2:	68e3      	ldr	r3, [r4, #12]
 8005aa4:	9903      	ldr	r1, [sp, #12]
 8005aa6:	1a5b      	subs	r3, r3, r1
 8005aa8:	42ab      	cmp	r3, r5
 8005aaa:	dcf2      	bgt.n	8005a92 <_printf_i+0x21e>
 8005aac:	e7eb      	b.n	8005a86 <_printf_i+0x212>
 8005aae:	2500      	movs	r5, #0
 8005ab0:	f104 0619 	add.w	r6, r4, #25
 8005ab4:	e7f5      	b.n	8005aa2 <_printf_i+0x22e>
 8005ab6:	bf00      	nop
 8005ab8:	08009ba2 	.word	0x08009ba2
 8005abc:	08009bb3 	.word	0x08009bb3

08005ac0 <_scanf_float>:
 8005ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ac4:	b087      	sub	sp, #28
 8005ac6:	4617      	mov	r7, r2
 8005ac8:	9303      	str	r3, [sp, #12]
 8005aca:	688b      	ldr	r3, [r1, #8]
 8005acc:	1e5a      	subs	r2, r3, #1
 8005ace:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005ad2:	bf83      	ittte	hi
 8005ad4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005ad8:	195b      	addhi	r3, r3, r5
 8005ada:	9302      	strhi	r3, [sp, #8]
 8005adc:	2300      	movls	r3, #0
 8005ade:	bf86      	itte	hi
 8005ae0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005ae4:	608b      	strhi	r3, [r1, #8]
 8005ae6:	9302      	strls	r3, [sp, #8]
 8005ae8:	680b      	ldr	r3, [r1, #0]
 8005aea:	468b      	mov	fp, r1
 8005aec:	2500      	movs	r5, #0
 8005aee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005af2:	f84b 3b1c 	str.w	r3, [fp], #28
 8005af6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005afa:	4680      	mov	r8, r0
 8005afc:	460c      	mov	r4, r1
 8005afe:	465e      	mov	r6, fp
 8005b00:	46aa      	mov	sl, r5
 8005b02:	46a9      	mov	r9, r5
 8005b04:	9501      	str	r5, [sp, #4]
 8005b06:	68a2      	ldr	r2, [r4, #8]
 8005b08:	b152      	cbz	r2, 8005b20 <_scanf_float+0x60>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	2b4e      	cmp	r3, #78	; 0x4e
 8005b10:	d864      	bhi.n	8005bdc <_scanf_float+0x11c>
 8005b12:	2b40      	cmp	r3, #64	; 0x40
 8005b14:	d83c      	bhi.n	8005b90 <_scanf_float+0xd0>
 8005b16:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005b1a:	b2c8      	uxtb	r0, r1
 8005b1c:	280e      	cmp	r0, #14
 8005b1e:	d93a      	bls.n	8005b96 <_scanf_float+0xd6>
 8005b20:	f1b9 0f00 	cmp.w	r9, #0
 8005b24:	d003      	beq.n	8005b2e <_scanf_float+0x6e>
 8005b26:	6823      	ldr	r3, [r4, #0]
 8005b28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b32:	f1ba 0f01 	cmp.w	sl, #1
 8005b36:	f200 8113 	bhi.w	8005d60 <_scanf_float+0x2a0>
 8005b3a:	455e      	cmp	r6, fp
 8005b3c:	f200 8105 	bhi.w	8005d4a <_scanf_float+0x28a>
 8005b40:	2501      	movs	r5, #1
 8005b42:	4628      	mov	r0, r5
 8005b44:	b007      	add	sp, #28
 8005b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b4a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005b4e:	2a0d      	cmp	r2, #13
 8005b50:	d8e6      	bhi.n	8005b20 <_scanf_float+0x60>
 8005b52:	a101      	add	r1, pc, #4	; (adr r1, 8005b58 <_scanf_float+0x98>)
 8005b54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005b58:	08005c97 	.word	0x08005c97
 8005b5c:	08005b21 	.word	0x08005b21
 8005b60:	08005b21 	.word	0x08005b21
 8005b64:	08005b21 	.word	0x08005b21
 8005b68:	08005cf7 	.word	0x08005cf7
 8005b6c:	08005ccf 	.word	0x08005ccf
 8005b70:	08005b21 	.word	0x08005b21
 8005b74:	08005b21 	.word	0x08005b21
 8005b78:	08005ca5 	.word	0x08005ca5
 8005b7c:	08005b21 	.word	0x08005b21
 8005b80:	08005b21 	.word	0x08005b21
 8005b84:	08005b21 	.word	0x08005b21
 8005b88:	08005b21 	.word	0x08005b21
 8005b8c:	08005c5d 	.word	0x08005c5d
 8005b90:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005b94:	e7db      	b.n	8005b4e <_scanf_float+0x8e>
 8005b96:	290e      	cmp	r1, #14
 8005b98:	d8c2      	bhi.n	8005b20 <_scanf_float+0x60>
 8005b9a:	a001      	add	r0, pc, #4	; (adr r0, 8005ba0 <_scanf_float+0xe0>)
 8005b9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005ba0:	08005c4f 	.word	0x08005c4f
 8005ba4:	08005b21 	.word	0x08005b21
 8005ba8:	08005c4f 	.word	0x08005c4f
 8005bac:	08005ce3 	.word	0x08005ce3
 8005bb0:	08005b21 	.word	0x08005b21
 8005bb4:	08005bfd 	.word	0x08005bfd
 8005bb8:	08005c39 	.word	0x08005c39
 8005bbc:	08005c39 	.word	0x08005c39
 8005bc0:	08005c39 	.word	0x08005c39
 8005bc4:	08005c39 	.word	0x08005c39
 8005bc8:	08005c39 	.word	0x08005c39
 8005bcc:	08005c39 	.word	0x08005c39
 8005bd0:	08005c39 	.word	0x08005c39
 8005bd4:	08005c39 	.word	0x08005c39
 8005bd8:	08005c39 	.word	0x08005c39
 8005bdc:	2b6e      	cmp	r3, #110	; 0x6e
 8005bde:	d809      	bhi.n	8005bf4 <_scanf_float+0x134>
 8005be0:	2b60      	cmp	r3, #96	; 0x60
 8005be2:	d8b2      	bhi.n	8005b4a <_scanf_float+0x8a>
 8005be4:	2b54      	cmp	r3, #84	; 0x54
 8005be6:	d077      	beq.n	8005cd8 <_scanf_float+0x218>
 8005be8:	2b59      	cmp	r3, #89	; 0x59
 8005bea:	d199      	bne.n	8005b20 <_scanf_float+0x60>
 8005bec:	2d07      	cmp	r5, #7
 8005bee:	d197      	bne.n	8005b20 <_scanf_float+0x60>
 8005bf0:	2508      	movs	r5, #8
 8005bf2:	e029      	b.n	8005c48 <_scanf_float+0x188>
 8005bf4:	2b74      	cmp	r3, #116	; 0x74
 8005bf6:	d06f      	beq.n	8005cd8 <_scanf_float+0x218>
 8005bf8:	2b79      	cmp	r3, #121	; 0x79
 8005bfa:	e7f6      	b.n	8005bea <_scanf_float+0x12a>
 8005bfc:	6821      	ldr	r1, [r4, #0]
 8005bfe:	05c8      	lsls	r0, r1, #23
 8005c00:	d51a      	bpl.n	8005c38 <_scanf_float+0x178>
 8005c02:	9b02      	ldr	r3, [sp, #8]
 8005c04:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005c08:	6021      	str	r1, [r4, #0]
 8005c0a:	f109 0901 	add.w	r9, r9, #1
 8005c0e:	b11b      	cbz	r3, 8005c18 <_scanf_float+0x158>
 8005c10:	3b01      	subs	r3, #1
 8005c12:	3201      	adds	r2, #1
 8005c14:	9302      	str	r3, [sp, #8]
 8005c16:	60a2      	str	r2, [r4, #8]
 8005c18:	68a3      	ldr	r3, [r4, #8]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	60a3      	str	r3, [r4, #8]
 8005c1e:	6923      	ldr	r3, [r4, #16]
 8005c20:	3301      	adds	r3, #1
 8005c22:	6123      	str	r3, [r4, #16]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	607b      	str	r3, [r7, #4]
 8005c2c:	f340 8084 	ble.w	8005d38 <_scanf_float+0x278>
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	3301      	adds	r3, #1
 8005c34:	603b      	str	r3, [r7, #0]
 8005c36:	e766      	b.n	8005b06 <_scanf_float+0x46>
 8005c38:	eb1a 0f05 	cmn.w	sl, r5
 8005c3c:	f47f af70 	bne.w	8005b20 <_scanf_float+0x60>
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005c46:	6022      	str	r2, [r4, #0]
 8005c48:	f806 3b01 	strb.w	r3, [r6], #1
 8005c4c:	e7e4      	b.n	8005c18 <_scanf_float+0x158>
 8005c4e:	6822      	ldr	r2, [r4, #0]
 8005c50:	0610      	lsls	r0, r2, #24
 8005c52:	f57f af65 	bpl.w	8005b20 <_scanf_float+0x60>
 8005c56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c5a:	e7f4      	b.n	8005c46 <_scanf_float+0x186>
 8005c5c:	f1ba 0f00 	cmp.w	sl, #0
 8005c60:	d10e      	bne.n	8005c80 <_scanf_float+0x1c0>
 8005c62:	f1b9 0f00 	cmp.w	r9, #0
 8005c66:	d10e      	bne.n	8005c86 <_scanf_float+0x1c6>
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c6e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c72:	d108      	bne.n	8005c86 <_scanf_float+0x1c6>
 8005c74:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c78:	6022      	str	r2, [r4, #0]
 8005c7a:	f04f 0a01 	mov.w	sl, #1
 8005c7e:	e7e3      	b.n	8005c48 <_scanf_float+0x188>
 8005c80:	f1ba 0f02 	cmp.w	sl, #2
 8005c84:	d055      	beq.n	8005d32 <_scanf_float+0x272>
 8005c86:	2d01      	cmp	r5, #1
 8005c88:	d002      	beq.n	8005c90 <_scanf_float+0x1d0>
 8005c8a:	2d04      	cmp	r5, #4
 8005c8c:	f47f af48 	bne.w	8005b20 <_scanf_float+0x60>
 8005c90:	3501      	adds	r5, #1
 8005c92:	b2ed      	uxtb	r5, r5
 8005c94:	e7d8      	b.n	8005c48 <_scanf_float+0x188>
 8005c96:	f1ba 0f01 	cmp.w	sl, #1
 8005c9a:	f47f af41 	bne.w	8005b20 <_scanf_float+0x60>
 8005c9e:	f04f 0a02 	mov.w	sl, #2
 8005ca2:	e7d1      	b.n	8005c48 <_scanf_float+0x188>
 8005ca4:	b97d      	cbnz	r5, 8005cc6 <_scanf_float+0x206>
 8005ca6:	f1b9 0f00 	cmp.w	r9, #0
 8005caa:	f47f af3c 	bne.w	8005b26 <_scanf_float+0x66>
 8005cae:	6822      	ldr	r2, [r4, #0]
 8005cb0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005cb4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005cb8:	f47f af39 	bne.w	8005b2e <_scanf_float+0x6e>
 8005cbc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005cc0:	6022      	str	r2, [r4, #0]
 8005cc2:	2501      	movs	r5, #1
 8005cc4:	e7c0      	b.n	8005c48 <_scanf_float+0x188>
 8005cc6:	2d03      	cmp	r5, #3
 8005cc8:	d0e2      	beq.n	8005c90 <_scanf_float+0x1d0>
 8005cca:	2d05      	cmp	r5, #5
 8005ccc:	e7de      	b.n	8005c8c <_scanf_float+0x1cc>
 8005cce:	2d02      	cmp	r5, #2
 8005cd0:	f47f af26 	bne.w	8005b20 <_scanf_float+0x60>
 8005cd4:	2503      	movs	r5, #3
 8005cd6:	e7b7      	b.n	8005c48 <_scanf_float+0x188>
 8005cd8:	2d06      	cmp	r5, #6
 8005cda:	f47f af21 	bne.w	8005b20 <_scanf_float+0x60>
 8005cde:	2507      	movs	r5, #7
 8005ce0:	e7b2      	b.n	8005c48 <_scanf_float+0x188>
 8005ce2:	6822      	ldr	r2, [r4, #0]
 8005ce4:	0591      	lsls	r1, r2, #22
 8005ce6:	f57f af1b 	bpl.w	8005b20 <_scanf_float+0x60>
 8005cea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005cee:	6022      	str	r2, [r4, #0]
 8005cf0:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cf4:	e7a8      	b.n	8005c48 <_scanf_float+0x188>
 8005cf6:	6822      	ldr	r2, [r4, #0]
 8005cf8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005cfc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005d00:	d006      	beq.n	8005d10 <_scanf_float+0x250>
 8005d02:	0550      	lsls	r0, r2, #21
 8005d04:	f57f af0c 	bpl.w	8005b20 <_scanf_float+0x60>
 8005d08:	f1b9 0f00 	cmp.w	r9, #0
 8005d0c:	f43f af0f 	beq.w	8005b2e <_scanf_float+0x6e>
 8005d10:	0591      	lsls	r1, r2, #22
 8005d12:	bf58      	it	pl
 8005d14:	9901      	ldrpl	r1, [sp, #4]
 8005d16:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005d1a:	bf58      	it	pl
 8005d1c:	eba9 0101 	subpl.w	r1, r9, r1
 8005d20:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005d24:	bf58      	it	pl
 8005d26:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005d2a:	6022      	str	r2, [r4, #0]
 8005d2c:	f04f 0900 	mov.w	r9, #0
 8005d30:	e78a      	b.n	8005c48 <_scanf_float+0x188>
 8005d32:	f04f 0a03 	mov.w	sl, #3
 8005d36:	e787      	b.n	8005c48 <_scanf_float+0x188>
 8005d38:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005d3c:	4639      	mov	r1, r7
 8005d3e:	4640      	mov	r0, r8
 8005d40:	4798      	blx	r3
 8005d42:	2800      	cmp	r0, #0
 8005d44:	f43f aedf 	beq.w	8005b06 <_scanf_float+0x46>
 8005d48:	e6ea      	b.n	8005b20 <_scanf_float+0x60>
 8005d4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d52:	463a      	mov	r2, r7
 8005d54:	4640      	mov	r0, r8
 8005d56:	4798      	blx	r3
 8005d58:	6923      	ldr	r3, [r4, #16]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	6123      	str	r3, [r4, #16]
 8005d5e:	e6ec      	b.n	8005b3a <_scanf_float+0x7a>
 8005d60:	1e6b      	subs	r3, r5, #1
 8005d62:	2b06      	cmp	r3, #6
 8005d64:	d825      	bhi.n	8005db2 <_scanf_float+0x2f2>
 8005d66:	2d02      	cmp	r5, #2
 8005d68:	d836      	bhi.n	8005dd8 <_scanf_float+0x318>
 8005d6a:	455e      	cmp	r6, fp
 8005d6c:	f67f aee8 	bls.w	8005b40 <_scanf_float+0x80>
 8005d70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d74:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d78:	463a      	mov	r2, r7
 8005d7a:	4640      	mov	r0, r8
 8005d7c:	4798      	blx	r3
 8005d7e:	6923      	ldr	r3, [r4, #16]
 8005d80:	3b01      	subs	r3, #1
 8005d82:	6123      	str	r3, [r4, #16]
 8005d84:	e7f1      	b.n	8005d6a <_scanf_float+0x2aa>
 8005d86:	9802      	ldr	r0, [sp, #8]
 8005d88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d8c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005d90:	9002      	str	r0, [sp, #8]
 8005d92:	463a      	mov	r2, r7
 8005d94:	4640      	mov	r0, r8
 8005d96:	4798      	blx	r3
 8005d98:	6923      	ldr	r3, [r4, #16]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	6123      	str	r3, [r4, #16]
 8005d9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005da2:	fa5f fa8a 	uxtb.w	sl, sl
 8005da6:	f1ba 0f02 	cmp.w	sl, #2
 8005daa:	d1ec      	bne.n	8005d86 <_scanf_float+0x2c6>
 8005dac:	3d03      	subs	r5, #3
 8005dae:	b2ed      	uxtb	r5, r5
 8005db0:	1b76      	subs	r6, r6, r5
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	05da      	lsls	r2, r3, #23
 8005db6:	d52f      	bpl.n	8005e18 <_scanf_float+0x358>
 8005db8:	055b      	lsls	r3, r3, #21
 8005dba:	d510      	bpl.n	8005dde <_scanf_float+0x31e>
 8005dbc:	455e      	cmp	r6, fp
 8005dbe:	f67f aebf 	bls.w	8005b40 <_scanf_float+0x80>
 8005dc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005dca:	463a      	mov	r2, r7
 8005dcc:	4640      	mov	r0, r8
 8005dce:	4798      	blx	r3
 8005dd0:	6923      	ldr	r3, [r4, #16]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	6123      	str	r3, [r4, #16]
 8005dd6:	e7f1      	b.n	8005dbc <_scanf_float+0x2fc>
 8005dd8:	46aa      	mov	sl, r5
 8005dda:	9602      	str	r6, [sp, #8]
 8005ddc:	e7df      	b.n	8005d9e <_scanf_float+0x2de>
 8005dde:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	2965      	cmp	r1, #101	; 0x65
 8005de6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dea:	f106 35ff 	add.w	r5, r6, #4294967295
 8005dee:	6123      	str	r3, [r4, #16]
 8005df0:	d00c      	beq.n	8005e0c <_scanf_float+0x34c>
 8005df2:	2945      	cmp	r1, #69	; 0x45
 8005df4:	d00a      	beq.n	8005e0c <_scanf_float+0x34c>
 8005df6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dfa:	463a      	mov	r2, r7
 8005dfc:	4640      	mov	r0, r8
 8005dfe:	4798      	blx	r3
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	1eb5      	subs	r5, r6, #2
 8005e0a:	6123      	str	r3, [r4, #16]
 8005e0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005e10:	463a      	mov	r2, r7
 8005e12:	4640      	mov	r0, r8
 8005e14:	4798      	blx	r3
 8005e16:	462e      	mov	r6, r5
 8005e18:	6825      	ldr	r5, [r4, #0]
 8005e1a:	f015 0510 	ands.w	r5, r5, #16
 8005e1e:	d159      	bne.n	8005ed4 <_scanf_float+0x414>
 8005e20:	7035      	strb	r5, [r6, #0]
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e2c:	d11b      	bne.n	8005e66 <_scanf_float+0x3a6>
 8005e2e:	9b01      	ldr	r3, [sp, #4]
 8005e30:	454b      	cmp	r3, r9
 8005e32:	eba3 0209 	sub.w	r2, r3, r9
 8005e36:	d123      	bne.n	8005e80 <_scanf_float+0x3c0>
 8005e38:	2200      	movs	r2, #0
 8005e3a:	4659      	mov	r1, fp
 8005e3c:	4640      	mov	r0, r8
 8005e3e:	f000 fe99 	bl	8006b74 <_strtod_r>
 8005e42:	6822      	ldr	r2, [r4, #0]
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	f012 0f02 	tst.w	r2, #2
 8005e4a:	ec57 6b10 	vmov	r6, r7, d0
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	d021      	beq.n	8005e96 <_scanf_float+0x3d6>
 8005e52:	9903      	ldr	r1, [sp, #12]
 8005e54:	1d1a      	adds	r2, r3, #4
 8005e56:	600a      	str	r2, [r1, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	e9c3 6700 	strd	r6, r7, [r3]
 8005e5e:	68e3      	ldr	r3, [r4, #12]
 8005e60:	3301      	adds	r3, #1
 8005e62:	60e3      	str	r3, [r4, #12]
 8005e64:	e66d      	b.n	8005b42 <_scanf_float+0x82>
 8005e66:	9b04      	ldr	r3, [sp, #16]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0e5      	beq.n	8005e38 <_scanf_float+0x378>
 8005e6c:	9905      	ldr	r1, [sp, #20]
 8005e6e:	230a      	movs	r3, #10
 8005e70:	462a      	mov	r2, r5
 8005e72:	3101      	adds	r1, #1
 8005e74:	4640      	mov	r0, r8
 8005e76:	f000 ff05 	bl	8006c84 <_strtol_r>
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	9e05      	ldr	r6, [sp, #20]
 8005e7e:	1ac2      	subs	r2, r0, r3
 8005e80:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005e84:	429e      	cmp	r6, r3
 8005e86:	bf28      	it	cs
 8005e88:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005e8c:	4912      	ldr	r1, [pc, #72]	; (8005ed8 <_scanf_float+0x418>)
 8005e8e:	4630      	mov	r0, r6
 8005e90:	f000 f82c 	bl	8005eec <siprintf>
 8005e94:	e7d0      	b.n	8005e38 <_scanf_float+0x378>
 8005e96:	9903      	ldr	r1, [sp, #12]
 8005e98:	f012 0f04 	tst.w	r2, #4
 8005e9c:	f103 0204 	add.w	r2, r3, #4
 8005ea0:	600a      	str	r2, [r1, #0]
 8005ea2:	d1d9      	bne.n	8005e58 <_scanf_float+0x398>
 8005ea4:	f8d3 8000 	ldr.w	r8, [r3]
 8005ea8:	ee10 2a10 	vmov	r2, s0
 8005eac:	ee10 0a10 	vmov	r0, s0
 8005eb0:	463b      	mov	r3, r7
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	f7fa fe42 	bl	8000b3c <__aeabi_dcmpun>
 8005eb8:	b128      	cbz	r0, 8005ec6 <_scanf_float+0x406>
 8005eba:	4808      	ldr	r0, [pc, #32]	; (8005edc <_scanf_float+0x41c>)
 8005ebc:	f000 f810 	bl	8005ee0 <nanf>
 8005ec0:	ed88 0a00 	vstr	s0, [r8]
 8005ec4:	e7cb      	b.n	8005e5e <_scanf_float+0x39e>
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	4639      	mov	r1, r7
 8005eca:	f7fa fe95 	bl	8000bf8 <__aeabi_d2f>
 8005ece:	f8c8 0000 	str.w	r0, [r8]
 8005ed2:	e7c4      	b.n	8005e5e <_scanf_float+0x39e>
 8005ed4:	2500      	movs	r5, #0
 8005ed6:	e634      	b.n	8005b42 <_scanf_float+0x82>
 8005ed8:	08009bc4 	.word	0x08009bc4
 8005edc:	08009fd0 	.word	0x08009fd0

08005ee0 <nanf>:
 8005ee0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005ee8 <nanf+0x8>
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	7fc00000 	.word	0x7fc00000

08005eec <siprintf>:
 8005eec:	b40e      	push	{r1, r2, r3}
 8005eee:	b500      	push	{lr}
 8005ef0:	b09c      	sub	sp, #112	; 0x70
 8005ef2:	ab1d      	add	r3, sp, #116	; 0x74
 8005ef4:	9002      	str	r0, [sp, #8]
 8005ef6:	9006      	str	r0, [sp, #24]
 8005ef8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005efc:	4809      	ldr	r0, [pc, #36]	; (8005f24 <siprintf+0x38>)
 8005efe:	9107      	str	r1, [sp, #28]
 8005f00:	9104      	str	r1, [sp, #16]
 8005f02:	4909      	ldr	r1, [pc, #36]	; (8005f28 <siprintf+0x3c>)
 8005f04:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f08:	9105      	str	r1, [sp, #20]
 8005f0a:	6800      	ldr	r0, [r0, #0]
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	a902      	add	r1, sp, #8
 8005f10:	f002 fee4 	bl	8008cdc <_svfiprintf_r>
 8005f14:	9b02      	ldr	r3, [sp, #8]
 8005f16:	2200      	movs	r2, #0
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	b01c      	add	sp, #112	; 0x70
 8005f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f20:	b003      	add	sp, #12
 8005f22:	4770      	bx	lr
 8005f24:	20000024 	.word	0x20000024
 8005f28:	ffff0208 	.word	0xffff0208

08005f2c <sulp>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	4604      	mov	r4, r0
 8005f30:	460d      	mov	r5, r1
 8005f32:	ec45 4b10 	vmov	d0, r4, r5
 8005f36:	4616      	mov	r6, r2
 8005f38:	f002 fc2e 	bl	8008798 <__ulp>
 8005f3c:	ec51 0b10 	vmov	r0, r1, d0
 8005f40:	b17e      	cbz	r6, 8005f62 <sulp+0x36>
 8005f42:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005f46:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	dd09      	ble.n	8005f62 <sulp+0x36>
 8005f4e:	051b      	lsls	r3, r3, #20
 8005f50:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f54:	2400      	movs	r4, #0
 8005f56:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f5a:	4622      	mov	r2, r4
 8005f5c:	462b      	mov	r3, r5
 8005f5e:	f7fa fb53 	bl	8000608 <__aeabi_dmul>
 8005f62:	bd70      	pop	{r4, r5, r6, pc}
 8005f64:	0000      	movs	r0, r0
	...

08005f68 <_strtod_l>:
 8005f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6c:	ed2d 8b02 	vpush	{d8}
 8005f70:	b09d      	sub	sp, #116	; 0x74
 8005f72:	461f      	mov	r7, r3
 8005f74:	2300      	movs	r3, #0
 8005f76:	9318      	str	r3, [sp, #96]	; 0x60
 8005f78:	4ba2      	ldr	r3, [pc, #648]	; (8006204 <_strtod_l+0x29c>)
 8005f7a:	9213      	str	r2, [sp, #76]	; 0x4c
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	9305      	str	r3, [sp, #20]
 8005f80:	4604      	mov	r4, r0
 8005f82:	4618      	mov	r0, r3
 8005f84:	4688      	mov	r8, r1
 8005f86:	f7fa f92b 	bl	80001e0 <strlen>
 8005f8a:	f04f 0a00 	mov.w	sl, #0
 8005f8e:	4605      	mov	r5, r0
 8005f90:	f04f 0b00 	mov.w	fp, #0
 8005f94:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005f98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f9a:	781a      	ldrb	r2, [r3, #0]
 8005f9c:	2a2b      	cmp	r2, #43	; 0x2b
 8005f9e:	d04e      	beq.n	800603e <_strtod_l+0xd6>
 8005fa0:	d83b      	bhi.n	800601a <_strtod_l+0xb2>
 8005fa2:	2a0d      	cmp	r2, #13
 8005fa4:	d834      	bhi.n	8006010 <_strtod_l+0xa8>
 8005fa6:	2a08      	cmp	r2, #8
 8005fa8:	d834      	bhi.n	8006014 <_strtod_l+0xac>
 8005faa:	2a00      	cmp	r2, #0
 8005fac:	d03e      	beq.n	800602c <_strtod_l+0xc4>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	930a      	str	r3, [sp, #40]	; 0x28
 8005fb2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005fb4:	7833      	ldrb	r3, [r6, #0]
 8005fb6:	2b30      	cmp	r3, #48	; 0x30
 8005fb8:	f040 80b0 	bne.w	800611c <_strtod_l+0x1b4>
 8005fbc:	7873      	ldrb	r3, [r6, #1]
 8005fbe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005fc2:	2b58      	cmp	r3, #88	; 0x58
 8005fc4:	d168      	bne.n	8006098 <_strtod_l+0x130>
 8005fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	ab18      	add	r3, sp, #96	; 0x60
 8005fcc:	9702      	str	r7, [sp, #8]
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	4a8d      	ldr	r2, [pc, #564]	; (8006208 <_strtod_l+0x2a0>)
 8005fd2:	ab19      	add	r3, sp, #100	; 0x64
 8005fd4:	a917      	add	r1, sp, #92	; 0x5c
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f001 fd38 	bl	8007a4c <__gethex>
 8005fdc:	f010 0707 	ands.w	r7, r0, #7
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	d005      	beq.n	8005ff0 <_strtod_l+0x88>
 8005fe4:	2f06      	cmp	r7, #6
 8005fe6:	d12c      	bne.n	8006042 <_strtod_l+0xda>
 8005fe8:	3601      	adds	r6, #1
 8005fea:	2300      	movs	r3, #0
 8005fec:	9617      	str	r6, [sp, #92]	; 0x5c
 8005fee:	930a      	str	r3, [sp, #40]	; 0x28
 8005ff0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f040 8590 	bne.w	8006b18 <_strtod_l+0xbb0>
 8005ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ffa:	b1eb      	cbz	r3, 8006038 <_strtod_l+0xd0>
 8005ffc:	4652      	mov	r2, sl
 8005ffe:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006002:	ec43 2b10 	vmov	d0, r2, r3
 8006006:	b01d      	add	sp, #116	; 0x74
 8006008:	ecbd 8b02 	vpop	{d8}
 800600c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006010:	2a20      	cmp	r2, #32
 8006012:	d1cc      	bne.n	8005fae <_strtod_l+0x46>
 8006014:	3301      	adds	r3, #1
 8006016:	9317      	str	r3, [sp, #92]	; 0x5c
 8006018:	e7be      	b.n	8005f98 <_strtod_l+0x30>
 800601a:	2a2d      	cmp	r2, #45	; 0x2d
 800601c:	d1c7      	bne.n	8005fae <_strtod_l+0x46>
 800601e:	2201      	movs	r2, #1
 8006020:	920a      	str	r2, [sp, #40]	; 0x28
 8006022:	1c5a      	adds	r2, r3, #1
 8006024:	9217      	str	r2, [sp, #92]	; 0x5c
 8006026:	785b      	ldrb	r3, [r3, #1]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1c2      	bne.n	8005fb2 <_strtod_l+0x4a>
 800602c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800602e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006032:	2b00      	cmp	r3, #0
 8006034:	f040 856e 	bne.w	8006b14 <_strtod_l+0xbac>
 8006038:	4652      	mov	r2, sl
 800603a:	465b      	mov	r3, fp
 800603c:	e7e1      	b.n	8006002 <_strtod_l+0x9a>
 800603e:	2200      	movs	r2, #0
 8006040:	e7ee      	b.n	8006020 <_strtod_l+0xb8>
 8006042:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006044:	b13a      	cbz	r2, 8006056 <_strtod_l+0xee>
 8006046:	2135      	movs	r1, #53	; 0x35
 8006048:	a81a      	add	r0, sp, #104	; 0x68
 800604a:	f002 fcb0 	bl	80089ae <__copybits>
 800604e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006050:	4620      	mov	r0, r4
 8006052:	f002 f86f 	bl	8008134 <_Bfree>
 8006056:	3f01      	subs	r7, #1
 8006058:	2f04      	cmp	r7, #4
 800605a:	d806      	bhi.n	800606a <_strtod_l+0x102>
 800605c:	e8df f007 	tbb	[pc, r7]
 8006060:	1714030a 	.word	0x1714030a
 8006064:	0a          	.byte	0x0a
 8006065:	00          	.byte	0x00
 8006066:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800606a:	0728      	lsls	r0, r5, #28
 800606c:	d5c0      	bpl.n	8005ff0 <_strtod_l+0x88>
 800606e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006072:	e7bd      	b.n	8005ff0 <_strtod_l+0x88>
 8006074:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006078:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800607a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800607e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006082:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006086:	e7f0      	b.n	800606a <_strtod_l+0x102>
 8006088:	f8df b180 	ldr.w	fp, [pc, #384]	; 800620c <_strtod_l+0x2a4>
 800608c:	e7ed      	b.n	800606a <_strtod_l+0x102>
 800608e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006092:	f04f 3aff 	mov.w	sl, #4294967295
 8006096:	e7e8      	b.n	800606a <_strtod_l+0x102>
 8006098:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	9217      	str	r2, [sp, #92]	; 0x5c
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b30      	cmp	r3, #48	; 0x30
 80060a2:	d0f9      	beq.n	8006098 <_strtod_l+0x130>
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d0a3      	beq.n	8005ff0 <_strtod_l+0x88>
 80060a8:	2301      	movs	r3, #1
 80060aa:	f04f 0900 	mov.w	r9, #0
 80060ae:	9304      	str	r3, [sp, #16]
 80060b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060b2:	9308      	str	r3, [sp, #32]
 80060b4:	f8cd 901c 	str.w	r9, [sp, #28]
 80060b8:	464f      	mov	r7, r9
 80060ba:	220a      	movs	r2, #10
 80060bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80060be:	7806      	ldrb	r6, [r0, #0]
 80060c0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80060c4:	b2d9      	uxtb	r1, r3
 80060c6:	2909      	cmp	r1, #9
 80060c8:	d92a      	bls.n	8006120 <_strtod_l+0x1b8>
 80060ca:	9905      	ldr	r1, [sp, #20]
 80060cc:	462a      	mov	r2, r5
 80060ce:	f002 ff1f 	bl	8008f10 <strncmp>
 80060d2:	b398      	cbz	r0, 800613c <_strtod_l+0x1d4>
 80060d4:	2000      	movs	r0, #0
 80060d6:	4632      	mov	r2, r6
 80060d8:	463d      	mov	r5, r7
 80060da:	9005      	str	r0, [sp, #20]
 80060dc:	4603      	mov	r3, r0
 80060de:	2a65      	cmp	r2, #101	; 0x65
 80060e0:	d001      	beq.n	80060e6 <_strtod_l+0x17e>
 80060e2:	2a45      	cmp	r2, #69	; 0x45
 80060e4:	d118      	bne.n	8006118 <_strtod_l+0x1b0>
 80060e6:	b91d      	cbnz	r5, 80060f0 <_strtod_l+0x188>
 80060e8:	9a04      	ldr	r2, [sp, #16]
 80060ea:	4302      	orrs	r2, r0
 80060ec:	d09e      	beq.n	800602c <_strtod_l+0xc4>
 80060ee:	2500      	movs	r5, #0
 80060f0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80060f4:	f108 0201 	add.w	r2, r8, #1
 80060f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80060fa:	f898 2001 	ldrb.w	r2, [r8, #1]
 80060fe:	2a2b      	cmp	r2, #43	; 0x2b
 8006100:	d075      	beq.n	80061ee <_strtod_l+0x286>
 8006102:	2a2d      	cmp	r2, #45	; 0x2d
 8006104:	d07b      	beq.n	80061fe <_strtod_l+0x296>
 8006106:	f04f 0c00 	mov.w	ip, #0
 800610a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800610e:	2909      	cmp	r1, #9
 8006110:	f240 8082 	bls.w	8006218 <_strtod_l+0x2b0>
 8006114:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006118:	2600      	movs	r6, #0
 800611a:	e09d      	b.n	8006258 <_strtod_l+0x2f0>
 800611c:	2300      	movs	r3, #0
 800611e:	e7c4      	b.n	80060aa <_strtod_l+0x142>
 8006120:	2f08      	cmp	r7, #8
 8006122:	bfd8      	it	le
 8006124:	9907      	ldrle	r1, [sp, #28]
 8006126:	f100 0001 	add.w	r0, r0, #1
 800612a:	bfda      	itte	le
 800612c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006130:	9307      	strle	r3, [sp, #28]
 8006132:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006136:	3701      	adds	r7, #1
 8006138:	9017      	str	r0, [sp, #92]	; 0x5c
 800613a:	e7bf      	b.n	80060bc <_strtod_l+0x154>
 800613c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800613e:	195a      	adds	r2, r3, r5
 8006140:	9217      	str	r2, [sp, #92]	; 0x5c
 8006142:	5d5a      	ldrb	r2, [r3, r5]
 8006144:	2f00      	cmp	r7, #0
 8006146:	d037      	beq.n	80061b8 <_strtod_l+0x250>
 8006148:	9005      	str	r0, [sp, #20]
 800614a:	463d      	mov	r5, r7
 800614c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006150:	2b09      	cmp	r3, #9
 8006152:	d912      	bls.n	800617a <_strtod_l+0x212>
 8006154:	2301      	movs	r3, #1
 8006156:	e7c2      	b.n	80060de <_strtod_l+0x176>
 8006158:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800615a:	1c5a      	adds	r2, r3, #1
 800615c:	9217      	str	r2, [sp, #92]	; 0x5c
 800615e:	785a      	ldrb	r2, [r3, #1]
 8006160:	3001      	adds	r0, #1
 8006162:	2a30      	cmp	r2, #48	; 0x30
 8006164:	d0f8      	beq.n	8006158 <_strtod_l+0x1f0>
 8006166:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800616a:	2b08      	cmp	r3, #8
 800616c:	f200 84d9 	bhi.w	8006b22 <_strtod_l+0xbba>
 8006170:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006172:	9005      	str	r0, [sp, #20]
 8006174:	2000      	movs	r0, #0
 8006176:	9308      	str	r3, [sp, #32]
 8006178:	4605      	mov	r5, r0
 800617a:	3a30      	subs	r2, #48	; 0x30
 800617c:	f100 0301 	add.w	r3, r0, #1
 8006180:	d014      	beq.n	80061ac <_strtod_l+0x244>
 8006182:	9905      	ldr	r1, [sp, #20]
 8006184:	4419      	add	r1, r3
 8006186:	9105      	str	r1, [sp, #20]
 8006188:	462b      	mov	r3, r5
 800618a:	eb00 0e05 	add.w	lr, r0, r5
 800618e:	210a      	movs	r1, #10
 8006190:	4573      	cmp	r3, lr
 8006192:	d113      	bne.n	80061bc <_strtod_l+0x254>
 8006194:	182b      	adds	r3, r5, r0
 8006196:	2b08      	cmp	r3, #8
 8006198:	f105 0501 	add.w	r5, r5, #1
 800619c:	4405      	add	r5, r0
 800619e:	dc1c      	bgt.n	80061da <_strtod_l+0x272>
 80061a0:	9907      	ldr	r1, [sp, #28]
 80061a2:	230a      	movs	r3, #10
 80061a4:	fb03 2301 	mla	r3, r3, r1, r2
 80061a8:	9307      	str	r3, [sp, #28]
 80061aa:	2300      	movs	r3, #0
 80061ac:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80061ae:	1c51      	adds	r1, r2, #1
 80061b0:	9117      	str	r1, [sp, #92]	; 0x5c
 80061b2:	7852      	ldrb	r2, [r2, #1]
 80061b4:	4618      	mov	r0, r3
 80061b6:	e7c9      	b.n	800614c <_strtod_l+0x1e4>
 80061b8:	4638      	mov	r0, r7
 80061ba:	e7d2      	b.n	8006162 <_strtod_l+0x1fa>
 80061bc:	2b08      	cmp	r3, #8
 80061be:	dc04      	bgt.n	80061ca <_strtod_l+0x262>
 80061c0:	9e07      	ldr	r6, [sp, #28]
 80061c2:	434e      	muls	r6, r1
 80061c4:	9607      	str	r6, [sp, #28]
 80061c6:	3301      	adds	r3, #1
 80061c8:	e7e2      	b.n	8006190 <_strtod_l+0x228>
 80061ca:	f103 0c01 	add.w	ip, r3, #1
 80061ce:	f1bc 0f10 	cmp.w	ip, #16
 80061d2:	bfd8      	it	le
 80061d4:	fb01 f909 	mulle.w	r9, r1, r9
 80061d8:	e7f5      	b.n	80061c6 <_strtod_l+0x25e>
 80061da:	2d10      	cmp	r5, #16
 80061dc:	bfdc      	itt	le
 80061de:	230a      	movle	r3, #10
 80061e0:	fb03 2909 	mlale	r9, r3, r9, r2
 80061e4:	e7e1      	b.n	80061aa <_strtod_l+0x242>
 80061e6:	2300      	movs	r3, #0
 80061e8:	9305      	str	r3, [sp, #20]
 80061ea:	2301      	movs	r3, #1
 80061ec:	e77c      	b.n	80060e8 <_strtod_l+0x180>
 80061ee:	f04f 0c00 	mov.w	ip, #0
 80061f2:	f108 0202 	add.w	r2, r8, #2
 80061f6:	9217      	str	r2, [sp, #92]	; 0x5c
 80061f8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80061fc:	e785      	b.n	800610a <_strtod_l+0x1a2>
 80061fe:	f04f 0c01 	mov.w	ip, #1
 8006202:	e7f6      	b.n	80061f2 <_strtod_l+0x28a>
 8006204:	08009e18 	.word	0x08009e18
 8006208:	08009bcc 	.word	0x08009bcc
 800620c:	7ff00000 	.word	0x7ff00000
 8006210:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006212:	1c51      	adds	r1, r2, #1
 8006214:	9117      	str	r1, [sp, #92]	; 0x5c
 8006216:	7852      	ldrb	r2, [r2, #1]
 8006218:	2a30      	cmp	r2, #48	; 0x30
 800621a:	d0f9      	beq.n	8006210 <_strtod_l+0x2a8>
 800621c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006220:	2908      	cmp	r1, #8
 8006222:	f63f af79 	bhi.w	8006118 <_strtod_l+0x1b0>
 8006226:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800622a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800622c:	9206      	str	r2, [sp, #24]
 800622e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006230:	1c51      	adds	r1, r2, #1
 8006232:	9117      	str	r1, [sp, #92]	; 0x5c
 8006234:	7852      	ldrb	r2, [r2, #1]
 8006236:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800623a:	2e09      	cmp	r6, #9
 800623c:	d937      	bls.n	80062ae <_strtod_l+0x346>
 800623e:	9e06      	ldr	r6, [sp, #24]
 8006240:	1b89      	subs	r1, r1, r6
 8006242:	2908      	cmp	r1, #8
 8006244:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006248:	dc02      	bgt.n	8006250 <_strtod_l+0x2e8>
 800624a:	4576      	cmp	r6, lr
 800624c:	bfa8      	it	ge
 800624e:	4676      	movge	r6, lr
 8006250:	f1bc 0f00 	cmp.w	ip, #0
 8006254:	d000      	beq.n	8006258 <_strtod_l+0x2f0>
 8006256:	4276      	negs	r6, r6
 8006258:	2d00      	cmp	r5, #0
 800625a:	d14d      	bne.n	80062f8 <_strtod_l+0x390>
 800625c:	9904      	ldr	r1, [sp, #16]
 800625e:	4301      	orrs	r1, r0
 8006260:	f47f aec6 	bne.w	8005ff0 <_strtod_l+0x88>
 8006264:	2b00      	cmp	r3, #0
 8006266:	f47f aee1 	bne.w	800602c <_strtod_l+0xc4>
 800626a:	2a69      	cmp	r2, #105	; 0x69
 800626c:	d027      	beq.n	80062be <_strtod_l+0x356>
 800626e:	dc24      	bgt.n	80062ba <_strtod_l+0x352>
 8006270:	2a49      	cmp	r2, #73	; 0x49
 8006272:	d024      	beq.n	80062be <_strtod_l+0x356>
 8006274:	2a4e      	cmp	r2, #78	; 0x4e
 8006276:	f47f aed9 	bne.w	800602c <_strtod_l+0xc4>
 800627a:	499f      	ldr	r1, [pc, #636]	; (80064f8 <_strtod_l+0x590>)
 800627c:	a817      	add	r0, sp, #92	; 0x5c
 800627e:	f001 fe3d 	bl	8007efc <__match>
 8006282:	2800      	cmp	r0, #0
 8006284:	f43f aed2 	beq.w	800602c <_strtod_l+0xc4>
 8006288:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	2b28      	cmp	r3, #40	; 0x28
 800628e:	d12d      	bne.n	80062ec <_strtod_l+0x384>
 8006290:	499a      	ldr	r1, [pc, #616]	; (80064fc <_strtod_l+0x594>)
 8006292:	aa1a      	add	r2, sp, #104	; 0x68
 8006294:	a817      	add	r0, sp, #92	; 0x5c
 8006296:	f001 fe45 	bl	8007f24 <__hexnan>
 800629a:	2805      	cmp	r0, #5
 800629c:	d126      	bne.n	80062ec <_strtod_l+0x384>
 800629e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062a0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80062a4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80062a8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80062ac:	e6a0      	b.n	8005ff0 <_strtod_l+0x88>
 80062ae:	210a      	movs	r1, #10
 80062b0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80062b4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80062b8:	e7b9      	b.n	800622e <_strtod_l+0x2c6>
 80062ba:	2a6e      	cmp	r2, #110	; 0x6e
 80062bc:	e7db      	b.n	8006276 <_strtod_l+0x30e>
 80062be:	4990      	ldr	r1, [pc, #576]	; (8006500 <_strtod_l+0x598>)
 80062c0:	a817      	add	r0, sp, #92	; 0x5c
 80062c2:	f001 fe1b 	bl	8007efc <__match>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f43f aeb0 	beq.w	800602c <_strtod_l+0xc4>
 80062cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062ce:	498d      	ldr	r1, [pc, #564]	; (8006504 <_strtod_l+0x59c>)
 80062d0:	3b01      	subs	r3, #1
 80062d2:	a817      	add	r0, sp, #92	; 0x5c
 80062d4:	9317      	str	r3, [sp, #92]	; 0x5c
 80062d6:	f001 fe11 	bl	8007efc <__match>
 80062da:	b910      	cbnz	r0, 80062e2 <_strtod_l+0x37a>
 80062dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062de:	3301      	adds	r3, #1
 80062e0:	9317      	str	r3, [sp, #92]	; 0x5c
 80062e2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006514 <_strtod_l+0x5ac>
 80062e6:	f04f 0a00 	mov.w	sl, #0
 80062ea:	e681      	b.n	8005ff0 <_strtod_l+0x88>
 80062ec:	4886      	ldr	r0, [pc, #536]	; (8006508 <_strtod_l+0x5a0>)
 80062ee:	f002 fdf7 	bl	8008ee0 <nan>
 80062f2:	ec5b ab10 	vmov	sl, fp, d0
 80062f6:	e67b      	b.n	8005ff0 <_strtod_l+0x88>
 80062f8:	9b05      	ldr	r3, [sp, #20]
 80062fa:	9807      	ldr	r0, [sp, #28]
 80062fc:	1af3      	subs	r3, r6, r3
 80062fe:	2f00      	cmp	r7, #0
 8006300:	bf08      	it	eq
 8006302:	462f      	moveq	r7, r5
 8006304:	2d10      	cmp	r5, #16
 8006306:	9306      	str	r3, [sp, #24]
 8006308:	46a8      	mov	r8, r5
 800630a:	bfa8      	it	ge
 800630c:	f04f 0810 	movge.w	r8, #16
 8006310:	f7fa f900 	bl	8000514 <__aeabi_ui2d>
 8006314:	2d09      	cmp	r5, #9
 8006316:	4682      	mov	sl, r0
 8006318:	468b      	mov	fp, r1
 800631a:	dd13      	ble.n	8006344 <_strtod_l+0x3dc>
 800631c:	4b7b      	ldr	r3, [pc, #492]	; (800650c <_strtod_l+0x5a4>)
 800631e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006322:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006326:	f7fa f96f 	bl	8000608 <__aeabi_dmul>
 800632a:	4682      	mov	sl, r0
 800632c:	4648      	mov	r0, r9
 800632e:	468b      	mov	fp, r1
 8006330:	f7fa f8f0 	bl	8000514 <__aeabi_ui2d>
 8006334:	4602      	mov	r2, r0
 8006336:	460b      	mov	r3, r1
 8006338:	4650      	mov	r0, sl
 800633a:	4659      	mov	r1, fp
 800633c:	f7f9 ffae 	bl	800029c <__adddf3>
 8006340:	4682      	mov	sl, r0
 8006342:	468b      	mov	fp, r1
 8006344:	2d0f      	cmp	r5, #15
 8006346:	dc38      	bgt.n	80063ba <_strtod_l+0x452>
 8006348:	9b06      	ldr	r3, [sp, #24]
 800634a:	2b00      	cmp	r3, #0
 800634c:	f43f ae50 	beq.w	8005ff0 <_strtod_l+0x88>
 8006350:	dd24      	ble.n	800639c <_strtod_l+0x434>
 8006352:	2b16      	cmp	r3, #22
 8006354:	dc0b      	bgt.n	800636e <_strtod_l+0x406>
 8006356:	496d      	ldr	r1, [pc, #436]	; (800650c <_strtod_l+0x5a4>)
 8006358:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800635c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006360:	4652      	mov	r2, sl
 8006362:	465b      	mov	r3, fp
 8006364:	f7fa f950 	bl	8000608 <__aeabi_dmul>
 8006368:	4682      	mov	sl, r0
 800636a:	468b      	mov	fp, r1
 800636c:	e640      	b.n	8005ff0 <_strtod_l+0x88>
 800636e:	9a06      	ldr	r2, [sp, #24]
 8006370:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006374:	4293      	cmp	r3, r2
 8006376:	db20      	blt.n	80063ba <_strtod_l+0x452>
 8006378:	4c64      	ldr	r4, [pc, #400]	; (800650c <_strtod_l+0x5a4>)
 800637a:	f1c5 050f 	rsb	r5, r5, #15
 800637e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006382:	4652      	mov	r2, sl
 8006384:	465b      	mov	r3, fp
 8006386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800638a:	f7fa f93d 	bl	8000608 <__aeabi_dmul>
 800638e:	9b06      	ldr	r3, [sp, #24]
 8006390:	1b5d      	subs	r5, r3, r5
 8006392:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006396:	e9d4 2300 	ldrd	r2, r3, [r4]
 800639a:	e7e3      	b.n	8006364 <_strtod_l+0x3fc>
 800639c:	9b06      	ldr	r3, [sp, #24]
 800639e:	3316      	adds	r3, #22
 80063a0:	db0b      	blt.n	80063ba <_strtod_l+0x452>
 80063a2:	9b05      	ldr	r3, [sp, #20]
 80063a4:	1b9e      	subs	r6, r3, r6
 80063a6:	4b59      	ldr	r3, [pc, #356]	; (800650c <_strtod_l+0x5a4>)
 80063a8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80063ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063b0:	4650      	mov	r0, sl
 80063b2:	4659      	mov	r1, fp
 80063b4:	f7fa fa52 	bl	800085c <__aeabi_ddiv>
 80063b8:	e7d6      	b.n	8006368 <_strtod_l+0x400>
 80063ba:	9b06      	ldr	r3, [sp, #24]
 80063bc:	eba5 0808 	sub.w	r8, r5, r8
 80063c0:	4498      	add	r8, r3
 80063c2:	f1b8 0f00 	cmp.w	r8, #0
 80063c6:	dd74      	ble.n	80064b2 <_strtod_l+0x54a>
 80063c8:	f018 030f 	ands.w	r3, r8, #15
 80063cc:	d00a      	beq.n	80063e4 <_strtod_l+0x47c>
 80063ce:	494f      	ldr	r1, [pc, #316]	; (800650c <_strtod_l+0x5a4>)
 80063d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80063d4:	4652      	mov	r2, sl
 80063d6:	465b      	mov	r3, fp
 80063d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063dc:	f7fa f914 	bl	8000608 <__aeabi_dmul>
 80063e0:	4682      	mov	sl, r0
 80063e2:	468b      	mov	fp, r1
 80063e4:	f038 080f 	bics.w	r8, r8, #15
 80063e8:	d04f      	beq.n	800648a <_strtod_l+0x522>
 80063ea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80063ee:	dd22      	ble.n	8006436 <_strtod_l+0x4ce>
 80063f0:	2500      	movs	r5, #0
 80063f2:	462e      	mov	r6, r5
 80063f4:	9507      	str	r5, [sp, #28]
 80063f6:	9505      	str	r5, [sp, #20]
 80063f8:	2322      	movs	r3, #34	; 0x22
 80063fa:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006514 <_strtod_l+0x5ac>
 80063fe:	6023      	str	r3, [r4, #0]
 8006400:	f04f 0a00 	mov.w	sl, #0
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f43f adf2 	beq.w	8005ff0 <_strtod_l+0x88>
 800640c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800640e:	4620      	mov	r0, r4
 8006410:	f001 fe90 	bl	8008134 <_Bfree>
 8006414:	9905      	ldr	r1, [sp, #20]
 8006416:	4620      	mov	r0, r4
 8006418:	f001 fe8c 	bl	8008134 <_Bfree>
 800641c:	4631      	mov	r1, r6
 800641e:	4620      	mov	r0, r4
 8006420:	f001 fe88 	bl	8008134 <_Bfree>
 8006424:	9907      	ldr	r1, [sp, #28]
 8006426:	4620      	mov	r0, r4
 8006428:	f001 fe84 	bl	8008134 <_Bfree>
 800642c:	4629      	mov	r1, r5
 800642e:	4620      	mov	r0, r4
 8006430:	f001 fe80 	bl	8008134 <_Bfree>
 8006434:	e5dc      	b.n	8005ff0 <_strtod_l+0x88>
 8006436:	4b36      	ldr	r3, [pc, #216]	; (8006510 <_strtod_l+0x5a8>)
 8006438:	9304      	str	r3, [sp, #16]
 800643a:	2300      	movs	r3, #0
 800643c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006440:	4650      	mov	r0, sl
 8006442:	4659      	mov	r1, fp
 8006444:	4699      	mov	r9, r3
 8006446:	f1b8 0f01 	cmp.w	r8, #1
 800644a:	dc21      	bgt.n	8006490 <_strtod_l+0x528>
 800644c:	b10b      	cbz	r3, 8006452 <_strtod_l+0x4ea>
 800644e:	4682      	mov	sl, r0
 8006450:	468b      	mov	fp, r1
 8006452:	4b2f      	ldr	r3, [pc, #188]	; (8006510 <_strtod_l+0x5a8>)
 8006454:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006458:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800645c:	4652      	mov	r2, sl
 800645e:	465b      	mov	r3, fp
 8006460:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006464:	f7fa f8d0 	bl	8000608 <__aeabi_dmul>
 8006468:	4b2a      	ldr	r3, [pc, #168]	; (8006514 <_strtod_l+0x5ac>)
 800646a:	460a      	mov	r2, r1
 800646c:	400b      	ands	r3, r1
 800646e:	492a      	ldr	r1, [pc, #168]	; (8006518 <_strtod_l+0x5b0>)
 8006470:	428b      	cmp	r3, r1
 8006472:	4682      	mov	sl, r0
 8006474:	d8bc      	bhi.n	80063f0 <_strtod_l+0x488>
 8006476:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800647a:	428b      	cmp	r3, r1
 800647c:	bf86      	itte	hi
 800647e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800651c <_strtod_l+0x5b4>
 8006482:	f04f 3aff 	movhi.w	sl, #4294967295
 8006486:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800648a:	2300      	movs	r3, #0
 800648c:	9304      	str	r3, [sp, #16]
 800648e:	e084      	b.n	800659a <_strtod_l+0x632>
 8006490:	f018 0f01 	tst.w	r8, #1
 8006494:	d005      	beq.n	80064a2 <_strtod_l+0x53a>
 8006496:	9b04      	ldr	r3, [sp, #16]
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	f7fa f8b4 	bl	8000608 <__aeabi_dmul>
 80064a0:	2301      	movs	r3, #1
 80064a2:	9a04      	ldr	r2, [sp, #16]
 80064a4:	3208      	adds	r2, #8
 80064a6:	f109 0901 	add.w	r9, r9, #1
 80064aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80064ae:	9204      	str	r2, [sp, #16]
 80064b0:	e7c9      	b.n	8006446 <_strtod_l+0x4de>
 80064b2:	d0ea      	beq.n	800648a <_strtod_l+0x522>
 80064b4:	f1c8 0800 	rsb	r8, r8, #0
 80064b8:	f018 020f 	ands.w	r2, r8, #15
 80064bc:	d00a      	beq.n	80064d4 <_strtod_l+0x56c>
 80064be:	4b13      	ldr	r3, [pc, #76]	; (800650c <_strtod_l+0x5a4>)
 80064c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064c4:	4650      	mov	r0, sl
 80064c6:	4659      	mov	r1, fp
 80064c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064cc:	f7fa f9c6 	bl	800085c <__aeabi_ddiv>
 80064d0:	4682      	mov	sl, r0
 80064d2:	468b      	mov	fp, r1
 80064d4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80064d8:	d0d7      	beq.n	800648a <_strtod_l+0x522>
 80064da:	f1b8 0f1f 	cmp.w	r8, #31
 80064de:	dd1f      	ble.n	8006520 <_strtod_l+0x5b8>
 80064e0:	2500      	movs	r5, #0
 80064e2:	462e      	mov	r6, r5
 80064e4:	9507      	str	r5, [sp, #28]
 80064e6:	9505      	str	r5, [sp, #20]
 80064e8:	2322      	movs	r3, #34	; 0x22
 80064ea:	f04f 0a00 	mov.w	sl, #0
 80064ee:	f04f 0b00 	mov.w	fp, #0
 80064f2:	6023      	str	r3, [r4, #0]
 80064f4:	e786      	b.n	8006404 <_strtod_l+0x49c>
 80064f6:	bf00      	nop
 80064f8:	08009b9d 	.word	0x08009b9d
 80064fc:	08009be0 	.word	0x08009be0
 8006500:	08009b95 	.word	0x08009b95
 8006504:	08009d24 	.word	0x08009d24
 8006508:	08009fd0 	.word	0x08009fd0
 800650c:	08009eb0 	.word	0x08009eb0
 8006510:	08009e88 	.word	0x08009e88
 8006514:	7ff00000 	.word	0x7ff00000
 8006518:	7ca00000 	.word	0x7ca00000
 800651c:	7fefffff 	.word	0x7fefffff
 8006520:	f018 0310 	ands.w	r3, r8, #16
 8006524:	bf18      	it	ne
 8006526:	236a      	movne	r3, #106	; 0x6a
 8006528:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80068d8 <_strtod_l+0x970>
 800652c:	9304      	str	r3, [sp, #16]
 800652e:	4650      	mov	r0, sl
 8006530:	4659      	mov	r1, fp
 8006532:	2300      	movs	r3, #0
 8006534:	f018 0f01 	tst.w	r8, #1
 8006538:	d004      	beq.n	8006544 <_strtod_l+0x5dc>
 800653a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800653e:	f7fa f863 	bl	8000608 <__aeabi_dmul>
 8006542:	2301      	movs	r3, #1
 8006544:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006548:	f109 0908 	add.w	r9, r9, #8
 800654c:	d1f2      	bne.n	8006534 <_strtod_l+0x5cc>
 800654e:	b10b      	cbz	r3, 8006554 <_strtod_l+0x5ec>
 8006550:	4682      	mov	sl, r0
 8006552:	468b      	mov	fp, r1
 8006554:	9b04      	ldr	r3, [sp, #16]
 8006556:	b1c3      	cbz	r3, 800658a <_strtod_l+0x622>
 8006558:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800655c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006560:	2b00      	cmp	r3, #0
 8006562:	4659      	mov	r1, fp
 8006564:	dd11      	ble.n	800658a <_strtod_l+0x622>
 8006566:	2b1f      	cmp	r3, #31
 8006568:	f340 8124 	ble.w	80067b4 <_strtod_l+0x84c>
 800656c:	2b34      	cmp	r3, #52	; 0x34
 800656e:	bfde      	ittt	le
 8006570:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006574:	f04f 33ff 	movle.w	r3, #4294967295
 8006578:	fa03 f202 	lslle.w	r2, r3, r2
 800657c:	f04f 0a00 	mov.w	sl, #0
 8006580:	bfcc      	ite	gt
 8006582:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006586:	ea02 0b01 	andle.w	fp, r2, r1
 800658a:	2200      	movs	r2, #0
 800658c:	2300      	movs	r3, #0
 800658e:	4650      	mov	r0, sl
 8006590:	4659      	mov	r1, fp
 8006592:	f7fa faa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006596:	2800      	cmp	r0, #0
 8006598:	d1a2      	bne.n	80064e0 <_strtod_l+0x578>
 800659a:	9b07      	ldr	r3, [sp, #28]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	9908      	ldr	r1, [sp, #32]
 80065a0:	462b      	mov	r3, r5
 80065a2:	463a      	mov	r2, r7
 80065a4:	4620      	mov	r0, r4
 80065a6:	f001 fe2d 	bl	8008204 <__s2b>
 80065aa:	9007      	str	r0, [sp, #28]
 80065ac:	2800      	cmp	r0, #0
 80065ae:	f43f af1f 	beq.w	80063f0 <_strtod_l+0x488>
 80065b2:	9b05      	ldr	r3, [sp, #20]
 80065b4:	1b9e      	subs	r6, r3, r6
 80065b6:	9b06      	ldr	r3, [sp, #24]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	bfb4      	ite	lt
 80065bc:	4633      	movlt	r3, r6
 80065be:	2300      	movge	r3, #0
 80065c0:	930c      	str	r3, [sp, #48]	; 0x30
 80065c2:	9b06      	ldr	r3, [sp, #24]
 80065c4:	2500      	movs	r5, #0
 80065c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80065ca:	9312      	str	r3, [sp, #72]	; 0x48
 80065cc:	462e      	mov	r6, r5
 80065ce:	9b07      	ldr	r3, [sp, #28]
 80065d0:	4620      	mov	r0, r4
 80065d2:	6859      	ldr	r1, [r3, #4]
 80065d4:	f001 fd6e 	bl	80080b4 <_Balloc>
 80065d8:	9005      	str	r0, [sp, #20]
 80065da:	2800      	cmp	r0, #0
 80065dc:	f43f af0c 	beq.w	80063f8 <_strtod_l+0x490>
 80065e0:	9b07      	ldr	r3, [sp, #28]
 80065e2:	691a      	ldr	r2, [r3, #16]
 80065e4:	3202      	adds	r2, #2
 80065e6:	f103 010c 	add.w	r1, r3, #12
 80065ea:	0092      	lsls	r2, r2, #2
 80065ec:	300c      	adds	r0, #12
 80065ee:	f001 fd53 	bl	8008098 <memcpy>
 80065f2:	ec4b ab10 	vmov	d0, sl, fp
 80065f6:	aa1a      	add	r2, sp, #104	; 0x68
 80065f8:	a919      	add	r1, sp, #100	; 0x64
 80065fa:	4620      	mov	r0, r4
 80065fc:	f002 f948 	bl	8008890 <__d2b>
 8006600:	ec4b ab18 	vmov	d8, sl, fp
 8006604:	9018      	str	r0, [sp, #96]	; 0x60
 8006606:	2800      	cmp	r0, #0
 8006608:	f43f aef6 	beq.w	80063f8 <_strtod_l+0x490>
 800660c:	2101      	movs	r1, #1
 800660e:	4620      	mov	r0, r4
 8006610:	f001 fe92 	bl	8008338 <__i2b>
 8006614:	4606      	mov	r6, r0
 8006616:	2800      	cmp	r0, #0
 8006618:	f43f aeee 	beq.w	80063f8 <_strtod_l+0x490>
 800661c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800661e:	9904      	ldr	r1, [sp, #16]
 8006620:	2b00      	cmp	r3, #0
 8006622:	bfab      	itete	ge
 8006624:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006626:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006628:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800662a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800662e:	bfac      	ite	ge
 8006630:	eb03 0902 	addge.w	r9, r3, r2
 8006634:	1ad7      	sublt	r7, r2, r3
 8006636:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006638:	eba3 0801 	sub.w	r8, r3, r1
 800663c:	4490      	add	r8, r2
 800663e:	4ba1      	ldr	r3, [pc, #644]	; (80068c4 <_strtod_l+0x95c>)
 8006640:	f108 38ff 	add.w	r8, r8, #4294967295
 8006644:	4598      	cmp	r8, r3
 8006646:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800664a:	f280 80c7 	bge.w	80067dc <_strtod_l+0x874>
 800664e:	eba3 0308 	sub.w	r3, r3, r8
 8006652:	2b1f      	cmp	r3, #31
 8006654:	eba2 0203 	sub.w	r2, r2, r3
 8006658:	f04f 0101 	mov.w	r1, #1
 800665c:	f300 80b1 	bgt.w	80067c2 <_strtod_l+0x85a>
 8006660:	fa01 f303 	lsl.w	r3, r1, r3
 8006664:	930d      	str	r3, [sp, #52]	; 0x34
 8006666:	2300      	movs	r3, #0
 8006668:	9308      	str	r3, [sp, #32]
 800666a:	eb09 0802 	add.w	r8, r9, r2
 800666e:	9b04      	ldr	r3, [sp, #16]
 8006670:	45c1      	cmp	r9, r8
 8006672:	4417      	add	r7, r2
 8006674:	441f      	add	r7, r3
 8006676:	464b      	mov	r3, r9
 8006678:	bfa8      	it	ge
 800667a:	4643      	movge	r3, r8
 800667c:	42bb      	cmp	r3, r7
 800667e:	bfa8      	it	ge
 8006680:	463b      	movge	r3, r7
 8006682:	2b00      	cmp	r3, #0
 8006684:	bfc2      	ittt	gt
 8006686:	eba8 0803 	subgt.w	r8, r8, r3
 800668a:	1aff      	subgt	r7, r7, r3
 800668c:	eba9 0903 	subgt.w	r9, r9, r3
 8006690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006692:	2b00      	cmp	r3, #0
 8006694:	dd17      	ble.n	80066c6 <_strtod_l+0x75e>
 8006696:	4631      	mov	r1, r6
 8006698:	461a      	mov	r2, r3
 800669a:	4620      	mov	r0, r4
 800669c:	f001 ff0c 	bl	80084b8 <__pow5mult>
 80066a0:	4606      	mov	r6, r0
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f43f aea8 	beq.w	80063f8 <_strtod_l+0x490>
 80066a8:	4601      	mov	r1, r0
 80066aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80066ac:	4620      	mov	r0, r4
 80066ae:	f001 fe59 	bl	8008364 <__multiply>
 80066b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80066b4:	2800      	cmp	r0, #0
 80066b6:	f43f ae9f 	beq.w	80063f8 <_strtod_l+0x490>
 80066ba:	9918      	ldr	r1, [sp, #96]	; 0x60
 80066bc:	4620      	mov	r0, r4
 80066be:	f001 fd39 	bl	8008134 <_Bfree>
 80066c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066c4:	9318      	str	r3, [sp, #96]	; 0x60
 80066c6:	f1b8 0f00 	cmp.w	r8, #0
 80066ca:	f300 808c 	bgt.w	80067e6 <_strtod_l+0x87e>
 80066ce:	9b06      	ldr	r3, [sp, #24]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	dd08      	ble.n	80066e6 <_strtod_l+0x77e>
 80066d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80066d6:	9905      	ldr	r1, [sp, #20]
 80066d8:	4620      	mov	r0, r4
 80066da:	f001 feed 	bl	80084b8 <__pow5mult>
 80066de:	9005      	str	r0, [sp, #20]
 80066e0:	2800      	cmp	r0, #0
 80066e2:	f43f ae89 	beq.w	80063f8 <_strtod_l+0x490>
 80066e6:	2f00      	cmp	r7, #0
 80066e8:	dd08      	ble.n	80066fc <_strtod_l+0x794>
 80066ea:	9905      	ldr	r1, [sp, #20]
 80066ec:	463a      	mov	r2, r7
 80066ee:	4620      	mov	r0, r4
 80066f0:	f001 ff3c 	bl	800856c <__lshift>
 80066f4:	9005      	str	r0, [sp, #20]
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f43f ae7e 	beq.w	80063f8 <_strtod_l+0x490>
 80066fc:	f1b9 0f00 	cmp.w	r9, #0
 8006700:	dd08      	ble.n	8006714 <_strtod_l+0x7ac>
 8006702:	4631      	mov	r1, r6
 8006704:	464a      	mov	r2, r9
 8006706:	4620      	mov	r0, r4
 8006708:	f001 ff30 	bl	800856c <__lshift>
 800670c:	4606      	mov	r6, r0
 800670e:	2800      	cmp	r0, #0
 8006710:	f43f ae72 	beq.w	80063f8 <_strtod_l+0x490>
 8006714:	9a05      	ldr	r2, [sp, #20]
 8006716:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006718:	4620      	mov	r0, r4
 800671a:	f001 ffb3 	bl	8008684 <__mdiff>
 800671e:	4605      	mov	r5, r0
 8006720:	2800      	cmp	r0, #0
 8006722:	f43f ae69 	beq.w	80063f8 <_strtod_l+0x490>
 8006726:	68c3      	ldr	r3, [r0, #12]
 8006728:	930b      	str	r3, [sp, #44]	; 0x2c
 800672a:	2300      	movs	r3, #0
 800672c:	60c3      	str	r3, [r0, #12]
 800672e:	4631      	mov	r1, r6
 8006730:	f001 ff8c 	bl	800864c <__mcmp>
 8006734:	2800      	cmp	r0, #0
 8006736:	da60      	bge.n	80067fa <_strtod_l+0x892>
 8006738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800673a:	ea53 030a 	orrs.w	r3, r3, sl
 800673e:	f040 8082 	bne.w	8006846 <_strtod_l+0x8de>
 8006742:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006746:	2b00      	cmp	r3, #0
 8006748:	d17d      	bne.n	8006846 <_strtod_l+0x8de>
 800674a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800674e:	0d1b      	lsrs	r3, r3, #20
 8006750:	051b      	lsls	r3, r3, #20
 8006752:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006756:	d976      	bls.n	8006846 <_strtod_l+0x8de>
 8006758:	696b      	ldr	r3, [r5, #20]
 800675a:	b913      	cbnz	r3, 8006762 <_strtod_l+0x7fa>
 800675c:	692b      	ldr	r3, [r5, #16]
 800675e:	2b01      	cmp	r3, #1
 8006760:	dd71      	ble.n	8006846 <_strtod_l+0x8de>
 8006762:	4629      	mov	r1, r5
 8006764:	2201      	movs	r2, #1
 8006766:	4620      	mov	r0, r4
 8006768:	f001 ff00 	bl	800856c <__lshift>
 800676c:	4631      	mov	r1, r6
 800676e:	4605      	mov	r5, r0
 8006770:	f001 ff6c 	bl	800864c <__mcmp>
 8006774:	2800      	cmp	r0, #0
 8006776:	dd66      	ble.n	8006846 <_strtod_l+0x8de>
 8006778:	9904      	ldr	r1, [sp, #16]
 800677a:	4a53      	ldr	r2, [pc, #332]	; (80068c8 <_strtod_l+0x960>)
 800677c:	465b      	mov	r3, fp
 800677e:	2900      	cmp	r1, #0
 8006780:	f000 8081 	beq.w	8006886 <_strtod_l+0x91e>
 8006784:	ea02 010b 	and.w	r1, r2, fp
 8006788:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800678c:	dc7b      	bgt.n	8006886 <_strtod_l+0x91e>
 800678e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006792:	f77f aea9 	ble.w	80064e8 <_strtod_l+0x580>
 8006796:	4b4d      	ldr	r3, [pc, #308]	; (80068cc <_strtod_l+0x964>)
 8006798:	4650      	mov	r0, sl
 800679a:	4659      	mov	r1, fp
 800679c:	2200      	movs	r2, #0
 800679e:	f7f9 ff33 	bl	8000608 <__aeabi_dmul>
 80067a2:	460b      	mov	r3, r1
 80067a4:	4303      	orrs	r3, r0
 80067a6:	bf08      	it	eq
 80067a8:	2322      	moveq	r3, #34	; 0x22
 80067aa:	4682      	mov	sl, r0
 80067ac:	468b      	mov	fp, r1
 80067ae:	bf08      	it	eq
 80067b0:	6023      	streq	r3, [r4, #0]
 80067b2:	e62b      	b.n	800640c <_strtod_l+0x4a4>
 80067b4:	f04f 32ff 	mov.w	r2, #4294967295
 80067b8:	fa02 f303 	lsl.w	r3, r2, r3
 80067bc:	ea03 0a0a 	and.w	sl, r3, sl
 80067c0:	e6e3      	b.n	800658a <_strtod_l+0x622>
 80067c2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80067c6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80067ca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80067ce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80067d2:	fa01 f308 	lsl.w	r3, r1, r8
 80067d6:	9308      	str	r3, [sp, #32]
 80067d8:	910d      	str	r1, [sp, #52]	; 0x34
 80067da:	e746      	b.n	800666a <_strtod_l+0x702>
 80067dc:	2300      	movs	r3, #0
 80067de:	9308      	str	r3, [sp, #32]
 80067e0:	2301      	movs	r3, #1
 80067e2:	930d      	str	r3, [sp, #52]	; 0x34
 80067e4:	e741      	b.n	800666a <_strtod_l+0x702>
 80067e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80067e8:	4642      	mov	r2, r8
 80067ea:	4620      	mov	r0, r4
 80067ec:	f001 febe 	bl	800856c <__lshift>
 80067f0:	9018      	str	r0, [sp, #96]	; 0x60
 80067f2:	2800      	cmp	r0, #0
 80067f4:	f47f af6b 	bne.w	80066ce <_strtod_l+0x766>
 80067f8:	e5fe      	b.n	80063f8 <_strtod_l+0x490>
 80067fa:	465f      	mov	r7, fp
 80067fc:	d16e      	bne.n	80068dc <_strtod_l+0x974>
 80067fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006800:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006804:	b342      	cbz	r2, 8006858 <_strtod_l+0x8f0>
 8006806:	4a32      	ldr	r2, [pc, #200]	; (80068d0 <_strtod_l+0x968>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d128      	bne.n	800685e <_strtod_l+0x8f6>
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	4651      	mov	r1, sl
 8006810:	b1eb      	cbz	r3, 800684e <_strtod_l+0x8e6>
 8006812:	4b2d      	ldr	r3, [pc, #180]	; (80068c8 <_strtod_l+0x960>)
 8006814:	403b      	ands	r3, r7
 8006816:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800681a:	f04f 32ff 	mov.w	r2, #4294967295
 800681e:	d819      	bhi.n	8006854 <_strtod_l+0x8ec>
 8006820:	0d1b      	lsrs	r3, r3, #20
 8006822:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006826:	fa02 f303 	lsl.w	r3, r2, r3
 800682a:	4299      	cmp	r1, r3
 800682c:	d117      	bne.n	800685e <_strtod_l+0x8f6>
 800682e:	4b29      	ldr	r3, [pc, #164]	; (80068d4 <_strtod_l+0x96c>)
 8006830:	429f      	cmp	r7, r3
 8006832:	d102      	bne.n	800683a <_strtod_l+0x8d2>
 8006834:	3101      	adds	r1, #1
 8006836:	f43f addf 	beq.w	80063f8 <_strtod_l+0x490>
 800683a:	4b23      	ldr	r3, [pc, #140]	; (80068c8 <_strtod_l+0x960>)
 800683c:	403b      	ands	r3, r7
 800683e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006842:	f04f 0a00 	mov.w	sl, #0
 8006846:	9b04      	ldr	r3, [sp, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1a4      	bne.n	8006796 <_strtod_l+0x82e>
 800684c:	e5de      	b.n	800640c <_strtod_l+0x4a4>
 800684e:	f04f 33ff 	mov.w	r3, #4294967295
 8006852:	e7ea      	b.n	800682a <_strtod_l+0x8c2>
 8006854:	4613      	mov	r3, r2
 8006856:	e7e8      	b.n	800682a <_strtod_l+0x8c2>
 8006858:	ea53 030a 	orrs.w	r3, r3, sl
 800685c:	d08c      	beq.n	8006778 <_strtod_l+0x810>
 800685e:	9b08      	ldr	r3, [sp, #32]
 8006860:	b1db      	cbz	r3, 800689a <_strtod_l+0x932>
 8006862:	423b      	tst	r3, r7
 8006864:	d0ef      	beq.n	8006846 <_strtod_l+0x8de>
 8006866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006868:	9a04      	ldr	r2, [sp, #16]
 800686a:	4650      	mov	r0, sl
 800686c:	4659      	mov	r1, fp
 800686e:	b1c3      	cbz	r3, 80068a2 <_strtod_l+0x93a>
 8006870:	f7ff fb5c 	bl	8005f2c <sulp>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	ec51 0b18 	vmov	r0, r1, d8
 800687c:	f7f9 fd0e 	bl	800029c <__adddf3>
 8006880:	4682      	mov	sl, r0
 8006882:	468b      	mov	fp, r1
 8006884:	e7df      	b.n	8006846 <_strtod_l+0x8de>
 8006886:	4013      	ands	r3, r2
 8006888:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800688c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006890:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006894:	f04f 3aff 	mov.w	sl, #4294967295
 8006898:	e7d5      	b.n	8006846 <_strtod_l+0x8de>
 800689a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800689c:	ea13 0f0a 	tst.w	r3, sl
 80068a0:	e7e0      	b.n	8006864 <_strtod_l+0x8fc>
 80068a2:	f7ff fb43 	bl	8005f2c <sulp>
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	ec51 0b18 	vmov	r0, r1, d8
 80068ae:	f7f9 fcf3 	bl	8000298 <__aeabi_dsub>
 80068b2:	2200      	movs	r2, #0
 80068b4:	2300      	movs	r3, #0
 80068b6:	4682      	mov	sl, r0
 80068b8:	468b      	mov	fp, r1
 80068ba:	f7fa f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80068be:	2800      	cmp	r0, #0
 80068c0:	d0c1      	beq.n	8006846 <_strtod_l+0x8de>
 80068c2:	e611      	b.n	80064e8 <_strtod_l+0x580>
 80068c4:	fffffc02 	.word	0xfffffc02
 80068c8:	7ff00000 	.word	0x7ff00000
 80068cc:	39500000 	.word	0x39500000
 80068d0:	000fffff 	.word	0x000fffff
 80068d4:	7fefffff 	.word	0x7fefffff
 80068d8:	08009bf8 	.word	0x08009bf8
 80068dc:	4631      	mov	r1, r6
 80068de:	4628      	mov	r0, r5
 80068e0:	f002 f832 	bl	8008948 <__ratio>
 80068e4:	ec59 8b10 	vmov	r8, r9, d0
 80068e8:	ee10 0a10 	vmov	r0, s0
 80068ec:	2200      	movs	r2, #0
 80068ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068f2:	4649      	mov	r1, r9
 80068f4:	f7fa f904 	bl	8000b00 <__aeabi_dcmple>
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d07a      	beq.n	80069f2 <_strtod_l+0xa8a>
 80068fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d04a      	beq.n	8006998 <_strtod_l+0xa30>
 8006902:	4b95      	ldr	r3, [pc, #596]	; (8006b58 <_strtod_l+0xbf0>)
 8006904:	2200      	movs	r2, #0
 8006906:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800690a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006b58 <_strtod_l+0xbf0>
 800690e:	f04f 0800 	mov.w	r8, #0
 8006912:	4b92      	ldr	r3, [pc, #584]	; (8006b5c <_strtod_l+0xbf4>)
 8006914:	403b      	ands	r3, r7
 8006916:	930d      	str	r3, [sp, #52]	; 0x34
 8006918:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800691a:	4b91      	ldr	r3, [pc, #580]	; (8006b60 <_strtod_l+0xbf8>)
 800691c:	429a      	cmp	r2, r3
 800691e:	f040 80b0 	bne.w	8006a82 <_strtod_l+0xb1a>
 8006922:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006926:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800692a:	ec4b ab10 	vmov	d0, sl, fp
 800692e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006932:	f001 ff31 	bl	8008798 <__ulp>
 8006936:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800693a:	ec53 2b10 	vmov	r2, r3, d0
 800693e:	f7f9 fe63 	bl	8000608 <__aeabi_dmul>
 8006942:	4652      	mov	r2, sl
 8006944:	465b      	mov	r3, fp
 8006946:	f7f9 fca9 	bl	800029c <__adddf3>
 800694a:	460b      	mov	r3, r1
 800694c:	4983      	ldr	r1, [pc, #524]	; (8006b5c <_strtod_l+0xbf4>)
 800694e:	4a85      	ldr	r2, [pc, #532]	; (8006b64 <_strtod_l+0xbfc>)
 8006950:	4019      	ands	r1, r3
 8006952:	4291      	cmp	r1, r2
 8006954:	4682      	mov	sl, r0
 8006956:	d960      	bls.n	8006a1a <_strtod_l+0xab2>
 8006958:	ee18 3a90 	vmov	r3, s17
 800695c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006960:	4293      	cmp	r3, r2
 8006962:	d104      	bne.n	800696e <_strtod_l+0xa06>
 8006964:	ee18 3a10 	vmov	r3, s16
 8006968:	3301      	adds	r3, #1
 800696a:	f43f ad45 	beq.w	80063f8 <_strtod_l+0x490>
 800696e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006b70 <_strtod_l+0xc08>
 8006972:	f04f 3aff 	mov.w	sl, #4294967295
 8006976:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006978:	4620      	mov	r0, r4
 800697a:	f001 fbdb 	bl	8008134 <_Bfree>
 800697e:	9905      	ldr	r1, [sp, #20]
 8006980:	4620      	mov	r0, r4
 8006982:	f001 fbd7 	bl	8008134 <_Bfree>
 8006986:	4631      	mov	r1, r6
 8006988:	4620      	mov	r0, r4
 800698a:	f001 fbd3 	bl	8008134 <_Bfree>
 800698e:	4629      	mov	r1, r5
 8006990:	4620      	mov	r0, r4
 8006992:	f001 fbcf 	bl	8008134 <_Bfree>
 8006996:	e61a      	b.n	80065ce <_strtod_l+0x666>
 8006998:	f1ba 0f00 	cmp.w	sl, #0
 800699c:	d11b      	bne.n	80069d6 <_strtod_l+0xa6e>
 800699e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069a2:	b9f3      	cbnz	r3, 80069e2 <_strtod_l+0xa7a>
 80069a4:	4b6c      	ldr	r3, [pc, #432]	; (8006b58 <_strtod_l+0xbf0>)
 80069a6:	2200      	movs	r2, #0
 80069a8:	4640      	mov	r0, r8
 80069aa:	4649      	mov	r1, r9
 80069ac:	f7fa f89e 	bl	8000aec <__aeabi_dcmplt>
 80069b0:	b9d0      	cbnz	r0, 80069e8 <_strtod_l+0xa80>
 80069b2:	4640      	mov	r0, r8
 80069b4:	4649      	mov	r1, r9
 80069b6:	4b6c      	ldr	r3, [pc, #432]	; (8006b68 <_strtod_l+0xc00>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	f7f9 fe25 	bl	8000608 <__aeabi_dmul>
 80069be:	4680      	mov	r8, r0
 80069c0:	4689      	mov	r9, r1
 80069c2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80069c6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80069ca:	9315      	str	r3, [sp, #84]	; 0x54
 80069cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80069d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80069d4:	e79d      	b.n	8006912 <_strtod_l+0x9aa>
 80069d6:	f1ba 0f01 	cmp.w	sl, #1
 80069da:	d102      	bne.n	80069e2 <_strtod_l+0xa7a>
 80069dc:	2f00      	cmp	r7, #0
 80069de:	f43f ad83 	beq.w	80064e8 <_strtod_l+0x580>
 80069e2:	4b62      	ldr	r3, [pc, #392]	; (8006b6c <_strtod_l+0xc04>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	e78e      	b.n	8006906 <_strtod_l+0x99e>
 80069e8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006b68 <_strtod_l+0xc00>
 80069ec:	f04f 0800 	mov.w	r8, #0
 80069f0:	e7e7      	b.n	80069c2 <_strtod_l+0xa5a>
 80069f2:	4b5d      	ldr	r3, [pc, #372]	; (8006b68 <_strtod_l+0xc00>)
 80069f4:	4640      	mov	r0, r8
 80069f6:	4649      	mov	r1, r9
 80069f8:	2200      	movs	r2, #0
 80069fa:	f7f9 fe05 	bl	8000608 <__aeabi_dmul>
 80069fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a00:	4680      	mov	r8, r0
 8006a02:	4689      	mov	r9, r1
 8006a04:	b933      	cbnz	r3, 8006a14 <_strtod_l+0xaac>
 8006a06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a0a:	900e      	str	r0, [sp, #56]	; 0x38
 8006a0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006a12:	e7dd      	b.n	80069d0 <_strtod_l+0xa68>
 8006a14:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006a18:	e7f9      	b.n	8006a0e <_strtod_l+0xaa6>
 8006a1a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006a1e:	9b04      	ldr	r3, [sp, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1a8      	bne.n	8006976 <_strtod_l+0xa0e>
 8006a24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006a28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a2a:	0d1b      	lsrs	r3, r3, #20
 8006a2c:	051b      	lsls	r3, r3, #20
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d1a1      	bne.n	8006976 <_strtod_l+0xa0e>
 8006a32:	4640      	mov	r0, r8
 8006a34:	4649      	mov	r1, r9
 8006a36:	f7fa f947 	bl	8000cc8 <__aeabi_d2lz>
 8006a3a:	f7f9 fdb7 	bl	80005ac <__aeabi_l2d>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4640      	mov	r0, r8
 8006a44:	4649      	mov	r1, r9
 8006a46:	f7f9 fc27 	bl	8000298 <__aeabi_dsub>
 8006a4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a50:	ea43 030a 	orr.w	r3, r3, sl
 8006a54:	4313      	orrs	r3, r2
 8006a56:	4680      	mov	r8, r0
 8006a58:	4689      	mov	r9, r1
 8006a5a:	d055      	beq.n	8006b08 <_strtod_l+0xba0>
 8006a5c:	a336      	add	r3, pc, #216	; (adr r3, 8006b38 <_strtod_l+0xbd0>)
 8006a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a62:	f7fa f843 	bl	8000aec <__aeabi_dcmplt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f47f acd0 	bne.w	800640c <_strtod_l+0x4a4>
 8006a6c:	a334      	add	r3, pc, #208	; (adr r3, 8006b40 <_strtod_l+0xbd8>)
 8006a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a72:	4640      	mov	r0, r8
 8006a74:	4649      	mov	r1, r9
 8006a76:	f7fa f857 	bl	8000b28 <__aeabi_dcmpgt>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	f43f af7b 	beq.w	8006976 <_strtod_l+0xa0e>
 8006a80:	e4c4      	b.n	800640c <_strtod_l+0x4a4>
 8006a82:	9b04      	ldr	r3, [sp, #16]
 8006a84:	b333      	cbz	r3, 8006ad4 <_strtod_l+0xb6c>
 8006a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a88:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a8c:	d822      	bhi.n	8006ad4 <_strtod_l+0xb6c>
 8006a8e:	a32e      	add	r3, pc, #184	; (adr r3, 8006b48 <_strtod_l+0xbe0>)
 8006a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a94:	4640      	mov	r0, r8
 8006a96:	4649      	mov	r1, r9
 8006a98:	f7fa f832 	bl	8000b00 <__aeabi_dcmple>
 8006a9c:	b1a0      	cbz	r0, 8006ac8 <_strtod_l+0xb60>
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	f7fa f889 	bl	8000bb8 <__aeabi_d2uiz>
 8006aa6:	2801      	cmp	r0, #1
 8006aa8:	bf38      	it	cc
 8006aaa:	2001      	movcc	r0, #1
 8006aac:	f7f9 fd32 	bl	8000514 <__aeabi_ui2d>
 8006ab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab2:	4680      	mov	r8, r0
 8006ab4:	4689      	mov	r9, r1
 8006ab6:	bb23      	cbnz	r3, 8006b02 <_strtod_l+0xb9a>
 8006ab8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006abc:	9010      	str	r0, [sp, #64]	; 0x40
 8006abe:	9311      	str	r3, [sp, #68]	; 0x44
 8006ac0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ac4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006acc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ad8:	eeb0 0a48 	vmov.f32	s0, s16
 8006adc:	eef0 0a68 	vmov.f32	s1, s17
 8006ae0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006ae4:	f001 fe58 	bl	8008798 <__ulp>
 8006ae8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006aec:	ec53 2b10 	vmov	r2, r3, d0
 8006af0:	f7f9 fd8a 	bl	8000608 <__aeabi_dmul>
 8006af4:	ec53 2b18 	vmov	r2, r3, d8
 8006af8:	f7f9 fbd0 	bl	800029c <__adddf3>
 8006afc:	4682      	mov	sl, r0
 8006afe:	468b      	mov	fp, r1
 8006b00:	e78d      	b.n	8006a1e <_strtod_l+0xab6>
 8006b02:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006b06:	e7db      	b.n	8006ac0 <_strtod_l+0xb58>
 8006b08:	a311      	add	r3, pc, #68	; (adr r3, 8006b50 <_strtod_l+0xbe8>)
 8006b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0e:	f7f9 ffed 	bl	8000aec <__aeabi_dcmplt>
 8006b12:	e7b2      	b.n	8006a7a <_strtod_l+0xb12>
 8006b14:	2300      	movs	r3, #0
 8006b16:	930a      	str	r3, [sp, #40]	; 0x28
 8006b18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b1c:	6013      	str	r3, [r2, #0]
 8006b1e:	f7ff ba6b 	b.w	8005ff8 <_strtod_l+0x90>
 8006b22:	2a65      	cmp	r2, #101	; 0x65
 8006b24:	f43f ab5f 	beq.w	80061e6 <_strtod_l+0x27e>
 8006b28:	2a45      	cmp	r2, #69	; 0x45
 8006b2a:	f43f ab5c 	beq.w	80061e6 <_strtod_l+0x27e>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	f7ff bb94 	b.w	800625c <_strtod_l+0x2f4>
 8006b34:	f3af 8000 	nop.w
 8006b38:	94a03595 	.word	0x94a03595
 8006b3c:	3fdfffff 	.word	0x3fdfffff
 8006b40:	35afe535 	.word	0x35afe535
 8006b44:	3fe00000 	.word	0x3fe00000
 8006b48:	ffc00000 	.word	0xffc00000
 8006b4c:	41dfffff 	.word	0x41dfffff
 8006b50:	94a03595 	.word	0x94a03595
 8006b54:	3fcfffff 	.word	0x3fcfffff
 8006b58:	3ff00000 	.word	0x3ff00000
 8006b5c:	7ff00000 	.word	0x7ff00000
 8006b60:	7fe00000 	.word	0x7fe00000
 8006b64:	7c9fffff 	.word	0x7c9fffff
 8006b68:	3fe00000 	.word	0x3fe00000
 8006b6c:	bff00000 	.word	0xbff00000
 8006b70:	7fefffff 	.word	0x7fefffff

08006b74 <_strtod_r>:
 8006b74:	4b01      	ldr	r3, [pc, #4]	; (8006b7c <_strtod_r+0x8>)
 8006b76:	f7ff b9f7 	b.w	8005f68 <_strtod_l>
 8006b7a:	bf00      	nop
 8006b7c:	2000008c 	.word	0x2000008c

08006b80 <_strtol_l.constprop.0>:
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b86:	d001      	beq.n	8006b8c <_strtol_l.constprop.0+0xc>
 8006b88:	2b24      	cmp	r3, #36	; 0x24
 8006b8a:	d906      	bls.n	8006b9a <_strtol_l.constprop.0+0x1a>
 8006b8c:	f7fe fafc 	bl	8005188 <__errno>
 8006b90:	2316      	movs	r3, #22
 8006b92:	6003      	str	r3, [r0, #0]
 8006b94:	2000      	movs	r0, #0
 8006b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b9a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006c80 <_strtol_l.constprop.0+0x100>
 8006b9e:	460d      	mov	r5, r1
 8006ba0:	462e      	mov	r6, r5
 8006ba2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ba6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006baa:	f017 0708 	ands.w	r7, r7, #8
 8006bae:	d1f7      	bne.n	8006ba0 <_strtol_l.constprop.0+0x20>
 8006bb0:	2c2d      	cmp	r4, #45	; 0x2d
 8006bb2:	d132      	bne.n	8006c1a <_strtol_l.constprop.0+0x9a>
 8006bb4:	782c      	ldrb	r4, [r5, #0]
 8006bb6:	2701      	movs	r7, #1
 8006bb8:	1cb5      	adds	r5, r6, #2
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d05b      	beq.n	8006c76 <_strtol_l.constprop.0+0xf6>
 8006bbe:	2b10      	cmp	r3, #16
 8006bc0:	d109      	bne.n	8006bd6 <_strtol_l.constprop.0+0x56>
 8006bc2:	2c30      	cmp	r4, #48	; 0x30
 8006bc4:	d107      	bne.n	8006bd6 <_strtol_l.constprop.0+0x56>
 8006bc6:	782c      	ldrb	r4, [r5, #0]
 8006bc8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006bcc:	2c58      	cmp	r4, #88	; 0x58
 8006bce:	d14d      	bne.n	8006c6c <_strtol_l.constprop.0+0xec>
 8006bd0:	786c      	ldrb	r4, [r5, #1]
 8006bd2:	2310      	movs	r3, #16
 8006bd4:	3502      	adds	r5, #2
 8006bd6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006bda:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bde:	f04f 0c00 	mov.w	ip, #0
 8006be2:	fbb8 f9f3 	udiv	r9, r8, r3
 8006be6:	4666      	mov	r6, ip
 8006be8:	fb03 8a19 	mls	sl, r3, r9, r8
 8006bec:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006bf0:	f1be 0f09 	cmp.w	lr, #9
 8006bf4:	d816      	bhi.n	8006c24 <_strtol_l.constprop.0+0xa4>
 8006bf6:	4674      	mov	r4, lr
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	dd24      	ble.n	8006c46 <_strtol_l.constprop.0+0xc6>
 8006bfc:	f1bc 0f00 	cmp.w	ip, #0
 8006c00:	db1e      	blt.n	8006c40 <_strtol_l.constprop.0+0xc0>
 8006c02:	45b1      	cmp	r9, r6
 8006c04:	d31c      	bcc.n	8006c40 <_strtol_l.constprop.0+0xc0>
 8006c06:	d101      	bne.n	8006c0c <_strtol_l.constprop.0+0x8c>
 8006c08:	45a2      	cmp	sl, r4
 8006c0a:	db19      	blt.n	8006c40 <_strtol_l.constprop.0+0xc0>
 8006c0c:	fb06 4603 	mla	r6, r6, r3, r4
 8006c10:	f04f 0c01 	mov.w	ip, #1
 8006c14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c18:	e7e8      	b.n	8006bec <_strtol_l.constprop.0+0x6c>
 8006c1a:	2c2b      	cmp	r4, #43	; 0x2b
 8006c1c:	bf04      	itt	eq
 8006c1e:	782c      	ldrbeq	r4, [r5, #0]
 8006c20:	1cb5      	addeq	r5, r6, #2
 8006c22:	e7ca      	b.n	8006bba <_strtol_l.constprop.0+0x3a>
 8006c24:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006c28:	f1be 0f19 	cmp.w	lr, #25
 8006c2c:	d801      	bhi.n	8006c32 <_strtol_l.constprop.0+0xb2>
 8006c2e:	3c37      	subs	r4, #55	; 0x37
 8006c30:	e7e2      	b.n	8006bf8 <_strtol_l.constprop.0+0x78>
 8006c32:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006c36:	f1be 0f19 	cmp.w	lr, #25
 8006c3a:	d804      	bhi.n	8006c46 <_strtol_l.constprop.0+0xc6>
 8006c3c:	3c57      	subs	r4, #87	; 0x57
 8006c3e:	e7db      	b.n	8006bf8 <_strtol_l.constprop.0+0x78>
 8006c40:	f04f 3cff 	mov.w	ip, #4294967295
 8006c44:	e7e6      	b.n	8006c14 <_strtol_l.constprop.0+0x94>
 8006c46:	f1bc 0f00 	cmp.w	ip, #0
 8006c4a:	da05      	bge.n	8006c58 <_strtol_l.constprop.0+0xd8>
 8006c4c:	2322      	movs	r3, #34	; 0x22
 8006c4e:	6003      	str	r3, [r0, #0]
 8006c50:	4646      	mov	r6, r8
 8006c52:	b942      	cbnz	r2, 8006c66 <_strtol_l.constprop.0+0xe6>
 8006c54:	4630      	mov	r0, r6
 8006c56:	e79e      	b.n	8006b96 <_strtol_l.constprop.0+0x16>
 8006c58:	b107      	cbz	r7, 8006c5c <_strtol_l.constprop.0+0xdc>
 8006c5a:	4276      	negs	r6, r6
 8006c5c:	2a00      	cmp	r2, #0
 8006c5e:	d0f9      	beq.n	8006c54 <_strtol_l.constprop.0+0xd4>
 8006c60:	f1bc 0f00 	cmp.w	ip, #0
 8006c64:	d000      	beq.n	8006c68 <_strtol_l.constprop.0+0xe8>
 8006c66:	1e69      	subs	r1, r5, #1
 8006c68:	6011      	str	r1, [r2, #0]
 8006c6a:	e7f3      	b.n	8006c54 <_strtol_l.constprop.0+0xd4>
 8006c6c:	2430      	movs	r4, #48	; 0x30
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1b1      	bne.n	8006bd6 <_strtol_l.constprop.0+0x56>
 8006c72:	2308      	movs	r3, #8
 8006c74:	e7af      	b.n	8006bd6 <_strtol_l.constprop.0+0x56>
 8006c76:	2c30      	cmp	r4, #48	; 0x30
 8006c78:	d0a5      	beq.n	8006bc6 <_strtol_l.constprop.0+0x46>
 8006c7a:	230a      	movs	r3, #10
 8006c7c:	e7ab      	b.n	8006bd6 <_strtol_l.constprop.0+0x56>
 8006c7e:	bf00      	nop
 8006c80:	08009c21 	.word	0x08009c21

08006c84 <_strtol_r>:
 8006c84:	f7ff bf7c 	b.w	8006b80 <_strtol_l.constprop.0>

08006c88 <quorem>:
 8006c88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	6903      	ldr	r3, [r0, #16]
 8006c8e:	690c      	ldr	r4, [r1, #16]
 8006c90:	42a3      	cmp	r3, r4
 8006c92:	4607      	mov	r7, r0
 8006c94:	f2c0 8081 	blt.w	8006d9a <quorem+0x112>
 8006c98:	3c01      	subs	r4, #1
 8006c9a:	f101 0814 	add.w	r8, r1, #20
 8006c9e:	f100 0514 	add.w	r5, r0, #20
 8006ca2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ca6:	9301      	str	r3, [sp, #4]
 8006ca8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006cb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cc0:	d331      	bcc.n	8006d26 <quorem+0x9e>
 8006cc2:	f04f 0e00 	mov.w	lr, #0
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	46ac      	mov	ip, r5
 8006cca:	46f2      	mov	sl, lr
 8006ccc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cd0:	b293      	uxth	r3, r2
 8006cd2:	fb06 e303 	mla	r3, r6, r3, lr
 8006cd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	ebaa 0303 	sub.w	r3, sl, r3
 8006ce0:	f8dc a000 	ldr.w	sl, [ip]
 8006ce4:	0c12      	lsrs	r2, r2, #16
 8006ce6:	fa13 f38a 	uxtah	r3, r3, sl
 8006cea:	fb06 e202 	mla	r2, r6, r2, lr
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	9b00      	ldr	r3, [sp, #0]
 8006cf2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006cf6:	b292      	uxth	r2, r2
 8006cf8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006cfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d00:	f8bd 3000 	ldrh.w	r3, [sp]
 8006d04:	4581      	cmp	r9, r0
 8006d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d0a:	f84c 3b04 	str.w	r3, [ip], #4
 8006d0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d12:	d2db      	bcs.n	8006ccc <quorem+0x44>
 8006d14:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d18:	b92b      	cbnz	r3, 8006d26 <quorem+0x9e>
 8006d1a:	9b01      	ldr	r3, [sp, #4]
 8006d1c:	3b04      	subs	r3, #4
 8006d1e:	429d      	cmp	r5, r3
 8006d20:	461a      	mov	r2, r3
 8006d22:	d32e      	bcc.n	8006d82 <quorem+0xfa>
 8006d24:	613c      	str	r4, [r7, #16]
 8006d26:	4638      	mov	r0, r7
 8006d28:	f001 fc90 	bl	800864c <__mcmp>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	db24      	blt.n	8006d7a <quorem+0xf2>
 8006d30:	3601      	adds	r6, #1
 8006d32:	4628      	mov	r0, r5
 8006d34:	f04f 0c00 	mov.w	ip, #0
 8006d38:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d3c:	f8d0 e000 	ldr.w	lr, [r0]
 8006d40:	b293      	uxth	r3, r2
 8006d42:	ebac 0303 	sub.w	r3, ip, r3
 8006d46:	0c12      	lsrs	r2, r2, #16
 8006d48:	fa13 f38e 	uxtah	r3, r3, lr
 8006d4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d5a:	45c1      	cmp	r9, r8
 8006d5c:	f840 3b04 	str.w	r3, [r0], #4
 8006d60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d64:	d2e8      	bcs.n	8006d38 <quorem+0xb0>
 8006d66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d6e:	b922      	cbnz	r2, 8006d7a <quorem+0xf2>
 8006d70:	3b04      	subs	r3, #4
 8006d72:	429d      	cmp	r5, r3
 8006d74:	461a      	mov	r2, r3
 8006d76:	d30a      	bcc.n	8006d8e <quorem+0x106>
 8006d78:	613c      	str	r4, [r7, #16]
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	b003      	add	sp, #12
 8006d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d82:	6812      	ldr	r2, [r2, #0]
 8006d84:	3b04      	subs	r3, #4
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	d1cc      	bne.n	8006d24 <quorem+0x9c>
 8006d8a:	3c01      	subs	r4, #1
 8006d8c:	e7c7      	b.n	8006d1e <quorem+0x96>
 8006d8e:	6812      	ldr	r2, [r2, #0]
 8006d90:	3b04      	subs	r3, #4
 8006d92:	2a00      	cmp	r2, #0
 8006d94:	d1f0      	bne.n	8006d78 <quorem+0xf0>
 8006d96:	3c01      	subs	r4, #1
 8006d98:	e7eb      	b.n	8006d72 <quorem+0xea>
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	e7ee      	b.n	8006d7c <quorem+0xf4>
	...

08006da0 <_dtoa_r>:
 8006da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006da4:	ed2d 8b04 	vpush	{d8-d9}
 8006da8:	ec57 6b10 	vmov	r6, r7, d0
 8006dac:	b093      	sub	sp, #76	; 0x4c
 8006dae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006db0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006db4:	9106      	str	r1, [sp, #24]
 8006db6:	ee10 aa10 	vmov	sl, s0
 8006dba:	4604      	mov	r4, r0
 8006dbc:	9209      	str	r2, [sp, #36]	; 0x24
 8006dbe:	930c      	str	r3, [sp, #48]	; 0x30
 8006dc0:	46bb      	mov	fp, r7
 8006dc2:	b975      	cbnz	r5, 8006de2 <_dtoa_r+0x42>
 8006dc4:	2010      	movs	r0, #16
 8006dc6:	f001 f94d 	bl	8008064 <malloc>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	6260      	str	r0, [r4, #36]	; 0x24
 8006dce:	b920      	cbnz	r0, 8006dda <_dtoa_r+0x3a>
 8006dd0:	4ba7      	ldr	r3, [pc, #668]	; (8007070 <_dtoa_r+0x2d0>)
 8006dd2:	21ea      	movs	r1, #234	; 0xea
 8006dd4:	48a7      	ldr	r0, [pc, #668]	; (8007074 <_dtoa_r+0x2d4>)
 8006dd6:	f002 f8bd 	bl	8008f54 <__assert_func>
 8006dda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006dde:	6005      	str	r5, [r0, #0]
 8006de0:	60c5      	str	r5, [r0, #12]
 8006de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006de4:	6819      	ldr	r1, [r3, #0]
 8006de6:	b151      	cbz	r1, 8006dfe <_dtoa_r+0x5e>
 8006de8:	685a      	ldr	r2, [r3, #4]
 8006dea:	604a      	str	r2, [r1, #4]
 8006dec:	2301      	movs	r3, #1
 8006dee:	4093      	lsls	r3, r2
 8006df0:	608b      	str	r3, [r1, #8]
 8006df2:	4620      	mov	r0, r4
 8006df4:	f001 f99e 	bl	8008134 <_Bfree>
 8006df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	1e3b      	subs	r3, r7, #0
 8006e00:	bfaa      	itet	ge
 8006e02:	2300      	movge	r3, #0
 8006e04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006e08:	f8c8 3000 	strge.w	r3, [r8]
 8006e0c:	4b9a      	ldr	r3, [pc, #616]	; (8007078 <_dtoa_r+0x2d8>)
 8006e0e:	bfbc      	itt	lt
 8006e10:	2201      	movlt	r2, #1
 8006e12:	f8c8 2000 	strlt.w	r2, [r8]
 8006e16:	ea33 030b 	bics.w	r3, r3, fp
 8006e1a:	d11b      	bne.n	8006e54 <_dtoa_r+0xb4>
 8006e1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e22:	6013      	str	r3, [r2, #0]
 8006e24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e28:	4333      	orrs	r3, r6
 8006e2a:	f000 8592 	beq.w	8007952 <_dtoa_r+0xbb2>
 8006e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e30:	b963      	cbnz	r3, 8006e4c <_dtoa_r+0xac>
 8006e32:	4b92      	ldr	r3, [pc, #584]	; (800707c <_dtoa_r+0x2dc>)
 8006e34:	e022      	b.n	8006e7c <_dtoa_r+0xdc>
 8006e36:	4b92      	ldr	r3, [pc, #584]	; (8007080 <_dtoa_r+0x2e0>)
 8006e38:	9301      	str	r3, [sp, #4]
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	9801      	ldr	r0, [sp, #4]
 8006e42:	b013      	add	sp, #76	; 0x4c
 8006e44:	ecbd 8b04 	vpop	{d8-d9}
 8006e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e4c:	4b8b      	ldr	r3, [pc, #556]	; (800707c <_dtoa_r+0x2dc>)
 8006e4e:	9301      	str	r3, [sp, #4]
 8006e50:	3303      	adds	r3, #3
 8006e52:	e7f3      	b.n	8006e3c <_dtoa_r+0x9c>
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	4650      	mov	r0, sl
 8006e5a:	4659      	mov	r1, fp
 8006e5c:	f7f9 fe3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e60:	ec4b ab19 	vmov	d9, sl, fp
 8006e64:	4680      	mov	r8, r0
 8006e66:	b158      	cbz	r0, 8006e80 <_dtoa_r+0xe0>
 8006e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	6013      	str	r3, [r2, #0]
 8006e6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 856b 	beq.w	800794c <_dtoa_r+0xbac>
 8006e76:	4883      	ldr	r0, [pc, #524]	; (8007084 <_dtoa_r+0x2e4>)
 8006e78:	6018      	str	r0, [r3, #0]
 8006e7a:	1e43      	subs	r3, r0, #1
 8006e7c:	9301      	str	r3, [sp, #4]
 8006e7e:	e7df      	b.n	8006e40 <_dtoa_r+0xa0>
 8006e80:	ec4b ab10 	vmov	d0, sl, fp
 8006e84:	aa10      	add	r2, sp, #64	; 0x40
 8006e86:	a911      	add	r1, sp, #68	; 0x44
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f001 fd01 	bl	8008890 <__d2b>
 8006e8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006e92:	ee08 0a10 	vmov	s16, r0
 8006e96:	2d00      	cmp	r5, #0
 8006e98:	f000 8084 	beq.w	8006fa4 <_dtoa_r+0x204>
 8006e9c:	ee19 3a90 	vmov	r3, s19
 8006ea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ea4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006ea8:	4656      	mov	r6, sl
 8006eaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006eae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006eb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006eb6:	4b74      	ldr	r3, [pc, #464]	; (8007088 <_dtoa_r+0x2e8>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	4630      	mov	r0, r6
 8006ebc:	4639      	mov	r1, r7
 8006ebe:	f7f9 f9eb 	bl	8000298 <__aeabi_dsub>
 8006ec2:	a365      	add	r3, pc, #404	; (adr r3, 8007058 <_dtoa_r+0x2b8>)
 8006ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec8:	f7f9 fb9e 	bl	8000608 <__aeabi_dmul>
 8006ecc:	a364      	add	r3, pc, #400	; (adr r3, 8007060 <_dtoa_r+0x2c0>)
 8006ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed2:	f7f9 f9e3 	bl	800029c <__adddf3>
 8006ed6:	4606      	mov	r6, r0
 8006ed8:	4628      	mov	r0, r5
 8006eda:	460f      	mov	r7, r1
 8006edc:	f7f9 fb2a 	bl	8000534 <__aeabi_i2d>
 8006ee0:	a361      	add	r3, pc, #388	; (adr r3, 8007068 <_dtoa_r+0x2c8>)
 8006ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee6:	f7f9 fb8f 	bl	8000608 <__aeabi_dmul>
 8006eea:	4602      	mov	r2, r0
 8006eec:	460b      	mov	r3, r1
 8006eee:	4630      	mov	r0, r6
 8006ef0:	4639      	mov	r1, r7
 8006ef2:	f7f9 f9d3 	bl	800029c <__adddf3>
 8006ef6:	4606      	mov	r6, r0
 8006ef8:	460f      	mov	r7, r1
 8006efa:	f7f9 fe35 	bl	8000b68 <__aeabi_d2iz>
 8006efe:	2200      	movs	r2, #0
 8006f00:	9000      	str	r0, [sp, #0]
 8006f02:	2300      	movs	r3, #0
 8006f04:	4630      	mov	r0, r6
 8006f06:	4639      	mov	r1, r7
 8006f08:	f7f9 fdf0 	bl	8000aec <__aeabi_dcmplt>
 8006f0c:	b150      	cbz	r0, 8006f24 <_dtoa_r+0x184>
 8006f0e:	9800      	ldr	r0, [sp, #0]
 8006f10:	f7f9 fb10 	bl	8000534 <__aeabi_i2d>
 8006f14:	4632      	mov	r2, r6
 8006f16:	463b      	mov	r3, r7
 8006f18:	f7f9 fdde 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f1c:	b910      	cbnz	r0, 8006f24 <_dtoa_r+0x184>
 8006f1e:	9b00      	ldr	r3, [sp, #0]
 8006f20:	3b01      	subs	r3, #1
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	9b00      	ldr	r3, [sp, #0]
 8006f26:	2b16      	cmp	r3, #22
 8006f28:	d85a      	bhi.n	8006fe0 <_dtoa_r+0x240>
 8006f2a:	9a00      	ldr	r2, [sp, #0]
 8006f2c:	4b57      	ldr	r3, [pc, #348]	; (800708c <_dtoa_r+0x2ec>)
 8006f2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f36:	ec51 0b19 	vmov	r0, r1, d9
 8006f3a:	f7f9 fdd7 	bl	8000aec <__aeabi_dcmplt>
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	d050      	beq.n	8006fe4 <_dtoa_r+0x244>
 8006f42:	9b00      	ldr	r3, [sp, #0]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f4e:	1b5d      	subs	r5, r3, r5
 8006f50:	1e6b      	subs	r3, r5, #1
 8006f52:	9305      	str	r3, [sp, #20]
 8006f54:	bf45      	ittet	mi
 8006f56:	f1c5 0301 	rsbmi	r3, r5, #1
 8006f5a:	9304      	strmi	r3, [sp, #16]
 8006f5c:	2300      	movpl	r3, #0
 8006f5e:	2300      	movmi	r3, #0
 8006f60:	bf4c      	ite	mi
 8006f62:	9305      	strmi	r3, [sp, #20]
 8006f64:	9304      	strpl	r3, [sp, #16]
 8006f66:	9b00      	ldr	r3, [sp, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	db3d      	blt.n	8006fe8 <_dtoa_r+0x248>
 8006f6c:	9b05      	ldr	r3, [sp, #20]
 8006f6e:	9a00      	ldr	r2, [sp, #0]
 8006f70:	920a      	str	r2, [sp, #40]	; 0x28
 8006f72:	4413      	add	r3, r2
 8006f74:	9305      	str	r3, [sp, #20]
 8006f76:	2300      	movs	r3, #0
 8006f78:	9307      	str	r3, [sp, #28]
 8006f7a:	9b06      	ldr	r3, [sp, #24]
 8006f7c:	2b09      	cmp	r3, #9
 8006f7e:	f200 8089 	bhi.w	8007094 <_dtoa_r+0x2f4>
 8006f82:	2b05      	cmp	r3, #5
 8006f84:	bfc4      	itt	gt
 8006f86:	3b04      	subgt	r3, #4
 8006f88:	9306      	strgt	r3, [sp, #24]
 8006f8a:	9b06      	ldr	r3, [sp, #24]
 8006f8c:	f1a3 0302 	sub.w	r3, r3, #2
 8006f90:	bfcc      	ite	gt
 8006f92:	2500      	movgt	r5, #0
 8006f94:	2501      	movle	r5, #1
 8006f96:	2b03      	cmp	r3, #3
 8006f98:	f200 8087 	bhi.w	80070aa <_dtoa_r+0x30a>
 8006f9c:	e8df f003 	tbb	[pc, r3]
 8006fa0:	59383a2d 	.word	0x59383a2d
 8006fa4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006fa8:	441d      	add	r5, r3
 8006faa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006fae:	2b20      	cmp	r3, #32
 8006fb0:	bfc1      	itttt	gt
 8006fb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006fba:	fa0b f303 	lslgt.w	r3, fp, r3
 8006fbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fc2:	bfda      	itte	le
 8006fc4:	f1c3 0320 	rsble	r3, r3, #32
 8006fc8:	fa06 f003 	lslle.w	r0, r6, r3
 8006fcc:	4318      	orrgt	r0, r3
 8006fce:	f7f9 faa1 	bl	8000514 <__aeabi_ui2d>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006fda:	3d01      	subs	r5, #1
 8006fdc:	930e      	str	r3, [sp, #56]	; 0x38
 8006fde:	e76a      	b.n	8006eb6 <_dtoa_r+0x116>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e7b2      	b.n	8006f4a <_dtoa_r+0x1aa>
 8006fe4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006fe6:	e7b1      	b.n	8006f4c <_dtoa_r+0x1ac>
 8006fe8:	9b04      	ldr	r3, [sp, #16]
 8006fea:	9a00      	ldr	r2, [sp, #0]
 8006fec:	1a9b      	subs	r3, r3, r2
 8006fee:	9304      	str	r3, [sp, #16]
 8006ff0:	4253      	negs	r3, r2
 8006ff2:	9307      	str	r3, [sp, #28]
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ff8:	e7bf      	b.n	8006f7a <_dtoa_r+0x1da>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	9308      	str	r3, [sp, #32]
 8006ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007000:	2b00      	cmp	r3, #0
 8007002:	dc55      	bgt.n	80070b0 <_dtoa_r+0x310>
 8007004:	2301      	movs	r3, #1
 8007006:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800700a:	461a      	mov	r2, r3
 800700c:	9209      	str	r2, [sp, #36]	; 0x24
 800700e:	e00c      	b.n	800702a <_dtoa_r+0x28a>
 8007010:	2301      	movs	r3, #1
 8007012:	e7f3      	b.n	8006ffc <_dtoa_r+0x25c>
 8007014:	2300      	movs	r3, #0
 8007016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007018:	9308      	str	r3, [sp, #32]
 800701a:	9b00      	ldr	r3, [sp, #0]
 800701c:	4413      	add	r3, r2
 800701e:	9302      	str	r3, [sp, #8]
 8007020:	3301      	adds	r3, #1
 8007022:	2b01      	cmp	r3, #1
 8007024:	9303      	str	r3, [sp, #12]
 8007026:	bfb8      	it	lt
 8007028:	2301      	movlt	r3, #1
 800702a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800702c:	2200      	movs	r2, #0
 800702e:	6042      	str	r2, [r0, #4]
 8007030:	2204      	movs	r2, #4
 8007032:	f102 0614 	add.w	r6, r2, #20
 8007036:	429e      	cmp	r6, r3
 8007038:	6841      	ldr	r1, [r0, #4]
 800703a:	d93d      	bls.n	80070b8 <_dtoa_r+0x318>
 800703c:	4620      	mov	r0, r4
 800703e:	f001 f839 	bl	80080b4 <_Balloc>
 8007042:	9001      	str	r0, [sp, #4]
 8007044:	2800      	cmp	r0, #0
 8007046:	d13b      	bne.n	80070c0 <_dtoa_r+0x320>
 8007048:	4b11      	ldr	r3, [pc, #68]	; (8007090 <_dtoa_r+0x2f0>)
 800704a:	4602      	mov	r2, r0
 800704c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007050:	e6c0      	b.n	8006dd4 <_dtoa_r+0x34>
 8007052:	2301      	movs	r3, #1
 8007054:	e7df      	b.n	8007016 <_dtoa_r+0x276>
 8007056:	bf00      	nop
 8007058:	636f4361 	.word	0x636f4361
 800705c:	3fd287a7 	.word	0x3fd287a7
 8007060:	8b60c8b3 	.word	0x8b60c8b3
 8007064:	3fc68a28 	.word	0x3fc68a28
 8007068:	509f79fb 	.word	0x509f79fb
 800706c:	3fd34413 	.word	0x3fd34413
 8007070:	08009d2e 	.word	0x08009d2e
 8007074:	08009d45 	.word	0x08009d45
 8007078:	7ff00000 	.word	0x7ff00000
 800707c:	08009d2a 	.word	0x08009d2a
 8007080:	08009d21 	.word	0x08009d21
 8007084:	08009ba1 	.word	0x08009ba1
 8007088:	3ff80000 	.word	0x3ff80000
 800708c:	08009eb0 	.word	0x08009eb0
 8007090:	08009da0 	.word	0x08009da0
 8007094:	2501      	movs	r5, #1
 8007096:	2300      	movs	r3, #0
 8007098:	9306      	str	r3, [sp, #24]
 800709a:	9508      	str	r5, [sp, #32]
 800709c:	f04f 33ff 	mov.w	r3, #4294967295
 80070a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070a4:	2200      	movs	r2, #0
 80070a6:	2312      	movs	r3, #18
 80070a8:	e7b0      	b.n	800700c <_dtoa_r+0x26c>
 80070aa:	2301      	movs	r3, #1
 80070ac:	9308      	str	r3, [sp, #32]
 80070ae:	e7f5      	b.n	800709c <_dtoa_r+0x2fc>
 80070b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070b6:	e7b8      	b.n	800702a <_dtoa_r+0x28a>
 80070b8:	3101      	adds	r1, #1
 80070ba:	6041      	str	r1, [r0, #4]
 80070bc:	0052      	lsls	r2, r2, #1
 80070be:	e7b8      	b.n	8007032 <_dtoa_r+0x292>
 80070c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070c2:	9a01      	ldr	r2, [sp, #4]
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	9b03      	ldr	r3, [sp, #12]
 80070c8:	2b0e      	cmp	r3, #14
 80070ca:	f200 809d 	bhi.w	8007208 <_dtoa_r+0x468>
 80070ce:	2d00      	cmp	r5, #0
 80070d0:	f000 809a 	beq.w	8007208 <_dtoa_r+0x468>
 80070d4:	9b00      	ldr	r3, [sp, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	dd32      	ble.n	8007140 <_dtoa_r+0x3a0>
 80070da:	4ab7      	ldr	r2, [pc, #732]	; (80073b8 <_dtoa_r+0x618>)
 80070dc:	f003 030f 	and.w	r3, r3, #15
 80070e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070e8:	9b00      	ldr	r3, [sp, #0]
 80070ea:	05d8      	lsls	r0, r3, #23
 80070ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80070f0:	d516      	bpl.n	8007120 <_dtoa_r+0x380>
 80070f2:	4bb2      	ldr	r3, [pc, #712]	; (80073bc <_dtoa_r+0x61c>)
 80070f4:	ec51 0b19 	vmov	r0, r1, d9
 80070f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070fc:	f7f9 fbae 	bl	800085c <__aeabi_ddiv>
 8007100:	f007 070f 	and.w	r7, r7, #15
 8007104:	4682      	mov	sl, r0
 8007106:	468b      	mov	fp, r1
 8007108:	2503      	movs	r5, #3
 800710a:	4eac      	ldr	r6, [pc, #688]	; (80073bc <_dtoa_r+0x61c>)
 800710c:	b957      	cbnz	r7, 8007124 <_dtoa_r+0x384>
 800710e:	4642      	mov	r2, r8
 8007110:	464b      	mov	r3, r9
 8007112:	4650      	mov	r0, sl
 8007114:	4659      	mov	r1, fp
 8007116:	f7f9 fba1 	bl	800085c <__aeabi_ddiv>
 800711a:	4682      	mov	sl, r0
 800711c:	468b      	mov	fp, r1
 800711e:	e028      	b.n	8007172 <_dtoa_r+0x3d2>
 8007120:	2502      	movs	r5, #2
 8007122:	e7f2      	b.n	800710a <_dtoa_r+0x36a>
 8007124:	07f9      	lsls	r1, r7, #31
 8007126:	d508      	bpl.n	800713a <_dtoa_r+0x39a>
 8007128:	4640      	mov	r0, r8
 800712a:	4649      	mov	r1, r9
 800712c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007130:	f7f9 fa6a 	bl	8000608 <__aeabi_dmul>
 8007134:	3501      	adds	r5, #1
 8007136:	4680      	mov	r8, r0
 8007138:	4689      	mov	r9, r1
 800713a:	107f      	asrs	r7, r7, #1
 800713c:	3608      	adds	r6, #8
 800713e:	e7e5      	b.n	800710c <_dtoa_r+0x36c>
 8007140:	f000 809b 	beq.w	800727a <_dtoa_r+0x4da>
 8007144:	9b00      	ldr	r3, [sp, #0]
 8007146:	4f9d      	ldr	r7, [pc, #628]	; (80073bc <_dtoa_r+0x61c>)
 8007148:	425e      	negs	r6, r3
 800714a:	4b9b      	ldr	r3, [pc, #620]	; (80073b8 <_dtoa_r+0x618>)
 800714c:	f006 020f 	and.w	r2, r6, #15
 8007150:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007158:	ec51 0b19 	vmov	r0, r1, d9
 800715c:	f7f9 fa54 	bl	8000608 <__aeabi_dmul>
 8007160:	1136      	asrs	r6, r6, #4
 8007162:	4682      	mov	sl, r0
 8007164:	468b      	mov	fp, r1
 8007166:	2300      	movs	r3, #0
 8007168:	2502      	movs	r5, #2
 800716a:	2e00      	cmp	r6, #0
 800716c:	d17a      	bne.n	8007264 <_dtoa_r+0x4c4>
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1d3      	bne.n	800711a <_dtoa_r+0x37a>
 8007172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 8082 	beq.w	800727e <_dtoa_r+0x4de>
 800717a:	4b91      	ldr	r3, [pc, #580]	; (80073c0 <_dtoa_r+0x620>)
 800717c:	2200      	movs	r2, #0
 800717e:	4650      	mov	r0, sl
 8007180:	4659      	mov	r1, fp
 8007182:	f7f9 fcb3 	bl	8000aec <__aeabi_dcmplt>
 8007186:	2800      	cmp	r0, #0
 8007188:	d079      	beq.n	800727e <_dtoa_r+0x4de>
 800718a:	9b03      	ldr	r3, [sp, #12]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d076      	beq.n	800727e <_dtoa_r+0x4de>
 8007190:	9b02      	ldr	r3, [sp, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	dd36      	ble.n	8007204 <_dtoa_r+0x464>
 8007196:	9b00      	ldr	r3, [sp, #0]
 8007198:	4650      	mov	r0, sl
 800719a:	4659      	mov	r1, fp
 800719c:	1e5f      	subs	r7, r3, #1
 800719e:	2200      	movs	r2, #0
 80071a0:	4b88      	ldr	r3, [pc, #544]	; (80073c4 <_dtoa_r+0x624>)
 80071a2:	f7f9 fa31 	bl	8000608 <__aeabi_dmul>
 80071a6:	9e02      	ldr	r6, [sp, #8]
 80071a8:	4682      	mov	sl, r0
 80071aa:	468b      	mov	fp, r1
 80071ac:	3501      	adds	r5, #1
 80071ae:	4628      	mov	r0, r5
 80071b0:	f7f9 f9c0 	bl	8000534 <__aeabi_i2d>
 80071b4:	4652      	mov	r2, sl
 80071b6:	465b      	mov	r3, fp
 80071b8:	f7f9 fa26 	bl	8000608 <__aeabi_dmul>
 80071bc:	4b82      	ldr	r3, [pc, #520]	; (80073c8 <_dtoa_r+0x628>)
 80071be:	2200      	movs	r2, #0
 80071c0:	f7f9 f86c 	bl	800029c <__adddf3>
 80071c4:	46d0      	mov	r8, sl
 80071c6:	46d9      	mov	r9, fp
 80071c8:	4682      	mov	sl, r0
 80071ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80071ce:	2e00      	cmp	r6, #0
 80071d0:	d158      	bne.n	8007284 <_dtoa_r+0x4e4>
 80071d2:	4b7e      	ldr	r3, [pc, #504]	; (80073cc <_dtoa_r+0x62c>)
 80071d4:	2200      	movs	r2, #0
 80071d6:	4640      	mov	r0, r8
 80071d8:	4649      	mov	r1, r9
 80071da:	f7f9 f85d 	bl	8000298 <__aeabi_dsub>
 80071de:	4652      	mov	r2, sl
 80071e0:	465b      	mov	r3, fp
 80071e2:	4680      	mov	r8, r0
 80071e4:	4689      	mov	r9, r1
 80071e6:	f7f9 fc9f 	bl	8000b28 <__aeabi_dcmpgt>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	f040 8295 	bne.w	800771a <_dtoa_r+0x97a>
 80071f0:	4652      	mov	r2, sl
 80071f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80071f6:	4640      	mov	r0, r8
 80071f8:	4649      	mov	r1, r9
 80071fa:	f7f9 fc77 	bl	8000aec <__aeabi_dcmplt>
 80071fe:	2800      	cmp	r0, #0
 8007200:	f040 8289 	bne.w	8007716 <_dtoa_r+0x976>
 8007204:	ec5b ab19 	vmov	sl, fp, d9
 8007208:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800720a:	2b00      	cmp	r3, #0
 800720c:	f2c0 8148 	blt.w	80074a0 <_dtoa_r+0x700>
 8007210:	9a00      	ldr	r2, [sp, #0]
 8007212:	2a0e      	cmp	r2, #14
 8007214:	f300 8144 	bgt.w	80074a0 <_dtoa_r+0x700>
 8007218:	4b67      	ldr	r3, [pc, #412]	; (80073b8 <_dtoa_r+0x618>)
 800721a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800721e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007224:	2b00      	cmp	r3, #0
 8007226:	f280 80d5 	bge.w	80073d4 <_dtoa_r+0x634>
 800722a:	9b03      	ldr	r3, [sp, #12]
 800722c:	2b00      	cmp	r3, #0
 800722e:	f300 80d1 	bgt.w	80073d4 <_dtoa_r+0x634>
 8007232:	f040 826f 	bne.w	8007714 <_dtoa_r+0x974>
 8007236:	4b65      	ldr	r3, [pc, #404]	; (80073cc <_dtoa_r+0x62c>)
 8007238:	2200      	movs	r2, #0
 800723a:	4640      	mov	r0, r8
 800723c:	4649      	mov	r1, r9
 800723e:	f7f9 f9e3 	bl	8000608 <__aeabi_dmul>
 8007242:	4652      	mov	r2, sl
 8007244:	465b      	mov	r3, fp
 8007246:	f7f9 fc65 	bl	8000b14 <__aeabi_dcmpge>
 800724a:	9e03      	ldr	r6, [sp, #12]
 800724c:	4637      	mov	r7, r6
 800724e:	2800      	cmp	r0, #0
 8007250:	f040 8245 	bne.w	80076de <_dtoa_r+0x93e>
 8007254:	9d01      	ldr	r5, [sp, #4]
 8007256:	2331      	movs	r3, #49	; 0x31
 8007258:	f805 3b01 	strb.w	r3, [r5], #1
 800725c:	9b00      	ldr	r3, [sp, #0]
 800725e:	3301      	adds	r3, #1
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	e240      	b.n	80076e6 <_dtoa_r+0x946>
 8007264:	07f2      	lsls	r2, r6, #31
 8007266:	d505      	bpl.n	8007274 <_dtoa_r+0x4d4>
 8007268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800726c:	f7f9 f9cc 	bl	8000608 <__aeabi_dmul>
 8007270:	3501      	adds	r5, #1
 8007272:	2301      	movs	r3, #1
 8007274:	1076      	asrs	r6, r6, #1
 8007276:	3708      	adds	r7, #8
 8007278:	e777      	b.n	800716a <_dtoa_r+0x3ca>
 800727a:	2502      	movs	r5, #2
 800727c:	e779      	b.n	8007172 <_dtoa_r+0x3d2>
 800727e:	9f00      	ldr	r7, [sp, #0]
 8007280:	9e03      	ldr	r6, [sp, #12]
 8007282:	e794      	b.n	80071ae <_dtoa_r+0x40e>
 8007284:	9901      	ldr	r1, [sp, #4]
 8007286:	4b4c      	ldr	r3, [pc, #304]	; (80073b8 <_dtoa_r+0x618>)
 8007288:	4431      	add	r1, r6
 800728a:	910d      	str	r1, [sp, #52]	; 0x34
 800728c:	9908      	ldr	r1, [sp, #32]
 800728e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007292:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007296:	2900      	cmp	r1, #0
 8007298:	d043      	beq.n	8007322 <_dtoa_r+0x582>
 800729a:	494d      	ldr	r1, [pc, #308]	; (80073d0 <_dtoa_r+0x630>)
 800729c:	2000      	movs	r0, #0
 800729e:	f7f9 fadd 	bl	800085c <__aeabi_ddiv>
 80072a2:	4652      	mov	r2, sl
 80072a4:	465b      	mov	r3, fp
 80072a6:	f7f8 fff7 	bl	8000298 <__aeabi_dsub>
 80072aa:	9d01      	ldr	r5, [sp, #4]
 80072ac:	4682      	mov	sl, r0
 80072ae:	468b      	mov	fp, r1
 80072b0:	4649      	mov	r1, r9
 80072b2:	4640      	mov	r0, r8
 80072b4:	f7f9 fc58 	bl	8000b68 <__aeabi_d2iz>
 80072b8:	4606      	mov	r6, r0
 80072ba:	f7f9 f93b 	bl	8000534 <__aeabi_i2d>
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	4640      	mov	r0, r8
 80072c4:	4649      	mov	r1, r9
 80072c6:	f7f8 ffe7 	bl	8000298 <__aeabi_dsub>
 80072ca:	3630      	adds	r6, #48	; 0x30
 80072cc:	f805 6b01 	strb.w	r6, [r5], #1
 80072d0:	4652      	mov	r2, sl
 80072d2:	465b      	mov	r3, fp
 80072d4:	4680      	mov	r8, r0
 80072d6:	4689      	mov	r9, r1
 80072d8:	f7f9 fc08 	bl	8000aec <__aeabi_dcmplt>
 80072dc:	2800      	cmp	r0, #0
 80072de:	d163      	bne.n	80073a8 <_dtoa_r+0x608>
 80072e0:	4642      	mov	r2, r8
 80072e2:	464b      	mov	r3, r9
 80072e4:	4936      	ldr	r1, [pc, #216]	; (80073c0 <_dtoa_r+0x620>)
 80072e6:	2000      	movs	r0, #0
 80072e8:	f7f8 ffd6 	bl	8000298 <__aeabi_dsub>
 80072ec:	4652      	mov	r2, sl
 80072ee:	465b      	mov	r3, fp
 80072f0:	f7f9 fbfc 	bl	8000aec <__aeabi_dcmplt>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f040 80b5 	bne.w	8007464 <_dtoa_r+0x6c4>
 80072fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072fc:	429d      	cmp	r5, r3
 80072fe:	d081      	beq.n	8007204 <_dtoa_r+0x464>
 8007300:	4b30      	ldr	r3, [pc, #192]	; (80073c4 <_dtoa_r+0x624>)
 8007302:	2200      	movs	r2, #0
 8007304:	4650      	mov	r0, sl
 8007306:	4659      	mov	r1, fp
 8007308:	f7f9 f97e 	bl	8000608 <__aeabi_dmul>
 800730c:	4b2d      	ldr	r3, [pc, #180]	; (80073c4 <_dtoa_r+0x624>)
 800730e:	4682      	mov	sl, r0
 8007310:	468b      	mov	fp, r1
 8007312:	4640      	mov	r0, r8
 8007314:	4649      	mov	r1, r9
 8007316:	2200      	movs	r2, #0
 8007318:	f7f9 f976 	bl	8000608 <__aeabi_dmul>
 800731c:	4680      	mov	r8, r0
 800731e:	4689      	mov	r9, r1
 8007320:	e7c6      	b.n	80072b0 <_dtoa_r+0x510>
 8007322:	4650      	mov	r0, sl
 8007324:	4659      	mov	r1, fp
 8007326:	f7f9 f96f 	bl	8000608 <__aeabi_dmul>
 800732a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800732c:	9d01      	ldr	r5, [sp, #4]
 800732e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007330:	4682      	mov	sl, r0
 8007332:	468b      	mov	fp, r1
 8007334:	4649      	mov	r1, r9
 8007336:	4640      	mov	r0, r8
 8007338:	f7f9 fc16 	bl	8000b68 <__aeabi_d2iz>
 800733c:	4606      	mov	r6, r0
 800733e:	f7f9 f8f9 	bl	8000534 <__aeabi_i2d>
 8007342:	3630      	adds	r6, #48	; 0x30
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	4640      	mov	r0, r8
 800734a:	4649      	mov	r1, r9
 800734c:	f7f8 ffa4 	bl	8000298 <__aeabi_dsub>
 8007350:	f805 6b01 	strb.w	r6, [r5], #1
 8007354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007356:	429d      	cmp	r5, r3
 8007358:	4680      	mov	r8, r0
 800735a:	4689      	mov	r9, r1
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	d124      	bne.n	80073ac <_dtoa_r+0x60c>
 8007362:	4b1b      	ldr	r3, [pc, #108]	; (80073d0 <_dtoa_r+0x630>)
 8007364:	4650      	mov	r0, sl
 8007366:	4659      	mov	r1, fp
 8007368:	f7f8 ff98 	bl	800029c <__adddf3>
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	4640      	mov	r0, r8
 8007372:	4649      	mov	r1, r9
 8007374:	f7f9 fbd8 	bl	8000b28 <__aeabi_dcmpgt>
 8007378:	2800      	cmp	r0, #0
 800737a:	d173      	bne.n	8007464 <_dtoa_r+0x6c4>
 800737c:	4652      	mov	r2, sl
 800737e:	465b      	mov	r3, fp
 8007380:	4913      	ldr	r1, [pc, #76]	; (80073d0 <_dtoa_r+0x630>)
 8007382:	2000      	movs	r0, #0
 8007384:	f7f8 ff88 	bl	8000298 <__aeabi_dsub>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4640      	mov	r0, r8
 800738e:	4649      	mov	r1, r9
 8007390:	f7f9 fbac 	bl	8000aec <__aeabi_dcmplt>
 8007394:	2800      	cmp	r0, #0
 8007396:	f43f af35 	beq.w	8007204 <_dtoa_r+0x464>
 800739a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800739c:	1e6b      	subs	r3, r5, #1
 800739e:	930f      	str	r3, [sp, #60]	; 0x3c
 80073a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073a4:	2b30      	cmp	r3, #48	; 0x30
 80073a6:	d0f8      	beq.n	800739a <_dtoa_r+0x5fa>
 80073a8:	9700      	str	r7, [sp, #0]
 80073aa:	e049      	b.n	8007440 <_dtoa_r+0x6a0>
 80073ac:	4b05      	ldr	r3, [pc, #20]	; (80073c4 <_dtoa_r+0x624>)
 80073ae:	f7f9 f92b 	bl	8000608 <__aeabi_dmul>
 80073b2:	4680      	mov	r8, r0
 80073b4:	4689      	mov	r9, r1
 80073b6:	e7bd      	b.n	8007334 <_dtoa_r+0x594>
 80073b8:	08009eb0 	.word	0x08009eb0
 80073bc:	08009e88 	.word	0x08009e88
 80073c0:	3ff00000 	.word	0x3ff00000
 80073c4:	40240000 	.word	0x40240000
 80073c8:	401c0000 	.word	0x401c0000
 80073cc:	40140000 	.word	0x40140000
 80073d0:	3fe00000 	.word	0x3fe00000
 80073d4:	9d01      	ldr	r5, [sp, #4]
 80073d6:	4656      	mov	r6, sl
 80073d8:	465f      	mov	r7, fp
 80073da:	4642      	mov	r2, r8
 80073dc:	464b      	mov	r3, r9
 80073de:	4630      	mov	r0, r6
 80073e0:	4639      	mov	r1, r7
 80073e2:	f7f9 fa3b 	bl	800085c <__aeabi_ddiv>
 80073e6:	f7f9 fbbf 	bl	8000b68 <__aeabi_d2iz>
 80073ea:	4682      	mov	sl, r0
 80073ec:	f7f9 f8a2 	bl	8000534 <__aeabi_i2d>
 80073f0:	4642      	mov	r2, r8
 80073f2:	464b      	mov	r3, r9
 80073f4:	f7f9 f908 	bl	8000608 <__aeabi_dmul>
 80073f8:	4602      	mov	r2, r0
 80073fa:	460b      	mov	r3, r1
 80073fc:	4630      	mov	r0, r6
 80073fe:	4639      	mov	r1, r7
 8007400:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007404:	f7f8 ff48 	bl	8000298 <__aeabi_dsub>
 8007408:	f805 6b01 	strb.w	r6, [r5], #1
 800740c:	9e01      	ldr	r6, [sp, #4]
 800740e:	9f03      	ldr	r7, [sp, #12]
 8007410:	1bae      	subs	r6, r5, r6
 8007412:	42b7      	cmp	r7, r6
 8007414:	4602      	mov	r2, r0
 8007416:	460b      	mov	r3, r1
 8007418:	d135      	bne.n	8007486 <_dtoa_r+0x6e6>
 800741a:	f7f8 ff3f 	bl	800029c <__adddf3>
 800741e:	4642      	mov	r2, r8
 8007420:	464b      	mov	r3, r9
 8007422:	4606      	mov	r6, r0
 8007424:	460f      	mov	r7, r1
 8007426:	f7f9 fb7f 	bl	8000b28 <__aeabi_dcmpgt>
 800742a:	b9d0      	cbnz	r0, 8007462 <_dtoa_r+0x6c2>
 800742c:	4642      	mov	r2, r8
 800742e:	464b      	mov	r3, r9
 8007430:	4630      	mov	r0, r6
 8007432:	4639      	mov	r1, r7
 8007434:	f7f9 fb50 	bl	8000ad8 <__aeabi_dcmpeq>
 8007438:	b110      	cbz	r0, 8007440 <_dtoa_r+0x6a0>
 800743a:	f01a 0f01 	tst.w	sl, #1
 800743e:	d110      	bne.n	8007462 <_dtoa_r+0x6c2>
 8007440:	4620      	mov	r0, r4
 8007442:	ee18 1a10 	vmov	r1, s16
 8007446:	f000 fe75 	bl	8008134 <_Bfree>
 800744a:	2300      	movs	r3, #0
 800744c:	9800      	ldr	r0, [sp, #0]
 800744e:	702b      	strb	r3, [r5, #0]
 8007450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007452:	3001      	adds	r0, #1
 8007454:	6018      	str	r0, [r3, #0]
 8007456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007458:	2b00      	cmp	r3, #0
 800745a:	f43f acf1 	beq.w	8006e40 <_dtoa_r+0xa0>
 800745e:	601d      	str	r5, [r3, #0]
 8007460:	e4ee      	b.n	8006e40 <_dtoa_r+0xa0>
 8007462:	9f00      	ldr	r7, [sp, #0]
 8007464:	462b      	mov	r3, r5
 8007466:	461d      	mov	r5, r3
 8007468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800746c:	2a39      	cmp	r2, #57	; 0x39
 800746e:	d106      	bne.n	800747e <_dtoa_r+0x6de>
 8007470:	9a01      	ldr	r2, [sp, #4]
 8007472:	429a      	cmp	r2, r3
 8007474:	d1f7      	bne.n	8007466 <_dtoa_r+0x6c6>
 8007476:	9901      	ldr	r1, [sp, #4]
 8007478:	2230      	movs	r2, #48	; 0x30
 800747a:	3701      	adds	r7, #1
 800747c:	700a      	strb	r2, [r1, #0]
 800747e:	781a      	ldrb	r2, [r3, #0]
 8007480:	3201      	adds	r2, #1
 8007482:	701a      	strb	r2, [r3, #0]
 8007484:	e790      	b.n	80073a8 <_dtoa_r+0x608>
 8007486:	4ba6      	ldr	r3, [pc, #664]	; (8007720 <_dtoa_r+0x980>)
 8007488:	2200      	movs	r2, #0
 800748a:	f7f9 f8bd 	bl	8000608 <__aeabi_dmul>
 800748e:	2200      	movs	r2, #0
 8007490:	2300      	movs	r3, #0
 8007492:	4606      	mov	r6, r0
 8007494:	460f      	mov	r7, r1
 8007496:	f7f9 fb1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800749a:	2800      	cmp	r0, #0
 800749c:	d09d      	beq.n	80073da <_dtoa_r+0x63a>
 800749e:	e7cf      	b.n	8007440 <_dtoa_r+0x6a0>
 80074a0:	9a08      	ldr	r2, [sp, #32]
 80074a2:	2a00      	cmp	r2, #0
 80074a4:	f000 80d7 	beq.w	8007656 <_dtoa_r+0x8b6>
 80074a8:	9a06      	ldr	r2, [sp, #24]
 80074aa:	2a01      	cmp	r2, #1
 80074ac:	f300 80ba 	bgt.w	8007624 <_dtoa_r+0x884>
 80074b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	f000 80b2 	beq.w	800761c <_dtoa_r+0x87c>
 80074b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80074bc:	9e07      	ldr	r6, [sp, #28]
 80074be:	9d04      	ldr	r5, [sp, #16]
 80074c0:	9a04      	ldr	r2, [sp, #16]
 80074c2:	441a      	add	r2, r3
 80074c4:	9204      	str	r2, [sp, #16]
 80074c6:	9a05      	ldr	r2, [sp, #20]
 80074c8:	2101      	movs	r1, #1
 80074ca:	441a      	add	r2, r3
 80074cc:	4620      	mov	r0, r4
 80074ce:	9205      	str	r2, [sp, #20]
 80074d0:	f000 ff32 	bl	8008338 <__i2b>
 80074d4:	4607      	mov	r7, r0
 80074d6:	2d00      	cmp	r5, #0
 80074d8:	dd0c      	ble.n	80074f4 <_dtoa_r+0x754>
 80074da:	9b05      	ldr	r3, [sp, #20]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	dd09      	ble.n	80074f4 <_dtoa_r+0x754>
 80074e0:	42ab      	cmp	r3, r5
 80074e2:	9a04      	ldr	r2, [sp, #16]
 80074e4:	bfa8      	it	ge
 80074e6:	462b      	movge	r3, r5
 80074e8:	1ad2      	subs	r2, r2, r3
 80074ea:	9204      	str	r2, [sp, #16]
 80074ec:	9a05      	ldr	r2, [sp, #20]
 80074ee:	1aed      	subs	r5, r5, r3
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	9305      	str	r3, [sp, #20]
 80074f4:	9b07      	ldr	r3, [sp, #28]
 80074f6:	b31b      	cbz	r3, 8007540 <_dtoa_r+0x7a0>
 80074f8:	9b08      	ldr	r3, [sp, #32]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 80af 	beq.w	800765e <_dtoa_r+0x8be>
 8007500:	2e00      	cmp	r6, #0
 8007502:	dd13      	ble.n	800752c <_dtoa_r+0x78c>
 8007504:	4639      	mov	r1, r7
 8007506:	4632      	mov	r2, r6
 8007508:	4620      	mov	r0, r4
 800750a:	f000 ffd5 	bl	80084b8 <__pow5mult>
 800750e:	ee18 2a10 	vmov	r2, s16
 8007512:	4601      	mov	r1, r0
 8007514:	4607      	mov	r7, r0
 8007516:	4620      	mov	r0, r4
 8007518:	f000 ff24 	bl	8008364 <__multiply>
 800751c:	ee18 1a10 	vmov	r1, s16
 8007520:	4680      	mov	r8, r0
 8007522:	4620      	mov	r0, r4
 8007524:	f000 fe06 	bl	8008134 <_Bfree>
 8007528:	ee08 8a10 	vmov	s16, r8
 800752c:	9b07      	ldr	r3, [sp, #28]
 800752e:	1b9a      	subs	r2, r3, r6
 8007530:	d006      	beq.n	8007540 <_dtoa_r+0x7a0>
 8007532:	ee18 1a10 	vmov	r1, s16
 8007536:	4620      	mov	r0, r4
 8007538:	f000 ffbe 	bl	80084b8 <__pow5mult>
 800753c:	ee08 0a10 	vmov	s16, r0
 8007540:	2101      	movs	r1, #1
 8007542:	4620      	mov	r0, r4
 8007544:	f000 fef8 	bl	8008338 <__i2b>
 8007548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800754a:	2b00      	cmp	r3, #0
 800754c:	4606      	mov	r6, r0
 800754e:	f340 8088 	ble.w	8007662 <_dtoa_r+0x8c2>
 8007552:	461a      	mov	r2, r3
 8007554:	4601      	mov	r1, r0
 8007556:	4620      	mov	r0, r4
 8007558:	f000 ffae 	bl	80084b8 <__pow5mult>
 800755c:	9b06      	ldr	r3, [sp, #24]
 800755e:	2b01      	cmp	r3, #1
 8007560:	4606      	mov	r6, r0
 8007562:	f340 8081 	ble.w	8007668 <_dtoa_r+0x8c8>
 8007566:	f04f 0800 	mov.w	r8, #0
 800756a:	6933      	ldr	r3, [r6, #16]
 800756c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007570:	6918      	ldr	r0, [r3, #16]
 8007572:	f000 fe91 	bl	8008298 <__hi0bits>
 8007576:	f1c0 0020 	rsb	r0, r0, #32
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	4418      	add	r0, r3
 800757e:	f010 001f 	ands.w	r0, r0, #31
 8007582:	f000 8092 	beq.w	80076aa <_dtoa_r+0x90a>
 8007586:	f1c0 0320 	rsb	r3, r0, #32
 800758a:	2b04      	cmp	r3, #4
 800758c:	f340 808a 	ble.w	80076a4 <_dtoa_r+0x904>
 8007590:	f1c0 001c 	rsb	r0, r0, #28
 8007594:	9b04      	ldr	r3, [sp, #16]
 8007596:	4403      	add	r3, r0
 8007598:	9304      	str	r3, [sp, #16]
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	4403      	add	r3, r0
 800759e:	4405      	add	r5, r0
 80075a0:	9305      	str	r3, [sp, #20]
 80075a2:	9b04      	ldr	r3, [sp, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	dd07      	ble.n	80075b8 <_dtoa_r+0x818>
 80075a8:	ee18 1a10 	vmov	r1, s16
 80075ac:	461a      	mov	r2, r3
 80075ae:	4620      	mov	r0, r4
 80075b0:	f000 ffdc 	bl	800856c <__lshift>
 80075b4:	ee08 0a10 	vmov	s16, r0
 80075b8:	9b05      	ldr	r3, [sp, #20]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	dd05      	ble.n	80075ca <_dtoa_r+0x82a>
 80075be:	4631      	mov	r1, r6
 80075c0:	461a      	mov	r2, r3
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 ffd2 	bl	800856c <__lshift>
 80075c8:	4606      	mov	r6, r0
 80075ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d06e      	beq.n	80076ae <_dtoa_r+0x90e>
 80075d0:	ee18 0a10 	vmov	r0, s16
 80075d4:	4631      	mov	r1, r6
 80075d6:	f001 f839 	bl	800864c <__mcmp>
 80075da:	2800      	cmp	r0, #0
 80075dc:	da67      	bge.n	80076ae <_dtoa_r+0x90e>
 80075de:	9b00      	ldr	r3, [sp, #0]
 80075e0:	3b01      	subs	r3, #1
 80075e2:	ee18 1a10 	vmov	r1, s16
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	220a      	movs	r2, #10
 80075ea:	2300      	movs	r3, #0
 80075ec:	4620      	mov	r0, r4
 80075ee:	f000 fdc3 	bl	8008178 <__multadd>
 80075f2:	9b08      	ldr	r3, [sp, #32]
 80075f4:	ee08 0a10 	vmov	s16, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	f000 81b1 	beq.w	8007960 <_dtoa_r+0xbc0>
 80075fe:	2300      	movs	r3, #0
 8007600:	4639      	mov	r1, r7
 8007602:	220a      	movs	r2, #10
 8007604:	4620      	mov	r0, r4
 8007606:	f000 fdb7 	bl	8008178 <__multadd>
 800760a:	9b02      	ldr	r3, [sp, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	4607      	mov	r7, r0
 8007610:	f300 808e 	bgt.w	8007730 <_dtoa_r+0x990>
 8007614:	9b06      	ldr	r3, [sp, #24]
 8007616:	2b02      	cmp	r3, #2
 8007618:	dc51      	bgt.n	80076be <_dtoa_r+0x91e>
 800761a:	e089      	b.n	8007730 <_dtoa_r+0x990>
 800761c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800761e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007622:	e74b      	b.n	80074bc <_dtoa_r+0x71c>
 8007624:	9b03      	ldr	r3, [sp, #12]
 8007626:	1e5e      	subs	r6, r3, #1
 8007628:	9b07      	ldr	r3, [sp, #28]
 800762a:	42b3      	cmp	r3, r6
 800762c:	bfbf      	itttt	lt
 800762e:	9b07      	ldrlt	r3, [sp, #28]
 8007630:	9607      	strlt	r6, [sp, #28]
 8007632:	1af2      	sublt	r2, r6, r3
 8007634:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007636:	bfb6      	itet	lt
 8007638:	189b      	addlt	r3, r3, r2
 800763a:	1b9e      	subge	r6, r3, r6
 800763c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800763e:	9b03      	ldr	r3, [sp, #12]
 8007640:	bfb8      	it	lt
 8007642:	2600      	movlt	r6, #0
 8007644:	2b00      	cmp	r3, #0
 8007646:	bfb7      	itett	lt
 8007648:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800764c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007650:	1a9d      	sublt	r5, r3, r2
 8007652:	2300      	movlt	r3, #0
 8007654:	e734      	b.n	80074c0 <_dtoa_r+0x720>
 8007656:	9e07      	ldr	r6, [sp, #28]
 8007658:	9d04      	ldr	r5, [sp, #16]
 800765a:	9f08      	ldr	r7, [sp, #32]
 800765c:	e73b      	b.n	80074d6 <_dtoa_r+0x736>
 800765e:	9a07      	ldr	r2, [sp, #28]
 8007660:	e767      	b.n	8007532 <_dtoa_r+0x792>
 8007662:	9b06      	ldr	r3, [sp, #24]
 8007664:	2b01      	cmp	r3, #1
 8007666:	dc18      	bgt.n	800769a <_dtoa_r+0x8fa>
 8007668:	f1ba 0f00 	cmp.w	sl, #0
 800766c:	d115      	bne.n	800769a <_dtoa_r+0x8fa>
 800766e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007672:	b993      	cbnz	r3, 800769a <_dtoa_r+0x8fa>
 8007674:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007678:	0d1b      	lsrs	r3, r3, #20
 800767a:	051b      	lsls	r3, r3, #20
 800767c:	b183      	cbz	r3, 80076a0 <_dtoa_r+0x900>
 800767e:	9b04      	ldr	r3, [sp, #16]
 8007680:	3301      	adds	r3, #1
 8007682:	9304      	str	r3, [sp, #16]
 8007684:	9b05      	ldr	r3, [sp, #20]
 8007686:	3301      	adds	r3, #1
 8007688:	9305      	str	r3, [sp, #20]
 800768a:	f04f 0801 	mov.w	r8, #1
 800768e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007690:	2b00      	cmp	r3, #0
 8007692:	f47f af6a 	bne.w	800756a <_dtoa_r+0x7ca>
 8007696:	2001      	movs	r0, #1
 8007698:	e76f      	b.n	800757a <_dtoa_r+0x7da>
 800769a:	f04f 0800 	mov.w	r8, #0
 800769e:	e7f6      	b.n	800768e <_dtoa_r+0x8ee>
 80076a0:	4698      	mov	r8, r3
 80076a2:	e7f4      	b.n	800768e <_dtoa_r+0x8ee>
 80076a4:	f43f af7d 	beq.w	80075a2 <_dtoa_r+0x802>
 80076a8:	4618      	mov	r0, r3
 80076aa:	301c      	adds	r0, #28
 80076ac:	e772      	b.n	8007594 <_dtoa_r+0x7f4>
 80076ae:	9b03      	ldr	r3, [sp, #12]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	dc37      	bgt.n	8007724 <_dtoa_r+0x984>
 80076b4:	9b06      	ldr	r3, [sp, #24]
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	dd34      	ble.n	8007724 <_dtoa_r+0x984>
 80076ba:	9b03      	ldr	r3, [sp, #12]
 80076bc:	9302      	str	r3, [sp, #8]
 80076be:	9b02      	ldr	r3, [sp, #8]
 80076c0:	b96b      	cbnz	r3, 80076de <_dtoa_r+0x93e>
 80076c2:	4631      	mov	r1, r6
 80076c4:	2205      	movs	r2, #5
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 fd56 	bl	8008178 <__multadd>
 80076cc:	4601      	mov	r1, r0
 80076ce:	4606      	mov	r6, r0
 80076d0:	ee18 0a10 	vmov	r0, s16
 80076d4:	f000 ffba 	bl	800864c <__mcmp>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f73f adbb 	bgt.w	8007254 <_dtoa_r+0x4b4>
 80076de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e0:	9d01      	ldr	r5, [sp, #4]
 80076e2:	43db      	mvns	r3, r3
 80076e4:	9300      	str	r3, [sp, #0]
 80076e6:	f04f 0800 	mov.w	r8, #0
 80076ea:	4631      	mov	r1, r6
 80076ec:	4620      	mov	r0, r4
 80076ee:	f000 fd21 	bl	8008134 <_Bfree>
 80076f2:	2f00      	cmp	r7, #0
 80076f4:	f43f aea4 	beq.w	8007440 <_dtoa_r+0x6a0>
 80076f8:	f1b8 0f00 	cmp.w	r8, #0
 80076fc:	d005      	beq.n	800770a <_dtoa_r+0x96a>
 80076fe:	45b8      	cmp	r8, r7
 8007700:	d003      	beq.n	800770a <_dtoa_r+0x96a>
 8007702:	4641      	mov	r1, r8
 8007704:	4620      	mov	r0, r4
 8007706:	f000 fd15 	bl	8008134 <_Bfree>
 800770a:	4639      	mov	r1, r7
 800770c:	4620      	mov	r0, r4
 800770e:	f000 fd11 	bl	8008134 <_Bfree>
 8007712:	e695      	b.n	8007440 <_dtoa_r+0x6a0>
 8007714:	2600      	movs	r6, #0
 8007716:	4637      	mov	r7, r6
 8007718:	e7e1      	b.n	80076de <_dtoa_r+0x93e>
 800771a:	9700      	str	r7, [sp, #0]
 800771c:	4637      	mov	r7, r6
 800771e:	e599      	b.n	8007254 <_dtoa_r+0x4b4>
 8007720:	40240000 	.word	0x40240000
 8007724:	9b08      	ldr	r3, [sp, #32]
 8007726:	2b00      	cmp	r3, #0
 8007728:	f000 80ca 	beq.w	80078c0 <_dtoa_r+0xb20>
 800772c:	9b03      	ldr	r3, [sp, #12]
 800772e:	9302      	str	r3, [sp, #8]
 8007730:	2d00      	cmp	r5, #0
 8007732:	dd05      	ble.n	8007740 <_dtoa_r+0x9a0>
 8007734:	4639      	mov	r1, r7
 8007736:	462a      	mov	r2, r5
 8007738:	4620      	mov	r0, r4
 800773a:	f000 ff17 	bl	800856c <__lshift>
 800773e:	4607      	mov	r7, r0
 8007740:	f1b8 0f00 	cmp.w	r8, #0
 8007744:	d05b      	beq.n	80077fe <_dtoa_r+0xa5e>
 8007746:	6879      	ldr	r1, [r7, #4]
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fcb3 	bl	80080b4 <_Balloc>
 800774e:	4605      	mov	r5, r0
 8007750:	b928      	cbnz	r0, 800775e <_dtoa_r+0x9be>
 8007752:	4b87      	ldr	r3, [pc, #540]	; (8007970 <_dtoa_r+0xbd0>)
 8007754:	4602      	mov	r2, r0
 8007756:	f240 21ea 	movw	r1, #746	; 0x2ea
 800775a:	f7ff bb3b 	b.w	8006dd4 <_dtoa_r+0x34>
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	3202      	adds	r2, #2
 8007762:	0092      	lsls	r2, r2, #2
 8007764:	f107 010c 	add.w	r1, r7, #12
 8007768:	300c      	adds	r0, #12
 800776a:	f000 fc95 	bl	8008098 <memcpy>
 800776e:	2201      	movs	r2, #1
 8007770:	4629      	mov	r1, r5
 8007772:	4620      	mov	r0, r4
 8007774:	f000 fefa 	bl	800856c <__lshift>
 8007778:	9b01      	ldr	r3, [sp, #4]
 800777a:	f103 0901 	add.w	r9, r3, #1
 800777e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007782:	4413      	add	r3, r2
 8007784:	9305      	str	r3, [sp, #20]
 8007786:	f00a 0301 	and.w	r3, sl, #1
 800778a:	46b8      	mov	r8, r7
 800778c:	9304      	str	r3, [sp, #16]
 800778e:	4607      	mov	r7, r0
 8007790:	4631      	mov	r1, r6
 8007792:	ee18 0a10 	vmov	r0, s16
 8007796:	f7ff fa77 	bl	8006c88 <quorem>
 800779a:	4641      	mov	r1, r8
 800779c:	9002      	str	r0, [sp, #8]
 800779e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077a2:	ee18 0a10 	vmov	r0, s16
 80077a6:	f000 ff51 	bl	800864c <__mcmp>
 80077aa:	463a      	mov	r2, r7
 80077ac:	9003      	str	r0, [sp, #12]
 80077ae:	4631      	mov	r1, r6
 80077b0:	4620      	mov	r0, r4
 80077b2:	f000 ff67 	bl	8008684 <__mdiff>
 80077b6:	68c2      	ldr	r2, [r0, #12]
 80077b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80077bc:	4605      	mov	r5, r0
 80077be:	bb02      	cbnz	r2, 8007802 <_dtoa_r+0xa62>
 80077c0:	4601      	mov	r1, r0
 80077c2:	ee18 0a10 	vmov	r0, s16
 80077c6:	f000 ff41 	bl	800864c <__mcmp>
 80077ca:	4602      	mov	r2, r0
 80077cc:	4629      	mov	r1, r5
 80077ce:	4620      	mov	r0, r4
 80077d0:	9207      	str	r2, [sp, #28]
 80077d2:	f000 fcaf 	bl	8008134 <_Bfree>
 80077d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80077da:	ea43 0102 	orr.w	r1, r3, r2
 80077de:	9b04      	ldr	r3, [sp, #16]
 80077e0:	430b      	orrs	r3, r1
 80077e2:	464d      	mov	r5, r9
 80077e4:	d10f      	bne.n	8007806 <_dtoa_r+0xa66>
 80077e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80077ea:	d02a      	beq.n	8007842 <_dtoa_r+0xaa2>
 80077ec:	9b03      	ldr	r3, [sp, #12]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	dd02      	ble.n	80077f8 <_dtoa_r+0xa58>
 80077f2:	9b02      	ldr	r3, [sp, #8]
 80077f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80077f8:	f88b a000 	strb.w	sl, [fp]
 80077fc:	e775      	b.n	80076ea <_dtoa_r+0x94a>
 80077fe:	4638      	mov	r0, r7
 8007800:	e7ba      	b.n	8007778 <_dtoa_r+0x9d8>
 8007802:	2201      	movs	r2, #1
 8007804:	e7e2      	b.n	80077cc <_dtoa_r+0xa2c>
 8007806:	9b03      	ldr	r3, [sp, #12]
 8007808:	2b00      	cmp	r3, #0
 800780a:	db04      	blt.n	8007816 <_dtoa_r+0xa76>
 800780c:	9906      	ldr	r1, [sp, #24]
 800780e:	430b      	orrs	r3, r1
 8007810:	9904      	ldr	r1, [sp, #16]
 8007812:	430b      	orrs	r3, r1
 8007814:	d122      	bne.n	800785c <_dtoa_r+0xabc>
 8007816:	2a00      	cmp	r2, #0
 8007818:	ddee      	ble.n	80077f8 <_dtoa_r+0xa58>
 800781a:	ee18 1a10 	vmov	r1, s16
 800781e:	2201      	movs	r2, #1
 8007820:	4620      	mov	r0, r4
 8007822:	f000 fea3 	bl	800856c <__lshift>
 8007826:	4631      	mov	r1, r6
 8007828:	ee08 0a10 	vmov	s16, r0
 800782c:	f000 ff0e 	bl	800864c <__mcmp>
 8007830:	2800      	cmp	r0, #0
 8007832:	dc03      	bgt.n	800783c <_dtoa_r+0xa9c>
 8007834:	d1e0      	bne.n	80077f8 <_dtoa_r+0xa58>
 8007836:	f01a 0f01 	tst.w	sl, #1
 800783a:	d0dd      	beq.n	80077f8 <_dtoa_r+0xa58>
 800783c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007840:	d1d7      	bne.n	80077f2 <_dtoa_r+0xa52>
 8007842:	2339      	movs	r3, #57	; 0x39
 8007844:	f88b 3000 	strb.w	r3, [fp]
 8007848:	462b      	mov	r3, r5
 800784a:	461d      	mov	r5, r3
 800784c:	3b01      	subs	r3, #1
 800784e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007852:	2a39      	cmp	r2, #57	; 0x39
 8007854:	d071      	beq.n	800793a <_dtoa_r+0xb9a>
 8007856:	3201      	adds	r2, #1
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	e746      	b.n	80076ea <_dtoa_r+0x94a>
 800785c:	2a00      	cmp	r2, #0
 800785e:	dd07      	ble.n	8007870 <_dtoa_r+0xad0>
 8007860:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007864:	d0ed      	beq.n	8007842 <_dtoa_r+0xaa2>
 8007866:	f10a 0301 	add.w	r3, sl, #1
 800786a:	f88b 3000 	strb.w	r3, [fp]
 800786e:	e73c      	b.n	80076ea <_dtoa_r+0x94a>
 8007870:	9b05      	ldr	r3, [sp, #20]
 8007872:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007876:	4599      	cmp	r9, r3
 8007878:	d047      	beq.n	800790a <_dtoa_r+0xb6a>
 800787a:	ee18 1a10 	vmov	r1, s16
 800787e:	2300      	movs	r3, #0
 8007880:	220a      	movs	r2, #10
 8007882:	4620      	mov	r0, r4
 8007884:	f000 fc78 	bl	8008178 <__multadd>
 8007888:	45b8      	cmp	r8, r7
 800788a:	ee08 0a10 	vmov	s16, r0
 800788e:	f04f 0300 	mov.w	r3, #0
 8007892:	f04f 020a 	mov.w	r2, #10
 8007896:	4641      	mov	r1, r8
 8007898:	4620      	mov	r0, r4
 800789a:	d106      	bne.n	80078aa <_dtoa_r+0xb0a>
 800789c:	f000 fc6c 	bl	8008178 <__multadd>
 80078a0:	4680      	mov	r8, r0
 80078a2:	4607      	mov	r7, r0
 80078a4:	f109 0901 	add.w	r9, r9, #1
 80078a8:	e772      	b.n	8007790 <_dtoa_r+0x9f0>
 80078aa:	f000 fc65 	bl	8008178 <__multadd>
 80078ae:	4639      	mov	r1, r7
 80078b0:	4680      	mov	r8, r0
 80078b2:	2300      	movs	r3, #0
 80078b4:	220a      	movs	r2, #10
 80078b6:	4620      	mov	r0, r4
 80078b8:	f000 fc5e 	bl	8008178 <__multadd>
 80078bc:	4607      	mov	r7, r0
 80078be:	e7f1      	b.n	80078a4 <_dtoa_r+0xb04>
 80078c0:	9b03      	ldr	r3, [sp, #12]
 80078c2:	9302      	str	r3, [sp, #8]
 80078c4:	9d01      	ldr	r5, [sp, #4]
 80078c6:	ee18 0a10 	vmov	r0, s16
 80078ca:	4631      	mov	r1, r6
 80078cc:	f7ff f9dc 	bl	8006c88 <quorem>
 80078d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80078d4:	9b01      	ldr	r3, [sp, #4]
 80078d6:	f805 ab01 	strb.w	sl, [r5], #1
 80078da:	1aea      	subs	r2, r5, r3
 80078dc:	9b02      	ldr	r3, [sp, #8]
 80078de:	4293      	cmp	r3, r2
 80078e0:	dd09      	ble.n	80078f6 <_dtoa_r+0xb56>
 80078e2:	ee18 1a10 	vmov	r1, s16
 80078e6:	2300      	movs	r3, #0
 80078e8:	220a      	movs	r2, #10
 80078ea:	4620      	mov	r0, r4
 80078ec:	f000 fc44 	bl	8008178 <__multadd>
 80078f0:	ee08 0a10 	vmov	s16, r0
 80078f4:	e7e7      	b.n	80078c6 <_dtoa_r+0xb26>
 80078f6:	9b02      	ldr	r3, [sp, #8]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	bfc8      	it	gt
 80078fc:	461d      	movgt	r5, r3
 80078fe:	9b01      	ldr	r3, [sp, #4]
 8007900:	bfd8      	it	le
 8007902:	2501      	movle	r5, #1
 8007904:	441d      	add	r5, r3
 8007906:	f04f 0800 	mov.w	r8, #0
 800790a:	ee18 1a10 	vmov	r1, s16
 800790e:	2201      	movs	r2, #1
 8007910:	4620      	mov	r0, r4
 8007912:	f000 fe2b 	bl	800856c <__lshift>
 8007916:	4631      	mov	r1, r6
 8007918:	ee08 0a10 	vmov	s16, r0
 800791c:	f000 fe96 	bl	800864c <__mcmp>
 8007920:	2800      	cmp	r0, #0
 8007922:	dc91      	bgt.n	8007848 <_dtoa_r+0xaa8>
 8007924:	d102      	bne.n	800792c <_dtoa_r+0xb8c>
 8007926:	f01a 0f01 	tst.w	sl, #1
 800792a:	d18d      	bne.n	8007848 <_dtoa_r+0xaa8>
 800792c:	462b      	mov	r3, r5
 800792e:	461d      	mov	r5, r3
 8007930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007934:	2a30      	cmp	r2, #48	; 0x30
 8007936:	d0fa      	beq.n	800792e <_dtoa_r+0xb8e>
 8007938:	e6d7      	b.n	80076ea <_dtoa_r+0x94a>
 800793a:	9a01      	ldr	r2, [sp, #4]
 800793c:	429a      	cmp	r2, r3
 800793e:	d184      	bne.n	800784a <_dtoa_r+0xaaa>
 8007940:	9b00      	ldr	r3, [sp, #0]
 8007942:	3301      	adds	r3, #1
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	2331      	movs	r3, #49	; 0x31
 8007948:	7013      	strb	r3, [r2, #0]
 800794a:	e6ce      	b.n	80076ea <_dtoa_r+0x94a>
 800794c:	4b09      	ldr	r3, [pc, #36]	; (8007974 <_dtoa_r+0xbd4>)
 800794e:	f7ff ba95 	b.w	8006e7c <_dtoa_r+0xdc>
 8007952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007954:	2b00      	cmp	r3, #0
 8007956:	f47f aa6e 	bne.w	8006e36 <_dtoa_r+0x96>
 800795a:	4b07      	ldr	r3, [pc, #28]	; (8007978 <_dtoa_r+0xbd8>)
 800795c:	f7ff ba8e 	b.w	8006e7c <_dtoa_r+0xdc>
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	dcae      	bgt.n	80078c4 <_dtoa_r+0xb24>
 8007966:	9b06      	ldr	r3, [sp, #24]
 8007968:	2b02      	cmp	r3, #2
 800796a:	f73f aea8 	bgt.w	80076be <_dtoa_r+0x91e>
 800796e:	e7a9      	b.n	80078c4 <_dtoa_r+0xb24>
 8007970:	08009da0 	.word	0x08009da0
 8007974:	08009ba0 	.word	0x08009ba0
 8007978:	08009d21 	.word	0x08009d21

0800797c <rshift>:
 800797c:	6903      	ldr	r3, [r0, #16]
 800797e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007982:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007986:	ea4f 1261 	mov.w	r2, r1, asr #5
 800798a:	f100 0414 	add.w	r4, r0, #20
 800798e:	dd45      	ble.n	8007a1c <rshift+0xa0>
 8007990:	f011 011f 	ands.w	r1, r1, #31
 8007994:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007998:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800799c:	d10c      	bne.n	80079b8 <rshift+0x3c>
 800799e:	f100 0710 	add.w	r7, r0, #16
 80079a2:	4629      	mov	r1, r5
 80079a4:	42b1      	cmp	r1, r6
 80079a6:	d334      	bcc.n	8007a12 <rshift+0x96>
 80079a8:	1a9b      	subs	r3, r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	1eea      	subs	r2, r5, #3
 80079ae:	4296      	cmp	r6, r2
 80079b0:	bf38      	it	cc
 80079b2:	2300      	movcc	r3, #0
 80079b4:	4423      	add	r3, r4
 80079b6:	e015      	b.n	80079e4 <rshift+0x68>
 80079b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80079bc:	f1c1 0820 	rsb	r8, r1, #32
 80079c0:	40cf      	lsrs	r7, r1
 80079c2:	f105 0e04 	add.w	lr, r5, #4
 80079c6:	46a1      	mov	r9, r4
 80079c8:	4576      	cmp	r6, lr
 80079ca:	46f4      	mov	ip, lr
 80079cc:	d815      	bhi.n	80079fa <rshift+0x7e>
 80079ce:	1a9a      	subs	r2, r3, r2
 80079d0:	0092      	lsls	r2, r2, #2
 80079d2:	3a04      	subs	r2, #4
 80079d4:	3501      	adds	r5, #1
 80079d6:	42ae      	cmp	r6, r5
 80079d8:	bf38      	it	cc
 80079da:	2200      	movcc	r2, #0
 80079dc:	18a3      	adds	r3, r4, r2
 80079de:	50a7      	str	r7, [r4, r2]
 80079e0:	b107      	cbz	r7, 80079e4 <rshift+0x68>
 80079e2:	3304      	adds	r3, #4
 80079e4:	1b1a      	subs	r2, r3, r4
 80079e6:	42a3      	cmp	r3, r4
 80079e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80079ec:	bf08      	it	eq
 80079ee:	2300      	moveq	r3, #0
 80079f0:	6102      	str	r2, [r0, #16]
 80079f2:	bf08      	it	eq
 80079f4:	6143      	streq	r3, [r0, #20]
 80079f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079fa:	f8dc c000 	ldr.w	ip, [ip]
 80079fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8007a02:	ea4c 0707 	orr.w	r7, ip, r7
 8007a06:	f849 7b04 	str.w	r7, [r9], #4
 8007a0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007a0e:	40cf      	lsrs	r7, r1
 8007a10:	e7da      	b.n	80079c8 <rshift+0x4c>
 8007a12:	f851 cb04 	ldr.w	ip, [r1], #4
 8007a16:	f847 cf04 	str.w	ip, [r7, #4]!
 8007a1a:	e7c3      	b.n	80079a4 <rshift+0x28>
 8007a1c:	4623      	mov	r3, r4
 8007a1e:	e7e1      	b.n	80079e4 <rshift+0x68>

08007a20 <__hexdig_fun>:
 8007a20:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007a24:	2b09      	cmp	r3, #9
 8007a26:	d802      	bhi.n	8007a2e <__hexdig_fun+0xe>
 8007a28:	3820      	subs	r0, #32
 8007a2a:	b2c0      	uxtb	r0, r0
 8007a2c:	4770      	bx	lr
 8007a2e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007a32:	2b05      	cmp	r3, #5
 8007a34:	d801      	bhi.n	8007a3a <__hexdig_fun+0x1a>
 8007a36:	3847      	subs	r0, #71	; 0x47
 8007a38:	e7f7      	b.n	8007a2a <__hexdig_fun+0xa>
 8007a3a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007a3e:	2b05      	cmp	r3, #5
 8007a40:	d801      	bhi.n	8007a46 <__hexdig_fun+0x26>
 8007a42:	3827      	subs	r0, #39	; 0x27
 8007a44:	e7f1      	b.n	8007a2a <__hexdig_fun+0xa>
 8007a46:	2000      	movs	r0, #0
 8007a48:	4770      	bx	lr
	...

08007a4c <__gethex>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	ed2d 8b02 	vpush	{d8}
 8007a54:	b089      	sub	sp, #36	; 0x24
 8007a56:	ee08 0a10 	vmov	s16, r0
 8007a5a:	9304      	str	r3, [sp, #16]
 8007a5c:	4bb4      	ldr	r3, [pc, #720]	; (8007d30 <__gethex+0x2e4>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	9301      	str	r3, [sp, #4]
 8007a62:	4618      	mov	r0, r3
 8007a64:	468b      	mov	fp, r1
 8007a66:	4690      	mov	r8, r2
 8007a68:	f7f8 fbba 	bl	80001e0 <strlen>
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	f8db 2000 	ldr.w	r2, [fp]
 8007a72:	4403      	add	r3, r0
 8007a74:	4682      	mov	sl, r0
 8007a76:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007a7a:	9305      	str	r3, [sp, #20]
 8007a7c:	1c93      	adds	r3, r2, #2
 8007a7e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007a82:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007a86:	32fe      	adds	r2, #254	; 0xfe
 8007a88:	18d1      	adds	r1, r2, r3
 8007a8a:	461f      	mov	r7, r3
 8007a8c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007a90:	9100      	str	r1, [sp, #0]
 8007a92:	2830      	cmp	r0, #48	; 0x30
 8007a94:	d0f8      	beq.n	8007a88 <__gethex+0x3c>
 8007a96:	f7ff ffc3 	bl	8007a20 <__hexdig_fun>
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	d13a      	bne.n	8007b16 <__gethex+0xca>
 8007aa0:	9901      	ldr	r1, [sp, #4]
 8007aa2:	4652      	mov	r2, sl
 8007aa4:	4638      	mov	r0, r7
 8007aa6:	f001 fa33 	bl	8008f10 <strncmp>
 8007aaa:	4605      	mov	r5, r0
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d168      	bne.n	8007b82 <__gethex+0x136>
 8007ab0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007ab4:	eb07 060a 	add.w	r6, r7, sl
 8007ab8:	f7ff ffb2 	bl	8007a20 <__hexdig_fun>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	d062      	beq.n	8007b86 <__gethex+0x13a>
 8007ac0:	4633      	mov	r3, r6
 8007ac2:	7818      	ldrb	r0, [r3, #0]
 8007ac4:	2830      	cmp	r0, #48	; 0x30
 8007ac6:	461f      	mov	r7, r3
 8007ac8:	f103 0301 	add.w	r3, r3, #1
 8007acc:	d0f9      	beq.n	8007ac2 <__gethex+0x76>
 8007ace:	f7ff ffa7 	bl	8007a20 <__hexdig_fun>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	fab0 f480 	clz	r4, r0
 8007ad8:	0964      	lsrs	r4, r4, #5
 8007ada:	4635      	mov	r5, r6
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	463a      	mov	r2, r7
 8007ae0:	4616      	mov	r6, r2
 8007ae2:	3201      	adds	r2, #1
 8007ae4:	7830      	ldrb	r0, [r6, #0]
 8007ae6:	f7ff ff9b 	bl	8007a20 <__hexdig_fun>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d1f8      	bne.n	8007ae0 <__gethex+0x94>
 8007aee:	9901      	ldr	r1, [sp, #4]
 8007af0:	4652      	mov	r2, sl
 8007af2:	4630      	mov	r0, r6
 8007af4:	f001 fa0c 	bl	8008f10 <strncmp>
 8007af8:	b980      	cbnz	r0, 8007b1c <__gethex+0xd0>
 8007afa:	b94d      	cbnz	r5, 8007b10 <__gethex+0xc4>
 8007afc:	eb06 050a 	add.w	r5, r6, sl
 8007b00:	462a      	mov	r2, r5
 8007b02:	4616      	mov	r6, r2
 8007b04:	3201      	adds	r2, #1
 8007b06:	7830      	ldrb	r0, [r6, #0]
 8007b08:	f7ff ff8a 	bl	8007a20 <__hexdig_fun>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d1f8      	bne.n	8007b02 <__gethex+0xb6>
 8007b10:	1bad      	subs	r5, r5, r6
 8007b12:	00ad      	lsls	r5, r5, #2
 8007b14:	e004      	b.n	8007b20 <__gethex+0xd4>
 8007b16:	2400      	movs	r4, #0
 8007b18:	4625      	mov	r5, r4
 8007b1a:	e7e0      	b.n	8007ade <__gethex+0x92>
 8007b1c:	2d00      	cmp	r5, #0
 8007b1e:	d1f7      	bne.n	8007b10 <__gethex+0xc4>
 8007b20:	7833      	ldrb	r3, [r6, #0]
 8007b22:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007b26:	2b50      	cmp	r3, #80	; 0x50
 8007b28:	d13b      	bne.n	8007ba2 <__gethex+0x156>
 8007b2a:	7873      	ldrb	r3, [r6, #1]
 8007b2c:	2b2b      	cmp	r3, #43	; 0x2b
 8007b2e:	d02c      	beq.n	8007b8a <__gethex+0x13e>
 8007b30:	2b2d      	cmp	r3, #45	; 0x2d
 8007b32:	d02e      	beq.n	8007b92 <__gethex+0x146>
 8007b34:	1c71      	adds	r1, r6, #1
 8007b36:	f04f 0900 	mov.w	r9, #0
 8007b3a:	7808      	ldrb	r0, [r1, #0]
 8007b3c:	f7ff ff70 	bl	8007a20 <__hexdig_fun>
 8007b40:	1e43      	subs	r3, r0, #1
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	2b18      	cmp	r3, #24
 8007b46:	d82c      	bhi.n	8007ba2 <__gethex+0x156>
 8007b48:	f1a0 0210 	sub.w	r2, r0, #16
 8007b4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007b50:	f7ff ff66 	bl	8007a20 <__hexdig_fun>
 8007b54:	1e43      	subs	r3, r0, #1
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	2b18      	cmp	r3, #24
 8007b5a:	d91d      	bls.n	8007b98 <__gethex+0x14c>
 8007b5c:	f1b9 0f00 	cmp.w	r9, #0
 8007b60:	d000      	beq.n	8007b64 <__gethex+0x118>
 8007b62:	4252      	negs	r2, r2
 8007b64:	4415      	add	r5, r2
 8007b66:	f8cb 1000 	str.w	r1, [fp]
 8007b6a:	b1e4      	cbz	r4, 8007ba6 <__gethex+0x15a>
 8007b6c:	9b00      	ldr	r3, [sp, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	bf14      	ite	ne
 8007b72:	2700      	movne	r7, #0
 8007b74:	2706      	moveq	r7, #6
 8007b76:	4638      	mov	r0, r7
 8007b78:	b009      	add	sp, #36	; 0x24
 8007b7a:	ecbd 8b02 	vpop	{d8}
 8007b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b82:	463e      	mov	r6, r7
 8007b84:	4625      	mov	r5, r4
 8007b86:	2401      	movs	r4, #1
 8007b88:	e7ca      	b.n	8007b20 <__gethex+0xd4>
 8007b8a:	f04f 0900 	mov.w	r9, #0
 8007b8e:	1cb1      	adds	r1, r6, #2
 8007b90:	e7d3      	b.n	8007b3a <__gethex+0xee>
 8007b92:	f04f 0901 	mov.w	r9, #1
 8007b96:	e7fa      	b.n	8007b8e <__gethex+0x142>
 8007b98:	230a      	movs	r3, #10
 8007b9a:	fb03 0202 	mla	r2, r3, r2, r0
 8007b9e:	3a10      	subs	r2, #16
 8007ba0:	e7d4      	b.n	8007b4c <__gethex+0x100>
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	e7df      	b.n	8007b66 <__gethex+0x11a>
 8007ba6:	1bf3      	subs	r3, r6, r7
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	4621      	mov	r1, r4
 8007bac:	2b07      	cmp	r3, #7
 8007bae:	dc0b      	bgt.n	8007bc8 <__gethex+0x17c>
 8007bb0:	ee18 0a10 	vmov	r0, s16
 8007bb4:	f000 fa7e 	bl	80080b4 <_Balloc>
 8007bb8:	4604      	mov	r4, r0
 8007bba:	b940      	cbnz	r0, 8007bce <__gethex+0x182>
 8007bbc:	4b5d      	ldr	r3, [pc, #372]	; (8007d34 <__gethex+0x2e8>)
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	21de      	movs	r1, #222	; 0xde
 8007bc2:	485d      	ldr	r0, [pc, #372]	; (8007d38 <__gethex+0x2ec>)
 8007bc4:	f001 f9c6 	bl	8008f54 <__assert_func>
 8007bc8:	3101      	adds	r1, #1
 8007bca:	105b      	asrs	r3, r3, #1
 8007bcc:	e7ee      	b.n	8007bac <__gethex+0x160>
 8007bce:	f100 0914 	add.w	r9, r0, #20
 8007bd2:	f04f 0b00 	mov.w	fp, #0
 8007bd6:	f1ca 0301 	rsb	r3, sl, #1
 8007bda:	f8cd 9008 	str.w	r9, [sp, #8]
 8007bde:	f8cd b000 	str.w	fp, [sp]
 8007be2:	9306      	str	r3, [sp, #24]
 8007be4:	42b7      	cmp	r7, r6
 8007be6:	d340      	bcc.n	8007c6a <__gethex+0x21e>
 8007be8:	9802      	ldr	r0, [sp, #8]
 8007bea:	9b00      	ldr	r3, [sp, #0]
 8007bec:	f840 3b04 	str.w	r3, [r0], #4
 8007bf0:	eba0 0009 	sub.w	r0, r0, r9
 8007bf4:	1080      	asrs	r0, r0, #2
 8007bf6:	0146      	lsls	r6, r0, #5
 8007bf8:	6120      	str	r0, [r4, #16]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 fb4c 	bl	8008298 <__hi0bits>
 8007c00:	1a30      	subs	r0, r6, r0
 8007c02:	f8d8 6000 	ldr.w	r6, [r8]
 8007c06:	42b0      	cmp	r0, r6
 8007c08:	dd63      	ble.n	8007cd2 <__gethex+0x286>
 8007c0a:	1b87      	subs	r7, r0, r6
 8007c0c:	4639      	mov	r1, r7
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f000 fef0 	bl	80089f4 <__any_on>
 8007c14:	4682      	mov	sl, r0
 8007c16:	b1a8      	cbz	r0, 8007c44 <__gethex+0x1f8>
 8007c18:	1e7b      	subs	r3, r7, #1
 8007c1a:	1159      	asrs	r1, r3, #5
 8007c1c:	f003 021f 	and.w	r2, r3, #31
 8007c20:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007c24:	f04f 0a01 	mov.w	sl, #1
 8007c28:	fa0a f202 	lsl.w	r2, sl, r2
 8007c2c:	420a      	tst	r2, r1
 8007c2e:	d009      	beq.n	8007c44 <__gethex+0x1f8>
 8007c30:	4553      	cmp	r3, sl
 8007c32:	dd05      	ble.n	8007c40 <__gethex+0x1f4>
 8007c34:	1eb9      	subs	r1, r7, #2
 8007c36:	4620      	mov	r0, r4
 8007c38:	f000 fedc 	bl	80089f4 <__any_on>
 8007c3c:	2800      	cmp	r0, #0
 8007c3e:	d145      	bne.n	8007ccc <__gethex+0x280>
 8007c40:	f04f 0a02 	mov.w	sl, #2
 8007c44:	4639      	mov	r1, r7
 8007c46:	4620      	mov	r0, r4
 8007c48:	f7ff fe98 	bl	800797c <rshift>
 8007c4c:	443d      	add	r5, r7
 8007c4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c52:	42ab      	cmp	r3, r5
 8007c54:	da4c      	bge.n	8007cf0 <__gethex+0x2a4>
 8007c56:	ee18 0a10 	vmov	r0, s16
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	f000 fa6a 	bl	8008134 <_Bfree>
 8007c60:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c62:	2300      	movs	r3, #0
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	27a3      	movs	r7, #163	; 0xa3
 8007c68:	e785      	b.n	8007b76 <__gethex+0x12a>
 8007c6a:	1e73      	subs	r3, r6, #1
 8007c6c:	9a05      	ldr	r2, [sp, #20]
 8007c6e:	9303      	str	r3, [sp, #12]
 8007c70:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d019      	beq.n	8007cac <__gethex+0x260>
 8007c78:	f1bb 0f20 	cmp.w	fp, #32
 8007c7c:	d107      	bne.n	8007c8e <__gethex+0x242>
 8007c7e:	9b02      	ldr	r3, [sp, #8]
 8007c80:	9a00      	ldr	r2, [sp, #0]
 8007c82:	f843 2b04 	str.w	r2, [r3], #4
 8007c86:	9302      	str	r3, [sp, #8]
 8007c88:	2300      	movs	r3, #0
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	469b      	mov	fp, r3
 8007c8e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007c92:	f7ff fec5 	bl	8007a20 <__hexdig_fun>
 8007c96:	9b00      	ldr	r3, [sp, #0]
 8007c98:	f000 000f 	and.w	r0, r0, #15
 8007c9c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007ca0:	4303      	orrs	r3, r0
 8007ca2:	9300      	str	r3, [sp, #0]
 8007ca4:	f10b 0b04 	add.w	fp, fp, #4
 8007ca8:	9b03      	ldr	r3, [sp, #12]
 8007caa:	e00d      	b.n	8007cc8 <__gethex+0x27c>
 8007cac:	9b03      	ldr	r3, [sp, #12]
 8007cae:	9a06      	ldr	r2, [sp, #24]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	42bb      	cmp	r3, r7
 8007cb4:	d3e0      	bcc.n	8007c78 <__gethex+0x22c>
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	9901      	ldr	r1, [sp, #4]
 8007cba:	9307      	str	r3, [sp, #28]
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	f001 f927 	bl	8008f10 <strncmp>
 8007cc2:	9b07      	ldr	r3, [sp, #28]
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d1d7      	bne.n	8007c78 <__gethex+0x22c>
 8007cc8:	461e      	mov	r6, r3
 8007cca:	e78b      	b.n	8007be4 <__gethex+0x198>
 8007ccc:	f04f 0a03 	mov.w	sl, #3
 8007cd0:	e7b8      	b.n	8007c44 <__gethex+0x1f8>
 8007cd2:	da0a      	bge.n	8007cea <__gethex+0x29e>
 8007cd4:	1a37      	subs	r7, r6, r0
 8007cd6:	4621      	mov	r1, r4
 8007cd8:	ee18 0a10 	vmov	r0, s16
 8007cdc:	463a      	mov	r2, r7
 8007cde:	f000 fc45 	bl	800856c <__lshift>
 8007ce2:	1bed      	subs	r5, r5, r7
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	f100 0914 	add.w	r9, r0, #20
 8007cea:	f04f 0a00 	mov.w	sl, #0
 8007cee:	e7ae      	b.n	8007c4e <__gethex+0x202>
 8007cf0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007cf4:	42a8      	cmp	r0, r5
 8007cf6:	dd72      	ble.n	8007dde <__gethex+0x392>
 8007cf8:	1b45      	subs	r5, r0, r5
 8007cfa:	42ae      	cmp	r6, r5
 8007cfc:	dc36      	bgt.n	8007d6c <__gethex+0x320>
 8007cfe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d02a      	beq.n	8007d5c <__gethex+0x310>
 8007d06:	2b03      	cmp	r3, #3
 8007d08:	d02c      	beq.n	8007d64 <__gethex+0x318>
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d11c      	bne.n	8007d48 <__gethex+0x2fc>
 8007d0e:	42ae      	cmp	r6, r5
 8007d10:	d11a      	bne.n	8007d48 <__gethex+0x2fc>
 8007d12:	2e01      	cmp	r6, #1
 8007d14:	d112      	bne.n	8007d3c <__gethex+0x2f0>
 8007d16:	9a04      	ldr	r2, [sp, #16]
 8007d18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007d1c:	6013      	str	r3, [r2, #0]
 8007d1e:	2301      	movs	r3, #1
 8007d20:	6123      	str	r3, [r4, #16]
 8007d22:	f8c9 3000 	str.w	r3, [r9]
 8007d26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d28:	2762      	movs	r7, #98	; 0x62
 8007d2a:	601c      	str	r4, [r3, #0]
 8007d2c:	e723      	b.n	8007b76 <__gethex+0x12a>
 8007d2e:	bf00      	nop
 8007d30:	08009e18 	.word	0x08009e18
 8007d34:	08009da0 	.word	0x08009da0
 8007d38:	08009db1 	.word	0x08009db1
 8007d3c:	1e71      	subs	r1, r6, #1
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 fe58 	bl	80089f4 <__any_on>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d1e6      	bne.n	8007d16 <__gethex+0x2ca>
 8007d48:	ee18 0a10 	vmov	r0, s16
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	f000 f9f1 	bl	8008134 <_Bfree>
 8007d52:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d54:	2300      	movs	r3, #0
 8007d56:	6013      	str	r3, [r2, #0]
 8007d58:	2750      	movs	r7, #80	; 0x50
 8007d5a:	e70c      	b.n	8007b76 <__gethex+0x12a>
 8007d5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1f2      	bne.n	8007d48 <__gethex+0x2fc>
 8007d62:	e7d8      	b.n	8007d16 <__gethex+0x2ca>
 8007d64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1d5      	bne.n	8007d16 <__gethex+0x2ca>
 8007d6a:	e7ed      	b.n	8007d48 <__gethex+0x2fc>
 8007d6c:	1e6f      	subs	r7, r5, #1
 8007d6e:	f1ba 0f00 	cmp.w	sl, #0
 8007d72:	d131      	bne.n	8007dd8 <__gethex+0x38c>
 8007d74:	b127      	cbz	r7, 8007d80 <__gethex+0x334>
 8007d76:	4639      	mov	r1, r7
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 fe3b 	bl	80089f4 <__any_on>
 8007d7e:	4682      	mov	sl, r0
 8007d80:	117b      	asrs	r3, r7, #5
 8007d82:	2101      	movs	r1, #1
 8007d84:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007d88:	f007 071f 	and.w	r7, r7, #31
 8007d8c:	fa01 f707 	lsl.w	r7, r1, r7
 8007d90:	421f      	tst	r7, r3
 8007d92:	4629      	mov	r1, r5
 8007d94:	4620      	mov	r0, r4
 8007d96:	bf18      	it	ne
 8007d98:	f04a 0a02 	orrne.w	sl, sl, #2
 8007d9c:	1b76      	subs	r6, r6, r5
 8007d9e:	f7ff fded 	bl	800797c <rshift>
 8007da2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007da6:	2702      	movs	r7, #2
 8007da8:	f1ba 0f00 	cmp.w	sl, #0
 8007dac:	d048      	beq.n	8007e40 <__gethex+0x3f4>
 8007dae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d015      	beq.n	8007de2 <__gethex+0x396>
 8007db6:	2b03      	cmp	r3, #3
 8007db8:	d017      	beq.n	8007dea <__gethex+0x39e>
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d109      	bne.n	8007dd2 <__gethex+0x386>
 8007dbe:	f01a 0f02 	tst.w	sl, #2
 8007dc2:	d006      	beq.n	8007dd2 <__gethex+0x386>
 8007dc4:	f8d9 0000 	ldr.w	r0, [r9]
 8007dc8:	ea4a 0a00 	orr.w	sl, sl, r0
 8007dcc:	f01a 0f01 	tst.w	sl, #1
 8007dd0:	d10e      	bne.n	8007df0 <__gethex+0x3a4>
 8007dd2:	f047 0710 	orr.w	r7, r7, #16
 8007dd6:	e033      	b.n	8007e40 <__gethex+0x3f4>
 8007dd8:	f04f 0a01 	mov.w	sl, #1
 8007ddc:	e7d0      	b.n	8007d80 <__gethex+0x334>
 8007dde:	2701      	movs	r7, #1
 8007de0:	e7e2      	b.n	8007da8 <__gethex+0x35c>
 8007de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007de4:	f1c3 0301 	rsb	r3, r3, #1
 8007de8:	9315      	str	r3, [sp, #84]	; 0x54
 8007dea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0f0      	beq.n	8007dd2 <__gethex+0x386>
 8007df0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007df4:	f104 0314 	add.w	r3, r4, #20
 8007df8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007dfc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007e00:	f04f 0c00 	mov.w	ip, #0
 8007e04:	4618      	mov	r0, r3
 8007e06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e0a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007e0e:	d01c      	beq.n	8007e4a <__gethex+0x3fe>
 8007e10:	3201      	adds	r2, #1
 8007e12:	6002      	str	r2, [r0, #0]
 8007e14:	2f02      	cmp	r7, #2
 8007e16:	f104 0314 	add.w	r3, r4, #20
 8007e1a:	d13f      	bne.n	8007e9c <__gethex+0x450>
 8007e1c:	f8d8 2000 	ldr.w	r2, [r8]
 8007e20:	3a01      	subs	r2, #1
 8007e22:	42b2      	cmp	r2, r6
 8007e24:	d10a      	bne.n	8007e3c <__gethex+0x3f0>
 8007e26:	1171      	asrs	r1, r6, #5
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007e2e:	f006 061f 	and.w	r6, r6, #31
 8007e32:	fa02 f606 	lsl.w	r6, r2, r6
 8007e36:	421e      	tst	r6, r3
 8007e38:	bf18      	it	ne
 8007e3a:	4617      	movne	r7, r2
 8007e3c:	f047 0720 	orr.w	r7, r7, #32
 8007e40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e42:	601c      	str	r4, [r3, #0]
 8007e44:	9b04      	ldr	r3, [sp, #16]
 8007e46:	601d      	str	r5, [r3, #0]
 8007e48:	e695      	b.n	8007b76 <__gethex+0x12a>
 8007e4a:	4299      	cmp	r1, r3
 8007e4c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007e50:	d8d8      	bhi.n	8007e04 <__gethex+0x3b8>
 8007e52:	68a3      	ldr	r3, [r4, #8]
 8007e54:	459b      	cmp	fp, r3
 8007e56:	db19      	blt.n	8007e8c <__gethex+0x440>
 8007e58:	6861      	ldr	r1, [r4, #4]
 8007e5a:	ee18 0a10 	vmov	r0, s16
 8007e5e:	3101      	adds	r1, #1
 8007e60:	f000 f928 	bl	80080b4 <_Balloc>
 8007e64:	4681      	mov	r9, r0
 8007e66:	b918      	cbnz	r0, 8007e70 <__gethex+0x424>
 8007e68:	4b1a      	ldr	r3, [pc, #104]	; (8007ed4 <__gethex+0x488>)
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	2184      	movs	r1, #132	; 0x84
 8007e6e:	e6a8      	b.n	8007bc2 <__gethex+0x176>
 8007e70:	6922      	ldr	r2, [r4, #16]
 8007e72:	3202      	adds	r2, #2
 8007e74:	f104 010c 	add.w	r1, r4, #12
 8007e78:	0092      	lsls	r2, r2, #2
 8007e7a:	300c      	adds	r0, #12
 8007e7c:	f000 f90c 	bl	8008098 <memcpy>
 8007e80:	4621      	mov	r1, r4
 8007e82:	ee18 0a10 	vmov	r0, s16
 8007e86:	f000 f955 	bl	8008134 <_Bfree>
 8007e8a:	464c      	mov	r4, r9
 8007e8c:	6923      	ldr	r3, [r4, #16]
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e94:	6122      	str	r2, [r4, #16]
 8007e96:	2201      	movs	r2, #1
 8007e98:	615a      	str	r2, [r3, #20]
 8007e9a:	e7bb      	b.n	8007e14 <__gethex+0x3c8>
 8007e9c:	6922      	ldr	r2, [r4, #16]
 8007e9e:	455a      	cmp	r2, fp
 8007ea0:	dd0b      	ble.n	8007eba <__gethex+0x46e>
 8007ea2:	2101      	movs	r1, #1
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f7ff fd69 	bl	800797c <rshift>
 8007eaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007eae:	3501      	adds	r5, #1
 8007eb0:	42ab      	cmp	r3, r5
 8007eb2:	f6ff aed0 	blt.w	8007c56 <__gethex+0x20a>
 8007eb6:	2701      	movs	r7, #1
 8007eb8:	e7c0      	b.n	8007e3c <__gethex+0x3f0>
 8007eba:	f016 061f 	ands.w	r6, r6, #31
 8007ebe:	d0fa      	beq.n	8007eb6 <__gethex+0x46a>
 8007ec0:	4453      	add	r3, sl
 8007ec2:	f1c6 0620 	rsb	r6, r6, #32
 8007ec6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007eca:	f000 f9e5 	bl	8008298 <__hi0bits>
 8007ece:	42b0      	cmp	r0, r6
 8007ed0:	dbe7      	blt.n	8007ea2 <__gethex+0x456>
 8007ed2:	e7f0      	b.n	8007eb6 <__gethex+0x46a>
 8007ed4:	08009da0 	.word	0x08009da0

08007ed8 <L_shift>:
 8007ed8:	f1c2 0208 	rsb	r2, r2, #8
 8007edc:	0092      	lsls	r2, r2, #2
 8007ede:	b570      	push	{r4, r5, r6, lr}
 8007ee0:	f1c2 0620 	rsb	r6, r2, #32
 8007ee4:	6843      	ldr	r3, [r0, #4]
 8007ee6:	6804      	ldr	r4, [r0, #0]
 8007ee8:	fa03 f506 	lsl.w	r5, r3, r6
 8007eec:	432c      	orrs	r4, r5
 8007eee:	40d3      	lsrs	r3, r2
 8007ef0:	6004      	str	r4, [r0, #0]
 8007ef2:	f840 3f04 	str.w	r3, [r0, #4]!
 8007ef6:	4288      	cmp	r0, r1
 8007ef8:	d3f4      	bcc.n	8007ee4 <L_shift+0xc>
 8007efa:	bd70      	pop	{r4, r5, r6, pc}

08007efc <__match>:
 8007efc:	b530      	push	{r4, r5, lr}
 8007efe:	6803      	ldr	r3, [r0, #0]
 8007f00:	3301      	adds	r3, #1
 8007f02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f06:	b914      	cbnz	r4, 8007f0e <__match+0x12>
 8007f08:	6003      	str	r3, [r0, #0]
 8007f0a:	2001      	movs	r0, #1
 8007f0c:	bd30      	pop	{r4, r5, pc}
 8007f0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f12:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007f16:	2d19      	cmp	r5, #25
 8007f18:	bf98      	it	ls
 8007f1a:	3220      	addls	r2, #32
 8007f1c:	42a2      	cmp	r2, r4
 8007f1e:	d0f0      	beq.n	8007f02 <__match+0x6>
 8007f20:	2000      	movs	r0, #0
 8007f22:	e7f3      	b.n	8007f0c <__match+0x10>

08007f24 <__hexnan>:
 8007f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f28:	680b      	ldr	r3, [r1, #0]
 8007f2a:	115e      	asrs	r6, r3, #5
 8007f2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007f30:	f013 031f 	ands.w	r3, r3, #31
 8007f34:	b087      	sub	sp, #28
 8007f36:	bf18      	it	ne
 8007f38:	3604      	addne	r6, #4
 8007f3a:	2500      	movs	r5, #0
 8007f3c:	1f37      	subs	r7, r6, #4
 8007f3e:	4690      	mov	r8, r2
 8007f40:	6802      	ldr	r2, [r0, #0]
 8007f42:	9301      	str	r3, [sp, #4]
 8007f44:	4682      	mov	sl, r0
 8007f46:	f846 5c04 	str.w	r5, [r6, #-4]
 8007f4a:	46b9      	mov	r9, r7
 8007f4c:	463c      	mov	r4, r7
 8007f4e:	9502      	str	r5, [sp, #8]
 8007f50:	46ab      	mov	fp, r5
 8007f52:	7851      	ldrb	r1, [r2, #1]
 8007f54:	1c53      	adds	r3, r2, #1
 8007f56:	9303      	str	r3, [sp, #12]
 8007f58:	b341      	cbz	r1, 8007fac <__hexnan+0x88>
 8007f5a:	4608      	mov	r0, r1
 8007f5c:	9205      	str	r2, [sp, #20]
 8007f5e:	9104      	str	r1, [sp, #16]
 8007f60:	f7ff fd5e 	bl	8007a20 <__hexdig_fun>
 8007f64:	2800      	cmp	r0, #0
 8007f66:	d14f      	bne.n	8008008 <__hexnan+0xe4>
 8007f68:	9904      	ldr	r1, [sp, #16]
 8007f6a:	9a05      	ldr	r2, [sp, #20]
 8007f6c:	2920      	cmp	r1, #32
 8007f6e:	d818      	bhi.n	8007fa2 <__hexnan+0x7e>
 8007f70:	9b02      	ldr	r3, [sp, #8]
 8007f72:	459b      	cmp	fp, r3
 8007f74:	dd13      	ble.n	8007f9e <__hexnan+0x7a>
 8007f76:	454c      	cmp	r4, r9
 8007f78:	d206      	bcs.n	8007f88 <__hexnan+0x64>
 8007f7a:	2d07      	cmp	r5, #7
 8007f7c:	dc04      	bgt.n	8007f88 <__hexnan+0x64>
 8007f7e:	462a      	mov	r2, r5
 8007f80:	4649      	mov	r1, r9
 8007f82:	4620      	mov	r0, r4
 8007f84:	f7ff ffa8 	bl	8007ed8 <L_shift>
 8007f88:	4544      	cmp	r4, r8
 8007f8a:	d950      	bls.n	800802e <__hexnan+0x10a>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	f1a4 0904 	sub.w	r9, r4, #4
 8007f92:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f96:	f8cd b008 	str.w	fp, [sp, #8]
 8007f9a:	464c      	mov	r4, r9
 8007f9c:	461d      	mov	r5, r3
 8007f9e:	9a03      	ldr	r2, [sp, #12]
 8007fa0:	e7d7      	b.n	8007f52 <__hexnan+0x2e>
 8007fa2:	2929      	cmp	r1, #41	; 0x29
 8007fa4:	d156      	bne.n	8008054 <__hexnan+0x130>
 8007fa6:	3202      	adds	r2, #2
 8007fa8:	f8ca 2000 	str.w	r2, [sl]
 8007fac:	f1bb 0f00 	cmp.w	fp, #0
 8007fb0:	d050      	beq.n	8008054 <__hexnan+0x130>
 8007fb2:	454c      	cmp	r4, r9
 8007fb4:	d206      	bcs.n	8007fc4 <__hexnan+0xa0>
 8007fb6:	2d07      	cmp	r5, #7
 8007fb8:	dc04      	bgt.n	8007fc4 <__hexnan+0xa0>
 8007fba:	462a      	mov	r2, r5
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f7ff ff8a 	bl	8007ed8 <L_shift>
 8007fc4:	4544      	cmp	r4, r8
 8007fc6:	d934      	bls.n	8008032 <__hexnan+0x10e>
 8007fc8:	f1a8 0204 	sub.w	r2, r8, #4
 8007fcc:	4623      	mov	r3, r4
 8007fce:	f853 1b04 	ldr.w	r1, [r3], #4
 8007fd2:	f842 1f04 	str.w	r1, [r2, #4]!
 8007fd6:	429f      	cmp	r7, r3
 8007fd8:	d2f9      	bcs.n	8007fce <__hexnan+0xaa>
 8007fda:	1b3b      	subs	r3, r7, r4
 8007fdc:	f023 0303 	bic.w	r3, r3, #3
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	3401      	adds	r4, #1
 8007fe4:	3e03      	subs	r6, #3
 8007fe6:	42b4      	cmp	r4, r6
 8007fe8:	bf88      	it	hi
 8007fea:	2304      	movhi	r3, #4
 8007fec:	4443      	add	r3, r8
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f843 2b04 	str.w	r2, [r3], #4
 8007ff4:	429f      	cmp	r7, r3
 8007ff6:	d2fb      	bcs.n	8007ff0 <__hexnan+0xcc>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	b91b      	cbnz	r3, 8008004 <__hexnan+0xe0>
 8007ffc:	4547      	cmp	r7, r8
 8007ffe:	d127      	bne.n	8008050 <__hexnan+0x12c>
 8008000:	2301      	movs	r3, #1
 8008002:	603b      	str	r3, [r7, #0]
 8008004:	2005      	movs	r0, #5
 8008006:	e026      	b.n	8008056 <__hexnan+0x132>
 8008008:	3501      	adds	r5, #1
 800800a:	2d08      	cmp	r5, #8
 800800c:	f10b 0b01 	add.w	fp, fp, #1
 8008010:	dd06      	ble.n	8008020 <__hexnan+0xfc>
 8008012:	4544      	cmp	r4, r8
 8008014:	d9c3      	bls.n	8007f9e <__hexnan+0x7a>
 8008016:	2300      	movs	r3, #0
 8008018:	f844 3c04 	str.w	r3, [r4, #-4]
 800801c:	2501      	movs	r5, #1
 800801e:	3c04      	subs	r4, #4
 8008020:	6822      	ldr	r2, [r4, #0]
 8008022:	f000 000f 	and.w	r0, r0, #15
 8008026:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800802a:	6022      	str	r2, [r4, #0]
 800802c:	e7b7      	b.n	8007f9e <__hexnan+0x7a>
 800802e:	2508      	movs	r5, #8
 8008030:	e7b5      	b.n	8007f9e <__hexnan+0x7a>
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d0df      	beq.n	8007ff8 <__hexnan+0xd4>
 8008038:	f04f 32ff 	mov.w	r2, #4294967295
 800803c:	f1c3 0320 	rsb	r3, r3, #32
 8008040:	fa22 f303 	lsr.w	r3, r2, r3
 8008044:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008048:	401a      	ands	r2, r3
 800804a:	f846 2c04 	str.w	r2, [r6, #-4]
 800804e:	e7d3      	b.n	8007ff8 <__hexnan+0xd4>
 8008050:	3f04      	subs	r7, #4
 8008052:	e7d1      	b.n	8007ff8 <__hexnan+0xd4>
 8008054:	2004      	movs	r0, #4
 8008056:	b007      	add	sp, #28
 8008058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800805c <_localeconv_r>:
 800805c:	4800      	ldr	r0, [pc, #0]	; (8008060 <_localeconv_r+0x4>)
 800805e:	4770      	bx	lr
 8008060:	2000017c 	.word	0x2000017c

08008064 <malloc>:
 8008064:	4b02      	ldr	r3, [pc, #8]	; (8008070 <malloc+0xc>)
 8008066:	4601      	mov	r1, r0
 8008068:	6818      	ldr	r0, [r3, #0]
 800806a:	f000 bd67 	b.w	8008b3c <_malloc_r>
 800806e:	bf00      	nop
 8008070:	20000024 	.word	0x20000024

08008074 <__ascii_mbtowc>:
 8008074:	b082      	sub	sp, #8
 8008076:	b901      	cbnz	r1, 800807a <__ascii_mbtowc+0x6>
 8008078:	a901      	add	r1, sp, #4
 800807a:	b142      	cbz	r2, 800808e <__ascii_mbtowc+0x1a>
 800807c:	b14b      	cbz	r3, 8008092 <__ascii_mbtowc+0x1e>
 800807e:	7813      	ldrb	r3, [r2, #0]
 8008080:	600b      	str	r3, [r1, #0]
 8008082:	7812      	ldrb	r2, [r2, #0]
 8008084:	1e10      	subs	r0, r2, #0
 8008086:	bf18      	it	ne
 8008088:	2001      	movne	r0, #1
 800808a:	b002      	add	sp, #8
 800808c:	4770      	bx	lr
 800808e:	4610      	mov	r0, r2
 8008090:	e7fb      	b.n	800808a <__ascii_mbtowc+0x16>
 8008092:	f06f 0001 	mvn.w	r0, #1
 8008096:	e7f8      	b.n	800808a <__ascii_mbtowc+0x16>

08008098 <memcpy>:
 8008098:	440a      	add	r2, r1
 800809a:	4291      	cmp	r1, r2
 800809c:	f100 33ff 	add.w	r3, r0, #4294967295
 80080a0:	d100      	bne.n	80080a4 <memcpy+0xc>
 80080a2:	4770      	bx	lr
 80080a4:	b510      	push	{r4, lr}
 80080a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080ae:	4291      	cmp	r1, r2
 80080b0:	d1f9      	bne.n	80080a6 <memcpy+0xe>
 80080b2:	bd10      	pop	{r4, pc}

080080b4 <_Balloc>:
 80080b4:	b570      	push	{r4, r5, r6, lr}
 80080b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080b8:	4604      	mov	r4, r0
 80080ba:	460d      	mov	r5, r1
 80080bc:	b976      	cbnz	r6, 80080dc <_Balloc+0x28>
 80080be:	2010      	movs	r0, #16
 80080c0:	f7ff ffd0 	bl	8008064 <malloc>
 80080c4:	4602      	mov	r2, r0
 80080c6:	6260      	str	r0, [r4, #36]	; 0x24
 80080c8:	b920      	cbnz	r0, 80080d4 <_Balloc+0x20>
 80080ca:	4b18      	ldr	r3, [pc, #96]	; (800812c <_Balloc+0x78>)
 80080cc:	4818      	ldr	r0, [pc, #96]	; (8008130 <_Balloc+0x7c>)
 80080ce:	2166      	movs	r1, #102	; 0x66
 80080d0:	f000 ff40 	bl	8008f54 <__assert_func>
 80080d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080d8:	6006      	str	r6, [r0, #0]
 80080da:	60c6      	str	r6, [r0, #12]
 80080dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080de:	68f3      	ldr	r3, [r6, #12]
 80080e0:	b183      	cbz	r3, 8008104 <_Balloc+0x50>
 80080e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080ea:	b9b8      	cbnz	r0, 800811c <_Balloc+0x68>
 80080ec:	2101      	movs	r1, #1
 80080ee:	fa01 f605 	lsl.w	r6, r1, r5
 80080f2:	1d72      	adds	r2, r6, #5
 80080f4:	0092      	lsls	r2, r2, #2
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 fc9d 	bl	8008a36 <_calloc_r>
 80080fc:	b160      	cbz	r0, 8008118 <_Balloc+0x64>
 80080fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008102:	e00e      	b.n	8008122 <_Balloc+0x6e>
 8008104:	2221      	movs	r2, #33	; 0x21
 8008106:	2104      	movs	r1, #4
 8008108:	4620      	mov	r0, r4
 800810a:	f000 fc94 	bl	8008a36 <_calloc_r>
 800810e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008110:	60f0      	str	r0, [r6, #12]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1e4      	bne.n	80080e2 <_Balloc+0x2e>
 8008118:	2000      	movs	r0, #0
 800811a:	bd70      	pop	{r4, r5, r6, pc}
 800811c:	6802      	ldr	r2, [r0, #0]
 800811e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008122:	2300      	movs	r3, #0
 8008124:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008128:	e7f7      	b.n	800811a <_Balloc+0x66>
 800812a:	bf00      	nop
 800812c:	08009d2e 	.word	0x08009d2e
 8008130:	08009e2c 	.word	0x08009e2c

08008134 <_Bfree>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008138:	4605      	mov	r5, r0
 800813a:	460c      	mov	r4, r1
 800813c:	b976      	cbnz	r6, 800815c <_Bfree+0x28>
 800813e:	2010      	movs	r0, #16
 8008140:	f7ff ff90 	bl	8008064 <malloc>
 8008144:	4602      	mov	r2, r0
 8008146:	6268      	str	r0, [r5, #36]	; 0x24
 8008148:	b920      	cbnz	r0, 8008154 <_Bfree+0x20>
 800814a:	4b09      	ldr	r3, [pc, #36]	; (8008170 <_Bfree+0x3c>)
 800814c:	4809      	ldr	r0, [pc, #36]	; (8008174 <_Bfree+0x40>)
 800814e:	218a      	movs	r1, #138	; 0x8a
 8008150:	f000 ff00 	bl	8008f54 <__assert_func>
 8008154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008158:	6006      	str	r6, [r0, #0]
 800815a:	60c6      	str	r6, [r0, #12]
 800815c:	b13c      	cbz	r4, 800816e <_Bfree+0x3a>
 800815e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008160:	6862      	ldr	r2, [r4, #4]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008168:	6021      	str	r1, [r4, #0]
 800816a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800816e:	bd70      	pop	{r4, r5, r6, pc}
 8008170:	08009d2e 	.word	0x08009d2e
 8008174:	08009e2c 	.word	0x08009e2c

08008178 <__multadd>:
 8008178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800817c:	690d      	ldr	r5, [r1, #16]
 800817e:	4607      	mov	r7, r0
 8008180:	460c      	mov	r4, r1
 8008182:	461e      	mov	r6, r3
 8008184:	f101 0c14 	add.w	ip, r1, #20
 8008188:	2000      	movs	r0, #0
 800818a:	f8dc 3000 	ldr.w	r3, [ip]
 800818e:	b299      	uxth	r1, r3
 8008190:	fb02 6101 	mla	r1, r2, r1, r6
 8008194:	0c1e      	lsrs	r6, r3, #16
 8008196:	0c0b      	lsrs	r3, r1, #16
 8008198:	fb02 3306 	mla	r3, r2, r6, r3
 800819c:	b289      	uxth	r1, r1
 800819e:	3001      	adds	r0, #1
 80081a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081a4:	4285      	cmp	r5, r0
 80081a6:	f84c 1b04 	str.w	r1, [ip], #4
 80081aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80081ae:	dcec      	bgt.n	800818a <__multadd+0x12>
 80081b0:	b30e      	cbz	r6, 80081f6 <__multadd+0x7e>
 80081b2:	68a3      	ldr	r3, [r4, #8]
 80081b4:	42ab      	cmp	r3, r5
 80081b6:	dc19      	bgt.n	80081ec <__multadd+0x74>
 80081b8:	6861      	ldr	r1, [r4, #4]
 80081ba:	4638      	mov	r0, r7
 80081bc:	3101      	adds	r1, #1
 80081be:	f7ff ff79 	bl	80080b4 <_Balloc>
 80081c2:	4680      	mov	r8, r0
 80081c4:	b928      	cbnz	r0, 80081d2 <__multadd+0x5a>
 80081c6:	4602      	mov	r2, r0
 80081c8:	4b0c      	ldr	r3, [pc, #48]	; (80081fc <__multadd+0x84>)
 80081ca:	480d      	ldr	r0, [pc, #52]	; (8008200 <__multadd+0x88>)
 80081cc:	21b5      	movs	r1, #181	; 0xb5
 80081ce:	f000 fec1 	bl	8008f54 <__assert_func>
 80081d2:	6922      	ldr	r2, [r4, #16]
 80081d4:	3202      	adds	r2, #2
 80081d6:	f104 010c 	add.w	r1, r4, #12
 80081da:	0092      	lsls	r2, r2, #2
 80081dc:	300c      	adds	r0, #12
 80081de:	f7ff ff5b 	bl	8008098 <memcpy>
 80081e2:	4621      	mov	r1, r4
 80081e4:	4638      	mov	r0, r7
 80081e6:	f7ff ffa5 	bl	8008134 <_Bfree>
 80081ea:	4644      	mov	r4, r8
 80081ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081f0:	3501      	adds	r5, #1
 80081f2:	615e      	str	r6, [r3, #20]
 80081f4:	6125      	str	r5, [r4, #16]
 80081f6:	4620      	mov	r0, r4
 80081f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081fc:	08009da0 	.word	0x08009da0
 8008200:	08009e2c 	.word	0x08009e2c

08008204 <__s2b>:
 8008204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008208:	460c      	mov	r4, r1
 800820a:	4615      	mov	r5, r2
 800820c:	461f      	mov	r7, r3
 800820e:	2209      	movs	r2, #9
 8008210:	3308      	adds	r3, #8
 8008212:	4606      	mov	r6, r0
 8008214:	fb93 f3f2 	sdiv	r3, r3, r2
 8008218:	2100      	movs	r1, #0
 800821a:	2201      	movs	r2, #1
 800821c:	429a      	cmp	r2, r3
 800821e:	db09      	blt.n	8008234 <__s2b+0x30>
 8008220:	4630      	mov	r0, r6
 8008222:	f7ff ff47 	bl	80080b4 <_Balloc>
 8008226:	b940      	cbnz	r0, 800823a <__s2b+0x36>
 8008228:	4602      	mov	r2, r0
 800822a:	4b19      	ldr	r3, [pc, #100]	; (8008290 <__s2b+0x8c>)
 800822c:	4819      	ldr	r0, [pc, #100]	; (8008294 <__s2b+0x90>)
 800822e:	21ce      	movs	r1, #206	; 0xce
 8008230:	f000 fe90 	bl	8008f54 <__assert_func>
 8008234:	0052      	lsls	r2, r2, #1
 8008236:	3101      	adds	r1, #1
 8008238:	e7f0      	b.n	800821c <__s2b+0x18>
 800823a:	9b08      	ldr	r3, [sp, #32]
 800823c:	6143      	str	r3, [r0, #20]
 800823e:	2d09      	cmp	r5, #9
 8008240:	f04f 0301 	mov.w	r3, #1
 8008244:	6103      	str	r3, [r0, #16]
 8008246:	dd16      	ble.n	8008276 <__s2b+0x72>
 8008248:	f104 0909 	add.w	r9, r4, #9
 800824c:	46c8      	mov	r8, r9
 800824e:	442c      	add	r4, r5
 8008250:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008254:	4601      	mov	r1, r0
 8008256:	3b30      	subs	r3, #48	; 0x30
 8008258:	220a      	movs	r2, #10
 800825a:	4630      	mov	r0, r6
 800825c:	f7ff ff8c 	bl	8008178 <__multadd>
 8008260:	45a0      	cmp	r8, r4
 8008262:	d1f5      	bne.n	8008250 <__s2b+0x4c>
 8008264:	f1a5 0408 	sub.w	r4, r5, #8
 8008268:	444c      	add	r4, r9
 800826a:	1b2d      	subs	r5, r5, r4
 800826c:	1963      	adds	r3, r4, r5
 800826e:	42bb      	cmp	r3, r7
 8008270:	db04      	blt.n	800827c <__s2b+0x78>
 8008272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008276:	340a      	adds	r4, #10
 8008278:	2509      	movs	r5, #9
 800827a:	e7f6      	b.n	800826a <__s2b+0x66>
 800827c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008280:	4601      	mov	r1, r0
 8008282:	3b30      	subs	r3, #48	; 0x30
 8008284:	220a      	movs	r2, #10
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff ff76 	bl	8008178 <__multadd>
 800828c:	e7ee      	b.n	800826c <__s2b+0x68>
 800828e:	bf00      	nop
 8008290:	08009da0 	.word	0x08009da0
 8008294:	08009e2c 	.word	0x08009e2c

08008298 <__hi0bits>:
 8008298:	0c03      	lsrs	r3, r0, #16
 800829a:	041b      	lsls	r3, r3, #16
 800829c:	b9d3      	cbnz	r3, 80082d4 <__hi0bits+0x3c>
 800829e:	0400      	lsls	r0, r0, #16
 80082a0:	2310      	movs	r3, #16
 80082a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80082a6:	bf04      	itt	eq
 80082a8:	0200      	lsleq	r0, r0, #8
 80082aa:	3308      	addeq	r3, #8
 80082ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80082b0:	bf04      	itt	eq
 80082b2:	0100      	lsleq	r0, r0, #4
 80082b4:	3304      	addeq	r3, #4
 80082b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80082ba:	bf04      	itt	eq
 80082bc:	0080      	lsleq	r0, r0, #2
 80082be:	3302      	addeq	r3, #2
 80082c0:	2800      	cmp	r0, #0
 80082c2:	db05      	blt.n	80082d0 <__hi0bits+0x38>
 80082c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80082c8:	f103 0301 	add.w	r3, r3, #1
 80082cc:	bf08      	it	eq
 80082ce:	2320      	moveq	r3, #32
 80082d0:	4618      	mov	r0, r3
 80082d2:	4770      	bx	lr
 80082d4:	2300      	movs	r3, #0
 80082d6:	e7e4      	b.n	80082a2 <__hi0bits+0xa>

080082d8 <__lo0bits>:
 80082d8:	6803      	ldr	r3, [r0, #0]
 80082da:	f013 0207 	ands.w	r2, r3, #7
 80082de:	4601      	mov	r1, r0
 80082e0:	d00b      	beq.n	80082fa <__lo0bits+0x22>
 80082e2:	07da      	lsls	r2, r3, #31
 80082e4:	d423      	bmi.n	800832e <__lo0bits+0x56>
 80082e6:	0798      	lsls	r0, r3, #30
 80082e8:	bf49      	itett	mi
 80082ea:	085b      	lsrmi	r3, r3, #1
 80082ec:	089b      	lsrpl	r3, r3, #2
 80082ee:	2001      	movmi	r0, #1
 80082f0:	600b      	strmi	r3, [r1, #0]
 80082f2:	bf5c      	itt	pl
 80082f4:	600b      	strpl	r3, [r1, #0]
 80082f6:	2002      	movpl	r0, #2
 80082f8:	4770      	bx	lr
 80082fa:	b298      	uxth	r0, r3
 80082fc:	b9a8      	cbnz	r0, 800832a <__lo0bits+0x52>
 80082fe:	0c1b      	lsrs	r3, r3, #16
 8008300:	2010      	movs	r0, #16
 8008302:	b2da      	uxtb	r2, r3
 8008304:	b90a      	cbnz	r2, 800830a <__lo0bits+0x32>
 8008306:	3008      	adds	r0, #8
 8008308:	0a1b      	lsrs	r3, r3, #8
 800830a:	071a      	lsls	r2, r3, #28
 800830c:	bf04      	itt	eq
 800830e:	091b      	lsreq	r3, r3, #4
 8008310:	3004      	addeq	r0, #4
 8008312:	079a      	lsls	r2, r3, #30
 8008314:	bf04      	itt	eq
 8008316:	089b      	lsreq	r3, r3, #2
 8008318:	3002      	addeq	r0, #2
 800831a:	07da      	lsls	r2, r3, #31
 800831c:	d403      	bmi.n	8008326 <__lo0bits+0x4e>
 800831e:	085b      	lsrs	r3, r3, #1
 8008320:	f100 0001 	add.w	r0, r0, #1
 8008324:	d005      	beq.n	8008332 <__lo0bits+0x5a>
 8008326:	600b      	str	r3, [r1, #0]
 8008328:	4770      	bx	lr
 800832a:	4610      	mov	r0, r2
 800832c:	e7e9      	b.n	8008302 <__lo0bits+0x2a>
 800832e:	2000      	movs	r0, #0
 8008330:	4770      	bx	lr
 8008332:	2020      	movs	r0, #32
 8008334:	4770      	bx	lr
	...

08008338 <__i2b>:
 8008338:	b510      	push	{r4, lr}
 800833a:	460c      	mov	r4, r1
 800833c:	2101      	movs	r1, #1
 800833e:	f7ff feb9 	bl	80080b4 <_Balloc>
 8008342:	4602      	mov	r2, r0
 8008344:	b928      	cbnz	r0, 8008352 <__i2b+0x1a>
 8008346:	4b05      	ldr	r3, [pc, #20]	; (800835c <__i2b+0x24>)
 8008348:	4805      	ldr	r0, [pc, #20]	; (8008360 <__i2b+0x28>)
 800834a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800834e:	f000 fe01 	bl	8008f54 <__assert_func>
 8008352:	2301      	movs	r3, #1
 8008354:	6144      	str	r4, [r0, #20]
 8008356:	6103      	str	r3, [r0, #16]
 8008358:	bd10      	pop	{r4, pc}
 800835a:	bf00      	nop
 800835c:	08009da0 	.word	0x08009da0
 8008360:	08009e2c 	.word	0x08009e2c

08008364 <__multiply>:
 8008364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008368:	4691      	mov	r9, r2
 800836a:	690a      	ldr	r2, [r1, #16]
 800836c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008370:	429a      	cmp	r2, r3
 8008372:	bfb8      	it	lt
 8008374:	460b      	movlt	r3, r1
 8008376:	460c      	mov	r4, r1
 8008378:	bfbc      	itt	lt
 800837a:	464c      	movlt	r4, r9
 800837c:	4699      	movlt	r9, r3
 800837e:	6927      	ldr	r7, [r4, #16]
 8008380:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008384:	68a3      	ldr	r3, [r4, #8]
 8008386:	6861      	ldr	r1, [r4, #4]
 8008388:	eb07 060a 	add.w	r6, r7, sl
 800838c:	42b3      	cmp	r3, r6
 800838e:	b085      	sub	sp, #20
 8008390:	bfb8      	it	lt
 8008392:	3101      	addlt	r1, #1
 8008394:	f7ff fe8e 	bl	80080b4 <_Balloc>
 8008398:	b930      	cbnz	r0, 80083a8 <__multiply+0x44>
 800839a:	4602      	mov	r2, r0
 800839c:	4b44      	ldr	r3, [pc, #272]	; (80084b0 <__multiply+0x14c>)
 800839e:	4845      	ldr	r0, [pc, #276]	; (80084b4 <__multiply+0x150>)
 80083a0:	f240 115d 	movw	r1, #349	; 0x15d
 80083a4:	f000 fdd6 	bl	8008f54 <__assert_func>
 80083a8:	f100 0514 	add.w	r5, r0, #20
 80083ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80083b0:	462b      	mov	r3, r5
 80083b2:	2200      	movs	r2, #0
 80083b4:	4543      	cmp	r3, r8
 80083b6:	d321      	bcc.n	80083fc <__multiply+0x98>
 80083b8:	f104 0314 	add.w	r3, r4, #20
 80083bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80083c0:	f109 0314 	add.w	r3, r9, #20
 80083c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80083c8:	9202      	str	r2, [sp, #8]
 80083ca:	1b3a      	subs	r2, r7, r4
 80083cc:	3a15      	subs	r2, #21
 80083ce:	f022 0203 	bic.w	r2, r2, #3
 80083d2:	3204      	adds	r2, #4
 80083d4:	f104 0115 	add.w	r1, r4, #21
 80083d8:	428f      	cmp	r7, r1
 80083da:	bf38      	it	cc
 80083dc:	2204      	movcc	r2, #4
 80083de:	9201      	str	r2, [sp, #4]
 80083e0:	9a02      	ldr	r2, [sp, #8]
 80083e2:	9303      	str	r3, [sp, #12]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d80c      	bhi.n	8008402 <__multiply+0x9e>
 80083e8:	2e00      	cmp	r6, #0
 80083ea:	dd03      	ble.n	80083f4 <__multiply+0x90>
 80083ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d05a      	beq.n	80084aa <__multiply+0x146>
 80083f4:	6106      	str	r6, [r0, #16]
 80083f6:	b005      	add	sp, #20
 80083f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fc:	f843 2b04 	str.w	r2, [r3], #4
 8008400:	e7d8      	b.n	80083b4 <__multiply+0x50>
 8008402:	f8b3 a000 	ldrh.w	sl, [r3]
 8008406:	f1ba 0f00 	cmp.w	sl, #0
 800840a:	d024      	beq.n	8008456 <__multiply+0xf2>
 800840c:	f104 0e14 	add.w	lr, r4, #20
 8008410:	46a9      	mov	r9, r5
 8008412:	f04f 0c00 	mov.w	ip, #0
 8008416:	f85e 2b04 	ldr.w	r2, [lr], #4
 800841a:	f8d9 1000 	ldr.w	r1, [r9]
 800841e:	fa1f fb82 	uxth.w	fp, r2
 8008422:	b289      	uxth	r1, r1
 8008424:	fb0a 110b 	mla	r1, sl, fp, r1
 8008428:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800842c:	f8d9 2000 	ldr.w	r2, [r9]
 8008430:	4461      	add	r1, ip
 8008432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008436:	fb0a c20b 	mla	r2, sl, fp, ip
 800843a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800843e:	b289      	uxth	r1, r1
 8008440:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008444:	4577      	cmp	r7, lr
 8008446:	f849 1b04 	str.w	r1, [r9], #4
 800844a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800844e:	d8e2      	bhi.n	8008416 <__multiply+0xb2>
 8008450:	9a01      	ldr	r2, [sp, #4]
 8008452:	f845 c002 	str.w	ip, [r5, r2]
 8008456:	9a03      	ldr	r2, [sp, #12]
 8008458:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800845c:	3304      	adds	r3, #4
 800845e:	f1b9 0f00 	cmp.w	r9, #0
 8008462:	d020      	beq.n	80084a6 <__multiply+0x142>
 8008464:	6829      	ldr	r1, [r5, #0]
 8008466:	f104 0c14 	add.w	ip, r4, #20
 800846a:	46ae      	mov	lr, r5
 800846c:	f04f 0a00 	mov.w	sl, #0
 8008470:	f8bc b000 	ldrh.w	fp, [ip]
 8008474:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008478:	fb09 220b 	mla	r2, r9, fp, r2
 800847c:	4492      	add	sl, r2
 800847e:	b289      	uxth	r1, r1
 8008480:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008484:	f84e 1b04 	str.w	r1, [lr], #4
 8008488:	f85c 2b04 	ldr.w	r2, [ip], #4
 800848c:	f8be 1000 	ldrh.w	r1, [lr]
 8008490:	0c12      	lsrs	r2, r2, #16
 8008492:	fb09 1102 	mla	r1, r9, r2, r1
 8008496:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800849a:	4567      	cmp	r7, ip
 800849c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80084a0:	d8e6      	bhi.n	8008470 <__multiply+0x10c>
 80084a2:	9a01      	ldr	r2, [sp, #4]
 80084a4:	50a9      	str	r1, [r5, r2]
 80084a6:	3504      	adds	r5, #4
 80084a8:	e79a      	b.n	80083e0 <__multiply+0x7c>
 80084aa:	3e01      	subs	r6, #1
 80084ac:	e79c      	b.n	80083e8 <__multiply+0x84>
 80084ae:	bf00      	nop
 80084b0:	08009da0 	.word	0x08009da0
 80084b4:	08009e2c 	.word	0x08009e2c

080084b8 <__pow5mult>:
 80084b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084bc:	4615      	mov	r5, r2
 80084be:	f012 0203 	ands.w	r2, r2, #3
 80084c2:	4606      	mov	r6, r0
 80084c4:	460f      	mov	r7, r1
 80084c6:	d007      	beq.n	80084d8 <__pow5mult+0x20>
 80084c8:	4c25      	ldr	r4, [pc, #148]	; (8008560 <__pow5mult+0xa8>)
 80084ca:	3a01      	subs	r2, #1
 80084cc:	2300      	movs	r3, #0
 80084ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084d2:	f7ff fe51 	bl	8008178 <__multadd>
 80084d6:	4607      	mov	r7, r0
 80084d8:	10ad      	asrs	r5, r5, #2
 80084da:	d03d      	beq.n	8008558 <__pow5mult+0xa0>
 80084dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80084de:	b97c      	cbnz	r4, 8008500 <__pow5mult+0x48>
 80084e0:	2010      	movs	r0, #16
 80084e2:	f7ff fdbf 	bl	8008064 <malloc>
 80084e6:	4602      	mov	r2, r0
 80084e8:	6270      	str	r0, [r6, #36]	; 0x24
 80084ea:	b928      	cbnz	r0, 80084f8 <__pow5mult+0x40>
 80084ec:	4b1d      	ldr	r3, [pc, #116]	; (8008564 <__pow5mult+0xac>)
 80084ee:	481e      	ldr	r0, [pc, #120]	; (8008568 <__pow5mult+0xb0>)
 80084f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80084f4:	f000 fd2e 	bl	8008f54 <__assert_func>
 80084f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084fc:	6004      	str	r4, [r0, #0]
 80084fe:	60c4      	str	r4, [r0, #12]
 8008500:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008508:	b94c      	cbnz	r4, 800851e <__pow5mult+0x66>
 800850a:	f240 2171 	movw	r1, #625	; 0x271
 800850e:	4630      	mov	r0, r6
 8008510:	f7ff ff12 	bl	8008338 <__i2b>
 8008514:	2300      	movs	r3, #0
 8008516:	f8c8 0008 	str.w	r0, [r8, #8]
 800851a:	4604      	mov	r4, r0
 800851c:	6003      	str	r3, [r0, #0]
 800851e:	f04f 0900 	mov.w	r9, #0
 8008522:	07eb      	lsls	r3, r5, #31
 8008524:	d50a      	bpl.n	800853c <__pow5mult+0x84>
 8008526:	4639      	mov	r1, r7
 8008528:	4622      	mov	r2, r4
 800852a:	4630      	mov	r0, r6
 800852c:	f7ff ff1a 	bl	8008364 <__multiply>
 8008530:	4639      	mov	r1, r7
 8008532:	4680      	mov	r8, r0
 8008534:	4630      	mov	r0, r6
 8008536:	f7ff fdfd 	bl	8008134 <_Bfree>
 800853a:	4647      	mov	r7, r8
 800853c:	106d      	asrs	r5, r5, #1
 800853e:	d00b      	beq.n	8008558 <__pow5mult+0xa0>
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	b938      	cbnz	r0, 8008554 <__pow5mult+0x9c>
 8008544:	4622      	mov	r2, r4
 8008546:	4621      	mov	r1, r4
 8008548:	4630      	mov	r0, r6
 800854a:	f7ff ff0b 	bl	8008364 <__multiply>
 800854e:	6020      	str	r0, [r4, #0]
 8008550:	f8c0 9000 	str.w	r9, [r0]
 8008554:	4604      	mov	r4, r0
 8008556:	e7e4      	b.n	8008522 <__pow5mult+0x6a>
 8008558:	4638      	mov	r0, r7
 800855a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800855e:	bf00      	nop
 8008560:	08009f78 	.word	0x08009f78
 8008564:	08009d2e 	.word	0x08009d2e
 8008568:	08009e2c 	.word	0x08009e2c

0800856c <__lshift>:
 800856c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008570:	460c      	mov	r4, r1
 8008572:	6849      	ldr	r1, [r1, #4]
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800857a:	68a3      	ldr	r3, [r4, #8]
 800857c:	4607      	mov	r7, r0
 800857e:	4691      	mov	r9, r2
 8008580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008584:	f108 0601 	add.w	r6, r8, #1
 8008588:	42b3      	cmp	r3, r6
 800858a:	db0b      	blt.n	80085a4 <__lshift+0x38>
 800858c:	4638      	mov	r0, r7
 800858e:	f7ff fd91 	bl	80080b4 <_Balloc>
 8008592:	4605      	mov	r5, r0
 8008594:	b948      	cbnz	r0, 80085aa <__lshift+0x3e>
 8008596:	4602      	mov	r2, r0
 8008598:	4b2a      	ldr	r3, [pc, #168]	; (8008644 <__lshift+0xd8>)
 800859a:	482b      	ldr	r0, [pc, #172]	; (8008648 <__lshift+0xdc>)
 800859c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80085a0:	f000 fcd8 	bl	8008f54 <__assert_func>
 80085a4:	3101      	adds	r1, #1
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	e7ee      	b.n	8008588 <__lshift+0x1c>
 80085aa:	2300      	movs	r3, #0
 80085ac:	f100 0114 	add.w	r1, r0, #20
 80085b0:	f100 0210 	add.w	r2, r0, #16
 80085b4:	4618      	mov	r0, r3
 80085b6:	4553      	cmp	r3, sl
 80085b8:	db37      	blt.n	800862a <__lshift+0xbe>
 80085ba:	6920      	ldr	r0, [r4, #16]
 80085bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085c0:	f104 0314 	add.w	r3, r4, #20
 80085c4:	f019 091f 	ands.w	r9, r9, #31
 80085c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80085d0:	d02f      	beq.n	8008632 <__lshift+0xc6>
 80085d2:	f1c9 0e20 	rsb	lr, r9, #32
 80085d6:	468a      	mov	sl, r1
 80085d8:	f04f 0c00 	mov.w	ip, #0
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	fa02 f209 	lsl.w	r2, r2, r9
 80085e2:	ea42 020c 	orr.w	r2, r2, ip
 80085e6:	f84a 2b04 	str.w	r2, [sl], #4
 80085ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ee:	4298      	cmp	r0, r3
 80085f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80085f4:	d8f2      	bhi.n	80085dc <__lshift+0x70>
 80085f6:	1b03      	subs	r3, r0, r4
 80085f8:	3b15      	subs	r3, #21
 80085fa:	f023 0303 	bic.w	r3, r3, #3
 80085fe:	3304      	adds	r3, #4
 8008600:	f104 0215 	add.w	r2, r4, #21
 8008604:	4290      	cmp	r0, r2
 8008606:	bf38      	it	cc
 8008608:	2304      	movcc	r3, #4
 800860a:	f841 c003 	str.w	ip, [r1, r3]
 800860e:	f1bc 0f00 	cmp.w	ip, #0
 8008612:	d001      	beq.n	8008618 <__lshift+0xac>
 8008614:	f108 0602 	add.w	r6, r8, #2
 8008618:	3e01      	subs	r6, #1
 800861a:	4638      	mov	r0, r7
 800861c:	612e      	str	r6, [r5, #16]
 800861e:	4621      	mov	r1, r4
 8008620:	f7ff fd88 	bl	8008134 <_Bfree>
 8008624:	4628      	mov	r0, r5
 8008626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800862a:	f842 0f04 	str.w	r0, [r2, #4]!
 800862e:	3301      	adds	r3, #1
 8008630:	e7c1      	b.n	80085b6 <__lshift+0x4a>
 8008632:	3904      	subs	r1, #4
 8008634:	f853 2b04 	ldr.w	r2, [r3], #4
 8008638:	f841 2f04 	str.w	r2, [r1, #4]!
 800863c:	4298      	cmp	r0, r3
 800863e:	d8f9      	bhi.n	8008634 <__lshift+0xc8>
 8008640:	e7ea      	b.n	8008618 <__lshift+0xac>
 8008642:	bf00      	nop
 8008644:	08009da0 	.word	0x08009da0
 8008648:	08009e2c 	.word	0x08009e2c

0800864c <__mcmp>:
 800864c:	b530      	push	{r4, r5, lr}
 800864e:	6902      	ldr	r2, [r0, #16]
 8008650:	690c      	ldr	r4, [r1, #16]
 8008652:	1b12      	subs	r2, r2, r4
 8008654:	d10e      	bne.n	8008674 <__mcmp+0x28>
 8008656:	f100 0314 	add.w	r3, r0, #20
 800865a:	3114      	adds	r1, #20
 800865c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008660:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008664:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008668:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800866c:	42a5      	cmp	r5, r4
 800866e:	d003      	beq.n	8008678 <__mcmp+0x2c>
 8008670:	d305      	bcc.n	800867e <__mcmp+0x32>
 8008672:	2201      	movs	r2, #1
 8008674:	4610      	mov	r0, r2
 8008676:	bd30      	pop	{r4, r5, pc}
 8008678:	4283      	cmp	r3, r0
 800867a:	d3f3      	bcc.n	8008664 <__mcmp+0x18>
 800867c:	e7fa      	b.n	8008674 <__mcmp+0x28>
 800867e:	f04f 32ff 	mov.w	r2, #4294967295
 8008682:	e7f7      	b.n	8008674 <__mcmp+0x28>

08008684 <__mdiff>:
 8008684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008688:	460c      	mov	r4, r1
 800868a:	4606      	mov	r6, r0
 800868c:	4611      	mov	r1, r2
 800868e:	4620      	mov	r0, r4
 8008690:	4690      	mov	r8, r2
 8008692:	f7ff ffdb 	bl	800864c <__mcmp>
 8008696:	1e05      	subs	r5, r0, #0
 8008698:	d110      	bne.n	80086bc <__mdiff+0x38>
 800869a:	4629      	mov	r1, r5
 800869c:	4630      	mov	r0, r6
 800869e:	f7ff fd09 	bl	80080b4 <_Balloc>
 80086a2:	b930      	cbnz	r0, 80086b2 <__mdiff+0x2e>
 80086a4:	4b3a      	ldr	r3, [pc, #232]	; (8008790 <__mdiff+0x10c>)
 80086a6:	4602      	mov	r2, r0
 80086a8:	f240 2132 	movw	r1, #562	; 0x232
 80086ac:	4839      	ldr	r0, [pc, #228]	; (8008794 <__mdiff+0x110>)
 80086ae:	f000 fc51 	bl	8008f54 <__assert_func>
 80086b2:	2301      	movs	r3, #1
 80086b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086bc:	bfa4      	itt	ge
 80086be:	4643      	movge	r3, r8
 80086c0:	46a0      	movge	r8, r4
 80086c2:	4630      	mov	r0, r6
 80086c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80086c8:	bfa6      	itte	ge
 80086ca:	461c      	movge	r4, r3
 80086cc:	2500      	movge	r5, #0
 80086ce:	2501      	movlt	r5, #1
 80086d0:	f7ff fcf0 	bl	80080b4 <_Balloc>
 80086d4:	b920      	cbnz	r0, 80086e0 <__mdiff+0x5c>
 80086d6:	4b2e      	ldr	r3, [pc, #184]	; (8008790 <__mdiff+0x10c>)
 80086d8:	4602      	mov	r2, r0
 80086da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80086de:	e7e5      	b.n	80086ac <__mdiff+0x28>
 80086e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80086e4:	6926      	ldr	r6, [r4, #16]
 80086e6:	60c5      	str	r5, [r0, #12]
 80086e8:	f104 0914 	add.w	r9, r4, #20
 80086ec:	f108 0514 	add.w	r5, r8, #20
 80086f0:	f100 0e14 	add.w	lr, r0, #20
 80086f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80086f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80086fc:	f108 0210 	add.w	r2, r8, #16
 8008700:	46f2      	mov	sl, lr
 8008702:	2100      	movs	r1, #0
 8008704:	f859 3b04 	ldr.w	r3, [r9], #4
 8008708:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800870c:	fa1f f883 	uxth.w	r8, r3
 8008710:	fa11 f18b 	uxtah	r1, r1, fp
 8008714:	0c1b      	lsrs	r3, r3, #16
 8008716:	eba1 0808 	sub.w	r8, r1, r8
 800871a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800871e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008722:	fa1f f888 	uxth.w	r8, r8
 8008726:	1419      	asrs	r1, r3, #16
 8008728:	454e      	cmp	r6, r9
 800872a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800872e:	f84a 3b04 	str.w	r3, [sl], #4
 8008732:	d8e7      	bhi.n	8008704 <__mdiff+0x80>
 8008734:	1b33      	subs	r3, r6, r4
 8008736:	3b15      	subs	r3, #21
 8008738:	f023 0303 	bic.w	r3, r3, #3
 800873c:	3304      	adds	r3, #4
 800873e:	3415      	adds	r4, #21
 8008740:	42a6      	cmp	r6, r4
 8008742:	bf38      	it	cc
 8008744:	2304      	movcc	r3, #4
 8008746:	441d      	add	r5, r3
 8008748:	4473      	add	r3, lr
 800874a:	469e      	mov	lr, r3
 800874c:	462e      	mov	r6, r5
 800874e:	4566      	cmp	r6, ip
 8008750:	d30e      	bcc.n	8008770 <__mdiff+0xec>
 8008752:	f10c 0203 	add.w	r2, ip, #3
 8008756:	1b52      	subs	r2, r2, r5
 8008758:	f022 0203 	bic.w	r2, r2, #3
 800875c:	3d03      	subs	r5, #3
 800875e:	45ac      	cmp	ip, r5
 8008760:	bf38      	it	cc
 8008762:	2200      	movcc	r2, #0
 8008764:	441a      	add	r2, r3
 8008766:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800876a:	b17b      	cbz	r3, 800878c <__mdiff+0x108>
 800876c:	6107      	str	r7, [r0, #16]
 800876e:	e7a3      	b.n	80086b8 <__mdiff+0x34>
 8008770:	f856 8b04 	ldr.w	r8, [r6], #4
 8008774:	fa11 f288 	uxtah	r2, r1, r8
 8008778:	1414      	asrs	r4, r2, #16
 800877a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800877e:	b292      	uxth	r2, r2
 8008780:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008784:	f84e 2b04 	str.w	r2, [lr], #4
 8008788:	1421      	asrs	r1, r4, #16
 800878a:	e7e0      	b.n	800874e <__mdiff+0xca>
 800878c:	3f01      	subs	r7, #1
 800878e:	e7ea      	b.n	8008766 <__mdiff+0xe2>
 8008790:	08009da0 	.word	0x08009da0
 8008794:	08009e2c 	.word	0x08009e2c

08008798 <__ulp>:
 8008798:	b082      	sub	sp, #8
 800879a:	ed8d 0b00 	vstr	d0, [sp]
 800879e:	9b01      	ldr	r3, [sp, #4]
 80087a0:	4912      	ldr	r1, [pc, #72]	; (80087ec <__ulp+0x54>)
 80087a2:	4019      	ands	r1, r3
 80087a4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80087a8:	2900      	cmp	r1, #0
 80087aa:	dd05      	ble.n	80087b8 <__ulp+0x20>
 80087ac:	2200      	movs	r2, #0
 80087ae:	460b      	mov	r3, r1
 80087b0:	ec43 2b10 	vmov	d0, r2, r3
 80087b4:	b002      	add	sp, #8
 80087b6:	4770      	bx	lr
 80087b8:	4249      	negs	r1, r1
 80087ba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80087be:	ea4f 5021 	mov.w	r0, r1, asr #20
 80087c2:	f04f 0200 	mov.w	r2, #0
 80087c6:	f04f 0300 	mov.w	r3, #0
 80087ca:	da04      	bge.n	80087d6 <__ulp+0x3e>
 80087cc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80087d0:	fa41 f300 	asr.w	r3, r1, r0
 80087d4:	e7ec      	b.n	80087b0 <__ulp+0x18>
 80087d6:	f1a0 0114 	sub.w	r1, r0, #20
 80087da:	291e      	cmp	r1, #30
 80087dc:	bfda      	itte	le
 80087de:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80087e2:	fa20 f101 	lsrle.w	r1, r0, r1
 80087e6:	2101      	movgt	r1, #1
 80087e8:	460a      	mov	r2, r1
 80087ea:	e7e1      	b.n	80087b0 <__ulp+0x18>
 80087ec:	7ff00000 	.word	0x7ff00000

080087f0 <__b2d>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	6905      	ldr	r5, [r0, #16]
 80087f4:	f100 0714 	add.w	r7, r0, #20
 80087f8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80087fc:	1f2e      	subs	r6, r5, #4
 80087fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008802:	4620      	mov	r0, r4
 8008804:	f7ff fd48 	bl	8008298 <__hi0bits>
 8008808:	f1c0 0320 	rsb	r3, r0, #32
 800880c:	280a      	cmp	r0, #10
 800880e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800888c <__b2d+0x9c>
 8008812:	600b      	str	r3, [r1, #0]
 8008814:	dc14      	bgt.n	8008840 <__b2d+0x50>
 8008816:	f1c0 0e0b 	rsb	lr, r0, #11
 800881a:	fa24 f10e 	lsr.w	r1, r4, lr
 800881e:	42b7      	cmp	r7, r6
 8008820:	ea41 030c 	orr.w	r3, r1, ip
 8008824:	bf34      	ite	cc
 8008826:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800882a:	2100      	movcs	r1, #0
 800882c:	3015      	adds	r0, #21
 800882e:	fa04 f000 	lsl.w	r0, r4, r0
 8008832:	fa21 f10e 	lsr.w	r1, r1, lr
 8008836:	ea40 0201 	orr.w	r2, r0, r1
 800883a:	ec43 2b10 	vmov	d0, r2, r3
 800883e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008840:	42b7      	cmp	r7, r6
 8008842:	bf3a      	itte	cc
 8008844:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008848:	f1a5 0608 	subcc.w	r6, r5, #8
 800884c:	2100      	movcs	r1, #0
 800884e:	380b      	subs	r0, #11
 8008850:	d017      	beq.n	8008882 <__b2d+0x92>
 8008852:	f1c0 0c20 	rsb	ip, r0, #32
 8008856:	fa04 f500 	lsl.w	r5, r4, r0
 800885a:	42be      	cmp	r6, r7
 800885c:	fa21 f40c 	lsr.w	r4, r1, ip
 8008860:	ea45 0504 	orr.w	r5, r5, r4
 8008864:	bf8c      	ite	hi
 8008866:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800886a:	2400      	movls	r4, #0
 800886c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008870:	fa01 f000 	lsl.w	r0, r1, r0
 8008874:	fa24 f40c 	lsr.w	r4, r4, ip
 8008878:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800887c:	ea40 0204 	orr.w	r2, r0, r4
 8008880:	e7db      	b.n	800883a <__b2d+0x4a>
 8008882:	ea44 030c 	orr.w	r3, r4, ip
 8008886:	460a      	mov	r2, r1
 8008888:	e7d7      	b.n	800883a <__b2d+0x4a>
 800888a:	bf00      	nop
 800888c:	3ff00000 	.word	0x3ff00000

08008890 <__d2b>:
 8008890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008894:	4689      	mov	r9, r1
 8008896:	2101      	movs	r1, #1
 8008898:	ec57 6b10 	vmov	r6, r7, d0
 800889c:	4690      	mov	r8, r2
 800889e:	f7ff fc09 	bl	80080b4 <_Balloc>
 80088a2:	4604      	mov	r4, r0
 80088a4:	b930      	cbnz	r0, 80088b4 <__d2b+0x24>
 80088a6:	4602      	mov	r2, r0
 80088a8:	4b25      	ldr	r3, [pc, #148]	; (8008940 <__d2b+0xb0>)
 80088aa:	4826      	ldr	r0, [pc, #152]	; (8008944 <__d2b+0xb4>)
 80088ac:	f240 310a 	movw	r1, #778	; 0x30a
 80088b0:	f000 fb50 	bl	8008f54 <__assert_func>
 80088b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80088b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088bc:	bb35      	cbnz	r5, 800890c <__d2b+0x7c>
 80088be:	2e00      	cmp	r6, #0
 80088c0:	9301      	str	r3, [sp, #4]
 80088c2:	d028      	beq.n	8008916 <__d2b+0x86>
 80088c4:	4668      	mov	r0, sp
 80088c6:	9600      	str	r6, [sp, #0]
 80088c8:	f7ff fd06 	bl	80082d8 <__lo0bits>
 80088cc:	9900      	ldr	r1, [sp, #0]
 80088ce:	b300      	cbz	r0, 8008912 <__d2b+0x82>
 80088d0:	9a01      	ldr	r2, [sp, #4]
 80088d2:	f1c0 0320 	rsb	r3, r0, #32
 80088d6:	fa02 f303 	lsl.w	r3, r2, r3
 80088da:	430b      	orrs	r3, r1
 80088dc:	40c2      	lsrs	r2, r0
 80088de:	6163      	str	r3, [r4, #20]
 80088e0:	9201      	str	r2, [sp, #4]
 80088e2:	9b01      	ldr	r3, [sp, #4]
 80088e4:	61a3      	str	r3, [r4, #24]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	bf14      	ite	ne
 80088ea:	2202      	movne	r2, #2
 80088ec:	2201      	moveq	r2, #1
 80088ee:	6122      	str	r2, [r4, #16]
 80088f0:	b1d5      	cbz	r5, 8008928 <__d2b+0x98>
 80088f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088f6:	4405      	add	r5, r0
 80088f8:	f8c9 5000 	str.w	r5, [r9]
 80088fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008900:	f8c8 0000 	str.w	r0, [r8]
 8008904:	4620      	mov	r0, r4
 8008906:	b003      	add	sp, #12
 8008908:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800890c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008910:	e7d5      	b.n	80088be <__d2b+0x2e>
 8008912:	6161      	str	r1, [r4, #20]
 8008914:	e7e5      	b.n	80088e2 <__d2b+0x52>
 8008916:	a801      	add	r0, sp, #4
 8008918:	f7ff fcde 	bl	80082d8 <__lo0bits>
 800891c:	9b01      	ldr	r3, [sp, #4]
 800891e:	6163      	str	r3, [r4, #20]
 8008920:	2201      	movs	r2, #1
 8008922:	6122      	str	r2, [r4, #16]
 8008924:	3020      	adds	r0, #32
 8008926:	e7e3      	b.n	80088f0 <__d2b+0x60>
 8008928:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800892c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008930:	f8c9 0000 	str.w	r0, [r9]
 8008934:	6918      	ldr	r0, [r3, #16]
 8008936:	f7ff fcaf 	bl	8008298 <__hi0bits>
 800893a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800893e:	e7df      	b.n	8008900 <__d2b+0x70>
 8008940:	08009da0 	.word	0x08009da0
 8008944:	08009e2c 	.word	0x08009e2c

08008948 <__ratio>:
 8008948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800894c:	4688      	mov	r8, r1
 800894e:	4669      	mov	r1, sp
 8008950:	4681      	mov	r9, r0
 8008952:	f7ff ff4d 	bl	80087f0 <__b2d>
 8008956:	a901      	add	r1, sp, #4
 8008958:	4640      	mov	r0, r8
 800895a:	ec55 4b10 	vmov	r4, r5, d0
 800895e:	f7ff ff47 	bl	80087f0 <__b2d>
 8008962:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008966:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800896a:	eba3 0c02 	sub.w	ip, r3, r2
 800896e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008972:	1a9b      	subs	r3, r3, r2
 8008974:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008978:	ec51 0b10 	vmov	r0, r1, d0
 800897c:	2b00      	cmp	r3, #0
 800897e:	bfd6      	itet	le
 8008980:	460a      	movle	r2, r1
 8008982:	462a      	movgt	r2, r5
 8008984:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008988:	468b      	mov	fp, r1
 800898a:	462f      	mov	r7, r5
 800898c:	bfd4      	ite	le
 800898e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008992:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008996:	4620      	mov	r0, r4
 8008998:	ee10 2a10 	vmov	r2, s0
 800899c:	465b      	mov	r3, fp
 800899e:	4639      	mov	r1, r7
 80089a0:	f7f7 ff5c 	bl	800085c <__aeabi_ddiv>
 80089a4:	ec41 0b10 	vmov	d0, r0, r1
 80089a8:	b003      	add	sp, #12
 80089aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080089ae <__copybits>:
 80089ae:	3901      	subs	r1, #1
 80089b0:	b570      	push	{r4, r5, r6, lr}
 80089b2:	1149      	asrs	r1, r1, #5
 80089b4:	6914      	ldr	r4, [r2, #16]
 80089b6:	3101      	adds	r1, #1
 80089b8:	f102 0314 	add.w	r3, r2, #20
 80089bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80089c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089c4:	1f05      	subs	r5, r0, #4
 80089c6:	42a3      	cmp	r3, r4
 80089c8:	d30c      	bcc.n	80089e4 <__copybits+0x36>
 80089ca:	1aa3      	subs	r3, r4, r2
 80089cc:	3b11      	subs	r3, #17
 80089ce:	f023 0303 	bic.w	r3, r3, #3
 80089d2:	3211      	adds	r2, #17
 80089d4:	42a2      	cmp	r2, r4
 80089d6:	bf88      	it	hi
 80089d8:	2300      	movhi	r3, #0
 80089da:	4418      	add	r0, r3
 80089dc:	2300      	movs	r3, #0
 80089de:	4288      	cmp	r0, r1
 80089e0:	d305      	bcc.n	80089ee <__copybits+0x40>
 80089e2:	bd70      	pop	{r4, r5, r6, pc}
 80089e4:	f853 6b04 	ldr.w	r6, [r3], #4
 80089e8:	f845 6f04 	str.w	r6, [r5, #4]!
 80089ec:	e7eb      	b.n	80089c6 <__copybits+0x18>
 80089ee:	f840 3b04 	str.w	r3, [r0], #4
 80089f2:	e7f4      	b.n	80089de <__copybits+0x30>

080089f4 <__any_on>:
 80089f4:	f100 0214 	add.w	r2, r0, #20
 80089f8:	6900      	ldr	r0, [r0, #16]
 80089fa:	114b      	asrs	r3, r1, #5
 80089fc:	4298      	cmp	r0, r3
 80089fe:	b510      	push	{r4, lr}
 8008a00:	db11      	blt.n	8008a26 <__any_on+0x32>
 8008a02:	dd0a      	ble.n	8008a1a <__any_on+0x26>
 8008a04:	f011 011f 	ands.w	r1, r1, #31
 8008a08:	d007      	beq.n	8008a1a <__any_on+0x26>
 8008a0a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a0e:	fa24 f001 	lsr.w	r0, r4, r1
 8008a12:	fa00 f101 	lsl.w	r1, r0, r1
 8008a16:	428c      	cmp	r4, r1
 8008a18:	d10b      	bne.n	8008a32 <__any_on+0x3e>
 8008a1a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d803      	bhi.n	8008a2a <__any_on+0x36>
 8008a22:	2000      	movs	r0, #0
 8008a24:	bd10      	pop	{r4, pc}
 8008a26:	4603      	mov	r3, r0
 8008a28:	e7f7      	b.n	8008a1a <__any_on+0x26>
 8008a2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a2e:	2900      	cmp	r1, #0
 8008a30:	d0f5      	beq.n	8008a1e <__any_on+0x2a>
 8008a32:	2001      	movs	r0, #1
 8008a34:	e7f6      	b.n	8008a24 <__any_on+0x30>

08008a36 <_calloc_r>:
 8008a36:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a38:	fba1 2402 	umull	r2, r4, r1, r2
 8008a3c:	b94c      	cbnz	r4, 8008a52 <_calloc_r+0x1c>
 8008a3e:	4611      	mov	r1, r2
 8008a40:	9201      	str	r2, [sp, #4]
 8008a42:	f000 f87b 	bl	8008b3c <_malloc_r>
 8008a46:	9a01      	ldr	r2, [sp, #4]
 8008a48:	4605      	mov	r5, r0
 8008a4a:	b930      	cbnz	r0, 8008a5a <_calloc_r+0x24>
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	b003      	add	sp, #12
 8008a50:	bd30      	pop	{r4, r5, pc}
 8008a52:	220c      	movs	r2, #12
 8008a54:	6002      	str	r2, [r0, #0]
 8008a56:	2500      	movs	r5, #0
 8008a58:	e7f8      	b.n	8008a4c <_calloc_r+0x16>
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	f7fc fbbe 	bl	80051dc <memset>
 8008a60:	e7f4      	b.n	8008a4c <_calloc_r+0x16>
	...

08008a64 <_free_r>:
 8008a64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a66:	2900      	cmp	r1, #0
 8008a68:	d044      	beq.n	8008af4 <_free_r+0x90>
 8008a6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a6e:	9001      	str	r0, [sp, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f1a1 0404 	sub.w	r4, r1, #4
 8008a76:	bfb8      	it	lt
 8008a78:	18e4      	addlt	r4, r4, r3
 8008a7a:	f000 fab5 	bl	8008fe8 <__malloc_lock>
 8008a7e:	4a1e      	ldr	r2, [pc, #120]	; (8008af8 <_free_r+0x94>)
 8008a80:	9801      	ldr	r0, [sp, #4]
 8008a82:	6813      	ldr	r3, [r2, #0]
 8008a84:	b933      	cbnz	r3, 8008a94 <_free_r+0x30>
 8008a86:	6063      	str	r3, [r4, #4]
 8008a88:	6014      	str	r4, [r2, #0]
 8008a8a:	b003      	add	sp, #12
 8008a8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a90:	f000 bab0 	b.w	8008ff4 <__malloc_unlock>
 8008a94:	42a3      	cmp	r3, r4
 8008a96:	d908      	bls.n	8008aaa <_free_r+0x46>
 8008a98:	6825      	ldr	r5, [r4, #0]
 8008a9a:	1961      	adds	r1, r4, r5
 8008a9c:	428b      	cmp	r3, r1
 8008a9e:	bf01      	itttt	eq
 8008aa0:	6819      	ldreq	r1, [r3, #0]
 8008aa2:	685b      	ldreq	r3, [r3, #4]
 8008aa4:	1949      	addeq	r1, r1, r5
 8008aa6:	6021      	streq	r1, [r4, #0]
 8008aa8:	e7ed      	b.n	8008a86 <_free_r+0x22>
 8008aaa:	461a      	mov	r2, r3
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	b10b      	cbz	r3, 8008ab4 <_free_r+0x50>
 8008ab0:	42a3      	cmp	r3, r4
 8008ab2:	d9fa      	bls.n	8008aaa <_free_r+0x46>
 8008ab4:	6811      	ldr	r1, [r2, #0]
 8008ab6:	1855      	adds	r5, r2, r1
 8008ab8:	42a5      	cmp	r5, r4
 8008aba:	d10b      	bne.n	8008ad4 <_free_r+0x70>
 8008abc:	6824      	ldr	r4, [r4, #0]
 8008abe:	4421      	add	r1, r4
 8008ac0:	1854      	adds	r4, r2, r1
 8008ac2:	42a3      	cmp	r3, r4
 8008ac4:	6011      	str	r1, [r2, #0]
 8008ac6:	d1e0      	bne.n	8008a8a <_free_r+0x26>
 8008ac8:	681c      	ldr	r4, [r3, #0]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	6053      	str	r3, [r2, #4]
 8008ace:	4421      	add	r1, r4
 8008ad0:	6011      	str	r1, [r2, #0]
 8008ad2:	e7da      	b.n	8008a8a <_free_r+0x26>
 8008ad4:	d902      	bls.n	8008adc <_free_r+0x78>
 8008ad6:	230c      	movs	r3, #12
 8008ad8:	6003      	str	r3, [r0, #0]
 8008ada:	e7d6      	b.n	8008a8a <_free_r+0x26>
 8008adc:	6825      	ldr	r5, [r4, #0]
 8008ade:	1961      	adds	r1, r4, r5
 8008ae0:	428b      	cmp	r3, r1
 8008ae2:	bf04      	itt	eq
 8008ae4:	6819      	ldreq	r1, [r3, #0]
 8008ae6:	685b      	ldreq	r3, [r3, #4]
 8008ae8:	6063      	str	r3, [r4, #4]
 8008aea:	bf04      	itt	eq
 8008aec:	1949      	addeq	r1, r1, r5
 8008aee:	6021      	streq	r1, [r4, #0]
 8008af0:	6054      	str	r4, [r2, #4]
 8008af2:	e7ca      	b.n	8008a8a <_free_r+0x26>
 8008af4:	b003      	add	sp, #12
 8008af6:	bd30      	pop	{r4, r5, pc}
 8008af8:	20000f94 	.word	0x20000f94

08008afc <sbrk_aligned>:
 8008afc:	b570      	push	{r4, r5, r6, lr}
 8008afe:	4e0e      	ldr	r6, [pc, #56]	; (8008b38 <sbrk_aligned+0x3c>)
 8008b00:	460c      	mov	r4, r1
 8008b02:	6831      	ldr	r1, [r6, #0]
 8008b04:	4605      	mov	r5, r0
 8008b06:	b911      	cbnz	r1, 8008b0e <sbrk_aligned+0x12>
 8008b08:	f000 f9f2 	bl	8008ef0 <_sbrk_r>
 8008b0c:	6030      	str	r0, [r6, #0]
 8008b0e:	4621      	mov	r1, r4
 8008b10:	4628      	mov	r0, r5
 8008b12:	f000 f9ed 	bl	8008ef0 <_sbrk_r>
 8008b16:	1c43      	adds	r3, r0, #1
 8008b18:	d00a      	beq.n	8008b30 <sbrk_aligned+0x34>
 8008b1a:	1cc4      	adds	r4, r0, #3
 8008b1c:	f024 0403 	bic.w	r4, r4, #3
 8008b20:	42a0      	cmp	r0, r4
 8008b22:	d007      	beq.n	8008b34 <sbrk_aligned+0x38>
 8008b24:	1a21      	subs	r1, r4, r0
 8008b26:	4628      	mov	r0, r5
 8008b28:	f000 f9e2 	bl	8008ef0 <_sbrk_r>
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	d101      	bne.n	8008b34 <sbrk_aligned+0x38>
 8008b30:	f04f 34ff 	mov.w	r4, #4294967295
 8008b34:	4620      	mov	r0, r4
 8008b36:	bd70      	pop	{r4, r5, r6, pc}
 8008b38:	20000f98 	.word	0x20000f98

08008b3c <_malloc_r>:
 8008b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b40:	1ccd      	adds	r5, r1, #3
 8008b42:	f025 0503 	bic.w	r5, r5, #3
 8008b46:	3508      	adds	r5, #8
 8008b48:	2d0c      	cmp	r5, #12
 8008b4a:	bf38      	it	cc
 8008b4c:	250c      	movcc	r5, #12
 8008b4e:	2d00      	cmp	r5, #0
 8008b50:	4607      	mov	r7, r0
 8008b52:	db01      	blt.n	8008b58 <_malloc_r+0x1c>
 8008b54:	42a9      	cmp	r1, r5
 8008b56:	d905      	bls.n	8008b64 <_malloc_r+0x28>
 8008b58:	230c      	movs	r3, #12
 8008b5a:	603b      	str	r3, [r7, #0]
 8008b5c:	2600      	movs	r6, #0
 8008b5e:	4630      	mov	r0, r6
 8008b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b64:	4e2e      	ldr	r6, [pc, #184]	; (8008c20 <_malloc_r+0xe4>)
 8008b66:	f000 fa3f 	bl	8008fe8 <__malloc_lock>
 8008b6a:	6833      	ldr	r3, [r6, #0]
 8008b6c:	461c      	mov	r4, r3
 8008b6e:	bb34      	cbnz	r4, 8008bbe <_malloc_r+0x82>
 8008b70:	4629      	mov	r1, r5
 8008b72:	4638      	mov	r0, r7
 8008b74:	f7ff ffc2 	bl	8008afc <sbrk_aligned>
 8008b78:	1c43      	adds	r3, r0, #1
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	d14d      	bne.n	8008c1a <_malloc_r+0xde>
 8008b7e:	6834      	ldr	r4, [r6, #0]
 8008b80:	4626      	mov	r6, r4
 8008b82:	2e00      	cmp	r6, #0
 8008b84:	d140      	bne.n	8008c08 <_malloc_r+0xcc>
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	4631      	mov	r1, r6
 8008b8a:	4638      	mov	r0, r7
 8008b8c:	eb04 0803 	add.w	r8, r4, r3
 8008b90:	f000 f9ae 	bl	8008ef0 <_sbrk_r>
 8008b94:	4580      	cmp	r8, r0
 8008b96:	d13a      	bne.n	8008c0e <_malloc_r+0xd2>
 8008b98:	6821      	ldr	r1, [r4, #0]
 8008b9a:	3503      	adds	r5, #3
 8008b9c:	1a6d      	subs	r5, r5, r1
 8008b9e:	f025 0503 	bic.w	r5, r5, #3
 8008ba2:	3508      	adds	r5, #8
 8008ba4:	2d0c      	cmp	r5, #12
 8008ba6:	bf38      	it	cc
 8008ba8:	250c      	movcc	r5, #12
 8008baa:	4629      	mov	r1, r5
 8008bac:	4638      	mov	r0, r7
 8008bae:	f7ff ffa5 	bl	8008afc <sbrk_aligned>
 8008bb2:	3001      	adds	r0, #1
 8008bb4:	d02b      	beq.n	8008c0e <_malloc_r+0xd2>
 8008bb6:	6823      	ldr	r3, [r4, #0]
 8008bb8:	442b      	add	r3, r5
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	e00e      	b.n	8008bdc <_malloc_r+0xa0>
 8008bbe:	6822      	ldr	r2, [r4, #0]
 8008bc0:	1b52      	subs	r2, r2, r5
 8008bc2:	d41e      	bmi.n	8008c02 <_malloc_r+0xc6>
 8008bc4:	2a0b      	cmp	r2, #11
 8008bc6:	d916      	bls.n	8008bf6 <_malloc_r+0xba>
 8008bc8:	1961      	adds	r1, r4, r5
 8008bca:	42a3      	cmp	r3, r4
 8008bcc:	6025      	str	r5, [r4, #0]
 8008bce:	bf18      	it	ne
 8008bd0:	6059      	strne	r1, [r3, #4]
 8008bd2:	6863      	ldr	r3, [r4, #4]
 8008bd4:	bf08      	it	eq
 8008bd6:	6031      	streq	r1, [r6, #0]
 8008bd8:	5162      	str	r2, [r4, r5]
 8008bda:	604b      	str	r3, [r1, #4]
 8008bdc:	4638      	mov	r0, r7
 8008bde:	f104 060b 	add.w	r6, r4, #11
 8008be2:	f000 fa07 	bl	8008ff4 <__malloc_unlock>
 8008be6:	f026 0607 	bic.w	r6, r6, #7
 8008bea:	1d23      	adds	r3, r4, #4
 8008bec:	1af2      	subs	r2, r6, r3
 8008bee:	d0b6      	beq.n	8008b5e <_malloc_r+0x22>
 8008bf0:	1b9b      	subs	r3, r3, r6
 8008bf2:	50a3      	str	r3, [r4, r2]
 8008bf4:	e7b3      	b.n	8008b5e <_malloc_r+0x22>
 8008bf6:	6862      	ldr	r2, [r4, #4]
 8008bf8:	42a3      	cmp	r3, r4
 8008bfa:	bf0c      	ite	eq
 8008bfc:	6032      	streq	r2, [r6, #0]
 8008bfe:	605a      	strne	r2, [r3, #4]
 8008c00:	e7ec      	b.n	8008bdc <_malloc_r+0xa0>
 8008c02:	4623      	mov	r3, r4
 8008c04:	6864      	ldr	r4, [r4, #4]
 8008c06:	e7b2      	b.n	8008b6e <_malloc_r+0x32>
 8008c08:	4634      	mov	r4, r6
 8008c0a:	6876      	ldr	r6, [r6, #4]
 8008c0c:	e7b9      	b.n	8008b82 <_malloc_r+0x46>
 8008c0e:	230c      	movs	r3, #12
 8008c10:	603b      	str	r3, [r7, #0]
 8008c12:	4638      	mov	r0, r7
 8008c14:	f000 f9ee 	bl	8008ff4 <__malloc_unlock>
 8008c18:	e7a1      	b.n	8008b5e <_malloc_r+0x22>
 8008c1a:	6025      	str	r5, [r4, #0]
 8008c1c:	e7de      	b.n	8008bdc <_malloc_r+0xa0>
 8008c1e:	bf00      	nop
 8008c20:	20000f94 	.word	0x20000f94

08008c24 <__ssputs_r>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	688e      	ldr	r6, [r1, #8]
 8008c2a:	429e      	cmp	r6, r3
 8008c2c:	4682      	mov	sl, r0
 8008c2e:	460c      	mov	r4, r1
 8008c30:	4690      	mov	r8, r2
 8008c32:	461f      	mov	r7, r3
 8008c34:	d838      	bhi.n	8008ca8 <__ssputs_r+0x84>
 8008c36:	898a      	ldrh	r2, [r1, #12]
 8008c38:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c3c:	d032      	beq.n	8008ca4 <__ssputs_r+0x80>
 8008c3e:	6825      	ldr	r5, [r4, #0]
 8008c40:	6909      	ldr	r1, [r1, #16]
 8008c42:	eba5 0901 	sub.w	r9, r5, r1
 8008c46:	6965      	ldr	r5, [r4, #20]
 8008c48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c50:	3301      	adds	r3, #1
 8008c52:	444b      	add	r3, r9
 8008c54:	106d      	asrs	r5, r5, #1
 8008c56:	429d      	cmp	r5, r3
 8008c58:	bf38      	it	cc
 8008c5a:	461d      	movcc	r5, r3
 8008c5c:	0553      	lsls	r3, r2, #21
 8008c5e:	d531      	bpl.n	8008cc4 <__ssputs_r+0xa0>
 8008c60:	4629      	mov	r1, r5
 8008c62:	f7ff ff6b 	bl	8008b3c <_malloc_r>
 8008c66:	4606      	mov	r6, r0
 8008c68:	b950      	cbnz	r0, 8008c80 <__ssputs_r+0x5c>
 8008c6a:	230c      	movs	r3, #12
 8008c6c:	f8ca 3000 	str.w	r3, [sl]
 8008c70:	89a3      	ldrh	r3, [r4, #12]
 8008c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c76:	81a3      	strh	r3, [r4, #12]
 8008c78:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c80:	6921      	ldr	r1, [r4, #16]
 8008c82:	464a      	mov	r2, r9
 8008c84:	f7ff fa08 	bl	8008098 <memcpy>
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c92:	81a3      	strh	r3, [r4, #12]
 8008c94:	6126      	str	r6, [r4, #16]
 8008c96:	6165      	str	r5, [r4, #20]
 8008c98:	444e      	add	r6, r9
 8008c9a:	eba5 0509 	sub.w	r5, r5, r9
 8008c9e:	6026      	str	r6, [r4, #0]
 8008ca0:	60a5      	str	r5, [r4, #8]
 8008ca2:	463e      	mov	r6, r7
 8008ca4:	42be      	cmp	r6, r7
 8008ca6:	d900      	bls.n	8008caa <__ssputs_r+0x86>
 8008ca8:	463e      	mov	r6, r7
 8008caa:	6820      	ldr	r0, [r4, #0]
 8008cac:	4632      	mov	r2, r6
 8008cae:	4641      	mov	r1, r8
 8008cb0:	f000 f980 	bl	8008fb4 <memmove>
 8008cb4:	68a3      	ldr	r3, [r4, #8]
 8008cb6:	1b9b      	subs	r3, r3, r6
 8008cb8:	60a3      	str	r3, [r4, #8]
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	4433      	add	r3, r6
 8008cbe:	6023      	str	r3, [r4, #0]
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	e7db      	b.n	8008c7c <__ssputs_r+0x58>
 8008cc4:	462a      	mov	r2, r5
 8008cc6:	f000 f99b 	bl	8009000 <_realloc_r>
 8008cca:	4606      	mov	r6, r0
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	d1e1      	bne.n	8008c94 <__ssputs_r+0x70>
 8008cd0:	6921      	ldr	r1, [r4, #16]
 8008cd2:	4650      	mov	r0, sl
 8008cd4:	f7ff fec6 	bl	8008a64 <_free_r>
 8008cd8:	e7c7      	b.n	8008c6a <__ssputs_r+0x46>
	...

08008cdc <_svfiprintf_r>:
 8008cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce0:	4698      	mov	r8, r3
 8008ce2:	898b      	ldrh	r3, [r1, #12]
 8008ce4:	061b      	lsls	r3, r3, #24
 8008ce6:	b09d      	sub	sp, #116	; 0x74
 8008ce8:	4607      	mov	r7, r0
 8008cea:	460d      	mov	r5, r1
 8008cec:	4614      	mov	r4, r2
 8008cee:	d50e      	bpl.n	8008d0e <_svfiprintf_r+0x32>
 8008cf0:	690b      	ldr	r3, [r1, #16]
 8008cf2:	b963      	cbnz	r3, 8008d0e <_svfiprintf_r+0x32>
 8008cf4:	2140      	movs	r1, #64	; 0x40
 8008cf6:	f7ff ff21 	bl	8008b3c <_malloc_r>
 8008cfa:	6028      	str	r0, [r5, #0]
 8008cfc:	6128      	str	r0, [r5, #16]
 8008cfe:	b920      	cbnz	r0, 8008d0a <_svfiprintf_r+0x2e>
 8008d00:	230c      	movs	r3, #12
 8008d02:	603b      	str	r3, [r7, #0]
 8008d04:	f04f 30ff 	mov.w	r0, #4294967295
 8008d08:	e0d1      	b.n	8008eae <_svfiprintf_r+0x1d2>
 8008d0a:	2340      	movs	r3, #64	; 0x40
 8008d0c:	616b      	str	r3, [r5, #20]
 8008d0e:	2300      	movs	r3, #0
 8008d10:	9309      	str	r3, [sp, #36]	; 0x24
 8008d12:	2320      	movs	r3, #32
 8008d14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d18:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d1c:	2330      	movs	r3, #48	; 0x30
 8008d1e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008ec8 <_svfiprintf_r+0x1ec>
 8008d22:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d26:	f04f 0901 	mov.w	r9, #1
 8008d2a:	4623      	mov	r3, r4
 8008d2c:	469a      	mov	sl, r3
 8008d2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d32:	b10a      	cbz	r2, 8008d38 <_svfiprintf_r+0x5c>
 8008d34:	2a25      	cmp	r2, #37	; 0x25
 8008d36:	d1f9      	bne.n	8008d2c <_svfiprintf_r+0x50>
 8008d38:	ebba 0b04 	subs.w	fp, sl, r4
 8008d3c:	d00b      	beq.n	8008d56 <_svfiprintf_r+0x7a>
 8008d3e:	465b      	mov	r3, fp
 8008d40:	4622      	mov	r2, r4
 8008d42:	4629      	mov	r1, r5
 8008d44:	4638      	mov	r0, r7
 8008d46:	f7ff ff6d 	bl	8008c24 <__ssputs_r>
 8008d4a:	3001      	adds	r0, #1
 8008d4c:	f000 80aa 	beq.w	8008ea4 <_svfiprintf_r+0x1c8>
 8008d50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d52:	445a      	add	r2, fp
 8008d54:	9209      	str	r2, [sp, #36]	; 0x24
 8008d56:	f89a 3000 	ldrb.w	r3, [sl]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 80a2 	beq.w	8008ea4 <_svfiprintf_r+0x1c8>
 8008d60:	2300      	movs	r3, #0
 8008d62:	f04f 32ff 	mov.w	r2, #4294967295
 8008d66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d6a:	f10a 0a01 	add.w	sl, sl, #1
 8008d6e:	9304      	str	r3, [sp, #16]
 8008d70:	9307      	str	r3, [sp, #28]
 8008d72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d76:	931a      	str	r3, [sp, #104]	; 0x68
 8008d78:	4654      	mov	r4, sl
 8008d7a:	2205      	movs	r2, #5
 8008d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d80:	4851      	ldr	r0, [pc, #324]	; (8008ec8 <_svfiprintf_r+0x1ec>)
 8008d82:	f7f7 fa35 	bl	80001f0 <memchr>
 8008d86:	9a04      	ldr	r2, [sp, #16]
 8008d88:	b9d8      	cbnz	r0, 8008dc2 <_svfiprintf_r+0xe6>
 8008d8a:	06d0      	lsls	r0, r2, #27
 8008d8c:	bf44      	itt	mi
 8008d8e:	2320      	movmi	r3, #32
 8008d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d94:	0711      	lsls	r1, r2, #28
 8008d96:	bf44      	itt	mi
 8008d98:	232b      	movmi	r3, #43	; 0x2b
 8008d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008da2:	2b2a      	cmp	r3, #42	; 0x2a
 8008da4:	d015      	beq.n	8008dd2 <_svfiprintf_r+0xf6>
 8008da6:	9a07      	ldr	r2, [sp, #28]
 8008da8:	4654      	mov	r4, sl
 8008daa:	2000      	movs	r0, #0
 8008dac:	f04f 0c0a 	mov.w	ip, #10
 8008db0:	4621      	mov	r1, r4
 8008db2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008db6:	3b30      	subs	r3, #48	; 0x30
 8008db8:	2b09      	cmp	r3, #9
 8008dba:	d94e      	bls.n	8008e5a <_svfiprintf_r+0x17e>
 8008dbc:	b1b0      	cbz	r0, 8008dec <_svfiprintf_r+0x110>
 8008dbe:	9207      	str	r2, [sp, #28]
 8008dc0:	e014      	b.n	8008dec <_svfiprintf_r+0x110>
 8008dc2:	eba0 0308 	sub.w	r3, r0, r8
 8008dc6:	fa09 f303 	lsl.w	r3, r9, r3
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	9304      	str	r3, [sp, #16]
 8008dce:	46a2      	mov	sl, r4
 8008dd0:	e7d2      	b.n	8008d78 <_svfiprintf_r+0x9c>
 8008dd2:	9b03      	ldr	r3, [sp, #12]
 8008dd4:	1d19      	adds	r1, r3, #4
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	9103      	str	r1, [sp, #12]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	bfbb      	ittet	lt
 8008dde:	425b      	neglt	r3, r3
 8008de0:	f042 0202 	orrlt.w	r2, r2, #2
 8008de4:	9307      	strge	r3, [sp, #28]
 8008de6:	9307      	strlt	r3, [sp, #28]
 8008de8:	bfb8      	it	lt
 8008dea:	9204      	strlt	r2, [sp, #16]
 8008dec:	7823      	ldrb	r3, [r4, #0]
 8008dee:	2b2e      	cmp	r3, #46	; 0x2e
 8008df0:	d10c      	bne.n	8008e0c <_svfiprintf_r+0x130>
 8008df2:	7863      	ldrb	r3, [r4, #1]
 8008df4:	2b2a      	cmp	r3, #42	; 0x2a
 8008df6:	d135      	bne.n	8008e64 <_svfiprintf_r+0x188>
 8008df8:	9b03      	ldr	r3, [sp, #12]
 8008dfa:	1d1a      	adds	r2, r3, #4
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	9203      	str	r2, [sp, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	bfb8      	it	lt
 8008e04:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e08:	3402      	adds	r4, #2
 8008e0a:	9305      	str	r3, [sp, #20]
 8008e0c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ed8 <_svfiprintf_r+0x1fc>
 8008e10:	7821      	ldrb	r1, [r4, #0]
 8008e12:	2203      	movs	r2, #3
 8008e14:	4650      	mov	r0, sl
 8008e16:	f7f7 f9eb 	bl	80001f0 <memchr>
 8008e1a:	b140      	cbz	r0, 8008e2e <_svfiprintf_r+0x152>
 8008e1c:	2340      	movs	r3, #64	; 0x40
 8008e1e:	eba0 000a 	sub.w	r0, r0, sl
 8008e22:	fa03 f000 	lsl.w	r0, r3, r0
 8008e26:	9b04      	ldr	r3, [sp, #16]
 8008e28:	4303      	orrs	r3, r0
 8008e2a:	3401      	adds	r4, #1
 8008e2c:	9304      	str	r3, [sp, #16]
 8008e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e32:	4826      	ldr	r0, [pc, #152]	; (8008ecc <_svfiprintf_r+0x1f0>)
 8008e34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e38:	2206      	movs	r2, #6
 8008e3a:	f7f7 f9d9 	bl	80001f0 <memchr>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d038      	beq.n	8008eb4 <_svfiprintf_r+0x1d8>
 8008e42:	4b23      	ldr	r3, [pc, #140]	; (8008ed0 <_svfiprintf_r+0x1f4>)
 8008e44:	bb1b      	cbnz	r3, 8008e8e <_svfiprintf_r+0x1b2>
 8008e46:	9b03      	ldr	r3, [sp, #12]
 8008e48:	3307      	adds	r3, #7
 8008e4a:	f023 0307 	bic.w	r3, r3, #7
 8008e4e:	3308      	adds	r3, #8
 8008e50:	9303      	str	r3, [sp, #12]
 8008e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e54:	4433      	add	r3, r6
 8008e56:	9309      	str	r3, [sp, #36]	; 0x24
 8008e58:	e767      	b.n	8008d2a <_svfiprintf_r+0x4e>
 8008e5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e5e:	460c      	mov	r4, r1
 8008e60:	2001      	movs	r0, #1
 8008e62:	e7a5      	b.n	8008db0 <_svfiprintf_r+0xd4>
 8008e64:	2300      	movs	r3, #0
 8008e66:	3401      	adds	r4, #1
 8008e68:	9305      	str	r3, [sp, #20]
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	f04f 0c0a 	mov.w	ip, #10
 8008e70:	4620      	mov	r0, r4
 8008e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e76:	3a30      	subs	r2, #48	; 0x30
 8008e78:	2a09      	cmp	r2, #9
 8008e7a:	d903      	bls.n	8008e84 <_svfiprintf_r+0x1a8>
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d0c5      	beq.n	8008e0c <_svfiprintf_r+0x130>
 8008e80:	9105      	str	r1, [sp, #20]
 8008e82:	e7c3      	b.n	8008e0c <_svfiprintf_r+0x130>
 8008e84:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e88:	4604      	mov	r4, r0
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e7f0      	b.n	8008e70 <_svfiprintf_r+0x194>
 8008e8e:	ab03      	add	r3, sp, #12
 8008e90:	9300      	str	r3, [sp, #0]
 8008e92:	462a      	mov	r2, r5
 8008e94:	4b0f      	ldr	r3, [pc, #60]	; (8008ed4 <_svfiprintf_r+0x1f8>)
 8008e96:	a904      	add	r1, sp, #16
 8008e98:	4638      	mov	r0, r7
 8008e9a:	f7fc fa47 	bl	800532c <_printf_float>
 8008e9e:	1c42      	adds	r2, r0, #1
 8008ea0:	4606      	mov	r6, r0
 8008ea2:	d1d6      	bne.n	8008e52 <_svfiprintf_r+0x176>
 8008ea4:	89ab      	ldrh	r3, [r5, #12]
 8008ea6:	065b      	lsls	r3, r3, #25
 8008ea8:	f53f af2c 	bmi.w	8008d04 <_svfiprintf_r+0x28>
 8008eac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008eae:	b01d      	add	sp, #116	; 0x74
 8008eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb4:	ab03      	add	r3, sp, #12
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	462a      	mov	r2, r5
 8008eba:	4b06      	ldr	r3, [pc, #24]	; (8008ed4 <_svfiprintf_r+0x1f8>)
 8008ebc:	a904      	add	r1, sp, #16
 8008ebe:	4638      	mov	r0, r7
 8008ec0:	f7fc fcd8 	bl	8005874 <_printf_i>
 8008ec4:	e7eb      	b.n	8008e9e <_svfiprintf_r+0x1c2>
 8008ec6:	bf00      	nop
 8008ec8:	08009f84 	.word	0x08009f84
 8008ecc:	08009f8e 	.word	0x08009f8e
 8008ed0:	0800532d 	.word	0x0800532d
 8008ed4:	08008c25 	.word	0x08008c25
 8008ed8:	08009f8a 	.word	0x08009f8a
 8008edc:	00000000 	.word	0x00000000

08008ee0 <nan>:
 8008ee0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008ee8 <nan+0x8>
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	00000000 	.word	0x00000000
 8008eec:	7ff80000 	.word	0x7ff80000

08008ef0 <_sbrk_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4d06      	ldr	r5, [pc, #24]	; (8008f0c <_sbrk_r+0x1c>)
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	4608      	mov	r0, r1
 8008efa:	602b      	str	r3, [r5, #0]
 8008efc:	f7f9 f80a 	bl	8001f14 <_sbrk>
 8008f00:	1c43      	adds	r3, r0, #1
 8008f02:	d102      	bne.n	8008f0a <_sbrk_r+0x1a>
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	b103      	cbz	r3, 8008f0a <_sbrk_r+0x1a>
 8008f08:	6023      	str	r3, [r4, #0]
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	20000f9c 	.word	0x20000f9c

08008f10 <strncmp>:
 8008f10:	b510      	push	{r4, lr}
 8008f12:	b17a      	cbz	r2, 8008f34 <strncmp+0x24>
 8008f14:	4603      	mov	r3, r0
 8008f16:	3901      	subs	r1, #1
 8008f18:	1884      	adds	r4, r0, r2
 8008f1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f1e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f22:	4290      	cmp	r0, r2
 8008f24:	d101      	bne.n	8008f2a <strncmp+0x1a>
 8008f26:	42a3      	cmp	r3, r4
 8008f28:	d101      	bne.n	8008f2e <strncmp+0x1e>
 8008f2a:	1a80      	subs	r0, r0, r2
 8008f2c:	bd10      	pop	{r4, pc}
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d1f3      	bne.n	8008f1a <strncmp+0xa>
 8008f32:	e7fa      	b.n	8008f2a <strncmp+0x1a>
 8008f34:	4610      	mov	r0, r2
 8008f36:	e7f9      	b.n	8008f2c <strncmp+0x1c>

08008f38 <__ascii_wctomb>:
 8008f38:	b149      	cbz	r1, 8008f4e <__ascii_wctomb+0x16>
 8008f3a:	2aff      	cmp	r2, #255	; 0xff
 8008f3c:	bf85      	ittet	hi
 8008f3e:	238a      	movhi	r3, #138	; 0x8a
 8008f40:	6003      	strhi	r3, [r0, #0]
 8008f42:	700a      	strbls	r2, [r1, #0]
 8008f44:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f48:	bf98      	it	ls
 8008f4a:	2001      	movls	r0, #1
 8008f4c:	4770      	bx	lr
 8008f4e:	4608      	mov	r0, r1
 8008f50:	4770      	bx	lr
	...

08008f54 <__assert_func>:
 8008f54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f56:	4614      	mov	r4, r2
 8008f58:	461a      	mov	r2, r3
 8008f5a:	4b09      	ldr	r3, [pc, #36]	; (8008f80 <__assert_func+0x2c>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4605      	mov	r5, r0
 8008f60:	68d8      	ldr	r0, [r3, #12]
 8008f62:	b14c      	cbz	r4, 8008f78 <__assert_func+0x24>
 8008f64:	4b07      	ldr	r3, [pc, #28]	; (8008f84 <__assert_func+0x30>)
 8008f66:	9100      	str	r1, [sp, #0]
 8008f68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008f6c:	4906      	ldr	r1, [pc, #24]	; (8008f88 <__assert_func+0x34>)
 8008f6e:	462b      	mov	r3, r5
 8008f70:	f000 f80e 	bl	8008f90 <fiprintf>
 8008f74:	f000 fa8c 	bl	8009490 <abort>
 8008f78:	4b04      	ldr	r3, [pc, #16]	; (8008f8c <__assert_func+0x38>)
 8008f7a:	461c      	mov	r4, r3
 8008f7c:	e7f3      	b.n	8008f66 <__assert_func+0x12>
 8008f7e:	bf00      	nop
 8008f80:	20000024 	.word	0x20000024
 8008f84:	08009f95 	.word	0x08009f95
 8008f88:	08009fa2 	.word	0x08009fa2
 8008f8c:	08009fd0 	.word	0x08009fd0

08008f90 <fiprintf>:
 8008f90:	b40e      	push	{r1, r2, r3}
 8008f92:	b503      	push	{r0, r1, lr}
 8008f94:	4601      	mov	r1, r0
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	4805      	ldr	r0, [pc, #20]	; (8008fb0 <fiprintf+0x20>)
 8008f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9e:	6800      	ldr	r0, [r0, #0]
 8008fa0:	9301      	str	r3, [sp, #4]
 8008fa2:	f000 f885 	bl	80090b0 <_vfiprintf_r>
 8008fa6:	b002      	add	sp, #8
 8008fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fac:	b003      	add	sp, #12
 8008fae:	4770      	bx	lr
 8008fb0:	20000024 	.word	0x20000024

08008fb4 <memmove>:
 8008fb4:	4288      	cmp	r0, r1
 8008fb6:	b510      	push	{r4, lr}
 8008fb8:	eb01 0402 	add.w	r4, r1, r2
 8008fbc:	d902      	bls.n	8008fc4 <memmove+0x10>
 8008fbe:	4284      	cmp	r4, r0
 8008fc0:	4623      	mov	r3, r4
 8008fc2:	d807      	bhi.n	8008fd4 <memmove+0x20>
 8008fc4:	1e43      	subs	r3, r0, #1
 8008fc6:	42a1      	cmp	r1, r4
 8008fc8:	d008      	beq.n	8008fdc <memmove+0x28>
 8008fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fd2:	e7f8      	b.n	8008fc6 <memmove+0x12>
 8008fd4:	4402      	add	r2, r0
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	428a      	cmp	r2, r1
 8008fda:	d100      	bne.n	8008fde <memmove+0x2a>
 8008fdc:	bd10      	pop	{r4, pc}
 8008fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fe6:	e7f7      	b.n	8008fd8 <memmove+0x24>

08008fe8 <__malloc_lock>:
 8008fe8:	4801      	ldr	r0, [pc, #4]	; (8008ff0 <__malloc_lock+0x8>)
 8008fea:	f000 bc11 	b.w	8009810 <__retarget_lock_acquire_recursive>
 8008fee:	bf00      	nop
 8008ff0:	20000fa0 	.word	0x20000fa0

08008ff4 <__malloc_unlock>:
 8008ff4:	4801      	ldr	r0, [pc, #4]	; (8008ffc <__malloc_unlock+0x8>)
 8008ff6:	f000 bc0c 	b.w	8009812 <__retarget_lock_release_recursive>
 8008ffa:	bf00      	nop
 8008ffc:	20000fa0 	.word	0x20000fa0

08009000 <_realloc_r>:
 8009000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009004:	4680      	mov	r8, r0
 8009006:	4614      	mov	r4, r2
 8009008:	460e      	mov	r6, r1
 800900a:	b921      	cbnz	r1, 8009016 <_realloc_r+0x16>
 800900c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009010:	4611      	mov	r1, r2
 8009012:	f7ff bd93 	b.w	8008b3c <_malloc_r>
 8009016:	b92a      	cbnz	r2, 8009024 <_realloc_r+0x24>
 8009018:	f7ff fd24 	bl	8008a64 <_free_r>
 800901c:	4625      	mov	r5, r4
 800901e:	4628      	mov	r0, r5
 8009020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009024:	f000 fc5c 	bl	80098e0 <_malloc_usable_size_r>
 8009028:	4284      	cmp	r4, r0
 800902a:	4607      	mov	r7, r0
 800902c:	d802      	bhi.n	8009034 <_realloc_r+0x34>
 800902e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009032:	d812      	bhi.n	800905a <_realloc_r+0x5a>
 8009034:	4621      	mov	r1, r4
 8009036:	4640      	mov	r0, r8
 8009038:	f7ff fd80 	bl	8008b3c <_malloc_r>
 800903c:	4605      	mov	r5, r0
 800903e:	2800      	cmp	r0, #0
 8009040:	d0ed      	beq.n	800901e <_realloc_r+0x1e>
 8009042:	42bc      	cmp	r4, r7
 8009044:	4622      	mov	r2, r4
 8009046:	4631      	mov	r1, r6
 8009048:	bf28      	it	cs
 800904a:	463a      	movcs	r2, r7
 800904c:	f7ff f824 	bl	8008098 <memcpy>
 8009050:	4631      	mov	r1, r6
 8009052:	4640      	mov	r0, r8
 8009054:	f7ff fd06 	bl	8008a64 <_free_r>
 8009058:	e7e1      	b.n	800901e <_realloc_r+0x1e>
 800905a:	4635      	mov	r5, r6
 800905c:	e7df      	b.n	800901e <_realloc_r+0x1e>

0800905e <__sfputc_r>:
 800905e:	6893      	ldr	r3, [r2, #8]
 8009060:	3b01      	subs	r3, #1
 8009062:	2b00      	cmp	r3, #0
 8009064:	b410      	push	{r4}
 8009066:	6093      	str	r3, [r2, #8]
 8009068:	da08      	bge.n	800907c <__sfputc_r+0x1e>
 800906a:	6994      	ldr	r4, [r2, #24]
 800906c:	42a3      	cmp	r3, r4
 800906e:	db01      	blt.n	8009074 <__sfputc_r+0x16>
 8009070:	290a      	cmp	r1, #10
 8009072:	d103      	bne.n	800907c <__sfputc_r+0x1e>
 8009074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009078:	f000 b94a 	b.w	8009310 <__swbuf_r>
 800907c:	6813      	ldr	r3, [r2, #0]
 800907e:	1c58      	adds	r0, r3, #1
 8009080:	6010      	str	r0, [r2, #0]
 8009082:	7019      	strb	r1, [r3, #0]
 8009084:	4608      	mov	r0, r1
 8009086:	f85d 4b04 	ldr.w	r4, [sp], #4
 800908a:	4770      	bx	lr

0800908c <__sfputs_r>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	4606      	mov	r6, r0
 8009090:	460f      	mov	r7, r1
 8009092:	4614      	mov	r4, r2
 8009094:	18d5      	adds	r5, r2, r3
 8009096:	42ac      	cmp	r4, r5
 8009098:	d101      	bne.n	800909e <__sfputs_r+0x12>
 800909a:	2000      	movs	r0, #0
 800909c:	e007      	b.n	80090ae <__sfputs_r+0x22>
 800909e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090a2:	463a      	mov	r2, r7
 80090a4:	4630      	mov	r0, r6
 80090a6:	f7ff ffda 	bl	800905e <__sfputc_r>
 80090aa:	1c43      	adds	r3, r0, #1
 80090ac:	d1f3      	bne.n	8009096 <__sfputs_r+0xa>
 80090ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080090b0 <_vfiprintf_r>:
 80090b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	460d      	mov	r5, r1
 80090b6:	b09d      	sub	sp, #116	; 0x74
 80090b8:	4614      	mov	r4, r2
 80090ba:	4698      	mov	r8, r3
 80090bc:	4606      	mov	r6, r0
 80090be:	b118      	cbz	r0, 80090c8 <_vfiprintf_r+0x18>
 80090c0:	6983      	ldr	r3, [r0, #24]
 80090c2:	b90b      	cbnz	r3, 80090c8 <_vfiprintf_r+0x18>
 80090c4:	f000 fb06 	bl	80096d4 <__sinit>
 80090c8:	4b89      	ldr	r3, [pc, #548]	; (80092f0 <_vfiprintf_r+0x240>)
 80090ca:	429d      	cmp	r5, r3
 80090cc:	d11b      	bne.n	8009106 <_vfiprintf_r+0x56>
 80090ce:	6875      	ldr	r5, [r6, #4]
 80090d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090d2:	07d9      	lsls	r1, r3, #31
 80090d4:	d405      	bmi.n	80090e2 <_vfiprintf_r+0x32>
 80090d6:	89ab      	ldrh	r3, [r5, #12]
 80090d8:	059a      	lsls	r2, r3, #22
 80090da:	d402      	bmi.n	80090e2 <_vfiprintf_r+0x32>
 80090dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090de:	f000 fb97 	bl	8009810 <__retarget_lock_acquire_recursive>
 80090e2:	89ab      	ldrh	r3, [r5, #12]
 80090e4:	071b      	lsls	r3, r3, #28
 80090e6:	d501      	bpl.n	80090ec <_vfiprintf_r+0x3c>
 80090e8:	692b      	ldr	r3, [r5, #16]
 80090ea:	b9eb      	cbnz	r3, 8009128 <_vfiprintf_r+0x78>
 80090ec:	4629      	mov	r1, r5
 80090ee:	4630      	mov	r0, r6
 80090f0:	f000 f960 	bl	80093b4 <__swsetup_r>
 80090f4:	b1c0      	cbz	r0, 8009128 <_vfiprintf_r+0x78>
 80090f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090f8:	07dc      	lsls	r4, r3, #31
 80090fa:	d50e      	bpl.n	800911a <_vfiprintf_r+0x6a>
 80090fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009100:	b01d      	add	sp, #116	; 0x74
 8009102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009106:	4b7b      	ldr	r3, [pc, #492]	; (80092f4 <_vfiprintf_r+0x244>)
 8009108:	429d      	cmp	r5, r3
 800910a:	d101      	bne.n	8009110 <_vfiprintf_r+0x60>
 800910c:	68b5      	ldr	r5, [r6, #8]
 800910e:	e7df      	b.n	80090d0 <_vfiprintf_r+0x20>
 8009110:	4b79      	ldr	r3, [pc, #484]	; (80092f8 <_vfiprintf_r+0x248>)
 8009112:	429d      	cmp	r5, r3
 8009114:	bf08      	it	eq
 8009116:	68f5      	ldreq	r5, [r6, #12]
 8009118:	e7da      	b.n	80090d0 <_vfiprintf_r+0x20>
 800911a:	89ab      	ldrh	r3, [r5, #12]
 800911c:	0598      	lsls	r0, r3, #22
 800911e:	d4ed      	bmi.n	80090fc <_vfiprintf_r+0x4c>
 8009120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009122:	f000 fb76 	bl	8009812 <__retarget_lock_release_recursive>
 8009126:	e7e9      	b.n	80090fc <_vfiprintf_r+0x4c>
 8009128:	2300      	movs	r3, #0
 800912a:	9309      	str	r3, [sp, #36]	; 0x24
 800912c:	2320      	movs	r3, #32
 800912e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009132:	f8cd 800c 	str.w	r8, [sp, #12]
 8009136:	2330      	movs	r3, #48	; 0x30
 8009138:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80092fc <_vfiprintf_r+0x24c>
 800913c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009140:	f04f 0901 	mov.w	r9, #1
 8009144:	4623      	mov	r3, r4
 8009146:	469a      	mov	sl, r3
 8009148:	f813 2b01 	ldrb.w	r2, [r3], #1
 800914c:	b10a      	cbz	r2, 8009152 <_vfiprintf_r+0xa2>
 800914e:	2a25      	cmp	r2, #37	; 0x25
 8009150:	d1f9      	bne.n	8009146 <_vfiprintf_r+0x96>
 8009152:	ebba 0b04 	subs.w	fp, sl, r4
 8009156:	d00b      	beq.n	8009170 <_vfiprintf_r+0xc0>
 8009158:	465b      	mov	r3, fp
 800915a:	4622      	mov	r2, r4
 800915c:	4629      	mov	r1, r5
 800915e:	4630      	mov	r0, r6
 8009160:	f7ff ff94 	bl	800908c <__sfputs_r>
 8009164:	3001      	adds	r0, #1
 8009166:	f000 80aa 	beq.w	80092be <_vfiprintf_r+0x20e>
 800916a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800916c:	445a      	add	r2, fp
 800916e:	9209      	str	r2, [sp, #36]	; 0x24
 8009170:	f89a 3000 	ldrb.w	r3, [sl]
 8009174:	2b00      	cmp	r3, #0
 8009176:	f000 80a2 	beq.w	80092be <_vfiprintf_r+0x20e>
 800917a:	2300      	movs	r3, #0
 800917c:	f04f 32ff 	mov.w	r2, #4294967295
 8009180:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009184:	f10a 0a01 	add.w	sl, sl, #1
 8009188:	9304      	str	r3, [sp, #16]
 800918a:	9307      	str	r3, [sp, #28]
 800918c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009190:	931a      	str	r3, [sp, #104]	; 0x68
 8009192:	4654      	mov	r4, sl
 8009194:	2205      	movs	r2, #5
 8009196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800919a:	4858      	ldr	r0, [pc, #352]	; (80092fc <_vfiprintf_r+0x24c>)
 800919c:	f7f7 f828 	bl	80001f0 <memchr>
 80091a0:	9a04      	ldr	r2, [sp, #16]
 80091a2:	b9d8      	cbnz	r0, 80091dc <_vfiprintf_r+0x12c>
 80091a4:	06d1      	lsls	r1, r2, #27
 80091a6:	bf44      	itt	mi
 80091a8:	2320      	movmi	r3, #32
 80091aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091ae:	0713      	lsls	r3, r2, #28
 80091b0:	bf44      	itt	mi
 80091b2:	232b      	movmi	r3, #43	; 0x2b
 80091b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091b8:	f89a 3000 	ldrb.w	r3, [sl]
 80091bc:	2b2a      	cmp	r3, #42	; 0x2a
 80091be:	d015      	beq.n	80091ec <_vfiprintf_r+0x13c>
 80091c0:	9a07      	ldr	r2, [sp, #28]
 80091c2:	4654      	mov	r4, sl
 80091c4:	2000      	movs	r0, #0
 80091c6:	f04f 0c0a 	mov.w	ip, #10
 80091ca:	4621      	mov	r1, r4
 80091cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091d0:	3b30      	subs	r3, #48	; 0x30
 80091d2:	2b09      	cmp	r3, #9
 80091d4:	d94e      	bls.n	8009274 <_vfiprintf_r+0x1c4>
 80091d6:	b1b0      	cbz	r0, 8009206 <_vfiprintf_r+0x156>
 80091d8:	9207      	str	r2, [sp, #28]
 80091da:	e014      	b.n	8009206 <_vfiprintf_r+0x156>
 80091dc:	eba0 0308 	sub.w	r3, r0, r8
 80091e0:	fa09 f303 	lsl.w	r3, r9, r3
 80091e4:	4313      	orrs	r3, r2
 80091e6:	9304      	str	r3, [sp, #16]
 80091e8:	46a2      	mov	sl, r4
 80091ea:	e7d2      	b.n	8009192 <_vfiprintf_r+0xe2>
 80091ec:	9b03      	ldr	r3, [sp, #12]
 80091ee:	1d19      	adds	r1, r3, #4
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	9103      	str	r1, [sp, #12]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	bfbb      	ittet	lt
 80091f8:	425b      	neglt	r3, r3
 80091fa:	f042 0202 	orrlt.w	r2, r2, #2
 80091fe:	9307      	strge	r3, [sp, #28]
 8009200:	9307      	strlt	r3, [sp, #28]
 8009202:	bfb8      	it	lt
 8009204:	9204      	strlt	r2, [sp, #16]
 8009206:	7823      	ldrb	r3, [r4, #0]
 8009208:	2b2e      	cmp	r3, #46	; 0x2e
 800920a:	d10c      	bne.n	8009226 <_vfiprintf_r+0x176>
 800920c:	7863      	ldrb	r3, [r4, #1]
 800920e:	2b2a      	cmp	r3, #42	; 0x2a
 8009210:	d135      	bne.n	800927e <_vfiprintf_r+0x1ce>
 8009212:	9b03      	ldr	r3, [sp, #12]
 8009214:	1d1a      	adds	r2, r3, #4
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	9203      	str	r2, [sp, #12]
 800921a:	2b00      	cmp	r3, #0
 800921c:	bfb8      	it	lt
 800921e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009222:	3402      	adds	r4, #2
 8009224:	9305      	str	r3, [sp, #20]
 8009226:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800930c <_vfiprintf_r+0x25c>
 800922a:	7821      	ldrb	r1, [r4, #0]
 800922c:	2203      	movs	r2, #3
 800922e:	4650      	mov	r0, sl
 8009230:	f7f6 ffde 	bl	80001f0 <memchr>
 8009234:	b140      	cbz	r0, 8009248 <_vfiprintf_r+0x198>
 8009236:	2340      	movs	r3, #64	; 0x40
 8009238:	eba0 000a 	sub.w	r0, r0, sl
 800923c:	fa03 f000 	lsl.w	r0, r3, r0
 8009240:	9b04      	ldr	r3, [sp, #16]
 8009242:	4303      	orrs	r3, r0
 8009244:	3401      	adds	r4, #1
 8009246:	9304      	str	r3, [sp, #16]
 8009248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800924c:	482c      	ldr	r0, [pc, #176]	; (8009300 <_vfiprintf_r+0x250>)
 800924e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009252:	2206      	movs	r2, #6
 8009254:	f7f6 ffcc 	bl	80001f0 <memchr>
 8009258:	2800      	cmp	r0, #0
 800925a:	d03f      	beq.n	80092dc <_vfiprintf_r+0x22c>
 800925c:	4b29      	ldr	r3, [pc, #164]	; (8009304 <_vfiprintf_r+0x254>)
 800925e:	bb1b      	cbnz	r3, 80092a8 <_vfiprintf_r+0x1f8>
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	3307      	adds	r3, #7
 8009264:	f023 0307 	bic.w	r3, r3, #7
 8009268:	3308      	adds	r3, #8
 800926a:	9303      	str	r3, [sp, #12]
 800926c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800926e:	443b      	add	r3, r7
 8009270:	9309      	str	r3, [sp, #36]	; 0x24
 8009272:	e767      	b.n	8009144 <_vfiprintf_r+0x94>
 8009274:	fb0c 3202 	mla	r2, ip, r2, r3
 8009278:	460c      	mov	r4, r1
 800927a:	2001      	movs	r0, #1
 800927c:	e7a5      	b.n	80091ca <_vfiprintf_r+0x11a>
 800927e:	2300      	movs	r3, #0
 8009280:	3401      	adds	r4, #1
 8009282:	9305      	str	r3, [sp, #20]
 8009284:	4619      	mov	r1, r3
 8009286:	f04f 0c0a 	mov.w	ip, #10
 800928a:	4620      	mov	r0, r4
 800928c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009290:	3a30      	subs	r2, #48	; 0x30
 8009292:	2a09      	cmp	r2, #9
 8009294:	d903      	bls.n	800929e <_vfiprintf_r+0x1ee>
 8009296:	2b00      	cmp	r3, #0
 8009298:	d0c5      	beq.n	8009226 <_vfiprintf_r+0x176>
 800929a:	9105      	str	r1, [sp, #20]
 800929c:	e7c3      	b.n	8009226 <_vfiprintf_r+0x176>
 800929e:	fb0c 2101 	mla	r1, ip, r1, r2
 80092a2:	4604      	mov	r4, r0
 80092a4:	2301      	movs	r3, #1
 80092a6:	e7f0      	b.n	800928a <_vfiprintf_r+0x1da>
 80092a8:	ab03      	add	r3, sp, #12
 80092aa:	9300      	str	r3, [sp, #0]
 80092ac:	462a      	mov	r2, r5
 80092ae:	4b16      	ldr	r3, [pc, #88]	; (8009308 <_vfiprintf_r+0x258>)
 80092b0:	a904      	add	r1, sp, #16
 80092b2:	4630      	mov	r0, r6
 80092b4:	f7fc f83a 	bl	800532c <_printf_float>
 80092b8:	4607      	mov	r7, r0
 80092ba:	1c78      	adds	r0, r7, #1
 80092bc:	d1d6      	bne.n	800926c <_vfiprintf_r+0x1bc>
 80092be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092c0:	07d9      	lsls	r1, r3, #31
 80092c2:	d405      	bmi.n	80092d0 <_vfiprintf_r+0x220>
 80092c4:	89ab      	ldrh	r3, [r5, #12]
 80092c6:	059a      	lsls	r2, r3, #22
 80092c8:	d402      	bmi.n	80092d0 <_vfiprintf_r+0x220>
 80092ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092cc:	f000 faa1 	bl	8009812 <__retarget_lock_release_recursive>
 80092d0:	89ab      	ldrh	r3, [r5, #12]
 80092d2:	065b      	lsls	r3, r3, #25
 80092d4:	f53f af12 	bmi.w	80090fc <_vfiprintf_r+0x4c>
 80092d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092da:	e711      	b.n	8009100 <_vfiprintf_r+0x50>
 80092dc:	ab03      	add	r3, sp, #12
 80092de:	9300      	str	r3, [sp, #0]
 80092e0:	462a      	mov	r2, r5
 80092e2:	4b09      	ldr	r3, [pc, #36]	; (8009308 <_vfiprintf_r+0x258>)
 80092e4:	a904      	add	r1, sp, #16
 80092e6:	4630      	mov	r0, r6
 80092e8:	f7fc fac4 	bl	8005874 <_printf_i>
 80092ec:	e7e4      	b.n	80092b8 <_vfiprintf_r+0x208>
 80092ee:	bf00      	nop
 80092f0:	08009ff4 	.word	0x08009ff4
 80092f4:	0800a014 	.word	0x0800a014
 80092f8:	08009fd4 	.word	0x08009fd4
 80092fc:	08009f84 	.word	0x08009f84
 8009300:	08009f8e 	.word	0x08009f8e
 8009304:	0800532d 	.word	0x0800532d
 8009308:	0800908d 	.word	0x0800908d
 800930c:	08009f8a 	.word	0x08009f8a

08009310 <__swbuf_r>:
 8009310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009312:	460e      	mov	r6, r1
 8009314:	4614      	mov	r4, r2
 8009316:	4605      	mov	r5, r0
 8009318:	b118      	cbz	r0, 8009322 <__swbuf_r+0x12>
 800931a:	6983      	ldr	r3, [r0, #24]
 800931c:	b90b      	cbnz	r3, 8009322 <__swbuf_r+0x12>
 800931e:	f000 f9d9 	bl	80096d4 <__sinit>
 8009322:	4b21      	ldr	r3, [pc, #132]	; (80093a8 <__swbuf_r+0x98>)
 8009324:	429c      	cmp	r4, r3
 8009326:	d12b      	bne.n	8009380 <__swbuf_r+0x70>
 8009328:	686c      	ldr	r4, [r5, #4]
 800932a:	69a3      	ldr	r3, [r4, #24]
 800932c:	60a3      	str	r3, [r4, #8]
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	071a      	lsls	r2, r3, #28
 8009332:	d52f      	bpl.n	8009394 <__swbuf_r+0x84>
 8009334:	6923      	ldr	r3, [r4, #16]
 8009336:	b36b      	cbz	r3, 8009394 <__swbuf_r+0x84>
 8009338:	6923      	ldr	r3, [r4, #16]
 800933a:	6820      	ldr	r0, [r4, #0]
 800933c:	1ac0      	subs	r0, r0, r3
 800933e:	6963      	ldr	r3, [r4, #20]
 8009340:	b2f6      	uxtb	r6, r6
 8009342:	4283      	cmp	r3, r0
 8009344:	4637      	mov	r7, r6
 8009346:	dc04      	bgt.n	8009352 <__swbuf_r+0x42>
 8009348:	4621      	mov	r1, r4
 800934a:	4628      	mov	r0, r5
 800934c:	f000 f92e 	bl	80095ac <_fflush_r>
 8009350:	bb30      	cbnz	r0, 80093a0 <__swbuf_r+0x90>
 8009352:	68a3      	ldr	r3, [r4, #8]
 8009354:	3b01      	subs	r3, #1
 8009356:	60a3      	str	r3, [r4, #8]
 8009358:	6823      	ldr	r3, [r4, #0]
 800935a:	1c5a      	adds	r2, r3, #1
 800935c:	6022      	str	r2, [r4, #0]
 800935e:	701e      	strb	r6, [r3, #0]
 8009360:	6963      	ldr	r3, [r4, #20]
 8009362:	3001      	adds	r0, #1
 8009364:	4283      	cmp	r3, r0
 8009366:	d004      	beq.n	8009372 <__swbuf_r+0x62>
 8009368:	89a3      	ldrh	r3, [r4, #12]
 800936a:	07db      	lsls	r3, r3, #31
 800936c:	d506      	bpl.n	800937c <__swbuf_r+0x6c>
 800936e:	2e0a      	cmp	r6, #10
 8009370:	d104      	bne.n	800937c <__swbuf_r+0x6c>
 8009372:	4621      	mov	r1, r4
 8009374:	4628      	mov	r0, r5
 8009376:	f000 f919 	bl	80095ac <_fflush_r>
 800937a:	b988      	cbnz	r0, 80093a0 <__swbuf_r+0x90>
 800937c:	4638      	mov	r0, r7
 800937e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009380:	4b0a      	ldr	r3, [pc, #40]	; (80093ac <__swbuf_r+0x9c>)
 8009382:	429c      	cmp	r4, r3
 8009384:	d101      	bne.n	800938a <__swbuf_r+0x7a>
 8009386:	68ac      	ldr	r4, [r5, #8]
 8009388:	e7cf      	b.n	800932a <__swbuf_r+0x1a>
 800938a:	4b09      	ldr	r3, [pc, #36]	; (80093b0 <__swbuf_r+0xa0>)
 800938c:	429c      	cmp	r4, r3
 800938e:	bf08      	it	eq
 8009390:	68ec      	ldreq	r4, [r5, #12]
 8009392:	e7ca      	b.n	800932a <__swbuf_r+0x1a>
 8009394:	4621      	mov	r1, r4
 8009396:	4628      	mov	r0, r5
 8009398:	f000 f80c 	bl	80093b4 <__swsetup_r>
 800939c:	2800      	cmp	r0, #0
 800939e:	d0cb      	beq.n	8009338 <__swbuf_r+0x28>
 80093a0:	f04f 37ff 	mov.w	r7, #4294967295
 80093a4:	e7ea      	b.n	800937c <__swbuf_r+0x6c>
 80093a6:	bf00      	nop
 80093a8:	08009ff4 	.word	0x08009ff4
 80093ac:	0800a014 	.word	0x0800a014
 80093b0:	08009fd4 	.word	0x08009fd4

080093b4 <__swsetup_r>:
 80093b4:	4b32      	ldr	r3, [pc, #200]	; (8009480 <__swsetup_r+0xcc>)
 80093b6:	b570      	push	{r4, r5, r6, lr}
 80093b8:	681d      	ldr	r5, [r3, #0]
 80093ba:	4606      	mov	r6, r0
 80093bc:	460c      	mov	r4, r1
 80093be:	b125      	cbz	r5, 80093ca <__swsetup_r+0x16>
 80093c0:	69ab      	ldr	r3, [r5, #24]
 80093c2:	b913      	cbnz	r3, 80093ca <__swsetup_r+0x16>
 80093c4:	4628      	mov	r0, r5
 80093c6:	f000 f985 	bl	80096d4 <__sinit>
 80093ca:	4b2e      	ldr	r3, [pc, #184]	; (8009484 <__swsetup_r+0xd0>)
 80093cc:	429c      	cmp	r4, r3
 80093ce:	d10f      	bne.n	80093f0 <__swsetup_r+0x3c>
 80093d0:	686c      	ldr	r4, [r5, #4]
 80093d2:	89a3      	ldrh	r3, [r4, #12]
 80093d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093d8:	0719      	lsls	r1, r3, #28
 80093da:	d42c      	bmi.n	8009436 <__swsetup_r+0x82>
 80093dc:	06dd      	lsls	r5, r3, #27
 80093de:	d411      	bmi.n	8009404 <__swsetup_r+0x50>
 80093e0:	2309      	movs	r3, #9
 80093e2:	6033      	str	r3, [r6, #0]
 80093e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093e8:	81a3      	strh	r3, [r4, #12]
 80093ea:	f04f 30ff 	mov.w	r0, #4294967295
 80093ee:	e03e      	b.n	800946e <__swsetup_r+0xba>
 80093f0:	4b25      	ldr	r3, [pc, #148]	; (8009488 <__swsetup_r+0xd4>)
 80093f2:	429c      	cmp	r4, r3
 80093f4:	d101      	bne.n	80093fa <__swsetup_r+0x46>
 80093f6:	68ac      	ldr	r4, [r5, #8]
 80093f8:	e7eb      	b.n	80093d2 <__swsetup_r+0x1e>
 80093fa:	4b24      	ldr	r3, [pc, #144]	; (800948c <__swsetup_r+0xd8>)
 80093fc:	429c      	cmp	r4, r3
 80093fe:	bf08      	it	eq
 8009400:	68ec      	ldreq	r4, [r5, #12]
 8009402:	e7e6      	b.n	80093d2 <__swsetup_r+0x1e>
 8009404:	0758      	lsls	r0, r3, #29
 8009406:	d512      	bpl.n	800942e <__swsetup_r+0x7a>
 8009408:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800940a:	b141      	cbz	r1, 800941e <__swsetup_r+0x6a>
 800940c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009410:	4299      	cmp	r1, r3
 8009412:	d002      	beq.n	800941a <__swsetup_r+0x66>
 8009414:	4630      	mov	r0, r6
 8009416:	f7ff fb25 	bl	8008a64 <_free_r>
 800941a:	2300      	movs	r3, #0
 800941c:	6363      	str	r3, [r4, #52]	; 0x34
 800941e:	89a3      	ldrh	r3, [r4, #12]
 8009420:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009424:	81a3      	strh	r3, [r4, #12]
 8009426:	2300      	movs	r3, #0
 8009428:	6063      	str	r3, [r4, #4]
 800942a:	6923      	ldr	r3, [r4, #16]
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	89a3      	ldrh	r3, [r4, #12]
 8009430:	f043 0308 	orr.w	r3, r3, #8
 8009434:	81a3      	strh	r3, [r4, #12]
 8009436:	6923      	ldr	r3, [r4, #16]
 8009438:	b94b      	cbnz	r3, 800944e <__swsetup_r+0x9a>
 800943a:	89a3      	ldrh	r3, [r4, #12]
 800943c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009440:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009444:	d003      	beq.n	800944e <__swsetup_r+0x9a>
 8009446:	4621      	mov	r1, r4
 8009448:	4630      	mov	r0, r6
 800944a:	f000 fa09 	bl	8009860 <__smakebuf_r>
 800944e:	89a0      	ldrh	r0, [r4, #12]
 8009450:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009454:	f010 0301 	ands.w	r3, r0, #1
 8009458:	d00a      	beq.n	8009470 <__swsetup_r+0xbc>
 800945a:	2300      	movs	r3, #0
 800945c:	60a3      	str	r3, [r4, #8]
 800945e:	6963      	ldr	r3, [r4, #20]
 8009460:	425b      	negs	r3, r3
 8009462:	61a3      	str	r3, [r4, #24]
 8009464:	6923      	ldr	r3, [r4, #16]
 8009466:	b943      	cbnz	r3, 800947a <__swsetup_r+0xc6>
 8009468:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800946c:	d1ba      	bne.n	80093e4 <__swsetup_r+0x30>
 800946e:	bd70      	pop	{r4, r5, r6, pc}
 8009470:	0781      	lsls	r1, r0, #30
 8009472:	bf58      	it	pl
 8009474:	6963      	ldrpl	r3, [r4, #20]
 8009476:	60a3      	str	r3, [r4, #8]
 8009478:	e7f4      	b.n	8009464 <__swsetup_r+0xb0>
 800947a:	2000      	movs	r0, #0
 800947c:	e7f7      	b.n	800946e <__swsetup_r+0xba>
 800947e:	bf00      	nop
 8009480:	20000024 	.word	0x20000024
 8009484:	08009ff4 	.word	0x08009ff4
 8009488:	0800a014 	.word	0x0800a014
 800948c:	08009fd4 	.word	0x08009fd4

08009490 <abort>:
 8009490:	b508      	push	{r3, lr}
 8009492:	2006      	movs	r0, #6
 8009494:	f000 fa54 	bl	8009940 <raise>
 8009498:	2001      	movs	r0, #1
 800949a:	f7f8 fcc3 	bl	8001e24 <_exit>
	...

080094a0 <__sflush_r>:
 80094a0:	898a      	ldrh	r2, [r1, #12]
 80094a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a6:	4605      	mov	r5, r0
 80094a8:	0710      	lsls	r0, r2, #28
 80094aa:	460c      	mov	r4, r1
 80094ac:	d458      	bmi.n	8009560 <__sflush_r+0xc0>
 80094ae:	684b      	ldr	r3, [r1, #4]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	dc05      	bgt.n	80094c0 <__sflush_r+0x20>
 80094b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	dc02      	bgt.n	80094c0 <__sflush_r+0x20>
 80094ba:	2000      	movs	r0, #0
 80094bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094c2:	2e00      	cmp	r6, #0
 80094c4:	d0f9      	beq.n	80094ba <__sflush_r+0x1a>
 80094c6:	2300      	movs	r3, #0
 80094c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80094cc:	682f      	ldr	r7, [r5, #0]
 80094ce:	602b      	str	r3, [r5, #0]
 80094d0:	d032      	beq.n	8009538 <__sflush_r+0x98>
 80094d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80094d4:	89a3      	ldrh	r3, [r4, #12]
 80094d6:	075a      	lsls	r2, r3, #29
 80094d8:	d505      	bpl.n	80094e6 <__sflush_r+0x46>
 80094da:	6863      	ldr	r3, [r4, #4]
 80094dc:	1ac0      	subs	r0, r0, r3
 80094de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094e0:	b10b      	cbz	r3, 80094e6 <__sflush_r+0x46>
 80094e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80094e4:	1ac0      	subs	r0, r0, r3
 80094e6:	2300      	movs	r3, #0
 80094e8:	4602      	mov	r2, r0
 80094ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094ec:	6a21      	ldr	r1, [r4, #32]
 80094ee:	4628      	mov	r0, r5
 80094f0:	47b0      	blx	r6
 80094f2:	1c43      	adds	r3, r0, #1
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	d106      	bne.n	8009506 <__sflush_r+0x66>
 80094f8:	6829      	ldr	r1, [r5, #0]
 80094fa:	291d      	cmp	r1, #29
 80094fc:	d82c      	bhi.n	8009558 <__sflush_r+0xb8>
 80094fe:	4a2a      	ldr	r2, [pc, #168]	; (80095a8 <__sflush_r+0x108>)
 8009500:	40ca      	lsrs	r2, r1
 8009502:	07d6      	lsls	r6, r2, #31
 8009504:	d528      	bpl.n	8009558 <__sflush_r+0xb8>
 8009506:	2200      	movs	r2, #0
 8009508:	6062      	str	r2, [r4, #4]
 800950a:	04d9      	lsls	r1, r3, #19
 800950c:	6922      	ldr	r2, [r4, #16]
 800950e:	6022      	str	r2, [r4, #0]
 8009510:	d504      	bpl.n	800951c <__sflush_r+0x7c>
 8009512:	1c42      	adds	r2, r0, #1
 8009514:	d101      	bne.n	800951a <__sflush_r+0x7a>
 8009516:	682b      	ldr	r3, [r5, #0]
 8009518:	b903      	cbnz	r3, 800951c <__sflush_r+0x7c>
 800951a:	6560      	str	r0, [r4, #84]	; 0x54
 800951c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800951e:	602f      	str	r7, [r5, #0]
 8009520:	2900      	cmp	r1, #0
 8009522:	d0ca      	beq.n	80094ba <__sflush_r+0x1a>
 8009524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009528:	4299      	cmp	r1, r3
 800952a:	d002      	beq.n	8009532 <__sflush_r+0x92>
 800952c:	4628      	mov	r0, r5
 800952e:	f7ff fa99 	bl	8008a64 <_free_r>
 8009532:	2000      	movs	r0, #0
 8009534:	6360      	str	r0, [r4, #52]	; 0x34
 8009536:	e7c1      	b.n	80094bc <__sflush_r+0x1c>
 8009538:	6a21      	ldr	r1, [r4, #32]
 800953a:	2301      	movs	r3, #1
 800953c:	4628      	mov	r0, r5
 800953e:	47b0      	blx	r6
 8009540:	1c41      	adds	r1, r0, #1
 8009542:	d1c7      	bne.n	80094d4 <__sflush_r+0x34>
 8009544:	682b      	ldr	r3, [r5, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d0c4      	beq.n	80094d4 <__sflush_r+0x34>
 800954a:	2b1d      	cmp	r3, #29
 800954c:	d001      	beq.n	8009552 <__sflush_r+0xb2>
 800954e:	2b16      	cmp	r3, #22
 8009550:	d101      	bne.n	8009556 <__sflush_r+0xb6>
 8009552:	602f      	str	r7, [r5, #0]
 8009554:	e7b1      	b.n	80094ba <__sflush_r+0x1a>
 8009556:	89a3      	ldrh	r3, [r4, #12]
 8009558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800955c:	81a3      	strh	r3, [r4, #12]
 800955e:	e7ad      	b.n	80094bc <__sflush_r+0x1c>
 8009560:	690f      	ldr	r7, [r1, #16]
 8009562:	2f00      	cmp	r7, #0
 8009564:	d0a9      	beq.n	80094ba <__sflush_r+0x1a>
 8009566:	0793      	lsls	r3, r2, #30
 8009568:	680e      	ldr	r6, [r1, #0]
 800956a:	bf08      	it	eq
 800956c:	694b      	ldreq	r3, [r1, #20]
 800956e:	600f      	str	r7, [r1, #0]
 8009570:	bf18      	it	ne
 8009572:	2300      	movne	r3, #0
 8009574:	eba6 0807 	sub.w	r8, r6, r7
 8009578:	608b      	str	r3, [r1, #8]
 800957a:	f1b8 0f00 	cmp.w	r8, #0
 800957e:	dd9c      	ble.n	80094ba <__sflush_r+0x1a>
 8009580:	6a21      	ldr	r1, [r4, #32]
 8009582:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009584:	4643      	mov	r3, r8
 8009586:	463a      	mov	r2, r7
 8009588:	4628      	mov	r0, r5
 800958a:	47b0      	blx	r6
 800958c:	2800      	cmp	r0, #0
 800958e:	dc06      	bgt.n	800959e <__sflush_r+0xfe>
 8009590:	89a3      	ldrh	r3, [r4, #12]
 8009592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009596:	81a3      	strh	r3, [r4, #12]
 8009598:	f04f 30ff 	mov.w	r0, #4294967295
 800959c:	e78e      	b.n	80094bc <__sflush_r+0x1c>
 800959e:	4407      	add	r7, r0
 80095a0:	eba8 0800 	sub.w	r8, r8, r0
 80095a4:	e7e9      	b.n	800957a <__sflush_r+0xda>
 80095a6:	bf00      	nop
 80095a8:	20400001 	.word	0x20400001

080095ac <_fflush_r>:
 80095ac:	b538      	push	{r3, r4, r5, lr}
 80095ae:	690b      	ldr	r3, [r1, #16]
 80095b0:	4605      	mov	r5, r0
 80095b2:	460c      	mov	r4, r1
 80095b4:	b913      	cbnz	r3, 80095bc <_fflush_r+0x10>
 80095b6:	2500      	movs	r5, #0
 80095b8:	4628      	mov	r0, r5
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	b118      	cbz	r0, 80095c6 <_fflush_r+0x1a>
 80095be:	6983      	ldr	r3, [r0, #24]
 80095c0:	b90b      	cbnz	r3, 80095c6 <_fflush_r+0x1a>
 80095c2:	f000 f887 	bl	80096d4 <__sinit>
 80095c6:	4b14      	ldr	r3, [pc, #80]	; (8009618 <_fflush_r+0x6c>)
 80095c8:	429c      	cmp	r4, r3
 80095ca:	d11b      	bne.n	8009604 <_fflush_r+0x58>
 80095cc:	686c      	ldr	r4, [r5, #4]
 80095ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d0ef      	beq.n	80095b6 <_fflush_r+0xa>
 80095d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80095d8:	07d0      	lsls	r0, r2, #31
 80095da:	d404      	bmi.n	80095e6 <_fflush_r+0x3a>
 80095dc:	0599      	lsls	r1, r3, #22
 80095de:	d402      	bmi.n	80095e6 <_fflush_r+0x3a>
 80095e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095e2:	f000 f915 	bl	8009810 <__retarget_lock_acquire_recursive>
 80095e6:	4628      	mov	r0, r5
 80095e8:	4621      	mov	r1, r4
 80095ea:	f7ff ff59 	bl	80094a0 <__sflush_r>
 80095ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095f0:	07da      	lsls	r2, r3, #31
 80095f2:	4605      	mov	r5, r0
 80095f4:	d4e0      	bmi.n	80095b8 <_fflush_r+0xc>
 80095f6:	89a3      	ldrh	r3, [r4, #12]
 80095f8:	059b      	lsls	r3, r3, #22
 80095fa:	d4dd      	bmi.n	80095b8 <_fflush_r+0xc>
 80095fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095fe:	f000 f908 	bl	8009812 <__retarget_lock_release_recursive>
 8009602:	e7d9      	b.n	80095b8 <_fflush_r+0xc>
 8009604:	4b05      	ldr	r3, [pc, #20]	; (800961c <_fflush_r+0x70>)
 8009606:	429c      	cmp	r4, r3
 8009608:	d101      	bne.n	800960e <_fflush_r+0x62>
 800960a:	68ac      	ldr	r4, [r5, #8]
 800960c:	e7df      	b.n	80095ce <_fflush_r+0x22>
 800960e:	4b04      	ldr	r3, [pc, #16]	; (8009620 <_fflush_r+0x74>)
 8009610:	429c      	cmp	r4, r3
 8009612:	bf08      	it	eq
 8009614:	68ec      	ldreq	r4, [r5, #12]
 8009616:	e7da      	b.n	80095ce <_fflush_r+0x22>
 8009618:	08009ff4 	.word	0x08009ff4
 800961c:	0800a014 	.word	0x0800a014
 8009620:	08009fd4 	.word	0x08009fd4

08009624 <std>:
 8009624:	2300      	movs	r3, #0
 8009626:	b510      	push	{r4, lr}
 8009628:	4604      	mov	r4, r0
 800962a:	e9c0 3300 	strd	r3, r3, [r0]
 800962e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009632:	6083      	str	r3, [r0, #8]
 8009634:	8181      	strh	r1, [r0, #12]
 8009636:	6643      	str	r3, [r0, #100]	; 0x64
 8009638:	81c2      	strh	r2, [r0, #14]
 800963a:	6183      	str	r3, [r0, #24]
 800963c:	4619      	mov	r1, r3
 800963e:	2208      	movs	r2, #8
 8009640:	305c      	adds	r0, #92	; 0x5c
 8009642:	f7fb fdcb 	bl	80051dc <memset>
 8009646:	4b05      	ldr	r3, [pc, #20]	; (800965c <std+0x38>)
 8009648:	6263      	str	r3, [r4, #36]	; 0x24
 800964a:	4b05      	ldr	r3, [pc, #20]	; (8009660 <std+0x3c>)
 800964c:	62a3      	str	r3, [r4, #40]	; 0x28
 800964e:	4b05      	ldr	r3, [pc, #20]	; (8009664 <std+0x40>)
 8009650:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009652:	4b05      	ldr	r3, [pc, #20]	; (8009668 <std+0x44>)
 8009654:	6224      	str	r4, [r4, #32]
 8009656:	6323      	str	r3, [r4, #48]	; 0x30
 8009658:	bd10      	pop	{r4, pc}
 800965a:	bf00      	nop
 800965c:	08009979 	.word	0x08009979
 8009660:	0800999b 	.word	0x0800999b
 8009664:	080099d3 	.word	0x080099d3
 8009668:	080099f7 	.word	0x080099f7

0800966c <_cleanup_r>:
 800966c:	4901      	ldr	r1, [pc, #4]	; (8009674 <_cleanup_r+0x8>)
 800966e:	f000 b8af 	b.w	80097d0 <_fwalk_reent>
 8009672:	bf00      	nop
 8009674:	080095ad 	.word	0x080095ad

08009678 <__sfmoreglue>:
 8009678:	b570      	push	{r4, r5, r6, lr}
 800967a:	2268      	movs	r2, #104	; 0x68
 800967c:	1e4d      	subs	r5, r1, #1
 800967e:	4355      	muls	r5, r2
 8009680:	460e      	mov	r6, r1
 8009682:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009686:	f7ff fa59 	bl	8008b3c <_malloc_r>
 800968a:	4604      	mov	r4, r0
 800968c:	b140      	cbz	r0, 80096a0 <__sfmoreglue+0x28>
 800968e:	2100      	movs	r1, #0
 8009690:	e9c0 1600 	strd	r1, r6, [r0]
 8009694:	300c      	adds	r0, #12
 8009696:	60a0      	str	r0, [r4, #8]
 8009698:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800969c:	f7fb fd9e 	bl	80051dc <memset>
 80096a0:	4620      	mov	r0, r4
 80096a2:	bd70      	pop	{r4, r5, r6, pc}

080096a4 <__sfp_lock_acquire>:
 80096a4:	4801      	ldr	r0, [pc, #4]	; (80096ac <__sfp_lock_acquire+0x8>)
 80096a6:	f000 b8b3 	b.w	8009810 <__retarget_lock_acquire_recursive>
 80096aa:	bf00      	nop
 80096ac:	20000fa1 	.word	0x20000fa1

080096b0 <__sfp_lock_release>:
 80096b0:	4801      	ldr	r0, [pc, #4]	; (80096b8 <__sfp_lock_release+0x8>)
 80096b2:	f000 b8ae 	b.w	8009812 <__retarget_lock_release_recursive>
 80096b6:	bf00      	nop
 80096b8:	20000fa1 	.word	0x20000fa1

080096bc <__sinit_lock_acquire>:
 80096bc:	4801      	ldr	r0, [pc, #4]	; (80096c4 <__sinit_lock_acquire+0x8>)
 80096be:	f000 b8a7 	b.w	8009810 <__retarget_lock_acquire_recursive>
 80096c2:	bf00      	nop
 80096c4:	20000fa2 	.word	0x20000fa2

080096c8 <__sinit_lock_release>:
 80096c8:	4801      	ldr	r0, [pc, #4]	; (80096d0 <__sinit_lock_release+0x8>)
 80096ca:	f000 b8a2 	b.w	8009812 <__retarget_lock_release_recursive>
 80096ce:	bf00      	nop
 80096d0:	20000fa2 	.word	0x20000fa2

080096d4 <__sinit>:
 80096d4:	b510      	push	{r4, lr}
 80096d6:	4604      	mov	r4, r0
 80096d8:	f7ff fff0 	bl	80096bc <__sinit_lock_acquire>
 80096dc:	69a3      	ldr	r3, [r4, #24]
 80096de:	b11b      	cbz	r3, 80096e8 <__sinit+0x14>
 80096e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096e4:	f7ff bff0 	b.w	80096c8 <__sinit_lock_release>
 80096e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80096ec:	6523      	str	r3, [r4, #80]	; 0x50
 80096ee:	4b13      	ldr	r3, [pc, #76]	; (800973c <__sinit+0x68>)
 80096f0:	4a13      	ldr	r2, [pc, #76]	; (8009740 <__sinit+0x6c>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80096f6:	42a3      	cmp	r3, r4
 80096f8:	bf04      	itt	eq
 80096fa:	2301      	moveq	r3, #1
 80096fc:	61a3      	streq	r3, [r4, #24]
 80096fe:	4620      	mov	r0, r4
 8009700:	f000 f820 	bl	8009744 <__sfp>
 8009704:	6060      	str	r0, [r4, #4]
 8009706:	4620      	mov	r0, r4
 8009708:	f000 f81c 	bl	8009744 <__sfp>
 800970c:	60a0      	str	r0, [r4, #8]
 800970e:	4620      	mov	r0, r4
 8009710:	f000 f818 	bl	8009744 <__sfp>
 8009714:	2200      	movs	r2, #0
 8009716:	60e0      	str	r0, [r4, #12]
 8009718:	2104      	movs	r1, #4
 800971a:	6860      	ldr	r0, [r4, #4]
 800971c:	f7ff ff82 	bl	8009624 <std>
 8009720:	68a0      	ldr	r0, [r4, #8]
 8009722:	2201      	movs	r2, #1
 8009724:	2109      	movs	r1, #9
 8009726:	f7ff ff7d 	bl	8009624 <std>
 800972a:	68e0      	ldr	r0, [r4, #12]
 800972c:	2202      	movs	r2, #2
 800972e:	2112      	movs	r1, #18
 8009730:	f7ff ff78 	bl	8009624 <std>
 8009734:	2301      	movs	r3, #1
 8009736:	61a3      	str	r3, [r4, #24]
 8009738:	e7d2      	b.n	80096e0 <__sinit+0xc>
 800973a:	bf00      	nop
 800973c:	08009b8c 	.word	0x08009b8c
 8009740:	0800966d 	.word	0x0800966d

08009744 <__sfp>:
 8009744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009746:	4607      	mov	r7, r0
 8009748:	f7ff ffac 	bl	80096a4 <__sfp_lock_acquire>
 800974c:	4b1e      	ldr	r3, [pc, #120]	; (80097c8 <__sfp+0x84>)
 800974e:	681e      	ldr	r6, [r3, #0]
 8009750:	69b3      	ldr	r3, [r6, #24]
 8009752:	b913      	cbnz	r3, 800975a <__sfp+0x16>
 8009754:	4630      	mov	r0, r6
 8009756:	f7ff ffbd 	bl	80096d4 <__sinit>
 800975a:	3648      	adds	r6, #72	; 0x48
 800975c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009760:	3b01      	subs	r3, #1
 8009762:	d503      	bpl.n	800976c <__sfp+0x28>
 8009764:	6833      	ldr	r3, [r6, #0]
 8009766:	b30b      	cbz	r3, 80097ac <__sfp+0x68>
 8009768:	6836      	ldr	r6, [r6, #0]
 800976a:	e7f7      	b.n	800975c <__sfp+0x18>
 800976c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009770:	b9d5      	cbnz	r5, 80097a8 <__sfp+0x64>
 8009772:	4b16      	ldr	r3, [pc, #88]	; (80097cc <__sfp+0x88>)
 8009774:	60e3      	str	r3, [r4, #12]
 8009776:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800977a:	6665      	str	r5, [r4, #100]	; 0x64
 800977c:	f000 f847 	bl	800980e <__retarget_lock_init_recursive>
 8009780:	f7ff ff96 	bl	80096b0 <__sfp_lock_release>
 8009784:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009788:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800978c:	6025      	str	r5, [r4, #0]
 800978e:	61a5      	str	r5, [r4, #24]
 8009790:	2208      	movs	r2, #8
 8009792:	4629      	mov	r1, r5
 8009794:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009798:	f7fb fd20 	bl	80051dc <memset>
 800979c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80097a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80097a4:	4620      	mov	r0, r4
 80097a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097a8:	3468      	adds	r4, #104	; 0x68
 80097aa:	e7d9      	b.n	8009760 <__sfp+0x1c>
 80097ac:	2104      	movs	r1, #4
 80097ae:	4638      	mov	r0, r7
 80097b0:	f7ff ff62 	bl	8009678 <__sfmoreglue>
 80097b4:	4604      	mov	r4, r0
 80097b6:	6030      	str	r0, [r6, #0]
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d1d5      	bne.n	8009768 <__sfp+0x24>
 80097bc:	f7ff ff78 	bl	80096b0 <__sfp_lock_release>
 80097c0:	230c      	movs	r3, #12
 80097c2:	603b      	str	r3, [r7, #0]
 80097c4:	e7ee      	b.n	80097a4 <__sfp+0x60>
 80097c6:	bf00      	nop
 80097c8:	08009b8c 	.word	0x08009b8c
 80097cc:	ffff0001 	.word	0xffff0001

080097d0 <_fwalk_reent>:
 80097d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097d4:	4606      	mov	r6, r0
 80097d6:	4688      	mov	r8, r1
 80097d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80097dc:	2700      	movs	r7, #0
 80097de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80097e2:	f1b9 0901 	subs.w	r9, r9, #1
 80097e6:	d505      	bpl.n	80097f4 <_fwalk_reent+0x24>
 80097e8:	6824      	ldr	r4, [r4, #0]
 80097ea:	2c00      	cmp	r4, #0
 80097ec:	d1f7      	bne.n	80097de <_fwalk_reent+0xe>
 80097ee:	4638      	mov	r0, r7
 80097f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097f4:	89ab      	ldrh	r3, [r5, #12]
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d907      	bls.n	800980a <_fwalk_reent+0x3a>
 80097fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097fe:	3301      	adds	r3, #1
 8009800:	d003      	beq.n	800980a <_fwalk_reent+0x3a>
 8009802:	4629      	mov	r1, r5
 8009804:	4630      	mov	r0, r6
 8009806:	47c0      	blx	r8
 8009808:	4307      	orrs	r7, r0
 800980a:	3568      	adds	r5, #104	; 0x68
 800980c:	e7e9      	b.n	80097e2 <_fwalk_reent+0x12>

0800980e <__retarget_lock_init_recursive>:
 800980e:	4770      	bx	lr

08009810 <__retarget_lock_acquire_recursive>:
 8009810:	4770      	bx	lr

08009812 <__retarget_lock_release_recursive>:
 8009812:	4770      	bx	lr

08009814 <__swhatbuf_r>:
 8009814:	b570      	push	{r4, r5, r6, lr}
 8009816:	460e      	mov	r6, r1
 8009818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981c:	2900      	cmp	r1, #0
 800981e:	b096      	sub	sp, #88	; 0x58
 8009820:	4614      	mov	r4, r2
 8009822:	461d      	mov	r5, r3
 8009824:	da08      	bge.n	8009838 <__swhatbuf_r+0x24>
 8009826:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	602a      	str	r2, [r5, #0]
 800982e:	061a      	lsls	r2, r3, #24
 8009830:	d410      	bmi.n	8009854 <__swhatbuf_r+0x40>
 8009832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009836:	e00e      	b.n	8009856 <__swhatbuf_r+0x42>
 8009838:	466a      	mov	r2, sp
 800983a:	f000 f903 	bl	8009a44 <_fstat_r>
 800983e:	2800      	cmp	r0, #0
 8009840:	dbf1      	blt.n	8009826 <__swhatbuf_r+0x12>
 8009842:	9a01      	ldr	r2, [sp, #4]
 8009844:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009848:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800984c:	425a      	negs	r2, r3
 800984e:	415a      	adcs	r2, r3
 8009850:	602a      	str	r2, [r5, #0]
 8009852:	e7ee      	b.n	8009832 <__swhatbuf_r+0x1e>
 8009854:	2340      	movs	r3, #64	; 0x40
 8009856:	2000      	movs	r0, #0
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	b016      	add	sp, #88	; 0x58
 800985c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009860 <__smakebuf_r>:
 8009860:	898b      	ldrh	r3, [r1, #12]
 8009862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009864:	079d      	lsls	r5, r3, #30
 8009866:	4606      	mov	r6, r0
 8009868:	460c      	mov	r4, r1
 800986a:	d507      	bpl.n	800987c <__smakebuf_r+0x1c>
 800986c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	6123      	str	r3, [r4, #16]
 8009874:	2301      	movs	r3, #1
 8009876:	6163      	str	r3, [r4, #20]
 8009878:	b002      	add	sp, #8
 800987a:	bd70      	pop	{r4, r5, r6, pc}
 800987c:	ab01      	add	r3, sp, #4
 800987e:	466a      	mov	r2, sp
 8009880:	f7ff ffc8 	bl	8009814 <__swhatbuf_r>
 8009884:	9900      	ldr	r1, [sp, #0]
 8009886:	4605      	mov	r5, r0
 8009888:	4630      	mov	r0, r6
 800988a:	f7ff f957 	bl	8008b3c <_malloc_r>
 800988e:	b948      	cbnz	r0, 80098a4 <__smakebuf_r+0x44>
 8009890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009894:	059a      	lsls	r2, r3, #22
 8009896:	d4ef      	bmi.n	8009878 <__smakebuf_r+0x18>
 8009898:	f023 0303 	bic.w	r3, r3, #3
 800989c:	f043 0302 	orr.w	r3, r3, #2
 80098a0:	81a3      	strh	r3, [r4, #12]
 80098a2:	e7e3      	b.n	800986c <__smakebuf_r+0xc>
 80098a4:	4b0d      	ldr	r3, [pc, #52]	; (80098dc <__smakebuf_r+0x7c>)
 80098a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	6020      	str	r0, [r4, #0]
 80098ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098b0:	81a3      	strh	r3, [r4, #12]
 80098b2:	9b00      	ldr	r3, [sp, #0]
 80098b4:	6163      	str	r3, [r4, #20]
 80098b6:	9b01      	ldr	r3, [sp, #4]
 80098b8:	6120      	str	r0, [r4, #16]
 80098ba:	b15b      	cbz	r3, 80098d4 <__smakebuf_r+0x74>
 80098bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098c0:	4630      	mov	r0, r6
 80098c2:	f000 f8d1 	bl	8009a68 <_isatty_r>
 80098c6:	b128      	cbz	r0, 80098d4 <__smakebuf_r+0x74>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	f023 0303 	bic.w	r3, r3, #3
 80098ce:	f043 0301 	orr.w	r3, r3, #1
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	89a0      	ldrh	r0, [r4, #12]
 80098d6:	4305      	orrs	r5, r0
 80098d8:	81a5      	strh	r5, [r4, #12]
 80098da:	e7cd      	b.n	8009878 <__smakebuf_r+0x18>
 80098dc:	0800966d 	.word	0x0800966d

080098e0 <_malloc_usable_size_r>:
 80098e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098e4:	1f18      	subs	r0, r3, #4
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	bfbc      	itt	lt
 80098ea:	580b      	ldrlt	r3, [r1, r0]
 80098ec:	18c0      	addlt	r0, r0, r3
 80098ee:	4770      	bx	lr

080098f0 <_raise_r>:
 80098f0:	291f      	cmp	r1, #31
 80098f2:	b538      	push	{r3, r4, r5, lr}
 80098f4:	4604      	mov	r4, r0
 80098f6:	460d      	mov	r5, r1
 80098f8:	d904      	bls.n	8009904 <_raise_r+0x14>
 80098fa:	2316      	movs	r3, #22
 80098fc:	6003      	str	r3, [r0, #0]
 80098fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009902:	bd38      	pop	{r3, r4, r5, pc}
 8009904:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009906:	b112      	cbz	r2, 800990e <_raise_r+0x1e>
 8009908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800990c:	b94b      	cbnz	r3, 8009922 <_raise_r+0x32>
 800990e:	4620      	mov	r0, r4
 8009910:	f000 f830 	bl	8009974 <_getpid_r>
 8009914:	462a      	mov	r2, r5
 8009916:	4601      	mov	r1, r0
 8009918:	4620      	mov	r0, r4
 800991a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800991e:	f000 b817 	b.w	8009950 <_kill_r>
 8009922:	2b01      	cmp	r3, #1
 8009924:	d00a      	beq.n	800993c <_raise_r+0x4c>
 8009926:	1c59      	adds	r1, r3, #1
 8009928:	d103      	bne.n	8009932 <_raise_r+0x42>
 800992a:	2316      	movs	r3, #22
 800992c:	6003      	str	r3, [r0, #0]
 800992e:	2001      	movs	r0, #1
 8009930:	e7e7      	b.n	8009902 <_raise_r+0x12>
 8009932:	2400      	movs	r4, #0
 8009934:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009938:	4628      	mov	r0, r5
 800993a:	4798      	blx	r3
 800993c:	2000      	movs	r0, #0
 800993e:	e7e0      	b.n	8009902 <_raise_r+0x12>

08009940 <raise>:
 8009940:	4b02      	ldr	r3, [pc, #8]	; (800994c <raise+0xc>)
 8009942:	4601      	mov	r1, r0
 8009944:	6818      	ldr	r0, [r3, #0]
 8009946:	f7ff bfd3 	b.w	80098f0 <_raise_r>
 800994a:	bf00      	nop
 800994c:	20000024 	.word	0x20000024

08009950 <_kill_r>:
 8009950:	b538      	push	{r3, r4, r5, lr}
 8009952:	4d07      	ldr	r5, [pc, #28]	; (8009970 <_kill_r+0x20>)
 8009954:	2300      	movs	r3, #0
 8009956:	4604      	mov	r4, r0
 8009958:	4608      	mov	r0, r1
 800995a:	4611      	mov	r1, r2
 800995c:	602b      	str	r3, [r5, #0]
 800995e:	f7f8 fa51 	bl	8001e04 <_kill>
 8009962:	1c43      	adds	r3, r0, #1
 8009964:	d102      	bne.n	800996c <_kill_r+0x1c>
 8009966:	682b      	ldr	r3, [r5, #0]
 8009968:	b103      	cbz	r3, 800996c <_kill_r+0x1c>
 800996a:	6023      	str	r3, [r4, #0]
 800996c:	bd38      	pop	{r3, r4, r5, pc}
 800996e:	bf00      	nop
 8009970:	20000f9c 	.word	0x20000f9c

08009974 <_getpid_r>:
 8009974:	f7f8 ba3e 	b.w	8001df4 <_getpid>

08009978 <__sread>:
 8009978:	b510      	push	{r4, lr}
 800997a:	460c      	mov	r4, r1
 800997c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009980:	f000 f894 	bl	8009aac <_read_r>
 8009984:	2800      	cmp	r0, #0
 8009986:	bfab      	itete	ge
 8009988:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800998a:	89a3      	ldrhlt	r3, [r4, #12]
 800998c:	181b      	addge	r3, r3, r0
 800998e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009992:	bfac      	ite	ge
 8009994:	6563      	strge	r3, [r4, #84]	; 0x54
 8009996:	81a3      	strhlt	r3, [r4, #12]
 8009998:	bd10      	pop	{r4, pc}

0800999a <__swrite>:
 800999a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800999e:	461f      	mov	r7, r3
 80099a0:	898b      	ldrh	r3, [r1, #12]
 80099a2:	05db      	lsls	r3, r3, #23
 80099a4:	4605      	mov	r5, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	4616      	mov	r6, r2
 80099aa:	d505      	bpl.n	80099b8 <__swrite+0x1e>
 80099ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b0:	2302      	movs	r3, #2
 80099b2:	2200      	movs	r2, #0
 80099b4:	f000 f868 	bl	8009a88 <_lseek_r>
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099c2:	81a3      	strh	r3, [r4, #12]
 80099c4:	4632      	mov	r2, r6
 80099c6:	463b      	mov	r3, r7
 80099c8:	4628      	mov	r0, r5
 80099ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ce:	f000 b817 	b.w	8009a00 <_write_r>

080099d2 <__sseek>:
 80099d2:	b510      	push	{r4, lr}
 80099d4:	460c      	mov	r4, r1
 80099d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099da:	f000 f855 	bl	8009a88 <_lseek_r>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	bf15      	itete	ne
 80099e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80099e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099ee:	81a3      	strheq	r3, [r4, #12]
 80099f0:	bf18      	it	ne
 80099f2:	81a3      	strhne	r3, [r4, #12]
 80099f4:	bd10      	pop	{r4, pc}

080099f6 <__sclose>:
 80099f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fa:	f000 b813 	b.w	8009a24 <_close_r>
	...

08009a00 <_write_r>:
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	4d07      	ldr	r5, [pc, #28]	; (8009a20 <_write_r+0x20>)
 8009a04:	4604      	mov	r4, r0
 8009a06:	4608      	mov	r0, r1
 8009a08:	4611      	mov	r1, r2
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	602a      	str	r2, [r5, #0]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	f7f8 fa2f 	bl	8001e72 <_write>
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	d102      	bne.n	8009a1e <_write_r+0x1e>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	b103      	cbz	r3, 8009a1e <_write_r+0x1e>
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	20000f9c 	.word	0x20000f9c

08009a24 <_close_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d06      	ldr	r5, [pc, #24]	; (8009a40 <_close_r+0x1c>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	602b      	str	r3, [r5, #0]
 8009a30:	f7f8 fa3b 	bl	8001eaa <_close>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d102      	bne.n	8009a3e <_close_r+0x1a>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	b103      	cbz	r3, 8009a3e <_close_r+0x1a>
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	bd38      	pop	{r3, r4, r5, pc}
 8009a40:	20000f9c 	.word	0x20000f9c

08009a44 <_fstat_r>:
 8009a44:	b538      	push	{r3, r4, r5, lr}
 8009a46:	4d07      	ldr	r5, [pc, #28]	; (8009a64 <_fstat_r+0x20>)
 8009a48:	2300      	movs	r3, #0
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	4608      	mov	r0, r1
 8009a4e:	4611      	mov	r1, r2
 8009a50:	602b      	str	r3, [r5, #0]
 8009a52:	f7f8 fa36 	bl	8001ec2 <_fstat>
 8009a56:	1c43      	adds	r3, r0, #1
 8009a58:	d102      	bne.n	8009a60 <_fstat_r+0x1c>
 8009a5a:	682b      	ldr	r3, [r5, #0]
 8009a5c:	b103      	cbz	r3, 8009a60 <_fstat_r+0x1c>
 8009a5e:	6023      	str	r3, [r4, #0]
 8009a60:	bd38      	pop	{r3, r4, r5, pc}
 8009a62:	bf00      	nop
 8009a64:	20000f9c 	.word	0x20000f9c

08009a68 <_isatty_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4d06      	ldr	r5, [pc, #24]	; (8009a84 <_isatty_r+0x1c>)
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	4604      	mov	r4, r0
 8009a70:	4608      	mov	r0, r1
 8009a72:	602b      	str	r3, [r5, #0]
 8009a74:	f7f8 fa35 	bl	8001ee2 <_isatty>
 8009a78:	1c43      	adds	r3, r0, #1
 8009a7a:	d102      	bne.n	8009a82 <_isatty_r+0x1a>
 8009a7c:	682b      	ldr	r3, [r5, #0]
 8009a7e:	b103      	cbz	r3, 8009a82 <_isatty_r+0x1a>
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	bd38      	pop	{r3, r4, r5, pc}
 8009a84:	20000f9c 	.word	0x20000f9c

08009a88 <_lseek_r>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	4d07      	ldr	r5, [pc, #28]	; (8009aa8 <_lseek_r+0x20>)
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	4608      	mov	r0, r1
 8009a90:	4611      	mov	r1, r2
 8009a92:	2200      	movs	r2, #0
 8009a94:	602a      	str	r2, [r5, #0]
 8009a96:	461a      	mov	r2, r3
 8009a98:	f7f8 fa2e 	bl	8001ef8 <_lseek>
 8009a9c:	1c43      	adds	r3, r0, #1
 8009a9e:	d102      	bne.n	8009aa6 <_lseek_r+0x1e>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	b103      	cbz	r3, 8009aa6 <_lseek_r+0x1e>
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	bd38      	pop	{r3, r4, r5, pc}
 8009aa8:	20000f9c 	.word	0x20000f9c

08009aac <_read_r>:
 8009aac:	b538      	push	{r3, r4, r5, lr}
 8009aae:	4d07      	ldr	r5, [pc, #28]	; (8009acc <_read_r+0x20>)
 8009ab0:	4604      	mov	r4, r0
 8009ab2:	4608      	mov	r0, r1
 8009ab4:	4611      	mov	r1, r2
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	602a      	str	r2, [r5, #0]
 8009aba:	461a      	mov	r2, r3
 8009abc:	f7f8 f9bc 	bl	8001e38 <_read>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d102      	bne.n	8009aca <_read_r+0x1e>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	b103      	cbz	r3, 8009aca <_read_r+0x1e>
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	20000f9c 	.word	0x20000f9c

08009ad0 <_init>:
 8009ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ad2:	bf00      	nop
 8009ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ad6:	bc08      	pop	{r3}
 8009ad8:	469e      	mov	lr, r3
 8009ada:	4770      	bx	lr

08009adc <_fini>:
 8009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ade:	bf00      	nop
 8009ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ae2:	bc08      	pop	{r3}
 8009ae4:	469e      	mov	lr, r3
 8009ae6:	4770      	bx	lr
