{"vcs1":{"timestamp_begin":1726228419.313820764, "rt":1.21, "ut":0.32, "st":0.19}}
{"vcselab":{"timestamp_begin":1726228420.589081614, "rt":0.88, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1726228421.535491463, "rt":0.36, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726228418.816788422}
{"VCS_COMP_START_TIME": 1726228418.816788422}
{"VCS_COMP_END_TIME": 1726228424.046449420}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330332}}
{"stitch_vcselab": {"peak_mem": 231536}}
