L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_spi_ex.c"
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_spi_ex.c
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Extended SPI HAL module driver.
N  *    
N  *          This file provides firmware functions to manage the following 
N  *          functionalities SPI extension peripheral:
N  *           + Extended Peripheral Control functions
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   This file contains all the functions prototypes for the HAL 
N  *          module driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_H
N#define __STM32F1xx_HAL_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_conf.h"
L 1 "..\Inc\stm32f1xx_hal_conf.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_conf.h
N  * @author  MCD Application Team
N  * @version V1.4.0
N  * @date    29-April-2016
N  * @brief   HAL configuration file.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CONF_H
N#define __STM32F1xx_HAL_CONF_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/* ########################## Module Selection ############################## */
N/**
N  * @brief This is the list of modules to be used in the HAL driver 
N  */
N#define HAL_MODULE_ENABLED
N#define HAL_ADC_MODULE_ENABLED
N#define HAL_CAN_MODULE_ENABLED
N#define HAL_CEC_MODULE_ENABLED
N#define HAL_CORTEX_MODULE_ENABLED
N#define HAL_CRC_MODULE_ENABLED
N#define HAL_DAC_MODULE_ENABLED
N#define HAL_DMA_MODULE_ENABLED
N#define HAL_ETH_MODULE_ENABLED
N#define HAL_FLASH_MODULE_ENABLED
N#define HAL_GPIO_MODULE_ENABLED
N#define HAL_HCD_MODULE_ENABLED
N#define HAL_I2C_MODULE_ENABLED
N#define HAL_I2S_MODULE_ENABLED
N#define HAL_IRDA_MODULE_ENABLED
N#define HAL_IWDG_MODULE_ENABLED
N#define HAL_NAND_MODULE_ENABLED
N#define HAL_NOR_MODULE_ENABLED
N#define HAL_PCCARD_MODULE_ENABLED
N#define HAL_PCD_MODULE_ENABLED
N#define HAL_PWR_MODULE_ENABLED
N#define HAL_RCC_MODULE_ENABLED
N#define HAL_RTC_MODULE_ENABLED
N#define HAL_SD_MODULE_ENABLED
N#define HAL_SMARTCARD_MODULE_ENABLED
N#define HAL_SPI_MODULE_ENABLED
N#define HAL_SRAM_MODULE_ENABLED
N#define HAL_TIM_MODULE_ENABLED
N#define HAL_UART_MODULE_ENABLED
N#define HAL_USART_MODULE_ENABLED
N#define HAL_WWDG_MODULE_ENABLED
N
N/* ########################## Oscillator Values adaptation ####################*/
N/**
N  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSE is used as system clock source, directly or through the PLL).  
N  */
N#if !defined  (HSE_VALUE) 
X#if !0L 
N#if defined(USE_STM3210C_EVAL) || defined(USE_STM32F103_WKXBOOT)
X#if 0L || 1L
N  #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
N#else
S  #define HSE_VALUE    ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */
N#endif
N#endif /* HSE_VALUE */
N
N#if !defined  (HSE_STARTUP_TIMEOUT)
X#if !0L
N  #define HSE_STARTUP_TIMEOUT    ((uint32_t)100)   /*!< Time out for HSE start up, in ms */
N#endif /* HSE_STARTUP_TIMEOUT */
N
N/**
N  * @brief Internal High Speed oscillator (HSI) value.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSI is used as system clock source, directly or through the PLL). 
N  */
N#if !defined  (HSI_VALUE)
X#if !0L
N  #define HSI_VALUE    ((uint32_t)8000000) /*!< Value of the Internal oscillator in Hz*/
N#endif /* HSI_VALUE */
N
N/**
N  * @brief External Low Speed oscillator (LSE) value.
N  *        This value is used by the UART, RTC HAL module to compute the system frequency
N  */
N#if !defined  (LSE_VALUE)
X#if !0L
N  #define LSE_VALUE    ((uint32_t)32768) /*!< Value of the External oscillator in Hz*/
N#endif /* LSE_VALUE */
N
N   
N#if !defined  (LSE_STARTUP_TIMEOUT)
X#if !0L
N  #define LSE_STARTUP_TIMEOUT    ((uint32_t)5000)   /*!< Time out for LSE start up, in ms */
N#endif /* HSE_STARTUP_TIMEOUT */
N
N   
N/* Tip: To avoid modifying this file each time you need to use different HSE,
N   ===  you can define the HSE value in your toolchain compiler preprocessor. */
N
N/* ########################### System Configuration ######################### */
N/**
N  * @brief This is the HAL system configuration section
N  */     
N#define  VDD_VALUE                    ((uint32_t)3300) /*!< Value of VDD in mv */           
N#define  TICK_INT_PRIORITY            ((uint32_t)0x000F)    /*!< tick interrupt priority */            
N#define  USE_RTOS                     0     
N#define  PREFETCH_ENABLE              1
N
N/* ########################## Assert Selection ############################## */
N/**
N  * @brief Uncomment the line below to expanse the "assert_param" macro in the 
N  *        HAL drivers code
N  */
N/*#define USE_FULL_ASSERT    1*/ 
N
N
N/* ################## Ethernet peripheral configuration ##################### */
N
N/* Section 1 : Ethernet peripheral configuration */
N
N/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
N#define MAC_ADDR0   2
N#define MAC_ADDR1   0
N#define MAC_ADDR2   0
N#define MAC_ADDR3   0
N#define MAC_ADDR4   0
N#define MAC_ADDR5   0
N
N/* Definition of the Ethernet driver buffers size and count */   
N#define ETH_RX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for receive               */
N#define ETH_TX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for transmit              */
N#define ETH_RXBUFNB                    ((uint32_t)8)       /* 4 Rx buffers of size ETH_RX_BUF_SIZE  */
N#define ETH_TXBUFNB                    ((uint32_t)4)       /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */
N
N/* Section 2: PHY configuration section */
N
N/* DP83848 PHY Address*/ 
N#define DP83848_PHY_ADDRESS             0x01
N/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/ 
N#define PHY_RESET_DELAY                 ((uint32_t)0x000000FF)
N/* PHY Configuration delay */
N#define PHY_CONFIG_DELAY                ((uint32_t)0x00000FFF)
N
N#define PHY_READ_TO                     ((uint32_t)0x0000FFFF)
N#define PHY_WRITE_TO                    ((uint32_t)0x0000FFFF)
N
N/* Section 3: Common PHY Registers */
N
N#define PHY_BCR                         ((uint16_t)0x00)    /*!< Transceiver Basic Control Register   */
N#define PHY_BSR                         ((uint16_t)0x01)    /*!< Transceiver Basic Status Register    */
N 
N#define PHY_RESET                       ((uint16_t)0x8000)  /*!< PHY Reset */
N#define PHY_LOOPBACK                    ((uint16_t)0x4000)  /*!< Select loop-back mode */
N#define PHY_FULLDUPLEX_100M             ((uint16_t)0x2100)  /*!< Set the full-duplex mode at 100 Mb/s */
N#define PHY_HALFDUPLEX_100M             ((uint16_t)0x2000)  /*!< Set the half-duplex mode at 100 Mb/s */
N#define PHY_FULLDUPLEX_10M              ((uint16_t)0x0100)  /*!< Set the full-duplex mode at 10 Mb/s  */
N#define PHY_HALFDUPLEX_10M              ((uint16_t)0x0000)  /*!< Set the half-duplex mode at 10 Mb/s  */
N#define PHY_AUTONEGOTIATION             ((uint16_t)0x1000)  /*!< Enable auto-negotiation function     */
N#define PHY_RESTART_AUTONEGOTIATION     ((uint16_t)0x0200)  /*!< Restart auto-negotiation function    */
N#define PHY_POWERDOWN                   ((uint16_t)0x0800)  /*!< Select the power down mode           */
N#define PHY_ISOLATE                     ((uint16_t)0x0400)  /*!< Isolate PHY from MII                 */
N
N#define PHY_AUTONEGO_COMPLETE           ((uint16_t)0x0020)  /*!< Auto-Negotiation process completed   */
N#define PHY_LINKED_STATUS               ((uint16_t)0x0004)  /*!< Valid link established               */
N#define PHY_JABBER_DETECTION            ((uint16_t)0x0002)  /*!< Jabber condition detected            */
N  
N/* Section 4: Extended PHY Registers */
N
N#define PHY_SR                          ((uint16_t)0x10)    /*!< PHY status register Offset                      */
N#define PHY_MICR                        ((uint16_t)0x11)    /*!< MII Interrupt Control Register                  */
N#define PHY_MISR                        ((uint16_t)0x12)    /*!< MII Interrupt Status and Misc. Control Register */
N 
N#define PHY_LINK_STATUS                 ((uint16_t)0x0001)  /*!< PHY Link mask                                   */
N#define PHY_SPEED_STATUS                ((uint16_t)0x0002)  /*!< PHY Speed mask                                  */
N#define PHY_DUPLEX_STATUS               ((uint16_t)0x0004)  /*!< PHY Duplex mask                                 */
N
N#define PHY_MICR_INT_EN                 ((uint16_t)0x0002)  /*!< PHY Enable interrupts                           */
N#define PHY_MICR_INT_OE                 ((uint16_t)0x0001)  /*!< PHY Enable output interrupt events              */
N
N#define PHY_MISR_LINK_INT_EN            ((uint16_t)0x0020)  /*!< Enable Interrupt on change of link status       */
N#define PHY_LINK_INTERRUPT              ((uint16_t)0x2000)  /*!< PHY link status interrupt mask                  */
N
N
N
N/* Includes ------------------------------------------------------------------*/
N/**
N  * @brief Include module's header file 
N  */
N
N#ifdef HAL_RCC_MODULE_ENABLED
N #include "stm32f1xx_hal_rcc.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rcc.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of RCC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RCC_H
N#define __STM32F1xx_HAL_RCC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_def.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   This file contains HAL common defines, enumeration, macros and 
N  *          structures definitions. 
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DEF
N#define __STM32F1xx_HAL_DEF
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx.h"
L 1 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx.h
N  * @author  MCD Application Team
N  * @version V4.1.0
N  * @date    29-April-2016
N  * @brief   CMSIS STM32F1xx Device Peripheral Access Layer Header File. 
N  *
N  *          The file is the unique include file that the application programmer
N  *          is using in the C source code, usually in main.c. This file contains:
N  *            - Configuration section that allows to select:
N  *              - The STM32F1xx device used in the target application
N  *              - To use or not the peripheral’s drivers in application code(i.e. 
N  *                code will be based on direct access to peripheral’s registers 
N  *                rather than drivers API), this option is controlled by 
N  *                "#define USE_HAL_DRIVER"
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f1xx
N  * @{
N  */
N    
N#ifndef __STM32F1XX_H
N#define __STM32F1XX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif /* __cplusplus */
N  
N/** @addtogroup Library_configuration_section
N  * @{
N  */
N
N/**
N  * @brief STM32 Family
N  */
N#if !defined (STM32F1)
X#if !0L
N#define STM32F1
N#endif /* STM32F1 */
N
N/* Uncomment the line below according to the target STM32L device used in your 
N   application 
N  */
N
N#if !defined (STM32F100xB) && !defined (STM32F100xE) && !defined (STM32F101x6) && \
N    !defined (STM32F101xB) && !defined (STM32F101xE) && !defined (STM32F101xG) && !defined (STM32F102x6) && !defined (STM32F102xB) && !defined (STM32F103x6) && \
N    !defined (STM32F103xB) && !defined (STM32F103xE) && !defined (STM32F103xG) && !defined (STM32F105xC) && !defined (STM32F107xC)
X#if !0L && !0L && !0L &&     !1L && !0L && !0L && !0L && !0L && !0L &&     !0L && !0L && !0L && !0L && !0L
S  /* #define STM32F100xB  */   /*!< STM32F100C4, STM32F100R4, STM32F100C6, STM32F100R6, STM32F100C8, STM32F100R8, STM32F100V8, STM32F100CB, STM32F100RB and STM32F100VB */
S  /* #define STM32F100xE */    /*!< STM32F100RC, STM32F100VC, STM32F100ZC, STM32F100RD, STM32F100VD, STM32F100ZD, STM32F100RE, STM32F100VE and STM32F100ZE */
S  /* #define STM32F101x6  */   /*!< STM32F101C4, STM32F101R4, STM32F101T4, STM32F101C6, STM32F101R6 and STM32F101T6 Devices */
S  /* #define STM32F101xB  */   /*!< STM32F101C8, STM32F101R8, STM32F101T8, STM32F101V8, STM32F101CB, STM32F101RB, STM32F101TB and STM32F101VB */
S  /* #define STM32F101xE */    /*!< STM32F101RC, STM32F101VC, STM32F101ZC, STM32F101RD, STM32F101VD, STM32F101ZD, STM32F101RE, STM32F101VE and STM32F101ZE */ 
S  /* #define STM32F101xG  */   /*!< STM32F101RF, STM32F101VF, STM32F101ZF, STM32F101RG, STM32F101VG and STM32F101ZG */
S  /* #define STM32F102x6 */    /*!< STM32F102C4, STM32F102R4, STM32F102C6 and STM32F102R6 */
S  /* #define STM32F102xB  */   /*!< STM32F102C8, STM32F102R8, STM32F102CB and STM32F102RB */
S  /* #define STM32F103x6  */   /*!< STM32F103C4, STM32F103R4, STM32F103T4, STM32F103C6, STM32F103R6 and STM32F103T6 */
S  /* #define STM32F103xB  */   /*!< STM32F103C8, STM32F103R8, STM32F103T8, STM32F103V8, STM32F103CB, STM32F103RB, STM32F103TB and STM32F103VB */
S  /* #define STM32F103xE */    /*!< STM32F103RC, STM32F103VC, STM32F103ZC, STM32F103RD, STM32F103VD, STM32F103ZD, STM32F103RE, STM32F103VE and STM32F103ZE */
S  /* #define STM32F103xG  */   /*!< STM32F103RF, STM32F103VF, STM32F103ZF, STM32F103RG, STM32F103VG and STM32F103ZG */
S  /* #define STM32F105xC */    /*!< STM32F105R8, STM32F105V8, STM32F105RB, STM32F105VB, STM32F105RC and STM32F105VC */
S  /* #define STM32F107xC  */   /*!< STM32F107RB, STM32F107VB, STM32F107RC and STM32F107VC */  
N#endif
N
N/*  Tip: To avoid modifying this file each time you need to switch between these
N        devices, you can define the device in your toolchain compiler preprocessor.
N  */
N  
N#if !defined  (USE_HAL_DRIVER)
X#if !0L
N/**
N * @brief Comment the line below if you will not use the peripherals drivers.
N   In this case, these drivers will not be included and the application code will 
N   be based on direct access to peripherals registers 
N   */
N  /*#define USE_HAL_DRIVER */
N#endif /* USE_HAL_DRIVER */
N
N/**
N  * @brief CMSIS Device version number
N  */
N#define __STM32F1_CMSIS_VERSION_MAIN   (0x04) /*!< [31:24] main version */                                  
N#define __STM32F1_CMSIS_VERSION_SUB1   (0x01) /*!< [23:16] sub1 version */
N#define __STM32F1_CMSIS_VERSION_SUB2   (0x00) /*!< [15:8]  sub2 version */
N#define __STM32F1_CMSIS_VERSION_RC     (0x00) /*!< [7:0]  release candidate */ 
N#define __STM32F1_CMSIS_VERSION        ((__STM32F1_CMSIS_VERSION_MAIN << 24)\
N                                       |(__STM32F1_CMSIS_VERSION_SUB1 << 16)\
N                                       |(__STM32F1_CMSIS_VERSION_SUB2 << 8 )\
N                                       |(__STM32F1_CMSIS_VERSION_RC))
X#define __STM32F1_CMSIS_VERSION        ((__STM32F1_CMSIS_VERSION_MAIN << 24)                                       |(__STM32F1_CMSIS_VERSION_SUB1 << 16)                                       |(__STM32F1_CMSIS_VERSION_SUB2 << 8 )                                       |(__STM32F1_CMSIS_VERSION_RC))
N
N/**
N  * @}
N  */
N
N/** @addtogroup Device_Included
N  * @{
N  */
N
N#if defined(STM32F100xB)
X#if 0L
S  #include "stm32f100xb.h"
S#elif defined(STM32F100xE)
X#elif 0L
S  #include "stm32f100xe.h"
S#elif defined(STM32F101x6)
X#elif 0L
S  #include "stm32f101x6.h"
N#elif defined(STM32F101xB)
X#elif 1L
N  #include "stm32f101xb.h"
L 1 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f101xb.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f101xb.h
N  * @author  MCD Application Team
N  * @version V4.1.0
N  * @date    29-April-2016
N  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer Header File. 
N  *          This file contains all the peripheral register's definitions, bits 
N  *          definitions and memory mapping for STM32F1xx devices.            
N  *            
N  *          This file contains:
N  *           - Data structures and the address mapping for all peripherals
N  *           - Peripheral's registers declarations and bits definition
N  *           - Macros to access peripheral’s registers hardware
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f101xb
N  * @{
N  */
N    
N#ifndef __STM32F101xB_H
N#define __STM32F101xB_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif 
N
N/** @addtogroup Configuration_section_for_CMSIS
N  * @{
N  */
N/**
N  * @brief Configuration of the Cortex-M3 Processor and Core Peripherals 
N */
N #define __MPU_PRESENT             0      /*!< Other STM32 devices does not provide an MPU  */
N#define __CM3_REV                 0x0200  /*!< Core Revision r2p0                           */
N#define __NVIC_PRIO_BITS          4       /*!< STM32 uses 4 Bits for the Priority Levels    */
N#define __Vendor_SysTickConfig    0       /*!< Set to 1 if different SysTick Config is used */
N
N/**
N  * @}
N  */
N
N/** @addtogroup Peripheral_interrupt_number_definition
N  * @{
N  */
N
N/**
N * @brief STM32F10x Interrupt Number Definition, according to the selected device 
N *        in @ref Library_configuration_section 
N */
N
N /*!< Interrupt Number Definition */
Ntypedef enum
N{
N/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/
N  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                             */
N  HardFault_IRQn              = -13,    /*!< 3 Cortex-M3 Hard Fault Interrupt                     */
N  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M3 Memory Management Interrupt              */
N  BusFault_IRQn               = -11,    /*!< 5 Cortex-M3 Bus Fault Interrupt                      */
N  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M3 Usage Fault Interrupt                    */
N  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M3 SV Call Interrupt                       */
N  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M3 Debug Monitor Interrupt                 */
N  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M3 Pend SV Interrupt                       */
N  SysTick_IRQn                = -1,     /*!< 15 Cortex-M3 System Tick Interrupt                   */
N
N/******  STM32 specific Interrupt Numbers *********************************************************/
N  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                            */
N  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt            */
N  TAMPER_IRQn                 = 2,      /*!< Tamper Interrupt                                     */
N  RTC_IRQn                    = 3,      /*!< RTC global Interrupt                                 */
N  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                               */
N  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                 */
N  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                 */
N  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                 */
N  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                 */
N  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                 */
N  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                 */
N  DMA1_Channel1_IRQn          = 11,     /*!< DMA1 Channel 1 global Interrupt                      */
N  DMA1_Channel2_IRQn          = 12,     /*!< DMA1 Channel 2 global Interrupt                      */
N  DMA1_Channel3_IRQn          = 13,     /*!< DMA1 Channel 3 global Interrupt                      */
N  DMA1_Channel4_IRQn          = 14,     /*!< DMA1 Channel 4 global Interrupt                      */
N  DMA1_Channel5_IRQn          = 15,     /*!< DMA1 Channel 5 global Interrupt                      */
N  DMA1_Channel6_IRQn          = 16,     /*!< DMA1 Channel 6 global Interrupt                      */
N  DMA1_Channel7_IRQn          = 17,     /*!< DMA1 Channel 7 global Interrupt                      */
N  ADC1_IRQn                   = 18,     /*!< ADC1 global Interrupt                                */
N  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                        */
N  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                */
N  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                */
N  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                */
N  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                 */
N  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                 */
N  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                 */
N  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                 */
N  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                */
N  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                */
N  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                              */
N  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                              */
N  USART3_IRQn                 = 39,     /*!< USART3 global Interrupt                              */
N  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                      */
N  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm through EXTI Line Interrupt                */
N} IRQn_Type;
N
N
N/**
N  * @}
N  */
N
N#include "core_cm3.h"
L 1 "..\..\..\..\Drivers\CMSIS\Include\core_cm3.h" 1
N/**************************************************************************//**
N * @file     core_cm3.h
N * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5050041 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM3_H_GENERIC
N#define __CORE_CM3_H_GENERIC
N
N#include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision: 185525 $
N * Checkin $Date: 2014-05-29 12:44:48 +0100 (Thu, 29 May 2014) $
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5050041
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX INT64_MAX
N#else
N#define UINTPTR_MAX INT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 45 "..\..\..\..\Drivers\CMSIS\Include\core_cm3.h" 2
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/**
N  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
N  CMSIS violates the following MISRA-C:2004 rules:
N
N   \li Required Rule 8.5, object/function definition in header file.<br>
N     Function definitions in header files are used to allow 'inlining'.
N
N   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
N     Unions are used for effective representation of core registers.
N
N   \li Advisory Rule 19.7, Function-like macro defined.<br>
N     Function-like macros are used to allow more efficient code.
N */
N
N
N/*******************************************************************************
N *                 CMSIS definitions
N ******************************************************************************/
N/**
N  \ingroup Cortex_M3
N  @{
N */
N
N/*  CMSIS CM3 definitions */
N#define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
N#define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
N#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
N                                    __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
X#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) |                                     __CM3_CMSIS_VERSION_SUB           )         
N
N#define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core */
N
N
N#if   defined ( __CC_ARM )
X#if   1L
N  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
N  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
N  #define __STATIC_INLINE  static __inline
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined ( __GNUC__ )
S  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __ICCARM__ )
S  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TMS470__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TASKING__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __CSMC__ )
S  #define __packed
S  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
S  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
S  #define __STATIC_INLINE  static inline
S
S#else
S  #error Unknown compiler
N#endif
N
N/** __FPU_USED indicates whether an FPU is used or not.
N    This core does not support an FPU at all
N*/
N#define __FPU_USED       0U
N
N#if defined ( __CC_ARM )
X#if 1L
N  #if defined __TARGET_FPU_VFP
X  #if 0L
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
N  #endif
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TMS470__ )
S  #if defined __TI_VFP_SUPPORT__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
N#endif
N
N#include "core_cmInstr.h"                /* Core Instruction Access */
L 1 "..\..\..\..\Drivers\CMSIS\Include\core_cmInstr.h" 1
N/**************************************************************************//**
N * @file     core_cmInstr.h
N * @brief    CMSIS Cortex-M Core Instruction Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5050041 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMINSTR_H
N#define __CORE_CMINSTR_H
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
L 1 "..\..\..\..\Drivers\CMSIS\Include\cmsis_armcc.h" 1
N/**************************************************************************//**
N * @file     cmsis_armcc.h
N * @brief    CMSIS Cortex-M Core Function/Instruction Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#ifndef __CMSIS_ARMCC_H
N#define __CMSIS_ARMCC_H
N
N
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
X#if 1L && (5050041 < 400677)
S  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
N#endif
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N */
N
N/* intrinsic void __enable_irq();     */
N/* intrinsic void __disable_irq();    */
N
N/**
N  \brief   Get Control Register
N  \details Returns the content of the Control Register.
N  \return               Control Register value
N */
N__STATIC_INLINE uint32_t __get_CONTROL(void)
Xstatic __inline uint32_t __get_CONTROL(void)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  return(__regControl);
N}
N
N
N/**
N  \brief   Set Control Register
N  \details Writes the given value to the Control Register.
N  \param [in]    control  Control Register value to set
N */
N__STATIC_INLINE void __set_CONTROL(uint32_t control)
Xstatic __inline void __set_CONTROL(uint32_t control)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  __regControl = control;
N}
N
N
N/**
N  \brief   Get IPSR Register
N  \details Returns the content of the IPSR Register.
N  \return               IPSR Register value
N */
N__STATIC_INLINE uint32_t __get_IPSR(void)
Xstatic __inline uint32_t __get_IPSR(void)
N{
N  register uint32_t __regIPSR          __ASM("ipsr");
X  register uint32_t __regIPSR          __asm("ipsr");
N  return(__regIPSR);
N}
N
N
N/**
N  \brief   Get APSR Register
N  \details Returns the content of the APSR Register.
N  \return               APSR Register value
N */
N__STATIC_INLINE uint32_t __get_APSR(void)
Xstatic __inline uint32_t __get_APSR(void)
N{
N  register uint32_t __regAPSR          __ASM("apsr");
X  register uint32_t __regAPSR          __asm("apsr");
N  return(__regAPSR);
N}
N
N
N/**
N  \brief   Get xPSR Register
N  \details Returns the content of the xPSR Register.
N  \return               xPSR Register value
N */
N__STATIC_INLINE uint32_t __get_xPSR(void)
Xstatic __inline uint32_t __get_xPSR(void)
N{
N  register uint32_t __regXPSR          __ASM("xpsr");
X  register uint32_t __regXPSR          __asm("xpsr");
N  return(__regXPSR);
N}
N
N
N/**
N  \brief   Get Process Stack Pointer
N  \details Returns the current value of the Process Stack Pointer (PSP).
N  \return               PSP Register value
N */
N__STATIC_INLINE uint32_t __get_PSP(void)
Xstatic __inline uint32_t __get_PSP(void)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  return(__regProcessStackPointer);
N}
N
N
N/**
N  \brief   Set Process Stack Pointer
N  \details Assigns the given value to the Process Stack Pointer (PSP).
N  \param [in]    topOfProcStack  Process Stack Pointer value to set
N */
N__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
Xstatic __inline void __set_PSP(uint32_t topOfProcStack)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  __regProcessStackPointer = topOfProcStack;
N}
N
N
N/**
N  \brief   Get Main Stack Pointer
N  \details Returns the current value of the Main Stack Pointer (MSP).
N  \return               MSP Register value
N */
N__STATIC_INLINE uint32_t __get_MSP(void)
Xstatic __inline uint32_t __get_MSP(void)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  return(__regMainStackPointer);
N}
N
N
N/**
N  \brief   Set Main Stack Pointer
N  \details Assigns the given value to the Main Stack Pointer (MSP).
N  \param [in]    topOfMainStack  Main Stack Pointer value to set
N */
N__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
Xstatic __inline void __set_MSP(uint32_t topOfMainStack)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  __regMainStackPointer = topOfMainStack;
N}
N
N
N/**
N  \brief   Get Priority Mask
N  \details Returns the current state of the priority mask bit from the Priority Mask Register.
N  \return               Priority Mask value
N */
N__STATIC_INLINE uint32_t __get_PRIMASK(void)
Xstatic __inline uint32_t __get_PRIMASK(void)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  return(__regPriMask);
N}
N
N
N/**
N  \brief   Set Priority Mask
N  \details Assigns the given value to the Priority Mask Register.
N  \param [in]    priMask  Priority Mask
N */
N__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
Xstatic __inline void __set_PRIMASK(uint32_t priMask)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  __regPriMask = (priMask);
N}
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   Enable FIQ
N  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __enable_fault_irq                __enable_fiq
N
N
N/**
N  \brief   Disable FIQ
N  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __disable_fault_irq               __disable_fiq
N
N
N/**
N  \brief   Get Base Priority
N  \details Returns the current value of the Base Priority register.
N  \return               Base Priority register value
N */
N__STATIC_INLINE uint32_t  __get_BASEPRI(void)
Xstatic __inline uint32_t  __get_BASEPRI(void)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  return(__regBasePri);
N}
N
N
N/**
N  \brief   Set Base Priority
N  \details Assigns the given value to the Base Priority register.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
Xstatic __inline void __set_BASEPRI(uint32_t basePri)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  __regBasePri = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Set Base Priority with condition
N  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
N           or the new value increases the BASEPRI priority level.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Xstatic __inline void __set_BASEPRI_MAX(uint32_t basePri)
N{
N  register uint32_t __regBasePriMax      __ASM("basepri_max");
X  register uint32_t __regBasePriMax      __asm("basepri_max");
N  __regBasePriMax = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Get Fault Mask
N  \details Returns the current value of the Fault Mask register.
N  \return               Fault Mask register value
N */
N__STATIC_INLINE uint32_t __get_FAULTMASK(void)
Xstatic __inline uint32_t __get_FAULTMASK(void)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  return(__regFaultMask);
N}
N
N
N/**
N  \brief   Set Fault Mask
N  \details Assigns the given value to the Fault Mask register.
N  \param [in]    faultMask  Fault Mask value to set
N */
N__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
Xstatic __inline void __set_FAULTMASK(uint32_t faultMask)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  __regFaultMask = (faultMask & (uint32_t)1);
N}
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N
N#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
X#if       ((0x03U) == 0x04U) || ((0x03U) == 0x07U)
S
S/**
S  \brief   Get FPSCR
S  \details Returns the current value of the Floating Point Status/Control register.
S  \return               Floating Point Status/Control register value
S */
S__STATIC_INLINE uint32_t __get_FPSCR(void)
S{
S#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
S  register uint32_t __regfpscr         __ASM("fpscr");
S  return(__regfpscr);
S#else
S   return(0U);
S#endif
S}
S
S
S/**
S  \brief   Set FPSCR
S  \details Assigns the given value to the Floating Point Status/Control register.
S  \param [in]    fpscr  Floating Point Status/Control value to set
S */
S__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
S{
S#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
S  register uint32_t __regfpscr         __ASM("fpscr");
S  __regfpscr = (fpscr);
S#endif
S}
S
N#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
N
N
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/**
N  \brief   No Operation
N  \details No Operation does nothing. This instruction can be used for code alignment purposes.
N */
N#define __NOP                             __nop
N
N
N/**
N  \brief   Wait For Interrupt
N  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
N */
N#define __WFI                             __wfi
N
N
N/**
N  \brief   Wait For Event
N  \details Wait For Event is a hint instruction that permits the processor to enter
N           a low-power state until one of a number of events occurs.
N */
N#define __WFE                             __wfe
N
N
N/**
N  \brief   Send Event
N  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
N */
N#define __SEV                             __sev
N
N
N/**
N  \brief   Instruction Synchronization Barrier
N  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
N           so that all instructions following the ISB are fetched from cache or memory,
N           after the instruction has been completed.
N */
N#define __ISB() do {\
N                   __schedule_barrier();\
N                   __isb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __ISB() do {                   __schedule_barrier();                   __isb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Synchronization Barrier
N  \details Acts as a special kind of Data Memory Barrier.
N           It completes when all explicit memory accesses before this instruction complete.
N */
N#define __DSB() do {\
N                   __schedule_barrier();\
N                   __dsb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DSB() do {                   __schedule_barrier();                   __dsb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Memory Barrier
N  \details Ensures the apparent order of the explicit memory operations before
N           and after the instruction, without ensuring their completion.
N */
N#define __DMB() do {\
N                   __schedule_barrier();\
N                   __dmb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DMB() do {                   __schedule_barrier();                   __dmb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Reverse byte order (32 bit)
N  \details Reverses the byte order in integer value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#define __REV                             __rev
N
N
N/**
N  \brief   Reverse byte order (16 bit)
N  \details Reverses the byte order in two unsigned short values.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
X__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
N{
N  rev16 r0, r0
N  bx lr
N}
N#endif
N
N/**
N  \brief   Reverse byte order in signed short value
N  \details Reverses the byte order in a signed short value with sign extension to integer.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
X__attribute__((section(".revsh_text"))) static __inline __asm int32_t __REVSH(int32_t value)
N{
N  revsh r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Rotate Right in unsigned value (32 bit)
N  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
N  \param [in]    value  Value to rotate
N  \param [in]    value  Number of Bits to rotate
N  \return               Rotated value
N */
N#define __ROR                             __ror
N
N
N/**
N  \brief   Breakpoint
N  \details Causes the processor to enter Debug state.
N           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
N  \param [in]    value  is ignored by the processor.
N                 If required, a debugger can use it to store additional information about the breakpoint.
N */
N#define __BKPT(value)                       __breakpoint(value)
N
N
N/**
N  \brief   Reverse bit order of value
N  \details Reverses the bit order of the given value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N  #define __RBIT                          __rbit
N#else
S__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
S{
S  uint32_t result;
S  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
S
S  result = value;                      /* r will be reversed bits of v; first get LSB of v */
S  for (value >>= 1U; value; value >>= 1U)
S  {
S    result <<= 1U;
S    result |= value & 1U;
S    s--;
S  }
S  result <<= s;                        /* shift when v's highest bits are zero */
S  return(result);
S}
N#endif
N
N
N/**
N  \brief   Count leading zeros
N  \details Counts the number of leading zeros of a data value.
N  \param [in]  value  Value to count the leading zeros
N  \return             number of leading zeros in value
N */
N#define __CLZ                             __clz
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   LDR Exclusive (8 bit)
N  \details Executes a exclusive LDR instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
N#else
S  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (16 bit)
N  \details Executes a exclusive LDR instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
N#else
S  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (32 bit)
N  \details Executes a exclusive LDR instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
N#else
S  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (8 bit)
N  \details Executes a exclusive STR instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
N#else
S  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (16 bit)
N  \details Executes a exclusive STR instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
N#else
S  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (32 bit)
N  \details Executes a exclusive STR instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5050041 < 5060020)
N  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
N#else
S  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   Remove the exclusive lock
N  \details Removes the exclusive lock which is created by LDREX.
N */
N#define __CLREX                           __clrex
N
N
N/**
N  \brief   Signed Saturate
N  \details Saturates a signed value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (1..32)
N  \return             Saturated value
N */
N#define __SSAT                            __ssat
N
N
N/**
N  \brief   Unsigned Saturate
N  \details Saturates an unsigned value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (0..31)
N  \return             Saturated value
N */
N#define __USAT                            __usat
N
N
N/**
N  \brief   Rotate Right with Extend (32 bit)
N  \details Moves each bit of a bitstring right by one bit.
N           The carry input is shifted in at the left end of the bitstring.
N  \param [in]    value  Value to rotate
N  \return               Rotated value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
X__attribute__((section(".rrx_text"))) static __inline __asm uint32_t __RRX(uint32_t value)
N{
N  rrx r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   LDRT Unprivileged (8 bit)
N  \details Executes a Unprivileged LDRT instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (16 bit)
N  \details Executes a Unprivileged LDRT instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (32 bit)
N  \details Executes a Unprivileged LDRT instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
N
N
N/**
N  \brief   STRT Unprivileged (8 bit)
N  \details Executes a Unprivileged STRT instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRBT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (16 bit)
N  \details Executes a Unprivileged STRT instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRHT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (32 bit)
N  \details Executes a Unprivileged STRT instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRT(value, ptr)                __strt(value, ptr)
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
X#if ((0x03U) >= 0x04U)   
S
S#define __SADD8                           __sadd8
S#define __QADD8                           __qadd8
S#define __SHADD8                          __shadd8
S#define __UADD8                           __uadd8
S#define __UQADD8                          __uqadd8
S#define __UHADD8                          __uhadd8
S#define __SSUB8                           __ssub8
S#define __QSUB8                           __qsub8
S#define __SHSUB8                          __shsub8
S#define __USUB8                           __usub8
S#define __UQSUB8                          __uqsub8
S#define __UHSUB8                          __uhsub8
S#define __SADD16                          __sadd16
S#define __QADD16                          __qadd16
S#define __SHADD16                         __shadd16
S#define __UADD16                          __uadd16
S#define __UQADD16                         __uqadd16
S#define __UHADD16                         __uhadd16
S#define __SSUB16                          __ssub16
S#define __QSUB16                          __qsub16
S#define __SHSUB16                         __shsub16
S#define __USUB16                          __usub16
S#define __UQSUB16                         __uqsub16
S#define __UHSUB16                         __uhsub16
S#define __SASX                            __sasx
S#define __QASX                            __qasx
S#define __SHASX                           __shasx
S#define __UASX                            __uasx
S#define __UQASX                           __uqasx
S#define __UHASX                           __uhasx
S#define __SSAX                            __ssax
S#define __QSAX                            __qsax
S#define __SHSAX                           __shsax
S#define __USAX                            __usax
S#define __UQSAX                           __uqsax
S#define __UHSAX                           __uhsax
S#define __USAD8                           __usad8
S#define __USADA8                          __usada8
S#define __SSAT16                          __ssat16
S#define __USAT16                          __usat16
S#define __UXTB16                          __uxtb16
S#define __UXTAB16                         __uxtab16
S#define __SXTB16                          __sxtb16
S#define __SXTAB16                         __sxtab16
S#define __SMUAD                           __smuad
S#define __SMUADX                          __smuadx
S#define __SMLAD                           __smlad
S#define __SMLADX                          __smladx
S#define __SMLALD                          __smlald
S#define __SMLALDX                         __smlaldx
S#define __SMUSD                           __smusd
S#define __SMUSDX                          __smusdx
S#define __SMLSD                           __smlsd
S#define __SMLSDX                          __smlsdx
S#define __SMLSLD                          __smlsld
S#define __SMLSLDX                         __smlsldx
S#define __SEL                             __sel
S#define __QADD                            __qadd
S#define __QSUB                            __qsub
S
S#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
S                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
X#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |                                             ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
S
S#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
S                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
X#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |                                             ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
S
S#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
S                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
X#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) +                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
S
N#endif /* (__CORTEX_M >= 0x04) */
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#endif /* __CMSIS_ARMCC_H */
L 54 "..\..\..\..\Drivers\CMSIS\Include\core_cmInstr.h" 2
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N#endif /* __CORE_CMINSTR_H */
L 164 "..\..\..\..\Drivers\CMSIS\Include\core_cm3.h" 2
N#include "core_cmFunc.h"                 /* Core Function Access */
L 1 "..\..\..\..\Drivers\CMSIS\Include\core_cmFunc.h" 1
N/**************************************************************************//**
N * @file     core_cmFunc.h
N * @brief    CMSIS Cortex-M Core Function Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5050041 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMFUNC_H
N#define __CORE_CMFUNC_H
N
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N#endif /* __CORE_CMFUNC_H */
L 165 "..\..\..\..\Drivers\CMSIS\Include\core_cm3.h" 2
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM3_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM3_H_DEPENDANT
N#define __CORE_CM3_H_DEPENDANT
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* check device defines and use defaults */
N#if defined __CHECK_DEVICE_DEFINES
X#if 0L
S  #ifndef __CM3_REV
S    #define __CM3_REV               0x0200U
S    #warning "__CM3_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          4U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
N#endif
N
N/* IO definitions (access restrictions to peripheral registers) */
N/**
N    \defgroup CMSIS_glob_defs CMSIS Global Defines
N
N    <strong>IO Type Qualifiers</strong> are used
N    \li to specify the access to peripheral variables.
N    \li for automatic generation of peripheral register debug information.
N*/
N#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
N#else
N  #define   __I     volatile const       /*!< Defines 'read only' permissions */
N#endif
N#define     __O     volatile             /*!< Defines 'write only' permissions */
N#define     __IO    volatile             /*!< Defines 'read / write' permissions */
N
N/* following defines should be used for structure members */
N#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
N#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
N#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
N
N/*@} end of group Cortex_M3 */
N
N
N
N/*******************************************************************************
N *                 Register Abstraction
N  Core Register contain:
N  - Core Register
N  - Core NVIC Register
N  - Core SCB Register
N  - Core SysTick Register
N  - Core Debug Register
N  - Core MPU Register
N ******************************************************************************/
N/**
N  \defgroup CMSIS_core_register Defines and Type Definitions
N  \brief Type definitions and defines for Cortex-M processor based devices.
N*/
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_CORE  Status and Control Registers
N  \brief      Core Register type definitions.
N  @{
N */
N
N/**
N  \brief  Union type to access the Application Program Status Register (APSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} APSR_Type;
N
N/* APSR Register Definitions */
N#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
N#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
N
N#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
N#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
N
N#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
N#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
N
N#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
N#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
N
N#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
N#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
N
N
N/**
N  \brief  Union type to access the Interrupt Program Status Register (IPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} IPSR_Type;
N
N/* IPSR Register Definitions */
N#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
N#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
N    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
N    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} xPSR_Type;
N
N/* xPSR Register Definitions */
N#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
N#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
N
N#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
N#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
N
N#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
N#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
N
N#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
N#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
N
N#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
N#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
N
N#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
N#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
N
N#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
N#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
N
N#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
N#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Control Registers (CONTROL).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
N    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
N    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} CONTROL_Type;
N
N/* CONTROL Register Definitions */
N#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
N#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
N
N#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
N#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
N
N/*@} end of group CMSIS_CORE */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
N  \brief      Type definitions for the NVIC Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
N */
Ntypedef struct
N{
N  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
X  volatile uint32_t ISER[8U];                
N        uint32_t RESERVED0[24U];
N  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
X  volatile uint32_t ICER[8U];                
N        uint32_t RSERVED1[24U];
N  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
X  volatile uint32_t ISPR[8U];                
N        uint32_t RESERVED2[24U];
N  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
X  volatile uint32_t ICPR[8U];                
N        uint32_t RESERVED3[24U];
N  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
X  volatile uint32_t IABR[8U];                
N        uint32_t RESERVED4[56U];
N  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
X  volatile uint8_t  IP[240U];                
N        uint32_t RESERVED5[644U];
N  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
X  volatile  uint32_t STIR;                    
N}  NVIC_Type;
N
N/* Software Triggered Interrupt Register Definitions */
N#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
N#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
N
N/*@} end of group CMSIS_NVIC */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCB     System Control Block (SCB)
N  \brief    Type definitions for the System Control Block Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control Block (SCB).
N */
Ntypedef struct
N{
N  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
X  volatile const  uint32_t CPUID;                   
N  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
X  volatile uint32_t ICSR;                    
N  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
X  volatile uint32_t VTOR;                    
N  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
X  volatile uint32_t AIRCR;                   
N  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
X  volatile uint32_t SCR;                     
N  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
X  volatile uint32_t CCR;                     
N  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
X  volatile uint8_t  SHP[12U];                
N  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
X  volatile uint32_t SHCSR;                   
N  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
X  volatile uint32_t CFSR;                    
N  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
X  volatile uint32_t HFSR;                    
N  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
X  volatile uint32_t DFSR;                    
N  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
X  volatile uint32_t MMFAR;                   
N  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
X  volatile uint32_t BFAR;                    
N  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
X  volatile uint32_t AFSR;                    
N  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
X  volatile const  uint32_t PFR[2U];                 
N  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
X  volatile const  uint32_t DFR;                     
N  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
X  volatile const  uint32_t ADR;                     
N  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
X  volatile const  uint32_t MMFR[4U];                
N  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
X  volatile const  uint32_t ISAR[5U];                
N        uint32_t RESERVED0[5U];
N  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
X  volatile uint32_t CPACR;                   
N} SCB_Type;
N
N/* SCB CPUID Register Definitions */
N#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
N#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
N
N#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
N#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
N
N#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
N#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
N
N#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
N#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
N
N#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
N#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
N
N/* SCB Interrupt Control State Register Definitions */
N#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
N#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
N
N#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
N#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
N
N#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
N#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
N
N#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
N#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
N
N#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
N#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
N
N#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
N#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
N
N#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
N#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
N
N#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
N#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
N
N#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
N#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
N
N#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
N#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
N
N/* SCB Vector Table Offset Register Definitions */
N#if (__CM3_REV < 0x0201U)                   /* core r2p1 */
X#if (0x0200 < 0x0201U)                    
N#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
N#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
N
N#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
N#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
N#else
S#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
S#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
N#endif
N
N/* SCB Application Interrupt and Reset Control Register Definitions */
N#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
N#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
N
N#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
N#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
N
N#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
N#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
N
N#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
N#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
N
N#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
N#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
N
N#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
N#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
N
N#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
N#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
N
N/* SCB System Control Register Definitions */
N#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
N#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
N
N#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
N#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
N
N#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
N#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
N
N/* SCB Configuration Control Register Definitions */
N#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
N#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
N
N#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
N#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
N
N#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
N#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
N
N#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
N#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
N
N#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
N#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
N
N#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
N#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
N
N/* SCB System Handler Control and State Register Definitions */
N#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
N#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
N
N#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
N#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
N
N#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
N#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
N
N#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
N#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
N
N#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
N#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
N
N#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
N#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
N
N#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
N#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
N
N#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
N#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
N
N#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
N#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
N
N#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
N#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
N
N#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
N#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
N
N#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
N#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
N
N#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
N#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
N
N#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
N#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
N
N/* SCB Configurable Fault Status Register Definitions */
N#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
N#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
N
N#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
N#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
N
N#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
N#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
N
N/* SCB Hard Fault Status Register Definitions */
N#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
N#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
N
N#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
N#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
N
N#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
N#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
N
N/* SCB Debug Fault Status Register Definitions */
N#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
N#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
N
N#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
N#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
N
N#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
N#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
N
N#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
N#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
N
N#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
N#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
N
N/*@} end of group CMSIS_SCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
N  \brief    Type definitions for the System Control and ID Register not in the SCB
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control and ID Register not in the SCB.
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
X  volatile const  uint32_t ICTR;                    
N#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
X#if ((1L) && (0x0200 >= 0x200U))
N  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
X  volatile uint32_t ACTLR;                   
N#else
S        uint32_t RESERVED1[1U];
N#endif
N} SCnSCB_Type;
N
N/* Interrupt Controller Type Register Definitions */
N#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
N#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
N
N/* Auxiliary Control Register Definitions */
N
N#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
N#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
N
N#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
N#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
N
N#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
N#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
N
N/*@} end of group CMSIS_SCnotSCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
N  \brief    Type definitions for the System Timer Registers.
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Timer (SysTick).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
X  volatile uint32_t LOAD;                    
N  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
X  volatile uint32_t VAL;                     
N  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
X  volatile const  uint32_t CALIB;                   
N} SysTick_Type;
N
N/* SysTick Control / Status Register Definitions */
N#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
N#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
N
N#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
N#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
N
N#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
N#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
N
N#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
N#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
N
N/* SysTick Reload Register Definitions */
N#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
N#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
N
N/* SysTick Current Register Definitions */
N#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
N#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
N
N/* SysTick Calibration Register Definitions */
N#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
N#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
N
N#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
N#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
N
N#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
N#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
N
N/*@} end of group CMSIS_SysTick */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
N  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
N */
Ntypedef struct
N{
N  __OM  union
X  volatile  union
N  {
N    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
X    volatile  uint8_t    u8;                  
N    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
X    volatile  uint16_t   u16;                 
N    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
X    volatile  uint32_t   u32;                 
N  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
N        uint32_t RESERVED0[864U];
N  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
X  volatile uint32_t TER;                     
N        uint32_t RESERVED1[15U];
N  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
X  volatile uint32_t TPR;                     
N        uint32_t RESERVED2[15U];
N  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
X  volatile uint32_t TCR;                     
N        uint32_t RESERVED3[29U];
N  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
X  volatile  uint32_t IWR;                     
N  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
X  volatile const  uint32_t IRR;                     
N  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
X  volatile uint32_t IMCR;                    
N        uint32_t RESERVED4[43U];
N  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
X  volatile  uint32_t LAR;                     
N  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
X  volatile const  uint32_t LSR;                     
N        uint32_t RESERVED5[6U];
N  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
X  volatile const  uint32_t PID4;                    
N  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
X  volatile const  uint32_t PID5;                    
N  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
X  volatile const  uint32_t PID6;                    
N  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
X  volatile const  uint32_t PID7;                    
N  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
X  volatile const  uint32_t PID0;                    
N  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
X  volatile const  uint32_t PID1;                    
N  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
X  volatile const  uint32_t PID2;                    
N  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
X  volatile const  uint32_t PID3;                    
N  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
X  volatile const  uint32_t CID0;                    
N  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
X  volatile const  uint32_t CID1;                    
N  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
X  volatile const  uint32_t CID2;                    
N  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
X  volatile const  uint32_t CID3;                    
N} ITM_Type;
N
N/* ITM Trace Privilege Register Definitions */
N#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
N#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
N
N/* ITM Trace Control Register Definitions */
N#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
N#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
N
N#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
N#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
N
N#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
N#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
N
N#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
N#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
N
N#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
N#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
N
N#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
N#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
N
N#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
N#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
N
N#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
N#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
N
N#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
N#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
N
N/* ITM Integration Write Register Definitions */
N#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
N#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
N
N/* ITM Integration Read Register Definitions */
N#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
N#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
N
N/* ITM Integration Mode Control Register Definitions */
N#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
N#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
N
N/* ITM Lock Status Register Definitions */
N#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
N#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
N
N#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
N#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
N
N#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
N#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
N
N/*@}*/ /* end of group CMSIS_ITM */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
N  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
X  volatile uint32_t CYCCNT;                  
N  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
X  volatile uint32_t CPICNT;                  
N  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
X  volatile uint32_t EXCCNT;                  
N  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
X  volatile uint32_t SLEEPCNT;                
N  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
X  volatile uint32_t LSUCNT;                  
N  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
X  volatile uint32_t FOLDCNT;                 
N  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
X  volatile const  uint32_t PCSR;                    
N  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
X  volatile uint32_t COMP0;                   
N  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
X  volatile uint32_t MASK0;                   
N  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
X  volatile uint32_t FUNCTION0;               
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
X  volatile uint32_t COMP1;                   
N  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
X  volatile uint32_t MASK1;                   
N  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
X  volatile uint32_t FUNCTION1;               
N        uint32_t RESERVED1[1U];
N  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
X  volatile uint32_t COMP2;                   
N  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
X  volatile uint32_t MASK2;                   
N  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
X  volatile uint32_t FUNCTION2;               
N        uint32_t RESERVED2[1U];
N  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
X  volatile uint32_t COMP3;                   
N  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
X  volatile uint32_t MASK3;                   
N  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
X  volatile uint32_t FUNCTION3;               
N} DWT_Type;
N
N/* DWT Control Register Definitions */
N#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
N#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
N
N#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
N#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
N
N#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
N#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
N
N#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
N#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
N
N#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
N#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
N
N#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
N#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
N
N#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
N#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
N
N#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
N#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
N
N#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
N#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
N
N#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
N#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
N
N#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
N#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
N
N#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
N#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
N
N#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
N#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
N
N#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
N#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
N
N#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
N#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
N
N#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
N#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
N
N#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
N#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
N
N#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
N#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
N
N/* DWT CPI Count Register Definitions */
N#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
N#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
N
N/* DWT Exception Overhead Count Register Definitions */
N#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
N#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
N
N/* DWT Sleep Count Register Definitions */
N#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
N#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
N
N/* DWT LSU Count Register Definitions */
N#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
N#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
N
N/* DWT Folded-instruction Count Register Definitions */
N#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
N#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
N
N/* DWT Comparator Mask Register Definitions */
N#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
N#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
N
N/* DWT Comparator Function Register Definitions */
N#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
N#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
N
N#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
N#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
N
N#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
N#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
N
N#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
N#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
N
N#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
N#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
N
N#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
N#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
N
N#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
N#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
N
N#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
N#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
N
N#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
N#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
N
N/*@}*/ /* end of group CMSIS_DWT */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
N  \brief    Type definitions for the Trace Port Interface (TPI)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Trace Port Interface Register (TPI).
N */
Ntypedef struct
N{
N  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
X  volatile uint32_t SSPSR;                   
N  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
X  volatile uint32_t CSPSR;                   
N        uint32_t RESERVED0[2U];
N  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
X  volatile uint32_t ACPR;                    
N        uint32_t RESERVED1[55U];
N  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
X  volatile uint32_t SPPR;                    
N        uint32_t RESERVED2[131U];
N  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
X  volatile const  uint32_t FFSR;                    
N  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
X  volatile uint32_t FFCR;                    
N  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
X  volatile const  uint32_t FSCR;                    
N        uint32_t RESERVED3[759U];
N  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
X  volatile const  uint32_t TRIGGER;                 
N  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
X  volatile const  uint32_t FIFO0;                   
N  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
X  volatile const  uint32_t ITATBCTR2;               
N        uint32_t RESERVED4[1U];
N  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
X  volatile const  uint32_t ITATBCTR0;               
N  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
X  volatile const  uint32_t FIFO1;                   
N  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
X  volatile uint32_t ITCTRL;                  
N        uint32_t RESERVED5[39U];
N  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
X  volatile uint32_t CLAIMSET;                
N  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
X  volatile uint32_t CLAIMCLR;                
N        uint32_t RESERVED7[8U];
N  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
X  volatile const  uint32_t DEVID;                   
N  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
X  volatile const  uint32_t DEVTYPE;                 
N} TPI_Type;
N
N/* TPI Asynchronous Clock Prescaler Register Definitions */
N#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
N#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
N
N/* TPI Selected Pin Protocol Register Definitions */
N#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
N#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
N
N/* TPI Formatter and Flush Status Register Definitions */
N#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
N#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
N
N#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
N#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
N
N#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
N#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
N
N#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
N#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
N
N/* TPI Formatter and Flush Control Register Definitions */
N#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
N#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
N
N#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
N#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
N
N/* TPI TRIGGER Register Definitions */
N#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
N#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
N
N/* TPI Integration ETM Data Register Definitions (FIFO0) */
N#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
N#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
N
N#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
N#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
N
N#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
N#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
N
N#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
N#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
N
N#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
N#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
N
N#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
N#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
N
N#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
N#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
N
N/* TPI ITATBCTR2 Register Definitions */
N#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
N#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
N
N/* TPI Integration ITM Data Register Definitions (FIFO1) */
N#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
N#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
N
N#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
N#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
N
N#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
N#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
N
N#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
N#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
N
N#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
N#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
N
N#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
N#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
N
N#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
N#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
N
N/* TPI ITATBCTR0 Register Definitions */
N#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
N#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
N
N/* TPI Integration Mode Control Register Definitions */
N#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
N#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
N
N/* TPI DEVID Register Definitions */
N#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
N#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
N
N#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
N#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
N
N#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
N#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
N
N#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
N#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
N
N#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
N#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
N
N#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
N#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
N
N/* TPI DEVTYPE Register Definitions */
N#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
N#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
N
N#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
N#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
N
N/*@}*/ /* end of group CMSIS_TPI */
N
N
N#if (__MPU_PRESENT == 1U)
X#if (0 == 1U)
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
S  \brief    Type definitions for the Memory Protection Unit (MPU)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Memory Protection Unit (MPU).
S */
Stypedef struct
S{
S  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
S  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
S  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
S  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
S  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
S  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
S  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
S  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
S} MPU_Type;
S
S/* MPU Type Register Definitions */
S#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
S#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
S
S#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
S#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
S
S#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
S#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
S
S/* MPU Control Register Definitions */
S#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
S#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
S
S#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
S#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
S
S#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
S#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
S
S/* MPU Region Number Register Definitions */
S#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
S#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
S
S/* MPU Region Base Address Register Definitions */
S#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
S#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
S
S#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
S#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
S
S#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
S#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
S
S/* MPU Region Attribute and Size Register Definitions */
S#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
S#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
S
S#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
S#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
S
S#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
S#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
S
S#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
S#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
S
S#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
S#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
S
S#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
S#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
S
S#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
S#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
S
S#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
S#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
S
S#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
S#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
S
S#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
S#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
S
S/*@} end of group CMSIS_MPU */
N#endif
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
N  \brief    Type definitions for the Core Debug Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Core Debug Register (CoreDebug).
N */
Ntypedef struct
N{
N  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
X  volatile uint32_t DHCSR;                   
N  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
X  volatile  uint32_t DCRSR;                   
N  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
X  volatile uint32_t DCRDR;                   
N  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
X  volatile uint32_t DEMCR;                   
N} CoreDebug_Type;
N
N/* Debug Halting Control and Status Register Definitions */
N#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
N#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
N
N#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
N#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
N
N#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
N#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
N
N#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
N#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
N
N#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
N#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
N
N#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
N#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
N
N#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
N#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
N
N#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
N#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
N
N#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
N#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
N
N#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
N#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
N
N#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
N#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
N
N#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
N#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
N
N/* Debug Core Register Selector Register Definitions */
N#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
N#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
N
N#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
N#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
N
N/* Debug Exception and Monitor Control Register Definitions */
N#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
N#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
N
N#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
N#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
N
N#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
N#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
N
N#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
N#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
N
N#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
N#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
N
N#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
N#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
N
N#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
N#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
N
N#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
N#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
N
N#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
N#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
N
N#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
N#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
N
N#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
N#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
N
N#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
N#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
N
N#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
N#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
N
N/*@} end of group CMSIS_CoreDebug */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_bitfield     Core register bit field macros
N  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
N  @{
N */
N
N/**
N  \brief   Mask and shift a bit field value for use in a register bit range.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of the bit field.
N  \return           Masked and shifted value.
N*/
N#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
N
N/**
N  \brief     Mask and shift a register value to extract a bit filed value.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of register.
N  \return           Masked and shifted bit field value.
N*/
N#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
N
N/*@} end of group CMSIS_core_bitfield */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_base     Core Definitions
N  \brief      Definitions for base addresses, unions, and structures.
N  @{
N */
N
N/* Memory mapping of Cortex-M3 Hardware */
N#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
N#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
N#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
N#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
N#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
N#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
N#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
N#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
N
N#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
N#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
N#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
N#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
N#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
N#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
N#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
N#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
N
N#if (__MPU_PRESENT == 1U)
X#if (0 == 1U)
S  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
S  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
N#endif
N
N/*@} */
N
N
N
N/*******************************************************************************
N *                Hardware Abstraction Layer
N  Core Function Interface contains:
N  - Core NVIC Functions
N  - Core SysTick Functions
N  - Core Debug Functions
N  - Core Register Access Functions
N ******************************************************************************/
N/**
N  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
N*/
N
N
N
N/* ##########################   NVIC functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
N  \brief    Functions that manage interrupts and exceptions via the NVIC.
N  @{
N */
N
N/**
N  \brief   Set Priority Grouping
N  \details Sets the priority grouping field using the required unlock sequence.
N           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
N           Only values from 0..7 are used.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]      PriorityGroup  Priority grouping field.
N */
N__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Xstatic __inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
N{
N  uint32_t reg_value;
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
N
N  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
X  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
N  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
X  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
N  reg_value  =  (reg_value                                   |
N                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
X                ((uint32_t)0x5FAUL << 16U) |
N                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
N  SCB->AIRCR =  reg_value;
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
N}
N
N
N/**
N  \brief   Get Priority Grouping
N  \details Reads the priority grouping field from the NVIC Interrupt Controller.
N  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
N */
N__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Xstatic __inline uint32_t NVIC_GetPriorityGrouping(void)
N{
N  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
X  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
N}
N
N
N/**
N  \brief   Enable External Interrupt
N  \details Enables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_EnableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Disable External Interrupt
N  \details Disables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_DisableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Pending Interrupt
N  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not pending.
N  \return             1  Interrupt status is pending.
N */
N__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Pending Interrupt
N  \details Sets the pending bit of an external interrupt.
N  \param [in]      IRQn  Interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Clear Pending Interrupt
N  \details Clears the pending bit of an external interrupt.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Active Interrupt
N  \details Reads the active register in NVIC and returns the active bit.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not active.
N  \return             1  Interrupt status is active.
N */
N__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Interrupt Priority
N  \details Sets the priority of an interrupt.
N  \note    The priority cannot be set for every core interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \param [in]  priority  Priority to set.
N */
N__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Xstatic __inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
N{
N  if ((int32_t)(IRQn) < 0)
N  {
N    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 4)) & (uint32_t)0xFFUL);
N  }
N  else
N  {
N    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - 4)) & (uint32_t)0xFFUL);
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Priority
N  \details Reads the priority of an interrupt.
N           The interrupt number can be positive to specify an external (device specific) interrupt,
N           or negative to specify an internal (core) interrupt.
N  \param [in]   IRQn  Interrupt number.
N  \return             Interrupt Priority.
N                      Value is aligned automatically to the implemented priority bits of the microcontroller.
N */
N__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
N{
N
N  if ((int32_t)(IRQn) < 0)
N  {
N    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 4)));
N  }
N  else
N  {
N    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - 4)));
N  }
N}
N
N
N/**
N  \brief   Encode Priority
N  \details Encodes the priority for an interrupt with the given priority group,
N           preemptive priority value, and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]     PriorityGroup  Used priority group.
N  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
N  \param [in]       SubPriority  Subpriority value (starting from 0).
N  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
N */
N__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Xstatic __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4)) ? (uint32_t)(4) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4));
N
N  return (
N           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
N           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
N         );
N}
N
N
N/**
N  \brief   Decode Priority
N  \details Decodes an interrupt priority value with a given priority group to
N           preemptive priority value and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
N  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
N  \param [in]     PriorityGroup  Used priority group.
N  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
N  \param [out]     pSubPriority  Subpriority value (starting from 0).
N */
N__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
Xstatic __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4)) ? (uint32_t)(4) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4));
N
N  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
N  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
N}
N
N
N/**
N  \brief   System Reset
N  \details Initiates a system reset request to reset the MCU.
N */
N__STATIC_INLINE void NVIC_SystemReset(void)
Xstatic __inline void NVIC_SystemReset(void)
N{
N  __DSB();                                                          /* Ensure all outstanding memory accesses included
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                          
N                                                                       buffered write are completed before reset */
N  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
N                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
X                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
N                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
X                            (1UL << 2U)    );          
N  __DSB();                                                          /* Ensure completion of memory access */
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                           
N
N  for(;;)                                                           /* wait until reset */
N  {
N    __NOP();
X    __nop();
N  }
N}
N
N/*@} end of CMSIS_Core_NVICFunctions */
N
N
N
N/* ##################################    SysTick function  ############################################ */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
N  \brief    Functions that configure the System.
N  @{
N */
N
N#if (__Vendor_SysTickConfig == 0U)
X#if (0 == 0U)
N
N/**
N  \brief   System Tick Configuration
N  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
N           Counter is in free running mode to generate periodic interrupts.
N  \param [in]  ticks  Number of ticks between two interrupts.
N  \return          0  Function succeeded.
N  \return          1  Function failed.
N  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
N           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
N           must contain a vendor-specific implementation of this function.
N */
N__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Xstatic __inline uint32_t SysTick_Config(uint32_t ticks)
N{
N  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
X  if ((ticks - 1UL) > (0xFFFFFFUL ))
N  {
N    return (1UL);                                                   /* Reload value impossible */
N  }
N
N  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
N  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
X  NVIC_SetPriority (SysTick_IRQn, (1UL << 4) - 1UL);  
N  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
N  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
N                   SysTick_CTRL_TICKINT_Msk   |
X                   (1UL << 1U)   |
N                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
X                   (1UL );                          
N  return (0UL);                                                     /* Function successful */
N}
N
N#endif
N
N/*@} end of CMSIS_Core_SysTickFunctions */
N
N
N
N/* ##################################### Debug In/Output function ########################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_core_DebugFunctions ITM Functions
N  \brief    Functions that access the ITM debug interface.
N  @{
N */
N
Nextern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
N#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
N
N
N/**
N  \brief   ITM Send Character
N  \details Transmits a character via the ITM channel 0, and
N           \li Just returns when no debugger is connected that has booked the output.
N           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
N  \param [in]     ch  Character to transmit.
N  \returns            Character to transmit.
N */
N__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Xstatic __inline uint32_t ITM_SendChar (uint32_t ch)
N{
N  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
X  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
N      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
X      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
N  {
N    while (ITM->PORT[0U].u32 == 0UL)
X    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
N    {
N      __NOP();
X      __nop();
N    }
N    ITM->PORT[0U].u8 = (uint8_t)ch;
X    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
N  }
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Receive Character
N  \details Inputs a character via the external variable \ref ITM_RxBuffer.
N  \return             Received character.
N  \return         -1  No character pending.
N */
N__STATIC_INLINE int32_t ITM_ReceiveChar (void)
Xstatic __inline int32_t ITM_ReceiveChar (void)
N{
N  int32_t ch = -1;                           /* no character available */
N
N  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer != 0x5AA55AA5U)
N  {
N    ch = ITM_RxBuffer;
N    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
X    ITM_RxBuffer = 0x5AA55AA5U;        
N  }
N
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Check Character
N  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
N  \return          0  No character available.
N  \return          1  Character available.
N */
N__STATIC_INLINE int32_t ITM_CheckChar (void)
Xstatic __inline int32_t ITM_CheckChar (void)
N{
N
N  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer == 0x5AA55AA5U)
N  {
N    return (0);                              /* no character available */
N  }
N  else
N  {
N    return (1);                              /*    character available */
N  }
N}
N
N/*@} end of CMSIS_core_DebugFunctions */
N
N
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM3_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 143 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f101xb.h" 2
N#include "system_stm32f1xx.h"
L 1 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\system_stm32f1xx.h" 1
N/**
N  ******************************************************************************
N  * @file    system_stm32f10x.h
N  * @author  MCD Application Team
N  * @version V4.1.0
N  * @date    29-April-2016
N  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f10x_system
N  * @{
N  */  
N  
N/**
N  * @brief Define to prevent recursive inclusion
N  */
N#ifndef __SYSTEM_STM32F10X_H
N#define __SYSTEM_STM32F10X_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif 
N
N/** @addtogroup STM32F10x_System_Includes
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup STM32F10x_System_Exported_types
N  * @{
N  */
N
Nextern uint32_t SystemCoreClock;          /*!< System Clock Frequency (Core Clock) */
Nextern const uint8_t  AHBPrescTable[16];  /*!< AHB prescalers table values */
Nextern const uint8_t  APBPrescTable[8];   /*!< APB prescalers table values */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Constants
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Macros
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Functions
N  * @{
N  */
N  
Nextern void SystemInit(void);
Nextern void SystemCoreClockUpdate(void);
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /*__SYSTEM_STM32F10X_H */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */  
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 144 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f101xb.h" 2
N#include <stdint.h>
N
N/** @addtogroup Peripheral_registers_structures
N  * @{
N  */   
N
N/** 
N  * @brief Analog to Digital Converter  
N  */
N
Ntypedef struct
N{
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t SMPR1;
X  volatile uint32_t SMPR1;
N  __IO uint32_t SMPR2;
X  volatile uint32_t SMPR2;
N  __IO uint32_t JOFR1;
X  volatile uint32_t JOFR1;
N  __IO uint32_t JOFR2;
X  volatile uint32_t JOFR2;
N  __IO uint32_t JOFR3;
X  volatile uint32_t JOFR3;
N  __IO uint32_t JOFR4;
X  volatile uint32_t JOFR4;
N  __IO uint32_t HTR;
X  volatile uint32_t HTR;
N  __IO uint32_t LTR;
X  volatile uint32_t LTR;
N  __IO uint32_t SQR1;
X  volatile uint32_t SQR1;
N  __IO uint32_t SQR2;
X  volatile uint32_t SQR2;
N  __IO uint32_t SQR3;
X  volatile uint32_t SQR3;
N  __IO uint32_t JSQR;
X  volatile uint32_t JSQR;
N  __IO uint32_t JDR1;
X  volatile uint32_t JDR1;
N  __IO uint32_t JDR2;
X  volatile uint32_t JDR2;
N  __IO uint32_t JDR3;
X  volatile uint32_t JDR3;
N  __IO uint32_t JDR4;
X  volatile uint32_t JDR4;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N} ADC_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t SR;               /*!< ADC status register,    used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address         */
X  volatile uint32_t SR;                
N  __IO uint32_t CR1;              /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04  */
X  volatile uint32_t CR1;               
N  __IO uint32_t CR2;              /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08  */
X  volatile uint32_t CR2;               
N  uint32_t  RESERVED[16];
N  __IO uint32_t DR;               /*!< ADC data register,      used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C  */
X  volatile uint32_t DR;                
N} ADC_Common_TypeDef;
N
N/** 
N  * @brief Backup Registers  
N  */
N
Ntypedef struct
N{
N  uint32_t  RESERVED0;
N  __IO uint32_t DR1;
X  volatile uint32_t DR1;
N  __IO uint32_t DR2;
X  volatile uint32_t DR2;
N  __IO uint32_t DR3;
X  volatile uint32_t DR3;
N  __IO uint32_t DR4;
X  volatile uint32_t DR4;
N  __IO uint32_t DR5;
X  volatile uint32_t DR5;
N  __IO uint32_t DR6;
X  volatile uint32_t DR6;
N  __IO uint32_t DR7;
X  volatile uint32_t DR7;
N  __IO uint32_t DR8;
X  volatile uint32_t DR8;
N  __IO uint32_t DR9;
X  volatile uint32_t DR9;
N  __IO uint32_t DR10;
X  volatile uint32_t DR10;
N  __IO uint32_t RTCCR;
X  volatile uint32_t RTCCR;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N} BKP_TypeDef;
N  
N
N/** 
N  * @brief CRC calculation unit 
N  */
N
Ntypedef struct
N{
N  __IO uint32_t DR;           /*!< CRC Data register,                           Address offset: 0x00 */
X  volatile uint32_t DR;            
N  __IO uint8_t  IDR;          /*!< CRC Independent data register,               Address offset: 0x04 */
X  volatile uint8_t  IDR;           
N  uint8_t       RESERVED0;    /*!< Reserved,                                    Address offset: 0x05 */
N  uint16_t      RESERVED1;    /*!< Reserved,                                    Address offset: 0x06 */  
N  __IO uint32_t CR;           /*!< CRC Control register,                        Address offset: 0x08 */ 
X  volatile uint32_t CR;             
N} CRC_TypeDef;
N
N
N/** 
N  * @brief Debug MCU
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IDCODE;
X  volatile uint32_t IDCODE;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N}DBGMCU_TypeDef;
N
N/** 
N  * @brief DMA Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CCR;
X  volatile uint32_t CCR;
N  __IO uint32_t CNDTR;
X  volatile uint32_t CNDTR;
N  __IO uint32_t CPAR;
X  volatile uint32_t CPAR;
N  __IO uint32_t CMAR;
X  volatile uint32_t CMAR;
N} DMA_Channel_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t ISR;
X  volatile uint32_t ISR;
N  __IO uint32_t IFCR;
X  volatile uint32_t IFCR;
N} DMA_TypeDef;
N
N
N
N/** 
N  * @brief External Interrupt/Event Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IMR;
X  volatile uint32_t IMR;
N  __IO uint32_t EMR;
X  volatile uint32_t EMR;
N  __IO uint32_t RTSR;
X  volatile uint32_t RTSR;
N  __IO uint32_t FTSR;
X  volatile uint32_t FTSR;
N  __IO uint32_t SWIER;
X  volatile uint32_t SWIER;
N  __IO uint32_t PR;
X  volatile uint32_t PR;
N} EXTI_TypeDef;
N
N/** 
N  * @brief FLASH Registers
N  */
N
Ntypedef struct
N{
N  __IO uint32_t ACR;
X  volatile uint32_t ACR;
N  __IO uint32_t KEYR;
X  volatile uint32_t KEYR;
N  __IO uint32_t OPTKEYR;
X  volatile uint32_t OPTKEYR;
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t AR;
X  volatile uint32_t AR;
N  __IO uint32_t RESERVED;
X  volatile uint32_t RESERVED;
N  __IO uint32_t OBR;
X  volatile uint32_t OBR;
N  __IO uint32_t WRPR;
X  volatile uint32_t WRPR;
N} FLASH_TypeDef;
N
N/** 
N  * @brief Option Bytes Registers
N  */
N  
Ntypedef struct
N{
N  __IO uint16_t RDP;
X  volatile uint16_t RDP;
N  __IO uint16_t USER;
X  volatile uint16_t USER;
N  __IO uint16_t Data0;
X  volatile uint16_t Data0;
N  __IO uint16_t Data1;
X  volatile uint16_t Data1;
N  __IO uint16_t WRP0;
X  volatile uint16_t WRP0;
N  __IO uint16_t WRP1;
X  volatile uint16_t WRP1;
N  __IO uint16_t WRP2;
X  volatile uint16_t WRP2;
N  __IO uint16_t WRP3;
X  volatile uint16_t WRP3;
N} OB_TypeDef;
N
N/** 
N  * @brief General Purpose I/O
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CRL;
X  volatile uint32_t CRL;
N  __IO uint32_t CRH;
X  volatile uint32_t CRH;
N  __IO uint32_t IDR;
X  volatile uint32_t IDR;
N  __IO uint32_t ODR;
X  volatile uint32_t ODR;
N  __IO uint32_t BSRR;
X  volatile uint32_t BSRR;
N  __IO uint32_t BRR;
X  volatile uint32_t BRR;
N  __IO uint32_t LCKR;
X  volatile uint32_t LCKR;
N} GPIO_TypeDef;
N
N/** 
N  * @brief Alternate Function I/O
N  */
N
Ntypedef struct
N{
N  __IO uint32_t EVCR;
X  volatile uint32_t EVCR;
N  __IO uint32_t MAPR;
X  volatile uint32_t MAPR;
N  __IO uint32_t EXTICR[4];
X  volatile uint32_t EXTICR[4];
N  uint32_t RESERVED0;
N  __IO uint32_t MAPR2;  
X  volatile uint32_t MAPR2;  
N} AFIO_TypeDef;
N/** 
N  * @brief Inter Integrated Circuit Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t OAR1;
X  volatile uint32_t OAR1;
N  __IO uint32_t OAR2;
X  volatile uint32_t OAR2;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N  __IO uint32_t SR1;
X  volatile uint32_t SR1;
N  __IO uint32_t SR2;
X  volatile uint32_t SR2;
N  __IO uint32_t CCR;
X  volatile uint32_t CCR;
N  __IO uint32_t TRISE;
X  volatile uint32_t TRISE;
N} I2C_TypeDef;
N
N/** 
N  * @brief Independent WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t KR;           /*!< Key register,                                Address offset: 0x00 */
X  volatile uint32_t KR;            
N  __IO uint32_t PR;           /*!< Prescaler register,                          Address offset: 0x04 */
X  volatile uint32_t PR;            
N  __IO uint32_t RLR;          /*!< Reload register,                             Address offset: 0x08 */
X  volatile uint32_t RLR;           
N  __IO uint32_t SR;           /*!< Status register,                             Address offset: 0x0C */
X  volatile uint32_t SR;            
N} IWDG_TypeDef;
N
N/** 
N  * @brief Power Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N} PWR_TypeDef;
N
N/** 
N  * @brief Reset and Clock Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CFGR;
X  volatile uint32_t CFGR;
N  __IO uint32_t CIR;
X  volatile uint32_t CIR;
N  __IO uint32_t APB2RSTR;
X  volatile uint32_t APB2RSTR;
N  __IO uint32_t APB1RSTR;
X  volatile uint32_t APB1RSTR;
N  __IO uint32_t AHBENR;
X  volatile uint32_t AHBENR;
N  __IO uint32_t APB2ENR;
X  volatile uint32_t APB2ENR;
N  __IO uint32_t APB1ENR;
X  volatile uint32_t APB1ENR;
N  __IO uint32_t BDCR;
X  volatile uint32_t BDCR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N
N
N} RCC_TypeDef;
N
N/** 
N  * @brief Real-Time Clock
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CRH;
X  volatile uint32_t CRH;
N  __IO uint32_t CRL;
X  volatile uint32_t CRL;
N  __IO uint32_t PRLH;
X  volatile uint32_t PRLH;
N  __IO uint32_t PRLL;
X  volatile uint32_t PRLL;
N  __IO uint32_t DIVH;
X  volatile uint32_t DIVH;
N  __IO uint32_t DIVL;
X  volatile uint32_t DIVL;
N  __IO uint32_t CNTH;
X  volatile uint32_t CNTH;
N  __IO uint32_t CNTL;
X  volatile uint32_t CNTL;
N  __IO uint32_t ALRH;
X  volatile uint32_t ALRH;
N  __IO uint32_t ALRL;
X  volatile uint32_t ALRL;
N} RTC_TypeDef;
N
N/** 
N  * @brief SD host Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t POWER;
X  volatile uint32_t POWER;
N  __IO uint32_t CLKCR;
X  volatile uint32_t CLKCR;
N  __IO uint32_t ARG;
X  volatile uint32_t ARG;
N  __IO uint32_t CMD;
X  volatile uint32_t CMD;
N  __I uint32_t RESPCMD;
X  volatile const uint32_t RESPCMD;
N  __I uint32_t RESP1;
X  volatile const uint32_t RESP1;
N  __I uint32_t RESP2;
X  volatile const uint32_t RESP2;
N  __I uint32_t RESP3;
X  volatile const uint32_t RESP3;
N  __I uint32_t RESP4;
X  volatile const uint32_t RESP4;
N  __IO uint32_t DTIMER;
X  volatile uint32_t DTIMER;
N  __IO uint32_t DLEN;
X  volatile uint32_t DLEN;
N  __IO uint32_t DCTRL;
X  volatile uint32_t DCTRL;
N  __I uint32_t DCOUNT;
X  volatile const uint32_t DCOUNT;
N  __I uint32_t STA;
X  volatile const uint32_t STA;
N  __IO uint32_t ICR;
X  volatile uint32_t ICR;
N  __IO uint32_t MASK;
X  volatile uint32_t MASK;
N  uint32_t  RESERVED0[2];
N  __I uint32_t FIFOCNT;
X  volatile const uint32_t FIFOCNT;
N  uint32_t  RESERVED1[13];
N  __IO uint32_t FIFO;
X  volatile uint32_t FIFO;
N} SDIO_TypeDef;
N
N/** 
N  * @brief Serial Peripheral Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N  __IO uint32_t CRCPR;
X  volatile uint32_t CRCPR;
N  __IO uint32_t RXCRCR;
X  volatile uint32_t RXCRCR;
N  __IO uint32_t TXCRCR;
X  volatile uint32_t TXCRCR;
N  __IO uint32_t I2SCFGR;
X  volatile uint32_t I2SCFGR;
N} SPI_TypeDef;
N
N/**
N  * @brief TIM Timers
N  */
Ntypedef struct
N{
N  __IO uint32_t CR1;             /*!< TIM control register 1,                      Address offset: 0x00 */
X  volatile uint32_t CR1;              
N  __IO uint32_t CR2;             /*!< TIM control register 2,                      Address offset: 0x04 */
X  volatile uint32_t CR2;              
N  __IO uint32_t SMCR;            /*!< TIM slave Mode Control register,             Address offset: 0x08 */
X  volatile uint32_t SMCR;             
N  __IO uint32_t DIER;            /*!< TIM DMA/interrupt enable register,           Address offset: 0x0C */
X  volatile uint32_t DIER;             
N  __IO uint32_t SR;              /*!< TIM status register,                         Address offset: 0x10 */
X  volatile uint32_t SR;               
N  __IO uint32_t EGR;             /*!< TIM event generation register,               Address offset: 0x14 */
X  volatile uint32_t EGR;              
N  __IO uint32_t CCMR1;           /*!< TIM  capture/compare mode register 1,        Address offset: 0x18 */
X  volatile uint32_t CCMR1;            
N  __IO uint32_t CCMR2;           /*!< TIM  capture/compare mode register 2,        Address offset: 0x1C */
X  volatile uint32_t CCMR2;            
N  __IO uint32_t CCER;            /*!< TIM capture/compare enable register,         Address offset: 0x20 */
X  volatile uint32_t CCER;             
N  __IO uint32_t CNT;             /*!< TIM counter register,                        Address offset: 0x24 */
X  volatile uint32_t CNT;              
N  __IO uint32_t PSC;             /*!< TIM prescaler register,                      Address offset: 0x28 */
X  volatile uint32_t PSC;              
N  __IO uint32_t ARR;             /*!< TIM auto-reload register,                    Address offset: 0x2C */
X  volatile uint32_t ARR;              
N  __IO uint32_t RCR;             /*!< TIM  repetition counter register,            Address offset: 0x30 */
X  volatile uint32_t RCR;              
N  __IO uint32_t CCR1;            /*!< TIM capture/compare register 1,              Address offset: 0x34 */
X  volatile uint32_t CCR1;             
N  __IO uint32_t CCR2;            /*!< TIM capture/compare register 2,              Address offset: 0x38 */
X  volatile uint32_t CCR2;             
N  __IO uint32_t CCR3;            /*!< TIM capture/compare register 3,              Address offset: 0x3C */
X  volatile uint32_t CCR3;             
N  __IO uint32_t CCR4;            /*!< TIM capture/compare register 4,              Address offset: 0x40 */
X  volatile uint32_t CCR4;             
N  __IO uint32_t BDTR;            /*!< TIM break and dead-time register,            Address offset: 0x44 */
X  volatile uint32_t BDTR;             
N  __IO uint32_t DCR;             /*!< TIM DMA control register,                    Address offset: 0x48 */
X  volatile uint32_t DCR;              
N  __IO uint32_t DMAR;            /*!< TIM DMA address for full transfer register,  Address offset: 0x4C */
X  volatile uint32_t DMAR;             
N  __IO uint32_t OR;              /*!< TIM option register,                         Address offset: 0x50 */
X  volatile uint32_t OR;               
N}TIM_TypeDef;
N
N
N/** 
N  * @brief Universal Synchronous Asynchronous Receiver Transmitter
N  */
N 
Ntypedef struct
N{
N  __IO uint32_t SR;         /*!< USART Status register,                   Address offset: 0x00 */
X  volatile uint32_t SR;          
N  __IO uint32_t DR;         /*!< USART Data register,                     Address offset: 0x04 */
X  volatile uint32_t DR;          
N  __IO uint32_t BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
X  volatile uint32_t BRR;         
N  __IO uint32_t CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
X  volatile uint32_t CR1;         
N  __IO uint32_t CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
X  volatile uint32_t CR2;         
N  __IO uint32_t CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
X  volatile uint32_t CR3;         
N  __IO uint32_t GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
X  volatile uint32_t GTPR;        
N} USART_TypeDef;
N
N
N
N/** 
N  * @brief Window WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
X  volatile uint32_t CR;    
N  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
X  volatile uint32_t CFR;   
N  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
X  volatile uint32_t SR;    
N} WWDG_TypeDef;
N
N/**
N  * @}
N  */
N  
N/** @addtogroup Peripheral_memory_map
N  * @{
N  */
N
N
N#define FLASH_BASE            ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */
N#define FLASH_BANK1_END       ((uint32_t)0x0801FFFF) /*!< FLASH END address of bank1 */
N#define SRAM_BASE             ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */
N#define PERIPH_BASE           ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
N
N#define SRAM_BB_BASE          ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */
N#define PERIPH_BB_BASE        ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
N
N
N/*!< Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)
N#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)
N
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)
N#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)
N#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)
N#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)
N#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)
N#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)
N#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)
N#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)
N
N#define SDIO_BASE             (PERIPH_BASE + 0x18000)
N
N#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)
N#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)
N#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)
N#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)
N#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)
N#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)
N#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)
N#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)
N#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)
N#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)
N
N#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */
N#define FLASHSIZE_BASE        ((uint32_t)0x1FFFF7E0)    /*!< FLASH Size register base address */
N#define UID_BASE              ((uint32_t)0x1FFFF7E8)    /*!< Unique device ID register base address */
N#define OB_BASE               ((uint32_t)0x1FFFF800)    /*!< Flash Option Bytes base address */
N
N
N
N#define DBGMCU_BASE          ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
N
N
N
N/**
N  * @}
N  */
N  
N/** @addtogroup Peripheral_declaration
N  * @{
N  */  
N
N#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
N#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
N#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
N#define RTC                 ((RTC_TypeDef *) RTC_BASE)
N#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
N#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
N#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
N#define USART2              ((USART_TypeDef *) USART2_BASE)
N#define USART3              ((USART_TypeDef *) USART3_BASE)
N#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
N#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
N#define BKP                 ((BKP_TypeDef *) BKP_BASE)
N#define PWR                 ((PWR_TypeDef *) PWR_BASE)
N#define AFIO                ((AFIO_TypeDef *) AFIO_BASE)
N#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
N#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
N#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
N#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
N#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
N#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
N#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
N#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_BASE)
N#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
N#define USART1              ((USART_TypeDef *) USART1_BASE)
N#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
N#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
N#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
N#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
N#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
N#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
N#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
N#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
N#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
N#define RCC                 ((RCC_TypeDef *) RCC_BASE)
N#define CRC                 ((CRC_TypeDef *) CRC_BASE)
N#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
N#define OB                  ((OB_TypeDef *) OB_BASE)
N#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
N
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_constants
N  * @{
N  */
N  
N  /** @addtogroup Peripheral_Registers_Bits_Definition
N  * @{
N  */
N    
N/******************************************************************************/
N/*                         Peripheral Registers_Bits_Definition               */
N/******************************************************************************/
N
N/******************************************************************************/
N/*                                                                            */
N/*                       CRC calculation unit (CRC)                           */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for CRC_DR register  *********************/
N#define CRC_DR_DR_Pos                       (0U)                               
N#define CRC_DR_DR_Msk                       (0xFFFFFFFFU << CRC_DR_DR_Pos)     /*!< 0xFFFFFFFF */
N#define CRC_DR_DR                           CRC_DR_DR_Msk                      /*!< Data register bits */
N
N/*******************  Bit definition for CRC_IDR register  ********************/
N#define CRC_IDR_IDR_Pos                     (0U)                               
N#define CRC_IDR_IDR_Msk                     (0xFFU << CRC_IDR_IDR_Pos)         /*!< 0x000000FF */
N#define CRC_IDR_IDR                         CRC_IDR_IDR_Msk                    /*!< General-purpose 8-bit data register bits */
N
N/********************  Bit definition for CRC_CR register  ********************/
N#define CRC_CR_RESET_Pos                    (0U)                               
N#define CRC_CR_RESET_Msk                    (0x1U << CRC_CR_RESET_Pos)         /*!< 0x00000001 */
N#define CRC_CR_RESET                        CRC_CR_RESET_Msk                   /*!< RESET bit */
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Power Control                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for PWR_CR register  ********************/
N#define PWR_CR_LPDS_Pos                     (0U)                               
N#define PWR_CR_LPDS_Msk                     (0x1U << PWR_CR_LPDS_Pos)          /*!< 0x00000001 */
N#define PWR_CR_LPDS                         PWR_CR_LPDS_Msk                    /*!< Low-Power Deepsleep */
N#define PWR_CR_PDDS_Pos                     (1U)                               
N#define PWR_CR_PDDS_Msk                     (0x1U << PWR_CR_PDDS_Pos)          /*!< 0x00000002 */
N#define PWR_CR_PDDS                         PWR_CR_PDDS_Msk                    /*!< Power Down Deepsleep */
N#define PWR_CR_CWUF_Pos                     (2U)                               
N#define PWR_CR_CWUF_Msk                     (0x1U << PWR_CR_CWUF_Pos)          /*!< 0x00000004 */
N#define PWR_CR_CWUF                         PWR_CR_CWUF_Msk                    /*!< Clear Wakeup Flag */
N#define PWR_CR_CSBF_Pos                     (3U)                               
N#define PWR_CR_CSBF_Msk                     (0x1U << PWR_CR_CSBF_Pos)          /*!< 0x00000008 */
N#define PWR_CR_CSBF                         PWR_CR_CSBF_Msk                    /*!< Clear Standby Flag */
N#define PWR_CR_PVDE_Pos                     (4U)                               
N#define PWR_CR_PVDE_Msk                     (0x1U << PWR_CR_PVDE_Pos)          /*!< 0x00000010 */
N#define PWR_CR_PVDE                         PWR_CR_PVDE_Msk                    /*!< Power Voltage Detector Enable */
N
N#define PWR_CR_PLS_Pos                      (5U)                               
N#define PWR_CR_PLS_Msk                      (0x7U << PWR_CR_PLS_Pos)           /*!< 0x000000E0 */
N#define PWR_CR_PLS                          PWR_CR_PLS_Msk                     /*!< PLS[2:0] bits (PVD Level Selection) */
N#define PWR_CR_PLS_0                        (0x1U << PWR_CR_PLS_Pos)           /*!< 0x00000020 */
N#define PWR_CR_PLS_1                        (0x2U << PWR_CR_PLS_Pos)           /*!< 0x00000040 */
N#define PWR_CR_PLS_2                        (0x4U << PWR_CR_PLS_Pos)           /*!< 0x00000080 */
N
N/*!< PVD level configuration */
N#define PWR_CR_PLS_2V2                      ((uint32_t)0x00000000)             /*!< PVD level 2.2V */
N#define PWR_CR_PLS_2V3                      ((uint32_t)0x00000020)             /*!< PVD level 2.3V */
N#define PWR_CR_PLS_2V4                      ((uint32_t)0x00000040)             /*!< PVD level 2.4V */
N#define PWR_CR_PLS_2V5                      ((uint32_t)0x00000060)             /*!< PVD level 2.5V */
N#define PWR_CR_PLS_2V6                      ((uint32_t)0x00000080)             /*!< PVD level 2.6V */
N#define PWR_CR_PLS_2V7                      ((uint32_t)0x000000A0)             /*!< PVD level 2.7V */
N#define PWR_CR_PLS_2V8                      ((uint32_t)0x000000C0)             /*!< PVD level 2.8V */
N#define PWR_CR_PLS_2V9                      ((uint32_t)0x000000E0)             /*!< PVD level 2.9V */
N
N#define PWR_CR_DBP_Pos                      (8U)                               
N#define PWR_CR_DBP_Msk                      (0x1U << PWR_CR_DBP_Pos)           /*!< 0x00000100 */
N#define PWR_CR_DBP                          PWR_CR_DBP_Msk                     /*!< Disable Backup Domain write protection */
N
N
N/*******************  Bit definition for PWR_CSR register  ********************/
N#define PWR_CSR_WUF_Pos                     (0U)                               
N#define PWR_CSR_WUF_Msk                     (0x1U << PWR_CSR_WUF_Pos)          /*!< 0x00000001 */
N#define PWR_CSR_WUF                         PWR_CSR_WUF_Msk                    /*!< Wakeup Flag */
N#define PWR_CSR_SBF_Pos                     (1U)                               
N#define PWR_CSR_SBF_Msk                     (0x1U << PWR_CSR_SBF_Pos)          /*!< 0x00000002 */
N#define PWR_CSR_SBF                         PWR_CSR_SBF_Msk                    /*!< Standby Flag */
N#define PWR_CSR_PVDO_Pos                    (2U)                               
N#define PWR_CSR_PVDO_Msk                    (0x1U << PWR_CSR_PVDO_Pos)         /*!< 0x00000004 */
N#define PWR_CSR_PVDO                        PWR_CSR_PVDO_Msk                   /*!< PVD Output */
N#define PWR_CSR_EWUP_Pos                    (8U)                               
N#define PWR_CSR_EWUP_Msk                    (0x1U << PWR_CSR_EWUP_Pos)         /*!< 0x00000100 */
N#define PWR_CSR_EWUP                        PWR_CSR_EWUP_Msk                   /*!< Enable WKUP pin */
N
N/******************************************************************************/
N/*                                                                            */
N/*                            Backup registers                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for BKP_DR1 register  ********************/
N#define BKP_DR1_D_Pos                       (0U)                               
N#define BKP_DR1_D_Msk                       (0xFFFFU << BKP_DR1_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR1_D                           BKP_DR1_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR2 register  ********************/
N#define BKP_DR2_D_Pos                       (0U)                               
N#define BKP_DR2_D_Msk                       (0xFFFFU << BKP_DR2_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR2_D                           BKP_DR2_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR3 register  ********************/
N#define BKP_DR3_D_Pos                       (0U)                               
N#define BKP_DR3_D_Msk                       (0xFFFFU << BKP_DR3_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR3_D                           BKP_DR3_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR4 register  ********************/
N#define BKP_DR4_D_Pos                       (0U)                               
N#define BKP_DR4_D_Msk                       (0xFFFFU << BKP_DR4_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR4_D                           BKP_DR4_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR5 register  ********************/
N#define BKP_DR5_D_Pos                       (0U)                               
N#define BKP_DR5_D_Msk                       (0xFFFFU << BKP_DR5_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR5_D                           BKP_DR5_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR6 register  ********************/
N#define BKP_DR6_D_Pos                       (0U)                               
N#define BKP_DR6_D_Msk                       (0xFFFFU << BKP_DR6_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR6_D                           BKP_DR6_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR7 register  ********************/
N#define BKP_DR7_D_Pos                       (0U)                               
N#define BKP_DR7_D_Msk                       (0xFFFFU << BKP_DR7_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR7_D                           BKP_DR7_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR8 register  ********************/
N#define BKP_DR8_D_Pos                       (0U)                               
N#define BKP_DR8_D_Msk                       (0xFFFFU << BKP_DR8_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR8_D                           BKP_DR8_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR9 register  ********************/
N#define BKP_DR9_D_Pos                       (0U)                               
N#define BKP_DR9_D_Msk                       (0xFFFFU << BKP_DR9_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR9_D                           BKP_DR9_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR10 register  *******************/
N#define BKP_DR10_D_Pos                      (0U)                               
N#define BKP_DR10_D_Msk                      (0xFFFFU << BKP_DR10_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR10_D                          BKP_DR10_D_Msk                     /*!< Backup data */
N
N#define RTC_BKP_NUMBER 10
N
N/******************  Bit definition for BKP_RTCCR register  *******************/
N#define BKP_RTCCR_CAL_Pos                   (0U)                               
N#define BKP_RTCCR_CAL_Msk                   (0x7FU << BKP_RTCCR_CAL_Pos)       /*!< 0x0000007F */
N#define BKP_RTCCR_CAL                       BKP_RTCCR_CAL_Msk                  /*!< Calibration value */
N#define BKP_RTCCR_CCO_Pos                   (7U)                               
N#define BKP_RTCCR_CCO_Msk                   (0x1U << BKP_RTCCR_CCO_Pos)        /*!< 0x00000080 */
N#define BKP_RTCCR_CCO                       BKP_RTCCR_CCO_Msk                  /*!< Calibration Clock Output */
N#define BKP_RTCCR_ASOE_Pos                  (8U)                               
N#define BKP_RTCCR_ASOE_Msk                  (0x1U << BKP_RTCCR_ASOE_Pos)       /*!< 0x00000100 */
N#define BKP_RTCCR_ASOE                      BKP_RTCCR_ASOE_Msk                 /*!< Alarm or Second Output Enable */
N#define BKP_RTCCR_ASOS_Pos                  (9U)                               
N#define BKP_RTCCR_ASOS_Msk                  (0x1U << BKP_RTCCR_ASOS_Pos)       /*!< 0x00000200 */
N#define BKP_RTCCR_ASOS                      BKP_RTCCR_ASOS_Msk                 /*!< Alarm or Second Output Selection */
N
N/********************  Bit definition for BKP_CR register  ********************/
N#define BKP_CR_TPE_Pos                      (0U)                               
N#define BKP_CR_TPE_Msk                      (0x1U << BKP_CR_TPE_Pos)           /*!< 0x00000001 */
N#define BKP_CR_TPE                          BKP_CR_TPE_Msk                     /*!< TAMPER pin enable */
N#define BKP_CR_TPAL_Pos                     (1U)                               
N#define BKP_CR_TPAL_Msk                     (0x1U << BKP_CR_TPAL_Pos)          /*!< 0x00000002 */
N#define BKP_CR_TPAL                         BKP_CR_TPAL_Msk                    /*!< TAMPER pin active level */
N
N/*******************  Bit definition for BKP_CSR register  ********************/
N#define BKP_CSR_CTE_Pos                     (0U)                               
N#define BKP_CSR_CTE_Msk                     (0x1U << BKP_CSR_CTE_Pos)          /*!< 0x00000001 */
N#define BKP_CSR_CTE                         BKP_CSR_CTE_Msk                    /*!< Clear Tamper event */
N#define BKP_CSR_CTI_Pos                     (1U)                               
N#define BKP_CSR_CTI_Msk                     (0x1U << BKP_CSR_CTI_Pos)          /*!< 0x00000002 */
N#define BKP_CSR_CTI                         BKP_CSR_CTI_Msk                    /*!< Clear Tamper Interrupt */
N#define BKP_CSR_TPIE_Pos                    (2U)                               
N#define BKP_CSR_TPIE_Msk                    (0x1U << BKP_CSR_TPIE_Pos)         /*!< 0x00000004 */
N#define BKP_CSR_TPIE                        BKP_CSR_TPIE_Msk                   /*!< TAMPER Pin interrupt enable */
N#define BKP_CSR_TEF_Pos                     (8U)                               
N#define BKP_CSR_TEF_Msk                     (0x1U << BKP_CSR_TEF_Pos)          /*!< 0x00000100 */
N#define BKP_CSR_TEF                         BKP_CSR_TEF_Msk                    /*!< Tamper Event Flag */
N#define BKP_CSR_TIF_Pos                     (9U)                               
N#define BKP_CSR_TIF_Msk                     (0x1U << BKP_CSR_TIF_Pos)          /*!< 0x00000200 */
N#define BKP_CSR_TIF                         BKP_CSR_TIF_Msk                    /*!< Tamper Interrupt Flag */
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Reset and Clock Control                            */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for RCC_CR register  ********************/
N#define RCC_CR_HSION_Pos                     (0U)                              
N#define RCC_CR_HSION_Msk                     (0x1U << RCC_CR_HSION_Pos)        /*!< 0x00000001 */
N#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  /*!< Internal High Speed clock enable */
N#define RCC_CR_HSIRDY_Pos                    (1U)                              
N#define RCC_CR_HSIRDY_Msk                    (0x1U << RCC_CR_HSIRDY_Pos)       /*!< 0x00000002 */
N#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 /*!< Internal High Speed clock ready flag */
N#define RCC_CR_HSITRIM_Pos                   (3U)                              
N#define RCC_CR_HSITRIM_Msk                   (0x1FU << RCC_CR_HSITRIM_Pos)     /*!< 0x000000F8 */
N#define RCC_CR_HSITRIM                       RCC_CR_HSITRIM_Msk                /*!< Internal High Speed clock trimming */
N#define RCC_CR_HSICAL_Pos                    (8U)                              
N#define RCC_CR_HSICAL_Msk                    (0xFFU << RCC_CR_HSICAL_Pos)      /*!< 0x0000FF00 */
N#define RCC_CR_HSICAL                        RCC_CR_HSICAL_Msk                 /*!< Internal High Speed clock Calibration */
N#define RCC_CR_HSEON_Pos                     (16U)                             
N#define RCC_CR_HSEON_Msk                     (0x1U << RCC_CR_HSEON_Pos)        /*!< 0x00010000 */
N#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  /*!< External High Speed clock enable */
N#define RCC_CR_HSERDY_Pos                    (17U)                             
N#define RCC_CR_HSERDY_Msk                    (0x1U << RCC_CR_HSERDY_Pos)       /*!< 0x00020000 */
N#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 /*!< External High Speed clock ready flag */
N#define RCC_CR_HSEBYP_Pos                    (18U)                             
N#define RCC_CR_HSEBYP_Msk                    (0x1U << RCC_CR_HSEBYP_Pos)       /*!< 0x00040000 */
N#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 /*!< External High Speed clock Bypass */
N#define RCC_CR_CSSON_Pos                     (19U)                             
N#define RCC_CR_CSSON_Msk                     (0x1U << RCC_CR_CSSON_Pos)        /*!< 0x00080000 */
N#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  /*!< Clock Security System enable */
N#define RCC_CR_PLLON_Pos                     (24U)                             
N#define RCC_CR_PLLON_Msk                     (0x1U << RCC_CR_PLLON_Pos)        /*!< 0x01000000 */
N#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  /*!< PLL enable */
N#define RCC_CR_PLLRDY_Pos                    (25U)                             
N#define RCC_CR_PLLRDY_Msk                    (0x1U << RCC_CR_PLLRDY_Pos)       /*!< 0x02000000 */
N#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 /*!< PLL clock ready flag */
N
N
N/*******************  Bit definition for RCC_CFGR register  *******************/
N/*!< SW configuration */
N#define RCC_CFGR_SW_Pos                      (0U)                              
N#define RCC_CFGR_SW_Msk                      (0x3U << RCC_CFGR_SW_Pos)         /*!< 0x00000003 */
N#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   /*!< SW[1:0] bits (System clock Switch) */
N#define RCC_CFGR_SW_0                        (0x1U << RCC_CFGR_SW_Pos)         /*!< 0x00000001 */
N#define RCC_CFGR_SW_1                        (0x2U << RCC_CFGR_SW_Pos)         /*!< 0x00000002 */
N
N#define RCC_CFGR_SW_HSI                      ((uint32_t)0x00000000)            /*!< HSI selected as system clock */
N#define RCC_CFGR_SW_HSE                      ((uint32_t)0x00000001)            /*!< HSE selected as system clock */
N#define RCC_CFGR_SW_PLL                      ((uint32_t)0x00000002)            /*!< PLL selected as system clock */
N
N/*!< SWS configuration */
N#define RCC_CFGR_SWS_Pos                     (2U)                              
N#define RCC_CFGR_SWS_Msk                     (0x3U << RCC_CFGR_SWS_Pos)        /*!< 0x0000000C */
N#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  /*!< SWS[1:0] bits (System Clock Switch Status) */
N#define RCC_CFGR_SWS_0                       (0x1U << RCC_CFGR_SWS_Pos)        /*!< 0x00000004 */
N#define RCC_CFGR_SWS_1                       (0x2U << RCC_CFGR_SWS_Pos)        /*!< 0x00000008 */
N
N#define RCC_CFGR_SWS_HSI                     ((uint32_t)0x00000000)            /*!< HSI oscillator used as system clock */
N#define RCC_CFGR_SWS_HSE                     ((uint32_t)0x00000004)            /*!< HSE oscillator used as system clock */
N#define RCC_CFGR_SWS_PLL                     ((uint32_t)0x00000008)            /*!< PLL used as system clock */
N
N/*!< HPRE configuration */
N#define RCC_CFGR_HPRE_Pos                    (4U)                              
N#define RCC_CFGR_HPRE_Msk                    (0xFU << RCC_CFGR_HPRE_Pos)       /*!< 0x000000F0 */
N#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 /*!< HPRE[3:0] bits (AHB prescaler) */
N#define RCC_CFGR_HPRE_0                      (0x1U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000010 */
N#define RCC_CFGR_HPRE_1                      (0x2U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000020 */
N#define RCC_CFGR_HPRE_2                      (0x4U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000040 */
N#define RCC_CFGR_HPRE_3                      (0x8U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000080 */
N
N#define RCC_CFGR_HPRE_DIV1                   ((uint32_t)0x00000000)            /*!< SYSCLK not divided */
N#define RCC_CFGR_HPRE_DIV2                   ((uint32_t)0x00000080)            /*!< SYSCLK divided by 2 */
N#define RCC_CFGR_HPRE_DIV4                   ((uint32_t)0x00000090)            /*!< SYSCLK divided by 4 */
N#define RCC_CFGR_HPRE_DIV8                   ((uint32_t)0x000000A0)            /*!< SYSCLK divided by 8 */
N#define RCC_CFGR_HPRE_DIV16                  ((uint32_t)0x000000B0)            /*!< SYSCLK divided by 16 */
N#define RCC_CFGR_HPRE_DIV64                  ((uint32_t)0x000000C0)            /*!< SYSCLK divided by 64 */
N#define RCC_CFGR_HPRE_DIV128                 ((uint32_t)0x000000D0)            /*!< SYSCLK divided by 128 */
N#define RCC_CFGR_HPRE_DIV256                 ((uint32_t)0x000000E0)            /*!< SYSCLK divided by 256 */
N#define RCC_CFGR_HPRE_DIV512                 ((uint32_t)0x000000F0)            /*!< SYSCLK divided by 512 */
N
N/*!< PPRE1 configuration */
N#define RCC_CFGR_PPRE1_Pos                   (8U)                              
N#define RCC_CFGR_PPRE1_Msk                   (0x7U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000700 */
N#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                /*!< PRE1[2:0] bits (APB1 prescaler) */
N#define RCC_CFGR_PPRE1_0                     (0x1U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000100 */
N#define RCC_CFGR_PPRE1_1                     (0x2U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000200 */
N#define RCC_CFGR_PPRE1_2                     (0x4U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000400 */
N
N#define RCC_CFGR_PPRE1_DIV1                  ((uint32_t)0x00000000)            /*!< HCLK not divided */
N#define RCC_CFGR_PPRE1_DIV2                  ((uint32_t)0x00000400)            /*!< HCLK divided by 2 */
N#define RCC_CFGR_PPRE1_DIV4                  ((uint32_t)0x00000500)            /*!< HCLK divided by 4 */
N#define RCC_CFGR_PPRE1_DIV8                  ((uint32_t)0x00000600)            /*!< HCLK divided by 8 */
N#define RCC_CFGR_PPRE1_DIV16                 ((uint32_t)0x00000700)            /*!< HCLK divided by 16 */
N
N/*!< PPRE2 configuration */
N#define RCC_CFGR_PPRE2_Pos                   (11U)                             
N#define RCC_CFGR_PPRE2_Msk                   (0x7U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00003800 */
N#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                /*!< PRE2[2:0] bits (APB2 prescaler) */
N#define RCC_CFGR_PPRE2_0                     (0x1U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00000800 */
N#define RCC_CFGR_PPRE2_1                     (0x2U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00001000 */
N#define RCC_CFGR_PPRE2_2                     (0x4U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00002000 */
N
N#define RCC_CFGR_PPRE2_DIV1                  ((uint32_t)0x00000000)            /*!< HCLK not divided */
N#define RCC_CFGR_PPRE2_DIV2                  ((uint32_t)0x00002000)            /*!< HCLK divided by 2 */
N#define RCC_CFGR_PPRE2_DIV4                  ((uint32_t)0x00002800)            /*!< HCLK divided by 4 */
N#define RCC_CFGR_PPRE2_DIV8                  ((uint32_t)0x00003000)            /*!< HCLK divided by 8 */
N#define RCC_CFGR_PPRE2_DIV16                 ((uint32_t)0x00003800)            /*!< HCLK divided by 16 */
N
N/*!< ADCPPRE configuration */
N#define RCC_CFGR_ADCPRE_Pos                  (14U)                             
N#define RCC_CFGR_ADCPRE_Msk                  (0x3U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x0000C000 */
N#define RCC_CFGR_ADCPRE                      RCC_CFGR_ADCPRE_Msk               /*!< ADCPRE[1:0] bits (ADC prescaler) */
N#define RCC_CFGR_ADCPRE_0                    (0x1U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x00004000 */
N#define RCC_CFGR_ADCPRE_1                    (0x2U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x00008000 */
N
N#define RCC_CFGR_ADCPRE_DIV2                 ((uint32_t)0x00000000)            /*!< PCLK2 divided by 2 */
N#define RCC_CFGR_ADCPRE_DIV4                 ((uint32_t)0x00004000)            /*!< PCLK2 divided by 4 */
N#define RCC_CFGR_ADCPRE_DIV6                 ((uint32_t)0x00008000)            /*!< PCLK2 divided by 6 */
N#define RCC_CFGR_ADCPRE_DIV8                 ((uint32_t)0x0000C000)            /*!< PCLK2 divided by 8 */
N
N#define RCC_CFGR_PLLSRC_Pos                  (16U)                             
N#define RCC_CFGR_PLLSRC_Msk                  (0x1U << RCC_CFGR_PLLSRC_Pos)     /*!< 0x00010000 */
N#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               /*!< PLL entry clock source */
N
N#define RCC_CFGR_PLLXTPRE_Pos                (17U)                             
N#define RCC_CFGR_PLLXTPRE_Msk                (0x1U << RCC_CFGR_PLLXTPRE_Pos)   /*!< 0x00020000 */
N#define RCC_CFGR_PLLXTPRE                    RCC_CFGR_PLLXTPRE_Msk             /*!< HSE divider for PLL entry */
N
N/*!< PLLMUL configuration */
N#define RCC_CFGR_PLLMULL_Pos                 (18U)                             
N#define RCC_CFGR_PLLMULL_Msk                 (0xFU << RCC_CFGR_PLLMULL_Pos)    /*!< 0x003C0000 */
N#define RCC_CFGR_PLLMULL                     RCC_CFGR_PLLMULL_Msk              /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
N#define RCC_CFGR_PLLMULL_0                   (0x1U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00040000 */
N#define RCC_CFGR_PLLMULL_1                   (0x2U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00080000 */
N#define RCC_CFGR_PLLMULL_2                   (0x4U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00100000 */
N#define RCC_CFGR_PLLMULL_3                   (0x8U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00200000 */
N
N#define RCC_CFGR_PLLXTPRE_HSE                ((uint32_t)0x00000000)            /*!< HSE clock not divided for PLL entry */
N#define RCC_CFGR_PLLXTPRE_HSE_DIV2           ((uint32_t)0x00020000)            /*!< HSE clock divided by 2 for PLL entry */
N
N#define RCC_CFGR_PLLMULL2                    ((uint32_t)0x00000000)            /*!< PLL input clock*2 */
N#define RCC_CFGR_PLLMULL3_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL3_Msk                (0x1U << RCC_CFGR_PLLMULL3_Pos)   /*!< 0x00040000 */
N#define RCC_CFGR_PLLMULL3                    RCC_CFGR_PLLMULL3_Msk             /*!< PLL input clock*3 */
N#define RCC_CFGR_PLLMULL4_Pos                (19U)                             
N#define RCC_CFGR_PLLMULL4_Msk                (0x1U << RCC_CFGR_PLLMULL4_Pos)   /*!< 0x00080000 */
N#define RCC_CFGR_PLLMULL4                    RCC_CFGR_PLLMULL4_Msk             /*!< PLL input clock*4 */
N#define RCC_CFGR_PLLMULL5_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL5_Msk                (0x3U << RCC_CFGR_PLLMULL5_Pos)   /*!< 0x000C0000 */
N#define RCC_CFGR_PLLMULL5                    RCC_CFGR_PLLMULL5_Msk             /*!< PLL input clock*5 */
N#define RCC_CFGR_PLLMULL6_Pos                (20U)                             
N#define RCC_CFGR_PLLMULL6_Msk                (0x1U << RCC_CFGR_PLLMULL6_Pos)   /*!< 0x00100000 */
N#define RCC_CFGR_PLLMULL6                    RCC_CFGR_PLLMULL6_Msk             /*!< PLL input clock*6 */
N#define RCC_CFGR_PLLMULL7_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL7_Msk                (0x5U << RCC_CFGR_PLLMULL7_Pos)   /*!< 0x00140000 */
N#define RCC_CFGR_PLLMULL7                    RCC_CFGR_PLLMULL7_Msk             /*!< PLL input clock*7 */
N#define RCC_CFGR_PLLMULL8_Pos                (19U)                             
N#define RCC_CFGR_PLLMULL8_Msk                (0x3U << RCC_CFGR_PLLMULL8_Pos)   /*!< 0x00180000 */
N#define RCC_CFGR_PLLMULL8                    RCC_CFGR_PLLMULL8_Msk             /*!< PLL input clock*8 */
N#define RCC_CFGR_PLLMULL9_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL9_Msk                (0x7U << RCC_CFGR_PLLMULL9_Pos)   /*!< 0x001C0000 */
N#define RCC_CFGR_PLLMULL9                    RCC_CFGR_PLLMULL9_Msk             /*!< PLL input clock*9 */
N#define RCC_CFGR_PLLMULL10_Pos               (21U)                             
N#define RCC_CFGR_PLLMULL10_Msk               (0x1U << RCC_CFGR_PLLMULL10_Pos)  /*!< 0x00200000 */
N#define RCC_CFGR_PLLMULL10                   RCC_CFGR_PLLMULL10_Msk            /*!< PLL input clock10 */
N#define RCC_CFGR_PLLMULL11_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL11_Msk               (0x9U << RCC_CFGR_PLLMULL11_Pos)  /*!< 0x00240000 */
N#define RCC_CFGR_PLLMULL11                   RCC_CFGR_PLLMULL11_Msk            /*!< PLL input clock*11 */
N#define RCC_CFGR_PLLMULL12_Pos               (19U)                             
N#define RCC_CFGR_PLLMULL12_Msk               (0x5U << RCC_CFGR_PLLMULL12_Pos)  /*!< 0x00280000 */
N#define RCC_CFGR_PLLMULL12                   RCC_CFGR_PLLMULL12_Msk            /*!< PLL input clock*12 */
N#define RCC_CFGR_PLLMULL13_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL13_Msk               (0xBU << RCC_CFGR_PLLMULL13_Pos)  /*!< 0x002C0000 */
N#define RCC_CFGR_PLLMULL13                   RCC_CFGR_PLLMULL13_Msk            /*!< PLL input clock*13 */
N#define RCC_CFGR_PLLMULL14_Pos               (20U)                             
N#define RCC_CFGR_PLLMULL14_Msk               (0x3U << RCC_CFGR_PLLMULL14_Pos)  /*!< 0x00300000 */
N#define RCC_CFGR_PLLMULL14                   RCC_CFGR_PLLMULL14_Msk            /*!< PLL input clock*14 */
N#define RCC_CFGR_PLLMULL15_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL15_Msk               (0xDU << RCC_CFGR_PLLMULL15_Pos)  /*!< 0x00340000 */
N#define RCC_CFGR_PLLMULL15                   RCC_CFGR_PLLMULL15_Msk            /*!< PLL input clock*15 */
N#define RCC_CFGR_PLLMULL16_Pos               (19U)                             
N#define RCC_CFGR_PLLMULL16_Msk               (0x7U << RCC_CFGR_PLLMULL16_Pos)  /*!< 0x00380000 */
N#define RCC_CFGR_PLLMULL16                   RCC_CFGR_PLLMULL16_Msk            /*!< PLL input clock*16 */
N
N/*!< MCO configuration */
N#define RCC_CFGR_MCO_Pos                     (24U)                             
N#define RCC_CFGR_MCO_Msk                     (0x7U << RCC_CFGR_MCO_Pos)        /*!< 0x07000000 */
N#define RCC_CFGR_MCO                         RCC_CFGR_MCO_Msk                  /*!< MCO[2:0] bits (Microcontroller Clock Output) */
N#define RCC_CFGR_MCO_0                       (0x1U << RCC_CFGR_MCO_Pos)        /*!< 0x01000000 */
N#define RCC_CFGR_MCO_1                       (0x2U << RCC_CFGR_MCO_Pos)        /*!< 0x02000000 */
N#define RCC_CFGR_MCO_2                       (0x4U << RCC_CFGR_MCO_Pos)        /*!< 0x04000000 */
N
N#define RCC_CFGR_MCO_NOCLOCK                 ((uint32_t)0x00000000)            /*!< No clock */
N#define RCC_CFGR_MCO_SYSCLK                  ((uint32_t)0x04000000)            /*!< System clock selected as MCO source */
N#define RCC_CFGR_MCO_HSI                     ((uint32_t)0x05000000)            /*!< HSI clock selected as MCO source */
N#define RCC_CFGR_MCO_HSE                     ((uint32_t)0x06000000)            /*!< HSE clock selected as MCO source  */
N#define RCC_CFGR_MCO_PLLCLK_DIV2             ((uint32_t)0x07000000)            /*!< PLL clock divided by 2 selected as MCO source */
N
N /* Reference defines */
N #define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO
N #define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0
N #define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1
N #define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2
N #define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK
N #define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK
N #define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI
N #define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE
N #define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLLCLK_DIV2
N
N/*!<******************  Bit definition for RCC_CIR register  ********************/
N#define RCC_CIR_LSIRDYF_Pos                  (0U)                              
N#define RCC_CIR_LSIRDYF_Msk                  (0x1U << RCC_CIR_LSIRDYF_Pos)     /*!< 0x00000001 */
N#define RCC_CIR_LSIRDYF                      RCC_CIR_LSIRDYF_Msk               /*!< LSI Ready Interrupt flag */
N#define RCC_CIR_LSERDYF_Pos                  (1U)                              
N#define RCC_CIR_LSERDYF_Msk                  (0x1U << RCC_CIR_LSERDYF_Pos)     /*!< 0x00000002 */
N#define RCC_CIR_LSERDYF                      RCC_CIR_LSERDYF_Msk               /*!< LSE Ready Interrupt flag */
N#define RCC_CIR_HSIRDYF_Pos                  (2U)                              
N#define RCC_CIR_HSIRDYF_Msk                  (0x1U << RCC_CIR_HSIRDYF_Pos)     /*!< 0x00000004 */
N#define RCC_CIR_HSIRDYF                      RCC_CIR_HSIRDYF_Msk               /*!< HSI Ready Interrupt flag */
N#define RCC_CIR_HSERDYF_Pos                  (3U)                              
N#define RCC_CIR_HSERDYF_Msk                  (0x1U << RCC_CIR_HSERDYF_Pos)     /*!< 0x00000008 */
N#define RCC_CIR_HSERDYF                      RCC_CIR_HSERDYF_Msk               /*!< HSE Ready Interrupt flag */
N#define RCC_CIR_PLLRDYF_Pos                  (4U)                              
N#define RCC_CIR_PLLRDYF_Msk                  (0x1U << RCC_CIR_PLLRDYF_Pos)     /*!< 0x00000010 */
N#define RCC_CIR_PLLRDYF                      RCC_CIR_PLLRDYF_Msk               /*!< PLL Ready Interrupt flag */
N#define RCC_CIR_CSSF_Pos                     (7U)                              
N#define RCC_CIR_CSSF_Msk                     (0x1U << RCC_CIR_CSSF_Pos)        /*!< 0x00000080 */
N#define RCC_CIR_CSSF                         RCC_CIR_CSSF_Msk                  /*!< Clock Security System Interrupt flag */
N#define RCC_CIR_LSIRDYIE_Pos                 (8U)                              
N#define RCC_CIR_LSIRDYIE_Msk                 (0x1U << RCC_CIR_LSIRDYIE_Pos)    /*!< 0x00000100 */
N#define RCC_CIR_LSIRDYIE                     RCC_CIR_LSIRDYIE_Msk              /*!< LSI Ready Interrupt Enable */
N#define RCC_CIR_LSERDYIE_Pos                 (9U)                              
N#define RCC_CIR_LSERDYIE_Msk                 (0x1U << RCC_CIR_LSERDYIE_Pos)    /*!< 0x00000200 */
N#define RCC_CIR_LSERDYIE                     RCC_CIR_LSERDYIE_Msk              /*!< LSE Ready Interrupt Enable */
N#define RCC_CIR_HSIRDYIE_Pos                 (10U)                             
N#define RCC_CIR_HSIRDYIE_Msk                 (0x1U << RCC_CIR_HSIRDYIE_Pos)    /*!< 0x00000400 */
N#define RCC_CIR_HSIRDYIE                     RCC_CIR_HSIRDYIE_Msk              /*!< HSI Ready Interrupt Enable */
N#define RCC_CIR_HSERDYIE_Pos                 (11U)                             
N#define RCC_CIR_HSERDYIE_Msk                 (0x1U << RCC_CIR_HSERDYIE_Pos)    /*!< 0x00000800 */
N#define RCC_CIR_HSERDYIE                     RCC_CIR_HSERDYIE_Msk              /*!< HSE Ready Interrupt Enable */
N#define RCC_CIR_PLLRDYIE_Pos                 (12U)                             
N#define RCC_CIR_PLLRDYIE_Msk                 (0x1U << RCC_CIR_PLLRDYIE_Pos)    /*!< 0x00001000 */
N#define RCC_CIR_PLLRDYIE                     RCC_CIR_PLLRDYIE_Msk              /*!< PLL Ready Interrupt Enable */
N#define RCC_CIR_LSIRDYC_Pos                  (16U)                             
N#define RCC_CIR_LSIRDYC_Msk                  (0x1U << RCC_CIR_LSIRDYC_Pos)     /*!< 0x00010000 */
N#define RCC_CIR_LSIRDYC                      RCC_CIR_LSIRDYC_Msk               /*!< LSI Ready Interrupt Clear */
N#define RCC_CIR_LSERDYC_Pos                  (17U)                             
N#define RCC_CIR_LSERDYC_Msk                  (0x1U << RCC_CIR_LSERDYC_Pos)     /*!< 0x00020000 */
N#define RCC_CIR_LSERDYC                      RCC_CIR_LSERDYC_Msk               /*!< LSE Ready Interrupt Clear */
N#define RCC_CIR_HSIRDYC_Pos                  (18U)                             
N#define RCC_CIR_HSIRDYC_Msk                  (0x1U << RCC_CIR_HSIRDYC_Pos)     /*!< 0x00040000 */
N#define RCC_CIR_HSIRDYC                      RCC_CIR_HSIRDYC_Msk               /*!< HSI Ready Interrupt Clear */
N#define RCC_CIR_HSERDYC_Pos                  (19U)                             
N#define RCC_CIR_HSERDYC_Msk                  (0x1U << RCC_CIR_HSERDYC_Pos)     /*!< 0x00080000 */
N#define RCC_CIR_HSERDYC                      RCC_CIR_HSERDYC_Msk               /*!< HSE Ready Interrupt Clear */
N#define RCC_CIR_PLLRDYC_Pos                  (20U)                             
N#define RCC_CIR_PLLRDYC_Msk                  (0x1U << RCC_CIR_PLLRDYC_Pos)     /*!< 0x00100000 */
N#define RCC_CIR_PLLRDYC                      RCC_CIR_PLLRDYC_Msk               /*!< PLL Ready Interrupt Clear */
N#define RCC_CIR_CSSC_Pos                     (23U)                             
N#define RCC_CIR_CSSC_Msk                     (0x1U << RCC_CIR_CSSC_Pos)        /*!< 0x00800000 */
N#define RCC_CIR_CSSC                         RCC_CIR_CSSC_Msk                  /*!< Clock Security System Interrupt Clear */
N
N
N/*****************  Bit definition for RCC_APB2RSTR register  *****************/
N#define RCC_APB2RSTR_AFIORST_Pos             (0U)                              
N#define RCC_APB2RSTR_AFIORST_Msk             (0x1U << RCC_APB2RSTR_AFIORST_Pos) /*!< 0x00000001 */
N#define RCC_APB2RSTR_AFIORST                 RCC_APB2RSTR_AFIORST_Msk          /*!< Alternate Function I/O reset */
N#define RCC_APB2RSTR_IOPARST_Pos             (2U)                              
N#define RCC_APB2RSTR_IOPARST_Msk             (0x1U << RCC_APB2RSTR_IOPARST_Pos) /*!< 0x00000004 */
N#define RCC_APB2RSTR_IOPARST                 RCC_APB2RSTR_IOPARST_Msk          /*!< I/O port A reset */
N#define RCC_APB2RSTR_IOPBRST_Pos             (3U)                              
N#define RCC_APB2RSTR_IOPBRST_Msk             (0x1U << RCC_APB2RSTR_IOPBRST_Pos) /*!< 0x00000008 */
N#define RCC_APB2RSTR_IOPBRST                 RCC_APB2RSTR_IOPBRST_Msk          /*!< I/O port B reset */
N#define RCC_APB2RSTR_IOPCRST_Pos             (4U)                              
N#define RCC_APB2RSTR_IOPCRST_Msk             (0x1U << RCC_APB2RSTR_IOPCRST_Pos) /*!< 0x00000010 */
N#define RCC_APB2RSTR_IOPCRST                 RCC_APB2RSTR_IOPCRST_Msk          /*!< I/O port C reset */
N#define RCC_APB2RSTR_IOPDRST_Pos             (5U)                              
N#define RCC_APB2RSTR_IOPDRST_Msk             (0x1U << RCC_APB2RSTR_IOPDRST_Pos) /*!< 0x00000020 */
N#define RCC_APB2RSTR_IOPDRST                 RCC_APB2RSTR_IOPDRST_Msk          /*!< I/O port D reset */
N#define RCC_APB2RSTR_ADC1RST_Pos             (9U)                              
N#define RCC_APB2RSTR_ADC1RST_Msk             (0x1U << RCC_APB2RSTR_ADC1RST_Pos) /*!< 0x00000200 */
N#define RCC_APB2RSTR_ADC1RST                 RCC_APB2RSTR_ADC1RST_Msk          /*!< ADC 1 interface reset */
N
N
N#define RCC_APB2RSTR_TIM1RST_Pos             (11U)                             
N#define RCC_APB2RSTR_TIM1RST_Msk             (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000800 */
N#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk          /*!< TIM1 Timer reset */
N#define RCC_APB2RSTR_SPI1RST_Pos             (12U)                             
N#define RCC_APB2RSTR_SPI1RST_Msk             (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
N#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk          /*!< SPI 1 reset */
N#define RCC_APB2RSTR_USART1RST_Pos           (14U)                             
N#define RCC_APB2RSTR_USART1RST_Msk           (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */
N#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk        /*!< USART1 reset */
N
N
N#define RCC_APB2RSTR_IOPERST_Pos             (6U)                              
N#define RCC_APB2RSTR_IOPERST_Msk             (0x1U << RCC_APB2RSTR_IOPERST_Pos) /*!< 0x00000040 */
N#define RCC_APB2RSTR_IOPERST                 RCC_APB2RSTR_IOPERST_Msk          /*!< I/O port E reset */
N
N
N
N
N/*****************  Bit definition for RCC_APB1RSTR register  *****************/
N#define RCC_APB1RSTR_TIM2RST_Pos             (0U)                              
N#define RCC_APB1RSTR_TIM2RST_Msk             (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
N#define RCC_APB1RSTR_TIM2RST                 RCC_APB1RSTR_TIM2RST_Msk          /*!< Timer 2 reset */
N#define RCC_APB1RSTR_TIM3RST_Pos             (1U)                              
N#define RCC_APB1RSTR_TIM3RST_Msk             (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
N#define RCC_APB1RSTR_TIM3RST                 RCC_APB1RSTR_TIM3RST_Msk          /*!< Timer 3 reset */
N#define RCC_APB1RSTR_WWDGRST_Pos             (11U)                             
N#define RCC_APB1RSTR_WWDGRST_Msk             (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
N#define RCC_APB1RSTR_WWDGRST                 RCC_APB1RSTR_WWDGRST_Msk          /*!< Window Watchdog reset */
N#define RCC_APB1RSTR_USART2RST_Pos           (17U)                             
N#define RCC_APB1RSTR_USART2RST_Msk           (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
N#define RCC_APB1RSTR_USART2RST               RCC_APB1RSTR_USART2RST_Msk        /*!< USART 2 reset */
N#define RCC_APB1RSTR_I2C1RST_Pos             (21U)                             
N#define RCC_APB1RSTR_I2C1RST_Msk             (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
N#define RCC_APB1RSTR_I2C1RST                 RCC_APB1RSTR_I2C1RST_Msk          /*!< I2C 1 reset */
N
N
N#define RCC_APB1RSTR_BKPRST_Pos              (27U)                             
N#define RCC_APB1RSTR_BKPRST_Msk              (0x1U << RCC_APB1RSTR_BKPRST_Pos) /*!< 0x08000000 */
N#define RCC_APB1RSTR_BKPRST                  RCC_APB1RSTR_BKPRST_Msk           /*!< Backup interface reset */
N#define RCC_APB1RSTR_PWRRST_Pos              (28U)                             
N#define RCC_APB1RSTR_PWRRST_Msk              (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
N#define RCC_APB1RSTR_PWRRST                  RCC_APB1RSTR_PWRRST_Msk           /*!< Power interface reset */
N
N#define RCC_APB1RSTR_TIM4RST_Pos             (2U)                              
N#define RCC_APB1RSTR_TIM4RST_Msk             (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
N#define RCC_APB1RSTR_TIM4RST                 RCC_APB1RSTR_TIM4RST_Msk          /*!< Timer 4 reset */
N#define RCC_APB1RSTR_SPI2RST_Pos             (14U)                             
N#define RCC_APB1RSTR_SPI2RST_Msk             (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
N#define RCC_APB1RSTR_SPI2RST                 RCC_APB1RSTR_SPI2RST_Msk          /*!< SPI 2 reset */
N#define RCC_APB1RSTR_USART3RST_Pos           (18U)                             
N#define RCC_APB1RSTR_USART3RST_Msk           (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
N#define RCC_APB1RSTR_USART3RST               RCC_APB1RSTR_USART3RST_Msk        /*!< USART 3 reset */
N#define RCC_APB1RSTR_I2C2RST_Pos             (22U)                             
N#define RCC_APB1RSTR_I2C2RST_Msk             (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
N#define RCC_APB1RSTR_I2C2RST                 RCC_APB1RSTR_I2C2RST_Msk          /*!< I2C 2 reset */
N
N
N
N
N
N
N
N/******************  Bit definition for RCC_AHBENR register  ******************/
N#define RCC_AHBENR_DMA1EN_Pos                (0U)                              
N#define RCC_AHBENR_DMA1EN_Msk                (0x1U << RCC_AHBENR_DMA1EN_Pos)   /*!< 0x00000001 */
N#define RCC_AHBENR_DMA1EN                    RCC_AHBENR_DMA1EN_Msk             /*!< DMA1 clock enable */
N#define RCC_AHBENR_SRAMEN_Pos                (2U)                              
N#define RCC_AHBENR_SRAMEN_Msk                (0x1U << RCC_AHBENR_SRAMEN_Pos)   /*!< 0x00000004 */
N#define RCC_AHBENR_SRAMEN                    RCC_AHBENR_SRAMEN_Msk             /*!< SRAM interface clock enable */
N#define RCC_AHBENR_FLITFEN_Pos               (4U)                              
N#define RCC_AHBENR_FLITFEN_Msk               (0x1U << RCC_AHBENR_FLITFEN_Pos)  /*!< 0x00000010 */
N#define RCC_AHBENR_FLITFEN                   RCC_AHBENR_FLITFEN_Msk            /*!< FLITF clock enable */
N#define RCC_AHBENR_CRCEN_Pos                 (6U)                              
N#define RCC_AHBENR_CRCEN_Msk                 (0x1U << RCC_AHBENR_CRCEN_Pos)    /*!< 0x00000040 */
N#define RCC_AHBENR_CRCEN                     RCC_AHBENR_CRCEN_Msk              /*!< CRC clock enable */
N
N
N
N
N/******************  Bit definition for RCC_APB2ENR register  *****************/
N#define RCC_APB2ENR_AFIOEN_Pos               (0U)                              
N#define RCC_APB2ENR_AFIOEN_Msk               (0x1U << RCC_APB2ENR_AFIOEN_Pos)  /*!< 0x00000001 */
N#define RCC_APB2ENR_AFIOEN                   RCC_APB2ENR_AFIOEN_Msk            /*!< Alternate Function I/O clock enable */
N#define RCC_APB2ENR_IOPAEN_Pos               (2U)                              
N#define RCC_APB2ENR_IOPAEN_Msk               (0x1U << RCC_APB2ENR_IOPAEN_Pos)  /*!< 0x00000004 */
N#define RCC_APB2ENR_IOPAEN                   RCC_APB2ENR_IOPAEN_Msk            /*!< I/O port A clock enable */
N#define RCC_APB2ENR_IOPBEN_Pos               (3U)                              
N#define RCC_APB2ENR_IOPBEN_Msk               (0x1U << RCC_APB2ENR_IOPBEN_Pos)  /*!< 0x00000008 */
N#define RCC_APB2ENR_IOPBEN                   RCC_APB2ENR_IOPBEN_Msk            /*!< I/O port B clock enable */
N#define RCC_APB2ENR_IOPCEN_Pos               (4U)                              
N#define RCC_APB2ENR_IOPCEN_Msk               (0x1U << RCC_APB2ENR_IOPCEN_Pos)  /*!< 0x00000010 */
N#define RCC_APB2ENR_IOPCEN                   RCC_APB2ENR_IOPCEN_Msk            /*!< I/O port C clock enable */
N#define RCC_APB2ENR_IOPDEN_Pos               (5U)                              
N#define RCC_APB2ENR_IOPDEN_Msk               (0x1U << RCC_APB2ENR_IOPDEN_Pos)  /*!< 0x00000020 */
N#define RCC_APB2ENR_IOPDEN                   RCC_APB2ENR_IOPDEN_Msk            /*!< I/O port D clock enable */
N#define RCC_APB2ENR_ADC1EN_Pos               (9U)                              
N#define RCC_APB2ENR_ADC1EN_Msk               (0x1U << RCC_APB2ENR_ADC1EN_Pos)  /*!< 0x00000200 */
N#define RCC_APB2ENR_ADC1EN                   RCC_APB2ENR_ADC1EN_Msk            /*!< ADC 1 interface clock enable */
N
N
N#define RCC_APB2ENR_TIM1EN_Pos               (11U)                             
N#define RCC_APB2ENR_TIM1EN_Msk               (0x1U << RCC_APB2ENR_TIM1EN_Pos)  /*!< 0x00000800 */
N#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk            /*!< TIM1 Timer clock enable */
N#define RCC_APB2ENR_SPI1EN_Pos               (12U)                             
N#define RCC_APB2ENR_SPI1EN_Msk               (0x1U << RCC_APB2ENR_SPI1EN_Pos)  /*!< 0x00001000 */
N#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk            /*!< SPI 1 clock enable */
N#define RCC_APB2ENR_USART1EN_Pos             (14U)                             
N#define RCC_APB2ENR_USART1EN_Msk             (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */
N#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk          /*!< USART1 clock enable */
N
N
N#define RCC_APB2ENR_IOPEEN_Pos               (6U)                              
N#define RCC_APB2ENR_IOPEEN_Msk               (0x1U << RCC_APB2ENR_IOPEEN_Pos)  /*!< 0x00000040 */
N#define RCC_APB2ENR_IOPEEN                   RCC_APB2ENR_IOPEEN_Msk            /*!< I/O port E clock enable */
N
N
N
N
N/*****************  Bit definition for RCC_APB1ENR register  ******************/
N#define RCC_APB1ENR_TIM2EN_Pos               (0U)                              
N#define RCC_APB1ENR_TIM2EN_Msk               (0x1U << RCC_APB1ENR_TIM2EN_Pos)  /*!< 0x00000001 */
N#define RCC_APB1ENR_TIM2EN                   RCC_APB1ENR_TIM2EN_Msk            /*!< Timer 2 clock enabled*/
N#define RCC_APB1ENR_TIM3EN_Pos               (1U)                              
N#define RCC_APB1ENR_TIM3EN_Msk               (0x1U << RCC_APB1ENR_TIM3EN_Pos)  /*!< 0x00000002 */
N#define RCC_APB1ENR_TIM3EN                   RCC_APB1ENR_TIM3EN_Msk            /*!< Timer 3 clock enable */
N#define RCC_APB1ENR_WWDGEN_Pos               (11U)                             
N#define RCC_APB1ENR_WWDGEN_Msk               (0x1U << RCC_APB1ENR_WWDGEN_Pos)  /*!< 0x00000800 */
N#define RCC_APB1ENR_WWDGEN                   RCC_APB1ENR_WWDGEN_Msk            /*!< Window Watchdog clock enable */
N#define RCC_APB1ENR_USART2EN_Pos             (17U)                             
N#define RCC_APB1ENR_USART2EN_Msk             (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
N#define RCC_APB1ENR_USART2EN                 RCC_APB1ENR_USART2EN_Msk          /*!< USART 2 clock enable */
N#define RCC_APB1ENR_I2C1EN_Pos               (21U)                             
N#define RCC_APB1ENR_I2C1EN_Msk               (0x1U << RCC_APB1ENR_I2C1EN_Pos)  /*!< 0x00200000 */
N#define RCC_APB1ENR_I2C1EN                   RCC_APB1ENR_I2C1EN_Msk            /*!< I2C 1 clock enable */
N
N
N#define RCC_APB1ENR_BKPEN_Pos                (27U)                             
N#define RCC_APB1ENR_BKPEN_Msk                (0x1U << RCC_APB1ENR_BKPEN_Pos)   /*!< 0x08000000 */
N#define RCC_APB1ENR_BKPEN                    RCC_APB1ENR_BKPEN_Msk             /*!< Backup interface clock enable */
N#define RCC_APB1ENR_PWREN_Pos                (28U)                             
N#define RCC_APB1ENR_PWREN_Msk                (0x1U << RCC_APB1ENR_PWREN_Pos)   /*!< 0x10000000 */
N#define RCC_APB1ENR_PWREN                    RCC_APB1ENR_PWREN_Msk             /*!< Power interface clock enable */
N
N#define RCC_APB1ENR_TIM4EN_Pos               (2U)                              
N#define RCC_APB1ENR_TIM4EN_Msk               (0x1U << RCC_APB1ENR_TIM4EN_Pos)  /*!< 0x00000004 */
N#define RCC_APB1ENR_TIM4EN                   RCC_APB1ENR_TIM4EN_Msk            /*!< Timer 4 clock enable */
N#define RCC_APB1ENR_SPI2EN_Pos               (14U)                             
N#define RCC_APB1ENR_SPI2EN_Msk               (0x1U << RCC_APB1ENR_SPI2EN_Pos)  /*!< 0x00004000 */
N#define RCC_APB1ENR_SPI2EN                   RCC_APB1ENR_SPI2EN_Msk            /*!< SPI 2 clock enable */
N#define RCC_APB1ENR_USART3EN_Pos             (18U)                             
N#define RCC_APB1ENR_USART3EN_Msk             (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
N#define RCC_APB1ENR_USART3EN                 RCC_APB1ENR_USART3EN_Msk          /*!< USART 3 clock enable */
N#define RCC_APB1ENR_I2C2EN_Pos               (22U)                             
N#define RCC_APB1ENR_I2C2EN_Msk               (0x1U << RCC_APB1ENR_I2C2EN_Pos)  /*!< 0x00400000 */
N#define RCC_APB1ENR_I2C2EN                   RCC_APB1ENR_I2C2EN_Msk            /*!< I2C 2 clock enable */
N
N
N
N
N
N
N
N/*******************  Bit definition for RCC_BDCR register  *******************/
N#define RCC_BDCR_LSEON_Pos                   (0U)                              
N#define RCC_BDCR_LSEON_Msk                   (0x1U << RCC_BDCR_LSEON_Pos)      /*!< 0x00000001 */
N#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk                /*!< External Low Speed oscillator enable */
N#define RCC_BDCR_LSERDY_Pos                  (1U)                              
N#define RCC_BDCR_LSERDY_Msk                  (0x1U << RCC_BDCR_LSERDY_Pos)     /*!< 0x00000002 */
N#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk               /*!< External Low Speed oscillator Ready */
N#define RCC_BDCR_LSEBYP_Pos                  (2U)                              
N#define RCC_BDCR_LSEBYP_Msk                  (0x1U << RCC_BDCR_LSEBYP_Pos)     /*!< 0x00000004 */
N#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk               /*!< External Low Speed oscillator Bypass */
N
N#define RCC_BDCR_RTCSEL_Pos                  (8U)                              
N#define RCC_BDCR_RTCSEL_Msk                  (0x3U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000300 */
N#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk               /*!< RTCSEL[1:0] bits (RTC clock source selection) */
N#define RCC_BDCR_RTCSEL_0                    (0x1U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000100 */
N#define RCC_BDCR_RTCSEL_1                    (0x2U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000200 */
N
N/*!< RTC congiguration */
N#define RCC_BDCR_RTCSEL_NOCLOCK              ((uint32_t)0x00000000)            /*!< No clock */
N#define RCC_BDCR_RTCSEL_LSE                  ((uint32_t)0x00000100)            /*!< LSE oscillator clock used as RTC clock */
N#define RCC_BDCR_RTCSEL_LSI                  ((uint32_t)0x00000200)            /*!< LSI oscillator clock used as RTC clock */
N#define RCC_BDCR_RTCSEL_HSE                  ((uint32_t)0x00000300)            /*!< HSE oscillator clock divided by 128 used as RTC clock */
N
N#define RCC_BDCR_RTCEN_Pos                   (15U)                             
N#define RCC_BDCR_RTCEN_Msk                   (0x1U << RCC_BDCR_RTCEN_Pos)      /*!< 0x00008000 */
N#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk                /*!< RTC clock enable */
N#define RCC_BDCR_BDRST_Pos                   (16U)                             
N#define RCC_BDCR_BDRST_Msk                   (0x1U << RCC_BDCR_BDRST_Pos)      /*!< 0x00010000 */
N#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk                /*!< Backup domain software reset  */
N
N/*******************  Bit definition for RCC_CSR register  ********************/  
N#define RCC_CSR_LSION_Pos                    (0U)                              
N#define RCC_CSR_LSION_Msk                    (0x1U << RCC_CSR_LSION_Pos)       /*!< 0x00000001 */
N#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk                 /*!< Internal Low Speed oscillator enable */
N#define RCC_CSR_LSIRDY_Pos                   (1U)                              
N#define RCC_CSR_LSIRDY_Msk                   (0x1U << RCC_CSR_LSIRDY_Pos)      /*!< 0x00000002 */
N#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk                /*!< Internal Low Speed oscillator Ready */
N#define RCC_CSR_RMVF_Pos                     (24U)                             
N#define RCC_CSR_RMVF_Msk                     (0x1U << RCC_CSR_RMVF_Pos)        /*!< 0x01000000 */
N#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk                  /*!< Remove reset flag */
N#define RCC_CSR_PINRSTF_Pos                  (26U)                             
N#define RCC_CSR_PINRSTF_Msk                  (0x1U << RCC_CSR_PINRSTF_Pos)     /*!< 0x04000000 */
N#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk               /*!< PIN reset flag */
N#define RCC_CSR_PORRSTF_Pos                  (27U)                             
N#define RCC_CSR_PORRSTF_Msk                  (0x1U << RCC_CSR_PORRSTF_Pos)     /*!< 0x08000000 */
N#define RCC_CSR_PORRSTF                      RCC_CSR_PORRSTF_Msk               /*!< POR/PDR reset flag */
N#define RCC_CSR_SFTRSTF_Pos                  (28U)                             
N#define RCC_CSR_SFTRSTF_Msk                  (0x1U << RCC_CSR_SFTRSTF_Pos)     /*!< 0x10000000 */
N#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk               /*!< Software Reset flag */
N#define RCC_CSR_IWDGRSTF_Pos                 (29U)                             
N#define RCC_CSR_IWDGRSTF_Msk                 (0x1U << RCC_CSR_IWDGRSTF_Pos)    /*!< 0x20000000 */
N#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk              /*!< Independent Watchdog reset flag */
N#define RCC_CSR_WWDGRSTF_Pos                 (30U)                             
N#define RCC_CSR_WWDGRSTF_Msk                 (0x1U << RCC_CSR_WWDGRSTF_Pos)    /*!< 0x40000000 */
N#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk              /*!< Window watchdog reset flag */
N#define RCC_CSR_LPWRRSTF_Pos                 (31U)                             
N#define RCC_CSR_LPWRRSTF_Msk                 (0x1U << RCC_CSR_LPWRRSTF_Pos)    /*!< 0x80000000 */
N#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk              /*!< Low-Power reset flag */
N
N
N 
N/******************************************************************************/
N/*                                                                            */
N/*                General Purpose and Alternate Function I/O                  */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for GPIO_CRL register  *******************/
N#define GPIO_CRL_MODE_Pos                    (0U)                              
N#define GPIO_CRL_MODE_Msk                    (0x33333333U << GPIO_CRL_MODE_Pos) /*!< 0x33333333 */
N#define GPIO_CRL_MODE                        GPIO_CRL_MODE_Msk                 /*!< Port x mode bits */
N
N#define GPIO_CRL_MODE0_Pos                   (0U)                              
N#define GPIO_CRL_MODE0_Msk                   (0x3U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000003 */
N#define GPIO_CRL_MODE0                       GPIO_CRL_MODE0_Msk                /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
N#define GPIO_CRL_MODE0_0                     (0x1U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000001 */
N#define GPIO_CRL_MODE0_1                     (0x2U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000002 */
N
N#define GPIO_CRL_MODE1_Pos                   (4U)                              
N#define GPIO_CRL_MODE1_Msk                   (0x3U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000030 */
N#define GPIO_CRL_MODE1                       GPIO_CRL_MODE1_Msk                /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
N#define GPIO_CRL_MODE1_0                     (0x1U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000010 */
N#define GPIO_CRL_MODE1_1                     (0x2U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000020 */
N
N#define GPIO_CRL_MODE2_Pos                   (8U)                              
N#define GPIO_CRL_MODE2_Msk                   (0x3U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000300 */
N#define GPIO_CRL_MODE2                       GPIO_CRL_MODE2_Msk                /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
N#define GPIO_CRL_MODE2_0                     (0x1U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000100 */
N#define GPIO_CRL_MODE2_1                     (0x2U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000200 */
N
N#define GPIO_CRL_MODE3_Pos                   (12U)                             
N#define GPIO_CRL_MODE3_Msk                   (0x3U << GPIO_CRL_MODE3_Pos)      /*!< 0x00003000 */
N#define GPIO_CRL_MODE3                       GPIO_CRL_MODE3_Msk                /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
N#define GPIO_CRL_MODE3_0                     (0x1U << GPIO_CRL_MODE3_Pos)      /*!< 0x00001000 */
N#define GPIO_CRL_MODE3_1                     (0x2U << GPIO_CRL_MODE3_Pos)      /*!< 0x00002000 */
N
N#define GPIO_CRL_MODE4_Pos                   (16U)                             
N#define GPIO_CRL_MODE4_Msk                   (0x3U << GPIO_CRL_MODE4_Pos)      /*!< 0x00030000 */
N#define GPIO_CRL_MODE4                       GPIO_CRL_MODE4_Msk                /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
N#define GPIO_CRL_MODE4_0                     (0x1U << GPIO_CRL_MODE4_Pos)      /*!< 0x00010000 */
N#define GPIO_CRL_MODE4_1                     (0x2U << GPIO_CRL_MODE4_Pos)      /*!< 0x00020000 */
N
N#define GPIO_CRL_MODE5_Pos                   (20U)                             
N#define GPIO_CRL_MODE5_Msk                   (0x3U << GPIO_CRL_MODE5_Pos)      /*!< 0x00300000 */
N#define GPIO_CRL_MODE5                       GPIO_CRL_MODE5_Msk                /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
N#define GPIO_CRL_MODE5_0                     (0x1U << GPIO_CRL_MODE5_Pos)      /*!< 0x00100000 */
N#define GPIO_CRL_MODE5_1                     (0x2U << GPIO_CRL_MODE5_Pos)      /*!< 0x00200000 */
N
N#define GPIO_CRL_MODE6_Pos                   (24U)                             
N#define GPIO_CRL_MODE6_Msk                   (0x3U << GPIO_CRL_MODE6_Pos)      /*!< 0x03000000 */
N#define GPIO_CRL_MODE6                       GPIO_CRL_MODE6_Msk                /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
N#define GPIO_CRL_MODE6_0                     (0x1U << GPIO_CRL_MODE6_Pos)      /*!< 0x01000000 */
N#define GPIO_CRL_MODE6_1                     (0x2U << GPIO_CRL_MODE6_Pos)      /*!< 0x02000000 */
N
N#define GPIO_CRL_MODE7_Pos                   (28U)                             
N#define GPIO_CRL_MODE7_Msk                   (0x3U << GPIO_CRL_MODE7_Pos)      /*!< 0x30000000 */
N#define GPIO_CRL_MODE7                       GPIO_CRL_MODE7_Msk                /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
N#define GPIO_CRL_MODE7_0                     (0x1U << GPIO_CRL_MODE7_Pos)      /*!< 0x10000000 */
N#define GPIO_CRL_MODE7_1                     (0x2U << GPIO_CRL_MODE7_Pos)      /*!< 0x20000000 */
N
N#define GPIO_CRL_CNF_Pos                     (2U)                              
N#define GPIO_CRL_CNF_Msk                     (0x33333333U << GPIO_CRL_CNF_Pos) /*!< 0xCCCCCCCC */
N#define GPIO_CRL_CNF                         GPIO_CRL_CNF_Msk                  /*!< Port x configuration bits */
N
N#define GPIO_CRL_CNF0_Pos                    (2U)                              
N#define GPIO_CRL_CNF0_Msk                    (0x3U << GPIO_CRL_CNF0_Pos)       /*!< 0x0000000C */
N#define GPIO_CRL_CNF0                        GPIO_CRL_CNF0_Msk                 /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
N#define GPIO_CRL_CNF0_0                      (0x1U << GPIO_CRL_CNF0_Pos)       /*!< 0x00000004 */
N#define GPIO_CRL_CNF0_1                      (0x2U << GPIO_CRL_CNF0_Pos)       /*!< 0x00000008 */
N
N#define GPIO_CRL_CNF1_Pos                    (6U)                              
N#define GPIO_CRL_CNF1_Msk                    (0x3U << GPIO_CRL_CNF1_Pos)       /*!< 0x000000C0 */
N#define GPIO_CRL_CNF1                        GPIO_CRL_CNF1_Msk                 /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
N#define GPIO_CRL_CNF1_0                      (0x1U << GPIO_CRL_CNF1_Pos)       /*!< 0x00000040 */
N#define GPIO_CRL_CNF1_1                      (0x2U << GPIO_CRL_CNF1_Pos)       /*!< 0x00000080 */
N
N#define GPIO_CRL_CNF2_Pos                    (10U)                             
N#define GPIO_CRL_CNF2_Msk                    (0x3U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000C00 */
N#define GPIO_CRL_CNF2                        GPIO_CRL_CNF2_Msk                 /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
N#define GPIO_CRL_CNF2_0                      (0x1U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000400 */
N#define GPIO_CRL_CNF2_1                      (0x2U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000800 */
N
N#define GPIO_CRL_CNF3_Pos                    (14U)                             
N#define GPIO_CRL_CNF3_Msk                    (0x3U << GPIO_CRL_CNF3_Pos)       /*!< 0x0000C000 */
N#define GPIO_CRL_CNF3                        GPIO_CRL_CNF3_Msk                 /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
N#define GPIO_CRL_CNF3_0                      (0x1U << GPIO_CRL_CNF3_Pos)       /*!< 0x00004000 */
N#define GPIO_CRL_CNF3_1                      (0x2U << GPIO_CRL_CNF3_Pos)       /*!< 0x00008000 */
N
N#define GPIO_CRL_CNF4_Pos                    (18U)                             
N#define GPIO_CRL_CNF4_Msk                    (0x3U << GPIO_CRL_CNF4_Pos)       /*!< 0x000C0000 */
N#define GPIO_CRL_CNF4                        GPIO_CRL_CNF4_Msk                 /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
N#define GPIO_CRL_CNF4_0                      (0x1U << GPIO_CRL_CNF4_Pos)       /*!< 0x00040000 */
N#define GPIO_CRL_CNF4_1                      (0x2U << GPIO_CRL_CNF4_Pos)       /*!< 0x00080000 */
N
N#define GPIO_CRL_CNF5_Pos                    (22U)                             
N#define GPIO_CRL_CNF5_Msk                    (0x3U << GPIO_CRL_CNF5_Pos)       /*!< 0x00C00000 */
N#define GPIO_CRL_CNF5                        GPIO_CRL_CNF5_Msk                 /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
N#define GPIO_CRL_CNF5_0                      (0x1U << GPIO_CRL_CNF5_Pos)       /*!< 0x00400000 */
N#define GPIO_CRL_CNF5_1                      (0x2U << GPIO_CRL_CNF5_Pos)       /*!< 0x00800000 */
N
N#define GPIO_CRL_CNF6_Pos                    (26U)                             
N#define GPIO_CRL_CNF6_Msk                    (0x3U << GPIO_CRL_CNF6_Pos)       /*!< 0x0C000000 */
N#define GPIO_CRL_CNF6                        GPIO_CRL_CNF6_Msk                 /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
N#define GPIO_CRL_CNF6_0                      (0x1U << GPIO_CRL_CNF6_Pos)       /*!< 0x04000000 */
N#define GPIO_CRL_CNF6_1                      (0x2U << GPIO_CRL_CNF6_Pos)       /*!< 0x08000000 */
N
N#define GPIO_CRL_CNF7_Pos                    (30U)                             
N#define GPIO_CRL_CNF7_Msk                    (0x3U << GPIO_CRL_CNF7_Pos)       /*!< 0xC0000000 */
N#define GPIO_CRL_CNF7                        GPIO_CRL_CNF7_Msk                 /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
N#define GPIO_CRL_CNF7_0                      (0x1U << GPIO_CRL_CNF7_Pos)       /*!< 0x40000000 */
N#define GPIO_CRL_CNF7_1                      (0x2U << GPIO_CRL_CNF7_Pos)       /*!< 0x80000000 */
N
N/*******************  Bit definition for GPIO_CRH register  *******************/
N#define GPIO_CRH_MODE_Pos                    (0U)                              
N#define GPIO_CRH_MODE_Msk                    (0x33333333U << GPIO_CRH_MODE_Pos) /*!< 0x33333333 */
N#define GPIO_CRH_MODE                        GPIO_CRH_MODE_Msk                 /*!< Port x mode bits */
N
N#define GPIO_CRH_MODE8_Pos                   (0U)                              
N#define GPIO_CRH_MODE8_Msk                   (0x3U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000003 */
N#define GPIO_CRH_MODE8                       GPIO_CRH_MODE8_Msk                /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
N#define GPIO_CRH_MODE8_0                     (0x1U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000001 */
N#define GPIO_CRH_MODE8_1                     (0x2U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000002 */
N
N#define GPIO_CRH_MODE9_Pos                   (4U)                              
N#define GPIO_CRH_MODE9_Msk                   (0x3U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000030 */
N#define GPIO_CRH_MODE9                       GPIO_CRH_MODE9_Msk                /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
N#define GPIO_CRH_MODE9_0                     (0x1U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000010 */
N#define GPIO_CRH_MODE9_1                     (0x2U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000020 */
N
N#define GPIO_CRH_MODE10_Pos                  (8U)                              
N#define GPIO_CRH_MODE10_Msk                  (0x3U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000300 */
N#define GPIO_CRH_MODE10                      GPIO_CRH_MODE10_Msk               /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
N#define GPIO_CRH_MODE10_0                    (0x1U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000100 */
N#define GPIO_CRH_MODE10_1                    (0x2U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000200 */
N
N#define GPIO_CRH_MODE11_Pos                  (12U)                             
N#define GPIO_CRH_MODE11_Msk                  (0x3U << GPIO_CRH_MODE11_Pos)     /*!< 0x00003000 */
N#define GPIO_CRH_MODE11                      GPIO_CRH_MODE11_Msk               /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
N#define GPIO_CRH_MODE11_0                    (0x1U << GPIO_CRH_MODE11_Pos)     /*!< 0x00001000 */
N#define GPIO_CRH_MODE11_1                    (0x2U << GPIO_CRH_MODE11_Pos)     /*!< 0x00002000 */
N
N#define GPIO_CRH_MODE12_Pos                  (16U)                             
N#define GPIO_CRH_MODE12_Msk                  (0x3U << GPIO_CRH_MODE12_Pos)     /*!< 0x00030000 */
N#define GPIO_CRH_MODE12                      GPIO_CRH_MODE12_Msk               /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
N#define GPIO_CRH_MODE12_0                    (0x1U << GPIO_CRH_MODE12_Pos)     /*!< 0x00010000 */
N#define GPIO_CRH_MODE12_1                    (0x2U << GPIO_CRH_MODE12_Pos)     /*!< 0x00020000 */
N
N#define GPIO_CRH_MODE13_Pos                  (20U)                             
N#define GPIO_CRH_MODE13_Msk                  (0x3U << GPIO_CRH_MODE13_Pos)     /*!< 0x00300000 */
N#define GPIO_CRH_MODE13                      GPIO_CRH_MODE13_Msk               /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
N#define GPIO_CRH_MODE13_0                    (0x1U << GPIO_CRH_MODE13_Pos)     /*!< 0x00100000 */
N#define GPIO_CRH_MODE13_1                    (0x2U << GPIO_CRH_MODE13_Pos)     /*!< 0x00200000 */
N
N#define GPIO_CRH_MODE14_Pos                  (24U)                             
N#define GPIO_CRH_MODE14_Msk                  (0x3U << GPIO_CRH_MODE14_Pos)     /*!< 0x03000000 */
N#define GPIO_CRH_MODE14                      GPIO_CRH_MODE14_Msk               /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
N#define GPIO_CRH_MODE14_0                    (0x1U << GPIO_CRH_MODE14_Pos)     /*!< 0x01000000 */
N#define GPIO_CRH_MODE14_1                    (0x2U << GPIO_CRH_MODE14_Pos)     /*!< 0x02000000 */
N
N#define GPIO_CRH_MODE15_Pos                  (28U)                             
N#define GPIO_CRH_MODE15_Msk                  (0x3U << GPIO_CRH_MODE15_Pos)     /*!< 0x30000000 */
N#define GPIO_CRH_MODE15                      GPIO_CRH_MODE15_Msk               /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
N#define GPIO_CRH_MODE15_0                    (0x1U << GPIO_CRH_MODE15_Pos)     /*!< 0x10000000 */
N#define GPIO_CRH_MODE15_1                    (0x2U << GPIO_CRH_MODE15_Pos)     /*!< 0x20000000 */
N
N#define GPIO_CRH_CNF_Pos                     (2U)                              
N#define GPIO_CRH_CNF_Msk                     (0x33333333U << GPIO_CRH_CNF_Pos) /*!< 0xCCCCCCCC */
N#define GPIO_CRH_CNF                         GPIO_CRH_CNF_Msk                  /*!< Port x configuration bits */
N
N#define GPIO_CRH_CNF8_Pos                    (2U)                              
N#define GPIO_CRH_CNF8_Msk                    (0x3U << GPIO_CRH_CNF8_Pos)       /*!< 0x0000000C */
N#define GPIO_CRH_CNF8                        GPIO_CRH_CNF8_Msk                 /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
N#define GPIO_CRH_CNF8_0                      (0x1U << GPIO_CRH_CNF8_Pos)       /*!< 0x00000004 */
N#define GPIO_CRH_CNF8_1                      (0x2U << GPIO_CRH_CNF8_Pos)       /*!< 0x00000008 */
N
N#define GPIO_CRH_CNF9_Pos                    (6U)                              
N#define GPIO_CRH_CNF9_Msk                    (0x3U << GPIO_CRH_CNF9_Pos)       /*!< 0x000000C0 */
N#define GPIO_CRH_CNF9                        GPIO_CRH_CNF9_Msk                 /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
N#define GPIO_CRH_CNF9_0                      (0x1U << GPIO_CRH_CNF9_Pos)       /*!< 0x00000040 */
N#define GPIO_CRH_CNF9_1                      (0x2U << GPIO_CRH_CNF9_Pos)       /*!< 0x00000080 */
N
N#define GPIO_CRH_CNF10_Pos                   (10U)                             
N#define GPIO_CRH_CNF10_Msk                   (0x3U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000C00 */
N#define GPIO_CRH_CNF10                       GPIO_CRH_CNF10_Msk                /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
N#define GPIO_CRH_CNF10_0                     (0x1U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000400 */
N#define GPIO_CRH_CNF10_1                     (0x2U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000800 */
N
N#define GPIO_CRH_CNF11_Pos                   (14U)                             
N#define GPIO_CRH_CNF11_Msk                   (0x3U << GPIO_CRH_CNF11_Pos)      /*!< 0x0000C000 */
N#define GPIO_CRH_CNF11                       GPIO_CRH_CNF11_Msk                /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
N#define GPIO_CRH_CNF11_0                     (0x1U << GPIO_CRH_CNF11_Pos)      /*!< 0x00004000 */
N#define GPIO_CRH_CNF11_1                     (0x2U << GPIO_CRH_CNF11_Pos)      /*!< 0x00008000 */
N
N#define GPIO_CRH_CNF12_Pos                   (18U)                             
N#define GPIO_CRH_CNF12_Msk                   (0x3U << GPIO_CRH_CNF12_Pos)      /*!< 0x000C0000 */
N#define GPIO_CRH_CNF12                       GPIO_CRH_CNF12_Msk                /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
N#define GPIO_CRH_CNF12_0                     (0x1U << GPIO_CRH_CNF12_Pos)      /*!< 0x00040000 */
N#define GPIO_CRH_CNF12_1                     (0x2U << GPIO_CRH_CNF12_Pos)      /*!< 0x00080000 */
N
N#define GPIO_CRH_CNF13_Pos                   (22U)                             
N#define GPIO_CRH_CNF13_Msk                   (0x3U << GPIO_CRH_CNF13_Pos)      /*!< 0x00C00000 */
N#define GPIO_CRH_CNF13                       GPIO_CRH_CNF13_Msk                /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
N#define GPIO_CRH_CNF13_0                     (0x1U << GPIO_CRH_CNF13_Pos)      /*!< 0x00400000 */
N#define GPIO_CRH_CNF13_1                     (0x2U << GPIO_CRH_CNF13_Pos)      /*!< 0x00800000 */
N
N#define GPIO_CRH_CNF14_Pos                   (26U)                             
N#define GPIO_CRH_CNF14_Msk                   (0x3U << GPIO_CRH_CNF14_Pos)      /*!< 0x0C000000 */
N#define GPIO_CRH_CNF14                       GPIO_CRH_CNF14_Msk                /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
N#define GPIO_CRH_CNF14_0                     (0x1U << GPIO_CRH_CNF14_Pos)      /*!< 0x04000000 */
N#define GPIO_CRH_CNF14_1                     (0x2U << GPIO_CRH_CNF14_Pos)      /*!< 0x08000000 */
N
N#define GPIO_CRH_CNF15_Pos                   (30U)                             
N#define GPIO_CRH_CNF15_Msk                   (0x3U << GPIO_CRH_CNF15_Pos)      /*!< 0xC0000000 */
N#define GPIO_CRH_CNF15                       GPIO_CRH_CNF15_Msk                /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
N#define GPIO_CRH_CNF15_0                     (0x1U << GPIO_CRH_CNF15_Pos)      /*!< 0x40000000 */
N#define GPIO_CRH_CNF15_1                     (0x2U << GPIO_CRH_CNF15_Pos)      /*!< 0x80000000 */
N
N/*!<******************  Bit definition for GPIO_IDR register  *******************/
N#define GPIO_IDR_IDR0_Pos                    (0U)                              
N#define GPIO_IDR_IDR0_Msk                    (0x1U << GPIO_IDR_IDR0_Pos)       /*!< 0x00000001 */
N#define GPIO_IDR_IDR0                        GPIO_IDR_IDR0_Msk                 /*!< Port input data, bit 0 */
N#define GPIO_IDR_IDR1_Pos                    (1U)                              
N#define GPIO_IDR_IDR1_Msk                    (0x1U << GPIO_IDR_IDR1_Pos)       /*!< 0x00000002 */
N#define GPIO_IDR_IDR1                        GPIO_IDR_IDR1_Msk                 /*!< Port input data, bit 1 */
N#define GPIO_IDR_IDR2_Pos                    (2U)                              
N#define GPIO_IDR_IDR2_Msk                    (0x1U << GPIO_IDR_IDR2_Pos)       /*!< 0x00000004 */
N#define GPIO_IDR_IDR2                        GPIO_IDR_IDR2_Msk                 /*!< Port input data, bit 2 */
N#define GPIO_IDR_IDR3_Pos                    (3U)                              
N#define GPIO_IDR_IDR3_Msk                    (0x1U << GPIO_IDR_IDR3_Pos)       /*!< 0x00000008 */
N#define GPIO_IDR_IDR3                        GPIO_IDR_IDR3_Msk                 /*!< Port input data, bit 3 */
N#define GPIO_IDR_IDR4_Pos                    (4U)                              
N#define GPIO_IDR_IDR4_Msk                    (0x1U << GPIO_IDR_IDR4_Pos)       /*!< 0x00000010 */
N#define GPIO_IDR_IDR4                        GPIO_IDR_IDR4_Msk                 /*!< Port input data, bit 4 */
N#define GPIO_IDR_IDR5_Pos                    (5U)                              
N#define GPIO_IDR_IDR5_Msk                    (0x1U << GPIO_IDR_IDR5_Pos)       /*!< 0x00000020 */
N#define GPIO_IDR_IDR5                        GPIO_IDR_IDR5_Msk                 /*!< Port input data, bit 5 */
N#define GPIO_IDR_IDR6_Pos                    (6U)                              
N#define GPIO_IDR_IDR6_Msk                    (0x1U << GPIO_IDR_IDR6_Pos)       /*!< 0x00000040 */
N#define GPIO_IDR_IDR6                        GPIO_IDR_IDR6_Msk                 /*!< Port input data, bit 6 */
N#define GPIO_IDR_IDR7_Pos                    (7U)                              
N#define GPIO_IDR_IDR7_Msk                    (0x1U << GPIO_IDR_IDR7_Pos)       /*!< 0x00000080 */
N#define GPIO_IDR_IDR7                        GPIO_IDR_IDR7_Msk                 /*!< Port input data, bit 7 */
N#define GPIO_IDR_IDR8_Pos                    (8U)                              
N#define GPIO_IDR_IDR8_Msk                    (0x1U << GPIO_IDR_IDR8_Pos)       /*!< 0x00000100 */
N#define GPIO_IDR_IDR8                        GPIO_IDR_IDR8_Msk                 /*!< Port input data, bit 8 */
N#define GPIO_IDR_IDR9_Pos                    (9U)                              
N#define GPIO_IDR_IDR9_Msk                    (0x1U << GPIO_IDR_IDR9_Pos)       /*!< 0x00000200 */
N#define GPIO_IDR_IDR9                        GPIO_IDR_IDR9_Msk                 /*!< Port input data, bit 9 */
N#define GPIO_IDR_IDR10_Pos                   (10U)                             
N#define GPIO_IDR_IDR10_Msk                   (0x1U << GPIO_IDR_IDR10_Pos)      /*!< 0x00000400 */
N#define GPIO_IDR_IDR10                       GPIO_IDR_IDR10_Msk                /*!< Port input data, bit 10 */
N#define GPIO_IDR_IDR11_Pos                   (11U)                             
N#define GPIO_IDR_IDR11_Msk                   (0x1U << GPIO_IDR_IDR11_Pos)      /*!< 0x00000800 */
N#define GPIO_IDR_IDR11                       GPIO_IDR_IDR11_Msk                /*!< Port input data, bit 11 */
N#define GPIO_IDR_IDR12_Pos                   (12U)                             
N#define GPIO_IDR_IDR12_Msk                   (0x1U << GPIO_IDR_IDR12_Pos)      /*!< 0x00001000 */
N#define GPIO_IDR_IDR12                       GPIO_IDR_IDR12_Msk                /*!< Port input data, bit 12 */
N#define GPIO_IDR_IDR13_Pos                   (13U)                             
N#define GPIO_IDR_IDR13_Msk                   (0x1U << GPIO_IDR_IDR13_Pos)      /*!< 0x00002000 */
N#define GPIO_IDR_IDR13                       GPIO_IDR_IDR13_Msk                /*!< Port input data, bit 13 */
N#define GPIO_IDR_IDR14_Pos                   (14U)                             
N#define GPIO_IDR_IDR14_Msk                   (0x1U << GPIO_IDR_IDR14_Pos)      /*!< 0x00004000 */
N#define GPIO_IDR_IDR14                       GPIO_IDR_IDR14_Msk                /*!< Port input data, bit 14 */
N#define GPIO_IDR_IDR15_Pos                   (15U)                             
N#define GPIO_IDR_IDR15_Msk                   (0x1U << GPIO_IDR_IDR15_Pos)      /*!< 0x00008000 */
N#define GPIO_IDR_IDR15                       GPIO_IDR_IDR15_Msk                /*!< Port input data, bit 15 */
N
N/*******************  Bit definition for GPIO_ODR register  *******************/
N#define GPIO_ODR_ODR0_Pos                    (0U)                              
N#define GPIO_ODR_ODR0_Msk                    (0x1U << GPIO_ODR_ODR0_Pos)       /*!< 0x00000001 */
N#define GPIO_ODR_ODR0                        GPIO_ODR_ODR0_Msk                 /*!< Port output data, bit 0 */
N#define GPIO_ODR_ODR1_Pos                    (1U)                              
N#define GPIO_ODR_ODR1_Msk                    (0x1U << GPIO_ODR_ODR1_Pos)       /*!< 0x00000002 */
N#define GPIO_ODR_ODR1                        GPIO_ODR_ODR1_Msk                 /*!< Port output data, bit 1 */
N#define GPIO_ODR_ODR2_Pos                    (2U)                              
N#define GPIO_ODR_ODR2_Msk                    (0x1U << GPIO_ODR_ODR2_Pos)       /*!< 0x00000004 */
N#define GPIO_ODR_ODR2                        GPIO_ODR_ODR2_Msk                 /*!< Port output data, bit 2 */
N#define GPIO_ODR_ODR3_Pos                    (3U)                              
N#define GPIO_ODR_ODR3_Msk                    (0x1U << GPIO_ODR_ODR3_Pos)       /*!< 0x00000008 */
N#define GPIO_ODR_ODR3                        GPIO_ODR_ODR3_Msk                 /*!< Port output data, bit 3 */
N#define GPIO_ODR_ODR4_Pos                    (4U)                              
N#define GPIO_ODR_ODR4_Msk                    (0x1U << GPIO_ODR_ODR4_Pos)       /*!< 0x00000010 */
N#define GPIO_ODR_ODR4                        GPIO_ODR_ODR4_Msk                 /*!< Port output data, bit 4 */
N#define GPIO_ODR_ODR5_Pos                    (5U)                              
N#define GPIO_ODR_ODR5_Msk                    (0x1U << GPIO_ODR_ODR5_Pos)       /*!< 0x00000020 */
N#define GPIO_ODR_ODR5                        GPIO_ODR_ODR5_Msk                 /*!< Port output data, bit 5 */
N#define GPIO_ODR_ODR6_Pos                    (6U)                              
N#define GPIO_ODR_ODR6_Msk                    (0x1U << GPIO_ODR_ODR6_Pos)       /*!< 0x00000040 */
N#define GPIO_ODR_ODR6                        GPIO_ODR_ODR6_Msk                 /*!< Port output data, bit 6 */
N#define GPIO_ODR_ODR7_Pos                    (7U)                              
N#define GPIO_ODR_ODR7_Msk                    (0x1U << GPIO_ODR_ODR7_Pos)       /*!< 0x00000080 */
N#define GPIO_ODR_ODR7                        GPIO_ODR_ODR7_Msk                 /*!< Port output data, bit 7 */
N#define GPIO_ODR_ODR8_Pos                    (8U)                              
N#define GPIO_ODR_ODR8_Msk                    (0x1U << GPIO_ODR_ODR8_Pos)       /*!< 0x00000100 */
N#define GPIO_ODR_ODR8                        GPIO_ODR_ODR8_Msk                 /*!< Port output data, bit 8 */
N#define GPIO_ODR_ODR9_Pos                    (9U)                              
N#define GPIO_ODR_ODR9_Msk                    (0x1U << GPIO_ODR_ODR9_Pos)       /*!< 0x00000200 */
N#define GPIO_ODR_ODR9                        GPIO_ODR_ODR9_Msk                 /*!< Port output data, bit 9 */
N#define GPIO_ODR_ODR10_Pos                   (10U)                             
N#define GPIO_ODR_ODR10_Msk                   (0x1U << GPIO_ODR_ODR10_Pos)      /*!< 0x00000400 */
N#define GPIO_ODR_ODR10                       GPIO_ODR_ODR10_Msk                /*!< Port output data, bit 10 */
N#define GPIO_ODR_ODR11_Pos                   (11U)                             
N#define GPIO_ODR_ODR11_Msk                   (0x1U << GPIO_ODR_ODR11_Pos)      /*!< 0x00000800 */
N#define GPIO_ODR_ODR11                       GPIO_ODR_ODR11_Msk                /*!< Port output data, bit 11 */
N#define GPIO_ODR_ODR12_Pos                   (12U)                             
N#define GPIO_ODR_ODR12_Msk                   (0x1U << GPIO_ODR_ODR12_Pos)      /*!< 0x00001000 */
N#define GPIO_ODR_ODR12                       GPIO_ODR_ODR12_Msk                /*!< Port output data, bit 12 */
N#define GPIO_ODR_ODR13_Pos                   (13U)                             
N#define GPIO_ODR_ODR13_Msk                   (0x1U << GPIO_ODR_ODR13_Pos)      /*!< 0x00002000 */
N#define GPIO_ODR_ODR13                       GPIO_ODR_ODR13_Msk                /*!< Port output data, bit 13 */
N#define GPIO_ODR_ODR14_Pos                   (14U)                             
N#define GPIO_ODR_ODR14_Msk                   (0x1U << GPIO_ODR_ODR14_Pos)      /*!< 0x00004000 */
N#define GPIO_ODR_ODR14                       GPIO_ODR_ODR14_Msk                /*!< Port output data, bit 14 */
N#define GPIO_ODR_ODR15_Pos                   (15U)                             
N#define GPIO_ODR_ODR15_Msk                   (0x1U << GPIO_ODR_ODR15_Pos)      /*!< 0x00008000 */
N#define GPIO_ODR_ODR15                       GPIO_ODR_ODR15_Msk                /*!< Port output data, bit 15 */
N
N/******************  Bit definition for GPIO_BSRR register  *******************/
N#define GPIO_BSRR_BS0_Pos                    (0U)                              
N#define GPIO_BSRR_BS0_Msk                    (0x1U << GPIO_BSRR_BS0_Pos)       /*!< 0x00000001 */
N#define GPIO_BSRR_BS0                        GPIO_BSRR_BS0_Msk                 /*!< Port x Set bit 0 */
N#define GPIO_BSRR_BS1_Pos                    (1U)                              
N#define GPIO_BSRR_BS1_Msk                    (0x1U << GPIO_BSRR_BS1_Pos)       /*!< 0x00000002 */
N#define GPIO_BSRR_BS1                        GPIO_BSRR_BS1_Msk                 /*!< Port x Set bit 1 */
N#define GPIO_BSRR_BS2_Pos                    (2U)                              
N#define GPIO_BSRR_BS2_Msk                    (0x1U << GPIO_BSRR_BS2_Pos)       /*!< 0x00000004 */
N#define GPIO_BSRR_BS2                        GPIO_BSRR_BS2_Msk                 /*!< Port x Set bit 2 */
N#define GPIO_BSRR_BS3_Pos                    (3U)                              
N#define GPIO_BSRR_BS3_Msk                    (0x1U << GPIO_BSRR_BS3_Pos)       /*!< 0x00000008 */
N#define GPIO_BSRR_BS3                        GPIO_BSRR_BS3_Msk                 /*!< Port x Set bit 3 */
N#define GPIO_BSRR_BS4_Pos                    (4U)                              
N#define GPIO_BSRR_BS4_Msk                    (0x1U << GPIO_BSRR_BS4_Pos)       /*!< 0x00000010 */
N#define GPIO_BSRR_BS4                        GPIO_BSRR_BS4_Msk                 /*!< Port x Set bit 4 */
N#define GPIO_BSRR_BS5_Pos                    (5U)                              
N#define GPIO_BSRR_BS5_Msk                    (0x1U << GPIO_BSRR_BS5_Pos)       /*!< 0x00000020 */
N#define GPIO_BSRR_BS5                        GPIO_BSRR_BS5_Msk                 /*!< Port x Set bit 5 */
N#define GPIO_BSRR_BS6_Pos                    (6U)                              
N#define GPIO_BSRR_BS6_Msk                    (0x1U << GPIO_BSRR_BS6_Pos)       /*!< 0x00000040 */
N#define GPIO_BSRR_BS6                        GPIO_BSRR_BS6_Msk                 /*!< Port x Set bit 6 */
N#define GPIO_BSRR_BS7_Pos                    (7U)                              
N#define GPIO_BSRR_BS7_Msk                    (0x1U << GPIO_BSRR_BS7_Pos)       /*!< 0x00000080 */
N#define GPIO_BSRR_BS7                        GPIO_BSRR_BS7_Msk                 /*!< Port x Set bit 7 */
N#define GPIO_BSRR_BS8_Pos                    (8U)                              
N#define GPIO_BSRR_BS8_Msk                    (0x1U << GPIO_BSRR_BS8_Pos)       /*!< 0x00000100 */
N#define GPIO_BSRR_BS8                        GPIO_BSRR_BS8_Msk                 /*!< Port x Set bit 8 */
N#define GPIO_BSRR_BS9_Pos                    (9U)                              
N#define GPIO_BSRR_BS9_Msk                    (0x1U << GPIO_BSRR_BS9_Pos)       /*!< 0x00000200 */
N#define GPIO_BSRR_BS9                        GPIO_BSRR_BS9_Msk                 /*!< Port x Set bit 9 */
N#define GPIO_BSRR_BS10_Pos                   (10U)                             
N#define GPIO_BSRR_BS10_Msk                   (0x1U << GPIO_BSRR_BS10_Pos)      /*!< 0x00000400 */
N#define GPIO_BSRR_BS10                       GPIO_BSRR_BS10_Msk                /*!< Port x Set bit 10 */
N#define GPIO_BSRR_BS11_Pos                   (11U)                             
N#define GPIO_BSRR_BS11_Msk                   (0x1U << GPIO_BSRR_BS11_Pos)      /*!< 0x00000800 */
N#define GPIO_BSRR_BS11                       GPIO_BSRR_BS11_Msk                /*!< Port x Set bit 11 */
N#define GPIO_BSRR_BS12_Pos                   (12U)                             
N#define GPIO_BSRR_BS12_Msk                   (0x1U << GPIO_BSRR_BS12_Pos)      /*!< 0x00001000 */
N#define GPIO_BSRR_BS12                       GPIO_BSRR_BS12_Msk                /*!< Port x Set bit 12 */
N#define GPIO_BSRR_BS13_Pos                   (13U)                             
N#define GPIO_BSRR_BS13_Msk                   (0x1U << GPIO_BSRR_BS13_Pos)      /*!< 0x00002000 */
N#define GPIO_BSRR_BS13                       GPIO_BSRR_BS13_Msk                /*!< Port x Set bit 13 */
N#define GPIO_BSRR_BS14_Pos                   (14U)                             
N#define GPIO_BSRR_BS14_Msk                   (0x1U << GPIO_BSRR_BS14_Pos)      /*!< 0x00004000 */
N#define GPIO_BSRR_BS14                       GPIO_BSRR_BS14_Msk                /*!< Port x Set bit 14 */
N#define GPIO_BSRR_BS15_Pos                   (15U)                             
N#define GPIO_BSRR_BS15_Msk                   (0x1U << GPIO_BSRR_BS15_Pos)      /*!< 0x00008000 */
N#define GPIO_BSRR_BS15                       GPIO_BSRR_BS15_Msk                /*!< Port x Set bit 15 */
N
N#define GPIO_BSRR_BR0_Pos                    (16U)                             
N#define GPIO_BSRR_BR0_Msk                    (0x1U << GPIO_BSRR_BR0_Pos)       /*!< 0x00010000 */
N#define GPIO_BSRR_BR0                        GPIO_BSRR_BR0_Msk                 /*!< Port x Reset bit 0 */
N#define GPIO_BSRR_BR1_Pos                    (17U)                             
N#define GPIO_BSRR_BR1_Msk                    (0x1U << GPIO_BSRR_BR1_Pos)       /*!< 0x00020000 */
N#define GPIO_BSRR_BR1                        GPIO_BSRR_BR1_Msk                 /*!< Port x Reset bit 1 */
N#define GPIO_BSRR_BR2_Pos                    (18U)                             
N#define GPIO_BSRR_BR2_Msk                    (0x1U << GPIO_BSRR_BR2_Pos)       /*!< 0x00040000 */
N#define GPIO_BSRR_BR2                        GPIO_BSRR_BR2_Msk                 /*!< Port x Reset bit 2 */
N#define GPIO_BSRR_BR3_Pos                    (19U)                             
N#define GPIO_BSRR_BR3_Msk                    (0x1U << GPIO_BSRR_BR3_Pos)       /*!< 0x00080000 */
N#define GPIO_BSRR_BR3                        GPIO_BSRR_BR3_Msk                 /*!< Port x Reset bit 3 */
N#define GPIO_BSRR_BR4_Pos                    (20U)                             
N#define GPIO_BSRR_BR4_Msk                    (0x1U << GPIO_BSRR_BR4_Pos)       /*!< 0x00100000 */
N#define GPIO_BSRR_BR4                        GPIO_BSRR_BR4_Msk                 /*!< Port x Reset bit 4 */
N#define GPIO_BSRR_BR5_Pos                    (21U)                             
N#define GPIO_BSRR_BR5_Msk                    (0x1U << GPIO_BSRR_BR5_Pos)       /*!< 0x00200000 */
N#define GPIO_BSRR_BR5                        GPIO_BSRR_BR5_Msk                 /*!< Port x Reset bit 5 */
N#define GPIO_BSRR_BR6_Pos                    (22U)                             
N#define GPIO_BSRR_BR6_Msk                    (0x1U << GPIO_BSRR_BR6_Pos)       /*!< 0x00400000 */
N#define GPIO_BSRR_BR6                        GPIO_BSRR_BR6_Msk                 /*!< Port x Reset bit 6 */
N#define GPIO_BSRR_BR7_Pos                    (23U)                             
N#define GPIO_BSRR_BR7_Msk                    (0x1U << GPIO_BSRR_BR7_Pos)       /*!< 0x00800000 */
N#define GPIO_BSRR_BR7                        GPIO_BSRR_BR7_Msk                 /*!< Port x Reset bit 7 */
N#define GPIO_BSRR_BR8_Pos                    (24U)                             
N#define GPIO_BSRR_BR8_Msk                    (0x1U << GPIO_BSRR_BR8_Pos)       /*!< 0x01000000 */
N#define GPIO_BSRR_BR8                        GPIO_BSRR_BR8_Msk                 /*!< Port x Reset bit 8 */
N#define GPIO_BSRR_BR9_Pos                    (25U)                             
N#define GPIO_BSRR_BR9_Msk                    (0x1U << GPIO_BSRR_BR9_Pos)       /*!< 0x02000000 */
N#define GPIO_BSRR_BR9                        GPIO_BSRR_BR9_Msk                 /*!< Port x Reset bit 9 */
N#define GPIO_BSRR_BR10_Pos                   (26U)                             
N#define GPIO_BSRR_BR10_Msk                   (0x1U << GPIO_BSRR_BR10_Pos)      /*!< 0x04000000 */
N#define GPIO_BSRR_BR10                       GPIO_BSRR_BR10_Msk                /*!< Port x Reset bit 10 */
N#define GPIO_BSRR_BR11_Pos                   (27U)                             
N#define GPIO_BSRR_BR11_Msk                   (0x1U << GPIO_BSRR_BR11_Pos)      /*!< 0x08000000 */
N#define GPIO_BSRR_BR11                       GPIO_BSRR_BR11_Msk                /*!< Port x Reset bit 11 */
N#define GPIO_BSRR_BR12_Pos                   (28U)                             
N#define GPIO_BSRR_BR12_Msk                   (0x1U << GPIO_BSRR_BR12_Pos)      /*!< 0x10000000 */
N#define GPIO_BSRR_BR12                       GPIO_BSRR_BR12_Msk                /*!< Port x Reset bit 12 */
N#define GPIO_BSRR_BR13_Pos                   (29U)                             
N#define GPIO_BSRR_BR13_Msk                   (0x1U << GPIO_BSRR_BR13_Pos)      /*!< 0x20000000 */
N#define GPIO_BSRR_BR13                       GPIO_BSRR_BR13_Msk                /*!< Port x Reset bit 13 */
N#define GPIO_BSRR_BR14_Pos                   (30U)                             
N#define GPIO_BSRR_BR14_Msk                   (0x1U << GPIO_BSRR_BR14_Pos)      /*!< 0x40000000 */
N#define GPIO_BSRR_BR14                       GPIO_BSRR_BR14_Msk                /*!< Port x Reset bit 14 */
N#define GPIO_BSRR_BR15_Pos                   (31U)                             
N#define GPIO_BSRR_BR15_Msk                   (0x1U << GPIO_BSRR_BR15_Pos)      /*!< 0x80000000 */
N#define GPIO_BSRR_BR15                       GPIO_BSRR_BR15_Msk                /*!< Port x Reset bit 15 */
N
N/*******************  Bit definition for GPIO_BRR register  *******************/
N#define GPIO_BRR_BR0_Pos                     (0U)                              
N#define GPIO_BRR_BR0_Msk                     (0x1U << GPIO_BRR_BR0_Pos)        /*!< 0x00000001 */
N#define GPIO_BRR_BR0                         GPIO_BRR_BR0_Msk                  /*!< Port x Reset bit 0 */
N#define GPIO_BRR_BR1_Pos                     (1U)                              
N#define GPIO_BRR_BR1_Msk                     (0x1U << GPIO_BRR_BR1_Pos)        /*!< 0x00000002 */
N#define GPIO_BRR_BR1                         GPIO_BRR_BR1_Msk                  /*!< Port x Reset bit 1 */
N#define GPIO_BRR_BR2_Pos                     (2U)                              
N#define GPIO_BRR_BR2_Msk                     (0x1U << GPIO_BRR_BR2_Pos)        /*!< 0x00000004 */
N#define GPIO_BRR_BR2                         GPIO_BRR_BR2_Msk                  /*!< Port x Reset bit 2 */
N#define GPIO_BRR_BR3_Pos                     (3U)                              
N#define GPIO_BRR_BR3_Msk                     (0x1U << GPIO_BRR_BR3_Pos)        /*!< 0x00000008 */
N#define GPIO_BRR_BR3                         GPIO_BRR_BR3_Msk                  /*!< Port x Reset bit 3 */
N#define GPIO_BRR_BR4_Pos                     (4U)                              
N#define GPIO_BRR_BR4_Msk                     (0x1U << GPIO_BRR_BR4_Pos)        /*!< 0x00000010 */
N#define GPIO_BRR_BR4                         GPIO_BRR_BR4_Msk                  /*!< Port x Reset bit 4 */
N#define GPIO_BRR_BR5_Pos                     (5U)                              
N#define GPIO_BRR_BR5_Msk                     (0x1U << GPIO_BRR_BR5_Pos)        /*!< 0x00000020 */
N#define GPIO_BRR_BR5                         GPIO_BRR_BR5_Msk                  /*!< Port x Reset bit 5 */
N#define GPIO_BRR_BR6_Pos                     (6U)                              
N#define GPIO_BRR_BR6_Msk                     (0x1U << GPIO_BRR_BR6_Pos)        /*!< 0x00000040 */
N#define GPIO_BRR_BR6                         GPIO_BRR_BR6_Msk                  /*!< Port x Reset bit 6 */
N#define GPIO_BRR_BR7_Pos                     (7U)                              
N#define GPIO_BRR_BR7_Msk                     (0x1U << GPIO_BRR_BR7_Pos)        /*!< 0x00000080 */
N#define GPIO_BRR_BR7                         GPIO_BRR_BR7_Msk                  /*!< Port x Reset bit 7 */
N#define GPIO_BRR_BR8_Pos                     (8U)                              
N#define GPIO_BRR_BR8_Msk                     (0x1U << GPIO_BRR_BR8_Pos)        /*!< 0x00000100 */
N#define GPIO_BRR_BR8                         GPIO_BRR_BR8_Msk                  /*!< Port x Reset bit 8 */
N#define GPIO_BRR_BR9_Pos                     (9U)                              
N#define GPIO_BRR_BR9_Msk                     (0x1U << GPIO_BRR_BR9_Pos)        /*!< 0x00000200 */
N#define GPIO_BRR_BR9                         GPIO_BRR_BR9_Msk                  /*!< Port x Reset bit 9 */
N#define GPIO_BRR_BR10_Pos                    (10U)                             
N#define GPIO_BRR_BR10_Msk                    (0x1U << GPIO_BRR_BR10_Pos)       /*!< 0x00000400 */
N#define GPIO_BRR_BR10                        GPIO_BRR_BR10_Msk                 /*!< Port x Reset bit 10 */
N#define GPIO_BRR_BR11_Pos                    (11U)                             
N#define GPIO_BRR_BR11_Msk                    (0x1U << GPIO_BRR_BR11_Pos)       /*!< 0x00000800 */
N#define GPIO_BRR_BR11                        GPIO_BRR_BR11_Msk                 /*!< Port x Reset bit 11 */
N#define GPIO_BRR_BR12_Pos                    (12U)                             
N#define GPIO_BRR_BR12_Msk                    (0x1U << GPIO_BRR_BR12_Pos)       /*!< 0x00001000 */
N#define GPIO_BRR_BR12                        GPIO_BRR_BR12_Msk                 /*!< Port x Reset bit 12 */
N#define GPIO_BRR_BR13_Pos                    (13U)                             
N#define GPIO_BRR_BR13_Msk                    (0x1U << GPIO_BRR_BR13_Pos)       /*!< 0x00002000 */
N#define GPIO_BRR_BR13                        GPIO_BRR_BR13_Msk                 /*!< Port x Reset bit 13 */
N#define GPIO_BRR_BR14_Pos                    (14U)                             
N#define GPIO_BRR_BR14_Msk                    (0x1U << GPIO_BRR_BR14_Pos)       /*!< 0x00004000 */
N#define GPIO_BRR_BR14                        GPIO_BRR_BR14_Msk                 /*!< Port x Reset bit 14 */
N#define GPIO_BRR_BR15_Pos                    (15U)                             
N#define GPIO_BRR_BR15_Msk                    (0x1U << GPIO_BRR_BR15_Pos)       /*!< 0x00008000 */
N#define GPIO_BRR_BR15                        GPIO_BRR_BR15_Msk                 /*!< Port x Reset bit 15 */
N
N/******************  Bit definition for GPIO_LCKR register  *******************/
N#define GPIO_LCKR_LCK0_Pos                   (0U)                              
N#define GPIO_LCKR_LCK0_Msk                   (0x1U << GPIO_LCKR_LCK0_Pos)      /*!< 0x00000001 */
N#define GPIO_LCKR_LCK0                       GPIO_LCKR_LCK0_Msk                /*!< Port x Lock bit 0 */
N#define GPIO_LCKR_LCK1_Pos                   (1U)                              
N#define GPIO_LCKR_LCK1_Msk                   (0x1U << GPIO_LCKR_LCK1_Pos)      /*!< 0x00000002 */
N#define GPIO_LCKR_LCK1                       GPIO_LCKR_LCK1_Msk                /*!< Port x Lock bit 1 */
N#define GPIO_LCKR_LCK2_Pos                   (2U)                              
N#define GPIO_LCKR_LCK2_Msk                   (0x1U << GPIO_LCKR_LCK2_Pos)      /*!< 0x00000004 */
N#define GPIO_LCKR_LCK2                       GPIO_LCKR_LCK2_Msk                /*!< Port x Lock bit 2 */
N#define GPIO_LCKR_LCK3_Pos                   (3U)                              
N#define GPIO_LCKR_LCK3_Msk                   (0x1U << GPIO_LCKR_LCK3_Pos)      /*!< 0x00000008 */
N#define GPIO_LCKR_LCK3                       GPIO_LCKR_LCK3_Msk                /*!< Port x Lock bit 3 */
N#define GPIO_LCKR_LCK4_Pos                   (4U)                              
N#define GPIO_LCKR_LCK4_Msk                   (0x1U << GPIO_LCKR_LCK4_Pos)      /*!< 0x00000010 */
N#define GPIO_LCKR_LCK4                       GPIO_LCKR_LCK4_Msk                /*!< Port x Lock bit 4 */
N#define GPIO_LCKR_LCK5_Pos                   (5U)                              
N#define GPIO_LCKR_LCK5_Msk                   (0x1U << GPIO_LCKR_LCK5_Pos)      /*!< 0x00000020 */
N#define GPIO_LCKR_LCK5                       GPIO_LCKR_LCK5_Msk                /*!< Port x Lock bit 5 */
N#define GPIO_LCKR_LCK6_Pos                   (6U)                              
N#define GPIO_LCKR_LCK6_Msk                   (0x1U << GPIO_LCKR_LCK6_Pos)      /*!< 0x00000040 */
N#define GPIO_LCKR_LCK6                       GPIO_LCKR_LCK6_Msk                /*!< Port x Lock bit 6 */
N#define GPIO_LCKR_LCK7_Pos                   (7U)                              
N#define GPIO_LCKR_LCK7_Msk                   (0x1U << GPIO_LCKR_LCK7_Pos)      /*!< 0x00000080 */
N#define GPIO_LCKR_LCK7                       GPIO_LCKR_LCK7_Msk                /*!< Port x Lock bit 7 */
N#define GPIO_LCKR_LCK8_Pos                   (8U)                              
N#define GPIO_LCKR_LCK8_Msk                   (0x1U << GPIO_LCKR_LCK8_Pos)      /*!< 0x00000100 */
N#define GPIO_LCKR_LCK8                       GPIO_LCKR_LCK8_Msk                /*!< Port x Lock bit 8 */
N#define GPIO_LCKR_LCK9_Pos                   (9U)                              
N#define GPIO_LCKR_LCK9_Msk                   (0x1U << GPIO_LCKR_LCK9_Pos)      /*!< 0x00000200 */
N#define GPIO_LCKR_LCK9                       GPIO_LCKR_LCK9_Msk                /*!< Port x Lock bit 9 */
N#define GPIO_LCKR_LCK10_Pos                  (10U)                             
N#define GPIO_LCKR_LCK10_Msk                  (0x1U << GPIO_LCKR_LCK10_Pos)     /*!< 0x00000400 */
N#define GPIO_LCKR_LCK10                      GPIO_LCKR_LCK10_Msk               /*!< Port x Lock bit 10 */
N#define GPIO_LCKR_LCK11_Pos                  (11U)                             
N#define GPIO_LCKR_LCK11_Msk                  (0x1U << GPIO_LCKR_LCK11_Pos)     /*!< 0x00000800 */
N#define GPIO_LCKR_LCK11                      GPIO_LCKR_LCK11_Msk               /*!< Port x Lock bit 11 */
N#define GPIO_LCKR_LCK12_Pos                  (12U)                             
N#define GPIO_LCKR_LCK12_Msk                  (0x1U << GPIO_LCKR_LCK12_Pos)     /*!< 0x00001000 */
N#define GPIO_LCKR_LCK12                      GPIO_LCKR_LCK12_Msk               /*!< Port x Lock bit 12 */
N#define GPIO_LCKR_LCK13_Pos                  (13U)                             
N#define GPIO_LCKR_LCK13_Msk                  (0x1U << GPIO_LCKR_LCK13_Pos)     /*!< 0x00002000 */
N#define GPIO_LCKR_LCK13                      GPIO_LCKR_LCK13_Msk               /*!< Port x Lock bit 13 */
N#define GPIO_LCKR_LCK14_Pos                  (14U)                             
N#define GPIO_LCKR_LCK14_Msk                  (0x1U << GPIO_LCKR_LCK14_Pos)     /*!< 0x00004000 */
N#define GPIO_LCKR_LCK14                      GPIO_LCKR_LCK14_Msk               /*!< Port x Lock bit 14 */
N#define GPIO_LCKR_LCK15_Pos                  (15U)                             
N#define GPIO_LCKR_LCK15_Msk                  (0x1U << GPIO_LCKR_LCK15_Pos)     /*!< 0x00008000 */
N#define GPIO_LCKR_LCK15                      GPIO_LCKR_LCK15_Msk               /*!< Port x Lock bit 15 */
N#define GPIO_LCKR_LCKK_Pos                   (16U)                             
N#define GPIO_LCKR_LCKK_Msk                   (0x1U << GPIO_LCKR_LCKK_Pos)      /*!< 0x00010000 */
N#define GPIO_LCKR_LCKK                       GPIO_LCKR_LCKK_Msk                /*!< Lock key */
N
N/*----------------------------------------------------------------------------*/
N
N/******************  Bit definition for AFIO_EVCR register  *******************/
N#define AFIO_EVCR_PIN_Pos                    (0U)                              
N#define AFIO_EVCR_PIN_Msk                    (0xFU << AFIO_EVCR_PIN_Pos)       /*!< 0x0000000F */
N#define AFIO_EVCR_PIN                        AFIO_EVCR_PIN_Msk                 /*!< PIN[3:0] bits (Pin selection) */
N#define AFIO_EVCR_PIN_0                      (0x1U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000001 */
N#define AFIO_EVCR_PIN_1                      (0x2U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000002 */
N#define AFIO_EVCR_PIN_2                      (0x4U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000004 */
N#define AFIO_EVCR_PIN_3                      (0x8U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000008 */
N
N/*!< PIN configuration */
N#define AFIO_EVCR_PIN_PX0                    ((uint32_t)0x00000000)            /*!< Pin 0 selected */
N#define AFIO_EVCR_PIN_PX1_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX1_Msk                (0x1U << AFIO_EVCR_PIN_PX1_Pos)   /*!< 0x00000001 */
N#define AFIO_EVCR_PIN_PX1                    AFIO_EVCR_PIN_PX1_Msk             /*!< Pin 1 selected */
N#define AFIO_EVCR_PIN_PX2_Pos                (1U)                              
N#define AFIO_EVCR_PIN_PX2_Msk                (0x1U << AFIO_EVCR_PIN_PX2_Pos)   /*!< 0x00000002 */
N#define AFIO_EVCR_PIN_PX2                    AFIO_EVCR_PIN_PX2_Msk             /*!< Pin 2 selected */
N#define AFIO_EVCR_PIN_PX3_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX3_Msk                (0x3U << AFIO_EVCR_PIN_PX3_Pos)   /*!< 0x00000003 */
N#define AFIO_EVCR_PIN_PX3                    AFIO_EVCR_PIN_PX3_Msk             /*!< Pin 3 selected */
N#define AFIO_EVCR_PIN_PX4_Pos                (2U)                              
N#define AFIO_EVCR_PIN_PX4_Msk                (0x1U << AFIO_EVCR_PIN_PX4_Pos)   /*!< 0x00000004 */
N#define AFIO_EVCR_PIN_PX4                    AFIO_EVCR_PIN_PX4_Msk             /*!< Pin 4 selected */
N#define AFIO_EVCR_PIN_PX5_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX5_Msk                (0x5U << AFIO_EVCR_PIN_PX5_Pos)   /*!< 0x00000005 */
N#define AFIO_EVCR_PIN_PX5                    AFIO_EVCR_PIN_PX5_Msk             /*!< Pin 5 selected */
N#define AFIO_EVCR_PIN_PX6_Pos                (1U)                              
N#define AFIO_EVCR_PIN_PX6_Msk                (0x3U << AFIO_EVCR_PIN_PX6_Pos)   /*!< 0x00000006 */
N#define AFIO_EVCR_PIN_PX6                    AFIO_EVCR_PIN_PX6_Msk             /*!< Pin 6 selected */
N#define AFIO_EVCR_PIN_PX7_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX7_Msk                (0x7U << AFIO_EVCR_PIN_PX7_Pos)   /*!< 0x00000007 */
N#define AFIO_EVCR_PIN_PX7                    AFIO_EVCR_PIN_PX7_Msk             /*!< Pin 7 selected */
N#define AFIO_EVCR_PIN_PX8_Pos                (3U)                              
N#define AFIO_EVCR_PIN_PX8_Msk                (0x1U << AFIO_EVCR_PIN_PX8_Pos)   /*!< 0x00000008 */
N#define AFIO_EVCR_PIN_PX8                    AFIO_EVCR_PIN_PX8_Msk             /*!< Pin 8 selected */
N#define AFIO_EVCR_PIN_PX9_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX9_Msk                (0x9U << AFIO_EVCR_PIN_PX9_Pos)   /*!< 0x00000009 */
N#define AFIO_EVCR_PIN_PX9                    AFIO_EVCR_PIN_PX9_Msk             /*!< Pin 9 selected */
N#define AFIO_EVCR_PIN_PX10_Pos               (1U)                              
N#define AFIO_EVCR_PIN_PX10_Msk               (0x5U << AFIO_EVCR_PIN_PX10_Pos)  /*!< 0x0000000A */
N#define AFIO_EVCR_PIN_PX10                   AFIO_EVCR_PIN_PX10_Msk            /*!< Pin 10 selected */
N#define AFIO_EVCR_PIN_PX11_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX11_Msk               (0xBU << AFIO_EVCR_PIN_PX11_Pos)  /*!< 0x0000000B */
N#define AFIO_EVCR_PIN_PX11                   AFIO_EVCR_PIN_PX11_Msk            /*!< Pin 11 selected */
N#define AFIO_EVCR_PIN_PX12_Pos               (2U)                              
N#define AFIO_EVCR_PIN_PX12_Msk               (0x3U << AFIO_EVCR_PIN_PX12_Pos)  /*!< 0x0000000C */
N#define AFIO_EVCR_PIN_PX12                   AFIO_EVCR_PIN_PX12_Msk            /*!< Pin 12 selected */
N#define AFIO_EVCR_PIN_PX13_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX13_Msk               (0xDU << AFIO_EVCR_PIN_PX13_Pos)  /*!< 0x0000000D */
N#define AFIO_EVCR_PIN_PX13                   AFIO_EVCR_PIN_PX13_Msk            /*!< Pin 13 selected */
N#define AFIO_EVCR_PIN_PX14_Pos               (1U)                              
N#define AFIO_EVCR_PIN_PX14_Msk               (0x7U << AFIO_EVCR_PIN_PX14_Pos)  /*!< 0x0000000E */
N#define AFIO_EVCR_PIN_PX14                   AFIO_EVCR_PIN_PX14_Msk            /*!< Pin 14 selected */
N#define AFIO_EVCR_PIN_PX15_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX15_Msk               (0xFU << AFIO_EVCR_PIN_PX15_Pos)  /*!< 0x0000000F */
N#define AFIO_EVCR_PIN_PX15                   AFIO_EVCR_PIN_PX15_Msk            /*!< Pin 15 selected */
N
N#define AFIO_EVCR_PORT_Pos                   (4U)                              
N#define AFIO_EVCR_PORT_Msk                   (0x7U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000070 */
N#define AFIO_EVCR_PORT                       AFIO_EVCR_PORT_Msk                /*!< PORT[2:0] bits (Port selection) */
N#define AFIO_EVCR_PORT_0                     (0x1U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000010 */
N#define AFIO_EVCR_PORT_1                     (0x2U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000020 */
N#define AFIO_EVCR_PORT_2                     (0x4U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000040 */
N
N/*!< PORT configuration */
N#define AFIO_EVCR_PORT_PA                    ((uint32_t)0x00000000)            /*!< Port A selected */
N#define AFIO_EVCR_PORT_PB_Pos                (4U)                              
N#define AFIO_EVCR_PORT_PB_Msk                (0x1U << AFIO_EVCR_PORT_PB_Pos)   /*!< 0x00000010 */
N#define AFIO_EVCR_PORT_PB                    AFIO_EVCR_PORT_PB_Msk             /*!< Port B selected */
N#define AFIO_EVCR_PORT_PC_Pos                (5U)                              
N#define AFIO_EVCR_PORT_PC_Msk                (0x1U << AFIO_EVCR_PORT_PC_Pos)   /*!< 0x00000020 */
N#define AFIO_EVCR_PORT_PC                    AFIO_EVCR_PORT_PC_Msk             /*!< Port C selected */
N#define AFIO_EVCR_PORT_PD_Pos                (4U)                              
N#define AFIO_EVCR_PORT_PD_Msk                (0x3U << AFIO_EVCR_PORT_PD_Pos)   /*!< 0x00000030 */
N#define AFIO_EVCR_PORT_PD                    AFIO_EVCR_PORT_PD_Msk             /*!< Port D selected */
N#define AFIO_EVCR_PORT_PE_Pos                (6U)                              
N#define AFIO_EVCR_PORT_PE_Msk                (0x1U << AFIO_EVCR_PORT_PE_Pos)   /*!< 0x00000040 */
N#define AFIO_EVCR_PORT_PE                    AFIO_EVCR_PORT_PE_Msk             /*!< Port E selected */
N
N#define AFIO_EVCR_EVOE_Pos                   (7U)                              
N#define AFIO_EVCR_EVOE_Msk                   (0x1U << AFIO_EVCR_EVOE_Pos)      /*!< 0x00000080 */
N#define AFIO_EVCR_EVOE                       AFIO_EVCR_EVOE_Msk                /*!< Event Output Enable */
N
N/******************  Bit definition for AFIO_MAPR register  *******************/
N#define AFIO_MAPR_SPI1_REMAP_Pos             (0U)                              
N#define AFIO_MAPR_SPI1_REMAP_Msk             (0x1U << AFIO_MAPR_SPI1_REMAP_Pos) /*!< 0x00000001 */
N#define AFIO_MAPR_SPI1_REMAP                 AFIO_MAPR_SPI1_REMAP_Msk          /*!< SPI1 remapping */
N#define AFIO_MAPR_I2C1_REMAP_Pos             (1U)                              
N#define AFIO_MAPR_I2C1_REMAP_Msk             (0x1U << AFIO_MAPR_I2C1_REMAP_Pos) /*!< 0x00000002 */
N#define AFIO_MAPR_I2C1_REMAP                 AFIO_MAPR_I2C1_REMAP_Msk          /*!< I2C1 remapping */
N#define AFIO_MAPR_USART1_REMAP_Pos           (2U)                              
N#define AFIO_MAPR_USART1_REMAP_Msk           (0x1U << AFIO_MAPR_USART1_REMAP_Pos) /*!< 0x00000004 */
N#define AFIO_MAPR_USART1_REMAP               AFIO_MAPR_USART1_REMAP_Msk        /*!< USART1 remapping */
N#define AFIO_MAPR_USART2_REMAP_Pos           (3U)                              
N#define AFIO_MAPR_USART2_REMAP_Msk           (0x1U << AFIO_MAPR_USART2_REMAP_Pos) /*!< 0x00000008 */
N#define AFIO_MAPR_USART2_REMAP               AFIO_MAPR_USART2_REMAP_Msk        /*!< USART2 remapping */
N
N#define AFIO_MAPR_USART3_REMAP_Pos           (4U)                              
N#define AFIO_MAPR_USART3_REMAP_Msk           (0x3U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000030 */
N#define AFIO_MAPR_USART3_REMAP               AFIO_MAPR_USART3_REMAP_Msk        /*!< USART3_REMAP[1:0] bits (USART3 remapping) */
N#define AFIO_MAPR_USART3_REMAP_0             (0x1U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000010 */
N#define AFIO_MAPR_USART3_REMAP_1             (0x2U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000020 */
N
N/* USART3_REMAP configuration */
N#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((uint32_t)0x00000000)            /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)                           
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000010 */
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)                              
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) /*!< 0x00000030 */
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP     AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
N
N#define AFIO_MAPR_TIM1_REMAP_Pos             (6U)                              
N#define AFIO_MAPR_TIM1_REMAP_Msk             (0x3U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x000000C0 */
N#define AFIO_MAPR_TIM1_REMAP                 AFIO_MAPR_TIM1_REMAP_Msk          /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */
N#define AFIO_MAPR_TIM1_REMAP_0               (0x1U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000040 */
N#define AFIO_MAPR_TIM1_REMAP_1               (0x2U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000080 */
N
N/*!< TIM1_REMAP configuration */
N#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((uint32_t)0x00000000)            /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)                             
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) /*!< 0x00000040 */
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos   (6U)                              
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) /*!< 0x000000C0 */
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
N
N#define AFIO_MAPR_TIM2_REMAP_Pos             (8U)                              
N#define AFIO_MAPR_TIM2_REMAP_Msk             (0x3U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000300 */
N#define AFIO_MAPR_TIM2_REMAP                 AFIO_MAPR_TIM2_REMAP_Msk          /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */
N#define AFIO_MAPR_TIM2_REMAP_0               (0x1U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000100 */
N#define AFIO_MAPR_TIM2_REMAP_1               (0x2U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000200 */
N
N/*!< TIM2_REMAP configuration */
N#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((uint32_t)0x00000000)            /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)                            
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) /*!< 0x00000100 */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)                            
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) /*!< 0x00000200 */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos   (8U)                              
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) /*!< 0x00000300 */
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
N
N#define AFIO_MAPR_TIM3_REMAP_Pos             (10U)                             
N#define AFIO_MAPR_TIM3_REMAP_Msk             (0x3U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000C00 */
N#define AFIO_MAPR_TIM3_REMAP                 AFIO_MAPR_TIM3_REMAP_Msk          /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */
N#define AFIO_MAPR_TIM3_REMAP_0               (0x1U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000400 */
N#define AFIO_MAPR_TIM3_REMAP_1               (0x2U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000800 */
N
N/*!< TIM3_REMAP configuration */
N#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((uint32_t)0x00000000)            /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)                            
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000800 */
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos   (10U)                             
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) /*!< 0x00000C00 */
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
N
N#define AFIO_MAPR_TIM4_REMAP_Pos             (12U)                             
N#define AFIO_MAPR_TIM4_REMAP_Msk             (0x1U << AFIO_MAPR_TIM4_REMAP_Pos) /*!< 0x00001000 */
N#define AFIO_MAPR_TIM4_REMAP                 AFIO_MAPR_TIM4_REMAP_Msk          /*!< TIM4_REMAP bit (TIM4 remapping) */
N
N
N#define AFIO_MAPR_PD01_REMAP_Pos             (15U)                             
N#define AFIO_MAPR_PD01_REMAP_Msk             (0x1U << AFIO_MAPR_PD01_REMAP_Pos) /*!< 0x00008000 */
N#define AFIO_MAPR_PD01_REMAP                 AFIO_MAPR_PD01_REMAP_Msk          /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
N
N/*!< SWJ_CFG configuration */
N#define AFIO_MAPR_SWJ_CFG_Pos                (24U)                             
N#define AFIO_MAPR_SWJ_CFG_Msk                (0x7U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x07000000 */
N#define AFIO_MAPR_SWJ_CFG                    AFIO_MAPR_SWJ_CFG_Msk             /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
N#define AFIO_MAPR_SWJ_CFG_0                  (0x1U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x01000000 */
N#define AFIO_MAPR_SWJ_CFG_1                  (0x2U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x02000000 */
N#define AFIO_MAPR_SWJ_CFG_2                  (0x4U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x04000000 */
N
N#define AFIO_MAPR_SWJ_CFG_RESET              ((uint32_t)0x00000000)            /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos       (24U)                             
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk       (0x1U << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) /*!< 0x01000000 */
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST           AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk    /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos    (25U)                             
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk    (0x1U << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) /*!< 0x02000000 */
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Enabled */
N#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos        (26U)                             
N#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk        (0x1U << AFIO_MAPR_SWJ_CFG_DISABLE_Pos) /*!< 0x04000000 */
N#define AFIO_MAPR_SWJ_CFG_DISABLE            AFIO_MAPR_SWJ_CFG_DISABLE_Msk     /*!< JTAG-DP Disabled and SW-DP Disabled */
N
N
N/*****************  Bit definition for AFIO_EXTICR1 register  *****************/
N#define AFIO_EXTICR1_EXTI0_Pos               (0U)                              
N#define AFIO_EXTICR1_EXTI0_Msk               (0xFU << AFIO_EXTICR1_EXTI0_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR1_EXTI0                   AFIO_EXTICR1_EXTI0_Msk            /*!< EXTI 0 configuration */
N#define AFIO_EXTICR1_EXTI1_Pos               (4U)                              
N#define AFIO_EXTICR1_EXTI1_Msk               (0xFU << AFIO_EXTICR1_EXTI1_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR1_EXTI1                   AFIO_EXTICR1_EXTI1_Msk            /*!< EXTI 1 configuration */
N#define AFIO_EXTICR1_EXTI2_Pos               (8U)                              
N#define AFIO_EXTICR1_EXTI2_Msk               (0xFU << AFIO_EXTICR1_EXTI2_Pos)  /*!< 0x00000F00 */
N#define AFIO_EXTICR1_EXTI2                   AFIO_EXTICR1_EXTI2_Msk            /*!< EXTI 2 configuration */
N#define AFIO_EXTICR1_EXTI3_Pos               (12U)                             
N#define AFIO_EXTICR1_EXTI3_Msk               (0xFU << AFIO_EXTICR1_EXTI3_Pos)  /*!< 0x0000F000 */
N#define AFIO_EXTICR1_EXTI3                   AFIO_EXTICR1_EXTI3_Msk            /*!< EXTI 3 configuration */
N
N/*!< EXTI0 configuration */
N#define AFIO_EXTICR1_EXTI0_PA                ((uint32_t)0x00000000)            /*!< PA[0] pin */
N#define AFIO_EXTICR1_EXTI0_PB_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR1_EXTI0_PB                AFIO_EXTICR1_EXTI0_PB_Msk         /*!< PB[0] pin */
N#define AFIO_EXTICR1_EXTI0_PC_Pos            (1U)                              
N#define AFIO_EXTICR1_EXTI0_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR1_EXTI0_PC                AFIO_EXTICR1_EXTI0_PC_Msk         /*!< PC[0] pin */
N#define AFIO_EXTICR1_EXTI0_PD_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI0_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR1_EXTI0_PD                AFIO_EXTICR1_EXTI0_PD_Msk         /*!< PD[0] pin */
N#define AFIO_EXTICR1_EXTI0_PE_Pos            (2U)                              
N#define AFIO_EXTICR1_EXTI0_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR1_EXTI0_PE                AFIO_EXTICR1_EXTI0_PE_Msk         /*!< PE[0] pin */
N#define AFIO_EXTICR1_EXTI0_PF_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI0_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR1_EXTI0_PF                AFIO_EXTICR1_EXTI0_PF_Msk         /*!< PF[0] pin */
N#define AFIO_EXTICR1_EXTI0_PG_Pos            (1U)                              
N#define AFIO_EXTICR1_EXTI0_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI0_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR1_EXTI0_PG                AFIO_EXTICR1_EXTI0_PG_Msk         /*!< PG[0] pin */
N
N/*!< EXTI1 configuration */
N#define AFIO_EXTICR1_EXTI1_PA                ((uint32_t)0x00000000)            /*!< PA[1] pin */
N#define AFIO_EXTICR1_EXTI1_PB_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR1_EXTI1_PB                AFIO_EXTICR1_EXTI1_PB_Msk         /*!< PB[1] pin */
N#define AFIO_EXTICR1_EXTI1_PC_Pos            (5U)                              
N#define AFIO_EXTICR1_EXTI1_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR1_EXTI1_PC                AFIO_EXTICR1_EXTI1_PC_Msk         /*!< PC[1] pin */
N#define AFIO_EXTICR1_EXTI1_PD_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI1_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR1_EXTI1_PD                AFIO_EXTICR1_EXTI1_PD_Msk         /*!< PD[1] pin */
N#define AFIO_EXTICR1_EXTI1_PE_Pos            (6U)                              
N#define AFIO_EXTICR1_EXTI1_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR1_EXTI1_PE                AFIO_EXTICR1_EXTI1_PE_Msk         /*!< PE[1] pin */
N#define AFIO_EXTICR1_EXTI1_PF_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI1_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR1_EXTI1_PF                AFIO_EXTICR1_EXTI1_PF_Msk         /*!< PF[1] pin */
N#define AFIO_EXTICR1_EXTI1_PG_Pos            (5U)                              
N#define AFIO_EXTICR1_EXTI1_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI1_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR1_EXTI1_PG                AFIO_EXTICR1_EXTI1_PG_Msk         /*!< PG[1] pin */
N
N/*!< EXTI2 configuration */  
N#define AFIO_EXTICR1_EXTI2_PA                ((uint32_t)0x00000000)            /*!< PA[2] pin */
N#define AFIO_EXTICR1_EXTI2_PB_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR1_EXTI2_PB                AFIO_EXTICR1_EXTI2_PB_Msk         /*!< PB[2] pin */
N#define AFIO_EXTICR1_EXTI2_PC_Pos            (9U)                              
N#define AFIO_EXTICR1_EXTI2_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR1_EXTI2_PC                AFIO_EXTICR1_EXTI2_PC_Msk         /*!< PC[2] pin */
N#define AFIO_EXTICR1_EXTI2_PD_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI2_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR1_EXTI2_PD                AFIO_EXTICR1_EXTI2_PD_Msk         /*!< PD[2] pin */
N#define AFIO_EXTICR1_EXTI2_PE_Pos            (10U)                             
N#define AFIO_EXTICR1_EXTI2_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR1_EXTI2_PE                AFIO_EXTICR1_EXTI2_PE_Msk         /*!< PE[2] pin */
N#define AFIO_EXTICR1_EXTI2_PF_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI2_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR1_EXTI2_PF                AFIO_EXTICR1_EXTI2_PF_Msk         /*!< PF[2] pin */
N#define AFIO_EXTICR1_EXTI2_PG_Pos            (9U)                              
N#define AFIO_EXTICR1_EXTI2_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI2_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR1_EXTI2_PG                AFIO_EXTICR1_EXTI2_PG_Msk         /*!< PG[2] pin */
N
N/*!< EXTI3 configuration */
N#define AFIO_EXTICR1_EXTI3_PA                ((uint32_t)0x00000000)            /*!< PA[3] pin */
N#define AFIO_EXTICR1_EXTI3_PB_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR1_EXTI3_PB                AFIO_EXTICR1_EXTI3_PB_Msk         /*!< PB[3] pin */
N#define AFIO_EXTICR1_EXTI3_PC_Pos            (13U)                             
N#define AFIO_EXTICR1_EXTI3_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR1_EXTI3_PC                AFIO_EXTICR1_EXTI3_PC_Msk         /*!< PC[3] pin */
N#define AFIO_EXTICR1_EXTI3_PD_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI3_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR1_EXTI3_PD                AFIO_EXTICR1_EXTI3_PD_Msk         /*!< PD[3] pin */
N#define AFIO_EXTICR1_EXTI3_PE_Pos            (14U)                             
N#define AFIO_EXTICR1_EXTI3_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR1_EXTI3_PE                AFIO_EXTICR1_EXTI3_PE_Msk         /*!< PE[3] pin */
N#define AFIO_EXTICR1_EXTI3_PF_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI3_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR1_EXTI3_PF                AFIO_EXTICR1_EXTI3_PF_Msk         /*!< PF[3] pin */
N#define AFIO_EXTICR1_EXTI3_PG_Pos            (13U)                             
N#define AFIO_EXTICR1_EXTI3_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI3_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR1_EXTI3_PG                AFIO_EXTICR1_EXTI3_PG_Msk         /*!< PG[3] pin */
N
N/*****************  Bit definition for AFIO_EXTICR2 register  *****************/
N#define AFIO_EXTICR2_EXTI4_Pos               (0U)                              
N#define AFIO_EXTICR2_EXTI4_Msk               (0xFU << AFIO_EXTICR2_EXTI4_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR2_EXTI4                   AFIO_EXTICR2_EXTI4_Msk            /*!< EXTI 4 configuration */
N#define AFIO_EXTICR2_EXTI5_Pos               (4U)                              
N#define AFIO_EXTICR2_EXTI5_Msk               (0xFU << AFIO_EXTICR2_EXTI5_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR2_EXTI5                   AFIO_EXTICR2_EXTI5_Msk            /*!< EXTI 5 configuration */
N#define AFIO_EXTICR2_EXTI6_Pos               (8U)                              
N#define AFIO_EXTICR2_EXTI6_Msk               (0xFU << AFIO_EXTICR2_EXTI6_Pos)  /*!< 0x00000F00 */
N#define AFIO_EXTICR2_EXTI6                   AFIO_EXTICR2_EXTI6_Msk            /*!< EXTI 6 configuration */
N#define AFIO_EXTICR2_EXTI7_Pos               (12U)                             
N#define AFIO_EXTICR2_EXTI7_Msk               (0xFU << AFIO_EXTICR2_EXTI7_Pos)  /*!< 0x0000F000 */
N#define AFIO_EXTICR2_EXTI7                   AFIO_EXTICR2_EXTI7_Msk            /*!< EXTI 7 configuration */
N
N/*!< EXTI4 configuration */
N#define AFIO_EXTICR2_EXTI4_PA                ((uint32_t)0x00000000)            /*!< PA[4] pin */
N#define AFIO_EXTICR2_EXTI4_PB_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR2_EXTI4_PB                AFIO_EXTICR2_EXTI4_PB_Msk         /*!< PB[4] pin */
N#define AFIO_EXTICR2_EXTI4_PC_Pos            (1U)                              
N#define AFIO_EXTICR2_EXTI4_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR2_EXTI4_PC                AFIO_EXTICR2_EXTI4_PC_Msk         /*!< PC[4] pin */
N#define AFIO_EXTICR2_EXTI4_PD_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI4_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR2_EXTI4_PD                AFIO_EXTICR2_EXTI4_PD_Msk         /*!< PD[4] pin */
N#define AFIO_EXTICR2_EXTI4_PE_Pos            (2U)                              
N#define AFIO_EXTICR2_EXTI4_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR2_EXTI4_PE                AFIO_EXTICR2_EXTI4_PE_Msk         /*!< PE[4] pin */
N#define AFIO_EXTICR2_EXTI4_PF_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI4_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR2_EXTI4_PF                AFIO_EXTICR2_EXTI4_PF_Msk         /*!< PF[4] pin */
N#define AFIO_EXTICR2_EXTI4_PG_Pos            (1U)                              
N#define AFIO_EXTICR2_EXTI4_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI4_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR2_EXTI4_PG                AFIO_EXTICR2_EXTI4_PG_Msk         /*!< PG[4] pin */
N
N/* EXTI5 configuration */
N#define AFIO_EXTICR2_EXTI5_PA                ((uint32_t)0x00000000)            /*!< PA[5] pin */
N#define AFIO_EXTICR2_EXTI5_PB_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR2_EXTI5_PB                AFIO_EXTICR2_EXTI5_PB_Msk         /*!< PB[5] pin */
N#define AFIO_EXTICR2_EXTI5_PC_Pos            (5U)                              
N#define AFIO_EXTICR2_EXTI5_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR2_EXTI5_PC                AFIO_EXTICR2_EXTI5_PC_Msk         /*!< PC[5] pin */
N#define AFIO_EXTICR2_EXTI5_PD_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI5_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR2_EXTI5_PD                AFIO_EXTICR2_EXTI5_PD_Msk         /*!< PD[5] pin */
N#define AFIO_EXTICR2_EXTI5_PE_Pos            (6U)                              
N#define AFIO_EXTICR2_EXTI5_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR2_EXTI5_PE                AFIO_EXTICR2_EXTI5_PE_Msk         /*!< PE[5] pin */
N#define AFIO_EXTICR2_EXTI5_PF_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI5_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR2_EXTI5_PF                AFIO_EXTICR2_EXTI5_PF_Msk         /*!< PF[5] pin */
N#define AFIO_EXTICR2_EXTI5_PG_Pos            (5U)                              
N#define AFIO_EXTICR2_EXTI5_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI5_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR2_EXTI5_PG                AFIO_EXTICR2_EXTI5_PG_Msk         /*!< PG[5] pin */
N
N/*!< EXTI6 configuration */  
N#define AFIO_EXTICR2_EXTI6_PA                ((uint32_t)0x00000000)            /*!< PA[6] pin */
N#define AFIO_EXTICR2_EXTI6_PB_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR2_EXTI6_PB                AFIO_EXTICR2_EXTI6_PB_Msk         /*!< PB[6] pin */
N#define AFIO_EXTICR2_EXTI6_PC_Pos            (9U)                              
N#define AFIO_EXTICR2_EXTI6_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR2_EXTI6_PC                AFIO_EXTICR2_EXTI6_PC_Msk         /*!< PC[6] pin */
N#define AFIO_EXTICR2_EXTI6_PD_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI6_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR2_EXTI6_PD                AFIO_EXTICR2_EXTI6_PD_Msk         /*!< PD[6] pin */
N#define AFIO_EXTICR2_EXTI6_PE_Pos            (10U)                             
N#define AFIO_EXTICR2_EXTI6_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR2_EXTI6_PE                AFIO_EXTICR2_EXTI6_PE_Msk         /*!< PE[6] pin */
N#define AFIO_EXTICR2_EXTI6_PF_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI6_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR2_EXTI6_PF                AFIO_EXTICR2_EXTI6_PF_Msk         /*!< PF[6] pin */
N#define AFIO_EXTICR2_EXTI6_PG_Pos            (9U)                              
N#define AFIO_EXTICR2_EXTI6_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI6_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR2_EXTI6_PG                AFIO_EXTICR2_EXTI6_PG_Msk         /*!< PG[6] pin */
N
N/*!< EXTI7 configuration */
N#define AFIO_EXTICR2_EXTI7_PA                ((uint32_t)0x00000000)            /*!< PA[7] pin */
N#define AFIO_EXTICR2_EXTI7_PB_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR2_EXTI7_PB                AFIO_EXTICR2_EXTI7_PB_Msk         /*!< PB[7] pin */
N#define AFIO_EXTICR2_EXTI7_PC_Pos            (13U)                             
N#define AFIO_EXTICR2_EXTI7_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR2_EXTI7_PC                AFIO_EXTICR2_EXTI7_PC_Msk         /*!< PC[7] pin */
N#define AFIO_EXTICR2_EXTI7_PD_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI7_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR2_EXTI7_PD                AFIO_EXTICR2_EXTI7_PD_Msk         /*!< PD[7] pin */
N#define AFIO_EXTICR2_EXTI7_PE_Pos            (14U)                             
N#define AFIO_EXTICR2_EXTI7_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR2_EXTI7_PE                AFIO_EXTICR2_EXTI7_PE_Msk         /*!< PE[7] pin */
N#define AFIO_EXTICR2_EXTI7_PF_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI7_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR2_EXTI7_PF                AFIO_EXTICR2_EXTI7_PF_Msk         /*!< PF[7] pin */
N#define AFIO_EXTICR2_EXTI7_PG_Pos            (13U)                             
N#define AFIO_EXTICR2_EXTI7_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI7_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR2_EXTI7_PG                AFIO_EXTICR2_EXTI7_PG_Msk         /*!< PG[7] pin */
N
N/*****************  Bit definition for AFIO_EXTICR3 register  *****************/
N#define AFIO_EXTICR3_EXTI8_Pos               (0U)                              
N#define AFIO_EXTICR3_EXTI8_Msk               (0xFU << AFIO_EXTICR3_EXTI8_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR3_EXTI8                   AFIO_EXTICR3_EXTI8_Msk            /*!< EXTI 8 configuration */
N#define AFIO_EXTICR3_EXTI9_Pos               (4U)                              
N#define AFIO_EXTICR3_EXTI9_Msk               (0xFU << AFIO_EXTICR3_EXTI9_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR3_EXTI9                   AFIO_EXTICR3_EXTI9_Msk            /*!< EXTI 9 configuration */
N#define AFIO_EXTICR3_EXTI10_Pos              (8U)                              
N#define AFIO_EXTICR3_EXTI10_Msk              (0xFU << AFIO_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
N#define AFIO_EXTICR3_EXTI10                  AFIO_EXTICR3_EXTI10_Msk           /*!< EXTI 10 configuration */
N#define AFIO_EXTICR3_EXTI11_Pos              (12U)                             
N#define AFIO_EXTICR3_EXTI11_Msk              (0xFU << AFIO_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
N#define AFIO_EXTICR3_EXTI11                  AFIO_EXTICR3_EXTI11_Msk           /*!< EXTI 11 configuration */
N
N/*!< EXTI8 configuration */
N#define AFIO_EXTICR3_EXTI8_PA                ((uint32_t)0x00000000)            /*!< PA[8] pin */
N#define AFIO_EXTICR3_EXTI8_PB_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PB_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR3_EXTI8_PB                AFIO_EXTICR3_EXTI8_PB_Msk         /*!< PB[8] pin */
N#define AFIO_EXTICR3_EXTI8_PC_Pos            (1U)                              
N#define AFIO_EXTICR3_EXTI8_PC_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR3_EXTI8_PC                AFIO_EXTICR3_EXTI8_PC_Msk         /*!< PC[8] pin */
N#define AFIO_EXTICR3_EXTI8_PD_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PD_Msk            (0x3U << AFIO_EXTICR3_EXTI8_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR3_EXTI8_PD                AFIO_EXTICR3_EXTI8_PD_Msk         /*!< PD[8] pin */
N#define AFIO_EXTICR3_EXTI8_PE_Pos            (2U)                              
N#define AFIO_EXTICR3_EXTI8_PE_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR3_EXTI8_PE                AFIO_EXTICR3_EXTI8_PE_Msk         /*!< PE[8] pin */
N#define AFIO_EXTICR3_EXTI8_PF_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PF_Msk            (0x5U << AFIO_EXTICR3_EXTI8_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR3_EXTI8_PF                AFIO_EXTICR3_EXTI8_PF_Msk         /*!< PF[8] pin */
N#define AFIO_EXTICR3_EXTI8_PG_Pos            (1U)                              
N#define AFIO_EXTICR3_EXTI8_PG_Msk            (0x3U << AFIO_EXTICR3_EXTI8_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR3_EXTI8_PG                AFIO_EXTICR3_EXTI8_PG_Msk         /*!< PG[8] pin */
N
N/*!< EXTI9 configuration */
N#define AFIO_EXTICR3_EXTI9_PA                ((uint32_t)0x00000000)            /*!< PA[9] pin */
N#define AFIO_EXTICR3_EXTI9_PB_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PB_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR3_EXTI9_PB                AFIO_EXTICR3_EXTI9_PB_Msk         /*!< PB[9] pin */
N#define AFIO_EXTICR3_EXTI9_PC_Pos            (5U)                              
N#define AFIO_EXTICR3_EXTI9_PC_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR3_EXTI9_PC                AFIO_EXTICR3_EXTI9_PC_Msk         /*!< PC[9] pin */
N#define AFIO_EXTICR3_EXTI9_PD_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PD_Msk            (0x3U << AFIO_EXTICR3_EXTI9_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR3_EXTI9_PD                AFIO_EXTICR3_EXTI9_PD_Msk         /*!< PD[9] pin */
N#define AFIO_EXTICR3_EXTI9_PE_Pos            (6U)                              
N#define AFIO_EXTICR3_EXTI9_PE_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR3_EXTI9_PE                AFIO_EXTICR3_EXTI9_PE_Msk         /*!< PE[9] pin */
N#define AFIO_EXTICR3_EXTI9_PF_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PF_Msk            (0x5U << AFIO_EXTICR3_EXTI9_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR3_EXTI9_PF                AFIO_EXTICR3_EXTI9_PF_Msk         /*!< PF[9] pin */
N#define AFIO_EXTICR3_EXTI9_PG_Pos            (5U)                              
N#define AFIO_EXTICR3_EXTI9_PG_Msk            (0x3U << AFIO_EXTICR3_EXTI9_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR3_EXTI9_PG                AFIO_EXTICR3_EXTI9_PG_Msk         /*!< PG[9] pin */
N
N/*!< EXTI10 configuration */  
N#define AFIO_EXTICR3_EXTI10_PA               ((uint32_t)0x00000000)            /*!< PA[10] pin */
N#define AFIO_EXTICR3_EXTI10_PB_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PB_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR3_EXTI10_PB               AFIO_EXTICR3_EXTI10_PB_Msk        /*!< PB[10] pin */
N#define AFIO_EXTICR3_EXTI10_PC_Pos           (9U)                              
N#define AFIO_EXTICR3_EXTI10_PC_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR3_EXTI10_PC               AFIO_EXTICR3_EXTI10_PC_Msk        /*!< PC[10] pin */
N#define AFIO_EXTICR3_EXTI10_PD_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PD_Msk           (0x3U << AFIO_EXTICR3_EXTI10_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR3_EXTI10_PD               AFIO_EXTICR3_EXTI10_PD_Msk        /*!< PD[10] pin */
N#define AFIO_EXTICR3_EXTI10_PE_Pos           (10U)                             
N#define AFIO_EXTICR3_EXTI10_PE_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR3_EXTI10_PE               AFIO_EXTICR3_EXTI10_PE_Msk        /*!< PE[10] pin */
N#define AFIO_EXTICR3_EXTI10_PF_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PF_Msk           (0x5U << AFIO_EXTICR3_EXTI10_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR3_EXTI10_PF               AFIO_EXTICR3_EXTI10_PF_Msk        /*!< PF[10] pin */
N#define AFIO_EXTICR3_EXTI10_PG_Pos           (9U)                              
N#define AFIO_EXTICR3_EXTI10_PG_Msk           (0x3U << AFIO_EXTICR3_EXTI10_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR3_EXTI10_PG               AFIO_EXTICR3_EXTI10_PG_Msk        /*!< PG[10] pin */
N
N/*!< EXTI11 configuration */
N#define AFIO_EXTICR3_EXTI11_PA               ((uint32_t)0x00000000)            /*!< PA[11] pin */
N#define AFIO_EXTICR3_EXTI11_PB_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PB_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR3_EXTI11_PB               AFIO_EXTICR3_EXTI11_PB_Msk        /*!< PB[11] pin */
N#define AFIO_EXTICR3_EXTI11_PC_Pos           (13U)                             
N#define AFIO_EXTICR3_EXTI11_PC_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR3_EXTI11_PC               AFIO_EXTICR3_EXTI11_PC_Msk        /*!< PC[11] pin */
N#define AFIO_EXTICR3_EXTI11_PD_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PD_Msk           (0x3U << AFIO_EXTICR3_EXTI11_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR3_EXTI11_PD               AFIO_EXTICR3_EXTI11_PD_Msk        /*!< PD[11] pin */
N#define AFIO_EXTICR3_EXTI11_PE_Pos           (14U)                             
N#define AFIO_EXTICR3_EXTI11_PE_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR3_EXTI11_PE               AFIO_EXTICR3_EXTI11_PE_Msk        /*!< PE[11] pin */
N#define AFIO_EXTICR3_EXTI11_PF_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PF_Msk           (0x5U << AFIO_EXTICR3_EXTI11_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR3_EXTI11_PF               AFIO_EXTICR3_EXTI11_PF_Msk        /*!< PF[11] pin */
N#define AFIO_EXTICR3_EXTI11_PG_Pos           (13U)                             
N#define AFIO_EXTICR3_EXTI11_PG_Msk           (0x3U << AFIO_EXTICR3_EXTI11_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR3_EXTI11_PG               AFIO_EXTICR3_EXTI11_PG_Msk        /*!< PG[11] pin */
N
N/*****************  Bit definition for AFIO_EXTICR4 register  *****************/
N#define AFIO_EXTICR4_EXTI12_Pos              (0U)                              
N#define AFIO_EXTICR4_EXTI12_Msk              (0xFU << AFIO_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
N#define AFIO_EXTICR4_EXTI12                  AFIO_EXTICR4_EXTI12_Msk           /*!< EXTI 12 configuration */
N#define AFIO_EXTICR4_EXTI13_Pos              (4U)                              
N#define AFIO_EXTICR4_EXTI13_Msk              (0xFU << AFIO_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
N#define AFIO_EXTICR4_EXTI13                  AFIO_EXTICR4_EXTI13_Msk           /*!< EXTI 13 configuration */
N#define AFIO_EXTICR4_EXTI14_Pos              (8U)                              
N#define AFIO_EXTICR4_EXTI14_Msk              (0xFU << AFIO_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
N#define AFIO_EXTICR4_EXTI14                  AFIO_EXTICR4_EXTI14_Msk           /*!< EXTI 14 configuration */
N#define AFIO_EXTICR4_EXTI15_Pos              (12U)                             
N#define AFIO_EXTICR4_EXTI15_Msk              (0xFU << AFIO_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
N#define AFIO_EXTICR4_EXTI15                  AFIO_EXTICR4_EXTI15_Msk           /*!< EXTI 15 configuration */
N
N/* EXTI12 configuration */
N#define AFIO_EXTICR4_EXTI12_PA               ((uint32_t)0x00000000)            /*!< PA[12] pin */
N#define AFIO_EXTICR4_EXTI12_PB_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR4_EXTI12_PB               AFIO_EXTICR4_EXTI12_PB_Msk        /*!< PB[12] pin */
N#define AFIO_EXTICR4_EXTI12_PC_Pos           (1U)                              
N#define AFIO_EXTICR4_EXTI12_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR4_EXTI12_PC               AFIO_EXTICR4_EXTI12_PC_Msk        /*!< PC[12] pin */
N#define AFIO_EXTICR4_EXTI12_PD_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI12_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR4_EXTI12_PD               AFIO_EXTICR4_EXTI12_PD_Msk        /*!< PD[12] pin */
N#define AFIO_EXTICR4_EXTI12_PE_Pos           (2U)                              
N#define AFIO_EXTICR4_EXTI12_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR4_EXTI12_PE               AFIO_EXTICR4_EXTI12_PE_Msk        /*!< PE[12] pin */
N#define AFIO_EXTICR4_EXTI12_PF_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI12_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR4_EXTI12_PF               AFIO_EXTICR4_EXTI12_PF_Msk        /*!< PF[12] pin */
N#define AFIO_EXTICR4_EXTI12_PG_Pos           (1U)                              
N#define AFIO_EXTICR4_EXTI12_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI12_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR4_EXTI12_PG               AFIO_EXTICR4_EXTI12_PG_Msk        /*!< PG[12] pin */
N
N/* EXTI13 configuration */
N#define AFIO_EXTICR4_EXTI13_PA               ((uint32_t)0x00000000)            /*!< PA[13] pin */
N#define AFIO_EXTICR4_EXTI13_PB_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR4_EXTI13_PB               AFIO_EXTICR4_EXTI13_PB_Msk        /*!< PB[13] pin */
N#define AFIO_EXTICR4_EXTI13_PC_Pos           (5U)                              
N#define AFIO_EXTICR4_EXTI13_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR4_EXTI13_PC               AFIO_EXTICR4_EXTI13_PC_Msk        /*!< PC[13] pin */
N#define AFIO_EXTICR4_EXTI13_PD_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI13_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR4_EXTI13_PD               AFIO_EXTICR4_EXTI13_PD_Msk        /*!< PD[13] pin */
N#define AFIO_EXTICR4_EXTI13_PE_Pos           (6U)                              
N#define AFIO_EXTICR4_EXTI13_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR4_EXTI13_PE               AFIO_EXTICR4_EXTI13_PE_Msk        /*!< PE[13] pin */
N#define AFIO_EXTICR4_EXTI13_PF_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI13_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR4_EXTI13_PF               AFIO_EXTICR4_EXTI13_PF_Msk        /*!< PF[13] pin */
N#define AFIO_EXTICR4_EXTI13_PG_Pos           (5U)                              
N#define AFIO_EXTICR4_EXTI13_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI13_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR4_EXTI13_PG               AFIO_EXTICR4_EXTI13_PG_Msk        /*!< PG[13] pin */
N
N/*!< EXTI14 configuration */  
N#define AFIO_EXTICR4_EXTI14_PA               ((uint32_t)0x00000000)            /*!< PA[14] pin */
N#define AFIO_EXTICR4_EXTI14_PB_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR4_EXTI14_PB               AFIO_EXTICR4_EXTI14_PB_Msk        /*!< PB[14] pin */
N#define AFIO_EXTICR4_EXTI14_PC_Pos           (9U)                              
N#define AFIO_EXTICR4_EXTI14_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR4_EXTI14_PC               AFIO_EXTICR4_EXTI14_PC_Msk        /*!< PC[14] pin */
N#define AFIO_EXTICR4_EXTI14_PD_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI14_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR4_EXTI14_PD               AFIO_EXTICR4_EXTI14_PD_Msk        /*!< PD[14] pin */
N#define AFIO_EXTICR4_EXTI14_PE_Pos           (10U)                             
N#define AFIO_EXTICR4_EXTI14_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR4_EXTI14_PE               AFIO_EXTICR4_EXTI14_PE_Msk        /*!< PE[14] pin */
N#define AFIO_EXTICR4_EXTI14_PF_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI14_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR4_EXTI14_PF               AFIO_EXTICR4_EXTI14_PF_Msk        /*!< PF[14] pin */
N#define AFIO_EXTICR4_EXTI14_PG_Pos           (9U)                              
N#define AFIO_EXTICR4_EXTI14_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI14_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR4_EXTI14_PG               AFIO_EXTICR4_EXTI14_PG_Msk        /*!< PG[14] pin */
N
N/*!< EXTI15 configuration */
N#define AFIO_EXTICR4_EXTI15_PA               ((uint32_t)0x00000000)            /*!< PA[15] pin */
N#define AFIO_EXTICR4_EXTI15_PB_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR4_EXTI15_PB               AFIO_EXTICR4_EXTI15_PB_Msk        /*!< PB[15] pin */
N#define AFIO_EXTICR4_EXTI15_PC_Pos           (13U)                             
N#define AFIO_EXTICR4_EXTI15_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR4_EXTI15_PC               AFIO_EXTICR4_EXTI15_PC_Msk        /*!< PC[15] pin */
N#define AFIO_EXTICR4_EXTI15_PD_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI15_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR4_EXTI15_PD               AFIO_EXTICR4_EXTI15_PD_Msk        /*!< PD[15] pin */
N#define AFIO_EXTICR4_EXTI15_PE_Pos           (14U)                             
N#define AFIO_EXTICR4_EXTI15_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR4_EXTI15_PE               AFIO_EXTICR4_EXTI15_PE_Msk        /*!< PE[15] pin */
N#define AFIO_EXTICR4_EXTI15_PF_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI15_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR4_EXTI15_PF               AFIO_EXTICR4_EXTI15_PF_Msk        /*!< PF[15] pin */
N#define AFIO_EXTICR4_EXTI15_PG_Pos           (13U)                             
N#define AFIO_EXTICR4_EXTI15_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI15_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR4_EXTI15_PG               AFIO_EXTICR4_EXTI15_PG_Msk        /*!< PG[15] pin */
N
N/******************  Bit definition for AFIO_MAPR2 register  ******************/
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                               SystemTick                                   */
N/*                                                                            */
N/******************************************************************************/
N
N/*****************  Bit definition for SysTick_CTRL register  *****************/
N#define SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)             /*!< Counter enable */
N#define SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)             /*!< Counting down to 0 pends the SysTick handler */
N#define SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)             /*!< Clock source */
N#define SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)             /*!< Count Flag */
N
N/*****************  Bit definition for SysTick_LOAD register  *****************/
N#define SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)             /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */
N
N/*****************  Bit definition for SysTick_VAL register  ******************/
N#define SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)             /*!< Current value at the time the register is accessed */
N
N/*****************  Bit definition for SysTick_CALIB register  ****************/
N#define SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)             /*!< Reload value to use for 10ms timing */
N#define SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)             /*!< Calibration value is not exactly 10 ms */
N#define SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)             /*!< The reference clock is not provided */
N
N/******************************************************************************/
N/*                                                                            */
N/*                  Nested Vectored Interrupt Controller                      */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for NVIC_ISER register  *******************/
N#define NVIC_ISER_SETENA_Pos                (0U)                               
N#define NVIC_ISER_SETENA_Msk                (0xFFFFFFFFU << NVIC_ISER_SETENA_Pos) /*!< 0xFFFFFFFF */
N#define NVIC_ISER_SETENA                    NVIC_ISER_SETENA_Msk               /*!< Interrupt set enable bits */
N#define NVIC_ISER_SETENA_0                  (0x00000001U << NVIC_ISER_SETENA_Pos) /*!< 0x00000001 */
N#define NVIC_ISER_SETENA_1                  (0x00000002U << NVIC_ISER_SETENA_Pos) /*!< 0x00000002 */
N#define NVIC_ISER_SETENA_2                  (0x00000004U << NVIC_ISER_SETENA_Pos) /*!< 0x00000004 */
N#define NVIC_ISER_SETENA_3                  (0x00000008U << NVIC_ISER_SETENA_Pos) /*!< 0x00000008 */
N#define NVIC_ISER_SETENA_4                  (0x00000010U << NVIC_ISER_SETENA_Pos) /*!< 0x00000010 */
N#define NVIC_ISER_SETENA_5                  (0x00000020U << NVIC_ISER_SETENA_Pos) /*!< 0x00000020 */
N#define NVIC_ISER_SETENA_6                  (0x00000040U << NVIC_ISER_SETENA_Pos) /*!< 0x00000040 */
N#define NVIC_ISER_SETENA_7                  (0x00000080U << NVIC_ISER_SETENA_Pos) /*!< 0x00000080 */
N#define NVIC_ISER_SETENA_8                  (0x00000100U << NVIC_ISER_SETENA_Pos) /*!< 0x00000100 */
N#define NVIC_ISER_SETENA_9                  (0x00000200U << NVIC_ISER_SETENA_Pos) /*!< 0x00000200 */
N#define NVIC_ISER_SETENA_10                 (0x00000400U << NVIC_ISER_SETENA_Pos) /*!< 0x00000400 */
N#define NVIC_ISER_SETENA_11                 (0x00000800U << NVIC_ISER_SETENA_Pos) /*!< 0x00000800 */
N#define NVIC_ISER_SETENA_12                 (0x00001000U << NVIC_ISER_SETENA_Pos) /*!< 0x00001000 */
N#define NVIC_ISER_SETENA_13                 (0x00002000U << NVIC_ISER_SETENA_Pos) /*!< 0x00002000 */
N#define NVIC_ISER_SETENA_14                 (0x00004000U << NVIC_ISER_SETENA_Pos) /*!< 0x00004000 */
N#define NVIC_ISER_SETENA_15                 (0x00008000U << NVIC_ISER_SETENA_Pos) /*!< 0x00008000 */
N#define NVIC_ISER_SETENA_16                 (0x00010000U << NVIC_ISER_SETENA_Pos) /*!< 0x00010000 */
N#define NVIC_ISER_SETENA_17                 (0x00020000U << NVIC_ISER_SETENA_Pos) /*!< 0x00020000 */
N#define NVIC_ISER_SETENA_18                 (0x00040000U << NVIC_ISER_SETENA_Pos) /*!< 0x00040000 */
N#define NVIC_ISER_SETENA_19                 (0x00080000U << NVIC_ISER_SETENA_Pos) /*!< 0x00080000 */
N#define NVIC_ISER_SETENA_20                 (0x00100000U << NVIC_ISER_SETENA_Pos) /*!< 0x00100000 */
N#define NVIC_ISER_SETENA_21                 (0x00200000U << NVIC_ISER_SETENA_Pos) /*!< 0x00200000 */
N#define NVIC_ISER_SETENA_22                 (0x00400000U << NVIC_ISER_SETENA_Pos) /*!< 0x00400000 */
N#define NVIC_ISER_SETENA_23                 (0x00800000U << NVIC_ISER_SETENA_Pos) /*!< 0x00800000 */
N#define NVIC_ISER_SETENA_24                 (0x01000000U << NVIC_ISER_SETENA_Pos) /*!< 0x01000000 */
N#define NVIC_ISER_SETENA_25                 (0x02000000U << NVIC_ISER_SETENA_Pos) /*!< 0x02000000 */
N#define NVIC_ISER_SETENA_26                 (0x04000000U << NVIC_ISER_SETENA_Pos) /*!< 0x04000000 */
N#define NVIC_ISER_SETENA_27                 (0x08000000U << NVIC_ISER_SETENA_Pos) /*!< 0x08000000 */
N#define NVIC_ISER_SETENA_28                 (0x10000000U << NVIC_ISER_SETENA_Pos) /*!< 0x10000000 */
N#define NVIC_ISER_SETENA_29                 (0x20000000U << NVIC_ISER_SETENA_Pos) /*!< 0x20000000 */
N#define NVIC_ISER_SETENA_30                 (0x40000000U << NVIC_ISER_SETENA_Pos) /*!< 0x40000000 */
N#define NVIC_ISER_SETENA_31                 (0x80000000U << NVIC_ISER_SETENA_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for NVIC_ICER register  *******************/
N#define NVIC_ICER_CLRENA_Pos                (0U)                               
N#define NVIC_ICER_CLRENA_Msk                (0xFFFFFFFFU << NVIC_ICER_CLRENA_Pos) /*!< 0xFFFFFFFF */
N#define NVIC_ICER_CLRENA                    NVIC_ICER_CLRENA_Msk               /*!< Interrupt clear-enable bits */
N#define NVIC_ICER_CLRENA_0                  (0x00000001U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000001 */
N#define NVIC_ICER_CLRENA_1                  (0x00000002U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000002 */
N#define NVIC_ICER_CLRENA_2                  (0x00000004U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000004 */
N#define NVIC_ICER_CLRENA_3                  (0x00000008U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000008 */
N#define NVIC_ICER_CLRENA_4                  (0x00000010U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000010 */
N#define NVIC_ICER_CLRENA_5                  (0x00000020U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000020 */
N#define NVIC_ICER_CLRENA_6                  (0x00000040U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000040 */
N#define NVIC_ICER_CLRENA_7                  (0x00000080U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000080 */
N#define NVIC_ICER_CLRENA_8                  (0x00000100U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000100 */
N#define NVIC_ICER_CLRENA_9                  (0x00000200U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000200 */
N#define NVIC_ICER_CLRENA_10                 (0x00000400U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000400 */
N#define NVIC_ICER_CLRENA_11                 (0x00000800U << NVIC_ICER_CLRENA_Pos) /*!< 0x00000800 */
N#define NVIC_ICER_CLRENA_12                 (0x00001000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00001000 */
N#define NVIC_ICER_CLRENA_13                 (0x00002000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00002000 */
N#define NVIC_ICER_CLRENA_14                 (0x00004000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00004000 */
N#define NVIC_ICER_CLRENA_15                 (0x00008000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00008000 */
N#define NVIC_ICER_CLRENA_16                 (0x00010000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00010000 */
N#define NVIC_ICER_CLRENA_17                 (0x00020000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00020000 */
N#define NVIC_ICER_CLRENA_18                 (0x00040000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00040000 */
N#define NVIC_ICER_CLRENA_19                 (0x00080000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00080000 */
N#define NVIC_ICER_CLRENA_20                 (0x00100000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00100000 */
N#define NVIC_ICER_CLRENA_21                 (0x00200000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00200000 */
N#define NVIC_ICER_CLRENA_22                 (0x00400000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00400000 */
N#define NVIC_ICER_CLRENA_23                 (0x00800000U << NVIC_ICER_CLRENA_Pos) /*!< 0x00800000 */
N#define NVIC_ICER_CLRENA_24                 (0x01000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x01000000 */
N#define NVIC_ICER_CLRENA_25                 (0x02000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x02000000 */
N#define NVIC_ICER_CLRENA_26                 (0x04000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x04000000 */
N#define NVIC_ICER_CLRENA_27                 (0x08000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x08000000 */
N#define NVIC_ICER_CLRENA_28                 (0x10000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x10000000 */
N#define NVIC_ICER_CLRENA_29                 (0x20000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x20000000 */
N#define NVIC_ICER_CLRENA_30                 (0x40000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x40000000 */
N#define NVIC_ICER_CLRENA_31                 (0x80000000U << NVIC_ICER_CLRENA_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for NVIC_ISPR register  *******************/
N#define NVIC_ISPR_SETPEND_Pos               (0U)                               
N#define NVIC_ISPR_SETPEND_Msk               (0xFFFFFFFFU << NVIC_ISPR_SETPEND_Pos) /*!< 0xFFFFFFFF */
N#define NVIC_ISPR_SETPEND                   NVIC_ISPR_SETPEND_Msk              /*!< Interrupt set-pending bits */
N#define NVIC_ISPR_SETPEND_0                 (0x00000001U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000001 */
N#define NVIC_ISPR_SETPEND_1                 (0x00000002U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000002 */
N#define NVIC_ISPR_SETPEND_2                 (0x00000004U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000004 */
N#define NVIC_ISPR_SETPEND_3                 (0x00000008U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000008 */
N#define NVIC_ISPR_SETPEND_4                 (0x00000010U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000010 */
N#define NVIC_ISPR_SETPEND_5                 (0x00000020U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000020 */
N#define NVIC_ISPR_SETPEND_6                 (0x00000040U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000040 */
N#define NVIC_ISPR_SETPEND_7                 (0x00000080U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000080 */
N#define NVIC_ISPR_SETPEND_8                 (0x00000100U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000100 */
N#define NVIC_ISPR_SETPEND_9                 (0x00000200U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000200 */
N#define NVIC_ISPR_SETPEND_10                (0x00000400U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000400 */
N#define NVIC_ISPR_SETPEND_11                (0x00000800U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00000800 */
N#define NVIC_ISPR_SETPEND_12                (0x00001000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00001000 */
N#define NVIC_ISPR_SETPEND_13                (0x00002000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00002000 */
N#define NVIC_ISPR_SETPEND_14                (0x00004000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00004000 */
N#define NVIC_ISPR_SETPEND_15                (0x00008000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00008000 */
N#define NVIC_ISPR_SETPEND_16                (0x00010000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00010000 */
N#define NVIC_ISPR_SETPEND_17                (0x00020000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00020000 */
N#define NVIC_ISPR_SETPEND_18                (0x00040000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00040000 */
N#define NVIC_ISPR_SETPEND_19                (0x00080000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00080000 */
N#define NVIC_ISPR_SETPEND_20                (0x00100000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00100000 */
N#define NVIC_ISPR_SETPEND_21                (0x00200000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00200000 */
N#define NVIC_ISPR_SETPEND_22                (0x00400000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00400000 */
N#define NVIC_ISPR_SETPEND_23                (0x00800000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x00800000 */
N#define NVIC_ISPR_SETPEND_24                (0x01000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x01000000 */
N#define NVIC_ISPR_SETPEND_25                (0x02000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x02000000 */
N#define NVIC_ISPR_SETPEND_26                (0x04000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x04000000 */
N#define NVIC_ISPR_SETPEND_27                (0x08000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x08000000 */
N#define NVIC_ISPR_SETPEND_28                (0x10000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x10000000 */
N#define NVIC_ISPR_SETPEND_29                (0x20000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x20000000 */
N#define NVIC_ISPR_SETPEND_30                (0x40000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x40000000 */
N#define NVIC_ISPR_SETPEND_31                (0x80000000U << NVIC_ISPR_SETPEND_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for NVIC_ICPR register  *******************/
N#define NVIC_ICPR_CLRPEND_Pos               (0U)                               
N#define NVIC_ICPR_CLRPEND_Msk               (0xFFFFFFFFU << NVIC_ICPR_CLRPEND_Pos) /*!< 0xFFFFFFFF */
N#define NVIC_ICPR_CLRPEND                   NVIC_ICPR_CLRPEND_Msk              /*!< Interrupt clear-pending bits */
N#define NVIC_ICPR_CLRPEND_0                 (0x00000001U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000001 */
N#define NVIC_ICPR_CLRPEND_1                 (0x00000002U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000002 */
N#define NVIC_ICPR_CLRPEND_2                 (0x00000004U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000004 */
N#define NVIC_ICPR_CLRPEND_3                 (0x00000008U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000008 */
N#define NVIC_ICPR_CLRPEND_4                 (0x00000010U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000010 */
N#define NVIC_ICPR_CLRPEND_5                 (0x00000020U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000020 */
N#define NVIC_ICPR_CLRPEND_6                 (0x00000040U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000040 */
N#define NVIC_ICPR_CLRPEND_7                 (0x00000080U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000080 */
N#define NVIC_ICPR_CLRPEND_8                 (0x00000100U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000100 */
N#define NVIC_ICPR_CLRPEND_9                 (0x00000200U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000200 */
N#define NVIC_ICPR_CLRPEND_10                (0x00000400U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000400 */
N#define NVIC_ICPR_CLRPEND_11                (0x00000800U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00000800 */
N#define NVIC_ICPR_CLRPEND_12                (0x00001000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00001000 */
N#define NVIC_ICPR_CLRPEND_13                (0x00002000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00002000 */
N#define NVIC_ICPR_CLRPEND_14                (0x00004000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00004000 */
N#define NVIC_ICPR_CLRPEND_15                (0x00008000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00008000 */
N#define NVIC_ICPR_CLRPEND_16                (0x00010000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00010000 */
N#define NVIC_ICPR_CLRPEND_17                (0x00020000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00020000 */
N#define NVIC_ICPR_CLRPEND_18                (0x00040000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00040000 */
N#define NVIC_ICPR_CLRPEND_19                (0x00080000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00080000 */
N#define NVIC_ICPR_CLRPEND_20                (0x00100000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00100000 */
N#define NVIC_ICPR_CLRPEND_21                (0x00200000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00200000 */
N#define NVIC_ICPR_CLRPEND_22                (0x00400000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00400000 */
N#define NVIC_ICPR_CLRPEND_23                (0x00800000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x00800000 */
N#define NVIC_ICPR_CLRPEND_24                (0x01000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x01000000 */
N#define NVIC_ICPR_CLRPEND_25                (0x02000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x02000000 */
N#define NVIC_ICPR_CLRPEND_26                (0x04000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x04000000 */
N#define NVIC_ICPR_CLRPEND_27                (0x08000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x08000000 */
N#define NVIC_ICPR_CLRPEND_28                (0x10000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x10000000 */
N#define NVIC_ICPR_CLRPEND_29                (0x20000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x20000000 */
N#define NVIC_ICPR_CLRPEND_30                (0x40000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x40000000 */
N#define NVIC_ICPR_CLRPEND_31                (0x80000000U << NVIC_ICPR_CLRPEND_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for NVIC_IABR register  *******************/
N#define NVIC_IABR_ACTIVE_Pos                (0U)                               
N#define NVIC_IABR_ACTIVE_Msk                (0xFFFFFFFFU << NVIC_IABR_ACTIVE_Pos) /*!< 0xFFFFFFFF */
N#define NVIC_IABR_ACTIVE                    NVIC_IABR_ACTIVE_Msk               /*!< Interrupt active flags */
N#define NVIC_IABR_ACTIVE_0                  (0x00000001U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000001 */
N#define NVIC_IABR_ACTIVE_1                  (0x00000002U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000002 */
N#define NVIC_IABR_ACTIVE_2                  (0x00000004U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000004 */
N#define NVIC_IABR_ACTIVE_3                  (0x00000008U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000008 */
N#define NVIC_IABR_ACTIVE_4                  (0x00000010U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000010 */
N#define NVIC_IABR_ACTIVE_5                  (0x00000020U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000020 */
N#define NVIC_IABR_ACTIVE_6                  (0x00000040U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000040 */
N#define NVIC_IABR_ACTIVE_7                  (0x00000080U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000080 */
N#define NVIC_IABR_ACTIVE_8                  (0x00000100U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000100 */
N#define NVIC_IABR_ACTIVE_9                  (0x00000200U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000200 */
N#define NVIC_IABR_ACTIVE_10                 (0x00000400U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000400 */
N#define NVIC_IABR_ACTIVE_11                 (0x00000800U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00000800 */
N#define NVIC_IABR_ACTIVE_12                 (0x00001000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00001000 */
N#define NVIC_IABR_ACTIVE_13                 (0x00002000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00002000 */
N#define NVIC_IABR_ACTIVE_14                 (0x00004000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00004000 */
N#define NVIC_IABR_ACTIVE_15                 (0x00008000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00008000 */
N#define NVIC_IABR_ACTIVE_16                 (0x00010000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00010000 */
N#define NVIC_IABR_ACTIVE_17                 (0x00020000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00020000 */
N#define NVIC_IABR_ACTIVE_18                 (0x00040000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00040000 */
N#define NVIC_IABR_ACTIVE_19                 (0x00080000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00080000 */
N#define NVIC_IABR_ACTIVE_20                 (0x00100000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00100000 */
N#define NVIC_IABR_ACTIVE_21                 (0x00200000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00200000 */
N#define NVIC_IABR_ACTIVE_22                 (0x00400000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00400000 */
N#define NVIC_IABR_ACTIVE_23                 (0x00800000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x00800000 */
N#define NVIC_IABR_ACTIVE_24                 (0x01000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x01000000 */
N#define NVIC_IABR_ACTIVE_25                 (0x02000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x02000000 */
N#define NVIC_IABR_ACTIVE_26                 (0x04000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x04000000 */
N#define NVIC_IABR_ACTIVE_27                 (0x08000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x08000000 */
N#define NVIC_IABR_ACTIVE_28                 (0x10000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x10000000 */
N#define NVIC_IABR_ACTIVE_29                 (0x20000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x20000000 */
N#define NVIC_IABR_ACTIVE_30                 (0x40000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x40000000 */
N#define NVIC_IABR_ACTIVE_31                 (0x80000000U << NVIC_IABR_ACTIVE_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for NVIC_PRI0 register  *******************/
N#define NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)             /*!< Priority of interrupt 0 */
N#define NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 1 */
N#define NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 2 */
N#define NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)             /*!< Priority of interrupt 3 */
N
N/******************  Bit definition for NVIC_PRI1 register  *******************/
N#define NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)             /*!< Priority of interrupt 4 */
N#define NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 5 */
N#define NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 6 */
N#define NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)             /*!< Priority of interrupt 7 */
N
N/******************  Bit definition for NVIC_PRI2 register  *******************/
N#define NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)             /*!< Priority of interrupt 8 */
N#define NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 9 */
N#define NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 10 */
N#define NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 11 */
N
N/******************  Bit definition for NVIC_PRI3 register  *******************/
N#define NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)             /*!< Priority of interrupt 12 */
N#define NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 13 */
N#define NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 14 */
N#define NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 15 */
N
N/******************  Bit definition for NVIC_PRI4 register  *******************/
N#define NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)             /*!< Priority of interrupt 16 */
N#define NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 17 */
N#define NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 18 */
N#define NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 19 */
N
N/******************  Bit definition for NVIC_PRI5 register  *******************/
N#define NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)             /*!< Priority of interrupt 20 */
N#define NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 21 */
N#define NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 22 */
N#define NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 23 */
N
N/******************  Bit definition for NVIC_PRI6 register  *******************/
N#define NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)             /*!< Priority of interrupt 24 */
N#define NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 25 */
N#define NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 26 */
N#define NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 27 */
N
N/******************  Bit definition for NVIC_PRI7 register  *******************/
N#define NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)             /*!< Priority of interrupt 28 */
N#define NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)             /*!< Priority of interrupt 29 */
N#define NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)             /*!< Priority of interrupt 30 */
N#define NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)             /*!< Priority of interrupt 31 */
N
N/******************  Bit definition for SCB_CPUID register  *******************/
N#define SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)             /*!< Implementation defined revision number */
N#define SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)             /*!< Number of processor within family */
N#define SCB_CPUID_Constant                  ((uint32_t)0x000F0000)             /*!< Reads as 0x0F */
N#define SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)             /*!< Implementation defined variant number */
N#define SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)             /*!< Implementer code. ARM is 0x41 */
N
N/*******************  Bit definition for SCB_ICSR register  *******************/
N#define SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)             /*!< Active ISR number field */
N#define SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)             /*!< All active exceptions minus the IPSR_current_exception yields the empty set */
N#define SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)             /*!< Pending ISR number field */
N#define SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)             /*!< Interrupt pending flag */
N#define SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)             /*!< It indicates that a pending interrupt becomes active in the next running cycle */
N#define SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)             /*!< Clear pending SysTick bit */
N#define SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)             /*!< Set pending SysTick bit */
N#define SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)             /*!< Clear pending pendSV bit */
N#define SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)             /*!< Set pending pendSV bit */
N#define SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)             /*!< Set pending NMI bit */
N
N/*******************  Bit definition for SCB_VTOR register  *******************/
N#define SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)             /*!< Vector table base offset field */
N#define SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)             /*!< Table base in code(0) or RAM(1) */
N
N/*!<*****************  Bit definition for SCB_AIRCR register  *******************/
N#define SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)             /*!< System Reset bit */
N#define SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)             /*!< Clear active vector bit */
N#define SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)             /*!< Requests chip control logic to generate a reset */
N
N#define SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)             /*!< PRIGROUP[2:0] bits (Priority group) */
N#define SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)             /*!< Bit 0 */
N#define SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)             /*!< Bit 1 */
N#define SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)             /*!< Bit 2  */
N
N/* prority group configuration */
N#define SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)             /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
N#define SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)             /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)             /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)             /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)             /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)             /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)             /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
N#define SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)             /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
N
N#define SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)             /*!< Data endianness bit */
N#define SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)             /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
N
N/*******************  Bit definition for SCB_SCR register  ********************/
N#define SCB_SCR_SLEEPONEXIT                 ((uint32_t)0x00000002)             /*!< Sleep on exit bit */
N#define SCB_SCR_SLEEPDEEP                   ((uint32_t)0x00000004)             /*!< Sleep deep bit */
N#define SCB_SCR_SEVONPEND                   ((uint32_t)0x00000010)             /*!< Wake up from WFE */
N
N/********************  Bit definition for SCB_CCR register  *******************/
N#define SCB_CCR_NONBASETHRDENA              ((uint32_t)0x00000001)             /*!< Thread mode can be entered from any level in Handler mode by controlled return value */
N#define SCB_CCR_USERSETMPEND                ((uint32_t)0x00000002)             /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
N#define SCB_CCR_UNALIGN_TRP                 ((uint32_t)0x00000008)             /*!< Trap for unaligned access */
N#define SCB_CCR_DIV_0_TRP                   ((uint32_t)0x00000010)             /*!< Trap on Divide by 0 */
N#define SCB_CCR_BFHFNMIGN                   ((uint32_t)0x00000100)             /*!< Handlers running at priority -1 and -2 */
N#define SCB_CCR_STKALIGN                    ((uint32_t)0x00000200)             /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
N
N/*******************  Bit definition for SCB_SHPR register ********************/
N#define SCB_SHPR_PRI_N_Pos                  (0U)                               
N#define SCB_SHPR_PRI_N_Msk                  (0xFFU << SCB_SHPR_PRI_N_Pos)      /*!< 0x000000FF */
N#define SCB_SHPR_PRI_N                      SCB_SHPR_PRI_N_Msk                 /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
N#define SCB_SHPR_PRI_N1_Pos                 (8U)                               
N#define SCB_SHPR_PRI_N1_Msk                 (0xFFU << SCB_SHPR_PRI_N1_Pos)     /*!< 0x0000FF00 */
N#define SCB_SHPR_PRI_N1                     SCB_SHPR_PRI_N1_Msk                /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
N#define SCB_SHPR_PRI_N2_Pos                 (16U)                              
N#define SCB_SHPR_PRI_N2_Msk                 (0xFFU << SCB_SHPR_PRI_N2_Pos)     /*!< 0x00FF0000 */
N#define SCB_SHPR_PRI_N2                     SCB_SHPR_PRI_N2_Msk                /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
N#define SCB_SHPR_PRI_N3_Pos                 (24U)                              
N#define SCB_SHPR_PRI_N3_Msk                 (0xFFU << SCB_SHPR_PRI_N3_Pos)     /*!< 0xFF000000 */
N#define SCB_SHPR_PRI_N3                     SCB_SHPR_PRI_N3_Msk                /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
N
N/******************  Bit definition for SCB_SHCSR register  *******************/
N#define SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)             /*!< MemManage is active */
N#define SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)             /*!< BusFault is active */
N#define SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)             /*!< UsageFault is active */
N#define SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)             /*!< SVCall is active */
N#define SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)             /*!< Monitor is active */
N#define SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)             /*!< PendSV is active */
N#define SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)             /*!< SysTick is active */
N#define SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)             /*!< Usage Fault is pended */
N#define SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)             /*!< MemManage is pended */
N#define SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)             /*!< Bus Fault is pended */
N#define SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)             /*!< SVCall is pended */
N#define SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)             /*!< MemManage enable */
N#define SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)             /*!< Bus Fault enable */
N#define SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)             /*!< UsageFault enable */
N
N/*******************  Bit definition for SCB_CFSR register  *******************/
N/*!< MFSR */
N#define SCB_CFSR_IACCVIOL_Pos               (0U)                               
N#define SCB_CFSR_IACCVIOL_Msk               (0x1U << SCB_CFSR_IACCVIOL_Pos)    /*!< 0x00000001 */
N#define SCB_CFSR_IACCVIOL                   SCB_CFSR_IACCVIOL_Msk              /*!< Instruction access violation */
N#define SCB_CFSR_DACCVIOL_Pos               (1U)                               
N#define SCB_CFSR_DACCVIOL_Msk               (0x1U << SCB_CFSR_DACCVIOL_Pos)    /*!< 0x00000002 */
N#define SCB_CFSR_DACCVIOL                   SCB_CFSR_DACCVIOL_Msk              /*!< Data access violation */
N#define SCB_CFSR_MUNSTKERR_Pos              (3U)                               
N#define SCB_CFSR_MUNSTKERR_Msk              (0x1U << SCB_CFSR_MUNSTKERR_Pos)   /*!< 0x00000008 */
N#define SCB_CFSR_MUNSTKERR                  SCB_CFSR_MUNSTKERR_Msk             /*!< Unstacking error */
N#define SCB_CFSR_MSTKERR_Pos                (4U)                               
N#define SCB_CFSR_MSTKERR_Msk                (0x1U << SCB_CFSR_MSTKERR_Pos)     /*!< 0x00000010 */
N#define SCB_CFSR_MSTKERR                    SCB_CFSR_MSTKERR_Msk               /*!< Stacking error */
N#define SCB_CFSR_MMARVALID_Pos              (7U)                               
N#define SCB_CFSR_MMARVALID_Msk              (0x1U << SCB_CFSR_MMARVALID_Pos)   /*!< 0x00000080 */
N#define SCB_CFSR_MMARVALID                  SCB_CFSR_MMARVALID_Msk             /*!< Memory Manage Address Register address valid flag */
N/*!< BFSR */
N#define SCB_CFSR_IBUSERR_Pos                (8U)                               
N#define SCB_CFSR_IBUSERR_Msk                (0x1U << SCB_CFSR_IBUSERR_Pos)     /*!< 0x00000100 */
N#define SCB_CFSR_IBUSERR                    SCB_CFSR_IBUSERR_Msk               /*!< Instruction bus error flag */
N#define SCB_CFSR_PRECISERR_Pos              (9U)                               
N#define SCB_CFSR_PRECISERR_Msk              (0x1U << SCB_CFSR_PRECISERR_Pos)   /*!< 0x00000200 */
N#define SCB_CFSR_PRECISERR                  SCB_CFSR_PRECISERR_Msk             /*!< Precise data bus error */
N#define SCB_CFSR_IMPRECISERR_Pos            (10U)                              
N#define SCB_CFSR_IMPRECISERR_Msk            (0x1U << SCB_CFSR_IMPRECISERR_Pos) /*!< 0x00000400 */
N#define SCB_CFSR_IMPRECISERR                SCB_CFSR_IMPRECISERR_Msk           /*!< Imprecise data bus error */
N#define SCB_CFSR_UNSTKERR_Pos               (11U)                              
N#define SCB_CFSR_UNSTKERR_Msk               (0x1U << SCB_CFSR_UNSTKERR_Pos)    /*!< 0x00000800 */
N#define SCB_CFSR_UNSTKERR                   SCB_CFSR_UNSTKERR_Msk              /*!< Unstacking error */
N#define SCB_CFSR_STKERR_Pos                 (12U)                              
N#define SCB_CFSR_STKERR_Msk                 (0x1U << SCB_CFSR_STKERR_Pos)      /*!< 0x00001000 */
N#define SCB_CFSR_STKERR                     SCB_CFSR_STKERR_Msk                /*!< Stacking error */
N#define SCB_CFSR_BFARVALID_Pos              (15U)                              
N#define SCB_CFSR_BFARVALID_Msk              (0x1U << SCB_CFSR_BFARVALID_Pos)   /*!< 0x00008000 */
N#define SCB_CFSR_BFARVALID                  SCB_CFSR_BFARVALID_Msk             /*!< Bus Fault Address Register address valid flag */
N/*!< UFSR */
N#define SCB_CFSR_UNDEFINSTR_Pos             (16U)                              
N#define SCB_CFSR_UNDEFINSTR_Msk             (0x1U << SCB_CFSR_UNDEFINSTR_Pos)  /*!< 0x00010000 */
N#define SCB_CFSR_UNDEFINSTR                 SCB_CFSR_UNDEFINSTR_Msk            /*!< The processor attempt to execute an undefined instruction */
N#define SCB_CFSR_INVSTATE_Pos               (17U)                              
N#define SCB_CFSR_INVSTATE_Msk               (0x1U << SCB_CFSR_INVSTATE_Pos)    /*!< 0x00020000 */
N#define SCB_CFSR_INVSTATE                   SCB_CFSR_INVSTATE_Msk              /*!< Invalid combination of EPSR and instruction */
N#define SCB_CFSR_INVPC_Pos                  (18U)                              
N#define SCB_CFSR_INVPC_Msk                  (0x1U << SCB_CFSR_INVPC_Pos)       /*!< 0x00040000 */
N#define SCB_CFSR_INVPC                      SCB_CFSR_INVPC_Msk                 /*!< Attempt to load EXC_RETURN into pc illegally */
N#define SCB_CFSR_NOCP_Pos                   (19U)                              
N#define SCB_CFSR_NOCP_Msk                   (0x1U << SCB_CFSR_NOCP_Pos)        /*!< 0x00080000 */
N#define SCB_CFSR_NOCP                       SCB_CFSR_NOCP_Msk                  /*!< Attempt to use a coprocessor instruction */
N#define SCB_CFSR_UNALIGNED_Pos              (24U)                              
N#define SCB_CFSR_UNALIGNED_Msk              (0x1U << SCB_CFSR_UNALIGNED_Pos)   /*!< 0x01000000 */
N#define SCB_CFSR_UNALIGNED                  SCB_CFSR_UNALIGNED_Msk             /*!< Fault occurs when there is an attempt to make an unaligned memory access */
N#define SCB_CFSR_DIVBYZERO_Pos              (25U)                              
N#define SCB_CFSR_DIVBYZERO_Msk              (0x1U << SCB_CFSR_DIVBYZERO_Pos)   /*!< 0x02000000 */
N#define SCB_CFSR_DIVBYZERO                  SCB_CFSR_DIVBYZERO_Msk             /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
N
N/*******************  Bit definition for SCB_HFSR register  *******************/
N#define SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)             /*!< Fault occurs because of vector table read on exception processing */
N#define SCB_HFSR_FORCED                     ((uint32_t)0x40000000)             /*!< Hard Fault activated when a configurable Fault was received and cannot activate */
N#define SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)             /*!< Fault related to debug */
N
N/*******************  Bit definition for SCB_DFSR register  *******************/
N#define SCB_DFSR_HALTED                     ((uint32_t)0x00000001)             /*!< Halt request flag */
N#define SCB_DFSR_BKPT                       ((uint32_t)0x00000002)             /*!< BKPT flag */
N#define SCB_DFSR_DWTTRAP                    ((uint32_t)0x00000004)             /*!< Data Watchpoint and Trace (DWT) flag */
N#define SCB_DFSR_VCATCH                     ((uint32_t)0x00000008)             /*!< Vector catch flag */
N#define SCB_DFSR_EXTERNAL                   ((uint32_t)0x00000010)             /*!< External debug request flag */
N
N/*******************  Bit definition for SCB_MMFAR register  ******************/
N#define SCB_MMFAR_ADDRESS_Pos               (0U)                               
N#define SCB_MMFAR_ADDRESS_Msk               (0xFFFFFFFFU << SCB_MMFAR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
N#define SCB_MMFAR_ADDRESS                   SCB_MMFAR_ADDRESS_Msk              /*!< Mem Manage fault address field */
N
N/*******************  Bit definition for SCB_BFAR register  *******************/
N#define SCB_BFAR_ADDRESS_Pos                (0U)                               
N#define SCB_BFAR_ADDRESS_Msk                (0xFFFFFFFFU << SCB_BFAR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
N#define SCB_BFAR_ADDRESS                    SCB_BFAR_ADDRESS_Msk               /*!< Bus fault address field */
N
N/*******************  Bit definition for SCB_afsr register  *******************/
N#define SCB_AFSR_IMPDEF_Pos                 (0U)                               
N#define SCB_AFSR_IMPDEF_Msk                 (0xFFFFFFFFU << SCB_AFSR_IMPDEF_Pos) /*!< 0xFFFFFFFF */
N#define SCB_AFSR_IMPDEF                     SCB_AFSR_IMPDEF_Msk                /*!< Implementation defined */
N
N/******************************************************************************/
N/*                                                                            */
N/*                    External Interrupt/Event Controller                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for EXTI_IMR register  *******************/
N#define EXTI_IMR_MR0_Pos                    (0U)                               
N#define EXTI_IMR_MR0_Msk                    (0x1U << EXTI_IMR_MR0_Pos)         /*!< 0x00000001 */
N#define EXTI_IMR_MR0                        EXTI_IMR_MR0_Msk                   /*!< Interrupt Mask on line 0 */
N#define EXTI_IMR_MR1_Pos                    (1U)                               
N#define EXTI_IMR_MR1_Msk                    (0x1U << EXTI_IMR_MR1_Pos)         /*!< 0x00000002 */
N#define EXTI_IMR_MR1                        EXTI_IMR_MR1_Msk                   /*!< Interrupt Mask on line 1 */
N#define EXTI_IMR_MR2_Pos                    (2U)                               
N#define EXTI_IMR_MR2_Msk                    (0x1U << EXTI_IMR_MR2_Pos)         /*!< 0x00000004 */
N#define EXTI_IMR_MR2                        EXTI_IMR_MR2_Msk                   /*!< Interrupt Mask on line 2 */
N#define EXTI_IMR_MR3_Pos                    (3U)                               
N#define EXTI_IMR_MR3_Msk                    (0x1U << EXTI_IMR_MR3_Pos)         /*!< 0x00000008 */
N#define EXTI_IMR_MR3                        EXTI_IMR_MR3_Msk                   /*!< Interrupt Mask on line 3 */
N#define EXTI_IMR_MR4_Pos                    (4U)                               
N#define EXTI_IMR_MR4_Msk                    (0x1U << EXTI_IMR_MR4_Pos)         /*!< 0x00000010 */
N#define EXTI_IMR_MR4                        EXTI_IMR_MR4_Msk                   /*!< Interrupt Mask on line 4 */
N#define EXTI_IMR_MR5_Pos                    (5U)                               
N#define EXTI_IMR_MR5_Msk                    (0x1U << EXTI_IMR_MR5_Pos)         /*!< 0x00000020 */
N#define EXTI_IMR_MR5                        EXTI_IMR_MR5_Msk                   /*!< Interrupt Mask on line 5 */
N#define EXTI_IMR_MR6_Pos                    (6U)                               
N#define EXTI_IMR_MR6_Msk                    (0x1U << EXTI_IMR_MR6_Pos)         /*!< 0x00000040 */
N#define EXTI_IMR_MR6                        EXTI_IMR_MR6_Msk                   /*!< Interrupt Mask on line 6 */
N#define EXTI_IMR_MR7_Pos                    (7U)                               
N#define EXTI_IMR_MR7_Msk                    (0x1U << EXTI_IMR_MR7_Pos)         /*!< 0x00000080 */
N#define EXTI_IMR_MR7                        EXTI_IMR_MR7_Msk                   /*!< Interrupt Mask on line 7 */
N#define EXTI_IMR_MR8_Pos                    (8U)                               
N#define EXTI_IMR_MR8_Msk                    (0x1U << EXTI_IMR_MR8_Pos)         /*!< 0x00000100 */
N#define EXTI_IMR_MR8                        EXTI_IMR_MR8_Msk                   /*!< Interrupt Mask on line 8 */
N#define EXTI_IMR_MR9_Pos                    (9U)                               
N#define EXTI_IMR_MR9_Msk                    (0x1U << EXTI_IMR_MR9_Pos)         /*!< 0x00000200 */
N#define EXTI_IMR_MR9                        EXTI_IMR_MR9_Msk                   /*!< Interrupt Mask on line 9 */
N#define EXTI_IMR_MR10_Pos                   (10U)                              
N#define EXTI_IMR_MR10_Msk                   (0x1U << EXTI_IMR_MR10_Pos)        /*!< 0x00000400 */
N#define EXTI_IMR_MR10                       EXTI_IMR_MR10_Msk                  /*!< Interrupt Mask on line 10 */
N#define EXTI_IMR_MR11_Pos                   (11U)                              
N#define EXTI_IMR_MR11_Msk                   (0x1U << EXTI_IMR_MR11_Pos)        /*!< 0x00000800 */
N#define EXTI_IMR_MR11                       EXTI_IMR_MR11_Msk                  /*!< Interrupt Mask on line 11 */
N#define EXTI_IMR_MR12_Pos                   (12U)                              
N#define EXTI_IMR_MR12_Msk                   (0x1U << EXTI_IMR_MR12_Pos)        /*!< 0x00001000 */
N#define EXTI_IMR_MR12                       EXTI_IMR_MR12_Msk                  /*!< Interrupt Mask on line 12 */
N#define EXTI_IMR_MR13_Pos                   (13U)                              
N#define EXTI_IMR_MR13_Msk                   (0x1U << EXTI_IMR_MR13_Pos)        /*!< 0x00002000 */
N#define EXTI_IMR_MR13                       EXTI_IMR_MR13_Msk                  /*!< Interrupt Mask on line 13 */
N#define EXTI_IMR_MR14_Pos                   (14U)                              
N#define EXTI_IMR_MR14_Msk                   (0x1U << EXTI_IMR_MR14_Pos)        /*!< 0x00004000 */
N#define EXTI_IMR_MR14                       EXTI_IMR_MR14_Msk                  /*!< Interrupt Mask on line 14 */
N#define EXTI_IMR_MR15_Pos                   (15U)                              
N#define EXTI_IMR_MR15_Msk                   (0x1U << EXTI_IMR_MR15_Pos)        /*!< 0x00008000 */
N#define EXTI_IMR_MR15                       EXTI_IMR_MR15_Msk                  /*!< Interrupt Mask on line 15 */
N#define EXTI_IMR_MR16_Pos                   (16U)                              
N#define EXTI_IMR_MR16_Msk                   (0x1U << EXTI_IMR_MR16_Pos)        /*!< 0x00010000 */
N#define EXTI_IMR_MR16                       EXTI_IMR_MR16_Msk                  /*!< Interrupt Mask on line 16 */
N#define EXTI_IMR_MR17_Pos                   (17U)                              
N#define EXTI_IMR_MR17_Msk                   (0x1U << EXTI_IMR_MR17_Pos)        /*!< 0x00020000 */
N#define EXTI_IMR_MR17                       EXTI_IMR_MR17_Msk                  /*!< Interrupt Mask on line 17 */
N#define EXTI_IMR_MR18_Pos                   (18U)                              
N#define EXTI_IMR_MR18_Msk                   (0x1U << EXTI_IMR_MR18_Pos)        /*!< 0x00040000 */
N#define EXTI_IMR_MR18                       EXTI_IMR_MR18_Msk                  /*!< Interrupt Mask on line 18 */
N#define EXTI_IMR_MR19_Pos                   (19U)                              
N#define EXTI_IMR_MR19_Msk                   (0x1U << EXTI_IMR_MR19_Pos)        /*!< 0x00080000 */
N#define EXTI_IMR_MR19                       EXTI_IMR_MR19_Msk                  /*!< Interrupt Mask on line 19 */
N
N/* References Defines */
N#define  EXTI_IMR_IM0 EXTI_IMR_MR0
N#define  EXTI_IMR_IM1 EXTI_IMR_MR1
N#define  EXTI_IMR_IM2 EXTI_IMR_MR2
N#define  EXTI_IMR_IM3 EXTI_IMR_MR3
N#define  EXTI_IMR_IM4 EXTI_IMR_MR4
N#define  EXTI_IMR_IM5 EXTI_IMR_MR5
N#define  EXTI_IMR_IM6 EXTI_IMR_MR6
N#define  EXTI_IMR_IM7 EXTI_IMR_MR7
N#define  EXTI_IMR_IM8 EXTI_IMR_MR8
N#define  EXTI_IMR_IM9 EXTI_IMR_MR9
N#define  EXTI_IMR_IM10 EXTI_IMR_MR10
N#define  EXTI_IMR_IM11 EXTI_IMR_MR11
N#define  EXTI_IMR_IM12 EXTI_IMR_MR12
N#define  EXTI_IMR_IM13 EXTI_IMR_MR13
N#define  EXTI_IMR_IM14 EXTI_IMR_MR14
N#define  EXTI_IMR_IM15 EXTI_IMR_MR15
N#define  EXTI_IMR_IM16 EXTI_IMR_MR16
N#define  EXTI_IMR_IM17 EXTI_IMR_MR17
N#define  EXTI_IMR_IM18 EXTI_IMR_MR18
N#define  EXTI_IMR_IM19 EXTI_IMR_MR19
N
N/*******************  Bit definition for EXTI_EMR register  *******************/
N#define EXTI_EMR_MR0_Pos                    (0U)                               
N#define EXTI_EMR_MR0_Msk                    (0x1U << EXTI_EMR_MR0_Pos)         /*!< 0x00000001 */
N#define EXTI_EMR_MR0                        EXTI_EMR_MR0_Msk                   /*!< Event Mask on line 0 */
N#define EXTI_EMR_MR1_Pos                    (1U)                               
N#define EXTI_EMR_MR1_Msk                    (0x1U << EXTI_EMR_MR1_Pos)         /*!< 0x00000002 */
N#define EXTI_EMR_MR1                        EXTI_EMR_MR1_Msk                   /*!< Event Mask on line 1 */
N#define EXTI_EMR_MR2_Pos                    (2U)                               
N#define EXTI_EMR_MR2_Msk                    (0x1U << EXTI_EMR_MR2_Pos)         /*!< 0x00000004 */
N#define EXTI_EMR_MR2                        EXTI_EMR_MR2_Msk                   /*!< Event Mask on line 2 */
N#define EXTI_EMR_MR3_Pos                    (3U)                               
N#define EXTI_EMR_MR3_Msk                    (0x1U << EXTI_EMR_MR3_Pos)         /*!< 0x00000008 */
N#define EXTI_EMR_MR3                        EXTI_EMR_MR3_Msk                   /*!< Event Mask on line 3 */
N#define EXTI_EMR_MR4_Pos                    (4U)                               
N#define EXTI_EMR_MR4_Msk                    (0x1U << EXTI_EMR_MR4_Pos)         /*!< 0x00000010 */
N#define EXTI_EMR_MR4                        EXTI_EMR_MR4_Msk                   /*!< Event Mask on line 4 */
N#define EXTI_EMR_MR5_Pos                    (5U)                               
N#define EXTI_EMR_MR5_Msk                    (0x1U << EXTI_EMR_MR5_Pos)         /*!< 0x00000020 */
N#define EXTI_EMR_MR5                        EXTI_EMR_MR5_Msk                   /*!< Event Mask on line 5 */
N#define EXTI_EMR_MR6_Pos                    (6U)                               
N#define EXTI_EMR_MR6_Msk                    (0x1U << EXTI_EMR_MR6_Pos)         /*!< 0x00000040 */
N#define EXTI_EMR_MR6                        EXTI_EMR_MR6_Msk                   /*!< Event Mask on line 6 */
N#define EXTI_EMR_MR7_Pos                    (7U)                               
N#define EXTI_EMR_MR7_Msk                    (0x1U << EXTI_EMR_MR7_Pos)         /*!< 0x00000080 */
N#define EXTI_EMR_MR7                        EXTI_EMR_MR7_Msk                   /*!< Event Mask on line 7 */
N#define EXTI_EMR_MR8_Pos                    (8U)                               
N#define EXTI_EMR_MR8_Msk                    (0x1U << EXTI_EMR_MR8_Pos)         /*!< 0x00000100 */
N#define EXTI_EMR_MR8                        EXTI_EMR_MR8_Msk                   /*!< Event Mask on line 8 */
N#define EXTI_EMR_MR9_Pos                    (9U)                               
N#define EXTI_EMR_MR9_Msk                    (0x1U << EXTI_EMR_MR9_Pos)         /*!< 0x00000200 */
N#define EXTI_EMR_MR9                        EXTI_EMR_MR9_Msk                   /*!< Event Mask on line 9 */
N#define EXTI_EMR_MR10_Pos                   (10U)                              
N#define EXTI_EMR_MR10_Msk                   (0x1U << EXTI_EMR_MR10_Pos)        /*!< 0x00000400 */
N#define EXTI_EMR_MR10                       EXTI_EMR_MR10_Msk                  /*!< Event Mask on line 10 */
N#define EXTI_EMR_MR11_Pos                   (11U)                              
N#define EXTI_EMR_MR11_Msk                   (0x1U << EXTI_EMR_MR11_Pos)        /*!< 0x00000800 */
N#define EXTI_EMR_MR11                       EXTI_EMR_MR11_Msk                  /*!< Event Mask on line 11 */
N#define EXTI_EMR_MR12_Pos                   (12U)                              
N#define EXTI_EMR_MR12_Msk                   (0x1U << EXTI_EMR_MR12_Pos)        /*!< 0x00001000 */
N#define EXTI_EMR_MR12                       EXTI_EMR_MR12_Msk                  /*!< Event Mask on line 12 */
N#define EXTI_EMR_MR13_Pos                   (13U)                              
N#define EXTI_EMR_MR13_Msk                   (0x1U << EXTI_EMR_MR13_Pos)        /*!< 0x00002000 */
N#define EXTI_EMR_MR13                       EXTI_EMR_MR13_Msk                  /*!< Event Mask on line 13 */
N#define EXTI_EMR_MR14_Pos                   (14U)                              
N#define EXTI_EMR_MR14_Msk                   (0x1U << EXTI_EMR_MR14_Pos)        /*!< 0x00004000 */
N#define EXTI_EMR_MR14                       EXTI_EMR_MR14_Msk                  /*!< Event Mask on line 14 */
N#define EXTI_EMR_MR15_Pos                   (15U)                              
N#define EXTI_EMR_MR15_Msk                   (0x1U << EXTI_EMR_MR15_Pos)        /*!< 0x00008000 */
N#define EXTI_EMR_MR15                       EXTI_EMR_MR15_Msk                  /*!< Event Mask on line 15 */
N#define EXTI_EMR_MR16_Pos                   (16U)                              
N#define EXTI_EMR_MR16_Msk                   (0x1U << EXTI_EMR_MR16_Pos)        /*!< 0x00010000 */
N#define EXTI_EMR_MR16                       EXTI_EMR_MR16_Msk                  /*!< Event Mask on line 16 */
N#define EXTI_EMR_MR17_Pos                   (17U)                              
N#define EXTI_EMR_MR17_Msk                   (0x1U << EXTI_EMR_MR17_Pos)        /*!< 0x00020000 */
N#define EXTI_EMR_MR17                       EXTI_EMR_MR17_Msk                  /*!< Event Mask on line 17 */
N#define EXTI_EMR_MR18_Pos                   (18U)                              
N#define EXTI_EMR_MR18_Msk                   (0x1U << EXTI_EMR_MR18_Pos)        /*!< 0x00040000 */
N#define EXTI_EMR_MR18                       EXTI_EMR_MR18_Msk                  /*!< Event Mask on line 18 */
N#define EXTI_EMR_MR19_Pos                   (19U)                              
N#define EXTI_EMR_MR19_Msk                   (0x1U << EXTI_EMR_MR19_Pos)        /*!< 0x00080000 */
N#define EXTI_EMR_MR19                       EXTI_EMR_MR19_Msk                  /*!< Event Mask on line 19 */
N
N/* References Defines */
N#define  EXTI_EMR_EM0 EXTI_EMR_MR0
N#define  EXTI_EMR_EM1 EXTI_EMR_MR1
N#define  EXTI_EMR_EM2 EXTI_EMR_MR2
N#define  EXTI_EMR_EM3 EXTI_EMR_MR3
N#define  EXTI_EMR_EM4 EXTI_EMR_MR4
N#define  EXTI_EMR_EM5 EXTI_EMR_MR5
N#define  EXTI_EMR_EM6 EXTI_EMR_MR6
N#define  EXTI_EMR_EM7 EXTI_EMR_MR7
N#define  EXTI_EMR_EM8 EXTI_EMR_MR8
N#define  EXTI_EMR_EM9 EXTI_EMR_MR9
N#define  EXTI_EMR_EM10 EXTI_EMR_MR10
N#define  EXTI_EMR_EM11 EXTI_EMR_MR11
N#define  EXTI_EMR_EM12 EXTI_EMR_MR12
N#define  EXTI_EMR_EM13 EXTI_EMR_MR13
N#define  EXTI_EMR_EM14 EXTI_EMR_MR14
N#define  EXTI_EMR_EM15 EXTI_EMR_MR15
N#define  EXTI_EMR_EM16 EXTI_EMR_MR16
N#define  EXTI_EMR_EM17 EXTI_EMR_MR17
N#define  EXTI_EMR_EM18 EXTI_EMR_MR18
N#define  EXTI_EMR_EM19 EXTI_EMR_MR19
N
N/******************  Bit definition for EXTI_RTSR register  *******************/
N#define EXTI_RTSR_TR0_Pos                   (0U)                               
N#define EXTI_RTSR_TR0_Msk                   (0x1U << EXTI_RTSR_TR0_Pos)        /*!< 0x00000001 */
N#define EXTI_RTSR_TR0                       EXTI_RTSR_TR0_Msk                  /*!< Rising trigger event configuration bit of line 0 */
N#define EXTI_RTSR_TR1_Pos                   (1U)                               
N#define EXTI_RTSR_TR1_Msk                   (0x1U << EXTI_RTSR_TR1_Pos)        /*!< 0x00000002 */
N#define EXTI_RTSR_TR1                       EXTI_RTSR_TR1_Msk                  /*!< Rising trigger event configuration bit of line 1 */
N#define EXTI_RTSR_TR2_Pos                   (2U)                               
N#define EXTI_RTSR_TR2_Msk                   (0x1U << EXTI_RTSR_TR2_Pos)        /*!< 0x00000004 */
N#define EXTI_RTSR_TR2                       EXTI_RTSR_TR2_Msk                  /*!< Rising trigger event configuration bit of line 2 */
N#define EXTI_RTSR_TR3_Pos                   (3U)                               
N#define EXTI_RTSR_TR3_Msk                   (0x1U << EXTI_RTSR_TR3_Pos)        /*!< 0x00000008 */
N#define EXTI_RTSR_TR3                       EXTI_RTSR_TR3_Msk                  /*!< Rising trigger event configuration bit of line 3 */
N#define EXTI_RTSR_TR4_Pos                   (4U)                               
N#define EXTI_RTSR_TR4_Msk                   (0x1U << EXTI_RTSR_TR4_Pos)        /*!< 0x00000010 */
N#define EXTI_RTSR_TR4                       EXTI_RTSR_TR4_Msk                  /*!< Rising trigger event configuration bit of line 4 */
N#define EXTI_RTSR_TR5_Pos                   (5U)                               
N#define EXTI_RTSR_TR5_Msk                   (0x1U << EXTI_RTSR_TR5_Pos)        /*!< 0x00000020 */
N#define EXTI_RTSR_TR5                       EXTI_RTSR_TR5_Msk                  /*!< Rising trigger event configuration bit of line 5 */
N#define EXTI_RTSR_TR6_Pos                   (6U)                               
N#define EXTI_RTSR_TR6_Msk                   (0x1U << EXTI_RTSR_TR6_Pos)        /*!< 0x00000040 */
N#define EXTI_RTSR_TR6                       EXTI_RTSR_TR6_Msk                  /*!< Rising trigger event configuration bit of line 6 */
N#define EXTI_RTSR_TR7_Pos                   (7U)                               
N#define EXTI_RTSR_TR7_Msk                   (0x1U << EXTI_RTSR_TR7_Pos)        /*!< 0x00000080 */
N#define EXTI_RTSR_TR7                       EXTI_RTSR_TR7_Msk                  /*!< Rising trigger event configuration bit of line 7 */
N#define EXTI_RTSR_TR8_Pos                   (8U)                               
N#define EXTI_RTSR_TR8_Msk                   (0x1U << EXTI_RTSR_TR8_Pos)        /*!< 0x00000100 */
N#define EXTI_RTSR_TR8                       EXTI_RTSR_TR8_Msk                  /*!< Rising trigger event configuration bit of line 8 */
N#define EXTI_RTSR_TR9_Pos                   (9U)                               
N#define EXTI_RTSR_TR9_Msk                   (0x1U << EXTI_RTSR_TR9_Pos)        /*!< 0x00000200 */
N#define EXTI_RTSR_TR9                       EXTI_RTSR_TR9_Msk                  /*!< Rising trigger event configuration bit of line 9 */
N#define EXTI_RTSR_TR10_Pos                  (10U)                              
N#define EXTI_RTSR_TR10_Msk                  (0x1U << EXTI_RTSR_TR10_Pos)       /*!< 0x00000400 */
N#define EXTI_RTSR_TR10                      EXTI_RTSR_TR10_Msk                 /*!< Rising trigger event configuration bit of line 10 */
N#define EXTI_RTSR_TR11_Pos                  (11U)                              
N#define EXTI_RTSR_TR11_Msk                  (0x1U << EXTI_RTSR_TR11_Pos)       /*!< 0x00000800 */
N#define EXTI_RTSR_TR11                      EXTI_RTSR_TR11_Msk                 /*!< Rising trigger event configuration bit of line 11 */
N#define EXTI_RTSR_TR12_Pos                  (12U)                              
N#define EXTI_RTSR_TR12_Msk                  (0x1U << EXTI_RTSR_TR12_Pos)       /*!< 0x00001000 */
N#define EXTI_RTSR_TR12                      EXTI_RTSR_TR12_Msk                 /*!< Rising trigger event configuration bit of line 12 */
N#define EXTI_RTSR_TR13_Pos                  (13U)                              
N#define EXTI_RTSR_TR13_Msk                  (0x1U << EXTI_RTSR_TR13_Pos)       /*!< 0x00002000 */
N#define EXTI_RTSR_TR13                      EXTI_RTSR_TR13_Msk                 /*!< Rising trigger event configuration bit of line 13 */
N#define EXTI_RTSR_TR14_Pos                  (14U)                              
N#define EXTI_RTSR_TR14_Msk                  (0x1U << EXTI_RTSR_TR14_Pos)       /*!< 0x00004000 */
N#define EXTI_RTSR_TR14                      EXTI_RTSR_TR14_Msk                 /*!< Rising trigger event configuration bit of line 14 */
N#define EXTI_RTSR_TR15_Pos                  (15U)                              
N#define EXTI_RTSR_TR15_Msk                  (0x1U << EXTI_RTSR_TR15_Pos)       /*!< 0x00008000 */
N#define EXTI_RTSR_TR15                      EXTI_RTSR_TR15_Msk                 /*!< Rising trigger event configuration bit of line 15 */
N#define EXTI_RTSR_TR16_Pos                  (16U)                              
N#define EXTI_RTSR_TR16_Msk                  (0x1U << EXTI_RTSR_TR16_Pos)       /*!< 0x00010000 */
N#define EXTI_RTSR_TR16                      EXTI_RTSR_TR16_Msk                 /*!< Rising trigger event configuration bit of line 16 */
N#define EXTI_RTSR_TR17_Pos                  (17U)                              
N#define EXTI_RTSR_TR17_Msk                  (0x1U << EXTI_RTSR_TR17_Pos)       /*!< 0x00020000 */
N#define EXTI_RTSR_TR17                      EXTI_RTSR_TR17_Msk                 /*!< Rising trigger event configuration bit of line 17 */
N#define EXTI_RTSR_TR18_Pos                  (18U)                              
N#define EXTI_RTSR_TR18_Msk                  (0x1U << EXTI_RTSR_TR18_Pos)       /*!< 0x00040000 */
N#define EXTI_RTSR_TR18                      EXTI_RTSR_TR18_Msk                 /*!< Rising trigger event configuration bit of line 18 */
N#define EXTI_RTSR_TR19_Pos                  (19U)                              
N#define EXTI_RTSR_TR19_Msk                  (0x1U << EXTI_RTSR_TR19_Pos)       /*!< 0x00080000 */
N#define EXTI_RTSR_TR19                      EXTI_RTSR_TR19_Msk                 /*!< Rising trigger event configuration bit of line 19 */
N
N/* References Defines */
N#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0
N#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1
N#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2
N#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3
N#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4
N#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5
N#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6
N#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7
N#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8
N#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9
N#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10
N#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11
N#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12
N#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13
N#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14
N#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15
N#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16
N#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17
N#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18
N#define  EXTI_RTSR_RT19 EXTI_RTSR_TR19
N
N/******************  Bit definition for EXTI_FTSR register  *******************/
N#define EXTI_FTSR_TR0_Pos                   (0U)                               
N#define EXTI_FTSR_TR0_Msk                   (0x1U << EXTI_FTSR_TR0_Pos)        /*!< 0x00000001 */
N#define EXTI_FTSR_TR0                       EXTI_FTSR_TR0_Msk                  /*!< Falling trigger event configuration bit of line 0 */
N#define EXTI_FTSR_TR1_Pos                   (1U)                               
N#define EXTI_FTSR_TR1_Msk                   (0x1U << EXTI_FTSR_TR1_Pos)        /*!< 0x00000002 */
N#define EXTI_FTSR_TR1                       EXTI_FTSR_TR1_Msk                  /*!< Falling trigger event configuration bit of line 1 */
N#define EXTI_FTSR_TR2_Pos                   (2U)                               
N#define EXTI_FTSR_TR2_Msk                   (0x1U << EXTI_FTSR_TR2_Pos)        /*!< 0x00000004 */
N#define EXTI_FTSR_TR2                       EXTI_FTSR_TR2_Msk                  /*!< Falling trigger event configuration bit of line 2 */
N#define EXTI_FTSR_TR3_Pos                   (3U)                               
N#define EXTI_FTSR_TR3_Msk                   (0x1U << EXTI_FTSR_TR3_Pos)        /*!< 0x00000008 */
N#define EXTI_FTSR_TR3                       EXTI_FTSR_TR3_Msk                  /*!< Falling trigger event configuration bit of line 3 */
N#define EXTI_FTSR_TR4_Pos                   (4U)                               
N#define EXTI_FTSR_TR4_Msk                   (0x1U << EXTI_FTSR_TR4_Pos)        /*!< 0x00000010 */
N#define EXTI_FTSR_TR4                       EXTI_FTSR_TR4_Msk                  /*!< Falling trigger event configuration bit of line 4 */
N#define EXTI_FTSR_TR5_Pos                   (5U)                               
N#define EXTI_FTSR_TR5_Msk                   (0x1U << EXTI_FTSR_TR5_Pos)        /*!< 0x00000020 */
N#define EXTI_FTSR_TR5                       EXTI_FTSR_TR5_Msk                  /*!< Falling trigger event configuration bit of line 5 */
N#define EXTI_FTSR_TR6_Pos                   (6U)                               
N#define EXTI_FTSR_TR6_Msk                   (0x1U << EXTI_FTSR_TR6_Pos)        /*!< 0x00000040 */
N#define EXTI_FTSR_TR6                       EXTI_FTSR_TR6_Msk                  /*!< Falling trigger event configuration bit of line 6 */
N#define EXTI_FTSR_TR7_Pos                   (7U)                               
N#define EXTI_FTSR_TR7_Msk                   (0x1U << EXTI_FTSR_TR7_Pos)        /*!< 0x00000080 */
N#define EXTI_FTSR_TR7                       EXTI_FTSR_TR7_Msk                  /*!< Falling trigger event configuration bit of line 7 */
N#define EXTI_FTSR_TR8_Pos                   (8U)                               
N#define EXTI_FTSR_TR8_Msk                   (0x1U << EXTI_FTSR_TR8_Pos)        /*!< 0x00000100 */
N#define EXTI_FTSR_TR8                       EXTI_FTSR_TR8_Msk                  /*!< Falling trigger event configuration bit of line 8 */
N#define EXTI_FTSR_TR9_Pos                   (9U)                               
N#define EXTI_FTSR_TR9_Msk                   (0x1U << EXTI_FTSR_TR9_Pos)        /*!< 0x00000200 */
N#define EXTI_FTSR_TR9                       EXTI_FTSR_TR9_Msk                  /*!< Falling trigger event configuration bit of line 9 */
N#define EXTI_FTSR_TR10_Pos                  (10U)                              
N#define EXTI_FTSR_TR10_Msk                  (0x1U << EXTI_FTSR_TR10_Pos)       /*!< 0x00000400 */
N#define EXTI_FTSR_TR10                      EXTI_FTSR_TR10_Msk                 /*!< Falling trigger event configuration bit of line 10 */
N#define EXTI_FTSR_TR11_Pos                  (11U)                              
N#define EXTI_FTSR_TR11_Msk                  (0x1U << EXTI_FTSR_TR11_Pos)       /*!< 0x00000800 */
N#define EXTI_FTSR_TR11                      EXTI_FTSR_TR11_Msk                 /*!< Falling trigger event configuration bit of line 11 */
N#define EXTI_FTSR_TR12_Pos                  (12U)                              
N#define EXTI_FTSR_TR12_Msk                  (0x1U << EXTI_FTSR_TR12_Pos)       /*!< 0x00001000 */
N#define EXTI_FTSR_TR12                      EXTI_FTSR_TR12_Msk                 /*!< Falling trigger event configuration bit of line 12 */
N#define EXTI_FTSR_TR13_Pos                  (13U)                              
N#define EXTI_FTSR_TR13_Msk                  (0x1U << EXTI_FTSR_TR13_Pos)       /*!< 0x00002000 */
N#define EXTI_FTSR_TR13                      EXTI_FTSR_TR13_Msk                 /*!< Falling trigger event configuration bit of line 13 */
N#define EXTI_FTSR_TR14_Pos                  (14U)                              
N#define EXTI_FTSR_TR14_Msk                  (0x1U << EXTI_FTSR_TR14_Pos)       /*!< 0x00004000 */
N#define EXTI_FTSR_TR14                      EXTI_FTSR_TR14_Msk                 /*!< Falling trigger event configuration bit of line 14 */
N#define EXTI_FTSR_TR15_Pos                  (15U)                              
N#define EXTI_FTSR_TR15_Msk                  (0x1U << EXTI_FTSR_TR15_Pos)       /*!< 0x00008000 */
N#define EXTI_FTSR_TR15                      EXTI_FTSR_TR15_Msk                 /*!< Falling trigger event configuration bit of line 15 */
N#define EXTI_FTSR_TR16_Pos                  (16U)                              
N#define EXTI_FTSR_TR16_Msk                  (0x1U << EXTI_FTSR_TR16_Pos)       /*!< 0x00010000 */
N#define EXTI_FTSR_TR16                      EXTI_FTSR_TR16_Msk                 /*!< Falling trigger event configuration bit of line 16 */
N#define EXTI_FTSR_TR17_Pos                  (17U)                              
N#define EXTI_FTSR_TR17_Msk                  (0x1U << EXTI_FTSR_TR17_Pos)       /*!< 0x00020000 */
N#define EXTI_FTSR_TR17                      EXTI_FTSR_TR17_Msk                 /*!< Falling trigger event configuration bit of line 17 */
N#define EXTI_FTSR_TR18_Pos                  (18U)                              
N#define EXTI_FTSR_TR18_Msk                  (0x1U << EXTI_FTSR_TR18_Pos)       /*!< 0x00040000 */
N#define EXTI_FTSR_TR18                      EXTI_FTSR_TR18_Msk                 /*!< Falling trigger event configuration bit of line 18 */
N#define EXTI_FTSR_TR19_Pos                  (19U)                              
N#define EXTI_FTSR_TR19_Msk                  (0x1U << EXTI_FTSR_TR19_Pos)       /*!< 0x00080000 */
N#define EXTI_FTSR_TR19                      EXTI_FTSR_TR19_Msk                 /*!< Falling trigger event configuration bit of line 19 */
N
N/* References Defines */
N#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0
N#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1
N#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2
N#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3
N#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4
N#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5
N#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6
N#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7
N#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8
N#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9
N#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10
N#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11
N#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12
N#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13
N#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14
N#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15
N#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16
N#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17
N#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18
N#define  EXTI_FTSR_FT19 EXTI_FTSR_TR19
N
N/******************  Bit definition for EXTI_SWIER register  ******************/
N#define EXTI_SWIER_SWIER0_Pos               (0U)                               
N#define EXTI_SWIER_SWIER0_Msk               (0x1U << EXTI_SWIER_SWIER0_Pos)    /*!< 0x00000001 */
N#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWIER0_Msk              /*!< Software Interrupt on line 0 */
N#define EXTI_SWIER_SWIER1_Pos               (1U)                               
N#define EXTI_SWIER_SWIER1_Msk               (0x1U << EXTI_SWIER_SWIER1_Pos)    /*!< 0x00000002 */
N#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWIER1_Msk              /*!< Software Interrupt on line 1 */
N#define EXTI_SWIER_SWIER2_Pos               (2U)                               
N#define EXTI_SWIER_SWIER2_Msk               (0x1U << EXTI_SWIER_SWIER2_Pos)    /*!< 0x00000004 */
N#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWIER2_Msk              /*!< Software Interrupt on line 2 */
N#define EXTI_SWIER_SWIER3_Pos               (3U)                               
N#define EXTI_SWIER_SWIER3_Msk               (0x1U << EXTI_SWIER_SWIER3_Pos)    /*!< 0x00000008 */
N#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWIER3_Msk              /*!< Software Interrupt on line 3 */
N#define EXTI_SWIER_SWIER4_Pos               (4U)                               
N#define EXTI_SWIER_SWIER4_Msk               (0x1U << EXTI_SWIER_SWIER4_Pos)    /*!< 0x00000010 */
N#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWIER4_Msk              /*!< Software Interrupt on line 4 */
N#define EXTI_SWIER_SWIER5_Pos               (5U)                               
N#define EXTI_SWIER_SWIER5_Msk               (0x1U << EXTI_SWIER_SWIER5_Pos)    /*!< 0x00000020 */
N#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWIER5_Msk              /*!< Software Interrupt on line 5 */
N#define EXTI_SWIER_SWIER6_Pos               (6U)                               
N#define EXTI_SWIER_SWIER6_Msk               (0x1U << EXTI_SWIER_SWIER6_Pos)    /*!< 0x00000040 */
N#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWIER6_Msk              /*!< Software Interrupt on line 6 */
N#define EXTI_SWIER_SWIER7_Pos               (7U)                               
N#define EXTI_SWIER_SWIER7_Msk               (0x1U << EXTI_SWIER_SWIER7_Pos)    /*!< 0x00000080 */
N#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWIER7_Msk              /*!< Software Interrupt on line 7 */
N#define EXTI_SWIER_SWIER8_Pos               (8U)                               
N#define EXTI_SWIER_SWIER8_Msk               (0x1U << EXTI_SWIER_SWIER8_Pos)    /*!< 0x00000100 */
N#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWIER8_Msk              /*!< Software Interrupt on line 8 */
N#define EXTI_SWIER_SWIER9_Pos               (9U)                               
N#define EXTI_SWIER_SWIER9_Msk               (0x1U << EXTI_SWIER_SWIER9_Pos)    /*!< 0x00000200 */
N#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWIER9_Msk              /*!< Software Interrupt on line 9 */
N#define EXTI_SWIER_SWIER10_Pos              (10U)                              
N#define EXTI_SWIER_SWIER10_Msk              (0x1U << EXTI_SWIER_SWIER10_Pos)   /*!< 0x00000400 */
N#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWIER10_Msk             /*!< Software Interrupt on line 10 */
N#define EXTI_SWIER_SWIER11_Pos              (11U)                              
N#define EXTI_SWIER_SWIER11_Msk              (0x1U << EXTI_SWIER_SWIER11_Pos)   /*!< 0x00000800 */
N#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWIER11_Msk             /*!< Software Interrupt on line 11 */
N#define EXTI_SWIER_SWIER12_Pos              (12U)                              
N#define EXTI_SWIER_SWIER12_Msk              (0x1U << EXTI_SWIER_SWIER12_Pos)   /*!< 0x00001000 */
N#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWIER12_Msk             /*!< Software Interrupt on line 12 */
N#define EXTI_SWIER_SWIER13_Pos              (13U)                              
N#define EXTI_SWIER_SWIER13_Msk              (0x1U << EXTI_SWIER_SWIER13_Pos)   /*!< 0x00002000 */
N#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWIER13_Msk             /*!< Software Interrupt on line 13 */
N#define EXTI_SWIER_SWIER14_Pos              (14U)                              
N#define EXTI_SWIER_SWIER14_Msk              (0x1U << EXTI_SWIER_SWIER14_Pos)   /*!< 0x00004000 */
N#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWIER14_Msk             /*!< Software Interrupt on line 14 */
N#define EXTI_SWIER_SWIER15_Pos              (15U)                              
N#define EXTI_SWIER_SWIER15_Msk              (0x1U << EXTI_SWIER_SWIER15_Pos)   /*!< 0x00008000 */
N#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWIER15_Msk             /*!< Software Interrupt on line 15 */
N#define EXTI_SWIER_SWIER16_Pos              (16U)                              
N#define EXTI_SWIER_SWIER16_Msk              (0x1U << EXTI_SWIER_SWIER16_Pos)   /*!< 0x00010000 */
N#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWIER16_Msk             /*!< Software Interrupt on line 16 */
N#define EXTI_SWIER_SWIER17_Pos              (17U)                              
N#define EXTI_SWIER_SWIER17_Msk              (0x1U << EXTI_SWIER_SWIER17_Pos)   /*!< 0x00020000 */
N#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWIER17_Msk             /*!< Software Interrupt on line 17 */
N#define EXTI_SWIER_SWIER18_Pos              (18U)                              
N#define EXTI_SWIER_SWIER18_Msk              (0x1U << EXTI_SWIER_SWIER18_Pos)   /*!< 0x00040000 */
N#define EXTI_SWIER_SWIER18                  EXTI_SWIER_SWIER18_Msk             /*!< Software Interrupt on line 18 */
N#define EXTI_SWIER_SWIER19_Pos              (19U)                              
N#define EXTI_SWIER_SWIER19_Msk              (0x1U << EXTI_SWIER_SWIER19_Pos)   /*!< 0x00080000 */
N#define EXTI_SWIER_SWIER19                  EXTI_SWIER_SWIER19_Msk             /*!< Software Interrupt on line 19 */
N
N/* References Defines */
N#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
N#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
N#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
N#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
N#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
N#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
N#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
N#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
N#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
N#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
N#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
N#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
N#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
N#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
N#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
N#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
N#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
N#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
N#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
N#define  EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19
N
N/*******************  Bit definition for EXTI_PR register  ********************/
N#define EXTI_PR_PR0_Pos                     (0U)                               
N#define EXTI_PR_PR0_Msk                     (0x1U << EXTI_PR_PR0_Pos)          /*!< 0x00000001 */
N#define EXTI_PR_PR0                         EXTI_PR_PR0_Msk                    /*!< Pending bit for line 0 */
N#define EXTI_PR_PR1_Pos                     (1U)                               
N#define EXTI_PR_PR1_Msk                     (0x1U << EXTI_PR_PR1_Pos)          /*!< 0x00000002 */
N#define EXTI_PR_PR1                         EXTI_PR_PR1_Msk                    /*!< Pending bit for line 1 */
N#define EXTI_PR_PR2_Pos                     (2U)                               
N#define EXTI_PR_PR2_Msk                     (0x1U << EXTI_PR_PR2_Pos)          /*!< 0x00000004 */
N#define EXTI_PR_PR2                         EXTI_PR_PR2_Msk                    /*!< Pending bit for line 2 */
N#define EXTI_PR_PR3_Pos                     (3U)                               
N#define EXTI_PR_PR3_Msk                     (0x1U << EXTI_PR_PR3_Pos)          /*!< 0x00000008 */
N#define EXTI_PR_PR3                         EXTI_PR_PR3_Msk                    /*!< Pending bit for line 3 */
N#define EXTI_PR_PR4_Pos                     (4U)                               
N#define EXTI_PR_PR4_Msk                     (0x1U << EXTI_PR_PR4_Pos)          /*!< 0x00000010 */
N#define EXTI_PR_PR4                         EXTI_PR_PR4_Msk                    /*!< Pending bit for line 4 */
N#define EXTI_PR_PR5_Pos                     (5U)                               
N#define EXTI_PR_PR5_Msk                     (0x1U << EXTI_PR_PR5_Pos)          /*!< 0x00000020 */
N#define EXTI_PR_PR5                         EXTI_PR_PR5_Msk                    /*!< Pending bit for line 5 */
N#define EXTI_PR_PR6_Pos                     (6U)                               
N#define EXTI_PR_PR6_Msk                     (0x1U << EXTI_PR_PR6_Pos)          /*!< 0x00000040 */
N#define EXTI_PR_PR6                         EXTI_PR_PR6_Msk                    /*!< Pending bit for line 6 */
N#define EXTI_PR_PR7_Pos                     (7U)                               
N#define EXTI_PR_PR7_Msk                     (0x1U << EXTI_PR_PR7_Pos)          /*!< 0x00000080 */
N#define EXTI_PR_PR7                         EXTI_PR_PR7_Msk                    /*!< Pending bit for line 7 */
N#define EXTI_PR_PR8_Pos                     (8U)                               
N#define EXTI_PR_PR8_Msk                     (0x1U << EXTI_PR_PR8_Pos)          /*!< 0x00000100 */
N#define EXTI_PR_PR8                         EXTI_PR_PR8_Msk                    /*!< Pending bit for line 8 */
N#define EXTI_PR_PR9_Pos                     (9U)                               
N#define EXTI_PR_PR9_Msk                     (0x1U << EXTI_PR_PR9_Pos)          /*!< 0x00000200 */
N#define EXTI_PR_PR9                         EXTI_PR_PR9_Msk                    /*!< Pending bit for line 9 */
N#define EXTI_PR_PR10_Pos                    (10U)                              
N#define EXTI_PR_PR10_Msk                    (0x1U << EXTI_PR_PR10_Pos)         /*!< 0x00000400 */
N#define EXTI_PR_PR10                        EXTI_PR_PR10_Msk                   /*!< Pending bit for line 10 */
N#define EXTI_PR_PR11_Pos                    (11U)                              
N#define EXTI_PR_PR11_Msk                    (0x1U << EXTI_PR_PR11_Pos)         /*!< 0x00000800 */
N#define EXTI_PR_PR11                        EXTI_PR_PR11_Msk                   /*!< Pending bit for line 11 */
N#define EXTI_PR_PR12_Pos                    (12U)                              
N#define EXTI_PR_PR12_Msk                    (0x1U << EXTI_PR_PR12_Pos)         /*!< 0x00001000 */
N#define EXTI_PR_PR12                        EXTI_PR_PR12_Msk                   /*!< Pending bit for line 12 */
N#define EXTI_PR_PR13_Pos                    (13U)                              
N#define EXTI_PR_PR13_Msk                    (0x1U << EXTI_PR_PR13_Pos)         /*!< 0x00002000 */
N#define EXTI_PR_PR13                        EXTI_PR_PR13_Msk                   /*!< Pending bit for line 13 */
N#define EXTI_PR_PR14_Pos                    (14U)                              
N#define EXTI_PR_PR14_Msk                    (0x1U << EXTI_PR_PR14_Pos)         /*!< 0x00004000 */
N#define EXTI_PR_PR14                        EXTI_PR_PR14_Msk                   /*!< Pending bit for line 14 */
N#define EXTI_PR_PR15_Pos                    (15U)                              
N#define EXTI_PR_PR15_Msk                    (0x1U << EXTI_PR_PR15_Pos)         /*!< 0x00008000 */
N#define EXTI_PR_PR15                        EXTI_PR_PR15_Msk                   /*!< Pending bit for line 15 */
N#define EXTI_PR_PR16_Pos                    (16U)                              
N#define EXTI_PR_PR16_Msk                    (0x1U << EXTI_PR_PR16_Pos)         /*!< 0x00010000 */
N#define EXTI_PR_PR16                        EXTI_PR_PR16_Msk                   /*!< Pending bit for line 16 */
N#define EXTI_PR_PR17_Pos                    (17U)                              
N#define EXTI_PR_PR17_Msk                    (0x1U << EXTI_PR_PR17_Pos)         /*!< 0x00020000 */
N#define EXTI_PR_PR17                        EXTI_PR_PR17_Msk                   /*!< Pending bit for line 17 */
N#define EXTI_PR_PR18_Pos                    (18U)                              
N#define EXTI_PR_PR18_Msk                    (0x1U << EXTI_PR_PR18_Pos)         /*!< 0x00040000 */
N#define EXTI_PR_PR18                        EXTI_PR_PR18_Msk                   /*!< Pending bit for line 18 */
N#define EXTI_PR_PR19_Pos                    (19U)                              
N#define EXTI_PR_PR19_Msk                    (0x1U << EXTI_PR_PR19_Pos)         /*!< 0x00080000 */
N#define EXTI_PR_PR19                        EXTI_PR_PR19_Msk                   /*!< Pending bit for line 19 */
N
N/* References Defines */
N#define  EXTI_PR_PIF0 EXTI_PR_PR0
N#define  EXTI_PR_PIF1 EXTI_PR_PR1
N#define  EXTI_PR_PIF2 EXTI_PR_PR2
N#define  EXTI_PR_PIF3 EXTI_PR_PR3
N#define  EXTI_PR_PIF4 EXTI_PR_PR4
N#define  EXTI_PR_PIF5 EXTI_PR_PR5
N#define  EXTI_PR_PIF6 EXTI_PR_PR6
N#define  EXTI_PR_PIF7 EXTI_PR_PR7
N#define  EXTI_PR_PIF8 EXTI_PR_PR8
N#define  EXTI_PR_PIF9 EXTI_PR_PR9
N#define  EXTI_PR_PIF10 EXTI_PR_PR10
N#define  EXTI_PR_PIF11 EXTI_PR_PR11
N#define  EXTI_PR_PIF12 EXTI_PR_PR12
N#define  EXTI_PR_PIF13 EXTI_PR_PR13
N#define  EXTI_PR_PIF14 EXTI_PR_PR14
N#define  EXTI_PR_PIF15 EXTI_PR_PR15
N#define  EXTI_PR_PIF16 EXTI_PR_PR16
N#define  EXTI_PR_PIF17 EXTI_PR_PR17
N#define  EXTI_PR_PIF18 EXTI_PR_PR18
N#define  EXTI_PR_PIF19 EXTI_PR_PR19
N
N/******************************************************************************/
N/*                                                                            */
N/*                             DMA Controller                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for DMA_ISR register  ********************/
N#define DMA_ISR_GIF1_Pos                    (0U)                               
N#define DMA_ISR_GIF1_Msk                    (0x1U << DMA_ISR_GIF1_Pos)         /*!< 0x00000001 */
N#define DMA_ISR_GIF1                        DMA_ISR_GIF1_Msk                   /*!< Channel 1 Global interrupt flag */
N#define DMA_ISR_TCIF1_Pos                   (1U)                               
N#define DMA_ISR_TCIF1_Msk                   (0x1U << DMA_ISR_TCIF1_Pos)        /*!< 0x00000002 */
N#define DMA_ISR_TCIF1                       DMA_ISR_TCIF1_Msk                  /*!< Channel 1 Transfer Complete flag */
N#define DMA_ISR_HTIF1_Pos                   (2U)                               
N#define DMA_ISR_HTIF1_Msk                   (0x1U << DMA_ISR_HTIF1_Pos)        /*!< 0x00000004 */
N#define DMA_ISR_HTIF1                       DMA_ISR_HTIF1_Msk                  /*!< Channel 1 Half Transfer flag */
N#define DMA_ISR_TEIF1_Pos                   (3U)                               
N#define DMA_ISR_TEIF1_Msk                   (0x1U << DMA_ISR_TEIF1_Pos)        /*!< 0x00000008 */
N#define DMA_ISR_TEIF1                       DMA_ISR_TEIF1_Msk                  /*!< Channel 1 Transfer Error flag */
N#define DMA_ISR_GIF2_Pos                    (4U)                               
N#define DMA_ISR_GIF2_Msk                    (0x1U << DMA_ISR_GIF2_Pos)         /*!< 0x00000010 */
N#define DMA_ISR_GIF2                        DMA_ISR_GIF2_Msk                   /*!< Channel 2 Global interrupt flag */
N#define DMA_ISR_TCIF2_Pos                   (5U)                               
N#define DMA_ISR_TCIF2_Msk                   (0x1U << DMA_ISR_TCIF2_Pos)        /*!< 0x00000020 */
N#define DMA_ISR_TCIF2                       DMA_ISR_TCIF2_Msk                  /*!< Channel 2 Transfer Complete flag */
N#define DMA_ISR_HTIF2_Pos                   (6U)                               
N#define DMA_ISR_HTIF2_Msk                   (0x1U << DMA_ISR_HTIF2_Pos)        /*!< 0x00000040 */
N#define DMA_ISR_HTIF2                       DMA_ISR_HTIF2_Msk                  /*!< Channel 2 Half Transfer flag */
N#define DMA_ISR_TEIF2_Pos                   (7U)                               
N#define DMA_ISR_TEIF2_Msk                   (0x1U << DMA_ISR_TEIF2_Pos)        /*!< 0x00000080 */
N#define DMA_ISR_TEIF2                       DMA_ISR_TEIF2_Msk                  /*!< Channel 2 Transfer Error flag */
N#define DMA_ISR_GIF3_Pos                    (8U)                               
N#define DMA_ISR_GIF3_Msk                    (0x1U << DMA_ISR_GIF3_Pos)         /*!< 0x00000100 */
N#define DMA_ISR_GIF3                        DMA_ISR_GIF3_Msk                   /*!< Channel 3 Global interrupt flag */
N#define DMA_ISR_TCIF3_Pos                   (9U)                               
N#define DMA_ISR_TCIF3_Msk                   (0x1U << DMA_ISR_TCIF3_Pos)        /*!< 0x00000200 */
N#define DMA_ISR_TCIF3                       DMA_ISR_TCIF3_Msk                  /*!< Channel 3 Transfer Complete flag */
N#define DMA_ISR_HTIF3_Pos                   (10U)                              
N#define DMA_ISR_HTIF3_Msk                   (0x1U << DMA_ISR_HTIF3_Pos)        /*!< 0x00000400 */
N#define DMA_ISR_HTIF3                       DMA_ISR_HTIF3_Msk                  /*!< Channel 3 Half Transfer flag */
N#define DMA_ISR_TEIF3_Pos                   (11U)                              
N#define DMA_ISR_TEIF3_Msk                   (0x1U << DMA_ISR_TEIF3_Pos)        /*!< 0x00000800 */
N#define DMA_ISR_TEIF3                       DMA_ISR_TEIF3_Msk                  /*!< Channel 3 Transfer Error flag */
N#define DMA_ISR_GIF4_Pos                    (12U)                              
N#define DMA_ISR_GIF4_Msk                    (0x1U << DMA_ISR_GIF4_Pos)         /*!< 0x00001000 */
N#define DMA_ISR_GIF4                        DMA_ISR_GIF4_Msk                   /*!< Channel 4 Global interrupt flag */
N#define DMA_ISR_TCIF4_Pos                   (13U)                              
N#define DMA_ISR_TCIF4_Msk                   (0x1U << DMA_ISR_TCIF4_Pos)        /*!< 0x00002000 */
N#define DMA_ISR_TCIF4                       DMA_ISR_TCIF4_Msk                  /*!< Channel 4 Transfer Complete flag */
N#define DMA_ISR_HTIF4_Pos                   (14U)                              
N#define DMA_ISR_HTIF4_Msk                   (0x1U << DMA_ISR_HTIF4_Pos)        /*!< 0x00004000 */
N#define DMA_ISR_HTIF4                       DMA_ISR_HTIF4_Msk                  /*!< Channel 4 Half Transfer flag */
N#define DMA_ISR_TEIF4_Pos                   (15U)                              
N#define DMA_ISR_TEIF4_Msk                   (0x1U << DMA_ISR_TEIF4_Pos)        /*!< 0x00008000 */
N#define DMA_ISR_TEIF4                       DMA_ISR_TEIF4_Msk                  /*!< Channel 4 Transfer Error flag */
N#define DMA_ISR_GIF5_Pos                    (16U)                              
N#define DMA_ISR_GIF5_Msk                    (0x1U << DMA_ISR_GIF5_Pos)         /*!< 0x00010000 */
N#define DMA_ISR_GIF5                        DMA_ISR_GIF5_Msk                   /*!< Channel 5 Global interrupt flag */
N#define DMA_ISR_TCIF5_Pos                   (17U)                              
N#define DMA_ISR_TCIF5_Msk                   (0x1U << DMA_ISR_TCIF5_Pos)        /*!< 0x00020000 */
N#define DMA_ISR_TCIF5                       DMA_ISR_TCIF5_Msk                  /*!< Channel 5 Transfer Complete flag */
N#define DMA_ISR_HTIF5_Pos                   (18U)                              
N#define DMA_ISR_HTIF5_Msk                   (0x1U << DMA_ISR_HTIF5_Pos)        /*!< 0x00040000 */
N#define DMA_ISR_HTIF5                       DMA_ISR_HTIF5_Msk                  /*!< Channel 5 Half Transfer flag */
N#define DMA_ISR_TEIF5_Pos                   (19U)                              
N#define DMA_ISR_TEIF5_Msk                   (0x1U << DMA_ISR_TEIF5_Pos)        /*!< 0x00080000 */
N#define DMA_ISR_TEIF5                       DMA_ISR_TEIF5_Msk                  /*!< Channel 5 Transfer Error flag */
N#define DMA_ISR_GIF6_Pos                    (20U)                              
N#define DMA_ISR_GIF6_Msk                    (0x1U << DMA_ISR_GIF6_Pos)         /*!< 0x00100000 */
N#define DMA_ISR_GIF6                        DMA_ISR_GIF6_Msk                   /*!< Channel 6 Global interrupt flag */
N#define DMA_ISR_TCIF6_Pos                   (21U)                              
N#define DMA_ISR_TCIF6_Msk                   (0x1U << DMA_ISR_TCIF6_Pos)        /*!< 0x00200000 */
N#define DMA_ISR_TCIF6                       DMA_ISR_TCIF6_Msk                  /*!< Channel 6 Transfer Complete flag */
N#define DMA_ISR_HTIF6_Pos                   (22U)                              
N#define DMA_ISR_HTIF6_Msk                   (0x1U << DMA_ISR_HTIF6_Pos)        /*!< 0x00400000 */
N#define DMA_ISR_HTIF6                       DMA_ISR_HTIF6_Msk                  /*!< Channel 6 Half Transfer flag */
N#define DMA_ISR_TEIF6_Pos                   (23U)                              
N#define DMA_ISR_TEIF6_Msk                   (0x1U << DMA_ISR_TEIF6_Pos)        /*!< 0x00800000 */
N#define DMA_ISR_TEIF6                       DMA_ISR_TEIF6_Msk                  /*!< Channel 6 Transfer Error flag */
N#define DMA_ISR_GIF7_Pos                    (24U)                              
N#define DMA_ISR_GIF7_Msk                    (0x1U << DMA_ISR_GIF7_Pos)         /*!< 0x01000000 */
N#define DMA_ISR_GIF7                        DMA_ISR_GIF7_Msk                   /*!< Channel 7 Global interrupt flag */
N#define DMA_ISR_TCIF7_Pos                   (25U)                              
N#define DMA_ISR_TCIF7_Msk                   (0x1U << DMA_ISR_TCIF7_Pos)        /*!< 0x02000000 */
N#define DMA_ISR_TCIF7                       DMA_ISR_TCIF7_Msk                  /*!< Channel 7 Transfer Complete flag */
N#define DMA_ISR_HTIF7_Pos                   (26U)                              
N#define DMA_ISR_HTIF7_Msk                   (0x1U << DMA_ISR_HTIF7_Pos)        /*!< 0x04000000 */
N#define DMA_ISR_HTIF7                       DMA_ISR_HTIF7_Msk                  /*!< Channel 7 Half Transfer flag */
N#define DMA_ISR_TEIF7_Pos                   (27U)                              
N#define DMA_ISR_TEIF7_Msk                   (0x1U << DMA_ISR_TEIF7_Pos)        /*!< 0x08000000 */
N#define DMA_ISR_TEIF7                       DMA_ISR_TEIF7_Msk                  /*!< Channel 7 Transfer Error flag */
N
N/*******************  Bit definition for DMA_IFCR register  *******************/
N#define DMA_IFCR_CGIF1_Pos                  (0U)                               
N#define DMA_IFCR_CGIF1_Msk                  (0x1U << DMA_IFCR_CGIF1_Pos)       /*!< 0x00000001 */
N#define DMA_IFCR_CGIF1                      DMA_IFCR_CGIF1_Msk                 /*!< Channel 1 Global interrupt clear */
N#define DMA_IFCR_CTCIF1_Pos                 (1U)                               
N#define DMA_IFCR_CTCIF1_Msk                 (0x1U << DMA_IFCR_CTCIF1_Pos)      /*!< 0x00000002 */
N#define DMA_IFCR_CTCIF1                     DMA_IFCR_CTCIF1_Msk                /*!< Channel 1 Transfer Complete clear */
N#define DMA_IFCR_CHTIF1_Pos                 (2U)                               
N#define DMA_IFCR_CHTIF1_Msk                 (0x1U << DMA_IFCR_CHTIF1_Pos)      /*!< 0x00000004 */
N#define DMA_IFCR_CHTIF1                     DMA_IFCR_CHTIF1_Msk                /*!< Channel 1 Half Transfer clear */
N#define DMA_IFCR_CTEIF1_Pos                 (3U)                               
N#define DMA_IFCR_CTEIF1_Msk                 (0x1U << DMA_IFCR_CTEIF1_Pos)      /*!< 0x00000008 */
N#define DMA_IFCR_CTEIF1                     DMA_IFCR_CTEIF1_Msk                /*!< Channel 1 Transfer Error clear */
N#define DMA_IFCR_CGIF2_Pos                  (4U)                               
N#define DMA_IFCR_CGIF2_Msk                  (0x1U << DMA_IFCR_CGIF2_Pos)       /*!< 0x00000010 */
N#define DMA_IFCR_CGIF2                      DMA_IFCR_CGIF2_Msk                 /*!< Channel 2 Global interrupt clear */
N#define DMA_IFCR_CTCIF2_Pos                 (5U)                               
N#define DMA_IFCR_CTCIF2_Msk                 (0x1U << DMA_IFCR_CTCIF2_Pos)      /*!< 0x00000020 */
N#define DMA_IFCR_CTCIF2                     DMA_IFCR_CTCIF2_Msk                /*!< Channel 2 Transfer Complete clear */
N#define DMA_IFCR_CHTIF2_Pos                 (6U)                               
N#define DMA_IFCR_CHTIF2_Msk                 (0x1U << DMA_IFCR_CHTIF2_Pos)      /*!< 0x00000040 */
N#define DMA_IFCR_CHTIF2                     DMA_IFCR_CHTIF2_Msk                /*!< Channel 2 Half Transfer clear */
N#define DMA_IFCR_CTEIF2_Pos                 (7U)                               
N#define DMA_IFCR_CTEIF2_Msk                 (0x1U << DMA_IFCR_CTEIF2_Pos)      /*!< 0x00000080 */
N#define DMA_IFCR_CTEIF2                     DMA_IFCR_CTEIF2_Msk                /*!< Channel 2 Transfer Error clear */
N#define DMA_IFCR_CGIF3_Pos                  (8U)                               
N#define DMA_IFCR_CGIF3_Msk                  (0x1U << DMA_IFCR_CGIF3_Pos)       /*!< 0x00000100 */
N#define DMA_IFCR_CGIF3                      DMA_IFCR_CGIF3_Msk                 /*!< Channel 3 Global interrupt clear */
N#define DMA_IFCR_CTCIF3_Pos                 (9U)                               
N#define DMA_IFCR_CTCIF3_Msk                 (0x1U << DMA_IFCR_CTCIF3_Pos)      /*!< 0x00000200 */
N#define DMA_IFCR_CTCIF3                     DMA_IFCR_CTCIF3_Msk                /*!< Channel 3 Transfer Complete clear */
N#define DMA_IFCR_CHTIF3_Pos                 (10U)                              
N#define DMA_IFCR_CHTIF3_Msk                 (0x1U << DMA_IFCR_CHTIF3_Pos)      /*!< 0x00000400 */
N#define DMA_IFCR_CHTIF3                     DMA_IFCR_CHTIF3_Msk                /*!< Channel 3 Half Transfer clear */
N#define DMA_IFCR_CTEIF3_Pos                 (11U)                              
N#define DMA_IFCR_CTEIF3_Msk                 (0x1U << DMA_IFCR_CTEIF3_Pos)      /*!< 0x00000800 */
N#define DMA_IFCR_CTEIF3                     DMA_IFCR_CTEIF3_Msk                /*!< Channel 3 Transfer Error clear */
N#define DMA_IFCR_CGIF4_Pos                  (12U)                              
N#define DMA_IFCR_CGIF4_Msk                  (0x1U << DMA_IFCR_CGIF4_Pos)       /*!< 0x00001000 */
N#define DMA_IFCR_CGIF4                      DMA_IFCR_CGIF4_Msk                 /*!< Channel 4 Global interrupt clear */
N#define DMA_IFCR_CTCIF4_Pos                 (13U)                              
N#define DMA_IFCR_CTCIF4_Msk                 (0x1U << DMA_IFCR_CTCIF4_Pos)      /*!< 0x00002000 */
N#define DMA_IFCR_CTCIF4                     DMA_IFCR_CTCIF4_Msk                /*!< Channel 4 Transfer Complete clear */
N#define DMA_IFCR_CHTIF4_Pos                 (14U)                              
N#define DMA_IFCR_CHTIF4_Msk                 (0x1U << DMA_IFCR_CHTIF4_Pos)      /*!< 0x00004000 */
N#define DMA_IFCR_CHTIF4                     DMA_IFCR_CHTIF4_Msk                /*!< Channel 4 Half Transfer clear */
N#define DMA_IFCR_CTEIF4_Pos                 (15U)                              
N#define DMA_IFCR_CTEIF4_Msk                 (0x1U << DMA_IFCR_CTEIF4_Pos)      /*!< 0x00008000 */
N#define DMA_IFCR_CTEIF4                     DMA_IFCR_CTEIF4_Msk                /*!< Channel 4 Transfer Error clear */
N#define DMA_IFCR_CGIF5_Pos                  (16U)                              
N#define DMA_IFCR_CGIF5_Msk                  (0x1U << DMA_IFCR_CGIF5_Pos)       /*!< 0x00010000 */
N#define DMA_IFCR_CGIF5                      DMA_IFCR_CGIF5_Msk                 /*!< Channel 5 Global interrupt clear */
N#define DMA_IFCR_CTCIF5_Pos                 (17U)                              
N#define DMA_IFCR_CTCIF5_Msk                 (0x1U << DMA_IFCR_CTCIF5_Pos)      /*!< 0x00020000 */
N#define DMA_IFCR_CTCIF5                     DMA_IFCR_CTCIF5_Msk                /*!< Channel 5 Transfer Complete clear */
N#define DMA_IFCR_CHTIF5_Pos                 (18U)                              
N#define DMA_IFCR_CHTIF5_Msk                 (0x1U << DMA_IFCR_CHTIF5_Pos)      /*!< 0x00040000 */
N#define DMA_IFCR_CHTIF5                     DMA_IFCR_CHTIF5_Msk                /*!< Channel 5 Half Transfer clear */
N#define DMA_IFCR_CTEIF5_Pos                 (19U)                              
N#define DMA_IFCR_CTEIF5_Msk                 (0x1U << DMA_IFCR_CTEIF5_Pos)      /*!< 0x00080000 */
N#define DMA_IFCR_CTEIF5                     DMA_IFCR_CTEIF5_Msk                /*!< Channel 5 Transfer Error clear */
N#define DMA_IFCR_CGIF6_Pos                  (20U)                              
N#define DMA_IFCR_CGIF6_Msk                  (0x1U << DMA_IFCR_CGIF6_Pos)       /*!< 0x00100000 */
N#define DMA_IFCR_CGIF6                      DMA_IFCR_CGIF6_Msk                 /*!< Channel 6 Global interrupt clear */
N#define DMA_IFCR_CTCIF6_Pos                 (21U)                              
N#define DMA_IFCR_CTCIF6_Msk                 (0x1U << DMA_IFCR_CTCIF6_Pos)      /*!< 0x00200000 */
N#define DMA_IFCR_CTCIF6                     DMA_IFCR_CTCIF6_Msk                /*!< Channel 6 Transfer Complete clear */
N#define DMA_IFCR_CHTIF6_Pos                 (22U)                              
N#define DMA_IFCR_CHTIF6_Msk                 (0x1U << DMA_IFCR_CHTIF6_Pos)      /*!< 0x00400000 */
N#define DMA_IFCR_CHTIF6                     DMA_IFCR_CHTIF6_Msk                /*!< Channel 6 Half Transfer clear */
N#define DMA_IFCR_CTEIF6_Pos                 (23U)                              
N#define DMA_IFCR_CTEIF6_Msk                 (0x1U << DMA_IFCR_CTEIF6_Pos)      /*!< 0x00800000 */
N#define DMA_IFCR_CTEIF6                     DMA_IFCR_CTEIF6_Msk                /*!< Channel 6 Transfer Error clear */
N#define DMA_IFCR_CGIF7_Pos                  (24U)                              
N#define DMA_IFCR_CGIF7_Msk                  (0x1U << DMA_IFCR_CGIF7_Pos)       /*!< 0x01000000 */
N#define DMA_IFCR_CGIF7                      DMA_IFCR_CGIF7_Msk                 /*!< Channel 7 Global interrupt clear */
N#define DMA_IFCR_CTCIF7_Pos                 (25U)                              
N#define DMA_IFCR_CTCIF7_Msk                 (0x1U << DMA_IFCR_CTCIF7_Pos)      /*!< 0x02000000 */
N#define DMA_IFCR_CTCIF7                     DMA_IFCR_CTCIF7_Msk                /*!< Channel 7 Transfer Complete clear */
N#define DMA_IFCR_CHTIF7_Pos                 (26U)                              
N#define DMA_IFCR_CHTIF7_Msk                 (0x1U << DMA_IFCR_CHTIF7_Pos)      /*!< 0x04000000 */
N#define DMA_IFCR_CHTIF7                     DMA_IFCR_CHTIF7_Msk                /*!< Channel 7 Half Transfer clear */
N#define DMA_IFCR_CTEIF7_Pos                 (27U)                              
N#define DMA_IFCR_CTEIF7_Msk                 (0x1U << DMA_IFCR_CTEIF7_Pos)      /*!< 0x08000000 */
N#define DMA_IFCR_CTEIF7                     DMA_IFCR_CTEIF7_Msk                /*!< Channel 7 Transfer Error clear */
N
N/*******************  Bit definition for DMA_CCR register   *******************/
N#define DMA_CCR_EN_Pos                      (0U)                               
N#define DMA_CCR_EN_Msk                      (0x1U << DMA_CCR_EN_Pos)           /*!< 0x00000001 */
N#define DMA_CCR_EN                          DMA_CCR_EN_Msk                     /*!< Channel enable */
N#define DMA_CCR_TCIE_Pos                    (1U)                               
N#define DMA_CCR_TCIE_Msk                    (0x1U << DMA_CCR_TCIE_Pos)         /*!< 0x00000002 */
N#define DMA_CCR_TCIE                        DMA_CCR_TCIE_Msk                   /*!< Transfer complete interrupt enable */
N#define DMA_CCR_HTIE_Pos                    (2U)                               
N#define DMA_CCR_HTIE_Msk                    (0x1U << DMA_CCR_HTIE_Pos)         /*!< 0x00000004 */
N#define DMA_CCR_HTIE                        DMA_CCR_HTIE_Msk                   /*!< Half Transfer interrupt enable */
N#define DMA_CCR_TEIE_Pos                    (3U)                               
N#define DMA_CCR_TEIE_Msk                    (0x1U << DMA_CCR_TEIE_Pos)         /*!< 0x00000008 */
N#define DMA_CCR_TEIE                        DMA_CCR_TEIE_Msk                   /*!< Transfer error interrupt enable */
N#define DMA_CCR_DIR_Pos                     (4U)                               
N#define DMA_CCR_DIR_Msk                     (0x1U << DMA_CCR_DIR_Pos)          /*!< 0x00000010 */
N#define DMA_CCR_DIR                         DMA_CCR_DIR_Msk                    /*!< Data transfer direction */
N#define DMA_CCR_CIRC_Pos                    (5U)                               
N#define DMA_CCR_CIRC_Msk                    (0x1U << DMA_CCR_CIRC_Pos)         /*!< 0x00000020 */
N#define DMA_CCR_CIRC                        DMA_CCR_CIRC_Msk                   /*!< Circular mode */
N#define DMA_CCR_PINC_Pos                    (6U)                               
N#define DMA_CCR_PINC_Msk                    (0x1U << DMA_CCR_PINC_Pos)         /*!< 0x00000040 */
N#define DMA_CCR_PINC                        DMA_CCR_PINC_Msk                   /*!< Peripheral increment mode */
N#define DMA_CCR_MINC_Pos                    (7U)                               
N#define DMA_CCR_MINC_Msk                    (0x1U << DMA_CCR_MINC_Pos)         /*!< 0x00000080 */
N#define DMA_CCR_MINC                        DMA_CCR_MINC_Msk                   /*!< Memory increment mode */
N
N#define DMA_CCR_PSIZE_Pos                   (8U)                               
N#define DMA_CCR_PSIZE_Msk                   (0x3U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000300 */
N#define DMA_CCR_PSIZE                       DMA_CCR_PSIZE_Msk                  /*!< PSIZE[1:0] bits (Peripheral size) */
N#define DMA_CCR_PSIZE_0                     (0x1U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000100 */
N#define DMA_CCR_PSIZE_1                     (0x2U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000200 */
N
N#define DMA_CCR_MSIZE_Pos                   (10U)                              
N#define DMA_CCR_MSIZE_Msk                   (0x3U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000C00 */
N#define DMA_CCR_MSIZE                       DMA_CCR_MSIZE_Msk                  /*!< MSIZE[1:0] bits (Memory size) */
N#define DMA_CCR_MSIZE_0                     (0x1U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000400 */
N#define DMA_CCR_MSIZE_1                     (0x2U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000800 */
N
N#define DMA_CCR_PL_Pos                      (12U)                              
N#define DMA_CCR_PL_Msk                      (0x3U << DMA_CCR_PL_Pos)           /*!< 0x00003000 */
N#define DMA_CCR_PL                          DMA_CCR_PL_Msk                     /*!< PL[1:0] bits(Channel Priority level) */
N#define DMA_CCR_PL_0                        (0x1U << DMA_CCR_PL_Pos)           /*!< 0x00001000 */
N#define DMA_CCR_PL_1                        (0x2U << DMA_CCR_PL_Pos)           /*!< 0x00002000 */
N
N#define DMA_CCR_MEM2MEM_Pos                 (14U)                              
N#define DMA_CCR_MEM2MEM_Msk                 (0x1U << DMA_CCR_MEM2MEM_Pos)      /*!< 0x00004000 */
N#define DMA_CCR_MEM2MEM                     DMA_CCR_MEM2MEM_Msk                /*!< Memory to memory mode */
N
N/******************  Bit definition for DMA_CNDTR  register  ******************/
N#define DMA_CNDTR_NDT_Pos                   (0U)                               
N#define DMA_CNDTR_NDT_Msk                   (0xFFFFU << DMA_CNDTR_NDT_Pos)     /*!< 0x0000FFFF */
N#define DMA_CNDTR_NDT                       DMA_CNDTR_NDT_Msk                  /*!< Number of data to Transfer */
N
N/******************  Bit definition for DMA_CPAR  register  *******************/
N#define DMA_CPAR_PA_Pos                     (0U)                               
N#define DMA_CPAR_PA_Msk                     (0xFFFFFFFFU << DMA_CPAR_PA_Pos)   /*!< 0xFFFFFFFF */
N#define DMA_CPAR_PA                         DMA_CPAR_PA_Msk                    /*!< Peripheral Address */
N
N/******************  Bit definition for DMA_CMAR  register  *******************/
N#define DMA_CMAR_MA_Pos                     (0U)                               
N#define DMA_CMAR_MA_Msk                     (0xFFFFFFFFU << DMA_CMAR_MA_Pos)   /*!< 0xFFFFFFFF */
N#define DMA_CMAR_MA                         DMA_CMAR_MA_Msk                    /*!< Memory Address */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Analog to Digital Converter (ADC)                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F1 family)
N */
N/* Note: No specific macro feature on this device */
N
N/********************  Bit definition for ADC_SR register  ********************/
N#define ADC_SR_AWD_Pos                      (0U)                               
N#define ADC_SR_AWD_Msk                      (0x1U << ADC_SR_AWD_Pos)           /*!< 0x00000001 */
N#define ADC_SR_AWD                          ADC_SR_AWD_Msk                     /*!< ADC analog watchdog 1 flag */
N#define ADC_SR_EOS_Pos                      (1U)                               
N#define ADC_SR_EOS_Msk                      (0x1U << ADC_SR_EOS_Pos)           /*!< 0x00000002 */
N#define ADC_SR_EOS                          ADC_SR_EOS_Msk                     /*!< ADC group regular end of sequence conversions flag */
N#define ADC_SR_JEOS_Pos                     (2U)                               
N#define ADC_SR_JEOS_Msk                     (0x1U << ADC_SR_JEOS_Pos)          /*!< 0x00000004 */
N#define ADC_SR_JEOS                         ADC_SR_JEOS_Msk                    /*!< ADC group injected end of sequence conversions flag */
N#define ADC_SR_JSTRT_Pos                    (3U)                               
N#define ADC_SR_JSTRT_Msk                    (0x1U << ADC_SR_JSTRT_Pos)         /*!< 0x00000008 */
N#define ADC_SR_JSTRT                        ADC_SR_JSTRT_Msk                   /*!< ADC group injected conversion start flag */
N#define ADC_SR_STRT_Pos                     (4U)                               
N#define ADC_SR_STRT_Msk                     (0x1U << ADC_SR_STRT_Pos)          /*!< 0x00000010 */
N#define ADC_SR_STRT                         ADC_SR_STRT_Msk                    /*!< ADC group regular conversion start flag */
N
N/* Legacy defines */
N#define  ADC_SR_EOC                          (ADC_SR_EOS)
N#define  ADC_SR_JEOC                         (ADC_SR_JEOS)
N
N/*******************  Bit definition for ADC_CR1 register  ********************/
N#define ADC_CR1_AWDCH_Pos                   (0U)                               
N#define ADC_CR1_AWDCH_Msk                   (0x1FU << ADC_CR1_AWDCH_Pos)       /*!< 0x0000001F */
N#define ADC_CR1_AWDCH                       ADC_CR1_AWDCH_Msk                  /*!< ADC analog watchdog 1 monitored channel selection */
N#define ADC_CR1_AWDCH_0                     (0x01U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000001 */
N#define ADC_CR1_AWDCH_1                     (0x02U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000002 */
N#define ADC_CR1_AWDCH_2                     (0x04U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000004 */
N#define ADC_CR1_AWDCH_3                     (0x08U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000008 */
N#define ADC_CR1_AWDCH_4                     (0x10U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000010 */
N
N#define ADC_CR1_EOSIE_Pos                   (5U)                               
N#define ADC_CR1_EOSIE_Msk                   (0x1U << ADC_CR1_EOSIE_Pos)        /*!< 0x00000020 */
N#define ADC_CR1_EOSIE                       ADC_CR1_EOSIE_Msk                  /*!< ADC group regular end of sequence conversions interrupt */
N#define ADC_CR1_AWDIE_Pos                   (6U)                               
N#define ADC_CR1_AWDIE_Msk                   (0x1U << ADC_CR1_AWDIE_Pos)        /*!< 0x00000040 */
N#define ADC_CR1_AWDIE                       ADC_CR1_AWDIE_Msk                  /*!< ADC analog watchdog 1 interrupt */
N#define ADC_CR1_JEOSIE_Pos                  (7U)                               
N#define ADC_CR1_JEOSIE_Msk                  (0x1U << ADC_CR1_JEOSIE_Pos)       /*!< 0x00000080 */
N#define ADC_CR1_JEOSIE                      ADC_CR1_JEOSIE_Msk                 /*!< ADC group injected end of sequence conversions interrupt */
N#define ADC_CR1_SCAN_Pos                    (8U)                               
N#define ADC_CR1_SCAN_Msk                    (0x1U << ADC_CR1_SCAN_Pos)         /*!< 0x00000100 */
N#define ADC_CR1_SCAN                        ADC_CR1_SCAN_Msk                   /*!< ADC scan mode */
N#define ADC_CR1_AWDSGL_Pos                  (9U)                               
N#define ADC_CR1_AWDSGL_Msk                  (0x1U << ADC_CR1_AWDSGL_Pos)       /*!< 0x00000200 */
N#define ADC_CR1_AWDSGL                      ADC_CR1_AWDSGL_Msk                 /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
N#define ADC_CR1_JAUTO_Pos                   (10U)                              
N#define ADC_CR1_JAUTO_Msk                   (0x1U << ADC_CR1_JAUTO_Pos)        /*!< 0x00000400 */
N#define ADC_CR1_JAUTO                       ADC_CR1_JAUTO_Msk                  /*!< ADC group injected automatic trigger mode */
N#define ADC_CR1_DISCEN_Pos                  (11U)                              
N#define ADC_CR1_DISCEN_Msk                  (0x1U << ADC_CR1_DISCEN_Pos)       /*!< 0x00000800 */
N#define ADC_CR1_DISCEN                      ADC_CR1_DISCEN_Msk                 /*!< ADC group regular sequencer discontinuous mode */
N#define ADC_CR1_JDISCEN_Pos                 (12U)                              
N#define ADC_CR1_JDISCEN_Msk                 (0x1U << ADC_CR1_JDISCEN_Pos)      /*!< 0x00001000 */
N#define ADC_CR1_JDISCEN                     ADC_CR1_JDISCEN_Msk                /*!< ADC group injected sequencer discontinuous mode */
N
N#define ADC_CR1_DISCNUM_Pos                 (13U)                              
N#define ADC_CR1_DISCNUM_Msk                 (0x7U << ADC_CR1_DISCNUM_Pos)      /*!< 0x0000E000 */
N#define ADC_CR1_DISCNUM                     ADC_CR1_DISCNUM_Msk                /*!< ADC group regular sequencer discontinuous number of ranks */
N#define ADC_CR1_DISCNUM_0                   (0x1U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00002000 */
N#define ADC_CR1_DISCNUM_1                   (0x2U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00004000 */
N#define ADC_CR1_DISCNUM_2                   (0x4U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00008000 */
N
N#define ADC_CR1_JAWDEN_Pos                  (22U)                              
N#define ADC_CR1_JAWDEN_Msk                  (0x1U << ADC_CR1_JAWDEN_Pos)       /*!< 0x00400000 */
N#define ADC_CR1_JAWDEN                      ADC_CR1_JAWDEN_Msk                 /*!< ADC analog watchdog 1 enable on scope ADC group injected */
N#define ADC_CR1_AWDEN_Pos                   (23U)                              
N#define ADC_CR1_AWDEN_Msk                   (0x1U << ADC_CR1_AWDEN_Pos)        /*!< 0x00800000 */
N#define ADC_CR1_AWDEN                       ADC_CR1_AWDEN_Msk                  /*!< ADC analog watchdog 1 enable on scope ADC group regular */
N
N/* Legacy defines */
N#define  ADC_CR1_EOCIE                       (ADC_CR1_EOSIE)
N#define  ADC_CR1_JEOCIE                      (ADC_CR1_JEOSIE)
N
N/*******************  Bit definition for ADC_CR2 register  ********************/
N#define ADC_CR2_ADON_Pos                    (0U)                               
N#define ADC_CR2_ADON_Msk                    (0x1U << ADC_CR2_ADON_Pos)         /*!< 0x00000001 */
N#define ADC_CR2_ADON                        ADC_CR2_ADON_Msk                   /*!< ADC enable */
N#define ADC_CR2_CONT_Pos                    (1U)                               
N#define ADC_CR2_CONT_Msk                    (0x1U << ADC_CR2_CONT_Pos)         /*!< 0x00000002 */
N#define ADC_CR2_CONT                        ADC_CR2_CONT_Msk                   /*!< ADC group regular continuous conversion mode */
N#define ADC_CR2_CAL_Pos                     (2U)                               
N#define ADC_CR2_CAL_Msk                     (0x1U << ADC_CR2_CAL_Pos)          /*!< 0x00000004 */
N#define ADC_CR2_CAL                         ADC_CR2_CAL_Msk                    /*!< ADC calibration start */
N#define ADC_CR2_RSTCAL_Pos                  (3U)                               
N#define ADC_CR2_RSTCAL_Msk                  (0x1U << ADC_CR2_RSTCAL_Pos)       /*!< 0x00000008 */
N#define ADC_CR2_RSTCAL                      ADC_CR2_RSTCAL_Msk                 /*!< ADC calibration reset */
N#define ADC_CR2_DMA_Pos                     (8U)                               
N#define ADC_CR2_DMA_Msk                     (0x1U << ADC_CR2_DMA_Pos)          /*!< 0x00000100 */
N#define ADC_CR2_DMA                         ADC_CR2_DMA_Msk                    /*!< ADC DMA transfer enable */
N#define ADC_CR2_ALIGN_Pos                   (11U)                              
N#define ADC_CR2_ALIGN_Msk                   (0x1U << ADC_CR2_ALIGN_Pos)        /*!< 0x00000800 */
N#define ADC_CR2_ALIGN                       ADC_CR2_ALIGN_Msk                  /*!< ADC data alignement */
N
N#define ADC_CR2_JEXTSEL_Pos                 (12U)                              
N#define ADC_CR2_JEXTSEL_Msk                 (0x7U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00007000 */
N#define ADC_CR2_JEXTSEL                     ADC_CR2_JEXTSEL_Msk                /*!< ADC group injected external trigger source */
N#define ADC_CR2_JEXTSEL_0                   (0x1U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00001000 */
N#define ADC_CR2_JEXTSEL_1                   (0x2U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00002000 */
N#define ADC_CR2_JEXTSEL_2                   (0x4U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00004000 */
N
N#define ADC_CR2_JEXTTRIG_Pos                (15U)                              
N#define ADC_CR2_JEXTTRIG_Msk                (0x1U << ADC_CR2_JEXTTRIG_Pos)     /*!< 0x00008000 */
N#define ADC_CR2_JEXTTRIG                    ADC_CR2_JEXTTRIG_Msk               /*!< ADC group injected external trigger enable */
N
N#define ADC_CR2_EXTSEL_Pos                  (17U)                              
N#define ADC_CR2_EXTSEL_Msk                  (0x7U << ADC_CR2_EXTSEL_Pos)       /*!< 0x000E0000 */
N#define ADC_CR2_EXTSEL                      ADC_CR2_EXTSEL_Msk                 /*!< ADC group regular external trigger source */
N#define ADC_CR2_EXTSEL_0                    (0x1U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00020000 */
N#define ADC_CR2_EXTSEL_1                    (0x2U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00040000 */
N#define ADC_CR2_EXTSEL_2                    (0x4U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00080000 */
N
N#define ADC_CR2_EXTTRIG_Pos                 (20U)                              
N#define ADC_CR2_EXTTRIG_Msk                 (0x1U << ADC_CR2_EXTTRIG_Pos)      /*!< 0x00100000 */
N#define ADC_CR2_EXTTRIG                     ADC_CR2_EXTTRIG_Msk                /*!< ADC group regular external trigger enable */
N#define ADC_CR2_JSWSTART_Pos                (21U)                              
N#define ADC_CR2_JSWSTART_Msk                (0x1U << ADC_CR2_JSWSTART_Pos)     /*!< 0x00200000 */
N#define ADC_CR2_JSWSTART                    ADC_CR2_JSWSTART_Msk               /*!< ADC group injected conversion start */
N#define ADC_CR2_SWSTART_Pos                 (22U)                              
N#define ADC_CR2_SWSTART_Msk                 (0x1U << ADC_CR2_SWSTART_Pos)      /*!< 0x00400000 */
N#define ADC_CR2_SWSTART                     ADC_CR2_SWSTART_Msk                /*!< ADC group regular conversion start */
N#define ADC_CR2_TSVREFE_Pos                 (23U)                              
N#define ADC_CR2_TSVREFE_Msk                 (0x1U << ADC_CR2_TSVREFE_Pos)      /*!< 0x00800000 */
N#define ADC_CR2_TSVREFE                     ADC_CR2_TSVREFE_Msk                /*!< ADC internal path to VrefInt and temperature sensor enable */
N
N/******************  Bit definition for ADC_SMPR1 register  *******************/
N#define ADC_SMPR1_SMP10_Pos                 (0U)                               
N#define ADC_SMPR1_SMP10_Msk                 (0x7U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000007 */
N#define ADC_SMPR1_SMP10                     ADC_SMPR1_SMP10_Msk                /*!< ADC channel 10 sampling time selection  */
N#define ADC_SMPR1_SMP10_0                   (0x1U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000001 */
N#define ADC_SMPR1_SMP10_1                   (0x2U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000002 */
N#define ADC_SMPR1_SMP10_2                   (0x4U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000004 */
N
N#define ADC_SMPR1_SMP11_Pos                 (3U)                               
N#define ADC_SMPR1_SMP11_Msk                 (0x7U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000038 */
N#define ADC_SMPR1_SMP11                     ADC_SMPR1_SMP11_Msk                /*!< ADC channel 11 sampling time selection  */
N#define ADC_SMPR1_SMP11_0                   (0x1U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000008 */
N#define ADC_SMPR1_SMP11_1                   (0x2U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000010 */
N#define ADC_SMPR1_SMP11_2                   (0x4U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000020 */
N
N#define ADC_SMPR1_SMP12_Pos                 (6U)                               
N#define ADC_SMPR1_SMP12_Msk                 (0x7U << ADC_SMPR1_SMP12_Pos)      /*!< 0x000001C0 */
N#define ADC_SMPR1_SMP12                     ADC_SMPR1_SMP12_Msk                /*!< ADC channel 12 sampling time selection  */
N#define ADC_SMPR1_SMP12_0                   (0x1U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000040 */
N#define ADC_SMPR1_SMP12_1                   (0x2U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000080 */
N#define ADC_SMPR1_SMP12_2                   (0x4U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000100 */
N
N#define ADC_SMPR1_SMP13_Pos                 (9U)                               
N#define ADC_SMPR1_SMP13_Msk                 (0x7U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000E00 */
N#define ADC_SMPR1_SMP13                     ADC_SMPR1_SMP13_Msk                /*!< ADC channel 13 sampling time selection  */
N#define ADC_SMPR1_SMP13_0                   (0x1U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000200 */
N#define ADC_SMPR1_SMP13_1                   (0x2U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000400 */
N#define ADC_SMPR1_SMP13_2                   (0x4U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000800 */
N
N#define ADC_SMPR1_SMP14_Pos                 (12U)                              
N#define ADC_SMPR1_SMP14_Msk                 (0x7U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00007000 */
N#define ADC_SMPR1_SMP14                     ADC_SMPR1_SMP14_Msk                /*!< ADC channel 14 sampling time selection  */
N#define ADC_SMPR1_SMP14_0                   (0x1U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00001000 */
N#define ADC_SMPR1_SMP14_1                   (0x2U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00002000 */
N#define ADC_SMPR1_SMP14_2                   (0x4U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00004000 */
N
N#define ADC_SMPR1_SMP15_Pos                 (15U)                              
N#define ADC_SMPR1_SMP15_Msk                 (0x7U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00038000 */
N#define ADC_SMPR1_SMP15                     ADC_SMPR1_SMP15_Msk                /*!< ADC channel 15 sampling time selection  */
N#define ADC_SMPR1_SMP15_0                   (0x1U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00008000 */
N#define ADC_SMPR1_SMP15_1                   (0x2U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00010000 */
N#define ADC_SMPR1_SMP15_2                   (0x4U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00020000 */
N
N#define ADC_SMPR1_SMP16_Pos                 (18U)                              
N#define ADC_SMPR1_SMP16_Msk                 (0x7U << ADC_SMPR1_SMP16_Pos)      /*!< 0x001C0000 */
N#define ADC_SMPR1_SMP16                     ADC_SMPR1_SMP16_Msk                /*!< ADC channel 16 sampling time selection  */
N#define ADC_SMPR1_SMP16_0                   (0x1U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00040000 */
N#define ADC_SMPR1_SMP16_1                   (0x2U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00080000 */
N#define ADC_SMPR1_SMP16_2                   (0x4U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00100000 */
N
N#define ADC_SMPR1_SMP17_Pos                 (21U)                              
N#define ADC_SMPR1_SMP17_Msk                 (0x7U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00E00000 */
N#define ADC_SMPR1_SMP17                     ADC_SMPR1_SMP17_Msk                /*!< ADC channel 17 sampling time selection  */
N#define ADC_SMPR1_SMP17_0                   (0x1U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00200000 */
N#define ADC_SMPR1_SMP17_1                   (0x2U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00400000 */
N#define ADC_SMPR1_SMP17_2                   (0x4U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00800000 */
N
N/******************  Bit definition for ADC_SMPR2 register  *******************/
N#define ADC_SMPR2_SMP0_Pos                  (0U)                               
N#define ADC_SMPR2_SMP0_Msk                  (0x7U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000007 */
N#define ADC_SMPR2_SMP0                      ADC_SMPR2_SMP0_Msk                 /*!< ADC channel 0 sampling time selection  */
N#define ADC_SMPR2_SMP0_0                    (0x1U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000001 */
N#define ADC_SMPR2_SMP0_1                    (0x2U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000002 */
N#define ADC_SMPR2_SMP0_2                    (0x4U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000004 */
N
N#define ADC_SMPR2_SMP1_Pos                  (3U)                               
N#define ADC_SMPR2_SMP1_Msk                  (0x7U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000038 */
N#define ADC_SMPR2_SMP1                      ADC_SMPR2_SMP1_Msk                 /*!< ADC channel 1 sampling time selection  */
N#define ADC_SMPR2_SMP1_0                    (0x1U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000008 */
N#define ADC_SMPR2_SMP1_1                    (0x2U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000010 */
N#define ADC_SMPR2_SMP1_2                    (0x4U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000020 */
N
N#define ADC_SMPR2_SMP2_Pos                  (6U)                               
N#define ADC_SMPR2_SMP2_Msk                  (0x7U << ADC_SMPR2_SMP2_Pos)       /*!< 0x000001C0 */
N#define ADC_SMPR2_SMP2                      ADC_SMPR2_SMP2_Msk                 /*!< ADC channel 2 sampling time selection  */
N#define ADC_SMPR2_SMP2_0                    (0x1U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000040 */
N#define ADC_SMPR2_SMP2_1                    (0x2U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000080 */
N#define ADC_SMPR2_SMP2_2                    (0x4U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000100 */
N
N#define ADC_SMPR2_SMP3_Pos                  (9U)                               
N#define ADC_SMPR2_SMP3_Msk                  (0x7U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000E00 */
N#define ADC_SMPR2_SMP3                      ADC_SMPR2_SMP3_Msk                 /*!< ADC channel 3 sampling time selection  */
N#define ADC_SMPR2_SMP3_0                    (0x1U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000200 */
N#define ADC_SMPR2_SMP3_1                    (0x2U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000400 */
N#define ADC_SMPR2_SMP3_2                    (0x4U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000800 */
N
N#define ADC_SMPR2_SMP4_Pos                  (12U)                              
N#define ADC_SMPR2_SMP4_Msk                  (0x7U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00007000 */
N#define ADC_SMPR2_SMP4                      ADC_SMPR2_SMP4_Msk                 /*!< ADC channel 4 sampling time selection  */
N#define ADC_SMPR2_SMP4_0                    (0x1U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00001000 */
N#define ADC_SMPR2_SMP4_1                    (0x2U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00002000 */
N#define ADC_SMPR2_SMP4_2                    (0x4U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00004000 */
N
N#define ADC_SMPR2_SMP5_Pos                  (15U)                              
N#define ADC_SMPR2_SMP5_Msk                  (0x7U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00038000 */
N#define ADC_SMPR2_SMP5                      ADC_SMPR2_SMP5_Msk                 /*!< ADC channel 5 sampling time selection  */
N#define ADC_SMPR2_SMP5_0                    (0x1U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00008000 */
N#define ADC_SMPR2_SMP5_1                    (0x2U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00010000 */
N#define ADC_SMPR2_SMP5_2                    (0x4U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00020000 */
N
N#define ADC_SMPR2_SMP6_Pos                  (18U)                              
N#define ADC_SMPR2_SMP6_Msk                  (0x7U << ADC_SMPR2_SMP6_Pos)       /*!< 0x001C0000 */
N#define ADC_SMPR2_SMP6                      ADC_SMPR2_SMP6_Msk                 /*!< ADC channel 6 sampling time selection  */
N#define ADC_SMPR2_SMP6_0                    (0x1U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00040000 */
N#define ADC_SMPR2_SMP6_1                    (0x2U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00080000 */
N#define ADC_SMPR2_SMP6_2                    (0x4U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00100000 */
N
N#define ADC_SMPR2_SMP7_Pos                  (21U)                              
N#define ADC_SMPR2_SMP7_Msk                  (0x7U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00E00000 */
N#define ADC_SMPR2_SMP7                      ADC_SMPR2_SMP7_Msk                 /*!< ADC channel 7 sampling time selection  */
N#define ADC_SMPR2_SMP7_0                    (0x1U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00200000 */
N#define ADC_SMPR2_SMP7_1                    (0x2U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00400000 */
N#define ADC_SMPR2_SMP7_2                    (0x4U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00800000 */
N
N#define ADC_SMPR2_SMP8_Pos                  (24U)                              
N#define ADC_SMPR2_SMP8_Msk                  (0x7U << ADC_SMPR2_SMP8_Pos)       /*!< 0x07000000 */
N#define ADC_SMPR2_SMP8                      ADC_SMPR2_SMP8_Msk                 /*!< ADC channel 8 sampling time selection  */
N#define ADC_SMPR2_SMP8_0                    (0x1U << ADC_SMPR2_SMP8_Pos)       /*!< 0x01000000 */
N#define ADC_SMPR2_SMP8_1                    (0x2U << ADC_SMPR2_SMP8_Pos)       /*!< 0x02000000 */
N#define ADC_SMPR2_SMP8_2                    (0x4U << ADC_SMPR2_SMP8_Pos)       /*!< 0x04000000 */
N
N#define ADC_SMPR2_SMP9_Pos                  (27U)                              
N#define ADC_SMPR2_SMP9_Msk                  (0x7U << ADC_SMPR2_SMP9_Pos)       /*!< 0x38000000 */
N#define ADC_SMPR2_SMP9                      ADC_SMPR2_SMP9_Msk                 /*!< ADC channel 9 sampling time selection  */
N#define ADC_SMPR2_SMP9_0                    (0x1U << ADC_SMPR2_SMP9_Pos)       /*!< 0x08000000 */
N#define ADC_SMPR2_SMP9_1                    (0x2U << ADC_SMPR2_SMP9_Pos)       /*!< 0x10000000 */
N#define ADC_SMPR2_SMP9_2                    (0x4U << ADC_SMPR2_SMP9_Pos)       /*!< 0x20000000 */
N
N/******************  Bit definition for ADC_JOFR1 register  *******************/
N#define ADC_JOFR1_JOFFSET1_Pos              (0U)                               
N#define ADC_JOFR1_JOFFSET1_Msk              (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR1_JOFFSET1                  ADC_JOFR1_JOFFSET1_Msk             /*!< ADC group injected sequencer rank 1 offset value */
N
N/******************  Bit definition for ADC_JOFR2 register  *******************/
N#define ADC_JOFR2_JOFFSET2_Pos              (0U)                               
N#define ADC_JOFR2_JOFFSET2_Msk              (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR2_JOFFSET2                  ADC_JOFR2_JOFFSET2_Msk             /*!< ADC group injected sequencer rank 2 offset value */
N
N/******************  Bit definition for ADC_JOFR3 register  *******************/
N#define ADC_JOFR3_JOFFSET3_Pos              (0U)                               
N#define ADC_JOFR3_JOFFSET3_Msk              (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR3_JOFFSET3                  ADC_JOFR3_JOFFSET3_Msk             /*!< ADC group injected sequencer rank 3 offset value */
N
N/******************  Bit definition for ADC_JOFR4 register  *******************/
N#define ADC_JOFR4_JOFFSET4_Pos              (0U)                               
N#define ADC_JOFR4_JOFFSET4_Msk              (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR4_JOFFSET4                  ADC_JOFR4_JOFFSET4_Msk             /*!< ADC group injected sequencer rank 4 offset value */
N
N/*******************  Bit definition for ADC_HTR register  ********************/
N#define ADC_HTR_HT_Pos                      (0U)                               
N#define ADC_HTR_HT_Msk                      (0xFFFU << ADC_HTR_HT_Pos)         /*!< 0x00000FFF */
N#define ADC_HTR_HT                          ADC_HTR_HT_Msk                     /*!< ADC analog watchdog 1 threshold high */
N
N/*******************  Bit definition for ADC_LTR register  ********************/
N#define ADC_LTR_LT_Pos                      (0U)                               
N#define ADC_LTR_LT_Msk                      (0xFFFU << ADC_LTR_LT_Pos)         /*!< 0x00000FFF */
N#define ADC_LTR_LT                          ADC_LTR_LT_Msk                     /*!< ADC analog watchdog 1 threshold low */
N
N/*******************  Bit definition for ADC_SQR1 register  *******************/
N#define ADC_SQR1_SQ13_Pos                   (0U)                               
N#define ADC_SQR1_SQ13_Msk                   (0x1FU << ADC_SQR1_SQ13_Pos)       /*!< 0x0000001F */
N#define ADC_SQR1_SQ13                       ADC_SQR1_SQ13_Msk                  /*!< ADC group regular sequencer rank 13 */
N#define ADC_SQR1_SQ13_0                     (0x01U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000001 */
N#define ADC_SQR1_SQ13_1                     (0x02U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000002 */
N#define ADC_SQR1_SQ13_2                     (0x04U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000004 */
N#define ADC_SQR1_SQ13_3                     (0x08U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000008 */
N#define ADC_SQR1_SQ13_4                     (0x10U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000010 */
N
N#define ADC_SQR1_SQ14_Pos                   (5U)                               
N#define ADC_SQR1_SQ14_Msk                   (0x1FU << ADC_SQR1_SQ14_Pos)       /*!< 0x000003E0 */
N#define ADC_SQR1_SQ14                       ADC_SQR1_SQ14_Msk                  /*!< ADC group regular sequencer rank 14 */
N#define ADC_SQR1_SQ14_0                     (0x01U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000020 */
N#define ADC_SQR1_SQ14_1                     (0x02U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000040 */
N#define ADC_SQR1_SQ14_2                     (0x04U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000080 */
N#define ADC_SQR1_SQ14_3                     (0x08U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000100 */
N#define ADC_SQR1_SQ14_4                     (0x10U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000200 */
N
N#define ADC_SQR1_SQ15_Pos                   (10U)                              
N#define ADC_SQR1_SQ15_Msk                   (0x1FU << ADC_SQR1_SQ15_Pos)       /*!< 0x00007C00 */
N#define ADC_SQR1_SQ15                       ADC_SQR1_SQ15_Msk                  /*!< ADC group regular sequencer rank 15 */
N#define ADC_SQR1_SQ15_0                     (0x01U << ADC_SQR1_SQ15_Pos)       /*!< 0x00000400 */
N#define ADC_SQR1_SQ15_1                     (0x02U << ADC_SQR1_SQ15_Pos)       /*!< 0x00000800 */
N#define ADC_SQR1_SQ15_2                     (0x04U << ADC_SQR1_SQ15_Pos)       /*!< 0x00001000 */
N#define ADC_SQR1_SQ15_3                     (0x08U << ADC_SQR1_SQ15_Pos)       /*!< 0x00002000 */
N#define ADC_SQR1_SQ15_4                     (0x10U << ADC_SQR1_SQ15_Pos)       /*!< 0x00004000 */
N
N#define ADC_SQR1_SQ16_Pos                   (15U)                              
N#define ADC_SQR1_SQ16_Msk                   (0x1FU << ADC_SQR1_SQ16_Pos)       /*!< 0x000F8000 */
N#define ADC_SQR1_SQ16                       ADC_SQR1_SQ16_Msk                  /*!< ADC group regular sequencer rank 16 */
N#define ADC_SQR1_SQ16_0                     (0x01U << ADC_SQR1_SQ16_Pos)       /*!< 0x00008000 */
N#define ADC_SQR1_SQ16_1                     (0x02U << ADC_SQR1_SQ16_Pos)       /*!< 0x00010000 */
N#define ADC_SQR1_SQ16_2                     (0x04U << ADC_SQR1_SQ16_Pos)       /*!< 0x00020000 */
N#define ADC_SQR1_SQ16_3                     (0x08U << ADC_SQR1_SQ16_Pos)       /*!< 0x00040000 */
N#define ADC_SQR1_SQ16_4                     (0x10U << ADC_SQR1_SQ16_Pos)       /*!< 0x00080000 */
N
N#define ADC_SQR1_L_Pos                      (20U)                              
N#define ADC_SQR1_L_Msk                      (0xFU << ADC_SQR1_L_Pos)           /*!< 0x00F00000 */
N#define ADC_SQR1_L                          ADC_SQR1_L_Msk                     /*!< ADC group regular sequencer scan length */
N#define ADC_SQR1_L_0                        (0x1U << ADC_SQR1_L_Pos)           /*!< 0x00100000 */
N#define ADC_SQR1_L_1                        (0x2U << ADC_SQR1_L_Pos)           /*!< 0x00200000 */
N#define ADC_SQR1_L_2                        (0x4U << ADC_SQR1_L_Pos)           /*!< 0x00400000 */
N#define ADC_SQR1_L_3                        (0x8U << ADC_SQR1_L_Pos)           /*!< 0x00800000 */
N
N/*******************  Bit definition for ADC_SQR2 register  *******************/
N#define ADC_SQR2_SQ7_Pos                    (0U)                               
N#define ADC_SQR2_SQ7_Msk                    (0x1FU << ADC_SQR2_SQ7_Pos)        /*!< 0x0000001F */
N#define ADC_SQR2_SQ7                        ADC_SQR2_SQ7_Msk                   /*!< ADC group regular sequencer rank 7 */
N#define ADC_SQR2_SQ7_0                      (0x01U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000001 */
N#define ADC_SQR2_SQ7_1                      (0x02U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000002 */
N#define ADC_SQR2_SQ7_2                      (0x04U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000004 */
N#define ADC_SQR2_SQ7_3                      (0x08U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000008 */
N#define ADC_SQR2_SQ7_4                      (0x10U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000010 */
N
N#define ADC_SQR2_SQ8_Pos                    (5U)                               
N#define ADC_SQR2_SQ8_Msk                    (0x1FU << ADC_SQR2_SQ8_Pos)        /*!< 0x000003E0 */
N#define ADC_SQR2_SQ8                        ADC_SQR2_SQ8_Msk                   /*!< ADC group regular sequencer rank 8 */
N#define ADC_SQR2_SQ8_0                      (0x01U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000020 */
N#define ADC_SQR2_SQ8_1                      (0x02U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000040 */
N#define ADC_SQR2_SQ8_2                      (0x04U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000080 */
N#define ADC_SQR2_SQ8_3                      (0x08U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000100 */
N#define ADC_SQR2_SQ8_4                      (0x10U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000200 */
N
N#define ADC_SQR2_SQ9_Pos                    (10U)                              
N#define ADC_SQR2_SQ9_Msk                    (0x1FU << ADC_SQR2_SQ9_Pos)        /*!< 0x00007C00 */
N#define ADC_SQR2_SQ9                        ADC_SQR2_SQ9_Msk                   /*!< ADC group regular sequencer rank 9 */
N#define ADC_SQR2_SQ9_0                      (0x01U << ADC_SQR2_SQ9_Pos)        /*!< 0x00000400 */
N#define ADC_SQR2_SQ9_1                      (0x02U << ADC_SQR2_SQ9_Pos)        /*!< 0x00000800 */
N#define ADC_SQR2_SQ9_2                      (0x04U << ADC_SQR2_SQ9_Pos)        /*!< 0x00001000 */
N#define ADC_SQR2_SQ9_3                      (0x08U << ADC_SQR2_SQ9_Pos)        /*!< 0x00002000 */
N#define ADC_SQR2_SQ9_4                      (0x10U << ADC_SQR2_SQ9_Pos)        /*!< 0x00004000 */
N
N#define ADC_SQR2_SQ10_Pos                   (15U)                              
N#define ADC_SQR2_SQ10_Msk                   (0x1FU << ADC_SQR2_SQ10_Pos)       /*!< 0x000F8000 */
N#define ADC_SQR2_SQ10                       ADC_SQR2_SQ10_Msk                  /*!< ADC group regular sequencer rank 10 */
N#define ADC_SQR2_SQ10_0                     (0x01U << ADC_SQR2_SQ10_Pos)       /*!< 0x00008000 */
N#define ADC_SQR2_SQ10_1                     (0x02U << ADC_SQR2_SQ10_Pos)       /*!< 0x00010000 */
N#define ADC_SQR2_SQ10_2                     (0x04U << ADC_SQR2_SQ10_Pos)       /*!< 0x00020000 */
N#define ADC_SQR2_SQ10_3                     (0x08U << ADC_SQR2_SQ10_Pos)       /*!< 0x00040000 */
N#define ADC_SQR2_SQ10_4                     (0x10U << ADC_SQR2_SQ10_Pos)       /*!< 0x00080000 */
N
N#define ADC_SQR2_SQ11_Pos                   (20U)                              
N#define ADC_SQR2_SQ11_Msk                   (0x1FU << ADC_SQR2_SQ11_Pos)       /*!< 0x01F00000 */
N#define ADC_SQR2_SQ11                       ADC_SQR2_SQ11_Msk                  /*!< ADC group regular sequencer rank 1 */
N#define ADC_SQR2_SQ11_0                     (0x01U << ADC_SQR2_SQ11_Pos)       /*!< 0x00100000 */
N#define ADC_SQR2_SQ11_1                     (0x02U << ADC_SQR2_SQ11_Pos)       /*!< 0x00200000 */
N#define ADC_SQR2_SQ11_2                     (0x04U << ADC_SQR2_SQ11_Pos)       /*!< 0x00400000 */
N#define ADC_SQR2_SQ11_3                     (0x08U << ADC_SQR2_SQ11_Pos)       /*!< 0x00800000 */
N#define ADC_SQR2_SQ11_4                     (0x10U << ADC_SQR2_SQ11_Pos)       /*!< 0x01000000 */
N
N#define ADC_SQR2_SQ12_Pos                   (25U)                              
N#define ADC_SQR2_SQ12_Msk                   (0x1FU << ADC_SQR2_SQ12_Pos)       /*!< 0x3E000000 */
N#define ADC_SQR2_SQ12                       ADC_SQR2_SQ12_Msk                  /*!< ADC group regular sequencer rank 12 */
N#define ADC_SQR2_SQ12_0                     (0x01U << ADC_SQR2_SQ12_Pos)       /*!< 0x02000000 */
N#define ADC_SQR2_SQ12_1                     (0x02U << ADC_SQR2_SQ12_Pos)       /*!< 0x04000000 */
N#define ADC_SQR2_SQ12_2                     (0x04U << ADC_SQR2_SQ12_Pos)       /*!< 0x08000000 */
N#define ADC_SQR2_SQ12_3                     (0x08U << ADC_SQR2_SQ12_Pos)       /*!< 0x10000000 */
N#define ADC_SQR2_SQ12_4                     (0x10U << ADC_SQR2_SQ12_Pos)       /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_SQR3 register  *******************/
N#define ADC_SQR3_SQ1_Pos                    (0U)                               
N#define ADC_SQR3_SQ1_Msk                    (0x1FU << ADC_SQR3_SQ1_Pos)        /*!< 0x0000001F */
N#define ADC_SQR3_SQ1                        ADC_SQR3_SQ1_Msk                   /*!< ADC group regular sequencer rank 1 */
N#define ADC_SQR3_SQ1_0                      (0x01U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000001 */
N#define ADC_SQR3_SQ1_1                      (0x02U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000002 */
N#define ADC_SQR3_SQ1_2                      (0x04U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000004 */
N#define ADC_SQR3_SQ1_3                      (0x08U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000008 */
N#define ADC_SQR3_SQ1_4                      (0x10U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000010 */
N
N#define ADC_SQR3_SQ2_Pos                    (5U)                               
N#define ADC_SQR3_SQ2_Msk                    (0x1FU << ADC_SQR3_SQ2_Pos)        /*!< 0x000003E0 */
N#define ADC_SQR3_SQ2                        ADC_SQR3_SQ2_Msk                   /*!< ADC group regular sequencer rank 2 */
N#define ADC_SQR3_SQ2_0                      (0x01U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000020 */
N#define ADC_SQR3_SQ2_1                      (0x02U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000040 */
N#define ADC_SQR3_SQ2_2                      (0x04U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000080 */
N#define ADC_SQR3_SQ2_3                      (0x08U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000100 */
N#define ADC_SQR3_SQ2_4                      (0x10U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000200 */
N
N#define ADC_SQR3_SQ3_Pos                    (10U)                              
N#define ADC_SQR3_SQ3_Msk                    (0x1FU << ADC_SQR3_SQ3_Pos)        /*!< 0x00007C00 */
N#define ADC_SQR3_SQ3                        ADC_SQR3_SQ3_Msk                   /*!< ADC group regular sequencer rank 3 */
N#define ADC_SQR3_SQ3_0                      (0x01U << ADC_SQR3_SQ3_Pos)        /*!< 0x00000400 */
N#define ADC_SQR3_SQ3_1                      (0x02U << ADC_SQR3_SQ3_Pos)        /*!< 0x00000800 */
N#define ADC_SQR3_SQ3_2                      (0x04U << ADC_SQR3_SQ3_Pos)        /*!< 0x00001000 */
N#define ADC_SQR3_SQ3_3                      (0x08U << ADC_SQR3_SQ3_Pos)        /*!< 0x00002000 */
N#define ADC_SQR3_SQ3_4                      (0x10U << ADC_SQR3_SQ3_Pos)        /*!< 0x00004000 */
N
N#define ADC_SQR3_SQ4_Pos                    (15U)                              
N#define ADC_SQR3_SQ4_Msk                    (0x1FU << ADC_SQR3_SQ4_Pos)        /*!< 0x000F8000 */
N#define ADC_SQR3_SQ4                        ADC_SQR3_SQ4_Msk                   /*!< ADC group regular sequencer rank 4 */
N#define ADC_SQR3_SQ4_0                      (0x01U << ADC_SQR3_SQ4_Pos)        /*!< 0x00008000 */
N#define ADC_SQR3_SQ4_1                      (0x02U << ADC_SQR3_SQ4_Pos)        /*!< 0x00010000 */
N#define ADC_SQR3_SQ4_2                      (0x04U << ADC_SQR3_SQ4_Pos)        /*!< 0x00020000 */
N#define ADC_SQR3_SQ4_3                      (0x08U << ADC_SQR3_SQ4_Pos)        /*!< 0x00040000 */
N#define ADC_SQR3_SQ4_4                      (0x10U << ADC_SQR3_SQ4_Pos)        /*!< 0x00080000 */
N
N#define ADC_SQR3_SQ5_Pos                    (20U)                              
N#define ADC_SQR3_SQ5_Msk                    (0x1FU << ADC_SQR3_SQ5_Pos)        /*!< 0x01F00000 */
N#define ADC_SQR3_SQ5                        ADC_SQR3_SQ5_Msk                   /*!< ADC group regular sequencer rank 5 */
N#define ADC_SQR3_SQ5_0                      (0x01U << ADC_SQR3_SQ5_Pos)        /*!< 0x00100000 */
N#define ADC_SQR3_SQ5_1                      (0x02U << ADC_SQR3_SQ5_Pos)        /*!< 0x00200000 */
N#define ADC_SQR3_SQ5_2                      (0x04U << ADC_SQR3_SQ5_Pos)        /*!< 0x00400000 */
N#define ADC_SQR3_SQ5_3                      (0x08U << ADC_SQR3_SQ5_Pos)        /*!< 0x00800000 */
N#define ADC_SQR3_SQ5_4                      (0x10U << ADC_SQR3_SQ5_Pos)        /*!< 0x01000000 */
N
N#define ADC_SQR3_SQ6_Pos                    (25U)                              
N#define ADC_SQR3_SQ6_Msk                    (0x1FU << ADC_SQR3_SQ6_Pos)        /*!< 0x3E000000 */
N#define ADC_SQR3_SQ6                        ADC_SQR3_SQ6_Msk                   /*!< ADC group regular sequencer rank 6 */
N#define ADC_SQR3_SQ6_0                      (0x01U << ADC_SQR3_SQ6_Pos)        /*!< 0x02000000 */
N#define ADC_SQR3_SQ6_1                      (0x02U << ADC_SQR3_SQ6_Pos)        /*!< 0x04000000 */
N#define ADC_SQR3_SQ6_2                      (0x04U << ADC_SQR3_SQ6_Pos)        /*!< 0x08000000 */
N#define ADC_SQR3_SQ6_3                      (0x08U << ADC_SQR3_SQ6_Pos)        /*!< 0x10000000 */
N#define ADC_SQR3_SQ6_4                      (0x10U << ADC_SQR3_SQ6_Pos)        /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_JSQR register  *******************/
N#define ADC_JSQR_JSQ1_Pos                   (0U)                               
N#define ADC_JSQR_JSQ1_Msk                   (0x1FU << ADC_JSQR_JSQ1_Pos)       /*!< 0x0000001F */
N#define ADC_JSQR_JSQ1                       ADC_JSQR_JSQ1_Msk                  /*!< ADC group injected sequencer rank 1 */
N#define ADC_JSQR_JSQ1_0                     (0x01U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000001 */
N#define ADC_JSQR_JSQ1_1                     (0x02U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000002 */
N#define ADC_JSQR_JSQ1_2                     (0x04U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000004 */
N#define ADC_JSQR_JSQ1_3                     (0x08U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000008 */
N#define ADC_JSQR_JSQ1_4                     (0x10U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000010 */
N
N#define ADC_JSQR_JSQ2_Pos                   (5U)                               
N#define ADC_JSQR_JSQ2_Msk                   (0x1FU << ADC_JSQR_JSQ2_Pos)       /*!< 0x000003E0 */
N#define ADC_JSQR_JSQ2                       ADC_JSQR_JSQ2_Msk                  /*!< ADC group injected sequencer rank 2 */
N#define ADC_JSQR_JSQ2_0                     (0x01U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000020 */
N#define ADC_JSQR_JSQ2_1                     (0x02U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000040 */
N#define ADC_JSQR_JSQ2_2                     (0x04U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000080 */
N#define ADC_JSQR_JSQ2_3                     (0x08U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000100 */
N#define ADC_JSQR_JSQ2_4                     (0x10U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000200 */
N
N#define ADC_JSQR_JSQ3_Pos                   (10U)                              
N#define ADC_JSQR_JSQ3_Msk                   (0x1FU << ADC_JSQR_JSQ3_Pos)       /*!< 0x00007C00 */
N#define ADC_JSQR_JSQ3                       ADC_JSQR_JSQ3_Msk                  /*!< ADC group injected sequencer rank 3 */
N#define ADC_JSQR_JSQ3_0                     (0x01U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00000400 */
N#define ADC_JSQR_JSQ3_1                     (0x02U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00000800 */
N#define ADC_JSQR_JSQ3_2                     (0x04U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00001000 */
N#define ADC_JSQR_JSQ3_3                     (0x08U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00002000 */
N#define ADC_JSQR_JSQ3_4                     (0x10U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00004000 */
N
N#define ADC_JSQR_JSQ4_Pos                   (15U)                              
N#define ADC_JSQR_JSQ4_Msk                   (0x1FU << ADC_JSQR_JSQ4_Pos)       /*!< 0x000F8000 */
N#define ADC_JSQR_JSQ4                       ADC_JSQR_JSQ4_Msk                  /*!< ADC group injected sequencer rank 4 */
N#define ADC_JSQR_JSQ4_0                     (0x01U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00008000 */
N#define ADC_JSQR_JSQ4_1                     (0x02U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00010000 */
N#define ADC_JSQR_JSQ4_2                     (0x04U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00020000 */
N#define ADC_JSQR_JSQ4_3                     (0x08U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00040000 */
N#define ADC_JSQR_JSQ4_4                     (0x10U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00080000 */
N
N#define ADC_JSQR_JL_Pos                     (20U)                              
N#define ADC_JSQR_JL_Msk                     (0x3U << ADC_JSQR_JL_Pos)          /*!< 0x00300000 */
N#define ADC_JSQR_JL                         ADC_JSQR_JL_Msk                    /*!< ADC group injected sequencer scan length */
N#define ADC_JSQR_JL_0                       (0x1U << ADC_JSQR_JL_Pos)          /*!< 0x00100000 */
N#define ADC_JSQR_JL_1                       (0x2U << ADC_JSQR_JL_Pos)          /*!< 0x00200000 */
N
N/*******************  Bit definition for ADC_JDR1 register  *******************/
N#define ADC_JDR1_JDATA_Pos                  (0U)                               
N#define ADC_JDR1_JDATA_Msk                  (0xFFFFU << ADC_JDR1_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR1_JDATA                      ADC_JDR1_JDATA_Msk                 /*!< ADC group injected sequencer rank 1 conversion data */
N
N/*******************  Bit definition for ADC_JDR2 register  *******************/
N#define ADC_JDR2_JDATA_Pos                  (0U)                               
N#define ADC_JDR2_JDATA_Msk                  (0xFFFFU << ADC_JDR2_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR2_JDATA                      ADC_JDR2_JDATA_Msk                 /*!< ADC group injected sequencer rank 2 conversion data */
N
N/*******************  Bit definition for ADC_JDR3 register  *******************/
N#define ADC_JDR3_JDATA_Pos                  (0U)                               
N#define ADC_JDR3_JDATA_Msk                  (0xFFFFU << ADC_JDR3_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR3_JDATA                      ADC_JDR3_JDATA_Msk                 /*!< ADC group injected sequencer rank 3 conversion data */
N
N/*******************  Bit definition for ADC_JDR4 register  *******************/
N#define ADC_JDR4_JDATA_Pos                  (0U)                               
N#define ADC_JDR4_JDATA_Msk                  (0xFFFFU << ADC_JDR4_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR4_JDATA                      ADC_JDR4_JDATA_Msk                 /*!< ADC group injected sequencer rank 4 conversion data */
N
N/********************  Bit definition for ADC_DR register  ********************/
N#define ADC_DR_DATA_Pos                     (0U)                               
N#define ADC_DR_DATA_Msk                     (0xFFFFU << ADC_DR_DATA_Pos)       /*!< 0x0000FFFF */
N#define ADC_DR_DATA                         ADC_DR_DATA_Msk                    /*!< ADC group regular conversion data */
N
N
N/*****************************************************************************/
N/*                                                                           */
N/*                               Timers (TIM)                                */
N/*                                                                           */
N/*****************************************************************************/
N/*******************  Bit definition for TIM_CR1 register  *******************/
N#define TIM_CR1_CEN_Pos                     (0U)                               
N#define TIM_CR1_CEN_Msk                     (0x1U << TIM_CR1_CEN_Pos)          /*!< 0x00000001 */
N#define TIM_CR1_CEN                         TIM_CR1_CEN_Msk                    /*!<Counter enable */
N#define TIM_CR1_UDIS_Pos                    (1U)                               
N#define TIM_CR1_UDIS_Msk                    (0x1U << TIM_CR1_UDIS_Pos)         /*!< 0x00000002 */
N#define TIM_CR1_UDIS                        TIM_CR1_UDIS_Msk                   /*!<Update disable */
N#define TIM_CR1_URS_Pos                     (2U)                               
N#define TIM_CR1_URS_Msk                     (0x1U << TIM_CR1_URS_Pos)          /*!< 0x00000004 */
N#define TIM_CR1_URS                         TIM_CR1_URS_Msk                    /*!<Update request source */
N#define TIM_CR1_OPM_Pos                     (3U)                               
N#define TIM_CR1_OPM_Msk                     (0x1U << TIM_CR1_OPM_Pos)          /*!< 0x00000008 */
N#define TIM_CR1_OPM                         TIM_CR1_OPM_Msk                    /*!<One pulse mode */
N#define TIM_CR1_DIR_Pos                     (4U)                               
N#define TIM_CR1_DIR_Msk                     (0x1U << TIM_CR1_DIR_Pos)          /*!< 0x00000010 */
N#define TIM_CR1_DIR                         TIM_CR1_DIR_Msk                    /*!<Direction */
N
N#define TIM_CR1_CMS_Pos                     (5U)                               
N#define TIM_CR1_CMS_Msk                     (0x3U << TIM_CR1_CMS_Pos)          /*!< 0x00000060 */
N#define TIM_CR1_CMS                         TIM_CR1_CMS_Msk                    /*!<CMS[1:0] bits (Center-aligned mode selection) */
N#define TIM_CR1_CMS_0                       (0x1U << TIM_CR1_CMS_Pos)          /*!< 0x00000020 */
N#define TIM_CR1_CMS_1                       (0x2U << TIM_CR1_CMS_Pos)          /*!< 0x00000040 */
N
N#define TIM_CR1_ARPE_Pos                    (7U)                               
N#define TIM_CR1_ARPE_Msk                    (0x1U << TIM_CR1_ARPE_Pos)         /*!< 0x00000080 */
N#define TIM_CR1_ARPE                        TIM_CR1_ARPE_Msk                   /*!<Auto-reload preload enable */
N
N#define TIM_CR1_CKD_Pos                     (8U)                               
N#define TIM_CR1_CKD_Msk                     (0x3U << TIM_CR1_CKD_Pos)          /*!< 0x00000300 */
N#define TIM_CR1_CKD                         TIM_CR1_CKD_Msk                    /*!<CKD[1:0] bits (clock division) */
N#define TIM_CR1_CKD_0                       (0x1U << TIM_CR1_CKD_Pos)          /*!< 0x00000100 */
N#define TIM_CR1_CKD_1                       (0x2U << TIM_CR1_CKD_Pos)          /*!< 0x00000200 */
N
N/*******************  Bit definition for TIM_CR2 register  *******************/
N#define TIM_CR2_CCPC_Pos                    (0U)                               
N#define TIM_CR2_CCPC_Msk                    (0x1U << TIM_CR2_CCPC_Pos)         /*!< 0x00000001 */
N#define TIM_CR2_CCPC                        TIM_CR2_CCPC_Msk                   /*!<Capture/Compare Preloaded Control */
N#define TIM_CR2_CCUS_Pos                    (2U)                               
N#define TIM_CR2_CCUS_Msk                    (0x1U << TIM_CR2_CCUS_Pos)         /*!< 0x00000004 */
N#define TIM_CR2_CCUS                        TIM_CR2_CCUS_Msk                   /*!<Capture/Compare Control Update Selection */
N#define TIM_CR2_CCDS_Pos                    (3U)                               
N#define TIM_CR2_CCDS_Msk                    (0x1U << TIM_CR2_CCDS_Pos)         /*!< 0x00000008 */
N#define TIM_CR2_CCDS                        TIM_CR2_CCDS_Msk                   /*!<Capture/Compare DMA Selection */
N
N#define TIM_CR2_MMS_Pos                     (4U)                               
N#define TIM_CR2_MMS_Msk                     (0x7U << TIM_CR2_MMS_Pos)          /*!< 0x00000070 */
N#define TIM_CR2_MMS                         TIM_CR2_MMS_Msk                    /*!<MMS[2:0] bits (Master Mode Selection) */
N#define TIM_CR2_MMS_0                       (0x1U << TIM_CR2_MMS_Pos)          /*!< 0x00000010 */
N#define TIM_CR2_MMS_1                       (0x2U << TIM_CR2_MMS_Pos)          /*!< 0x00000020 */
N#define TIM_CR2_MMS_2                       (0x4U << TIM_CR2_MMS_Pos)          /*!< 0x00000040 */
N
N#define TIM_CR2_TI1S_Pos                    (7U)                               
N#define TIM_CR2_TI1S_Msk                    (0x1U << TIM_CR2_TI1S_Pos)         /*!< 0x00000080 */
N#define TIM_CR2_TI1S                        TIM_CR2_TI1S_Msk                   /*!<TI1 Selection */
N#define TIM_CR2_OIS1_Pos                    (8U)                               
N#define TIM_CR2_OIS1_Msk                    (0x1U << TIM_CR2_OIS1_Pos)         /*!< 0x00000100 */
N#define TIM_CR2_OIS1                        TIM_CR2_OIS1_Msk                   /*!<Output Idle state 1 (OC1 output) */
N#define TIM_CR2_OIS1N_Pos                   (9U)                               
N#define TIM_CR2_OIS1N_Msk                   (0x1U << TIM_CR2_OIS1N_Pos)        /*!< 0x00000200 */
N#define TIM_CR2_OIS1N                       TIM_CR2_OIS1N_Msk                  /*!<Output Idle state 1 (OC1N output) */
N#define TIM_CR2_OIS2_Pos                    (10U)                              
N#define TIM_CR2_OIS2_Msk                    (0x1U << TIM_CR2_OIS2_Pos)         /*!< 0x00000400 */
N#define TIM_CR2_OIS2                        TIM_CR2_OIS2_Msk                   /*!<Output Idle state 2 (OC2 output) */
N#define TIM_CR2_OIS2N_Pos                   (11U)                              
N#define TIM_CR2_OIS2N_Msk                   (0x1U << TIM_CR2_OIS2N_Pos)        /*!< 0x00000800 */
N#define TIM_CR2_OIS2N                       TIM_CR2_OIS2N_Msk                  /*!<Output Idle state 2 (OC2N output) */
N#define TIM_CR2_OIS3_Pos                    (12U)                              
N#define TIM_CR2_OIS3_Msk                    (0x1U << TIM_CR2_OIS3_Pos)         /*!< 0x00001000 */
N#define TIM_CR2_OIS3                        TIM_CR2_OIS3_Msk                   /*!<Output Idle state 3 (OC3 output) */
N#define TIM_CR2_OIS3N_Pos                   (13U)                              
N#define TIM_CR2_OIS3N_Msk                   (0x1U << TIM_CR2_OIS3N_Pos)        /*!< 0x00002000 */
N#define TIM_CR2_OIS3N                       TIM_CR2_OIS3N_Msk                  /*!<Output Idle state 3 (OC3N output) */
N#define TIM_CR2_OIS4_Pos                    (14U)                              
N#define TIM_CR2_OIS4_Msk                    (0x1U << TIM_CR2_OIS4_Pos)         /*!< 0x00004000 */
N#define TIM_CR2_OIS4                        TIM_CR2_OIS4_Msk                   /*!<Output Idle state 4 (OC4 output) */
N
N/*******************  Bit definition for TIM_SMCR register  ******************/
N#define TIM_SMCR_SMS_Pos                    (0U)                               
N#define TIM_SMCR_SMS_Msk                    (0x7U << TIM_SMCR_SMS_Pos)         /*!< 0x00000007 */
N#define TIM_SMCR_SMS                        TIM_SMCR_SMS_Msk                   /*!<SMS[2:0] bits (Slave mode selection) */
N#define TIM_SMCR_SMS_0                      (0x1U << TIM_SMCR_SMS_Pos)         /*!< 0x00000001 */
N#define TIM_SMCR_SMS_1                      (0x2U << TIM_SMCR_SMS_Pos)         /*!< 0x00000002 */
N#define TIM_SMCR_SMS_2                      (0x4U << TIM_SMCR_SMS_Pos)         /*!< 0x00000004 */
N
N#define TIM_SMCR_OCCS_Pos                   (3U)                               
N#define TIM_SMCR_OCCS_Msk                   (0x1U << TIM_SMCR_OCCS_Pos)        /*!< 0x00000008 */
N#define TIM_SMCR_OCCS                       TIM_SMCR_OCCS_Msk                  /*!< OCREF clear selection */
N
N#define TIM_SMCR_TS_Pos                     (4U)                               
N#define TIM_SMCR_TS_Msk                     (0x7U << TIM_SMCR_TS_Pos)          /*!< 0x00000070 */
N#define TIM_SMCR_TS                         TIM_SMCR_TS_Msk                    /*!<TS[2:0] bits (Trigger selection) */
N#define TIM_SMCR_TS_0                       (0x1U << TIM_SMCR_TS_Pos)          /*!< 0x00000010 */
N#define TIM_SMCR_TS_1                       (0x2U << TIM_SMCR_TS_Pos)          /*!< 0x00000020 */
N#define TIM_SMCR_TS_2                       (0x4U << TIM_SMCR_TS_Pos)          /*!< 0x00000040 */
N
N#define TIM_SMCR_MSM_Pos                    (7U)                               
N#define TIM_SMCR_MSM_Msk                    (0x1U << TIM_SMCR_MSM_Pos)         /*!< 0x00000080 */
N#define TIM_SMCR_MSM                        TIM_SMCR_MSM_Msk                   /*!<Master/slave mode */
N
N#define TIM_SMCR_ETF_Pos                    (8U)                               
N#define TIM_SMCR_ETF_Msk                    (0xFU << TIM_SMCR_ETF_Pos)         /*!< 0x00000F00 */
N#define TIM_SMCR_ETF                        TIM_SMCR_ETF_Msk                   /*!<ETF[3:0] bits (External trigger filter) */
N#define TIM_SMCR_ETF_0                      (0x1U << TIM_SMCR_ETF_Pos)         /*!< 0x00000100 */
N#define TIM_SMCR_ETF_1                      (0x2U << TIM_SMCR_ETF_Pos)         /*!< 0x00000200 */
N#define TIM_SMCR_ETF_2                      (0x4U << TIM_SMCR_ETF_Pos)         /*!< 0x00000400 */
N#define TIM_SMCR_ETF_3                      (0x8U << TIM_SMCR_ETF_Pos)         /*!< 0x00000800 */
N
N#define TIM_SMCR_ETPS_Pos                   (12U)                              
N#define TIM_SMCR_ETPS_Msk                   (0x3U << TIM_SMCR_ETPS_Pos)        /*!< 0x00003000 */
N#define TIM_SMCR_ETPS                       TIM_SMCR_ETPS_Msk                  /*!<ETPS[1:0] bits (External trigger prescaler) */
N#define TIM_SMCR_ETPS_0                     (0x1U << TIM_SMCR_ETPS_Pos)        /*!< 0x00001000 */
N#define TIM_SMCR_ETPS_1                     (0x2U << TIM_SMCR_ETPS_Pos)        /*!< 0x00002000 */
N
N#define TIM_SMCR_ECE_Pos                    (14U)                              
N#define TIM_SMCR_ECE_Msk                    (0x1U << TIM_SMCR_ECE_Pos)         /*!< 0x00004000 */
N#define TIM_SMCR_ECE                        TIM_SMCR_ECE_Msk                   /*!<External clock enable */
N#define TIM_SMCR_ETP_Pos                    (15U)                              
N#define TIM_SMCR_ETP_Msk                    (0x1U << TIM_SMCR_ETP_Pos)         /*!< 0x00008000 */
N#define TIM_SMCR_ETP                        TIM_SMCR_ETP_Msk                   /*!<External trigger polarity */
N
N/*******************  Bit definition for TIM_DIER register  ******************/
N#define TIM_DIER_UIE_Pos                    (0U)                               
N#define TIM_DIER_UIE_Msk                    (0x1U << TIM_DIER_UIE_Pos)         /*!< 0x00000001 */
N#define TIM_DIER_UIE                        TIM_DIER_UIE_Msk                   /*!<Update interrupt enable */
N#define TIM_DIER_CC1IE_Pos                  (1U)                               
N#define TIM_DIER_CC1IE_Msk                  (0x1U << TIM_DIER_CC1IE_Pos)       /*!< 0x00000002 */
N#define TIM_DIER_CC1IE                      TIM_DIER_CC1IE_Msk                 /*!<Capture/Compare 1 interrupt enable */
N#define TIM_DIER_CC2IE_Pos                  (2U)                               
N#define TIM_DIER_CC2IE_Msk                  (0x1U << TIM_DIER_CC2IE_Pos)       /*!< 0x00000004 */
N#define TIM_DIER_CC2IE                      TIM_DIER_CC2IE_Msk                 /*!<Capture/Compare 2 interrupt enable */
N#define TIM_DIER_CC3IE_Pos                  (3U)                               
N#define TIM_DIER_CC3IE_Msk                  (0x1U << TIM_DIER_CC3IE_Pos)       /*!< 0x00000008 */
N#define TIM_DIER_CC3IE                      TIM_DIER_CC3IE_Msk                 /*!<Capture/Compare 3 interrupt enable */
N#define TIM_DIER_CC4IE_Pos                  (4U)                               
N#define TIM_DIER_CC4IE_Msk                  (0x1U << TIM_DIER_CC4IE_Pos)       /*!< 0x00000010 */
N#define TIM_DIER_CC4IE                      TIM_DIER_CC4IE_Msk                 /*!<Capture/Compare 4 interrupt enable */
N#define TIM_DIER_COMIE_Pos                  (5U)                               
N#define TIM_DIER_COMIE_Msk                  (0x1U << TIM_DIER_COMIE_Pos)       /*!< 0x00000020 */
N#define TIM_DIER_COMIE                      TIM_DIER_COMIE_Msk                 /*!<COM interrupt enable */
N#define TIM_DIER_TIE_Pos                    (6U)                               
N#define TIM_DIER_TIE_Msk                    (0x1U << TIM_DIER_TIE_Pos)         /*!< 0x00000040 */
N#define TIM_DIER_TIE                        TIM_DIER_TIE_Msk                   /*!<Trigger interrupt enable */
N#define TIM_DIER_BIE_Pos                    (7U)                               
N#define TIM_DIER_BIE_Msk                    (0x1U << TIM_DIER_BIE_Pos)         /*!< 0x00000080 */
N#define TIM_DIER_BIE                        TIM_DIER_BIE_Msk                   /*!<Break interrupt enable */
N#define TIM_DIER_UDE_Pos                    (8U)                               
N#define TIM_DIER_UDE_Msk                    (0x1U << TIM_DIER_UDE_Pos)         /*!< 0x00000100 */
N#define TIM_DIER_UDE                        TIM_DIER_UDE_Msk                   /*!<Update DMA request enable */
N#define TIM_DIER_CC1DE_Pos                  (9U)                               
N#define TIM_DIER_CC1DE_Msk                  (0x1U << TIM_DIER_CC1DE_Pos)       /*!< 0x00000200 */
N#define TIM_DIER_CC1DE                      TIM_DIER_CC1DE_Msk                 /*!<Capture/Compare 1 DMA request enable */
N#define TIM_DIER_CC2DE_Pos                  (10U)                              
N#define TIM_DIER_CC2DE_Msk                  (0x1U << TIM_DIER_CC2DE_Pos)       /*!< 0x00000400 */
N#define TIM_DIER_CC2DE                      TIM_DIER_CC2DE_Msk                 /*!<Capture/Compare 2 DMA request enable */
N#define TIM_DIER_CC3DE_Pos                  (11U)                              
N#define TIM_DIER_CC3DE_Msk                  (0x1U << TIM_DIER_CC3DE_Pos)       /*!< 0x00000800 */
N#define TIM_DIER_CC3DE                      TIM_DIER_CC3DE_Msk                 /*!<Capture/Compare 3 DMA request enable */
N#define TIM_DIER_CC4DE_Pos                  (12U)                              
N#define TIM_DIER_CC4DE_Msk                  (0x1U << TIM_DIER_CC4DE_Pos)       /*!< 0x00001000 */
N#define TIM_DIER_CC4DE                      TIM_DIER_CC4DE_Msk                 /*!<Capture/Compare 4 DMA request enable */
N#define TIM_DIER_COMDE_Pos                  (13U)                              
N#define TIM_DIER_COMDE_Msk                  (0x1U << TIM_DIER_COMDE_Pos)       /*!< 0x00002000 */
N#define TIM_DIER_COMDE                      TIM_DIER_COMDE_Msk                 /*!<COM DMA request enable */
N#define TIM_DIER_TDE_Pos                    (14U)                              
N#define TIM_DIER_TDE_Msk                    (0x1U << TIM_DIER_TDE_Pos)         /*!< 0x00004000 */
N#define TIM_DIER_TDE                        TIM_DIER_TDE_Msk                   /*!<Trigger DMA request enable */
N
N/********************  Bit definition for TIM_SR register  *******************/
N#define TIM_SR_UIF_Pos                      (0U)                               
N#define TIM_SR_UIF_Msk                      (0x1U << TIM_SR_UIF_Pos)           /*!< 0x00000001 */
N#define TIM_SR_UIF                          TIM_SR_UIF_Msk                     /*!<Update interrupt Flag */
N#define TIM_SR_CC1IF_Pos                    (1U)                               
N#define TIM_SR_CC1IF_Msk                    (0x1U << TIM_SR_CC1IF_Pos)         /*!< 0x00000002 */
N#define TIM_SR_CC1IF                        TIM_SR_CC1IF_Msk                   /*!<Capture/Compare 1 interrupt Flag */
N#define TIM_SR_CC2IF_Pos                    (2U)                               
N#define TIM_SR_CC2IF_Msk                    (0x1U << TIM_SR_CC2IF_Pos)         /*!< 0x00000004 */
N#define TIM_SR_CC2IF                        TIM_SR_CC2IF_Msk                   /*!<Capture/Compare 2 interrupt Flag */
N#define TIM_SR_CC3IF_Pos                    (3U)                               
N#define TIM_SR_CC3IF_Msk                    (0x1U << TIM_SR_CC3IF_Pos)         /*!< 0x00000008 */
N#define TIM_SR_CC3IF                        TIM_SR_CC3IF_Msk                   /*!<Capture/Compare 3 interrupt Flag */
N#define TIM_SR_CC4IF_Pos                    (4U)                               
N#define TIM_SR_CC4IF_Msk                    (0x1U << TIM_SR_CC4IF_Pos)         /*!< 0x00000010 */
N#define TIM_SR_CC4IF                        TIM_SR_CC4IF_Msk                   /*!<Capture/Compare 4 interrupt Flag */
N#define TIM_SR_COMIF_Pos                    (5U)                               
N#define TIM_SR_COMIF_Msk                    (0x1U << TIM_SR_COMIF_Pos)         /*!< 0x00000020 */
N#define TIM_SR_COMIF                        TIM_SR_COMIF_Msk                   /*!<COM interrupt Flag */
N#define TIM_SR_TIF_Pos                      (6U)                               
N#define TIM_SR_TIF_Msk                      (0x1U << TIM_SR_TIF_Pos)           /*!< 0x00000040 */
N#define TIM_SR_TIF                          TIM_SR_TIF_Msk                     /*!<Trigger interrupt Flag */
N#define TIM_SR_BIF_Pos                      (7U)                               
N#define TIM_SR_BIF_Msk                      (0x1U << TIM_SR_BIF_Pos)           /*!< 0x00000080 */
N#define TIM_SR_BIF                          TIM_SR_BIF_Msk                     /*!<Break interrupt Flag */
N#define TIM_SR_CC1OF_Pos                    (9U)                               
N#define TIM_SR_CC1OF_Msk                    (0x1U << TIM_SR_CC1OF_Pos)         /*!< 0x00000200 */
N#define TIM_SR_CC1OF                        TIM_SR_CC1OF_Msk                   /*!<Capture/Compare 1 Overcapture Flag */
N#define TIM_SR_CC2OF_Pos                    (10U)                              
N#define TIM_SR_CC2OF_Msk                    (0x1U << TIM_SR_CC2OF_Pos)         /*!< 0x00000400 */
N#define TIM_SR_CC2OF                        TIM_SR_CC2OF_Msk                   /*!<Capture/Compare 2 Overcapture Flag */
N#define TIM_SR_CC3OF_Pos                    (11U)                              
N#define TIM_SR_CC3OF_Msk                    (0x1U << TIM_SR_CC3OF_Pos)         /*!< 0x00000800 */
N#define TIM_SR_CC3OF                        TIM_SR_CC3OF_Msk                   /*!<Capture/Compare 3 Overcapture Flag */
N#define TIM_SR_CC4OF_Pos                    (12U)                              
N#define TIM_SR_CC4OF_Msk                    (0x1U << TIM_SR_CC4OF_Pos)         /*!< 0x00001000 */
N#define TIM_SR_CC4OF                        TIM_SR_CC4OF_Msk                   /*!<Capture/Compare 4 Overcapture Flag */
N
N/*******************  Bit definition for TIM_EGR register  *******************/
N#define TIM_EGR_UG_Pos                      (0U)                               
N#define TIM_EGR_UG_Msk                      (0x1U << TIM_EGR_UG_Pos)           /*!< 0x00000001 */
N#define TIM_EGR_UG                          TIM_EGR_UG_Msk                     /*!<Update Generation */
N#define TIM_EGR_CC1G_Pos                    (1U)                               
N#define TIM_EGR_CC1G_Msk                    (0x1U << TIM_EGR_CC1G_Pos)         /*!< 0x00000002 */
N#define TIM_EGR_CC1G                        TIM_EGR_CC1G_Msk                   /*!<Capture/Compare 1 Generation */
N#define TIM_EGR_CC2G_Pos                    (2U)                               
N#define TIM_EGR_CC2G_Msk                    (0x1U << TIM_EGR_CC2G_Pos)         /*!< 0x00000004 */
N#define TIM_EGR_CC2G                        TIM_EGR_CC2G_Msk                   /*!<Capture/Compare 2 Generation */
N#define TIM_EGR_CC3G_Pos                    (3U)                               
N#define TIM_EGR_CC3G_Msk                    (0x1U << TIM_EGR_CC3G_Pos)         /*!< 0x00000008 */
N#define TIM_EGR_CC3G                        TIM_EGR_CC3G_Msk                   /*!<Capture/Compare 3 Generation */
N#define TIM_EGR_CC4G_Pos                    (4U)                               
N#define TIM_EGR_CC4G_Msk                    (0x1U << TIM_EGR_CC4G_Pos)         /*!< 0x00000010 */
N#define TIM_EGR_CC4G                        TIM_EGR_CC4G_Msk                   /*!<Capture/Compare 4 Generation */
N#define TIM_EGR_COMG_Pos                    (5U)                               
N#define TIM_EGR_COMG_Msk                    (0x1U << TIM_EGR_COMG_Pos)         /*!< 0x00000020 */
N#define TIM_EGR_COMG                        TIM_EGR_COMG_Msk                   /*!<Capture/Compare Control Update Generation */
N#define TIM_EGR_TG_Pos                      (6U)                               
N#define TIM_EGR_TG_Msk                      (0x1U << TIM_EGR_TG_Pos)           /*!< 0x00000040 */
N#define TIM_EGR_TG                          TIM_EGR_TG_Msk                     /*!<Trigger Generation */
N#define TIM_EGR_BG_Pos                      (7U)                               
N#define TIM_EGR_BG_Msk                      (0x1U << TIM_EGR_BG_Pos)           /*!< 0x00000080 */
N#define TIM_EGR_BG                          TIM_EGR_BG_Msk                     /*!<Break Generation */
N
N/******************  Bit definition for TIM_CCMR1 register  ******************/
N#define TIM_CCMR1_CC1S_Pos                  (0U)                               
N#define TIM_CCMR1_CC1S_Msk                  (0x3U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000003 */
N#define TIM_CCMR1_CC1S                      TIM_CCMR1_CC1S_Msk                 /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
N#define TIM_CCMR1_CC1S_0                    (0x1U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000001 */
N#define TIM_CCMR1_CC1S_1                    (0x2U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000002 */
N
N#define TIM_CCMR1_OC1FE_Pos                 (2U)                               
N#define TIM_CCMR1_OC1FE_Msk                 (0x1U << TIM_CCMR1_OC1FE_Pos)      /*!< 0x00000004 */
N#define TIM_CCMR1_OC1FE                     TIM_CCMR1_OC1FE_Msk                /*!<Output Compare 1 Fast enable */
N#define TIM_CCMR1_OC1PE_Pos                 (3U)                               
N#define TIM_CCMR1_OC1PE_Msk                 (0x1U << TIM_CCMR1_OC1PE_Pos)      /*!< 0x00000008 */
N#define TIM_CCMR1_OC1PE                     TIM_CCMR1_OC1PE_Msk                /*!<Output Compare 1 Preload enable */
N
N#define TIM_CCMR1_OC1M_Pos                  (4U)                               
N#define TIM_CCMR1_OC1M_Msk                  (0x7U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000070 */
N#define TIM_CCMR1_OC1M                      TIM_CCMR1_OC1M_Msk                 /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
N#define TIM_CCMR1_OC1M_0                    (0x1U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR1_OC1M_1                    (0x2U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR1_OC1M_2                    (0x4U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000040 */
N
N#define TIM_CCMR1_OC1CE_Pos                 (7U)                               
N#define TIM_CCMR1_OC1CE_Msk                 (0x1U << TIM_CCMR1_OC1CE_Pos)      /*!< 0x00000080 */
N#define TIM_CCMR1_OC1CE                     TIM_CCMR1_OC1CE_Msk                /*!<Output Compare 1Clear Enable */
N
N#define TIM_CCMR1_CC2S_Pos                  (8U)                               
N#define TIM_CCMR1_CC2S_Msk                  (0x3U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000300 */
N#define TIM_CCMR1_CC2S                      TIM_CCMR1_CC2S_Msk                 /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
N#define TIM_CCMR1_CC2S_0                    (0x1U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000100 */
N#define TIM_CCMR1_CC2S_1                    (0x2U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000200 */
N
N#define TIM_CCMR1_OC2FE_Pos                 (10U)                              
N#define TIM_CCMR1_OC2FE_Msk                 (0x1U << TIM_CCMR1_OC2FE_Pos)      /*!< 0x00000400 */
N#define TIM_CCMR1_OC2FE                     TIM_CCMR1_OC2FE_Msk                /*!<Output Compare 2 Fast enable */
N#define TIM_CCMR1_OC2PE_Pos                 (11U)                              
N#define TIM_CCMR1_OC2PE_Msk                 (0x1U << TIM_CCMR1_OC2PE_Pos)      /*!< 0x00000800 */
N#define TIM_CCMR1_OC2PE                     TIM_CCMR1_OC2PE_Msk                /*!<Output Compare 2 Preload enable */
N
N#define TIM_CCMR1_OC2M_Pos                  (12U)                              
N#define TIM_CCMR1_OC2M_Msk                  (0x7U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00007000 */
N#define TIM_CCMR1_OC2M                      TIM_CCMR1_OC2M_Msk                 /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
N#define TIM_CCMR1_OC2M_0                    (0x1U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR1_OC2M_1                    (0x2U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR1_OC2M_2                    (0x4U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00004000 */
N
N#define TIM_CCMR1_OC2CE_Pos                 (15U)                              
N#define TIM_CCMR1_OC2CE_Msk                 (0x1U << TIM_CCMR1_OC2CE_Pos)      /*!< 0x00008000 */
N#define TIM_CCMR1_OC2CE                     TIM_CCMR1_OC2CE_Msk                /*!<Output Compare 2 Clear Enable */
N
N/*---------------------------------------------------------------------------*/
N
N#define TIM_CCMR1_IC1PSC_Pos                (2U)                               
N#define TIM_CCMR1_IC1PSC_Msk                (0x3U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x0000000C */
N#define TIM_CCMR1_IC1PSC                    TIM_CCMR1_IC1PSC_Msk               /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
N#define TIM_CCMR1_IC1PSC_0                  (0x1U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x00000004 */
N#define TIM_CCMR1_IC1PSC_1                  (0x2U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x00000008 */
N
N#define TIM_CCMR1_IC1F_Pos                  (4U)                               
N#define TIM_CCMR1_IC1F_Msk                  (0xFU << TIM_CCMR1_IC1F_Pos)       /*!< 0x000000F0 */
N#define TIM_CCMR1_IC1F                      TIM_CCMR1_IC1F_Msk                 /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
N#define TIM_CCMR1_IC1F_0                    (0x1U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR1_IC1F_1                    (0x2U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR1_IC1F_2                    (0x4U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000040 */
N#define TIM_CCMR1_IC1F_3                    (0x8U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000080 */
N
N#define TIM_CCMR1_IC2PSC_Pos                (10U)                              
N#define TIM_CCMR1_IC2PSC_Msk                (0x3U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000C00 */
N#define TIM_CCMR1_IC2PSC                    TIM_CCMR1_IC2PSC_Msk               /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
N#define TIM_CCMR1_IC2PSC_0                  (0x1U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000400 */
N#define TIM_CCMR1_IC2PSC_1                  (0x2U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000800 */
N
N#define TIM_CCMR1_IC2F_Pos                  (12U)                              
N#define TIM_CCMR1_IC2F_Msk                  (0xFU << TIM_CCMR1_IC2F_Pos)       /*!< 0x0000F000 */
N#define TIM_CCMR1_IC2F                      TIM_CCMR1_IC2F_Msk                 /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
N#define TIM_CCMR1_IC2F_0                    (0x1U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR1_IC2F_1                    (0x2U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR1_IC2F_2                    (0x4U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00004000 */
N#define TIM_CCMR1_IC2F_3                    (0x8U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00008000 */
N
N/******************  Bit definition for TIM_CCMR2 register  ******************/
N#define TIM_CCMR2_CC3S_Pos                  (0U)                               
N#define TIM_CCMR2_CC3S_Msk                  (0x3U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000003 */
N#define TIM_CCMR2_CC3S                      TIM_CCMR2_CC3S_Msk                 /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
N#define TIM_CCMR2_CC3S_0                    (0x1U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000001 */
N#define TIM_CCMR2_CC3S_1                    (0x2U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000002 */
N
N#define TIM_CCMR2_OC3FE_Pos                 (2U)                               
N#define TIM_CCMR2_OC3FE_Msk                 (0x1U << TIM_CCMR2_OC3FE_Pos)      /*!< 0x00000004 */
N#define TIM_CCMR2_OC3FE                     TIM_CCMR2_OC3FE_Msk                /*!<Output Compare 3 Fast enable */
N#define TIM_CCMR2_OC3PE_Pos                 (3U)                               
N#define TIM_CCMR2_OC3PE_Msk                 (0x1U << TIM_CCMR2_OC3PE_Pos)      /*!< 0x00000008 */
N#define TIM_CCMR2_OC3PE                     TIM_CCMR2_OC3PE_Msk                /*!<Output Compare 3 Preload enable */
N
N#define TIM_CCMR2_OC3M_Pos                  (4U)                               
N#define TIM_CCMR2_OC3M_Msk                  (0x7U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000070 */
N#define TIM_CCMR2_OC3M                      TIM_CCMR2_OC3M_Msk                 /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
N#define TIM_CCMR2_OC3M_0                    (0x1U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR2_OC3M_1                    (0x2U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR2_OC3M_2                    (0x4U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000040 */
N
N#define TIM_CCMR2_OC3CE_Pos                 (7U)                               
N#define TIM_CCMR2_OC3CE_Msk                 (0x1U << TIM_CCMR2_OC3CE_Pos)      /*!< 0x00000080 */
N#define TIM_CCMR2_OC3CE                     TIM_CCMR2_OC3CE_Msk                /*!<Output Compare 3 Clear Enable */
N
N#define TIM_CCMR2_CC4S_Pos                  (8U)                               
N#define TIM_CCMR2_CC4S_Msk                  (0x3U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000300 */
N#define TIM_CCMR2_CC4S                      TIM_CCMR2_CC4S_Msk                 /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
N#define TIM_CCMR2_CC4S_0                    (0x1U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000100 */
N#define TIM_CCMR2_CC4S_1                    (0x2U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000200 */
N
N#define TIM_CCMR2_OC4FE_Pos                 (10U)                              
N#define TIM_CCMR2_OC4FE_Msk                 (0x1U << TIM_CCMR2_OC4FE_Pos)      /*!< 0x00000400 */
N#define TIM_CCMR2_OC4FE                     TIM_CCMR2_OC4FE_Msk                /*!<Output Compare 4 Fast enable */
N#define TIM_CCMR2_OC4PE_Pos                 (11U)                              
N#define TIM_CCMR2_OC4PE_Msk                 (0x1U << TIM_CCMR2_OC4PE_Pos)      /*!< 0x00000800 */
N#define TIM_CCMR2_OC4PE                     TIM_CCMR2_OC4PE_Msk                /*!<Output Compare 4 Preload enable */
N
N#define TIM_CCMR2_OC4M_Pos                  (12U)                              
N#define TIM_CCMR2_OC4M_Msk                  (0x7U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00007000 */
N#define TIM_CCMR2_OC4M                      TIM_CCMR2_OC4M_Msk                 /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
N#define TIM_CCMR2_OC4M_0                    (0x1U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR2_OC4M_1                    (0x2U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR2_OC4M_2                    (0x4U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00004000 */
N
N#define TIM_CCMR2_OC4CE_Pos                 (15U)                              
N#define TIM_CCMR2_OC4CE_Msk                 (0x1U << TIM_CCMR2_OC4CE_Pos)      /*!< 0x00008000 */
N#define TIM_CCMR2_OC4CE                     TIM_CCMR2_OC4CE_Msk                /*!<Output Compare 4 Clear Enable */
N
N/*---------------------------------------------------------------------------*/
N
N#define TIM_CCMR2_IC3PSC_Pos                (2U)                               
N#define TIM_CCMR2_IC3PSC_Msk                (0x3U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x0000000C */
N#define TIM_CCMR2_IC3PSC                    TIM_CCMR2_IC3PSC_Msk               /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
N#define TIM_CCMR2_IC3PSC_0                  (0x1U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x00000004 */
N#define TIM_CCMR2_IC3PSC_1                  (0x2U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x00000008 */
N
N#define TIM_CCMR2_IC3F_Pos                  (4U)                               
N#define TIM_CCMR2_IC3F_Msk                  (0xFU << TIM_CCMR2_IC3F_Pos)       /*!< 0x000000F0 */
N#define TIM_CCMR2_IC3F                      TIM_CCMR2_IC3F_Msk                 /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
N#define TIM_CCMR2_IC3F_0                    (0x1U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR2_IC3F_1                    (0x2U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR2_IC3F_2                    (0x4U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000040 */
N#define TIM_CCMR2_IC3F_3                    (0x8U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000080 */
N
N#define TIM_CCMR2_IC4PSC_Pos                (10U)                              
N#define TIM_CCMR2_IC4PSC_Msk                (0x3U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000C00 */
N#define TIM_CCMR2_IC4PSC                    TIM_CCMR2_IC4PSC_Msk               /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
N#define TIM_CCMR2_IC4PSC_0                  (0x1U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000400 */
N#define TIM_CCMR2_IC4PSC_1                  (0x2U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000800 */
N
N#define TIM_CCMR2_IC4F_Pos                  (12U)                              
N#define TIM_CCMR2_IC4F_Msk                  (0xFU << TIM_CCMR2_IC4F_Pos)       /*!< 0x0000F000 */
N#define TIM_CCMR2_IC4F                      TIM_CCMR2_IC4F_Msk                 /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
N#define TIM_CCMR2_IC4F_0                    (0x1U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR2_IC4F_1                    (0x2U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR2_IC4F_2                    (0x4U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00004000 */
N#define TIM_CCMR2_IC4F_3                    (0x8U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00008000 */
N
N/*******************  Bit definition for TIM_CCER register  ******************/
N#define TIM_CCER_CC1E_Pos                   (0U)                               
N#define TIM_CCER_CC1E_Msk                   (0x1U << TIM_CCER_CC1E_Pos)        /*!< 0x00000001 */
N#define TIM_CCER_CC1E                       TIM_CCER_CC1E_Msk                  /*!<Capture/Compare 1 output enable */
N#define TIM_CCER_CC1P_Pos                   (1U)                               
N#define TIM_CCER_CC1P_Msk                   (0x1U << TIM_CCER_CC1P_Pos)        /*!< 0x00000002 */
N#define TIM_CCER_CC1P                       TIM_CCER_CC1P_Msk                  /*!<Capture/Compare 1 output Polarity */
N#define TIM_CCER_CC1NE_Pos                  (2U)                               
N#define TIM_CCER_CC1NE_Msk                  (0x1U << TIM_CCER_CC1NE_Pos)       /*!< 0x00000004 */
N#define TIM_CCER_CC1NE                      TIM_CCER_CC1NE_Msk                 /*!<Capture/Compare 1 Complementary output enable */
N#define TIM_CCER_CC1NP_Pos                  (3U)                               
N#define TIM_CCER_CC1NP_Msk                  (0x1U << TIM_CCER_CC1NP_Pos)       /*!< 0x00000008 */
N#define TIM_CCER_CC1NP                      TIM_CCER_CC1NP_Msk                 /*!<Capture/Compare 1 Complementary output Polarity */
N#define TIM_CCER_CC2E_Pos                   (4U)                               
N#define TIM_CCER_CC2E_Msk                   (0x1U << TIM_CCER_CC2E_Pos)        /*!< 0x00000010 */
N#define TIM_CCER_CC2E                       TIM_CCER_CC2E_Msk                  /*!<Capture/Compare 2 output enable */
N#define TIM_CCER_CC2P_Pos                   (5U)                               
N#define TIM_CCER_CC2P_Msk                   (0x1U << TIM_CCER_CC2P_Pos)        /*!< 0x00000020 */
N#define TIM_CCER_CC2P                       TIM_CCER_CC2P_Msk                  /*!<Capture/Compare 2 output Polarity */
N#define TIM_CCER_CC2NE_Pos                  (6U)                               
N#define TIM_CCER_CC2NE_Msk                  (0x1U << TIM_CCER_CC2NE_Pos)       /*!< 0x00000040 */
N#define TIM_CCER_CC2NE                      TIM_CCER_CC2NE_Msk                 /*!<Capture/Compare 2 Complementary output enable */
N#define TIM_CCER_CC2NP_Pos                  (7U)                               
N#define TIM_CCER_CC2NP_Msk                  (0x1U << TIM_CCER_CC2NP_Pos)       /*!< 0x00000080 */
N#define TIM_CCER_CC2NP                      TIM_CCER_CC2NP_Msk                 /*!<Capture/Compare 2 Complementary output Polarity */
N#define TIM_CCER_CC3E_Pos                   (8U)                               
N#define TIM_CCER_CC3E_Msk                   (0x1U << TIM_CCER_CC3E_Pos)        /*!< 0x00000100 */
N#define TIM_CCER_CC3E                       TIM_CCER_CC3E_Msk                  /*!<Capture/Compare 3 output enable */
N#define TIM_CCER_CC3P_Pos                   (9U)                               
N#define TIM_CCER_CC3P_Msk                   (0x1U << TIM_CCER_CC3P_Pos)        /*!< 0x00000200 */
N#define TIM_CCER_CC3P                       TIM_CCER_CC3P_Msk                  /*!<Capture/Compare 3 output Polarity */
N#define TIM_CCER_CC3NE_Pos                  (10U)                              
N#define TIM_CCER_CC3NE_Msk                  (0x1U << TIM_CCER_CC3NE_Pos)       /*!< 0x00000400 */
N#define TIM_CCER_CC3NE                      TIM_CCER_CC3NE_Msk                 /*!<Capture/Compare 3 Complementary output enable */
N#define TIM_CCER_CC3NP_Pos                  (11U)                              
N#define TIM_CCER_CC3NP_Msk                  (0x1U << TIM_CCER_CC3NP_Pos)       /*!< 0x00000800 */
N#define TIM_CCER_CC3NP                      TIM_CCER_CC3NP_Msk                 /*!<Capture/Compare 3 Complementary output Polarity */
N#define TIM_CCER_CC4E_Pos                   (12U)                              
N#define TIM_CCER_CC4E_Msk                   (0x1U << TIM_CCER_CC4E_Pos)        /*!< 0x00001000 */
N#define TIM_CCER_CC4E                       TIM_CCER_CC4E_Msk                  /*!<Capture/Compare 4 output enable */
N#define TIM_CCER_CC4P_Pos                   (13U)                              
N#define TIM_CCER_CC4P_Msk                   (0x1U << TIM_CCER_CC4P_Pos)        /*!< 0x00002000 */
N#define TIM_CCER_CC4P                       TIM_CCER_CC4P_Msk                  /*!<Capture/Compare 4 output Polarity */
N#define TIM_CCER_CC4NP_Pos                  (15U)                              
N#define TIM_CCER_CC4NP_Msk                  (0x1U << TIM_CCER_CC4NP_Pos)       /*!< 0x00008000 */
N#define TIM_CCER_CC4NP                      TIM_CCER_CC4NP_Msk                 /*!<Capture/Compare 4 Complementary output Polarity */
N
N/*******************  Bit definition for TIM_CNT register  *******************/
N#define TIM_CNT_CNT_Pos                     (0U)                               
N#define TIM_CNT_CNT_Msk                     (0xFFFFFFFFU << TIM_CNT_CNT_Pos)   /*!< 0xFFFFFFFF */
N#define TIM_CNT_CNT                         TIM_CNT_CNT_Msk                    /*!<Counter Value */
N
N/*******************  Bit definition for TIM_PSC register  *******************/
N#define TIM_PSC_PSC_Pos                     (0U)                               
N#define TIM_PSC_PSC_Msk                     (0xFFFFU << TIM_PSC_PSC_Pos)       /*!< 0x0000FFFF */
N#define TIM_PSC_PSC                         TIM_PSC_PSC_Msk                    /*!<Prescaler Value */
N
N/*******************  Bit definition for TIM_ARR register  *******************/
N#define TIM_ARR_ARR_Pos                     (0U)                               
N#define TIM_ARR_ARR_Msk                     (0xFFFFFFFFU << TIM_ARR_ARR_Pos)   /*!< 0xFFFFFFFF */
N#define TIM_ARR_ARR                         TIM_ARR_ARR_Msk                    /*!<actual auto-reload Value */
N
N/*******************  Bit definition for TIM_RCR register  *******************/
N#define TIM_RCR_REP_Pos                     (0U)                               
N#define TIM_RCR_REP_Msk                     (0xFFU << TIM_RCR_REP_Pos)         /*!< 0x000000FF */
N#define TIM_RCR_REP                         TIM_RCR_REP_Msk                    /*!<Repetition Counter Value */
N
N/*******************  Bit definition for TIM_CCR1 register  ******************/
N#define TIM_CCR1_CCR1_Pos                   (0U)                               
N#define TIM_CCR1_CCR1_Msk                   (0xFFFFU << TIM_CCR1_CCR1_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR1_CCR1                       TIM_CCR1_CCR1_Msk                  /*!<Capture/Compare 1 Value */
N
N/*******************  Bit definition for TIM_CCR2 register  ******************/
N#define TIM_CCR2_CCR2_Pos                   (0U)                               
N#define TIM_CCR2_CCR2_Msk                   (0xFFFFU << TIM_CCR2_CCR2_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR2_CCR2                       TIM_CCR2_CCR2_Msk                  /*!<Capture/Compare 2 Value */
N
N/*******************  Bit definition for TIM_CCR3 register  ******************/
N#define TIM_CCR3_CCR3_Pos                   (0U)                               
N#define TIM_CCR3_CCR3_Msk                   (0xFFFFU << TIM_CCR3_CCR3_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR3_CCR3                       TIM_CCR3_CCR3_Msk                  /*!<Capture/Compare 3 Value */
N
N/*******************  Bit definition for TIM_CCR4 register  ******************/
N#define TIM_CCR4_CCR4_Pos                   (0U)                               
N#define TIM_CCR4_CCR4_Msk                   (0xFFFFU << TIM_CCR4_CCR4_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR4_CCR4                       TIM_CCR4_CCR4_Msk                  /*!<Capture/Compare 4 Value */
N
N/*******************  Bit definition for TIM_BDTR register  ******************/
N#define TIM_BDTR_DTG_Pos                    (0U)                               
N#define TIM_BDTR_DTG_Msk                    (0xFFU << TIM_BDTR_DTG_Pos)        /*!< 0x000000FF */
N#define TIM_BDTR_DTG                        TIM_BDTR_DTG_Msk                   /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
N#define TIM_BDTR_DTG_0                      (0x01U << TIM_BDTR_DTG_Pos)        /*!< 0x00000001 */
N#define TIM_BDTR_DTG_1                      (0x02U << TIM_BDTR_DTG_Pos)        /*!< 0x00000002 */
N#define TIM_BDTR_DTG_2                      (0x04U << TIM_BDTR_DTG_Pos)        /*!< 0x00000004 */
N#define TIM_BDTR_DTG_3                      (0x08U << TIM_BDTR_DTG_Pos)        /*!< 0x00000008 */
N#define TIM_BDTR_DTG_4                      (0x10U << TIM_BDTR_DTG_Pos)        /*!< 0x00000010 */
N#define TIM_BDTR_DTG_5                      (0x20U << TIM_BDTR_DTG_Pos)        /*!< 0x00000020 */
N#define TIM_BDTR_DTG_6                      (0x40U << TIM_BDTR_DTG_Pos)        /*!< 0x00000040 */
N#define TIM_BDTR_DTG_7                      (0x80U << TIM_BDTR_DTG_Pos)        /*!< 0x00000080 */
N
N#define TIM_BDTR_LOCK_Pos                   (8U)                               
N#define TIM_BDTR_LOCK_Msk                   (0x3U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000300 */
N#define TIM_BDTR_LOCK                       TIM_BDTR_LOCK_Msk                  /*!<LOCK[1:0] bits (Lock Configuration) */
N#define TIM_BDTR_LOCK_0                     (0x1U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000100 */
N#define TIM_BDTR_LOCK_1                     (0x2U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000200 */
N
N#define TIM_BDTR_OSSI_Pos                   (10U)                              
N#define TIM_BDTR_OSSI_Msk                   (0x1U << TIM_BDTR_OSSI_Pos)        /*!< 0x00000400 */
N#define TIM_BDTR_OSSI                       TIM_BDTR_OSSI_Msk                  /*!<Off-State Selection for Idle mode */
N#define TIM_BDTR_OSSR_Pos                   (11U)                              
N#define TIM_BDTR_OSSR_Msk                   (0x1U << TIM_BDTR_OSSR_Pos)        /*!< 0x00000800 */
N#define TIM_BDTR_OSSR                       TIM_BDTR_OSSR_Msk                  /*!<Off-State Selection for Run mode */
N#define TIM_BDTR_BKE_Pos                    (12U)                              
N#define TIM_BDTR_BKE_Msk                    (0x1U << TIM_BDTR_BKE_Pos)         /*!< 0x00001000 */
N#define TIM_BDTR_BKE                        TIM_BDTR_BKE_Msk                   /*!<Break enable */
N#define TIM_BDTR_BKP_Pos                    (13U)                              
N#define TIM_BDTR_BKP_Msk                    (0x1U << TIM_BDTR_BKP_Pos)         /*!< 0x00002000 */
N#define TIM_BDTR_BKP                        TIM_BDTR_BKP_Msk                   /*!<Break Polarity */
N#define TIM_BDTR_AOE_Pos                    (14U)                              
N#define TIM_BDTR_AOE_Msk                    (0x1U << TIM_BDTR_AOE_Pos)         /*!< 0x00004000 */
N#define TIM_BDTR_AOE                        TIM_BDTR_AOE_Msk                   /*!<Automatic Output enable */
N#define TIM_BDTR_MOE_Pos                    (15U)                              
N#define TIM_BDTR_MOE_Msk                    (0x1U << TIM_BDTR_MOE_Pos)         /*!< 0x00008000 */
N#define TIM_BDTR_MOE                        TIM_BDTR_MOE_Msk                   /*!<Main Output enable */
N
N/*******************  Bit definition for TIM_DCR register  *******************/
N#define TIM_DCR_DBA_Pos                     (0U)                               
N#define TIM_DCR_DBA_Msk                     (0x1FU << TIM_DCR_DBA_Pos)         /*!< 0x0000001F */
N#define TIM_DCR_DBA                         TIM_DCR_DBA_Msk                    /*!<DBA[4:0] bits (DMA Base Address) */
N#define TIM_DCR_DBA_0                       (0x01U << TIM_DCR_DBA_Pos)         /*!< 0x00000001 */
N#define TIM_DCR_DBA_1                       (0x02U << TIM_DCR_DBA_Pos)         /*!< 0x00000002 */
N#define TIM_DCR_DBA_2                       (0x04U << TIM_DCR_DBA_Pos)         /*!< 0x00000004 */
N#define TIM_DCR_DBA_3                       (0x08U << TIM_DCR_DBA_Pos)         /*!< 0x00000008 */
N#define TIM_DCR_DBA_4                       (0x10U << TIM_DCR_DBA_Pos)         /*!< 0x00000010 */
N
N#define TIM_DCR_DBL_Pos                     (8U)                               
N#define TIM_DCR_DBL_Msk                     (0x1FU << TIM_DCR_DBL_Pos)         /*!< 0x00001F00 */
N#define TIM_DCR_DBL                         TIM_DCR_DBL_Msk                    /*!<DBL[4:0] bits (DMA Burst Length) */
N#define TIM_DCR_DBL_0                       (0x01U << TIM_DCR_DBL_Pos)         /*!< 0x00000100 */
N#define TIM_DCR_DBL_1                       (0x02U << TIM_DCR_DBL_Pos)         /*!< 0x00000200 */
N#define TIM_DCR_DBL_2                       (0x04U << TIM_DCR_DBL_Pos)         /*!< 0x00000400 */
N#define TIM_DCR_DBL_3                       (0x08U << TIM_DCR_DBL_Pos)         /*!< 0x00000800 */
N#define TIM_DCR_DBL_4                       (0x10U << TIM_DCR_DBL_Pos)         /*!< 0x00001000 */
N
N/*******************  Bit definition for TIM_DMAR register  ******************/
N#define TIM_DMAR_DMAB_Pos                   (0U)                               
N#define TIM_DMAR_DMAB_Msk                   (0xFFFFU << TIM_DMAR_DMAB_Pos)     /*!< 0x0000FFFF */
N#define TIM_DMAR_DMAB                       TIM_DMAR_DMAB_Msk                  /*!<DMA register for burst accesses */
N
N/*******************  Bit definition for TIM_OR register  ********************/
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Real-Time Clock                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for RTC_CRH register  ********************/
N#define RTC_CRH_SECIE_Pos                   (0U)                               
N#define RTC_CRH_SECIE_Msk                   (0x1U << RTC_CRH_SECIE_Pos)        /*!< 0x00000001 */
N#define RTC_CRH_SECIE                       RTC_CRH_SECIE_Msk                  /*!< Second Interrupt Enable */
N#define RTC_CRH_ALRIE_Pos                   (1U)                               
N#define RTC_CRH_ALRIE_Msk                   (0x1U << RTC_CRH_ALRIE_Pos)        /*!< 0x00000002 */
N#define RTC_CRH_ALRIE                       RTC_CRH_ALRIE_Msk                  /*!< Alarm Interrupt Enable */
N#define RTC_CRH_OWIE_Pos                    (2U)                               
N#define RTC_CRH_OWIE_Msk                    (0x1U << RTC_CRH_OWIE_Pos)         /*!< 0x00000004 */
N#define RTC_CRH_OWIE                        RTC_CRH_OWIE_Msk                   /*!< OverfloW Interrupt Enable */
N
N/*******************  Bit definition for RTC_CRL register  ********************/
N#define RTC_CRL_SECF_Pos                    (0U)                               
N#define RTC_CRL_SECF_Msk                    (0x1U << RTC_CRL_SECF_Pos)         /*!< 0x00000001 */
N#define RTC_CRL_SECF                        RTC_CRL_SECF_Msk                   /*!< Second Flag */
N#define RTC_CRL_ALRF_Pos                    (1U)                               
N#define RTC_CRL_ALRF_Msk                    (0x1U << RTC_CRL_ALRF_Pos)         /*!< 0x00000002 */
N#define RTC_CRL_ALRF                        RTC_CRL_ALRF_Msk                   /*!< Alarm Flag */
N#define RTC_CRL_OWF_Pos                     (2U)                               
N#define RTC_CRL_OWF_Msk                     (0x1U << RTC_CRL_OWF_Pos)          /*!< 0x00000004 */
N#define RTC_CRL_OWF                         RTC_CRL_OWF_Msk                    /*!< OverfloW Flag */
N#define RTC_CRL_RSF_Pos                     (3U)                               
N#define RTC_CRL_RSF_Msk                     (0x1U << RTC_CRL_RSF_Pos)          /*!< 0x00000008 */
N#define RTC_CRL_RSF                         RTC_CRL_RSF_Msk                    /*!< Registers Synchronized Flag */
N#define RTC_CRL_CNF_Pos                     (4U)                               
N#define RTC_CRL_CNF_Msk                     (0x1U << RTC_CRL_CNF_Pos)          /*!< 0x00000010 */
N#define RTC_CRL_CNF                         RTC_CRL_CNF_Msk                    /*!< Configuration Flag */
N#define RTC_CRL_RTOFF_Pos                   (5U)                               
N#define RTC_CRL_RTOFF_Msk                   (0x1U << RTC_CRL_RTOFF_Pos)        /*!< 0x00000020 */
N#define RTC_CRL_RTOFF                       RTC_CRL_RTOFF_Msk                  /*!< RTC operation OFF */
N
N/*******************  Bit definition for RTC_PRLH register  *******************/
N#define RTC_PRLH_PRL_Pos                    (0U)                               
N#define RTC_PRLH_PRL_Msk                    (0xFU << RTC_PRLH_PRL_Pos)         /*!< 0x0000000F */
N#define RTC_PRLH_PRL                        RTC_PRLH_PRL_Msk                   /*!< RTC Prescaler Reload Value High */
N
N/*******************  Bit definition for RTC_PRLL register  *******************/
N#define RTC_PRLL_PRL_Pos                    (0U)                               
N#define RTC_PRLL_PRL_Msk                    (0xFFFFU << RTC_PRLL_PRL_Pos)      /*!< 0x0000FFFF */
N#define RTC_PRLL_PRL                        RTC_PRLL_PRL_Msk                   /*!< RTC Prescaler Reload Value Low */
N
N/*******************  Bit definition for RTC_DIVH register  *******************/
N#define RTC_DIVH_RTC_DIV_Pos                (0U)                               
N#define RTC_DIVH_RTC_DIV_Msk                (0xFU << RTC_DIVH_RTC_DIV_Pos)     /*!< 0x0000000F */
N#define RTC_DIVH_RTC_DIV                    RTC_DIVH_RTC_DIV_Msk               /*!< RTC Clock Divider High */
N
N/*******************  Bit definition for RTC_DIVL register  *******************/
N#define RTC_DIVL_RTC_DIV_Pos                (0U)                               
N#define RTC_DIVL_RTC_DIV_Msk                (0xFFFFU << RTC_DIVL_RTC_DIV_Pos)  /*!< 0x0000FFFF */
N#define RTC_DIVL_RTC_DIV                    RTC_DIVL_RTC_DIV_Msk               /*!< RTC Clock Divider Low */
N
N/*******************  Bit definition for RTC_CNTH register  *******************/
N#define RTC_CNTH_RTC_CNT_Pos                (0U)                               
N#define RTC_CNTH_RTC_CNT_Msk                (0xFFFFU << RTC_CNTH_RTC_CNT_Pos)  /*!< 0x0000FFFF */
N#define RTC_CNTH_RTC_CNT                    RTC_CNTH_RTC_CNT_Msk               /*!< RTC Counter High */
N
N/*******************  Bit definition for RTC_CNTL register  *******************/
N#define RTC_CNTL_RTC_CNT_Pos                (0U)                               
N#define RTC_CNTL_RTC_CNT_Msk                (0xFFFFU << RTC_CNTL_RTC_CNT_Pos)  /*!< 0x0000FFFF */
N#define RTC_CNTL_RTC_CNT                    RTC_CNTL_RTC_CNT_Msk               /*!< RTC Counter Low */
N
N/*******************  Bit definition for RTC_ALRH register  *******************/
N#define RTC_ALRH_RTC_ALR_Pos                (0U)                               
N#define RTC_ALRH_RTC_ALR_Msk                (0xFFFFU << RTC_ALRH_RTC_ALR_Pos)  /*!< 0x0000FFFF */
N#define RTC_ALRH_RTC_ALR                    RTC_ALRH_RTC_ALR_Msk               /*!< RTC Alarm High */
N
N/*******************  Bit definition for RTC_ALRL register  *******************/
N#define RTC_ALRL_RTC_ALR_Pos                (0U)                               
N#define RTC_ALRL_RTC_ALR_Msk                (0xFFFFU << RTC_ALRL_RTC_ALR_Pos)  /*!< 0x0000FFFF */
N#define RTC_ALRL_RTC_ALR                    RTC_ALRL_RTC_ALR_Msk               /*!< RTC Alarm Low */
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Independent WATCHDOG (IWDG)                         */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for IWDG_KR register  ********************/
N#define IWDG_KR_KEY_Pos                     (0U)                               
N#define IWDG_KR_KEY_Msk                     (0xFFFFU << IWDG_KR_KEY_Pos)       /*!< 0x0000FFFF */
N#define IWDG_KR_KEY                         IWDG_KR_KEY_Msk                    /*!< Key value (write only, read 0000h) */
N
N/*******************  Bit definition for IWDG_PR register  ********************/
N#define IWDG_PR_PR_Pos                      (0U)                               
N#define IWDG_PR_PR_Msk                      (0x7U << IWDG_PR_PR_Pos)           /*!< 0x00000007 */
N#define IWDG_PR_PR                          IWDG_PR_PR_Msk                     /*!< PR[2:0] (Prescaler divider) */
N#define IWDG_PR_PR_0                        (0x1U << IWDG_PR_PR_Pos)           /*!< 0x00000001 */
N#define IWDG_PR_PR_1                        (0x2U << IWDG_PR_PR_Pos)           /*!< 0x00000002 */
N#define IWDG_PR_PR_2                        (0x4U << IWDG_PR_PR_Pos)           /*!< 0x00000004 */
N
N/*******************  Bit definition for IWDG_RLR register  *******************/
N#define IWDG_RLR_RL_Pos                     (0U)                               
N#define IWDG_RLR_RL_Msk                     (0xFFFU << IWDG_RLR_RL_Pos)        /*!< 0x00000FFF */
N#define IWDG_RLR_RL                         IWDG_RLR_RL_Msk                    /*!< Watchdog counter reload value */
N
N/*******************  Bit definition for IWDG_SR register  ********************/
N#define IWDG_SR_PVU_Pos                     (0U)                               
N#define IWDG_SR_PVU_Msk                     (0x1U << IWDG_SR_PVU_Pos)          /*!< 0x00000001 */
N#define IWDG_SR_PVU                         IWDG_SR_PVU_Msk                    /*!< Watchdog prescaler value update */
N#define IWDG_SR_RVU_Pos                     (1U)                               
N#define IWDG_SR_RVU_Msk                     (0x1U << IWDG_SR_RVU_Pos)          /*!< 0x00000002 */
N#define IWDG_SR_RVU                         IWDG_SR_RVU_Msk                    /*!< Watchdog counter reload value update */
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Window WATCHDOG (WWDG)                             */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for WWDG_CR register  ********************/
N#define WWDG_CR_T_Pos                       (0U)                               
N#define WWDG_CR_T_Msk                       (0x7FU << WWDG_CR_T_Pos)           /*!< 0x0000007F */
N#define WWDG_CR_T                           WWDG_CR_T_Msk                      /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
N#define WWDG_CR_T_0                         (0x01U << WWDG_CR_T_Pos)           /*!< 0x00000001 */
N#define WWDG_CR_T_1                         (0x02U << WWDG_CR_T_Pos)           /*!< 0x00000002 */
N#define WWDG_CR_T_2                         (0x04U << WWDG_CR_T_Pos)           /*!< 0x00000004 */
N#define WWDG_CR_T_3                         (0x08U << WWDG_CR_T_Pos)           /*!< 0x00000008 */
N#define WWDG_CR_T_4                         (0x10U << WWDG_CR_T_Pos)           /*!< 0x00000010 */
N#define WWDG_CR_T_5                         (0x20U << WWDG_CR_T_Pos)           /*!< 0x00000020 */
N#define WWDG_CR_T_6                         (0x40U << WWDG_CR_T_Pos)           /*!< 0x00000040 */
N
N/* Legacy defines */
N#define  WWDG_CR_T0 WWDG_CR_T_0
N#define  WWDG_CR_T1 WWDG_CR_T_1
N#define  WWDG_CR_T2 WWDG_CR_T_2
N#define  WWDG_CR_T3 WWDG_CR_T_3
N#define  WWDG_CR_T4 WWDG_CR_T_4
N#define  WWDG_CR_T5 WWDG_CR_T_5
N#define  WWDG_CR_T6 WWDG_CR_T_6
N
N#define WWDG_CR_WDGA_Pos                    (7U)                               
N#define WWDG_CR_WDGA_Msk                    (0x1U << WWDG_CR_WDGA_Pos)         /*!< 0x00000080 */
N#define WWDG_CR_WDGA                        WWDG_CR_WDGA_Msk                   /*!< Activation bit */
N
N/*******************  Bit definition for WWDG_CFR register  *******************/
N#define WWDG_CFR_W_Pos                      (0U)                               
N#define WWDG_CFR_W_Msk                      (0x7FU << WWDG_CFR_W_Pos)          /*!< 0x0000007F */
N#define WWDG_CFR_W                          WWDG_CFR_W_Msk                     /*!< W[6:0] bits (7-bit window value) */
N#define WWDG_CFR_W_0                        (0x01U << WWDG_CFR_W_Pos)          /*!< 0x00000001 */
N#define WWDG_CFR_W_1                        (0x02U << WWDG_CFR_W_Pos)          /*!< 0x00000002 */
N#define WWDG_CFR_W_2                        (0x04U << WWDG_CFR_W_Pos)          /*!< 0x00000004 */
N#define WWDG_CFR_W_3                        (0x08U << WWDG_CFR_W_Pos)          /*!< 0x00000008 */
N#define WWDG_CFR_W_4                        (0x10U << WWDG_CFR_W_Pos)          /*!< 0x00000010 */
N#define WWDG_CFR_W_5                        (0x20U << WWDG_CFR_W_Pos)          /*!< 0x00000020 */
N#define WWDG_CFR_W_6                        (0x40U << WWDG_CFR_W_Pos)          /*!< 0x00000040 */
N
N/* Legacy defines */
N#define  WWDG_CFR_W0 WWDG_CFR_W_0
N#define  WWDG_CFR_W1 WWDG_CFR_W_1
N#define  WWDG_CFR_W2 WWDG_CFR_W_2
N#define  WWDG_CFR_W3 WWDG_CFR_W_3
N#define  WWDG_CFR_W4 WWDG_CFR_W_4
N#define  WWDG_CFR_W5 WWDG_CFR_W_5
N#define  WWDG_CFR_W6 WWDG_CFR_W_6
N
N#define WWDG_CFR_WDGTB_Pos                  (7U)                               
N#define WWDG_CFR_WDGTB_Msk                  (0x3U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000180 */
N#define WWDG_CFR_WDGTB                      WWDG_CFR_WDGTB_Msk                 /*!< WDGTB[1:0] bits (Timer Base) */
N#define WWDG_CFR_WDGTB_0                    (0x1U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000080 */
N#define WWDG_CFR_WDGTB_1                    (0x2U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000100 */
N
N/* Legacy defines */
N#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
N#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
N
N#define WWDG_CFR_EWI_Pos                    (9U)                               
N#define WWDG_CFR_EWI_Msk                    (0x1U << WWDG_CFR_EWI_Pos)         /*!< 0x00000200 */
N#define WWDG_CFR_EWI                        WWDG_CFR_EWI_Msk                   /*!< Early Wakeup Interrupt */
N
N/*******************  Bit definition for WWDG_SR register  ********************/
N#define WWDG_SR_EWIF_Pos                    (0U)                               
N#define WWDG_SR_EWIF_Msk                    (0x1U << WWDG_SR_EWIF_Pos)         /*!< 0x00000001 */
N#define WWDG_SR_EWIF                        WWDG_SR_EWIF_Msk                   /*!< Early Wakeup Interrupt Flag */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                          SD host Interface                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for SDIO_POWER register  ******************/
N#define SDIO_POWER_PWRCTRL_Pos              (0U)                               
N#define SDIO_POWER_PWRCTRL_Msk              (0x3U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x00000003 */
N#define SDIO_POWER_PWRCTRL                  SDIO_POWER_PWRCTRL_Msk             /*!< PWRCTRL[1:0] bits (Power supply control bits) */
N#define SDIO_POWER_PWRCTRL_0                (0x1U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x01 */
N#define SDIO_POWER_PWRCTRL_1                (0x2U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x02 */
N
N/******************  Bit definition for SDIO_CLKCR register  ******************/
N#define SDIO_CLKCR_CLKDIV_Pos               (0U)                               
N#define SDIO_CLKCR_CLKDIV_Msk               (0xFFU << SDIO_CLKCR_CLKDIV_Pos)   /*!< 0x000000FF */
N#define SDIO_CLKCR_CLKDIV                   SDIO_CLKCR_CLKDIV_Msk              /*!< Clock divide factor */
N#define SDIO_CLKCR_CLKEN_Pos                (8U)                               
N#define SDIO_CLKCR_CLKEN_Msk                (0x1U << SDIO_CLKCR_CLKEN_Pos)     /*!< 0x00000100 */
N#define SDIO_CLKCR_CLKEN                    SDIO_CLKCR_CLKEN_Msk               /*!< Clock enable bit */
N#define SDIO_CLKCR_PWRSAV_Pos               (9U)                               
N#define SDIO_CLKCR_PWRSAV_Msk               (0x1U << SDIO_CLKCR_PWRSAV_Pos)    /*!< 0x00000200 */
N#define SDIO_CLKCR_PWRSAV                   SDIO_CLKCR_PWRSAV_Msk              /*!< Power saving configuration bit */
N#define SDIO_CLKCR_BYPASS_Pos               (10U)                              
N#define SDIO_CLKCR_BYPASS_Msk               (0x1U << SDIO_CLKCR_BYPASS_Pos)    /*!< 0x00000400 */
N#define SDIO_CLKCR_BYPASS                   SDIO_CLKCR_BYPASS_Msk              /*!< Clock divider bypass enable bit */
N
N#define SDIO_CLKCR_WIDBUS_Pos               (11U)                              
N#define SDIO_CLKCR_WIDBUS_Msk               (0x3U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x00001800 */
N#define SDIO_CLKCR_WIDBUS                   SDIO_CLKCR_WIDBUS_Msk              /*!< WIDBUS[1:0] bits (Wide bus mode enable bit) */
N#define SDIO_CLKCR_WIDBUS_0                 (0x1U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x0800 */
N#define SDIO_CLKCR_WIDBUS_1                 (0x2U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x1000 */
N
N#define SDIO_CLKCR_NEGEDGE_Pos              (13U)                              
N#define SDIO_CLKCR_NEGEDGE_Msk              (0x1U << SDIO_CLKCR_NEGEDGE_Pos)   /*!< 0x00002000 */
N#define SDIO_CLKCR_NEGEDGE                  SDIO_CLKCR_NEGEDGE_Msk             /*!< SDIO_CK dephasing selection bit */
N#define SDIO_CLKCR_HWFC_EN_Pos              (14U)                              
N#define SDIO_CLKCR_HWFC_EN_Msk              (0x1U << SDIO_CLKCR_HWFC_EN_Pos)   /*!< 0x00004000 */
N#define SDIO_CLKCR_HWFC_EN                  SDIO_CLKCR_HWFC_EN_Msk             /*!< HW Flow Control enable */
N
N/*******************  Bit definition for SDIO_ARG register  *******************/
N#define SDIO_ARG_CMDARG_Pos                 (0U)                               
N#define SDIO_ARG_CMDARG_Msk                 (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_ARG_CMDARG                     SDIO_ARG_CMDARG_Msk                /*!< Command argument */
N
N/*******************  Bit definition for SDIO_CMD register  *******************/
N#define SDIO_CMD_CMDINDEX_Pos               (0U)                               
N#define SDIO_CMD_CMDINDEX_Msk               (0x3FU << SDIO_CMD_CMDINDEX_Pos)   /*!< 0x0000003F */
N#define SDIO_CMD_CMDINDEX                   SDIO_CMD_CMDINDEX_Msk              /*!< Command Index */
N
N#define SDIO_CMD_WAITRESP_Pos               (6U)                               
N#define SDIO_CMD_WAITRESP_Msk               (0x3U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x000000C0 */
N#define SDIO_CMD_WAITRESP                   SDIO_CMD_WAITRESP_Msk              /*!< WAITRESP[1:0] bits (Wait for response bits) */
N#define SDIO_CMD_WAITRESP_0                 (0x1U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x0040 */
N#define SDIO_CMD_WAITRESP_1                 (0x2U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x0080 */
N
N#define SDIO_CMD_WAITINT_Pos                (8U)                               
N#define SDIO_CMD_WAITINT_Msk                (0x1U << SDIO_CMD_WAITINT_Pos)     /*!< 0x00000100 */
N#define SDIO_CMD_WAITINT                    SDIO_CMD_WAITINT_Msk               /*!< CPSM Waits for Interrupt Request */
N#define SDIO_CMD_WAITPEND_Pos               (9U)                               
N#define SDIO_CMD_WAITPEND_Msk               (0x1U << SDIO_CMD_WAITPEND_Pos)    /*!< 0x00000200 */
N#define SDIO_CMD_WAITPEND                   SDIO_CMD_WAITPEND_Msk              /*!< CPSM Waits for ends of data transfer (CmdPend internal signal) */
N#define SDIO_CMD_CPSMEN_Pos                 (10U)                              
N#define SDIO_CMD_CPSMEN_Msk                 (0x1U << SDIO_CMD_CPSMEN_Pos)      /*!< 0x00000400 */
N#define SDIO_CMD_CPSMEN                     SDIO_CMD_CPSMEN_Msk                /*!< Command path state machine (CPSM) Enable bit */
N#define SDIO_CMD_SDIOSUSPEND_Pos            (11U)                              
N#define SDIO_CMD_SDIOSUSPEND_Msk            (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
N#define SDIO_CMD_SDIOSUSPEND                SDIO_CMD_SDIOSUSPEND_Msk           /*!< SD I/O suspend command */
N#define SDIO_CMD_ENCMDCOMPL_Pos             (12U)                              
N#define SDIO_CMD_ENCMDCOMPL_Msk             (0x1U << SDIO_CMD_ENCMDCOMPL_Pos)  /*!< 0x00001000 */
N#define SDIO_CMD_ENCMDCOMPL                 SDIO_CMD_ENCMDCOMPL_Msk            /*!< Enable CMD completion */
N#define SDIO_CMD_NIEN_Pos                   (13U)                              
N#define SDIO_CMD_NIEN_Msk                   (0x1U << SDIO_CMD_NIEN_Pos)        /*!< 0x00002000 */
N#define SDIO_CMD_NIEN                       SDIO_CMD_NIEN_Msk                  /*!< Not Interrupt Enable */
N#define SDIO_CMD_CEATACMD_Pos               (14U)                              
N#define SDIO_CMD_CEATACMD_Msk               (0x1U << SDIO_CMD_CEATACMD_Pos)    /*!< 0x00004000 */
N#define SDIO_CMD_CEATACMD                   SDIO_CMD_CEATACMD_Msk              /*!< CE-ATA command */
N
N/*****************  Bit definition for SDIO_RESPCMD register  *****************/
N#define SDIO_RESPCMD_RESPCMD_Pos            (0U)                               
N#define SDIO_RESPCMD_RESPCMD_Msk            (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
N#define SDIO_RESPCMD_RESPCMD                SDIO_RESPCMD_RESPCMD_Msk           /*!< Response command index */
N
N/******************  Bit definition for SDIO_RESP0 register  ******************/
N#define SDIO_RESP0_CARDSTATUS0_Pos          (0U)                               
N#define SDIO_RESP0_CARDSTATUS0_Msk          (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP0_CARDSTATUS0              SDIO_RESP0_CARDSTATUS0_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP1 register  ******************/
N#define SDIO_RESP1_CARDSTATUS1_Pos          (0U)                               
N#define SDIO_RESP1_CARDSTATUS1_Msk          (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP1_CARDSTATUS1              SDIO_RESP1_CARDSTATUS1_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP2 register  ******************/
N#define SDIO_RESP2_CARDSTATUS2_Pos          (0U)                               
N#define SDIO_RESP2_CARDSTATUS2_Msk          (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP2_CARDSTATUS2              SDIO_RESP2_CARDSTATUS2_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP3 register  ******************/
N#define SDIO_RESP3_CARDSTATUS3_Pos          (0U)                               
N#define SDIO_RESP3_CARDSTATUS3_Msk          (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP3_CARDSTATUS3              SDIO_RESP3_CARDSTATUS3_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP4 register  ******************/
N#define SDIO_RESP4_CARDSTATUS4_Pos          (0U)                               
N#define SDIO_RESP4_CARDSTATUS4_Msk          (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP4_CARDSTATUS4              SDIO_RESP4_CARDSTATUS4_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_DTIMER register  *****************/
N#define SDIO_DTIMER_DATATIME_Pos            (0U)                               
N#define SDIO_DTIMER_DATATIME_Msk            (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_DTIMER_DATATIME                SDIO_DTIMER_DATATIME_Msk           /*!< Data timeout period. */
N
N/******************  Bit definition for SDIO_DLEN register  *******************/
N#define SDIO_DLEN_DATALENGTH_Pos            (0U)                               
N#define SDIO_DLEN_DATALENGTH_Msk            (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DLEN_DATALENGTH                SDIO_DLEN_DATALENGTH_Msk           /*!< Data length value */
N
N/******************  Bit definition for SDIO_DCTRL register  ******************/
N#define SDIO_DCTRL_DTEN_Pos                 (0U)                               
N#define SDIO_DCTRL_DTEN_Msk                 (0x1U << SDIO_DCTRL_DTEN_Pos)      /*!< 0x00000001 */
N#define SDIO_DCTRL_DTEN                     SDIO_DCTRL_DTEN_Msk                /*!< Data transfer enabled bit */
N#define SDIO_DCTRL_DTDIR_Pos                (1U)                               
N#define SDIO_DCTRL_DTDIR_Msk                (0x1U << SDIO_DCTRL_DTDIR_Pos)     /*!< 0x00000002 */
N#define SDIO_DCTRL_DTDIR                    SDIO_DCTRL_DTDIR_Msk               /*!< Data transfer direction selection */
N#define SDIO_DCTRL_DTMODE_Pos               (2U)                               
N#define SDIO_DCTRL_DTMODE_Msk               (0x1U << SDIO_DCTRL_DTMODE_Pos)    /*!< 0x00000004 */
N#define SDIO_DCTRL_DTMODE                   SDIO_DCTRL_DTMODE_Msk              /*!< Data transfer mode selection */
N#define SDIO_DCTRL_DMAEN_Pos                (3U)                               
N#define SDIO_DCTRL_DMAEN_Msk                (0x1U << SDIO_DCTRL_DMAEN_Pos)     /*!< 0x00000008 */
N#define SDIO_DCTRL_DMAEN                    SDIO_DCTRL_DMAEN_Msk               /*!< DMA enabled bit */
N
N#define SDIO_DCTRL_DBLOCKSIZE_Pos           (4U)                               
N#define SDIO_DCTRL_DBLOCKSIZE_Msk           (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
N#define SDIO_DCTRL_DBLOCKSIZE               SDIO_DCTRL_DBLOCKSIZE_Msk          /*!< DBLOCKSIZE[3:0] bits (Data block size) */
N#define SDIO_DCTRL_DBLOCKSIZE_0             (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
N#define SDIO_DCTRL_DBLOCKSIZE_1             (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
N#define SDIO_DCTRL_DBLOCKSIZE_2             (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
N#define SDIO_DCTRL_DBLOCKSIZE_3             (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
N
N#define SDIO_DCTRL_RWSTART_Pos              (8U)                               
N#define SDIO_DCTRL_RWSTART_Msk              (0x1U << SDIO_DCTRL_RWSTART_Pos)   /*!< 0x00000100 */
N#define SDIO_DCTRL_RWSTART                  SDIO_DCTRL_RWSTART_Msk             /*!< Read wait start */
N#define SDIO_DCTRL_RWSTOP_Pos               (9U)                               
N#define SDIO_DCTRL_RWSTOP_Msk               (0x1U << SDIO_DCTRL_RWSTOP_Pos)    /*!< 0x00000200 */
N#define SDIO_DCTRL_RWSTOP                   SDIO_DCTRL_RWSTOP_Msk              /*!< Read wait stop */
N#define SDIO_DCTRL_RWMOD_Pos                (10U)                              
N#define SDIO_DCTRL_RWMOD_Msk                (0x1U << SDIO_DCTRL_RWMOD_Pos)     /*!< 0x00000400 */
N#define SDIO_DCTRL_RWMOD                    SDIO_DCTRL_RWMOD_Msk               /*!< Read wait mode */
N#define SDIO_DCTRL_SDIOEN_Pos               (11U)                              
N#define SDIO_DCTRL_SDIOEN_Msk               (0x1U << SDIO_DCTRL_SDIOEN_Pos)    /*!< 0x00000800 */
N#define SDIO_DCTRL_SDIOEN                   SDIO_DCTRL_SDIOEN_Msk              /*!< SD I/O enable functions */
N
N/******************  Bit definition for SDIO_DCOUNT register  *****************/
N#define SDIO_DCOUNT_DATACOUNT_Pos           (0U)                               
N#define SDIO_DCOUNT_DATACOUNT_Msk           (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DCOUNT_DATACOUNT               SDIO_DCOUNT_DATACOUNT_Msk          /*!< Data count value */
N
N/******************  Bit definition for SDIO_STA register  ********************/
N#define SDIO_STA_CCRCFAIL_Pos               (0U)                               
N#define SDIO_STA_CCRCFAIL_Msk               (0x1U << SDIO_STA_CCRCFAIL_Pos)    /*!< 0x00000001 */
N#define SDIO_STA_CCRCFAIL                   SDIO_STA_CCRCFAIL_Msk              /*!< Command response received (CRC check failed) */
N#define SDIO_STA_DCRCFAIL_Pos               (1U)                               
N#define SDIO_STA_DCRCFAIL_Msk               (0x1U << SDIO_STA_DCRCFAIL_Pos)    /*!< 0x00000002 */
N#define SDIO_STA_DCRCFAIL                   SDIO_STA_DCRCFAIL_Msk              /*!< Data block sent/received (CRC check failed) */
N#define SDIO_STA_CTIMEOUT_Pos               (2U)                               
N#define SDIO_STA_CTIMEOUT_Msk               (0x1U << SDIO_STA_CTIMEOUT_Pos)    /*!< 0x00000004 */
N#define SDIO_STA_CTIMEOUT                   SDIO_STA_CTIMEOUT_Msk              /*!< Command response timeout */
N#define SDIO_STA_DTIMEOUT_Pos               (3U)                               
N#define SDIO_STA_DTIMEOUT_Msk               (0x1U << SDIO_STA_DTIMEOUT_Pos)    /*!< 0x00000008 */
N#define SDIO_STA_DTIMEOUT                   SDIO_STA_DTIMEOUT_Msk              /*!< Data timeout */
N#define SDIO_STA_TXUNDERR_Pos               (4U)                               
N#define SDIO_STA_TXUNDERR_Msk               (0x1U << SDIO_STA_TXUNDERR_Pos)    /*!< 0x00000010 */
N#define SDIO_STA_TXUNDERR                   SDIO_STA_TXUNDERR_Msk              /*!< Transmit FIFO underrun error */
N#define SDIO_STA_RXOVERR_Pos                (5U)                               
N#define SDIO_STA_RXOVERR_Msk                (0x1U << SDIO_STA_RXOVERR_Pos)     /*!< 0x00000020 */
N#define SDIO_STA_RXOVERR                    SDIO_STA_RXOVERR_Msk               /*!< Received FIFO overrun error */
N#define SDIO_STA_CMDREND_Pos                (6U)                               
N#define SDIO_STA_CMDREND_Msk                (0x1U << SDIO_STA_CMDREND_Pos)     /*!< 0x00000040 */
N#define SDIO_STA_CMDREND                    SDIO_STA_CMDREND_Msk               /*!< Command response received (CRC check passed) */
N#define SDIO_STA_CMDSENT_Pos                (7U)                               
N#define SDIO_STA_CMDSENT_Msk                (0x1U << SDIO_STA_CMDSENT_Pos)     /*!< 0x00000080 */
N#define SDIO_STA_CMDSENT                    SDIO_STA_CMDSENT_Msk               /*!< Command sent (no response required) */
N#define SDIO_STA_DATAEND_Pos                (8U)                               
N#define SDIO_STA_DATAEND_Msk                (0x1U << SDIO_STA_DATAEND_Pos)     /*!< 0x00000100 */
N#define SDIO_STA_DATAEND                    SDIO_STA_DATAEND_Msk               /*!< Data end (data counter, SDIDCOUNT, is zero) */
N#define SDIO_STA_STBITERR_Pos               (9U)                               
N#define SDIO_STA_STBITERR_Msk               (0x1U << SDIO_STA_STBITERR_Pos)    /*!< 0x00000200 */
N#define SDIO_STA_STBITERR                   SDIO_STA_STBITERR_Msk              /*!< Start bit not detected on all data signals in wide bus mode */
N#define SDIO_STA_DBCKEND_Pos                (10U)                              
N#define SDIO_STA_DBCKEND_Msk                (0x1U << SDIO_STA_DBCKEND_Pos)     /*!< 0x00000400 */
N#define SDIO_STA_DBCKEND                    SDIO_STA_DBCKEND_Msk               /*!< Data block sent/received (CRC check passed) */
N#define SDIO_STA_CMDACT_Pos                 (11U)                              
N#define SDIO_STA_CMDACT_Msk                 (0x1U << SDIO_STA_CMDACT_Pos)      /*!< 0x00000800 */
N#define SDIO_STA_CMDACT                     SDIO_STA_CMDACT_Msk                /*!< Command transfer in progress */
N#define SDIO_STA_TXACT_Pos                  (12U)                              
N#define SDIO_STA_TXACT_Msk                  (0x1U << SDIO_STA_TXACT_Pos)       /*!< 0x00001000 */
N#define SDIO_STA_TXACT                      SDIO_STA_TXACT_Msk                 /*!< Data transmit in progress */
N#define SDIO_STA_RXACT_Pos                  (13U)                              
N#define SDIO_STA_RXACT_Msk                  (0x1U << SDIO_STA_RXACT_Pos)       /*!< 0x00002000 */
N#define SDIO_STA_RXACT                      SDIO_STA_RXACT_Msk                 /*!< Data receive in progress */
N#define SDIO_STA_TXFIFOHE_Pos               (14U)                              
N#define SDIO_STA_TXFIFOHE_Msk               (0x1U << SDIO_STA_TXFIFOHE_Pos)    /*!< 0x00004000 */
N#define SDIO_STA_TXFIFOHE                   SDIO_STA_TXFIFOHE_Msk              /*!< Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
N#define SDIO_STA_RXFIFOHF_Pos               (15U)                              
N#define SDIO_STA_RXFIFOHF_Msk               (0x1U << SDIO_STA_RXFIFOHF_Pos)    /*!< 0x00008000 */
N#define SDIO_STA_RXFIFOHF                   SDIO_STA_RXFIFOHF_Msk              /*!< Receive FIFO Half Full: there are at least 8 words in the FIFO */
N#define SDIO_STA_TXFIFOF_Pos                (16U)                              
N#define SDIO_STA_TXFIFOF_Msk                (0x1U << SDIO_STA_TXFIFOF_Pos)     /*!< 0x00010000 */
N#define SDIO_STA_TXFIFOF                    SDIO_STA_TXFIFOF_Msk               /*!< Transmit FIFO full */
N#define SDIO_STA_RXFIFOF_Pos                (17U)                              
N#define SDIO_STA_RXFIFOF_Msk                (0x1U << SDIO_STA_RXFIFOF_Pos)     /*!< 0x00020000 */
N#define SDIO_STA_RXFIFOF                    SDIO_STA_RXFIFOF_Msk               /*!< Receive FIFO full */
N#define SDIO_STA_TXFIFOE_Pos                (18U)                              
N#define SDIO_STA_TXFIFOE_Msk                (0x1U << SDIO_STA_TXFIFOE_Pos)     /*!< 0x00040000 */
N#define SDIO_STA_TXFIFOE                    SDIO_STA_TXFIFOE_Msk               /*!< Transmit FIFO empty */
N#define SDIO_STA_RXFIFOE_Pos                (19U)                              
N#define SDIO_STA_RXFIFOE_Msk                (0x1U << SDIO_STA_RXFIFOE_Pos)     /*!< 0x00080000 */
N#define SDIO_STA_RXFIFOE                    SDIO_STA_RXFIFOE_Msk               /*!< Receive FIFO empty */
N#define SDIO_STA_TXDAVL_Pos                 (20U)                              
N#define SDIO_STA_TXDAVL_Msk                 (0x1U << SDIO_STA_TXDAVL_Pos)      /*!< 0x00100000 */
N#define SDIO_STA_TXDAVL                     SDIO_STA_TXDAVL_Msk                /*!< Data available in transmit FIFO */
N#define SDIO_STA_RXDAVL_Pos                 (21U)                              
N#define SDIO_STA_RXDAVL_Msk                 (0x1U << SDIO_STA_RXDAVL_Pos)      /*!< 0x00200000 */
N#define SDIO_STA_RXDAVL                     SDIO_STA_RXDAVL_Msk                /*!< Data available in receive FIFO */
N#define SDIO_STA_SDIOIT_Pos                 (22U)                              
N#define SDIO_STA_SDIOIT_Msk                 (0x1U << SDIO_STA_SDIOIT_Pos)      /*!< 0x00400000 */
N#define SDIO_STA_SDIOIT                     SDIO_STA_SDIOIT_Msk                /*!< SDIO interrupt received */
N#define SDIO_STA_CEATAEND_Pos               (23U)                              
N#define SDIO_STA_CEATAEND_Msk               (0x1U << SDIO_STA_CEATAEND_Pos)    /*!< 0x00800000 */
N#define SDIO_STA_CEATAEND                   SDIO_STA_CEATAEND_Msk              /*!< CE-ATA command completion signal received for CMD61 */
N
N/*******************  Bit definition for SDIO_ICR register  *******************/
N#define SDIO_ICR_CCRCFAILC_Pos              (0U)                               
N#define SDIO_ICR_CCRCFAILC_Msk              (0x1U << SDIO_ICR_CCRCFAILC_Pos)   /*!< 0x00000001 */
N#define SDIO_ICR_CCRCFAILC                  SDIO_ICR_CCRCFAILC_Msk             /*!< CCRCFAIL flag clear bit */
N#define SDIO_ICR_DCRCFAILC_Pos              (1U)                               
N#define SDIO_ICR_DCRCFAILC_Msk              (0x1U << SDIO_ICR_DCRCFAILC_Pos)   /*!< 0x00000002 */
N#define SDIO_ICR_DCRCFAILC                  SDIO_ICR_DCRCFAILC_Msk             /*!< DCRCFAIL flag clear bit */
N#define SDIO_ICR_CTIMEOUTC_Pos              (2U)                               
N#define SDIO_ICR_CTIMEOUTC_Msk              (0x1U << SDIO_ICR_CTIMEOUTC_Pos)   /*!< 0x00000004 */
N#define SDIO_ICR_CTIMEOUTC                  SDIO_ICR_CTIMEOUTC_Msk             /*!< CTIMEOUT flag clear bit */
N#define SDIO_ICR_DTIMEOUTC_Pos              (3U)                               
N#define SDIO_ICR_DTIMEOUTC_Msk              (0x1U << SDIO_ICR_DTIMEOUTC_Pos)   /*!< 0x00000008 */
N#define SDIO_ICR_DTIMEOUTC                  SDIO_ICR_DTIMEOUTC_Msk             /*!< DTIMEOUT flag clear bit */
N#define SDIO_ICR_TXUNDERRC_Pos              (4U)                               
N#define SDIO_ICR_TXUNDERRC_Msk              (0x1U << SDIO_ICR_TXUNDERRC_Pos)   /*!< 0x00000010 */
N#define SDIO_ICR_TXUNDERRC                  SDIO_ICR_TXUNDERRC_Msk             /*!< TXUNDERR flag clear bit */
N#define SDIO_ICR_RXOVERRC_Pos               (5U)                               
N#define SDIO_ICR_RXOVERRC_Msk               (0x1U << SDIO_ICR_RXOVERRC_Pos)    /*!< 0x00000020 */
N#define SDIO_ICR_RXOVERRC                   SDIO_ICR_RXOVERRC_Msk              /*!< RXOVERR flag clear bit */
N#define SDIO_ICR_CMDRENDC_Pos               (6U)                               
N#define SDIO_ICR_CMDRENDC_Msk               (0x1U << SDIO_ICR_CMDRENDC_Pos)    /*!< 0x00000040 */
N#define SDIO_ICR_CMDRENDC                   SDIO_ICR_CMDRENDC_Msk              /*!< CMDREND flag clear bit */
N#define SDIO_ICR_CMDSENTC_Pos               (7U)                               
N#define SDIO_ICR_CMDSENTC_Msk               (0x1U << SDIO_ICR_CMDSENTC_Pos)    /*!< 0x00000080 */
N#define SDIO_ICR_CMDSENTC                   SDIO_ICR_CMDSENTC_Msk              /*!< CMDSENT flag clear bit */
N#define SDIO_ICR_DATAENDC_Pos               (8U)                               
N#define SDIO_ICR_DATAENDC_Msk               (0x1U << SDIO_ICR_DATAENDC_Pos)    /*!< 0x00000100 */
N#define SDIO_ICR_DATAENDC                   SDIO_ICR_DATAENDC_Msk              /*!< DATAEND flag clear bit */
N#define SDIO_ICR_STBITERRC_Pos              (9U)                               
N#define SDIO_ICR_STBITERRC_Msk              (0x1U << SDIO_ICR_STBITERRC_Pos)   /*!< 0x00000200 */
N#define SDIO_ICR_STBITERRC                  SDIO_ICR_STBITERRC_Msk             /*!< STBITERR flag clear bit */
N#define SDIO_ICR_DBCKENDC_Pos               (10U)                              
N#define SDIO_ICR_DBCKENDC_Msk               (0x1U << SDIO_ICR_DBCKENDC_Pos)    /*!< 0x00000400 */
N#define SDIO_ICR_DBCKENDC                   SDIO_ICR_DBCKENDC_Msk              /*!< DBCKEND flag clear bit */
N#define SDIO_ICR_SDIOITC_Pos                (22U)                              
N#define SDIO_ICR_SDIOITC_Msk                (0x1U << SDIO_ICR_SDIOITC_Pos)     /*!< 0x00400000 */
N#define SDIO_ICR_SDIOITC                    SDIO_ICR_SDIOITC_Msk               /*!< SDIOIT flag clear bit */
N#define SDIO_ICR_CEATAENDC_Pos              (23U)                              
N#define SDIO_ICR_CEATAENDC_Msk              (0x1U << SDIO_ICR_CEATAENDC_Pos)   /*!< 0x00800000 */
N#define SDIO_ICR_CEATAENDC                  SDIO_ICR_CEATAENDC_Msk             /*!< CEATAEND flag clear bit */
N
N/******************  Bit definition for SDIO_MASK register  *******************/
N#define SDIO_MASK_CCRCFAILIE_Pos            (0U)                               
N#define SDIO_MASK_CCRCFAILIE_Msk            (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
N#define SDIO_MASK_CCRCFAILIE                SDIO_MASK_CCRCFAILIE_Msk           /*!< Command CRC Fail Interrupt Enable */
N#define SDIO_MASK_DCRCFAILIE_Pos            (1U)                               
N#define SDIO_MASK_DCRCFAILIE_Msk            (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
N#define SDIO_MASK_DCRCFAILIE                SDIO_MASK_DCRCFAILIE_Msk           /*!< Data CRC Fail Interrupt Enable */
N#define SDIO_MASK_CTIMEOUTIE_Pos            (2U)                               
N#define SDIO_MASK_CTIMEOUTIE_Msk            (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
N#define SDIO_MASK_CTIMEOUTIE                SDIO_MASK_CTIMEOUTIE_Msk           /*!< Command TimeOut Interrupt Enable */
N#define SDIO_MASK_DTIMEOUTIE_Pos            (3U)                               
N#define SDIO_MASK_DTIMEOUTIE_Msk            (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
N#define SDIO_MASK_DTIMEOUTIE                SDIO_MASK_DTIMEOUTIE_Msk           /*!< Data TimeOut Interrupt Enable */
N#define SDIO_MASK_TXUNDERRIE_Pos            (4U)                               
N#define SDIO_MASK_TXUNDERRIE_Msk            (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
N#define SDIO_MASK_TXUNDERRIE                SDIO_MASK_TXUNDERRIE_Msk           /*!< Tx FIFO UnderRun Error Interrupt Enable */
N#define SDIO_MASK_RXOVERRIE_Pos             (5U)                               
N#define SDIO_MASK_RXOVERRIE_Msk             (0x1U << SDIO_MASK_RXOVERRIE_Pos)  /*!< 0x00000020 */
N#define SDIO_MASK_RXOVERRIE                 SDIO_MASK_RXOVERRIE_Msk            /*!< Rx FIFO OverRun Error Interrupt Enable */
N#define SDIO_MASK_CMDRENDIE_Pos             (6U)                               
N#define SDIO_MASK_CMDRENDIE_Msk             (0x1U << SDIO_MASK_CMDRENDIE_Pos)  /*!< 0x00000040 */
N#define SDIO_MASK_CMDRENDIE                 SDIO_MASK_CMDRENDIE_Msk            /*!< Command Response Received Interrupt Enable */
N#define SDIO_MASK_CMDSENTIE_Pos             (7U)                               
N#define SDIO_MASK_CMDSENTIE_Msk             (0x1U << SDIO_MASK_CMDSENTIE_Pos)  /*!< 0x00000080 */
N#define SDIO_MASK_CMDSENTIE                 SDIO_MASK_CMDSENTIE_Msk            /*!< Command Sent Interrupt Enable */
N#define SDIO_MASK_DATAENDIE_Pos             (8U)                               
N#define SDIO_MASK_DATAENDIE_Msk             (0x1U << SDIO_MASK_DATAENDIE_Pos)  /*!< 0x00000100 */
N#define SDIO_MASK_DATAENDIE                 SDIO_MASK_DATAENDIE_Msk            /*!< Data End Interrupt Enable */
N#define SDIO_MASK_STBITERRIE_Pos            (9U)                               
N#define SDIO_MASK_STBITERRIE_Msk            (0x1U << SDIO_MASK_STBITERRIE_Pos) /*!< 0x00000200 */
N#define SDIO_MASK_STBITERRIE                SDIO_MASK_STBITERRIE_Msk           /*!< Start Bit Error Interrupt Enable */
N#define SDIO_MASK_DBCKENDIE_Pos             (10U)                              
N#define SDIO_MASK_DBCKENDIE_Msk             (0x1U << SDIO_MASK_DBCKENDIE_Pos)  /*!< 0x00000400 */
N#define SDIO_MASK_DBCKENDIE                 SDIO_MASK_DBCKENDIE_Msk            /*!< Data Block End Interrupt Enable */
N#define SDIO_MASK_CMDACTIE_Pos              (11U)                              
N#define SDIO_MASK_CMDACTIE_Msk              (0x1U << SDIO_MASK_CMDACTIE_Pos)   /*!< 0x00000800 */
N#define SDIO_MASK_CMDACTIE                  SDIO_MASK_CMDACTIE_Msk             /*!< Command Acting Interrupt Enable */
N#define SDIO_MASK_TXACTIE_Pos               (12U)                              
N#define SDIO_MASK_TXACTIE_Msk               (0x1U << SDIO_MASK_TXACTIE_Pos)    /*!< 0x00001000 */
N#define SDIO_MASK_TXACTIE                   SDIO_MASK_TXACTIE_Msk              /*!< Data Transmit Acting Interrupt Enable */
N#define SDIO_MASK_RXACTIE_Pos               (13U)                              
N#define SDIO_MASK_RXACTIE_Msk               (0x1U << SDIO_MASK_RXACTIE_Pos)    /*!< 0x00002000 */
N#define SDIO_MASK_RXACTIE                   SDIO_MASK_RXACTIE_Msk              /*!< Data receive acting interrupt enabled */
N#define SDIO_MASK_TXFIFOHEIE_Pos            (14U)                              
N#define SDIO_MASK_TXFIFOHEIE_Msk            (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
N#define SDIO_MASK_TXFIFOHEIE                SDIO_MASK_TXFIFOHEIE_Msk           /*!< Tx FIFO Half Empty interrupt Enable */
N#define SDIO_MASK_RXFIFOHFIE_Pos            (15U)                              
N#define SDIO_MASK_RXFIFOHFIE_Msk            (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
N#define SDIO_MASK_RXFIFOHFIE                SDIO_MASK_RXFIFOHFIE_Msk           /*!< Rx FIFO Half Full interrupt Enable */
N#define SDIO_MASK_TXFIFOFIE_Pos             (16U)                              
N#define SDIO_MASK_TXFIFOFIE_Msk             (0x1U << SDIO_MASK_TXFIFOFIE_Pos)  /*!< 0x00010000 */
N#define SDIO_MASK_TXFIFOFIE                 SDIO_MASK_TXFIFOFIE_Msk            /*!< Tx FIFO Full interrupt Enable */
N#define SDIO_MASK_RXFIFOFIE_Pos             (17U)                              
N#define SDIO_MASK_RXFIFOFIE_Msk             (0x1U << SDIO_MASK_RXFIFOFIE_Pos)  /*!< 0x00020000 */
N#define SDIO_MASK_RXFIFOFIE                 SDIO_MASK_RXFIFOFIE_Msk            /*!< Rx FIFO Full interrupt Enable */
N#define SDIO_MASK_TXFIFOEIE_Pos             (18U)                              
N#define SDIO_MASK_TXFIFOEIE_Msk             (0x1U << SDIO_MASK_TXFIFOEIE_Pos)  /*!< 0x00040000 */
N#define SDIO_MASK_TXFIFOEIE                 SDIO_MASK_TXFIFOEIE_Msk            /*!< Tx FIFO Empty interrupt Enable */
N#define SDIO_MASK_RXFIFOEIE_Pos             (19U)                              
N#define SDIO_MASK_RXFIFOEIE_Msk             (0x1U << SDIO_MASK_RXFIFOEIE_Pos)  /*!< 0x00080000 */
N#define SDIO_MASK_RXFIFOEIE                 SDIO_MASK_RXFIFOEIE_Msk            /*!< Rx FIFO Empty interrupt Enable */
N#define SDIO_MASK_TXDAVLIE_Pos              (20U)                              
N#define SDIO_MASK_TXDAVLIE_Msk              (0x1U << SDIO_MASK_TXDAVLIE_Pos)   /*!< 0x00100000 */
N#define SDIO_MASK_TXDAVLIE                  SDIO_MASK_TXDAVLIE_Msk             /*!< Data available in Tx FIFO interrupt Enable */
N#define SDIO_MASK_RXDAVLIE_Pos              (21U)                              
N#define SDIO_MASK_RXDAVLIE_Msk              (0x1U << SDIO_MASK_RXDAVLIE_Pos)   /*!< 0x00200000 */
N#define SDIO_MASK_RXDAVLIE                  SDIO_MASK_RXDAVLIE_Msk             /*!< Data available in Rx FIFO interrupt Enable */
N#define SDIO_MASK_SDIOITIE_Pos              (22U)                              
N#define SDIO_MASK_SDIOITIE_Msk              (0x1U << SDIO_MASK_SDIOITIE_Pos)   /*!< 0x00400000 */
N#define SDIO_MASK_SDIOITIE                  SDIO_MASK_SDIOITIE_Msk             /*!< SDIO Mode Interrupt Received interrupt Enable */
N#define SDIO_MASK_CEATAENDIE_Pos            (23U)                              
N#define SDIO_MASK_CEATAENDIE_Msk            (0x1U << SDIO_MASK_CEATAENDIE_Pos) /*!< 0x00800000 */
N#define SDIO_MASK_CEATAENDIE                SDIO_MASK_CEATAENDIE_Msk           /*!< CE-ATA command completion signal received Interrupt Enable */
N
N/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
N#define SDIO_FIFOCNT_FIFOCOUNT_Pos          (0U)                               
N#define SDIO_FIFOCNT_FIFOCOUNT_Msk          (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
N#define SDIO_FIFOCNT_FIFOCOUNT              SDIO_FIFOCNT_FIFOCOUNT_Msk         /*!< Remaining number of words to be written to or read from the FIFO */
N
N/******************  Bit definition for SDIO_FIFO register  *******************/
N#define SDIO_FIFO_FIFODATA_Pos              (0U)                               
N#define SDIO_FIFO_FIFODATA_Msk              (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_FIFO_FIFODATA                  SDIO_FIFO_FIFODATA_Msk             /*!< Receive and transmit FIFO data */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Serial Peripheral Interface                         */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for SPI_CR1 register  ********************/
N#define SPI_CR1_CPHA_Pos                    (0U)                               
N#define SPI_CR1_CPHA_Msk                    (0x1U << SPI_CR1_CPHA_Pos)         /*!< 0x00000001 */
N#define SPI_CR1_CPHA                        SPI_CR1_CPHA_Msk                   /*!< Clock Phase */
N#define SPI_CR1_CPOL_Pos                    (1U)                               
N#define SPI_CR1_CPOL_Msk                    (0x1U << SPI_CR1_CPOL_Pos)         /*!< 0x00000002 */
N#define SPI_CR1_CPOL                        SPI_CR1_CPOL_Msk                   /*!< Clock Polarity */
N#define SPI_CR1_MSTR_Pos                    (2U)                               
N#define SPI_CR1_MSTR_Msk                    (0x1U << SPI_CR1_MSTR_Pos)         /*!< 0x00000004 */
N#define SPI_CR1_MSTR                        SPI_CR1_MSTR_Msk                   /*!< Master Selection */
N
N#define SPI_CR1_BR_Pos                      (3U)                               
N#define SPI_CR1_BR_Msk                      (0x7U << SPI_CR1_BR_Pos)           /*!< 0x00000038 */
N#define SPI_CR1_BR                          SPI_CR1_BR_Msk                     /*!< BR[2:0] bits (Baud Rate Control) */
N#define SPI_CR1_BR_0                        (0x1U << SPI_CR1_BR_Pos)           /*!< 0x00000008 */
N#define SPI_CR1_BR_1                        (0x2U << SPI_CR1_BR_Pos)           /*!< 0x00000010 */
N#define SPI_CR1_BR_2                        (0x4U << SPI_CR1_BR_Pos)           /*!< 0x00000020 */
N
N#define SPI_CR1_SPE_Pos                     (6U)                               
N#define SPI_CR1_SPE_Msk                     (0x1U << SPI_CR1_SPE_Pos)          /*!< 0x00000040 */
N#define SPI_CR1_SPE                         SPI_CR1_SPE_Msk                    /*!< SPI Enable */
N#define SPI_CR1_LSBFIRST_Pos                (7U)                               
N#define SPI_CR1_LSBFIRST_Msk                (0x1U << SPI_CR1_LSBFIRST_Pos)     /*!< 0x00000080 */
N#define SPI_CR1_LSBFIRST                    SPI_CR1_LSBFIRST_Msk               /*!< Frame Format */
N#define SPI_CR1_SSI_Pos                     (8U)                               
N#define SPI_CR1_SSI_Msk                     (0x1U << SPI_CR1_SSI_Pos)          /*!< 0x00000100 */
N#define SPI_CR1_SSI                         SPI_CR1_SSI_Msk                    /*!< Internal slave select */
N#define SPI_CR1_SSM_Pos                     (9U)                               
N#define SPI_CR1_SSM_Msk                     (0x1U << SPI_CR1_SSM_Pos)          /*!< 0x00000200 */
N#define SPI_CR1_SSM                         SPI_CR1_SSM_Msk                    /*!< Software slave management */
N#define SPI_CR1_RXONLY_Pos                  (10U)                              
N#define SPI_CR1_RXONLY_Msk                  (0x1U << SPI_CR1_RXONLY_Pos)       /*!< 0x00000400 */
N#define SPI_CR1_RXONLY                      SPI_CR1_RXONLY_Msk                 /*!< Receive only */
N#define SPI_CR1_DFF_Pos                     (11U)                              
N#define SPI_CR1_DFF_Msk                     (0x1U << SPI_CR1_DFF_Pos)          /*!< 0x00000800 */
N#define SPI_CR1_DFF                         SPI_CR1_DFF_Msk                    /*!< Data Frame Format */
N#define SPI_CR1_CRCNEXT_Pos                 (12U)                              
N#define SPI_CR1_CRCNEXT_Msk                 (0x1U << SPI_CR1_CRCNEXT_Pos)      /*!< 0x00001000 */
N#define SPI_CR1_CRCNEXT                     SPI_CR1_CRCNEXT_Msk                /*!< Transmit CRC next */
N#define SPI_CR1_CRCEN_Pos                   (13U)                              
N#define SPI_CR1_CRCEN_Msk                   (0x1U << SPI_CR1_CRCEN_Pos)        /*!< 0x00002000 */
N#define SPI_CR1_CRCEN                       SPI_CR1_CRCEN_Msk                  /*!< Hardware CRC calculation enable */
N#define SPI_CR1_BIDIOE_Pos                  (14U)                              
N#define SPI_CR1_BIDIOE_Msk                  (0x1U << SPI_CR1_BIDIOE_Pos)       /*!< 0x00004000 */
N#define SPI_CR1_BIDIOE                      SPI_CR1_BIDIOE_Msk                 /*!< Output enable in bidirectional mode */
N#define SPI_CR1_BIDIMODE_Pos                (15U)                              
N#define SPI_CR1_BIDIMODE_Msk                (0x1U << SPI_CR1_BIDIMODE_Pos)     /*!< 0x00008000 */
N#define SPI_CR1_BIDIMODE                    SPI_CR1_BIDIMODE_Msk               /*!< Bidirectional data mode enable */
N
N/*******************  Bit definition for SPI_CR2 register  ********************/
N#define SPI_CR2_RXDMAEN_Pos                 (0U)                               
N#define SPI_CR2_RXDMAEN_Msk                 (0x1U << SPI_CR2_RXDMAEN_Pos)      /*!< 0x00000001 */
N#define SPI_CR2_RXDMAEN                     SPI_CR2_RXDMAEN_Msk                /*!< Rx Buffer DMA Enable */
N#define SPI_CR2_TXDMAEN_Pos                 (1U)                               
N#define SPI_CR2_TXDMAEN_Msk                 (0x1U << SPI_CR2_TXDMAEN_Pos)      /*!< 0x00000002 */
N#define SPI_CR2_TXDMAEN                     SPI_CR2_TXDMAEN_Msk                /*!< Tx Buffer DMA Enable */
N#define SPI_CR2_SSOE_Pos                    (2U)                               
N#define SPI_CR2_SSOE_Msk                    (0x1U << SPI_CR2_SSOE_Pos)         /*!< 0x00000004 */
N#define SPI_CR2_SSOE                        SPI_CR2_SSOE_Msk                   /*!< SS Output Enable */
N#define SPI_CR2_ERRIE_Pos                   (5U)                               
N#define SPI_CR2_ERRIE_Msk                   (0x1U << SPI_CR2_ERRIE_Pos)        /*!< 0x00000020 */
N#define SPI_CR2_ERRIE                       SPI_CR2_ERRIE_Msk                  /*!< Error Interrupt Enable */
N#define SPI_CR2_RXNEIE_Pos                  (6U)                               
N#define SPI_CR2_RXNEIE_Msk                  (0x1U << SPI_CR2_RXNEIE_Pos)       /*!< 0x00000040 */
N#define SPI_CR2_RXNEIE                      SPI_CR2_RXNEIE_Msk                 /*!< RX buffer Not Empty Interrupt Enable */
N#define SPI_CR2_TXEIE_Pos                   (7U)                               
N#define SPI_CR2_TXEIE_Msk                   (0x1U << SPI_CR2_TXEIE_Pos)        /*!< 0x00000080 */
N#define SPI_CR2_TXEIE                       SPI_CR2_TXEIE_Msk                  /*!< Tx buffer Empty Interrupt Enable */
N
N/********************  Bit definition for SPI_SR register  ********************/
N#define SPI_SR_RXNE_Pos                     (0U)                               
N#define SPI_SR_RXNE_Msk                     (0x1U << SPI_SR_RXNE_Pos)          /*!< 0x00000001 */
N#define SPI_SR_RXNE                         SPI_SR_RXNE_Msk                    /*!< Receive buffer Not Empty */
N#define SPI_SR_TXE_Pos                      (1U)                               
N#define SPI_SR_TXE_Msk                      (0x1U << SPI_SR_TXE_Pos)           /*!< 0x00000002 */
N#define SPI_SR_TXE                          SPI_SR_TXE_Msk                     /*!< Transmit buffer Empty */
N#define SPI_SR_CHSIDE_Pos                   (2U)                               
N#define SPI_SR_CHSIDE_Msk                   (0x1U << SPI_SR_CHSIDE_Pos)        /*!< 0x00000004 */
N#define SPI_SR_CHSIDE                       SPI_SR_CHSIDE_Msk                  /*!< Channel side */
N#define SPI_SR_UDR_Pos                      (3U)                               
N#define SPI_SR_UDR_Msk                      (0x1U << SPI_SR_UDR_Pos)           /*!< 0x00000008 */
N#define SPI_SR_UDR                          SPI_SR_UDR_Msk                     /*!< Underrun flag */
N#define SPI_SR_CRCERR_Pos                   (4U)                               
N#define SPI_SR_CRCERR_Msk                   (0x1U << SPI_SR_CRCERR_Pos)        /*!< 0x00000010 */
N#define SPI_SR_CRCERR                       SPI_SR_CRCERR_Msk                  /*!< CRC Error flag */
N#define SPI_SR_MODF_Pos                     (5U)                               
N#define SPI_SR_MODF_Msk                     (0x1U << SPI_SR_MODF_Pos)          /*!< 0x00000020 */
N#define SPI_SR_MODF                         SPI_SR_MODF_Msk                    /*!< Mode fault */
N#define SPI_SR_OVR_Pos                      (6U)                               
N#define SPI_SR_OVR_Msk                      (0x1U << SPI_SR_OVR_Pos)           /*!< 0x00000040 */
N#define SPI_SR_OVR                          SPI_SR_OVR_Msk                     /*!< Overrun flag */
N#define SPI_SR_BSY_Pos                      (7U)                               
N#define SPI_SR_BSY_Msk                      (0x1U << SPI_SR_BSY_Pos)           /*!< 0x00000080 */
N#define SPI_SR_BSY                          SPI_SR_BSY_Msk                     /*!< Busy flag */
N
N/********************  Bit definition for SPI_DR register  ********************/
N#define SPI_DR_DR_Pos                       (0U)                               
N#define SPI_DR_DR_Msk                       (0xFFFFU << SPI_DR_DR_Pos)         /*!< 0x0000FFFF */
N#define SPI_DR_DR                           SPI_DR_DR_Msk                      /*!< Data Register */
N
N/*******************  Bit definition for SPI_CRCPR register  ******************/
N#define SPI_CRCPR_CRCPOLY_Pos               (0U)                               
N#define SPI_CRCPR_CRCPOLY_Msk               (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
N#define SPI_CRCPR_CRCPOLY                   SPI_CRCPR_CRCPOLY_Msk              /*!< CRC polynomial register */
N
N/******************  Bit definition for SPI_RXCRCR register  ******************/
N#define SPI_RXCRCR_RXCRC_Pos                (0U)                               
N#define SPI_RXCRCR_RXCRC_Msk                (0xFFFFU << SPI_RXCRCR_RXCRC_Pos)  /*!< 0x0000FFFF */
N#define SPI_RXCRCR_RXCRC                    SPI_RXCRCR_RXCRC_Msk               /*!< Rx CRC Register */
N
N/******************  Bit definition for SPI_TXCRCR register  ******************/
N#define SPI_TXCRCR_TXCRC_Pos                (0U)                               
N#define SPI_TXCRCR_TXCRC_Msk                (0xFFFFU << SPI_TXCRCR_TXCRC_Pos)  /*!< 0x0000FFFF */
N#define SPI_TXCRCR_TXCRC                    SPI_TXCRCR_TXCRC_Msk               /*!< Tx CRC Register */
N
N/******************  Bit definition for SPI_I2SCFGR register  *****************/
N#define SPI_I2SCFGR_I2SMOD_Pos              (11U)                              
N#define SPI_I2SCFGR_I2SMOD_Msk              (0x1U << SPI_I2SCFGR_I2SMOD_Pos)   /*!< 0x00000800 */
N#define SPI_I2SCFGR_I2SMOD                  SPI_I2SCFGR_I2SMOD_Msk             /*!< I2S mode selection */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Inter-integrated Circuit Interface                    */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for I2C_CR1 register  ********************/
N#define I2C_CR1_PE_Pos                      (0U)                               
N#define I2C_CR1_PE_Msk                      (0x1U << I2C_CR1_PE_Pos)           /*!< 0x00000001 */
N#define I2C_CR1_PE                          I2C_CR1_PE_Msk                     /*!< Peripheral Enable */
N#define I2C_CR1_SMBUS_Pos                   (1U)                               
N#define I2C_CR1_SMBUS_Msk                   (0x1U << I2C_CR1_SMBUS_Pos)        /*!< 0x00000002 */
N#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk                  /*!< SMBus Mode */
N#define I2C_CR1_SMBTYPE_Pos                 (3U)                               
N#define I2C_CR1_SMBTYPE_Msk                 (0x1U << I2C_CR1_SMBTYPE_Pos)      /*!< 0x00000008 */
N#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk                /*!< SMBus Type */
N#define I2C_CR1_ENARP_Pos                   (4U)                               
N#define I2C_CR1_ENARP_Msk                   (0x1U << I2C_CR1_ENARP_Pos)        /*!< 0x00000010 */
N#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk                  /*!< ARP Enable */
N#define I2C_CR1_ENPEC_Pos                   (5U)                               
N#define I2C_CR1_ENPEC_Msk                   (0x1U << I2C_CR1_ENPEC_Pos)        /*!< 0x00000020 */
N#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk                  /*!< PEC Enable */
N#define I2C_CR1_ENGC_Pos                    (6U)                               
N#define I2C_CR1_ENGC_Msk                    (0x1U << I2C_CR1_ENGC_Pos)         /*!< 0x00000040 */
N#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk                   /*!< General Call Enable */
N#define I2C_CR1_NOSTRETCH_Pos               (7U)                               
N#define I2C_CR1_NOSTRETCH_Msk               (0x1U << I2C_CR1_NOSTRETCH_Pos)    /*!< 0x00000080 */
N#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk              /*!< Clock Stretching Disable (Slave mode) */
N#define I2C_CR1_START_Pos                   (8U)                               
N#define I2C_CR1_START_Msk                   (0x1U << I2C_CR1_START_Pos)        /*!< 0x00000100 */
N#define I2C_CR1_START                       I2C_CR1_START_Msk                  /*!< Start Generation */
N#define I2C_CR1_STOP_Pos                    (9U)                               
N#define I2C_CR1_STOP_Msk                    (0x1U << I2C_CR1_STOP_Pos)         /*!< 0x00000200 */
N#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk                   /*!< Stop Generation */
N#define I2C_CR1_ACK_Pos                     (10U)                              
N#define I2C_CR1_ACK_Msk                     (0x1U << I2C_CR1_ACK_Pos)          /*!< 0x00000400 */
N#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk                    /*!< Acknowledge Enable */
N#define I2C_CR1_POS_Pos                     (11U)                              
N#define I2C_CR1_POS_Msk                     (0x1U << I2C_CR1_POS_Pos)          /*!< 0x00000800 */
N#define I2C_CR1_POS                         I2C_CR1_POS_Msk                    /*!< Acknowledge/PEC Position (for data reception) */
N#define I2C_CR1_PEC_Pos                     (12U)                              
N#define I2C_CR1_PEC_Msk                     (0x1U << I2C_CR1_PEC_Pos)          /*!< 0x00001000 */
N#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk                    /*!< Packet Error Checking */
N#define I2C_CR1_ALERT_Pos                   (13U)                              
N#define I2C_CR1_ALERT_Msk                   (0x1U << I2C_CR1_ALERT_Pos)        /*!< 0x00002000 */
N#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk                  /*!< SMBus Alert */
N#define I2C_CR1_SWRST_Pos                   (15U)                              
N#define I2C_CR1_SWRST_Msk                   (0x1U << I2C_CR1_SWRST_Pos)        /*!< 0x00008000 */
N#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk                  /*!< Software Reset */
N
N/*******************  Bit definition for I2C_CR2 register  ********************/
N#define I2C_CR2_FREQ_Pos                    (0U)                               
N#define I2C_CR2_FREQ_Msk                    (0x3FU << I2C_CR2_FREQ_Pos)        /*!< 0x0000003F */
N#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk                   /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */
N#define I2C_CR2_FREQ_0                      (0x01U << I2C_CR2_FREQ_Pos)        /*!< 0x00000001 */
N#define I2C_CR2_FREQ_1                      (0x02U << I2C_CR2_FREQ_Pos)        /*!< 0x00000002 */
N#define I2C_CR2_FREQ_2                      (0x04U << I2C_CR2_FREQ_Pos)        /*!< 0x00000004 */
N#define I2C_CR2_FREQ_3                      (0x08U << I2C_CR2_FREQ_Pos)        /*!< 0x00000008 */
N#define I2C_CR2_FREQ_4                      (0x10U << I2C_CR2_FREQ_Pos)        /*!< 0x00000010 */
N#define I2C_CR2_FREQ_5                      (0x20U << I2C_CR2_FREQ_Pos)        /*!< 0x00000020 */
N
N#define I2C_CR2_ITERREN_Pos                 (8U)                               
N#define I2C_CR2_ITERREN_Msk                 (0x1U << I2C_CR2_ITERREN_Pos)      /*!< 0x00000100 */
N#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk                /*!< Error Interrupt Enable */
N#define I2C_CR2_ITEVTEN_Pos                 (9U)                               
N#define I2C_CR2_ITEVTEN_Msk                 (0x1U << I2C_CR2_ITEVTEN_Pos)      /*!< 0x00000200 */
N#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk                /*!< Event Interrupt Enable */
N#define I2C_CR2_ITBUFEN_Pos                 (10U)                              
N#define I2C_CR2_ITBUFEN_Msk                 (0x1U << I2C_CR2_ITBUFEN_Pos)      /*!< 0x00000400 */
N#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk                /*!< Buffer Interrupt Enable */
N#define I2C_CR2_DMAEN_Pos                   (11U)                              
N#define I2C_CR2_DMAEN_Msk                   (0x1U << I2C_CR2_DMAEN_Pos)        /*!< 0x00000800 */
N#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk                  /*!< DMA Requests Enable */
N#define I2C_CR2_LAST_Pos                    (12U)                              
N#define I2C_CR2_LAST_Msk                    (0x1U << I2C_CR2_LAST_Pos)         /*!< 0x00001000 */
N#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk                   /*!< DMA Last Transfer */
N
N/*******************  Bit definition for I2C_OAR1 register  *******************/
N#define I2C_OAR1_ADD1_7                     ((uint32_t)0x000000FE)             /*!< Interface Address */
N#define I2C_OAR1_ADD8_9                     ((uint32_t)0x00000300)             /*!< Interface Address */
N
N#define I2C_OAR1_ADD0_Pos                   (0U)                               
N#define I2C_OAR1_ADD0_Msk                   (0x1U << I2C_OAR1_ADD0_Pos)        /*!< 0x00000001 */
N#define I2C_OAR1_ADD0                       I2C_OAR1_ADD0_Msk                  /*!< Bit 0 */
N#define I2C_OAR1_ADD1_Pos                   (1U)                               
N#define I2C_OAR1_ADD1_Msk                   (0x1U << I2C_OAR1_ADD1_Pos)        /*!< 0x00000002 */
N#define I2C_OAR1_ADD1                       I2C_OAR1_ADD1_Msk                  /*!< Bit 1 */
N#define I2C_OAR1_ADD2_Pos                   (2U)                               
N#define I2C_OAR1_ADD2_Msk                   (0x1U << I2C_OAR1_ADD2_Pos)        /*!< 0x00000004 */
N#define I2C_OAR1_ADD2                       I2C_OAR1_ADD2_Msk                  /*!< Bit 2 */
N#define I2C_OAR1_ADD3_Pos                   (3U)                               
N#define I2C_OAR1_ADD3_Msk                   (0x1U << I2C_OAR1_ADD3_Pos)        /*!< 0x00000008 */
N#define I2C_OAR1_ADD3                       I2C_OAR1_ADD3_Msk                  /*!< Bit 3 */
N#define I2C_OAR1_ADD4_Pos                   (4U)                               
N#define I2C_OAR1_ADD4_Msk                   (0x1U << I2C_OAR1_ADD4_Pos)        /*!< 0x00000010 */
N#define I2C_OAR1_ADD4                       I2C_OAR1_ADD4_Msk                  /*!< Bit 4 */
N#define I2C_OAR1_ADD5_Pos                   (5U)                               
N#define I2C_OAR1_ADD5_Msk                   (0x1U << I2C_OAR1_ADD5_Pos)        /*!< 0x00000020 */
N#define I2C_OAR1_ADD5                       I2C_OAR1_ADD5_Msk                  /*!< Bit 5 */
N#define I2C_OAR1_ADD6_Pos                   (6U)                               
N#define I2C_OAR1_ADD6_Msk                   (0x1U << I2C_OAR1_ADD6_Pos)        /*!< 0x00000040 */
N#define I2C_OAR1_ADD6                       I2C_OAR1_ADD6_Msk                  /*!< Bit 6 */
N#define I2C_OAR1_ADD7_Pos                   (7U)                               
N#define I2C_OAR1_ADD7_Msk                   (0x1U << I2C_OAR1_ADD7_Pos)        /*!< 0x00000080 */
N#define I2C_OAR1_ADD7                       I2C_OAR1_ADD7_Msk                  /*!< Bit 7 */
N#define I2C_OAR1_ADD8_Pos                   (8U)                               
N#define I2C_OAR1_ADD8_Msk                   (0x1U << I2C_OAR1_ADD8_Pos)        /*!< 0x00000100 */
N#define I2C_OAR1_ADD8                       I2C_OAR1_ADD8_Msk                  /*!< Bit 8 */
N#define I2C_OAR1_ADD9_Pos                   (9U)                               
N#define I2C_OAR1_ADD9_Msk                   (0x1U << I2C_OAR1_ADD9_Pos)        /*!< 0x00000200 */
N#define I2C_OAR1_ADD9                       I2C_OAR1_ADD9_Msk                  /*!< Bit 9 */
N
N#define I2C_OAR1_ADDMODE_Pos                (15U)                              
N#define I2C_OAR1_ADDMODE_Msk                (0x1U << I2C_OAR1_ADDMODE_Pos)     /*!< 0x00008000 */
N#define I2C_OAR1_ADDMODE                    I2C_OAR1_ADDMODE_Msk               /*!< Addressing Mode (Slave mode) */
N
N/*******************  Bit definition for I2C_OAR2 register  *******************/
N#define I2C_OAR2_ENDUAL_Pos                 (0U)                               
N#define I2C_OAR2_ENDUAL_Msk                 (0x1U << I2C_OAR2_ENDUAL_Pos)      /*!< 0x00000001 */
N#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                /*!< Dual addressing mode enable */
N#define I2C_OAR2_ADD2_Pos                   (1U)                               
N#define I2C_OAR2_ADD2_Msk                   (0x7FU << I2C_OAR2_ADD2_Pos)       /*!< 0x000000FE */
N#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                  /*!< Interface address */
N
N/*******************  Bit definition for I2C_SR1 register  ********************/
N#define I2C_SR1_SB_Pos                      (0U)                               
N#define I2C_SR1_SB_Msk                      (0x1U << I2C_SR1_SB_Pos)           /*!< 0x00000001 */
N#define I2C_SR1_SB                          I2C_SR1_SB_Msk                     /*!< Start Bit (Master mode) */
N#define I2C_SR1_ADDR_Pos                    (1U)                               
N#define I2C_SR1_ADDR_Msk                    (0x1U << I2C_SR1_ADDR_Pos)         /*!< 0x00000002 */
N#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                   /*!< Address sent (master mode)/matched (slave mode) */
N#define I2C_SR1_BTF_Pos                     (2U)                               
N#define I2C_SR1_BTF_Msk                     (0x1U << I2C_SR1_BTF_Pos)          /*!< 0x00000004 */
N#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                    /*!< Byte Transfer Finished */
N#define I2C_SR1_ADD10_Pos                   (3U)                               
N#define I2C_SR1_ADD10_Msk                   (0x1U << I2C_SR1_ADD10_Pos)        /*!< 0x00000008 */
N#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                  /*!< 10-bit header sent (Master mode) */
N#define I2C_SR1_STOPF_Pos                   (4U)                               
N#define I2C_SR1_STOPF_Msk                   (0x1U << I2C_SR1_STOPF_Pos)        /*!< 0x00000010 */
N#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                  /*!< Stop detection (Slave mode) */
N#define I2C_SR1_RXNE_Pos                    (6U)                               
N#define I2C_SR1_RXNE_Msk                    (0x1U << I2C_SR1_RXNE_Pos)         /*!< 0x00000040 */
N#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                   /*!< Data Register not Empty (receivers) */
N#define I2C_SR1_TXE_Pos                     (7U)                               
N#define I2C_SR1_TXE_Msk                     (0x1U << I2C_SR1_TXE_Pos)          /*!< 0x00000080 */
N#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                    /*!< Data Register Empty (transmitters) */
N#define I2C_SR1_BERR_Pos                    (8U)                               
N#define I2C_SR1_BERR_Msk                    (0x1U << I2C_SR1_BERR_Pos)         /*!< 0x00000100 */
N#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                   /*!< Bus Error */
N#define I2C_SR1_ARLO_Pos                    (9U)                               
N#define I2C_SR1_ARLO_Msk                    (0x1U << I2C_SR1_ARLO_Pos)         /*!< 0x00000200 */
N#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                   /*!< Arbitration Lost (master mode) */
N#define I2C_SR1_AF_Pos                      (10U)                              
N#define I2C_SR1_AF_Msk                      (0x1U << I2C_SR1_AF_Pos)           /*!< 0x00000400 */
N#define I2C_SR1_AF                          I2C_SR1_AF_Msk                     /*!< Acknowledge Failure */
N#define I2C_SR1_OVR_Pos                     (11U)                              
N#define I2C_SR1_OVR_Msk                     (0x1U << I2C_SR1_OVR_Pos)          /*!< 0x00000800 */
N#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                    /*!< Overrun/Underrun */
N#define I2C_SR1_PECERR_Pos                  (12U)                              
N#define I2C_SR1_PECERR_Msk                  (0x1U << I2C_SR1_PECERR_Pos)       /*!< 0x00001000 */
N#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                 /*!< PEC Error in reception */
N#define I2C_SR1_TIMEOUT_Pos                 (14U)                              
N#define I2C_SR1_TIMEOUT_Msk                 (0x1U << I2C_SR1_TIMEOUT_Pos)      /*!< 0x00004000 */
N#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                /*!< Timeout or Tlow Error */
N#define I2C_SR1_SMBALERT_Pos                (15U)                              
N#define I2C_SR1_SMBALERT_Msk                (0x1U << I2C_SR1_SMBALERT_Pos)     /*!< 0x00008000 */
N#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk               /*!< SMBus Alert */
N
N/*******************  Bit definition for I2C_SR2 register  ********************/
N#define I2C_SR2_MSL_Pos                     (0U)                               
N#define I2C_SR2_MSL_Msk                     (0x1U << I2C_SR2_MSL_Pos)          /*!< 0x00000001 */
N#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                    /*!< Master/Slave */
N#define I2C_SR2_BUSY_Pos                    (1U)                               
N#define I2C_SR2_BUSY_Msk                    (0x1U << I2C_SR2_BUSY_Pos)         /*!< 0x00000002 */
N#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                   /*!< Bus Busy */
N#define I2C_SR2_TRA_Pos                     (2U)                               
N#define I2C_SR2_TRA_Msk                     (0x1U << I2C_SR2_TRA_Pos)          /*!< 0x00000004 */
N#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                    /*!< Transmitter/Receiver */
N#define I2C_SR2_GENCALL_Pos                 (4U)                               
N#define I2C_SR2_GENCALL_Msk                 (0x1U << I2C_SR2_GENCALL_Pos)      /*!< 0x00000010 */
N#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                /*!< General Call Address (Slave mode) */
N#define I2C_SR2_SMBDEFAULT_Pos              (5U)                               
N#define I2C_SR2_SMBDEFAULT_Msk              (0x1U << I2C_SR2_SMBDEFAULT_Pos)   /*!< 0x00000020 */
N#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk             /*!< SMBus Device Default Address (Slave mode) */
N#define I2C_SR2_SMBHOST_Pos                 (6U)                               
N#define I2C_SR2_SMBHOST_Msk                 (0x1U << I2C_SR2_SMBHOST_Pos)      /*!< 0x00000040 */
N#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                /*!< SMBus Host Header (Slave mode) */
N#define I2C_SR2_DUALF_Pos                   (7U)                               
N#define I2C_SR2_DUALF_Msk                   (0x1U << I2C_SR2_DUALF_Pos)        /*!< 0x00000080 */
N#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                  /*!< Dual Flag (Slave mode) */
N#define I2C_SR2_PEC_Pos                     (8U)                               
N#define I2C_SR2_PEC_Msk                     (0xFFU << I2C_SR2_PEC_Pos)         /*!< 0x0000FF00 */
N#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                    /*!< Packet Error Checking Register */
N
N/*******************  Bit definition for I2C_CCR register  ********************/
N#define I2C_CCR_CCR_Pos                     (0U)                               
N#define I2C_CCR_CCR_Msk                     (0xFFFU << I2C_CCR_CCR_Pos)        /*!< 0x00000FFF */
N#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                    /*!< Clock Control Register in Fast/Standard mode (Master mode) */
N#define I2C_CCR_DUTY_Pos                    (14U)                              
N#define I2C_CCR_DUTY_Msk                    (0x1U << I2C_CCR_DUTY_Pos)         /*!< 0x00004000 */
N#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                   /*!< Fast Mode Duty Cycle */
N#define I2C_CCR_FS_Pos                      (15U)                              
N#define I2C_CCR_FS_Msk                      (0x1U << I2C_CCR_FS_Pos)           /*!< 0x00008000 */
N#define I2C_CCR_FS                          I2C_CCR_FS_Msk                     /*!< I2C Master Mode Selection */
N
N/******************  Bit definition for I2C_TRISE register  *******************/
N#define I2C_TRISE_TRISE_Pos                 (0U)                               
N#define I2C_TRISE_TRISE_Msk                 (0x3FU << I2C_TRISE_TRISE_Pos)     /*!< 0x0000003F */
N#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */
N
N/******************************************************************************/
N/*                                                                            */
N/*         Universal Synchronous Asynchronous Receiver Transmitter            */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for USART_SR register  *******************/
N#define USART_SR_PE_Pos                     (0U)                               
N#define USART_SR_PE_Msk                     (0x1U << USART_SR_PE_Pos)          /*!< 0x00000001 */
N#define USART_SR_PE                         USART_SR_PE_Msk                    /*!< Parity Error */
N#define USART_SR_FE_Pos                     (1U)                               
N#define USART_SR_FE_Msk                     (0x1U << USART_SR_FE_Pos)          /*!< 0x00000002 */
N#define USART_SR_FE                         USART_SR_FE_Msk                    /*!< Framing Error */
N#define USART_SR_NE_Pos                     (2U)                               
N#define USART_SR_NE_Msk                     (0x1U << USART_SR_NE_Pos)          /*!< 0x00000004 */
N#define USART_SR_NE                         USART_SR_NE_Msk                    /*!< Noise Error Flag */
N#define USART_SR_ORE_Pos                    (3U)                               
N#define USART_SR_ORE_Msk                    (0x1U << USART_SR_ORE_Pos)         /*!< 0x00000008 */
N#define USART_SR_ORE                        USART_SR_ORE_Msk                   /*!< OverRun Error */
N#define USART_SR_IDLE_Pos                   (4U)                               
N#define USART_SR_IDLE_Msk                   (0x1U << USART_SR_IDLE_Pos)        /*!< 0x00000010 */
N#define USART_SR_IDLE                       USART_SR_IDLE_Msk                  /*!< IDLE line detected */
N#define USART_SR_RXNE_Pos                   (5U)                               
N#define USART_SR_RXNE_Msk                   (0x1U << USART_SR_RXNE_Pos)        /*!< 0x00000020 */
N#define USART_SR_RXNE                       USART_SR_RXNE_Msk                  /*!< Read Data Register Not Empty */
N#define USART_SR_TC_Pos                     (6U)                               
N#define USART_SR_TC_Msk                     (0x1U << USART_SR_TC_Pos)          /*!< 0x00000040 */
N#define USART_SR_TC                         USART_SR_TC_Msk                    /*!< Transmission Complete */
N#define USART_SR_TXE_Pos                    (7U)                               
N#define USART_SR_TXE_Msk                    (0x1U << USART_SR_TXE_Pos)         /*!< 0x00000080 */
N#define USART_SR_TXE                        USART_SR_TXE_Msk                   /*!< Transmit Data Register Empty */
N#define USART_SR_LBD_Pos                    (8U)                               
N#define USART_SR_LBD_Msk                    (0x1U << USART_SR_LBD_Pos)         /*!< 0x00000100 */
N#define USART_SR_LBD                        USART_SR_LBD_Msk                   /*!< LIN Break Detection Flag */
N#define USART_SR_CTS_Pos                    (9U)                               
N#define USART_SR_CTS_Msk                    (0x1U << USART_SR_CTS_Pos)         /*!< 0x00000200 */
N#define USART_SR_CTS                        USART_SR_CTS_Msk                   /*!< CTS Flag */
N
N/*******************  Bit definition for USART_DR register  *******************/
N#define USART_DR_DR_Pos                     (0U)                               
N#define USART_DR_DR_Msk                     (0x1FFU << USART_DR_DR_Pos)        /*!< 0x000001FF */
N#define USART_DR_DR                         USART_DR_DR_Msk                    /*!< Data value */
N
N/******************  Bit definition for USART_BRR register  *******************/
N#define USART_BRR_DIV_Fraction_Pos          (0U)                               
N#define USART_BRR_DIV_Fraction_Msk          (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
N#define USART_BRR_DIV_Fraction              USART_BRR_DIV_Fraction_Msk         /*!< Fraction of USARTDIV */
N#define USART_BRR_DIV_Mantissa_Pos          (4U)                               
N#define USART_BRR_DIV_Mantissa_Msk          (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
N#define USART_BRR_DIV_Mantissa              USART_BRR_DIV_Mantissa_Msk         /*!< Mantissa of USARTDIV */
N
N/******************  Bit definition for USART_CR1 register  *******************/
N#define USART_CR1_SBK_Pos                   (0U)                               
N#define USART_CR1_SBK_Msk                   (0x1U << USART_CR1_SBK_Pos)        /*!< 0x00000001 */
N#define USART_CR1_SBK                       USART_CR1_SBK_Msk                  /*!< Send Break */
N#define USART_CR1_RWU_Pos                   (1U)                               
N#define USART_CR1_RWU_Msk                   (0x1U << USART_CR1_RWU_Pos)        /*!< 0x00000002 */
N#define USART_CR1_RWU                       USART_CR1_RWU_Msk                  /*!< Receiver wakeup */
N#define USART_CR1_RE_Pos                    (2U)                               
N#define USART_CR1_RE_Msk                    (0x1U << USART_CR1_RE_Pos)         /*!< 0x00000004 */
N#define USART_CR1_RE                        USART_CR1_RE_Msk                   /*!< Receiver Enable */
N#define USART_CR1_TE_Pos                    (3U)                               
N#define USART_CR1_TE_Msk                    (0x1U << USART_CR1_TE_Pos)         /*!< 0x00000008 */
N#define USART_CR1_TE                        USART_CR1_TE_Msk                   /*!< Transmitter Enable */
N#define USART_CR1_IDLEIE_Pos                (4U)                               
N#define USART_CR1_IDLEIE_Msk                (0x1U << USART_CR1_IDLEIE_Pos)     /*!< 0x00000010 */
N#define USART_CR1_IDLEIE                    USART_CR1_IDLEIE_Msk               /*!< IDLE Interrupt Enable */
N#define USART_CR1_RXNEIE_Pos                (5U)                               
N#define USART_CR1_RXNEIE_Msk                (0x1U << USART_CR1_RXNEIE_Pos)     /*!< 0x00000020 */
N#define USART_CR1_RXNEIE                    USART_CR1_RXNEIE_Msk               /*!< RXNE Interrupt Enable */
N#define USART_CR1_TCIE_Pos                  (6U)                               
N#define USART_CR1_TCIE_Msk                  (0x1U << USART_CR1_TCIE_Pos)       /*!< 0x00000040 */
N#define USART_CR1_TCIE                      USART_CR1_TCIE_Msk                 /*!< Transmission Complete Interrupt Enable */
N#define USART_CR1_TXEIE_Pos                 (7U)                               
N#define USART_CR1_TXEIE_Msk                 (0x1U << USART_CR1_TXEIE_Pos)      /*!< 0x00000080 */
N#define USART_CR1_TXEIE                     USART_CR1_TXEIE_Msk                /*!< PE Interrupt Enable */
N#define USART_CR1_PEIE_Pos                  (8U)                               
N#define USART_CR1_PEIE_Msk                  (0x1U << USART_CR1_PEIE_Pos)       /*!< 0x00000100 */
N#define USART_CR1_PEIE                      USART_CR1_PEIE_Msk                 /*!< PE Interrupt Enable */
N#define USART_CR1_PS_Pos                    (9U)                               
N#define USART_CR1_PS_Msk                    (0x1U << USART_CR1_PS_Pos)         /*!< 0x00000200 */
N#define USART_CR1_PS                        USART_CR1_PS_Msk                   /*!< Parity Selection */
N#define USART_CR1_PCE_Pos                   (10U)                              
N#define USART_CR1_PCE_Msk                   (0x1U << USART_CR1_PCE_Pos)        /*!< 0x00000400 */
N#define USART_CR1_PCE                       USART_CR1_PCE_Msk                  /*!< Parity Control Enable */
N#define USART_CR1_WAKE_Pos                  (11U)                              
N#define USART_CR1_WAKE_Msk                  (0x1U << USART_CR1_WAKE_Pos)       /*!< 0x00000800 */
N#define USART_CR1_WAKE                      USART_CR1_WAKE_Msk                 /*!< Wakeup method */
N#define USART_CR1_M_Pos                     (12U)                              
N#define USART_CR1_M_Msk                     (0x1U << USART_CR1_M_Pos)          /*!< 0x00001000 */
N#define USART_CR1_M                         USART_CR1_M_Msk                    /*!< Word length */
N#define USART_CR1_UE_Pos                    (13U)                              
N#define USART_CR1_UE_Msk                    (0x1U << USART_CR1_UE_Pos)         /*!< 0x00002000 */
N#define USART_CR1_UE                        USART_CR1_UE_Msk                   /*!< USART Enable */
N
N/******************  Bit definition for USART_CR2 register  *******************/
N#define USART_CR2_ADD_Pos                   (0U)                               
N#define USART_CR2_ADD_Msk                   (0xFU << USART_CR2_ADD_Pos)        /*!< 0x0000000F */
N#define USART_CR2_ADD                       USART_CR2_ADD_Msk                  /*!< Address of the USART node */
N#define USART_CR2_LBDL_Pos                  (5U)                               
N#define USART_CR2_LBDL_Msk                  (0x1U << USART_CR2_LBDL_Pos)       /*!< 0x00000020 */
N#define USART_CR2_LBDL                      USART_CR2_LBDL_Msk                 /*!< LIN Break Detection Length */
N#define USART_CR2_LBDIE_Pos                 (6U)                               
N#define USART_CR2_LBDIE_Msk                 (0x1U << USART_CR2_LBDIE_Pos)      /*!< 0x00000040 */
N#define USART_CR2_LBDIE                     USART_CR2_LBDIE_Msk                /*!< LIN Break Detection Interrupt Enable */
N#define USART_CR2_LBCL_Pos                  (8U)                               
N#define USART_CR2_LBCL_Msk                  (0x1U << USART_CR2_LBCL_Pos)       /*!< 0x00000100 */
N#define USART_CR2_LBCL                      USART_CR2_LBCL_Msk                 /*!< Last Bit Clock pulse */
N#define USART_CR2_CPHA_Pos                  (9U)                               
N#define USART_CR2_CPHA_Msk                  (0x1U << USART_CR2_CPHA_Pos)       /*!< 0x00000200 */
N#define USART_CR2_CPHA                      USART_CR2_CPHA_Msk                 /*!< Clock Phase */
N#define USART_CR2_CPOL_Pos                  (10U)                              
N#define USART_CR2_CPOL_Msk                  (0x1U << USART_CR2_CPOL_Pos)       /*!< 0x00000400 */
N#define USART_CR2_CPOL                      USART_CR2_CPOL_Msk                 /*!< Clock Polarity */
N#define USART_CR2_CLKEN_Pos                 (11U)                              
N#define USART_CR2_CLKEN_Msk                 (0x1U << USART_CR2_CLKEN_Pos)      /*!< 0x00000800 */
N#define USART_CR2_CLKEN                     USART_CR2_CLKEN_Msk                /*!< Clock Enable */
N
N#define USART_CR2_STOP_Pos                  (12U)                              
N#define USART_CR2_STOP_Msk                  (0x3U << USART_CR2_STOP_Pos)       /*!< 0x00003000 */
N#define USART_CR2_STOP                      USART_CR2_STOP_Msk                 /*!< STOP[1:0] bits (STOP bits) */
N#define USART_CR2_STOP_0                    (0x1U << USART_CR2_STOP_Pos)       /*!< 0x00001000 */
N#define USART_CR2_STOP_1                    (0x2U << USART_CR2_STOP_Pos)       /*!< 0x00002000 */
N
N#define USART_CR2_LINEN_Pos                 (14U)                              
N#define USART_CR2_LINEN_Msk                 (0x1U << USART_CR2_LINEN_Pos)      /*!< 0x00004000 */
N#define USART_CR2_LINEN                     USART_CR2_LINEN_Msk                /*!< LIN mode enable */
N
N/******************  Bit definition for USART_CR3 register  *******************/
N#define USART_CR3_EIE_Pos                   (0U)                               
N#define USART_CR3_EIE_Msk                   (0x1U << USART_CR3_EIE_Pos)        /*!< 0x00000001 */
N#define USART_CR3_EIE                       USART_CR3_EIE_Msk                  /*!< Error Interrupt Enable */
N#define USART_CR3_IREN_Pos                  (1U)                               
N#define USART_CR3_IREN_Msk                  (0x1U << USART_CR3_IREN_Pos)       /*!< 0x00000002 */
N#define USART_CR3_IREN                      USART_CR3_IREN_Msk                 /*!< IrDA mode Enable */
N#define USART_CR3_IRLP_Pos                  (2U)                               
N#define USART_CR3_IRLP_Msk                  (0x1U << USART_CR3_IRLP_Pos)       /*!< 0x00000004 */
N#define USART_CR3_IRLP                      USART_CR3_IRLP_Msk                 /*!< IrDA Low-Power */
N#define USART_CR3_HDSEL_Pos                 (3U)                               
N#define USART_CR3_HDSEL_Msk                 (0x1U << USART_CR3_HDSEL_Pos)      /*!< 0x00000008 */
N#define USART_CR3_HDSEL                     USART_CR3_HDSEL_Msk                /*!< Half-Duplex Selection */
N#define USART_CR3_NACK_Pos                  (4U)                               
N#define USART_CR3_NACK_Msk                  (0x1U << USART_CR3_NACK_Pos)       /*!< 0x00000010 */
N#define USART_CR3_NACK                      USART_CR3_NACK_Msk                 /*!< Smartcard NACK enable */
N#define USART_CR3_SCEN_Pos                  (5U)                               
N#define USART_CR3_SCEN_Msk                  (0x1U << USART_CR3_SCEN_Pos)       /*!< 0x00000020 */
N#define USART_CR3_SCEN                      USART_CR3_SCEN_Msk                 /*!< Smartcard mode enable */
N#define USART_CR3_DMAR_Pos                  (6U)                               
N#define USART_CR3_DMAR_Msk                  (0x1U << USART_CR3_DMAR_Pos)       /*!< 0x00000040 */
N#define USART_CR3_DMAR                      USART_CR3_DMAR_Msk                 /*!< DMA Enable Receiver */
N#define USART_CR3_DMAT_Pos                  (7U)                               
N#define USART_CR3_DMAT_Msk                  (0x1U << USART_CR3_DMAT_Pos)       /*!< 0x00000080 */
N#define USART_CR3_DMAT                      USART_CR3_DMAT_Msk                 /*!< DMA Enable Transmitter */
N#define USART_CR3_RTSE_Pos                  (8U)                               
N#define USART_CR3_RTSE_Msk                  (0x1U << USART_CR3_RTSE_Pos)       /*!< 0x00000100 */
N#define USART_CR3_RTSE                      USART_CR3_RTSE_Msk                 /*!< RTS Enable */
N#define USART_CR3_CTSE_Pos                  (9U)                               
N#define USART_CR3_CTSE_Msk                  (0x1U << USART_CR3_CTSE_Pos)       /*!< 0x00000200 */
N#define USART_CR3_CTSE                      USART_CR3_CTSE_Msk                 /*!< CTS Enable */
N#define USART_CR3_CTSIE_Pos                 (10U)                              
N#define USART_CR3_CTSIE_Msk                 (0x1U << USART_CR3_CTSIE_Pos)      /*!< 0x00000400 */
N#define USART_CR3_CTSIE                     USART_CR3_CTSIE_Msk                /*!< CTS Interrupt Enable */
N
N/******************  Bit definition for USART_GTPR register  ******************/
N#define USART_GTPR_PSC_Pos                  (0U)                               
N#define USART_GTPR_PSC_Msk                  (0xFFU << USART_GTPR_PSC_Pos)      /*!< 0x000000FF */
N#define USART_GTPR_PSC                      USART_GTPR_PSC_Msk                 /*!< PSC[7:0] bits (Prescaler value) */
N#define USART_GTPR_PSC_0                    (0x01U << USART_GTPR_PSC_Pos)      /*!< 0x00000001 */
N#define USART_GTPR_PSC_1                    (0x02U << USART_GTPR_PSC_Pos)      /*!< 0x00000002 */
N#define USART_GTPR_PSC_2                    (0x04U << USART_GTPR_PSC_Pos)      /*!< 0x00000004 */
N#define USART_GTPR_PSC_3                    (0x08U << USART_GTPR_PSC_Pos)      /*!< 0x00000008 */
N#define USART_GTPR_PSC_4                    (0x10U << USART_GTPR_PSC_Pos)      /*!< 0x00000010 */
N#define USART_GTPR_PSC_5                    (0x20U << USART_GTPR_PSC_Pos)      /*!< 0x00000020 */
N#define USART_GTPR_PSC_6                    (0x40U << USART_GTPR_PSC_Pos)      /*!< 0x00000040 */
N#define USART_GTPR_PSC_7                    (0x80U << USART_GTPR_PSC_Pos)      /*!< 0x00000080 */
N
N#define USART_GTPR_GT_Pos                   (8U)                               
N#define USART_GTPR_GT_Msk                   (0xFFU << USART_GTPR_GT_Pos)       /*!< 0x0000FF00 */
N#define USART_GTPR_GT                       USART_GTPR_GT_Msk                  /*!< Guard time value */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                 Debug MCU                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/****************  Bit definition for DBGMCU_IDCODE register  *****************/
N#define DBGMCU_IDCODE_DEV_ID_Pos            (0U)                               
N#define DBGMCU_IDCODE_DEV_ID_Msk            (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
N#define DBGMCU_IDCODE_DEV_ID                DBGMCU_IDCODE_DEV_ID_Msk           /*!< Device Identifier */
N
N#define DBGMCU_IDCODE_REV_ID_Pos            (16U)                              
N#define DBGMCU_IDCODE_REV_ID_Msk            (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
N#define DBGMCU_IDCODE_REV_ID                DBGMCU_IDCODE_REV_ID_Msk           /*!< REV_ID[15:0] bits (Revision Identifier) */
N#define DBGMCU_IDCODE_REV_ID_0              (0x0001U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */
N#define DBGMCU_IDCODE_REV_ID_1              (0x0002U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */
N#define DBGMCU_IDCODE_REV_ID_2              (0x0004U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */
N#define DBGMCU_IDCODE_REV_ID_3              (0x0008U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */
N#define DBGMCU_IDCODE_REV_ID_4              (0x0010U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */
N#define DBGMCU_IDCODE_REV_ID_5              (0x0020U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */
N#define DBGMCU_IDCODE_REV_ID_6              (0x0040U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */
N#define DBGMCU_IDCODE_REV_ID_7              (0x0080U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */
N#define DBGMCU_IDCODE_REV_ID_8              (0x0100U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */
N#define DBGMCU_IDCODE_REV_ID_9              (0x0200U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */
N#define DBGMCU_IDCODE_REV_ID_10             (0x0400U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */
N#define DBGMCU_IDCODE_REV_ID_11             (0x0800U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */
N#define DBGMCU_IDCODE_REV_ID_12             (0x1000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */
N#define DBGMCU_IDCODE_REV_ID_13             (0x2000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */
N#define DBGMCU_IDCODE_REV_ID_14             (0x4000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */
N#define DBGMCU_IDCODE_REV_ID_15             (0x8000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for DBGMCU_CR register  *******************/
N#define DBGMCU_CR_DBG_SLEEP_Pos             (0U)                               
N#define DBGMCU_CR_DBG_SLEEP_Msk             (0x1U << DBGMCU_CR_DBG_SLEEP_Pos)  /*!< 0x00000001 */
N#define DBGMCU_CR_DBG_SLEEP                 DBGMCU_CR_DBG_SLEEP_Msk            /*!< Debug Sleep Mode */
N#define DBGMCU_CR_DBG_STOP_Pos              (1U)                               
N#define DBGMCU_CR_DBG_STOP_Msk              (0x1U << DBGMCU_CR_DBG_STOP_Pos)   /*!< 0x00000002 */
N#define DBGMCU_CR_DBG_STOP                  DBGMCU_CR_DBG_STOP_Msk             /*!< Debug Stop Mode */
N#define DBGMCU_CR_DBG_STANDBY_Pos           (2U)                               
N#define DBGMCU_CR_DBG_STANDBY_Msk           (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
N#define DBGMCU_CR_DBG_STANDBY               DBGMCU_CR_DBG_STANDBY_Msk          /*!< Debug Standby mode */
N#define DBGMCU_CR_TRACE_IOEN_Pos            (5U)                               
N#define DBGMCU_CR_TRACE_IOEN_Msk            (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
N#define DBGMCU_CR_TRACE_IOEN                DBGMCU_CR_TRACE_IOEN_Msk           /*!< Trace Pin Assignment Control */
N
N#define DBGMCU_CR_TRACE_MODE_Pos            (6U)                               
N#define DBGMCU_CR_TRACE_MODE_Msk            (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
N#define DBGMCU_CR_TRACE_MODE                DBGMCU_CR_TRACE_MODE_Msk           /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
N#define DBGMCU_CR_TRACE_MODE_0              (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
N#define DBGMCU_CR_TRACE_MODE_1              (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
N
N#define DBGMCU_CR_DBG_IWDG_STOP_Pos         (8U)                               
N#define DBGMCU_CR_DBG_IWDG_STOP_Msk         (0x1U << DBGMCU_CR_DBG_IWDG_STOP_Pos) /*!< 0x00000100 */
N#define DBGMCU_CR_DBG_IWDG_STOP             DBGMCU_CR_DBG_IWDG_STOP_Msk        /*!< Debug Independent Watchdog stopped when Core is halted */
N#define DBGMCU_CR_DBG_WWDG_STOP_Pos         (9U)                               
N#define DBGMCU_CR_DBG_WWDG_STOP_Msk         (0x1U << DBGMCU_CR_DBG_WWDG_STOP_Pos) /*!< 0x00000200 */
N#define DBGMCU_CR_DBG_WWDG_STOP             DBGMCU_CR_DBG_WWDG_STOP_Msk        /*!< Debug Window Watchdog stopped when Core is halted */
N#define DBGMCU_CR_DBG_TIM2_STOP_Pos         (11U)                              
N#define DBGMCU_CR_DBG_TIM2_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM2_STOP_Pos) /*!< 0x00000800 */
N#define DBGMCU_CR_DBG_TIM2_STOP             DBGMCU_CR_DBG_TIM2_STOP_Msk        /*!< TIM2 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM3_STOP_Pos         (12U)                              
N#define DBGMCU_CR_DBG_TIM3_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM3_STOP_Pos) /*!< 0x00001000 */
N#define DBGMCU_CR_DBG_TIM3_STOP             DBGMCU_CR_DBG_TIM3_STOP_Msk        /*!< TIM3 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM4_STOP_Pos         (13U)                              
N#define DBGMCU_CR_DBG_TIM4_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM4_STOP_Pos) /*!< 0x00002000 */
N#define DBGMCU_CR_DBG_TIM4_STOP             DBGMCU_CR_DBG_TIM4_STOP_Msk        /*!< TIM4 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)                             
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00008000 */
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)                             
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00010000 */
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      FLASH and Option Bytes Registers                      */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for FLASH_ACR register  ******************/
N#define FLASH_ACR_LATENCY_Pos               (0U)                               
N#define FLASH_ACR_LATENCY_Msk               (0x7U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000007 */
N#define FLASH_ACR_LATENCY                   FLASH_ACR_LATENCY_Msk              /*!< LATENCY[2:0] bits (Latency) */
N#define FLASH_ACR_LATENCY_0                 (0x1U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000001 */
N#define FLASH_ACR_LATENCY_1                 (0x2U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000002 */
N#define FLASH_ACR_LATENCY_2                 (0x4U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000004 */
N
N#define FLASH_ACR_HLFCYA_Pos                (3U)                               
N#define FLASH_ACR_HLFCYA_Msk                (0x1U << FLASH_ACR_HLFCYA_Pos)     /*!< 0x00000008 */
N#define FLASH_ACR_HLFCYA                    FLASH_ACR_HLFCYA_Msk               /*!< Flash Half Cycle Access Enable */
N#define FLASH_ACR_PRFTBE_Pos                (4U)                               
N#define FLASH_ACR_PRFTBE_Msk                (0x1U << FLASH_ACR_PRFTBE_Pos)     /*!< 0x00000010 */
N#define FLASH_ACR_PRFTBE                    FLASH_ACR_PRFTBE_Msk               /*!< Prefetch Buffer Enable */
N#define FLASH_ACR_PRFTBS_Pos                (5U)                               
N#define FLASH_ACR_PRFTBS_Msk                (0x1U << FLASH_ACR_PRFTBS_Pos)     /*!< 0x00000020 */
N#define FLASH_ACR_PRFTBS                    FLASH_ACR_PRFTBS_Msk               /*!< Prefetch Buffer Status */
N
N/******************  Bit definition for FLASH_KEYR register  ******************/
N#define FLASH_KEYR_FKEYR_Pos                (0U)                               
N#define FLASH_KEYR_FKEYR_Msk                (0xFFFFFFFFU << FLASH_KEYR_FKEYR_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_KEYR_FKEYR                    FLASH_KEYR_FKEYR_Msk               /*!< FPEC Key */
N
N#define RDP_KEY_Pos                         (0U)                               
N#define RDP_KEY_Msk                         (0xA5U << RDP_KEY_Pos)             /*!< 0x000000A5 */
N#define RDP_KEY                             RDP_KEY_Msk                        /*!< RDP Key */
N#define FLASH_KEY1_Pos                      (0U)                               
N#define FLASH_KEY1_Msk                      (0x45670123U << FLASH_KEY1_Pos)    /*!< 0x45670123 */
N#define FLASH_KEY1                          FLASH_KEY1_Msk                     /*!< FPEC Key1 */
N#define FLASH_KEY2_Pos                      (0U)                               
N#define FLASH_KEY2_Msk                      (0xCDEF89ABU << FLASH_KEY2_Pos)    /*!< 0xCDEF89AB */
N#define FLASH_KEY2                          FLASH_KEY2_Msk                     /*!< FPEC Key2 */
N
N/*****************  Bit definition for FLASH_OPTKEYR register  ****************/
N#define FLASH_OPTKEYR_OPTKEYR_Pos           (0U)                               
N#define FLASH_OPTKEYR_OPTKEYR_Msk           (0xFFFFFFFFU << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_OPTKEYR_OPTKEYR               FLASH_OPTKEYR_OPTKEYR_Msk          /*!< Option Byte Key */
N
N#define  FLASH_OPTKEY1                       FLASH_KEY1                    /*!< Option Byte Key1 */
N#define  FLASH_OPTKEY2                       FLASH_KEY2                    /*!< Option Byte Key2 */
N
N/******************  Bit definition for FLASH_SR register  ********************/
N#define FLASH_SR_BSY_Pos                    (0U)                               
N#define FLASH_SR_BSY_Msk                    (0x1U << FLASH_SR_BSY_Pos)         /*!< 0x00000001 */
N#define FLASH_SR_BSY                        FLASH_SR_BSY_Msk                   /*!< Busy */
N#define FLASH_SR_PGERR_Pos                  (2U)                               
N#define FLASH_SR_PGERR_Msk                  (0x1U << FLASH_SR_PGERR_Pos)       /*!< 0x00000004 */
N#define FLASH_SR_PGERR                      FLASH_SR_PGERR_Msk                 /*!< Programming Error */
N#define FLASH_SR_WRPRTERR_Pos               (4U)                               
N#define FLASH_SR_WRPRTERR_Msk               (0x1U << FLASH_SR_WRPRTERR_Pos)    /*!< 0x00000010 */
N#define FLASH_SR_WRPRTERR                   FLASH_SR_WRPRTERR_Msk              /*!< Write Protection Error */
N#define FLASH_SR_EOP_Pos                    (5U)                               
N#define FLASH_SR_EOP_Msk                    (0x1U << FLASH_SR_EOP_Pos)         /*!< 0x00000020 */
N#define FLASH_SR_EOP                        FLASH_SR_EOP_Msk                   /*!< End of operation */
N
N/*******************  Bit definition for FLASH_CR register  *******************/
N#define FLASH_CR_PG_Pos                     (0U)                               
N#define FLASH_CR_PG_Msk                     (0x1U << FLASH_CR_PG_Pos)          /*!< 0x00000001 */
N#define FLASH_CR_PG                         FLASH_CR_PG_Msk                    /*!< Programming */
N#define FLASH_CR_PER_Pos                    (1U)                               
N#define FLASH_CR_PER_Msk                    (0x1U << FLASH_CR_PER_Pos)         /*!< 0x00000002 */
N#define FLASH_CR_PER                        FLASH_CR_PER_Msk                   /*!< Page Erase */
N#define FLASH_CR_MER_Pos                    (2U)                               
N#define FLASH_CR_MER_Msk                    (0x1U << FLASH_CR_MER_Pos)         /*!< 0x00000004 */
N#define FLASH_CR_MER                        FLASH_CR_MER_Msk                   /*!< Mass Erase */
N#define FLASH_CR_OPTPG_Pos                  (4U)                               
N#define FLASH_CR_OPTPG_Msk                  (0x1U << FLASH_CR_OPTPG_Pos)       /*!< 0x00000010 */
N#define FLASH_CR_OPTPG                      FLASH_CR_OPTPG_Msk                 /*!< Option Byte Programming */
N#define FLASH_CR_OPTER_Pos                  (5U)                               
N#define FLASH_CR_OPTER_Msk                  (0x1U << FLASH_CR_OPTER_Pos)       /*!< 0x00000020 */
N#define FLASH_CR_OPTER                      FLASH_CR_OPTER_Msk                 /*!< Option Byte Erase */
N#define FLASH_CR_STRT_Pos                   (6U)                               
N#define FLASH_CR_STRT_Msk                   (0x1U << FLASH_CR_STRT_Pos)        /*!< 0x00000040 */
N#define FLASH_CR_STRT                       FLASH_CR_STRT_Msk                  /*!< Start */
N#define FLASH_CR_LOCK_Pos                   (7U)                               
N#define FLASH_CR_LOCK_Msk                   (0x1U << FLASH_CR_LOCK_Pos)        /*!< 0x00000080 */
N#define FLASH_CR_LOCK                       FLASH_CR_LOCK_Msk                  /*!< Lock */
N#define FLASH_CR_OPTWRE_Pos                 (9U)                               
N#define FLASH_CR_OPTWRE_Msk                 (0x1U << FLASH_CR_OPTWRE_Pos)      /*!< 0x00000200 */
N#define FLASH_CR_OPTWRE                     FLASH_CR_OPTWRE_Msk                /*!< Option Bytes Write Enable */
N#define FLASH_CR_ERRIE_Pos                  (10U)                              
N#define FLASH_CR_ERRIE_Msk                  (0x1U << FLASH_CR_ERRIE_Pos)       /*!< 0x00000400 */
N#define FLASH_CR_ERRIE                      FLASH_CR_ERRIE_Msk                 /*!< Error Interrupt Enable */
N#define FLASH_CR_EOPIE_Pos                  (12U)                              
N#define FLASH_CR_EOPIE_Msk                  (0x1U << FLASH_CR_EOPIE_Pos)       /*!< 0x00001000 */
N#define FLASH_CR_EOPIE                      FLASH_CR_EOPIE_Msk                 /*!< End of operation interrupt enable */
N
N/*******************  Bit definition for FLASH_AR register  *******************/
N#define FLASH_AR_FAR_Pos                    (0U)                               
N#define FLASH_AR_FAR_Msk                    (0xFFFFFFFFU << FLASH_AR_FAR_Pos)  /*!< 0xFFFFFFFF */
N#define FLASH_AR_FAR                        FLASH_AR_FAR_Msk                   /*!< Flash Address */
N
N/******************  Bit definition for FLASH_OBR register  *******************/
N#define FLASH_OBR_OPTERR_Pos                (0U)                               
N#define FLASH_OBR_OPTERR_Msk                (0x1U << FLASH_OBR_OPTERR_Pos)     /*!< 0x00000001 */
N#define FLASH_OBR_OPTERR                    FLASH_OBR_OPTERR_Msk               /*!< Option Byte Error */
N#define FLASH_OBR_RDPRT_Pos                 (1U)                               
N#define FLASH_OBR_RDPRT_Msk                 (0x1U << FLASH_OBR_RDPRT_Pos)      /*!< 0x00000002 */
N#define FLASH_OBR_RDPRT                     FLASH_OBR_RDPRT_Msk                /*!< Read protection */
N
N#define FLASH_OBR_IWDG_SW_Pos               (2U)                               
N#define FLASH_OBR_IWDG_SW_Msk               (0x1U << FLASH_OBR_IWDG_SW_Pos)    /*!< 0x00000004 */
N#define FLASH_OBR_IWDG_SW                   FLASH_OBR_IWDG_SW_Msk              /*!< IWDG SW */
N#define FLASH_OBR_nRST_STOP_Pos             (3U)                               
N#define FLASH_OBR_nRST_STOP_Msk             (0x1U << FLASH_OBR_nRST_STOP_Pos)  /*!< 0x00000008 */
N#define FLASH_OBR_nRST_STOP                 FLASH_OBR_nRST_STOP_Msk            /*!< nRST_STOP */
N#define FLASH_OBR_nRST_STDBY_Pos            (4U)                               
N#define FLASH_OBR_nRST_STDBY_Msk            (0x1U << FLASH_OBR_nRST_STDBY_Pos) /*!< 0x00000010 */
N#define FLASH_OBR_nRST_STDBY                FLASH_OBR_nRST_STDBY_Msk           /*!< nRST_STDBY */
N#define FLASH_OBR_USER_Pos                  (2U)                               
N#define FLASH_OBR_USER_Msk                  (0x7U << FLASH_OBR_USER_Pos)       /*!< 0x0000001C */
N#define FLASH_OBR_USER                      FLASH_OBR_USER_Msk                 /*!< User Option Bytes */
N#define FLASH_OBR_DATA0_Pos                 (10U)                              
N#define FLASH_OBR_DATA0_Msk                 (0xFFU << FLASH_OBR_DATA0_Pos)     /*!< 0x0003FC00 */
N#define FLASH_OBR_DATA0                     FLASH_OBR_DATA0_Msk                /*!< Data0 */
N#define FLASH_OBR_DATA1_Pos                 (18U)                              
N#define FLASH_OBR_DATA1_Msk                 (0xFFU << FLASH_OBR_DATA1_Pos)     /*!< 0x03FC0000 */
N#define FLASH_OBR_DATA1                     FLASH_OBR_DATA1_Msk                /*!< Data1 */
N
N/******************  Bit definition for FLASH_WRPR register  ******************/
N#define FLASH_WRPR_WRP_Pos                  (0U)                               
N#define FLASH_WRPR_WRP_Msk                  (0xFFFFFFFFU << FLASH_WRPR_WRP_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_WRPR_WRP                      FLASH_WRPR_WRP_Msk                 /*!< Write Protect */
N
N/*----------------------------------------------------------------------------*/
N
N/******************  Bit definition for FLASH_RDP register  *******************/
N#define FLASH_RDP_RDP_Pos                   (0U)                               
N#define FLASH_RDP_RDP_Msk                   (0xFFU << FLASH_RDP_RDP_Pos)       /*!< 0x000000FF */
N#define FLASH_RDP_RDP                       FLASH_RDP_RDP_Msk                  /*!< Read protection option byte */
N#define FLASH_RDP_nRDP_Pos                  (8U)                               
N#define FLASH_RDP_nRDP_Msk                  (0xFFU << FLASH_RDP_nRDP_Pos)      /*!< 0x0000FF00 */
N#define FLASH_RDP_nRDP                      FLASH_RDP_nRDP_Msk                 /*!< Read protection complemented option byte */
N
N/******************  Bit definition for FLASH_USER register  ******************/
N#define FLASH_USER_USER_Pos                 (16U)                              
N#define FLASH_USER_USER_Msk                 (0xFFU << FLASH_USER_USER_Pos)     /*!< 0x00FF0000 */
N#define FLASH_USER_USER                     FLASH_USER_USER_Msk                /*!< User option byte */
N#define FLASH_USER_nUSER_Pos                (24U)                              
N#define FLASH_USER_nUSER_Msk                (0xFFU << FLASH_USER_nUSER_Pos)    /*!< 0xFF000000 */
N#define FLASH_USER_nUSER                    FLASH_USER_nUSER_Msk               /*!< User complemented option byte */
N
N/******************  Bit definition for FLASH_Data0 register  *****************/
N#define FLASH_DATA0_DATA0_Pos               (0U)                               
N#define FLASH_DATA0_DATA0_Msk               (0xFFU << FLASH_DATA0_DATA0_Pos)   /*!< 0x000000FF */
N#define FLASH_DATA0_DATA0                   FLASH_DATA0_DATA0_Msk              /*!< User data storage option byte */
N#define FLASH_DATA0_nDATA0_Pos              (8U)                               
N#define FLASH_DATA0_nDATA0_Msk              (0xFFU << FLASH_DATA0_nDATA0_Pos)  /*!< 0x0000FF00 */
N#define FLASH_DATA0_nDATA0                  FLASH_DATA0_nDATA0_Msk             /*!< User data storage complemented option byte */
N
N/******************  Bit definition for FLASH_Data1 register  *****************/
N#define FLASH_DATA1_DATA1_Pos               (16U)                              
N#define FLASH_DATA1_DATA1_Msk               (0xFFU << FLASH_DATA1_DATA1_Pos)   /*!< 0x00FF0000 */
N#define FLASH_DATA1_DATA1                   FLASH_DATA1_DATA1_Msk              /*!< User data storage option byte */
N#define FLASH_DATA1_nDATA1_Pos              (24U)                              
N#define FLASH_DATA1_nDATA1_Msk              (0xFFU << FLASH_DATA1_nDATA1_Pos)  /*!< 0xFF000000 */
N#define FLASH_DATA1_nDATA1                  FLASH_DATA1_nDATA1_Msk             /*!< User data storage complemented option byte */
N
N/******************  Bit definition for FLASH_WRP0 register  ******************/
N#define FLASH_WRP0_WRP0_Pos                 (0U)                               
N#define FLASH_WRP0_WRP0_Msk                 (0xFFU << FLASH_WRP0_WRP0_Pos)     /*!< 0x000000FF */
N#define FLASH_WRP0_WRP0                     FLASH_WRP0_WRP0_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP0_nWRP0_Pos                (8U)                               
N#define FLASH_WRP0_nWRP0_Msk                (0xFFU << FLASH_WRP0_nWRP0_Pos)    /*!< 0x0000FF00 */
N#define FLASH_WRP0_nWRP0                    FLASH_WRP0_nWRP0_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP1 register  ******************/
N#define FLASH_WRP1_WRP1_Pos                 (16U)                              
N#define FLASH_WRP1_WRP1_Msk                 (0xFFU << FLASH_WRP1_WRP1_Pos)     /*!< 0x00FF0000 */
N#define FLASH_WRP1_WRP1                     FLASH_WRP1_WRP1_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP1_nWRP1_Pos                (24U)                              
N#define FLASH_WRP1_nWRP1_Msk                (0xFFU << FLASH_WRP1_nWRP1_Pos)    /*!< 0xFF000000 */
N#define FLASH_WRP1_nWRP1                    FLASH_WRP1_nWRP1_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP2 register  ******************/
N#define FLASH_WRP2_WRP2_Pos                 (0U)                               
N#define FLASH_WRP2_WRP2_Msk                 (0xFFU << FLASH_WRP2_WRP2_Pos)     /*!< 0x000000FF */
N#define FLASH_WRP2_WRP2                     FLASH_WRP2_WRP2_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP2_nWRP2_Pos                (8U)                               
N#define FLASH_WRP2_nWRP2_Msk                (0xFFU << FLASH_WRP2_nWRP2_Pos)    /*!< 0x0000FF00 */
N#define FLASH_WRP2_nWRP2                    FLASH_WRP2_nWRP2_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP3 register  ******************/
N#define FLASH_WRP3_WRP3_Pos                 (16U)                              
N#define FLASH_WRP3_WRP3_Msk                 (0xFFU << FLASH_WRP3_WRP3_Pos)     /*!< 0x00FF0000 */
N#define FLASH_WRP3_WRP3                     FLASH_WRP3_WRP3_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP3_nWRP3_Pos                (24U)                              
N#define FLASH_WRP3_nWRP3_Msk                (0xFFU << FLASH_WRP3_nWRP3_Pos)    /*!< 0xFF000000 */
N#define FLASH_WRP3_nWRP3                    FLASH_WRP3_nWRP3_Msk               /*!< Flash memory write protection complemented option bytes */
N
N
N
N/**
N  * @}
N*/
N
N/**
N  * @}
N*/ 
N
N/** @addtogroup Exported_macro
N  * @{
N  */
N
N/****************************** ADC Instances *********************************/
N#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))
N
N#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
N
N#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
N
N/****************************** CRC Instances *********************************/
N#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
N
N/****************************** DAC Instances *********************************/
N
N/****************************** DMA Instances *********************************/
N#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
N                                       ((INSTANCE) == DMA1_Channel2) || \
N                                       ((INSTANCE) == DMA1_Channel3) || \
N                                       ((INSTANCE) == DMA1_Channel4) || \
N                                       ((INSTANCE) == DMA1_Channel5) || \
N                                       ((INSTANCE) == DMA1_Channel6) || \
N                                       ((INSTANCE) == DMA1_Channel7))
X#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) ||                                        ((INSTANCE) == DMA1_Channel2) ||                                        ((INSTANCE) == DMA1_Channel3) ||                                        ((INSTANCE) == DMA1_Channel4) ||                                        ((INSTANCE) == DMA1_Channel5) ||                                        ((INSTANCE) == DMA1_Channel6) ||                                        ((INSTANCE) == DMA1_Channel7))
N  
N/******************************* GPIO Instances *******************************/
N#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
N                                        ((INSTANCE) == GPIOB) || \
N                                        ((INSTANCE) == GPIOC) || \
N                                        ((INSTANCE) == GPIOD) || \
N                                        ((INSTANCE) == GPIOE))
X#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) ||                                         ((INSTANCE) == GPIOB) ||                                         ((INSTANCE) == GPIOC) ||                                         ((INSTANCE) == GPIOD) ||                                         ((INSTANCE) == GPIOE))
N
N/**************************** GPIO Alternate Function Instances ***************/
N#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
N
N/**************************** GPIO Lock Instances *****************************/
N#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
N
N/******************************** I2C Instances *******************************/
N#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
N                                       ((INSTANCE) == I2C2))
X#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) ||                                        ((INSTANCE) == I2C2))
N
N/****************************** IWDG Instances ********************************/
N#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
N
N/******************************** SPI Instances *******************************/
N#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
N                                       ((INSTANCE) == SPI2))
X#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) ||                                        ((INSTANCE) == SPI2))
N
N/****************************** START TIM Instances ***************************/
N/****************************** TIM Instances *********************************/
N#define IS_TIM_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CC1_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CC1_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CC2_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CC2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CC3_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CC3_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CC4_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CC4_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_XOR_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_XOR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_MASTER_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_MASTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_SLAVE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_BREAK_INSTANCE(INSTANCE) (0)
N
N#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
N   ((((INSTANCE) == TIM2) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM3) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM4) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4))))
X#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL)    ((((INSTANCE) == TIM2) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM3) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM4) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4))))
N
N#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) (0)
N
N#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (0)
N
N#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N
N#define IS_TIM_DMA_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_DMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N    
N#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4))
X#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4))
N    
N#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (0)
N
N/****************************** END TIM Instances *****************************/
N
N
N/******************** USART Instances : Synchronous mode **********************/                                           
N#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                     ((INSTANCE) == USART2) || \
N                                     ((INSTANCE) == USART3))
X#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                      ((INSTANCE) == USART2) ||                                      ((INSTANCE) == USART3))
N
N/******************** UART Instances : Asynchronous mode **********************/
N#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                    ((INSTANCE) == USART2) || \
N                                    ((INSTANCE) == USART3))
X#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                     ((INSTANCE) == USART2) ||                                     ((INSTANCE) == USART3))
N
N/******************** UART Instances : Half-Duplex mode **********************/
N#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                               ((INSTANCE) == USART2) || \
N                                               ((INSTANCE) == USART3))
X#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                                ((INSTANCE) == USART2) ||                                                ((INSTANCE) == USART3))
N
N/******************** UART Instances : LIN mode **********************/
N#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                        ((INSTANCE) == USART2) || \
N                                        ((INSTANCE) == USART3))
X#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                         ((INSTANCE) == USART2) ||                                         ((INSTANCE) == USART3))
N
N/****************** UART Instances : Hardware Flow control ********************/                                    
N#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                           ((INSTANCE) == USART2) || \
N                                           ((INSTANCE) == USART3))
X#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                            ((INSTANCE) == USART2) ||                                            ((INSTANCE) == USART3))
N
N/********************* UART Instances : Smard card mode ***********************/
N#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                         ((INSTANCE) == USART2) || \
N                                         ((INSTANCE) == USART3))
X#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                          ((INSTANCE) == USART2) ||                                          ((INSTANCE) == USART3))
N
N/*********************** UART Instances : IRDA mode ***************************/
N#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                    ((INSTANCE) == USART2) || \
N                                    ((INSTANCE) == USART3))
X#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                     ((INSTANCE) == USART2) ||                                     ((INSTANCE) == USART3))
N
N/***************** UART Instances : Multi-Processor mode **********************/
N#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                                   ((INSTANCE) == USART2) || \
N                                                   ((INSTANCE) == USART3))
X#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                                    ((INSTANCE) == USART2) ||                                                    ((INSTANCE) == USART3))
N
N/***************** UART Instances : DMA mode available **********************/
N#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                        ((INSTANCE) == USART2) || \
N                                        ((INSTANCE) == USART3))
X#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                         ((INSTANCE) == USART2) ||                                         ((INSTANCE) == USART3))
N
N/****************************** RTC Instances *********************************/
N#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
N
N/**************************** WWDG Instances *****************************/
N#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
N
N
N
N
N
N/**
N  * @}
N*/ 
N/******************************************************************************/
N/*  For a painless codes migration between the STM32F1xx device product       */
N/*  lines, the aliases defined below are put in place to overcome the         */
N/*  differences in the interrupt handlers and IRQn definitions.               */
N/*  No need to update developed interrupt code when moving across             */ 
N/*  product lines within the same STM32F1 Family                              */
N/******************************************************************************/
N
N/* Aliases for __IRQn */
N#define ADC1_2_IRQn ADC1_IRQn
N
N
N/* Aliases for __IRQHandler */
N#define ADC1_2_IRQHandler ADC1_IRQHandler
N
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N#ifdef __cplusplus
S  }
N#endif /* __cplusplus */
N  
N#endif /* __STM32F101xB_H */
N  
N  
N  
N  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 138 "..\..\..\..\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h" 2
N#elif defined(STM32F101xE)
S  #include "stm32f101xe.h"
S#elif defined(STM32F101xG)
S  #include "stm32f101xg.h"
S#elif defined(STM32F102x6)
S  #include "stm32f102x6.h"
S#elif defined(STM32F102xB)
S  #include "stm32f102xb.h"
S#elif defined(STM32F103x6)
S  #include "stm32f103x6.h"
S#elif defined(STM32F103xB)
S  #include "stm32f103xb.h"
S#elif defined(STM32F103xE)
S  #include "stm32f103xe.h"
S#elif defined(STM32F103xG)
S  #include "stm32f103xg.h"
S#elif defined(STM32F105xC)
S  #include "stm32f105xc.h"
S#elif defined(STM32F107xC)
S  #include "stm32f107xc.h"
S#else
S #error "Please select first the target STM32F1xx device used in your application (in stm32f1xx.h file)"
N#endif
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_types
N  * @{
N  */  
Ntypedef enum 
N{
N  RESET = 0, 
N  SET = !RESET
N} FlagStatus, ITStatus;
N
Ntypedef enum 
N{
N  DISABLE = 0, 
N  ENABLE = !DISABLE
N} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum 
N{
N  ERROR = 0, 
N  SUCCESS = !ERROR
N} ErrorStatus;
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup Exported_macros
N  * @{
N  */
N#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
N
N#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
N
N#define READ_BIT(REG, BIT)    ((REG) & (BIT))
N
N#define CLEAR_REG(REG)        ((REG) = (0x0))
N
N#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
N
N#define READ_REG(REG)         ((REG))
N
N#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
N
N#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL))) 
N
N
N/**
N  * @}
N  */
N
N#if defined (USE_HAL_DRIVER)
X#if 0L
S #include "stm32f1xx_hal.h"
N#endif /* USE_HAL_DRIVER */
N
N
N#ifdef __cplusplus
S}
N#endif /* __cplusplus */
N
N#endif /* __STM32F1xx_H */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 49 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 2
N#include "Legacy/stm32_hal_legacy.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\Legacy/stm32_hal_legacy.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32_hal_legacy.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   This file contains aliases definition for the STM32Cube HAL constants 
N  *          macros and functions maintained for legacy purpose.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32_HAL_LEGACY
N#define __STM32_HAL_LEGACY
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR
N#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR
N#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF
N#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR
N#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B
N#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B
N#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B
N#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B
N#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN
N#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED
N#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV
N#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV
N#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV
N#define REGULAR_GROUP                   ADC_REGULAR_GROUP
N#define INJECTED_GROUP                  ADC_INJECTED_GROUP
N#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP
N#define AWD_EVENT                       ADC_AWD_EVENT
N#define AWD1_EVENT                      ADC_AWD1_EVENT
N#define AWD2_EVENT                      ADC_AWD2_EVENT
N#define AWD3_EVENT                      ADC_AWD3_EVENT
N#define OVR_EVENT                       ADC_OVR_EVENT
N#define JQOVF_EVENT                     ADC_JQOVF_EVENT
N#define ALL_CHANNELS                    ADC_ALL_CHANNELS
N#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS
N#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS
N#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR
N#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT
N#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1
N#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2
N#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4
N#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6
N#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8
N#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO 
N#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2 
N#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO 
N#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4  
N#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO
N#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11
N#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1
N#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE
N#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING
N#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING
N#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
N#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5
N
N#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY
N#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY
N#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC
N#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC
N#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL
N#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL
N#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1 
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
N  * @{
N  */ 
N  
N#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG 
N
N/**
N  * @}
N  */   
N   
N/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE
N#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE
N#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1
N#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2
N#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3
N#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4
N#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5
N#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6
N#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7
N#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR
N#if defined(STM32F373xC) || defined(STM32F378xx)
X#if 0L || 0L
S#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1
S#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR
N#endif /* STM32F373xC || STM32F378xx */
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON
S
S#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1
S#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2
S#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3
S 
S#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT
S#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT
S#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT
S#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT
S#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1
S#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2
S#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1
S#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2
S#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1
S#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2
S#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3
S#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4
S#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5
S
S#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW
S#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH
S
S/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */
S/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */
S#if defined(COMP_CSR_LOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_LOCK
S#elif defined(COMP_CSR_COMP1LOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK
S#elif defined(COMP_CSR_COMPxLOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK
S#endif
S
S#if defined(STM32L4)
S#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1
S#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1
S#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1
S#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2
S#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2
S#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2
S#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE
S#endif
S
S#if defined(STM32L0)
S#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED
S#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER
S#else
S#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED
S#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED
S#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER
S#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER
S#endif
S
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE
N#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1
N#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2
N#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1
N#define DAC_WAVE_NONE                                   ((uint32_t)0x00000000U)
N#define DAC_WAVE_NOISE                                  ((uint32_t)DAC_CR_WAVE1_0)
N#define DAC_WAVE_TRIANGLE                               ((uint32_t)DAC_CR_WAVE1_1)                           
N#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE
N#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE
N#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2       
N#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4 
N#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5   
N#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4       
N#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2       
N#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32
N#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6
N#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7      
N#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67  
N#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67 
N#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32  
N#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76   
N#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6     
N#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7      
N#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6    
N  
N#define IS_HAL_REMAPDMA                          IS_DMA_REMAP  
N#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE
N#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE
N  
N  
N  
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE
N#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD
N#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD
N#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD
N#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS
N#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES
N#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES
N#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE
N#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE
N#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE
N#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE
N#define OBEX_PCROP                    OPTIONBYTE_PCROP
N#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG
N#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE
N#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE
N#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE
N#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD
N#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD
N#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE
N#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD
N#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD
N#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE
N#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD
N#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD
N#define PAGESIZE                      FLASH_PAGE_SIZE
N#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE
N#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD
N#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD
N#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1
N#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2
N#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3
N#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4
N#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST
N#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST
N#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA
N#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB
N#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA
N#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB
N#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE
N#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN
N#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE
N#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN
N#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE
N#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD
N#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG
N#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS
N#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP
N#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV
N#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR
N#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG
N#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION
N#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA
N#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE
N#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE
N#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS
N#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS
N#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST
N#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR
N#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO
N#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION
N#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS
N#define OB_WDG_SW                     OB_IWDG_SW
N#define OB_WDG_HW                     OB_IWDG_HW
N#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET
N#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET
N#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET
N#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET
N#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR
N#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0
N#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1
N#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9
N#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1
N#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2
N#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3
N/**
N  * @}
N  */
N  
N
N/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
N  * @{
N  */
N#if defined(STM32L4) || defined(STM32F7)
X#if 0L || 0L
S#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE
S#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE
S#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8
S#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16
N#else
N#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE
N#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE
N#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8
N#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef
N#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef
N/**
N  * @}
N  */
N
N/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define GET_GPIO_SOURCE                           GPIO_GET_INDEX
N#define GET_GPIO_INDEX                            GPIO_GET_INDEX
N
N#if defined(STM32F4)
X#if 0L
S#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO
S#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO
N#endif
N
N#if defined(STM32F7)
X#if 0L
S#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
S#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
N#endif
N
N#if defined(STM32L4)
X#if 0L
S#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
S#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
N#endif
N
N#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1
N#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1
N#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1
N
N#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)
X#if 0L || 0L || 0L || 0L || 0L
S#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW     
S#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM     
S#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH     
S#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH       
N#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 */
N
N#if defined(STM32L1) 
X#if 0L 
S #define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW     
S #define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM     
S #define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH     
S #define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH     
N#endif /* STM32L1 */
N
N#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
X#if 0L || 0L || 1L
N #define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW
N #define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
N #define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH
N#endif /* STM32F0 || STM32F3 || STM32F1 */
N
N#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1
N/**
N  * @}
N  */
N
N/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
N#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
N   
N#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER
N#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER
N#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD
N#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD
N#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
N#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
N#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE
N#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE
N#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE
N#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE
N#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE
N#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE
N#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE
N#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE
N#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE
N#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L
N#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX
N#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX
N#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX
N#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX
N#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX
N#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE
N#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD
N#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE
N#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE
N#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
N#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
N#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
N#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
N
N#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING
N#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING
N#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING
N
N#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
N#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS        
N
N/* The following 3 definition have also been present in a temporary version of lptim.h */
N/* They need to be renamed also to the right name, just in case */
N#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b
N#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b
N#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b
N#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b
N
N#define NAND_AddressTypedef             NAND_AddressTypeDef
N
N#define __ARRAY_ADDRESS                 ARRAY_ADDRESS
N#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE
N#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE
N#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE
N#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE
N/**
N  * @}
N  */
N   
N/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef
N#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS
N#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING
N#define NOR_ERROR                      HAL_NOR_STATUS_ERROR
N#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT
N
N#define __NOR_WRITE                    NOR_WRITE
N#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT
N/**
N  * @}
N  */
N
N/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0
N#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1
N#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2
N#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3
N                                              
N#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0
N#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1
N#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2
N#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3   
N
N#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0
N#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1
N
N#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0
N#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1
N
N#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0
N#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1    
N
N#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1
N                                                                      
N#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO             
N#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0            
N#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1          
N                                                        
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS
N#if defined(STM32F7) 
X#if 0L 
S  #define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N/* Compact Flash-ATA registers description */
N#define CF_DATA                       ATA_DATA                
N#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT        
N#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER       
N#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW        
N#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH       
N#define CF_CARD_HEAD                  ATA_CARD_HEAD           
N#define CF_STATUS_CMD                 ATA_STATUS_CMD          
N#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE
N#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA    
N
N/* Compact Flash-ATA commands */
N#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD 
N#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD
N#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD
N#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD
N
N#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef
N#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS
N#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING
N#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR
N#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N#define FORMAT_BIN                  RTC_FORMAT_BIN
N#define FORMAT_BCD                  RTC_FORMAT_BCD
N
N#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE
N#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
N#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE
N#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE
N#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE
N
N#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE 
N#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE 
N#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
N#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE 
N#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE 
N#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE
N#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT 
N#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT 
N
N#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT
N#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 
N#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
N#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2
N
N#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE
N#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1
N#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1
N
N#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT 
N#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1 
N#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1
N
N/**
N  * @}
N  */
N
N  
N/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE
N#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE
N
N#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE
N#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE
N#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE
N#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE
N
N#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE
N#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE
N
N#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE
N#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE
N/**
N  * @}
N  */
N
N  
N/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE
N#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE
N#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE
N#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE
N#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE
N#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE
N#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE
N#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE
N#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE
N#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE
N#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE
N#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE
N
N#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE
N#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE
N
N#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE
N#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK
N#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK
N  
N#define TIM_DMABase_CR1                  TIM_DMABASE_CR1
N#define TIM_DMABase_CR2                  TIM_DMABASE_CR2
N#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR
N#define TIM_DMABase_DIER                 TIM_DMABASE_DIER
N#define TIM_DMABase_SR                   TIM_DMABASE_SR
N#define TIM_DMABase_EGR                  TIM_DMABASE_EGR
N#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1
N#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2
N#define TIM_DMABase_CCER                 TIM_DMABASE_CCER
N#define TIM_DMABase_CNT                  TIM_DMABASE_CNT
N#define TIM_DMABase_PSC                  TIM_DMABASE_PSC
N#define TIM_DMABase_ARR                  TIM_DMABASE_ARR
N#define TIM_DMABase_RCR                  TIM_DMABASE_RCR
N#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1
N#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2
N#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3
N#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4
N#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR
N#define TIM_DMABase_DCR                  TIM_DMABASE_DCR
N#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR
N#define TIM_DMABase_OR1                  TIM_DMABASE_OR1
N#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3
N#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5
N#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6
N#define TIM_DMABase_OR2                  TIM_DMABASE_OR2
N#define TIM_DMABase_OR3                  TIM_DMABASE_OR3
N#define TIM_DMABase_OR                   TIM_DMABASE_OR
N
N#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE
N#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1
N#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2
N#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3
N#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4
N#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM
N#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER
N#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK
N#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2
N
N#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER
N#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS
N#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS
N#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS
N#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS
N#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS
N#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS
N#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS
N#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS
N#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS
N#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS
N#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS
N#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS
N#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS
N#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS
N#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS
N#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS
N#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING
N#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING
N/**
N  * @}
N  */
N
N/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE
N#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE
N#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE
N#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE
N
N#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE
N#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE
N
N#define __DIV_SAMPLING16                UART_DIV_SAMPLING16
N#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16
N#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16
N#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16
N
N#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8
N#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8
N#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8
N#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8
N
N#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE
N#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK
N
N/**
N  * @}
N  */
N
N  
N/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE
N#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE
N
N#define USARTNACK_ENABLED               USART_NACK_ENABLE
N#define USARTNACK_DISABLED              USART_NACK_DISABLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CFR_BASE                    WWDG_CFR_BASE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CAN_FilterFIFO0             CAN_FILTER_FIFO0
N#define CAN_FilterFIFO1             CAN_FILTER_FIFO1
N#define CAN_IT_RQCP0                CAN_IT_TME
N#define CAN_IT_RQCP1                CAN_IT_TME
N#define CAN_IT_RQCP2                CAN_IT_TME
N#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE
N#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE
N#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)
N#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)
N#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define VLAN_TAG                ETH_VLAN_TAG
N#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD
N#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD
N#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD
N#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK
N#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK
N#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK
N#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK
N
N#define ETH_MMCCR              ((uint32_t)0x00000100U)  
N#define ETH_MMCRIR             ((uint32_t)0x00000104U)  
N#define ETH_MMCTIR             ((uint32_t)0x00000108U)  
N#define ETH_MMCRIMR            ((uint32_t)0x0000010CU)  
N#define ETH_MMCTIMR            ((uint32_t)0x00000110U)  
N#define ETH_MMCTGFSCCR         ((uint32_t)0x0000014CU)  
N#define ETH_MMCTGFMSCCR        ((uint32_t)0x00000150U)  
N#define ETH_MMCTGFCR           ((uint32_t)0x00000168U)  
N#define ETH_MMCRFCECR          ((uint32_t)0x00000194U)  
N#define ETH_MMCRFAECR          ((uint32_t)0x00000198U)  
N#define ETH_MMCRGUFCR          ((uint32_t)0x000001C4U)
N 
N#define ETH_MAC_TXFIFO_FULL          ((uint32_t)0x02000000)  /* Tx FIFO full */
N#define ETH_MAC_TXFIFONOT_EMPTY      ((uint32_t)0x01000000)  /* Tx FIFO not empty */
N#define ETH_MAC_TXFIFO_WRITE_ACTIVE  ((uint32_t)0x00400000)  /* Tx FIFO write active */
N#define ETH_MAC_TXFIFO_IDLE     ((uint32_t)0x00000000)  /* Tx FIFO read status: Idle */
N#define ETH_MAC_TXFIFO_READ     ((uint32_t)0x00100000)  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
N#define ETH_MAC_TXFIFO_WAITING  ((uint32_t)0x00200000)  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
N#define ETH_MAC_TXFIFO_WRITING  ((uint32_t)0x00300000)  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
N#define ETH_MAC_TRANSMISSION_PAUSE     ((uint32_t)0x00080000)  /* MAC transmitter in pause */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            ((uint32_t)0x00000000)  /* MAC transmit frame controller: Idle */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         ((uint32_t)0x00020000)  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   ((uint32_t)0x00040000)  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    ((uint32_t)0x00060000)  /* MAC transmit frame controller: Transferring input frame for transmission */
N#define ETH_MAC_MII_TRANSMIT_ACTIVE      ((uint32_t)0x00010000)  /* MAC MII transmit engine active */
N#define ETH_MAC_RXFIFO_EMPTY             ((uint32_t)0x00000000)  /* Rx FIFO fill level: empty */
N#define ETH_MAC_RXFIFO_BELOW_THRESHOLD   ((uint32_t)0x00000100)  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
N#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD   ((uint32_t)0x00000200)  /* Rx FIFO fill level: fill-level above flow-control activate threshold */
N#define ETH_MAC_RXFIFO_FULL              ((uint32_t)0x00000300)  /* Rx FIFO fill level: full */
N#if defined(STM32F1)
X#if 1L
N#else
S#define ETH_MAC_READCONTROLLER_IDLE               ((uint32_t)0x00000000)  /* Rx FIFO read controller IDLE state */
S#define ETH_MAC_READCONTROLLER_READING_DATA       ((uint32_t)0x00000020)  /* Rx FIFO read controller Reading frame data */
S#define ETH_MAC_READCONTROLLER_READING_STATUS     ((uint32_t)0x00000040)  /* Rx FIFO read controller Reading frame status (or time-stamp) */
N#endif
N#define ETH_MAC_READCONTROLLER_FLUSHING           ((uint32_t)0x00000060)  /* Rx FIFO read controller Flushing the frame data and status */
N#define ETH_MAC_RXFIFO_WRITE_ACTIVE     ((uint32_t)0x00000010)  /* Rx FIFO write controller active */
N#define ETH_MAC_SMALL_FIFO_NOTACTIVE    ((uint32_t)0x00000000)  /* MAC small FIFO read / write controllers not active */
N#define ETH_MAC_SMALL_FIFO_READ_ACTIVE  ((uint32_t)0x00000002)  /* MAC small FIFO read controller active */
N#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE ((uint32_t)0x00000004)  /* MAC small FIFO write controller active */
N#define ETH_MAC_SMALL_FIFO_RW_ACTIVE    ((uint32_t)0x00000006)  /* MAC small FIFO read / write controllers active */
N#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   ((uint32_t)0x00000001)  /* MAC MII receive protocol engine active */
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR
N#define DCMI_IT_OVF             DCMI_IT_OVR
N#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI
N#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI
N
N#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop
N#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop
N#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop
N
N/**
N  * @}
N  */  
N  
N#if defined(STM32L4xx) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) ||\
N    defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L
S/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
S  * @{
S  */
S#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888
S#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888  
S#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565  
S#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555
S#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444
S
S#define CM_ARGB8888             DMA2D_INPUT_ARGB8888
S#define CM_RGB888               DMA2D_INPUT_RGB888  
S#define CM_RGB565               DMA2D_INPUT_RGB565  
S#define CM_ARGB1555             DMA2D_INPUT_ARGB1555
S#define CM_ARGB4444             DMA2D_INPUT_ARGB4444
S#define CM_L8                   DMA2D_INPUT_L8      
S#define CM_AL44                 DMA2D_INPUT_AL44    
S#define CM_AL88                 DMA2D_INPUT_AL88    
S#define CM_L4                   DMA2D_INPUT_L4      
S#define CM_A8                   DMA2D_INPUT_A8      
S#define CM_A4                   DMA2D_INPUT_A4      
S/**
S  * @}
S  */    
N#endif  /* STM32L4xx ||  STM32F7*/
N
N/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N  
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback
N/**
N  * @}
N  */  
N
N/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
N  * @{
N  */ 
N#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef
N#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef
N#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish
N#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish
N#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish
N#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish
N
N/*HASH Algorithm Selection*/
N
N#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1 
N#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224
N#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256
N#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5
N
N#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH 
N#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC
N
N#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY
N#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
N#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
N#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
N#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
N#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
N#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
N#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
N#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect
N#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
N#if defined(STM32L0)
X#if 0L
N#else
N#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
N#endif
N#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
N#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram
N#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown
N#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown
N#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock
N#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock
N#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase
N#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program
N
N /**
N  * @}
N  */
N
N/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter
N#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter
N#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter
N#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter
N
N#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
N /**
N  * @}
N  */
N
N/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
N  * @{
N  */
N#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD
N#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg
N#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown
N#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor
N#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg
N#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown
N#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor
N#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler
N#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD
N#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler
N#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback
N#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive
N#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive
N#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC
N#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC
N#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM
N
N#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL
N#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING
N#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING
N#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING
N#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING
N#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING
N#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING
N
N#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB
N#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB
N
N#define DBP_BitNumber                                 DBP_BIT_NUMBER
N#define PVDE_BitNumber                                PVDE_BIT_NUMBER
N#define PMODE_BitNumber                               PMODE_BIT_NUMBER
N#define EWUP_BitNumber                                EWUP_BIT_NUMBER
N#define FPDS_BitNumber                                FPDS_BIT_NUMBER
N#define ODEN_BitNumber                                ODEN_BIT_NUMBER
N#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER
N#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER
N#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER
N#define BRE_BitNumber                                 BRE_BIT_NUMBER
N
N#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL
N 
N /**
N  * @}
N  */  
N  
N/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT
N#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback         
N#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback   
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo
N/**
N  * @}
N  */  
N
N/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt
N#define HAL_TIM_DMAError                                TIM_DMAError
N#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt
N#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt
N/**
N  * @}
N  */
N   
N/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
N  * @{
N  */ 
N#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
N  * @{
N  */ 
N#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
N/**
N  * @}
N  */  
N   
N  
N/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
N  * @{
N  */
N  
N/**
N  * @}
N  */
N
N/* Exported macros ------------------------------------------------------------*/
N
N/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define AES_IT_CC                      CRYP_IT_CC
N#define AES_IT_ERR                     CRYP_IT_ERR
N#define AES_FLAG_CCF                   CRYP_FLAG_CCF
N/**
N  * @}
N  */  
N  
N/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE
N#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH
N#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
N#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM
N#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC
N#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM 
N#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC
N#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI
N#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK
N#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG
N#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG
N#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE
N#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE
N
N#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY
N#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48
N#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS
N#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER
N#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER
N
N/**
N  * @}
N  */
N
N   
N/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __ADC_ENABLE                                     __HAL_ADC_ENABLE
N#define __ADC_DISABLE                                    __HAL_ADC_DISABLE
N#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS
N#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS
N#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE
N#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE
N#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR
N#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR
N#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING
N#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE
N
N#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
N#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK
N#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT
N#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR
N#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION
N#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE
N#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS
N#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS
N#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM
N#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT
N#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS
N#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN
N#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ
N#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET
N#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET
N#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL
N#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL
N#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET
N#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET
N#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD
N
N#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION
N#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
N#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
N#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER
N#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI
N#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE
N#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE
N#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER
N#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER
N#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE
N
N#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT
N#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT
N#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL
N#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM
N#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET
N#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE
N#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE
N#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER
N
N#define __HAL_ADC_SQR1                                   ADC_SQR1
N#define __HAL_ADC_SMPR1                                  ADC_SMPR1
N#define __HAL_ADC_SMPR2                                  ADC_SMPR2
N#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK
N#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK
N#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK
N#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS
N#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS
N#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV
N#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection
N#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq
N#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
N#define __HAL_ADC_JSQR                                   ADC_JSQR
N
N#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL
N#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS
N#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF
N#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT
N#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS
N#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN
N#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR
N#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT
N#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT
N#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT
N#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE
N
N/**
N  * @}
N  */
N   
N/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
N#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
N#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
N#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
N#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
N#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
N#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
N#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
N#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
N#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
N#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
N#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
N#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
N#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
N#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
N#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
N
N#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
N#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
N#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
N#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
N#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
N#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
N#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
N#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
N#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
N#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
N#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
N#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
N#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
N#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
N
N
N#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
N#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
N#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
N#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
N#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
N#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
N#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
N#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
N#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
N#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
N#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
N#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
N#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
N#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
N#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
N#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
N#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
N#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
N#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
N#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
N#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
N#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
N#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
N#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#if defined(STM32F3)
X#if 0L
S#define COMP_START                                       __HAL_COMP_ENABLE
S#define COMP_STOP                                        __HAL_COMP_DISABLE
S#define COMP_LOCK                                        __HAL_COMP_LOCK
S   
S#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F302xE) || defined(STM32F302xC)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP7_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F373xC) ||defined(STM32F378xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
S# endif
N#else
N#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
N#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
N#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
N#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
N#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_IT())
N#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_IT())
N#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
N                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_GET_FLAG())
N#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
N                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
N#endif
N
N#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S/* Note: On these STM32 families, the only argument of this macro             */
S/*       is COMP_FLAG_LOCK.                                                   */
S/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */
S/*       argument.                                                            */
S#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))
N#endif
N/**
N  * @}
N  */
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
S  * @{
S  */
S#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
S#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
S/**
S  * @}
S  */
N#endif
N
N/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
N                          ((WAVE) == DAC_WAVE_NOISE)|| \
N                          ((WAVE) == DAC_WAVE_TRIANGLE))
X#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) ||                           ((WAVE) == DAC_WAVE_NOISE)||                           ((WAVE) == DAC_WAVE_TRIANGLE))
N  
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define IS_WRPAREA          IS_OB_WRPAREA
N#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM
N#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
N#define IS_TYPEERASE        IS_FLASH_TYPEERASE
N#define IS_NBSECTORS        IS_FLASH_NBSECTORS
N#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2
N#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START
N#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE
N#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME
N#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD
N#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST
N#define __HAL_I2C_SPEED                 I2C_SPEED
N#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE
N#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ
N#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS
N#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE
N#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ
N#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB
N#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB
N#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE
N#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE
N#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE
N
N#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE
N#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION
N#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE
N#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION
N
N#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE                  
N
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS
N#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT
N#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT
N#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE
N
N/**
N  * @}
N  */
N  
N  
N/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD
N#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX
N#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX
N#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX
N#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX
N#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L
N#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H
N#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM
N#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES
N#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX
N#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT
N#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION
N#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT
N#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT
N#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
N#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE
N#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE
N#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
N#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
N#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
N#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
N#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine
N#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine
N#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig
N#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig
N#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
N#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT
N#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT
N#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
N#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
N#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
N#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention
N#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention
N#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2
N#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2
N#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB
N#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB
N
N#if defined (STM32F4)
X#if 0L
S#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()
S#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()
S#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()   
S#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
S#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
N#else
N#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG
N#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT
N#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT
N#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT
N#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG 
N#endif /* STM32F4 */
N/**   
N  * @}
N  */  
N  
N  
N/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
N  * @{
N  */
N  
N#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI
N#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI
N
N#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
N#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
N
N#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE
N#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE
N#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE
N#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE
N#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET
N#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET
N#define __ADC1_CLK_DISABLE        __HAL_RCC_ADC1_CLK_DISABLE
N#define __ADC1_CLK_ENABLE         __HAL_RCC_ADC1_CLK_ENABLE
N#define __ADC1_FORCE_RESET        __HAL_RCC_ADC1_FORCE_RESET
N#define __ADC1_RELEASE_RESET      __HAL_RCC_ADC1_RELEASE_RESET
N#define __ADC1_CLK_SLEEP_ENABLE   __HAL_RCC_ADC1_CLK_SLEEP_ENABLE  
N#define __ADC1_CLK_SLEEP_DISABLE  __HAL_RCC_ADC1_CLK_SLEEP_DISABLE  
N#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE
N#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE
N#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
N#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
N#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
N#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
N#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
N#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
N#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
N#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
N#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
N#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
N#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
N#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
N#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
N#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
N#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE
N#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE
N#define __CRYP_FORCE_RESET  __HAL_RCC_CRYP_FORCE_RESET
N#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET
N#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
N#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
N#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
N#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
N#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
N#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
N#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
N#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
N#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
N#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
N#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
N#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
N#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
N#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
N#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
N#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
N#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
N#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
N#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
N#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
N#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
N#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
N#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
N#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
N#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
N#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
N#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE
N#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE
N#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET
N#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET
N#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
N#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
N#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
N#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
N#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
N#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
N#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE
N#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE
N#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET
N#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET
N#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE
N#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE
N#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
N#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
N#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
N#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
N#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
N#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
N#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
N#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
N#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
N#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
N#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
N#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
N#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
N#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
N#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
N#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
N#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
N#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
N#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE
N#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE
N#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET
N#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET
N#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
N#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
N#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
N#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
N#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
N#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
N#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
N#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
N#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
N#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
N#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
N#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
N#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
N#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
N#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
N#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
N#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
N#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
N#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
N#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
N#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
N#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
N#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
N#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
N#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
N#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
N#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
N#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
N#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
N#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
N#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
N#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
N#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
N#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
N#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE
N#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE
N#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET
N#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET
N#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
N#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
N#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
N#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
N#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
N#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
N#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
N#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
N#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
N#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
N#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
N#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
N#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
N#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
N#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
N#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
N#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
N#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
N#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
N#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
N#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
N#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
N#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
N#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
N#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
N#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
N#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
N#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
N#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
N#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
N#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
N#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
N#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
N#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
N#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
N#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
N#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
N#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
N#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
N#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
N#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
N#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
N#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
N#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
N#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
N#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
N#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
N#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
N#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
N#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
N#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
N#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
N#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
N#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
N#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
N#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
N#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
N#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
N#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
N#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
N#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
N#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
N#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
N#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
N#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
N#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
N#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
N#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
N#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
N#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
N#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
N#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
N#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
N#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
N#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
N#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
N#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
N#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
N#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
N#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
N#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
N#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
N#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
N#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
N#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
N#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
N#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
N#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
N#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
N#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
N#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
N#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
N#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
N#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
N#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
N#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
N#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
N#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
N#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
N#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
N#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
N#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
N#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
N#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
N#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
N#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
N#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
N#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
N#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
N#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
N#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
N#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
N#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
N#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
N#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
N#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
N#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
N#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
N#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
N#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
N#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
N#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
N#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
N#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
N#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
N#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
N#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
N#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
N#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
N#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
N#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
N#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
N#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
N#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
N#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
N#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
N#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
N#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
N#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
N#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
N#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
N#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
N#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
N#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
N#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
N#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
N#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
N#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
N#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
N#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
N#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
N#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
N#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
N#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
N#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
N#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
N#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
N#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
N#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
N#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
N#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
N#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
N#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
N#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
N#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
N#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
N#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
N#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
N#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
N#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
N#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
N#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
N#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
N#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
N#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
N#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
N#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
N#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
N#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
N#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
N#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
N#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
N#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
N#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
N#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
N#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
N#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
N#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
N#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
N#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
N#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
N#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
N#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
N#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
N#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
N#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
N#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
N#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
N#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
N#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
N#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
N#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
N#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
N#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
N#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
N#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
N#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
N#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
N#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
N#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
N#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
N#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
N#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
N#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
N#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
N#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
N#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
N#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
N#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
N#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
N#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
N#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
N#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
N#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
N#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
N#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
N#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
N#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
N#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
N#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
N#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
N#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
N#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
N#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
N#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
N#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
N#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
N#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
N#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
N#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
N#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
N#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
N#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
N#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
N#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
N#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
N#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
N#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
N#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
N#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
N#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
N#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
N#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
N#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
N#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
N#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
N#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
N#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
N#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
N#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
N#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
N#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
N#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
N#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
N#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
N#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
N#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
N#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
N#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
N#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
N#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
N#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
N#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
N#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
N#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
N#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
N#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
N#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
N#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
N#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
N#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
N#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
N#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
N#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
N#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
N#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
N#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
N#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
N#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
N#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
N#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
N#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
N#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
N#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
N#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
N#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
N#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
N#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
N#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
N#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
N#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
N#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
N#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
N#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
N#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
N#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
N#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
N#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
N#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
N#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
N#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
N#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
N#define __USART4_CLK_DISABLE        __HAL_RCC_USART4_CLK_DISABLE
N#define __USART4_CLK_ENABLE         __HAL_RCC_USART4_CLK_ENABLE
N#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_USART4_CLK_SLEEP_ENABLE
N#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_USART4_CLK_SLEEP_DISABLE 
N#define __USART4_FORCE_RESET        __HAL_RCC_USART4_FORCE_RESET
N#define __USART4_RELEASE_RESET      __HAL_RCC_USART4_RELEASE_RESET
N#define __USART5_CLK_DISABLE        __HAL_RCC_USART5_CLK_DISABLE
N#define __USART5_CLK_ENABLE         __HAL_RCC_USART5_CLK_ENABLE
N#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_USART5_CLK_SLEEP_ENABLE
N#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_USART5_CLK_SLEEP_DISABLE 
N#define __USART5_FORCE_RESET        __HAL_RCC_USART5_FORCE_RESET
N#define __USART5_RELEASE_RESET      __HAL_RCC_USART5_RELEASE_RESET
N#define __USART7_CLK_DISABLE        __HAL_RCC_USART7_CLK_DISABLE
N#define __USART7_CLK_ENABLE         __HAL_RCC_USART7_CLK_ENABLE
N#define __USART7_FORCE_RESET        __HAL_RCC_USART7_FORCE_RESET
N#define __USART7_RELEASE_RESET      __HAL_RCC_USART7_RELEASE_RESET
N#define __USART8_CLK_DISABLE        __HAL_RCC_USART8_CLK_DISABLE
N#define __USART8_CLK_ENABLE         __HAL_RCC_USART8_CLK_ENABLE
N#define __USART8_FORCE_RESET        __HAL_RCC_USART8_FORCE_RESET
N#define __USART8_RELEASE_RESET      __HAL_RCC_USART8_RELEASE_RESET
N#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE
N#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE
N#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET
N#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE
N#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE
N#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
N#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
N#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
N#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
N#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
N#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
N#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
N#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
N#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
N#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE
N#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE
N#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET
N#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET
N#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
N#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
N#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE
N#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE
N#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET
N#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET
N#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
N#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
N#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
N#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
N#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
N#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
N#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
N#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
N#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
N#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
N
N#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET
N#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
N#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
N#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
N#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE
N#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE
N#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
N#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE  
N#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
N#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE  
N#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
N#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE  
N#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
N#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE  
N#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
N#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
N#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE
N#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE  
N#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE
N#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET
N#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET
N#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE
N#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE
N#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE  
N#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE
N#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE
N#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET
N#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET
N#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
N#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE  
N#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE
N#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE
N#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET
N#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET
N#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
N#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE  
N#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE
N#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE
N#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET
N#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET
N#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE  
N#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
N#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE  
N#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
N#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE  
N#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
N#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE  
N#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
N#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE  
N#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
N#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE  
N#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
N#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE  
N#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE
N#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE
N#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
N#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE  
N#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
N#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE  
N#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE
N#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE
N#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET
N#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET
N#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE
N#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE  
N#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE
N#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE
N#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET
N#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET
N#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
N#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE  
N#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE
N#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE
N#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET
N#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET
N#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
N#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE  
N#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE
N#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE
N#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET
N#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET
N#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
N#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE  
N#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE
N#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE
N#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET
N#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
N#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE  
N#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE
N#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE  
N#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE
N#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE
N#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET
N#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET
N#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
N#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE  
N#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE
N#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE
N#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET
N#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET
N#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE
N#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE  
N#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE
N#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE
N#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET
N#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET
N#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE
N#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE  
N#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
N#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
N#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
N#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET  
N#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
N#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
N#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
N#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
N#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
N#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
N#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET  
N#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
N#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE 
N#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED   
N#define __CRYP_FORCE_RESET             __HAL_RCC_CRYP_FORCE_RESET  
N#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE  
N#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
N#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE  
N#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE
N#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE  
N#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
N#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE  
N#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
N#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE  
N#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET
N#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET
N#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
N#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE  
N#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET
N#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET
N#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
N#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE  
N#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE
N#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE
N#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET
N#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET
N#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
N#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
N
N/* alias define maintained for legacy */
N#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET
N#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
N
N#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
N#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
N#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE
N#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE
N#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
N#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
N#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE
N#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE
N#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE
N#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE
N#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE
N#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE
N#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE
N#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE
N#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE
N#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE
N#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE
N#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE
N#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE
N#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE
N#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE
N#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE
N
N#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
N#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
N#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET
N#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET
N#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
N#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
N#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET
N#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET
N#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET
N#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET
N#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET
N#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET
N#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET
N#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET
N#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET
N#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET
N#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET
N#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET
N#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET
N#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET
N#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET
N#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET
N
N#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED
N#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED
N#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED
N#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED
N#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED
N#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED
N#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED
N#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED
N#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED
N#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED
N#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED
N#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED
N#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED
N#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED
N#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED
N#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED
N#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED
N#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED
N#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED
N#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED
N#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED
N#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED
N#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED
N#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED
N#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED
N#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED
N#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED
N#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED
N#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED
N#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED
N#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED
N#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED
N#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED
N#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED
N#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED
N#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED
N#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED
N#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED
N#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED
N#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED
N#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED
N#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED
N#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED
N#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED
N#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED
N#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED
N#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED
N#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED
N#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED
N#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED
N#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED
N#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED
N#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED
N#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED
N#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED
N#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED
N#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED
N#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED
N#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED
N#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED
N#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED
N#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED
N#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED
N#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED
N#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED
N#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED
N#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED
N#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED
N#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED
N#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED
N#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED
N#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED
N#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED
N#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED
N#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED
N#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED
N#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED
N#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED
N#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED
N#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED
N#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED
N#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED
N#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED
N#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED
N#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED
N#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED
N#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED
N#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED
N#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED
N#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED
N#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED
N#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED
N#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED
N#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED
N#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED
N#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED
N#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED
N#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED
N#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED
N#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED
N#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED
N#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED
N#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED
N#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED
N#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED
N#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED
N#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED
N#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED
N#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED
N#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED
N#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED
N#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED
N#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED
N#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED
N#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED
N#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED
N
N#if defined(STM32F4)
X#if 0L
S#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET
S#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET
S#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
S#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
S#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE
S#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE
S#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED
S#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED
S#define Sdmmc1ClockSelection               SdioClockSelection
S#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO
S#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48
S#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK
S#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG
S#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE
N#endif
N
N#if defined(STM32F7) || defined(STM32L4)
X#if 0L || 0L
S#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET
S#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
S#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE
S#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED
S#define SdioClockSelection                 Sdmmc1ClockSelection
S#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1
S#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG
S#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE	
N#endif
N
N#if defined(STM32F7)
X#if 0L
S#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48
S#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK
N#endif
N
N#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG
N#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG
N
N#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE
N
N#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE
N#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE
N#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK
N#define IS_RCC_HCLK_DIV             IS_RCC_PCLK
N#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK
N
N#define RCC_IT_HSI14                RCC_IT_HSI14RDY
N
N#if defined(STM32L0)
X#if 0L
S#define RCC_IT_LSECSS              RCC_IT_CSSLSE 
S#define RCC_IT_CSS                 RCC_IT_CSSHSE
N#endif
N
N#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE
N#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG
N#define RCC_MCO_NODIV               RCC_MCODIV_1
N#define RCC_MCO_DIV1                RCC_MCODIV_1
N#define RCC_MCO_DIV2                RCC_MCODIV_2
N#define RCC_MCO_DIV4                RCC_MCODIV_4
N#define RCC_MCO_DIV8                RCC_MCODIV_8
N#define RCC_MCO_DIV16               RCC_MCODIV_16
N#define RCC_MCO_DIV32               RCC_MCODIV_32
N#define RCC_MCO_DIV64               RCC_MCODIV_64
N#define RCC_MCO_DIV128              RCC_MCODIV_128
N#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK
N#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI
N#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE
N#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK
N#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI
N#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14
N#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48
N#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE
N#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK
N#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK
N#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2
N
N#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK
N
N#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1
N#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL
N#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI
N#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL
N#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL
N#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5
N#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2
N#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3
N
N#define HSION_BitNumber        RCC_HSION_BIT_NUMBER
N#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER
N#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER
N#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER
N#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER
N#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER
N#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER
N#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER
N#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER
N#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER
N#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER
N#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER
N#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER
N#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER
N#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER
N#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER
N#define LSION_BitNumber        RCC_LSION_BIT_NUMBER
N#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER
N#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER
N#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER
N#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER
N#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER
N#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER
N#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER
N#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER
N#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
N#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS
N#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS
N#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS
N#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS
N#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE
N#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE
N
N#define CR_HSION_BB            RCC_CR_HSION_BB
N#define CR_CSSON_BB            RCC_CR_CSSON_BB
N#define CR_PLLON_BB            RCC_CR_PLLON_BB
N#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB
N#define CR_MSION_BB            RCC_CR_MSION_BB
N#define CSR_LSION_BB           RCC_CSR_LSION_BB
N#define CSR_LSEON_BB           RCC_CSR_LSEON_BB
N#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB
N#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB
N#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB
N#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB
N#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB
N#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB
N#define CR_HSEON_BB            RCC_CR_HSEON_BB
N#define CSR_RMVF_BB            RCC_CSR_RMVF_BB
N#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB
N#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB
N
N#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
N#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
N#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
N#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
N#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE
N
N#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT
N
N#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN
N#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF
N
N#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48
N#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ
N#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP
N#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ
N#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE
N#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48
N
N#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE
N#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE
N#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED
N#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED
N#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET
N#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET
N#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
N#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
N#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
N#define DfsdmClockSelection         Dfsdm1ClockSelection
N#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1
N#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK
N#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK
N#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG
N#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)                                       
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG
N#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT
N#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT
N
N#if defined (STM32F1)
X#if 1L
N#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
N
N#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()
N
N#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()
N
N#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()
N
N#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
N#else
S#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
S                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
S                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
X#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() :                                                    (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
S#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
S                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
S                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
X#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
S#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
S                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
S                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
X#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
S#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
S                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
S                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
X#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
S#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
S                                                      (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \
S                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
X#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() :                                                       (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :                                                            __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
N#endif   /* STM32F1 */
N
N#define IS_ALARM                                  IS_RTC_ALARM
N#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK
N#define IS_TAMPER                                 IS_RTC_TAMPER
N#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE
N#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER 
N#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT
N#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE
N#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION
N#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE
N#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ
N#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
N#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER
N#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK
N#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER
N
N#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE
N#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE
N#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS
N
N#if defined(STM32F4)
X#if 0L
S#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED
S#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY     
S#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED   
S#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION  
S#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND   
S#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT     
S#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED   
S#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE      
S#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE     
S#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE  
S#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL  
S#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT   
S#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT  
S#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG    
S#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG  
S#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT      
S#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT    
S#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS	       
S#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT	       
S#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND
S/* alias CMSIS */
S#define  SDMMC1_IRQn                SDIO_IRQn
S#define  SDMMC1_IRQHandler          SDIO_IRQHandler
N#endif
N
N#if defined(STM32F7) || defined(STM32L4)
X#if 0L || 0L
S#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED
S#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY    
S#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED  
S#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION
S#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND
S#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT
S#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED
S#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE
S#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE
S#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE
S#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE
S#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT
S#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT
S#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG
S#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG
S#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT
S#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT
S#define  SDIO_STATIC_FLAGS	        SDMMC_STATIC_FLAGS
S#define  SDIO_CMD0TIMEOUT	          SDMMC_CMD0TIMEOUT
S#define  SD_SDIO_SEND_IF_COND	      SD_SDMMC_SEND_IF_COND
S/* alias CMSIS for compatibilities */
S#define  SDIO_IRQn                  SDMMC1_IRQn
S#define  SDIO_IRQHandler            SDMMC1_IRQHandler
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT
N#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT
N#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE
N#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE
N#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE
N#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
N
N#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE
N#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE
N
N#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE                  
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1
N#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2
N#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START
N#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH
N#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR
N#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE
N#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE
N#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX
N#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX
N#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC
N
N/**
N  * @}
N  */
N  
N/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE
N#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION
N#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE
N#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION
N
N#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD
N
N#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE                  
N#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE                  
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT
N#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT
N#define __USART_ENABLE                  __HAL_USART_ENABLE
N#define __USART_DISABLE                 __HAL_USART_DISABLE
N
N#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE
N#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE
N
N#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
N#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
N#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
N#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE
N
N#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
N#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
N#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
N#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE
N
N#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N
N#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
N
N#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
N
N#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup
N#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup
N
N#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo
N#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE
N#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
N
N#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE
N#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT
N
N#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE
N
N#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN
N#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER
N#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER
N#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER
N#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD
N#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD
N#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION
N#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION
N#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER
N#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER
N#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE
N#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE
N
N#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1
N/**
N  * @}
N  */
N
N/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG
N#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
N#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
N#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
N
N#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE 
N#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE
N#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_LTDC_LAYER LTDC_LAYER
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE
N#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE
N#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE
N#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE
N#define SAI_STREOMODE                     SAI_STEREOMODE
N#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY
N#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL
N#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL
N#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL
N#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL
N#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL
N#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE
N#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1
N#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N  
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* ___STM32_HAL_LEGACY */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 50 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 2
N#include <stdio.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision: 185531 $
N * Checkin $Date: 2014-05-29 15:16:06 +0100 (Thu, 29 May 2014) $
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5050041
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  #ifdef __clang__
S    typedef __builtin_va_list __va_list;
N  #else
N    typedef struct __va_list __va_list;
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
N#if defined(__STRICT_ANSI__) && !__FILE_INCOMPLETE
X#if 0L && !__FILE_INCOMPLETE
Sstruct __FILE {
S    union {
S        long __FILE_alignment;
S#ifdef __TARGET_ARCH_AARCH64
S        char __FILE_size[136];
S#else /* __TARGET_ARCH_AARCH64 */
S        char __FILE_size[84];
S#endif /* __TARGET_ARCH_AARCH64 */
S    } __FILE_opaque;
S};
S    /*
S     * FILE must be an object type (C99 - 7.19.1) and an object type fully
S     * describes an object [including its static size] (C99 - 6.2.5).
S     * This definition is a placeholder which matches the struct __FILE in
S     * size and alignment as used internally by libc.
S     */
N#endif
N
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
X#if !0L || (1L && 199901L <= 199409L)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 51 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N
N/** 
N  * @brief  HAL Status structures definition  
N  */  
Ntypedef enum 
N{
N  HAL_OK       = 0x00,
N  HAL_ERROR    = 0x01,
N  HAL_BUSY     = 0x02,
N  HAL_TIMEOUT  = 0x03
N} HAL_StatusTypeDef;
N
N/** 
N  * @brief  HAL Lock structures definition  
N  */
Ntypedef enum 
N{
N  HAL_UNLOCKED = 0x00,
N  HAL_LOCKED   = 0x01  
N} HAL_LockTypeDef;
N
N/* Exported macro ------------------------------------------------------------*/
N
N#define HAL_MAX_DELAY      0xFFFFFFFF
N
N#define HAL_IS_BIT_SET(REG, BIT)         (((REG) & (BIT)) != RESET)
N#define HAL_IS_BIT_CLR(REG, BIT)         (((REG) & (BIT)) == RESET)
N
N#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD_, __DMA_HANDLE_)           \
N                        do{                                                  \
N                              (__HANDLE__)->__PPP_DMA_FIELD_ = &(__DMA_HANDLE_); \
N                              (__DMA_HANDLE_).Parent = (__HANDLE__);             \
N                          } while(0)
X#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD_, __DMA_HANDLE_)                                   do{                                                                                (__HANDLE__)->__PPP_DMA_FIELD_ = &(__DMA_HANDLE_);                               (__DMA_HANDLE_).Parent = (__HANDLE__);                                       } while(0)
N
N#define UNUSED(x) ((void)(x))
N
N/** @brief Reset the Handle's State field.
N  * @param __HANDLE__: specifies the Peripheral Handle.
N  * @note  This macro can be used for the following purpose: 
N  *          - When the Handle is declared as local variable; before passing it as parameter
N  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
N  *            to set to 0 the Handle's "State" field.
N  *            Otherwise, "State" field may have any random value and the first time the function 
N  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
N  *            (i.e. HAL_PPP_MspInit() will not be executed).
N  *          - When there is a need to reconfigure the low level hardware: instead of calling
N  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
N  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
N  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
N  * @retval None
N  */
N#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0)
N
N#if (USE_RTOS == 1)
X#if (0 == 1)
S  #error " USE_RTOS should be 0 in the current HAL release "
N#else
N  #define __HAL_LOCK(__HANDLE__)                                           \
N                                do{                                        \
N                                    if((__HANDLE__)->Lock == HAL_LOCKED)  \
N                                    {                                      \
N                                       return HAL_BUSY;                    \
N                                    }                                      \
N                                    else                                   \
N                                    {                                      \
N                                       (__HANDLE__)->Lock = HAL_LOCKED;    \
N                                    }                                      \
N                                  }while (0)
X  #define __HAL_LOCK(__HANDLE__)                                                                           do{                                                                            if((__HANDLE__)->Lock == HAL_LOCKED)                                      {                                                                             return HAL_BUSY;                                                        }                                                                          else                                                                       {                                                                             (__HANDLE__)->Lock = HAL_LOCKED;                                        }                                                                        }while (0)
N
N  #define __HAL_UNLOCK(__HANDLE__)                                          \
N                                  do{                                       \
N                                      (__HANDLE__)->Lock = HAL_UNLOCKED;   \
N                                    }while (0)
X  #define __HAL_UNLOCK(__HANDLE__)                                                                            do{                                                                             (__HANDLE__)->Lock = HAL_UNLOCKED;                                       }while (0)
N#endif /* USE_RTOS */
N
N#if  defined ( __GNUC__ )
X#if  0L
S  #ifndef __weak
S    #define __weak   __attribute__((weak))
S  #endif /* __weak */
S  #ifndef __packed
S    #define __packed __attribute__((__packed__))
S  #endif /* __packed */
N#endif /* __GNUC__ */
N
N
N/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */
N#if defined   (__GNUC__)        /* GNU Compiler */
X#if 0L         
S  #ifndef __ALIGN_END
S    #define __ALIGN_END    __attribute__ ((aligned (4)))
S  #endif /* __ALIGN_END */
S  #ifndef __ALIGN_BEGIN  
S    #define __ALIGN_BEGIN
S  #endif /* __ALIGN_BEGIN */
N#else
N  #ifndef __ALIGN_END
N    #define __ALIGN_END
N  #endif /* __ALIGN_END */
N  #ifndef __ALIGN_BEGIN      
N    #if defined   (__CC_ARM)      /* ARM Compiler */
X    #if 1L       
N      #define __ALIGN_BEGIN    __align(4)  
N    #elif defined (__ICCARM__)    /* IAR Compiler */
S      #define __ALIGN_BEGIN 
N    #endif /* __CC_ARM */
N  #endif /* __ALIGN_BEGIN */
N#endif /* __GNUC__ */
N
N/** 
N  * @brief  __RAM_FUNC definition
N  */ 
N#if defined ( __CC_ARM   )
X#if 1L
N/* ARM Compiler
N   ------------
N   RAM functions are defined using the toolchain options. 
N   Functions that are executed in RAM should reside in a separate source module.
N   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
N   area of a module to a memory space in physical RAM.
N   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
N   dialog. 
N*/
N#define __RAM_FUNC HAL_StatusTypeDef 
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
S*/
S#define __RAM_FUNC __ramfunc HAL_StatusTypeDef
S
S#elif defined   (  __GNUC__  )
S/* GNU Compiler
S   ------------
S  RAM functions are defined using a specific toolchain attribute 
S   "__attribute__((section(".RamFunc")))".
S*/
S#define __RAM_FUNC HAL_StatusTypeDef  __attribute__((section(".RamFunc")))
S
N#endif
N
N/** 
N  * @brief  __NOINLINE definition
N  */ 
N#if defined ( __CC_ARM   ) || defined   (  __GNUC__  )
X#if 1L || 0L
N/* ARM & GNUCompiler 
N   ---------------- 
N*/
N#define __NOINLINE __attribute__ ( (noinline) )  
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S*/
S#define __NOINLINE _Pragma("optimize = no_inline")
S
N#endif
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* ___STM32F1xx_HAL_DEF */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 48 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCC
N  * @{
N  */
N
N/** @addtogroup RCC_Private_Constants
N  * @{
N  */
N
N/** @defgroup RCC_Timeout RCC Timeout
N  * @{
N  */ 
N  
N/* Disable Backup domain write protection state change timeout */
N#define RCC_DBP_TIMEOUT_VALUE  ((uint32_t)100)       /* 100 ms */
N/* LSE state change timeout */
N#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT
N#define CLOCKSWITCH_TIMEOUT_VALUE  ((uint32_t)5000)  /* 5 s    */
N#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
N#define HSI_TIMEOUT_VALUE         ((uint32_t)2)      /* 2 ms (minimum Tick + 1) */
N#define LSI_TIMEOUT_VALUE         ((uint32_t)2)      /* 2 ms (minimum Tick + 1) */
N#define PLL_TIMEOUT_VALUE         ((uint32_t)2)      /* 2 ms (minimum Tick + 1) */
N#define LSI_VALUE                 ((uint32_t)40000)  /* 40kHz */
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_Register_Offset Register offsets
N  * @{
N  */
N#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
N#define RCC_CR_OFFSET             0x00
N#define RCC_CFGR_OFFSET           0x04
N#define RCC_CIR_OFFSET            0x08
N#define RCC_BDCR_OFFSET           0x20
N#define RCC_CSR_OFFSET            0x24
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_BitAddress_AliasRegion BitAddress AliasRegion
N  * @brief RCC registers bit address in the alias region
N  * @{
N  */
N#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)
N#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)
N#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)
N#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)
N#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)
N
N/* --- CR Register ---*/
N/* Alias word address of HSION bit */
N#define RCC_HSION_BIT_NUMBER      POSITION_VAL(RCC_CR_HSION)
N#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (RCC_HSION_BIT_NUMBER * 4)))
N/* Alias word address of HSEON bit */
N#define RCC_HSEON_BIT_NUMBER      POSITION_VAL(RCC_CR_HSEON)
N#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (RCC_HSEON_BIT_NUMBER * 4)))
N/* Alias word address of CSSON bit */
N#define RCC_CSSON_BIT_NUMBER      POSITION_VAL(RCC_CR_CSSON)
N#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (RCC_CSSON_BIT_NUMBER * 4)))
N/* Alias word address of PLLON bit */
N#define RCC_PLLON_BIT_NUMBER      POSITION_VAL(RCC_CR_PLLON)
N#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (RCC_PLLON_BIT_NUMBER * 4)))
N
N/* --- CSR Register ---*/
N/* Alias word address of LSION bit */
N#define RCC_LSION_BIT_NUMBER      POSITION_VAL(RCC_CSR_LSION)
N#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (RCC_LSION_BIT_NUMBER * 4)))
N
N/* Alias word address of RMVF bit */
N#define RCC_RMVF_BIT_NUMBER       POSITION_VAL(RCC_CSR_RMVF)
N#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (RCC_RMVF_BIT_NUMBER * 4)))
N
N/* --- BDCR Registers ---*/
N/* Alias word address of LSEON bit */
N#define RCC_LSEON_BIT_NUMBER      POSITION_VAL(RCC_BDCR_LSEON)
N#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32) + (RCC_LSEON_BIT_NUMBER * 4)))
N
N/* Alias word address of LSEON bit */
N#define RCC_LSEBYP_BIT_NUMBER     POSITION_VAL(RCC_BDCR_LSEBYP)
N#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32) + (RCC_LSEBYP_BIT_NUMBER * 4)))
N
N/* Alias word address of RTCEN bit */
N#define RCC_RTCEN_BIT_NUMBER      POSITION_VAL(RCC_BDCR_RTCEN)
N#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32) + (RCC_RTCEN_BIT_NUMBER * 4)))
N
N/* Alias word address of BDRST bit */
N#define RCC_BDRST_BIT_NUMBER          POSITION_VAL(RCC_BDCR_BDRST)
N#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32) + (RCC_BDRST_BIT_NUMBER * 4)))
N
N/**
N  * @}
N  */
N  
N/* CR register byte 2 (Bits[23:16]) base address */
N#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02))
N
N/* CIR register byte 1 (Bits[15:8]) base address */
N#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01))
N
N/* CIR register byte 2 (Bits[23:16]) base address */
N#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02))
N
N/* Defines used for Flags */
N#define CR_REG_INDEX                     ((uint8_t)1)
N#define BDCR_REG_INDEX                   ((uint8_t)2)
N#define CSR_REG_INDEX                    ((uint8_t)3)
N
N#define RCC_FLAG_MASK                    ((uint8_t)0x1F)
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Private_Macros
N  * @{
N  */
N/** @defgroup RCC_Alias_For_Legacy Alias define maintained for legacy
N  * @{
N  */
N#define __HAL_RCC_SYSCFG_CLK_DISABLE    __HAL_RCC_AFIO_CLK_DISABLE
N#define __HAL_RCC_SYSCFG_CLK_ENABLE     __HAL_RCC_AFIO_CLK_ENABLE
N#define __HAL_RCC_SYSCFG_FORCE_RESET    __HAL_RCC_AFIO_FORCE_RESET
N#define __HAL_RCC_SYSCFG_RELEASE_RESET  __HAL_RCC_AFIO_RELEASE_RESET
N/**
N  * @}
N  */
N
N#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \
N                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))
X#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) ||                                       ((__SOURCE__) == RCC_PLLSOURCE_HSE))
N#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
X#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
N#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \
N                             ((__HSE__) == RCC_HSE_BYPASS))
X#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) ||                              ((__HSE__) == RCC_HSE_BYPASS))
N#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \
N                             ((__LSE__) == RCC_LSE_BYPASS))
X#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) ||                              ((__LSE__) == RCC_LSE_BYPASS))
N#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))
N#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0x1F)
N#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))
N#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \
N                             ((__PLL__) == RCC_PLL_ON))
X#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) ||                              ((__PLL__) == RCC_PLL_ON))
N
N#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \
N                               (((CLK) & RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \
N                               (((CLK) & RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \
N                               (((CLK) & RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))
X#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) ||                                (((CLK) & RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   ||                                (((CLK) & RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  ||                                (((CLK) & RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))
N#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \
N                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \
N                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
X#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) ||                                          ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) ||                                          ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
N#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \
N                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \
N                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
X#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) ||                                                 ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) ||                                                 ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
N#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV512))
X#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) ||                                ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) ||                                ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) ||                                ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) ||                                ((__HCLK__) == RCC_SYSCLK_DIV512))
N#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
N                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \
N                               ((__PCLK__) == RCC_HCLK_DIV16))
X#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) ||                                ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) ||                                ((__PCLK__) == RCC_HCLK_DIV16))
N#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)
N#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)) 
N#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)  || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)  || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))
X#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)  ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)  ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))
N
N/**
N  * @}
N  */
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup RCC_Exported_Types RCC Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  RCC PLL configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t PLLState;      /*!< PLLState: The new state of the PLL.
N                              This parameter can be a value of @ref RCC_PLL_Config */
N
N  uint32_t PLLSource;     /*!< PLLSource: PLL entry clock source.
N                              This parameter must be a value of @ref RCC_PLL_Clock_Source */          
N
N  uint32_t PLLMUL;        /*!< PLLMUL: Multiplication factor for PLL VCO input clock
N                              This parameter must be a value of @ref RCCEx_PLL_Multiplication_Factor */
N} RCC_PLLInitTypeDef;
N   
N/**
N  * @brief  RCC System, AHB and APB busses clock configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t ClockType;             /*!< The clock to be configured.
N                                       This parameter can be a value of @ref RCC_System_Clock_Type */
N
N  uint32_t SYSCLKSource;          /*!< The clock source (SYSCLKS) used as system clock.
N                                       This parameter can be a value of @ref RCC_System_Clock_Source */
N
N  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
N                                       This parameter can be a value of @ref RCC_AHB_Clock_Source */
N
N  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N
N  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N} RCC_ClkInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RCC_Exported_Constants RCC Exported Constants
N  * @{
N  */
N
N/** @defgroup RCC_PLL_Clock_Source PLL Clock Source
N  * @{
N  */
N
N#define RCC_PLLSOURCE_HSI_DIV2      ((uint32_t)0x00000000)     /*!< HSI clock divided by 2 selected as PLL entry clock source */
N#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC            /*!< HSE clock selected as PLL entry clock source */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Oscillator_Type Oscillator Type
N  * @{
N  */
N#define RCC_OSCILLATORTYPE_NONE            ((uint32_t)0x00000000)
N#define RCC_OSCILLATORTYPE_HSE             ((uint32_t)0x00000001)
N#define RCC_OSCILLATORTYPE_HSI             ((uint32_t)0x00000002)
N#define RCC_OSCILLATORTYPE_LSE             ((uint32_t)0x00000004)
N#define RCC_OSCILLATORTYPE_LSI             ((uint32_t)0x00000008)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Config HSE Config
N  * @{
N  */
N#define RCC_HSE_OFF                      ((uint32_t)0x00000000)                     /*!< HSE clock deactivation */
N#define RCC_HSE_ON                       RCC_CR_HSEON                               /*!< HSE clock activation */
N#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) /*!< External clock source for HSE clock */
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Config LSE Config
N  * @{
N  */
N#define RCC_LSE_OFF                      ((uint32_t)0x00000000)                       /*!< LSE clock deactivation */
N#define RCC_LSE_ON                       RCC_BDCR_LSEON                                /*!< LSE clock activation */
N#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) /*!< External clock source for LSE clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Config HSI Config
N  * @{
N  */
N#define RCC_HSI_OFF                      ((uint32_t)0x00000000)           /*!< HSI clock deactivation */
N#define RCC_HSI_ON                       RCC_CR_HSION                     /*!< HSI clock activation */
N
N#define RCC_HSICALIBRATION_DEFAULT       ((uint32_t)0x10)         /* Default HSI calibration trimming value */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Config LSI Config
N  * @{
N  */
N#define RCC_LSI_OFF                      ((uint32_t)0x00000000)   /*!< LSI clock deactivation */
N#define RCC_LSI_ON                       RCC_CSR_LSION            /*!< LSI clock activation */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Config PLL Config
N  * @{
N  */
N#define RCC_PLL_NONE                      ((uint32_t)0x00000000)  /*!< PLL is not configured */
N#define RCC_PLL_OFF                       ((uint32_t)0x00000001)  /*!< PLL deactivation */
N#define RCC_PLL_ON                        ((uint32_t)0x00000002)  /*!< PLL activation */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Type System Clock Type
N  * @{
N  */
N#define RCC_CLOCKTYPE_SYSCLK             ((uint32_t)0x00000001) /*!< SYSCLK to configure */
N#define RCC_CLOCKTYPE_HCLK               ((uint32_t)0x00000002) /*!< HCLK to configure */
N#define RCC_CLOCKTYPE_PCLK1              ((uint32_t)0x00000004) /*!< PCLK1 to configure */
N#define RCC_CLOCKTYPE_PCLK2              ((uint32_t)0x00000008) /*!< PCLK2 to configure */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source System Clock Source
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI /*!< HSI selected as system clock */
N#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE /*!< HSE selected as system clock */
N#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL /*!< PLL selected as system clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            /*!< HSI used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            /*!< HSE used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            /*!< PLL used as system clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB_Clock_Source AHB Clock Source
N  * @{
N  */
N#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
N#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
N#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
N#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
N#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
N#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
N#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
N#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
N#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
N
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_APB1_APB2_Clock_Source APB1 APB2 Clock Source
N  * @{
N  */
N#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
N#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
N#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
N#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
N#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_RTC_Clock_Source RTC Clock Source
N  * @{
N  */
N#define RCC_RTCCLKSOURCE_NO_CLK          ((uint32_t)0x00000000)                 /*!< No clock */
N#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  /*!< LSE oscillator clock used as RTC clock */
N#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  /*!< LSI oscillator clock used as RTC clock */
N#define RCC_RTCCLKSOURCE_HSE_DIV128      RCC_BDCR_RTCSEL_HSE                    /*!< HSE oscillator clock divided by 128 used as RTC clock */
N/**
N  * @}
N  */
N
N
N/** @defgroup RCC_MCO_Index MCO Index
N  * @{
N  */
N#define RCC_MCO1                         ((uint32_t)0x00000000)
N#define RCC_MCO                          RCC_MCO1               /*!< MCO1 to be compliant with other families with 2 MCOs*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_MCOx_Clock_Prescaler MCO Clock Prescaler
N  * @{
N  */
N#define RCC_MCODIV_1                    ((uint32_t)0x00000000)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Interrupt Interrupts
N  * @{
N  */
N#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   /*!< LSI Ready Interrupt flag */
N#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   /*!< LSE Ready Interrupt flag */
N#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   /*!< HSI Ready Interrupt flag */
N#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   /*!< HSE Ready Interrupt flag */
N#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   /*!< PLL Ready Interrupt flag */
N#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      /*!< Clock Security System Interrupt flag */
N/**
N  * @}
N  */ 
N  
N/** @defgroup RCC_Flag Flags
N  *        Elements values convention: XXXYYYYYb
N  *           - YYYYY  : Flag position in the register
N  *           - XXX  : Register index
N  *                 - 001: CR register
N  *                 - 010: BDCR register
N  *                 - 011: CSR register
N  * @{
N  */
N/* Flags in the CR register */
N#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX << 5) | POSITION_VAL(RCC_CR_HSIRDY))) /*!< Internal High Speed clock ready flag */
N#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX << 5) | POSITION_VAL(RCC_CR_HSERDY))) /*!< External High Speed clock ready flag */
N#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX << 5) | POSITION_VAL(RCC_CR_PLLRDY))) /*!< PLL clock ready flag */
N
N/* Flags in the CSR register */
N#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_LSIRDY)))   /*!< Internal Low Speed oscillator Ready */
N#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_PINRSTF)))  /*!< PIN reset flag */
N#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_PORRSTF)))  /*!< POR/PDR reset flag */
N#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_SFTRSTF)))  /*!< Software Reset flag */
N#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_IWDGRSTF))) /*!< Independent Watchdog reset flag */
N#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_WWDGRSTF))) /*!< Window watchdog reset flag */
N#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX << 5) | POSITION_VAL(RCC_CSR_LPWRRSTF))) /*!< Low-Power reset flag */
N
N/* Flags in the BDCR register */
N#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX << 5) | POSITION_VAL(RCC_BDCR_LSERDY))) /*!< External Low Speed oscillator Ready */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup RCC_Exported_Macros RCC Exported Macros
N  * @{
N  */
N
N/** @defgroup RCC_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.   
N  * @{
N  */
N#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_DMA1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_SRAM_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_FLITF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_CRC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_CRC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_DMA1EN))
N#define __HAL_RCC_SRAM_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_SRAMEN))
N#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC->AHBENR &= ~(RCC_AHBENR_FLITFEN))
N#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC->AHBENR &= ~(RCC_AHBENR_CRCEN))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB_Peripheral_Clock_Enable_Disable_Status AHB Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_DMA1_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) != RESET)
N#define __HAL_RCC_DMA1_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) == RESET)
N#define __HAL_RCC_SRAM_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) != RESET)
N#define __HAL_RCC_SRAM_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) == RESET)
N#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) != RESET)
N#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) == RESET)
N#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) != RESET)
N#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it. 
N  * @{   
N  */
N#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_TIM2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_TIM3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_WWDG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_USART2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_USART2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_I2C1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_BKP_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_BKP_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_PWR_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_PWR_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
N#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
N#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
N#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
N#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
N
N#define __HAL_RCC_BKP_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_BKPEN))
N#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_TIM2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
N#define __HAL_RCC_TIM2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
N#define __HAL_RCC_TIM3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
N#define __HAL_RCC_TIM3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
N#define __HAL_RCC_WWDG_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
N#define __HAL_RCC_WWDG_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
N#define __HAL_RCC_USART2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
N#define __HAL_RCC_USART2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
N#define __HAL_RCC_I2C1_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
N#define __HAL_RCC_I2C1_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
N#define __HAL_RCC_BKP_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) != RESET)
N#define __HAL_RCC_BKP_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) == RESET)
N#define __HAL_RCC_PWR_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
N#define __HAL_RCC_PWR_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{   
N  */
N#define __HAL_RCC_AFIO_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_AFIO_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_GPIOA_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_GPIOB_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_GPIOC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_ADC1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_TIM1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_SPI1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_USART1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_USART1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_AFIO_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_AFIOEN))
N#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPAEN))
N#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPBEN))
N#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPCEN))
N#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPDEN))
N#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
N
N#define __HAL_RCC_TIM1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
N#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
N#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
N
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_AFIO_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) != RESET)
N#define __HAL_RCC_AFIO_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) == RESET)
N#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) != RESET)
N#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) == RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) != RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) == RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) != RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) == RESET)
N#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) != RESET)
N#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) == RESET)
N#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)
N#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)
N#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)
N#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)
N#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)
N#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)
N#define __HAL_RCC_USART1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)
N#define __HAL_RCC_USART1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset
N  * @brief  Force or release APB1 peripheral reset.
N  * @{   
N  */
N#define __HAL_RCC_APB1_FORCE_RESET()       (RCC->APB2RSTR = 0xFFFFFFFFU)  
N#define __HAL_RCC_TIM2_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_WWDG_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_USART2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))
N
N#define __HAL_RCC_BKP_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_BKPRST))
N#define __HAL_RCC_PWR_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))
N
N#define __HAL_RCC_APB1_RELEASE_RESET()      (RCC->APB1RSTR = 0x00)  
N#define __HAL_RCC_TIM2_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_WWDG_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_USART2_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
N
N#define __HAL_RCC_BKP_RELEASE_RESET()        (RCC->APB1RSTR &= ~(RCC_APB1RSTR_BKPRST))
N#define __HAL_RCC_PWR_RELEASE_RESET()        (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset
N  * @brief  Force or release APB2 peripheral reset.
N  * @{   
N  */
N#define __HAL_RCC_APB2_FORCE_RESET()       (RCC->APB2RSTR = 0xFFFFFFFFU)  
N#define __HAL_RCC_AFIO_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_AFIORST))
N#define __HAL_RCC_GPIOA_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPARST))
N#define __HAL_RCC_GPIOB_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPBRST))
N#define __HAL_RCC_GPIOC_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPCRST))
N#define __HAL_RCC_GPIOD_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPDRST))
N#define __HAL_RCC_ADC1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC1RST))
N
N#define __HAL_RCC_TIM1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_SPI1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_USART1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))
N
N#define __HAL_RCC_APB2_RELEASE_RESET()      (RCC->APB2RSTR = 0x00)  
N#define __HAL_RCC_AFIO_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_AFIORST))
N#define __HAL_RCC_GPIOA_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPARST))
N#define __HAL_RCC_GPIOB_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPBRST))
N#define __HAL_RCC_GPIOC_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPCRST))
N#define __HAL_RCC_GPIOD_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPDRST))
N#define __HAL_RCC_ADC1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC1RST))
N
N#define __HAL_RCC_TIM1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_SPI1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_USART1_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Configuration HSI Configuration
N  * @{   
N  */
N
N/** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).
N  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
N  * @note   HSI can not be stopped if it is used as system clock source. In this case,
N  *         you have to select another source of the system clock then stop the HSI.  
N  * @note   After enabling the HSI, the application software should wait on HSIRDY
N  *         flag to be set indicating that HSI clock is stable and can be used as
N  *         system clock source.  
N  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
N  *         clock cycles.  
N  */
N#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)
N#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)
N
N/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
N  * @note   The calibration is used to compensate for the variations in voltage
N  *         and temperature that influence the frequency of the internal HSI RC.
N  * @param  _HSICALIBRATIONVALUE_ specifies the calibration trimming value.
N  *         (default is RCC_HSICALIBRATION_DEFAULT).
N  *         This parameter must be a number between 0 and 0x1F.
N  */  
N#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \
N          (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << POSITION_VAL(RCC_CR_HSITRIM)))
X#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_)           (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << POSITION_VAL(RCC_CR_HSITRIM)))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Configuration  LSI Configuration
N  * @{   
N  */
N
N/** @brief Macro to enable the Internal Low Speed oscillator (LSI).
N  * @note   After enabling the LSI, the application software should wait on 
N  *         LSIRDY flag to be set indicating that LSI clock is stable and can
N  *         be used to clock the IWDG and/or the RTC.
N  */
N#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)
N
N/** @brief Macro to disable the Internal Low Speed oscillator (LSI).
N  * @note   LSI can not be disabled if the IWDG is running.  
N  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
N  *         clock cycles. 
N  */
N#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Configuration HSE Configuration
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the External High Speed oscillator (HSE).
N  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
N  *         supported by this macro. User should request a transition to HSE Off
N  *         first and then HSE On or HSE Bypass.
N  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
N  *         software should wait on HSERDY flag to be set indicating that HSE clock
N  *         is stable and can be used to clock the PLL and/or system clock.
N  * @note   HSE state can not be changed if it is used directly or through the
N  *         PLL as system clock. In this case, you have to select another source
N  *         of the system clock then change the HSE state (ex. disable it).
N  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
N  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
N  *         was previously enabled you have to enable it again after calling this
N  *         function.
N  * @param  __STATE__ specifies the new state of the HSE.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_HSE_OFF turn OFF the HSE oscillator, HSERDY flag goes low after
N  *                              6 HSE oscillator clock cycles.
N  *            @arg @ref RCC_HSE_ON turn ON the HSE oscillator
N  *            @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock
N  */
N#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \
N                    do{                                                     \
N                      if ((__STATE__) == RCC_HSE_ON)                        \
N                      {                                                     \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);                     \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_HSE_OFF)                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                   \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                  \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_HSE_BYPASS)               \
N                      {                                                     \
N                        SET_BIT(RCC->CR, RCC_CR_HSEBYP);                    \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);                     \
N                      }                                                     \
N                      else                                                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                   \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                  \
N                      }                                                     \
N                    }while(0)
X#define __HAL_RCC_HSE_CONFIG(__STATE__)                                                         do{                                                                           if ((__STATE__) == RCC_HSE_ON)                                              {                                                                             SET_BIT(RCC->CR, RCC_CR_HSEON);                                           }                                                                           else if ((__STATE__) == RCC_HSE_OFF)                                        {                                                                             CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                                           CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                                        }                                                                           else if ((__STATE__) == RCC_HSE_BYPASS)                                     {                                                                             SET_BIT(RCC->CR, RCC_CR_HSEBYP);                                            SET_BIT(RCC->CR, RCC_CR_HSEON);                                           }                                                                           else                                                                        {                                                                             CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                                           CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                                        }                                                                         }while(0)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Configuration LSE Configuration
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the External Low Speed oscillator (LSE).
N  * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. 
N  * @note   As the LSE is in the Backup domain and write access is denied to
N  *         this domain after reset, you have to enable write access using 
N  *         @ref HAL_PWR_EnableBkUpAccess() function before to configure the LSE
N  *         (to be done once after reset).  
N  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
N  *         software should wait on LSERDY flag to be set indicating that LSE clock
N  *         is stable and can be used to clock the RTC.
N  * @param  __STATE__ specifies the new state of the LSE.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_LSE_OFF turn OFF the LSE oscillator, LSERDY flag goes low after
N  *                              6 LSE oscillator clock cycles.
N  *            @arg @ref RCC_LSE_ON turn ON the LSE oscillator.
N  *            @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock.
N  */
N#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \
N                    do{                                                     \
N                      if ((__STATE__) == RCC_LSE_ON)                        \
N                      {                                                     \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                   \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_LSE_OFF)                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                 \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_LSE_BYPASS)               \
N                      {                                                     \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                  \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                   \
N                      }                                                     \
N                      else                                                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                 \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                \
N                      }                                                     \
N                    }while(0)
X#define __HAL_RCC_LSE_CONFIG(__STATE__)                                                         do{                                                                           if ((__STATE__) == RCC_LSE_ON)                                              {                                                                             SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         }                                                                           else if ((__STATE__) == RCC_LSE_OFF)                                        {                                                                             CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                      }                                                                           else if ((__STATE__) == RCC_LSE_BYPASS)                                     {                                                                             SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                          SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         }                                                                           else                                                                        {                                                                             CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                      }                                                                         }while(0)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Configuration PLL Configuration
N  * @{   
N  */
N
N/** @brief Macro to enable the main PLL.
N  * @note   After enabling the main PLL, the application software should wait on 
N  *         PLLRDY flag to be set indicating that PLL clock is stable and can
N  *         be used as system clock source.
N  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
N  */
N#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)
N
N/** @brief Macro to disable the main PLL.
N  * @note   The main PLL can not be disabled if it is used as system clock source
N  */
N#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)
N
N/** @brief Macro to configure the main PLL clock source and multiplication factors.
N  * @note   This function must be used only when the main PLL is disabled.
N  *  
N  * @param  __RCC_PLLSOURCE__ specifies the PLL entry clock source.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL clock entry
N  *            @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry
N  * @param  __PLLMUL__ specifies the multiplication factor for PLL VCO output clock
N  *          This parameter can be one of the following values:
N  *             @arg @ref RCC_PLL_MUL4   PLLVCO = PLL clock entry x 4
N  *             @arg @ref RCC_PLL_MUL6   PLLVCO = PLL clock entry x 6
N  @if STM32F105xC
N  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5
N  @elseif STM32F107xC
N  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5
N  @else
N  *             @arg @ref RCC_PLL_MUL2   PLLVCO = PLL clock entry x 2
N  *             @arg @ref RCC_PLL_MUL3   PLLVCO = PLL clock entry x 3
N  *             @arg @ref RCC_PLL_MUL10  PLLVCO = PLL clock entry x 10
N  *             @arg @ref RCC_PLL_MUL11  PLLVCO = PLL clock entry x 11
N  *             @arg @ref RCC_PLL_MUL12  PLLVCO = PLL clock entry x 12
N  *             @arg @ref RCC_PLL_MUL13  PLLVCO = PLL clock entry x 13
N  *             @arg @ref RCC_PLL_MUL14  PLLVCO = PLL clock entry x 14
N  *             @arg @ref RCC_PLL_MUL15  PLLVCO = PLL clock entry x 15
N  *             @arg @ref RCC_PLL_MUL16  PLLVCO = PLL clock entry x 16
N  @endif
N  *             @arg @ref RCC_PLL_MUL8   PLLVCO = PLL clock entry x 8
N  *             @arg @ref RCC_PLL_MUL9   PLLVCO = PLL clock entry x 9
N  *   
N  */
N#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)\
N          MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))
X#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)          MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))
N
N/** @brief  Get oscillator clock selected as PLL input clock
N  * @retval The clock source used for PLL entry. The returned value can be one
N  *         of the following:
N  *             @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL input clock
N  *             @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL input clock
N  */
N#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Get_Clock_source Get Clock source
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the system clock source.
N  * @param  __SYSCLKSOURCE__ specifies the system clock source.
N  *          This parameter can be one of the following values:
N  *              @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source.
N  *              @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source.
N  *              @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source.
N  */
N#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \
N                  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
X#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
N
N/** @brief  Macro to get the clock source used as system clock.
N  * @retval The clock source used as system clock. The returned value can be one
N  *         of the following:
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock
N  */
N#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS)))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config
N  * @{   
N  */ 
N
N#if   defined(RCC_CFGR_MCO_3)
X#if   0L
S/** @brief  Macro to configure the MCO clock.
S  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
S  *         This parameter can be one of the following values:
S  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK      No clock selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_SYSCLK       System clock (SYSCLK) selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_HSI          HSI selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_HSE          HSE selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected (for Ethernet) as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected (for Ethernet) as MCO clock
S  * @param  __MCODIV__ specifies the MCO clock prescaler.
S  *         This parameter can be one of the following values:
S  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source
S  */
N#else
N/** @brief  Macro to configure the MCO clock.
N  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK No clock selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_SYSCLK  System clock (SYSCLK) selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_HSI HSI selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_HSE HSE selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_PLLCLK  PLL clock divided by 2 selected as MCO clock
N  * @param  __MCODIV__ specifies the MCO clock prescaler.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source
N  */
N#endif
N
N#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
N                 MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))
X#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__)                  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))
N
N
N/**
N  * @}
N  */
N
N  /** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration
N  * @{   
N  */
N
N/** @brief Macro to configure the RTC clock (RTCCLK).
N  * @note   As the RTC clock configuration bits are in the Backup domain and write
N  *         access is denied to this domain after reset, you have to enable write
N  *         access using the Power Backup Access macro before to configure
N  *         the RTC clock source (to be done once after reset).    
N  * @note   Once the RTC clock is configured it can't be changed unless the  
N  *         Backup domain is reset using @ref __HAL_RCC_BACKUPRESET_FORCE() macro, or by
N  *         a Power On Reset (POR).
N  *
N  * @param  __RTC_CLKSOURCE__ specifies the RTC clock source.
N  *          This parameter can be one of the following values:
N  *             @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock
N  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
N  *         work in STOP and STANDBY modes, and can be used as wakeup source.
N  *         However, when the HSE clock is used as RTC clock source, the RTC
N  *         cannot be used in STOP and STANDBY modes.    
N  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
N  *         RTC clock source).
N  */
N#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))
N                                                   
N/** @brief Macro to get the RTC clock source.
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock
N  */
N#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
N
N/** @brief Macro to enable the the RTC clock.
N  * @note   These macros must be used only after the RTC clock source was selected.
N  */
N#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
N
N/** @brief Macro to disable the the RTC clock.
N  * @note  These macros must be used only after the RTC clock source was selected.
N  */
N#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
N
N/** @brief  Macro to force the Backup domain reset.
N  * @note   This function resets the RTC peripheral (including the backup registers)
N  *         and the RTC clock source selection in RCC_BDCR register.
N  */
N#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
N
N/** @brief  Macros to release the Backup domain reset.
N  */
N#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
N  * @brief macros to manage the specified RCC Flags and interrupts.
N  * @{
N  */
N
N/** @brief Enable RCC interrupt.
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
N  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  */
N#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))
N
N/** @brief Disable RCC interrupt.
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
N  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  */
N#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))
N
N/** @brief Clear the RCC's interrupt pending bits.
N  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.
N  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  *            @arg @ref RCC_IT_CSS Clock Security System interrupt
N  */
N#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))
N
N/** @brief Check the RCC's interrupt has occurred or not.
N  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.
N  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  *            @arg @ref RCC_IT_CSS Clock Security System interrupt
N  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
N  */
N#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))
N
N/** @brief Set RMVF bit to clear the reset flags.
N  *         The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
N  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
N  */
N#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)
N
N/** @brief  Check RCC flag is set or not.
N  * @param  __FLAG__ specifies the flag to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready.
N  *            @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready.
N  *            @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready.
N  @if STM32F105xx
N  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.
N  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.
N  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.
N  @endif
N  *            @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready.
N  *            @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready.
N  *            @arg @ref RCC_FLAG_PINRST  Pin reset.
N  *            @arg @ref RCC_FLAG_PORRST  POR/PDR reset.
N  *            @arg @ref RCC_FLAG_SFTRST  Software reset.
N  *            @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset.
N  *            @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset.
N  *            @arg @ref RCC_FLAG_LPWRRST Low Power reset.
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5) == CR_REG_INDEX)?   RCC->CR   : \
N                                      ((((__FLAG__) >> 5) == BDCR_REG_INDEX)? RCC->BDCR : \
N                                                                              RCC->CSR)) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))
X#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5) == CR_REG_INDEX)?   RCC->CR   :                                       ((((__FLAG__) >> 5) == BDCR_REG_INDEX)? RCC->BDCR :                                                                               RCC->CSR)) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Include RCC HAL Extension module */
N#include "stm32f1xx_hal_rcc_ex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rcc_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of RCC HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RCC_EX_H
N#define __STM32F1xx_HAL_RCC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCCEx
N  * @{
N  */ 
N
N/** @addtogroup RCCEx_Private_Constants
N * @{
N */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/* Alias word address of PLLI2SON bit */
S#define PLLI2SON_BITNUMBER           POSITION_VAL(RCC_CR_PLL3ON)
S#define RCC_CR_PLLI2SON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (PLLI2SON_BITNUMBER * 4)))
S/* Alias word address of PLL2ON bit */
S#define PLL2ON_BITNUMBER             POSITION_VAL(RCC_CR_PLL2ON)
S#define RCC_CR_PLL2ON_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (PLL2ON_BITNUMBER * 4)))
S
S#define PLLI2S_TIMEOUT_VALUE         ((uint32_t)100)  /* 100 ms */
S#define PLL2_TIMEOUT_VALUE           ((uint32_t)100)  /* 100 ms */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N
N#define CR_REG_INDEX                 ((uint8_t)1)    
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCCEx_Private_Macros
N * @{
N */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) || \
S                                           ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))
X#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) ||                                            ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))
X#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))
S
N#else
N#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2))
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) || \
S                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) || \
S                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) || \
S                                 ((__MUL__) == RCC_PLL_MUL6_5))
X#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) ||                                  ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) ||                                  ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) ||                                  ((__MUL__) == RCC_PLL_MUL6_5))
S
S#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
X#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
S
N#else
N#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  || \
N                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  || \
N                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  || \
N                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  || \
N                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) || \
N                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) || \
N                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) || \
N                                 ((__MUL__) == RCC_PLL_MUL16))
X#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  ||                                  ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  ||                                  ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  ||                                  ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  ||                                  ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) ||                                  ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) ||                                  ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) ||                                  ((__MUL__) == RCC_PLL_MUL16))
N
N#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \
N                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \
N                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
X#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
N
N#endif /* STM32F105xC || STM32F107xC*/
N
N#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   || \
N                                          ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))
X#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   ||                                           ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLLI2S_VCO))
S
S#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S3CLKSOURCE_PLLI2S_VCO))
S
S#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV2)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV3))
S
S#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL20))
X#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL20))
S
S#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))
X#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))
S
S#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) || \
S                              ((__PLL__) == RCC_PLL2_ON))
X#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) ||                               ((__PLL__) == RCC_PLL2_ON))
S
S#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL20))
X#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  ||                                   ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  ||                                   ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  ||                                   ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  ||                                   ((__MUL__) == RCC_PLL2_MUL20))
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   || \
S                (((__SELECTION__) & RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))
S
S#elif defined(STM32F103xE) || defined(STM32F103xG)
X#elif 0L || 0L
S
S#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)
S
S#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   || \
S                (((__SELECTION__) & RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))
S
S
S#elif defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
S || defined(STM32F103xB)
X#elif 0L || 0L || 0L || 0L
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))
S
N#else
N
N#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
N               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
N                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))
N
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S
S#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV1_5))
S
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N
N/** @defgroup RCCEx_Exported_Types RCCEx Exported Types
N  * @{
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** 
S  * @brief  RCC PLL2 configuration structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLL2State;     /*!< The new state of the PLL2.
S                              This parameter can be a value of @ref RCCEx_PLL2_Config */
S
S  uint32_t PLL2MUL;         /*!< PLL2MUL: Multiplication factor for PLL2 VCO input clock
S                              This parameter must be a value of @ref RCCEx_PLL2_Multiplication_Factor*/        
S
S#if defined(STM32F105xC) || defined(STM32F107xC)
S  uint32_t HSEPrediv2Value;       /*!<  The Prediv2 factor value.
S                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */
S
S#endif /* STM32F105xC || STM32F107xC */
S} RCC_PLL2InitTypeDef;
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** 
N  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t OscillatorType;       /*!< The oscillators to be configured.
N                                       This parameter can be a value of @ref RCC_Oscillator_Type */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S  uint32_t Prediv1Source;       /*!<  The Prediv1 source value.
S                                       This parameter can be a value of @ref RCCEx_Prediv1_Source */
N#endif /* STM32F105xC || STM32F107xC */
N
N  uint32_t HSEState;              /*!< The new state of the HSE.
N                                       This parameter can be a value of @ref RCC_HSE_Config */
N                          
N  uint32_t HSEPredivValue;       /*!<  The Prediv1 factor value (named PREDIV1 or PLLXTPRE in RM)
N                                       This parameter can be a value of @ref RCCEx_Prediv1_Factor */
N
N  uint32_t LSEState;              /*!<  The new state of the LSE.
N                                        This parameter can be a value of @ref RCC_LSE_Config */
N                                          
N  uint32_t HSIState;              /*!< The new state of the HSI.
N                                       This parameter can be a value of @ref RCC_HSI_Config */
N
N  uint32_t HSICalibrationValue;   /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
N                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
N                               
N  uint32_t LSIState;              /*!<  The new state of the LSI.
N                                        This parameter can be a value of @ref RCC_LSI_Config */
N
N  RCC_PLLInitTypeDef PLL;         /*!< PLL structure parameters */      
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S  RCC_PLL2InitTypeDef PLL2;         /*!< PLL2 structure parameters */      
N#endif /* STM32F105xC || STM32F107xC */
N} RCC_OscInitTypeDef;
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** 
S  * @brief  RCC PLLI2S configuration structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLI2SMUL;         /*!< PLLI2SMUL: Multiplication factor for PLLI2S VCO input clock
S                              This parameter must be a value of @ref RCCEx_PLLI2S_Multiplication_Factor*/        
S
S#if defined(STM32F105xC) || defined(STM32F107xC)
S  uint32_t HSEPrediv2Value;       /*!<  The Prediv2 factor value.
S                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */
S
S#endif /* STM32F105xC || STM32F107xC */
S} RCC_PLLI2SInitTypeDef;
N#endif /* STM32F105xC || STM32F107xC */
N
N/** 
N  * @brief  RCC extended clocks structure definition  
N  */
Ntypedef struct
N{
N  uint32_t PeriphClockSelection;      /*!< The Extended Clock to be configured.
N                                       This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
N
N  uint32_t RTCClockSelection;         /*!< specifies the RTC clock source.
N                                       This parameter can be a value of @ref RCC_RTC_Clock_Source */
N
N  uint32_t AdcClockSelection;         /*!< ADC clock source      
N                                       This parameter can be a value of @ref RCCEx_ADC_Prescaler */
N
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L
S  uint32_t I2s2ClockSelection;         /*!< I2S2 clock source
S                                       This parameter can be a value of @ref RCCEx_I2S2_Clock_Source */
S
S  uint32_t I2s3ClockSelection;         /*!< I2S3 clock source
S                                       This parameter can be a value of @ref RCCEx_I2S3_Clock_Source */
S  
S#if defined(STM32F105xC) || defined(STM32F107xC)
S  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S2 or I2S3 */
S
S#endif /* STM32F105xC || STM32F107xC */
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
S  uint32_t UsbClockSelection;         /*!< USB clock source      
S                                       This parameter can be a value of @ref RCCEx_USB_Prescaler */
S
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N} RCC_PeriphCLKInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
N  * @{
N  */
N
N/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection
N  * @{
N  */
N#define RCC_PERIPHCLK_RTC           ((uint32_t)0x00000001)
N#define RCC_PERIPHCLK_ADC           ((uint32_t)0x00000002)
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L
S#define RCC_PERIPHCLK_I2S2          ((uint32_t)0x00000004)
S#define RCC_PERIPHCLK_I2S3          ((uint32_t)0x00000008)
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define RCC_PERIPHCLK_USB          ((uint32_t)0x00000010)
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_ADC_Prescaler ADC Prescaler
N  * @{
N  */
N#define RCC_ADCPCLK2_DIV2              RCC_CFGR_ADCPRE_DIV2
N#define RCC_ADCPCLK2_DIV4              RCC_CFGR_ADCPRE_DIV4
N#define RCC_ADCPCLK2_DIV6              RCC_CFGR_ADCPRE_DIV6
N#define RCC_ADCPCLK2_DIV8              RCC_CFGR_ADCPRE_DIV8
N
N/**
N  * @}
N  */
N
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L
S/** @defgroup RCCEx_I2S2_Clock_Source I2S2 Clock Source
S  * @{
S  */
S#define RCC_I2S2CLKSOURCE_SYSCLK              ((uint32_t)0x00000000)
S#if defined(STM32F105xC) || defined(STM32F107xC)
S#define RCC_I2S2CLKSOURCE_PLLI2S_VCO            RCC_CFGR2_I2S2SRC
S#endif /* STM32F105xC || STM32F107xC */
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2S3_Clock_Source I2S3 Clock Source
S  * @{
S  */
S#define RCC_I2S3CLKSOURCE_SYSCLK              ((uint32_t)0x00000000)
S#if defined(STM32F105xC) || defined(STM32F107xC)
S#define RCC_I2S3CLKSOURCE_PLLI2S_VCO            RCC_CFGR2_I2S3SRC
S#endif /* STM32F105xC || STM32F107xC */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S
S/** @defgroup RCCEx_USB_Prescaler USB Prescaler
S  * @{
S  */
S#define RCC_USBCLKSOURCE_PLL              RCC_CFGR_USBPRE
S#define RCC_USBCLKSOURCE_PLL_DIV1_5            ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_USB_Prescaler USB Prescaler
S  * @{
S  */
S#define RCC_USBCLKSOURCE_PLL_DIV2              RCC_CFGR_OTGFSPRE
S#define RCC_USBCLKSOURCE_PLL_DIV3              ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLLI2S_Multiplication_Factor PLLI2S Multiplication Factor
S  * @{
S  */
S
S#define RCC_PLLI2S_MUL8                   RCC_CFGR2_PLL3MUL8   /*!< PLLI2S input clock * 8 */
S#define RCC_PLLI2S_MUL9                   RCC_CFGR2_PLL3MUL9   /*!< PLLI2S input clock * 9 */
S#define RCC_PLLI2S_MUL10                  RCC_CFGR2_PLL3MUL10  /*!< PLLI2S input clock * 10 */
S#define RCC_PLLI2S_MUL11                  RCC_CFGR2_PLL3MUL11  /*!< PLLI2S input clock * 11 */
S#define RCC_PLLI2S_MUL12                  RCC_CFGR2_PLL3MUL12  /*!< PLLI2S input clock * 12 */
S#define RCC_PLLI2S_MUL13                  RCC_CFGR2_PLL3MUL13  /*!< PLLI2S input clock * 13 */
S#define RCC_PLLI2S_MUL14                  RCC_CFGR2_PLL3MUL14  /*!< PLLI2S input clock * 14 */
S#define RCC_PLLI2S_MUL16                  RCC_CFGR2_PLL3MUL16  /*!< PLLI2S input clock * 16 */
S#define RCC_PLLI2S_MUL20                  RCC_CFGR2_PLL3MUL20  /*!< PLLI2S input clock * 20 */
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Prediv1_Source Prediv1 Source
S  * @{
S  */
S
S#define RCC_PREDIV1_SOURCE_HSE           RCC_CFGR2_PREDIV1SRC_HSE
S#define RCC_PREDIV1_SOURCE_PLL2          RCC_CFGR2_PREDIV1SRC_PLL2
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_Prediv1_Factor HSE Prediv1 Factor
N  * @{
N  */
N
N#define RCC_HSE_PREDIV_DIV1              ((uint32_t)0x00000000)
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S#define RCC_HSE_PREDIV_DIV2              RCC_CFGR2_PREDIV1_DIV2
S#define RCC_HSE_PREDIV_DIV3              RCC_CFGR2_PREDIV1_DIV3
S#define RCC_HSE_PREDIV_DIV4              RCC_CFGR2_PREDIV1_DIV4
S#define RCC_HSE_PREDIV_DIV5              RCC_CFGR2_PREDIV1_DIV5
S#define RCC_HSE_PREDIV_DIV6              RCC_CFGR2_PREDIV1_DIV6
S#define RCC_HSE_PREDIV_DIV7              RCC_CFGR2_PREDIV1_DIV7
S#define RCC_HSE_PREDIV_DIV8              RCC_CFGR2_PREDIV1_DIV8
S#define RCC_HSE_PREDIV_DIV9              RCC_CFGR2_PREDIV1_DIV9
S#define RCC_HSE_PREDIV_DIV10             RCC_CFGR2_PREDIV1_DIV10
S#define RCC_HSE_PREDIV_DIV11             RCC_CFGR2_PREDIV1_DIV11
S#define RCC_HSE_PREDIV_DIV12             RCC_CFGR2_PREDIV1_DIV12
S#define RCC_HSE_PREDIV_DIV13             RCC_CFGR2_PREDIV1_DIV13
S#define RCC_HSE_PREDIV_DIV14             RCC_CFGR2_PREDIV1_DIV14
S#define RCC_HSE_PREDIV_DIV15             RCC_CFGR2_PREDIV1_DIV15
S#define RCC_HSE_PREDIV_DIV16             RCC_CFGR2_PREDIV1_DIV16
N#else
N#define RCC_HSE_PREDIV_DIV2              RCC_CFGR_PLLXTPRE
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Prediv2_Factor HSE Prediv2 Factor
S  * @{
S  */
S
S#define RCC_HSE_PREDIV2_DIV1                RCC_CFGR2_PREDIV2_DIV1   /*!< PREDIV2 input clock not divided */
S#define RCC_HSE_PREDIV2_DIV2                RCC_CFGR2_PREDIV2_DIV2   /*!< PREDIV2 input clock divided by 2 */
S#define RCC_HSE_PREDIV2_DIV3                RCC_CFGR2_PREDIV2_DIV3   /*!< PREDIV2 input clock divided by 3 */
S#define RCC_HSE_PREDIV2_DIV4                RCC_CFGR2_PREDIV2_DIV4   /*!< PREDIV2 input clock divided by 4 */
S#define RCC_HSE_PREDIV2_DIV5                RCC_CFGR2_PREDIV2_DIV5   /*!< PREDIV2 input clock divided by 5 */
S#define RCC_HSE_PREDIV2_DIV6                RCC_CFGR2_PREDIV2_DIV6   /*!< PREDIV2 input clock divided by 6 */
S#define RCC_HSE_PREDIV2_DIV7                RCC_CFGR2_PREDIV2_DIV7   /*!< PREDIV2 input clock divided by 7 */
S#define RCC_HSE_PREDIV2_DIV8                RCC_CFGR2_PREDIV2_DIV8   /*!< PREDIV2 input clock divided by 8 */
S#define RCC_HSE_PREDIV2_DIV9                RCC_CFGR2_PREDIV2_DIV9   /*!< PREDIV2 input clock divided by 9 */
S#define RCC_HSE_PREDIV2_DIV10               RCC_CFGR2_PREDIV2_DIV10  /*!< PREDIV2 input clock divided by 10 */
S#define RCC_HSE_PREDIV2_DIV11               RCC_CFGR2_PREDIV2_DIV11  /*!< PREDIV2 input clock divided by 11 */
S#define RCC_HSE_PREDIV2_DIV12               RCC_CFGR2_PREDIV2_DIV12  /*!< PREDIV2 input clock divided by 12 */
S#define RCC_HSE_PREDIV2_DIV13               RCC_CFGR2_PREDIV2_DIV13  /*!< PREDIV2 input clock divided by 13 */
S#define RCC_HSE_PREDIV2_DIV14               RCC_CFGR2_PREDIV2_DIV14  /*!< PREDIV2 input clock divided by 14 */
S#define RCC_HSE_PREDIV2_DIV15               RCC_CFGR2_PREDIV2_DIV15  /*!< PREDIV2 input clock divided by 15 */
S#define RCC_HSE_PREDIV2_DIV16               RCC_CFGR2_PREDIV2_DIV16  /*!< PREDIV2 input clock divided by 16 */
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLL2_Config PLL Config
S  * @{
S  */
S#define RCC_PLL2_NONE                      ((uint32_t)0x00000000)
S#define RCC_PLL2_OFF                       ((uint32_t)0x00000001)
S#define RCC_PLL2_ON                        ((uint32_t)0x00000002)
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLL2_Multiplication_Factor PLL2 Multiplication Factor
S  * @{
S  */
S
S#define RCC_PLL2_MUL8                   RCC_CFGR2_PLL2MUL8   /*!< PLL2 input clock * 8 */
S#define RCC_PLL2_MUL9                   RCC_CFGR2_PLL2MUL9   /*!< PLL2 input clock * 9 */
S#define RCC_PLL2_MUL10                  RCC_CFGR2_PLL2MUL10  /*!< PLL2 input clock * 10 */
S#define RCC_PLL2_MUL11                  RCC_CFGR2_PLL2MUL11  /*!< PLL2 input clock * 11 */
S#define RCC_PLL2_MUL12                  RCC_CFGR2_PLL2MUL12  /*!< PLL2 input clock * 12 */
S#define RCC_PLL2_MUL13                  RCC_CFGR2_PLL2MUL13  /*!< PLL2 input clock * 13 */
S#define RCC_PLL2_MUL14                  RCC_CFGR2_PLL2MUL14  /*!< PLL2 input clock * 14 */
S#define RCC_PLL2_MUL16                  RCC_CFGR2_PLL2MUL16  /*!< PLL2 input clock * 16 */
S#define RCC_PLL2_MUL20                  RCC_CFGR2_PLL2MUL20  /*!< PLL2 input clock * 20 */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_PLL_Multiplication_Factor PLL Multiplication Factor
N  * @{
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
N#else
N#define RCC_PLL_MUL2                    RCC_CFGR_PLLMULL2
N#define RCC_PLL_MUL3                    RCC_CFGR_PLLMULL3
N#endif /* STM32F105xC || STM32F107xC */
N#define RCC_PLL_MUL4                    RCC_CFGR_PLLMULL4
N#define RCC_PLL_MUL5                    RCC_CFGR_PLLMULL5
N#define RCC_PLL_MUL6                    RCC_CFGR_PLLMULL6
N#define RCC_PLL_MUL7                    RCC_CFGR_PLLMULL7
N#define RCC_PLL_MUL8                    RCC_CFGR_PLLMULL8
N#define RCC_PLL_MUL9                    RCC_CFGR_PLLMULL9
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_PLL_MUL6_5                  RCC_CFGR_PLLMULL6_5
N#else
N#define RCC_PLL_MUL10                   RCC_CFGR_PLLMULL10
N#define RCC_PLL_MUL11                   RCC_CFGR_PLLMULL11
N#define RCC_PLL_MUL12                   RCC_CFGR_PLLMULL12
N#define RCC_PLL_MUL13                   RCC_CFGR_PLLMULL13
N#define RCC_PLL_MUL14                   RCC_CFGR_PLLMULL14
N#define RCC_PLL_MUL15                   RCC_CFGR_PLLMULL15
N#define RCC_PLL_MUL16                   RCC_CFGR_PLLMULL16
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_MCO1_Clock_Source MCO1 Clock Source
N  * @{
N  */
N#define RCC_MCO1SOURCE_NOCLOCK           ((uint32_t)RCC_CFGR_MCO_NOCLOCK)
N#define RCC_MCO1SOURCE_SYSCLK            ((uint32_t)RCC_CFGR_MCO_SYSCLK)
N#define RCC_MCO1SOURCE_HSI               ((uint32_t)RCC_CFGR_MCO_HSI)
N#define RCC_MCO1SOURCE_HSE               ((uint32_t)RCC_CFGR_MCO_HSE)
N#define RCC_MCO1SOURCE_PLLCLK            ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_MCO1SOURCE_PLL2CLK           ((uint32_t)RCC_CFGR_MCO_PLL2CLK)
S#define RCC_MCO1SOURCE_PLL3CLK_DIV2      ((uint32_t)RCC_CFGR_MCO_PLL3CLK_DIV2)
S#define RCC_MCO1SOURCE_EXT_HSE           ((uint32_t)RCC_CFGR_MCO_EXT_HSE)
S#define RCC_MCO1SOURCE_PLL3CLK           ((uint32_t)RCC_CFGR_MCO_PLL3CLK)
N#endif /* STM32F105xC || STM32F107xC*/
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Interrupt RCCEx Interrupt
S  * @{
S  */
S#define RCC_IT_PLL2RDY                   ((uint8_t)RCC_CIR_PLL2RDYF)
S#define RCC_IT_PLLI2SRDY                 ((uint8_t)RCC_CIR_PLL3RDYF)
S/**
S  * @}
S  */  
S
S/** @defgroup RCCEx_Flag RCCEx Flag
S  *        Elements values convention: 0XXYYYYYb
S  *           - YYYYY  : Flag position in the register
S  *           - XX  : Register index
S  *                 - 01: CR register
S  * @{
S  */
S/* Flags in the CR register */
S#define RCC_FLAG_PLL2RDY                  ((uint8_t)((CR_REG_INDEX << 5) | POSITION_VAL(RCC_CR_PLL2RDY)))
S#define RCC_FLAG_PLLI2SRDY                ((uint8_t)((CR_REG_INDEX << 5) | POSITION_VAL(RCC_CR_PLL3RDY)))
S/**
S  * @}
S  */ 
N#endif /* STM32F105xC || STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
N * @{
N */
N
N/** @defgroup RCCEx_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.   
N  * @{
N  */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\
N || defined  (STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_DMA2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_DMA2_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_DMA2EN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined  (STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_FSMC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_FSMC_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_FSMCEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_SDIO_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_SDIO_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S
S#define __HAL_RCC_SDIO_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_SDIOEN))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()       (RCC->AHBENR &= ~(RCC_AHBENR_OTGFSEN))
N#endif /* STM32F105xC || STM32F107xC*/
N
N#if defined(STM32F107xC)
X#if 0L
S#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_ETHMAC_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACEN))
S#define __HAL_RCC_ETHMACTX_CLK_DISABLE()    (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACTXEN))
S#define __HAL_RCC_ETHMACRX_CLK_DISABLE()    (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACRXEN))
S
S/**
S  * @brief  Enable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \
S                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \
S                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
S                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
S                                      } while(0)
X#define __HAL_RCC_ETH_CLK_ENABLE() do {                                                                             __HAL_RCC_ETHMAC_CLK_ENABLE();                                              __HAL_RCC_ETHMACTX_CLK_ENABLE();                                            __HAL_RCC_ETHMACRX_CLK_ENABLE();                                          } while(0)
S/**
S  * @brief  Disable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \
S                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \
S                                        } while(0)
X#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                                                                __HAL_RCC_ETHMACTX_CLK_DISABLE();                                              __HAL_RCC_ETHMACRX_CLK_DISABLE();                                              __HAL_RCC_ETHMAC_CLK_DISABLE();                                              } while(0)
S                                     
N#endif /* STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\
N || defined  (STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_DMA2_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_DMA2EN)) != RESET)
S#define __HAL_RCC_DMA2_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_DMA2EN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined  (STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_FSMC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_FSMCEN)) != RESET)
S#define __HAL_RCC_FSMC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_FSMCEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_SDIOEN)) != RESET)
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_SDIOEN)) == RESET)
N#endif /* STM32F103xE || STM32F103xG */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_OTGFSEN)) == RESET)
N#endif /* STM32F105xC || STM32F107xC*/
N#if defined(STM32F107xC)
X#if 0L
S#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACEN)) != RESET)
S#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACEN)) == RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACTXEN)) != RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACTXEN)) == RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACRXEN)) != RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACRXEN)) == RESET)
N#endif /* STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it. 
N  * @{   
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L ||0L
S#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_CAN1_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_TIM4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_SPI2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_USART3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_USART3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_I2C2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_TIM4_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
N#define __HAL_RCC_SPI2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))
N#define __HAL_RCC_USART3_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
N#define __HAL_RCC_I2C2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_USB_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_USB_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_USB_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_USBEN))
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_SPI3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_UART4_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_UART4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_UART5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_UART5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_DAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
S#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
S#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_DAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_CEC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_CEC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S#define __HAL_RCC_CEC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))
N#endif /* STM32F100xB || STM32F100xE */
N
N#ifdef STM32F100xE
S#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM12_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM13_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM14_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_SPI3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_UART4_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_UART4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_UART5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_UART5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
S#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
N#endif /* STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_CAN2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM12_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM13_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM14_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L ||0L
S#define __HAL_RCC_CAN1_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
S#define __HAL_RCC_CAN1_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
N#define __HAL_RCC_TIM4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
N#define __HAL_RCC_SPI2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
N#define __HAL_RCC_SPI2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
N#define __HAL_RCC_USART3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
N#define __HAL_RCC_USART3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
N#define __HAL_RCC_I2C2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
N#define __HAL_RCC_I2C2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_USB_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) != RESET)
S#define __HAL_RCC_USB_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) == RESET)
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
S#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
S#define __HAL_RCC_CEC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)
S#define __HAL_RCC_CEC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)
N#endif /* STM32F100xB || STM32F100xE */
N#ifdef STM32F100xE
S#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
S#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
S#define __HAL_RCC_CAN2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
S#define __HAL_RCC_CAN2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
N#endif /* STM32F100xE */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
N#endif /* STM32F105xC || STM32F107xC */
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{   
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_ADC2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_ADC2_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM15_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM16_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM17_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM15_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM15EN))
S#define __HAL_RCC_TIM16_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM16EN))
S#define __HAL_RCC_TIM17_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM17EN))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);                                        UNUSED(tmpreg);                                       } while(0)
N
N#define __HAL_RCC_GPIOE_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPEEN))
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L
S#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPGEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_ADC3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM8_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
S#define __HAL_RCC_ADC3_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPGEN))
N#endif /* STM32F100xE */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM9_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM10_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0)
X#define __HAL_RCC_TIM11_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                        UNUSED(tmpreg);                                       } while(0)
S
S#define __HAL_RCC_TIM9_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_TIM11_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_ADC2_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
S#define __HAL_RCC_ADC2_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM15EN)) != RESET)
S#define __HAL_RCC_TIM15_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM15EN)) == RESET)
S#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM16EN)) != RESET)
S#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM16EN)) == RESET)
S#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM17EN)) != RESET)
S#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM17EN)) == RESET)
N#endif /* STM32F100xB || STM32F100xE */
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) != RESET)
N#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) == RESET)
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) != RESET)
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) == RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) != RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM8_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
S#define __HAL_RCC_TIM8_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
S#define __HAL_RCC_ADC3_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
S#define __HAL_RCC_ADC3_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
N#endif /* STM32F103xE || STM32F103xG */
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) != RESET)
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) == RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) != RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) == RESET)
N#endif /* STM32F100xE */
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
S#define __HAL_RCC_TIM9_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
S#define __HAL_RCC_TIM11_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)
S#define __HAL_RCC_TIM11_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Peripheral_Clock_Force_Release Peripheral Clock Force Release
S  * @brief  Force or release AHB peripheral reset.
S  * @{
S  */  
S#define __HAL_RCC_AHB_FORCE_RESET()         (RCC->AHBRSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()       (RCC->AHBRSTR |= (RCC_AHBRSTR_OTGFSRST))
S#if defined(STM32F107xC)
S#define __HAL_RCC_ETHMAC_FORCE_RESET()      (RCC->AHBRSTR |= (RCC_AHBRSTR_ETHMACRST))
S#endif /* STM32F107xC */
S
S#define __HAL_RCC_AHB_RELEASE_RESET()       (RCC->AHBRSTR = 0x00)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()     (RCC->AHBRSTR &= ~(RCC_AHBRSTR_OTGFSRST))
S#if defined(STM32F107xC)
S#define __HAL_RCC_ETHMAC_RELEASE_RESET()    (RCC->AHBRSTR &= ~(RCC_AHBRSTR_ETHMACRST))
S#endif /* STM32F107xC */
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
N  * @brief  Force or release APB1 peripheral reset.
N  * @{   
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L ||0L
S#define __HAL_RCC_CAN1_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
S
S#define __HAL_RCC_CAN1_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART3_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_I2C2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))
N
N#define __HAL_RCC_TIM4_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_I2C2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_USB_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_USBRST))
S#define __HAL_RCC_USB_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USBRST))
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_DAC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S
S#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_DAC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_CEC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))
S
S#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_CEC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined  (STM32F100xE)
X#if 0L
S#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
S
S#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
N#endif /* STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_CAN2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
S
S#define __HAL_RCC_CAN2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S
S#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
N  * @brief  Force or release APB2 peripheral reset.
N  * @{   
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define __HAL_RCC_ADC2_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC2RST))
S
S#define __HAL_RCC_ADC2_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC2RST))
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM15RST))
S#define __HAL_RCC_TIM16_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM16RST))
S#define __HAL_RCC_TIM17_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM17RST))
S
S#define __HAL_RCC_TIM15_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM15RST))
S#define __HAL_RCC_TIM16_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM16RST))
S#define __HAL_RCC_TIM17_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM17RST))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPERST))
N
N#define __HAL_RCC_GPIOE_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPERST))
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L
S#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPGRST))
S
S#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPGRST))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM8_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_ADC3_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC3RST))
S
S#define __HAL_RCC_TIM8_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_ADC3_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC3RST))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPGRST))
S
S#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPGRST))
N#endif /* STM32F100xE */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM11_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))
S
S#define __HAL_RCC_TIM9_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM11_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_HSE_Configuration HSE Configuration
N  * @{   
N  */ 
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S/**
S  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.
S  * @note   Predivision factor can not be changed if PLL is used as system clock
S  *         In this case, you have to select another source of the system clock, disable the PLL and
S  *         then change the HSE predivision factor.
S  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.
S  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV16.
S  */
S#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))
N#else
N/**
N  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.
N  * @note   Predivision factor can not be changed if PLL is used as system clock
N  *         In this case, you have to select another source of the system clock, disable the PLL and
N  *         then change the HSE predivision factor.
N  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.
N  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV2.
N  */
N#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \
N                  MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))
X#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__)                   MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))
N
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S/**
S  * @brief  Macro to get prediv1 factor for PLL.
S  */
S#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1)
S
N#else
N/**
N  * @brief  Macro to get prediv1 factor for PLL.
N  */
N#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE)
N
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_PLLI2S_Configuration PLLI2S Configuration
S  * @{   
S  */ 
S
S/** @brief Macros to enable the main PLLI2S.
S  * @note   After enabling the main PLLI2S, the application software should wait on 
S  *         PLLI2SRDY flag to be set indicating that PLLI2S clock is stable and can
S  *         be used as system clock source.
S  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLLI2S_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)
S
S/** @brief Macros to disable the main PLLI2S.
S  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLLI2S_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)
S
S/** @brief macros to configure the main PLLI2S multiplication factor.
S  * @note   This function must be used only when the main PLLI2S is disabled.
S  *  
S  * @param  __PLLI2SMUL__ specifies the multiplication factor for PLLI2S VCO output clock
S  *          This parameter can be one of the following values:
S  *             @arg @ref RCC_PLLI2S_MUL8 PLLI2SVCO = PLLI2S clock entry x 8
S  *             @arg @ref RCC_PLLI2S_MUL9 PLLI2SVCO = PLLI2S clock entry x 9
S  *             @arg @ref RCC_PLLI2S_MUL10 PLLI2SVCO = PLLI2S clock entry x 10
S  *             @arg @ref RCC_PLLI2S_MUL11 PLLI2SVCO = PLLI2S clock entry x 11
S  *             @arg @ref RCC_PLLI2S_MUL12 PLLI2SVCO = PLLI2S clock entry x 12
S  *             @arg @ref RCC_PLLI2S_MUL13 PLLI2SVCO = PLLI2S clock entry x 13
S  *             @arg @ref RCC_PLLI2S_MUL14 PLLI2SVCO = PLLI2S clock entry x 14
S  *             @arg @ref RCC_PLLI2S_MUL16 PLLI2SVCO = PLLI2S clock entry x 16
S  *             @arg @ref RCC_PLLI2S_MUL20 PLLI2SVCO = PLLI2S clock entry x 20
S  *   
S  */
S#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)\
S          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))
X#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_Peripheral_Configuration Peripheral Configuration
N  * @brief  Macros to configure clock source of different peripherals.
N  * @{
N  */  
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** @brief  Macro to configure the USB clock.
S  * @param  __USBCLKSOURCE__ specifies the USB clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock
S  */
S#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))
X#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))
S
S/** @brief  Macro to get the USB clock (USBCLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock
S  */
S#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_USBPRE)))
S
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/** @brief  Macro to configure the USB OTSclock.
S  * @param  __USBCLKSOURCE__ specifies the USB clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock
S  */
S#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))
X#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))
S
S/** @brief  Macro to get the USB clock (USBCLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock
S  */
S#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_OTGFSPRE)))
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @brief  Macro to configure the ADCx clock (x=1 to 3 depending on devices).
N  * @param  __ADCCLKSOURCE__ specifies the ADC clock source.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock
N  */
N#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) \
N                  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))
X#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))
N
N/** @brief  Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices).
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock
N  */
N#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_ADCPRE)))
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/** @addtogroup RCCEx_HSE_Configuration
S  * @{   
S  */ 
S
S/**
S  * @brief  Macro to configure the PLL2 & PLLI2S Predivision factor.
S  * @note   Predivision factor can not be changed if PLL2 is used indirectly as system clock
S  *         In this case, you have to select another source of the system clock, disable the PLL2 and PLLI2S and
S  *         then change the PREDIV2 factor.
S  * @param  __HSE_PREDIV2_VALUE__ specifies the PREDIV2 value applied to PLL2 & PLLI2S.
S  *         This parameter must be a number between RCC_HSE_PREDIV2_DIV1 and RCC_HSE_PREDIV2_DIV16.
S  */
S#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))
X#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))
S                  
S/**
S  * @brief  Macro to get prediv2 factor for PLL2 & PLL3.
S  */
S#define __HAL_RCC_HSE_GET_PREDIV2() READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV2)
S
S/**
S  * @}
S  */
S
S/** @addtogroup RCCEx_PLLI2S_Configuration
S  * @{   
S  */ 
S
S/** @brief Macros to enable the main PLL2.
S  * @note   After enabling the main PLL2, the application software should wait on 
S  *         PLL2RDY flag to be set indicating that PLL2 clock is stable and can
S  *         be used as system clock source.
S  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLL2_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = ENABLE)
S
S/** @brief Macros to disable the main PLL2.
S  * @note   The main PLL2 can not be disabled if it is used indirectly as system clock source
S  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLL2_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = DISABLE)
S
S/** @brief macros to configure the main PLL2 multiplication factor.
S  * @note   This function must be used only when the main PLL2 is disabled.
S  *  
S  * @param  __PLL2MUL__ specifies the multiplication factor for PLL2 VCO output clock
S  *          This parameter can be one of the following values:
S  *             @arg @ref RCC_PLL2_MUL8 PLL2VCO = PLL2 clock entry x 8
S  *             @arg @ref RCC_PLL2_MUL9 PLL2VCO = PLL2 clock entry x 9
S  *             @arg @ref RCC_PLL2_MUL10 PLL2VCO = PLL2 clock entry x 10
S  *             @arg @ref RCC_PLL2_MUL11 PLL2VCO = PLL2 clock entry x 11
S  *             @arg @ref RCC_PLL2_MUL12 PLL2VCO = PLL2 clock entry x 12
S  *             @arg @ref RCC_PLL2_MUL13 PLL2VCO = PLL2 clock entry x 13
S  *             @arg @ref RCC_PLL2_MUL14 PLL2VCO = PLL2 clock entry x 14
S  *             @arg @ref RCC_PLL2_MUL16 PLL2VCO = PLL2 clock entry x 16
S  *             @arg @ref RCC_PLL2_MUL20 PLL2VCO = PLL2 clock entry x 20
S  *   
S  */
S#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)\
S          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))
X#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2S_Configuration I2S Configuration
S  * @brief  Macros to configure clock source of I2S peripherals.
S  * @{
S  */  
S
S/** @brief  Macro to configure the I2S2 clock.
S  * @param  __I2S2CLKSOURCE__ specifies the I2S2 clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))
X#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))
S
S/** @brief  Macro to get the I2S2 clock (I2S2CLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_I2S2SRC)))
S
S/** @brief  Macro to configure the I2S3 clock.
S  * @param  __I2S2CLKSOURCE__ specifies the I2S3 clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))
X#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))
S
S/** @brief  Macro to get the I2S3 clock (I2S3CLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_GET_I2S3_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_I2S3SRC)))
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RCCEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RCCEx_Exported_Functions_Group1
N  * @{
N  */
N
NHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
Nvoid              HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
Nuint32_t          HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @addtogroup RCCEx_Exported_Functions_Group2
S  * @{
S  */
SHAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);
SHAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void);
S
S/**
S  * @}
S  */
S
S/** @addtogroup RCCEx_Exported_Functions_Group3
S  * @{
S  */
SHAL_StatusTypeDef HAL_RCCEx_EnablePLL2(RCC_PLL2InitTypeDef  *PLL2Init);
SHAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void);
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RCC_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 1332 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RCC_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group1
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ******************************/
Nvoid              HAL_RCC_DeInit(void);
NHAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct);
NHAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency);
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group2
N  * @{
N  */
N
N/* Peripheral Control functions  ************************************************/
Nvoid              HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
Nvoid              HAL_RCC_EnableCSS(void);
Nvoid              HAL_RCC_DisableCSS(void);
Nuint32_t          HAL_RCC_GetSysClockFreq(void);
Nuint32_t          HAL_RCC_GetHCLKFreq(void);
Nuint32_t          HAL_RCC_GetPCLK1Freq(void);
Nuint32_t          HAL_RCC_GetPCLK2Freq(void);
Nvoid              HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct);
Nvoid              HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency);
N
N/* CSS NMI IRQ handler */
Nvoid              HAL_RCC_NMI_IRQHandler(void);
N
N/* User Callbacks in non blocking mode (IT mode) */
Nvoid              HAL_RCC_CSSCallback(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RCC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 221 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_RCC_MODULE_ENABLED */
N
N#ifdef HAL_GPIO_MODULE_ENABLED
N #include "stm32f1xx_hal_gpio.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_gpio.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of GPIO HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_GPIO_H
N#define __STM32F1xx_HAL_GPIO_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup GPIO
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Types GPIO Exported Types
N  * @{
N  */ 
N
N/** 
N  * @brief   GPIO Init structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t Pin;       /*!< Specifies the GPIO pins to be configured.
N                           This parameter can be any value of @ref GPIO_pins_define */
N
N  uint32_t Mode;      /*!< Specifies the operating mode for the selected pins.
N                           This parameter can be a value of @ref GPIO_mode_define */
N                           
N  uint32_t Pull;      /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
N                           This parameter can be a value of @ref GPIO_pull_define */
N                           
N  uint32_t Speed;     /*!< Specifies the speed for the selected pins.
N                           This parameter can be a value of @ref GPIO_speed_define */
N}GPIO_InitTypeDef;
N 
N/** 
N  * @brief  GPIO Bit SET and Bit RESET enumeration 
N  */
Ntypedef enum
N{ 
N  GPIO_PIN_RESET = 0,
N  GPIO_PIN_SET
N}GPIO_PinState;
N
N/**
N  * @}
N  */
N
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup GPIO_Exported_Constants GPIO Exported Constants
N  * @{
N  */ 
N
N/** @defgroup GPIO_pins_define GPIO pins define
N  * @{
N  */ 
N#define GPIO_PIN_0                 ((uint16_t)0x0001)  /* Pin 0 selected    */
N#define GPIO_PIN_1                 ((uint16_t)0x0002)  /* Pin 1 selected    */
N#define GPIO_PIN_2                 ((uint16_t)0x0004)  /* Pin 2 selected    */
N#define GPIO_PIN_3                 ((uint16_t)0x0008)  /* Pin 3 selected    */
N#define GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
N#define GPIO_PIN_5                 ((uint16_t)0x0020)  /* Pin 5 selected    */
N#define GPIO_PIN_6                 ((uint16_t)0x0040)  /* Pin 6 selected    */
N#define GPIO_PIN_7                 ((uint16_t)0x0080)  /* Pin 7 selected    */
N#define GPIO_PIN_8                 ((uint16_t)0x0100)  /* Pin 8 selected    */
N#define GPIO_PIN_9                 ((uint16_t)0x0200)  /* Pin 9 selected    */
N#define GPIO_PIN_10                ((uint16_t)0x0400)  /* Pin 10 selected   */
N#define GPIO_PIN_11                ((uint16_t)0x0800)  /* Pin 11 selected   */
N#define GPIO_PIN_12                ((uint16_t)0x1000)  /* Pin 12 selected   */
N#define GPIO_PIN_13                ((uint16_t)0x2000)  /* Pin 13 selected   */
N#define GPIO_PIN_14                ((uint16_t)0x4000)  /* Pin 14 selected   */
N#define GPIO_PIN_15                ((uint16_t)0x8000)  /* Pin 15 selected   */
N#define GPIO_PIN_All               ((uint16_t)0xFFFF)  /* All pins selected */
N
N#define GPIO_PIN_MASK              ((uint32_t)0x0000FFFF) /* PIN mask for assert test */
N/**
N  * @}
N  */ 
N
N     
N/** @defgroup GPIO_mode_define GPIO mode define
N  * @brief GPIO Configuration Mode 
N  *        Elements values convention: 0xX0yz00YZ
N  *           - X  : GPIO mode or EXTI Mode
N  *           - y  : External IT or Event trigger detection 
N  *           - z  : IO configuration on External IT or Event
N  *           - Y  : Output type (Push Pull or Open Drain)
N  *           - Z  : IO Direction mode (Input, Output, Alternate or Analog)
N  * @{
N  */ 
N#define  GPIO_MODE_INPUT                        ((uint32_t)0x00000000)   /*!< Input Floating Mode                   */
N#define  GPIO_MODE_OUTPUT_PP                    ((uint32_t)0x00000001)   /*!< Output Push Pull Mode                 */
N#define  GPIO_MODE_OUTPUT_OD                    ((uint32_t)0x00000011)   /*!< Output Open Drain Mode                */
N#define  GPIO_MODE_AF_PP                        ((uint32_t)0x00000002)   /*!< Alternate Function Push Pull Mode     */
N#define  GPIO_MODE_AF_OD                        ((uint32_t)0x00000012)   /*!< Alternate Function Open Drain Mode    */
N#define  GPIO_MODE_AF_INPUT                     GPIO_MODE_INPUT          /*!< Alternate Function Input Mode         */
N
N#define  GPIO_MODE_ANALOG                       ((uint32_t)0x00000003)   /*!< Analog Mode  */
N    
N#define  GPIO_MODE_IT_RISING                    ((uint32_t)0x10110000)   /*!< External Interrupt Mode with Rising edge trigger detection          */
N#define  GPIO_MODE_IT_FALLING                   ((uint32_t)0x10210000)   /*!< External Interrupt Mode with Falling edge trigger detection         */
N#define  GPIO_MODE_IT_RISING_FALLING            ((uint32_t)0x10310000)   /*!< External Interrupt Mode with Rising/Falling edge trigger detection  */
N 
N#define  GPIO_MODE_EVT_RISING                   ((uint32_t)0x10120000)   /*!< External Event Mode with Rising edge trigger detection               */
N#define  GPIO_MODE_EVT_FALLING                  ((uint32_t)0x10220000)   /*!< External Event Mode with Falling edge trigger detection              */
N#define  GPIO_MODE_EVT_RISING_FALLING           ((uint32_t)0x10320000)   /*!< External Event Mode with Rising/Falling edge trigger detection       */
N
N/**
N  * @}
N  */
N                                                    
N                                                         
N/** @defgroup GPIO_speed_define GPIO speed define
N  * @brief GPIO Output Maximum frequency
N  * @{
N  */  
N#define  GPIO_SPEED_FREQ_LOW              (GPIO_CRL_MODE0_1) /*!< Low speed */
N#define  GPIO_SPEED_FREQ_MEDIUM           (GPIO_CRL_MODE0_0) /*!< Medium speed */
N#define  GPIO_SPEED_FREQ_HIGH             (GPIO_CRL_MODE0)   /*!< High speed */
N
N/**
N  * @}
N  */
N
N
N /** @defgroup GPIO_pull_define GPIO pull define
N   * @brief GPIO Pull-Up or Pull-Down Activation
N   * @{
N   */  
N#define  GPIO_NOPULL        ((uint32_t)0x00000000)   /*!< No Pull-up or Pull-down activation  */
N#define  GPIO_PULLUP        ((uint32_t)0x00000001)   /*!< Pull-up activation                  */
N#define  GPIO_PULLDOWN      ((uint32_t)0x00000002)   /*!< Pull-down activation                */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N
N/* Private macros --------------------------------------------------------*/
N/** @addtogroup GPIO_Private_Macros
N  * @{
N  */
N
N#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
N
N#define IS_GPIO_PIN(PIN)           (((PIN) & GPIO_PIN_MASK ) != (uint32_t)0x00)
N
N#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || \
N                            ((PULL) == GPIO_PULLDOWN))
X#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) ||                             ((PULL) == GPIO_PULLDOWN))
N                            
N#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || \
N                              ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH))
X#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) ||                               ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH))
N
N#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||\
N                            ((MODE) == GPIO_MODE_AF_PP)              ||\
N                            ((MODE) == GPIO_MODE_AF_OD)              ||\
N                            ((MODE) == GPIO_MODE_IT_RISING)          ||\
N                            ((MODE) == GPIO_MODE_IT_FALLING)         ||\
N                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING)         ||\
N                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||\
N                            ((MODE) == GPIO_MODE_ANALOG))
X#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||                            ((MODE) == GPIO_MODE_AF_PP)              ||                            ((MODE) == GPIO_MODE_AF_OD)              ||                            ((MODE) == GPIO_MODE_IT_RISING)          ||                            ((MODE) == GPIO_MODE_IT_FALLING)         ||                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||                            ((MODE) == GPIO_MODE_EVT_RISING)         ||                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||                            ((MODE) == GPIO_MODE_ANALOG))
N
N/**
N  * @}
N  */
N
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Macros GPIO Exported Macros
N  * @{
N  */
N
N/**
N  * @brief  Checks whether the specified EXTI line flag is set or not.
N  * @param  __EXTI_LINE__: specifies the EXTI line flag to check.
N  *         This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))   
N     
N/**
N  * @brief  Clears the EXTI's line pending flags.
N  * @param  __EXTI_LINE__: specifies the EXTI lines flags to clear.
N  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Checks whether the specified EXTI line is asserted or not.
N  * @param  __EXTI_LINE__: specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))   
N     
N/**
N  * @brief  Clears the EXTI's line pending bits.
N  * @param  __EXTI_LINE__: specifies the EXTI lines to clear.
N  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Generates a Software interrupt on selected EXTI line.
N  * @param  __EXTI_LINE__: specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))
N
N/* Include GPIO HAL Extension module */
N#include "stm32f1xx_hal_gpio_ex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_gpio_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of GPIO HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_GPIO_EX_H
N#define __STM32F1xx_HAL_GPIO_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup GPIOEx GPIOEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants
N  * @{
N  */ 
N  
N/** @defgroup GPIOEx_EVENTOUT EVENTOUT Cortex Configuration
N  * @brief This section propose definition to use the Cortex EVENTOUT signal.
N  * @{
N  */
N  
N/** @defgroup GPIOEx_EVENTOUT_PIN EVENTOUT Pin 
N  * @{
N  */
N  
N#define AFIO_EVENTOUT_PIN_0  AFIO_EVCR_PIN_PX0 /*!< EVENTOUT on pin 0 */
N#define AFIO_EVENTOUT_PIN_1  AFIO_EVCR_PIN_PX1 /*!< EVENTOUT on pin 1 */
N#define AFIO_EVENTOUT_PIN_2  AFIO_EVCR_PIN_PX2 /*!< EVENTOUT on pin 2 */
N#define AFIO_EVENTOUT_PIN_3  AFIO_EVCR_PIN_PX3 /*!< EVENTOUT on pin 3 */
N#define AFIO_EVENTOUT_PIN_4  AFIO_EVCR_PIN_PX4 /*!< EVENTOUT on pin 4 */
N#define AFIO_EVENTOUT_PIN_5  AFIO_EVCR_PIN_PX5 /*!< EVENTOUT on pin 5 */
N#define AFIO_EVENTOUT_PIN_6  AFIO_EVCR_PIN_PX6 /*!< EVENTOUT on pin 6 */
N#define AFIO_EVENTOUT_PIN_7  AFIO_EVCR_PIN_PX7 /*!< EVENTOUT on pin 7 */
N#define AFIO_EVENTOUT_PIN_8  AFIO_EVCR_PIN_PX8 /*!< EVENTOUT on pin 8 */
N#define AFIO_EVENTOUT_PIN_9  AFIO_EVCR_PIN_PX9 /*!< EVENTOUT on pin 9 */
N#define AFIO_EVENTOUT_PIN_10 AFIO_EVCR_PIN_PX10 /*!< EVENTOUT on pin 10 */
N#define AFIO_EVENTOUT_PIN_11 AFIO_EVCR_PIN_PX11 /*!< EVENTOUT on pin 11 */
N#define AFIO_EVENTOUT_PIN_12 AFIO_EVCR_PIN_PX12 /*!< EVENTOUT on pin 12 */
N#define AFIO_EVENTOUT_PIN_13 AFIO_EVCR_PIN_PX13 /*!< EVENTOUT on pin 13 */
N#define AFIO_EVENTOUT_PIN_14 AFIO_EVCR_PIN_PX14 /*!< EVENTOUT on pin 14 */
N#define AFIO_EVENTOUT_PIN_15 AFIO_EVCR_PIN_PX15 /*!< EVENTOUT on pin 15 */
N
N#define IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_1) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_2) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_3) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_4) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_5) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_6) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_7) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_8) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_9) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_10) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_11) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_12) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_13) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_14) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_15))
X#define IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_1) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_2) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_3) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_4) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_5) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_6) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_7) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_8) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_9) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_10) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_11) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_12) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_13) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_14) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_15))
N/**
N  * @}
N  */ 
N  
N/** @defgroup GPIOEx_EVENTOUT_PORT EVENTOUT Port
N  * @{
N  */
N  
N#define AFIO_EVENTOUT_PORT_A AFIO_EVCR_PORT_PA /*!< EVENTOUT on port A */
N#define AFIO_EVENTOUT_PORT_B AFIO_EVCR_PORT_PB /*!< EVENTOUT on port B */
N#define AFIO_EVENTOUT_PORT_C AFIO_EVCR_PORT_PC /*!< EVENTOUT on port C */
N#define AFIO_EVENTOUT_PORT_D AFIO_EVCR_PORT_PD /*!< EVENTOUT on port D */
N#define AFIO_EVENTOUT_PORT_E AFIO_EVCR_PORT_PE /*!< EVENTOUT on port E */
N
N#define IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_B) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_C) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_D) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_E))
X#define IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_B) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_C) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_D) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_E))
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N/** @defgroup GPIOEx_AFIO_AF_REMAPPING Alternate Function Remapping
N  * @brief This section propose definition to remap the alternate function to some other port/pins.
N  * @{
N  */
N  
N/**
N  * @brief Enable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.
N  * @note  ENABLE: Remap     (NSS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SPI1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP)
N
N/**
N  * @brief Disable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.
N  * @note  DISABLE: No remap (NSS/PA4,  SCK/PA5, MISO/PA6, MOSI/PA7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SPI1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP)
N
N/**
N  * @brief Enable the remapping of I2C1 alternate function SCL and SDA.
N  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_I2C1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP)
N
N/**
N  * @brief Disable the remapping of I2C1 alternate function SCL and SDA.
N  * @note  DISABLE: No remap (SCL/PB6, SDA/PB7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_I2C1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP)
N
N/**
N  * @brief Enable the remapping of USART1 alternate function TX and RX.
N  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP)
N
N/**
N  * @brief Disable the remapping of USART1 alternate function TX and RX.
N  * @note  DISABLE: No remap (TX/PA9, RX/PA10)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP)
N
N/**
N  * @brief Enable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.
N  * @note  ENABLE: Remap     (CTS/PD3, RTS/PD4, TX/PD5, RX/PD6, CK/PD7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART2_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP)
N
N/**
N  * @brief Disable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.
N  * @note  DISABLE: No remap (CTS/PA0, RTS/PA1, TX/PA2, RX/PA3, CK/PA4)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART2_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP)
N
N/**
N  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  ENABLE: Full remap     (TX/PD8,  RX/PD9,  CK/PD10, CTS/PD11, RTS/PD12)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_ENABLE()  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_USART3_REMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)
N
N/**
N  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  PARTIAL: Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_PARTIAL() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_USART3_REMAP, AFIO_MAPR_USART3_REMAP_PARTIALREMAP)
N
N/**
N  * @brief Disable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  DISABLE: No remap      (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_DISABLE() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_USART3_REMAP, AFIO_MAPR_USART3_REMAP_NOREMAP)
N
N/**
N  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  ENABLE: Full remap     (ETR/PE7,  CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8,  CH2N/PE10, CH3N/PE12)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_ENABLE()  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)
N
N/**
N  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  PARTIAL: Partial remap (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PA6,  CH1N/PA7,  CH2N/PB0,  CH3N/PB1)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_PARTIAL() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP, AFIO_MAPR_TIM1_REMAP_PARTIALREMAP)
N
N/**
N  * @brief Disable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  DISABLE: No remap      (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_DISABLE() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP, AFIO_MAPR_TIM1_REMAP_NOREMAP)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_ENABLE()    MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP, AFIO_MAPR_TIM2_REMAP_FULLREMAP)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  PARTIAL_2: Partial remap (CH1/ETR/PA0,  CH2/PA1, CH3/PB10, CH4/PB11)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_PARTIAL_2() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  PARTIAL_1: Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2,  CH4/PA3)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_PARTIAL_1() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1)
N
N/**
N  * @brief Disable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  DISABLE: No remap        (CH1/ETR/PA0,  CH2/PA1, CH3/PA2,  CH4/PA3)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_DISABLE()   MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP, AFIO_MAPR_TIM2_REMAP_NOREMAP)
N
N/**
N  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  ENABLE: Full remap     (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_ENABLE()  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)
N
N/**
N  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_PARTIAL() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP, AFIO_MAPR_TIM3_REMAP_PARTIALREMAP)
N
N/**
N  * @brief Disable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  DISABLE: No remap      (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_DISABLE() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP, AFIO_MAPR_TIM3_REMAP_NOREMAP)
N
N/**
N  * @brief Enable the remapping of TIM4 alternate function channels 1 to 4.
N  * @note  ENABLE: Full remap (TIM4_CH1/PD12, TIM4_CH2/PD13, TIM4_CH3/PD14, TIM4_CH4/PD15)
N  * @note  TIM4_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM4_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP)
N
N/**
N  * @brief Disable the remapping of TIM4 alternate function channels 1 to 4.
N  * @note  DISABLE: No remap  (TIM4_CH1/PB6,  TIM4_CH2/PB7,  TIM4_CH3/PB8,  TIM4_CH4/PB9)
N  * @note  TIM4_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM4_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP)
N
N#if defined(AFIO_MAPR_CAN_REMAP_REMAP1)
X#if 0L
S
S/**
S  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
S  * @note  CASE 1: CAN_RX mapped to PA11, CAN_TX mapped to PA12
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN1_1() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_CAN_REMAP, AFIO_MAPR_CAN_REMAP_REMAP1)
S
S/**
S  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
S  * @note  CASE 2: CAN_RX mapped to PB8,  CAN_TX mapped to PB9 (not available on 36-pin package)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN1_2() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_CAN_REMAP, AFIO_MAPR_CAN_REMAP_REMAP2)
S
S/**
S  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
S  * @note  CASE 3: CAN_RX mapped to PD0,  CAN_TX mapped to PD1
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN1_3() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_CAN_REMAP, AFIO_MAPR_CAN_REMAP_REMAP3)
N#endif
N
N/**
N  * @brief Enable the remapping of PD0 and PD1. When the HSE oscillator is not used 
N  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and 
N  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available 
N  *        on 100-pin and 144-pin packages, no need for remapping).
N  * @note  ENABLE: PD0 remapped on OSC_IN, PD1 remapped on OSC_OUT.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_PD01_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP)
N
N/**
N  * @brief Disable the remapping of PD0 and PD1. When the HSE oscillator is not used 
N  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and 
N  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available 
N  *        on 100-pin and 144-pin packages, no need for remapping).
N  * @note  DISABLE: No remapping of PD0 and PD1
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_PD01_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP)
N
N#if defined(AFIO_MAPR_TIM5CH4_IREMAP)
X#if 0L
S/**
S  * @brief Enable the remapping of TIM5CH4.
S  * @note  ENABLE: LSI internal clock is connected to TIM5_CH4 input for calibration purpose.
S  * @note  This function is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM5CH4_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP)
S
S/**
S  * @brief Disable the remapping of TIM5CH4.
S  * @note  DISABLE: TIM5_CH4 is connected to PA3
S  * @note  This function is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM5CH4_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP)
N#endif
N
N#if defined(AFIO_MAPR_ETH_REMAP)
X#if 0L
S/**
S  * @brief Enable the remapping of Ethernet MAC connections with the PHY.
S  * @note  ENABLE: Remap     (RX_DV-CRS_DV/PD8, RXD0/PD9, RXD1/PD10, RXD2/PD11, RXD3/PD12)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ETH_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP)
S
S/**
S  * @brief Disable the remapping of Ethernet MAC connections with the PHY.
S  * @note  DISABLE: No remap (RX_DV-CRS_DV/PA7, RXD0/PC4, RXD1/PC5,  RXD2/PB0,  RXD3/PB1)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ETH_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_CAN2_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.
S  * @note  ENABLE: Remap     (CAN2_RX/PB5,  CAN2_TX/PB6)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN2_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP)
S
S/**
S  * @brief Disable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.
S  * @note  DISABLE: No remap (CAN2_RX/PB12, CAN2_TX/PB13)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN2_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_MII_RMII_SEL)
X#if 0L
S/**
S  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.
S  * @note  ETH_RMII: Configure Ethernet MAC for connection with an RMII PHY
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_RMII() SET_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL)
S
S/**
S  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.
S  * @note  ETH_MII: Configure Ethernet MAC for connection with an MII PHY
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_MII()  CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL)
N#endif
N
N/**
N  * @brief Enable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).
N  * @note  ENABLE: ADC1 External Event injected conversion is connected to TIM8 Channel4.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).
N  * @note  DISABLE: ADC1 External trigger injected conversion is connected to EXTI15
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP)
N
N/**
N  * @brief Enable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).
N  * @note  ENABLE: ADC1 External Event regular conversion is connected to TIM8 TRG0.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).
N  * @note  DISABLE: ADC1 External trigger regular conversion is connected to EXTI11
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP)
N
N#if defined(AFIO_MAPR_ADC2_ETRGINJ_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).
S  * @note  ENABLE: ADC2 External Event injected conversion is connected to TIM8 Channel4.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP)
S
S/**
S  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).
S  * @note  DISABLE: ADC2 External trigger injected conversion is connected to EXTI15
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP)
N#endif
N
N#if defined (AFIO_MAPR_ADC2_ETRGREG_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  ENABLE: ADC2 External Event regular conversion is connected to TIM8 TRG0.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP)
S
S/**
S  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  DISABLE: ADC2 External trigger regular conversion is connected to EXTI11
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ADC2_ETRGREG_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP)
N#endif
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_ENABLE()   MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_RESET)
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_NONJTRST() MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_NOJNTRST)
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_NOJTAG()   MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE)
N
N/**
N  * @brief Disable the Serial wire JTAG configuration
N  * @note  DISABLE: JTAG-DP Disabled and SW-DP Disabled
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_DISABLE()  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_DISABLE)
N
N#if defined(AFIO_MAPR_SPI3_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.
S  * @note  ENABLE: Remap     (SPI3_NSS-I2S3_WS/PA4,  SPI3_SCK-I2S3_CK/PC10, SPI3_MISO/PC11, SPI3_MOSI-I2S3_SD/PC12)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_SPI3_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP)
S
S/**
S  * @brief Disable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.
S  * @note  DISABLE: No remap (SPI3_NSS-I2S3_WS/PA15, SPI3_SCK-I2S3_CK/PB3,  SPI3_MISO/PB4,  SPI3_MOSI-I2S3_SD/PB5).
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_SPI3_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_TIM2ITR1_IREMAP)
X#if 0L
S
S/**
S  * @brief Control of TIM2_ITR1 internal mapping.
S  * @note  TO_USB: Connect USB OTG SOF (Start of Frame) output to TIM2_ITR1 for calibration purposes.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_TIM2ITR1_TO_USB() SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP)
S
S/**
S  * @brief Control of TIM2_ITR1 internal mapping.
S  * @note  TO_ETH: Connect TIM2_ITR1 internally to the Ethernet PTP output for calibration purposes.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_TIM2ITR1_TO_ETH() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP)
N#endif
N
N#if defined(AFIO_MAPR_PTP_PPS_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  ENABLE: PTP_PPS is output on PB5 pin.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_PTP_PPS_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP)
S
S/**
S  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  DISABLE: PTP_PPS not output on PB5 pin.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_PTP_PPS_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM9_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM9_CH1 and TIM9_CH2.
S  * @note  ENABLE: Remap     (TIM9_CH1 on PE5 and TIM9_CH2 on PE6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM9_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM9_CH1 and TIM9_CH2.
S  * @note  DISABLE: No remap (TIM9_CH1 on PA2 and TIM9_CH2 on PA3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM9_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM10_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM10_CH1.
S  * @note  ENABLE: Remap     (TIM10_CH1 on PF6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM10_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM10_CH1.
S  * @note  DISABLE: No remap (TIM10_CH1 on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM10_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM11_REMAP)
X#if 0L
S/**
S  * @brief Enable the remapping of TIM11_CH1.
S  * @note  ENABLE: Remap     (TIM11_CH1 on PF7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM11_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM11_CH1.
S  * @note  DISABLE: No remap (TIM11_CH1 on PB9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM11_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM13_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM13_CH1.
S  * @note  ENABLE: Remap     STM32F100:(TIM13_CH1 on PF8). Others:(TIM13_CH1 on PB0).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM13_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM13_CH1.
S  * @note  DISABLE: No remap STM32F100:(TIM13_CH1 on PA6). Others:(TIM13_CH1 on PC8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM13_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM14_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM14_CH1.
S  * @note  ENABLE: Remap     STM32F100:(TIM14_CH1 on PB1). Others:(TIM14_CH1 on PF9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM14_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM14_CH1.
S  * @note  DISABLE: No remap STM32F100:(TIM14_CH1 on PC9). Others:(TIM14_CH1 on PA7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM14_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_FSMC_NADV_REMAP)
X#if 0L
S
S/**
S  * @brief Controls the use of the optional FSMC_NADV signal.
S  * @note  DISCONNECTED: The NADV signal is not connected. The I/O pin can be used by another peripheral.
S  * @retval None
S  */
S#define __HAL_AFIO_FSMCNADV_DISCONNECTED() SET_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)
S
S/**
S  * @brief Controls the use of the optional FSMC_NADV signal.
S  * @note  CONNECTED: The NADV signal is connected to the output (default).
S  * @retval None
S  */
S#define __HAL_AFIO_FSMCNADV_CONNECTED()    CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM15_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM15_CH1 and TIM15_CH2.
S  * @note  ENABLE: Remap     (TIM15_CH1 on PB14 and TIM15_CH2 on PB15).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM15_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM15_CH1 and TIM15_CH2.
S  * @note  DISABLE: No remap (TIM15_CH1 on PA2  and TIM15_CH2 on PA3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM15_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM16_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM16_CH1.
S  * @note  ENABLE: Remap     (TIM16_CH1 on PA6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM16_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM16_CH1.
S  * @note  DISABLE: No remap (TIM16_CH1 on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM16_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM17_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM17_CH1.
S  * @note  ENABLE: Remap     (TIM17_CH1 on PA7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM17_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM17_CH1.
S  * @note  DISABLE: No remap (TIM17_CH1 on PB9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM17_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_CEC_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of CEC.
S  * @note  ENABLE: Remap     (CEC on PB10).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CEC_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP)
S
S/**
S  * @brief Disable the remapping of CEC.
S  * @note  DISABLE: No remap (CEC on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CEC_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM1_DMA_REMAP)
X#if 0L
S
S/**
S  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.
S  * @note  ENABLE: Remap (TIM1_CH1 DMA request/DMA1 Channel6, TIM1_CH2 DMA request/DMA1 Channel6)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM1DMA_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)
S
S/**
S  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.
S  * @note  DISABLE: No remap (TIM1_CH1 DMA request/DMA1 Channel2, TIM1_CH2 DMA request/DMA1 Channel3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM1DMA_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
X#if 0L
S
S/**
S  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.
S  * @note  ENABLE: Remap (TIM6_DAC1 DMA request/DMA1 Channel3, TIM7_DAC2 DMA request/DMA1 Channel4)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM67DACDMA_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
S
S/**
S  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.
S  * @note  DISABLE: No remap (TIM6_DAC1 DMA request/DMA2 Channel3, TIM7_DAC2 DMA request/DMA2 Channel4)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM67DACDMA_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM12_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM12_CH1 and TIM12_CH2.
S  * @note  ENABLE: Remap     (TIM12_CH1 on PB12 and TIM12_CH2 on PB13).
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM12_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM12_CH1 and TIM12_CH2.
S  * @note  DISABLE: No remap (TIM12_CH1 on PC4  and TIM12_CH2 on PC5).
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM12_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_MISC_REMAP)
X#if 0L
S
S/**
S  * @brief Miscellaneous features remapping.
S  *        This bit is set and cleared by software. It controls miscellaneous features.
S  *        The DMA2 channel 5 interrupt position in the vector table.
S  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).
S  * @note  ENABLE: DMA2 channel 5 interrupt is mapped separately at position 60 and TIM15 TRGO event is
S  *        selected as DAC Trigger 3, TIM15 triggers TIM1/3.
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_MISC_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP)
S
S/**
S  * @brief Miscellaneous features remapping.
S  *        This bit is set and cleared by software. It controls miscellaneous features.
S  *        The DMA2 channel 5 interrupt position in the vector table.
S  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).
S  * @note  DISABLE: DMA2 channel 5 interrupt is mapped with DMA2 channel 4 at position 59, TIM5 TRGO
S  *        event is selected as DAC Trigger 3, TIM5 triggers TIM1/3.
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_MISC_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP)
N#endif
N
N/**
N  * @}
N  */ 
N  
N/**
N  * @}
N  */
N  
N/** @defgroup GPIOEx_Private_Macros GPIOEx Private Macros
N  * @{
N  */
N#if defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)
X#if 0L || 0L || 0L || 0L
S#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
S                                   ((__GPIOx__) == (GPIOB))? 1U :\
S                                   ((__GPIOx__) == (GPIOC))? 2U :3U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :3U)
N#elif defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F103xB) || defined(STM32F105xC) || defined(STM32F107xC)
X#elif 0L || 1L || 0L || 0L || 0L
N#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
N                                   ((__GPIOx__) == (GPIOB))? 1U :\
N                                   ((__GPIOx__) == (GPIOC))? 2U :\
N                                   ((__GPIOx__) == (GPIOD))? 3U :4U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :                                   ((__GPIOx__) == (GPIOD))? 3U :4U)
N#elif defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
S#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
S                                   ((__GPIOx__) == (GPIOB))? 1U :\
S                                   ((__GPIOx__) == (GPIOC))? 2U :\
S                                   ((__GPIOx__) == (GPIOD))? 3U :\
S                                   ((__GPIOx__) == (GPIOE))? 4U :\
S                                   ((__GPIOx__) == (GPIOF))? 5U :6U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :                                   ((__GPIOx__) == (GPIOD))? 3U :                                   ((__GPIOx__) == (GPIOE))? 4U :                                   ((__GPIOx__) == (GPIOF))? 5U :6U)
N#endif
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup GPIOEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup GPIOEx_Exported_Functions_Group1
N  * @{
N  */
Nvoid HAL_GPIOEx_ConfigEventout(uint32_t GPIO_PortSource, uint32_t GPIO_PinSource);
Nvoid HAL_GPIOEx_EnableEventout(void);
Nvoid HAL_GPIOEx_DisableEventout(void);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_GPIO_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 269 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h" 2
N
N/**
N  * @}
N  */
N
N
N
N/* Exported functions --------------------------------------------------------*/ 
N/* Initialization and de-initialization functions *******************************/
N/** @addtogroup GPIO_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup GPIO_Exported_Functions_Group1
N  * @{
N  */
Nvoid  HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
Nvoid  HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);
N/**
N  * @}
N  */
N
N/* IO operation functions *******************************************************/
N/** @addtogroup GPIO_Exported_Functions_Group2
N  * @{
N  */
NGPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid          HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
Nvoid          HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
NHAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid          HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
Nvoid          HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_GPIO_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 225 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_GPIO_MODULE_ENABLED */
N   
N#ifdef HAL_DMA_MODULE_ENABLED
N  #include "stm32f1xx_hal_dma.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_dma.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of DMA HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DMA_H
N#define __STM32F1xx_HAL_DMA_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup DMA
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Types DMA Exported Types
N  * @{
N  */
N   
N/** 
N  * @brief  DMA Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t Direction;                 /*!< Specifies if the data will be transferred from memory to peripheral, 
N                                           from memory to memory or from peripheral to memory.
N                                           This parameter can be a value of @ref DMA_Data_transfer_direction */
N
N  uint32_t PeriphInc;                 /*!< Specifies whether the Peripheral address register should be incremented or not.
N                                           This parameter can be a value of @ref DMA_Peripheral_incremented_mode */
N                               
N  uint32_t MemInc;                    /*!< Specifies whether the memory address register should be incremented or not.
N                                           This parameter can be a value of @ref DMA_Memory_incremented_mode */
N  
N  uint32_t PeriphDataAlignment;       /*!< Specifies the Peripheral data width.
N                                           This parameter can be a value of @ref DMA_Peripheral_data_size */
N
N  uint32_t MemDataAlignment;          /*!< Specifies the Memory data width.
N                                           This parameter can be a value of @ref DMA_Memory_data_size */
N                               
N  uint32_t Mode;                      /*!< Specifies the operation mode of the DMAy Channelx.
N                                           This parameter can be a value of @ref DMA_mode
N                                           @note The circular buffer mode cannot be used if the memory-to-memory
N                                                 data transfer is configured on the selected Channel */ 
N
N  uint32_t Priority;                   /*!< Specifies the software priority for the DMAy Channelx.
N                                            This parameter can be a value of @ref DMA_Priority_level */
N} DMA_InitTypeDef;
N
N/** 
N  * @brief DMA Configuration enumeration values definition
N  */  
Ntypedef enum 
N{
N  DMA_MODE            = 0,      /*!< Control related DMA mode Parameter in DMA_InitTypeDef        */
N  DMA_PRIORITY        = 1,      /*!< Control related priority level Parameter in DMA_InitTypeDef  */
N  
N} DMA_ControlTypeDef;
N
N/**
N  * @brief  HAL DMA State structures definition  
N  */
Ntypedef enum
N{
N  HAL_DMA_STATE_RESET             = 0x00,  /*!< DMA not yet initialized or disabled */
N  HAL_DMA_STATE_READY             = 0x01,  /*!< DMA initialized and ready for use   */
N  HAL_DMA_STATE_READY_HALF        = 0x11,  /*!< DMA Half process success            */
N  HAL_DMA_STATE_BUSY              = 0x02,  /*!< DMA process is ongoing              */
N  HAL_DMA_STATE_TIMEOUT           = 0x03,  /*!< DMA timeout state                   */
N  HAL_DMA_STATE_ERROR             = 0x04,  /*!< DMA error state                     */
N}HAL_DMA_StateTypeDef;
N
N/** 
N  * @brief  HAL DMA Error Code structure definition
N  */
Ntypedef enum
N{
N  HAL_DMA_FULL_TRANSFER      = 0x00,    /*!< Full transfer     */
N  HAL_DMA_HALF_TRANSFER      = 0x01,    /*!< Half Transfer     */
N}HAL_DMA_LevelCompleteTypeDef;
N
N/** 
N  * @brief  DMA handle Structure definition
N  */
Ntypedef struct __DMA_HandleTypeDef
N{
N  DMA_Channel_TypeDef   *Instance;                       /*!< Register base address                  */
N  
N  DMA_InitTypeDef       Init;                            /*!< DMA communication parameters           */ 
N  
N  HAL_LockTypeDef       Lock;                            /*!< DMA locking object                     */  
N  
N  HAL_DMA_StateTypeDef  State;                           /*!< DMA transfer state                     */
N  
N  void                  *Parent;                                                      /*!< Parent object state                    */  
N  
N  void                  (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);     /*!< DMA transfer complete callback         */
N  
N  void                  (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback    */
N  
N  void                  (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);    /*!< DMA transfer error callback            */
N  
N  __IO uint32_t         ErrorCode;                                                    /*!< DMA Error code                         */
X  volatile uint32_t         ErrorCode;                                                     
N} DMA_HandleTypeDef;    
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Constants DMA Exported Constants
N  * @{
N  */
N
N/** @defgroup DMA_Error_Code DMA Error Code
N  * @{
N  */
N #define HAL_DMA_ERROR_NONE      ((uint32_t)0x00)    /*!< No error             */
N #define HAL_DMA_ERROR_TE        ((uint32_t)0x01)    /*!< Transfer error       */
N #define HAL_DMA_ERROR_TIMEOUT   ((uint32_t)0x20)    /*!< Timeout error        */
N
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
N  * @{
N  */ 
N#define DMA_PERIPH_TO_MEMORY         ((uint32_t)0x00000000)      /*!< Peripheral to memory direction */
N#define DMA_MEMORY_TO_PERIPH         ((uint32_t)DMA_CCR_DIR)     /*!< Memory to peripheral direction */
N#define DMA_MEMORY_TO_MEMORY         ((uint32_t)DMA_CCR_MEM2MEM) /*!< Memory to memory direction     */
N
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
N  * @{
N  */ 
N#define DMA_PINC_ENABLE        ((uint32_t)DMA_CCR_PINC)   /*!< Peripheral increment mode Enable */
N#define DMA_PINC_DISABLE       ((uint32_t)0x00000000)     /*!< Peripheral increment mode Disable */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
N  * @{
N  */ 
N#define DMA_MINC_ENABLE         ((uint32_t)DMA_CCR_MINC)   /*!< Memory increment mode Enable  */
N#define DMA_MINC_DISABLE        ((uint32_t)0x00000000)     /*!< Memory increment mode Disable */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
N  * @{
N  */ 
N#define DMA_PDATAALIGN_BYTE          ((uint32_t)0x00000000)        /*!< Peripheral data alignment: Byte     */
N#define DMA_PDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_PSIZE_0)   /*!< Peripheral data alignment: HalfWord */
N#define DMA_PDATAALIGN_WORD          ((uint32_t)DMA_CCR_PSIZE_1)   /*!< Peripheral data alignment: Word     */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Memory_data_size DMA Memory data size
N  * @{ 
N  */
N#define DMA_MDATAALIGN_BYTE          ((uint32_t)0x00000000)        /*!< Memory data alignment: Byte     */
N#define DMA_MDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_MSIZE_0)   /*!< Memory data alignment: HalfWord */
N#define DMA_MDATAALIGN_WORD          ((uint32_t)DMA_CCR_MSIZE_1)   /*!< Memory data alignment: Word     */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_mode DMA mode
N  * @{
N  */ 
N#define DMA_NORMAL         ((uint32_t)0x00000000)       /*!< Normal mode                  */
N#define DMA_CIRCULAR       ((uint32_t)DMA_CCR_CIRC)     /*!< Circular mode                */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Priority_level DMA Priority level
N  * @{
N  */
N#define DMA_PRIORITY_LOW             ((uint32_t)0x00000000)     /*!< Priority level : Low       */
N#define DMA_PRIORITY_MEDIUM          ((uint32_t)DMA_CCR_PL_0)   /*!< Priority level : Medium    */
N#define DMA_PRIORITY_HIGH            ((uint32_t)DMA_CCR_PL_1)   /*!< Priority level : High      */
N#define DMA_PRIORITY_VERY_HIGH       ((uint32_t)DMA_CCR_PL)     /*!< Priority level : Very_High */
N/**
N  * @}
N  */ 
N
N
N/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
N  * @{
N  */
N#define DMA_IT_TC                         ((uint32_t)DMA_CCR_TCIE)
N#define DMA_IT_HT                         ((uint32_t)DMA_CCR_HTIE)
N#define DMA_IT_TE                         ((uint32_t)DMA_CCR_TEIE)
N/**
N  * @}
N  */
N
N/** @defgroup DMA_flag_definitions DMA flag definitions
N  * @{
N  */ 
N#define DMA_FLAG_GL1                      ((uint32_t)0x00000001)
N#define DMA_FLAG_TC1                      ((uint32_t)0x00000002)
N#define DMA_FLAG_HT1                      ((uint32_t)0x00000004)
N#define DMA_FLAG_TE1                      ((uint32_t)0x00000008)
N#define DMA_FLAG_GL2                      ((uint32_t)0x00000010)
N#define DMA_FLAG_TC2                      ((uint32_t)0x00000020)
N#define DMA_FLAG_HT2                      ((uint32_t)0x00000040)
N#define DMA_FLAG_TE2                      ((uint32_t)0x00000080)
N#define DMA_FLAG_GL3                      ((uint32_t)0x00000100)
N#define DMA_FLAG_TC3                      ((uint32_t)0x00000200)
N#define DMA_FLAG_HT3                      ((uint32_t)0x00000400)
N#define DMA_FLAG_TE3                      ((uint32_t)0x00000800)
N#define DMA_FLAG_GL4                      ((uint32_t)0x00001000)
N#define DMA_FLAG_TC4                      ((uint32_t)0x00002000)
N#define DMA_FLAG_HT4                      ((uint32_t)0x00004000)
N#define DMA_FLAG_TE4                      ((uint32_t)0x00008000)
N#define DMA_FLAG_GL5                      ((uint32_t)0x00010000)
N#define DMA_FLAG_TC5                      ((uint32_t)0x00020000)
N#define DMA_FLAG_HT5                      ((uint32_t)0x00040000)
N#define DMA_FLAG_TE5                      ((uint32_t)0x00080000)
N#define DMA_FLAG_GL6                      ((uint32_t)0x00100000)
N#define DMA_FLAG_TC6                      ((uint32_t)0x00200000)
N#define DMA_FLAG_HT6                      ((uint32_t)0x00400000)
N#define DMA_FLAG_TE6                      ((uint32_t)0x00800000)
N#define DMA_FLAG_GL7                      ((uint32_t)0x01000000)
N#define DMA_FLAG_TC7                      ((uint32_t)0x02000000)
N#define DMA_FLAG_HT7                      ((uint32_t)0x04000000)
N#define DMA_FLAG_TE7                      ((uint32_t)0x08000000)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N 
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup DMA_Exported_Macros DMA Exported Macros
N  * @{
N  */
N
N/** @brief  Reset DMA handle state
N  * @param  __HANDLE__: DMA handle.
N  * @retval None
N  */
N#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
N
N/**
N  * @brief  Enable the specified DMA Channel.
N  * @param  __HANDLE__: DMA handle
N  * @retval None.
N  */
N#define __HAL_DMA_ENABLE(__HANDLE__)        (SET_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
N
N/**
N  * @brief  Disable the specified DMA Channel.
N  * @param  __HANDLE__: DMA handle
N  * @retval None.
N  */
N#define __HAL_DMA_DISABLE(__HANDLE__)       (CLEAR_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
N
N
N/* Interrupt & Flag management */
N
N/**
N  * @brief  Enables the specified DMA Channel interrupts.
N  * @param  __HANDLE__: DMA handle
N  * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled. 
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval None
N  */
N#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (SET_BIT((__HANDLE__)->Instance->CCR, (__INTERRUPT__)))
N
N/**
N  * @brief  Disables the specified DMA Channel interrupts.
N  * @param  __HANDLE__: DMA handle
N  * @param  __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled. 
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval None
N  */
N#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (CLEAR_BIT((__HANDLE__)->Instance->CCR , (__INTERRUPT__)))
N
N/**
N  * @brief  Checks whether the specified DMA Channel interrupt is enabled or disabled.
N  * @param  __HANDLE__: DMA handle
N  * @param  __INTERRUPT__: specifies the DMA interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval The state of DMA_IT (SET or RESET).
N  */
N#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  ((((__HANDLE__)->Instance->CCR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/**
N  * @brief  Returns the number of remaining data units in the current DMAy Channelx transfer.
N  * @param  __HANDLE__: DMA handle
N  *   
N  * @retval The number of remaining data units in the current DMA Channel transfer.
N  */
N#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR)
N
N/**
N  * @}
N  */
N
N/* Include DMA HAL Extension module */
N#include "stm32f1xx_hal_dma_ex.h"   
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_dma_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of DMA HAL extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DMA_EX_H
N#define __STM32F1xx_HAL_DMA_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup DMAEx DMAEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup DMAEx_Exported_Macros DMA Extended Exported Macros
N  * @{
N  */
N/* Interrupt & Flag management */
N#if defined (STM32F100xE) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || \
N    defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 0L ||     0L || 0L || 0L
S/** @defgroup DMAEx_High_density_XL_density_Product_devices DMAEx High density and XL density product devices
S  * @{
S  */
S
S/**
S  * @brief  Returns the current DMA Channel transfer complete flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified transfer complete flag index.
S  */
S#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TC7 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\
S   DMA_FLAG_TC5)
X#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TC7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :   DMA_FLAG_TC5)
S
S/**
S  * @brief  Returns the current DMA Channel half transfer complete flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified half transfer complete flag index.
S  */      
S#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_HT7 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\
S   DMA_FLAG_HT5)
X#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_HT7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :   DMA_FLAG_HT5)
S
S/**
S  * @brief  Returns the current DMA Channel transfer error flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified transfer error flag index.
S  */
S#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TE7 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\
S   DMA_FLAG_TE5)
X#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TE7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :   DMA_FLAG_TE5)
S
S/**
S  * @brief  Get the DMA Channel pending flags.
S  * @param  __HANDLE__: DMA handle
S  * @param  __FLAG__: Get the specified flag.
S  *          This parameter can be any combination of the following values:
S  *            @arg DMA_FLAG_TCx:  Transfer complete flag
S  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
S  *            @arg DMA_FLAG_TEx:  Transfer error flag
S  *         Where x can be 1_7 or 1_5 (depending on DMA1 or DMA2) to select the DMA Channel flag.   
S  * @retval The state of FLAG (SET or RESET).
S  */
S#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\
S(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->ISR & (__FLAG__)) :\
S  (DMA1->ISR & (__FLAG__)))
X#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->ISR & (__FLAG__)) :  (DMA1->ISR & (__FLAG__)))
S
S/**
S  * @brief  Clears the DMA Channel pending flags.
S  * @param  __HANDLE__: DMA handle
S  * @param  __FLAG__: specifies the flag to clear.
S  *          This parameter can be any combination of the following values:
S  *            @arg DMA_FLAG_TCx:  Transfer complete flag
S  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
S  *            @arg DMA_FLAG_TEx:  Transfer error flag
S  *         Where x can be 1_7 or 1_5 (depending on DMA1 or DMA2) to select the DMA Channel flag.   
S  * @retval None
S  */
S#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \
S(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->IFCR = (__FLAG__)) :\
S  (DMA1->IFCR = (__FLAG__)))
X#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->IFCR = (__FLAG__)) :  (DMA1->IFCR = (__FLAG__)))
S
S/**
S  * @}
S  */
S
N#else
N/** @defgroup DMA_Low_density_Medium_density_Product_devices DMA Low density and Medium density product devices
N  * @{
N  */
N
N/**
N  * @brief  Returns the current DMA Channel transfer complete flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified transfer complete flag index.
N  */
N#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
N   DMA_FLAG_TC7)
X#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :   DMA_FLAG_TC7)
N
N/**
N  * @brief  Returns the current DMA Channel half transfer complete flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified half transfer complete flag index.
N  */      
N#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
N   DMA_FLAG_HT7)
X#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :   DMA_FLAG_HT7)
N
N/**
N  * @brief  Returns the current DMA Channel transfer error flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified transfer error flag index.
N  */
N#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
N   DMA_FLAG_TE7)
X#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :   DMA_FLAG_TE7)
N
N/**
N  * @brief  Get the DMA Channel pending flags.
N  * @param  __HANDLE__: DMA handle
N  * @param  __FLAG__: Get the specified flag.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCx:  Transfer complete flag
N  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
N  *            @arg DMA_FLAG_TEx:  Transfer error flag
N  *         Where x can be 1_7 to select the DMA Channel flag.   
N  * @retval The state of FLAG (SET or RESET).
N  */
N
N#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)   (DMA1->ISR & (__FLAG__))
N
N/**
N  * @brief  Clears the DMA Channel pending flags.
N  * @param  __HANDLE__: DMA handle
N  * @param  __FLAG__: specifies the flag to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCx:  Transfer complete flag
N  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
N  *            @arg DMA_FLAG_TEx:  Transfer error flag
N  *         Where x can be 1_7 to select the DMA Channel flag.   
N  * @retval None
N  */
N#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (DMA1->IFCR = (__FLAG__))
N
N/**
N  * @}
N  */
N
N#endif
N  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || */
N       /* STM32F103xG || STM32F105xC || STM32F107xC */
N
N#endif /* __STM32F1xx_HAL_DMA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 367 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup DMA_Exported_Functions DMA Exported Functions
N  * @{
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
NHAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_DeInit (DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group2 Input and Output operation functions 
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout);
Nvoid              HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group3 Peripheral State functions
N  * @{
N  */
N/* Peripheral State and Error functions ***************************************/
NHAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
Nuint32_t             HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private Constants -------------------------------------------------------------*/
N/** @defgroup DMA_Private_Constants DMA Private Constants
N  * @brief    DMA private defines and constants 
N  * @{
N  */
N/**
N  * @}
N  */ 
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup DMA_Private_Macros DMA Private Macros
N  * @brief    DMA private macros 
N  * @{
N  */
N
N#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
N
N#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) 
X#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) ||                                      ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  ||                                      ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) 
N
N#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
N                                            ((STATE) == DMA_PINC_DISABLE))
X#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) ||                                             ((STATE) == DMA_PINC_DISABLE))
N
N#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  || \
N                                        ((STATE) == DMA_MINC_DISABLE))
X#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  ||                                         ((STATE) == DMA_MINC_DISABLE))
N
N#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     || \
N                                           ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
N                                           ((SIZE) == DMA_PDATAALIGN_WORD))
X#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     ||                                            ((SIZE) == DMA_PDATAALIGN_HALFWORD) ||                                            ((SIZE) == DMA_PDATAALIGN_WORD))
N
N#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     || \
N                                       ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
N                                       ((SIZE) == DMA_MDATAALIGN_WORD ))
X#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     ||                                        ((SIZE) == DMA_MDATAALIGN_HALFWORD) ||                                        ((SIZE) == DMA_MDATAALIGN_WORD ))
N
N#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  || \
N                           ((MODE) == DMA_CIRCULAR)) 
X#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  ||                            ((MODE) == DMA_CIRCULAR)) 
N
N#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   || \
N                                   ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
N                                   ((PRIORITY) == DMA_PRIORITY_HIGH)   || \
N                                   ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) 
X#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   ||                                    ((PRIORITY) == DMA_PRIORITY_MEDIUM) ||                                    ((PRIORITY) == DMA_PRIORITY_HIGH)   ||                                    ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) 
N
N/**
N  * @}
N  */ 
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup DMA_Private_Functions DMA Private Functions
N  * @brief    DMA private  functions 
N  * @{
N  */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_DMA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 229 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_DMA_MODULE_ENABLED */
N   
N#ifdef HAL_ETH_MODULE_ENABLED
N  #include "stm32f1xx_hal_eth.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_eth.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_eth.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of ETH HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_ETH_H
N#define __STM32F1xx_HAL_ETH_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N#if defined (STM32F107xC) 
X#if 0L 
S
S/** @addtogroup ETH
S  * @{
S  */ 
S  
S/** @addtogroup ETH_Private_Macros
S  * @{
S  */
S#define IS_ETH_PHY_ADDRESS(ADDRESS) ((ADDRESS) <= 0x20)
S#define IS_ETH_AUTONEGOTIATION(CMD) (((CMD) == ETH_AUTONEGOTIATION_ENABLE) || \
S                                     ((CMD) == ETH_AUTONEGOTIATION_DISABLE))
X#define IS_ETH_AUTONEGOTIATION(CMD) (((CMD) == ETH_AUTONEGOTIATION_ENABLE) ||                                      ((CMD) == ETH_AUTONEGOTIATION_DISABLE))
S#define IS_ETH_SPEED(SPEED) (((SPEED) == ETH_SPEED_10M) || \
S                             ((SPEED) == ETH_SPEED_100M))
X#define IS_ETH_SPEED(SPEED) (((SPEED) == ETH_SPEED_10M) ||                              ((SPEED) == ETH_SPEED_100M))
S#define IS_ETH_DUPLEX_MODE(MODE)  (((MODE) == ETH_MODE_FULLDUPLEX) || \
S                                  ((MODE) == ETH_MODE_HALFDUPLEX))
X#define IS_ETH_DUPLEX_MODE(MODE)  (((MODE) == ETH_MODE_FULLDUPLEX) ||                                   ((MODE) == ETH_MODE_HALFDUPLEX))
S#define IS_ETH_RX_MODE(MODE)    (((MODE) == ETH_RXPOLLING_MODE) || \
S                                 ((MODE) == ETH_RXINTERRUPT_MODE))
X#define IS_ETH_RX_MODE(MODE)    (((MODE) == ETH_RXPOLLING_MODE) ||                                  ((MODE) == ETH_RXINTERRUPT_MODE))
S#define IS_ETH_CHECKSUM_MODE(MODE)    (((MODE) == ETH_CHECKSUM_BY_HARDWARE) || \
S                                      ((MODE) == ETH_CHECKSUM_BY_SOFTWARE))
X#define IS_ETH_CHECKSUM_MODE(MODE)    (((MODE) == ETH_CHECKSUM_BY_HARDWARE) ||                                       ((MODE) == ETH_CHECKSUM_BY_SOFTWARE))
S#define IS_ETH_MEDIA_INTERFACE(MODE)         (((MODE) == ETH_MEDIA_INTERFACE_MII) || \
S                                              ((MODE) == ETH_MEDIA_INTERFACE_RMII))
X#define IS_ETH_MEDIA_INTERFACE(MODE)         (((MODE) == ETH_MEDIA_INTERFACE_MII) ||                                               ((MODE) == ETH_MEDIA_INTERFACE_RMII))
S#define IS_ETH_WATCHDOG(CMD) (((CMD) == ETH_WATCHDOG_ENABLE) || \
S                              ((CMD) == ETH_WATCHDOG_DISABLE))
X#define IS_ETH_WATCHDOG(CMD) (((CMD) == ETH_WATCHDOG_ENABLE) ||                               ((CMD) == ETH_WATCHDOG_DISABLE))
S#define IS_ETH_JABBER(CMD) (((CMD) == ETH_JABBER_ENABLE) || \
S                            ((CMD) == ETH_JABBER_DISABLE))
X#define IS_ETH_JABBER(CMD) (((CMD) == ETH_JABBER_ENABLE) ||                             ((CMD) == ETH_JABBER_DISABLE))
S#define IS_ETH_INTER_FRAME_GAP(GAP) (((GAP) == ETH_INTERFRAMEGAP_96BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_88BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_80BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_72BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_64BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_56BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_48BIT) || \
S                                     ((GAP) == ETH_INTERFRAMEGAP_40BIT))
X#define IS_ETH_INTER_FRAME_GAP(GAP) (((GAP) == ETH_INTERFRAMEGAP_96BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_88BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_80BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_72BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_64BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_56BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_48BIT) ||                                      ((GAP) == ETH_INTERFRAMEGAP_40BIT))
S#define IS_ETH_CARRIER_SENSE(CMD) (((CMD) == ETH_CARRIERSENCE_ENABLE) || \
S                                   ((CMD) == ETH_CARRIERSENCE_DISABLE))
X#define IS_ETH_CARRIER_SENSE(CMD) (((CMD) == ETH_CARRIERSENCE_ENABLE) ||                                    ((CMD) == ETH_CARRIERSENCE_DISABLE))
S#define IS_ETH_RECEIVE_OWN(CMD) (((CMD) == ETH_RECEIVEOWN_ENABLE) || \
S                                 ((CMD) == ETH_RECEIVEOWN_DISABLE))
X#define IS_ETH_RECEIVE_OWN(CMD) (((CMD) == ETH_RECEIVEOWN_ENABLE) ||                                  ((CMD) == ETH_RECEIVEOWN_DISABLE))
S#define IS_ETH_LOOPBACK_MODE(CMD) (((CMD) == ETH_LOOPBACKMODE_ENABLE) || \
S                                   ((CMD) == ETH_LOOPBACKMODE_DISABLE))
X#define IS_ETH_LOOPBACK_MODE(CMD) (((CMD) == ETH_LOOPBACKMODE_ENABLE) ||                                    ((CMD) == ETH_LOOPBACKMODE_DISABLE))
S#define IS_ETH_CHECKSUM_OFFLOAD(CMD) (((CMD) == ETH_CHECKSUMOFFLAOD_ENABLE) || \
S                                      ((CMD) == ETH_CHECKSUMOFFLAOD_DISABLE))
X#define IS_ETH_CHECKSUM_OFFLOAD(CMD) (((CMD) == ETH_CHECKSUMOFFLAOD_ENABLE) ||                                       ((CMD) == ETH_CHECKSUMOFFLAOD_DISABLE))
S#define IS_ETH_RETRY_TRANSMISSION(CMD) (((CMD) == ETH_RETRYTRANSMISSION_ENABLE) || \
S                                        ((CMD) == ETH_RETRYTRANSMISSION_DISABLE))
X#define IS_ETH_RETRY_TRANSMISSION(CMD) (((CMD) == ETH_RETRYTRANSMISSION_ENABLE) ||                                         ((CMD) == ETH_RETRYTRANSMISSION_DISABLE))
S#define IS_ETH_AUTOMATIC_PADCRC_STRIP(CMD) (((CMD) == ETH_AUTOMATICPADCRCSTRIP_ENABLE) || \
S                                            ((CMD) == ETH_AUTOMATICPADCRCSTRIP_DISABLE))
X#define IS_ETH_AUTOMATIC_PADCRC_STRIP(CMD) (((CMD) == ETH_AUTOMATICPADCRCSTRIP_ENABLE) ||                                             ((CMD) == ETH_AUTOMATICPADCRCSTRIP_DISABLE))
S#define IS_ETH_BACKOFF_LIMIT(LIMIT) (((LIMIT) == ETH_BACKOFFLIMIT_10) || \
S                                     ((LIMIT) == ETH_BACKOFFLIMIT_8) || \
S                                     ((LIMIT) == ETH_BACKOFFLIMIT_4) || \
S                                     ((LIMIT) == ETH_BACKOFFLIMIT_1))
X#define IS_ETH_BACKOFF_LIMIT(LIMIT) (((LIMIT) == ETH_BACKOFFLIMIT_10) ||                                      ((LIMIT) == ETH_BACKOFFLIMIT_8) ||                                      ((LIMIT) == ETH_BACKOFFLIMIT_4) ||                                      ((LIMIT) == ETH_BACKOFFLIMIT_1))
S#define IS_ETH_DEFERRAL_CHECK(CMD) (((CMD) == ETH_DEFFERRALCHECK_ENABLE) || \
S                                    ((CMD) == ETH_DEFFERRALCHECK_DISABLE))
X#define IS_ETH_DEFERRAL_CHECK(CMD) (((CMD) == ETH_DEFFERRALCHECK_ENABLE) ||                                     ((CMD) == ETH_DEFFERRALCHECK_DISABLE))
S#define IS_ETH_RECEIVE_ALL(CMD) (((CMD) == ETH_RECEIVEALL_ENABLE) || \
S                                 ((CMD) == ETH_RECEIVEAll_DISABLE))
X#define IS_ETH_RECEIVE_ALL(CMD) (((CMD) == ETH_RECEIVEALL_ENABLE) ||                                  ((CMD) == ETH_RECEIVEAll_DISABLE))
S#define IS_ETH_SOURCE_ADDR_FILTER(CMD) (((CMD) == ETH_SOURCEADDRFILTER_NORMAL_ENABLE) || \
S                                        ((CMD) == ETH_SOURCEADDRFILTER_INVERSE_ENABLE) || \
S                                        ((CMD) == ETH_SOURCEADDRFILTER_DISABLE))
X#define IS_ETH_SOURCE_ADDR_FILTER(CMD) (((CMD) == ETH_SOURCEADDRFILTER_NORMAL_ENABLE) ||                                         ((CMD) == ETH_SOURCEADDRFILTER_INVERSE_ENABLE) ||                                         ((CMD) == ETH_SOURCEADDRFILTER_DISABLE))
S#define IS_ETH_CONTROL_FRAMES(PASS) (((PASS) == ETH_PASSCONTROLFRAMES_BLOCKALL) || \
S                                     ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDALL) || \
S                                     ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER))
X#define IS_ETH_CONTROL_FRAMES(PASS) (((PASS) == ETH_PASSCONTROLFRAMES_BLOCKALL) ||                                      ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDALL) ||                                      ((PASS) == ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER))
S#define IS_ETH_BROADCAST_FRAMES_RECEPTION(CMD) (((CMD) == ETH_BROADCASTFRAMESRECEPTION_ENABLE) || \
S                                                ((CMD) == ETH_BROADCASTFRAMESRECEPTION_DISABLE))
X#define IS_ETH_BROADCAST_FRAMES_RECEPTION(CMD) (((CMD) == ETH_BROADCASTFRAMESRECEPTION_ENABLE) ||                                                 ((CMD) == ETH_BROADCASTFRAMESRECEPTION_DISABLE))
S#define IS_ETH_DESTINATION_ADDR_FILTER(FILTER) (((FILTER) == ETH_DESTINATIONADDRFILTER_NORMAL) || \
S                                                ((FILTER) == ETH_DESTINATIONADDRFILTER_INVERSE))
X#define IS_ETH_DESTINATION_ADDR_FILTER(FILTER) (((FILTER) == ETH_DESTINATIONADDRFILTER_NORMAL) ||                                                 ((FILTER) == ETH_DESTINATIONADDRFILTER_INVERSE))
S#define IS_ETH_PROMISCUOUS_MODE(CMD) (((CMD) == ETH_PROMISCUOUS_MODE_ENABLE) || \
S                                      ((CMD) == ETH_PROMISCUOUS_MODE_DISABLE))
X#define IS_ETH_PROMISCUOUS_MODE(CMD) (((CMD) == ETH_PROMISCUOUS_MODE_ENABLE) ||                                       ((CMD) == ETH_PROMISCUOUS_MODE_DISABLE))
S#define IS_ETH_MULTICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE) || \
S                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_HASHTABLE) || \
S                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECT) || \
S                                                ((FILTER) == ETH_MULTICASTFRAMESFILTER_NONE))
X#define IS_ETH_MULTICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE) ||                                                 ((FILTER) == ETH_MULTICASTFRAMESFILTER_HASHTABLE) ||                                                 ((FILTER) == ETH_MULTICASTFRAMESFILTER_PERFECT) ||                                                 ((FILTER) == ETH_MULTICASTFRAMESFILTER_NONE))
S#define IS_ETH_UNICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE) || \
S                                              ((FILTER) == ETH_UNICASTFRAMESFILTER_HASHTABLE) || \
S                                              ((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECT))
X#define IS_ETH_UNICAST_FRAMES_FILTER(FILTER) (((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE) ||                                               ((FILTER) == ETH_UNICASTFRAMESFILTER_HASHTABLE) ||                                               ((FILTER) == ETH_UNICASTFRAMESFILTER_PERFECT))
S#define IS_ETH_PAUSE_TIME(TIME) ((TIME) <= 0xFFFF)
S#define IS_ETH_ZEROQUANTA_PAUSE(CMD)   (((CMD) == ETH_ZEROQUANTAPAUSE_ENABLE) || \
S                                        ((CMD) == ETH_ZEROQUANTAPAUSE_DISABLE))
X#define IS_ETH_ZEROQUANTA_PAUSE(CMD)   (((CMD) == ETH_ZEROQUANTAPAUSE_ENABLE) ||                                         ((CMD) == ETH_ZEROQUANTAPAUSE_DISABLE))
S#define IS_ETH_PAUSE_LOW_THRESHOLD(THRESHOLD) (((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS4) || \
S                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS28) || \
S                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS144) || \
S                                               ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS256))
X#define IS_ETH_PAUSE_LOW_THRESHOLD(THRESHOLD) (((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS4) ||                                                ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS28) ||                                                ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS144) ||                                                ((THRESHOLD) == ETH_PAUSELOWTHRESHOLD_MINUS256))
S#define IS_ETH_UNICAST_PAUSE_FRAME_DETECT(CMD) (((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_ENABLE) || \
S                                                ((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_DISABLE))
X#define IS_ETH_UNICAST_PAUSE_FRAME_DETECT(CMD) (((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_ENABLE) ||                                                 ((CMD) == ETH_UNICASTPAUSEFRAMEDETECT_DISABLE))
S#define IS_ETH_RECEIVE_FLOWCONTROL(CMD) (((CMD) == ETH_RECEIVEFLOWCONTROL_ENABLE) || \
S                                         ((CMD) == ETH_RECEIVEFLOWCONTROL_DISABLE))
X#define IS_ETH_RECEIVE_FLOWCONTROL(CMD) (((CMD) == ETH_RECEIVEFLOWCONTROL_ENABLE) ||                                          ((CMD) == ETH_RECEIVEFLOWCONTROL_DISABLE))
S#define IS_ETH_TRANSMIT_FLOWCONTROL(CMD) (((CMD) == ETH_TRANSMITFLOWCONTROL_ENABLE) || \
S                                          ((CMD) == ETH_TRANSMITFLOWCONTROL_DISABLE))
X#define IS_ETH_TRANSMIT_FLOWCONTROL(CMD) (((CMD) == ETH_TRANSMITFLOWCONTROL_ENABLE) ||                                           ((CMD) == ETH_TRANSMITFLOWCONTROL_DISABLE))
S#define IS_ETH_VLAN_TAG_COMPARISON(COMPARISON) (((COMPARISON) == ETH_VLANTAGCOMPARISON_12BIT) || \
S                                                ((COMPARISON) == ETH_VLANTAGCOMPARISON_16BIT))
X#define IS_ETH_VLAN_TAG_COMPARISON(COMPARISON) (((COMPARISON) == ETH_VLANTAGCOMPARISON_12BIT) ||                                                 ((COMPARISON) == ETH_VLANTAGCOMPARISON_16BIT))
S#define IS_ETH_VLAN_TAG_IDENTIFIER(IDENTIFIER) ((IDENTIFIER) <= 0xFFFF)
S#define IS_ETH_MAC_ADDRESS0123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS0) || \
S                                         ((ADDRESS) == ETH_MAC_ADDRESS1) || \
S                                         ((ADDRESS) == ETH_MAC_ADDRESS2) || \
S                                         ((ADDRESS) == ETH_MAC_ADDRESS3))
X#define IS_ETH_MAC_ADDRESS0123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS0) ||                                          ((ADDRESS) == ETH_MAC_ADDRESS1) ||                                          ((ADDRESS) == ETH_MAC_ADDRESS2) ||                                          ((ADDRESS) == ETH_MAC_ADDRESS3))
S#define IS_ETH_MAC_ADDRESS123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS1) || \
S                                        ((ADDRESS) == ETH_MAC_ADDRESS2) || \
S                                        ((ADDRESS) == ETH_MAC_ADDRESS3))
X#define IS_ETH_MAC_ADDRESS123(ADDRESS) (((ADDRESS) == ETH_MAC_ADDRESS1) ||                                         ((ADDRESS) == ETH_MAC_ADDRESS2) ||                                         ((ADDRESS) == ETH_MAC_ADDRESS3))
S#define IS_ETH_MAC_ADDRESS_FILTER(FILTER) (((FILTER) == ETH_MAC_ADDRESSFILTER_SA) || \
S                                           ((FILTER) == ETH_MAC_ADDRESSFILTER_DA))
X#define IS_ETH_MAC_ADDRESS_FILTER(FILTER) (((FILTER) == ETH_MAC_ADDRESSFILTER_SA) ||                                            ((FILTER) == ETH_MAC_ADDRESSFILTER_DA))
S#define IS_ETH_MAC_ADDRESS_MASK(MASK) (((MASK) == ETH_MAC_ADDRESSMASK_BYTE6) || \
S                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE5) || \
S                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE4) || \
S                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE3) || \
S                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE2) || \
S                                       ((MASK) == ETH_MAC_ADDRESSMASK_BYTE1))
X#define IS_ETH_MAC_ADDRESS_MASK(MASK) (((MASK) == ETH_MAC_ADDRESSMASK_BYTE6) ||                                        ((MASK) == ETH_MAC_ADDRESSMASK_BYTE5) ||                                        ((MASK) == ETH_MAC_ADDRESSMASK_BYTE4) ||                                        ((MASK) == ETH_MAC_ADDRESSMASK_BYTE3) ||                                        ((MASK) == ETH_MAC_ADDRESSMASK_BYTE2) ||                                        ((MASK) == ETH_MAC_ADDRESSMASK_BYTE1))
S#define IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(CMD) (((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE) || \
S                                               ((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE))
X#define IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(CMD) (((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE) ||                                                ((CMD) == ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE))
S#define IS_ETH_RECEIVE_STORE_FORWARD(CMD) (((CMD) == ETH_RECEIVESTOREFORWARD_ENABLE) || \
S                                           ((CMD) == ETH_RECEIVESTOREFORWARD_DISABLE))
X#define IS_ETH_RECEIVE_STORE_FORWARD(CMD) (((CMD) == ETH_RECEIVESTOREFORWARD_ENABLE) ||                                            ((CMD) == ETH_RECEIVESTOREFORWARD_DISABLE))
S#define IS_ETH_FLUSH_RECEIVE_FRAME(CMD) (((CMD) == ETH_FLUSHRECEIVEDFRAME_ENABLE) || \
S                                         ((CMD) == ETH_FLUSHRECEIVEDFRAME_DISABLE))
X#define IS_ETH_FLUSH_RECEIVE_FRAME(CMD) (((CMD) == ETH_FLUSHRECEIVEDFRAME_ENABLE) ||                                          ((CMD) == ETH_FLUSHRECEIVEDFRAME_DISABLE))
S#define IS_ETH_TRANSMIT_STORE_FORWARD(CMD) (((CMD) == ETH_TRANSMITSTOREFORWARD_ENABLE) || \
S                                            ((CMD) == ETH_TRANSMITSTOREFORWARD_DISABLE))
X#define IS_ETH_TRANSMIT_STORE_FORWARD(CMD) (((CMD) == ETH_TRANSMITSTOREFORWARD_ENABLE) ||                                             ((CMD) == ETH_TRANSMITSTOREFORWARD_DISABLE))
S#define IS_ETH_TRANSMIT_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_64BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_128BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_192BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_256BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_40BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_32BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_24BYTES) || \
S                                                      ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_16BYTES))
X#define IS_ETH_TRANSMIT_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_64BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_128BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_192BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_256BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_40BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_32BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_24BYTES) ||                                                       ((THRESHOLD) == ETH_TRANSMITTHRESHOLDCONTROL_16BYTES))
S#define IS_ETH_FORWARD_ERROR_FRAMES(CMD) (((CMD) == ETH_FORWARDERRORFRAMES_ENABLE) || \
S                                          ((CMD) == ETH_FORWARDERRORFRAMES_DISABLE))
X#define IS_ETH_FORWARD_ERROR_FRAMES(CMD) (((CMD) == ETH_FORWARDERRORFRAMES_ENABLE) ||                                           ((CMD) == ETH_FORWARDERRORFRAMES_DISABLE))
S#define IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(CMD) (((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE) || \
S                                                    ((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE))
X#define IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(CMD) (((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE) ||                                                     ((CMD) == ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE))
S#define IS_ETH_RECEIVE_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES) || \
S                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES) || \
S                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES) || \
S                                                     ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES))
X#define IS_ETH_RECEIVE_THRESHOLD_CONTROL(THRESHOLD) (((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES) ||                                                      ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES) ||                                                      ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES) ||                                                      ((THRESHOLD) == ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES))
S#define IS_ETH_SECOND_FRAME_OPERATE(CMD) (((CMD) == ETH_SECONDFRAMEOPERARTE_ENABLE) || \
S                                          ((CMD) == ETH_SECONDFRAMEOPERARTE_DISABLE))
X#define IS_ETH_SECOND_FRAME_OPERATE(CMD) (((CMD) == ETH_SECONDFRAMEOPERARTE_ENABLE) ||                                           ((CMD) == ETH_SECONDFRAMEOPERARTE_DISABLE))
S#define IS_ETH_ADDRESS_ALIGNED_BEATS(CMD) (((CMD) == ETH_ADDRESSALIGNEDBEATS_ENABLE) || \
S                                           ((CMD) == ETH_ADDRESSALIGNEDBEATS_DISABLE))
X#define IS_ETH_ADDRESS_ALIGNED_BEATS(CMD) (((CMD) == ETH_ADDRESSALIGNEDBEATS_ENABLE) ||                                            ((CMD) == ETH_ADDRESSALIGNEDBEATS_DISABLE))
S#define IS_ETH_FIXED_BURST(CMD) (((CMD) == ETH_FIXEDBURST_ENABLE) || \
S                                 ((CMD) == ETH_FIXEDBURST_DISABLE))
X#define IS_ETH_FIXED_BURST(CMD) (((CMD) == ETH_FIXEDBURST_ENABLE) ||                                  ((CMD) == ETH_FIXEDBURST_DISABLE))
S#define IS_ETH_RXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_RXDMABURSTLENGTH_1BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_2BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_8BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_16BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_32BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_4BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_8BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_16BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_32BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_64BEAT) || \
S                                           ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_128BEAT))
X#define IS_ETH_RXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_RXDMABURSTLENGTH_1BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_2BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_8BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_16BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_32BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_4BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_8BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_16BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_32BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_64BEAT) ||                                            ((LENGTH) == ETH_RXDMABURSTLENGTH_4XPBL_128BEAT))
S#define IS_ETH_TXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_TXDMABURSTLENGTH_1BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_2BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_8BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_16BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_32BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_4BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_8BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_16BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_32BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_64BEAT) || \
S                                           ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_128BEAT))
X#define IS_ETH_TXDMA_BURST_LENGTH(LENGTH) (((LENGTH) == ETH_TXDMABURSTLENGTH_1BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_2BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_8BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_16BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_32BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_4BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_8BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_16BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_32BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_64BEAT) ||                                            ((LENGTH) == ETH_TXDMABURSTLENGTH_4XPBL_128BEAT))
S#define IS_ETH_DMA_DESC_SKIP_LENGTH(LENGTH) ((LENGTH) <= 0x1F)
S#define IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(RATIO) (((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1) || \
S                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1) || \
S                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1) || \
S                                                       ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1) || \
S                                                       ((RATIO) == ETH_DMAARBITRATION_RXPRIORTX))
X#define IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(RATIO) (((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1) ||                                                        ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1) ||                                                        ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1) ||                                                        ((RATIO) == ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1) ||                                                        ((RATIO) == ETH_DMAARBITRATION_RXPRIORTX))
S
S#define IS_ETH_DMA_TXDESC_SEGMENT(SEGMENT) (((SEGMENT) == ETH_DMATXDESC_LASTSEGMENTS) || \
S                                            ((SEGMENT) == ETH_DMATXDESC_FIRSTSEGMENT))
X#define IS_ETH_DMA_TXDESC_SEGMENT(SEGMENT) (((SEGMENT) == ETH_DMATXDESC_LASTSEGMENTS) ||                                             ((SEGMENT) == ETH_DMATXDESC_FIRSTSEGMENT))
S#define IS_ETH_DMA_TXDESC_CHECKSUM(CHECKSUM) (((CHECKSUM) == ETH_DMATXDESC_CHECKSUMBYPASS) || \
S                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMIPV4HEADER) || \
S                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT) || \
S                                              ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL))
X#define IS_ETH_DMA_TXDESC_CHECKSUM(CHECKSUM) (((CHECKSUM) == ETH_DMATXDESC_CHECKSUMBYPASS) ||                                               ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMIPV4HEADER) ||                                               ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT) ||                                               ((CHECKSUM) == ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL))
S#define IS_ETH_DMATXDESC_BUFFER_SIZE(SIZE) ((SIZE) <= 0x1FFF)
S
S#define IS_ETH_DMA_RXDESC_BUFFER(BUFFER) (((BUFFER) == ETH_DMARXDESC_BUFFER1) || \
S                                          ((BUFFER) == ETH_DMARXDESC_BUFFER2))
X#define IS_ETH_DMA_RXDESC_BUFFER(BUFFER) (((BUFFER) == ETH_DMARXDESC_BUFFER1) ||                                           ((BUFFER) == ETH_DMARXDESC_BUFFER2))
S
S#define IS_ETH_DMA_GET_OVERFLOW(OVERFLOW) (((OVERFLOW) == ETH_DMA_OVERFLOW_RXFIFOCOUNTER) || \
S                                           ((OVERFLOW) == ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER))
X#define IS_ETH_DMA_GET_OVERFLOW(OVERFLOW) (((OVERFLOW) == ETH_DMA_OVERFLOW_RXFIFOCOUNTER) ||                                            ((OVERFLOW) == ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER))
S
S/**
S  * @}
S  */
S
S/** @addtogroup ETH_Private_Constants
S  * @{
S  */
S/* Delay to wait when writing to some Ethernet registers */
S#define ETH_REG_WRITE_DELAY ((uint32_t)0x00000001)
S
S/* ETHERNET Errors */
S#define  ETH_SUCCESS            ((uint32_t)0)
S#define  ETH_ERROR              ((uint32_t)1)
S
S/* ETHERNET DMA Tx descriptors Collision Count Shift */
S#define  ETH_DMATXDESC_COLLISION_COUNTSHIFT         ((uint32_t)3)
S
S/* ETHERNET DMA Tx descriptors Buffer2 Size Shift */
S#define  ETH_DMATXDESC_BUFFER2_SIZESHIFT           ((uint32_t)16)
S
S/* ETHERNET DMA Rx descriptors Frame Length Shift */
S#define  ETH_DMARXDESC_FRAME_LENGTHSHIFT           ((uint32_t)16)
S
S/* ETHERNET DMA Rx descriptors Buffer2 Size Shift */
S#define  ETH_DMARXDESC_BUFFER2_SIZESHIFT           ((uint32_t)16)
S
S/* ETHERNET DMA Rx descriptors Frame length Shift */
S#define  ETH_DMARXDESC_FRAMELENGTHSHIFT            ((uint32_t)16)
S
S/* ETHERNET MAC address offsets */
S#define ETH_MAC_ADDR_HBASE    (uint32_t)(ETH_MAC_BASE + (uint32_t)0x40)  /* ETHERNET MAC address high offset */
S#define ETH_MAC_ADDR_LBASE    (uint32_t)(ETH_MAC_BASE + (uint32_t)0x44)  /* ETHERNET MAC address low offset */
S
S/* ETHERNET MACMIIAR register Mask */
S#define ETH_MACMIIAR_CR_MASK    ((uint32_t)0xFFFFFFE3)
S
S/* ETHERNET MACCR register Mask */
S#define ETH_MACCR_CLEAR_MASK    ((uint32_t)0xFF20810F)  
S
S/* ETHERNET MACFCR register Mask */
S#define ETH_MACFCR_CLEAR_MASK   ((uint32_t)0x0000FF41)
S
S/* ETHERNET DMAOMR register Mask */
S#define ETH_DMAOMR_CLEAR_MASK   ((uint32_t)0xF8DE3F23)
S
S/* ETHERNET Remote Wake-up frame register length */
S#define ETH_WAKEUP_REGISTER_LENGTH      8
S
S/* ETHERNET Missed frames counter Shift */
S#define  ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT     17
S /**
S  * @}
S  */ 
S
S/* Exported types ------------------------------------------------------------*/ 
S/** @defgroup ETH_Exported_Types ETH Exported Types
S  * @{
S  */
S
S/** 
S  * @brief  HAL State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_ETH_STATE_RESET             = 0x00,    /*!< Peripheral not yet Initialized or disabled         */
S  HAL_ETH_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use           */
S  HAL_ETH_STATE_BUSY              = 0x02,    /*!< an internal process is ongoing                     */
S  HAL_ETH_STATE_BUSY_TX           = 0x12,    /*!< Data Transmission process is ongoing               */
S  HAL_ETH_STATE_BUSY_RX           = 0x22,    /*!< Data Reception process is ongoing                  */
S  HAL_ETH_STATE_BUSY_TX_RX        = 0x32,    /*!< Data Transmission and Reception process is ongoing */
S  HAL_ETH_STATE_BUSY_WR           = 0x42,    /*!< Write process is ongoing                           */
S  HAL_ETH_STATE_BUSY_RD           = 0x82,    /*!< Read process is ongoing                            */
S  HAL_ETH_STATE_TIMEOUT           = 0x03,    /*!< Timeout state                                      */
S  HAL_ETH_STATE_ERROR             = 0x04     /*!< Reception process is ongoing                       */
S}HAL_ETH_StateTypeDef;
S
S/** 
S  * @brief  ETH Init Structure definition  
S  */
S
Stypedef struct
S{
S  uint32_t             AutoNegotiation;           /*!< Selects or not the AutoNegotiation mode for the external PHY
S                                                           The AutoNegotiation allows an automatic setting of the Speed (10/100Mbps)
S                                                           and the mode (half/full-duplex).
S                                                           This parameter can be a value of @ref ETH_AutoNegotiation */
S
S  uint32_t             Speed;                     /*!< Sets the Ethernet speed: 10/100 Mbps.
S                                                           This parameter can be a value of @ref ETH_Speed */
S
S  uint32_t             DuplexMode;                /*!< Selects the MAC duplex mode: Half-Duplex or Full-Duplex mode
S                                                           This parameter can be a value of @ref ETH_Duplex_Mode */
S  
S  uint16_t             PhyAddress;                /*!< Ethernet PHY address.
S                                                           This parameter must be a number between Min_Data = 0 and Max_Data = 32 */
S  
S  uint8_t             *MACAddr;                   /*!< MAC Address of used Hardware: must be pointer on an array of 6 bytes */
S  
S  uint32_t             RxMode;                    /*!< Selects the Ethernet Rx mode: Polling mode, Interrupt mode.
S                                                           This parameter can be a value of @ref ETH_Rx_Mode */
S  
S  uint32_t             ChecksumMode;              /*!< Selects if the checksum is check by hardware or by software. 
S                                                         This parameter can be a value of @ref ETH_Checksum_Mode */
S  
S  uint32_t             MediaInterface    ;               /*!< Selects the media-independent interface or the reduced media-independent interface. 
S                                                         This parameter can be a value of @ref ETH_Media_Interface */
S
S} ETH_InitTypeDef;
S
S
S /** 
S  * @brief  ETH MAC Configuration Structure definition  
S  */
S
Stypedef struct
S{
S  uint32_t             Watchdog;                  /*!< Selects or not the Watchdog timer
S                                                           When enabled, the MAC allows no more then 2048 bytes to be received.
S                                                           When disabled, the MAC can receive up to 16384 bytes.
S                                                           This parameter can be a value of @ref ETH_Watchdog */  
S
S  uint32_t             Jabber;                    /*!< Selects or not Jabber timer
S                                                           When enabled, the MAC allows no more then 2048 bytes to be sent.
S                                                           When disabled, the MAC can send up to 16384 bytes.
S                                                           This parameter can be a value of @ref ETH_Jabber */
S
S  uint32_t             InterFrameGap;             /*!< Selects the minimum IFG between frames during transmission.
S                                                           This parameter can be a value of @ref ETH_Inter_Frame_Gap */   
S
S  uint32_t             CarrierSense;              /*!< Selects or not the Carrier Sense.
S                                                           This parameter can be a value of @ref ETH_Carrier_Sense */
S
S  uint32_t             ReceiveOwn;                /*!< Selects or not the ReceiveOwn,
S                                                           ReceiveOwn allows the reception of frames when the TX_EN signal is asserted
S                                                           in Half-Duplex mode.
S                                                           This parameter can be a value of @ref ETH_Receive_Own */  
S
S  uint32_t             LoopbackMode;              /*!< Selects or not the internal MAC MII Loopback mode.
S                                                           This parameter can be a value of @ref ETH_Loop_Back_Mode */  
S
S  uint32_t             ChecksumOffload;           /*!< Selects or not the IPv4 checksum checking for received frame payloads' TCP/UDP/ICMP headers.
S                                                           This parameter can be a value of @ref ETH_Checksum_Offload */    
S
S  uint32_t             RetryTransmission;         /*!< Selects or not the MAC attempt retries transmission, based on the settings of BL,
S                                                           when a collision occurs (Half-Duplex mode).
S                                                           This parameter can be a value of @ref ETH_Retry_Transmission */
S
S  uint32_t             AutomaticPadCRCStrip;      /*!< Selects or not the Automatic MAC Pad/CRC Stripping.
S                                                           This parameter can be a value of @ref ETH_Automatic_Pad_CRC_Strip */ 
S
S  uint32_t             BackOffLimit;              /*!< Selects the BackOff limit value.
S                                                           This parameter can be a value of @ref ETH_Back_Off_Limit */
S
S  uint32_t             DeferralCheck;             /*!< Selects or not the deferral check function (Half-Duplex mode).
S                                                           This parameter can be a value of @ref ETH_Deferral_Check */                                                                                                        
S
S  uint32_t             ReceiveAll;                /*!< Selects or not all frames reception by the MAC (No filtering).
S                                                           This parameter can be a value of @ref ETH_Receive_All */   
S
S  uint32_t             SourceAddrFilter;          /*!< Selects the Source Address Filter mode.                                                           
S                                                           This parameter can be a value of @ref ETH_Source_Addr_Filter */                  
S
S  uint32_t             PassControlFrames;         /*!< Sets the forwarding mode of the control frames (including unicast and multicast PAUSE frames)                                                          
S                                                           This parameter can be a value of @ref ETH_Pass_Control_Frames */ 
S
S  uint32_t             BroadcastFramesReception;  /*!< Selects or not the reception of Broadcast Frames.
S                                                           This parameter can be a value of @ref ETH_Broadcast_Frames_Reception */
S
S  uint32_t             DestinationAddrFilter;     /*!< Sets the destination filter mode for both unicast and multicast frames.
S                                                           This parameter can be a value of @ref ETH_Destination_Addr_Filter */ 
S
S  uint32_t             PromiscuousMode;           /*!< Selects or not the Promiscuous Mode
S                                                           This parameter can be a value of @ref ETH_Promiscuous_Mode */
S
S  uint32_t             MulticastFramesFilter;     /*!< Selects the Multicast Frames filter mode: None/HashTableFilter/PerfectFilter/PerfectHashTableFilter.
S                                                           This parameter can be a value of @ref ETH_Multicast_Frames_Filter */ 
S
S  uint32_t             UnicastFramesFilter;       /*!< Selects the Unicast Frames filter mode: HashTableFilter/PerfectFilter/PerfectHashTableFilter.
S                                                           This parameter can be a value of @ref ETH_Unicast_Frames_Filter */ 
S
S  uint32_t             HashTableHigh;             /*!< This field holds the higher 32 bits of Hash table.
S                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */
S
S  uint32_t             HashTableLow;              /*!< This field holds the lower 32 bits of Hash table.
S                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF  */    
S
S  uint32_t             PauseTime;                 /*!< This field holds the value to be used in the Pause Time field in the transmit control frame. 
S                                                           This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */
S
S  uint32_t             ZeroQuantaPause;           /*!< Selects or not the automatic generation of Zero-Quanta Pause Control frames.
S                                                           This parameter can be a value of @ref ETH_Zero_Quanta_Pause */  
S
S  uint32_t             PauseLowThreshold;         /*!< This field configures the threshold of the PAUSE to be checked for
S                                                           automatic retransmission of PAUSE Frame.
S                                                           This parameter can be a value of @ref ETH_Pause_Low_Threshold */
S                                                           
S  uint32_t             UnicastPauseFrameDetect;   /*!< Selects or not the MAC detection of the Pause frames (with MAC Address0
S                                                           unicast address and unique multicast address).
S                                                           This parameter can be a value of @ref ETH_Unicast_Pause_Frame_Detect */  
S
S  uint32_t             ReceiveFlowControl;        /*!< Enables or disables the MAC to decode the received Pause frame and
S                                                           disable its transmitter for a specified time (Pause Time)
S                                                           This parameter can be a value of @ref ETH_Receive_Flow_Control */
S
S  uint32_t             TransmitFlowControl;       /*!< Enables or disables the MAC to transmit Pause frames (Full-Duplex mode)
S                                                           or the MAC back-pressure operation (Half-Duplex mode)
S                                                           This parameter can be a value of @ref ETH_Transmit_Flow_Control */     
S
S  uint32_t             VLANTagComparison;         /*!< Selects the 12-bit VLAN identifier or the complete 16-bit VLAN tag for
S                                                           comparison and filtering.
S                                                           This parameter can be a value of @ref ETH_VLAN_Tag_Comparison */ 
S
S  uint32_t             VLANTagIdentifier;         /*!< Holds the VLAN tag identifier for receive frames */
S
S} ETH_MACInitTypeDef;
S
S
S/** 
S  * @brief  ETH DMA Configuration Structure definition  
S  */
S
Stypedef struct
S{
S uint32_t              DropTCPIPChecksumErrorFrame; /*!< Selects or not the Dropping of TCP/IP Checksum Error Frames.
S                                                             This parameter can be a value of @ref ETH_Drop_TCP_IP_Checksum_Error_Frame */ 
S
S  uint32_t             ReceiveStoreForward;         /*!< Enables or disables the Receive store and forward mode.
S                                                             This parameter can be a value of @ref ETH_Receive_Store_Forward */ 
S
S  uint32_t             FlushReceivedFrame;          /*!< Enables or disables the flushing of received frames.
S                                                             This parameter can be a value of @ref ETH_Flush_Received_Frame */ 
S
S  uint32_t             TransmitStoreForward;        /*!< Enables or disables Transmit store and forward mode.
S                                                             This parameter can be a value of @ref ETH_Transmit_Store_Forward */ 
S
S  uint32_t             TransmitThresholdControl;    /*!< Selects or not the Transmit Threshold Control.
S                                                             This parameter can be a value of @ref ETH_Transmit_Threshold_Control */
S
S  uint32_t             ForwardErrorFrames;          /*!< Selects or not the forward to the DMA of erroneous frames.
S                                                             This parameter can be a value of @ref ETH_Forward_Error_Frames */
S
S  uint32_t             ForwardUndersizedGoodFrames; /*!< Enables or disables the Rx FIFO to forward Undersized frames (frames with no Error
S                                                             and length less than 64 bytes) including pad-bytes and CRC)
S                                                             This parameter can be a value of @ref ETH_Forward_Undersized_Good_Frames */
S
S  uint32_t             ReceiveThresholdControl;     /*!< Selects the threshold level of the Receive FIFO.
S                                                             This parameter can be a value of @ref ETH_Receive_Threshold_Control */
S
S  uint32_t             SecondFrameOperate;          /*!< Selects or not the Operate on second frame mode, which allows the DMA to process a second
S                                                             frame of Transmit data even before obtaining the status for the first frame.
S                                                             This parameter can be a value of @ref ETH_Second_Frame_Operate */
S
S  uint32_t             AddressAlignedBeats;         /*!< Enables or disables the Address Aligned Beats.
S                                                             This parameter can be a value of @ref ETH_Address_Aligned_Beats */
S
S  uint32_t             FixedBurst;                  /*!< Enables or disables the AHB Master interface fixed burst transfers.
S                                                             This parameter can be a value of @ref ETH_Fixed_Burst */
S                       
S  uint32_t             RxDMABurstLength;            /*!< Indicates the maximum number of beats to be transferred in one Rx DMA transaction.
S                                                             This parameter can be a value of @ref ETH_Rx_DMA_Burst_Length */ 
S
S  uint32_t             TxDMABurstLength;            /*!< Indicates the maximum number of beats to be transferred in one Tx DMA transaction.
S                                                             This parameter can be a value of @ref ETH_Tx_DMA_Burst_Length */
S
S  uint32_t             DescriptorSkipLength;        /*!< Specifies the number of word to skip between two unchained descriptors (Ring mode)
S                                                             This parameter must be a number between Min_Data = 0 and Max_Data = 32 */                                                             
S
S  uint32_t             DMAArbitration;              /*!< Selects the DMA Tx/Rx arbitration.
S                                                             This parameter can be a value of @ref ETH_DMA_Arbitration */  
S} ETH_DMAInitTypeDef;
S
S
S/** 
S  * @brief  ETH DMA Descriptors data structure definition
S  */ 
S
Stypedef struct  
S{
S  __IO uint32_t   Status;           /*!< Status */
S  
S  uint32_t   ControlBufferSize;     /*!< Control and Buffer1, Buffer2 lengths */
S  
S  uint32_t   Buffer1Addr;           /*!< Buffer1 address pointer */
S  
S  uint32_t   Buffer2NextDescAddr;   /*!< Buffer2 or next descriptor address pointer */
S
S} ETH_DMADescTypeDef;
S
S
S/** 
S  * @brief  Received Frame Informations structure definition
S  */ 
Stypedef struct  
S{
S  ETH_DMADescTypeDef *FSRxDesc;          /*!< First Segment Rx Desc */
S  
S  ETH_DMADescTypeDef *LSRxDesc;          /*!< Last Segment Rx Desc */
S  
S  uint32_t  SegCount;                    /*!< Segment count */
S  
S  uint32_t length;                       /*!< Frame length */
S  
S  uint32_t buffer;                       /*!< Frame buffer */
S
S} ETH_DMARxFrameInfos;
S
S
S/** 
S  * @brief  ETH Handle Structure definition  
S  */
S  
Stypedef struct
S{
S  ETH_TypeDef                *Instance;     /*!< Register base address       */
S  
S  ETH_InitTypeDef            Init;          /*!< Ethernet Init Configuration */
S  
S  uint32_t                   LinkStatus;    /*!< Ethernet link status        */
S  
S  ETH_DMADescTypeDef         *RxDesc;       /*!< Rx descriptor to Get        */
S  
S  ETH_DMADescTypeDef         *TxDesc;       /*!< Tx descriptor to Set        */
S  
S  ETH_DMARxFrameInfos        RxFrameInfos;  /*!< last Rx frame infos         */
S  
S  __IO HAL_ETH_StateTypeDef  State;         /*!< ETH communication state     */
S  
S  HAL_LockTypeDef            Lock;          /*!< ETH Lock                    */
S
S} ETH_HandleTypeDef;
S
S /**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup ETH_Exported_Constants ETH Exported Constants
S  * @{
S  */
S
S/** @defgroup ETH_Buffers_setting ETH Buffers setting
S  * @{
S  */ 
S#define ETH_MAX_PACKET_SIZE    ((uint32_t)1524)    /*!< ETH_HEADER + ETH_EXTRA + ETH_VLAN_TAG + ETH_MAX_ETH_PAYLOAD + ETH_CRC */
S#define ETH_HEADER               ((uint32_t)14)    /*!< 6 byte Dest addr, 6 byte Src addr, 2 byte length/type */
S#define ETH_CRC                   ((uint32_t)4)    /*!< Ethernet CRC */
S#define ETH_EXTRA                 ((uint32_t)2)    /*!< Extra bytes in some cases */   
S#define ETH_VLAN_TAG                  ((uint32_t)4)    /*!< optional 802.1q VLAN Tag */
S#define ETH_MIN_ETH_PAYLOAD          ((uint32_t)46)    /*!< Minimum Ethernet payload size */
S#define ETH_MAX_ETH_PAYLOAD        ((uint32_t)1500)    /*!< Maximum Ethernet payload size */
S#define ETH_JUMBO_FRAME_PAYLOAD    ((uint32_t)9000)    /*!< Jumbo frame payload size */      
S
S /* Ethernet driver receive buffers are organized in a chained linked-list, when
S    an ethernet packet is received, the Rx-DMA will transfer the packet from RxFIFO
S    to the driver receive buffers memory.
S
S    Depending on the size of the received ethernet packet and the size of 
S    each ethernet driver receive buffer, the received packet can take one or more
S    ethernet driver receive buffer. 
S
S    In below are defined the size of one ethernet driver receive buffer ETH_RX_BUF_SIZE 
S    and the total count of the driver receive buffers ETH_RXBUFNB.
S
S    The configured value for ETH_RX_BUF_SIZE and ETH_RXBUFNB are only provided as 
S    example, they can be reconfigured in the application layer to fit the application 
S    needs */ 
S
S/* Here we configure each Ethernet driver receive buffer to fit the Max size Ethernet
S   packet */
S#ifndef ETH_RX_BUF_SIZE
S #define ETH_RX_BUF_SIZE         ETH_MAX_PACKET_SIZE 
S#endif
S
S/* 5 Ethernet driver receive buffers are used (in a chained linked list)*/ 
S#ifndef ETH_RXBUFNB
S #define ETH_RXBUFNB             ((uint32_t)5     /*  5 Rx buffers of size ETH_RX_BUF_SIZE */
S#endif
S
S
S /* Ethernet driver transmit buffers are organized in a chained linked-list, when
S    an ethernet packet is transmitted, Tx-DMA will transfer the packet from the 
S    driver transmit buffers memory to the TxFIFO.
S
S    Depending on the size of the Ethernet packet to be transmitted and the size of 
S    each ethernet driver transmit buffer, the packet to be transmitted can take 
S    one or more ethernet driver transmit buffer. 
S
S    In below are defined the size of one ethernet driver transmit buffer ETH_TX_BUF_SIZE 
S    and the total count of the driver transmit buffers ETH_TXBUFNB.
S
S    The configured value for ETH_TX_BUF_SIZE and ETH_TXBUFNB are only provided as 
S    example, they can be reconfigured in the application layer to fit the application 
S    needs */ 
S
S/* Here we configure each Ethernet driver transmit buffer to fit the Max size Ethernet
S   packet */
S#ifndef ETH_TX_BUF_SIZE 
S #define ETH_TX_BUF_SIZE         ETH_MAX_PACKET_SIZE
S#endif
S
S/* 5 ethernet driver transmit buffers are used (in a chained linked list)*/ 
S#ifndef ETH_TXBUFNB
S #define ETH_TXBUFNB             ((uint32_t)5      /* 5  Tx buffers of size ETH_TX_BUF_SIZE */
S#endif
S
S /**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_TX_Descriptor ETH DMA TX Descriptor
S  * @{
S  */
S
S/*
S   DMA Tx Desciptor
S  -----------------------------------------------------------------------------------------------
S  TDES0 | OWN(31) | CTRL[30:26] | Reserved[25:24] | CTRL[23:20] | Reserved[19:17] | Status[16:0] |
S  -----------------------------------------------------------------------------------------------
S  TDES1 | Reserved[31:29] | Buffer2 ByteCount[28:16] | Reserved[15:13] | Buffer1 ByteCount[12:0] |
S  -----------------------------------------------------------------------------------------------
S  TDES2 |                         Buffer1 Address [31:0]                                         |
S  -----------------------------------------------------------------------------------------------
S  TDES3 |                   Buffer2 Address [31:0] / Next Descriptor Address [31:0]              |
S  -----------------------------------------------------------------------------------------------
S*/
S
S/** 
S  * @brief  Bit definition of TDES0 register: DMA Tx descriptor status register
S  */ 
S#define ETH_DMATXDESC_OWN                     ((uint32_t)0x80000000)  /*!< OWN bit: descriptor is owned by DMA engine */
S#define ETH_DMATXDESC_IC                      ((uint32_t)0x40000000)  /*!< Interrupt on Completion */
S#define ETH_DMATXDESC_LS                      ((uint32_t)0x20000000)  /*!< Last Segment */
S#define ETH_DMATXDESC_FS                      ((uint32_t)0x10000000)  /*!< First Segment */
S#define ETH_DMATXDESC_DC                      ((uint32_t)0x08000000)  /*!< Disable CRC */
S#define ETH_DMATXDESC_DP                      ((uint32_t)0x04000000)  /*!< Disable Padding */
S#define ETH_DMATXDESC_TTSE                    ((uint32_t)0x02000000)  /*!< Transmit Time Stamp Enable */
S#define ETH_DMATXDESC_CIC                     ((uint32_t)0x00C00000)  /*!< Checksum Insertion Control: 4 cases */
S#define ETH_DMATXDESC_CIC_BYPASS              ((uint32_t)0x00000000)  /*!< Do Nothing: Checksum Engine is bypassed */ 
S#define ETH_DMATXDESC_CIC_IPV4HEADER          ((uint32_t)0x00400000)  /*!< IPV4 header Checksum Insertion */ 
S#define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT  ((uint32_t)0x00800000)  /*!< TCP/UDP/ICMP Checksum Insertion calculated over segment only */ 
S#define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL     ((uint32_t)0x00C00000)  /*!< TCP/UDP/ICMP Checksum Insertion fully calculated */ 
S#define ETH_DMATXDESC_TER                     ((uint32_t)0x00200000)  /*!< Transmit End of Ring */
S#define ETH_DMATXDESC_TCH                     ((uint32_t)0x00100000)  /*!< Second Address Chained */
S#define ETH_DMATXDESC_TTSS                    ((uint32_t)0x00020000)  /*!< Tx Time Stamp Status */
S#define ETH_DMATXDESC_IHE                     ((uint32_t)0x00010000)  /*!< IP Header Error */
S#define ETH_DMATXDESC_ES                      ((uint32_t)0x00008000)  /*!< Error summary: OR of the following bits: UE || ED || EC || LCO || NC || LCA || FF || JT */
S#define ETH_DMATXDESC_JT                      ((uint32_t)0x00004000)  /*!< Jabber Timeout */
S#define ETH_DMATXDESC_FF                      ((uint32_t)0x00002000)  /*!< Frame Flushed: DMA/MTL flushed the frame due to SW flush */
S#define ETH_DMATXDESC_PCE                     ((uint32_t)0x00001000)  /*!< Payload Checksum Error */
S#define ETH_DMATXDESC_LCA                     ((uint32_t)0x00000800)  /*!< Loss of Carrier: carrier lost during transmission */
S#define ETH_DMATXDESC_NC                      ((uint32_t)0x00000400)  /*!< No Carrier: no carrier signal from the transceiver */
S#define ETH_DMATXDESC_LCO                     ((uint32_t)0x00000200)  /*!< Late Collision: transmission aborted due to collision */
S#define ETH_DMATXDESC_EC                      ((uint32_t)0x00000100)  /*!< Excessive Collision: transmission aborted after 16 collisions */
S#define ETH_DMATXDESC_VF                      ((uint32_t)0x00000080)  /*!< VLAN Frame */
S#define ETH_DMATXDESC_CC                      ((uint32_t)0x00000078)  /*!< Collision Count */
S#define ETH_DMATXDESC_ED                      ((uint32_t)0x00000004)  /*!< Excessive Deferral */
S#define ETH_DMATXDESC_UF                      ((uint32_t)0x00000002)  /*!< Underflow Error: late data arrival from the memory */
S#define ETH_DMATXDESC_DB                      ((uint32_t)0x00000001)  /*!< Deferred Bit */
S
S/** 
S  * @brief  Bit definition of TDES1 register
S  */ 
S#define ETH_DMATXDESC_TBS2  ((uint32_t)0x1FFF0000)  /*!< Transmit Buffer2 Size */
S#define ETH_DMATXDESC_TBS1  ((uint32_t)0x00001FFF)  /*!< Transmit Buffer1 Size */
S
S/** 
S  * @brief  Bit definition of TDES2 register
S  */ 
S#define ETH_DMATXDESC_B1AP  ((uint32_t)0xFFFFFFFF)  /*!< Buffer1 Address Pointer */
S
S/** 
S  * @brief  Bit definition of TDES3 register
S  */ 
S#define ETH_DMATXDESC_B2AP  ((uint32_t)0xFFFFFFFF)  /*!< Buffer2 Address Pointer */
S
S/**
S  * @}
S  */ 
S/** @defgroup ETH_DMA_RX_Descriptor ETH DMA RX Descriptor 
S  * @{
S  */
S
S/*
S  DMA Rx Descriptor
S  --------------------------------------------------------------------------------------------------------------------
S  RDES0 | OWN(31) |                                             Status [30:0]                                          |
S  ---------------------------------------------------------------------------------------------------------------------
S  RDES1 | CTRL(31) | Reserved[30:29] | Buffer2 ByteCount[28:16] | CTRL[15:14] | Reserved(13) | Buffer1 ByteCount[12:0] |
S  ---------------------------------------------------------------------------------------------------------------------
S  RDES2 |                                       Buffer1 Address [31:0]                                                 |
S  ---------------------------------------------------------------------------------------------------------------------
S  RDES3 |                          Buffer2 Address [31:0] / Next Descriptor Address [31:0]                             |
S  ---------------------------------------------------------------------------------------------------------------------
S*/
S
S/** 
S  * @brief  Bit definition of RDES0 register: DMA Rx descriptor status register
S  */ 
S#define ETH_DMARXDESC_OWN         ((uint32_t)0x80000000)  /*!< OWN bit: descriptor is owned by DMA engine  */
S#define ETH_DMARXDESC_AFM         ((uint32_t)0x40000000)  /*!< DA Filter Fail for the rx frame  */
S#define ETH_DMARXDESC_FL          ((uint32_t)0x3FFF0000)  /*!< Receive descriptor frame length  */
S#define ETH_DMARXDESC_ES          ((uint32_t)0x00008000)  /*!< Error summary: OR of the following bits: DE || OE || IPC || LC || RWT || RE || CE */
S#define ETH_DMARXDESC_DE          ((uint32_t)0x00004000)  /*!< Descriptor error: no more descriptors for receive frame  */
S#define ETH_DMARXDESC_SAF         ((uint32_t)0x00002000)  /*!< SA Filter Fail for the received frame */
S#define ETH_DMARXDESC_LE          ((uint32_t)0x00001000)  /*!< Frame size not matching with length field */
S#define ETH_DMARXDESC_OE          ((uint32_t)0x00000800)  /*!< Overflow Error: Frame was damaged due to buffer overflow */
S#define ETH_DMARXDESC_VLAN        ((uint32_t)0x00000400)  /*!< VLAN Tag: received frame is a VLAN frame */
S#define ETH_DMARXDESC_FS          ((uint32_t)0x00000200)  /*!< First descriptor of the frame  */
S#define ETH_DMARXDESC_LS          ((uint32_t)0x00000100)  /*!< Last descriptor of the frame  */ 
S#define ETH_DMARXDESC_IPV4HCE     ((uint32_t)0x00000080)  /*!< IPC Checksum Error: Rx Ipv4 header checksum error   */    
S#define ETH_DMARXDESC_LC          ((uint32_t)0x00000040)  /*!< Late collision occurred during reception   */
S#define ETH_DMARXDESC_FT          ((uint32_t)0x00000020)  /*!< Frame type - Ethernet, otherwise 802.3    */
S#define ETH_DMARXDESC_RWT         ((uint32_t)0x00000010)  /*!< Receive Watchdog Timeout: watchdog timer expired during reception    */
S#define ETH_DMARXDESC_RE          ((uint32_t)0x00000008)  /*!< Receive error: error reported by MII interface  */
S#define ETH_DMARXDESC_DBE         ((uint32_t)0x00000004)  /*!< Dribble bit error: frame contains non int multiple of 8 bits  */
S#define ETH_DMARXDESC_CE          ((uint32_t)0x00000002)  /*!< CRC error */
S#define ETH_DMARXDESC_MAMPCE      ((uint32_t)0x00000001)  /*!< Rx MAC Address/Payload Checksum Error: Rx MAC address matched/ Rx Payload Checksum Error */
S
S/** 
S  * @brief  Bit definition of RDES1 register
S  */ 
S#define ETH_DMARXDESC_DIC   ((uint32_t)0x80000000)  /*!< Disable Interrupt on Completion */
S#define ETH_DMARXDESC_RBS2  ((uint32_t)0x1FFF0000)  /*!< Receive Buffer2 Size */
S#define ETH_DMARXDESC_RER   ((uint32_t)0x00008000)  /*!< Receive End of Ring */
S#define ETH_DMARXDESC_RCH   ((uint32_t)0x00004000)  /*!< Second Address Chained */
S#define ETH_DMARXDESC_RBS1  ((uint32_t)0x00001FFF)  /*!< Receive Buffer1 Size */
S
S/** 
S  * @brief  Bit definition of RDES2 register  
S  */ 
S#define ETH_DMARXDESC_B1AP  ((uint32_t)0xFFFFFFFF)  /*!< Buffer1 Address Pointer */
S
S/** 
S  * @brief  Bit definition of RDES3 register  
S  */ 
S#define ETH_DMARXDESC_B2AP  ((uint32_t)0xFFFFFFFF)  /*!< Buffer2 Address Pointer */
S
S/**
S  * @}
S  */
S /** @defgroup ETH_AutoNegotiation ETH AutoNegotiation 
S  * @{
S  */ 
S#define ETH_AUTONEGOTIATION_ENABLE     ((uint32_t)0x00000001)
S#define ETH_AUTONEGOTIATION_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S/** @defgroup ETH_Speed ETH Speed 
S  * @{
S  */ 
S#define ETH_SPEED_10M        ((uint32_t)0x00000000)
S#define ETH_SPEED_100M       ((uint32_t)0x00004000)
S
S/**
S  * @}
S  */
S/** @defgroup ETH_Duplex_Mode ETH Duplex Mode 
S  * @{
S  */ 
S#define ETH_MODE_FULLDUPLEX       ((uint32_t)0x00000800)
S#define ETH_MODE_HALFDUPLEX       ((uint32_t)0x00000000)
S/**
S  * @}
S  */
S/** @defgroup ETH_Rx_Mode ETH Rx Mode 
S  * @{
S  */ 
S#define ETH_RXPOLLING_MODE      ((uint32_t)0x00000000)
S#define ETH_RXINTERRUPT_MODE    ((uint32_t)0x00000001)
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Checksum_Mode ETH Checksum Mode
S  * @{
S  */ 
S#define ETH_CHECKSUM_BY_HARDWARE      ((uint32_t)0x00000000)
S#define ETH_CHECKSUM_BY_SOFTWARE      ((uint32_t)0x00000001)
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Media_Interface ETH Media Interface
S  * @{
S  */ 
S#define ETH_MEDIA_INTERFACE_MII       ((uint32_t)0x00000000)
S#define ETH_MEDIA_INTERFACE_RMII      ((uint32_t)AFIO_MAPR_MII_RMII_SEL)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Watchdog ETH Watchdog
S  * @{
S  */ 
S#define ETH_WATCHDOG_ENABLE       ((uint32_t)0x00000000)
S#define ETH_WATCHDOG_DISABLE      ((uint32_t)0x00800000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Jabber ETH Jabber 
S  * @{
S  */ 
S#define ETH_JABBER_ENABLE    ((uint32_t)0x00000000)
S#define ETH_JABBER_DISABLE   ((uint32_t)0x00400000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Inter_Frame_Gap ETH Inter Frame Gap 
S  * @{
S  */ 
S#define ETH_INTERFRAMEGAP_96BIT   ((uint32_t)0x00000000)  /*!< minimum IFG between frames during transmission is 96Bit */
S#define ETH_INTERFRAMEGAP_88BIT   ((uint32_t)0x00020000)  /*!< minimum IFG between frames during transmission is 88Bit */
S#define ETH_INTERFRAMEGAP_80BIT   ((uint32_t)0x00040000)  /*!< minimum IFG between frames during transmission is 80Bit */
S#define ETH_INTERFRAMEGAP_72BIT   ((uint32_t)0x00060000)  /*!< minimum IFG between frames during transmission is 72Bit */
S#define ETH_INTERFRAMEGAP_64BIT   ((uint32_t)0x00080000)  /*!< minimum IFG between frames during transmission is 64Bit */
S#define ETH_INTERFRAMEGAP_56BIT   ((uint32_t)0x000A0000)  /*!< minimum IFG between frames during transmission is 56Bit */
S#define ETH_INTERFRAMEGAP_48BIT   ((uint32_t)0x000C0000)  /*!< minimum IFG between frames during transmission is 48Bit */
S#define ETH_INTERFRAMEGAP_40BIT   ((uint32_t)0x000E0000)  /*!< minimum IFG between frames during transmission is 40Bit */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Carrier_Sense ETH Carrier Sense
S  * @{
S  */ 
S#define ETH_CARRIERSENCE_ENABLE   ((uint32_t)0x00000000)
S#define ETH_CARRIERSENCE_DISABLE ((uint32_t)0x00010000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Receive_Own ETH Receive Own 
S  * @{
S  */ 
S#define ETH_RECEIVEOWN_ENABLE     ((uint32_t)0x00000000)
S#define ETH_RECEIVEOWN_DISABLE   ((uint32_t)0x00002000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Loop_Back_Mode ETH Loop Back Mode
S  * @{
S  */ 
S#define ETH_LOOPBACKMODE_ENABLE        ((uint32_t)0x00001000)
S#define ETH_LOOPBACKMODE_DISABLE       ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Checksum_Offload ETH Checksum Offload
S  * @{
S  */ 
S#define ETH_CHECKSUMOFFLAOD_ENABLE     ((uint32_t)0x00000400)
S#define ETH_CHECKSUMOFFLAOD_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Retry_Transmission ETH Retry Transmission
S  * @{
S  */ 
S#define ETH_RETRYTRANSMISSION_ENABLE   ((uint32_t)0x00000000)
S#define ETH_RETRYTRANSMISSION_DISABLE  ((uint32_t)0x00000200)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Automatic_Pad_CRC_Strip ETH Automatic Pad CRC Strip
S  * @{
S  */ 
S#define ETH_AUTOMATICPADCRCSTRIP_ENABLE     ((uint32_t)0x00000080)
S#define ETH_AUTOMATICPADCRCSTRIP_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Back_Off_Limit ETH Back Off Limit
S  * @{
S  */ 
S#define ETH_BACKOFFLIMIT_10  ((uint32_t)0x00000000)
S#define ETH_BACKOFFLIMIT_8   ((uint32_t)0x00000020)
S#define ETH_BACKOFFLIMIT_4   ((uint32_t)0x00000040)
S#define ETH_BACKOFFLIMIT_1   ((uint32_t)0x00000060)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Deferral_Check ETH Deferral Check
S  * @{
S  */
S#define ETH_DEFFERRALCHECK_ENABLE       ((uint32_t)0x00000010)
S#define ETH_DEFFERRALCHECK_DISABLE      ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Receive_All ETH Receive All
S  * @{
S  */ 
S#define ETH_RECEIVEALL_ENABLE     ((uint32_t)0x80000000)
S#define ETH_RECEIVEAll_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Source_Addr_Filter ETH Source Addr Filter
S  * @{
S  */ 
S#define ETH_SOURCEADDRFILTER_NORMAL_ENABLE       ((uint32_t)0x00000200)
S#define ETH_SOURCEADDRFILTER_INVERSE_ENABLE      ((uint32_t)0x00000300)
S#define ETH_SOURCEADDRFILTER_DISABLE             ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Pass_Control_Frames ETH Pass Control Frames
S  * @{
S  */ 
S#define ETH_PASSCONTROLFRAMES_BLOCKALL                ((uint32_t)0x00000040)  /*!< MAC filters all control frames from reaching the application */
S#define ETH_PASSCONTROLFRAMES_FORWARDALL              ((uint32_t)0x00000080)  /*!< MAC forwards all control frames to application even if they fail the Address Filter */
S#define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER ((uint32_t)0x000000C0)  /*!< MAC forwards control frames that pass the Address Filter. */ 
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Broadcast_Frames_Reception ETH Broadcast Frames Reception
S  * @{
S  */ 
S#define ETH_BROADCASTFRAMESRECEPTION_ENABLE     ((uint32_t)0x00000000)
S#define ETH_BROADCASTFRAMESRECEPTION_DISABLE    ((uint32_t)0x00000020)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Destination_Addr_Filter ETH Destination Addr Filter
S  * @{
S  */ 
S#define ETH_DESTINATIONADDRFILTER_NORMAL    ((uint32_t)0x00000000)
S#define ETH_DESTINATIONADDRFILTER_INVERSE   ((uint32_t)0x00000008)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Promiscuous_Mode ETH Promiscuous Mode
S  * @{
S  */ 
S#define ETH_PROMISCUOUS_MODE_ENABLE     ((uint32_t)0x00000001)
S#define ETH_PROMISCUOUS_MODE_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Multicast_Frames_Filter ETH Multicast Frames Filter
S  * @{
S  */ 
S#define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE    ((uint32_t)0x00000404)
S#define ETH_MULTICASTFRAMESFILTER_HASHTABLE           ((uint32_t)0x00000004)
S#define ETH_MULTICASTFRAMESFILTER_PERFECT             ((uint32_t)0x00000000)
S#define ETH_MULTICASTFRAMESFILTER_NONE                ((uint32_t)0x00000010)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Unicast_Frames_Filter ETH Unicast Frames Filter
S  * @{
S  */ 
S#define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE ((uint32_t)0x00000402)
S#define ETH_UNICASTFRAMESFILTER_HASHTABLE        ((uint32_t)0x00000002)
S#define ETH_UNICASTFRAMESFILTER_PERFECT          ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Zero_Quanta_Pause ETH Zero Quanta Pause
S  * @{
S  */ 
S#define ETH_ZEROQUANTAPAUSE_ENABLE     ((uint32_t)0x00000000)
S#define ETH_ZEROQUANTAPAUSE_DISABLE    ((uint32_t)0x00000080)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Pause_Low_Threshold ETH Pause Low Threshold
S  * @{
S  */ 
S#define ETH_PAUSELOWTHRESHOLD_MINUS4        ((uint32_t)0x00000000)  /*!< Pause time minus 4 slot times */
S#define ETH_PAUSELOWTHRESHOLD_MINUS28       ((uint32_t)0x00000010)  /*!< Pause time minus 28 slot times */
S#define ETH_PAUSELOWTHRESHOLD_MINUS144      ((uint32_t)0x00000020)  /*!< Pause time minus 144 slot times */
S#define ETH_PAUSELOWTHRESHOLD_MINUS256      ((uint32_t)0x00000030)  /*!< Pause time minus 256 slot times */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Unicast_Pause_Frame_Detect ETH Unicast Pause Frame Detect
S  * @{
S  */ 
S#define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE  ((uint32_t)0x00000008)
S#define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Receive_Flow_Control ETH Receive Flow Control
S  * @{
S  */ 
S#define ETH_RECEIVEFLOWCONTROL_ENABLE       ((uint32_t)0x00000004)
S#define ETH_RECEIVEFLOWCONTROL_DISABLE      ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Transmit_Flow_Control ETH Transmit Flow Control
S  * @{
S  */ 
S#define ETH_TRANSMITFLOWCONTROL_ENABLE      ((uint32_t)0x00000002)
S#define ETH_TRANSMITFLOWCONTROL_DISABLE     ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_VLAN_Tag_Comparison ETH VLAN Tag Comparison
S  * @{
S  */ 
S#define ETH_VLANTAGCOMPARISON_12BIT    ((uint32_t)0x00010000)
S#define ETH_VLANTAGCOMPARISON_16BIT    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_addresses ETH MAC addresses
S  * @{
S  */ 
S#define ETH_MAC_ADDRESS0     ((uint32_t)0x00000000)
S#define ETH_MAC_ADDRESS1     ((uint32_t)0x00000008)
S#define ETH_MAC_ADDRESS2     ((uint32_t)0x00000010)
S#define ETH_MAC_ADDRESS3     ((uint32_t)0x00000018)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_Addresses_Filter_SA_DA ETH MAC Addresses Filter SA DA 
S  * @{
S  */ 
S#define ETH_MAC_ADDRESSFILTER_SA       ((uint32_t)0x00000000)
S#define ETH_MAC_ADDRESSFILTER_DA       ((uint32_t)0x00000008)
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_Addresses_Filter_Mask_Bytes ETH_MAC Addresses Filter Mask Bytes
S  * @{
S  */ 
S#define ETH_MAC_ADDRESSMASK_BYTE6      ((uint32_t)0x20000000)  /*!< Mask MAC Address high reg bits [15:8] */
S#define ETH_MAC_ADDRESSMASK_BYTE5      ((uint32_t)0x10000000)  /*!< Mask MAC Address high reg bits [7:0] */
S#define ETH_MAC_ADDRESSMASK_BYTE4      ((uint32_t)0x08000000)  /*!< Mask MAC Address low reg bits [31:24] */
S#define ETH_MAC_ADDRESSMASK_BYTE3      ((uint32_t)0x04000000)  /*!< Mask MAC Address low reg bits [23:16] */
S#define ETH_MAC_ADDRESSMASK_BYTE2      ((uint32_t)0x02000000)  /*!< Mask MAC Address low reg bits [15:8] */
S#define ETH_MAC_ADDRESSMASK_BYTE1      ((uint32_t)0x01000000)  /*!< Mask MAC Address low reg bits [70] */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_Debug_Flags ETH MAC Debug Flags
S  * @{
S  */ 
S#define ETH_MAC_TXFIFO_FULL          ((uint32_t)0x02000000)  /* Tx FIFO full */
S#define ETH_MAC_TXFIFONOT_EMPTY      ((uint32_t)0x01000000)  /* Tx FIFO not empty */
S#define ETH_MAC_TXFIFO_WRITE_ACTIVE  ((uint32_t)0x00400000)  /* Tx FIFO write active */
S#define ETH_MAC_TXFIFO_IDLE     ((uint32_t)0x00000000)  /* Tx FIFO read status: Idle */
S#define ETH_MAC_TXFIFO_READ     ((uint32_t)0x00100000)  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
S#define ETH_MAC_TXFIFO_WAITING  ((uint32_t)0x00200000)  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
S#define ETH_MAC_TXFIFO_WRITING  ((uint32_t)0x00300000)  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
S#define ETH_MAC_TRANSMISSION_PAUSE     ((uint32_t)0x00080000)  /* MAC transmitter in pause */
S#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            ((uint32_t)0x00000000)  /* MAC transmit frame controller: Idle */
S#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         ((uint32_t)0x00020000)  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
S#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   ((uint32_t)0x00040000)  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
S#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    ((uint32_t)0x00060000)  /* MAC transmit frame controller: Transferring input frame for transmission */
S#define ETH_MAC_MII_TRANSMIT_ACTIVE      ((uint32_t)0x00010000)  /* MAC MII transmit engine active */
S#define ETH_MAC_RXFIFO_EMPTY             ((uint32_t)0x00000000)  /* Rx FIFO fill level: empty */
S#define ETH_MAC_RXFIFO_BELOW_THRESHOLD   ((uint32_t)0x00000100)  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
S#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD   ((uint32_t)0x00000200)  /* Rx FIFO fill level: fill-level above flow-control activate threshold */
S#define ETH_MAC_RXFIFO_FULL              ((uint32_t)0x00000300)  /* Rx FIFO fill level: full */
S#define ETH_MAC_READCONTROLLER_IDLE            ((uint32_t)0x00000060)  /* Rx FIFO read controller IDLE state */
S#define ETH_MAC_READCONTROLLER_READING_DATA    ((uint32_t)0x00000060)  /* Rx FIFO read controller Reading frame data */
S#define ETH_MAC_READCONTROLLER_READING_STATUS  ((uint32_t)0x00000060)  /* Rx FIFO read controller Reading frame status (or time-stamp) */
S#define ETH_MAC_READCONTROLLER_FLUSHING        ((uint32_t)0x00000060)  /* Rx FIFO read controller Flushing the frame data and status */
S#define ETH_MAC_RXFIFO_WRITE_ACTIVE     ((uint32_t)0x00000010)  /* Rx FIFO write controller active */
S#define ETH_MAC_SMALL_FIFO_NOTACTIVE    ((uint32_t)0x00000000)  /* MAC small FIFO read / write controllers not active */
S#define ETH_MAC_SMALL_FIFO_READ_ACTIVE  ((uint32_t)0x00000002)  /* MAC small FIFO read controller active */
S#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE ((uint32_t)0x00000004)  /* MAC small FIFO write controller active */
S#define ETH_MAC_SMALL_FIFO_RW_ACTIVE    ((uint32_t)0x00000006)  /* MAC small FIFO read / write controllers active */
S#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   ((uint32_t)0x00000001)  /* MAC MII receive protocol engine active */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Drop_TCP_IP_Checksum_Error_Frame ETH Drop TCP IP Checksum Error Frame
S  * @{
S  */ 
S#define ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE   ((uint32_t)0x00000000)
S#define ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE  ((uint32_t)0x04000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Receive_Store_Forward ETH Receive Store Forward 
S  * @{
S  */ 
S#define ETH_RECEIVESTOREFORWARD_ENABLE      ((uint32_t)0x02000000)
S#define ETH_RECEIVESTOREFORWARD_DISABLE     ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Flush_Received_Frame ETH Flush Received Frame
S  * @{
S  */ 
S#define ETH_FLUSHRECEIVEDFRAME_ENABLE       ((uint32_t)0x00000000)
S#define ETH_FLUSHRECEIVEDFRAME_DISABLE      ((uint32_t)0x01000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Transmit_Store_Forward ETH Transmit Store Forward
S  * @{
S  */ 
S#define ETH_TRANSMITSTOREFORWARD_ENABLE     ((uint32_t)0x00200000)
S#define ETH_TRANSMITSTOREFORWARD_DISABLE    ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Transmit_Threshold_Control ETH Transmit Threshold Control
S  * @{
S  */ 
S#define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES     ((uint32_t)0x00000000)  /*!< threshold level of the MTL Transmit FIFO is 64 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES    ((uint32_t)0x00004000)  /*!< threshold level of the MTL Transmit FIFO is 128 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES    ((uint32_t)0x00008000)  /*!< threshold level of the MTL Transmit FIFO is 192 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES    ((uint32_t)0x0000C000)  /*!< threshold level of the MTL Transmit FIFO is 256 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES     ((uint32_t)0x00010000)  /*!< threshold level of the MTL Transmit FIFO is 40 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES     ((uint32_t)0x00014000)  /*!< threshold level of the MTL Transmit FIFO is 32 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES     ((uint32_t)0x00018000)  /*!< threshold level of the MTL Transmit FIFO is 24 Bytes */
S#define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES     ((uint32_t)0x0001C000)  /*!< threshold level of the MTL Transmit FIFO is 16 Bytes */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Forward_Error_Frames ETH Forward Error Frames
S  * @{
S  */ 
S#define ETH_FORWARDERRORFRAMES_ENABLE       ((uint32_t)0x00000080)
S#define ETH_FORWARDERRORFRAMES_DISABLE      ((uint32_t)0x00000000)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Forward_Undersized_Good_Frames ETH Forward Undersized Good Frames
S  * @{
S  */ 
S#define ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE   ((uint32_t)0x00000040)
S#define ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE  ((uint32_t)0x00000000)     
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Receive_Threshold_Control ETH Receive Threshold Control
S  * @{
S  */ 
S#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES      ((uint32_t)0x00000000)  /*!< threshold level of the MTL Receive FIFO is 64 Bytes */
S#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES      ((uint32_t)0x00000008)  /*!< threshold level of the MTL Receive FIFO is 32 Bytes */
S#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES      ((uint32_t)0x00000010)  /*!< threshold level of the MTL Receive FIFO is 96 Bytes */
S#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES     ((uint32_t)0x00000018)  /*!< threshold level of the MTL Receive FIFO is 128 Bytes */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Second_Frame_Operate ETH Second Frame Operate
S  * @{
S  */ 
S#define ETH_SECONDFRAMEOPERARTE_ENABLE       ((uint32_t)0x00000004)
S#define ETH_SECONDFRAMEOPERARTE_DISABLE      ((uint32_t)0x00000000)  
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Address_Aligned_Beats ETH Address Aligned Beats
S  * @{
S  */ 
S#define ETH_ADDRESSALIGNEDBEATS_ENABLE      ((uint32_t)0x02000000)
S#define ETH_ADDRESSALIGNEDBEATS_DISABLE     ((uint32_t)0x00000000) 
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Fixed_Burst ETH Fixed Burst
S  * @{
S  */ 
S#define ETH_FIXEDBURST_ENABLE     ((uint32_t)0x00010000)
S#define ETH_FIXEDBURST_DISABLE    ((uint32_t)0x00000000) 
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Rx_DMA_Burst_Length ETH Rx DMA_Burst Length
S  * @{
S  */ 
S#define ETH_RXDMABURSTLENGTH_1BEAT          ((uint32_t)0x00020000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 1 */
S#define ETH_RXDMABURSTLENGTH_2BEAT          ((uint32_t)0x00040000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 2 */
S#define ETH_RXDMABURSTLENGTH_4BEAT          ((uint32_t)0x00080000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 4 */
S#define ETH_RXDMABURSTLENGTH_8BEAT          ((uint32_t)0x00100000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 8 */
S#define ETH_RXDMABURSTLENGTH_16BEAT         ((uint32_t)0x00200000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 16 */
S#define ETH_RXDMABURSTLENGTH_32BEAT         ((uint32_t)0x00400000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 32 */                
S#define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT    ((uint32_t)0x01020000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 4 */
S#define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT    ((uint32_t)0x01040000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 8 */
S#define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT   ((uint32_t)0x01080000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 16 */
S#define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT   ((uint32_t)0x01100000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 32 */
S#define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT   ((uint32_t)0x01200000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 64 */
S#define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT  ((uint32_t)0x01400000)  /*!< maximum number of beats to be transferred in one RxDMA transaction is 128 */
S 
S/**
S  * @}
S  */
S
S/** @defgroup ETH_Tx_DMA_Burst_Length ETH Tx DMA Burst Length
S  * @{
S  */ 
S#define ETH_TXDMABURSTLENGTH_1BEAT          ((uint32_t)0x00000100)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
S#define ETH_TXDMABURSTLENGTH_2BEAT          ((uint32_t)0x00000200)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
S#define ETH_TXDMABURSTLENGTH_4BEAT          ((uint32_t)0x00000400)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
S#define ETH_TXDMABURSTLENGTH_8BEAT          ((uint32_t)0x00000800)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
S#define ETH_TXDMABURSTLENGTH_16BEAT         ((uint32_t)0x00001000)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
S#define ETH_TXDMABURSTLENGTH_32BEAT         ((uint32_t)0x00002000)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */                
S#define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT    ((uint32_t)0x01000100)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
S#define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT    ((uint32_t)0x01000200)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
S#define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT   ((uint32_t)0x01000400)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
S#define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT   ((uint32_t)0x01000800)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
S#define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT   ((uint32_t)0x01001000)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
S#define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT  ((uint32_t)0x01002000)  /*!< maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Arbitration ETH DMA Arbitration
S  * @{
S  */ 
S#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1   ((uint32_t)0x00000000)
S#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1   ((uint32_t)0x00004000)
S#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1   ((uint32_t)0x00008000)
S#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1   ((uint32_t)0x0000C000)
S#define ETH_DMAARBITRATION_RXPRIORTX             ((uint32_t)0x00000002)
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Tx_Descriptor_Segment ETH DMA Tx Descriptor Segment
S  * @{
S  */ 
S#define ETH_DMATXDESC_LASTSEGMENTS      ((uint32_t)0x40000000)  /*!< Last Segment */
S#define ETH_DMATXDESC_FIRSTSEGMENT      ((uint32_t)0x20000000)  /*!< First Segment */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Tx_Descriptor_Checksum_Insertion_Control ETH DMA Tx Descriptor Checksum Insertion Control
S  * @{
S  */ 
S#define ETH_DMATXDESC_CHECKSUMBYPASS             ((uint32_t)0x00000000)   /*!< Checksum engine bypass */
S#define ETH_DMATXDESC_CHECKSUMIPV4HEADER         ((uint32_t)0x00400000)   /*!< IPv4 header checksum insertion  */
S#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT  ((uint32_t)0x00800000)   /*!< TCP/UDP/ICMP checksum insertion. Pseudo header checksum is assumed to be present */
S#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL     ((uint32_t)0x00C00000)   /*!< TCP/UDP/ICMP checksum fully in hardware including pseudo header */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Rx_Descriptor_Buffers ETH DMA Rx Descriptor Buffers
S  * @{
S  */ 
S#define ETH_DMARXDESC_BUFFER1     ((uint32_t)0x00000000)  /*!< DMA Rx Desc Buffer1 */
S#define ETH_DMARXDESC_BUFFER2     ((uint32_t)0x00000001)  /*!< DMA Rx Desc Buffer2 */
S 
S/**
S  * @}
S  */
S
S/** @defgroup ETH_PMT_Flags ETH PMT Flags
S  * @{
S  */ 
S#define ETH_PMT_FLAG_WUFFRPR      ((uint32_t)0x80000000)  /*!< Wake-Up Frame Filter Register Pointer Reset */
S#define ETH_PMT_FLAG_WUFR         ((uint32_t)0x00000040)  /*!< Wake-Up Frame Received */
S#define ETH_PMT_FLAG_MPR          ((uint32_t)0x00000020)  /*!< Magic Packet Received */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MMC_Tx_Interrupts ETH MMC Tx Interrupts
S  * @{
S  */ 
S#define ETH_MMC_IT_TGF       ((uint32_t)0x00200000)  /*!< When Tx good frame counter reaches half the maximum value */
S#define ETH_MMC_IT_TGFMSC    ((uint32_t)0x00008000)  /*!< When Tx good multi col counter reaches half the maximum value */
S#define ETH_MMC_IT_TGFSC     ((uint32_t)0x00004000)  /*!< When Tx good single col counter reaches half the maximum value */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MMC_Rx_Interrupts ETH MMC Rx Interrupts
S  * @{
S  */
S#define ETH_MMC_IT_RGUF      ((uint32_t)0x10020000)  /*!< When Rx good unicast frames counter reaches half the maximum value */
S#define ETH_MMC_IT_RFAE      ((uint32_t)0x10000040)  /*!< When Rx alignment error counter reaches half the maximum value */
S#define ETH_MMC_IT_RFCE      ((uint32_t)0x10000020)  /*!< When Rx crc error counter reaches half the maximum value */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_Flags ETH MAC Flags
S  * @{
S  */ 
S#define ETH_MAC_FLAG_TST     ((uint32_t)0x00000200)  /*!< Time stamp trigger flag (on MAC) */
S#define ETH_MAC_FLAG_MMCT    ((uint32_t)0x00000040)  /*!< MMC transmit flag  */
S#define ETH_MAC_FLAG_MMCR    ((uint32_t)0x00000020)  /*!< MMC receive flag */
S#define ETH_MAC_FLAG_MMC     ((uint32_t)0x00000010)  /*!< MMC flag (on MAC) */
S#define ETH_MAC_FLAG_PMT     ((uint32_t)0x00000008)  /*!< PMT flag (on MAC) */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Flags ETH DMA Flags
S  * @{
S  */ 
S#define ETH_DMA_FLAG_TST               ((uint32_t)0x20000000)  /*!< Time-stamp trigger interrupt (on DMA) */
S#define ETH_DMA_FLAG_PMT               ((uint32_t)0x10000000)  /*!< PMT interrupt (on DMA) */
S#define ETH_DMA_FLAG_MMC               ((uint32_t)0x08000000)  /*!< MMC interrupt (on DMA) */
S#define ETH_DMA_FLAG_DATATRANSFERERROR ((uint32_t)0x00800000)  /*!< Error bits 0-Rx DMA, 1-Tx DMA */
S#define ETH_DMA_FLAG_READWRITEERROR    ((uint32_t)0x01000000)  /*!< Error bits 0-write trnsf, 1-read transfr */
S#define ETH_DMA_FLAG_ACCESSERROR       ((uint32_t)0x02000000)  /*!< Error bits 0-data buffer, 1-desc. access */
S#define ETH_DMA_FLAG_NIS               ((uint32_t)0x00010000)  /*!< Normal interrupt summary flag */
S#define ETH_DMA_FLAG_AIS               ((uint32_t)0x00008000)  /*!< Abnormal interrupt summary flag */
S#define ETH_DMA_FLAG_ER                ((uint32_t)0x00004000)  /*!< Early receive flag */
S#define ETH_DMA_FLAG_FBE               ((uint32_t)0x00002000)  /*!< Fatal bus error flag */
S#define ETH_DMA_FLAG_ET                ((uint32_t)0x00000400)  /*!< Early transmit flag */
S#define ETH_DMA_FLAG_RWT               ((uint32_t)0x00000200)  /*!< Receive watchdog timeout flag */
S#define ETH_DMA_FLAG_RPS               ((uint32_t)0x00000100)  /*!< Receive process stopped flag */
S#define ETH_DMA_FLAG_RBU               ((uint32_t)0x00000080)  /*!< Receive buffer unavailable flag */
S#define ETH_DMA_FLAG_R                 ((uint32_t)0x00000040)  /*!< Receive flag */
S#define ETH_DMA_FLAG_TU                ((uint32_t)0x00000020)  /*!< Underflow flag */
S#define ETH_DMA_FLAG_RO                ((uint32_t)0x00000010)  /*!< Overflow flag */
S#define ETH_DMA_FLAG_TJT               ((uint32_t)0x00000008)  /*!< Transmit jabber timeout flag */
S#define ETH_DMA_FLAG_TBU               ((uint32_t)0x00000004)  /*!< Transmit buffer unavailable flag */
S#define ETH_DMA_FLAG_TPS               ((uint32_t)0x00000002)  /*!< Transmit process stopped flag */
S#define ETH_DMA_FLAG_T                 ((uint32_t)0x00000001)  /*!< Transmit flag */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_MAC_Interrupts ETH MAC Interrupts
S  * @{
S  */ 
S#define ETH_MAC_IT_TST       ((uint32_t)0x00000200)  /*!< Time stamp trigger interrupt (on MAC) */
S#define ETH_MAC_IT_MMCT      ((uint32_t)0x00000040)  /*!< MMC transmit interrupt */
S#define ETH_MAC_IT_MMCR      ((uint32_t)0x00000020)  /*!< MMC receive interrupt */
S#define ETH_MAC_IT_MMC       ((uint32_t)0x00000010)  /*!< MMC interrupt (on MAC) */
S#define ETH_MAC_IT_PMT       ((uint32_t)0x00000008)  /*!< PMT interrupt (on MAC) */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_Interrupts ETH DMA Interrupts
S  * @{
S  */ 
S#define ETH_DMA_IT_TST       ((uint32_t)0x20000000)  /*!< Time-stamp trigger interrupt (on DMA) */
S#define ETH_DMA_IT_PMT       ((uint32_t)0x10000000)  /*!< PMT interrupt (on DMA) */
S#define ETH_DMA_IT_MMC       ((uint32_t)0x08000000)  /*!< MMC interrupt (on DMA) */
S#define ETH_DMA_IT_NIS       ((uint32_t)0x00010000)  /*!< Normal interrupt summary */
S#define ETH_DMA_IT_AIS       ((uint32_t)0x00008000)  /*!< Abnormal interrupt summary */
S#define ETH_DMA_IT_ER        ((uint32_t)0x00004000)  /*!< Early receive interrupt */
S#define ETH_DMA_IT_FBE       ((uint32_t)0x00002000)  /*!< Fatal bus error interrupt */
S#define ETH_DMA_IT_ET        ((uint32_t)0x00000400)  /*!< Early transmit interrupt */
S#define ETH_DMA_IT_RWT       ((uint32_t)0x00000200)  /*!< Receive watchdog timeout interrupt */
S#define ETH_DMA_IT_RPS       ((uint32_t)0x00000100)  /*!< Receive process stopped interrupt */
S#define ETH_DMA_IT_RBU       ((uint32_t)0x00000080)  /*!< Receive buffer unavailable interrupt */
S#define ETH_DMA_IT_R         ((uint32_t)0x00000040)  /*!< Receive interrupt */
S#define ETH_DMA_IT_TU        ((uint32_t)0x00000020)  /*!< Underflow interrupt */
S#define ETH_DMA_IT_RO        ((uint32_t)0x00000010)  /*!< Overflow interrupt */
S#define ETH_DMA_IT_TJT       ((uint32_t)0x00000008)  /*!< Transmit jabber timeout interrupt */
S#define ETH_DMA_IT_TBU       ((uint32_t)0x00000004)  /*!< Transmit buffer unavailable interrupt */
S#define ETH_DMA_IT_TPS       ((uint32_t)0x00000002)  /*!< Transmit process stopped interrupt */
S#define ETH_DMA_IT_T         ((uint32_t)0x00000001)  /*!< Transmit interrupt */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_transmit_process_state ETH DMA transmit process state 
S  * @{
S  */ 
S#define ETH_DMA_TRANSMITPROCESS_STOPPED     ((uint32_t)0x00000000)  /*!< Stopped - Reset or Stop Tx Command issued */
S#define ETH_DMA_TRANSMITPROCESS_FETCHING    ((uint32_t)0x00100000)  /*!< Running - fetching the Tx descriptor */
S#define ETH_DMA_TRANSMITPROCESS_WAITING     ((uint32_t)0x00200000)  /*!< Running - waiting for status */
S#define ETH_DMA_TRANSMITPROCESS_READING     ((uint32_t)0x00300000)  /*!< Running - reading the data from host memory */
S#define ETH_DMA_TRANSMITPROCESS_SUSPENDED   ((uint32_t)0x00600000)  /*!< Suspended - Tx Descriptor unavailable */
S#define ETH_DMA_TRANSMITPROCESS_CLOSING     ((uint32_t)0x00700000)  /*!< Running - closing Rx descriptor */
S
S/**
S  * @}
S  */ 
S
S
S/** @defgroup ETH_DMA_receive_process_state ETH DMA receive process state 
S  * @{
S  */ 
S#define ETH_DMA_RECEIVEPROCESS_STOPPED      ((uint32_t)0x00000000)  /*!< Stopped - Reset or Stop Rx Command issued */
S#define ETH_DMA_RECEIVEPROCESS_FETCHING     ((uint32_t)0x00020000)  /*!< Running - fetching the Rx descriptor */
S#define ETH_DMA_RECEIVEPROCESS_WAITING      ((uint32_t)0x00060000)  /*!< Running - waiting for packet */
S#define ETH_DMA_RECEIVEPROCESS_SUSPENDED    ((uint32_t)0x00080000)  /*!< Suspended - Rx Descriptor unavailable */
S#define ETH_DMA_RECEIVEPROCESS_CLOSING      ((uint32_t)0x000A0000)  /*!< Running - closing descriptor */
S#define ETH_DMA_RECEIVEPROCESS_QUEUING      ((uint32_t)0x000E0000)  /*!< Running - queuing the receive frame into host memory */
S
S/**
S  * @}
S  */
S
S/** @defgroup ETH_DMA_overflow ETH DMA overflow
S  * @{
S  */ 
S#define ETH_DMA_OVERFLOW_RXFIFOCOUNTER      ((uint32_t)0x10000000)  /*!< Overflow bit for FIFO overflow counter */
S#define ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER ((uint32_t)0x00010000)  /*!< Overflow bit for missed frame counter */
S
S/**
S  * @}
S  */ 
S
S  /** @defgroup ETH_EXTI_LINE_WAKEUP ETH EXTI LINE WAKEUP
S  * @{
S  */ 
S#define ETH_EXTI_LINE_WAKEUP              ((uint32_t)0x00080000)  /*!< External interrupt line 19 Connected to the ETH EXTI Line */
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup ETH_Exported_Macros ETH Exported Macros
S *  @brief macros to handle interrupts and specific clock configurations
S * @{
S */
S 
S/** @brief Reset ETH handle state
S  * @param  __HANDLE__: specifies the ETH handle.
S  * @retval None
S  */
S#define __HAL_ETH_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_ETH_STATE_RESET)
S
S/** 
S  * @brief  Checks whether the specified ETHERNET DMA Tx Desc flag is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @param  __FLAG__: specifies the flag of TDES0 to check .
S  * @retval the ETH_DMATxDescFlag (SET or RESET).
S  */
S#define __HAL_ETH_DMATXDESC_GET_FLAG(__HANDLE__, __FLAG__)             ((__HANDLE__)->TxDesc->Status & (__FLAG__) == (__FLAG__))
S
S/**
S  * @brief  Checks whether the specified ETHERNET DMA Rx Desc flag is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @param  __FLAG__: specifies the flag of RDES0 to check.
S  * @retval the ETH_DMATxDescFlag (SET or RESET).
S  */
S#define __HAL_ETH_DMARXDESC_GET_FLAG(__HANDLE__, __FLAG__)             ((__HANDLE__)->RxDesc->Status & (__FLAG__) == (__FLAG__))
S
S/**
S  * @brief  Enables the specified DMA Rx Desc receive interrupt.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_DMARXDESC_ENABLE_IT(__HANDLE__)                          ((__HANDLE__)->RxDesc->ControlBufferSize &=(~(uint32_t)ETH_DMARXDESC_DIC))
S
S/**
S  * @brief  Disables the specified DMA Rx Desc receive interrupt.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_DMARXDESC_DISABLE_IT(__HANDLE__)                         ((__HANDLE__)->RxDesc->ControlBufferSize |= ETH_DMARXDESC_DIC)
S
S/**
S  * @brief  Set the specified DMA Rx Desc Own bit.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_DMARXDESC_SET_OWN_BIT(__HANDLE__)                           ((__HANDLE__)->RxDesc->Status |= ETH_DMARXDESC_OWN)
S
S/**
S  * @brief  Returns the specified ETHERNET DMA Tx Desc collision count.
S  * @param  __HANDLE__: ETH Handle                     
S  * @retval The Transmit descriptor collision counter value.
S  */
S#define __HAL_ETH_DMATXDESC_GET_COLLISION_COUNT(__HANDLE__)                   (((__HANDLE__)->TxDesc->Status & ETH_DMATXDESC_CC) >> ETH_DMATXDESC_COLLISION_COUNTSHIFT)
S
S/**
S  * @brief  Set the specified DMA Tx Desc Own bit.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_SET_OWN_BIT(__HANDLE__)                       ((__HANDLE__)->TxDesc->Status |= ETH_DMATXDESC_OWN)
S
S/**
S  * @brief  Enables the specified DMA Tx Desc Transmit interrupt.
S  * @param  __HANDLE__: ETH Handle                   
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_ENABLE_IT(__HANDLE__)                          ((__HANDLE__)->TxDesc->Status |= ETH_DMATXDESC_IC)
S
S/**
S  * @brief  Disables the specified DMA Tx Desc Transmit interrupt.
S  * @param  __HANDLE__: ETH Handle             
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_DISABLE_IT(__HANDLE__)                          ((__HANDLE__)->TxDesc->Status &= ~ETH_DMATXDESC_IC)
S
S/**
S  * @brief  Selects the specified ETHERNET DMA Tx Desc Checksum Insertion.
S  * @param  __HANDLE__: ETH Handle  
S  * @param  __CHECKSUM__: specifies is the DMA Tx desc checksum insertion.
S  *   This parameter can be one of the following values:
S  *     @arg ETH_DMATXDESC_CHECKSUMBYPASS : Checksum bypass
S  *     @arg ETH_DMATXDESC_CHECKSUMIPV4HEADER : IPv4 header checksum
S  *     @arg ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT : TCP/UDP/ICMP checksum. Pseudo header checksum is assumed to be present
S  *     @arg ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL : TCP/UDP/ICMP checksum fully in hardware including pseudo header                                                                
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_CHECKSUM_INSERTION(__HANDLE__, __CHECKSUM__)     ((__HANDLE__)->TxDesc->Status |= (__CHECKSUM__))
S
S/**
S  * @brief  Enables the DMA Tx Desc CRC.
S  * @param  __HANDLE__: ETH Handle 
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_CRC_ENABLE(__HANDLE__)                          ((__HANDLE__)->TxDesc->Status &= ~ETH_DMATXDESC_DC)
S
S/**
S  * @brief  Disables the DMA Tx Desc CRC.
S  * @param  __HANDLE__: ETH Handle 
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_CRC_DISABLE(__HANDLE__)                         ((__HANDLE__)->TxDesc->Status |= ETH_DMATXDESC_DC)
S
S/**
S  * @brief  Enables the DMA Tx Desc padding for frame shorter than 64 bytes.
S  * @param  __HANDLE__: ETH Handle 
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE(__HANDLE__)            ((__HANDLE__)->TxDesc->Status &= ~ETH_DMATXDESC_DP)
S
S/**
S  * @brief  Disables the DMA Tx Desc padding for frame shorter than 64 bytes.
S  * @param  __HANDLE__: ETH Handle 
S  * @retval None
S  */
S#define __HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE(__HANDLE__)           ((__HANDLE__)->TxDesc->Status |= ETH_DMATXDESC_DP)
S
S/** 
S * @brief  Enables the specified ETHERNET MAC interrupts.
S  * @param  __HANDLE__   : ETH Handle
S  * @param  __INTERRUPT__: specifies the ETHERNET MAC interrupt sources to be
S  *   enabled or disabled.
S  *   This parameter can be any combination of the following values:
S  *     @arg ETH_MAC_IT_TST : Time stamp trigger interrupt 
S  *     @arg ETH_MAC_IT_PMT : PMT interrupt 
S  * @retval None
S  */
S#define __HAL_ETH_MAC_ENABLE_IT(__HANDLE__, __INTERRUPT__)                 ((__HANDLE__)->Instance->MACIMR |= (__INTERRUPT__))
S
S/**
S  * @brief  Disables the specified ETHERNET MAC interrupts.
S  * @param  __HANDLE__   : ETH Handle
S  * @param  __INTERRUPT__: specifies the ETHERNET MAC interrupt sources to be
S  *   enabled or disabled.
S  *   This parameter can be any combination of the following values:
S  *     @arg ETH_MAC_IT_TST : Time stamp trigger interrupt 
S  *     @arg ETH_MAC_IT_PMT : PMT interrupt
S  * @retval None
S  */
S#define __HAL_ETH_MAC_DISABLE_IT(__HANDLE__, __INTERRUPT__)                ((__HANDLE__)->Instance->MACIMR &= ~(__INTERRUPT__))
S
S/**
S  * @brief  Initiate a Pause Control Frame (Full-duplex only).
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME(__HANDLE__)              ((__HANDLE__)->Instance->MACFCR |= ETH_MACFCR_FCBBPA)
S
S/**
S  * @brief  Checks whether the ETHERNET flow control busy bit is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @retval The new state of flow control busy status bit (SET or RESET).
S  */
S#define __HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS(__HANDLE__)               (((__HANDLE__)->Instance->MACFCR & ETH_MACFCR_FCBBPA) == ETH_MACFCR_FCBBPA)
S
S/**
S  * @brief  Enables the MAC Back Pressure operation activation (Half-duplex only).
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE(__HANDLE__)          ((__HANDLE__)->Instance->MACFCR |= ETH_MACFCR_FCBBPA)
S
S/**
S  * @brief  Disables the MAC BackPressure operation activation (Half-duplex only).
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE(__HANDLE__)         ((__HANDLE__)->Instance->MACFCR &= ~ETH_MACFCR_FCBBPA)
S
S/**
S  * @brief  Checks whether the specified ETHERNET MAC flag is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @param  __FLAG__: specifies the flag to check.
S  *   This parameter can be one of the following values:
S  *     @arg ETH_MAC_FLAG_TST  : Time stamp trigger flag   
S  *     @arg ETH_MAC_FLAG_MMCT : MMC transmit flag  
S  *     @arg ETH_MAC_FLAG_MMCR : MMC receive flag   
S  *     @arg ETH_MAC_FLAG_MMC  : MMC flag  
S  *     @arg ETH_MAC_FLAG_PMT  : PMT flag  
S  * @retval The state of ETHERNET MAC flag.
S  */
S#define __HAL_ETH_MAC_GET_FLAG(__HANDLE__, __FLAG__)                   (((__HANDLE__)->Instance->MACSR &( __FLAG__)) == ( __FLAG__))
S
S/** 
S  * @brief  Enables the specified ETHERNET DMA interrupts.
S  * @param  __HANDLE__   : ETH Handle
S  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be
S  *   enabled @ref ETH_DMA_Interrupts
S  * @retval None
S  */
S#define __HAL_ETH_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)                 ((__HANDLE__)->Instance->DMAIER |= (__INTERRUPT__))
S
S/**
S  * @brief  Disables the specified ETHERNET DMA interrupts.
S  * @param  __HANDLE__   : ETH Handle
S  * @param  __INTERRUPT__: specifies the ETHERNET DMA interrupt sources to be
S  *   disabled. @ref ETH_DMA_Interrupts
S  * @retval None
S  */
S#define __HAL_ETH_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)                ((__HANDLE__)->Instance->DMAIER &= ~(__INTERRUPT__))
S
S/**
S  * @brief  Clears the ETHERNET DMA IT pending bit.
S  * @param  __HANDLE__   : ETH Handle
S  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear. @ref ETH_DMA_Interrupts
S  * @retval None
S  */
S#define __HAL_ETH_DMA_CLEAR_IT(__HANDLE__, __INTERRUPT__)      ((__HANDLE__)->Instance->DMASR =(__INTERRUPT__))
S
S/**
S  * @brief  Checks whether the specified ETHERNET DMA flag is set or not.
S* @param  __HANDLE__: ETH Handle
S  * @param  __FLAG__: specifies the flag to check. @ref ETH_DMA_Flags
S  * @retval The new state of ETH_DMA_FLAG (SET or RESET).
S  */
S#define __HAL_ETH_DMA_GET_FLAG(__HANDLE__, __FLAG__)                   (((__HANDLE__)->Instance->DMASR &( __FLAG__)) == ( __FLAG__))
S
S/**
S  * @brief  Checks whether the specified ETHERNET DMA flag is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @param  __FLAG__: specifies the flag to clear. @ref ETH_DMA_Flags
S  * @retval The new state of ETH_DMA_FLAG (SET or RESET).
S  */
S#define __HAL_ETH_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__)                 ((__HANDLE__)->Instance->DMASR = (__FLAG__))
S
S/**
S  * @brief  Checks whether the specified ETHERNET DMA overflow flag is set or not.
S  * @param  __HANDLE__: ETH Handle
S  * @param  __OVERFLOW__: specifies the DMA overflow flag to check.
S  *   This parameter can be one of the following values:
S  *     @arg ETH_DMA_OVERFLOW_RXFIFOCOUNTER : Overflow for FIFO Overflows Counter
S  *     @arg ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER : Overflow for Buffer Unavailable Missed Frame Counter
S  * @retval The state of ETHERNET DMA overflow Flag (SET or RESET).
S  */
S#define __HAL_ETH_GET_DMA_OVERFLOW_STATUS(__HANDLE__, __OVERFLOW__)       (((__HANDLE__)->Instance->DMAMFBOCR & (__OVERFLOW__)) == (__OVERFLOW__))
S
S/**
S  * @brief  Set the DMA Receive status watchdog timer register value
S  * @param  __HANDLE__: ETH Handle
S  * @param  __VALUE__: DMA Receive status watchdog timer register value   
S  * @retval None
S  */
S#define __HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER(__HANDLE__, __VALUE__)       ((__HANDLE__)->Instance->DMARSWTR = (__VALUE__))
S
S/** 
S  * @brief  Enables any unicast packet filtered by the MAC address
S  *   recognition to be a wake-up frame.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->MACPMTCSR |= ETH_MACPMTCSR_GU)
S
S/**
S  * @brief  Disables any unicast packet filtered by the MAC address
S  *   recognition to be a wake-up frame.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->MACPMTCSR &= ~ETH_MACPMTCSR_GU)
S
S/**
S  * @brief  Enables the MAC Wake-Up Frame Detection.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE(__HANDLE__)              ((__HANDLE__)->Instance->MACPMTCSR |= ETH_MACPMTCSR_WFE)
S
S/**
S  * @brief  Disables the MAC Wake-Up Frame Detection.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE(__HANDLE__)             ((__HANDLE__)->Instance->MACPMTCSR &= ~ETH_MACPMTCSR_WFE)
S
S/**
S  * @brief  Enables the MAC Magic Packet Detection.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE(__HANDLE__)              ((__HANDLE__)->Instance->MACPMTCSR |= ETH_MACPMTCSR_MPE)
S
S/**
S  * @brief  Disables the MAC Magic Packet Detection.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE(__HANDLE__)             ((__HANDLE__)->Instance->MACPMTCSR &= ~ETH_MACPMTCSR_WFE)
S
S/**
S  * @brief  Enables the MAC Power Down.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_POWER_DOWN_ENABLE(__HANDLE__)                         ((__HANDLE__)->Instance->MACPMTCSR |= ETH_MACPMTCSR_PD)
S
S/**
S  * @brief  Disables the MAC Power Down.
S  * @param  __HANDLE__: ETH Handle
S  * @retval None
S  */
S#define __HAL_ETH_POWER_DOWN_DISABLE(__HANDLE__)                        ((__HANDLE__)->Instance->MACPMTCSR &= ~ETH_MACPMTCSR_PD)
S
S/**
S  * @brief  Checks whether the specified ETHERNET PMT flag is set or not.
S  * @param  __HANDLE__: ETH Handle.
S  * @param  __FLAG__: specifies the flag to check.
S  *   This parameter can be one of the following values:
S  *     @arg ETH_PMT_FLAG_WUFFRPR : Wake-Up Frame Filter Register Pointer Reset 
S  *     @arg ETH_PMT_FLAG_WUFR    : Wake-Up Frame Received 
S  *     @arg ETH_PMT_FLAG_MPR     : Magic Packet Received
S  * @retval The new state of ETHERNET PMT Flag (SET or RESET).
S  */
S#define __HAL_ETH_GET_PMT_FLAG_STATUS(__HANDLE__, __FLAG__)               (((__HANDLE__)->Instance->MACPMTCSR &( __FLAG__)) == ( __FLAG__))
S
S/** 
S  * @brief  Preset and Initialize the MMC counters to almost-full value: 0xFFFF_FFF0 (full - 16)
S  * @param   __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MMC_COUNTER_FULL_PRESET(__HANDLE__)                     ((__HANDLE__)->Instance->MMCCR |= (ETH_MMCCR_MCFHP | ETH_MMCCR_MCP))
S
S/**
S  * @brief  Preset and Initialize the MMC counters to almost-half value: 0x7FFF_FFF0 (half - 16)
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MMC_COUNTER_HALF_PRESET(__HANDLE__)                     do{(__HANDLE__)->Instance->MMCCR &= ~ETH_MMCCR_MCFHP;\
S                                                                          (__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_MCP;} while (0)
X#define __HAL_ETH_MMC_COUNTER_HALF_PRESET(__HANDLE__)                     do{(__HANDLE__)->Instance->MMCCR &= ~ETH_MMCCR_MCFHP;                                                                          (__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_MCP;} while (0)
S
S/**
S  * @brief  Enables the MMC Counter Freeze.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MMC_COUNTER_FREEZE_ENABLE(__HANDLE__)                  ((__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_MCF)
S
S/**
S  * @brief  Disables the MMC Counter Freeze.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MMC_COUNTER_FREEZE_DISABLE(__HANDLE__)                 ((__HANDLE__)->Instance->MMCCR &= ~ETH_MMCCR_MCF)
S
S/**
S  * @brief  Enables the MMC Reset On Read.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE(__HANDLE__)                ((__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_ROR)
S
S/**
S  * @brief  Disables the MMC Reset On Read.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE(__HANDLE__)               ((__HANDLE__)->Instance->MMCCR &= ~ETH_MMCCR_ROR)
S
S/**
S  * @brief  Enables the MMC Counter Stop Rollover.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE(__HANDLE__)            ((__HANDLE__)->Instance->MMCCR &= ~ETH_MMCCR_CSR)
S
S/**
S  * @brief  Disables the MMC Counter Stop Rollover.
S  * @param  __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE(__HANDLE__)           ((__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_CSR)
S
S/**
S  * @brief  Resets the MMC Counters.
S  * @param   __HANDLE__: ETH Handle.
S  * @retval None
S  */
S#define __HAL_ETH_MMC_COUNTERS_RESET(__HANDLE__)                         ((__HANDLE__)->Instance->MMCCR |= ETH_MMCCR_CR)
S
S/**
S  * @brief  Enables the specified ETHERNET MMC Rx interrupts.
S  * @param   __HANDLE__: ETH Handle.
S  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.
S  *   This parameter can be one of the following values:  
S  *     @arg ETH_MMC_IT_RGUF  : When Rx good unicast frames counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_RFAE  : When Rx alignment error counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_RFCE  : When Rx crc error counter reaches half the maximum value
S  * @retval None
S  */
S#define __HAL_ETH_MMC_RX_IT_ENABLE(__HANDLE__, __INTERRUPT__)               (__HANDLE__)->Instance->MMCRIMR &= ~((__INTERRUPT__) & 0xEFFFFFFF)
S/**
S  * @brief  Disables the specified ETHERNET MMC Rx interrupts.
S  * @param   __HANDLE__: ETH Handle.
S  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.
S  *   This parameter can be one of the following values: 
S  *     @arg ETH_MMC_IT_RGUF  : When Rx good unicast frames counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_RFAE  : When Rx alignment error counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_RFCE  : When Rx crc error counter reaches half the maximum value
S  * @retval None
S  */
S#define __HAL_ETH_MMC_RX_IT_DISABLE(__HANDLE__, __INTERRUPT__)              (__HANDLE__)->Instance->MMCRIMR |= ((__INTERRUPT__) & 0xEFFFFFFF)
S/**
S  * @brief  Enables the specified ETHERNET MMC Tx interrupts.
S  * @param   __HANDLE__: ETH Handle.
S  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.
S  *   This parameter can be one of the following values:  
S  *     @arg ETH_MMC_IT_TGF   : When Tx good frame counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value 
S  * @retval None
S  */
S#define __HAL_ETH_MMC_TX_IT_ENABLE(__HANDLE__, __INTERRUPT__)            ((__HANDLE__)->Instance->MMCRIMR &= ~ (__INTERRUPT__))
S
S/**
S  * @brief  Disables the specified ETHERNET MMC Tx interrupts.
S  * @param   __HANDLE__: ETH Handle.
S  * @param  __INTERRUPT__: specifies the ETHERNET MMC interrupt sources to be enabled or disabled.
S  *   This parameter can be one of the following values:  
S  *     @arg ETH_MMC_IT_TGF   : When Tx good frame counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_TGFMSC: When Tx good multi col counter reaches half the maximum value 
S  *     @arg ETH_MMC_IT_TGFSC : When Tx good single col counter reaches half the maximum value 
S  * @retval None
S  */
S#define __HAL_ETH_MMC_TX_IT_DISABLE(__HANDLE__, __INTERRUPT__)           ((__HANDLE__)->Instance->MMCRIMR |= (__INTERRUPT__))
S
S/**
S  * @brief  Enables the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_ENABLE_IT()    EXTI->IMR |= (ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief  Disables the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_DISABLE_IT()   EXTI->IMR &= ~(ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief Enable event on ETH External event line.
S  * @retval None.
S  */
S#define __HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT()  EXTI->EMR |= (ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief Disable event on ETH External event line
S  * @retval None.
S  */
S#define __HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT() EXTI->EMR &= ~(ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief  Get flag of the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_GET_FLAG()     EXTI->PR & (ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief  Clear flag of the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG()   EXTI->PR = (ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief  Enables rising edge trigger to the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER()  EXTI->RTSR |= ETH_EXTI_LINE_WAKEUP
S                                                            
S/**
S  * @brief  Disables the rising edge trigger to the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER()  EXTI->RTSR &= ~(ETH_EXTI_LINE_WAKEUP)                                                          
S
S/**
S  * @brief  Enables falling edge trigger to the ETH External interrupt line.
S  * @retval None
S  */                                                      
S#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER()  EXTI->FTSR |= (ETH_EXTI_LINE_WAKEUP)
S
S/**
S  * @brief  Disables falling edge trigger to the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER()  EXTI->FTSR &= ~(ETH_EXTI_LINE_WAKEUP)
S                                                  
S
S/**
S  * @brief  Enables rising/falling edge trigger to the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER()   \
S                        do{                                    \
S                            EXTI->RTSR |= ETH_EXTI_LINE_WAKEUP;\
S                            EXTI->FTSR |= ETH_EXTI_LINE_WAKEUP;\
S                          } while(0)
X#define __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER()                           do{                                                                EXTI->RTSR |= ETH_EXTI_LINE_WAKEUP;                            EXTI->FTSR |= ETH_EXTI_LINE_WAKEUP;                          } while(0)
S
S/**
S  * @brief  Disables rising/falling edge trigger to the ETH External interrupt line.
S  * @retval None
S  */
S#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER()     \
S                        do{                                       \
S                            EXTI->RTSR &= ~(ETH_EXTI_LINE_WAKEUP);\
S                            EXTI->FTSR &= ~(ETH_EXTI_LINE_WAKEUP);\
S                          } while(0)
X#define __HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER()                             do{                                                                   EXTI->RTSR &= ~(ETH_EXTI_LINE_WAKEUP);                            EXTI->FTSR &= ~(ETH_EXTI_LINE_WAKEUP);                          } while(0)
S
S/**
S  * @brief Generate a Software interrupt on selected EXTI line.
S  * @retval None.
S  */
S#define __HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT()                  EXTI->SWIER|= ETH_EXTI_LINE_WAKEUP
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S
S/** @addtogroup ETH_Exported_Functions
S  * @{
S  */
S
S/* Initialization and de-initialization functions  ****************************/
S
S/** @addtogroup ETH_Exported_Functions_Group1
S  * @{
S  */
S
SHAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth);
SHAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth);
Svoid HAL_ETH_MspInit(ETH_HandleTypeDef *heth);
Svoid HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth);
SHAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t* TxBuff, uint32_t TxBuffCount);
SHAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount);
S
S/**
S  * @}
S  */
S
S/* IO operation functions  ****************************************************/
S
S/** @addtogroup ETH_Exported_Functions_Group2
S  * @{
S  */
SHAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength);
SHAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth);
S/* Communication with PHY functions*/
SHAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue);
SHAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue);
S /* Non-Blocking mode: Interrupt */
SHAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth);
Svoid HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth);
S /* Callback in non blocking modes (Interrupt) */
Svoid HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth);
Svoid HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth);
Svoid HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth);
S
S/**
S  * @}
S  */
S
S/* Peripheral Control functions  **********************************************/
S
S/** @addtogroup ETH_Exported_Functions_Group3
S  * @{
S  */
SHAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth);
SHAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth);
SHAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf);
SHAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf);
S/**
S  * @}
S  */ 
S  
S/* Peripheral State functions  ************************************************/
S
S/** @addtogroup ETH_Exported_Functions_Group4
S  * @{
S  */
SHAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth);
S
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */ 
S  
S/**
S  * @}
S  */
S
N#endif /* STM32F107xC */
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_ETH_H */
N
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 233 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_ETH_MODULE_ENABLED */  
N   
N#ifdef HAL_CAN_MODULE_ENABLED
N #include "stm32f1xx_hal_can.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_can.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_can.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of CAN HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __stm32f1xx_CAN_H
N#define __stm32f1xx_CAN_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N      
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || \
N    defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L ||     0L || 0L || 0L
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_hal_def.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup CAN
S  * @{
S  */
S
S/* Exported types ------------------------------------------------------------*/
S/** @defgroup CAN_Exported_Types CAN Exported Types
S  * @{
S  */  
S/** 
S  * @brief  HAL State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_CAN_STATE_RESET             = 0x00,  /*!< CAN not yet initialized or disabled */
S  HAL_CAN_STATE_READY             = 0x01,  /*!< CAN initialized and ready for use   */  
S  HAL_CAN_STATE_BUSY              = 0x02,  /*!< CAN process is ongoing              */     
S  HAL_CAN_STATE_BUSY_TX           = 0x12,  /*!< CAN process is ongoing              */   
S  HAL_CAN_STATE_BUSY_RX           = 0x22,  /*!< CAN process is ongoing              */ 
S  HAL_CAN_STATE_BUSY_TX_RX        = 0x32,  /*!< CAN process is ongoing              */
S  HAL_CAN_STATE_TIMEOUT           = 0x03,  /*!< CAN in Timeout state                */
S  HAL_CAN_STATE_ERROR             = 0x04   /*!< CAN error state                     */  
S
S}HAL_CAN_StateTypeDef;
S
S
S/** 
S  * @brief  CAN init structure definition
S  */
Stypedef struct
S{
S  uint32_t Prescaler;  /*!< Specifies the length of a time quantum. 
S                            This parameter must be a number between Min_Data = 1 and Max_Data = 1024. */
S  
S  uint32_t Mode;       /*!< Specifies the CAN operating mode.
S                            This parameter can be a value of @ref CAN_operating_mode */
S
S  uint32_t SJW;        /*!< Specifies the maximum number of time quanta 
S                            the CAN hardware is allowed to lengthen or 
S                            shorten a bit to perform resynchronization.
S                            This parameter can be a value of @ref CAN_synchronisation_jump_width */
S
S  uint32_t BS1;        /*!< Specifies the number of time quanta in Bit Segment 1.
S                            This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */
S
S  uint32_t BS2;        /*!< Specifies the number of time quanta in Bit Segment 2.
S                            This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
S  
S  uint32_t TTCM;       /*!< Enable or disable the time triggered communication mode.
S                            This parameter can be set to ENABLE or DISABLE. */
S  
S  uint32_t ABOM;       /*!< Enable or disable the automatic bus-off management.
S                            This parameter can be set to ENABLE or DISABLE. */
S
S  uint32_t AWUM;       /*!< Enable or disable the automatic wake-up mode. 
S                            This parameter can be set to ENABLE or DISABLE. */
S
S  uint32_t NART;       /*!< Enable or disable the non-automatic retransmission mode.
S                            This parameter can be set to ENABLE or DISABLE. */
S
S  uint32_t RFLM;       /*!< Enable or disable the Receive FIFO Locked mode.
S                            This parameter can be set to ENABLE or DISABLE. */
S
S  uint32_t TXFP;       /*!< Enable or disable the transmit FIFO priority.
S                            This parameter can be set to ENABLE or DISABLE. */
S}CAN_InitTypeDef;
S
S/** 
S  * @brief  CAN Tx message structure definition  
S  */
Stypedef struct
S{
S  uint32_t StdId;    /*!< Specifies the standard identifier.
S                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF. */ 
S                        
S  uint32_t ExtId;    /*!< Specifies the extended identifier.
S                          This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF. */ 
S                        
S  uint32_t IDE;      /*!< Specifies the type of identifier for the message that will be transmitted.
S                          This parameter can be a value of @ref CAN_identifier_type */
S
S  uint32_t RTR;      /*!< Specifies the type of frame for the message that will be transmitted.
S                          This parameter can be a value of @ref CAN_remote_transmission_request */
S
S  uint32_t DLC;      /*!< Specifies the length of the frame that will be transmitted.
S                          This parameter must be a number between Min_Data = 0 and Max_Data = 8. */
S
S  uint8_t Data[8];   /*!< Contains the data to be transmitted. 
S                          This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF. */
S   
S}CanTxMsgTypeDef;
S
S/** 
S  * @brief  CAN Rx message structure definition  
S  */
Stypedef struct
S{
S  uint32_t StdId;       /*!< Specifies the standard identifier.
S                             This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF. */ 
S
S  uint32_t ExtId;       /*!< Specifies the extended identifier.
S                             This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF. */ 
S
S  uint32_t IDE;         /*!< Specifies the type of identifier for the message that will be received.
S                             This parameter can be a value of @ref CAN_identifier_type */
S
S  uint32_t RTR;         /*!< Specifies the type of frame for the received message.
S                             This parameter can be a value of @ref CAN_remote_transmission_request */
S
S  uint32_t DLC;         /*!< Specifies the length of the frame that will be received.
S                             This parameter must be a number between Min_Data = 0 and Max_Data = 8. */
S
S  uint8_t Data[8];      /*!< Contains the data to be received. 
S                             This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF. */
S
S  uint32_t FMI;         /*!< Specifies the index of the filter the message stored in the mailbox passes through.
S                             This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF. */
S
S  uint32_t FIFONumber;  /*!< Specifies the receive FIFO number. 
S                             This parameter can be a value of @ref CAN_receive_FIFO_number_constants */
S
S}CanRxMsgTypeDef;
S
S/** 
S  * @brief  CAN handle Structure definition  
S  */ 
Stypedef struct
S{
S  CAN_TypeDef                 *Instance;  /*!< Register base address          */
S  
S  CAN_InitTypeDef             Init;       /*!< CAN required parameters        */
S  
S  CanTxMsgTypeDef*            pTxMsg;     /*!< Pointer to transmit structure  */
S
S  CanRxMsgTypeDef*            pRxMsg;     /*!< Pointer to reception structure */
S  
S  HAL_LockTypeDef             Lock;       /*!< CAN locking object             */
S  
S  __IO HAL_CAN_StateTypeDef   State;      /*!< CAN communication state        */
S  
S  __IO uint32_t               ErrorCode;  /*!< CAN Error code                 */
S  
S}CAN_HandleTypeDef;
S/**
S  * @}
S  */
S/* Exported constants --------------------------------------------------------*/
S
S/** @defgroup CAN_Exported_Constants CAN Exported Constants
S  * @{
S  */
S
S/** @defgroup CAN_Error_Code CAN Error Code
S  * @{
S  */
S
S
S#define HAL_CAN_ERROR_NONE              ((uint32_t)0x00)   /*!< No error             */
S#define HAL_CAN_ERROR_EWG               ((uint32_t)0x01)   /*!< EWG error            */   
S#define HAL_CAN_ERROR_EPV               ((uint32_t)0x02)   /*!< EPV error            */
S#define HAL_CAN_ERROR_BOF               ((uint32_t)0x04)   /*!< BOF error            */
S#define HAL_CAN_ERROR_STF               ((uint32_t)0x08)   /*!< Stuff error          */
S#define HAL_CAN_ERROR_FOR               ((uint32_t)0x10)   /*!< Form error           */
S#define HAL_CAN_ERROR_ACK               ((uint32_t)0x20)   /*!< Acknowledgment error */
S#define HAL_CAN_ERROR_BR                ((uint32_t)0x40)   /*!< Bit recessive        */
S#define HAL_CAN_ERROR_BD                ((uint32_t)0x80)   /*!< LEC dominant         */
S#define HAL_CAN_ERROR_CRC               ((uint32_t)0x100)  /*!< LEC transfer error   */
S
S
S/**
S  * @}
S  */
S
S
S/** @defgroup CAN_InitStatus CAN initialization Status
S  * @{
S  */
S#define CAN_INITSTATUS_FAILED       ((uint32_t)0x00000000)  /*!< CAN initialization failed */
S#define CAN_INITSTATUS_SUCCESS      ((uint32_t)0x00000001)  /*!< CAN initialization OK */
S/**
S  * @}
S  */
S
S/** @defgroup CAN_operating_mode CAN Operating Mode
S  * @{
S  */
S#define CAN_MODE_NORMAL             ((uint32_t)0x00000000)                     /*!< Normal mode   */
S#define CAN_MODE_LOOPBACK           ((uint32_t)CAN_BTR_LBKM)                   /*!< Loopback mode */
S#define CAN_MODE_SILENT             ((uint32_t)CAN_BTR_SILM)                   /*!< Silent mode   */
S#define CAN_MODE_SILENT_LOOPBACK    ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM))  /*!< Loopback combined with silent mode */
S
S/**
S  * @}
S  */
S
S
S/** @defgroup CAN_synchronisation_jump_width CAN Synchronization Jump Width
S  * @{
S  */
S#define CAN_SJW_1TQ                 ((uint32_t)0x00000000)     /*!< 1 time quantum */
S#define CAN_SJW_2TQ                 ((uint32_t)CAN_BTR_SJW_0)  /*!< 2 time quantum */
S#define CAN_SJW_3TQ                 ((uint32_t)CAN_BTR_SJW_1)  /*!< 3 time quantum */
S#define CAN_SJW_4TQ                 ((uint32_t)CAN_BTR_SJW)    /*!< 4 time quantum */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_time_quantum_in_bit_segment_1 CAN Time Quantum in Bit Segment 1
S  * @{
S  */
S#define CAN_BS1_1TQ                 ((uint32_t)0x00000000)                                       /*!< 1 time quantum  */
S#define CAN_BS1_2TQ                 ((uint32_t)CAN_BTR_TS1_0)                                    /*!< 2 time quantum  */
S#define CAN_BS1_3TQ                 ((uint32_t)CAN_BTR_TS1_1)                                    /*!< 3 time quantum  */
S#define CAN_BS1_4TQ                 ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0))                  /*!< 4 time quantum  */
S#define CAN_BS1_5TQ                 ((uint32_t)CAN_BTR_TS1_2)                                    /*!< 5 time quantum  */
S#define CAN_BS1_6TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0))                  /*!< 6 time quantum  */
S#define CAN_BS1_7TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1))                  /*!< 7 time quantum  */
S#define CAN_BS1_8TQ                 ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))  /*!< 8 time quantum  */
S#define CAN_BS1_9TQ                 ((uint32_t)CAN_BTR_TS1_3)                                    /*!< 9 time quantum  */
S#define CAN_BS1_10TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0))                  /*!< 10 time quantum */
S#define CAN_BS1_11TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1))                  /*!< 11 time quantum */
S#define CAN_BS1_12TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0))  /*!< 12 time quantum */
S#define CAN_BS1_13TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2))                  /*!< 13 time quantum */
S#define CAN_BS1_14TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0))  /*!< 14 time quantum */
S#define CAN_BS1_15TQ                ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1))  /*!< 15 time quantum */
S#define CAN_BS1_16TQ                ((uint32_t)CAN_BTR_TS1) /*!< 16 time quantum */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_time_quantum_in_bit_segment_2 CAN Time Quantum in Bit Segment 2
S  * @{
S  */
S#define CAN_BS2_1TQ                 ((uint32_t)0x00000000)                       /*!< 1 time quantum */
S#define CAN_BS2_2TQ                 ((uint32_t)CAN_BTR_TS2_0)                    /*!< 2 time quantum */
S#define CAN_BS2_3TQ                 ((uint32_t)CAN_BTR_TS2_1)                    /*!< 3 time quantum */
S#define CAN_BS2_4TQ                 ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0))  /*!< 4 time quantum */
S#define CAN_BS2_5TQ                 ((uint32_t)CAN_BTR_TS2_2)                    /*!< 5 time quantum */
S#define CAN_BS2_6TQ                 ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0))  /*!< 6 time quantum */
S#define CAN_BS2_7TQ                 ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1))  /*!< 7 time quantum */
S#define CAN_BS2_8TQ                 ((uint32_t)CAN_BTR_TS2)                      /*!< 8 time quantum */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_filter_mode CAN Filter Mode
S  * @{
S  */
S#define CAN_FILTERMODE_IDMASK       ((uint8_t)0x00)  /*!< Identifier mask mode */
S#define CAN_FILTERMODE_IDLIST       ((uint8_t)0x01)  /*!< Identifier list mode */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_filter_scale CAN Filter Scale
S  * @{
S  */
S#define CAN_FILTERSCALE_16BIT       ((uint8_t)0x00)  /*!< Two 16-bit filters */
S#define CAN_FILTERSCALE_32BIT       ((uint8_t)0x01)  /*!< One 32-bit filter  */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_filter_FIFO CAN Filter FIFO
S  * @{
S  */
S#define CAN_FILTER_FIFO0             ((uint8_t)0x00)  /*!< Filter FIFO 0 assignment for filter x */
S#define CAN_FILTER_FIFO1             ((uint8_t)0x01)  /*!< Filter FIFO 1 assignment for filter x */
S
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_identifier_type CAN Identifier Type
S  * @{
S  */
S#define CAN_ID_STD             ((uint32_t)0x00000000)  /*!< Standard Id */
S#define CAN_ID_EXT             ((uint32_t)0x00000004)  /*!< Extended Id */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_remote_transmission_request CAN Remote Transmission Request
S  * @{
S  */
S#define CAN_RTR_DATA                ((uint32_t)0x00000000)  /*!< Data frame */
S#define CAN_RTR_REMOTE              ((uint32_t)0x00000002)  /*!< Remote frame */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_transmit_constants CAN Transmit Constants
S  * @{
S  */
S#define CAN_TXSTATUS_NOMAILBOX      ((uint8_t)0x04)  /*!< CAN cell did not provide CAN_TxStatus_NoMailBox */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_receive_FIFO_number_constants CAN Receive FIFO Number
S  * @{
S  */
S#define CAN_FIFO0                   ((uint8_t)0x00)  /*!< CAN FIFO 0 used to receive */
S#define CAN_FIFO1                   ((uint8_t)0x01)  /*!< CAN FIFO 1 used to receive */
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_flags CAN Flags
S  * @{
S  */
S/* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
S   and CAN_ClearFlag() functions. */
S/* If the flag is 0x1XXXXXXX, it means that it can only be used with 
S   CAN_GetFlagStatus() function.  */
S
S/* Transmit Flags */
S#define CAN_FLAG_RQCP0             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_RQCP0_BIT_POSITION))  /*!< Request MailBox0 flag         */
S#define CAN_FLAG_RQCP1             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_RQCP1_BIT_POSITION))  /*!< Request MailBox1 flag         */
S#define CAN_FLAG_RQCP2             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_RQCP2_BIT_POSITION))  /*!< Request MailBox2 flag         */
S#define CAN_FLAG_TXOK0             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_TXOK0_BIT_POSITION))  /*!< Transmission OK MailBox0 flag */
S#define CAN_FLAG_TXOK1             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_TXOK1_BIT_POSITION))  /*!< Transmission OK MailBox1 flag */
S#define CAN_FLAG_TXOK2             ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_RQCP0_BIT_POSITION))  /*!< Transmission OK MailBox2 flag */
S#define CAN_FLAG_TME0              ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_TME0_BIT_POSITION))   /*!< Transmit mailbox 0 empty flag */
S#define CAN_FLAG_TME1              ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_TME1_BIT_POSITION))   /*!< Transmit mailbox 0 empty flag */
S#define CAN_FLAG_TME2              ((uint32_t)((TSR_REGISTER_INDEX << 8U) | CAN_TSR_TME2_BIT_POSITION))   /*!< Transmit mailbox 0 empty flag */
S
S/* Receive Flags */
S#define CAN_FLAG_FF0               ((uint32_t)((RF0R_REGISTER_INDEX << 8U) | CAN_RF0R_FF0_BIT_POSITION))  /*!< FIFO 0 Full flag    */
S#define CAN_FLAG_FOV0              ((uint32_t)((RF0R_REGISTER_INDEX << 8U) | CAN_RF0R_FOV0_BIT_POSITION)) /*!< FIFO 0 Overrun flag */
S
S#define CAN_FLAG_FF1               ((uint32_t)((RF1R_REGISTER_INDEX << 8U) | CAN_RF1R_FF1_BIT_POSITION))  /*!< FIFO 1 Full flag    */
S#define CAN_FLAG_FOV1              ((uint32_t)((RF1R_REGISTER_INDEX << 8U) | CAN_RF1R_FOV1_BIT_POSITION)) /*!< FIFO 1 Overrun flag */
S
S/* Operating Mode Flags */
S#define CAN_FLAG_WKU               ((uint32_t)((MSR_REGISTER_INDEX << 8U) | CAN_MSR_WKU_BIT_POSITION))    /*!< Wake up flag           */
S#define CAN_FLAG_SLAK              ((uint32_t)((MSR_REGISTER_INDEX << 8U) | CAN_MSR_SLAK_BIT_POSITION))   /*!< Sleep acknowledge flag */
S#define CAN_FLAG_SLAKI             ((uint32_t)((MSR_REGISTER_INDEX << 8U) | CAN_MSR_SLAKI_BIT_POSITION))  /*!< Sleep acknowledge flag */
S/* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible. 
S         In this case the SLAK bit can be polled.*/
S
S/* Error Flags */
S#define CAN_FLAG_EWG               ((uint32_t)((ESR_REGISTER_INDEX << 8U) | CAN_ESR_EWG_BIT_POSITION))    /*!< Error warning flag   */
S#define CAN_FLAG_EPV               ((uint32_t)((ESR_REGISTER_INDEX << 8U) | CAN_ESR_EPV_BIT_POSITION))    /*!< Error passive flag   */
S#define CAN_FLAG_BOF               ((uint32_t)((ESR_REGISTER_INDEX << 8U) | CAN_ESR_BOF_BIT_POSITION))    /*!< Bus-Off flag         */
S
S/**
S  * @}
S  */
S
S  
S/** @defgroup CAN_interrupts CAN Interrupts
S  * @{
S  */ 
S#define CAN_IT_TME                  ((uint32_t)CAN_IER_TMEIE)   /*!< Transmit mailbox empty interrupt */
S
S/* Receive Interrupts */
S#define CAN_IT_FMP0                 ((uint32_t)CAN_IER_FMPIE0)  /*!< FIFO 0 message pending interrupt */
S#define CAN_IT_FF0                  ((uint32_t)CAN_IER_FFIE0)   /*!< FIFO 0 full interrupt            */
S#define CAN_IT_FOV0                 ((uint32_t)CAN_IER_FOVIE0)  /*!< FIFO 0 overrun interrupt         */
S#define CAN_IT_FMP1                 ((uint32_t)CAN_IER_FMPIE1)  /*!< FIFO 1 message pending interrupt */
S#define CAN_IT_FF1                  ((uint32_t)CAN_IER_FFIE1)   /*!< FIFO 1 full interrupt            */
S#define CAN_IT_FOV1                 ((uint32_t)CAN_IER_FOVIE1)  /*!< FIFO 1 overrun interrupt         */
S
S/* Operating Mode Interrupts */
S#define CAN_IT_WKU                  ((uint32_t)CAN_IER_WKUIE)  /*!< Wake-up interrupt           */
S#define CAN_IT_SLK                  ((uint32_t)CAN_IER_SLKIE)  /*!< Sleep acknowledge interrupt */
S
S/* Error Interrupts */
S#define CAN_IT_EWG                  ((uint32_t)CAN_IER_EWGIE) /*!< Error warning interrupt   */
S#define CAN_IT_EPV                  ((uint32_t)CAN_IER_EPVIE) /*!< Error passive interrupt   */
S#define CAN_IT_BOF                  ((uint32_t)CAN_IER_BOFIE) /*!< Bus-off interrupt         */
S#define CAN_IT_LEC                  ((uint32_t)CAN_IER_LECIE) /*!< Last error code interrupt */
S#define CAN_IT_ERR                  ((uint32_t)CAN_IER_ERRIE) /*!< Error Interrupt           */
S
S
S/**
S  * @}
S  */
S
S
S
S/**
S  * @}
S  */
S
S/** @defgroup CAN_Private_Constants CAN Private Constants
S  * @{
S  */
S
S/* CAN intermediate shift values used for CAN flags */
S#define TSR_REGISTER_INDEX      ((uint32_t)0x5)
S#define RF0R_REGISTER_INDEX     ((uint32_t)0x2)
S#define RF1R_REGISTER_INDEX     ((uint32_t)0x4)
S#define MSR_REGISTER_INDEX      ((uint32_t)0x1)
S#define ESR_REGISTER_INDEX      ((uint32_t)0x3)
S
S/* CAN flags bits position into their respective register (TSR, RF0R, RF1R or MSR regsiters) */
S/* Transmit Flags */
S#define CAN_TSR_RQCP0_BIT_POSITION     ((uint32_t)0x00000000)
S#define CAN_TSR_RQCP1_BIT_POSITION     ((uint32_t)0x00000008)
S#define CAN_TSR_RQCP2_BIT_POSITION     ((uint32_t)0x00000010)
S#define CAN_TSR_TXOK0_BIT_POSITION     ((uint32_t)0x00000001)
S#define CAN_TSR_TXOK1_BIT_POSITION     ((uint32_t)0x00000009)
S#define CAN_TSR_TXOK2_BIT_POSITION     ((uint32_t)0x00000011)
S#define CAN_TSR_TME0_BIT_POSITION      ((uint32_t)0x0000001A)
S#define CAN_TSR_TME1_BIT_POSITION      ((uint32_t)0x0000001B)
S#define CAN_TSR_TME2_BIT_POSITION      ((uint32_t)0x0000001C)
S
S/* Receive Flags */
S#define CAN_RF0R_FF0_BIT_POSITION       ((uint32_t)0x00000003)
S#define CAN_RF0R_FOV0_BIT_POSITION      ((uint32_t)0x00000004)
S
S#define CAN_RF1R_FF1_BIT_POSITION       ((uint32_t)0x00000003)
S#define CAN_RF1R_FOV1_BIT_POSITION      ((uint32_t)0x00000004)
S
S/* Operating Mode Flags */
S#define CAN_MSR_WKU_BIT_POSITION       ((uint32_t)0x00000003)
S#define CAN_MSR_SLAK_BIT_POSITION      ((uint32_t)0x00000001)
S#define CAN_MSR_SLAKI_BIT_POSITION     ((uint32_t)0x00000004)
S
S/* Error Flags */
S#define CAN_ESR_EWG_BIT_POSITION       ((uint32_t)0x00000000)
S#define CAN_ESR_EPV_BIT_POSITION       ((uint32_t)0x00000001)
S#define CAN_ESR_BOF_BIT_POSITION       ((uint32_t)0x00000002)
S
S/* Mask used by macro to get/clear CAN flags*/
S#define CAN_FLAG_MASK     ((uint32_t)0x000000FF)
S
S/* Mailboxes definition */
S#define CAN_TXMAILBOX_0   ((uint8_t)0x00)
S#define CAN_TXMAILBOX_1   ((uint8_t)0x01)
S#define CAN_TXMAILBOX_2   ((uint8_t)0x02)
S
S
S/**
S  * @}
S  */
S
S
S/* Exported macros -----------------------------------------------------------*/
S/** @defgroup CAN_Exported_Macro CAN Exported Macros
S  * @{
S  */
S
S/** @brief  Reset CAN handle state
S  * @param  __HANDLE__: CAN handle.
S  * @retval None
S  */
S#define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
S
S/**
S  * @brief  Enable the specified CAN interrupts
S  * @param  __HANDLE__: CAN handle.
S  * @param  __INTERRUPT__: CAN Interrupt.
S  *         This parameter can be one of the following values:
S  *            @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
S  *            @arg CAN_IT_FMP0: FIFO 0 message pending interrupt
S  *            @arg CAN_IT_FF0 : FIFO 0 full interrupt
S  *            @arg CAN_IT_FOV0: FIFO 0 overrun interrupt
S  *            @arg CAN_IT_FMP1: FIFO 1 message pending interrupt
S  *            @arg CAN_IT_FF1 : FIFO 1 full interrupt
S  *            @arg CAN_IT_FOV1: FIFO 1 overrun interrupt
S  *            @arg CAN_IT_WKU : Wake-up interrupt
S  *            @arg CAN_IT_SLK : Sleep acknowledge interrupt
S  *            @arg CAN_IT_EWG : Error warning interrupt
S  *            @arg CAN_IT_EPV : Error passive interrupt
S  *            @arg CAN_IT_BOF : Bus-off interrupt
S  *            @arg CAN_IT_LEC : Last error code interrupt
S  *            @arg CAN_IT_ERR : Error Interrupt
S  * @retval None.
S  */
S#define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
S
S/**
S  * @brief  Disable the specified CAN interrupts
S  * @param  __HANDLE__: CAN handle.
S  * @param  __INTERRUPT__: CAN Interrupt.
S  *         This parameter can be one of the following values:
S  *            @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
S  *            @arg CAN_IT_FMP0: FIFO 0 message pending interrupt
S  *            @arg CAN_IT_FF0 : FIFO 0 full interrupt
S  *            @arg CAN_IT_FOV0: FIFO 0 overrun interrupt
S  *            @arg CAN_IT_FMP1: FIFO 1 message pending interrupt
S  *            @arg CAN_IT_FF1 : FIFO 1 full interrupt
S  *            @arg CAN_IT_FOV1: FIFO 1 overrun interrupt
S  *            @arg CAN_IT_WKU : Wake-up interrupt
S  *            @arg CAN_IT_SLK : Sleep acknowledge interrupt
S  *            @arg CAN_IT_EWG : Error warning interrupt
S  *            @arg CAN_IT_EPV : Error passive interrupt
S  *            @arg CAN_IT_BOF : Bus-off interrupt
S  *            @arg CAN_IT_LEC : Last error code interrupt
S  *            @arg CAN_IT_ERR : Error Interrupt
S  * @retval None.
S  */
S#define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
S
S/**
S  * @brief  Return the number of pending received messages.
S  * @param  __HANDLE__: CAN handle.
S  * @param  __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
S  * @retval The number of pending message.
S  */
S#define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
S((uint8_t)((__HANDLE__)->Instance->RF0R&(uint32_t)0x03)) : ((uint8_t)((__HANDLE__)->Instance->RF1R&(uint32_t)0x03)))
X#define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? ((uint8_t)((__HANDLE__)->Instance->RF0R&(uint32_t)0x03)) : ((uint8_t)((__HANDLE__)->Instance->RF1R&(uint32_t)0x03)))
S
S/** @brief  Check whether the specified CAN flag is set or not.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __FLAG__: specifies the flag to check.
S  *         This parameter can be one of the following values:
S  *            @arg CAN_TSR_RQCP0: Request MailBox0 Flag
S  *            @arg CAN_TSR_RQCP1: Request MailBox1 Flag
S  *            @arg CAN_TSR_RQCP2: Request MailBox2 Flag
S  *            @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
S  *            @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
S  *            @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
S  *            @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
S  *            @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
S  *            @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
S  *            @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
S  *            @arg CAN_FLAG_FF0: FIFO 0 Full Flag
S  *            @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
S  *            @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
S  *            @arg CAN_FLAG_FF1: FIFO 1 Full Flag
S  *            @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
S  *            @arg CAN_FLAG_WKU: Wake up Flag
S  *            @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
S  *            @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
S  *            @arg CAN_FLAG_EWG: Error Warning Flag
S  *            @arg CAN_FLAG_EPV: Error Passive Flag
S  *            @arg CAN_FLAG_BOF: Bus-Off Flag
S  * @retval The new state of __FLAG__ (TRUE or FALSE).
S  */
S#define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
S((((__FLAG__) >> 8) == 5)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8) == 2)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8) == 4)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8) == 1)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
X#define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) ((((__FLAG__) >> 8) == 5)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8) == 2)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8) == 4)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8) == 1)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))):  ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
S
S/** @brief  Clear the specified CAN pending flag.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __FLAG__: specifies the flag to check.
S  *         This parameter can be one of the following values:
S  *            @arg CAN_TSR_RQCP0: Request MailBox0 Flag
S  *            @arg CAN_TSR_RQCP1: Request MailBox1 Flag
S  *            @arg CAN_TSR_RQCP2: Request MailBox2 Flag
S  *            @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
S  *            @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
S  *            @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
S  *            @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
S  *            @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
S  *            @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
S  *            @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
S  *            @arg CAN_FLAG_FF0: FIFO 0 Full Flag
S  *            @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
S  *            @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
S  *            @arg CAN_FLAG_FF1: FIFO 1 Full Flag
S  *            @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
S  *            @arg CAN_FLAG_WKU: Wake up Flag
S  *            @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
S  * @retval The new state of __FLAG__ (TRUE or FALSE).
S  */
S#define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
S((((__FLAG__) >> 8U) == TSR_REGISTER_INDEX) ? (((__HANDLE__)->Instance->TSR)  = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8U) == RF0R_REGISTER_INDEX)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8U) == RF1R_REGISTER_INDEX)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
S (((__FLAG__) >> 8U) == MSR_REGISTER_INDEX) ? (((__HANDLE__)->Instance->MSR)  = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0)
X#define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) ((((__FLAG__) >> 8U) == TSR_REGISTER_INDEX) ? (((__HANDLE__)->Instance->TSR)  = (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8U) == RF0R_REGISTER_INDEX)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8U) == RF1R_REGISTER_INDEX)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))):  (((__FLAG__) >> 8U) == MSR_REGISTER_INDEX) ? (((__HANDLE__)->Instance->MSR)  = (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0)
S
S
S/** @brief  Check if the specified CAN interrupt source is enabled or disabled.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __INTERRUPT__: specifies the CAN interrupt source to check.
S  *         This parameter can be one of the following values:
S  *            @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
S  *            @arg CAN_IT_FMP0: FIFO 0 message pending interrupt
S  *            @arg CAN_IT_FF0 : FIFO 0 full interrupt
S  *            @arg CAN_IT_FOV0: FIFO 0 overrun interrupt
S  *            @arg CAN_IT_FMP1: FIFO 1 message pending interrupt
S  *            @arg CAN_IT_FF1 : FIFO 1 full interrupt
S  *            @arg CAN_IT_FOV1: FIFO 1 overrun interrupt
S  *            @arg CAN_IT_WKU : Wake-up interrupt
S  *            @arg CAN_IT_SLK : Sleep acknowledge interrupt
S  *            @arg CAN_IT_EWG : Error warning interrupt
S  *            @arg CAN_IT_EPV : Error passive interrupt
S  *            @arg CAN_IT_BOF : Bus-off interrupt
S  *            @arg CAN_IT_LEC : Last error code interrupt
S  *            @arg CAN_IT_ERR : Error Interrupt
S  * @retval The new state of __IT__ (TRUE or FALSE).
S  */
S#define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
S
S/**
S  * @brief  Check the transmission status of a CAN Frame.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
S  * @retval The new status of transmission  (TRUE or FALSE).
S  */
S#define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)\
S(((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\
S ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\
S ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
X#define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)(((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) : ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) : ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
S
S/**
S  * @brief  Release the specified receive FIFO.
S  * @param  __HANDLE__: CAN handle.
S  * @param  __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
S  * @retval None.
S  */
S#define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
S((__HANDLE__)->Instance->RF0R |= CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R |= CAN_RF1R_RFOM1)) 
X#define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? ((__HANDLE__)->Instance->RF0R |= CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R |= CAN_RF1R_RFOM1)) 
S
S/**
S  * @brief  Cancel a transmit request.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
S  * @retval None.
S  */
S#define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)\
S(((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ0) :\
S ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ1) :\
S ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ2))
X#define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)(((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ0) : ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ1) : ((__HANDLE__)->Instance->TSR |= CAN_TSR_ABRQ2))
S
S/**
S  * @brief  Enable or disables the DBG Freeze for CAN.
S  * @param  __HANDLE__: specifies the CAN Handle.
S  * @param  __NEWSTATE__: new state of the CAN peripheral. 
S  *         This parameter can be: ENABLE (CAN reception/transmission is frozen
S  *         during debug. Reception FIFOs can still be accessed/controlled normally) 
S  *         or DISABLE (CAN is working during debug).
S  * @retval None
S  */
S#define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? \
S((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF)) 
X#define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? ((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF)) 
S
S/**
S * @}
S */
S
S/* Private macros --------------------------------------------------------*/
S/** @defgroup CAN_Private_Macros   CAN Private Macros
S  * @{
S  */
S
S#define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
S                           ((MODE) == CAN_MODE_LOOPBACK)|| \
S                           ((MODE) == CAN_MODE_SILENT) || \
S                           ((MODE) == CAN_MODE_SILENT_LOOPBACK))
X#define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) ||                            ((MODE) == CAN_MODE_LOOPBACK)||                            ((MODE) == CAN_MODE_SILENT) ||                            ((MODE) == CAN_MODE_SILENT_LOOPBACK))
S
S#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)|| \
S                         ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
X#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)||                          ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
S
S#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16TQ)
S
S#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8TQ)
S
S#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
S                                  ((MODE) == CAN_FILTERMODE_IDLIST))
X#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) ||                                   ((MODE) == CAN_FILTERMODE_IDLIST))
S
S#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
S                                    ((SCALE) == CAN_FILTERSCALE_32BIT))
X#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) ||                                     ((SCALE) == CAN_FILTERSCALE_32BIT))
S
S
S#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
S                                  ((FIFO) == CAN_FILTER_FIFO1))
X#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) ||                                   ((FIFO) == CAN_FILTER_FIFO1))
S
S#define IS_CAN_IDTYPE(IDTYPE)  (((IDTYPE) == CAN_ID_STD) || \
S                                ((IDTYPE) == CAN_ID_EXT))
X#define IS_CAN_IDTYPE(IDTYPE)  (((IDTYPE) == CAN_ID_STD) ||                                 ((IDTYPE) == CAN_ID_EXT))
S
S#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
S
S#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
S
S#define IS_CAN_BANKNUMBER(BANKNUMBER) ((BANKNUMBER) <= 28)
S
S#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
S#define IS_CAN_STDID(STDID)   ((STDID) <= ((uint32_t)0x7FF))
S#define IS_CAN_EXTID(EXTID)   ((EXTID) <= ((uint32_t)0x1FFFFFFF))
S#define IS_CAN_DLC(DLC)       ((DLC) <= ((uint8_t)0x08))
S
S#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
S
S/**
S  * @}
S  */
S
S/* Include CAN HAL Extension module */
S#include "stm32f1xx_hal_can_ex.h"
S
S/* Exported functions --------------------------------------------------------*/  
S/** @addtogroup CAN_Exported_Functions
S  * @{
S  */
S  
S/** @addtogroup CAN_Exported_Functions_Group1
S *  @brief    Initialization and Configuration functions 
S * @{
S */
S/* Initialization and de-initialization functions *****************************/ 
SHAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan);
SHAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig);
SHAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan);
Svoid HAL_CAN_MspInit(CAN_HandleTypeDef* hcan);
Svoid HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan);
S/**
S * @}
S */ 
S 
S/** @addtogroup CAN_Exported_Functions_Group2
S *  @brief    I/O operation functions 
S * @{
S */
S/* IO operation functions *****************************************************/
SHAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef *hcan, uint32_t Timeout);
SHAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef *hcan);
SHAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef *hcan, uint8_t FIFONumber, uint32_t Timeout);
SHAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef *hcan, uint8_t FIFONumber);
SHAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef *hcan);
SHAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan);
Svoid HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan);
Svoid HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan);
Svoid HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan);
Svoid HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan);
S/**
S * @}
S */ 
S 
S/** @addtogroup CAN_Exported_Functions_Group3
S *  @brief   CAN Peripheral State functions 
S * @{
S */
S/* Peripheral State and Error functions ***************************************/
Suint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan);
SHAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan);
S/**
S * @}
S */ 
S 
S/**
S * @}
S */ 
S 
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F103x6) || STM32F103xB || STM32F103xE || */
N       /* STM32F103xG) || STM32F105xC || STM32F107xC    */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __stm32f1xx_CAN_H */
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 237 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_CAN_MODULE_ENABLED */
N
N#ifdef HAL_CEC_MODULE_ENABLED
N #include "stm32f1xx_hal_cec.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_cec.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_cec.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of CEC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CEC_H
N#define __STM32F1xx_HAL_CEC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_hal_def.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup CEC
S  * @{
S  */ 
S  
S/** @addtogroup CEC_Private_Constants
S  * @{
S  */
S#define IS_CEC_BIT_TIMING_ERROR_MODE(MODE) (((MODE) == CEC_BIT_TIMING_ERROR_MODE_STANDARD) || \
S                                        ((MODE) == CEC_BIT_TIMING_ERROR_MODE_ERRORFREE))
X#define IS_CEC_BIT_TIMING_ERROR_MODE(MODE) (((MODE) == CEC_BIT_TIMING_ERROR_MODE_STANDARD) ||                                         ((MODE) == CEC_BIT_TIMING_ERROR_MODE_ERRORFREE))
S#define IS_CEC_BIT_PERIOD_ERROR_MODE(MODE) (((MODE) == CEC_BIT_PERIOD_ERROR_MODE_STANDARD) || \
S                                        ((MODE) == CEC_BIT_PERIOD_ERROR_MODE_FLEXIBLE))
X#define IS_CEC_BIT_PERIOD_ERROR_MODE(MODE) (((MODE) == CEC_BIT_PERIOD_ERROR_MODE_STANDARD) ||                                         ((MODE) == CEC_BIT_PERIOD_ERROR_MODE_FLEXIBLE))
S
S/** @brief Check CEC device Own Address Register (OAR) setting.
S  * @param  __ADDRESS__: CEC own address.               
S  * @retval Test result (TRUE or FALSE).
S  */
S#define IS_CEC_OAR_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xF)  
S
S/** @brief Check CEC initiator or destination logical address setting.
S  *        Initiator and destination addresses are coded over 4 bits. 
S  * @param  __ADDRESS__: CEC initiator or logical address.               
S  * @retval Test result (TRUE or FALSE).
S  */
S#define IS_CEC_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xF)    
S
S/** @brief Check CEC message size.
S  *       The message size is the payload size: without counting the header, 
S  *       it varies from 0 byte (ping operation, one header only, no payload) to 
S  *       15 bytes (1 opcode and up to 14 operands following the header). 
S  * @param  __SIZE__: CEC message size.               
S  * @retval Test result (TRUE or FALSE).
S  */
S#define IS_CEC_MSGSIZE(__SIZE__) ((__SIZE__) <= 0xF)   
S
S/**
S * @}
S */ 
S 
S/* Exported types ------------------------------------------------------------*/ 
S/** @defgroup CEC_Exported_Types CEC Exported Types
S  * @{
S  */ 
S/** 
S  * @brief CEC Init Structure definition  
S  */ 
Stypedef struct
S{  
S  uint32_t TimingErrorFree; /*!< Configures the CEC Bit Timing Error Mode. 
S                                 This parameter can be a value of @ref CEC_BitTimingErrorMode */
S  uint32_t PeriodErrorFree; /*!< Configures the CEC Bit Period Error Mode. 
S                                 This parameter can be a value of @ref CEC_BitPeriodErrorMode */
S  uint8_t  InitiatorAddress; /*!< Initiator address (source logical address, sent in each header) 
S                                 This parameter can be a value <= 0xF */
S}CEC_InitTypeDef;
S
S/** 
S  * @brief HAL CEC State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_CEC_STATE_RESET             = 0x00,    /*!< Peripheral Reset state                              */
S  HAL_CEC_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use            */
S  HAL_CEC_STATE_BUSY              = 0x02,    /*!< An internal process is ongoing                      */
S  HAL_CEC_STATE_BUSY_TX           = 0x03,    /*!< Data Transmission process is ongoing                */
S  HAL_CEC_STATE_BUSY_RX           = 0x04,    /*!< Data Reception process is ongoing                   */
S  HAL_CEC_STATE_BUSY_TX_RX        = 0x05,    /*!< Data Transmission and Reception process is ongoing  */
S  HAL_CEC_STATE_TIMEOUT           = 0x06,    /*!< Timeout state                                       */
S  HAL_CEC_STATE_ERROR             = 0x07     /*!< State Error                                         */
S}HAL_CEC_StateTypeDef;
S
S/** 
S  * @brief  HAL Error structures definition  
S  */ 
Stypedef enum
S{
S  HAL_CEC_ERROR_NONE  = (uint32_t) 0x0, /*!< no error */
S  HAL_CEC_ERROR_BTE   = CEC_ESR_BTE,    /*!< Bit Timing Error */
S  HAL_CEC_ERROR_BPE   = CEC_ESR_BPE,    /*!< Bit Period Error */
S  HAL_CEC_ERROR_RBTFE = CEC_ESR_RBTFE,  /*!< Rx Block Transfer Finished Error */
S  HAL_CEC_ERROR_SBE   = CEC_ESR_SBE,    /*!< Start Bit Error */
S  HAL_CEC_ERROR_ACKE  = CEC_ESR_ACKE,   /*!< Block Acknowledge Error */
S  HAL_CEC_ERROR_LINE  = CEC_ESR_LINE,   /*!< Line Error */
S  HAL_CEC_ERROR_TBTFE = CEC_ESR_TBTFE,  /*!< Tx Block Transfer Finished Error */
S}HAL_CEC_ErrorTypeDef;
S
S/** 
S  * @brief  CEC handle Structure definition  
S  */  
Stypedef struct
S{
S  CEC_TypeDef             *Instance;      /*!< CEC registers base address */
S  
S  CEC_InitTypeDef         Init;           /*!< CEC communication parameters */
S  
S  uint8_t                 *pTxBuffPtr;    /*!< Pointer to CEC Tx transfer Buffer */
S  
S  uint16_t                TxXferCount;    /*!< CEC Tx Transfer Counter */
S  
S  uint8_t                 *pRxBuffPtr;    /*!< Pointer to CEC Rx transfer Buffer */
S  
S  uint16_t                RxXferSize;     /*!< CEC Rx Transfer size, 0: header received only */
S  
S  uint32_t                ErrorCode;      /*!< For errors handling purposes, copy of ESR register in case error is reported */
S  
S  HAL_LockTypeDef         Lock;           /*!< Locking object */
S  
S  HAL_CEC_StateTypeDef    State;          /*!< CEC communication state */
S    
S}CEC_HandleTypeDef;
S
S/**
S * @}
S */ 
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup CEC_Exported_Constants CEC Exported Constants
S  * @{
S  */
S  
S/** @defgroup CEC_BitTimingErrorMode Bit Timing Error Mode
S  * @{
S  */ 
S#define CEC_BIT_TIMING_ERROR_MODE_STANDARD  ((uint32_t)0x00) /*!< Bit timing error Standard Mode */
S#define CEC_BIT_TIMING_ERROR_MODE_ERRORFREE CEC_CFGR_BTEM    /*!< Bit timing error Free Mode */
S/**
S  * @}
S  */
S
S/** @defgroup CEC_BitPeriodErrorMode Bit Period Error Mode
S  * @{
S  */ 
S#define CEC_BIT_PERIOD_ERROR_MODE_STANDARD ((uint32_t)0x00) /*!< Bit period error Standard Mode */
S#define CEC_BIT_PERIOD_ERROR_MODE_FLEXIBLE CEC_CFGR_BPEM    /*!< Bit period error Flexible Mode */
S/**
S  * @}
S  */ 
S  
S/** @defgroup CEC_Initiator_Position Initiator logical address position in message header     
S  * @{
S  */
S#define CEC_INITIATOR_LSB_POS           ((uint32_t) 4)
S/**
S  * @}
S  */
S/** @defgroup CEC_Interrupts_Definitions  Interrupts definition
S  * @{
S  */
S#define CEC_IT_IE CEC_CFGR_IE
S/**
S  * @}
S  */
S
S/** @defgroup CEC_Flags_Definitions  Flags definition
S  * @{
S  */
S#define CEC_FLAG_TSOM  CEC_CSR_TSOM
S#define CEC_FLAG_TEOM  CEC_CSR_TEOM
S#define CEC_FLAG_TERR  CEC_CSR_TERR
S#define CEC_FLAG_TBTRF CEC_CSR_TBTRF
S#define CEC_FLAG_RSOM  CEC_CSR_RSOM
S#define CEC_FLAG_REOM  CEC_CSR_REOM
S#define CEC_FLAG_RERR  CEC_CSR_RERR
S#define CEC_FLAG_RBTF  CEC_CSR_RBTF
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */  
S  
S/* Exported macros -----------------------------------------------------------*/
S/** @defgroup CEC_Exported_Macros CEC Exported Macros
S  * @{
S  */
S
S/** @brief  Reset CEC handle state
S  * @param  __HANDLE__: CEC handle.
S  * @retval None
S  */
S#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CEC_STATE_RESET)
S
S/** @brief  Checks whether or not the specified CEC interrupt flag is set.
S  * @param  __HANDLE__: specifies the CEC Handle.
S  * @param  __INTERRUPT__: specifies the interrupt to check.
S  *     @arg CEC_FLAG_TERR: Tx Error
S  *     @arg CEC_FLAG_TBTF: Tx Block Transfer Finished
S  *     @arg CEC_FLAG_RERR: Rx Error
S  *     @arg CEC_FLAG_RBTF: Rx Block Transfer Finished
S  * @retval ITStatus
S  */
S#define __HAL_CEC_GET_FLAG(__HANDLE__, __INTERRUPT__) READ_BIT((__HANDLE__)->Instance->CSR,(__INTERRUPT__)) 
S
S/** @brief  Clears the CEC's pending flags.
S  * @param  __HANDLE__: specifies the CEC Handle.
S  * @param  __FLAG__: specifies the flag to clear. 
S  *   This parameter can be any combination of the following values:
S  *     @arg CEC_CSR_TERR: Tx Error
S  *     @arg CEC_CSR_TBTF: Tx Block Transfer Finished
S  *     @arg CEC_CSR_RERR: Rx Error
S  *     @arg CEC_CSR_RBTF: Rx Block Transfer Finished
S  * @retval none  
S  */
S#define __HAL_CEC_CLEAR_FLAG(__HANDLE__, __FLAG__)                                                                  \
S                          do {                                                                                      \
S                            uint32_t tmp = 0x0;                                                                     \
S                            tmp = (__HANDLE__)->Instance->CSR & 0x2;                                                \
S                            (__HANDLE__)->Instance->CSR &= (uint32_t)(((~(uint32_t)(__FLAG__)) & 0xFFFFFFFC) | tmp);\
S                          } while(0)
X#define __HAL_CEC_CLEAR_FLAG(__HANDLE__, __FLAG__)                                                                                            do {                                                                                                                  uint32_t tmp = 0x0;                                                                                                 tmp = (__HANDLE__)->Instance->CSR & 0x2;                                                                            (__HANDLE__)->Instance->CSR &= (uint32_t)(((~(uint32_t)(__FLAG__)) & 0xFFFFFFFC) | tmp);                          } while(0)
S                      
S/** @brief  Enables the specified CEC interrupt.
S  * @param  __HANDLE__: specifies the CEC Handle.
S  * @param  __INTERRUPT__: The CEC interrupt to enable.
S  *          This parameter can be:
S  *            @arg CEC_IT_IE         : Interrupt Enable                 
S  * @retval none
S  */
S#define __HAL_CEC_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CFGR, (__INTERRUPT__))
S
S/** @brief  Disables the specified CEC interrupt.
S  * @param  __HANDLE__: specifies the CEC Handle.
S  * @param  __INTERRUPT__: The CEC interrupt to enable.
S  *          This parameter can be:
S  *            @arg CEC_IT_IE         : Interrupt Enable                         
S  * @retval none
S  */   
S#define __HAL_CEC_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CFGR, (__INTERRUPT__))
S
S/** @brief  Checks whether or not the specified CEC interrupt is enabled.
S  * @param  __HANDLE__: specifies the CEC Handle.
S  * @param  __INTERRUPT__: The CEC interrupt to enable.
S  *          This parameter can be:
S  *            @arg CEC_IT_IE         : Interrupt Enable                        
S  * @retval FlagStatus  
S  */
S#define __HAL_CEC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) READ_BIT((__HANDLE__)->Instance->CFGR, (__INTERRUPT__))
S
S/** @brief  Enables the CEC device
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval none 
S  */
S#define __HAL_CEC_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_PE)
S
S/** @brief  Disables the CEC device
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval none 
S  */
S#define __HAL_CEC_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_PE)
S
S/** @brief  Set Transmission Start flag
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval none 
S  */
S#define __HAL_CEC_FIRST_BYTE_TX_SET(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, CEC_CSR_TSOM)
S
S/** @brief  Set Transmission End flag
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval none  
S  */
S#define __HAL_CEC_LAST_BYTE_TX_SET(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, CEC_CSR_TEOM)
S
S/** @brief  Get Transmission Start flag
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval FlagStatus 
S  */
S#define __HAL_CEC_GET_TRANSMISSION_START_FLAG(__HANDLE__) READ_BIT((__HANDLE__)->Instance->CSR, CEC_CSR_TSOM)
S
S/** @brief  Get Transmission End flag
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval FlagStatus 
S  */
S#define __HAL_CEC_GET_TRANSMISSION_END_FLAG(__HANDLE__) READ_BIT((__HANDLE__)->Instance->CSR, CEC_CSR_TEOM)
S
S/** @brief  Clear OAR register
S  * @param  __HANDLE__: specifies the CEC Handle.               
S  * @retval none 
S  */
S#define __HAL_CEC_CLEAR_OAR(__HANDLE__)   CLEAR_BIT((__HANDLE__)->Instance->OAR, CEC_OAR_OA)
S
S/** @brief  Set OAR register
S  * @param  __HANDLE__: specifies the CEC Handle. 
S  * @param  __ADDRESS__: Own Address value.
S  * @retval none 
S  */
S#define __HAL_CEC_SET_OAR(__HANDLE__,__ADDRESS__) MODIFY_REG((__HANDLE__)->Instance->OAR, CEC_OAR_OA, (__ADDRESS__));
S
S/**
S  * @}
S  */                       
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup CEC_Exported_Functions CEC Exported Functions
S  * @{
S  */
S  
S/** @addtogroup CEC_Exported_Functions_Group1 Initialization and de-initialization functions
S  *  @brief    Initialization and Configuration functions 
S  * @{
S  */
S/* Initialization and de-initialization functions  ****************************/
SHAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec);
SHAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_MspInit(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec);
S/**
S  * @}
S  */
S
S/** @addtogroup CEC_Exported_Functions_Group2 Input and Output operation functions 
S  *  @brief CEC Transmit/Receive functions 
S  * @{
S  */
S/* IO operation functions *****************************************************/
SHAL_StatusTypeDef HAL_CEC_Transmit(CEC_HandleTypeDef *hcec, uint8_t DestinationAddress, uint8_t *pData, uint32_t Size, uint32_t Timeout);
SHAL_StatusTypeDef HAL_CEC_Receive(CEC_HandleTypeDef *hcec, uint8_t *pData, uint32_t Timeout);
SHAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t DestinationAddress, uint8_t *pData, uint32_t Size);
SHAL_StatusTypeDef HAL_CEC_Receive_IT(CEC_HandleTypeDef *hcec, uint8_t *pData);
Suint32_t HAL_CEC_GetReceivedFrameSize(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec);
Svoid HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec);
S/**
S  * @}
S  */
S
S/** @defgroup CEC_Exported_Functions_Group3 Peripheral Control functions 
S  *  @brief   CEC control functions 
S  * @{
S  */
S/* Peripheral State and Error functions ***************************************/
SHAL_CEC_StateTypeDef HAL_CEC_GetState(CEC_HandleTypeDef *hcec);
Suint32_t HAL_CEC_GetError(CEC_HandleTypeDef *hcec);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */ 
S  
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CEC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 241 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_CEC_MODULE_ENABLED */
N
N#ifdef HAL_CORTEX_MODULE_ENABLED
N #include "stm32f1xx_hal_cortex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_cortex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_cortex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of CORTEX HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CORTEX_H
N#define __STM32F1xx_HAL_CORTEX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup CORTEX
N  * @{
N  */ 
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup CORTEX_Exported_Types Cortex Exported Types
N  * @{
N  */
N
N#if (__MPU_PRESENT == 1)
X#if (0 == 1)
S/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
S  * @brief  MPU Region initialization structure 
S  * @{
S  */
Stypedef struct
S{
S  uint8_t                Enable;                /*!< Specifies the status of the region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Enable                 */
S  uint8_t                Number;                /*!< Specifies the number of the region to protect. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Number                 */
S  uint32_t               BaseAddress;           /*!< Specifies the base address of the region to protect.                           */
S  uint8_t                Size;                  /*!< Specifies the size of the region to protect. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Size                   */
S  uint8_t                SubRegionDisable;      /*!< Specifies the number of the subregion protection to disable. 
S                                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF    */         
S  uint8_t                TypeExtField;          /*!< Specifies the TEX field level.
S                                                     This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                    */                 
S  uint8_t                AccessPermission;      /*!< Specifies the region access permission type. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes  */
S  uint8_t                DisableExec;           /*!< Specifies the instruction access status. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
S  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */
S  uint8_t                IsCacheable;           /*!< Specifies the cacheable status of the region protected. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable              */
S  uint8_t                IsBufferable;          /*!< Specifies the bufferable status of the protected region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable             */
S}MPU_Region_InitTypeDef;
S/**
S  * @}
S  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
N  * @{
N  */
N
N
N/** @defgroup CORTEX_Preemption_Priority_Group  CORTEX Preemption Priority Group 
N  * @{
N  */
N
N#define NVIC_PRIORITYGROUP_0         ((uint32_t)0x00000007) /*!< 0 bits for pre-emption priority
N                                                                 4 bits for subpriority */
N#define NVIC_PRIORITYGROUP_1         ((uint32_t)0x00000006) /*!< 1 bits for pre-emption priority
N                                                                 3 bits for subpriority */
N#define NVIC_PRIORITYGROUP_2         ((uint32_t)0x00000005) /*!< 2 bits for pre-emption priority
N                                                                 2 bits for subpriority */
N#define NVIC_PRIORITYGROUP_3         ((uint32_t)0x00000004) /*!< 3 bits for pre-emption priority
N                                                                 1 bits for subpriority */
N#define NVIC_PRIORITYGROUP_4         ((uint32_t)0x00000003) /*!< 4 bits for pre-emption priority
N                                                                 0 bits for subpriority */
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_SysTick_clock_source CORTEX SysTick clock source
N  * @{
N  */
N#define SYSTICK_CLKSOURCE_HCLK_DIV8    ((uint32_t)0x00000000)
N#define SYSTICK_CLKSOURCE_HCLK         ((uint32_t)0x00000004)
N
N/**
N  * @}
N  */
N
N#if (__MPU_PRESENT == 1)
X#if (0 == 1)
S/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control
S  * @{
S  */
S#define  MPU_HFNMI_PRIVDEF_NONE      ((uint32_t)0x00000000)  
S#define  MPU_HARDFAULT_NMI           ((uint32_t)0x00000002)
S#define  MPU_PRIVILEGED_DEFAULT      ((uint32_t)0x00000004)
S#define  MPU_HFNMI_PRIVDEF           ((uint32_t)0x00000006)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
S  * @{
S  */
S#define  MPU_REGION_ENABLE     ((uint8_t)0x01)
S#define  MPU_REGION_DISABLE    ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
S  * @{
S  */
S#define  MPU_INSTRUCTION_ACCESS_ENABLE      ((uint8_t)0x00)
S#define  MPU_INSTRUCTION_ACCESS_DISABLE     ((uint8_t)0x01)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
S  * @{
S  */
S#define  MPU_ACCESS_SHAREABLE        ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_SHAREABLE    ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
S  * @{
S  */
S#define  MPU_ACCESS_CACHEABLE         ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_CACHEABLE     ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
S  * @{
S  */
S#define  MPU_ACCESS_BUFFERABLE         ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_BUFFERABLE     ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels
S  * @{
S  */
S#define  MPU_TEX_LEVEL0    ((uint8_t)0x00)
S#define  MPU_TEX_LEVEL1    ((uint8_t)0x01)
S#define  MPU_TEX_LEVEL2    ((uint8_t)0x02)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
S  * @{
S  */
S#define   MPU_REGION_SIZE_32B      ((uint8_t)0x04)
S#define   MPU_REGION_SIZE_64B      ((uint8_t)0x05)
S#define   MPU_REGION_SIZE_128B     ((uint8_t)0x06) 
S#define   MPU_REGION_SIZE_256B     ((uint8_t)0x07) 
S#define   MPU_REGION_SIZE_512B     ((uint8_t)0x08) 
S#define   MPU_REGION_SIZE_1KB      ((uint8_t)0x09)  
S#define   MPU_REGION_SIZE_2KB      ((uint8_t)0x0A)
S#define   MPU_REGION_SIZE_4KB      ((uint8_t)0x0B) 
S#define   MPU_REGION_SIZE_8KB      ((uint8_t)0x0C) 
S#define   MPU_REGION_SIZE_16KB     ((uint8_t)0x0D) 
S#define   MPU_REGION_SIZE_32KB     ((uint8_t)0x0E) 
S#define   MPU_REGION_SIZE_64KB     ((uint8_t)0x0F) 
S#define   MPU_REGION_SIZE_128KB    ((uint8_t)0x10)
S#define   MPU_REGION_SIZE_256KB    ((uint8_t)0x11)
S#define   MPU_REGION_SIZE_512KB    ((uint8_t)0x12)
S#define   MPU_REGION_SIZE_1MB      ((uint8_t)0x13) 
S#define   MPU_REGION_SIZE_2MB      ((uint8_t)0x14) 
S#define   MPU_REGION_SIZE_4MB      ((uint8_t)0x15) 
S#define   MPU_REGION_SIZE_8MB      ((uint8_t)0x16) 
S#define   MPU_REGION_SIZE_16MB     ((uint8_t)0x17)
S#define   MPU_REGION_SIZE_32MB     ((uint8_t)0x18)
S#define   MPU_REGION_SIZE_64MB     ((uint8_t)0x19)
S#define   MPU_REGION_SIZE_128MB    ((uint8_t)0x1A)
S#define   MPU_REGION_SIZE_256MB    ((uint8_t)0x1B)
S#define   MPU_REGION_SIZE_512MB    ((uint8_t)0x1C)
S#define   MPU_REGION_SIZE_1GB      ((uint8_t)0x1D) 
S#define   MPU_REGION_SIZE_2GB      ((uint8_t)0x1E) 
S#define   MPU_REGION_SIZE_4GB      ((uint8_t)0x1F)
S/**                                
S  * @}
S  */
S   
S/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes 
S  * @{
S  */
S#define  MPU_REGION_NO_ACCESS      ((uint8_t)0x00)  
S#define  MPU_REGION_PRIV_RW        ((uint8_t)0x01) 
S#define  MPU_REGION_PRIV_RW_URO    ((uint8_t)0x02)  
S#define  MPU_REGION_FULL_ACCESS    ((uint8_t)0x03)  
S#define  MPU_REGION_PRIV_RO        ((uint8_t)0x05) 
S#define  MPU_REGION_PRIV_RO_URO    ((uint8_t)0x06)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
S  * @{
S  */
S#define  MPU_REGION_NUMBER0    ((uint8_t)0x00)  
S#define  MPU_REGION_NUMBER1    ((uint8_t)0x01) 
S#define  MPU_REGION_NUMBER2    ((uint8_t)0x02)  
S#define  MPU_REGION_NUMBER3    ((uint8_t)0x03)  
S#define  MPU_REGION_NUMBER4    ((uint8_t)0x04) 
S#define  MPU_REGION_NUMBER5    ((uint8_t)0x05)
S#define  MPU_REGION_NUMBER6    ((uint8_t)0x06)
S#define  MPU_REGION_NUMBER7    ((uint8_t)0x07)
S/**
S  * @}
S  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N  
N
N/* Private macro -------------------------------------------------------------*/
N/** @defgroup CORTEX_Private_Macros CORTEX Private Macros
N  * @{
N  */  
N
N/** @defgroup CORTEX_Preemption_Priority_Group_Macro  CORTEX Preemption Priority Group 
N  * @{
N  */
N#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_1) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_2) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_3) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_4))
X#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_1) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_2) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_3) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_4))
N
N#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10)
N 
N#define IS_NVIC_SUB_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10)
N
N#define IS_NVIC_DEVICE_IRQ(IRQ)  ((IRQ) >= 0x00)
N
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_SysTick_clock_source_Macro_Private CORTEX SysTick clock source
N  * @{
N  */                       
N#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \
N                                       ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
X#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) ||                                        ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
N/**
N  * @}
N  */
N#if (__MPU_PRESENT == 1)
X#if (0 == 1)
S#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \
S                                     ((STATE) == MPU_REGION_DISABLE))
X#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) ||                                      ((STATE) == MPU_REGION_DISABLE))
S
S#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \
S                                          ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
X#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) ||                                           ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
S
S#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
X#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
S
S#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
X#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
S
S#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
X#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
S
S#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  || \
S                                ((TYPE) == MPU_TEX_LEVEL1)  || \
S                                ((TYPE) == MPU_TEX_LEVEL2))
X#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  ||                                 ((TYPE) == MPU_TEX_LEVEL1)  ||                                 ((TYPE) == MPU_TEX_LEVEL2))
S
S#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RW)     || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RW_URO) || \
S                                                  ((TYPE) == MPU_REGION_FULL_ACCESS) || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RO)     || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RO_URO))
X#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   ||                                                   ((TYPE) == MPU_REGION_PRIV_RW)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RW_URO) ||                                                   ((TYPE) == MPU_REGION_FULL_ACCESS) ||                                                   ((TYPE) == MPU_REGION_PRIV_RO)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RO_URO))
S
S#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER1) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER2) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER3) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER4) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER5) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER6) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER7))
X#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) ||                                          ((NUMBER) == MPU_REGION_NUMBER1) ||                                          ((NUMBER) == MPU_REGION_NUMBER2) ||                                          ((NUMBER) == MPU_REGION_NUMBER3) ||                                          ((NUMBER) == MPU_REGION_NUMBER4) ||                                          ((NUMBER) == MPU_REGION_NUMBER5) ||                                          ((NUMBER) == MPU_REGION_NUMBER6) ||                                          ((NUMBER) == MPU_REGION_NUMBER7))
S
S#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_64B)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_128B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_256B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_512B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_1KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_8KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_16KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_32KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_64KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_128KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_256KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_512KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_1MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_8MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_16MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_32MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_64MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_128MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_256MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_512MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_1GB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2GB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4GB))
X#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   ||                                      ((SIZE) == MPU_REGION_SIZE_64B)   ||                                      ((SIZE) == MPU_REGION_SIZE_128B)  ||                                      ((SIZE) == MPU_REGION_SIZE_256B)  ||                                      ((SIZE) == MPU_REGION_SIZE_512B)  ||                                      ((SIZE) == MPU_REGION_SIZE_1KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128KB) ||                                      ((SIZE) == MPU_REGION_SIZE_256KB) ||                                      ((SIZE) == MPU_REGION_SIZE_512KB) ||                                      ((SIZE) == MPU_REGION_SIZE_1MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128MB) ||                                      ((SIZE) == MPU_REGION_SIZE_256MB) ||                                      ((SIZE) == MPU_REGION_SIZE_512MB) ||                                      ((SIZE) == MPU_REGION_SIZE_1GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4GB))
S
S#define IS_MPU_SUB_REGION_DISABLE(SUBREGION)  ((SUBREGION) < (uint16_t)0x00FF)
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup CORTEX_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup CORTEX_Exported_Functions_Group1
N  * @{
N  */  
N/* Initialization and de-initialization functions *****************************/
Nvoid     HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
Nvoid     HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
Nvoid     HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
Nvoid     HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
Nvoid     HAL_NVIC_SystemReset(void);
Nuint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);
N/**
N  * @}
N  */
N
N/** @addtogroup CORTEX_Exported_Functions_Group2
N  * @{
N  */ 
N/* Peripheral Control functions ***********************************************/
N#if (__MPU_PRESENT == 1)
X#if (0 == 1)
Svoid HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);
N#endif /* __MPU_PRESENT */
Nuint32_t HAL_NVIC_GetPriorityGrouping(void);
Nvoid     HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
Nuint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
Nvoid     HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
Nvoid     HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
Nuint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
Nvoid     HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
Nvoid     HAL_SYSTICK_IRQHandler(void);
Nvoid     HAL_SYSTICK_Callback(void);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N                                                                               
N/* Private functions ---------------------------------------------------------*/   
N/** @defgroup CORTEX_Private_Functions CORTEX Private Functions
N  * @brief    CORTEX private  functions 
N  * @{
N  */
N
N#if (__MPU_PRESENT == 1)
X#if (0 == 1)
S/**
S  * @brief  Disables the MPU
S  * @retval None
S  */
S__STATIC_INLINE void HAL_MPU_Disable(void)
S{
S  /* Disable fault exceptions */
S  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
S  
S  /* Disable the MPU */
S  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
S}
S
S/**
S  * @brief  Enables the MPU
S  * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
S  *          NMI, FAULTMASK and privileged accessto the default memory 
S  *          This parameter can be one of the following values:
S  *            @arg MPU_HFNMI_PRIVDEF_NONE
S  *            @arg MPU_HARDFAULT_NMI
S  *            @arg MPU_PRIVILEGED_DEFAULT
S  *            @arg MPU_HFNMI_PRIVDEF
S  * @retval None
S  */
S__STATIC_INLINE void HAL_MPU_Enable(uint32_t MPU_Control)
S{
S  /* Enable the MPU */
S  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
S  
S  /* Enable fault exceptions */
S  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
S}
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CORTEX_H */
N 
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 245 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_CORTEX_MODULE_ENABLED */
N
N#ifdef HAL_ADC_MODULE_ENABLED
N #include "stm32f1xx_hal_adc.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_adc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_adc.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file containing functions prototypes of ADC HAL library.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_ADC_H
N#define __STM32F1xx_HAL_ADC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"  
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup ADC
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup ADC_Exported_Types ADC Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  Structure definition of ADC and regular group initialization 
N  * @note   Parameters of this structure are shared within 2 scopes:
N  *          - Scope entire ADC (affects regular and injected groups): DataAlign, ScanConvMode.
N  *          - Scope regular group: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode, NbrOfDiscConversion, ExternalTrigConvEdge, ExternalTrigConv.
N  * @note   The setting of these parameters with function HAL_ADC_Init() is conditioned to ADC state.
N  *         ADC can be either disabled or enabled without conversion on going on regular group.
N  */
Ntypedef struct
N{
N  uint32_t DataAlign;             /*!< Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0) (default setting)
N                                       or to left (if regular group: MSB on register bit 15 and LSB on register bit 4, if injected group (MSB kept as signed value due to potential negative value after offset application): MSB on register bit 14 and LSB on register bit 3).
N                                       This parameter can be a value of @ref ADC_Data_align */
N  uint32_t ScanConvMode;          /*!< Configures the sequencer of regular and injected groups.
N                                       This parameter can be associated to parameter 'DiscontinuousConvMode' to have main sequence subdivided in successive parts.
N                                       If disabled: Conversion is performed in single mode (one channel converted, the one defined in rank 1).
N                                                    Parameters 'NbrOfConversion' and 'InjectedNbrOfConversion' are discarded (equivalent to set to 1).
N                                       If enabled:  Conversions are performed in sequence mode (multiple ranks defined by 'NbrOfConversion'/'InjectedNbrOfConversion' and each channel rank).
N                                                    Scan direction is upward: from rank1 to rank 'n'.
N                                       This parameter can be a value of @ref ADC_Scan_mode
N                                       Note: For regular group, this parameter should be enabled in conversion either by polling (HAL_ADC_Start with Discontinuous mode and NbrOfDiscConversion=1)
N                                             or by DMA (HAL_ADC_Start_DMA), but not by interruption (HAL_ADC_Start_IT): in scan mode, interruption is triggered only on the
N                                             the last conversion of the sequence. All previous conversions would be overwritten by the last one.
N                                             Injected group used with scan mode has not this constraint: each rank has its own result register, no data is overwritten. */
N  uint32_t ContinuousConvMode;    /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
N                                       after the selected trigger occurred (software start or external trigger).
N                                       This parameter can be set to ENABLE or DISABLE. */
N  uint32_t NbrOfConversion;       /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
N                                       To use regular group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
N                                       This parameter must be a number between Min_Data = 1 and Max_Data = 16. */
N  uint32_t DiscontinuousConvMode; /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
N                                       Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
N                                       Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
N                                       This parameter can be set to ENABLE or DISABLE. */
N  uint32_t NbrOfDiscConversion;   /*!< Specifies the number of discontinuous conversions in which the  main sequence of regular group (parameter NbrOfConversion) will be subdivided.
N                                       If parameter 'DiscontinuousConvMode' is disabled, this parameter is discarded.
N                                       This parameter must be a number between Min_Data = 1 and Max_Data = 8. */
N  uint32_t ExternalTrigConv;      /*!< Selects the external event used to trigger the conversion start of regular group.
N                                       If set to ADC_SOFTWARE_START, external triggers are disabled.
N                                       If set to external trigger source, triggering is on event rising edge.
N                                       This parameter can be a value of @ref ADC_External_trigger_source_Regular */
N}ADC_InitTypeDef;
N
N/** 
N  * @brief  Structure definition of ADC channel for regular group   
N  * @note   The setting of these parameters with function HAL_ADC_ConfigChannel() is conditioned to ADC state.
N  *         ADC can be either disabled or enabled without conversion on going on regular group.
N  */ 
Ntypedef struct 
N{
N  uint32_t Channel;                /*!< Specifies the channel to configure into ADC regular group.
N                                        This parameter can be a value of @ref ADC_channels
N                                        Note: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability.
N                                        Note: On STM32F1 devices with several ADC: Only ADC1 can access internal measurement channels (VrefInt/TempSensor) 
N                                        Note: On STM32F10xx8 and STM32F10xxB devices: A low-amplitude voltage glitch may be generated (on ADC input 0) on the PA0 pin, when the ADC is converting with injection trigger.
N                                              It is advised to distribute the analog channels so that Channel 0 is configured as an injected channel.
N                                              Refer to errata sheet of these devices for more details. */
N  uint32_t Rank;                   /*!< Specifies the rank in the regular group sequencer 
N                                        This parameter can be a value of @ref ADC_regular_rank
N                                        Note: In case of need to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions can be adjusted) */
N  uint32_t SamplingTime;           /*!< Sampling time value to be set for the selected channel.
N                                        Unit: ADC clock cycles
N                                        Conversion time is the addition of sampling time and processing time (12.5 ADC clock cycles at ADC resolution 12 bits).
N                                        This parameter can be a value of @ref ADC_sampling_times
N                                        Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
N                                                 If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
N                                        Note: In case of usage of internal measurement channels (VrefInt/TempSensor),
N                                              sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
N                                              Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 5us to 17.1us min). */
N}ADC_ChannelConfTypeDef;
N
N/**
N  * @brief  ADC Configuration analog watchdog definition
N  * @note   The setting of these parameters with function is conditioned to ADC state.
N  *         ADC state can be either disabled or enabled without conversion on going on regular and injected groups.
N  */
Ntypedef struct
N{
N  uint32_t WatchdogMode;      /*!< Configures the ADC analog watchdog mode: single/all channels, regular/injected group.
N                                   This parameter can be a value of @ref ADC_analog_watchdog_mode. */
N  uint32_t Channel;           /*!< Selects which ADC channel to monitor by analog watchdog.
N                                   This parameter has an effect only if watchdog mode is configured on single channel (parameter WatchdogMode)
N                                   This parameter can be a value of @ref ADC_channels. */
N  uint32_t ITMode;            /*!< Specifies whether the analog watchdog is configured in interrupt or polling mode.
N                                   This parameter can be set to ENABLE or DISABLE */
N  uint32_t HighThreshold;     /*!< Configures the ADC analog watchdog High threshold value.
N                                   This parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF. */
N  uint32_t LowThreshold;      /*!< Configures the ADC analog watchdog High threshold value.
N                                   This parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF. */
N  uint32_t WatchdogNumber;    /*!< Reserved for future use, can be set to 0 */
N}ADC_AnalogWDGConfTypeDef;
N
N/** 
N  * @brief  HAL ADC state machine: ADC states definition (bitfields)
N  */ 
N/* States of ADC global scope */
N#define HAL_ADC_STATE_RESET             ((uint32_t)0x00000000)    /*!< ADC not yet initialized or disabled */
N#define HAL_ADC_STATE_READY             ((uint32_t)0x00000001)    /*!< ADC peripheral ready for use */
N#define HAL_ADC_STATE_BUSY_INTERNAL     ((uint32_t)0x00000002)    /*!< ADC is busy to internal process (initialization, calibration) */
N#define HAL_ADC_STATE_TIMEOUT           ((uint32_t)0x00000004)    /*!< TimeOut occurrence */
N
N/* States of ADC errors */
N#define HAL_ADC_STATE_ERROR_INTERNAL    ((uint32_t)0x00000010)    /*!< Internal error occurrence */
N#define HAL_ADC_STATE_ERROR_CONFIG      ((uint32_t)0x00000020)    /*!< Configuration error occurrence */
N#define HAL_ADC_STATE_ERROR_DMA         ((uint32_t)0x00000040)    /*!< DMA error occurrence */
N
N/* States of ADC group regular */
N#define HAL_ADC_STATE_REG_BUSY          ((uint32_t)0x00000100)    /*!< A conversion on group regular is ongoing or can occur (either by continuous mode,
N                                                                       external trigger, low power auto power-on, multimode ADC master control) */
N#define HAL_ADC_STATE_REG_EOC           ((uint32_t)0x00000200)    /*!< Conversion data available on group regular */
N#define HAL_ADC_STATE_REG_OVR           ((uint32_t)0x00000400)    /*!< Not available on STM32F1 device: Overrun occurrence */
N#define HAL_ADC_STATE_REG_EOSMP         ((uint32_t)0x00000800)    /*!< Not available on STM32F1 device: End Of Sampling flag raised  */
N
N/* States of ADC group injected */
N#define HAL_ADC_STATE_INJ_BUSY          ((uint32_t)0x00001000)    /*!< A conversion on group injected is ongoing or can occur (either by auto-injection mode,
N                                                                       external trigger, low power auto power-on, multimode ADC master control) */
N#define HAL_ADC_STATE_INJ_EOC           ((uint32_t)0x00002000)    /*!< Conversion data available on group injected */
N#define HAL_ADC_STATE_INJ_JQOVF         ((uint32_t)0x00004000)    /*!< Not available on STM32F1 device: Injected queue overflow occurrence */
N
N/* States of ADC analog watchdogs */
N#define HAL_ADC_STATE_AWD1              ((uint32_t)0x00010000)    /*!< Out-of-window occurrence of analog watchdog 1 */
N#define HAL_ADC_STATE_AWD2              ((uint32_t)0x00020000)    /*!< Not available on STM32F1 device: Out-of-window occurrence of analog watchdog 2 */
N#define HAL_ADC_STATE_AWD3              ((uint32_t)0x00040000)    /*!< Not available on STM32F1 device: Out-of-window occurrence of analog watchdog 3 */
N
N/* States of ADC multi-mode */
N#define HAL_ADC_STATE_MULTIMODE_SLAVE   ((uint32_t)0x00100000)    /*!< ADC in multimode slave state, controlled by another ADC master ( */
N
N
N/** 
N  * @brief  ADC handle Structure definition  
N  */ 
Ntypedef struct
N{
N  ADC_TypeDef                   *Instance;              /*!< Register base address */
N
N  ADC_InitTypeDef               Init;                   /*!< ADC required parameters */
N
N  DMA_HandleTypeDef             *DMA_Handle;            /*!< Pointer DMA Handler */
N
N  HAL_LockTypeDef               Lock;                   /*!< ADC locking object */
N  
N  __IO uint32_t                 State;                  /*!< ADC communication state (bitmap of ADC states) */
X  volatile uint32_t                 State;                   
N
N  __IO uint32_t                 ErrorCode;              /*!< ADC Error code */
X  volatile uint32_t                 ErrorCode;               
N}ADC_HandleTypeDef;
N/**
N  * @}
N  */
N
N
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup ADC_Exported_Constants ADC Exported Constants
N  * @{
N  */
N
N/** @defgroup ADC_Error_Code ADC Error Code
N  * @{
N  */
N#define HAL_ADC_ERROR_NONE        ((uint32_t)0x00)   /*!< No error                                              */
N#define HAL_ADC_ERROR_INTERNAL    ((uint32_t)0x01)   /*!< ADC IP internal error: if problem of clocking, 
N                                                          enable/disable, erroneous state                       */
N#define HAL_ADC_ERROR_OVR         ((uint32_t)0x02)   /*!< Overrun error                                         */
N#define HAL_ADC_ERROR_DMA         ((uint32_t)0x04)   /*!< DMA transfer error                                    */
N
N/**
N  * @}
N  */
N
N
N/** @defgroup ADC_Data_align ADC data alignment
N  * @{
N  */
N#define ADC_DATAALIGN_RIGHT      ((uint32_t)0x00000000)
N#define ADC_DATAALIGN_LEFT       ((uint32_t)ADC_CR2_ALIGN)
N/**
N  * @}
N  */
N
N/** @defgroup ADC_Scan_mode ADC scan mode
N  * @{
N  */
N/* Note: Scan mode values are not among binary choices ENABLE/DISABLE for     */
N/*       compatibility with other STM32 devices having a sequencer with       */
N/*       additional options.                                                  */
N#define ADC_SCAN_DISABLE         ((uint32_t)0x00000000)
N#define ADC_SCAN_ENABLE          ((uint32_t)ADC_CR1_SCAN)
N/**
N  * @}
N  */
N
N/** @defgroup ADC_External_trigger_edge_Regular ADC external trigger enable for regular group
N  * @{
N  */
N#define ADC_EXTERNALTRIGCONVEDGE_NONE           ((uint32_t)0x00000000)
N#define ADC_EXTERNALTRIGCONVEDGE_RISING         ((uint32_t)ADC_CR2_EXTTRIG)
N/**
N  * @}
N  */
N
N/** @defgroup ADC_channels ADC channels
N  * @{
N  */
N/* Note: Depending on devices, some channels may not be available on package  */
N/*       pins. Refer to device datasheet for channels availability.           */
N#define ADC_CHANNEL_0           ((uint32_t)0x00000000)                                                                          
N#define ADC_CHANNEL_1           ((uint32_t)(                                                                    ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_2           ((uint32_t)(                                                   ADC_SQR3_SQ1_1                 ))
N#define ADC_CHANNEL_3           ((uint32_t)(                                                   ADC_SQR3_SQ1_1 | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_4           ((uint32_t)(                                  ADC_SQR3_SQ1_2                                  ))
N#define ADC_CHANNEL_5           ((uint32_t)(                                  ADC_SQR3_SQ1_2                  | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_6           ((uint32_t)(                                  ADC_SQR3_SQ1_2 | ADC_SQR3_SQ1_1                 ))
N#define ADC_CHANNEL_7           ((uint32_t)(                                  ADC_SQR3_SQ1_2 | ADC_SQR3_SQ1_1 | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_8           ((uint32_t)(                 ADC_SQR3_SQ1_3                                                   ))
N#define ADC_CHANNEL_9           ((uint32_t)(                 ADC_SQR3_SQ1_3                                   | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_10          ((uint32_t)(                 ADC_SQR3_SQ1_3                  | ADC_SQR3_SQ1_1                 ))
N#define ADC_CHANNEL_11          ((uint32_t)(                 ADC_SQR3_SQ1_3                  | ADC_SQR3_SQ1_1 | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_12          ((uint32_t)(                 ADC_SQR3_SQ1_3 | ADC_SQR3_SQ1_2                                  ))
N#define ADC_CHANNEL_13          ((uint32_t)(                 ADC_SQR3_SQ1_3 | ADC_SQR3_SQ1_2                  | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_14          ((uint32_t)(                 ADC_SQR3_SQ1_3 | ADC_SQR3_SQ1_2 | ADC_SQR3_SQ1_1                 ))
N#define ADC_CHANNEL_15          ((uint32_t)(                 ADC_SQR3_SQ1_3 | ADC_SQR3_SQ1_2 | ADC_SQR3_SQ1_1 | ADC_SQR3_SQ1_0))
N#define ADC_CHANNEL_16          ((uint32_t)(ADC_SQR3_SQ1_4                                                                    ))
N#define ADC_CHANNEL_17          ((uint32_t)(ADC_SQR3_SQ1_4                                                    | ADC_SQR3_SQ1_0))
N
N#define ADC_CHANNEL_TEMPSENSOR  ADC_CHANNEL_16  /* ADC internal channel (no connection on device pin) */
N#define ADC_CHANNEL_VREFINT     ADC_CHANNEL_17  /* ADC internal channel (no connection on device pin) */
N/**
N  * @}
N  */
N
N/** @defgroup ADC_sampling_times ADC sampling times
N  * @{
N  */
N#define ADC_SAMPLETIME_1CYCLE_5       ((uint32_t)0x00000000)                                               /*!< Sampling time 1.5 ADC clock cycle */
N#define ADC_SAMPLETIME_7CYCLES_5      ((uint32_t)(                                      ADC_SMPR2_SMP0_0)) /*!< Sampling time 7.5 ADC clock cycles */
N#define ADC_SAMPLETIME_13CYCLES_5     ((uint32_t)(                   ADC_SMPR2_SMP0_1                   )) /*!< Sampling time 13.5 ADC clock cycles */
N#define ADC_SAMPLETIME_28CYCLES_5     ((uint32_t)(                   ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0)) /*!< Sampling time 28.5 ADC clock cycles */
N#define ADC_SAMPLETIME_41CYCLES_5     ((uint32_t)(ADC_SMPR2_SMP0_2                                      )) /*!< Sampling time 41.5 ADC clock cycles */
N#define ADC_SAMPLETIME_55CYCLES_5     ((uint32_t)(ADC_SMPR2_SMP0_2                    | ADC_SMPR2_SMP0_0)) /*!< Sampling time 55.5 ADC clock cycles */
N#define ADC_SAMPLETIME_71CYCLES_5     ((uint32_t)(ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1                   )) /*!< Sampling time 71.5 ADC clock cycles */
N#define ADC_SAMPLETIME_239CYCLES_5    ((uint32_t)(ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0)) /*!< Sampling time 239.5 ADC clock cycles */
N/**
N  * @}
N  */
N
N/** @defgroup ADC_regular_rank ADC rank into regular group
N  * @{
N  */
N#define ADC_REGULAR_RANK_1    ((uint32_t)0x00000001)
N#define ADC_REGULAR_RANK_2    ((uint32_t)0x00000002)
N#define ADC_REGULAR_RANK_3    ((uint32_t)0x00000003)
N#define ADC_REGULAR_RANK_4    ((uint32_t)0x00000004)
N#define ADC_REGULAR_RANK_5    ((uint32_t)0x00000005)
N#define ADC_REGULAR_RANK_6    ((uint32_t)0x00000006)
N#define ADC_REGULAR_RANK_7    ((uint32_t)0x00000007)
N#define ADC_REGULAR_RANK_8    ((uint32_t)0x00000008)
N#define ADC_REGULAR_RANK_9    ((uint32_t)0x00000009)
N#define ADC_REGULAR_RANK_10   ((uint32_t)0x0000000A)
N#define ADC_REGULAR_RANK_11   ((uint32_t)0x0000000B)
N#define ADC_REGULAR_RANK_12   ((uint32_t)0x0000000C)
N#define ADC_REGULAR_RANK_13   ((uint32_t)0x0000000D)
N#define ADC_REGULAR_RANK_14   ((uint32_t)0x0000000E)
N#define ADC_REGULAR_RANK_15   ((uint32_t)0x0000000F)
N#define ADC_REGULAR_RANK_16   ((uint32_t)0x00000010)
N/**
N  * @}
N  */
N
N/** @defgroup ADC_analog_watchdog_mode ADC analog watchdog mode
N  * @{
N  */
N#define ADC_ANALOGWATCHDOG_NONE                 ((uint32_t)0x00000000)
N#define ADC_ANALOGWATCHDOG_SINGLE_REG           ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN))
N#define ADC_ANALOGWATCHDOG_SINGLE_INJEC         ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN))
N#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC      ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN))
N#define ADC_ANALOGWATCHDOG_ALL_REG              ((uint32_t) ADC_CR1_AWDEN)
N#define ADC_ANALOGWATCHDOG_ALL_INJEC            ((uint32_t) ADC_CR1_JAWDEN)
N#define ADC_ANALOGWATCHDOG_ALL_REGINJEC         ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN))
N/**
N  * @}
N  */
N
N/** @defgroup ADC_conversion_group ADC conversion group
N  * @{
N  */
N#define ADC_REGULAR_GROUP             ((uint32_t)(ADC_FLAG_EOC))
N#define ADC_INJECTED_GROUP            ((uint32_t)(ADC_FLAG_JEOC))
N#define ADC_REGULAR_INJECTED_GROUP    ((uint32_t)(ADC_FLAG_EOC | ADC_FLAG_JEOC))
N/**
N  * @}
N  */
N
N/** @defgroup ADC_Event_type ADC Event type
N  * @{
N  */
N#define ADC_AWD_EVENT               ((uint32_t)ADC_FLAG_AWD)   /*!< ADC Analog watchdog event */
N
N#define ADC_AWD1_EVENT              ADC_AWD_EVENT              /*!< ADC Analog watchdog 1 event: Alternate naming for compatibility with other STM32 devices having several analog watchdogs */
N/**
N  * @}
N  */
N
N/** @defgroup ADC_interrupts_definition ADC interrupts definition
N  * @{
N  */
N#define ADC_IT_EOC           ADC_CR1_EOCIE        /*!< ADC End of Regular Conversion interrupt source */
N#define ADC_IT_JEOC          ADC_CR1_JEOCIE       /*!< ADC End of Injected Conversion interrupt source */
N#define ADC_IT_AWD           ADC_CR1_AWDIE        /*!< ADC Analog watchdog interrupt source */
N/**
N  * @}
N  */
N
N/** @defgroup ADC_flags_definition ADC flags definition
N  * @{
N  */
N#define ADC_FLAG_STRT          ADC_SR_STRT     /*!< ADC Regular group start flag */
N#define ADC_FLAG_JSTRT         ADC_SR_JSTRT    /*!< ADC Injected group start flag */
N#define ADC_FLAG_EOC           ADC_SR_EOC      /*!< ADC End of Regular conversion flag */
N#define ADC_FLAG_JEOC          ADC_SR_JEOC     /*!< ADC End of Injected conversion flag */
N#define ADC_FLAG_AWD           ADC_SR_AWD      /*!< ADC Analog watchdog flag */
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */ 
N
N/* Private constants ---------------------------------------------------------*/
N
N/** @addtogroup ADC_Private_Constants ADC Private Constants
N  * @{
N  */
N
N/** @defgroup ADC_conversion_cycles ADC conversion cycles
N  * @{
N  */
N/* ADC conversion cycles (unit: ADC clock cycles)                           */
N/* (selected sampling time + conversion time of 12.5 ADC clock cycles, with */
N/* resolution 12 bits)                                                      */
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_1CYCLE5    ((uint32_t) 14)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5   ((uint32_t) 20)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_13CYCLES5  ((uint32_t) 26)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5  ((uint32_t) 41)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_41CYCLES5  ((uint32_t) 54)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_55CYCLES5  ((uint32_t) 68)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5  ((uint32_t) 84)
N#define ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5 ((uint32_t)252)
N/**
N  * @}
N  */
N
N/** @defgroup ADC_sampling_times_all_channels ADC sampling times all channels
N  * @{
N  */
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2                                          \
N     (ADC_SMPR2_SMP9_2 | ADC_SMPR2_SMP8_2 | ADC_SMPR2_SMP7_2 | ADC_SMPR2_SMP6_2 |     \
N      ADC_SMPR2_SMP5_2 | ADC_SMPR2_SMP4_2 | ADC_SMPR2_SMP3_2 | ADC_SMPR2_SMP2_2 |     \
N      ADC_SMPR2_SMP1_2 | ADC_SMPR2_SMP0_2)
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2                                               (ADC_SMPR2_SMP9_2 | ADC_SMPR2_SMP8_2 | ADC_SMPR2_SMP7_2 | ADC_SMPR2_SMP6_2 |           ADC_SMPR2_SMP5_2 | ADC_SMPR2_SMP4_2 | ADC_SMPR2_SMP3_2 | ADC_SMPR2_SMP2_2 |           ADC_SMPR2_SMP1_2 | ADC_SMPR2_SMP0_2)
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2                                          \
N     (ADC_SMPR1_SMP17_2 | ADC_SMPR1_SMP16_2 | ADC_SMPR1_SMP15_2 | ADC_SMPR1_SMP14_2 | \
N      ADC_SMPR1_SMP13_2 | ADC_SMPR1_SMP12_2 | ADC_SMPR1_SMP11_2 | ADC_SMPR1_SMP10_2 )
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2                                               (ADC_SMPR1_SMP17_2 | ADC_SMPR1_SMP16_2 | ADC_SMPR1_SMP15_2 | ADC_SMPR1_SMP14_2 |       ADC_SMPR1_SMP13_2 | ADC_SMPR1_SMP12_2 | ADC_SMPR1_SMP11_2 | ADC_SMPR1_SMP10_2 )
N
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1                                          \
N     (ADC_SMPR2_SMP9_1 | ADC_SMPR2_SMP8_1 | ADC_SMPR2_SMP7_1 | ADC_SMPR2_SMP6_1 |     \
N      ADC_SMPR2_SMP5_1 | ADC_SMPR2_SMP4_1 | ADC_SMPR2_SMP3_1 | ADC_SMPR2_SMP2_1 |     \
N      ADC_SMPR2_SMP1_1 | ADC_SMPR2_SMP0_1)
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1                                               (ADC_SMPR2_SMP9_1 | ADC_SMPR2_SMP8_1 | ADC_SMPR2_SMP7_1 | ADC_SMPR2_SMP6_1 |           ADC_SMPR2_SMP5_1 | ADC_SMPR2_SMP4_1 | ADC_SMPR2_SMP3_1 | ADC_SMPR2_SMP2_1 |           ADC_SMPR2_SMP1_1 | ADC_SMPR2_SMP0_1)
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1                                          \
N     (ADC_SMPR1_SMP17_1 | ADC_SMPR1_SMP16_1 | ADC_SMPR1_SMP15_1 | ADC_SMPR1_SMP14_1 | \
N      ADC_SMPR1_SMP13_1 | ADC_SMPR1_SMP12_1 | ADC_SMPR1_SMP11_1 | ADC_SMPR1_SMP10_1 )
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1                                               (ADC_SMPR1_SMP17_1 | ADC_SMPR1_SMP16_1 | ADC_SMPR1_SMP15_1 | ADC_SMPR1_SMP14_1 |       ADC_SMPR1_SMP13_1 | ADC_SMPR1_SMP12_1 | ADC_SMPR1_SMP11_1 | ADC_SMPR1_SMP10_1 )
N
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0                                          \
N     (ADC_SMPR2_SMP9_0 | ADC_SMPR2_SMP8_0 | ADC_SMPR2_SMP7_0 | ADC_SMPR2_SMP6_0 |     \
N      ADC_SMPR2_SMP5_0 | ADC_SMPR2_SMP4_0 | ADC_SMPR2_SMP3_0 | ADC_SMPR2_SMP2_0 |     \
N      ADC_SMPR2_SMP1_0 | ADC_SMPR2_SMP0_0)
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0                                               (ADC_SMPR2_SMP9_0 | ADC_SMPR2_SMP8_0 | ADC_SMPR2_SMP7_0 | ADC_SMPR2_SMP6_0 |           ADC_SMPR2_SMP5_0 | ADC_SMPR2_SMP4_0 | ADC_SMPR2_SMP3_0 | ADC_SMPR2_SMP2_0 |           ADC_SMPR2_SMP1_0 | ADC_SMPR2_SMP0_0)
N#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0                                          \
N     (ADC_SMPR1_SMP17_0 | ADC_SMPR1_SMP16_0 | ADC_SMPR1_SMP15_0 | ADC_SMPR1_SMP14_0 | \
N      ADC_SMPR1_SMP13_0 | ADC_SMPR1_SMP12_0 | ADC_SMPR1_SMP11_0 | ADC_SMPR1_SMP10_0 )
X#define ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0                                               (ADC_SMPR1_SMP17_0 | ADC_SMPR1_SMP16_0 | ADC_SMPR1_SMP15_0 | ADC_SMPR1_SMP14_0 |       ADC_SMPR1_SMP13_0 | ADC_SMPR1_SMP12_0 | ADC_SMPR1_SMP11_0 | ADC_SMPR1_SMP10_0 )
N
N#define ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS    ((uint32_t)0x00000000)
N#define ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS   (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0)
N#define ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1)
N#define ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1 | ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0)
N#define ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2)
N#define ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0)
N#define ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1)
N#define ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS (ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1 | ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0)
N
N#define ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS    ((uint32_t)0x00000000)
N#define ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS   (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0)
N#define ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1)
N#define ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1 | ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0)
N#define ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2)
N#define ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0)
N#define ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS  (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1)
N#define ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS (ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2 | ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1 | ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0)
N/**
N  * @}
N  */
N
N/* Combination of all post-conversion flags bits: EOC/EOS, JEOC/JEOS, OVR, AWDx */
N#define ADC_FLAG_POSTCONV_ALL   (ADC_FLAG_EOC | ADC_FLAG_JEOC | ADC_FLAG_AWD )
N
N/**
N  * @}
N  */
N
N
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup ADC_Exported_Macros ADC Exported Macros
N  * @{
N  */
N/* Macro for internal HAL driver usage, and possibly can be used into code of */
N/* final user.                                                                */    
N
N/**
N  * @brief Enable the ADC peripheral
N  * @note ADC enable requires a delay for ADC stabilization time
N  *       (refer to device datasheet, parameter tSTAB)
N  * @note On STM32F1, if ADC is already enabled this macro trigs a conversion 
N  *       SW start on regular group.
N  * @param __HANDLE__: ADC handle
N  * @retval None
N  */
N#define __HAL_ADC_ENABLE(__HANDLE__)                                           \
N  (SET_BIT((__HANDLE__)->Instance->CR2, (ADC_CR2_ADON)))
X#define __HAL_ADC_ENABLE(__HANDLE__)                                             (SET_BIT((__HANDLE__)->Instance->CR2, (ADC_CR2_ADON)))
N    
N/**
N  * @brief Disable the ADC peripheral
N  * @param __HANDLE__: ADC handle
N  * @retval None
N  */
N#define __HAL_ADC_DISABLE(__HANDLE__)                                          \
N  (CLEAR_BIT((__HANDLE__)->Instance->CR2, (ADC_CR2_ADON)))
X#define __HAL_ADC_DISABLE(__HANDLE__)                                            (CLEAR_BIT((__HANDLE__)->Instance->CR2, (ADC_CR2_ADON)))
N    
N/** @brief Enable the ADC end of conversion interrupt.
N  * @param __HANDLE__: ADC handle
N  * @param __INTERRUPT__: ADC Interrupt
N  *          This parameter can be any combination of the following values:
N  *            @arg ADC_IT_EOC: ADC End of Regular Conversion interrupt source
N  *            @arg ADC_IT_JEOC: ADC End of Injected Conversion interrupt source
N  *            @arg ADC_IT_AWD: ADC Analog watchdog interrupt source
N  * @retval None
N  */
N#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__)                         \
N  (SET_BIT((__HANDLE__)->Instance->CR1, (__INTERRUPT__)))
X#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__)                           (SET_BIT((__HANDLE__)->Instance->CR1, (__INTERRUPT__)))
N    
N/** @brief Disable the ADC end of conversion interrupt.
N  * @param __HANDLE__: ADC handle
N  * @param __INTERRUPT__: ADC Interrupt
N  *          This parameter can be any combination of the following values:
N  *            @arg ADC_IT_EOC: ADC End of Regular Conversion interrupt source
N  *            @arg ADC_IT_JEOC: ADC End of Injected Conversion interrupt source
N  *            @arg ADC_IT_AWD: ADC Analog watchdog interrupt source
N  * @retval None
N  */
N#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__)                        \
N  (CLEAR_BIT((__HANDLE__)->Instance->CR1, (__INTERRUPT__)))
X#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__)                          (CLEAR_BIT((__HANDLE__)->Instance->CR1, (__INTERRUPT__)))
N
N/** @brief  Checks if the specified ADC interrupt source is enabled or disabled.
N  * @param __HANDLE__: ADC handle
N  * @param __INTERRUPT__: ADC interrupt source to check
N  *          This parameter can be any combination of the following values:
N  *            @arg ADC_IT_EOC: ADC End of Regular Conversion interrupt source
N  *            @arg ADC_IT_JEOC: ADC End of Injected Conversion interrupt source
N  *            @arg ADC_IT_AWD: ADC Analog watchdog interrupt source
N  * @retval None
N  */
N#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)                     \
N  (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))
X#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)                       (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))
N
N/** @brief Get the selected ADC's flag status.
N  * @param __HANDLE__: ADC handle
N  * @param __FLAG__: ADC flag
N  *          This parameter can be any combination of the following values:
N  *            @arg ADC_FLAG_STRT: ADC Regular group start flag
N  *            @arg ADC_FLAG_JSTRT: ADC Injected group start flag
N  *            @arg ADC_FLAG_EOC: ADC End of Regular conversion flag
N  *            @arg ADC_FLAG_JEOC: ADC End of Injected conversion flag
N  *            @arg ADC_FLAG_AWD: ADC Analog watchdog flag
N  * @retval None
N  */
N#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__)                               \
N  ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
X#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__)                                 ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
N    
N/** @brief Clear the ADC's pending flags
N  * @param __HANDLE__: ADC handle
N  * @param __FLAG__: ADC flag
N  *          This parameter can be any combination of the following values:
N  *            @arg ADC_FLAG_STRT: ADC Regular group start flag
N  *            @arg ADC_FLAG_JSTRT: ADC Injected group start flag
N  *            @arg ADC_FLAG_EOC: ADC End of Regular conversion flag
N  *            @arg ADC_FLAG_JEOC: ADC End of Injected conversion flag
N  *            @arg ADC_FLAG_AWD: ADC Analog watchdog flag
N  * @retval None
N  */
N#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__)                             \
N  (WRITE_REG((__HANDLE__)->Instance->SR, ~(__FLAG__)))
X#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__)                               (WRITE_REG((__HANDLE__)->Instance->SR, ~(__FLAG__)))
N
N/** @brief  Reset ADC handle state
N  * @param  __HANDLE__: ADC handle
N  * @retval None
N  */
N#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                               \
N  ((__HANDLE__)->State = HAL_ADC_STATE_RESET)
X#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                                 ((__HANDLE__)->State = HAL_ADC_STATE_RESET)
N
N/**
N  * @}
N  */
N
N/* Private macro ------------------------------------------------------------*/
N
N/** @defgroup ADC_Private_Macros ADC Private Macros
N  * @{
N  */
N/* Macro reserved for internal HAL driver usage, not intended to be used in   */
N/* code of final user.                                                        */
N
N/**
N  * @brief Verification of ADC state: enabled or disabled
N  * @param __HANDLE__: ADC handle
N  * @retval SET (ADC enabled) or RESET (ADC disabled)
N  */
N#define ADC_IS_ENABLE(__HANDLE__)                                              \
N  ((( ((__HANDLE__)->Instance->CR2 & ADC_CR2_ADON) == ADC_CR2_ADON )           \
N   ) ? SET : RESET)
X#define ADC_IS_ENABLE(__HANDLE__)                                                ((( ((__HANDLE__)->Instance->CR2 & ADC_CR2_ADON) == ADC_CR2_ADON )              ) ? SET : RESET)
N
N/**
N  * @brief Test if conversion trigger of regular group is software start
N  *        or external trigger.
N  * @param __HANDLE__: ADC handle
N  * @retval SET (software start) or RESET (external trigger)
N  */
N#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__)                              \
N  (READ_BIT((__HANDLE__)->Instance->CR2, ADC_CR2_EXTSEL) == ADC_SOFTWARE_START)
X#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__)                                (READ_BIT((__HANDLE__)->Instance->CR2, ADC_CR2_EXTSEL) == ADC_SOFTWARE_START)
N
N/**
N  * @brief Test if conversion trigger of injected group is software start
N  *        or external trigger.
N  * @param __HANDLE__: ADC handle
N  * @retval SET (software start) or RESET (external trigger)
N  */
N#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__)                             \
N  (READ_BIT((__HANDLE__)->Instance->CR2, ADC_CR2_JEXTSEL) == ADC_INJECTED_SOFTWARE_START)
X#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__)                               (READ_BIT((__HANDLE__)->Instance->CR2, ADC_CR2_JEXTSEL) == ADC_INJECTED_SOFTWARE_START)
N
N/**
N  * @brief Simultaneously clears and sets specific bits of the handle State
N  * @note: ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(),
N  *        the first parameter is the ADC handle State, the second parameter is the
N  *        bit field to clear, the third and last parameter is the bit field to set.
N  * @retval None
N  */
N#define ADC_STATE_CLR_SET MODIFY_REG
N
N/**
N  * @brief Clear ADC error code (set it to error code: "no error")
N  * @param __HANDLE__: ADC handle
N  * @retval None
N  */
N#define ADC_CLEAR_ERRORCODE(__HANDLE__)                                        \
N  ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)
X#define ADC_CLEAR_ERRORCODE(__HANDLE__)                                          ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)
N
N/**
N  * @brief Set ADC number of conversions into regular channel sequence length.
N  * @param _NbrOfConversion_: Regular channel sequence length 
N  * @retval None
N  */
N#define ADC_SQR1_L_SHIFT(_NbrOfConversion_)                                    \
N  (((_NbrOfConversion_) - (uint8_t)1) << POSITION_VAL(ADC_SQR1_L))
X#define ADC_SQR1_L_SHIFT(_NbrOfConversion_)                                      (((_NbrOfConversion_) - (uint8_t)1) << POSITION_VAL(ADC_SQR1_L))
N
N/**
N  * @brief Set the ADC's sample time for channel numbers between 10 and 18.
N  * @param _SAMPLETIME_: Sample time parameter.
N  * @param _CHANNELNB_: Channel number.  
N  * @retval None
N  */
N#define ADC_SMPR1(_SAMPLETIME_, _CHANNELNB_)                                   \
N  ((_SAMPLETIME_) << (POSITION_VAL(ADC_SMPR1_SMP11) * ((_CHANNELNB_) - 10)))
X#define ADC_SMPR1(_SAMPLETIME_, _CHANNELNB_)                                     ((_SAMPLETIME_) << (POSITION_VAL(ADC_SMPR1_SMP11) * ((_CHANNELNB_) - 10)))
N
N/**
N  * @brief Set the ADC's sample time for channel numbers between 0 and 9.
N  * @param _SAMPLETIME_: Sample time parameter.
N  * @param _CHANNELNB_: Channel number.  
N  * @retval None
N  */
N#define ADC_SMPR2(_SAMPLETIME_, _CHANNELNB_)                                   \
N  ((_SAMPLETIME_) << (POSITION_VAL(ADC_SMPR2_SMP1) * (_CHANNELNB_)))
X#define ADC_SMPR2(_SAMPLETIME_, _CHANNELNB_)                                     ((_SAMPLETIME_) << (POSITION_VAL(ADC_SMPR2_SMP1) * (_CHANNELNB_)))
N
N/**
N  * @brief Set the selected regular channel rank for rank between 1 and 6.
N  * @param _CHANNELNB_: Channel number.
N  * @param _RANKNB_: Rank number.    
N  * @retval None
N  */
N#define ADC_SQR3_RK(_CHANNELNB_, _RANKNB_)                                     \
N  ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR3_SQ2) * ((_RANKNB_) - 1)))
X#define ADC_SQR3_RK(_CHANNELNB_, _RANKNB_)                                       ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR3_SQ2) * ((_RANKNB_) - 1)))
N
N/**
N  * @brief Set the selected regular channel rank for rank between 7 and 12.
N  * @param _CHANNELNB_: Channel number.
N  * @param _RANKNB_: Rank number.    
N  * @retval None
N  */
N#define ADC_SQR2_RK(_CHANNELNB_, _RANKNB_)                                     \
N  ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR2_SQ8) * ((_RANKNB_) - 7)))
X#define ADC_SQR2_RK(_CHANNELNB_, _RANKNB_)                                       ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR2_SQ8) * ((_RANKNB_) - 7)))
N
N/**
N  * @brief Set the selected regular channel rank for rank between 13 and 16.
N  * @param _CHANNELNB_: Channel number.
N  * @param _RANKNB_: Rank number.    
N  * @retval None
N  */
N#define ADC_SQR1_RK(_CHANNELNB_, _RANKNB_)                                     \
N  ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR1_SQ14) * ((_RANKNB_) - 13)))
X#define ADC_SQR1_RK(_CHANNELNB_, _RANKNB_)                                       ((_CHANNELNB_) << (POSITION_VAL(ADC_SQR1_SQ14) * ((_RANKNB_) - 13)))
N
N/**
N  * @brief Set the injected sequence length.
N  * @param _JSQR_JL_: Sequence length.
N  * @retval None
N  */
N#define ADC_JSQR_JL_SHIFT(_JSQR_JL_)                                           \
N  (((_JSQR_JL_) -1) << POSITION_VAL(ADC_JSQR_JL))
X#define ADC_JSQR_JL_SHIFT(_JSQR_JL_)                                             (((_JSQR_JL_) -1) << POSITION_VAL(ADC_JSQR_JL))
N
N/**
N  * @brief Set the selected injected channel rank
N  *        Note: on STM32F1 devices, channel rank position in JSQR register
N  *              is depending on total number of ranks selected into
N  *              injected sequencer (ranks sequence starting from 4-JL)
N  * @param _CHANNELNB_: Channel number.
N  * @param _RANKNB_: Rank number.
N  * @param _JSQR_JL_: Sequence length.
N  * @retval None
N  */
N#define ADC_JSQR_RK_JL(_CHANNELNB_, _RANKNB_, _JSQR_JL_)                       \
N  ((_CHANNELNB_) << (POSITION_VAL(ADC_JSQR_JSQ2) * ((4 - ((_JSQR_JL_) - (_RANKNB_))) - 1)))
X#define ADC_JSQR_RK_JL(_CHANNELNB_, _RANKNB_, _JSQR_JL_)                         ((_CHANNELNB_) << (POSITION_VAL(ADC_JSQR_JSQ2) * ((4 - ((_JSQR_JL_) - (_RANKNB_))) - 1)))
N
N/**
N  * @brief Enable ADC continuous conversion mode.
N  * @param _CONTINUOUS_MODE_: Continuous mode.
N  * @retval None
N  */
N#define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_)                                  \
N  ((_CONTINUOUS_MODE_) << POSITION_VAL(ADC_CR2_CONT))
X#define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_)                                    ((_CONTINUOUS_MODE_) << POSITION_VAL(ADC_CR2_CONT))
N
N/**
N  * @brief Configures the number of discontinuous conversions for the regular group channels.
N  * @param _NBR_DISCONTINUOUS_CONV_: Number of discontinuous conversions.
N  * @retval None
N  */
N#define ADC_CR1_DISCONTINUOUS_NUM(_NBR_DISCONTINUOUS_CONV_)                    \
N  (((_NBR_DISCONTINUOUS_CONV_) - 1) << POSITION_VAL(ADC_CR1_DISCNUM))
X#define ADC_CR1_DISCONTINUOUS_NUM(_NBR_DISCONTINUOUS_CONV_)                      (((_NBR_DISCONTINUOUS_CONV_) - 1) << POSITION_VAL(ADC_CR1_DISCNUM))
N
N/**
N  * @brief Enable ADC scan mode to convert multiple ranks with sequencer.
N  * @param _SCAN_MODE_: Scan conversion mode.
N  * @retval None
N  */
N/* Note: Scan mode is compared to ENABLE for legacy purpose, this parameter   */
N/*       is equivalent to ADC_SCAN_ENABLE.                                    */
N#define ADC_CR1_SCAN_SET(_SCAN_MODE_)                                          \
N  (( ((_SCAN_MODE_) == ADC_SCAN_ENABLE) || ((_SCAN_MODE_) == ENABLE)           \
N   )? (ADC_SCAN_ENABLE) : (ADC_SCAN_DISABLE)                                   \
N  )
X#define ADC_CR1_SCAN_SET(_SCAN_MODE_)                                            (( ((_SCAN_MODE_) == ADC_SCAN_ENABLE) || ((_SCAN_MODE_) == ENABLE)              )? (ADC_SCAN_ENABLE) : (ADC_SCAN_DISABLE)                                     )
N
N/**
N  * @brief Get the maximum ADC conversion cycles on all channels.
N  * Returns the selected sampling time + conversion time (12.5 ADC clock cycles)
N  * Approximation of sampling time within 4 ranges, returns the highest value:
N  *   below 7.5 cycles {1.5 cycle; 7.5 cycles},
N  *   between 13.5 cycles and 28.5 cycles {13.5 cycles; 28.5 cycles}
N  *   between 41.5 cycles and 71.5 cycles {41.5 cycles; 55.5 cycles; 71.5cycles}
N  *   equal to 239.5 cycles
N  * Unit: ADC clock cycles
N  * @param __HANDLE__: ADC handle
N  * @retval ADC conversion cycles on all channels
N  */   
N#define ADC_CONVCYCLES_MAX_RANGE(__HANDLE__)                                                                     \
N    (( (((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2) == RESET)  &&                     \
N       (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2) == RESET) ) ?                     \
N                                                                                                                 \
N          (( (((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1) == RESET)  &&               \
N             (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1) == RESET) ) ?               \
N               ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5 : ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5)   \
N          :                                                                                                      \
N          ((((((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1) == RESET)  &&               \
N             (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1) == RESET)) ||               \
N            ((((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0) == RESET)  &&               \
N             (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0) == RESET))) ?               \
N               ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5 : ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5) \
N     )
X#define ADC_CONVCYCLES_MAX_RANGE(__HANDLE__)                                                                         (( (((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2) == RESET)  &&                            (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2) == RESET) ) ?                                                                                                                                                (( (((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1) == RESET)  &&                            (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1) == RESET) ) ?                              ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5 : ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5)             :                                                                                                                ((((((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1) == RESET)  &&                            (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1) == RESET)) ||                           ((((__HANDLE__)->Instance->SMPR2 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0) == RESET)  &&                            (((__HANDLE__)->Instance->SMPR1 & ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0) == RESET))) ?                              ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5 : ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5)      )
N
N#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || \
N                                  ((ALIGN) == ADC_DATAALIGN_LEFT)    )
X#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) ||                                   ((ALIGN) == ADC_DATAALIGN_LEFT)    )
N
N#define IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DISABLE) || \
N                                     ((SCAN_MODE) == ADC_SCAN_ENABLE)    )
X#define IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DISABLE) ||                                      ((SCAN_MODE) == ADC_SCAN_ENABLE)    )
N
N#define IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE)  || \
N                                   ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING)  )
X#define IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE)  ||                                    ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING)  )
N
N#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_1)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_2)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_3)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_4)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_5)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_6)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_7)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_8)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_9)           || \
N                                 ((CHANNEL) == ADC_CHANNEL_10)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_11)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_12)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_13)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_14)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_15)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_16)          || \
N                                 ((CHANNEL) == ADC_CHANNEL_17)            )
X#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0)           ||                                  ((CHANNEL) == ADC_CHANNEL_1)           ||                                  ((CHANNEL) == ADC_CHANNEL_2)           ||                                  ((CHANNEL) == ADC_CHANNEL_3)           ||                                  ((CHANNEL) == ADC_CHANNEL_4)           ||                                  ((CHANNEL) == ADC_CHANNEL_5)           ||                                  ((CHANNEL) == ADC_CHANNEL_6)           ||                                  ((CHANNEL) == ADC_CHANNEL_7)           ||                                  ((CHANNEL) == ADC_CHANNEL_8)           ||                                  ((CHANNEL) == ADC_CHANNEL_9)           ||                                  ((CHANNEL) == ADC_CHANNEL_10)          ||                                  ((CHANNEL) == ADC_CHANNEL_11)          ||                                  ((CHANNEL) == ADC_CHANNEL_12)          ||                                  ((CHANNEL) == ADC_CHANNEL_13)          ||                                  ((CHANNEL) == ADC_CHANNEL_14)          ||                                  ((CHANNEL) == ADC_CHANNEL_15)          ||                                  ((CHANNEL) == ADC_CHANNEL_16)          ||                                  ((CHANNEL) == ADC_CHANNEL_17)            )
N
N#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5)    || \
N                                  ((TIME) == ADC_SAMPLETIME_7CYCLES_5)   || \
N                                  ((TIME) == ADC_SAMPLETIME_13CYCLES_5)  || \
N                                  ((TIME) == ADC_SAMPLETIME_28CYCLES_5)  || \
N                                  ((TIME) == ADC_SAMPLETIME_41CYCLES_5)  || \
N                                  ((TIME) == ADC_SAMPLETIME_55CYCLES_5)  || \
N                                  ((TIME) == ADC_SAMPLETIME_71CYCLES_5)  || \
N                                  ((TIME) == ADC_SAMPLETIME_239CYCLES_5)   )
X#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5)    ||                                   ((TIME) == ADC_SAMPLETIME_7CYCLES_5)   ||                                   ((TIME) == ADC_SAMPLETIME_13CYCLES_5)  ||                                   ((TIME) == ADC_SAMPLETIME_28CYCLES_5)  ||                                   ((TIME) == ADC_SAMPLETIME_41CYCLES_5)  ||                                   ((TIME) == ADC_SAMPLETIME_55CYCLES_5)  ||                                   ((TIME) == ADC_SAMPLETIME_71CYCLES_5)  ||                                   ((TIME) == ADC_SAMPLETIME_239CYCLES_5)   )
N
N#define IS_ADC_REGULAR_RANK(CHANNEL) (((CHANNEL) == ADC_REGULAR_RANK_1 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_2 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_3 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_4 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_5 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_6 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_7 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_8 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_9 ) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_10) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_11) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_12) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_13) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_14) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_15) || \
N                                      ((CHANNEL) == ADC_REGULAR_RANK_16)   )
X#define IS_ADC_REGULAR_RANK(CHANNEL) (((CHANNEL) == ADC_REGULAR_RANK_1 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_2 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_3 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_4 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_5 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_6 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_7 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_8 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_9 ) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_10) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_11) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_12) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_13) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_14) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_15) ||                                       ((CHANNEL) == ADC_REGULAR_RANK_16)   )
N
N#define IS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE)             || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG)       || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_INJEC)     || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG)          || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_INJEC)        || \
N                                               ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REGINJEC)       )
X#define IS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE)             ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG)       ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_INJEC)     ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG)          ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_INJEC)        ||                                                ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REGINJEC)       )
N
N#define IS_ADC_CONVERSION_GROUP(CONVERSION) (((CONVERSION) == ADC_REGULAR_GROUP)         || \
N                                             ((CONVERSION) == ADC_INJECTED_GROUP)        || \
N                                             ((CONVERSION) == ADC_REGULAR_INJECTED_GROUP)  )
X#define IS_ADC_CONVERSION_GROUP(CONVERSION) (((CONVERSION) == ADC_REGULAR_GROUP)         ||                                              ((CONVERSION) == ADC_INJECTED_GROUP)        ||                                              ((CONVERSION) == ADC_REGULAR_INJECTED_GROUP)  )
N
N#define IS_ADC_EVENT_TYPE(EVENT) ((EVENT) == ADC_AWD_EVENT)
N
N
N/** @defgroup ADC_range_verification ADC range verification
N  * For a unique ADC resolution: 12 bits
N  * @{
N  */
N#define IS_ADC_RANGE(ADC_VALUE) ((ADC_VALUE) <= ((uint32_t)0x0FFF))
N/**
N  * @}
N  */
N
N/** @defgroup ADC_regular_nb_conv_verification ADC regular nb conv verification
N  * @{
N  */
N#define IS_ADC_REGULAR_NB_CONV(LENGTH) (((LENGTH) >= ((uint32_t)1)) && ((LENGTH) <= ((uint32_t)16)))
N/**
N  * @}
N  */
N
N/** @defgroup ADC_regular_discontinuous_mode_number_verification ADC regular discontinuous mode number verification
N  * @{
N  */
N#define IS_ADC_REGULAR_DISCONT_NUMBER(NUMBER) (((NUMBER) >= ((uint32_t)1)) && ((NUMBER) <= ((uint32_t)8)))
N/**
N  * @}
N  */
N      
N/**
N  * @}
N  */
N    
N/* Include ADC HAL Extension module */
N#include "stm32f1xx_hal_adc_ex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_adc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_adc_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of ADC HAL extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_ADC_EX_H
N#define __STM32F1xx_HAL_ADC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"  
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup ADCEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup ADCEx_Exported_Types ADCEx Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  ADC Configuration injected Channel structure definition
N  * @note   Parameters of this structure are shared within 2 scopes:
N  *          - Scope channel: InjectedChannel, InjectedRank, InjectedSamplingTime, InjectedOffset
N  *          - Scope injected group (affects all channels of injected group): InjectedNbrOfConversion, InjectedDiscontinuousConvMode,
N  *            AutoInjectedConv, ExternalTrigInjecConvEdge, ExternalTrigInjecConv.
N  * @note   The setting of these parameters with function HAL_ADCEx_InjectedConfigChannel() is conditioned to ADC state.
N  *         ADC state can be either:
N  *          - For all parameters: ADC disabled (this is the only possible ADC state to modify parameter 'ExternalTrigInjecConv')
N  *          - For all except parameters 'ExternalTrigInjecConv': ADC enabled without conversion on going on injected group.
N  */
Ntypedef struct 
N{
N  uint32_t InjectedChannel;               /*!< Selection of ADC channel to configure
N                                               This parameter can be a value of @ref ADC_channels
N                                               Note: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability.
N                                               Note: On STM32F1 devices with several ADC: Only ADC1 can access internal measurement channels (VrefInt/TempSensor) 
N                                               Note: On STM32F10xx8 and STM32F10xxB devices: A low-amplitude voltage glitch may be generated (on ADC input 0) on the PA0 pin, when the ADC is converting with injection trigger.
N                                                     It is advised to distribute the analog channels so that Channel 0 is configured as an injected channel.
N                                                     Refer to errata sheet of these devices for more details. */
N  uint32_t InjectedRank;                  /*!< Rank in the injected group sequencer
N                                               This parameter must be a value of @ref ADCEx_injected_rank
N                                               Note: In case of need to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions can be adjusted) */
N  uint32_t InjectedSamplingTime;          /*!< Sampling time value to be set for the selected channel.
N                                               Unit: ADC clock cycles
N                                               Conversion time is the addition of sampling time and processing time (12.5 ADC clock cycles at ADC resolution 12 bits).
N                                               This parameter can be a value of @ref ADC_sampling_times
N                                               Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
N                                                        If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
N                                               Note: In case of usage of internal measurement channels (VrefInt/TempSensor),
N                                                     sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
N                                                     Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 5us to 17.1us min). */
N  uint32_t InjectedOffset;                /*!< Defines the offset to be subtracted from the raw converted data (for channels set on injected group only).
N                                               Offset value must be a positive number.
N                                               Depending of ADC resolution selected (12, 10, 8 or 6 bits),
N                                               this parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. */
N  uint32_t InjectedNbrOfConversion;       /*!< Specifies the number of ranks that will be converted within the injected group sequencer.
N                                               To use the injected group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
N                                               This parameter must be a number between Min_Data = 1 and Max_Data = 4.
N                                               Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to 
N                                                        configure a channel on injected group can impact the configuration of other channels previously set. */
N  uint32_t InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of injected group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
N                                               Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
N                                               Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
N                                               This parameter can be set to ENABLE or DISABLE.
N                                               Note: For injected group, number of discontinuous ranks increment is fixed to one-by-one.
N                                               Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to 
N                                                        configure a channel on injected group can impact the configuration of other channels previously set. */
N  uint32_t AutoInjectedConv;              /*!< Enables or disables the selected ADC automatic injected group conversion after regular one
N                                               This parameter can be set to ENABLE or DISABLE.      
N                                               Note: To use Automatic injected conversion, discontinuous mode must be disabled ('DiscontinuousConvMode' and 'InjectedDiscontinuousConvMode' set to DISABLE)
N                                               Note: To use Automatic injected conversion, injected group external triggers must be disabled ('ExternalTrigInjecConv' set to ADC_SOFTWARE_START)
N                                               Note: In case of DMA used with regular group: if DMA configured in normal mode (single shot) JAUTO will be stopped upon DMA transfer complete.
N                                                     To maintain JAUTO always enabled, DMA must be configured in circular mode.
N                                               Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
N                                                        configure a channel on injected group can impact the configuration of other channels previously set. */
N  uint32_t ExternalTrigInjecConv;         /*!< Selects the external event used to trigger the conversion start of injected group.
N                                               If set to ADC_INJECTED_SOFTWARE_START, external triggers are disabled.
N                                               If set to external trigger source, triggering is on event rising edge.
N                                               This parameter can be a value of @ref ADCEx_External_trigger_source_Injected
N                                               Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion).
N                                                     If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behaviour in case of another parameter update on the fly)
N                                               Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
N                                                        configure a channel on injected group can impact the configuration of other channels previously set. */
N}ADC_InjectionConfTypeDef;
N
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/** 
S  * @brief  Structure definition of ADC multimode
S  * @note   The setting of these parameters with function HAL_ADCEx_MultiModeConfigChannel() is conditioned to ADCs state (both ADCs of the common group).
S  *         State of ADCs of the common group must be: disabled.
S  */
Stypedef struct
S{
S  uint32_t Mode;              /*!< Configures the ADC to operate in independent or multi mode. 
S                                   This parameter can be a value of @ref ADCEx_Common_mode
S                                   Note: In dual mode, a change of channel configuration generates a restart that can produce a loss of synchronization. It is recommended to disable dual mode before any configuration change.
S                                   Note: In case of simultaneous mode used: Exactly the same sampling time should be configured for the 2 channels that will be sampled simultaneously by ACD1 and ADC2.
S                                   Note: In case of interleaved mode used: To avoid overlap between conversions, maximum sampling time allowed is 7 ADC clock cycles for fast interleaved mode and 14 ADC clock cycles for slow interleaved mode.
S                                   Note: Some multimode parameters are fixed on STM32F1 and can be configured on other STM32 devices with several ADC (multimode configuration structure can have additional parameters).
S                                         The equivalences are:
S                                           - Parameter 'DMAAccessMode': On STM32F1, this parameter is fixed to 1 DMA channel (one DMA channel for both ADC, DMA of ADC master). On other STM32 devices with several ADC, this is equivalent to parameter 'ADC_DMAACCESSMODE_12_10_BITS'.
S                                           - Parameter 'TwoSamplingDelay': On STM32F1, this parameter is fixed to 7 or 14 ADC clock cycles depending on fast or slow interleaved mode selected. On other STM32 devices with several ADC, this is equivalent to parameter 'ADC_TWOSAMPLINGDELAY_7CYCLES' (for fast interleaved mode). */
S
S  
S}ADC_MultiModeTypeDef;                                                          
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/**
N  * @}
N  */
N
N
N/* Exported constants --------------------------------------------------------*/
N   
N/** @defgroup ADCEx_Exported_Constants ADCEx Exported Constants
N  * @{
N  */
N
N/** @defgroup ADCEx_injected_rank ADCEx rank into injected group
N  * @{
N  */
N#define ADC_INJECTED_RANK_1    ((uint32_t)0x00000001)
N#define ADC_INJECTED_RANK_2    ((uint32_t)0x00000002)
N#define ADC_INJECTED_RANK_3    ((uint32_t)0x00000003)
N#define ADC_INJECTED_RANK_4    ((uint32_t)0x00000004)
N/**
N  * @}
N  */
N
N/** @defgroup ADCEx_External_trigger_edge_Injected ADCEx external trigger enable for injected group
N  * @{
N  */
N#define ADC_EXTERNALTRIGINJECCONV_EDGE_NONE           ((uint32_t)0x00000000)
N#define ADC_EXTERNALTRIGINJECCONV_EDGE_RISING         ((uint32_t)ADC_CR2_JEXTTRIG)
N/**
N  * @}
N  */
N    
N/** @defgroup ADC_External_trigger_source_Regular ADC External trigger selection for regular group
N  * @{
N  */
N/*!< List of external triggers with generic trigger name, independently of    */
N/* ADC target, sorted by trigger name:                                        */
N
N/*!< External triggers of regular group for ADC1&ADC2 only */
N#define ADC_EXTERNALTRIGCONV_T1_CC1         ADC1_2_EXTERNALTRIG_T1_CC1
N#define ADC_EXTERNALTRIGCONV_T1_CC2         ADC1_2_EXTERNALTRIG_T1_CC2
N#define ADC_EXTERNALTRIGCONV_T2_CC2         ADC1_2_EXTERNALTRIG_T2_CC2
N#define ADC_EXTERNALTRIGCONV_T3_TRGO        ADC1_2_EXTERNALTRIG_T3_TRGO
N#define ADC_EXTERNALTRIGCONV_T4_CC4         ADC1_2_EXTERNALTRIG_T4_CC4
N#define ADC_EXTERNALTRIGCONV_EXT_IT11       ADC1_2_EXTERNALTRIG_EXT_IT11
N
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S/*!< External triggers of regular group for ADC3 only */
S#define ADC_EXTERNALTRIGCONV_T2_CC3         ADC3_EXTERNALTRIG_T2_CC3
S#define ADC_EXTERNALTRIGCONV_T3_CC1         ADC3_EXTERNALTRIG_T3_CC1
S#define ADC_EXTERNALTRIGCONV_T5_CC1         ADC3_EXTERNALTRIG_T5_CC1
S#define ADC_EXTERNALTRIGCONV_T5_CC3         ADC3_EXTERNALTRIG_T5_CC3
S#define ADC_EXTERNALTRIGCONV_T8_CC1         ADC3_EXTERNALTRIG_T8_CC1
N#endif /* STM32F103xE || defined STM32F103xG */
N
N/*!< External triggers of regular group for all ADC instances */
N#define ADC_EXTERNALTRIGCONV_T1_CC3         ADC1_2_3_EXTERNALTRIG_T1_CC3
N
N#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/*!< Note: TIM8_TRGO is available on ADC1 and ADC2 only in high-density and   */
S/*         XL-density devices.                                                */
S/*         To use it on ADC or ADC2, a remap of trigger must be done from     */
S/*         EXTI line 11 to TIM8_TRGO with macro:                              */
S/*           __HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE()                           */
S/*           __HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE()                           */
S
S/* Note for internal constant value management: If TIM8_TRGO is available,    */
S/* its definition is set to value for ADC1&ADC2 by default and changed to     */
S/* value for ADC3 by HAL ADC driver if ADC3 is selected.                      */
S#define ADC_EXTERNALTRIGCONV_T8_TRGO        ADC1_2_EXTERNALTRIG_T8_TRGO
N#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#define ADC_SOFTWARE_START                  ADC1_2_3_SWSTART
N/**
N  * @}
N  */
N
N/** @defgroup ADCEx_External_trigger_source_Injected ADCEx External trigger selection for injected group
N  * @{
N  */
N/*!< List of external triggers with generic trigger name, independently of    */
N/* ADC target, sorted by trigger name:                                        */
N
N/*!< External triggers of injected group for ADC1&ADC2 only */
N#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO        ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
N#define ADC_EXTERNALTRIGINJECCONV_T2_CC1         ADC1_2_EXTERNALTRIGINJEC_T2_CC1
N#define ADC_EXTERNALTRIGINJECCONV_T3_CC4         ADC1_2_EXTERNALTRIGINJEC_T3_CC4
N#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO        ADC1_2_EXTERNALTRIGINJEC_T4_TRGO 
N#define ADC_EXTERNALTRIGINJECCONV_EXT_IT15       ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
N
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S/*!< External triggers of injected group for ADC3 only */
S#define ADC_EXTERNALTRIGINJECCONV_T4_CC3         ADC3_EXTERNALTRIGINJEC_T4_CC3
S#define ADC_EXTERNALTRIGINJECCONV_T8_CC2         ADC3_EXTERNALTRIGINJEC_T8_CC2
S#define ADC_EXTERNALTRIGINJECCONV_T5_TRGO        ADC3_EXTERNALTRIGINJEC_T5_TRGO
S#define ADC_EXTERNALTRIGINJECCONV_T5_CC4         ADC3_EXTERNALTRIGINJEC_T5_CC4
N#endif /* STM32F103xE || defined STM32F103xG */
N
N/*!< External triggers of injected group for all ADC instances */
N#define ADC_EXTERNALTRIGINJECCONV_T1_CC4         ADC1_2_3_EXTERNALTRIGINJEC_T1_CC4
N#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO        ADC1_2_3_EXTERNALTRIGINJEC_T1_TRGO
N
N#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/*!< Note: TIM8_CC4 is available on ADC1 and ADC2 only in high-density and    */
S/*         XL-density devices.                                                */
S/*         To use it on ADC1 or ADC2, a remap of trigger must be done from    */
S/*         EXTI line 11 to TIM8_CC4 with macro:                               */
S/*           __HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE()                           */
S/*           __HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE()                           */
S
S/* Note for internal constant value management: If TIM8_CC4 is available,     */
S/* its definition is set to value for ADC1&ADC2 by default and changed to     */
S/* value for ADC3 by HAL ADC driver if ADC3 is selected.                      */
S#define ADC_EXTERNALTRIGINJECCONV_T8_CC4         ADC1_2_EXTERNALTRIGINJEC_T8_CC4
N#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#define ADC_INJECTED_SOFTWARE_START              ADC1_2_3_JSWSTART
N/**
N  * @}
N  */
N
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/** @defgroup ADCEx_Common_mode ADC Extended Dual ADC Mode
S  * @{
S  */
S#define ADC_MODE_INDEPENDENT                  ((uint32_t)(0x00000000)) /*!< ADC dual mode disabled (ADC independent mode) */
S#define ADC_DUALMODE_REGSIMULT_INJECSIMULT    ((uint32_t)(                                                            ADC_CR1_DUALMOD_0)) /*!< ADC dual mode enabled: Combined regular simultaneous + injected simultaneous mode, on groups regular and injected */
S#define ADC_DUALMODE_REGSIMULT_ALTERTRIG      ((uint32_t)(                                        ADC_CR1_DUALMOD_1                    )) /*!< ADC dual mode enabled: Combined regular simultaneous + alternate trigger mode, on groups regular and injected */
S#define ADC_DUALMODE_INJECSIMULT_INTERLFAST   ((uint32_t)(                                        ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0)) /*!< ADC dual mode enabled: Combined injected simultaneous + fast interleaved mode, on groups regular and injected (delay between ADC sampling phases: 7 ADC clock cycles (equivalent to parameter "TwoSamplingDelay" set to "ADC_TWOSAMPLINGDELAY_7CYCLES" on other STM32 devices)) */
S#define ADC_DUALMODE_INJECSIMULT_INTERLSLOW   ((uint32_t)(                    ADC_CR1_DUALMOD_2                                        )) /*!< ADC dual mode enabled: Combined injected simultaneous + slow Interleaved mode, on groups regular and injected (delay between ADC sampling phases: 14 ADC clock cycles (equivalent to parameter "TwoSamplingDelay" set to "ADC_TWOSAMPLINGDELAY_7CYCLES" on other STM32 devices)) */
S#define ADC_DUALMODE_INJECSIMULT              ((uint32_t)(                    ADC_CR1_DUALMOD_2 |                     ADC_CR1_DUALMOD_0)) /*!< ADC dual mode enabled: Injected simultaneous mode, on group injected */
S#define ADC_DUALMODE_REGSIMULT                ((uint32_t)(                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1                    )) /*!< ADC dual mode enabled: Regular simultaneous mode, on group regular */
S#define ADC_DUALMODE_INTERLFAST               ((uint32_t)(                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0)) /*!< ADC dual mode enabled: Fast interleaved mode, on group regular (delay between ADC sampling phases: 7 ADC clock cycles (equivalent to parameter "TwoSamplingDelay" set to "ADC_TWOSAMPLINGDELAY_7CYCLES" on other STM32 devices)) */
S#define ADC_DUALMODE_INTERLSLOW               ((uint32_t)(ADC_CR1_DUALMOD_3                                                            )) /*!< ADC dual mode enabled: Slow interleaved mode, on group regular (delay between ADC sampling phases: 14 ADC clock cycles (equivalent to parameter "TwoSamplingDelay" set to "ADC_TWOSAMPLINGDELAY_7CYCLES" on other STM32 devices)) */
S#define ADC_DUALMODE_ALTERTRIG                ((uint32_t)(ADC_CR1_DUALMOD_3 |                                         ADC_CR1_DUALMOD_0)) /*!< ADC dual mode enabled: Alternate trigger mode, on group injected */
S/**
S  * @}
S  */
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/**
N  * @}
N  */
N
N
N/* Private constants ---------------------------------------------------------*/
N
N/** @addtogroup ADCEx_Private_Constants ADCEx Private Constants
N  * @{
N  */
N
N/** @defgroup ADCEx_Internal_HAL_driver_Ext_trig_src_Regular ADC Extended Internal HAL driver trigger selection for regular group
N  * @{
N  */
N/* List of external triggers of regular group for ADC1, ADC2, ADC3 (if ADC    */
N/* instance is available on the selected device).                             */
N/* (used internally by HAL driver. To not use into HAL structure parameters)  */
N
N/* External triggers of regular group for ADC1&ADC2 (if ADCx available) */
N#define ADC1_2_EXTERNALTRIG_T1_CC1           ((uint32_t) 0x00000000)
N#define ADC1_2_EXTERNALTRIG_T1_CC2           ((uint32_t)(                                      ADC_CR2_EXTSEL_0))
N#define ADC1_2_EXTERNALTRIG_T2_CC2           ((uint32_t)(                   ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))
N#define ADC1_2_EXTERNALTRIG_T3_TRGO          ((uint32_t)(ADC_CR2_EXTSEL_2                                      ))
N#define ADC1_2_EXTERNALTRIG_T4_CC4           ((uint32_t)(ADC_CR2_EXTSEL_2 |                    ADC_CR2_EXTSEL_0))
N#define ADC1_2_EXTERNALTRIG_EXT_IT11         ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1                   ))
N#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L
S/* Note: TIM8_TRGO is available on ADC1 and ADC2 only in high-density and     */
S/* XL-density devices.                                                        */
S#define ADC1_2_EXTERNALTRIG_T8_TRGO          ADC1_2_EXTERNALTRIG_EXT_IT11
N#endif
N
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S/* External triggers of regular group for ADC3 */
S#define ADC3_EXTERNALTRIG_T3_CC1             ADC1_2_EXTERNALTRIG_T1_CC1
S#define ADC3_EXTERNALTRIG_T2_CC3             ADC1_2_EXTERNALTRIG_T1_CC2
S#define ADC3_EXTERNALTRIG_T8_CC1             ADC1_2_EXTERNALTRIG_T2_CC2
S#define ADC3_EXTERNALTRIG_T8_TRGO            ADC1_2_EXTERNALTRIG_T3_TRGO
S#define ADC3_EXTERNALTRIG_T5_CC1             ADC1_2_EXTERNALTRIG_T4_CC4
S#define ADC3_EXTERNALTRIG_T5_CC3             ADC1_2_EXTERNALTRIG_EXT_IT11
N#endif
N
N/* External triggers of regular group for ADC1&ADC2&ADC3 (if ADCx available) */
N#define ADC1_2_3_EXTERNALTRIG_T1_CC3         ((uint32_t)(                   ADC_CR2_EXTSEL_1                   ))
N#define ADC1_2_3_SWSTART                     ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))
N/**
N  * @}
N  */
N
N/** @defgroup ADCEx_Internal_HAL_driver_Ext_trig_src_Injected ADC Extended Internal HAL driver trigger selection for injected group
N  * @{
N  */
N/* List of external triggers of injected group for ADC1, ADC2, ADC3 (if ADC    */
N/* instance is available on the selected device).                             */
N/* (used internally by HAL driver. To not use into HAL structure parameters)  */
N
N/* External triggers of injected group for ADC1&ADC2 (if ADCx available) */
N#define ADC1_2_EXTERNALTRIGINJEC_T2_TRGO          ((uint32_t)(                    ADC_CR2_JEXTSEL_1                    ))
N#define ADC1_2_EXTERNALTRIGINJEC_T2_CC1           ((uint32_t)(                    ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
N#define ADC1_2_EXTERNALTRIGINJEC_T3_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_2                                        ))
N#define ADC1_2_EXTERNALTRIGINJEC_T4_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_2 |                     ADC_CR2_JEXTSEL_0))
N#define ADC1_2_EXTERNALTRIGINJEC_EXT_IT15         ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1                    ))
N#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L
S/* Note: TIM8_CC4 is available on ADC1 and ADC2 only in high-density and      */
S/* XL-density devices.                                                        */
S#define ADC1_2_EXTERNALTRIGINJEC_T8_CC4           ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
N#endif
N
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S/* External triggers of injected group for ADC3 */
S#define ADC3_EXTERNALTRIGINJEC_T4_CC3             ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
S#define ADC3_EXTERNALTRIGINJEC_T8_CC2             ADC1_2_EXTERNALTRIGINJEC_T2_CC1
S#define ADC3_EXTERNALTRIGINJEC_T8_CC4             ADC1_2_EXTERNALTRIGINJEC_T3_CC4
S#define ADC3_EXTERNALTRIGINJEC_T5_TRGO            ADC1_2_EXTERNALTRIGINJEC_T4_TRGO
S#define ADC3_EXTERNALTRIGINJEC_T5_CC4             ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
N#endif /* STM32F103xE || defined STM32F103xG */
N
N/* External triggers of injected group for ADC1&ADC2&ADC3 (if ADCx available) */
N#define ADC1_2_3_EXTERNALTRIGINJEC_T1_TRGO        ((uint32_t) 0x00000000)
N#define ADC1_2_3_EXTERNALTRIGINJEC_T1_CC4         ((uint32_t)(                                        ADC_CR2_JEXTSEL_0))
N#define ADC1_2_3_JSWSTART                         ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N/* Exported macro ------------------------------------------------------------*/
N
N/* Private macro -------------------------------------------------------------*/
N
N/** @defgroup ADCEx_Private_Macro ADCEx Private Macro
N  * @{
N  */
N/* Macro reserved for internal HAL driver usage, not intended to be used in   */
N/* code of final user.                                                        */
N
N    
N/**
N  * @brief For devices with 3 ADCs: Defines the external trigger source 
N  *        for regular group according to ADC into common group ADC1&ADC2 or 
N  *        ADC3 (some triggers with same source have different value to
N  *        be programmed into ADC EXTSEL bits of CR2 register).
N  *        For devices with 2 ADCs or less: this macro makes no change.
N  * @param __HANDLE__: ADC handle
N  * @param __EXT_TRIG_CONV__: External trigger selected for regular group.
N  * @retval External trigger to be programmed into EXTSEL bits of CR2 register
N  */
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S#define ADC_CFGR_EXTSEL(__HANDLE__, __EXT_TRIG_CONV__)                         \
S (( (((__HANDLE__)->Instance) == ADC3)                                         \
S  )?                                                                           \
S   ( ( (__EXT_TRIG_CONV__) == ADC_EXTERNALTRIGCONV_T8_TRGO                     \
S     )?                                                                        \
S      (ADC3_EXTERNALTRIG_T8_TRGO)                                              \
S      :                                                                        \
S      (__EXT_TRIG_CONV__)                                                      \
S   )                                                                           \
S   :                                                                           \
S   (__EXT_TRIG_CONV__)                                                         \
S )
X#define ADC_CFGR_EXTSEL(__HANDLE__, __EXT_TRIG_CONV__)                          (( (((__HANDLE__)->Instance) == ADC3)                                           )?                                                                              ( ( (__EXT_TRIG_CONV__) == ADC_EXTERNALTRIGCONV_T8_TRGO                          )?                                                                              (ADC3_EXTERNALTRIG_T8_TRGO)                                                    :                                                                              (__EXT_TRIG_CONV__)                                                         )                                                                              :                                                                              (__EXT_TRIG_CONV__)                                                          )
N#else
N#define ADC_CFGR_EXTSEL(__HANDLE__, __EXT_TRIG_CONV__)                         \
N  (__EXT_TRIG_CONV__)
X#define ADC_CFGR_EXTSEL(__HANDLE__, __EXT_TRIG_CONV__)                           (__EXT_TRIG_CONV__)
N#endif /* STM32F103xE || STM32F103xG */
N
N/**
N  * @brief For devices with 3 ADCs: Defines the external trigger source 
N  *        for injected group according to ADC into common group ADC1&ADC2 or 
N  *        ADC3 (some triggers with same source have different value to
N  *        be programmed into ADC JEXTSEL bits of CR2 register).
N  *        For devices with 2 ADCs or less: this macro makes no change.
N  * @param __HANDLE__: ADC handle
N  * @param __EXT_TRIG_INJECTCONV__: External trigger selected for injected group.
N  * @retval External trigger to be programmed into JEXTSEL bits of CR2 register
N  */
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S#define ADC_CFGR_JEXTSEL(__HANDLE__, __EXT_TRIG_INJECTCONV__)                  \
S (( (((__HANDLE__)->Instance) == ADC3)                                         \
S  )?                                                                           \
S   ( ( (__EXT_TRIG_INJECTCONV__) == ADC_EXTERNALTRIGINJECCONV_T8_CC4           \
S     )?                                                                        \
S      (ADC3_EXTERNALTRIGINJEC_T8_CC4)                                          \
S      :                                                                        \
S      (__EXT_TRIG_INJECTCONV__)                                                \
S   )                                                                           \
S   :                                                                           \
S   (__EXT_TRIG_INJECTCONV__)                                                   \
S )
X#define ADC_CFGR_JEXTSEL(__HANDLE__, __EXT_TRIG_INJECTCONV__)                   (( (((__HANDLE__)->Instance) == ADC3)                                           )?                                                                              ( ( (__EXT_TRIG_INJECTCONV__) == ADC_EXTERNALTRIGINJECCONV_T8_CC4                )?                                                                              (ADC3_EXTERNALTRIGINJEC_T8_CC4)                                                :                                                                              (__EXT_TRIG_INJECTCONV__)                                                   )                                                                              :                                                                              (__EXT_TRIG_INJECTCONV__)                                                    )
N#else
N#define ADC_CFGR_JEXTSEL(__HANDLE__, __EXT_TRIG_INJECTCONV__)                  \
N   (__EXT_TRIG_INJECTCONV__)
X#define ADC_CFGR_JEXTSEL(__HANDLE__, __EXT_TRIG_INJECTCONV__)                     (__EXT_TRIG_INJECTCONV__)
N#endif /* STM32F103xE || STM32F103xG */
N
N
N/**
N  * @brief Verification if multimode is enabled for the selected ADC (multimode ADC master or ADC slave) (applicable for devices with several ADCs)
N  * @param __HANDLE__: ADC handle
N  * @retval Multimode state: RESET if multimode is disabled, other value if multimode is enabled
N  */
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define ADC_MULTIMODE_IS_ENABLE(__HANDLE__)                                    \
S (( (((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2)   \
S  )?                                                                           \
S   (ADC1->CR1 & ADC_CR1_DUALMOD)                                               \
S   :                                                                           \
S   (RESET)                                                                     \
S )
X#define ADC_MULTIMODE_IS_ENABLE(__HANDLE__)                                     (( (((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2)     )?                                                                              (ADC1->CR1 & ADC_CR1_DUALMOD)                                                  :                                                                              (RESET)                                                                      )
N#else
N#define ADC_MULTIMODE_IS_ENABLE(__HANDLE__)                                    \
N  (RESET)
X#define ADC_MULTIMODE_IS_ENABLE(__HANDLE__)                                      (RESET)
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/**
N  * @brief Verification of condition for ADC start conversion: ADC must be in non-multimode, or multimode with handle of ADC master (applicable for devices with several ADCs)
N  * @param __HANDLE__: ADC handle
N  * @retval None
N  */
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define ADC_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__)                        \
S  (( (((__HANDLE__)->Instance) == ADC2)                                        \
S   )?                                                                          \
S    ((ADC1->CR1 & ADC_CR1_DUALMOD) == RESET)                                   \
S    :                                                                          \
S    (!RESET)                                                                   \
S  )
X#define ADC_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__)                          (( (((__HANDLE__)->Instance) == ADC2)                                           )?                                                                              ((ADC1->CR1 & ADC_CR1_DUALMOD) == RESET)                                       :                                                                              (!RESET)                                                                     )
N#else
N#define ADC_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__)                        \
N  (!RESET)
X#define ADC_NONMULTIMODE_OR_MULTIMODEMASTER(__HANDLE__)                          (!RESET)
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/**
N  * @brief Check ADC multimode setting: In case of multimode, check whether ADC master of the selected ADC has feature auto-injection enabled (applicable for devices with several ADCs)
N  * @param __HANDLE__: ADC handle
N  * @retval None
N  */
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define ADC_MULTIMODE_AUTO_INJECTED(__HANDLE__)                                \
S  (( (((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2)  \
S   )?                                                                          \
S    (ADC1->CR1 & ADC_CR1_JAUTO)                                                \
S    :                                                                          \
S    (RESET)                                                                    \
S  )
X#define ADC_MULTIMODE_AUTO_INJECTED(__HANDLE__)                                  (( (((__HANDLE__)->Instance) == ADC1) || (((__HANDLE__)->Instance) == ADC2)     )?                                                                              (ADC1->CR1 & ADC_CR1_JAUTO)                                                    :                                                                              (RESET)                                                                      )
N#else
N#define ADC_MULTIMODE_AUTO_INJECTED(__HANDLE__)                                \
N  (RESET)
X#define ADC_MULTIMODE_AUTO_INJECTED(__HANDLE__)                                  (RESET)
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/**
S  * @brief Set handle of the other ADC sharing the common multimode settings
S  * @param __HANDLE__: ADC handle
S  * @param __HANDLE_OTHER_ADC__: other ADC handle
S  * @retval None
S  */
S#define ADC_COMMON_ADC_OTHER(__HANDLE__, __HANDLE_OTHER_ADC__)                 \
S  ((__HANDLE_OTHER_ADC__)->Instance = ADC2)
X#define ADC_COMMON_ADC_OTHER(__HANDLE__, __HANDLE_OTHER_ADC__)                   ((__HANDLE_OTHER_ADC__)->Instance = ADC2)
S
S/**
S  * @brief Set handle of the ADC slave associated to the ADC master
S  * On STM32F1 devices, ADC slave is always ADC2 (this can be different
S  * on other STM32 devices)
S  * @param __HANDLE_MASTER__: ADC master handle
S  * @param __HANDLE_SLAVE__: ADC slave handle
S  * @retval None
S  */
S#define ADC_MULTI_SLAVE(__HANDLE_MASTER__, __HANDLE_SLAVE__)                   \
S  ((__HANDLE_SLAVE__)->Instance = ADC2)
X#define ADC_MULTI_SLAVE(__HANDLE_MASTER__, __HANDLE_SLAVE__)                     ((__HANDLE_SLAVE__)->Instance = ADC2)
S       
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N#define IS_ADC_INJECTED_RANK(CHANNEL) (((CHANNEL) == ADC_INJECTED_RANK_1) || \
N                                       ((CHANNEL) == ADC_INJECTED_RANK_2) || \
N                                       ((CHANNEL) == ADC_INJECTED_RANK_3) || \
N                                       ((CHANNEL) == ADC_INJECTED_RANK_4)   )
X#define IS_ADC_INJECTED_RANK(CHANNEL) (((CHANNEL) == ADC_INJECTED_RANK_1) ||                                        ((CHANNEL) == ADC_INJECTED_RANK_2) ||                                        ((CHANNEL) == ADC_INJECTED_RANK_3) ||                                        ((CHANNEL) == ADC_INJECTED_RANK_4)   )
N
N#define IS_ADC_EXTTRIGINJEC_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE)  || \
N                                        ((EDGE) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISING)  )
X#define IS_ADC_EXTTRIGINJEC_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE)  ||                                         ((EDGE) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISING)  )
N
N/** @defgroup ADCEx_injected_nb_conv_verification ADCEx injected nb conv verification
N  * @{
N  */
N#define IS_ADC_INJECTED_NB_CONV(LENGTH)                                        \
N  (((LENGTH) >= ((uint32_t)1)) && ((LENGTH) <= ((uint32_t)4)))
X#define IS_ADC_INJECTED_NB_CONV(LENGTH)                                          (((LENGTH) >= ((uint32_t)1)) && ((LENGTH) <= ((uint32_t)4)))
N/**
N  * @}
N  */
N
N#if defined (STM32F100xB) || defined (STM32F100xE) || defined (STM32F101x6) || defined (STM32F101xB) || defined (STM32F102x6) || defined (STM32F102xB) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L
N#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    || \
N                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    || \
N                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    || \
N                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   || \
N                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    || \
N                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  || \
N                                                                                  \
N                                 ((REGTRIG) == ADC_SOFTWARE_START)               )
X#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  ||                                                                                                                    ((REGTRIG) == ADC_SOFTWARE_START)               )
N#endif
N#if defined (STM32F101xE) || defined (STM32F101xG)
X#if 0L || 0L
S#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO)   || \
S                                                                                  \
S                                 ((REGTRIG) == ADC_SOFTWARE_START)               )
X#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO)   ||                                                                                                                    ((REGTRIG) == ADC_SOFTWARE_START)               )
N#endif
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  || \
S                                                                                  \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_CC1)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC3)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_CC1)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC1)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC3)    || \
S                                                                                  \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC3)    || \
S                                 ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO)   || \
S                                 ((REGTRIG) == ADC_SOFTWARE_START)               )
X#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO)   ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_EXT_IT11)  ||                                                                                                                    ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC3)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC1)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC3)    ||                                                                                                                    ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC3)    ||                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO)   ||                                  ((REGTRIG) == ADC_SOFTWARE_START)               )
N#endif
N
N#if defined (STM32F100xB) || defined (STM32F100xE) || defined (STM32F101x6) || defined (STM32F101xB) || defined (STM32F102x6) || defined (STM32F102xB) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L
N#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  || \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   || \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   || \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  || \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) || \
N                                                                                           \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   || \
N                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  || \
N                                                                                           \
N                                      ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
X#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) ||                                                                                                                                  ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  ||                                                                                                                                  ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
N#endif
N#if defined (STM32F101xE) || defined (STM32F101xG)
X#if 0L || 0L
S#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) || \
S                                                                                           \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)   || \
S                                                                                           \
S                                      ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
X#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) ||                                                                                                                                  ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)   ||                                                                                                                                  ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
N#endif
N#if defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L
S#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) || \
S                                                                                           \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)   || \
S                                                                                           \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  || \
S                                      ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)   || \
S                                                                                           \
S                                      ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
X#define IS_ADC_EXTTRIGINJEC(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15) ||                                                                                                                                  ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)   ||                                                                                                                                  ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)   ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO)  ||                                       ((REGTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)   ||                                                                                                                                  ((REGTRIG) == ADC_INJECTED_SOFTWARE_START)          )
N#endif
N
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT)                || \
S                           ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT)  || \
S                           ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG)    || \
S                           ((MODE) == ADC_DUALMODE_INJECSIMULT_INTERLFAST) || \
S                           ((MODE) == ADC_DUALMODE_INJECSIMULT_INTERLSLOW) || \
S                           ((MODE) == ADC_DUALMODE_INJECSIMULT)            || \
S                           ((MODE) == ADC_DUALMODE_REGSIMULT)              || \
S                           ((MODE) == ADC_DUALMODE_INTERLFAST)             || \
S                           ((MODE) == ADC_DUALMODE_INTERLSLOW)             || \
S                           ((MODE) == ADC_DUALMODE_ALTERTRIG)                )
X#define IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT)                ||                            ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT)  ||                            ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG)    ||                            ((MODE) == ADC_DUALMODE_INJECSIMULT_INTERLFAST) ||                            ((MODE) == ADC_DUALMODE_INJECSIMULT_INTERLSLOW) ||                            ((MODE) == ADC_DUALMODE_INJECSIMULT)            ||                            ((MODE) == ADC_DUALMODE_REGSIMULT)              ||                            ((MODE) == ADC_DUALMODE_INTERLFAST)             ||                            ((MODE) == ADC_DUALMODE_INTERLSLOW)             ||                            ((MODE) == ADC_DUALMODE_ALTERTRIG)                )
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/**
N  * @}
N  */      
N   
N    
N
N    
N    
N   
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup ADCEx_Exported_Functions
N  * @{
N  */
N
N/* IO operation functions  *****************************************************/
N/** @addtogroup ADCEx_Exported_Functions_Group1
N  * @{
N  */
N
N/* ADC calibration */
NHAL_StatusTypeDef       HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc);
N
N/* Blocking mode: Polling */
NHAL_StatusTypeDef       HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
N
N/* Non-blocking mode: Interruption */
NHAL_StatusTypeDef       HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc);
N
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/* ADC multimode */
SHAL_StatusTypeDef       HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length);
SHAL_StatusTypeDef       HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc); 
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/* ADC retrieve conversion value intended to be used with polling or interruption */
Nuint32_t                HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank);
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
Suint32_t                HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef *hadc);
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N
N/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption) */
Nvoid                    HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc);
N/**
N  * @}
N  */
N
N
N/* Peripheral Control functions ***********************************************/
N/** @addtogroup ADCEx_Exported_Functions_Group2
N  * @{
N  */
NHAL_StatusTypeDef       HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc,ADC_InjectionConfTypeDef* sConfigInjected);
N#if defined (STM32F101xG) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F105xC) || defined (STM32F107xC) || defined (STM32F103xE) || defined (STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
SHAL_StatusTypeDef       HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode);
N#endif /* STM32F101xG || defined STM32F103x6 || defined STM32F103xB || defined STM32F105xC || defined STM32F107xC || defined STM32F103xE || defined STM32F103xG */
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_ADC_EX_H */
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 855 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_adc.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup ADC_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup ADC_Exported_Functions_Group1
N  * @{
N  */
N
N
N/* Initialization and de-initialization functions  **********************************/
NHAL_StatusTypeDef       HAL_ADC_Init(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADC_DeInit(ADC_HandleTypeDef *hadc);
Nvoid                    HAL_ADC_MspInit(ADC_HandleTypeDef* hadc);
Nvoid                    HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc);
N/**
N  * @}
N  */
N
N/* IO operation functions  *****************************************************/
N
N/** @addtogroup ADC_Exported_Functions_Group2
N  * @{
N  */
N
N
N/* Blocking mode: Polling */
NHAL_StatusTypeDef       HAL_ADC_Start(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADC_Stop(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
NHAL_StatusTypeDef       HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout);
N
N/* Non-blocking mode: Interruption */
NHAL_StatusTypeDef       HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef       HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc);
N
N/* Non-blocking mode: DMA */
NHAL_StatusTypeDef       HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length);
NHAL_StatusTypeDef       HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc);
N
N/* ADC retrieve conversion value intended to be used with polling or interruption */
Nuint32_t                HAL_ADC_GetValue(ADC_HandleTypeDef* hadc);
N
N/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption and DMA) */
Nvoid                    HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc);
Nvoid                    HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc);
Nvoid                    HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc);
Nvoid                    HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc);
Nvoid                    HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc);
N/**
N  * @}
N  */
N
N
N/* Peripheral Control functions ***********************************************/
N/** @addtogroup ADC_Exported_Functions_Group3
N  * @{
N  */
NHAL_StatusTypeDef       HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig);
NHAL_StatusTypeDef       HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig);
N/**
N  * @}
N  */
N
N
N/* Peripheral State functions *************************************************/
N/** @addtogroup ADC_Exported_Functions_Group4
N  * @{
N  */
Nuint32_t                HAL_ADC_GetState(ADC_HandleTypeDef* hadc);
Nuint32_t                HAL_ADC_GetError(ADC_HandleTypeDef *hadc);
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */
N
N
N/* Internal HAL driver functions **********************************************/
N/** @addtogroup ADC_Private_Functions
N  * @{
N  */
NHAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc);
NHAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc);
Nvoid              ADC_StabilizationTime(uint32_t DelayUs);
Nvoid              ADC_DMAConvCplt(DMA_HandleTypeDef *hdma);
Nvoid              ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma);
Nvoid              ADC_DMAError(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */ 
N
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_ADC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 249 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_ADC_MODULE_ENABLED */
N
N#ifdef HAL_CRC_MODULE_ENABLED
N #include "stm32f1xx_hal_crc.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_crc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_crc.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of CRC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CRC_H
N#define __STM32F1xx_HAL_CRC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup CRC
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup CRC_Exported_Types CRC Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  CRC HAL State Structure definition  
N  */ 
Ntypedef enum
N{
N  HAL_CRC_STATE_RESET     = 0x00,  /*!< CRC not yet initialized or disabled */
N  HAL_CRC_STATE_READY     = 0x01,  /*!< CRC initialized and ready for use   */
N  HAL_CRC_STATE_BUSY      = 0x02,  /*!< CRC internal process is ongoing     */
N  HAL_CRC_STATE_TIMEOUT   = 0x03,  /*!< CRC timeout state                   */
N  HAL_CRC_STATE_ERROR     = 0x04   /*!< CRC error state                     */
N
N}HAL_CRC_StateTypeDef;
N
N/** 
N  * @brief  CRC handle Structure definition
N  */ 
Ntypedef struct
N{
N  CRC_TypeDef                 *Instance;  /*!< Register base address   */
N
N  HAL_LockTypeDef             Lock;       /*!< CRC locking object      */
N
N  __IO HAL_CRC_StateTypeDef   State;      /*!< CRC communication state */
X  volatile HAL_CRC_StateTypeDef   State;       
N
N}CRC_HandleTypeDef;
N
N/**
N  * @}
N  */ 
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup CRC_Exported_Macros CRC Exported Macros
N  * @{
N  */
N
N/** @brief Reset CRC handle state
N  * @param  __HANDLE__: CRC handle
N  * @retval None
N  */
N#define __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__)  ((__HANDLE__)->State = HAL_CRC_STATE_RESET)
N
N/**
N  * @brief  Resets CRC Data Register.
N  * @param  __HANDLE__: CRC handle
N  * @retval None
N  */
N#define __HAL_CRC_DR_RESET(__HANDLE__)            (SET_BIT((__HANDLE__)->Instance->CR,CRC_CR_RESET))
N
N/**
N  * @brief Stores a 8-bit data in the Independent Data(ID) register.
N  * @param __HANDLE__: CRC handle
N  * @param __VALUE__: 8-bit value to be stored in the ID register
N  * @retval None
N  */
N#define __HAL_CRC_SET_IDR(__HANDLE__, __VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__)))
N
N/**
N  * @brief Returns the 8-bit data stored in the Independent Data(ID) register.
N  * @param __HANDLE__: CRC handle
N  * @retval 8-bit value of the ID register 
N  */
N#define __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR)
N
N/**
N  * @}
N  */ 
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup CRC_Exported_Functions
N  * @{
N  */ 
N
N/** @addtogroup CRC_Exported_Functions_Group1
N  * @{
N  */ 
N
N/* Initialization/de-initialization functions  **********************************/
NHAL_StatusTypeDef     HAL_CRC_Init(CRC_HandleTypeDef *hcrc);
NHAL_StatusTypeDef     HAL_CRC_DeInit (CRC_HandleTypeDef *hcrc);
Nvoid                  HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc);
Nvoid                  HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc);
N
N/**
N  * @}
N  */ 
N
N/** @addtogroup CRC_Exported_Functions_Group2
N  * @{
N  */ 
N
N/* Peripheral Control functions  ************************************************/
Nuint32_t              HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);
Nuint32_t              HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength);
N
N  
N/**
N  * @}
N  */ 
N
N/** @addtogroup CRC_Exported_Functions_Group3
N  ** @{
N  */ 
N
N/* Peripheral State functions  **************************************************/
NHAL_CRC_StateTypeDef  HAL_CRC_GetState(CRC_HandleTypeDef *hcrc);
N
N/**
N  * @}
N  */ 
N
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CRC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 253 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_CRC_MODULE_ENABLED */
N
N#ifdef HAL_DAC_MODULE_ENABLED
N #include "stm32f1xx_hal_dac.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dac.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_dac.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of DAC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DAC_H
N#define __STM32F1xx_HAL_DAC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N#if defined (STM32F100xB) || defined (STM32F100xE) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
S   
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_hal_def.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup DAC
S  * @{
S  */
S
S/* Exported types ------------------------------------------------------------*/
S
S/** @defgroup DAC_Exported_Types DAC Exported Types
S  * @{
S  */
S
S/** 
S  * @brief  HAL State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_DAC_STATE_RESET             = 0x00,  /*!< DAC not yet initialized or disabled  */
S  HAL_DAC_STATE_READY             = 0x01,  /*!< DAC initialized and ready for use    */
S  HAL_DAC_STATE_BUSY              = 0x02,  /*!< DAC internal processing is ongoing   */
S  HAL_DAC_STATE_TIMEOUT           = 0x03,  /*!< DAC timeout state                    */
S  HAL_DAC_STATE_ERROR             = 0x04   /*!< DAC error state                      */
S 
S}HAL_DAC_StateTypeDef;
S 
S/** 
S  * @brief  DAC handle Structure definition  
S  */ 
Stypedef struct
S{
S  DAC_TypeDef                 *Instance;     /*!< Register base address             */
S  
S  __IO HAL_DAC_StateTypeDef   State;         /*!< DAC communication state           */
S
S  HAL_LockTypeDef             Lock;          /*!< DAC locking object                */
S  
S  DMA_HandleTypeDef           *DMA_Handle1;  /*!< Pointer DMA handler for channel 1 */
S  
S  DMA_HandleTypeDef           *DMA_Handle2;  /*!< Pointer DMA handler for channel 2 */ 
S  
S  __IO uint32_t               ErrorCode;     /*!< DAC Error code                    */
S  
S}DAC_HandleTypeDef;
S
S/** 
S  * @brief   DAC Configuration regular Channel structure definition  
S  */ 
Stypedef struct
S{
S  uint32_t DAC_Trigger;       /*!< Specifies the external trigger for the selected DAC channel.
S                                   This parameter can be a value of @ref DACEx_trigger_selection
S                                   Note: For STM32F100x high-density value line devices, additional trigger sources are available. */
S  
S  uint32_t DAC_OutputBuffer;  /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
S                                   This parameter can be a value of @ref DAC_output_buffer */
S  
S}DAC_ChannelConfTypeDef;
S
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S
S/** @defgroup DAC_Exported_Constants DAC Exported Constants
S  * @{
S  */
S
S/** @defgroup DAC_Error_Code DAC Error Code
S  * @{
S  */
S#define  HAL_DAC_ERROR_NONE              0x00    /*!< No error                          */
S#define  HAL_DAC_ERROR_DMAUNDERRUNCH1    0x01    /*!< DAC channel1 DMA underrun error   */
S#define  HAL_DAC_ERROR_DMAUNDERRUNCH2    0x02    /*!< DAC channel2 DMA underrun error   */
S#define  HAL_DAC_ERROR_DMA               0x04    /*!< DMA error                         */   
S/**
S  * @}
S  */
S  
S/** @defgroup DAC_output_buffer DAC output buffer
S  * @{
S  */
S#define DAC_OUTPUTBUFFER_ENABLE            ((uint32_t)0x00000000)
S#define DAC_OUTPUTBUFFER_DISABLE           ((uint32_t)DAC_CR_BOFF1)
S
S/**
S  * @}
S  */
S
S/** @defgroup DAC_Channel_selection DAC Channel selection
S  * @{
S  */
S#define DAC_CHANNEL_1                      ((uint32_t)0x00000000)
S#define DAC_CHANNEL_2                      ((uint32_t)0x00000010)
S
S/**
S  * @}
S  */
S
S/** @defgroup DAC_data_alignement DAC data alignement
S  * @{
S  */
S#define DAC_ALIGN_12B_R                    ((uint32_t)0x00000000)
S#define DAC_ALIGN_12B_L                    ((uint32_t)0x00000004)
S#define DAC_ALIGN_8B_R                     ((uint32_t)0x00000008)
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Exported macro ------------------------------------------------------------*/
S
S/** @defgroup DAC_Exported_Macros DAC Exported Macros
S  * @{
S  */
S
S/** @brief Reset DAC handle state
S  * @param  __HANDLE__: specifies the DAC handle.
S  * @retval None
S  */
S#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DAC_STATE_RESET)
S
S/** @brief Enable the DAC channel
S  * @param  __HANDLE__: specifies the DAC handle.
S  * @param  __DAC_Channel__: specifies the DAC channel
S  * @retval None
S  */
S#define __HAL_DAC_ENABLE(__HANDLE__, __DAC_Channel__) \
S((__HANDLE__)->Instance->CR |=  (DAC_CR_EN1 << (__DAC_Channel__)))
X#define __HAL_DAC_ENABLE(__HANDLE__, __DAC_Channel__) ((__HANDLE__)->Instance->CR |=  (DAC_CR_EN1 << (__DAC_Channel__)))
S
S/** @brief Disable the DAC channel
S  * @param  __HANDLE__: specifies the DAC handle
S  * @param  __DAC_Channel__: specifies the DAC channel.
S  * @retval None
S  */
S#define __HAL_DAC_DISABLE(__HANDLE__, __DAC_Channel__) \
S((__HANDLE__)->Instance->CR &=  ~(DAC_CR_EN1 << (__DAC_Channel__)))
X#define __HAL_DAC_DISABLE(__HANDLE__, __DAC_Channel__) ((__HANDLE__)->Instance->CR &=  ~(DAC_CR_EN1 << (__DAC_Channel__)))
S 
S
S/**
S  * @}
S  */ 
S
S/* Private macro -------------------------------------------------------------*/
S
S/** @defgroup DAC_Private_Macros DAC Private Macros
S  * @{
S  */
S#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OUTPUTBUFFER_ENABLE) || \
S                                           ((STATE) == DAC_OUTPUTBUFFER_DISABLE))
X#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OUTPUTBUFFER_ENABLE) ||                                            ((STATE) == DAC_OUTPUTBUFFER_DISABLE))
S
S#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_CHANNEL_1) || \
S                                 ((CHANNEL) == DAC_CHANNEL_2))
X#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_CHANNEL_1) ||                                  ((CHANNEL) == DAC_CHANNEL_2))
S
S#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_ALIGN_12B_R) || \
S                             ((ALIGN) == DAC_ALIGN_12B_L) || \
S                             ((ALIGN) == DAC_ALIGN_8B_R))
X#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_ALIGN_12B_R) ||                              ((ALIGN) == DAC_ALIGN_12B_L) ||                              ((ALIGN) == DAC_ALIGN_8B_R))
S
S#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0)
S
S#define DAC_DHR12R1_ALIGNMENT(__ALIGNMENT__) (((uint32_t)0x00000008) + (__ALIGNMENT__))
S
S#define DAC_DHR12R2_ALIGNMENT(__ALIGNMENT__) (((uint32_t)0x00000014) + (__ALIGNMENT__))
S
S#define DAC_DHR12RD_ALIGNMENT(__ALIGNMENT__) (((uint32_t)0x00000020) + (__ALIGNMENT__))
S
S/**
S  * @}
S  */
S  
S
S/* Include DAC HAL Extension module */
S#include "stm32f1xx_hal_dac_ex.h"
S
S/* Exported functions --------------------------------------------------------*/
S
S/** @addtogroup DAC_Exported_Functions
S  * @{
S  */
S
S/** @addtogroup DAC_Exported_Functions_Group1
S  * @{
S  */
S/* Initialization and de-initialization functions *****************************/ 
SHAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac);
SHAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef* hdac);
Svoid HAL_DAC_MspInit(DAC_HandleTypeDef* hdac);
Svoid HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac);
S
S/**
S  * @}
S  */
S
S/** @addtogroup DAC_Exported_Functions_Group2
S  * @{
S  */
S/* IO operation functions *****************************************************/
SHAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel);
SHAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel);
SHAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment);
SHAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel);
SHAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data);
Suint32_t HAL_DAC_GetValue(DAC_HandleTypeDef* hdac, uint32_t Channel);
S
S/**
S  * @}
S  */
S
S/** @addtogroup DAC_Exported_Functions_Group3
S  * @{
S  */
S/* Peripheral Control functions ***********************************************/
SHAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel);
S
S/**
S  * @}
S  */
S
S/** @addtogroup DAC_Exported_Functions_Group4
S  * @{
S  */
S/* Peripheral State functions *************************************************/
SHAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef* hdac);
Suint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac);
S
Svoid HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac);
Svoid HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac);
Svoid HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac);
S
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/** @addtogroup DAC_Private_Functions DAC Private Functions
S  * @{
S  */ 
Svoid DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma);
Svoid DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma); 
Svoid DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma);
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S  
N#endif /* STM32F100xB || STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /*__STM32F1xx_HAL_DAC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 257 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_DAC_MODULE_ENABLED */
N
N#ifdef HAL_FLASH_MODULE_ENABLED
N #include "stm32f1xx_hal_flash.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_flash.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of Flash HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_FLASH_H
N#define __STM32F1xx_HAL_FLASH_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N   
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASH
N  * @{
N  */
N  
N/** @addtogroup FLASH_Private_Constants
N  * @{
N  */
N#define FLASH_TIMEOUT_VALUE   ((uint32_t)50000)/* 50 s */
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Private_Macros
N  * @{
N  */
N
N#define IS_FLASH_TYPEPROGRAM(VALUE)  (((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || \
N                                      ((VALUE) == FLASH_TYPEPROGRAM_WORD)     || \
N                                      ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
X#define IS_FLASH_TYPEPROGRAM(VALUE)  (((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) ||                                       ((VALUE) == FLASH_TYPEPROGRAM_WORD)     ||                                       ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
N
N#if   defined(FLASH_ACR_LATENCY)
X#if   1L
N#define IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || \
N                                       ((__LATENCY__) == FLASH_LATENCY_1) || \
N                                       ((__LATENCY__) == FLASH_LATENCY_2))
X#define IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) ||                                        ((__LATENCY__) == FLASH_LATENCY_1) ||                                        ((__LATENCY__) == FLASH_LATENCY_2))
N
N#else
S#define IS_FLASH_LATENCY(__LATENCY__)   ((__LATENCY__) == FLASH_LATENCY_0)
N#endif /* FLASH_ACR_LATENCY */
N/**
N  * @}
N  */  
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup FLASH_Exported_Types FLASH Exported Types
N  * @{
N  */  
N
N
N/**
N  * @brief  FLASH Procedure structure definition
N  */
Ntypedef enum 
N{
N  FLASH_PROC_NONE              = 0, 
N  FLASH_PROC_PAGEERASE         = 1,
N  FLASH_PROC_MASSERASE         = 2,
N  FLASH_PROC_PROGRAMHALFWORD   = 3,
N  FLASH_PROC_PROGRAMWORD       = 4,
N  FLASH_PROC_PROGRAMDOUBLEWORD = 5
N} FLASH_ProcedureTypeDef;
N
N/** 
N  * @brief  FLASH handle Structure definition  
N  */
Ntypedef struct
N{
N  __IO FLASH_ProcedureTypeDef ProcedureOnGoing; /*!< Internal variable to indicate which procedure is ongoing or not in IT context */
X  volatile FLASH_ProcedureTypeDef ProcedureOnGoing;  
N  
N  __IO uint32_t               DataRemaining;    /*!< Internal variable to save the remaining pages to erase or half-word to program in IT context */
X  volatile uint32_t               DataRemaining;     
N
N  __IO uint32_t               Address;          /*!< Internal variable to save address selected for program or erase */
X  volatile uint32_t               Address;           
N
N  __IO uint64_t               Data;             /*!< Internal variable to save data to be programmed */
X  volatile uint64_t               Data;              
N
N  HAL_LockTypeDef             Lock;             /*!< FLASH locking object                */
N
N  __IO uint32_t               ErrorCode;        /*!< FLASH error code                    
X  volatile uint32_t               ErrorCode;        
N                                                     This parameter can be a value of @ref FLASH_Error_Codes  */
N} FLASH_ProcessTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup FLASH_Exported_Constants FLASH Exported Constants
N  * @{
N  */  
N
N/** @defgroup FLASH_Error_Codes FLASH Error Codes
N  * @{
N  */
N
N#define HAL_FLASH_ERROR_NONE      ((uint32_t)0x00)  /*!< No error */
N#define HAL_FLASH_ERROR_PROG      ((uint32_t)0x01)  /*!< Programming error */
N#define HAL_FLASH_ERROR_WRP       ((uint32_t)0x02)  /*!< Write protection error */
N#define HAL_FLASH_ERROR_OPTV      ((uint32_t)0x04)  /*!< Option validity error */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASH_Type_Program FLASH Type Program
N  * @{
N  */ 
N#define FLASH_TYPEPROGRAM_HALFWORD   ((uint32_t)0x01)  /*!<Program a half-word (16-bit) at a specified address.*/
N#define FLASH_TYPEPROGRAM_WORD       ((uint32_t)0x02)  /*!<Program a word (32-bit) at a specified address.*/
N#define FLASH_TYPEPROGRAM_DOUBLEWORD ((uint32_t)0x03)  /*!<Program a double word (64-bit) at a specified address*/
N
N/**
N  * @}
N  */
N
N#if   defined(FLASH_ACR_LATENCY)
X#if   1L
N/** @defgroup FLASH_Latency FLASH Latency
N  * @{
N  */
N#define FLASH_LATENCY_0            ((uint32_t)0x00000000)    /*!< FLASH Zero Latency cycle */
N#define FLASH_LATENCY_1            FLASH_ACR_LATENCY_0       /*!< FLASH One Latency cycle */
N#define FLASH_LATENCY_2            FLASH_ACR_LATENCY_1       /*!< FLASH Two Latency cycles */
N
N/**
N  * @}
N  */
N
N#else
S/** @defgroup FLASH_Latency FLASH Latency
S  * @{
S  */
S#define FLASH_LATENCY_0            ((uint32_t)0x00000000)    /*!< FLASH Zero Latency cycle */
S
S/**
S  * @}
S  */
S
N#endif /* FLASH_ACR_LATENCY */
N/**
N  * @}
N  */  
N  
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup FLASH_Exported_Macros FLASH Exported Macros
N *  @brief macros to control FLASH features 
N *  @{
N */
N 
N/** @defgroup FLASH_Half_Cycle FLASH Half Cycle
N *  @brief macros to handle FLASH half cycle
N * @{
N */
N
N/**
N  * @brief  Enable the FLASH half cycle access.
N  * @note   half cycle access can only be used with a low-frequency clock of less than
N            8 MHz that can be obtained with the use of HSI or HSE but not of PLL.
N  * @retval None
N  */
N#define __HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE()  (FLASH->ACR |= FLASH_ACR_HLFCYA)
N
N/**
N  * @brief  Disable the FLASH half cycle access.
N  * @note   half cycle access can only be used with a low-frequency clock of less than
N            8 MHz that can be obtained with the use of HSI or HSE but not of PLL.
N  * @retval None
N  */
N#define __HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE() (FLASH->ACR &= (~FLASH_ACR_HLFCYA))
N
N/**
N  * @}
N  */
N
N#if defined(FLASH_ACR_LATENCY)
X#if 1L
N/** @defgroup FLASH_EM_Latency FLASH Latency
N *  @brief macros to handle FLASH Latency
N * @{
N */ 
N  
N/**
N  * @brief  Set the FLASH Latency.
N  * @param  __LATENCY__ FLASH Latency                   
N  *         The value of this parameter depend on device used within the same series
N  * @retval None
N  */ 
N#define __HAL_FLASH_SET_LATENCY(__LATENCY__)    (FLASH->ACR = (FLASH->ACR&(~FLASH_ACR_LATENCY)) | (__LATENCY__))
N
N
N/**
N  * @brief  Get the FLASH Latency.
N  * @retval FLASH Latency                   
N  *         The value of this parameter depend on device used within the same series
N  */ 
N#define __HAL_FLASH_GET_LATENCY()     (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
N
N/**
N  * @}
N  */
N
N#endif /* FLASH_ACR_LATENCY */
N/** @defgroup FLASH_Prefetch FLASH Prefetch
N *  @brief macros to handle FLASH Prefetch buffer
N * @{
N */   
N/**
N  * @brief  Enable the FLASH prefetch buffer.
N  * @retval None
N  */ 
N#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()    (FLASH->ACR |= FLASH_ACR_PRFTBE)
N
N/**
N  * @brief  Disable the FLASH prefetch buffer.
N  * @retval None
N  */
N#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_PRFTBE))
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */ 
N
N/* Include FLASH HAL Extended module */
N#include "stm32f1xx_hal_flash_ex.h"  
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_flash_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of Flash HAL Extended module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_FLASH_EX_H
N#define __STM32F1xx_HAL_FLASH_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASHEx
N  * @{
N  */ 
N
N/** @addtogroup FLASHEx_Private_Constants
N  * @{
N  */
N
N#define FLASH_SIZE_DATA_REGISTER ((uint32_t)0x1FFFF7E0)
N#define OBR_REG_INDEX            ((uint32_t)1)
N#define SR_FLAG_MASK             ((uint32_t)(FLASH_SR_BSY | FLASH_SR_PGERR | FLASH_SR_WRPRTERR | FLASH_SR_EOP))
N
N/**
N  * @}
N  */  
N
N/** @addtogroup FLASHEx_Private_Macros
N  * @{
N  */
N
N#define IS_FLASH_TYPEERASE(VALUE)   (((VALUE) == FLASH_TYPEERASE_PAGES) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))
N
N#define IS_OPTIONBYTE(VALUE)        (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_DATA)))
N
N#define IS_WRPSTATE(VALUE)          (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))  
N
N#define IS_OB_RDP_LEVEL(LEVEL)      (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1))
N
N#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == OB_DATA_ADDRESS_DATA0) || ((ADDRESS) == OB_DATA_ADDRESS_DATA1)) 
N
N#define IS_OB_IWDG_SOURCE(SOURCE)   (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
N
N#define IS_OB_STOP_SOURCE(SOURCE)   (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))
N
N#define IS_OB_STDBY_SOURCE(SOURCE)  (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_OB_BOOT1(BOOT1)         (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET))
N#endif /* FLASH_BANK2_END */
N
N/* Low Density */
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6))
X#if (0L || 0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFF) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFF))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFF) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFF))
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if (defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 1L || 0L || 0L)
N#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFF) : \
N                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFF) : \
N                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFF) : \
N                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFF))))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFF) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFF) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFF) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFF))))
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N
N/* High Density */
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE))
X#if (0L || 0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0807FFFF) : \
S                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0805FFFF) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFF)))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0807FFFF) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0805FFFF) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFF)))
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080FFFFF) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080BFFFF))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080FFFFF) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080BFFFF))
N#endif /* FLASH_BANK2_END */
N
N/* Connectivity Line */
N#if (defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFF) : \
S                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) ==  0x80) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFF) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFF)))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFF) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) ==  0x80) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFF) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFF)))
N#endif /* STM32F105xC || STM32F107xC */
N
N#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  || \
S                             ((BANK) == FLASH_BANK_2)  || \
S                             ((BANK) == FLASH_BANK_BOTH))
X#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  ||                              ((BANK) == FLASH_BANK_2)  ||                              ((BANK) == FLASH_BANK_BOTH))
N#else
N#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1))
N#endif /* FLASH_BANK2_END */
N
N/* Low Density */
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6))
X#if (0L || 0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS)  (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? \
S                                            ((ADDRESS) <= FLASH_BANK1_END) :  ((ADDRESS) <= 0x08003FFF)))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS)  (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ?                                             ((ADDRESS) <= FLASH_BANK1_END) :  ((ADDRESS) <= 0x08003FFF)))
S
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if (defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 1L || 0L || 0L)
N#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ? \
N                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40) ? \
N                                           ((ADDRESS) <= 0x0800FFFF) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ? \
N                                           ((ADDRESS) <= 0x08007FFF) :  ((ADDRESS) <= 0x08003FFF)))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40) ?                                            ((ADDRESS) <= 0x0800FFFF) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20) ?                                            ((ADDRESS) <= 0x08007FFF) :  ((ADDRESS) <= 0x08003FFF)))))
N
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N
N/* High Density */
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE))
X#if (0L || 0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200) ? \
S                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180) ? \
S                                           ((ADDRESS) <= 0x0805FFFF) :  ((ADDRESS) <= 0x0803FFFF))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180) ?                                            ((ADDRESS) <= 0x0805FFFF) :  ((ADDRESS) <= 0x0803FFFF))))
S
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400) ? \
S                                           ((ADDRESS) <= FLASH_BANK2_END) :  ((ADDRESS) <= 0x080BFFFF)))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400) ?                                            ((ADDRESS) <= FLASH_BANK2_END) :  ((ADDRESS) <= 0x080BFFFF)))
S
N#endif /* FLASH_BANK2_END */
N
N/* Connectivity Line */
N#if (defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100) ? \
S                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ? \
S                                           ((ADDRESS) <= 0x0801FFFF) :  ((ADDRESS) <= 0x0800FFFF))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80) ?                                            ((ADDRESS) <= 0x0801FFFF) :  ((ADDRESS) <= 0x0800FFFF))))
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */  
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup FLASHEx_Exported_Types FLASHEx Exported Types
N  * @{
N  */  
N
N/**
N  * @brief  FLASH Erase structure definition
N  */
Ntypedef struct
N{
N  uint32_t TypeErase;   /*!< TypeErase: Mass erase or page erase.
N                             This parameter can be a value of @ref FLASHEx_Type_Erase */
N  
N  uint32_t Banks;       /*!< Select banks to erase when Mass erase is enabled.
N                             This parameter must be a value of @ref FLASHEx_Banks */    
N  
N  uint32_t PageAddress; /*!< PageAdress: Initial FLASH page address to erase when mass erase is disabled
N                             This parameter must be a number between Min_Data = 0x08000000 and Max_Data = FLASH_BANKx_END 
N                             (x = 1 or 2 depending on devices)*/
N  
N  uint32_t NbPages;     /*!< NbPages: Number of pagess to be erased.
N                             This parameter must be a value between Min_Data = 1 and Max_Data = (max number of pages - value of initial page)*/
N                                                          
N} FLASH_EraseInitTypeDef;
N
N/**
N  * @brief  FLASH Options bytes program structure definition
N  */
Ntypedef struct
N{
N  uint32_t OptionType;  /*!< OptionType: Option byte to be configured.
N                             This parameter can be a value of @ref FLASHEx_OB_Type */
N
N  uint32_t WRPState;    /*!< WRPState: Write protection activation or deactivation.
N                             This parameter can be a value of @ref FLASHEx_OB_WRP_State */
N
N  uint32_t WRPPage;     /*!< WRPPage: specifies the page(s) to be write protected
N                             This parameter can be a value of @ref FLASHEx_OB_Write_Protection */
N
N  uint32_t Banks;        /*!< Select banks for WRP activation/deactivation of all sectors.
N                              This parameter must be a value of @ref FLASHEx_Banks */ 
N    
N  uint8_t RDPLevel;     /*!< RDPLevel: Set the read protection level..
N                             This parameter can be a value of @ref FLASHEx_OB_Read_Protection */
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S  uint8_t USERConfig;   /*!< USERConfig: Program the FLASH User Option Byte: 
S                             IWDG / STOP / STDBY / BOOT1
S                             This parameter can be a combination of @ref FLASHEx_OB_IWatchdog, @ref FLASHEx_OB_nRST_STOP, 
S                             @ref FLASHEx_OB_nRST_STDBY, @ref FLASHEx_OB_BOOT1 */
N#else
N  uint8_t USERConfig;   /*!< USERConfig: Program the FLASH User Option Byte: 
N                             IWDG / STOP / STDBY
N                             This parameter can be a combination of @ref FLASHEx_OB_IWatchdog, @ref FLASHEx_OB_nRST_STOP, 
N                             @ref FLASHEx_OB_nRST_STDBY */
N#endif /* FLASH_BANK2_END */
N
N  uint32_t DATAAddress; /*!< DATAAddress: Address of the option byte DATA to be programmed
N                             This parameter can be a value of @ref FLASHEx_OB_Data_Address */
N  
N  uint8_t DATAData;     /*!< DATAData: Data to be stored in the option byte DATA
N                             This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */
N} FLASH_OBProgramInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup FLASHEx_Exported_Constants FLASHEx Exported Constants
N  * @{
N  */  
N
N/** @defgroup FLASHEx_Constants FLASH Constants
N  * @{
N  */ 
N
N/** @defgroup FLASHEx_Page_Size Page Size
N  * @{
N  */ 
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6) || defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 0L || 0L || 0L || 1L || 0L || 0L)
N#define FLASH_PAGE_SIZE          ((uint32_t)0x400)
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N       /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L || 0L || 0L || 0L || 0L || 0L)
S#define FLASH_PAGE_SIZE          ((uint32_t)0x800)
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       /* STM32F101xG || STM32F103xG */ 
N       /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_Type_Erase Type Erase
N  * @{
N  */ 
N#define FLASH_TYPEERASE_PAGES     ((uint32_t)0x00)  /*!<Pages erase only*/
N#define FLASH_TYPEERASE_MASSERASE ((uint32_t)0x02)  /*!<Flash mass erase activation*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_Banks Banks
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define FLASH_BANK_1     ((uint32_t)1) /*!< Bank 1   */
S#define FLASH_BANK_2     ((uint32_t)2) /*!< Bank 2   */
S#define FLASH_BANK_BOTH  ((uint32_t)FLASH_BANK_1 | FLASH_BANK_2) /*!< Bank1 and Bank2  */
S
N#else
N#define FLASH_BANK_1     ((uint32_t)1) /*!< Bank 1   */
N#endif
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OptionByte_Constants Option Byte Constants
N  * @{
N  */ 
N
N/** @defgroup FLASHEx_OB_Type Option Bytes Type
N  * @{
N  */
N#define OPTIONBYTE_WRP            ((uint32_t)0x01)  /*!<WRP option byte configuration*/
N#define OPTIONBYTE_RDP            ((uint32_t)0x02)  /*!<RDP option byte configuration*/
N#define OPTIONBYTE_USER           ((uint32_t)0x04)  /*!<USER option byte configuration*/
N#define OPTIONBYTE_DATA           ((uint32_t)0x08)  /*!<DATA option byte configuration*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_WRP_State Option Byte WRP State
N  * @{
N  */ 
N#define OB_WRPSTATE_DISABLE       ((uint32_t)0x00)  /*!<Disable the write protection of the desired pages*/
N#define OB_WRPSTATE_ENABLE        ((uint32_t)0x01)  /*!<Enable the write protection of the desired pagess*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_Write_Protection Option Bytes Write Protection
N  * @{
N  */
N/* STM32 Low and Medium density devices */
N#if  defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6) \
N  || defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) \
N  || defined(STM32F103xB)
X#if  0L || 0L || 0L   || 0L || 1L || 0L   || 0L
N#define OB_WRP_PAGES0TO3               ((uint32_t)0x00000001) /*!< Write protection of page 0 to 3 */
N#define OB_WRP_PAGES4TO7               ((uint32_t)0x00000002) /*!< Write protection of page 4 to 7 */
N#define OB_WRP_PAGES8TO11              ((uint32_t)0x00000004) /*!< Write protection of page 8 to 11 */
N#define OB_WRP_PAGES12TO15             ((uint32_t)0x00000008) /*!< Write protection of page 12 to 15 */
N#define OB_WRP_PAGES16TO19             ((uint32_t)0x00000010) /*!< Write protection of page 16 to 19 */
N#define OB_WRP_PAGES20TO23             ((uint32_t)0x00000020) /*!< Write protection of page 20 to 23 */
N#define OB_WRP_PAGES24TO27             ((uint32_t)0x00000040) /*!< Write protection of page 24 to 27 */
N#define OB_WRP_PAGES28TO31             ((uint32_t)0x00000080) /*!< Write protection of page 28 to 31 */
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N       /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       
N/* STM32 Medium-density devices */
N#if  defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB)
X#if  0L || 1L || 0L || 0L
N#define OB_WRP_PAGES32TO35             ((uint32_t)0x00000100) /*!< Write protection of page 32 to 35 */
N#define OB_WRP_PAGES36TO39             ((uint32_t)0x00000200) /*!< Write protection of page 36 to 39 */
N#define OB_WRP_PAGES40TO43             ((uint32_t)0x00000400) /*!< Write protection of page 40 to 43 */
N#define OB_WRP_PAGES44TO47             ((uint32_t)0x00000800) /*!< Write protection of page 44 to 47 */
N#define OB_WRP_PAGES48TO51             ((uint32_t)0x00001000) /*!< Write protection of page 48 to 51 */
N#define OB_WRP_PAGES52TO55             ((uint32_t)0x00002000) /*!< Write protection of page 52 to 55 */
N#define OB_WRP_PAGES56TO59             ((uint32_t)0x00004000) /*!< Write protection of page 56 to 59 */
N#define OB_WRP_PAGES60TO63             ((uint32_t)0x00008000) /*!< Write protection of page 60 to 63 */
N#define OB_WRP_PAGES64TO67             ((uint32_t)0x00010000) /*!< Write protection of page 64 to 67 */
N#define OB_WRP_PAGES68TO71             ((uint32_t)0x00020000) /*!< Write protection of page 68 to 71 */
N#define OB_WRP_PAGES72TO75             ((uint32_t)0x00040000) /*!< Write protection of page 72 to 75 */
N#define OB_WRP_PAGES76TO79             ((uint32_t)0x00080000) /*!< Write protection of page 76 to 79 */
N#define OB_WRP_PAGES80TO83             ((uint32_t)0x00100000) /*!< Write protection of page 80 to 83 */
N#define OB_WRP_PAGES84TO87             ((uint32_t)0x00200000) /*!< Write protection of page 84 to 87 */
N#define OB_WRP_PAGES88TO91             ((uint32_t)0x00400000) /*!< Write protection of page 88 to 91 */
N#define OB_WRP_PAGES92TO95             ((uint32_t)0x00800000) /*!< Write protection of page 92 to 95 */
N#define OB_WRP_PAGES96TO99             ((uint32_t)0x01000000) /*!< Write protection of page 96 to 99 */
N#define OB_WRP_PAGES100TO103           ((uint32_t)0x02000000) /*!< Write protection of page 100 to 103 */
N#define OB_WRP_PAGES104TO107           ((uint32_t)0x04000000) /*!< Write protection of page 104 to 107 */
N#define OB_WRP_PAGES108TO111           ((uint32_t)0x08000000) /*!< Write protection of page 108 to 111 */
N#define OB_WRP_PAGES112TO115           ((uint32_t)0x10000000) /*!< Write protection of page 112 to 115 */
N#define OB_WRP_PAGES116TO119           ((uint32_t)0x20000000) /*!< Write protection of page 115 to 119 */
N#define OB_WRP_PAGES120TO123           ((uint32_t)0x40000000) /*!< Write protection of page 120 to 123 */
N#define OB_WRP_PAGES124TO127           ((uint32_t)0x80000000) /*!< Write protection of page 124 to 127 */
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N
N
N/* STM32 High-density, XL-density and Connectivity line devices */
N#if  defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE) \
N  || defined(STM32F101xG) || defined(STM32F103xG) \
N  || defined(STM32F105xC) || defined(STM32F107xC)
X#if  0L || 0L || 0L   || 0L || 0L   || 0L || 0L
S#define OB_WRP_PAGES0TO1               ((uint32_t)0x00000001) /*!< Write protection of page 0 TO 1 */
S#define OB_WRP_PAGES2TO3               ((uint32_t)0x00000002) /*!< Write protection of page 2 TO 3 */
S#define OB_WRP_PAGES4TO5               ((uint32_t)0x00000004) /*!< Write protection of page 4 TO 5 */
S#define OB_WRP_PAGES6TO7               ((uint32_t)0x00000008) /*!< Write protection of page 6 TO 7 */
S#define OB_WRP_PAGES8TO9               ((uint32_t)0x00000010) /*!< Write protection of page 8 TO 9 */
S#define OB_WRP_PAGES10TO11             ((uint32_t)0x00000020) /*!< Write protection of page 10 TO 11 */
S#define OB_WRP_PAGES12TO13             ((uint32_t)0x00000040) /*!< Write protection of page 12 TO 13 */
S#define OB_WRP_PAGES14TO15             ((uint32_t)0x00000080) /*!< Write protection of page 14 TO 15 */
S#define OB_WRP_PAGES16TO17             ((uint32_t)0x00000100) /*!< Write protection of page 16 TO 17 */
S#define OB_WRP_PAGES18TO19             ((uint32_t)0x00000200) /*!< Write protection of page 18 TO 19 */
S#define OB_WRP_PAGES20TO21             ((uint32_t)0x00000400) /*!< Write protection of page 20 TO 21 */
S#define OB_WRP_PAGES22TO23             ((uint32_t)0x00000800) /*!< Write protection of page 22 TO 23 */
S#define OB_WRP_PAGES24TO25             ((uint32_t)0x00001000) /*!< Write protection of page 24 TO 25 */
S#define OB_WRP_PAGES26TO27             ((uint32_t)0x00002000) /*!< Write protection of page 26 TO 27 */
S#define OB_WRP_PAGES28TO29             ((uint32_t)0x00004000) /*!< Write protection of page 28 TO 29 */
S#define OB_WRP_PAGES30TO31             ((uint32_t)0x00008000) /*!< Write protection of page 30 TO 31 */
S#define OB_WRP_PAGES32TO33             ((uint32_t)0x00010000) /*!< Write protection of page 32 TO 33 */
S#define OB_WRP_PAGES34TO35             ((uint32_t)0x00020000) /*!< Write protection of page 34 TO 35 */
S#define OB_WRP_PAGES36TO37             ((uint32_t)0x00040000) /*!< Write protection of page 36 TO 37 */
S#define OB_WRP_PAGES38TO39             ((uint32_t)0x00080000) /*!< Write protection of page 38 TO 39 */
S#define OB_WRP_PAGES40TO41             ((uint32_t)0x00100000) /*!< Write protection of page 40 TO 41 */
S#define OB_WRP_PAGES42TO43             ((uint32_t)0x00200000) /*!< Write protection of page 42 TO 43 */
S#define OB_WRP_PAGES44TO45             ((uint32_t)0x00400000) /*!< Write protection of page 44 TO 45 */
S#define OB_WRP_PAGES46TO47             ((uint32_t)0x00800000) /*!< Write protection of page 46 TO 47 */
S#define OB_WRP_PAGES48TO49             ((uint32_t)0x01000000) /*!< Write protection of page 48 TO 49 */
S#define OB_WRP_PAGES50TO51             ((uint32_t)0x02000000) /*!< Write protection of page 50 TO 51 */
S#define OB_WRP_PAGES52TO53             ((uint32_t)0x04000000) /*!< Write protection of page 52 TO 53 */
S#define OB_WRP_PAGES54TO55             ((uint32_t)0x08000000) /*!< Write protection of page 54 TO 55 */
S#define OB_WRP_PAGES56TO57             ((uint32_t)0x10000000) /*!< Write protection of page 56 TO 57 */
S#define OB_WRP_PAGES58TO59             ((uint32_t)0x20000000) /*!< Write protection of page 58 TO 59 */
S#define OB_WRP_PAGES60TO61             ((uint32_t)0x40000000) /*!< Write protection of page 60 TO 61 */
S#define OB_WRP_PAGES62TO127            ((uint32_t)0x80000000) /*!< Write protection of page 62 TO 127 */
S#define OB_WRP_PAGES62TO255            ((uint32_t)0x80000000) /*!< Write protection of page 62 TO 255 */
S#define OB_WRP_PAGES62TO511            ((uint32_t)0x80000000) /*!< Write protection of page 62 TO 511 */
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       /* STM32F101xG || STM32F103xG */ 
N       /* STM32F105xC || STM32F107xC */
N
N#define OB_WRP_ALLPAGES                ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Pages */
N 
N/* Low Density */
N#if  defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6)
X#if  0L || 0L || 0L
S#define OB_WRP_PAGES0TO31MASK          ((uint32_t)0x000000FF)
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if  defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB)
X#if  0L || 1L || 0L || 0L
N#define OB_WRP_PAGES0TO31MASK          ((uint32_t)0x000000FF)
N#define OB_WRP_PAGES32TO63MASK         ((uint32_t)0x0000FF00)
N#define OB_WRP_PAGES64TO95MASK         ((uint32_t)0x00FF0000)
N#define OB_WRP_PAGES96TO127MASK        ((uint32_t)0xFF000000)
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N       
N/* High Density */
N#if  defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE)  
X#if  0L || 0L || 0L  
S#define OB_WRP_PAGES0TO15MASK          ((uint32_t)0x000000FF)
S#define OB_WRP_PAGES16TO31MASK         ((uint32_t)0x0000FF00)
S#define OB_WRP_PAGES32TO47MASK         ((uint32_t)0x00FF0000)
S#define OB_WRP_PAGES48TO255MASK        ((uint32_t)0xFF000000)
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if  defined(STM32F101xG) || defined(STM32F103xG) 
X#if  0L || 0L 
S#define OB_WRP_PAGES0TO15MASK          ((uint32_t)0x000000FF)
S#define OB_WRP_PAGES16TO31MASK         ((uint32_t)0x0000FF00)
S#define OB_WRP_PAGES32TO47MASK         ((uint32_t)0x00FF0000)
S#define OB_WRP_PAGES48TO511MASK        ((uint32_t)0xFF000000)
N#endif /* STM32F101xG || STM32F103xG */
N      
N/* Connectivity line devices */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define OB_WRP_PAGES0TO15MASK          ((uint32_t)0x000000FF)
S#define OB_WRP_PAGES16TO31MASK         ((uint32_t)0x0000FF00)
S#define OB_WRP_PAGES32TO47MASK         ((uint32_t)0x00FF0000)
S#define OB_WRP_PAGES48TO127MASK        ((uint32_t)0xFF000000)
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_Read_Protection Option Byte Read Protection
N  * @{
N  */
N#define OB_RDP_LEVEL_0            ((uint8_t)0xA5)
N#define OB_RDP_LEVEL_1            ((uint8_t)0x00)
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_OB_IWatchdog Option Byte IWatchdog
N  * @{
N  */ 
N#define OB_IWDG_SW                ((uint16_t)0x0001)  /*!< Software IWDG selected */
N#define OB_IWDG_HW                ((uint16_t)0x0000)  /*!< Hardware IWDG selected */
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_nRST_STOP Option Byte nRST STOP
N  * @{
N  */ 
N#define OB_STOP_NO_RST            ((uint16_t)0x0002) /*!< No reset generated when entering in STOP */
N#define OB_STOP_RST               ((uint16_t)0x0000) /*!< Reset generated when entering in STOP */
N/**
N  * @}
N  */ 
N
N/** @defgroup FLASHEx_OB_nRST_STDBY Option Byte nRST STDBY
N  * @{
N  */ 
N#define OB_STDBY_NO_RST           ((uint16_t)0x0004) /*!< No reset generated when entering in STANDBY */
N#define OB_STDBY_RST              ((uint16_t)0x0000) /*!< Reset generated when entering in STANDBY */
N/**
N  * @}
N  */
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S/** @defgroup FLASHEx_OB_BOOT1 Option Byte BOOT1
S  * @{
S  */
S#define OB_BOOT1_RESET            ((uint16_t)0x0000) /*!< BOOT1 Reset */
S#define OB_BOOT1_SET              ((uint16_t)0x0008) /*!< BOOT1 Set */
S/**
S  * @}
S  */
N#endif /* FLASH_BANK2_END */
N
N/** @defgroup FLASHEx_OB_Data_Address  Option Byte Data Address
N  * @{
N  */
N#define OB_DATA_ADDRESS_DATA0     ((uint32_t)0x1FFFF804)
N#define OB_DATA_ADDRESS_DATA1     ((uint32_t)0x1FFFF806)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASHEx_Constants
N  * @{
N  */ 
N
N/** @defgroup FLASH_Flag_definition Flag definition
N  * @brief Flag definition
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S #define FLASH_FLAG_BSY             FLASH_FLAG_BSY_BANK1       /*!< FLASH Bank1 Busy flag                   */ 
S #define FLASH_FLAG_PGERR           FLASH_FLAG_PGERR_BANK1     /*!< FLASH Bank1 Programming error flag      */
S #define FLASH_FLAG_WRPERR          FLASH_FLAG_WRPERR_BANK1    /*!< FLASH Bank1 Write protected error flag  */
S #define FLASH_FLAG_EOP             FLASH_FLAG_EOP_BANK1       /*!< FLASH Bank1 End of Operation flag       */
S
S #define FLASH_FLAG_BSY_BANK1       FLASH_SR_BSY               /*!< FLASH Bank1 Busy flag                   */ 
S #define FLASH_FLAG_PGERR_BANK1     FLASH_SR_PGERR             /*!< FLASH Bank1 Programming error flag      */
S #define FLASH_FLAG_WRPERR_BANK1    FLASH_SR_WRPRTERR          /*!< FLASH Bank1 Write protected error flag  */
S #define FLASH_FLAG_EOP_BANK1       FLASH_SR_EOP               /*!< FLASH Bank1 End of Operation flag       */
S       
S #define FLASH_FLAG_BSY_BANK2       (FLASH_SR2_BSY << 16)      /*!< FLASH Bank2 Busy flag                   */ 
S #define FLASH_FLAG_PGERR_BANK2     (FLASH_SR2_PGERR << 16)    /*!< FLASH Bank2 Programming error flag      */
S #define FLASH_FLAG_WRPERR_BANK2    (FLASH_SR2_WRPRTERR << 16) /*!< FLASH Bank2 Write protected error flag  */
S #define FLASH_FLAG_EOP_BANK2       (FLASH_SR2_EOP << 16)      /*!< FLASH Bank2 End of Operation flag       */
S
N#else  
N
N #define FLASH_FLAG_BSY             FLASH_SR_BSY              /*!< FLASH Busy flag                          */ 
N #define FLASH_FLAG_PGERR           FLASH_SR_PGERR            /*!< FLASH Programming error flag             */
N #define FLASH_FLAG_WRPERR          FLASH_SR_WRPRTERR         /*!< FLASH Write protected error flag         */
N #define FLASH_FLAG_EOP             FLASH_SR_EOP              /*!< FLASH End of Operation flag              */
N
N#endif
N #define FLASH_FLAG_OPTVERR         ((OBR_REG_INDEX << 8 | FLASH_OBR_OPTERR)) /*!< Option Byte Error        */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASH_Interrupt_definition Interrupt definition
N  * @brief FLASH Interrupt definition
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S #define FLASH_IT_EOP               FLASH_IT_EOP_BANK1        /*!< End of FLASH Operation Interrupt source Bank1 */
S #define FLASH_IT_ERR               FLASH_IT_ERR_BANK1        /*!< Error Interrupt source Bank1                  */
S
S #define FLASH_IT_EOP_BANK1         FLASH_CR_EOPIE            /*!< End of FLASH Operation Interrupt source Bank1 */
S #define FLASH_IT_ERR_BANK1         FLASH_CR_ERRIE            /*!< Error Interrupt source Bank1                  */
S
S #define FLASH_IT_EOP_BANK2         (FLASH_CR2_EOPIE << 16)   /*!< End of FLASH Operation Interrupt source Bank2 */
S #define FLASH_IT_ERR_BANK2         (FLASH_CR2_ERRIE << 16)   /*!< Error Interrupt source Bank2                  */
S
N#else
N
N #define FLASH_IT_EOP               FLASH_CR_EOPIE          /*!< End of FLASH Operation Interrupt source */
N #define FLASH_IT_ERR               FLASH_CR_ERRIE          /*!< Error Interrupt source                  */
N
N#endif
N/**
N  * @}
N  */  
N
N/**
N  * @}
N  */
N  
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup FLASHEx_Exported_Macros FLASHEx Exported Macros
N  * @{
N  */
N
N/** @defgroup FLASH_Interrupt Interrupt
N *  @brief macros to handle FLASH interrupts
N * @{
N */ 
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S/**
S  * @brief  Enable the specified FLASH interrupt.
S  * @param  __INTERRUPT__  FLASH interrupt 
S  *     This parameter can be any combination of the following values:
S  *     @arg @ref FLASH_IT_EOP_BANK1 End of FLASH Operation Interrupt on bank1
S  *     @arg @ref FLASH_IT_ERR_BANK1 Error Interrupt on bank1
S  *     @arg @ref FLASH_IT_EOP_BANK2 End of FLASH Operation Interrupt on bank2
S  *     @arg @ref FLASH_IT_ERR_BANK2 Error Interrupt on bank2
S  * @retval none
S  */ 
S#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  do { \
S                          /* Enable Bank1 IT */ \
S                          SET_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFF)); \
S                          /* Enable Bank2 IT */ \
S                          SET_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16)); \
S                    } while(0)
X#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  do {                                                       SET_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFF));                                                       SET_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16));                     } while(0)
S
S/**
S  * @brief  Disable the specified FLASH interrupt.
S  * @param  __INTERRUPT__  FLASH interrupt 
S  *     This parameter can be any combination of the following values:
S  *     @arg @ref FLASH_IT_EOP_BANK1 End of FLASH Operation Interrupt on bank1
S  *     @arg @ref FLASH_IT_ERR_BANK1 Error Interrupt on bank1
S  *     @arg @ref FLASH_IT_EOP_BANK2 End of FLASH Operation Interrupt on bank2
S  *     @arg @ref FLASH_IT_ERR_BANK2 Error Interrupt on bank2
S  * @retval none
S  */ 
S#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  do { \
S                          /* Disable Bank1 IT */ \
S                          CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFF)); \
S                          /* Disable Bank2 IT */ \
S                          CLEAR_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16)); \
S                    } while(0)
X#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  do {                                                       CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFF));                                                       CLEAR_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16));                     } while(0)
S
S/**
S  * @brief  Get the specified FLASH flag status. 
S  * @param  __FLAG__ specifies the FLASH flag to check.
S  *          This parameter can be one of the following values:
S  *            @arg @ref FLASH_FLAG_EOP_BANK1    FLASH End of Operation flag on bank1
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK1 FLASH Write protected error flag on bank1
S  *            @arg @ref FLASH_FLAG_PGERR_BANK1  FLASH Programming error flag on bank1
S  *            @arg @ref FLASH_FLAG_BSY_BANK1    FLASH Busy flag on bank1
S  *            @arg @ref FLASH_FLAG_EOP_BANK2    FLASH End of Operation flag on bank2
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK2 FLASH Write protected error flag on bank2
S  *            @arg @ref FLASH_FLAG_PGERR_BANK2  FLASH Programming error flag on bank2
S  *            @arg @ref FLASH_FLAG_BSY_BANK2    FLASH Busy flag on bank2
S  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
S  * @retval The new state of __FLAG__ (SET or RESET).
S  */
S#define __HAL_FLASH_GET_FLAG(__FLAG__) (((__FLAG__) == FLASH_FLAG_OPTVERR) ? \
S                                            (FLASH->OBR & FLASH_OBR_OPTERR) : \
S                                        ((((__FLAG__) & SR_FLAG_MASK) != RESET)? \
S                                            (FLASH->SR & ((__FLAG__) & SR_FLAG_MASK)) : \
S                                            (FLASH->SR2 & ((__FLAG__) >> 16))))
X#define __HAL_FLASH_GET_FLAG(__FLAG__) (((__FLAG__) == FLASH_FLAG_OPTVERR) ?                                             (FLASH->OBR & FLASH_OBR_OPTERR) :                                         ((((__FLAG__) & SR_FLAG_MASK) != RESET)?                                             (FLASH->SR & ((__FLAG__) & SR_FLAG_MASK)) :                                             (FLASH->SR2 & ((__FLAG__) >> 16))))
S
S/**
S  * @brief  Clear the specified FLASH flag.
S  * @param  __FLAG__ specifies the FLASH flags to clear.
S  *          This parameter can be any combination of the following values:
S  *            @arg @ref FLASH_FLAG_EOP_BANK1    FLASH End of Operation flag on bank1
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK1 FLASH Write protected error flag on bank1
S  *            @arg @ref FLASH_FLAG_PGERR_BANK1  FLASH Programming error flag on bank1
S  *            @arg @ref FLASH_FLAG_BSY_BANK1    FLASH Busy flag on bank1
S  *            @arg @ref FLASH_FLAG_EOP_BANK2    FLASH End of Operation flag on bank2
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK2 FLASH Write protected error flag on bank2
S  *            @arg @ref FLASH_FLAG_PGERR_BANK2  FLASH Programming error flag on bank2
S  *            @arg @ref FLASH_FLAG_BSY_BANK2    FLASH Busy flag on bank2
S  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
S  * @retval none
S  */
S#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)  do { \
S                          /* Clear FLASH_FLAG_OPTVERR flag */ \
S                          if ((__FLAG__) == FLASH_FLAG_OPTVERR) \
S                          { \
S                            CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR); \
S                          } \
S                          else { \
S                          /* Clear Flag in Bank1 */ \
S                          if (((__FLAG__) & SR_FLAG_MASK) != RESET) \
S                          { \
S                            FLASH->SR  = ((__FLAG__) & SR_FLAG_MASK); \
S                          } \
S                          /* Clear Flag in Bank2 */ \
S                          if (((__FLAG__) >> 16) != RESET) \
S                          { \
S                            FLASH->SR2 = ((__FLAG__) >> 16); \
S                          } \
S                          } \
S                    } while(0)
X#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)  do {                                                       if ((__FLAG__) == FLASH_FLAG_OPTVERR)                           {                             CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR);                           }                           else {                                                       if (((__FLAG__) & SR_FLAG_MASK) != RESET)                           {                             FLASH->SR  = ((__FLAG__) & SR_FLAG_MASK);                           }                                                       if (((__FLAG__) >> 16) != RESET)                           {                             FLASH->SR2 = ((__FLAG__) >> 16);                           }                           }                     } while(0)
N#else
N/**
N  * @brief  Enable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
N  *     @arg @ref FLASH_IT_ERR Error Interrupt    
N  * @retval none
N  */ 
N#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  (FLASH->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
N  *     @arg @ref FLASH_IT_ERR Error Interrupt    
N  * @retval none
N  */ 
N#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)   (FLASH->CR &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Get the specified FLASH flag status. 
N  * @param  __FLAG__ specifies the FLASH flag to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref FLASH_FLAG_EOP    FLASH End of Operation flag 
N  *            @arg @ref FLASH_FLAG_WRPERR FLASH Write protected error flag 
N  *            @arg @ref FLASH_FLAG_PGERR  FLASH Programming error flag
N  *            @arg @ref FLASH_FLAG_BSY    FLASH Busy flag
N  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
N  * @retval The new state of __FLAG__ (SET or RESET).
N  */
N#define __HAL_FLASH_GET_FLAG(__FLAG__)  (((__FLAG__) == FLASH_FLAG_OPTVERR) ? \
N                                            (FLASH->OBR & FLASH_OBR_OPTERR) : \
N                                            (FLASH->SR & (__FLAG__)))
X#define __HAL_FLASH_GET_FLAG(__FLAG__)  (((__FLAG__) == FLASH_FLAG_OPTVERR) ?                                             (FLASH->OBR & FLASH_OBR_OPTERR) :                                             (FLASH->SR & (__FLAG__)))
N/**
N  * @brief  Clear the specified FLASH flag.
N  * @param  __FLAG__ specifies the FLASH flags to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref FLASH_FLAG_EOP    FLASH End of Operation flag 
N  *            @arg @ref FLASH_FLAG_WRPERR FLASH Write protected error flag 
N  *            @arg @ref FLASH_FLAG_PGERR  FLASH Programming error flag 
N  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
N  * @retval none
N  */
N#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   do { \
N                          /* Clear FLASH_FLAG_OPTVERR flag */ \
N                          if ((__FLAG__) == FLASH_FLAG_OPTVERR) \
N                          { \
N                            CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR); \
N                          } \
N                          else { \
N                            /* Clear Flag in Bank1 */ \
N                            FLASH->SR  = (__FLAG__); \
N                          } \
N                    } while(0)
X#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   do {                                                       if ((__FLAG__) == FLASH_FLAG_OPTVERR)                           {                             CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR);                           }                           else {                                                           FLASH->SR  = (__FLAG__);                           }                     } while(0)
N
N#endif
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASHEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup FLASHEx_Exported_Functions_Group1
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef  HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError);
NHAL_StatusTypeDef  HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASHEx_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
NHAL_StatusTypeDef  HAL_FLASHEx_OBErase(void);
NHAL_StatusTypeDef  HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
Nvoid               HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);
Nuint32_t           HAL_FLASHEx_OBGetUserData(uint32_t DATAAdress);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_FLASH_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 268 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASH_Exported_Functions
N  * @{
N  */
N  
N/** @addtogroup FLASH_Exported_Functions_Group1
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
NHAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
N
N/* FLASH IRQ handler function */
Nvoid       HAL_FLASH_IRQHandler(void);
N/* Callbacks in non blocking modes */ 
Nvoid       HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
Nvoid       HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
NHAL_StatusTypeDef HAL_FLASH_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_Lock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Lock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Launch(void);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State and Error functions ***************************************/
Nuint32_t HAL_FLASH_GetError(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private function -------------------------------------------------*/
N/** @addtogroup FLASH_Private_Functions
N * @{
N */
Nvoid                    FLASH_PageErase(uint32_t PageAddress);
NHAL_StatusTypeDef       FLASH_WaitForLastOperation(uint32_t Timeout);
N#if defined(FLASH_BANK2_END)
X#if 0L
SHAL_StatusTypeDef       FLASH_WaitForLastOperationBank2(uint32_t Timeout);
N#endif /* FLASH_BANK2_END */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_FLASH_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 261 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_FLASH_MODULE_ENABLED */
N
N#ifdef HAL_SRAM_MODULE_ENABLED
N #include "stm32f1xx_hal_sram.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_sram.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_sram.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of SRAM HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_SRAM_H
N#define __STM32F1xx_HAL_SRAM_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_ll_fsmc.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_ll_fsmc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_ll_fsmc.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of FSMC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_LL_FSMC_H
N#define __STM32F1xx_LL_FSMC_H
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N#if defined(FSMC_BANK1)
X#if 0L
S
S/** @addtogroup FSMC_LL
S  * @{
S  */
S
S/** @addtogroup FSMC_LL_Private_Macros
S  * @{
S  */
S
S#define IS_FSMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FSMC_NORSRAM_BANK1) || \
S                                        ((__BANK__) == FSMC_NORSRAM_BANK2) || \
S                                        ((__BANK__) == FSMC_NORSRAM_BANK3) || \
S                                        ((__BANK__) == FSMC_NORSRAM_BANK4))
X#define IS_FSMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FSMC_NORSRAM_BANK1) ||                                         ((__BANK__) == FSMC_NORSRAM_BANK2) ||                                         ((__BANK__) == FSMC_NORSRAM_BANK3) ||                                         ((__BANK__) == FSMC_NORSRAM_BANK4))
S
S#define IS_FSMC_MUX(__MUX__) (((__MUX__) == FSMC_DATA_ADDRESS_MUX_DISABLE) || \
S                              ((__MUX__) == FSMC_DATA_ADDRESS_MUX_ENABLE))
X#define IS_FSMC_MUX(__MUX__) (((__MUX__) == FSMC_DATA_ADDRESS_MUX_DISABLE) ||                               ((__MUX__) == FSMC_DATA_ADDRESS_MUX_ENABLE))
S
S#define IS_FSMC_MEMORY(__MEMORY__) (((__MEMORY__) == FSMC_MEMORY_TYPE_SRAM) || \
S                                    ((__MEMORY__) == FSMC_MEMORY_TYPE_PSRAM)|| \
S                                    ((__MEMORY__) == FSMC_MEMORY_TYPE_NOR))
X#define IS_FSMC_MEMORY(__MEMORY__) (((__MEMORY__) == FSMC_MEMORY_TYPE_SRAM) ||                                     ((__MEMORY__) == FSMC_MEMORY_TYPE_PSRAM)||                                     ((__MEMORY__) == FSMC_MEMORY_TYPE_NOR))
S
S#define IS_FSMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_8)  || \
S                                                 ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_16) || \
S                                                 ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_32))
X#define IS_FSMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_8)  ||                                                  ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_16) ||                                                  ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_32))
S
S#define IS_FSMC_WRITE_BURST(__BURST__)          (((__BURST__) == FSMC_WRITE_BURST_DISABLE) || \
S                                                ((__BURST__) == FSMC_WRITE_BURST_ENABLE))
X#define IS_FSMC_WRITE_BURST(__BURST__)          (((__BURST__) == FSMC_WRITE_BURST_DISABLE) ||                                                 ((__BURST__) == FSMC_WRITE_BURST_ENABLE))
S
S#define IS_FSMC_ACCESS_MODE(__MODE__) (((__MODE__) == FSMC_ACCESS_MODE_A) || \
S                                       ((__MODE__) == FSMC_ACCESS_MODE_B) || \
S                                       ((__MODE__) == FSMC_ACCESS_MODE_C) || \
S                                       ((__MODE__) == FSMC_ACCESS_MODE_D))
X#define IS_FSMC_ACCESS_MODE(__MODE__) (((__MODE__) == FSMC_ACCESS_MODE_A) ||                                        ((__MODE__) == FSMC_ACCESS_MODE_B) ||                                        ((__MODE__) == FSMC_ACCESS_MODE_C) ||                                        ((__MODE__) == FSMC_ACCESS_MODE_D))
S
S#define IS_FSMC_NAND_BANK(__BANK__) (((__BANK__) == FSMC_NAND_BANK2) || \
S                                ((__BANK__) == FSMC_NAND_BANK3))
X#define IS_FSMC_NAND_BANK(__BANK__) (((__BANK__) == FSMC_NAND_BANK2) ||                                 ((__BANK__) == FSMC_NAND_BANK3))
S
S#define IS_FSMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FSMC_NAND_PCC_WAIT_FEATURE_DISABLE) || \
S                                      ((__FEATURE__) == FSMC_NAND_PCC_WAIT_FEATURE_ENABLE))
X#define IS_FSMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FSMC_NAND_PCC_WAIT_FEATURE_DISABLE) ||                                       ((__FEATURE__) == FSMC_NAND_PCC_WAIT_FEATURE_ENABLE))
S
S#define IS_FSMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) || \
S                                         ((__WIDTH__) == FSMC_NAND_PCC_MEM_BUS_WIDTH_16))
X#define IS_FSMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) ||                                          ((__WIDTH__) == FSMC_NAND_PCC_MEM_BUS_WIDTH_16))
S
S#define IS_FSMC_ECC_STATE(__STATE__) (((__STATE__) == FSMC_NAND_ECC_DISABLE) || \
S                                 ((__STATE__) == FSMC_NAND_ECC_ENABLE))
X#define IS_FSMC_ECC_STATE(__STATE__) (((__STATE__) == FSMC_NAND_ECC_DISABLE) ||                                  ((__STATE__) == FSMC_NAND_ECC_ENABLE))
S
S#define IS_FSMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \
S                                   ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \
S                                   ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \
S                                   ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \
S                                   ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \
S                                   ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_8192BYTE))
X#define IS_FSMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_256BYTE)  ||                                    ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_512BYTE)  ||                                    ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_1024BYTE) ||                                    ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_2048BYTE) ||                                    ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_4096BYTE) ||                                    ((__SIZE__) == FSMC_NAND_ECC_PAGE_SIZE_8192BYTE))
S
S/** @defgroup FSMC_TCLR_Setup_Time FSMC_TCLR_Setup_Time
S  * @{
S  */
S#define IS_FSMC_TCLR_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_TAR_Setup_Time FSMC_TAR_Setup_Time
S  * @{
S  */
S#define IS_FSMC_TAR_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Setup_Time FSMC_Setup_Time
S  * @{
S  */
S#define IS_FSMC_SETUP_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Wait_Setup_Time FSMC_Wait_Setup_Time
S  * @{
S  */
S#define IS_FSMC_WAIT_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Hold_Setup_Time FSMC_Hold_Setup_Time
S  * @{
S  */
S#define IS_FSMC_HOLD_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_HiZ_Setup_Time FSMC_HiZ_Setup_Time
S  * @{
S  */
S#define IS_FSMC_HIZ_TIME(__TIME__) ((__TIME__) <= 255)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NORSRAM_Device_Instance FSMC NOR/SRAM Device Instance
S  * @{
S  */
S
S#define IS_FSMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_NORSRAM_DEVICE)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NORSRAM_EXTENDED_Device_Instance FSMC NOR/SRAM EXTENDED Device Instance
S  * @{
S  */
S
S#define IS_FSMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_NORSRAM_EXTENDED_DEVICE)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NAND_Device_Instance FSMC NAND Device Instance
S  * @{
S  */
S#define IS_FSMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_NAND_DEVICE)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_PCCARD_Device_Instance FSMC PCCARD Device Instance
S  * @{
S  */
S#define IS_FSMC_PCCARD_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_PCCARD_DEVICE)
S
S/**
S  * @}
S  */
S#define IS_FSMC_BURSTMODE(__STATE__) (((__STATE__) == FSMC_BURST_ACCESS_MODE_DISABLE) || \
S                                      ((__STATE__) == FSMC_BURST_ACCESS_MODE_ENABLE))
X#define IS_FSMC_BURSTMODE(__STATE__) (((__STATE__) == FSMC_BURST_ACCESS_MODE_DISABLE) ||                                       ((__STATE__) == FSMC_BURST_ACCESS_MODE_ENABLE))
S
S#define IS_FSMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_LOW) || \
S                                             ((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_HIGH))
X#define IS_FSMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_LOW) ||                                              ((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_HIGH))
S
S#define IS_FSMC_WRAP_MODE(__MODE__) (((__MODE__) == FSMC_WRAP_MODE_DISABLE) || \
S                                     ((__MODE__) == FSMC_WRAP_MODE_ENABLE))
X#define IS_FSMC_WRAP_MODE(__MODE__) (((__MODE__) == FSMC_WRAP_MODE_DISABLE) ||                                      ((__MODE__) == FSMC_WRAP_MODE_ENABLE))
S
S#define IS_FSMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FSMC_WAIT_TIMING_BEFORE_WS) || \
S                                                ((__ACTIVE__) == FSMC_WAIT_TIMING_DURING_WS))
X#define IS_FSMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FSMC_WAIT_TIMING_BEFORE_WS) ||                                                 ((__ACTIVE__) == FSMC_WAIT_TIMING_DURING_WS))
S
S#define IS_FSMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FSMC_WRITE_OPERATION_DISABLE) || \
S                                                ((__OPERATION__) == FSMC_WRITE_OPERATION_ENABLE))
X#define IS_FSMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FSMC_WRITE_OPERATION_DISABLE) ||                                                 ((__OPERATION__) == FSMC_WRITE_OPERATION_ENABLE))
S
S#define IS_FSMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FSMC_WAIT_SIGNAL_DISABLE) || \
S                                          ((__SIGNAL__) == FSMC_WAIT_SIGNAL_ENABLE))
X#define IS_FSMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FSMC_WAIT_SIGNAL_DISABLE) ||                                           ((__SIGNAL__) == FSMC_WAIT_SIGNAL_ENABLE))
S
S#define IS_FSMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FSMC_EXTENDED_MODE_DISABLE) || \
S                                         ((__MODE__) == FSMC_EXTENDED_MODE_ENABLE))
X#define IS_FSMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FSMC_EXTENDED_MODE_DISABLE) ||                                          ((__MODE__) == FSMC_EXTENDED_MODE_ENABLE))
S
S#define IS_FSMC_ASYNWAIT(__STATE__) (((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_DISABLE) || \
S                                     ((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_ENABLE))
X#define IS_FSMC_ASYNWAIT(__STATE__) (((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_DISABLE) ||                                      ((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_ENABLE))
S
S#define IS_FSMC_CLK_DIV(__DIV__) (((__DIV__) > 1) && ((__DIV__) <= 16))
S
S/** @defgroup FSMC_Data_Latency FSMC Data Latency
S  * @{
S  */
S#define IS_FSMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1) && ((__LATENCY__) <= 17))
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Address_Setup_Time FSMC Address Setup Time
S  * @{
S  */
S#define IS_FSMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Address_Hold_Time FSMC Address Hold Time
S  * @{
S  */
S#define IS_FSMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0) && ((__TIME__) <= 15))
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Data_Setup_Time FSMC Data Setup Time
S  * @{
S  */
S#define IS_FSMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0) && ((__TIME__) <= 255))
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Bus_Turn_around_Duration FSMC Bus Turn around Duration
S  * @{
S  */
S#define IS_FSMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15)
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Exported typedef ----------------------------------------------------------*/
S
S/** @defgroup FSMC_NORSRAM_Exported_typedef FSMC Low Layer Exported Types
S  * @{
S  */
S
S#define FSMC_NORSRAM_TypeDef            FSMC_Bank1_TypeDef
S#define FSMC_NORSRAM_EXTENDED_TypeDef   FSMC_Bank1E_TypeDef
S#define FSMC_NAND_TypeDef               FSMC_Bank2_3_TypeDef
S#define FSMC_PCCARD_TypeDef             FSMC_Bank4_TypeDef
S
S#define FSMC_NORSRAM_DEVICE             FSMC_Bank1
S#define FSMC_NORSRAM_EXTENDED_DEVICE    FSMC_Bank1E
S#define FSMC_NAND_DEVICE                FSMC_Bank2_3
S#define FSMC_PCCARD_DEVICE              FSMC_Bank4
S
S/**
S  * @brief  FSMC_NORSRAM Configuration Structure definition
S  */
Stypedef struct
S{
S  uint32_t NSBank;                       /*!< Specifies the NORSRAM memory device that will be used.
S                                              This parameter can be a value of @ref FSMC_NORSRAM_Bank                     */
S
S  uint32_t DataAddressMux;               /*!< Specifies whether the address and data values are
S                                              multiplexed on the data bus or not.
S                                              This parameter can be a value of @ref FSMC_Data_Address_Bus_Multiplexing    */
S
S  uint32_t MemoryType;                   /*!< Specifies the type of external memory attached to
S                                              the corresponding memory device.
S                                              This parameter can be a value of @ref FSMC_Memory_Type                      */
S
S  uint32_t MemoryDataWidth;              /*!< Specifies the external memory device width.
S                                              This parameter can be a value of @ref FSMC_NORSRAM_Data_Width               */
S
S  uint32_t BurstAccessMode;              /*!< Enables or disables the burst access mode for Flash memory,
S                                              valid only with synchronous burst Flash memories.
S                                              This parameter can be a value of @ref FSMC_Burst_Access_Mode                */
S
S  uint32_t WaitSignalPolarity;           /*!< Specifies the wait signal polarity, valid only when accessing
S                                              the Flash memory in burst mode.
S                                              This parameter can be a value of @ref FSMC_Wait_Signal_Polarity             */
S
S  uint32_t WrapMode;                     /*!< Enables or disables the Wrapped burst access mode for Flash
S                                              memory, valid only when accessing Flash memories in burst mode.
S                                              This parameter can be a value of @ref FSMC_Wrap_Mode                        */
S
S  uint32_t WaitSignalActive;             /*!< Specifies if the wait signal is asserted by the memory one
S                                              clock cycle before the wait state or during the wait state,
S                                              valid only when accessing memories in burst mode.
S                                              This parameter can be a value of @ref FSMC_Wait_Timing                      */
S
S  uint32_t WriteOperation;               /*!< Enables or disables the write operation in the selected device by the FSMC.
S                                              This parameter can be a value of @ref FSMC_Write_Operation                  */
S
S  uint32_t WaitSignal;                   /*!< Enables or disables the wait state insertion via wait
S                                              signal, valid for Flash memory access in burst mode.
S                                              This parameter can be a value of @ref FSMC_Wait_Signal                      */
S
S  uint32_t ExtendedMode;                 /*!< Enables or disables the extended mode.
S                                              This parameter can be a value of @ref FSMC_Extended_Mode                    */
S
S  uint32_t AsynchronousWait;             /*!< Enables or disables wait signal during asynchronous transfers,
S                                              valid only with asynchronous Flash memories.
S                                              This parameter can be a value of @ref FSMC_AsynchronousWait                 */
S
S  uint32_t WriteBurst;                   /*!< Enables or disables the write burst operation.
S                                              This parameter can be a value of @ref FSMC_Write_Burst                      */
S
S}FSMC_NORSRAM_InitTypeDef;
S
S/**
S  * @brief  FSMC_NORSRAM Timing parameters structure definition
S  */
Stypedef struct
S{
S  uint32_t AddressSetupTime;             /*!< Defines the number of HCLK cycles to configure
S                                              the duration of the address setup time.
S                                              This parameter can be a value between Min_Data = 0 and Max_Data = 15.
S                                              @note This parameter is not used with synchronous NOR Flash memories.      */
S
S  uint32_t AddressHoldTime;              /*!< Defines the number of HCLK cycles to configure
S                                              the duration of the address hold time.
S                                              This parameter can be a value between Min_Data = 1 and Max_Data = 15.
S                                              @note This parameter is not used with synchronous NOR Flash memories.      */
S
S  uint32_t DataSetupTime;                /*!< Defines the number of HCLK cycles to configure
S                                              the duration of the data setup time.
S                                              This parameter can be a value between Min_Data = 1 and Max_Data = 255.
S                                              @note This parameter is used for SRAMs, ROMs and asynchronous multiplexed
S                                              NOR Flash memories.                                                        */
S
S  uint32_t BusTurnAroundDuration;        /*!< Defines the number of HCLK cycles to configure
S                                              the duration of the bus turnaround.
S                                              This parameter can be a value between Min_Data = 0 and Max_Data = 15.
S                                              @note This parameter is only used for multiplexed NOR Flash memories.      */
S
S  uint32_t CLKDivision;                  /*!< Defines the period of CLK clock output signal, expressed in number of
S                                              HCLK cycles. This parameter can be a value between Min_Data = 2 and Max_Data = 16.
S                                              @note This parameter is not used for asynchronous NOR Flash, SRAM or ROM
S                                              accesses.                                                                  */
S
S  uint32_t DataLatency;                  /*!< Defines the number of memory clock cycles to issue
S                                              to the memory before getting the first data.
S                                              The parameter value depends on the memory type as shown below:
S                                              - It must be set to 0 in case of a CRAM
S                                              - It is don't care in asynchronous NOR, SRAM or ROM accesses
S                                              - It may assume a value between Min_Data = 2 and Max_Data = 17 in NOR Flash memories
S                                                with synchronous burst mode enable                                       */
S
S  uint32_t AccessMode;                   /*!< Specifies the asynchronous access mode.
S                                              This parameter can be a value of @ref FSMC_Access_Mode                      */
S
S}FSMC_NORSRAM_TimingTypeDef;
S
S#if (defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
S/**
S  * @brief  FSMC_NAND Configuration Structure definition
S  */
Stypedef struct
S{
S  uint32_t NandBank;               /*!< Specifies the NAND memory device that will be used.
S                                        This parameter can be a value of @ref FSMC_NAND_Bank                    */
S
S  uint32_t Waitfeature;            /*!< Enables or disables the Wait feature for the NAND Memory device.
S                                        This parameter can be any value of @ref FSMC_Wait_feature               */
S
S  uint32_t MemoryDataWidth;        /*!< Specifies the external memory device width.
S                                        This parameter can be any value of @ref FSMC_NAND_Data_Width            */
S
S  uint32_t EccComputation;         /*!< Enables or disables the ECC computation.
S                                        This parameter can be any value of @ref FSMC_ECC                        */
S
S  uint32_t ECCPageSize;            /*!< Defines the page size for the extended ECC.
S                                        This parameter can be any value of @ref FSMC_ECC_Page_Size              */
S
S  uint32_t TCLRSetupTime;          /*!< Defines the number of HCLK cycles to configure the
S                                        delay between CLE low and RE low.
S                                        This parameter can be a value between Min_Data = 0 and Max_Data = 255  */
S
S  uint32_t TARSetupTime;           /*!< Defines the number of HCLK cycles to configure the
S                                        delay between ALE low and RE low.
S                                        This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
S
S}FSMC_NAND_InitTypeDef;
S
S/**
S  * @brief  FSMC_NAND_PCCARD Timing parameters structure definition
S  */
Stypedef struct
S{
S  uint32_t SetupTime;            /*!< Defines the number of HCLK cycles to setup address before
S                                      the command assertion for NAND-Flash read or write access
S                                      to common/Attribute or I/O memory space (depending on
S                                      the memory space timing to be configured).
S                                      This parameter can be a value between Min_Data = 0 and Max_Data = 255    */
S
S  uint32_t WaitSetupTime;        /*!< Defines the minimum number of HCLK cycles to assert the
S                                      command for NAND-Flash read or write access to
S                                      common/Attribute or I/O memory space (depending on the
S                                      memory space timing to be configured).
S                                      This parameter can be a number between Min_Data = 0 and Max_Data = 255   */
S
S  uint32_t HoldSetupTime;        /*!< Defines the number of HCLK clock cycles to hold address
S                                      (and data for write access) after the command de-assertion
S                                      for NAND-Flash read or write access to common/Attribute
S                                      or I/O memory space (depending on the memory space timing
S                                      to be configured).
S                                      This parameter can be a number between Min_Data = 0 and Max_Data = 255   */
S
S  uint32_t HiZSetupTime;         /*!< Defines the number of HCLK clock cycles during which the
S                                      data bus is kept in HiZ after the start of a NAND-Flash
S                                      write access to common/Attribute or I/O memory space (depending
S                                      on the memory space timing to be configured).
S                                      This parameter can be a number between Min_Data = 0 and Max_Data = 255   */
S
S}FSMC_NAND_PCC_TimingTypeDef;
S
S#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
S#if (defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
S/**
S  * @brief  FSMC_NAND Configuration Structure definition
S  */
Stypedef struct
S{
S  uint32_t Waitfeature;            /*!< Enables or disables the Wait feature for the PCCARD Memory device.
S                                        This parameter can be any value of @ref FSMC_Wait_feature               */
S
S  uint32_t TCLRSetupTime;          /*!< Defines the number of HCLK cycles to configure the
S                                        delay between CLE low and RE low.
S                                        This parameter can be a value between Min_Data = 0 and Max_Data = 255  */
S
S  uint32_t TARSetupTime;           /*!< Defines the number of HCLK cycles to configure the
S                                        delay between ALE low and RE low.
S                                        This parameter can be a number between Min_Data = 0 and Max_Data = 255 */
S
S}FSMC_PCCARD_InitTypeDef;
S
S#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S
S/** @defgroup FSMC_Exported_Constants FSMC Low Layer Exported Constants
S  * @{
S  */
S
S/** @defgroup FSMC_NORSRAM_Exported_constants FSMC NOR/SRAM Exported constants
S  * @{
S  */
S
S/** @defgroup FSMC_NORSRAM_Bank FSMC NOR/SRAM Bank
S  * @{
S  */
S#define FSMC_NORSRAM_BANK1                       ((uint32_t)0x00000000)
S#define FSMC_NORSRAM_BANK2                       ((uint32_t)0x00000002)
S#define FSMC_NORSRAM_BANK3                       ((uint32_t)0x00000004)
S#define FSMC_NORSRAM_BANK4                       ((uint32_t)0x00000006)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Data_Address_Bus_Multiplexing FSMC Data Address Bus Multiplexing
S  * @{
S  */
S
S#define FSMC_DATA_ADDRESS_MUX_DISABLE            ((uint32_t)0x00000000)
S#define FSMC_DATA_ADDRESS_MUX_ENABLE             ((uint32_t)FSMC_BCRx_MUXEN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Memory_Type FSMC Memory Type
S  * @{
S  */
S
S#define FSMC_MEMORY_TYPE_SRAM                    ((uint32_t)0x00000000)
S#define FSMC_MEMORY_TYPE_PSRAM                   ((uint32_t)FSMC_BCRx_MTYP_0)
S#define FSMC_MEMORY_TYPE_NOR                     ((uint32_t)FSMC_BCRx_MTYP_1)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NORSRAM_Data_Width FSMC NOR/SRAM Data Width
S  * @{
S  */
S
S#define FSMC_NORSRAM_MEM_BUS_WIDTH_8             ((uint32_t)0x00000000)
S#define FSMC_NORSRAM_MEM_BUS_WIDTH_16            ((uint32_t)FSMC_BCRx_MWID_0)
S#define FSMC_NORSRAM_MEM_BUS_WIDTH_32            ((uint32_t)FSMC_BCRx_MWID_1)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NORSRAM_Flash_Access FSMC NOR/SRAM Flash Access
S  * @{
S  */
S
S#define FSMC_NORSRAM_FLASH_ACCESS_ENABLE         ((uint32_t)FSMC_BCRx_FACCEN)
S#define FSMC_NORSRAM_FLASH_ACCESS_DISABLE        ((uint32_t)0x00000000)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Burst_Access_Mode FSMC Burst Access Mode
S  * @{
S  */
S
S#define FSMC_BURST_ACCESS_MODE_DISABLE           ((uint32_t)0x00000000)
S#define FSMC_BURST_ACCESS_MODE_ENABLE            ((uint32_t)FSMC_BCRx_BURSTEN)
S
S/**
S  * @}
S  */
S
S
S/** @defgroup FSMC_Wait_Signal_Polarity FSMC Wait Signal Polarity
S  * @{
S  */
S
S#define FSMC_WAIT_SIGNAL_POLARITY_LOW            ((uint32_t)0x00000000)
S#define FSMC_WAIT_SIGNAL_POLARITY_HIGH           ((uint32_t)FSMC_BCRx_WAITPOL)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Wrap_Mode FSMC Wrap Mode
S  * @{
S  */
S
S#define FSMC_WRAP_MODE_DISABLE                   ((uint32_t)0x00000000)
S#define FSMC_WRAP_MODE_ENABLE                    ((uint32_t)FSMC_BCRx_WRAPMOD)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Wait_Timing FSMC Wait Timing
S  * @{
S  */
S
S#define FSMC_WAIT_TIMING_BEFORE_WS               ((uint32_t)0x00000000)
S#define FSMC_WAIT_TIMING_DURING_WS               ((uint32_t)FSMC_BCRx_WAITCFG)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Write_Operation FSMC Write Operation
S  * @{
S  */
S
S#define FSMC_WRITE_OPERATION_DISABLE             ((uint32_t)0x00000000)
S#define FSMC_WRITE_OPERATION_ENABLE              ((uint32_t)FSMC_BCRx_WREN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Wait_Signal FSMC Wait Signal
S  * @{
S  */
S
S#define FSMC_WAIT_SIGNAL_DISABLE                 ((uint32_t)0x00000000)
S#define FSMC_WAIT_SIGNAL_ENABLE                  ((uint32_t)FSMC_BCRx_WAITEN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Extended_Mode FSMC Extended Mode
S  * @{
S  */
S
S#define FSMC_EXTENDED_MODE_DISABLE               ((uint32_t)0x00000000)
S#define FSMC_EXTENDED_MODE_ENABLE                ((uint32_t)FSMC_BCRx_EXTMOD)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_AsynchronousWait FSMC Asynchronous Wait
S  * @{
S  */
S
S#define FSMC_ASYNCHRONOUS_WAIT_DISABLE           ((uint32_t)0x00000000)
S#define FSMC_ASYNCHRONOUS_WAIT_ENABLE            ((uint32_t)FSMC_BCRx_ASYNCWAIT)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Write_Burst FSMC Write Burst
S  * @{
S  */
S
S#define FSMC_WRITE_BURST_DISABLE                 ((uint32_t)0x00000000)
S#define FSMC_WRITE_BURST_ENABLE                  ((uint32_t)FSMC_BCRx_CBURSTRW)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Access_Mode FSMC Access Mode
S  * @{
S  */
S
S#define FSMC_ACCESS_MODE_A                        ((uint32_t)0x00000000)
S#define FSMC_ACCESS_MODE_B                        ((uint32_t)FSMC_BTRx_ACCMOD_0)
S#define FSMC_ACCESS_MODE_C                        ((uint32_t)FSMC_BTRx_ACCMOD_1)
S#define FSMC_ACCESS_MODE_D                        ((uint32_t)(FSMC_BTRx_ACCMOD_0 | FSMC_BTRx_ACCMOD_1))
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S#if (defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
S/** @defgroup FSMC_NAND_Controller FSMC NAND and PCCARD Controller
S  * @{
S  */
S
S/** @defgroup FSMC_NAND_Bank FSMC NAND Bank
S  * @{
S  */
S#define FSMC_NAND_BANK2                          ((uint32_t)0x00000010)
S#define FSMC_NAND_BANK3                          ((uint32_t)0x00000100)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Wait_feature FSMC Wait feature
S  * @{
S  */
S#define FSMC_NAND_PCC_WAIT_FEATURE_DISABLE           ((uint32_t)0x00000000)
S#define FSMC_NAND_PCC_WAIT_FEATURE_ENABLE            ((uint32_t)FSMC_PCRx_PWAITEN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_PCR_Memory_Type FSMC PCR Memory Type
S  * @{
S  */
S#define FSMC_PCR_MEMORY_TYPE_PCCARD        ((uint32_t)0x00000000)
S#define FSMC_PCR_MEMORY_TYPE_NAND          ((uint32_t)FSMC_PCRx_PTYP)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_NAND_Data_Width FSMC NAND Data Width
S  * @{
S  */
S#define FSMC_NAND_PCC_MEM_BUS_WIDTH_8                ((uint32_t)0x00000000)
S#define FSMC_NAND_PCC_MEM_BUS_WIDTH_16               ((uint32_t)FSMC_PCRx_PWID_0)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_ECC FSMC NAND ECC
S  * @{
S  */
S#define FSMC_NAND_ECC_DISABLE                    ((uint32_t)0x00000000)
S#define FSMC_NAND_ECC_ENABLE                     ((uint32_t)FSMC_PCRx_ECCEN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_ECC_Page_Size FSMC ECC Page Size
S  * @{
S  */
S#define FSMC_NAND_ECC_PAGE_SIZE_256BYTE          ((uint32_t)0x00000000)
S#define FSMC_NAND_ECC_PAGE_SIZE_512BYTE          ((uint32_t)FSMC_PCRx_ECCPS_0)
S#define FSMC_NAND_ECC_PAGE_SIZE_1024BYTE         ((uint32_t)FSMC_PCRx_ECCPS_1)
S#define FSMC_NAND_ECC_PAGE_SIZE_2048BYTE         ((uint32_t)FSMC_PCRx_ECCPS_0|FSMC_PCRx_ECCPS_1)
S#define FSMC_NAND_ECC_PAGE_SIZE_4096BYTE         ((uint32_t)FSMC_PCRx_ECCPS_2)
S#define FSMC_NAND_ECC_PAGE_SIZE_8192BYTE         ((uint32_t)FSMC_PCRx_ECCPS_0|FSMC_PCRx_ECCPS_2)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Interrupt_definition FSMC Interrupt definition
S  * @brief FSMC Interrupt definition
S  * @{
S  */
S#define FSMC_IT_RISING_EDGE                ((uint32_t)FSMC_SRx_IREN)
S#define FSMC_IT_LEVEL                      ((uint32_t)FSMC_SRx_ILEN)
S#define FSMC_IT_FALLING_EDGE               ((uint32_t)FSMC_SRx_IFEN)
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Flag_definition FSMC Flag definition
S  * @brief FSMC Flag definition
S  * @{
S  */
S#define FSMC_FLAG_RISING_EDGE                    ((uint32_t)FSMC_SRx_IRS)
S#define FSMC_FLAG_LEVEL                          ((uint32_t)FSMC_SRx_ILS)
S#define FSMC_FLAG_FALLING_EDGE                   ((uint32_t)FSMC_SRx_IFS)
S#define FSMC_FLAG_FEMPT                          ((uint32_t)FSMC_SRx_FEMPT)
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
S
S/**
S  * @}
S  */
S
S/* Exported macro ------------------------------------------------------------*/
S
S/** @defgroup FSMC_Exported_Macros FSMC Low Layer Exported Macros
S  * @{
S  */
S
S/** @defgroup FSMC_NOR_Macros FSMC NOR/SRAM Exported Macros
S *  @brief macros to handle NOR device enable/disable and read/write operations
S *  @{
S */
S
S/**
S  * @brief  Enable the NORSRAM device access.
S  * @param  __INSTANCE__ FSMC_NORSRAM Instance
S  * @param  __BANK__ FSMC_NORSRAM Bank
S  * @retval none
S  */
S#define __FSMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  SET_BIT((__INSTANCE__)->BTCR[(__BANK__)], FSMC_BCRx_MBKEN)
S
S/**
S  * @brief  Disable the NORSRAM device access.
S  * @param  __INSTANCE__ FSMC_NORSRAM Instance
S  * @param  __BANK__ FSMC_NORSRAM Bank
S  * @retval none
S  */
S#define __FSMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)->BTCR[(__BANK__)], FSMC_BCRx_MBKEN)
S
S/**
S  * @}
S  */
S
S#if (defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
S/** @defgroup FSMC_NAND_Macros FSMC NAND Macros
S *  @brief macros to handle NAND device enable/disable
S *  @{
S */
S
S/**
S  * @brief  Enable the NAND device access.
S  * @param  __INSTANCE__ FSMC_NAND Instance
S  * @param  __BANK__ FSMC_NAND Bank
S  * @retval None
S  */
S#define __FSMC_NAND_ENABLE(__INSTANCE__, __BANK__)  (((__BANK__) == FSMC_NAND_BANK2)? SET_BIT((__INSTANCE__)->PCR2, FSMC_PCRx_PBKEN): \
S                                                    SET_BIT((__INSTANCE__)->PCR3, FSMC_PCRx_PBKEN))
X#define __FSMC_NAND_ENABLE(__INSTANCE__, __BANK__)  (((__BANK__) == FSMC_NAND_BANK2)? SET_BIT((__INSTANCE__)->PCR2, FSMC_PCRx_PBKEN):                                                     SET_BIT((__INSTANCE__)->PCR3, FSMC_PCRx_PBKEN))
S
S/**
S  * @brief  Disable the NAND device access.
S  * @param  __INSTANCE__ FSMC_NAND Instance
S  * @param  __BANK__ FSMC_NAND Bank
S  * @retval None
S  */
S#define __FSMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->PCR2, FSMC_PCRx_PBKEN): \
S                                                   CLEAR_BIT((__INSTANCE__)->PCR3, FSMC_PCRx_PBKEN))
X#define __FSMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->PCR2, FSMC_PCRx_PBKEN):                                                    CLEAR_BIT((__INSTANCE__)->PCR3, FSMC_PCRx_PBKEN))
S
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_PCCARD_Macros FSMC PCCARD Macros
S *  @brief macros to handle PCCARD read/write operations
S *  @{
S */
S
S/**
S  * @brief  Enable the PCCARD device access.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @retval None
S  */
S#define __FSMC_PCCARD_ENABLE(__INSTANCE__)  SET_BIT((__INSTANCE__)->PCR4, FSMC_PCRx_PBKEN)
S
S/**
S  * @brief  Disable the PCCARD device access.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @retval None
S  */
S#define __FSMC_PCCARD_DISABLE(__INSTANCE__) CLEAR_BIT((__INSTANCE__)->PCR4, FSMC_PCRx_PBKEN)
S/**
S  * @}
S  */
S
S/** @defgroup FSMC_Interrupt FSMC Interrupt
S *  @brief macros to handle FSMC interrupts
S * @{
S */
S
S/**
S  * @brief  Enable the NAND device interrupt.
S  * @param  __INSTANCE__  FSMC_NAND Instance
S  * @param  __BANK__      FSMC_NAND Bank
S  * @param  __INTERRUPT__ FSMC_NAND interrupt
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_IT_RISING_EDGE Interrupt rising edge.
S  *            @arg FSMC_IT_LEVEL Interrupt level.
S  *            @arg FSMC_IT_FALLING_EDGE Interrupt falling edge.
S  * @retval None
S  */
S#define __FSMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? SET_BIT((__INSTANCE__)->SR2, (__INTERRUPT__)): \
S                                                                                                        SET_BIT((__INSTANCE__)->SR3, (__INTERRUPT__)))
X#define __FSMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? SET_BIT((__INSTANCE__)->SR2, (__INTERRUPT__)):                                                                                                         SET_BIT((__INSTANCE__)->SR3, (__INTERRUPT__)))
S
S/**
S  * @brief  Disable the NAND device interrupt.
S  * @param  __INSTANCE__  FSMC_NAND Instance
S  * @param  __BANK__      FSMC_NAND Bank
S  * @param  __INTERRUPT__ FSMC_NAND interrupt
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_IT_RISING_EDGE Interrupt rising edge.
S  *            @arg FSMC_IT_LEVEL Interrupt level.
S  *            @arg FSMC_IT_FALLING_EDGE Interrupt falling edge.
S  * @retval None
S  */
S#define __FSMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->SR2, (__INTERRUPT__)): \
S                                                                                                         CLEAR_BIT((__INSTANCE__)->SR3, (__INTERRUPT__)))
X#define __FSMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->SR2, (__INTERRUPT__)):                                                                                                          CLEAR_BIT((__INSTANCE__)->SR3, (__INTERRUPT__)))
S
S/**
S  * @brief  Get flag status of the NAND device.
S  * @param  __INSTANCE__ FSMC_NAND Instance
S  * @param  __BANK__     FSMC_NAND Bank
S  * @param  __FLAG__ FSMC_NAND flag
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_FLAG_RISING_EDGE Interrupt rising edge flag.
S  *            @arg FSMC_FLAG_LEVEL Interrupt level edge flag.
S  *            @arg FSMC_FLAG_FALLING_EDGE Interrupt falling edge flag.
S  *            @arg FSMC_FLAG_FEMPT FIFO empty flag.
S  * @retval The state of FLAG (SET or RESET).
S  */
S#define __FSMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? (((__INSTANCE__)->SR2 &(__FLAG__)) == (__FLAG__)): \
S                                                                                                   (((__INSTANCE__)->SR3 &(__FLAG__)) == (__FLAG__)))
X#define __FSMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? (((__INSTANCE__)->SR2 &(__FLAG__)) == (__FLAG__)):                                                                                                    (((__INSTANCE__)->SR3 &(__FLAG__)) == (__FLAG__)))
S
S/**
S  * @brief  Clear flag status of the NAND device.
S  * @param  __INSTANCE__ FSMC_NAND Instance
S  * @param  __BANK__     FSMC_NAND Bank
S  * @param  __FLAG__ FSMC_NAND flag
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_FLAG_RISING_EDGE Interrupt rising edge flag.
S  *            @arg FSMC_FLAG_LEVEL Interrupt level edge flag.
S  *            @arg FSMC_FLAG_FALLING_EDGE Interrupt falling edge flag.
S  *            @arg FSMC_FLAG_FEMPT FIFO empty flag.
S  * @retval None
S  */
S#define __FSMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->SR2, (__FLAG__)): \
S                                                                                                    CLEAR_BIT((__INSTANCE__)->SR3, (__FLAG__)))
X#define __FSMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? CLEAR_BIT((__INSTANCE__)->SR2, (__FLAG__)):                                                                                                     CLEAR_BIT((__INSTANCE__)->SR3, (__FLAG__)))
S
S/**
S  * @brief  Enable the PCCARD device interrupt.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @param  __INTERRUPT__ FSMC_PCCARD interrupt
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_IT_RISING_EDGE Interrupt rising edge.
S  *            @arg FSMC_IT_LEVEL Interrupt level.
S  *            @arg FSMC_IT_FALLING_EDGE Interrupt falling edge.
S  * @retval None
S  */
S#define __FSMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  SET_BIT((__INSTANCE__)->SR4, (__INTERRUPT__))
S
S/**
S  * @brief  Disable the PCCARD device interrupt.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @param  __INTERRUPT__ FSMC_PCCARD interrupt
S  *         This parameter can be any combination of the following values:
S  *            @arg FSMC_IT_RISING_EDGE Interrupt rising edge.
S  *            @arg FSMC_IT_LEVEL Interrupt level.
S  *            @arg FSMC_IT_FALLING_EDGE Interrupt falling edge.
S  * @retval None
S  */
S#define __FSMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  CLEAR_BIT((__INSTANCE__)->SR4, (__INTERRUPT__))
S
S/**
S  * @brief  Get flag status of the PCCARD device.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @param  __FLAG__ FSMC_PCCARD flag
S  *         This parameter can be any combination of the following values:
S  *            @arg  FSMC_FLAG_RISING_EDGE Interrupt rising edge flag.
S  *            @arg  FSMC_FLAG_LEVEL Interrupt level edge flag.
S  *            @arg  FSMC_FLAG_FALLING_EDGE Interrupt falling edge flag.
S  *            @arg  FSMC_FLAG_FEMPT FIFO empty flag.
S  * @retval The state of FLAG (SET or RESET).
S  */
S#define __FSMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)->SR4 &(__FLAG__)) == (__FLAG__))
S
S/**
S  * @brief  Clear flag status of the PCCARD device.
S  * @param  __INSTANCE__ FSMC_PCCARD Instance
S  * @param  __FLAG__ FSMC_PCCARD flag
S  *         This parameter can be any combination of the following values:
S  *            @arg  FSMC_FLAG_RISING_EDGE Interrupt rising edge flag.
S  *            @arg  FSMC_FLAG_LEVEL Interrupt level edge flag.
S  *            @arg  FSMC_FLAG_FALLING_EDGE Interrupt falling edge flag.
S  *            @arg  FSMC_FLAG_FEMPT FIFO empty flag.
S  * @retval None
S  */
S#define __FSMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__)  CLEAR_BIT((__INSTANCE__)->SR4, (__FLAG__))
S
S/**
S  * @}
S  */
S
S#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S
S/** @addtogroup FSMC_LL_Exported_Functions
S *  @{
S */
S
S/** @addtogroup FSMC_NORSRAM
S *  @{
S */
S
S/** @addtogroup FSMC_NORSRAM_Group1
S *  @{
S */
S
S/* FSMC_NORSRAM Controller functions ******************************************/
S/* Initialization/de-initialization functions */
SHAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init);
SHAL_StatusTypeDef  FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode);
SHAL_StatusTypeDef  FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank);
S
S/**
S  * @}
S  */
S
S/** @addtogroup FSMC_NORSRAM_Group2
S *  @{
S */
S
S/* FSMC_NORSRAM Control functions */
SHAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank);
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S#if (defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG))
S/** @addtogroup FSMC_NAND
S *  @{
S */
S
S/* FSMC_NAND Controller functions **********************************************/
S/* Initialization/de-initialization functions */
S/** @addtogroup FSMC_NAND_Exported_Functions_Group1
S *  @{
S */
S
SHAL_StatusTypeDef  FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init);
SHAL_StatusTypeDef  FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank);
S
S/**
S  * @}
S  */
S
S/* FSMC_NAND Control functions */
S/** @addtogroup FSMC_NAND_Exported_Functions_Group2
S *  @{
S */
S
SHAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank);
SHAL_StatusTypeDef  FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout);
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/** @addtogroup FSMC_PCCARD
S *  @{
S */
S
S/* FSMC_PCCARD Controller functions ********************************************/
S/* Initialization/de-initialization functions */
S/** @addtogroup FSMC_PCCARD_Exported_Functions_Group1
S *  @{
S */
S
SHAL_StatusTypeDef  FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, FSMC_PCCARD_InitTypeDef *Init);
SHAL_StatusTypeDef  FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing);
SHAL_StatusTypeDef  FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing);
SHAL_StatusTypeDef  FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, FSMC_NAND_PCC_TimingTypeDef *Timing); 
SHAL_StatusTypeDef  FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device);
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
N#endif /* FSMC_BANK1 */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_LL_FSMC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 48 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_sram.h" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N#if defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG) || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L
S
S/** @addtogroup SRAM
S  * @{
S  */ 
S
S/* Exported typedef ----------------------------------------------------------*/
S
S/** @defgroup SRAM_Exported_Types SRAM Exported Types
S  * @{
S  */ 
S/** 
S  * @brief  HAL SRAM State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_SRAM_STATE_RESET     = 0x00,  /*!< SRAM not yet initialized or disabled           */
S  HAL_SRAM_STATE_READY     = 0x01,  /*!< SRAM initialized and ready for use             */
S  HAL_SRAM_STATE_BUSY      = 0x02,  /*!< SRAM internal process is ongoing               */
S  HAL_SRAM_STATE_ERROR     = 0x03,  /*!< SRAM error state                               */
S  HAL_SRAM_STATE_PROTECTED = 0x04   /*!< SRAM peripheral NORSRAM device write protected */
S  
S}HAL_SRAM_StateTypeDef;
S
S/** 
S  * @brief  SRAM handle Structure definition  
S  */ 
Stypedef struct
S{
S  FSMC_NORSRAM_TypeDef           *Instance;  /*!< Register base address                        */ 
S  
S  FSMC_NORSRAM_EXTENDED_TypeDef  *Extended;  /*!< Extended mode register base address          */
S  
S  FSMC_NORSRAM_InitTypeDef       Init;       /*!< SRAM device control configuration parameters */
S
S  HAL_LockTypeDef               Lock;       /*!< SRAM locking object                          */ 
S  
S  __IO HAL_SRAM_StateTypeDef    State;      /*!< SRAM device access state                     */
S  
S  DMA_HandleTypeDef             *hdma;      /*!< Pointer DMA handler                          */
S  
S}SRAM_HandleTypeDef; 
S
S/**
S  * @}
S  */ 
S
S/* Exported constants --------------------------------------------------------*/ 
S/* Exported macro ------------------------------------------------------------*/
S
S/** @defgroup SRAM_Exported_Macros SRAM Exported Macros
S  * @{
S  */ 
S
S/** @brief Reset SRAM handle state
S  * @param  __HANDLE__: SRAM handle
S  * @retval None
S  */
S#define __HAL_SRAM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SRAM_STATE_RESET)
S
S/**
S  * @}
S  */ 
S
S/* Exported functions --------------------------------------------------------*/
S
S/** @addtogroup SRAM_Exported_Functions
S *  @{
S */
S
S/** @addtogroup SRAM_Exported_Functions_Group1
S *  @{
S */
S 
S/* Initialization/de-initialization functions  **********************************/
SHAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming);
SHAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram);
Svoid              HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram);
Svoid              HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram);
S
Svoid              HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma);
Svoid              HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma);
S
S/**
S  * @}
S  */ 
S
S/** @addtogroup SRAM_Exported_Functions_Group2
S *  @{
S */
S 
S/* I/O operation functions  *****************************************************/
SHAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize);
SHAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize);
S
S/**
S  * @}
S  */ 
S
S/** @addtogroup SRAM_Exported_Functions_Group3
S *  @{
S */
S 
S/* SRAM Control functions  ******************************************************/
SHAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram);
SHAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram);
S
S/**
S  * @}
S  */ 
S
S/** @addtogroup SRAM_Exported_Functions_Group4
S *  @{
S */
S 
S/* SRAM State functions *********************************************************/
SHAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram);
S
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */ 
S
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_SRAM_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 265 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_SRAM_MODULE_ENABLED */
N
N#ifdef HAL_NOR_MODULE_ENABLED
N #include "stm32f1xx_hal_nor.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_nor.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_nor.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of NOR HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_NOR_H
N#define __STM32F1xx_HAL_NOR_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_ll_fsmc.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N#if defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG) || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L || 0L
S/** @addtogroup NOR
S  * @{
S  */ 
S
S/** @addtogroup NOR_Private_Constants
S  * @{
S  */
S
S/* NOR device IDs addresses */
S#define MC_ADDRESS               ((uint16_t)0x0000)
S#define DEVICE_CODE1_ADDR        ((uint16_t)0x0001)
S#define DEVICE_CODE2_ADDR        ((uint16_t)0x000E)
S#define DEVICE_CODE3_ADDR        ((uint16_t)0x000F)
S
S/* NOR CFI IDs addresses */
S#define CFI1_ADDRESS             ((uint16_t)0x10)
S#define CFI2_ADDRESS             ((uint16_t)0x11)
S#define CFI3_ADDRESS             ((uint16_t)0x12)
S#define CFI4_ADDRESS             ((uint16_t)0x13)
S
S/* NOR operation wait timeout */
S#define NOR_TMEOUT               ((uint16_t)0xFFFF)
S   
S/* NOR memory data width */
S#define NOR_MEMORY_8B            ((uint8_t)0x0)
S#define NOR_MEMORY_16B           ((uint8_t)0x1)
S
S/* NOR memory device read/write start address */
S#define NOR_MEMORY_ADRESS1       FSMC_BANK1_1
S#define NOR_MEMORY_ADRESS2       FSMC_BANK1_2
S#define NOR_MEMORY_ADRESS3       FSMC_BANK1_3
S#define NOR_MEMORY_ADRESS4       FSMC_BANK1_4
S
S/**
S  * @}
S  */
S
S/** @addtogroup NOR_Private_Macros
S  * @{
S  */
S
S/**
S  * @brief  NOR memory address shifting.
S  * @param  __NOR_ADDRESS: NOR base address 
S  * @param  __NOR_MEMORY_WIDTH_: NOR memory width
S  * @param  __ADDRESS__: NOR memory address 
S  * @retval NOR shifted address value
S  */
S#define NOR_ADDR_SHIFT(__NOR_ADDRESS, __NOR_MEMORY_WIDTH_, __ADDRESS__)       \
S            ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)?              \
S              ((uint32_t)((__NOR_ADDRESS) + (2 * (__ADDRESS__)))):              \
S              ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))
X#define NOR_ADDR_SHIFT(__NOR_ADDRESS, __NOR_MEMORY_WIDTH_, __ADDRESS__)                   ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)?                            ((uint32_t)((__NOR_ADDRESS) + (2 * (__ADDRESS__)))):                            ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))
S
S/**
S  * @brief  NOR memory write data to specified address.
S  * @param  __ADDRESS__: NOR memory address 
S  * @param  __DATA__: Data to write
S  * @retval None
S  */
S#define NOR_WRITE(__ADDRESS__, __DATA__)  (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__))
S
S/**
S  * @}
S  */
S
S/* Exported typedef ----------------------------------------------------------*/ 
S/** @defgroup NOR_Exported_Types NOR Exported Types
S  * @{
S  */ 
S  
S/** 
S  * @brief  HAL SRAM State structures definition  
S  */ 
Stypedef enum
S{  
S  HAL_NOR_STATE_RESET             = 0x00,  /*!< NOR not yet initialized or disabled  */
S  HAL_NOR_STATE_READY             = 0x01,  /*!< NOR initialized and ready for use    */
S  HAL_NOR_STATE_BUSY              = 0x02,  /*!< NOR internal processing is ongoing   */
S  HAL_NOR_STATE_ERROR             = 0x03,  /*!< NOR error state                      */ 
S  HAL_NOR_STATE_PROTECTED         = 0x04   /*!< NOR NORSRAM device write protected  */
S}HAL_NOR_StateTypeDef;    
S
S/**
S  * @brief  FSMC NOR Status typedef
S  */
Stypedef enum
S{
S  HAL_NOR_STATUS_SUCCESS = 0,
S  HAL_NOR_STATUS_ONGOING,
S  HAL_NOR_STATUS_ERROR,
S  HAL_NOR_STATUS_TIMEOUT
S}HAL_NOR_StatusTypeDef; 
S
S/**
S  * @brief  FSMC NOR ID typedef
S  */
Stypedef struct
S{
S  uint16_t Manufacturer_Code;  /*!< Defines the device's manufacturer code used to identify the memory       */
S  
S  uint16_t Device_Code1;
S  
S  uint16_t Device_Code2;
S        
S  uint16_t Device_Code3;       /*!< Defines the device's codes used to identify the memory. 
S                                    These codes can be accessed by performing read operations with specific 
S                                    control signals and addresses set.They can also be accessed by issuing 
S                                    an Auto Select command                                                   */    
S}NOR_IDTypeDef;
S
S/**
S  * @brief  FSMC NOR CFI typedef
S  */
Stypedef struct
S{
S  /*!< Defines the information stored in the memory's Common flash interface
S       which contains a description of various electrical and timing parameters, 
S       density information and functions supported by the memory                   */
S  
S  uint16_t CFI_1;
S  
S  uint16_t CFI_2;
S  
S  uint16_t CFI_3;
S  
S  uint16_t CFI_4;
S}NOR_CFITypeDef;
S
S/** 
S  * @brief  NOR handle Structure definition  
S  */ 
Stypedef struct
S{
S  FSMC_NORSRAM_TypeDef          *Instance;    /*!< Register base address                        */ 
S  
S  FSMC_NORSRAM_EXTENDED_TypeDef *Extended;    /*!< Extended mode register base address          */
S  
S  FSMC_NORSRAM_InitTypeDef      Init;         /*!< NOR device control configuration parameters  */
S
S  HAL_LockTypeDef               Lock;         /*!< NOR locking object                           */ 
S  
S  __IO HAL_NOR_StateTypeDef     State;        /*!< NOR device access state                      */
S   
S}NOR_HandleTypeDef; 
S
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/* Exported macro ------------------------------------------------------------*/
S
S/** @defgroup NOR_Exported_macro NOR Exported Macros
S  * @{
S  */
S
S/** @brief Reset NOR handle state
S  * @param  __HANDLE__: NOR handle
S  * @retval None
S  */
S#define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup NOR_Exported_Functions NOR Exported Functions
S *  @{
S */
S
S/** @addtogroup NOR_Exported_Functions_Group1
S *  @{
S */
S
S/* Initialization/de-initialization functions  **********************************/  
SHAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming);
SHAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor);
Svoid              HAL_NOR_MspInit(NOR_HandleTypeDef *hnor);
Svoid              HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor);
Svoid              HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout);
S
S/**
S  * @}
S  */
S  
S/** @addtogroup NOR_Exported_Functions_Group2
S *  @{
S */
S
S/* I/O operation functions  ***************************************************/
SHAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID);
SHAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor);
SHAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
SHAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
S
SHAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
SHAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
S
SHAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address);
SHAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address);
SHAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI);
S
S/**
S  * @}
S  */
S  
S/** @addtogroup NOR_Exported_Functions_Group3
S *  @{
S */
S
S/* NOR Control functions  *****************************************************/
SHAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor);
SHAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor);
S
S/**
S  * @}
S  */
S  
S/** @addtogroup NOR_Exported_Functions_Group4
S *  @{
S */
S
S/* NOR State functions ********************************************************/
SHAL_NOR_StateTypeDef  HAL_NOR_GetState(NOR_HandleTypeDef *hnor);
SHAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout);
S
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */
S  
S
S/**
S  * @}
S  */ 
S
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_NOR_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 269 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_NOR_MODULE_ENABLED */
N
N#ifdef HAL_I2C_MODULE_ENABLED
N #include "stm32f1xx_hal_i2c.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_i2c.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_i2c.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of I2C HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_I2C_H
N#define __STM32F1xx_HAL_I2C_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup I2C
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup I2C_Exported_Types I2C Exported Types
N  * @{
N  */
N
N/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition
N  * @brief  I2C Configuration Structure definition
N  * @{
N  */
Ntypedef struct
N{
N  uint32_t ClockSpeed;       /*!< Specifies the clock frequency.
N                                  This parameter must be set to a value lower than 400kHz */
N
N  uint32_t DutyCycle;        /*!< Specifies the I2C fast mode duty cycle.
N                                  This parameter can be a value of @ref I2C_duty_cycle_in_fast_mode */
N
N  uint32_t OwnAddress1;      /*!< Specifies the first device own address.
N                                  This parameter can be a 7-bit or 10-bit address. */
N
N  uint32_t AddressingMode;   /*!< Specifies if 7-bit or 10-bit addressing mode is selected.
N                                  This parameter can be a value of @ref I2C_addressing_mode */
N
N  uint32_t DualAddressMode;  /*!< Specifies if dual addressing mode is selected.
N                                  This parameter can be a value of @ref I2C_dual_addressing_mode */
N
N  uint32_t OwnAddress2;      /*!< Specifies the second device own address if dual addressing mode is selected
N                                  This parameter can be a 7-bit address. */
N
N  uint32_t GeneralCallMode;  /*!< Specifies if general call mode is selected.
N                                  This parameter can be a value of @ref I2C_general_call_addressing_mode */
N
N  uint32_t NoStretchMode;    /*!< Specifies if nostretch mode is selected.
N                                  This parameter can be a value of @ref I2C_nostretch_mode */
N
N}I2C_InitTypeDef;
N
N/** 
N  * @}
N  */
N
N/** @defgroup HAL_state_structure_definition HAL state structure definition
N  * @brief  HAL State structure definition  
N  * @{
N  */ 
N
Ntypedef enum
N{
N  HAL_I2C_STATE_RESET             = 0x00,   /*!< Peripheral is not yet Initialized         */
N  HAL_I2C_STATE_READY             = 0x20,   /*!< Peripheral Initialized and ready for use  */
N  HAL_I2C_STATE_BUSY              = 0x24,   /*!< An internal process is ongoing            */   
N  HAL_I2C_STATE_BUSY_TX           = 0x21,   /*!< Data Transmission process is ongoing      */ 
N  HAL_I2C_STATE_BUSY_RX           = 0x22,   /*!< Data Reception process is ongoing         */
N  HAL_I2C_STATE_TIMEOUT           = 0xA0,   /*!< Timeout state                             */
N  HAL_I2C_STATE_ERROR             = 0xE0    /*!< Error                                     */ 
N
N}HAL_I2C_StateTypeDef;
N
N/** 
N  * @}
N  */
N
N/** @defgroup HAL_mode_structure_definition HAL mode structure definition
N  * @brief  HAL Mode structure definition
N  * @{
N  */
Ntypedef enum
N{
N  HAL_I2C_MODE_NONE               = 0x00,   /*!< No I2C communication on going             */
N  HAL_I2C_MODE_MASTER             = 0x10,   /*!< I2C communication is in Master Mode       */
N  HAL_I2C_MODE_SLAVE              = 0x20,   /*!< I2C communication is in Slave Mode        */
N  HAL_I2C_MODE_MEM                = 0x40    /*!< I2C communication is in Memory Mode       */
N
N}HAL_I2C_ModeTypeDef;
N
N/** 
N  * @}
N  */
N
N/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition 
N  * @brief  I2C handle Structure definition  
N  * @{
N  */
Ntypedef struct
N{
N  I2C_TypeDef                *Instance;  /*!< I2C registers base address     */
N
N  I2C_InitTypeDef            Init;       /*!< I2C communication parameters   */
N
N  uint8_t                    *pBuffPtr;  /*!< Pointer to I2C transfer buffer */
N
N  uint16_t                   XferSize;   /*!< I2C transfer size              */
N
N  __IO uint16_t              XferCount;  /*!< I2C transfer counter           */
X  volatile uint16_t              XferCount;   
N
N  DMA_HandleTypeDef          *hdmatx;    /*!< I2C Tx DMA handle parameters   */
N
N  DMA_HandleTypeDef          *hdmarx;    /*!< I2C Rx DMA handle parameters   */
N
N  HAL_LockTypeDef            Lock;       /*!< I2C locking object             */
N
N  __IO HAL_I2C_StateTypeDef  State;      /*!< I2C communication state        */
X  volatile HAL_I2C_StateTypeDef  State;       
N
N  __IO HAL_I2C_ModeTypeDef   Mode;       /*!< I2C communication mode         */
X  volatile HAL_I2C_ModeTypeDef   Mode;        
N
N  __IO uint32_t              ErrorCode;  /*!< I2C Error code                 */
X  volatile uint32_t              ErrorCode;   
N
N}I2C_HandleTypeDef;
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */  
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup I2C_Exported_Constants I2C Exported Constants
N  * @{
N  */
N
N/** @defgroup I2C_Error_Codes I2C Error Codes  
N  * @{
N  */ 
N  
N#define HAL_I2C_ERROR_NONE      ((uint32_t)0x00)    /*!< No error             */
N#define HAL_I2C_ERROR_BERR      ((uint32_t)0x01)    /*!< BERR error           */
N#define HAL_I2C_ERROR_ARLO      ((uint32_t)0x02)    /*!< ARLO error           */
N#define HAL_I2C_ERROR_AF        ((uint32_t)0x04)    /*!< AF error             */
N#define HAL_I2C_ERROR_OVR       ((uint32_t)0x08)    /*!< OVR error            */
N#define HAL_I2C_ERROR_DMA       ((uint32_t)0x10)    /*!< DMA transfer error   */
N#define HAL_I2C_ERROR_TIMEOUT   ((uint32_t)0x20)     /*!< Timeout error        */
N
N/** 
N  * @}
N  */
N
N
N
N/** @defgroup I2C_duty_cycle_in_fast_mode I2C Duty Cycle
N  * @{
N  */
N#define I2C_DUTYCYCLE_2                 ((uint32_t)0x00000000)
N#define I2C_DUTYCYCLE_16_9              I2C_CCR_DUTY
N/**
N  * @}
N  */
N
N/** @defgroup I2C_addressing_mode I2C addressing mode
N  * @{
N  */
N#define I2C_ADDRESSINGMODE_7BIT         ((uint32_t)0x00004000)
N#define I2C_ADDRESSINGMODE_10BIT        (I2C_OAR1_ADDMODE | ((uint32_t)0x00004000))
N/**
N  * @}
N  */
N
N/** @defgroup I2C_dual_addressing_mode I2C dual addressing mode
N  * @{
N  */
N#define I2C_DUALADDRESS_DISABLE         ((uint32_t)0x00000000)
N#define I2C_DUALADDRESS_ENABLE          I2C_OAR2_ENDUAL
N/**
N  * @}
N  */
N
N/** @defgroup I2C_general_call_addressing_mode I2C general call addressing mode
N  * @{
N  */
N#define I2C_GENERALCALL_DISABLE         ((uint32_t)0x00000000)
N#define I2C_GENERALCALL_ENABLE          I2C_CR1_ENGC
N/**
N  * @}
N  */
N
N/** @defgroup I2C_nostretch_mode I2C nostretch mode
N  * @{
N  */
N#define I2C_NOSTRETCH_DISABLE           ((uint32_t)0x00000000)
N#define I2C_NOSTRETCH_ENABLE            I2C_CR1_NOSTRETCH
N/**
N  * @}
N  */
N
N/** @defgroup I2C_Memory_Address_Size I2C Memory Address Size
N  * @{
N  */
N#define I2C_MEMADD_SIZE_8BIT            ((uint32_t)0x00000001)
N#define I2C_MEMADD_SIZE_16BIT           ((uint32_t)0x00000010)
N/**
N  * @}
N  */
N
N/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition
N  * @{
N  */
N#define I2C_IT_BUF                      I2C_CR2_ITBUFEN
N#define I2C_IT_EVT                      I2C_CR2_ITEVTEN
N#define I2C_IT_ERR                      I2C_CR2_ITERREN
N/**
N  * @}
N  */
N
N/** @defgroup I2C_Flag_definition I2C Flag definition
N  * @brief I2C Interrupt definition
N  *           - 0001XXXX  : Flag control mask for SR1 Register
N  *           - 0010XXXX  : Flag control mask for SR2 Register
N  * @{
N  */
N#define I2C_FLAG_SMBALERT               ((uint32_t)0x00018000)
N#define I2C_FLAG_TIMEOUT                ((uint32_t)0x00014000)
N#define I2C_FLAG_PECERR                 ((uint32_t)0x00011000)
N#define I2C_FLAG_OVR                    ((uint32_t)0x00010800)
N#define I2C_FLAG_AF                     ((uint32_t)0x00010400)
N#define I2C_FLAG_ARLO                   ((uint32_t)0x00010200)
N#define I2C_FLAG_BERR                   ((uint32_t)0x00010100)
N#define I2C_FLAG_TXE                    ((uint32_t)0x00010080)
N#define I2C_FLAG_RXNE                   ((uint32_t)0x00010040)
N#define I2C_FLAG_STOPF                  ((uint32_t)0x00010010)
N#define I2C_FLAG_ADD10                  ((uint32_t)0x00010008)
N#define I2C_FLAG_BTF                    ((uint32_t)0x00010004)
N#define I2C_FLAG_ADDR                   ((uint32_t)0x00010002)
N#define I2C_FLAG_SB                     ((uint32_t)0x00010001)
N#define I2C_FLAG_DUALF                  ((uint32_t)0x00100080)
N#define I2C_FLAG_SMBHOST                ((uint32_t)0x00100040)
N#define I2C_FLAG_SMBDEFAULT             ((uint32_t)0x00100020)
N#define I2C_FLAG_GENCALL                ((uint32_t)0x00100010)
N#define I2C_FLAG_TRA                    ((uint32_t)0x00100004)
N#define I2C_FLAG_BUSY                   ((uint32_t)0x00100002)
N#define I2C_FLAG_MSL                    ((uint32_t)0x00100001)
N#define I2C_FLAG_MASK                   ((uint32_t)0x0000FFFF)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N/* Exported macros -----------------------------------------------------------*/
N
N/** @defgroup I2C_Exported_Macros I2C Exported Macros
N  * @{
N  */
N
N/** @brief Reset I2C handle state.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @retval None
N  */
N#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET)
N
N/** @brief  Enable the specified I2C interrupt.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @param  __INTERRUPT__: specifies the interrupt source to enable.
N  *         This parameter can be one of the following values:
N  *            @arg @ref I2C_IT_BUF Buffer interrupt enable
N  *            @arg @ref I2C_IT_EVT Event interrupt enable
N  *            @arg @ref I2C_IT_ERR Error interrupt enable
N  * @retval None
N  */
N#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)))
N
N/** @brief  Disable the specified I2C interrupt.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @param  __INTERRUPT__: specifies the interrupt source to disable.
N  *         This parameter can be one of the following values:
N  *            @arg @ref I2C_IT_BUF Buffer interrupt enable
N  *            @arg @ref I2C_IT_EVT Event interrupt enable
N  *            @arg @ref I2C_IT_ERR Error interrupt enable
N  * @retval None
N  */
N#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)))
N
N/** @brief  Check whether the specified I2C interrupt source is enabled or not.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @param  __INTERRUPT__: specifies the I2C interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref I2C_IT_BUF Buffer interrupt enable
N  *            @arg @ref I2C_IT_EVT Event interrupt enable
N  *            @arg @ref I2C_IT_ERR Error interrupt enable
N  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
N  */
N#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/** @brief  Check whether the specified I2C flag is set or not.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @param  __FLAG__ specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg @ref I2C_FLAG_SMBALERT SMBus Alert flag
N  *            @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow error flag
N  *            @arg @ref I2C_FLAG_PECERR PEC error in reception flag
N  *            @arg @ref I2C_FLAG_OVR Overrun/Underrun flag
N  *            @arg @ref I2C_FLAG_AF Acknowledge failure flag
N  *            @arg @ref I2C_FLAG_ARLO Arbitration lost flag
N  *            @arg @ref I2C_FLAG_BERR Bus error flag
N  *            @arg @ref I2C_FLAG_TXE Data register empty flag
N  *            @arg @ref I2C_FLAG_RXNE Data register not empty flag
N  *            @arg @ref I2C_FLAG_STOPF Stop detection flag
N  *            @arg @ref I2C_FLAG_ADD10 10-bit header sent flag
N  *            @arg @ref I2C_FLAG_BTF Byte transfer finished flag
N  *            @arg @ref I2C_FLAG_ADDR Address sent flag
N  *                                     Address matched flag
N  *            @arg @ref I2C_FLAG_SB Start bit flag
N  *            @arg @ref I2C_FLAG_DUALF Dual flag
N  *            @arg @ref I2C_FLAG_SMBHOST SMBus host header
N  *            @arg @ref I2C_FLAG_SMBDEFAULT SMBus default header
N  *            @arg @ref I2C_FLAG_GENCALL General call header flag
N  *            @arg @ref I2C_FLAG_TRA Transmitter/Receiver flag
N  *            @arg @ref I2C_FLAG_BUSY Bus busy flag
N  *            @arg @ref I2C_FLAG_MSL Master/Slave flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) ((((uint8_t)((__FLAG__) >> 16)) == 0x01)?((((__HANDLE__)->Instance->SR1) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)): \
N                                                 ((((__HANDLE__)->Instance->SR2) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)))
X#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) ((((uint8_t)((__FLAG__) >> 16)) == 0x01)?((((__HANDLE__)->Instance->SR1) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)):                                                  ((((__HANDLE__)->Instance->SR2) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)))
N
N/** @brief  Clear the I2C pending flags which are cleared by writing 0 in a specific bit.
N  * @param  __HANDLE__ specifies the I2C Handle.
N  * @param  __FLAG__ specifies the flag to clear.
N  *         This parameter can be any combination of the following values:
N  *            @arg @ref I2C_FLAG_SMBALERT SMBus Alert flag
N  *            @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow error flag
N  *            @arg @ref I2C_FLAG_PECERR PEC error in reception flag
N  *            @arg @ref I2C_FLAG_OVR Overrun/Underrun flag (Slave mode)
N  *            @arg @ref I2C_FLAG_AF Acknowledge failure flag
N  *            @arg @ref I2C_FLAG_ARLO Arbitration lost flag (Master mode)
N  *            @arg @ref I2C_FLAG_BERR Bus error flag
N  *   
N  * @retval None
N  */
N#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__)  (__HANDLE__)->Instance->SR1 = (((__HANDLE__)->Instance->SR1) & (~((__FLAG__) & I2C_FLAG_MASK)))
N
N/** @brief  Clears the I2C ADDR pending flag.
N  * @param  __HANDLE__: specifies the I2C Handle.
N  * @retval None
N  */
N#define __HAL_I2C_CLEAR_ADDRFLAG(__HANDLE__) \
N do{                                         \
N    __IO uint32_t tmpreg;                    \
N    tmpreg = (__HANDLE__)->Instance->SR1;    \
N    tmpreg = (__HANDLE__)->Instance->SR2;    \
N    UNUSED(tmpreg);                          \
N}while(0)
X#define __HAL_I2C_CLEAR_ADDRFLAG(__HANDLE__)  do{                                             __IO uint32_t tmpreg;                        tmpreg = (__HANDLE__)->Instance->SR1;        tmpreg = (__HANDLE__)->Instance->SR2;        UNUSED(tmpreg);                          }while(0)
N
N/** @brief  Clears the I2C STOPF pending flag.
N  * @param  __HANDLE__: specifies the I2C Handle.
N  * @retval None
N  */
N#define __HAL_I2C_CLEAR_STOPFLAG(__HANDLE__)               \
Ndo{                                                        \
N    __IO uint32_t tmpreg;                                  \
N    tmpreg = (__HANDLE__)->Instance->SR1;                  \
N    tmpreg = (__HANDLE__)->Instance->CR1 |= I2C_CR1_PE;    \
N    UNUSED(tmpreg);                                        \
N}while(0)  
X#define __HAL_I2C_CLEAR_STOPFLAG(__HANDLE__)               do{                                                            __IO uint32_t tmpreg;                                      tmpreg = (__HANDLE__)->Instance->SR1;                      tmpreg = (__HANDLE__)->Instance->CR1 |= I2C_CR1_PE;        UNUSED(tmpreg);                                        }while(0)  
N
N/** @brief  Enable the specified I2C peripheral.
N  * @param  __HANDLE__ specifies the I2C Handle. 
N  * @retval None
N  */
N#define __HAL_I2C_ENABLE(__HANDLE__)                             (SET_BIT((__HANDLE__)->Instance->CR1,  I2C_CR1_PE))
N
N/** @brief  Disable the specified I2C peripheral.
N  * @param  __HANDLE__ specifies the I2C Handle. 
N  * @retval None
N  */
N#define __HAL_I2C_DISABLE(__HANDLE__)                            (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE))
N
N/**
N  * @}
N  */ 
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup I2C_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions
N  * @{
N  */
N  
N/* Initialization/de-initialization functions  ********************************/
NHAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c);
NHAL_StatusTypeDef HAL_I2C_DeInit (I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c);
N
N/**
N  * @}
N  */ 
N
N/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions
N  * @{
N  */
N   
N/* IO operation functions  ****************************************************/
N
N /******* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout);
N   
N /******* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
N 
N /******* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size);
N/**
N  * @}
N  */ 
N
N/** @addtogroup I2C_Exported_Functions_Group4 IRQ Handler and Callbacks
N * @{
N */   
N/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */
Nvoid HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c);
Nvoid HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c);
N
N/**
N  * @}
N  */ 
N
N  
N/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State and Errors functions
N  * @{
N  */
N  
N/* Peripheral State and Errors functions  *************************************/
NHAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c);
Nuint32_t             HAL_I2C_GetError(I2C_HandleTypeDef *hi2c);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup I2C_Private_Constants I2C Private Constants
N  * @{
N  */
N#define I2C_STANDARD_MODE_MAX_CLK ((uint32_t)100000) /* Standard Clock Up to 100kHz */
N#define I2C_FAST_MODE_MAX_CLK     ((uint32_t)400000) /* Fast Clock up to 400kHz */
N/**
N  * @}
N  */ 
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup I2C_Private_Macro I2C Private Macros
N  * @{
N  */
N#define IS_I2C_ADDRESSING_MODE(ADDRESS) (((ADDRESS) == I2C_ADDRESSINGMODE_7BIT) || \
N                                         ((ADDRESS) == I2C_ADDRESSINGMODE_10BIT))
X#define IS_I2C_ADDRESSING_MODE(ADDRESS) (((ADDRESS) == I2C_ADDRESSINGMODE_7BIT) ||                                          ((ADDRESS) == I2C_ADDRESSINGMODE_10BIT))
N
N#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \
N                                      ((ADDRESS) == I2C_DUALADDRESS_ENABLE))
X#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) ||                                       ((ADDRESS) == I2C_DUALADDRESS_ENABLE))
N
N#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || \
N                                   ((CALL) == I2C_GENERALCALL_ENABLE))
X#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) ||                                    ((CALL) == I2C_GENERALCALL_ENABLE))
N
N#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \
N                                  ((SIZE) == I2C_MEMADD_SIZE_16BIT))
X#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) ||                                   ((SIZE) == I2C_MEMADD_SIZE_16BIT))
N
N#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \
N                                    ((STRETCH) == I2C_NOSTRETCH_ENABLE))
X#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) ||                                     ((STRETCH) == I2C_NOSTRETCH_ENABLE))
N
N#define IS_I2C_OWN_ADDRESS1(ADDRESS1) (((ADDRESS1) & (uint32_t)(0xFFFFFC00)) == 0)
N
N#define IS_I2C_OWN_ADDRESS2(ADDRESS2) (((ADDRESS2) & (uint32_t)(0xFFFFFF01)) == 0)
N
N#define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) > 0) && ((SPEED) <= I2C_FAST_MODE_MAX_CLK))
N
N#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DUTYCYCLE_2) || \
N                                  ((CYCLE) == I2C_DUTYCYCLE_16_9))
X#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DUTYCYCLE_2) ||                                   ((CYCLE) == I2C_DUTYCYCLE_16_9))
N
N#define I2C_FREQ_RANGE(__PCLK__)                 ((__PCLK__)/1000000)
N#define I2C_RISE_TIME(__FREQRANGE__, __SPEED__)  (((__SPEED__) <= I2C_STANDARD_MODE_MAX_CLK) ? ((__FREQRANGE__) + 1) : ((((__FREQRANGE__) * 300) / 1000) + 1))
N
N#define I2C_SPEED_STANDARD(__PCLK__, __SPEED__)            (((((__PCLK__)/((__SPEED__) << 1)) & I2C_CCR_CCR) < 4)? 4:((__PCLK__) / ((__SPEED__) << 1)))
N#define I2C_SPEED_FAST(__PCLK__, __SPEED__, __DUTYCYCLE__) (((__DUTYCYCLE__) == I2C_DUTYCYCLE_2)? ((__PCLK__) / ((__SPEED__) * 3)) : (((__PCLK__) / ((__SPEED__) * 25)) | I2C_DUTYCYCLE_16_9))
N#define I2C_SPEED(__PCLK__, __SPEED__, __DUTYCYCLE__)      (((__SPEED__) <= 100000)? (I2C_SPEED_STANDARD((__PCLK__), (__SPEED__))) : \
N                                                                  ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__)) & I2C_CCR_CCR) == 0)? 1 : \
N                                                                  ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__))) | I2C_CCR_FS))
X#define I2C_SPEED(__PCLK__, __SPEED__, __DUTYCYCLE__)      (((__SPEED__) <= 100000)? (I2C_SPEED_STANDARD((__PCLK__), (__SPEED__))) :                                                                   ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__)) & I2C_CCR_CCR) == 0)? 1 :                                                                   ((I2C_SPEED_FAST((__PCLK__), (__SPEED__), (__DUTYCYCLE__))) | I2C_CCR_FS))
N
N#define I2C_MEM_ADD_MSB(__ADDRESS__)             ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00))) >> 8)))
N#define I2C_MEM_ADD_LSB(__ADDRESS__)             ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FF))))
N                                              
N#define I2C_7BIT_ADD_WRITE(__ADDRESS__)          ((uint8_t)((__ADDRESS__) & (~I2C_OAR1_ADD0)))
N#define I2C_7BIT_ADD_READ(__ADDRESS__)           ((uint8_t)((__ADDRESS__) | I2C_OAR1_ADD0))
N
N#define I2C_10BIT_ADDRESS(__ADDRESS__)           ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FF))))
N#define I2C_10BIT_HEADER_WRITE(__ADDRESS__)      ((uint8_t)((uint16_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0x0300))) >> 7) | (uint16_t)(0xF0))))
N#define I2C_10BIT_HEADER_READ(__ADDRESS__)       ((uint8_t)((uint16_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0x0300))) >> 7) | (uint16_t)(0xF1))))
N/**
N  * @}
N  */ 
N
N/* Private Fonctions ---------------------------------------------------------*/
N/** @defgroup I2C_Private_Functions I2C Private Functions
N  * @{
N  */
N/* Private functions are defined in stm32f1xx_hal_i2c.c file */
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_I2C_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 273 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_I2C_MODULE_ENABLED */
N
N#ifdef HAL_I2S_MODULE_ENABLED
N #include "stm32f1xx_hal_i2s.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_i2s.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_i2s.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of I2S HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_I2S_H
N#define __STM32F1xx_HAL_I2S_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_hal_def.h"  
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup I2S
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/
S/** @defgroup I2S_Exported_Types I2S Exported Types
S  * @{
S  */
S
S/** 
S  * @brief I2S Init structure definition  
S  */
Stypedef struct
S{
S  uint32_t Mode;         /*!< Specifies the I2S operating mode.
S                              This parameter can be a value of @ref I2S_Mode */
S
S  uint32_t Standard;     /*!< Specifies the standard used for the I2S communication.
S                              This parameter can be a value of @ref I2S_Standard */
S
S  uint32_t DataFormat;   /*!< Specifies the data format for the I2S communication.
S                              This parameter can be a value of @ref I2S_Data_Format */
S
S  uint32_t MCLKOutput;   /*!< Specifies whether the I2S MCLK output is enabled or not.
S                              This parameter can be a value of @ref I2S_MCLK_Output */
S
S  uint32_t AudioFreq;    /*!< Specifies the frequency selected for the I2S communication.
S                              This parameter can be a value of @ref I2S_Audio_Frequency */
S
S  uint32_t CPOL;         /*!< Specifies the idle state of the I2S clock.
S                              This parameter can be a value of @ref I2S_Clock_Polarity */
S
S}I2S_InitTypeDef;
S
S/** 
S  * @brief  HAL State structures definition
S  */ 
Stypedef enum
S{
S  HAL_I2S_STATE_RESET      = 0x00,  /*!< I2S not yet initialized or disabled                */
S  HAL_I2S_STATE_READY      = 0x01,  /*!< I2S initialized and ready for use                  */
S  HAL_I2S_STATE_BUSY       = 0x02,  /*!< I2S internal process is ongoing                    */   
S  HAL_I2S_STATE_BUSY_TX    = 0x12,  /*!< Data Transmission process is ongoing               */ 
S  HAL_I2S_STATE_BUSY_RX    = 0x22,  /*!< Data Reception process is ongoing                  */
S  HAL_I2S_STATE_TIMEOUT    = 0x03,  /*!< I2S timeout state                                  */ 
S  HAL_I2S_STATE_ERROR      = 0x04   /*!< I2S error state                                    */      
S}HAL_I2S_StateTypeDef;
S
S/** 
S  * @brief I2S handle Structure definition  
S  */
Stypedef struct
S{
S  SPI_TypeDef                *Instance;    /* I2S registers base address        */
S
S  I2S_InitTypeDef            Init;         /* I2S communication parameters      */
S  
S  uint16_t                   *pTxBuffPtr;  /* Pointer to I2S Tx transfer buffer */
S  
S  __IO uint16_t              TxXferSize;   /* I2S Tx transfer size              */
S  
S  __IO uint16_t              TxXferCount;  /* I2S Tx transfer Counter           */
S  
S  uint16_t                   *pRxBuffPtr;  /* Pointer to I2S Rx transfer buffer */
S  
S  __IO uint16_t              RxXferSize;   /* I2S Rx transfer size              */
S  
S  __IO uint16_t              RxXferCount;  /* I2S Rx transfer counter 
S                                              (This field is initialized at the 
S                                               same value as transfer size at the 
S                                               beginning of the transfer and 
S                                               decremented when a sample is received. 
S                                               NbSamplesReceived = RxBufferSize-RxBufferCount) */
S
S  DMA_HandleTypeDef          *hdmatx;      /* I2S Tx DMA handle parameters      */
S
S  DMA_HandleTypeDef          *hdmarx;      /* I2S Rx DMA handle parameters      */
S  
S  __IO HAL_LockTypeDef       Lock;         /* I2S locking object                */
S  
S  __IO HAL_I2S_StateTypeDef  State;        /* I2S communication state           */
S
S  __IO uint32_t  ErrorCode;    /* I2S Error code                    */
S
S}I2S_HandleTypeDef;
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup I2S_Exported_Constants I2S Exported Constants
S  * @{
S  */
S
S/** @defgroup I2S_Error_Codes I2S Error Codes
S  * @{
S  */
S#define HAL_I2S_ERROR_NONE      ((uint32_t)0x00)    /*!< No error                    */
S#define HAL_I2S_ERROR_UDR       ((uint32_t)0x01)    /*!< I2S Underrun error          */
S#define HAL_I2S_ERROR_OVR       ((uint32_t)0x02)    /*!< I2S Overrun error           */
S#define HAL_I2S_ERROR_FRE       ((uint32_t)0x04)    /*!< I2S Frame format error      */
S#define HAL_I2S_ERROR_DMA       ((uint32_t)0x08)    /*!< DMA transfer error          */
S
S/**
S  * @}
S  */
S
S
S/** @defgroup I2S_Mode I2S Mode
S  * @{
S  */
S#define I2S_MODE_SLAVE_TX                ((uint32_t) 0x00000000)
S#define I2S_MODE_SLAVE_RX                ((uint32_t) SPI_I2SCFGR_I2SCFG_0)
S#define I2S_MODE_MASTER_TX               ((uint32_t) SPI_I2SCFGR_I2SCFG_1)
S#define I2S_MODE_MASTER_RX               ((uint32_t)(SPI_I2SCFGR_I2SCFG_0 |\
S                                                     SPI_I2SCFGR_I2SCFG_1))
X#define I2S_MODE_MASTER_RX               ((uint32_t)(SPI_I2SCFGR_I2SCFG_0 |                                                     SPI_I2SCFGR_I2SCFG_1))
S
S/**
S  * @}
S  */
S  
S/** @defgroup I2S_Standard I2S Standard
S  * @{
S  */
S#define I2S_STANDARD_PHILIPS             ((uint32_t) 0x00000000)
S#define I2S_STANDARD_MSB                 ((uint32_t) SPI_I2SCFGR_I2SSTD_0)
S#define I2S_STANDARD_LSB                 ((uint32_t) SPI_I2SCFGR_I2SSTD_1)
S#define I2S_STANDARD_PCM_SHORT           ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
S                                                     SPI_I2SCFGR_I2SSTD_1))
X#define I2S_STANDARD_PCM_SHORT           ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |                                                     SPI_I2SCFGR_I2SSTD_1))
S#define I2S_STANDARD_PCM_LONG            ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
S                                                     SPI_I2SCFGR_I2SSTD_1 |\
S                                                     SPI_I2SCFGR_PCMSYNC))
X#define I2S_STANDARD_PCM_LONG            ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |                                                     SPI_I2SCFGR_I2SSTD_1 |                                                     SPI_I2SCFGR_PCMSYNC))
S
S/**
S  * @}
S  */
S  
S/** @defgroup I2S_Data_Format I2S Data Format
S  * @{
S  */
S#define I2S_DATAFORMAT_16B               ((uint32_t) 0x00000000)
S#define I2S_DATAFORMAT_16B_EXTENDED      ((uint32_t) SPI_I2SCFGR_CHLEN)
S#define I2S_DATAFORMAT_24B               ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0))
S#define I2S_DATAFORMAT_32B               ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1))
S/**
S  * @}
S  */
S
S/** @defgroup I2S_MCLK_Output I2S MCLK Output
S  * @{
S  */
S#define I2S_MCLKOUTPUT_ENABLE           ((uint32_t)SPI_I2SPR_MCKOE)
S#define I2S_MCLKOUTPUT_DISABLE          ((uint32_t)0x00000000)
S/**
S  * @}
S  */
S
S/** @defgroup I2S_Audio_Frequency I2S Audio Frequency
S  * @{
S  */
S#define I2S_AUDIOFREQ_192K               ((uint32_t)192000)
S#define I2S_AUDIOFREQ_96K                ((uint32_t)96000)
S#define I2S_AUDIOFREQ_48K                ((uint32_t)48000)
S#define I2S_AUDIOFREQ_44K                ((uint32_t)44100)
S#define I2S_AUDIOFREQ_32K                ((uint32_t)32000)
S#define I2S_AUDIOFREQ_22K                ((uint32_t)22050)
S#define I2S_AUDIOFREQ_16K                ((uint32_t)16000)
S#define I2S_AUDIOFREQ_11K                ((uint32_t)11025)
S#define I2S_AUDIOFREQ_8K                 ((uint32_t)8000)
S#define I2S_AUDIOFREQ_DEFAULT            ((uint32_t)2)
S/**
S  * @}
S  */
S
S/** @defgroup I2S_Clock_Polarity I2S Clock Polarity
S  * @{
S  */
S#define I2S_CPOL_LOW                    ((uint32_t)0x00000000)
S#define I2S_CPOL_HIGH                   ((uint32_t)SPI_I2SCFGR_CKPOL)
S/**
S  * @}
S  */
S
S/** @defgroup I2S_Interrupt_configuration_definition I2S Interrupt configuration definition
S  * @{
S  */
S#define I2S_IT_TXE                      SPI_CR2_TXEIE
S#define I2S_IT_RXNE                     SPI_CR2_RXNEIE
S#define I2S_IT_ERR                      SPI_CR2_ERRIE
S/**
S  * @}
S  */
S
S/** @defgroup I2S_Flag_definition I2S Flag definition
S  * @{
S  */
S#define I2S_FLAG_TXE                    SPI_SR_TXE
S#define I2S_FLAG_RXNE                   SPI_SR_RXNE
S
S#define I2S_FLAG_UDR                    SPI_SR_UDR
S#define I2S_FLAG_OVR                    SPI_SR_OVR
S#define I2S_FLAG_FRE                    SPI_SR_FRE
S
S#define I2S_FLAG_CHSIDE                 SPI_SR_CHSIDE
S#define I2S_FLAG_BSY                    SPI_SR_BSY
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S  
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup I2S_Exported_macros I2S Exported Macros
S  * @{
S  */
S
S/** @brief  Reset I2S handle state
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @retval None
S  */
S#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
S
S/** @brief  Enable the specified SPI peripheral (in I2S mode).
S  * @param  __HANDLE__: specifies the I2S Handle. 
S  * @retval None
S  */
S#define __HAL_I2S_ENABLE(__HANDLE__)    (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
S
S/** @brief  Disable the specified SPI peripheral (in I2S mode).
S  * @param  __HANDLE__: specifies the I2S Handle. 
S  * @retval None
S  */
S#define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
S
S/** @brief  Enable the specified I2S interrupts.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @param  __INTERRUPT__: specifies the interrupt source to enable or disable.
S  *         This parameter can be one of the following values:
S  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
S  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
S  *            @arg I2S_IT_ERR: Error interrupt enable
S  * @retval None
S  */  
S#define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__)    (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
S
S/** @brief  Disable the specified I2S interrupts.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @param  __INTERRUPT__: specifies the interrupt source to enable or disable.
S  *         This parameter can be one of the following values:
S  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
S  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
S  *            @arg I2S_IT_ERR: Error interrupt enable
S  * @retval None
S  */ 
S#define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
S 
S/** @brief  Checks if the specified I2S interrupt source is enabled or disabled.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  *         This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
S  * @param  __INTERRUPT__: specifies the I2S interrupt source to check.
S  *          This parameter can be one of the following values:
S  *            @arg I2S_IT_TXE: Tx buffer empty interrupt enable
S  *            @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
S  *            @arg I2S_IT_ERR: Error interrupt enable
S  * @retval The new state of __IT__ (TRUE or FALSE).
S  */
S#define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
S
S/** @brief  Checks whether the specified I2S flag is set or not.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @param  __FLAG__: specifies the flag to check.
S  *         This parameter can be one of the following values:
S  *            @arg I2S_FLAG_RXNE: Receive buffer not empty flag
S  *            @arg I2S_FLAG_TXE: Transmit buffer empty flag
S  *            @arg I2S_FLAG_UDR: Underrun flag
S  *            @arg I2S_FLAG_OVR: Overrun flag
S  *            @arg I2S_FLAG_CHSIDE: Channel Side flag
S  *            @arg I2S_FLAG_BSY: Busy flag
S  * @retval The new state of __FLAG__ (TRUE or FALSE).
S  */
S#define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
S
S/** @brief Clears the I2S OVR pending flag.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @retval None
S  */                                                                                                   
S#define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{__IO uint32_t tmpreg = (__HANDLE__)->Instance->DR;\
S                                                             tmpreg = (__HANDLE__)->Instance->SR;\
S                                                             UNUSED(tmpreg); \
S                                              }while(0)
X#define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{__IO uint32_t tmpreg = (__HANDLE__)->Instance->DR;                                                             tmpreg = (__HANDLE__)->Instance->SR;                                                             UNUSED(tmpreg);                                               }while(0)
S/** @brief Clears the I2S UDR pending flag.
S  * @param  __HANDLE__: specifies the I2S Handle.
S  * @retval None
S  */
S#define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__)((__HANDLE__)->Instance->SR)
S/**
S  * @}
S  */ 
S                                                
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup I2S_Exported_Functions
S  * @{
S  */
S                                                
S/** @addtogroup I2S_Exported_Functions_Group1
S  * @{
S  */
S/* Initialization/de-initialization functions  ********************************/
SHAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
SHAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
S/**
S  * @}
S  */
S
S/** @addtogroup I2S_Exported_Functions_Group2
S  * @{
S  */
S/* I/O operation functions  ***************************************************/
S /* Blocking mode: Polling */
SHAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
SHAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
S
S /* Non-Blocking mode: Interrupt */
SHAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
SHAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
Svoid HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
S
S/* Non-Blocking mode: DMA */
SHAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
SHAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
S
SHAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
SHAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
SHAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
S
S/* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
Svoid HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
Svoid HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
S/**
S  * @}
S  */
S
S/** @addtogroup I2S_Exported_Functions_Group3
S  * @{
S  */
S/* Peripheral Control and State functions  ************************************/
SHAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
Suint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Private macros ------------------------------------------------------------*/
S/** @defgroup I2S_Private_Macros I2S Private Macros
S  * @{
S  */
S#define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX)  || \
S                           ((MODE) == I2S_MODE_SLAVE_RX)  || \
S                           ((MODE) == I2S_MODE_MASTER_TX) || \
S                           ((MODE) == I2S_MODE_MASTER_RX))
X#define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX)  ||                            ((MODE) == I2S_MODE_SLAVE_RX)  ||                            ((MODE) == I2S_MODE_MASTER_TX) ||                            ((MODE) == I2S_MODE_MASTER_RX))
S
S#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS)   || \
S                                   ((STANDARD) == I2S_STANDARD_MSB)       || \
S                                   ((STANDARD) == I2S_STANDARD_LSB)       || \
S                                   ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
S                                   ((STANDARD) == I2S_STANDARD_PCM_LONG))
X#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS)   ||                                    ((STANDARD) == I2S_STANDARD_MSB)       ||                                    ((STANDARD) == I2S_STANDARD_LSB)       ||                                    ((STANDARD) == I2S_STANDARD_PCM_SHORT) ||                                    ((STANDARD) == I2S_STANDARD_PCM_LONG))
S
S#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B)          || \
S                                    ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
S                                    ((FORMAT) == I2S_DATAFORMAT_24B)          || \
S                                    ((FORMAT) == I2S_DATAFORMAT_32B))
X#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B)          ||                                     ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) ||                                     ((FORMAT) == I2S_DATAFORMAT_24B)          ||                                     ((FORMAT) == I2S_DATAFORMAT_32B))
S
S#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
S                                    ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
X#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) ||                                     ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
S
S#define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K)    && \
S                                  ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
S                                  ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
X#define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K)    &&                                   ((FREQ) <= I2S_AUDIOFREQ_192K)) ||                                   ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
S
S#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
S                           ((CPOL) == I2S_CPOL_HIGH))
X#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) ||                            ((CPOL) == I2S_CPOL_HIGH))
S/**
S  * @}
S  */
S
S/* Private Fonctions ---------------------------------------------------------*/
S/** @defgroup I2S_Private_Functions I2S Private Functions
S  * @{
S  */
S/* Private functions are defined in stm32f1xx_hal_i2s.c file */
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_I2S_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 277 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_I2S_MODULE_ENABLED */
N
N#ifdef HAL_IWDG_MODULE_ENABLED
N #include "stm32f1xx_hal_iwdg.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_iwdg.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_iwdg.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of IWDG HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_IWDG_H
N#define __STM32F1xx_HAL_IWDG_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup IWDG
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup IWDG_Exported_Types IWDG Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  IWDG HAL State Structure definition  
N  */ 
Ntypedef enum
N{
N  HAL_IWDG_STATE_RESET     = 0x00,  /*!< IWDG not yet initialized or disabled */
N  HAL_IWDG_STATE_READY     = 0x01,  /*!< IWDG initialized and ready for use   */
N  HAL_IWDG_STATE_BUSY      = 0x02,  /*!< IWDG internal process is ongoing     */
N  HAL_IWDG_STATE_TIMEOUT   = 0x03,  /*!< IWDG timeout state                   */
N  HAL_IWDG_STATE_ERROR     = 0x04   /*!< IWDG error state                     */
N    
N}HAL_IWDG_StateTypeDef;
N
N/** 
N  * @brief  IWDG Init structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t Prescaler;  /*!< Select the prescaler of the IWDG.  
N                            This parameter can be a value of @ref IWDG_Prescaler */
N  
N  uint32_t Reload;     /*!< Specifies the IWDG down-counter reload value. 
N                            This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */
N
N}IWDG_InitTypeDef;
N
N/** 
N  * @brief  IWDG Handle Structure definition  
N  */ 
Ntypedef struct
N{
N  IWDG_TypeDef                 *Instance;  /*!< Register base address    */ 
N  
N  IWDG_InitTypeDef             Init;       /*!< IWDG required parameters */
N  
N  HAL_LockTypeDef              Lock;       /*!< IWDG Locking object      */
N  
N  __IO HAL_IWDG_StateTypeDef   State;      /*!< IWDG communication state */
X  volatile HAL_IWDG_StateTypeDef   State;       
N  
N}IWDG_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup IWDG_Exported_Constants IWDG Exported Constants
N  * @{
N  */
N
N/** @defgroup IWDG_Registers_BitMask IWDG Registers BitMask
N  * @brief IWDG registers bit mask
N  * @{
N  */
N/* --- KR Register ---*/
N/* KR register bit mask */
N#define IWDG_KEY_RELOAD               ((uint32_t)0xAAAA)  /*!< IWDG Reload Counter Enable   */
N#define IWDG_KEY_ENABLE               ((uint32_t)0xCCCC)  /*!< IWDG Peripheral Enable       */
N#define IWDG_KEY_WRITE_ACCESS_ENABLE  ((uint32_t)0x5555)  /*!< IWDG KR Write Access Enable  */
N#define IWDG_KEY_WRITE_ACCESS_DISABLE ((uint32_t)0x0000)  /*!< IWDG KR Write Access Disable */
N
N/**
N  * @}
N  */
N
N/** @defgroup IWDG_Flag_definition IWDG Flag definition
N  * @{
N  */ 
N#define IWDG_FLAG_PVU   ((uint32_t)IWDG_SR_PVU)  /*!< Watchdog counter prescaler value update Flag */
N#define IWDG_FLAG_RVU   ((uint32_t)IWDG_SR_RVU)  /*!< Watchdog counter reload value update Flag    */
N
N/**
N  * @}
N  */
N
N/** @defgroup IWDG_Prescaler IWDG Prescaler
N  * @{
N  */ 
N#define IWDG_PRESCALER_4     ((uint8_t)0x00)  /*!< IWDG prescaler set to 4   */
N#define IWDG_PRESCALER_8     ((uint8_t)(IWDG_PR_PR_0))                  /*!< IWDG prescaler set to 8   */
N#define IWDG_PRESCALER_16    ((uint8_t)(IWDG_PR_PR_1))                  /*!< IWDG prescaler set to 16  */
N#define IWDG_PRESCALER_32    ((uint8_t)(IWDG_PR_PR_1 | IWDG_PR_PR_0))   /*!< IWDG prescaler set to 32  */
N#define IWDG_PRESCALER_64    ((uint8_t)(IWDG_PR_PR_2))                  /*!< IWDG prescaler set to 64  */
N#define IWDG_PRESCALER_128   ((uint8_t)(IWDG_PR_PR_2 | IWDG_PR_PR_0))   /*!< IWDG prescaler set to 128 */
N#define IWDG_PRESCALER_256   ((uint8_t)(IWDG_PR_PR_2 | IWDG_PR_PR_1))   /*!< IWDG prescaler set to 256 */
N
N/**
N  * @}
N  */ 
N
N
N/**
N  * @}
N  */
N
N/* Exported macros -----------------------------------------------------------*/
N
N/** @defgroup IWDG_Exported_Macros IWDG Exported Macros
N  * @{
N  */
N
N/** @brief Reset IWDG handle state
N  * @param  __HANDLE__: IWDG handle.
N  * @retval None
N  */
N#define __HAL_IWDG_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_IWDG_STATE_RESET)
N
N/**
N  * @brief  Enables the IWDG peripheral.
N  * @param  __HANDLE__: IWDG handle
N  * @retval None
N  */
N#define __HAL_IWDG_START(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_ENABLE)
N
N/**
N  * @brief  Reloads IWDG counter with value defined in the reload register
N  *         (write access to IWDG_PR and IWDG_RLR registers disabled).
N  * @param  __HANDLE__: IWDG handle
N  * @retval None
N  */
N#define __HAL_IWDG_RELOAD_COUNTER(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_RELOAD)
N
N
N
N/**
N  * @brief  Gets the selected IWDG's flag status.
N  * @param  __HANDLE__: IWDG handle
N  * @param  __FLAG__: specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg IWDG_FLAG_PVU: Watchdog counter reload value update flag
N  *            @arg IWDG_FLAG_RVU: Watchdog counter prescaler value flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_IWDG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
N
N/**
N  * @}
N  */ 
N
N/* Private macro -------------------------------------------------------------*/
N
N/** @defgroup IWDG_Private_Macros IWDG Private Macros
N  * @{
N  */
N
N
N/**
N  * @brief  Enables write access to IWDG_PR and IWDG_RLR registers.
N  * @param  __HANDLE__: IWDG handle
N  * @retval None
N  */
N#define IWDG_ENABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_ENABLE)
N
N/**
N  * @brief  Disables write access to IWDG_PR and IWDG_RLR registers.
N  * @param  __HANDLE__: IWDG handle
N  * @retval None
N  */
N#define IWDG_DISABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_DISABLE)
N
N
N#define IS_IWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == IWDG_PRESCALER_4)  || \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_8)  || \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_16) || \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_32) || \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_64) || \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_128)|| \
N                                          ((__PRESCALER__) == IWDG_PRESCALER_256))
X#define IS_IWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == IWDG_PRESCALER_4)  ||                                           ((__PRESCALER__) == IWDG_PRESCALER_8)  ||                                           ((__PRESCALER__) == IWDG_PRESCALER_16) ||                                           ((__PRESCALER__) == IWDG_PRESCALER_32) ||                                           ((__PRESCALER__) == IWDG_PRESCALER_64) ||                                           ((__PRESCALER__) == IWDG_PRESCALER_128)||                                           ((__PRESCALER__) == IWDG_PRESCALER_256))
N
N
N#define IS_IWDG_RELOAD(__RELOAD__) ((__RELOAD__) <= 0xFFF)
N
N
N/**
N  * @}
N  */
N
N
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup IWDG_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup IWDG_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization/de-initialization functions  ********************************/
NHAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg);
Nvoid HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg);
N
N/**
N  * @}
N  */
N  
N/** @addtogroup IWDG_Exported_Functions_Group2
N  * @{
N  */
N/* I/O operation functions ****************************************************/
NHAL_StatusTypeDef HAL_IWDG_Start(IWDG_HandleTypeDef *hiwdg);
NHAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg);
N
N/**
N  * @}
N  */
N  
N/** @addtogroup IWDG_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State functions  ************************************************/
NHAL_IWDG_StateTypeDef HAL_IWDG_GetState(IWDG_HandleTypeDef *hiwdg);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_IWDG_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 281 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_IWDG_MODULE_ENABLED */
N
N#ifdef HAL_PWR_MODULE_ENABLED
N #include "stm32f1xx_hal_pwr.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pwr.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_pwr.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of PWR HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_PWR_H
N#define __STM32F1xx_HAL_PWR_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup PWR
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup PWR_Exported_Types PWR Exported Types
N  * @{
N  */ 
N
N/**
N  * @brief  PWR PVD configuration structure definition
N  */
Ntypedef struct
N{
N  uint32_t PVDLevel;   /*!< PVDLevel: Specifies the PVD detection level.
N                            This parameter can be a value of @ref PWR_PVD_detection_level */
N
N  uint32_t Mode;      /*!< Mode: Specifies the operating mode for the selected pins.
N                           This parameter can be a value of @ref PWR_PVD_Mode */
N}PWR_PVDTypeDef;
N
N
N/**
N  * @}
N  */
N
N
N/* Internal constants --------------------------------------------------------*/
N
N/** @addtogroup PWR_Private_Constants
N  * @{
N  */ 
N
N#define PWR_EXTI_LINE_PVD  ((uint32_t)0x00010000)  /*!< External interrupt line 16 Connected to the PVD EXTI Line */
N
N/**
N  * @}
N  */
N
N 
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup PWR_Exported_Constants PWR Exported Constants
N  * @{
N  */ 
N
N/** @defgroup PWR_PVD_detection_level PWR PVD detection level
N  * @{
N  */
N#define PWR_PVDLEVEL_0                  PWR_CR_PLS_2V2
N#define PWR_PVDLEVEL_1                  PWR_CR_PLS_2V3
N#define PWR_PVDLEVEL_2                  PWR_CR_PLS_2V4
N#define PWR_PVDLEVEL_3                  PWR_CR_PLS_2V5
N#define PWR_PVDLEVEL_4                  PWR_CR_PLS_2V6
N#define PWR_PVDLEVEL_5                  PWR_CR_PLS_2V7
N#define PWR_PVDLEVEL_6                  PWR_CR_PLS_2V8
N#define PWR_PVDLEVEL_7                  PWR_CR_PLS_2V9 
N                                                          
N/**
N  * @}
N  */
N
N/** @defgroup PWR_PVD_Mode PWR PVD Mode
N  * @{
N  */
N#define PWR_PVD_MODE_NORMAL                 ((uint32_t)0x00000000)   /*!< basic mode is used */
N#define PWR_PVD_MODE_IT_RISING              ((uint32_t)0x00010001)   /*!< External Interrupt Mode with Rising edge trigger detection */
N#define PWR_PVD_MODE_IT_FALLING             ((uint32_t)0x00010002)   /*!< External Interrupt Mode with Falling edge trigger detection */
N#define PWR_PVD_MODE_IT_RISING_FALLING      ((uint32_t)0x00010003)   /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
N#define PWR_PVD_MODE_EVENT_RISING           ((uint32_t)0x00020001)   /*!< Event Mode with Rising edge trigger detection */
N#define PWR_PVD_MODE_EVENT_FALLING          ((uint32_t)0x00020002)   /*!< Event Mode with Falling edge trigger detection */
N#define PWR_PVD_MODE_EVENT_RISING_FALLING   ((uint32_t)0x00020003)   /*!< Event Mode with Rising/Falling edge trigger detection */
N
N/**
N  * @}
N  */
N
N
N/** @defgroup PWR_WakeUp_Pins PWR WakeUp Pins
N  * @{
N  */
N
N#define PWR_WAKEUP_PIN1                 PWR_CSR_EWUP
N
N/**
N  * @}
N  */
N
N/** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode PWR Regulator state in SLEEP/STOP mode
N  * @{
N  */
N#define PWR_MAINREGULATOR_ON                        ((uint32_t)0x00000000)
N#define PWR_LOWPOWERREGULATOR_ON                    PWR_CR_LPDS
N
N/**
N  * @}
N  */
N
N/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
N  * @{
N  */
N#define PWR_SLEEPENTRY_WFI              ((uint8_t)0x01)
N#define PWR_SLEEPENTRY_WFE              ((uint8_t)0x02)
N
N/**
N  * @}
N  */
N
N/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
N  * @{
N  */
N#define PWR_STOPENTRY_WFI               ((uint8_t)0x01)
N#define PWR_STOPENTRY_WFE               ((uint8_t)0x02)
N
N/**
N  * @}
N  */
N
N/** @defgroup PWR_Flag PWR Flag
N  * @{
N  */
N#define PWR_FLAG_WU                     PWR_CSR_WUF
N#define PWR_FLAG_SB                     PWR_CSR_SBF
N#define PWR_FLAG_PVDO                   PWR_CSR_PVDO
N
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup PWR_Exported_Macros PWR Exported Macros
N  * @{
N  */
N
N/** @brief  Check PWR flag is set or not.
N  * @param  __FLAG__: specifies the flag to check.
N  *           This parameter can be one of the following values:
N  *            @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event
N  *                  was received from the WKUP pin or from the RTC alarm
N  *                  An additional wakeup event is detected if the WKUP pin is enabled
N  *                  (by setting the EWUP bit) when the WKUP pin level is already high.
N  *            @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
N  *                  resumed from StandBy mode.
N  *            @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled
N  *                  by the HAL_PWR_EnablePVD() function. The PVD is stopped by Standby mode
N  *                  For this reason, this bit is equal to 0 after Standby or reset
N  *                  until the PVDE bit is set.
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the PWR's pending flags.
N  * @param  __FLAG__: specifies the flag to clear.
N  *          This parameter can be one of the following values:
N  *            @arg PWR_FLAG_WU: Wake Up flag
N  *            @arg PWR_FLAG_SB: StandBy flag
N  */
N#define __HAL_PWR_CLEAR_FLAG(__FLAG__) SET_BIT(PWR->CR, ((__FLAG__) << 2))
N
N/**
N  * @brief Enable interrupt on PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_IT()      SET_BIT(EXTI->IMR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Disable interrupt on PVD Exti Line 16. 
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_IT()     CLEAR_BIT(EXTI->IMR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Enable event on PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()   SET_BIT(EXTI->EMR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Disable event on PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()  CLEAR_BIT(EXTI->EMR, PWR_EXTI_LINE_PVD)
N
N
N/**
N  * @brief  PVD EXTI line configuration: set falling edge trigger.  
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()  SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
N
N
N/**
N  * @brief Disable the PVD Extended Interrupt Falling Trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()  CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
N
N
N/**
N  * @brief  PVD EXTI line configuration: set rising edge trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()   SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Disable the PVD Extended Interrupt Rising Trigger.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()  CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief  PVD EXTI line configuration: set rising & falling edge trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE()   __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
N
N/**
N  * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE()  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
N
N
N
N/**
N  * @brief Check whether the specified PVD EXTI interrupt flag is set or not.
N  * @retval EXTI PVD Line Status.
N  */
N#define __HAL_PWR_PVD_EXTI_GET_FLAG()       (EXTI->PR & (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Clear the PVD EXTI flag.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()     (EXTI->PR = (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Generate a Software interrupt on selected EXTI line.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT()  SET_BIT(EXTI->SWIER, PWR_EXTI_LINE_PVD)
N/**
N  * @}
N  */
N
N/* Private macro -------------------------------------------------------------*/
N/** @defgroup PWR_Private_Macros PWR Private Macros
N  * @{
N  */
N#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
X#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)||                                  ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)||                                  ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)||                                  ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
N
N
N#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
N                              ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
N                              ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
N                              ((MODE) == PWR_PVD_MODE_NORMAL)) 
X#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) ||                               ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) ||                               ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) ||                               ((MODE) == PWR_PVD_MODE_NORMAL)) 
N
N#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1))
N
N#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
N                                     ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
X#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) ||                                      ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
N
N#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
N
N#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))
N
N/**
N  * @}
N  */
N
N
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup PWR_Exported_Functions PWR Exported Functions
N  * @{
N  */
N  
N/** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N
N/* Initialization and de-initialization functions *******************************/
Nvoid HAL_PWR_DeInit(void);
Nvoid HAL_PWR_EnableBkUpAccess(void);
Nvoid HAL_PWR_DisableBkUpAccess(void);
N
N/**
N  * @}
N  */
N
N/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions 
N  * @{
N  */
N
N/* Peripheral Control functions  ************************************************/
Nvoid HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
N/* #define HAL_PWR_ConfigPVD 12*/
Nvoid HAL_PWR_EnablePVD(void);
Nvoid HAL_PWR_DisablePVD(void);
N
N/* WakeUp pins configuration functions ****************************************/
Nvoid HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
Nvoid HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
N
N/* Low Power modes configuration functions ************************************/
Nvoid HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
Nvoid HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
Nvoid HAL_PWR_EnterSTANDBYMode(void);
N
Nvoid HAL_PWR_EnableSleepOnExit(void);
Nvoid HAL_PWR_DisableSleepOnExit(void);
Nvoid HAL_PWR_EnableSEVOnPend(void);
Nvoid HAL_PWR_DisableSEVOnPend(void);
N
N
N
Nvoid HAL_PWR_PVD_IRQHandler(void);
Nvoid HAL_PWR_PVDCallback(void);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_PWR_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 285 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_PWR_MODULE_ENABLED */
N
N#ifdef HAL_RTC_MODULE_ENABLED
N #include "stm32f1xx_hal_rtc.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rtc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rtc.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of RTC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RTC_H
N#define __STM32F1xx_HAL_RTC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RTC
N  * @{
N  */ 
N
N/** @addtogroup RTC_Private_Macros
N  * @{
N  */
N
N#define IS_RTC_ASYNCH_PREDIV(PREDIV)  (((PREDIV) <= (uint32_t)0xFFFFF) || ((PREDIV) == RTC_AUTO_1_SECOND))
N#define IS_RTC_HOUR24(HOUR)           ((HOUR) <= (uint32_t)23)
N#define IS_RTC_MINUTES(MINUTES)       ((MINUTES) <= (uint32_t)59)
N#define IS_RTC_SECONDS(SECONDS)       ((SECONDS) <= (uint32_t)59)
N#define IS_RTC_FORMAT(FORMAT)         (((FORMAT) == RTC_FORMAT_BIN) || ((FORMAT) == RTC_FORMAT_BCD))
N#define IS_RTC_YEAR(YEAR)             ((YEAR) <= (uint32_t)99)
N#define IS_RTC_MONTH(MONTH)           (((MONTH) >= (uint32_t)1) && ((MONTH) <= (uint32_t)12))
N#define IS_RTC_DATE(DATE)             (((DATE) >= (uint32_t)1) && ((DATE) <= (uint32_t)31))
N#define IS_RTC_ALARM(ALARM)           ((ALARM) == RTC_ALARM_A)
N#define IS_RTC_CALIB_OUTPUT(__OUTPUT__) (((__OUTPUT__) == RTC_OUTPUTSOURCE_NONE) || \
N                                         ((__OUTPUT__) == RTC_OUTPUTSOURCE_CALIBCLOCK) || \
N                                         ((__OUTPUT__) == RTC_OUTPUTSOURCE_ALARM) || \
N                                         ((__OUTPUT__) == RTC_OUTPUTSOURCE_SECOND)) 
X#define IS_RTC_CALIB_OUTPUT(__OUTPUT__) (((__OUTPUT__) == RTC_OUTPUTSOURCE_NONE) ||                                          ((__OUTPUT__) == RTC_OUTPUTSOURCE_CALIBCLOCK) ||                                          ((__OUTPUT__) == RTC_OUTPUTSOURCE_ALARM) ||                                          ((__OUTPUT__) == RTC_OUTPUTSOURCE_SECOND)) 
N
N
N/**
N  * @}
N  */
N
N/** @addtogroup RTC_Private_Constants
N  * @{
N  */
N/** @defgroup RTC_Timeout_Value Default Timeout Value
N  * @{
N  */ 
N#define RTC_TIMEOUT_VALUE           1000
N/**
N  * @}
N  */  
N  
N/** @defgroup RTC_EXTI_Line_Event RTC EXTI Line event
N  * @{
N  */ 
N#define RTC_EXTI_LINE_ALARM_EVENT   ((uint32_t)EXTI_IMR_MR17)  /*!< External interrupt line 17 Connected to the RTC Alarm event */
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup RTC_Exported_Types RTC Exported Types
N  * @{
N  */
N/** 
N  * @brief  RTC Time structure definition  
N  */
Ntypedef struct
N{
N  uint8_t Hours;            /*!< Specifies the RTC Time Hour.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 23 */
N
N  uint8_t Minutes;          /*!< Specifies the RTC Time Minutes.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
N  
N  uint8_t Seconds;          /*!< Specifies the RTC Time Seconds.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
N  
N}RTC_TimeTypeDef; 
N
N/** 
N  * @brief  RTC Alarm structure definition  
N  */
Ntypedef struct
N{
N  RTC_TimeTypeDef AlarmTime;     /*!< Specifies the RTC Alarm Time members */
N    
N  uint32_t Alarm;                /*!< Specifies the alarm ID (only 1 alarm ID for STM32F1).
N                                      This parameter can be a value of @ref RTC_Alarms_Definitions */
N}RTC_AlarmTypeDef;
N  
N/** 
N  * @brief  HAL State structures definition  
N  */ 
Ntypedef enum
N{
N  HAL_RTC_STATE_RESET             = 0x00,  /*!< RTC not yet initialized or disabled */
N  HAL_RTC_STATE_READY             = 0x01,  /*!< RTC initialized and ready for use   */
N  HAL_RTC_STATE_BUSY              = 0x02,  /*!< RTC process is ongoing              */     
N  HAL_RTC_STATE_TIMEOUT           = 0x03,  /*!< RTC timeout state                   */  
N  HAL_RTC_STATE_ERROR             = 0x04   /*!< RTC error state                     */      
N                                                                        
N}HAL_RTCStateTypeDef;
N
N/** 
N  * @brief  RTC Configuration Structure definition  
N  */
Ntypedef struct
N{
N  uint32_t AsynchPrediv;    /*!< Specifies the RTC Asynchronous Predivider value.
N                                 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFFF  or RTC_AUTO_1_SECOND 
N                                 If RTC_AUTO_1_SECOND is selected, AsynchPrediv will be set automatically to get 1sec timebase */
N                               
N  uint32_t OutPut;          /*!< Specifies which signal will be routed to the RTC Tamper pin.
N                                 This parameter can be a value of @ref RTC_output_source_to_output_on_the_Tamper_pin */      
N  
N}RTC_InitTypeDef;
N  
N/** 
N  * @brief  RTC Date structure definition  
N  */
Ntypedef struct
N{
N  uint8_t WeekDay;  /*!< Specifies the RTC Date WeekDay (not necessary for HAL_RTC_SetDate).
N                         This parameter can be a value of @ref RTC_WeekDay_Definitions */
N  
N  uint8_t Month;    /*!< Specifies the RTC Date Month (in BCD format).
N                         This parameter can be a value of @ref RTC_Month_Date_Definitions */
N
N  uint8_t Date;     /*!< Specifies the RTC Date.
N                         This parameter must be a number between Min_Data = 1 and Max_Data = 31 */
N  
N  uint8_t Year;     /*!< Specifies the RTC Date Year.
N                         This parameter must be a number between Min_Data = 0 and Max_Data = 99 */
N                        
N}RTC_DateTypeDef;
N
N/** 
N  * @brief  Time Handle Structure definition  
N  */ 
Ntypedef struct
N{
N  RTC_TypeDef                 *Instance;  /*!< Register base address    */
N
N  RTC_InitTypeDef             Init;       /*!< RTC required parameters  */ 
N
N  RTC_DateTypeDef             DateToUpdate;       /*!< Current date set by user and updated automatically  */ 
N
N  HAL_LockTypeDef             Lock;       /*!< RTC locking object       */
N
N  __IO HAL_RTCStateTypeDef    State;      /*!< Time communication state */
X  volatile HAL_RTCStateTypeDef    State;       
N
N}RTC_HandleTypeDef;
N
N/**
N  * @}
N  */ 
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RTC_Exported_Constants RTC Exported Constants
N  * @{
N  */ 
N  
N/** @defgroup RTC_Automatic_Prediv_1_Second Automatic calculation of prediv for 1sec timebase
N  * @{
N  */ 
N#define RTC_AUTO_1_SECOND                      ((uint32_t)0xFFFFFFFF)
N
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Input_parameter_format_definitions Input Parameter Format
N  * @{
N  */ 
N#define RTC_FORMAT_BIN                      ((uint32_t)0x000000000)
N#define RTC_FORMAT_BCD                      ((uint32_t)0x000000001)
N
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Month_Date_Definitions Month Definitions
N  * @{
N  */ 
N
N/* Coded in BCD format */
N#define RTC_MONTH_JANUARY              ((uint8_t)0x01)
N#define RTC_MONTH_FEBRUARY             ((uint8_t)0x02)
N#define RTC_MONTH_MARCH                ((uint8_t)0x03)
N#define RTC_MONTH_APRIL                ((uint8_t)0x04)
N#define RTC_MONTH_MAY                  ((uint8_t)0x05)
N#define RTC_MONTH_JUNE                 ((uint8_t)0x06)
N#define RTC_MONTH_JULY                 ((uint8_t)0x07)
N#define RTC_MONTH_AUGUST               ((uint8_t)0x08)
N#define RTC_MONTH_SEPTEMBER            ((uint8_t)0x09)
N#define RTC_MONTH_OCTOBER              ((uint8_t)0x10)
N#define RTC_MONTH_NOVEMBER             ((uint8_t)0x11)
N#define RTC_MONTH_DECEMBER             ((uint8_t)0x12)
N
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_WeekDay_Definitions WeekDay Definitions 
N  * @{
N  */ 
N#define RTC_WEEKDAY_MONDAY             ((uint8_t)0x01)
N#define RTC_WEEKDAY_TUESDAY            ((uint8_t)0x02)
N#define RTC_WEEKDAY_WEDNESDAY          ((uint8_t)0x03)
N#define RTC_WEEKDAY_THURSDAY           ((uint8_t)0x04)
N#define RTC_WEEKDAY_FRIDAY             ((uint8_t)0x05)
N#define RTC_WEEKDAY_SATURDAY           ((uint8_t)0x06)
N#define RTC_WEEKDAY_SUNDAY             ((uint8_t)0x00)
N
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_Alarms_Definitions Alarms Definitions 
N  * @{
N  */ 
N#define RTC_ALARM_A          0                  /*!< Specify alarm ID (mainly for legacy purposes) */
N
N/**
N  * @}
N  */ 
N
N
N/** @defgroup RTC_output_source_to_output_on_the_Tamper_pin Output source to output on the Tamper pin
N  * @{
N  */
N
N#define RTC_OUTPUTSOURCE_NONE               ((uint32_t)0x00000000)            /*!< No output on the TAMPER pin  */
N#define RTC_OUTPUTSOURCE_CALIBCLOCK         BKP_RTCCR_CCO                     /*!< RTC clock with a frequency divided by 64 on the TAMPER pin  */
N#define RTC_OUTPUTSOURCE_ALARM              BKP_RTCCR_ASOE                    /*!< Alarm pulse signal on the TAMPER pin  */
N#define RTC_OUTPUTSOURCE_SECOND             (BKP_RTCCR_ASOS | BKP_RTCCR_ASOE) /*!< Second pulse signal on the TAMPER pin  */
N
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Interrupts_Definitions Interrupts Definitions 
N  * @{
N  */ 
N#define RTC_IT_OW            RTC_CRH_OWIE       /*!< Overflow interrupt */
N#define RTC_IT_ALRA          RTC_CRH_ALRIE      /*!< Alarm interrupt */
N#define RTC_IT_SEC           RTC_CRH_SECIE      /*!< Second interrupt */
N#define RTC_IT_TAMP1         BKP_CSR_TPIE       /*!< TAMPER Pin interrupt enable */  
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Flags_Definitions Flags Definitions 
N  * @{
N  */ 
N#define RTC_FLAG_RTOFF       RTC_CRL_RTOFF      /*!< RTC Operation OFF flag */
N#define RTC_FLAG_RSF         RTC_CRL_RSF        /*!< Registers Synchronized flag */
N#define RTC_FLAG_OW          RTC_CRL_OWF        /*!< Overflow flag */
N#define RTC_FLAG_ALRAF       RTC_CRL_ALRF       /*!< Alarm flag */
N#define RTC_FLAG_SEC         RTC_CRL_SECF       /*!< Second flag */
N#define RTC_FLAG_TAMP1F      BKP_CSR_TEF        /*!< Tamper Interrupt Flag */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RTC_Exported_macros RTC Exported Macros
N  * @{
N  */
N  
N/** @brief  Reset RTC handle state
N  * @param  __HANDLE__: RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__)              ((__HANDLE__)->State = HAL_RTC_STATE_RESET)
N 
N/**
N  * @brief  Disable the write protection for RTC registers.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__)         SET_BIT((__HANDLE__)->Instance->CRL, RTC_CRL_CNF)
N
N/**
N  * @brief  Enable the write protection for RTC registers.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__)          CLEAR_BIT((__HANDLE__)->Instance->CRL, RTC_CRL_CNF)
N 
N/**
N  * @brief  Enable the RTC Alarm interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Alarm interrupt sources to be enabled or disabled. 
N  *          This parameter can be any combination of the following values:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  * @retval None
N  */   
N#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__)  SET_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC Alarm interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Alarm interrupt sources to be enabled or disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC Alarm interrupt has been enabled or not.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Alarm interrupt sources to be checked
N  *         This parameter can be:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     ((((((__HANDLE__)->Instance->CRH)& ((__INTERRUPT__)))) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Alarm's flag status.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Alarm Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *            @arg RTC_FLAG_ALRAF
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__)        (((((__HANDLE__)->Instance->CRL) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Check whether the specified RTC Alarm interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Alarm interrupt sources to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__)        (((((__HANDLE__)->Instance->CRL) & (__INTERRUPT__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Alarm's pending flags.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Alarm Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_ALRAF
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__)      ((__HANDLE__)->Instance->CRL) = ~(__FLAG__)
N
N/**
N  * @brief Enable interrupt on ALARM Exti Line 17.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_IT()                  SET_BIT(EXTI->IMR, RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Disable interrupt on ALARM Exti Line 17. 
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_IT()                 CLEAR_BIT(EXTI->IMR, RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Enable event on ALARM Exti Line 17.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT()               SET_BIT(EXTI->EMR, RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Disable event on ALARM Exti Line 17.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT()              CLEAR_BIT(EXTI->EMR, RTC_EXTI_LINE_ALARM_EVENT)
N
N
N/**
N  * @brief  ALARM EXTI line configuration: set falling edge trigger.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE()        SET_BIT(EXTI->FTSR, RTC_EXTI_LINE_ALARM_EVENT)
N
N
N/**
N  * @brief Disable the ALARM Extended Interrupt Falling Trigger.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE()       CLEAR_BIT(EXTI->FTSR, RTC_EXTI_LINE_ALARM_EVENT)
N
N
N/**
N  * @brief  ALARM EXTI line configuration: set rising edge trigger.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE()         SET_BIT(EXTI->RTSR, RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Disable the ALARM Extended Interrupt Rising Trigger.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE()        CLEAR_BIT(EXTI->RTSR, RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief  ALARM EXTI line configuration: set rising & falling edge trigger.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE();
N
N/**
N  * @brief Disable the ALARM Extended Interrupt Rising & Falling Trigger.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE();__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE()();
N
N/**
N  * @brief Check whether the specified ALARM EXTI interrupt flag is set or not.
N  * @retval EXTI ALARM Line Status.
N  */
N#define __HAL_RTC_ALARM_EXTI_GET_FLAG()                   (EXTI->PR & (RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief Clear the ALARM EXTI flag.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()                 (EXTI->PR = (RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief Generate a Software interrupt on selected EXTI line.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()              SET_BIT(EXTI->SWIER, RTC_EXTI_LINE_ALARM_EVENT)
N/**
N  * @}
N  */
N
N/* Include RTC HAL Extension module */
N#include "stm32f1xx_hal_rtc_ex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rtc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rtc_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of RTC HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RTC_EX_H
N#define __STM32F1xx_HAL_RTC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RTCEx
N  * @{
N  */ 
N
N/** @addtogroup RTCEx_Private_Macros
N  * @{
N  */
N  
N/** @defgroup RTCEx_Alias_For_Legacy Alias define maintained for legacy
N  * @{
N  */ 
N#define HAL_RTCEx_TamperTimeStampIRQHandler HAL_RTCEx_TamperIRQHandler
N
N/**
N  * @}
N  */
N  
N/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters
N  * @{
N  */ 
N#define IS_RTC_TAMPER(__TAMPER__) ((__TAMPER__) == RTC_TAMPER_1)
N
N#define IS_RTC_TAMPER_TRIGGER(__TRIGGER__)  (((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL) || \
N                                         ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL)) 
X#define IS_RTC_TAMPER_TRIGGER(__TRIGGER__)  (((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL) ||                                          ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL)) 
N
N#if RTC_BKP_NUMBER > 10
X#if 10 > 10
S#define IS_RTC_BKP(BKP)                   (((BKP) <= (uint32_t) RTC_BKP_DR10) || (((BKP) >= (uint32_t) RTC_BKP_DR11) && ((BKP) <= (uint32_t) RTC_BKP_DR42)))
N#else
N#define IS_RTC_BKP(BKP)                   ((BKP) <= (uint32_t) RTC_BKP_NUMBER)
N#endif
N#define IS_RTC_SMOOTH_CALIB_MINUS(__VALUE__) ((__VALUE__) <= 0x0000007F)
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup RTCEx_Exported_Types RTCEx Exported Types
N  * @{
N  */
N/** 
N  * @brief  RTC Tamper structure definition  
N  */
Ntypedef struct 
N{
N  uint32_t Tamper;                      /*!< Specifies the Tamper Pin.
N                                             This parameter can be a value of @ref  RTCEx_Tamper_Pins_Definitions */
N  
N  uint32_t Trigger;                     /*!< Specifies the Tamper Trigger.
N                                             This parameter can be a value of @ref  RTCEx_Tamper_Trigger_Definitions */
N
N}RTC_TamperTypeDef;
N
N/**
N  * @}
N  */ 
N  
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants
N  * @{
N  */ 
N  
N/** @defgroup RTCEx_Tamper_Pins_Definitions Tamper Pins Definitions
N  * @{
N  */
N#define RTC_TAMPER_1                        BKP_CR_TPE            /*!< Select tamper to be enabled (mainly for legacy purposes) */
N
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Tamper_Trigger_Definitions Tamper Trigger Definitions 
N  * @{
N  */ 
N#define RTC_TAMPERTRIGGER_LOWLEVEL          BKP_CR_TPAL           /*!< A high level on the TAMPER pin resets all data backup registers (if TPE bit is set) */
N#define RTC_TAMPERTRIGGER_HIGHLEVEL        ((uint32_t)0x00000000) /*!< A low level on the TAMPER pin resets all data backup registers (if TPE bit is set) */
N
N/**
N  * @}
N  */  
N
N/** @defgroup RTCEx_Backup_Registers_Definitions Backup Registers Definitions 
N  * @{
N  */
N#if RTC_BKP_NUMBER > 0
X#if 10 > 0
N#define RTC_BKP_DR1                       ((uint32_t)0x00000001)
N#define RTC_BKP_DR2                       ((uint32_t)0x00000002)
N#define RTC_BKP_DR3                       ((uint32_t)0x00000003)
N#define RTC_BKP_DR4                       ((uint32_t)0x00000004)
N#define RTC_BKP_DR5                       ((uint32_t)0x00000005)
N#define RTC_BKP_DR6                       ((uint32_t)0x00000006)
N#define RTC_BKP_DR7                       ((uint32_t)0x00000007)
N#define RTC_BKP_DR8                       ((uint32_t)0x00000008)
N#define RTC_BKP_DR9                       ((uint32_t)0x00000009)
N#define RTC_BKP_DR10                      ((uint32_t)0x0000000A)
N#endif /* RTC_BKP_NUMBER > 0 */
N   
N#if RTC_BKP_NUMBER > 10
X#if 10 > 10
S#define RTC_BKP_DR11                      ((uint32_t)0x00000010)
S#define RTC_BKP_DR12                      ((uint32_t)0x00000011)
S#define RTC_BKP_DR13                      ((uint32_t)0x00000012)
S#define RTC_BKP_DR14                      ((uint32_t)0x00000013)
S#define RTC_BKP_DR15                      ((uint32_t)0x00000014)
S#define RTC_BKP_DR16                      ((uint32_t)0x00000015)
S#define RTC_BKP_DR17                      ((uint32_t)0x00000016)
S#define RTC_BKP_DR18                      ((uint32_t)0x00000017)
S#define RTC_BKP_DR19                      ((uint32_t)0x00000018)
S#define RTC_BKP_DR20                      ((uint32_t)0x00000019)
S#define RTC_BKP_DR21                      ((uint32_t)0x0000001A)
S#define RTC_BKP_DR22                      ((uint32_t)0x0000001B)
S#define RTC_BKP_DR23                      ((uint32_t)0x0000001C)
S#define RTC_BKP_DR24                      ((uint32_t)0x0000001D)
S#define RTC_BKP_DR25                      ((uint32_t)0x0000001E)
S#define RTC_BKP_DR26                      ((uint32_t)0x0000001F)
S#define RTC_BKP_DR27                      ((uint32_t)0x00000020)
S#define RTC_BKP_DR28                      ((uint32_t)0x00000021)
S#define RTC_BKP_DR29                      ((uint32_t)0x00000022)
S#define RTC_BKP_DR30                      ((uint32_t)0x00000023)
S#define RTC_BKP_DR31                      ((uint32_t)0x00000024)
S#define RTC_BKP_DR32                      ((uint32_t)0x00000025)
S#define RTC_BKP_DR33                      ((uint32_t)0x00000026)
S#define RTC_BKP_DR34                      ((uint32_t)0x00000027)
S#define RTC_BKP_DR35                      ((uint32_t)0x00000028)
S#define RTC_BKP_DR36                      ((uint32_t)0x00000029)
S#define RTC_BKP_DR37                      ((uint32_t)0x0000002A)
S#define RTC_BKP_DR38                      ((uint32_t)0x0000002B)
S#define RTC_BKP_DR39                      ((uint32_t)0x0000002C)
S#define RTC_BKP_DR40                      ((uint32_t)0x0000002D)
S#define RTC_BKP_DR41                      ((uint32_t)0x0000002E)
S#define RTC_BKP_DR42                      ((uint32_t)0x0000002F)
N#endif /* RTC_BKP_NUMBER > 10 */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros
N  * @{
N  */
N  
N/**
N  * @brief  Enable the RTC Tamper interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Tamper interrupt sources to be enabled
N  *          This parameter can be any combination of the following values:
N  *            @arg RTC_IT_TAMP1: Tamper A interrupt
N  * @retval None
N  */   
N#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT(BKP->CSR, (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC Tamper interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Tamper interrupt sources to be disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg RTC_IT_TAMP1: Tamper A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__)  CLEAR_BIT(BKP->CSR, (__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC Tamper interrupt has been enabled or not.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Tamper interrupt sources to be checked.
N  *         This parameter can be:
N  *            @arg  RTC_IT_TAMP1
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)    ((((BKP->CSR) & ((__INTERRUPT__))) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Tamper's flag status.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Tamper Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_TAMP1F      
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__)       ((((BKP->CSR) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Tamper's flag status.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Tamper interrupt sources to be checked.
N  *         This parameter can be:
N  *            @arg  RTC_IT_TAMP1
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__)       ((((BKP->CSR) & (BKP_CSR_TEF)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Tamper's pending flags.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Tamper Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_TAMP1F  
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__)     SET_BIT(BKP->CSR, BKP_CSR_CTE | BKP_CSR_CTI)
N
N/**
N  * @brief  Enable the RTC Second interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Second interrupt sources to be enabled
N  *          This parameter can be any combination of the following values:
N  *            @arg RTC_IT_SEC: Second A interrupt
N  * @retval None
N  */   
N#define __HAL_RTC_SECOND_ENABLE_IT(__HANDLE__, __INTERRUPT__)  SET_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC Second interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Second interrupt sources to be disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg RTC_IT_SEC: Second A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_SECOND_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC Second interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Second interrupt sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_IT_SEC: Second A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_SECOND_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)      ((((((__HANDLE__)->Instance->CRH)& ((__INTERRUPT__)))) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Second's flag status.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Second Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *            @arg RTC_FLAG_SEC
N  * @retval None
N  */
N#define __HAL_RTC_SECOND_GET_FLAG(__HANDLE__, __FLAG__)        (((((__HANDLE__)->Instance->CRL) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Second's pending flags.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Second Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_SEC
N  * @retval None
N  */
N#define __HAL_RTC_SECOND_CLEAR_FLAG(__HANDLE__, __FLAG__)      ((__HANDLE__)->Instance->CRL) = ~(__FLAG__)
N
N/**
N  * @brief  Enable the RTC Overflow interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Overflow interrupt sources to be enabled
N  *          This parameter can be any combination of the following values:
N  *            @arg RTC_IT_OW: Overflow A interrupt
N  * @retval None
N  */   
N#define __HAL_RTC_OVERFLOW_ENABLE_IT(__HANDLE__, __INTERRUPT__)  SET_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC Overflow interrupt.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Overflow interrupt sources to be disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg RTC_IT_OW: Overflow A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_OVERFLOW_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CRH, (__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC Overflow interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __INTERRUPT__: specifies the RTC Overflow interrupt sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_IT_OW: Overflow A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_OVERFLOW_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)    ((((((__HANDLE__)->Instance->CRH)& ((__INTERRUPT__))) ) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Overflow's flag status.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Overflow Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *            @arg RTC_FLAG_OW
N  * @retval None
N  */
N#define __HAL_RTC_OVERFLOW_GET_FLAG(__HANDLE__, __FLAG__)        (((((__HANDLE__)->Instance->CRL) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Overflow's pending flags.
N  * @param  __HANDLE__: specifies the RTC handle.
N  * @param  __FLAG__: specifies the RTC Overflow Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_OW
N  * @retval None
N  */
N#define __HAL_RTC_OVERFLOW_CLEAR_FLAG(__HANDLE__, __FLAG__)      ((__HANDLE__)->Instance->CRL) = ~(__FLAG__)
N
N/**
N  * @}
N  */ 
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RTCEx_Exported_Functions
N  * @{
N  */
N  
N/* RTC Tamper functions *****************************************/
N/** @addtogroup RTCEx_Exported_Functions_Group1
N  * @{
N  */
NHAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
NHAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper);
Nvoid              HAL_RTCEx_TamperIRQHandler(RTC_HandleTypeDef *hrtc);
Nvoid              HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
N
N/**
N  * @}
N  */
N  
N/* RTC Second functions *****************************************/
N/** @addtogroup RTCEx_Exported_Functions_Group2
N  * @{
N  */
NHAL_StatusTypeDef HAL_RTCEx_SetSecond_IT(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateSecond(RTC_HandleTypeDef *hrtc);
Nvoid              HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef* hrtc);
Nvoid              HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc);
Nvoid              HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc);
N
N/**
N  * @}
N  */
N  
N/* Extension Control functions ************************************************/
N/** @addtogroup RTCEx_Exported_Functions_Group3
N  * @{
N  */
Nvoid              HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data);
Nuint32_t          HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister);
N
NHAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue);
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RTC_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 488 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rtc.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RTC_Exported_Functions
N  * @{
N  */
N
N
N/* Initialization and de-initialization functions  ****************************/
N/** @addtogroup RTC_Exported_Functions_Group1
N  * @{
N  */
NHAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc);
Nvoid              HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc);
Nvoid              HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N  
N/* RTC Time and Date functions ************************************************/
N/** @addtogroup RTC_Exported_Functions_Group2
N  * @{
N  */
NHAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
N/**
N  * @}
N  */
N
N/* RTC Alarm functions ********************************************************/
N/** @addtogroup RTC_Exported_Functions_Group3
N  * @{
N  */
NHAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm);
NHAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format);
Nvoid              HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
Nvoid              HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/* Peripheral State functions *************************************************/
N/** @addtogroup RTC_Exported_Functions_Group4
N  * @{
N  */
NHAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/* Peripheral Control functions ***********************************************/
N/** @addtogroup RTC_Exported_Functions_Group5
N  * @{
N  */
NHAL_StatusTypeDef   HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RTC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 289 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_RTC_MODULE_ENABLED */
N
N#ifdef HAL_PCCARD_MODULE_ENABLED
N #include "stm32f1xx_hal_pccard.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pccard.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_pccard.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of PCCARD HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_PCCARD_H
N#define __STM32F1xx_HAL_PCCARD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_ll_fsmc.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N#if defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L
S/** @addtogroup PCCARD
S  * @{
S  */ 
S
S/** @addtogroup PCCARD_Private_Constants
S  * @{
S  */
S  
S#define PCCARD_DEVICE_ADDRESS           FSMC_BANK4
S#define PCCARD_ATTRIBUTE_SPACE_ADDRESS  ((uint32_t)(FSMC_BANK4 + 0x08000000))  /* Attribute space size to @0x9BFF FFFF */
S#define PCCARD_COMMON_SPACE_ADDRESS     PCCARD_DEVICE_ADDRESS                           /* Common space size to @0x93FF FFFF    */
S#define PCCARD_IO_SPACE_ADDRESS         ((uint32_t)(FSMC_BANK4 + 0x0C000000))  /* IO space size to @0x9FFF FFFF        */
S#define PCCARD_IO_SPACE_PRIMARY_ADDR    ((uint32_t)(FSMC_BANK4 + 0x0C0001F0))  /* IO space size to @0x9FFF FFFF        */
S
S/* Compact Flash-ATA registers description */
S#define ATA_DATA                        ((uint8_t)0x00)    /* Data register */
S#define ATA_SECTOR_COUNT                ((uint8_t)0x02)    /* Sector Count register */
S#define ATA_SECTOR_NUMBER               ((uint8_t)0x03)    /* Sector Number register */
S#define ATA_CYLINDER_LOW                ((uint8_t)0x04)    /* Cylinder low register */
S#define ATA_CYLINDER_HIGH               ((uint8_t)0x05)    /* Cylinder high register */
S#define ATA_CARD_HEAD                   ((uint8_t)0x06)    /* Card/Head register */
S#define ATA_STATUS_CMD                  ((uint8_t)0x07)    /* Status(read)/Command(write) register */
S#define ATA_STATUS_CMD_ALTERNATE        ((uint8_t)0x0E)    /* Alternate Status(read)/Command(write) register */
S#define ATA_COMMON_DATA_AREA            ((uint16_t)0x0400) /* Start of data area (for Common access only!) */
S#define ATA_CARD_CONFIGURATION          ((uint16_t)0x0202) /* Card Configuration and Status Register */
S
S/* Compact Flash-ATA commands */
S#define ATA_READ_SECTOR_CMD             ((uint8_t)0x20)
S#define ATA_WRITE_SECTOR_CMD            ((uint8_t)0x30)
S#define ATA_ERASE_SECTOR_CMD            ((uint8_t)0xC0)
S#define ATA_IDENTIFY_CMD                ((uint8_t)0xEC)
S
S/* Compact Flash status */
S#define PCCARD_TIMEOUT_ERROR            ((uint8_t)0x60)
S#define PCCARD_BUSY                     ((uint8_t)0x80)
S#define PCCARD_PROGR                    ((uint8_t)0x01)
S#define PCCARD_READY                    ((uint8_t)0x40)
S
S#define PCCARD_SECTOR_SIZE              ((uint32_t)255)    /* In half words */ 
S 
S
S/* Compact Flash redefinition */
S#define HAL_CF_Read_ID              HAL_PCCARD_Read_ID
S#define HAL_CF_Write_Sector         HAL_PCCARD_Write_Sector
S#define HAL_CF_Read_Sector          HAL_PCCARD_Read_Sector
S#define HAL_CF_Erase_Sector         HAL_PCCARD_Erase_Sector
S#define HAL_CF_Reset                HAL_PCCARD_Reset
S                                        
S#define HAL_CF_GetStatus            HAL_PCCARD_GetStatus
S#define HAL_CF_ReadStatus           HAL_PCCARD_ReadStatus
S                                        
S#define CF_SUCCESS                  HAL_PCCARD_STATUS_SUCCESS
S#define CF_ONGOING                  HAL_PCCARD_STATUS_ONGOING
S#define CF_ERROR                    HAL_PCCARD_STATUS_ERROR
S#define CF_TIMEOUT                  HAL_PCCARD_STATUS_TIMEOUT
S#define CF_StatusTypedef            HAL_PCCARD_StatusTypeDef
S
S
S#define CF_DEVICE_ADDRESS           PCCARD_DEVICE_ADDRESS               
S#define CF_ATTRIBUTE_SPACE_ADDRESS  PCCARD_ATTRIBUTE_SPACE_ADDRESS
S#define CF_COMMON_SPACE_ADDRESS     PCCARD_COMMON_SPACE_ADDRESS   
S#define CF_IO_SPACE_ADDRESS         PCCARD_IO_SPACE_ADDRESS       
S#define CF_IO_SPACE_PRIMARY_ADDR    PCCARD_IO_SPACE_PRIMARY_ADDR  
S
S#define CF_TIMEOUT_ERROR            PCCARD_TIMEOUT_ERROR
S#define CF_BUSY                     PCCARD_BUSY         
S#define CF_PROGR                    PCCARD_PROGR        
S#define CF_READY                    PCCARD_READY        
S
S#define CF_SECTOR_SIZE              PCCARD_SECTOR_SIZE
S
S/**
S  * @}
S  */ 
S
S/* Exported typedef ----------------------------------------------------------*/
S/** @defgroup PCCARD_Exported_Types PCCARD Exported Types
S  * @{
S  */
S
S/** 
S  * @brief  HAL PCCARD State structures definition  
S  */ 
Stypedef enum
S{
S  HAL_PCCARD_STATE_RESET     = 0x00,    /*!< PCCARD peripheral not yet initialized or disabled */
S  HAL_PCCARD_STATE_READY     = 0x01,    /*!< PCCARD peripheral ready                           */
S  HAL_PCCARD_STATE_BUSY      = 0x02,    /*!< PCCARD peripheral busy                            */   
S  HAL_PCCARD_STATE_ERROR     = 0x04     /*!< PCCARD peripheral error                           */
S}HAL_PCCARD_StateTypeDef;
S
Stypedef enum
S{
S  HAL_PCCARD_STATUS_SUCCESS = 0,
S  HAL_PCCARD_STATUS_ONGOING,
S  HAL_PCCARD_STATUS_ERROR,
S  HAL_PCCARD_STATUS_TIMEOUT
S}HAL_PCCARD_StatusTypeDef;
S
S/** 
S  * @brief  FSMC_PCCARD handle Structure definition  
S  */   
Stypedef struct
S{
S  FSMC_PCCARD_TypeDef           *Instance;              /*!< Register base address for PCCARD device          */
S  
S  FSMC_PCCARD_InitTypeDef       Init;                   /*!< PCCARD device control configuration parameters   */
S
S  __IO HAL_PCCARD_StateTypeDef State;                  /*!< PCCARD device access state                       */
S   
S  HAL_LockTypeDef              Lock;                   /*!< PCCARD Lock                                      */ 
S 
S}PCCARD_HandleTypeDef;
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup PCCARD_Exported_Macros PCCARD Exported Macros
S  * @{
S  */
S
S/** @brief Reset PCCARD handle state
S  * @param  __HANDLE__: specifies the PCCARD handle.
S  * @retval None
S  */
S#define __HAL_PCCARD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_PCCARD_STATE_RESET)
S/**
S  * @}
S  */ 
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup PCCARD_Exported_Functions PCCARD Exported Functions
S  * @{
S  */
S
S/** @addtogroup PCCARD_Exported_Functions_Group1 Initialization and de-initialization functions 
S  * @{
S  */
S/* Initialization/de-initialization functions  **********************************/
SHAL_StatusTypeDef  HAL_PCCARD_Init(PCCARD_HandleTypeDef *hpccard, FSMC_NAND_PCC_TimingTypeDef *ComSpaceTiming, FSMC_NAND_PCC_TimingTypeDef *AttSpaceTiming, FSMC_NAND_PCC_TimingTypeDef *IOSpaceTiming);
SHAL_StatusTypeDef  HAL_PCCARD_DeInit(PCCARD_HandleTypeDef *hpccard);   
Svoid               HAL_PCCARD_MspInit(PCCARD_HandleTypeDef *hpccard);
Svoid               HAL_PCCARD_MspDeInit(PCCARD_HandleTypeDef *hpccard);
S/**
S  * @}
S  */
S
S/** @addtogroup PCCARD_Exported_Functions_Group2 Input Output and memory functions 
S  * @{
S  */
S/* IO operation functions  *****************************************************/
SHAL_StatusTypeDef  HAL_PCCARD_Read_ID(PCCARD_HandleTypeDef *hpccard, uint8_t CompactFlash_ID[], uint8_t *pStatus);
SHAL_StatusTypeDef  HAL_PCCARD_Write_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t *pBuffer, uint16_t SectorAddress,  uint8_t *pStatus);
SHAL_StatusTypeDef  HAL_PCCARD_Read_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t *pBuffer, uint16_t SectorAddress, uint8_t *pStatus);
SHAL_StatusTypeDef  HAL_PCCARD_Erase_Sector(PCCARD_HandleTypeDef *hpccard, uint16_t SectorAddress, uint8_t *pStatus);
SHAL_StatusTypeDef  HAL_PCCARD_Reset(PCCARD_HandleTypeDef *hpccard);
Svoid               HAL_PCCARD_IRQHandler(PCCARD_HandleTypeDef *hpccard);
Svoid               HAL_PCCARD_ITCallback(PCCARD_HandleTypeDef *hpccard);
S
S/**
S  * @}
S  */
S
S/** @defgroup PCCARD_Exported_Functions_Group3 Peripheral State functions 
S  * @{
S  */
S/* PCCARD State functions *******************************************************/
SHAL_PCCARD_StateTypeDef  HAL_PCCARD_GetState(PCCARD_HandleTypeDef *hpccard);
SHAL_PCCARD_StatusTypeDef HAL_PCCARD_GetStatus(PCCARD_HandleTypeDef *hpccard);
SHAL_PCCARD_StatusTypeDef HAL_PCCARD_ReadStatus(PCCARD_HandleTypeDef *hpccard);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_PCCARD_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 293 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_PCCARD_MODULE_ENABLED */ 
N
N#ifdef HAL_SD_MODULE_ENABLED
N #include "stm32f1xx_hal_sd.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_sd.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_sd.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of SD HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_SD_H
N#define __STM32F1xx_HAL_SD_H
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L
S
S#ifdef __cplusplus
S extern "C" {
S#endif
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_ll_sdmmc.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup SD
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/ 
S/** @defgroup SD_Exported_Types SD Exported Types
S  * @{
S  */
S
S#define SD_InitTypeDef      SDIO_InitTypeDef 
S#define SD_TypeDef          SDIO_TypeDef
S
S/** 
S  * @brief  SDIO Handle Structure definition  
S  */ 
Stypedef struct
S{
S  SD_TypeDef                   *Instance;        /*!< SDIO register base address                     */
S  
S  SD_InitTypeDef               Init;             /*!< SD required parameters                         */
S  
S  HAL_LockTypeDef              Lock;             /*!< SD locking object                              */
S  
S  uint32_t                     CardType;         /*!< SD card type                                   */
S  
S  uint32_t                     RCA;              /*!< SD relative card address                       */
S  
S  uint32_t                     CSD[4];           /*!< SD card specific data table                    */
S  
S  uint32_t                     CID[4];           /*!< SD card identification number table            */
S  
S  __IO uint32_t                SdTransferCplt;   /*!< SD transfer complete flag in non blocking mode */
S  
S  __IO uint32_t                SdTransferErr;    /*!< SD transfer error flag in non blocking mode    */
S  
S  __IO uint32_t                DmaTransferCplt;  /*!< SD DMA transfer complete flag                  */
S  
S  __IO uint32_t                SdOperation;      /*!< SD transfer operation (read/write)             */
S  
S  DMA_HandleTypeDef            *hdmarx;          /*!< SD Rx DMA handle parameters                    */
S  
S  DMA_HandleTypeDef            *hdmatx;          /*!< SD Tx DMA handle parameters                    */
S  
S}SD_HandleTypeDef;
S
S/** 
S  * @brief  Card Specific Data: CSD Register   
S  */ 
Stypedef struct
S{
S  __IO uint8_t  CSDStruct;            /*!< CSD structure                         */
S  __IO uint8_t  SysSpecVersion;       /*!< System specification version          */
S  __IO uint8_t  Reserved1;            /*!< Reserved                              */
S  __IO uint8_t  TAAC;                 /*!< Data read access time 1               */
S  __IO uint8_t  NSAC;                 /*!< Data read access time 2 in CLK cycles */
S  __IO uint8_t  MaxBusClkFrec;        /*!< Max. bus clock frequency              */
S  __IO uint16_t CardComdClasses;      /*!< Card command classes                  */
S  __IO uint8_t  RdBlockLen;           /*!< Max. read data block length           */
S  __IO uint8_t  PartBlockRead;        /*!< Partial blocks for read allowed       */
S  __IO uint8_t  WrBlockMisalign;      /*!< Write block misalignment              */
S  __IO uint8_t  RdBlockMisalign;      /*!< Read block misalignment               */
S  __IO uint8_t  DSRImpl;              /*!< DSR implemented                       */
S  __IO uint8_t  Reserved2;            /*!< Reserved                              */
S  __IO uint32_t DeviceSize;           /*!< Device Size                           */
S  __IO uint8_t  MaxRdCurrentVDDMin;   /*!< Max. read current @ VDD min           */
S  __IO uint8_t  MaxRdCurrentVDDMax;   /*!< Max. read current @ VDD max           */
S  __IO uint8_t  MaxWrCurrentVDDMin;   /*!< Max. write current @ VDD min          */
S  __IO uint8_t  MaxWrCurrentVDDMax;   /*!< Max. write current @ VDD max          */
S  __IO uint8_t  DeviceSizeMul;        /*!< Device size multiplier                */
S  __IO uint8_t  EraseGrSize;          /*!< Erase group size                      */
S  __IO uint8_t  EraseGrMul;           /*!< Erase group size multiplier           */
S  __IO uint8_t  WrProtectGrSize;      /*!< Write protect group size              */
S  __IO uint8_t  WrProtectGrEnable;    /*!< Write protect group enable            */
S  __IO uint8_t  ManDeflECC;           /*!< Manufacturer default ECC              */
S  __IO uint8_t  WrSpeedFact;          /*!< Write speed factor                    */
S  __IO uint8_t  MaxWrBlockLen;        /*!< Max. write data block length          */
S  __IO uint8_t  WriteBlockPaPartial;  /*!< Partial blocks for write allowed      */
S  __IO uint8_t  Reserved3;            /*!< Reserved                              */
S  __IO uint8_t  ContentProtectAppli;  /*!< Content protection application        */
S  __IO uint8_t  FileFormatGrouop;     /*!< File format group                     */
S  __IO uint8_t  CopyFlag;             /*!< Copy flag (OTP)                       */
S  __IO uint8_t  PermWrProtect;        /*!< Permanent write protection            */
S  __IO uint8_t  TempWrProtect;        /*!< Temporary write protection            */
S  __IO uint8_t  FileFormat;           /*!< File format                           */
S  __IO uint8_t  ECC;                  /*!< ECC code                              */
S  __IO uint8_t  CSD_CRC;              /*!< CSD CRC                               */
S  __IO uint8_t  Reserved4;            /*!< Always 1                              */
S
S}HAL_SD_CSDTypedef;
S
S/** 
S  * @brief  Card Identification Data: CID Register   
S  */
Stypedef struct
S{
S  __IO uint8_t  ManufacturerID;  /*!< Manufacturer ID       */
S  __IO uint16_t OEM_AppliID;     /*!< OEM/Application ID    */
S  __IO uint32_t ProdName1;       /*!< Product Name part1    */
S  __IO uint8_t  ProdName2;       /*!< Product Name part2    */
S  __IO uint8_t  ProdRev;         /*!< Product Revision      */
S  __IO uint32_t ProdSN;          /*!< Product Serial Number */
S  __IO uint8_t  Reserved1;       /*!< Reserved1             */
S  __IO uint16_t ManufactDate;    /*!< Manufacturing Date    */
S  __IO uint8_t  CID_CRC;         /*!< CID CRC               */
S  __IO uint8_t  Reserved2;       /*!< Always 1              */
S
S}HAL_SD_CIDTypedef;
S
S/** 
S  * @brief SD Card Status returned by ACMD13  
S  */
Stypedef struct
S{
S  __IO uint8_t  DAT_BUS_WIDTH;           /*!< Shows the currently defined data bus width                 */
S  __IO uint8_t  SECURED_MODE;            /*!< Card is in secured mode of operation                       */
S  __IO uint16_t SD_CARD_TYPE;            /*!< Carries information about card type                        */
S  __IO uint32_t SIZE_OF_PROTECTED_AREA;  /*!< Carries information about the capacity of protected area   */
S  __IO uint8_t  SPEED_CLASS;             /*!< Carries information about the speed class of the card      */
S  __IO uint8_t  PERFORMANCE_MOVE;        /*!< Carries information about the card's performance move      */
S  __IO uint8_t  AU_SIZE;                 /*!< Carries information about the card's allocation unit size  */
S  __IO uint16_t ERASE_SIZE;              /*!< Determines the number of AUs to be erased in one operation */
S  __IO uint8_t  ERASE_TIMEOUT;           /*!< Determines the timeout for any number of AU erase          */
S  __IO uint8_t  ERASE_OFFSET;            /*!< Carries information about the erase offset                 */
S
S}HAL_SD_CardStatusTypedef;
S
S/** 
S  * @brief SD Card information structure 
S  */
Stypedef struct
S{
S  HAL_SD_CSDTypedef   SD_csd;         /*!< SD card specific data register         */
S  HAL_SD_CIDTypedef   SD_cid;         /*!< SD card identification number register */
S  uint64_t            CardCapacity;   /*!< Card capacity                          */
S  uint32_t            CardBlockSize;  /*!< Card block size                        */
S  uint16_t            RCA;            /*!< SD relative card address               */
S  uint8_t             CardType;       /*!< SD card type                           */
S
S}HAL_SD_CardInfoTypedef;
S
S/** 
S  * @brief  SD Error status enumeration Structure definition  
S  */
Stypedef enum
S{
S/** 
S  * @brief  SD specific error defines  
S  */   
S  SD_CMD_CRC_FAIL                    = (1),   /*!< Command response received (but CRC check failed)              */
S  SD_DATA_CRC_FAIL                   = (2),   /*!< Data block sent/received (CRC check failed)                   */
S  SD_CMD_RSP_TIMEOUT                 = (3),   /*!< Command response timeout                                      */
S  SD_DATA_TIMEOUT                    = (4),   /*!< Data timeout                                                  */
S  SD_TX_UNDERRUN                     = (5),   /*!< Transmit FIFO underrun                                        */
S  SD_RX_OVERRUN                      = (6),   /*!< Receive FIFO overrun                                          */
S  SD_START_BIT_ERR                   = (7),   /*!< Start bit not detected on all data signals in wide bus mode   */
S  SD_CMD_OUT_OF_RANGE                = (8),   /*!< Command's argument was out of range.                          */
S  SD_ADDR_MISALIGNED                 = (9),   /*!< Misaligned address                                            */
S  SD_BLOCK_LEN_ERR                   = (10),  /*!< Transferred block length is not allowed for the card or the number of transferred bytes does not match the block length */
S  SD_ERASE_SEQ_ERR                   = (11),  /*!< An error in the sequence of erase command occurs.            */
S  SD_BAD_ERASE_PARAM                 = (12),  /*!< An invalid selection for erase groups                        */
S  SD_WRITE_PROT_VIOLATION            = (13),  /*!< Attempt to program a write protect block                     */
S  SD_LOCK_UNLOCK_FAILED              = (14),  /*!< Sequence or password error has been detected in unlock command or if there was an attempt to access a locked card */
S  SD_COM_CRC_FAILED                  = (15),  /*!< CRC check of the previous command failed                     */
S  SD_ILLEGAL_CMD                     = (16),  /*!< Command is not legal for the card state                      */
S  SD_CARD_ECC_FAILED                 = (17),  /*!< Card internal ECC was applied but failed to correct the data */
S  SD_CC_ERROR                        = (18),  /*!< Internal card controller error                               */
S  SD_GENERAL_UNKNOWN_ERROR           = (19),  /*!< General or unknown error                                     */
S  SD_STREAM_READ_UNDERRUN            = (20),  /*!< The card could not sustain data transfer in stream read operation. */
S  SD_STREAM_WRITE_OVERRUN            = (21),  /*!< The card could not sustain data programming in stream mode   */
S  SD_CID_CSD_OVERWRITE               = (22),  /*!< CID/CSD overwrite error                                      */
S  SD_WP_ERASE_SKIP                   = (23),  /*!< Only partial address space was erased                        */
S  SD_CARD_ECC_DISABLED               = (24),  /*!< Command has been executed without using internal ECC         */
S  SD_ERASE_RESET                     = (25),  /*!< Erase sequence was cleared before executing because an out of erase sequence command was received */
S  SD_AKE_SEQ_ERROR                   = (26),  /*!< Error in sequence of authentication.                         */
S  SD_INVALID_VOLTRANGE               = (27),
S  SD_ADDR_OUT_OF_RANGE               = (28),
S  SD_SWITCH_ERROR                    = (29),
S  SD_SDIO_DISABLED                   = (30),
S  SD_SDIO_FUNCTION_BUSY              = (31),
S  SD_SDIO_FUNCTION_FAILED            = (32),
S  SD_SDIO_UNKNOWN_FUNCTION           = (33),
S
S/** 
S  * @brief  Standard error defines   
S  */ 
S  SD_INTERNAL_ERROR                  = (34),
S  SD_NOT_CONFIGURED                  = (35),
S  SD_REQUEST_PENDING                 = (36),
S  SD_REQUEST_NOT_APPLICABLE          = (37),
S  SD_INVALID_PARAMETER               = (38),
S  SD_UNSUPPORTED_FEATURE             = (39),
S  SD_UNSUPPORTED_HW                  = (40),
S  SD_ERROR                           = (41),
S  SD_OK                              = (0) 
S
S}HAL_SD_ErrorTypedef;
S
S/** 
S  * @brief  SD Transfer state enumeration structure
S  */   
Stypedef enum
S{
S  SD_TRANSFER_OK    = 0,  /*!< Transfer success      */
S  SD_TRANSFER_BUSY  = 1,  /*!< Transfer is occurring */
S  SD_TRANSFER_ERROR = 2   /*!< Transfer failed       */
S
S}HAL_SD_TransferStateTypedef;
S
S/** 
S  * @brief  SD Card State enumeration structure 
S  */   
Stypedef enum
S{
S  SD_CARD_READY                  = ((uint32_t)0x00000001),  /*!< Card state is ready                     */
S  SD_CARD_IDENTIFICATION         = ((uint32_t)0x00000002),  /*!< Card is in identification state         */
S  SD_CARD_STANDBY                = ((uint32_t)0x00000003),  /*!< Card is in standby state                */
S  SD_CARD_TRANSFER               = ((uint32_t)0x00000004),  /*!< Card is in transfer state               */  
S  SD_CARD_SENDING                = ((uint32_t)0x00000005),  /*!< Card is sending an operation            */
S  SD_CARD_RECEIVING              = ((uint32_t)0x00000006),  /*!< Card is receiving operation information */
S  SD_CARD_PROGRAMMING            = ((uint32_t)0x00000007),  /*!< Card is in programming state            */
S  SD_CARD_DISCONNECTED           = ((uint32_t)0x00000008),  /*!< Card is disconnected                    */
S  SD_CARD_ERROR                  = ((uint32_t)0x000000FF)   /*!< Card is in error state                  */
S
S}HAL_SD_CardStateTypedef;
S
S/** 
S  * @brief  SD Operation enumeration structure   
S  */   
Stypedef enum
S{
S  SD_READ_SINGLE_BLOCK    = 0,  /*!< Read single block operation      */
S  SD_READ_MULTIPLE_BLOCK  = 1,  /*!< Read multiple blocks operation   */
S  SD_WRITE_SINGLE_BLOCK   = 2,  /*!< Write single block operation     */
S  SD_WRITE_MULTIPLE_BLOCK = 3   /*!< Write multiple blocks operation  */
S
S}HAL_SD_OperationTypedef;
S
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup SD_Exported_Constants SD Exported Constants
S  * @{
S  */
S
S/** 
S  * @brief SD Commands Index 
S  */
S#define SD_CMD_GO_IDLE_STATE                       ((uint8_t)0)   /*!< Resets the SD memory card.                                                               */
S#define SD_CMD_SEND_OP_COND                        ((uint8_t)1)   /*!< Sends host capacity support information and activates the card's initialization process. */
S#define SD_CMD_ALL_SEND_CID                        ((uint8_t)2)   /*!< Asks any card connected to the host to send the CID numbers on the CMD line.             */
S#define SD_CMD_SET_REL_ADDR                        ((uint8_t)3)   /*!< Asks the card to publish a new relative address (RCA).                                   */
S#define SD_CMD_SET_DSR                             ((uint8_t)4)   /*!< Programs the DSR of all cards.                                                           */
S#define SD_CMD_SDIO_SEN_OP_COND                    ((uint8_t)5)   /*!< Sends host capacity support information (HCS) and asks the accessed card to send its 
S                                                                       operating condition register (OCR) content in the response on the CMD line.              */
S#define SD_CMD_HS_SWITCH                           ((uint8_t)6)   /*!< Checks switchable function (mode 0) and switch card function (mode 1).                   */
S#define SD_CMD_SEL_DESEL_CARD                      ((uint8_t)7)   /*!< Selects the card by its own relative address and gets deselected by any other address    */
S#define SD_CMD_HS_SEND_EXT_CSD                     ((uint8_t)8)   /*!< Sends SD Memory Card interface condition, which includes host supply voltage information 
S                                                                       and asks the card whether card supports voltage.                                         */
S#define SD_CMD_SEND_CSD                            ((uint8_t)9)   /*!< Addressed card sends its card specific data (CSD) on the CMD line.                       */
S#define SD_CMD_SEND_CID                            ((uint8_t)10)  /*!< Addressed card sends its card identification (CID) on the CMD line.                      */
S#define SD_CMD_READ_DAT_UNTIL_STOP                 ((uint8_t)11)  /*!< SD card doesn't support it.                                                              */
S#define SD_CMD_STOP_TRANSMISSION                   ((uint8_t)12)  /*!< Forces the card to stop transmission.                                                    */
S#define SD_CMD_SEND_STATUS                         ((uint8_t)13)  /*!< Addressed card sends its status register.                                                */
S#define SD_CMD_HS_BUSTEST_READ                     ((uint8_t)14) 
S#define SD_CMD_GO_INACTIVE_STATE                   ((uint8_t)15)  /*!< Sends an addressed card into the inactive state.                                         */
S#define SD_CMD_SET_BLOCKLEN                        ((uint8_t)16)  /*!< Sets the block length (in bytes for SDSC) for all following block commands 
S                                                                       (read, write, lock). Default block length is fixed to 512 Bytes. Not effective 
S                                                                       for SDHS and SDXC.                                                                       */
S#define SD_CMD_READ_SINGLE_BLOCK                   ((uint8_t)17)  /*!< Reads single block of size selected by SET_BLOCKLEN in case of SDSC, and a block of 
S                                                                       fixed 512 bytes in case of SDHC and SDXC.                                                */
S#define SD_CMD_READ_MULT_BLOCK                     ((uint8_t)18)  /*!< Continuously transfers data blocks from card to host until interrupted by 
S                                                                       STOP_TRANSMISSION command.                                                               */
S#define SD_CMD_HS_BUSTEST_WRITE                    ((uint8_t)19)  /*!< 64 bytes tuning pattern is sent for SDR50 and SDR104.                                    */
S#define SD_CMD_WRITE_DAT_UNTIL_STOP                ((uint8_t)20)  /*!< Speed class control command.                                                             */
S#define SD_CMD_SET_BLOCK_COUNT                     ((uint8_t)23)  /*!< Specify block count for CMD18 and CMD25.                                                 */
S#define SD_CMD_WRITE_SINGLE_BLOCK                  ((uint8_t)24)  /*!< Writes single block of size selected by SET_BLOCKLEN in case of SDSC, and a block of 
S                                                                       fixed 512 bytes in case of SDHC and SDXC.                                                */
S#define SD_CMD_WRITE_MULT_BLOCK                    ((uint8_t)25)  /*!< Continuously writes blocks of data until a STOP_TRANSMISSION follows.                    */
S#define SD_CMD_PROG_CID                            ((uint8_t)26)  /*!< Reserved for manufacturers.                                                              */
S#define SD_CMD_PROG_CSD                            ((uint8_t)27)  /*!< Programming of the programmable bits of the CSD.                                         */
S#define SD_CMD_SET_WRITE_PROT                      ((uint8_t)28)  /*!< Sets the write protection bit of the addressed group.                                    */
S#define SD_CMD_CLR_WRITE_PROT                      ((uint8_t)29)  /*!< Clears the write protection bit of the addressed group.                                  */
S#define SD_CMD_SEND_WRITE_PROT                     ((uint8_t)30)  /*!< Asks the card to send the status of the write protection bits.                           */
S#define SD_CMD_SD_ERASE_GRP_START                  ((uint8_t)32)  /*!< Sets the address of the first write block to be erased. (For SD card only).              */
S#define SD_CMD_SD_ERASE_GRP_END                    ((uint8_t)33)  /*!< Sets the address of the last write block of the continuous range to be erased.           */
S#define SD_CMD_ERASE_GRP_START                     ((uint8_t)35)  /*!< Sets the address of the first write block to be erased. Reserved for each command 
S                                                                       system set by switch function command (CMD6).                                            */
S#define SD_CMD_ERASE_GRP_END                       ((uint8_t)36)  /*!< Sets the address of the last write block of the continuous range to be erased. 
S                                                                       Reserved for each command system set by switch function command (CMD6).                  */
S#define SD_CMD_ERASE                               ((uint8_t)38)  /*!< Reserved for SD security applications.                                                   */
S#define SD_CMD_FAST_IO                             ((uint8_t)39)  /*!< SD card doesn't support it (Reserved).                                                   */
S#define SD_CMD_GO_IRQ_STATE                        ((uint8_t)40)  /*!< SD card doesn't support it (Reserved).                                                   */
S#define SD_CMD_LOCK_UNLOCK                         ((uint8_t)42)  /*!< Sets/resets the password or lock/unlock the card. The size of the data block is set by 
S                                                                       the SET_BLOCK_LEN command.                                                               */
S#define SD_CMD_APP_CMD                             ((uint8_t)55)  /*!< Indicates to the card that the next command is an application specific command rather 
S                                                                       than a standard command.                                                                 */
S#define SD_CMD_GEN_CMD                             ((uint8_t)56)  /*!< Used either to transfer a data block to the card or to get a data block from the card 
S                                                                       for general purpose/application specific commands.                                       */
S#define SD_CMD_NO_CMD                              ((uint8_t)64) 
S
S/** 
S  * @brief Following commands are SD Card Specific commands.
S  *        SDIO_APP_CMD should be sent before sending these commands. 
S  */
S#define SD_CMD_APP_SD_SET_BUSWIDTH                 ((uint8_t)6)   /*!< (ACMD6) Defines the data bus width to be used for data transfer. The allowed data bus 
S                                                                       widths are given in SCR register.                                                          */
S#define SD_CMD_SD_APP_STATUS                        ((uint8_t)13)  /*!< (ACMD13) Sends the SD status.                                                              */
S#define SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS        ((uint8_t)22)  /*!< (ACMD22) Sends the number of the written (without errors) write blocks. Responds with 
S                                                                       32bit+CRC data block.                                                                      */
S#define SD_CMD_SD_APP_OP_COND                      ((uint8_t)41)  /*!< (ACMD41) Sends host capacity support information (HCS) and asks the accessed card to 
S                                                                       send its operating condition register (OCR) content in the response on the CMD line.       */
S#define SD_CMD_SD_APP_SET_CLR_CARD_DETECT          ((uint8_t)42)  /*!< (ACMD42) Connects/Disconnects the 50 KOhm pull-up resistor on CD/DAT3 (pin 1) of the card. */
S#define SD_CMD_SD_APP_SEND_SCR                     ((uint8_t)51)  /*!< Reads the SD Configuration Register (SCR).                                                 */
S#define SD_CMD_SDIO_RW_DIRECT                      ((uint8_t)52)  /*!< For SD I/O card only, reserved for security specification.                                 */
S#define SD_CMD_SDIO_RW_EXTENDED                    ((uint8_t)53)  /*!< For SD I/O card only, reserved for security specification.                                 */
S
S/** 
S  * @brief Following commands are SD Card Specific security commands.
S  *        SD_CMD_APP_CMD should be sent before sending these commands. 
S  */
S#define SD_CMD_SD_APP_GET_MKB                      ((uint8_t)43)  /*!< For SD card only */
S#define SD_CMD_SD_APP_GET_MID                      ((uint8_t)44)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SET_CER_RN1                  ((uint8_t)45)  /*!< For SD card only */
S#define SD_CMD_SD_APP_GET_CER_RN2                  ((uint8_t)46)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SET_CER_RES2                 ((uint8_t)47)  /*!< For SD card only */
S#define SD_CMD_SD_APP_GET_CER_RES1                 ((uint8_t)48)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK   ((uint8_t)18)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK  ((uint8_t)25)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SECURE_ERASE                 ((uint8_t)38)  /*!< For SD card only */
S#define SD_CMD_SD_APP_CHANGE_SECURE_AREA           ((uint8_t)49)  /*!< For SD card only */
S#define SD_CMD_SD_APP_SECURE_WRITE_MKB             ((uint8_t)48)  /*!< For SD card only */
S
S/** 
S  * @brief Supported SD Memory Cards 
S  */
S#define STD_CAPACITY_SD_CARD_V1_1             ((uint32_t)0x00000000)
S#define STD_CAPACITY_SD_CARD_V2_0             ((uint32_t)0x00000001)
S#define HIGH_CAPACITY_SD_CARD                 ((uint32_t)0x00000002)
S#define MULTIMEDIA_CARD                       ((uint32_t)0x00000003)
S#define SECURE_DIGITAL_IO_CARD                ((uint32_t)0x00000004)
S#define HIGH_SPEED_MULTIMEDIA_CARD            ((uint32_t)0x00000005)
S#define SECURE_DIGITAL_IO_COMBO_CARD          ((uint32_t)0x00000006)
S#define HIGH_CAPACITY_MMC_CARD                ((uint32_t)0x00000007)
S/**
S  * @}
S  */
S  
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup SD_Exported_macros SD Exported Macros
S  * @brief macros to handle interrupts and specific clock configurations
S  * @{
S  */
S 
S/**
S  * @brief  Enable the SD device.
S  * @param  __HANDLE__: SD Handle  
S  * @retval None
S  */ 
S#define __HAL_SD_SDIO_ENABLE(__HANDLE__) __SDIO_ENABLE((__HANDLE__)->Instance)
S
S/**
S  * @brief  Disable the SD device.
S  * @param  __HANDLE__: SD Handle  
S  * @retval None
S  */
S#define __HAL_SD_SDIO_DISABLE(__HANDLE__) __SDIO_DISABLE((__HANDLE__)->Instance)
S
S/**
S  * @brief  Enable the SDIO DMA transfer.
S  * @param  __HANDLE__: SD Handle  
S  * @retval None
S  */ 
S#define __HAL_SD_SDIO_DMA_ENABLE(__HANDLE__) __SDIO_DMA_ENABLE((__HANDLE__)->Instance)
S
S/**
S  * @brief  Disable the SDIO DMA transfer.
S  * @param  __HANDLE__: SD Handle  
S  * @retval None
S  */
S#define __HAL_SD_SDIO_DMA_DISABLE(__HANDLE__)  __SDIO_DMA_DISABLE((__HANDLE__)->Instance)
S 
S/**
S  * @brief  Enable the SD device interrupt.
S  * @param  __HANDLE__: SD Handle  
S  * @param  __INTERRUPT__: specifies the SDIO interrupt sources to be enabled.
S  *         This parameter can be one or a combination of the following values:
S  *            @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
S  *            @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
S  *            @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
S  *            @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
S  *            @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
S  *            @arg SDIO_IT_RXOVERR:  Received FIFO overrun error interrupt
S  *            @arg SDIO_IT_CMDREND:  Command response received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDSENT:  Command sent (no response required) interrupt
S  *            @arg SDIO_IT_DATAEND:  Data end (data counter, SDIDCOUNT, is zero) interrupt
S  *            @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide 
S  *                                   bus mode interrupt
S  *            @arg SDIO_IT_DBCKEND:  Data block sent/received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDACT:   Command transfer in progress interrupt
S  *            @arg SDIO_IT_TXACT:    Data transmit in progress interrupt
S  *            @arg SDIO_IT_RXACT:    Data receive in progress interrupt
S  *            @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
S  *            @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
S  *            @arg SDIO_IT_TXFIFOF:  Transmit FIFO full interrupt
S  *            @arg SDIO_IT_RXFIFOF:  Receive FIFO full interrupt
S  *            @arg SDIO_IT_TXFIFOE:  Transmit FIFO empty interrupt
S  *            @arg SDIO_IT_RXFIFOE:  Receive FIFO empty interrupt
S  *            @arg SDIO_IT_TXDAVL:   Data available in transmit FIFO interrupt
S  *            @arg SDIO_IT_RXDAVL:   Data available in receive FIFO interrupt
S  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
S  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt     
S  * @retval None
S  */
S#define __HAL_SD_SDIO_ENABLE_IT(__HANDLE__, __INTERRUPT__) __SDIO_ENABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))
S
S/**
S  * @brief  Disable the SD device interrupt.
S  * @param  __HANDLE__: SD Handle   
S  * @param  __INTERRUPT__: specifies the SDIO interrupt sources to be disabled.
S  *          This parameter can be one or a combination of the following values:
S  *            @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
S  *            @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
S  *            @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
S  *            @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
S  *            @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
S  *            @arg SDIO_IT_RXOVERR:  Received FIFO overrun error interrupt
S  *            @arg SDIO_IT_CMDREND:  Command response received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDSENT:  Command sent (no response required) interrupt
S  *            @arg SDIO_IT_DATAEND:  Data end (data counter, SDIDCOUNT, is zero) interrupt
S  *            @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide 
S  *                                   bus mode interrupt
S  *            @arg SDIO_IT_DBCKEND:  Data block sent/received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDACT:   Command transfer in progress interrupt
S  *            @arg SDIO_IT_TXACT:    Data transmit in progress interrupt
S  *            @arg SDIO_IT_RXACT:    Data receive in progress interrupt
S  *            @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
S  *            @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
S  *            @arg SDIO_IT_TXFIFOF:  Transmit FIFO full interrupt
S  *            @arg SDIO_IT_RXFIFOF:  Receive FIFO full interrupt
S  *            @arg SDIO_IT_TXFIFOE:  Transmit FIFO empty interrupt
S  *            @arg SDIO_IT_RXFIFOE:  Receive FIFO empty interrupt
S  *            @arg SDIO_IT_TXDAVL:   Data available in transmit FIFO interrupt
S  *            @arg SDIO_IT_RXDAVL:   Data available in receive FIFO interrupt
S  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
S  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt     
S  * @retval None
S  */
S#define __HAL_SD_SDIO_DISABLE_IT(__HANDLE__, __INTERRUPT__) __SDIO_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__))
S
S/**
S  * @brief  Check whether the specified SD flag is set or not. 
S  * @param  __HANDLE__: SD Handle   
S  * @param  __FLAG__: specifies the flag to check. 
S  *          This parameter can be one of the following values:
S  *            @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
S  *            @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
S  *            @arg SDIO_FLAG_CTIMEOUT: Command response timeout
S  *            @arg SDIO_FLAG_DTIMEOUT: Data timeout
S  *            @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
S  *            @arg SDIO_FLAG_RXOVERR:  Received FIFO overrun error
S  *            @arg SDIO_FLAG_CMDREND:  Command response received (CRC check passed)
S  *            @arg SDIO_FLAG_CMDSENT:  Command sent (no response required)
S  *            @arg SDIO_FLAG_DATAEND:  Data end (data counter, SDIDCOUNT, is zero)
S  *            @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide bus mode.
S  *            @arg SDIO_FLAG_DBCKEND:  Data block sent/received (CRC check passed)
S  *            @arg SDIO_FLAG_CMDACT:   Command transfer in progress
S  *            @arg SDIO_FLAG_TXACT:    Data transmit in progress
S  *            @arg SDIO_FLAG_RXACT:    Data receive in progress
S  *            @arg SDIO_FLAG_TXFIFOHE: Transmit FIFO Half Empty
S  *            @arg SDIO_FLAG_RXFIFOHF: Receive FIFO Half Full
S  *            @arg SDIO_FLAG_TXFIFOF:  Transmit FIFO full
S  *            @arg SDIO_FLAG_RXFIFOF:  Receive FIFO full
S  *            @arg SDIO_FLAG_TXFIFOE:  Transmit FIFO empty
S  *            @arg SDIO_FLAG_RXFIFOE:  Receive FIFO empty
S  *            @arg SDIO_FLAG_TXDAVL:   Data available in transmit FIFO
S  *            @arg SDIO_FLAG_RXDAVL:   Data available in receive FIFO
S  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
S  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
S  * @retval The new state of SD FLAG (SET or RESET).
S  */
S#define __HAL_SD_SDIO_GET_FLAG(__HANDLE__, __FLAG__) __SDIO_GET_FLAG((__HANDLE__)->Instance, (__FLAG__))
S
S/**
S  * @brief  Clear the SD's pending flags.
S  * @param  __HANDLE__: SD Handle  
S  * @param  __FLAG__: specifies the flag to clear.  
S  *          This parameter can be one or a combination of the following values:
S  *            @arg SDIO_FLAG_CCRCFAIL: Command response received (CRC check failed)
S  *            @arg SDIO_FLAG_DCRCFAIL: Data block sent/received (CRC check failed)
S  *            @arg SDIO_FLAG_CTIMEOUT: Command response timeout
S  *            @arg SDIO_FLAG_DTIMEOUT: Data timeout
S  *            @arg SDIO_FLAG_TXUNDERR: Transmit FIFO underrun error
S  *            @arg SDIO_FLAG_RXOVERR:  Received FIFO overrun error
S  *            @arg SDIO_FLAG_CMDREND:  Command response received (CRC check passed)
S  *            @arg SDIO_FLAG_CMDSENT:  Command sent (no response required)
S  *            @arg SDIO_FLAG_DATAEND:  Data end (data counter, SDIDCOUNT, is zero)
S  *            @arg SDIO_FLAG_STBITERR: Start bit not detected on all data signals in wide bus mode
S  *            @arg SDIO_FLAG_DBCKEND:  Data block sent/received (CRC check passed)
S  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
S  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
S  * @retval None
S  */
S#define __HAL_SD_SDIO_CLEAR_FLAG(__HANDLE__, __FLAG__) __SDIO_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__))
S
S/**
S  * @brief  Check whether the specified SD interrupt has occurred or not.
S  * @param  __HANDLE__: SD Handle   
S  * @param  __INTERRUPT__: specifies the SDIO interrupt source to check. 
S  *          This parameter can be one of the following values:
S  *            @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
S  *            @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
S  *            @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
S  *            @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
S  *            @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
S  *            @arg SDIO_IT_RXOVERR:  Received FIFO overrun error interrupt
S  *            @arg SDIO_IT_CMDREND:  Command response received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDSENT:  Command sent (no response required) interrupt
S  *            @arg SDIO_IT_DATAEND:  Data end (data counter, SDIDCOUNT, is zero) interrupt
S  *            @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide 
S  *                                   bus mode interrupt
S  *            @arg SDIO_IT_DBCKEND:  Data block sent/received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDACT:   Command transfer in progress interrupt
S  *            @arg SDIO_IT_TXACT:    Data transmit in progress interrupt
S  *            @arg SDIO_IT_RXACT:    Data receive in progress interrupt
S  *            @arg SDIO_IT_TXFIFOHE: Transmit FIFO Half Empty interrupt
S  *            @arg SDIO_IT_RXFIFOHF: Receive FIFO Half Full interrupt
S  *            @arg SDIO_IT_TXFIFOF:  Transmit FIFO full interrupt
S  *            @arg SDIO_IT_RXFIFOF:  Receive FIFO full interrupt
S  *            @arg SDIO_IT_TXFIFOE:  Transmit FIFO empty interrupt
S  *            @arg SDIO_IT_RXFIFOE:  Receive FIFO empty interrupt
S  *            @arg SDIO_IT_TXDAVL:   Data available in transmit FIFO interrupt
S  *            @arg SDIO_IT_RXDAVL:   Data available in receive FIFO interrupt
S  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
S  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
S  * @retval The new state of SD IT (SET or RESET).
S  */
S#define __HAL_SD_SDIO_GET_IT  (__HANDLE__, __INTERRUPT__) __SDIO_GET_IT  ((__HANDLE__)->Instance, __INTERRUPT__)
S
S/**
S  * @brief  Clear the SD's interrupt pending bits.
S  * @param  __HANDLE__ : SD Handle
S  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear. 
S  *          This parameter can be one or a combination of the following values:
S  *            @arg SDIO_IT_CCRCFAIL: Command response received (CRC check failed) interrupt
S  *            @arg SDIO_IT_DCRCFAIL: Data block sent/received (CRC check failed) interrupt
S  *            @arg SDIO_IT_CTIMEOUT: Command response timeout interrupt
S  *            @arg SDIO_IT_DTIMEOUT: Data timeout interrupt
S  *            @arg SDIO_IT_TXUNDERR: Transmit FIFO underrun error interrupt
S  *            @arg SDIO_IT_RXOVERR:  Received FIFO overrun error interrupt
S  *            @arg SDIO_IT_CMDREND:  Command response received (CRC check passed) interrupt
S  *            @arg SDIO_IT_CMDSENT:  Command sent (no response required) interrupt
S  *            @arg SDIO_IT_DATAEND:  Data end (data counter, SDIO_DCOUNT, is zero) interrupt
S  *            @arg SDIO_IT_STBITERR: Start bit not detected on all data signals in wide 
S  *                                   bus mode interrupt
S  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
S  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
S  * @retval None
S  */
S#define __HAL_SD_SDIO_CLEAR_IT(__HANDLE__, __INTERRUPT__) __SDIO_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__))
S/**
S  * @}
S  */
S  
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup SD_Exported_Functions
S  * @{
S  */
S
S/* Initialization and de-initialization functions  **********************************/
S/** @addtogroup SD_Exported_Functions_Group1
S  * @{
S  */
SHAL_SD_ErrorTypedef HAL_SD_Init(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *SDCardInfo);
SHAL_StatusTypeDef   HAL_SD_DeInit (SD_HandleTypeDef *hsd);
Svoid HAL_SD_MspInit(SD_HandleTypeDef *hsd);
Svoid HAL_SD_MspDeInit(SD_HandleTypeDef *hsd);
S/**
S  * @}
S  */
S
S/* I/O operation functions  *****************************************************/
S/** @addtogroup SD_Exported_Functions_Group2
S  * @{
S  */
S/* Blocking mode: Polling */
SHAL_SD_ErrorTypedef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks);
SHAL_SD_ErrorTypedef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks);
SHAL_SD_ErrorTypedef HAL_SD_Erase(SD_HandleTypeDef *hsd, uint64_t Startaddr, uint64_t Endaddr);
S
S/* Non-Blocking mode: Interrupt */
Svoid HAL_SD_IRQHandler(SD_HandleTypeDef *hsd);
S
S/* Callback in non blocking modes (DMA) */
Svoid HAL_SD_DMA_RxCpltCallback(DMA_HandleTypeDef *hdma);
Svoid HAL_SD_DMA_RxErrorCallback(DMA_HandleTypeDef *hdma);
Svoid HAL_SD_DMA_TxCpltCallback(DMA_HandleTypeDef *hdma);
Svoid HAL_SD_DMA_TxErrorCallback(DMA_HandleTypeDef *hdma);
Svoid HAL_SD_XferCpltCallback(SD_HandleTypeDef *hsd);
Svoid HAL_SD_XferErrorCallback(SD_HandleTypeDef *hsd);
S
S/* Non-Blocking mode: DMA */
SHAL_SD_ErrorTypedef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint32_t *pReadBuffer, uint64_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks);
SHAL_SD_ErrorTypedef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint32_t *pWriteBuffer, uint64_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks);
SHAL_SD_ErrorTypedef HAL_SD_CheckWriteOperation(SD_HandleTypeDef *hsd, uint32_t Timeout);
SHAL_SD_ErrorTypedef HAL_SD_CheckReadOperation(SD_HandleTypeDef *hsd, uint32_t Timeout);
S/**
S  * @}
S  */
S  
S/* Peripheral Control functions  ************************************************/
S/** @addtogroup SD_Exported_Functions_Group3
S  * @{
S  */
SHAL_SD_ErrorTypedef HAL_SD_Get_CardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypedef *pCardInfo);
SHAL_SD_ErrorTypedef HAL_SD_WideBusOperation_Config(SD_HandleTypeDef *hsd, uint32_t WideMode);
SHAL_SD_ErrorTypedef HAL_SD_StopTransfer(SD_HandleTypeDef *hsd);
SHAL_SD_ErrorTypedef HAL_SD_HighSpeed (SD_HandleTypeDef *hsd);
S/**
S  * @}
S  */
S  
S/* Peripheral State functions  **************************************************/
S/** @addtogroup SD_Exported_Functions_Group4
S  * @{
S  */
SHAL_SD_ErrorTypedef HAL_SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus);
SHAL_SD_ErrorTypedef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypedef *pCardStatus);
SHAL_SD_TransferStateTypedef HAL_SD_GetStatus(SD_HandleTypeDef *hsd);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */
S
S#ifdef __cplusplus
S}
S#endif
S
N#endif /* STM32F103xE || STM32F103xG */
N
N#endif /* __STM32F1xx_HAL_SD_H */ 
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 297 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_SD_MODULE_ENABLED */  
N
N#ifdef HAL_NAND_MODULE_ENABLED
N #include "stm32f1xx_hal_nand.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_nand.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_nand.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of NAND HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_NAND_H
N#define __STM32F1xx_HAL_NAND_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_ll_fsmc.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N#if defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L
S/** @addtogroup NAND
S  * @{
S  */ 
S
S/** @addtogroup NAND_Private_Constants
S  * @{
S  */
S
S#define NAND_DEVICE1               FSMC_BANK2
S#define NAND_DEVICE2               FSMC_BANK3
S#define NAND_WRITE_TIMEOUT         ((uint32_t)1000)
S
S#define CMD_AREA                   ((uint32_t)(1<<16))  /* A16 = CLE high */
S#define ADDR_AREA                  ((uint32_t)(1<<17))  /* A17 = ALE high */
S
S#define NAND_CMD_AREA_A            ((uint8_t)0x00)
S#define NAND_CMD_AREA_B            ((uint8_t)0x01)
S#define NAND_CMD_AREA_C            ((uint8_t)0x50)
S#define NAND_CMD_AREA_TRUE1        ((uint8_t)0x30)
S
S#define NAND_CMD_WRITE0            ((uint8_t)0x80)
S#define NAND_CMD_WRITE_TRUE1       ((uint8_t)0x10)  
S#define NAND_CMD_ERASE0            ((uint8_t)0x60)
S#define NAND_CMD_ERASE1            ((uint8_t)0xD0)  
S#define NAND_CMD_READID            ((uint8_t)0x90)  
S#define NAND_CMD_STATUS            ((uint8_t)0x70)
S#define NAND_CMD_LOCK_STATUS       ((uint8_t)0x7A)
S#define NAND_CMD_RESET             ((uint8_t)0xFF)
S
S/* NAND memory status */
S#define NAND_VALID_ADDRESS         ((uint32_t)0x00000100)
S#define NAND_INVALID_ADDRESS       ((uint32_t)0x00000200)
S#define NAND_TIMEOUT_ERROR         ((uint32_t)0x00000400)
S#define NAND_BUSY                  ((uint32_t)0x00000000)
S#define NAND_ERROR                 ((uint32_t)0x00000001)
S#define NAND_READY                 ((uint32_t)0x00000040)
S
S/**
S  * @}
S  */
S
S/** @addtogroup NAND_Private_Macros
S  * @{
S  */
S
S/**
S  * @brief  NAND memory address computation.
S  * @param  __ADDRESS__: NAND memory address.
S  * @param  __HANDLE__ : NAND handle.
S  * @retval NAND Raw address value
S  */
S#define ARRAY_ADDRESS(__ADDRESS__ , __HANDLE__) ((__ADDRESS__)->Page + \
S                         (((__ADDRESS__)->Block + (((__ADDRESS__)->Zone) * ((__HANDLE__)->Info.ZoneSize)))* ((__HANDLE__)->Info.BlockSize)))
X#define ARRAY_ADDRESS(__ADDRESS__ , __HANDLE__) ((__ADDRESS__)->Page +                          (((__ADDRESS__)->Block + (((__ADDRESS__)->Zone) * ((__HANDLE__)->Info.ZoneSize)))* ((__HANDLE__)->Info.BlockSize)))
S   
S/**
S  * @brief  NAND memory address cycling.
S  * @param  __ADDRESS__: NAND memory address.
S  * @retval NAND address cycling value.
S  */
S#define ADDR_1st_CYCLE(__ADDRESS__)       (uint8_t)(__ADDRESS__)              /* 1st addressing cycle */
S#define ADDR_2nd_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) >> 8)       /* 2nd addressing cycle */
S#define ADDR_3rd_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) >> 16)      /* 3rd addressing cycle */
S#define ADDR_4th_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) >> 24)      /* 4th addressing cycle */
S
S/**
S  * @}
S  */
S
S/* Exported typedef ----------------------------------------------------------*/
S/* Exported types ------------------------------------------------------------*/
S/** @defgroup NAND_Exported_Types NAND Exported Types
S  * @{
S  */
S
S/** 
S  * @brief  HAL NAND State structures definition
S  */
Stypedef enum
S{
S  HAL_NAND_STATE_RESET     = 0x00,  /*!< NAND not yet initialized or disabled */
S  HAL_NAND_STATE_READY     = 0x01,  /*!< NAND initialized and ready for use   */
S  HAL_NAND_STATE_BUSY      = 0x02,  /*!< NAND internal process is ongoing     */
S  HAL_NAND_STATE_ERROR     = 0x03   /*!< NAND error state                     */
S}HAL_NAND_StateTypeDef;
S   
S/** 
S  * @brief  NAND Memory electronic signature Structure definition
S  */
Stypedef struct
S{
S  /*<! NAND memory electronic signature maker and device IDs */
S
S  uint8_t Maker_Id; 
S
S  uint8_t Device_Id;
S
S  uint8_t Third_Id;
S
S  uint8_t Fourth_Id;
S}NAND_IDTypeDef;
S
S/** 
S  * @brief  NAND Memory address Structure definition
S  */
Stypedef struct 
S{
S  uint16_t Page;   /*!< NAND memory Page address  */
S
S  uint16_t Zone;   /*!< NAND memory Zone address  */
S
S  uint16_t Block;  /*!< NAND memory Block address */
S
S}NAND_AddressTypeDef;
S
S/** 
S  * @brief  NAND Memory info Structure definition
S  */ 
Stypedef struct
S{
S  uint32_t PageSize;       /*!< NAND memory page (without spare area) size measured in K. bytes */
S
S  uint32_t SpareAreaSize;  /*!< NAND memory spare area size measured in K. bytes                */
S
S  uint32_t BlockSize;      /*!< NAND memory block size number of pages                          */
S
S  uint32_t BlockNbr;       /*!< NAND memory number of blocks                                    */
S
S  uint32_t ZoneSize;       /*!< NAND memory zone size measured in number of blocks              */
S}NAND_InfoTypeDef;
S
S/** 
S  * @brief  NAND handle Structure definition
S  */   
Stypedef struct
S{
S  FSMC_NAND_TypeDef             *Instance;  /*!< Register base address                        */
S  
S  FSMC_NAND_InitTypeDef         Init;       /*!< NAND device control configuration parameters */
S
S  HAL_LockTypeDef              Lock;       /*!< NAND locking object                          */
S
S  __IO HAL_NAND_StateTypeDef   State;      /*!< NAND device access state                     */
S
S  NAND_InfoTypeDef             Info;       /*!< NAND characteristic information structure    */
S}NAND_HandleTypeDef;
S
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup NAND_Exported_Macros NAND Exported Macros
S * @{
S */ 
S
S/** @brief Reset NAND handle state
S  * @param  __HANDLE__: specifies the NAND handle.
S  * @retval None
S  */
S#define __HAL_NAND_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NAND_STATE_RESET)
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup NAND_Exported_Functions NAND Exported Functions
S  * @{
S  */
S    
S/** @addtogroup NAND_Exported_Functions_Group1 Initialization and de-initialization functions 
S  * @{
S  */
S
S/* Initialization/de-initialization functions  ********************************/
SHAL_StatusTypeDef   HAL_NAND_Init(NAND_HandleTypeDef *hnand, FSMC_NAND_PCC_TimingTypeDef *ComSpace_Timing, FSMC_NAND_PCC_TimingTypeDef *AttSpace_Timing);
SHAL_StatusTypeDef   HAL_NAND_DeInit(NAND_HandleTypeDef *hnand);
Svoid                HAL_NAND_MspInit(NAND_HandleTypeDef *hnand);
Svoid                HAL_NAND_MspDeInit(NAND_HandleTypeDef *hnand);
Svoid                HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand);
Svoid                HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand);
S
S/**
S  * @}
S  */
S  
S/** @addtogroup NAND_Exported_Functions_Group2 Input and Output functions 
S  * @{
S  */
S
S/* IO operation functions  ****************************************************/
SHAL_StatusTypeDef   HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID);
SHAL_StatusTypeDef   HAL_NAND_Reset(NAND_HandleTypeDef *hnand);
SHAL_StatusTypeDef   HAL_NAND_Read_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead);
SHAL_StatusTypeDef   HAL_NAND_Write_Page(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite);
SHAL_StatusTypeDef   HAL_NAND_Read_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead);
SHAL_StatusTypeDef   HAL_NAND_Write_SpareArea(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite);
SHAL_StatusTypeDef   HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress);
Suint32_t            HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand);
Suint32_t            HAL_NAND_Address_Inc(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress);
S
S/**
S  * @}
S  */
S
S/** @addtogroup NAND_Exported_Functions_Group3 Peripheral Control functions 
S  * @{
S  */
S
S/* NAND Control functions  ****************************************************/
SHAL_StatusTypeDef   HAL_NAND_ECC_Enable(NAND_HandleTypeDef *hnand);
SHAL_StatusTypeDef   HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand);
SHAL_StatusTypeDef   HAL_NAND_GetECC(NAND_HandleTypeDef *hnand, uint32_t *ECCval, uint32_t Timeout);
S
S/**
S  * @}
S  */
S    
S/** @defgroup NAND_Exported_Functions_Group4 Peripheral State functions 
S  * @{
S  */
S
S/* NAND State functions *******************************************************/
SHAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand);
Suint32_t              HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand);
S
S/**
S  * @}
S  */
S    
S/**
S  * @}
S  */
S    
S/**
S  * @}
S  */ 
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */ 
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_NAND_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 301 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_NAND_MODULE_ENABLED */     
N
N#ifdef HAL_SPI_MODULE_ENABLED
N #include "stm32f1xx_hal_spi.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_spi.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_spi.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of SPI HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_SPI_H
N#define __STM32F1xx_HAL_SPI_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"  
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup SPI
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup SPI_Exported_Types SPI Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  SPI Configuration Structure definition  
N  */
Ntypedef struct
N{
N  uint32_t Mode;               /*!< Specifies the SPI operating mode.
N                                    This parameter can be a value of @ref SPI_mode */
N
N  uint32_t Direction;          /*!< Specifies the SPI Directional mode state.
N                                    This parameter can be a value of @ref SPI_Direction_mode */
N
N  uint32_t DataSize;           /*!< Specifies the SPI data size.
N                                    This parameter can be a value of @ref SPI_data_size */
N
N  uint32_t CLKPolarity;        /*!< Specifies the serial clock steady state.
N                                    This parameter can be a value of @ref SPI_Clock_Polarity */
N
N  uint32_t CLKPhase;           /*!< Specifies the clock active edge for the bit capture.
N                                    This parameter can be a value of @ref SPI_Clock_Phase */
N
N  uint32_t NSS;                /*!< Specifies whether the NSS signal is managed by
N                                    hardware (NSS pin) or by software using the SSI bit.
N                                    This parameter can be a value of @ref SPI_Slave_Select_management */
N
N  uint32_t BaudRatePrescaler;  /*!< Specifies the Baud Rate prescaler value which will be
N                                    used to configure the transmit and receive SCK clock.
N                                    This parameter can be a value of @ref SPI_BaudRate_Prescaler
N                                    @note The communication clock is derived from the master
N                                    clock. The slave clock does not need to be set */
N
N  uint32_t FirstBit;           /*!< Specifies whether data transfers start from MSB or LSB bit.
N                                    This parameter can be a value of @ref SPI_MSB_LSB_transmission */
N
N  uint32_t TIMode;             /*!< Specifies if the TI mode is enabled or not.
N                                    This parameter can be a value of @ref SPI_TI_mode */
N
N  uint32_t CRCCalculation;     /*!< Specifies if the CRC calculation is enabled or not.
N                                    This parameter can be a value of @ref SPI_CRC_Calculation */
N
N  uint32_t CRCPolynomial;      /*!< Specifies the polynomial used for the CRC calculation.
N                                    This parameter must be a number between Min_Data = 0 and Max_Data = 65535 */
N
N}SPI_InitTypeDef;
N
N/**
N  * @brief  HAL SPI State structure definition
N  */
Ntypedef enum
N{
N  HAL_SPI_STATE_RESET      = 0x00,  /*!< SPI not yet initialized or disabled                */
N  HAL_SPI_STATE_READY      = 0x01,  /*!< SPI initialized and ready for use                  */
N  HAL_SPI_STATE_BUSY       = 0x02,  /*!< SPI process is ongoing                             */
N  HAL_SPI_STATE_BUSY_TX    = 0x12,  /*!< Data Transmission process is ongoing               */
N  HAL_SPI_STATE_BUSY_RX    = 0x22,  /*!< Data Reception process is ongoing                  */
N  HAL_SPI_STATE_BUSY_TX_RX = 0x32,  /*!< Data Transmission and Reception process is ongoing */
N  HAL_SPI_STATE_ERROR      = 0x03   /*!< SPI error state                                    */
N    
N}HAL_SPI_StateTypeDef;
N
N
N/** 
N  * @brief  SPI handle Structure definition
N  */
Ntypedef struct __SPI_HandleTypeDef
N{
N  SPI_TypeDef                *Instance;    /*!< SPI registers base address */
N
N  SPI_InitTypeDef            Init;         /*!< SPI communication parameters */
N
N  uint8_t                    *pTxBuffPtr;  /*!< Pointer to SPI Tx transfer Buffer */
N
N  uint16_t                   TxXferSize;   /*!< SPI Tx transfer size */
N  
N  uint16_t                   TxXferCount;  /*!< SPI Tx Transfer Counter */
N
N  uint8_t                    *pRxBuffPtr;  /*!< Pointer to SPI Rx transfer Buffer */
N
N  uint16_t                   RxXferSize;   /*!< SPI Rx transfer size */
N
N  uint16_t                   RxXferCount;  /*!< SPI Rx Transfer Counter */
N
N  DMA_HandleTypeDef          *hdmatx;      /*!< SPI Tx DMA handle parameters */
N
N  DMA_HandleTypeDef          *hdmarx;      /*!< SPI Rx DMA handle parameters */
N
N  void                       (*RxISR)(struct __SPI_HandleTypeDef * hspi); /*!< function pointer on Rx ISR */
N
N  void                       (*TxISR)(struct __SPI_HandleTypeDef * hspi); /*!< function pointer on Tx ISR */
N
N  HAL_LockTypeDef            Lock;         /*!< SPI locking object */
N
N  __IO HAL_SPI_StateTypeDef  State;        /*!< SPI communication state */
X  volatile HAL_SPI_StateTypeDef  State;         
N
N  __IO uint32_t  ErrorCode;    /*!< SPI Error code */
X  volatile uint32_t  ErrorCode;     
N
N}SPI_HandleTypeDef;
N/**
N  * @}
N  */
N
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup SPI_Exported_Constants SPI Exported Constants
N  * @{
N  */
N
N/** @defgroup SPI_Error_Codes SPI Error Codes
N  * @{
N  */ 
N#define HAL_SPI_ERROR_NONE      ((uint32_t)0x00)    /*!< No error             */
N#define HAL_SPI_ERROR_MODF      ((uint32_t)0x01)    /*!< MODF error           */
N#define HAL_SPI_ERROR_CRC       ((uint32_t)0x02)    /*!< CRC error            */
N#define HAL_SPI_ERROR_OVR       ((uint32_t)0x04)    /*!< OVR error            */
N#define HAL_SPI_ERROR_DMA       ((uint32_t)0x08)    /*!< DMA transfer error   */
N#define HAL_SPI_ERROR_FLAG      ((uint32_t)0x10)    /*!< Flag: RXNE,TXE, BSY  */
N/**
N  * @}
N  */
N
N
N
N
N/** @defgroup SPI_mode SPI mode
N  * @{
N  */
N#define SPI_MODE_SLAVE                  ((uint32_t)0x00000000)
N#define SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_Direction_mode SPI Direction mode
N  * @{
N  */
N#define SPI_DIRECTION_2LINES            ((uint32_t)0x00000000)
N#define SPI_DIRECTION_2LINES_RXONLY     SPI_CR1_RXONLY
N#define SPI_DIRECTION_1LINE             SPI_CR1_BIDIMODE
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_data_size SPI data size
N  * @{
N  */
N#define SPI_DATASIZE_8BIT               ((uint32_t)0x00000000)
N#define SPI_DATASIZE_16BIT              SPI_CR1_DFF
N
N/**
N  * @}
N  */ 
N
N/** @defgroup SPI_Clock_Polarity SPI Clock Polarity
N  * @{
N  */
N#define SPI_POLARITY_LOW                ((uint32_t)0x00000000)
N#define SPI_POLARITY_HIGH               SPI_CR1_CPOL
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_Clock_Phase SPI Clock Phase
N  * @{
N  */
N#define SPI_PHASE_1EDGE                 ((uint32_t)0x00000000)
N#define SPI_PHASE_2EDGE                 SPI_CR1_CPHA
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_Slave_Select_management SPI Slave Select management
N  * @{
N  */
N#define SPI_NSS_SOFT                    SPI_CR1_SSM
N#define SPI_NSS_HARD_INPUT              ((uint32_t)0x00000000)
N#define SPI_NSS_HARD_OUTPUT             ((uint32_t)(SPI_CR2_SSOE << 16))
N
N/**
N  * @}
N  */ 
N
N/** @defgroup SPI_BaudRate_Prescaler SPI BaudRate Prescaler
N  * @{
N  */
N#define SPI_BAUDRATEPRESCALER_2         ((uint32_t)0x00000000)
N#define SPI_BAUDRATEPRESCALER_4         ((uint32_t)SPI_CR1_BR_0)
N#define SPI_BAUDRATEPRESCALER_8         ((uint32_t)SPI_CR1_BR_1)
N#define SPI_BAUDRATEPRESCALER_16        ((uint32_t)SPI_CR1_BR_1 | SPI_CR1_BR_0)
N#define SPI_BAUDRATEPRESCALER_32        ((uint32_t)SPI_CR1_BR_2)
N#define SPI_BAUDRATEPRESCALER_64        ((uint32_t)SPI_CR1_BR_2 | SPI_CR1_BR_0)
N#define SPI_BAUDRATEPRESCALER_128       ((uint32_t)SPI_CR1_BR_2 | SPI_CR1_BR_1)
N#define SPI_BAUDRATEPRESCALER_256       ((uint32_t)SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)
N
N/**
N  * @}
N  */ 
N
N/** @defgroup SPI_MSB_LSB_transmission SPI MSB LSB transmission
N  * @{
N  */
N#define SPI_FIRSTBIT_MSB                ((uint32_t)0x00000000)
N#define SPI_FIRSTBIT_LSB                SPI_CR1_LSBFIRST
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_TI_mode SPI TI mode disable
N  * @brief  SPI TI Mode not supported for STM32F1xx family 
N  * @{
N  */
N#define SPI_TIMODE_DISABLE             ((uint32_t)0x00000000)
N
N/**
N  * @}
N  */
N  
N/** @defgroup SPI_CRC_Calculation SPI CRC Calculation
N  * @{
N  */
N#define SPI_CRCCALCULATION_DISABLE      ((uint32_t)0x00000000)
N#define SPI_CRCCALCULATION_ENABLE       SPI_CR1_CRCEN
N
N/**
N  * @}
N  */
N
N/** @defgroup SPI_Interrupt_configuration_definition SPI Interrupt configuration definition
N  * @{
N  */
N#define SPI_IT_TXE                      SPI_CR2_TXEIE
N#define SPI_IT_RXNE                     SPI_CR2_RXNEIE
N#define SPI_IT_ERR                      SPI_CR2_ERRIE
N/**
N  * @}
N  */
N
N/** @defgroup SPI_Flag_definition SPI Flag definition
N  * @{
N  */
N#define SPI_FLAG_RXNE                   SPI_SR_RXNE
N#define SPI_FLAG_TXE                    SPI_SR_TXE
N#define SPI_FLAG_CRCERR                 SPI_SR_CRCERR
N#define SPI_FLAG_MODF                   SPI_SR_MODF
N#define SPI_FLAG_OVR                    SPI_SR_OVR
N#define SPI_FLAG_BSY                    SPI_SR_BSY
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup SPI_Private_Constants SPI Private Constants
N  * @{
N  */
N#define SPI_INVALID_CRC_ERROR     0          /* CRC error wrongly detected */
N#define SPI_VALID_CRC_ERROR       1          /* CRC error is true */
N/**
N  * @}
N  */ 
N
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup SPI_Exported_Macros SPI Exported Macros
N  * @{
N  */
N
N/** @brief Reset SPI handle state
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */
N#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET)
N
N/** @brief  Enable the specified SPI interrupts.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @param  __INTERRUPT__: specifies the interrupt source to enable.
N  *         This parameter can be one of the following values:
N  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
N  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
N  *            @arg SPI_IT_ERR: Error interrupt enable
N  * @retval None
N  */
N#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__)   SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
N
N/** @brief  Disable the specified SPI interrupts.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @param  __INTERRUPT__: specifies the interrupt source to disable.
N  *         This parameter can be one of the following values:
N  *            @arg SPI_IT_TXE: Tx buffer empty interrupt enable
N  *            @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
N  *            @arg SPI_IT_ERR: Error interrupt enable
N  * @retval None
N  */
N#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__)  CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__))
N
N/** @brief  Check if the specified SPI interrupt source is enabled or disabled.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @param  __INTERRUPT__: specifies the SPI interrupt source to check.
N  *          This parameter can be one of the following values:
N  *             @arg SPI_IT_TXE: Tx buffer empty interrupt enable
N  *             @arg SPI_IT_RXNE: RX buffer not empty interrupt enable
N  *             @arg SPI_IT_ERR: Error interrupt enable
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_SPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/** @brief  Check whether the specified SPI flag is set or not.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @param  __FLAG__: specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg SPI_FLAG_RXNE: Receive buffer not empty flag
N  *            @arg SPI_FLAG_TXE: Transmit buffer empty flag
N  *            @arg SPI_FLAG_CRCERR: CRC error flag
N  *            @arg SPI_FLAG_MODF: Mode fault flag
N  *            @arg SPI_FLAG_OVR: Overrun flag
N  *            @arg SPI_FLAG_BSY: Busy flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the SPI CRCERR pending flag.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */
N#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = ~(SPI_FLAG_CRCERR))
N
N/** @brief  Clear the SPI MODF pending flag.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. 
N  * @retval None
N  */
N#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__)                      \
Ndo{                                                               \
N    __IO uint32_t tmpreg;                                         \
N    tmpreg = (__HANDLE__)->Instance->SR;                          \
N    tmpreg = CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); \
N    UNUSED(tmpreg);                                               \
N}while(0) 
X#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__)                      do{                                                                   __IO uint32_t tmpreg;                                             tmpreg = (__HANDLE__)->Instance->SR;                              tmpreg = CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE);     UNUSED(tmpreg);                                               }while(0) 
N
N/** @brief  Clear the SPI OVR pending flag.
N  * @param  __HANDLE__: specifies the SPI handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. 
N  * @retval None
N  */
N#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__)                \
Ndo{                                                        \
N    __IO uint32_t tmpreg;                                  \
N    tmpreg = (__HANDLE__)->Instance->DR;                   \
N    tmpreg = (__HANDLE__)->Instance->SR;                   \
N    UNUSED(tmpreg);                                        \
N}while(0)  
X#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__)                do{                                                            __IO uint32_t tmpreg;                                      tmpreg = (__HANDLE__)->Instance->DR;                       tmpreg = (__HANDLE__)->Instance->SR;                       UNUSED(tmpreg);                                        }while(0)  
N
N
N/** @brief  Enables the SPI.
N  * @param  __HANDLE__: specifies the SPI Handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */                                                 
N#define __HAL_SPI_ENABLE(__HANDLE__)  SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
N                                                 
N/** @brief  Disables the SPI.
N  * @param  __HANDLE__: specifies the SPI Handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */                                           
N#define __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE)
N
N/**
N  * @}
N  */
N
N
N/* Private macros -----------------------------------------------------------*/
N/** @defgroup SPI_Private_Macros SPI Private Macros
N  * @{
N  */
N
N/** @brief  Checks if SPI Mode parameter is in allowed range.
N  * @param  __MODE__: specifies the SPI Mode.
N  *         This parameter can be a value of @ref SPI_mode
N  * @retval None
N  */
N#define IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || ((__MODE__) == SPI_MODE_MASTER))
N
N/** @brief  Checks if SPI Direction Mode parameter is in allowed range.
N  * @param  __MODE__: specifies the SPI Direction Mode.
N  *         This parameter can be a value of @ref SPI_Direction_mode
N  * @retval None
N  */
N#define IS_SPI_DIRECTION_MODE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES)        || \
N                                         ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || \
N                                         ((__MODE__) == SPI_DIRECTION_1LINE))
X#define IS_SPI_DIRECTION_MODE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES)        ||                                          ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) ||                                          ((__MODE__) == SPI_DIRECTION_1LINE))
N
N/** @brief  Checks if SPI Direction Mode parameter is 1 or 2 lines.
N  * @param  __MODE__: specifies the SPI Direction Mode.
N  * @retval None
N  */
N#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES)  || \
N                                                    ((__MODE__) == SPI_DIRECTION_1LINE))
X#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES)  ||                                                     ((__MODE__) == SPI_DIRECTION_1LINE))
N
N/** @brief  Checks if SPI Direction Mode parameter is 2 lines.
N  * @param  __MODE__: specifies the SPI Direction Mode.
N  * @retval None
N  */
N#define IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES)
N
N/** @brief  Checks if SPI Data Size parameter is in allowed range.
N  * @param  __DATASIZE__: specifies the SPI Data Size.
N  *         This parameter can be a value of @ref SPI_data_size
N  * @retval None
N  */
N#define IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || \
N                                       ((__DATASIZE__) == SPI_DATASIZE_8BIT))
X#define IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) ||                                        ((__DATASIZE__) == SPI_DATASIZE_8BIT))
N
N/** @brief  Checks if SPI Serial clock steady state parameter is in allowed range.
N  * @param  __CPOL__: specifies the SPI serial clock steady state.
N  *         This parameter can be a value of @ref SPI_Clock_Polarity
N  * @retval None
N  */
N#define IS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || \
N                               ((__CPOL__) == SPI_POLARITY_HIGH))
X#define IS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) ||                                ((__CPOL__) == SPI_POLARITY_HIGH))
N
N/** @brief  Checks if SPI Clock Phase parameter is in allowed range.
N  * @param  __CPHA__: specifies the SPI Clock Phase.
N  *         This parameter can be a value of @ref SPI_Clock_Phase
N  * @retval None
N  */
N#define IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || \
N                               ((__CPHA__) == SPI_PHASE_2EDGE))
X#define IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) ||                                ((__CPHA__) == SPI_PHASE_2EDGE))
N
N/** @brief  Checks if SPI Slave select parameter is in allowed range.
N  * @param  __NSS__: specifies the SPI Slave Slelect management parameter.
N  *         This parameter can be a value of @ref SPI_Slave_Select_management
N  * @retval None
N  */
N#define IS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT)       || \
N                             ((__NSS__) == SPI_NSS_HARD_INPUT) || \
N                             ((__NSS__) == SPI_NSS_HARD_OUTPUT))
X#define IS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT)       ||                              ((__NSS__) == SPI_NSS_HARD_INPUT) ||                              ((__NSS__) == SPI_NSS_HARD_OUTPUT))
N
N/** @brief  Checks if SPI Baudrate prescaler parameter is in allowed range.
N  * @param  __PRESCALER__: specifies the SPI Baudrate prescaler.
N  *         This parameter can be a value of @ref SPI_BaudRate_Prescaler
N  * @retval None
N  */
N#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2)   || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4)   || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8)   || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16)  || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32)  || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64)  || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || \
N                                                  ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256))
X#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2)   ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4)   ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8)   ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16)  ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32)  ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64)  ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) ||                                                   ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256))
N
N/** @brief  Checks if SPI MSB LSB transmission parameter is in allowed range.
N  * @param  __BIT__: specifies the SPI MSB LSB transmission (whether data transfer starts from MSB or LSB bit).
N  *         This parameter can be a value of @ref SPI_MSB_LSB_transmission
N  * @retval None
N  */
N#define IS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || \
N                                   ((__BIT__) == SPI_FIRSTBIT_LSB))
X#define IS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) ||                                    ((__BIT__) == SPI_FIRSTBIT_LSB))
N
N/** @brief  Checks if SPI TI mode parameter is in allowed range.
N  * @param  __MODE__: specifies the SPI TI mode.
N  *         This parameter can be a value of @ref SPI_TI_mode
N  * @retval None
N  */
N#define IS_SPI_TIMODE(__MODE__) ((__MODE__) == SPI_TIMODE_DISABLE)
N
N/** @brief  Checks if SPI CRC calculation enabled state is in allowed range.
N  * @param  __CALCULATION__: specifies the SPI CRC calculation enable state.
N  *         This parameter can be a value of @ref SPI_CRC_Calculation
N  * @retval None
N  */
N#define IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || \
N                                                 ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE))
X#define IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) ||                                                  ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE))
N
N/** @brief  Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range.
N  * @param  __POLYNOMIAL__: specifies the SPI polynomial value to be used for the CRC calculation.
N  *         This parameter must be a number between Min_Data = 0 and Max_Data = 65535 
N  * @retval None
N  */
N#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1) && ((__POLYNOMIAL__) <= 0xFFFF))
N
N/** @brief  Sets the SPI transmit-only mode.
N  * @param  __HANDLE__: specifies the SPI Handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */
N#define SPI_1LINE_TX(__HANDLE__)  SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE)
N
N/** @brief  Sets the SPI receive-only mode.
N  * @param  __HANDLE__: specifies the SPI Handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */               
N#define SPI_1LINE_RX(__HANDLE__)  CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) 
N
N/** @brief  Resets the CRC calculation of the SPI.
N  * @param  __HANDLE__: specifies the SPI Handle.
N  *         This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral.
N  * @retval None
N  */
N#define SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);\
N                                     SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0)
X#define SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);                                     SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0)
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup SPI_Exported_Functions
N  * @{
N  */
N
N/* Initialization/de-initialization functions  **********************************/
N/** @addtogroup SPI_Exported_Functions_Group1
N  * @{
N  */
NHAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi);
NHAL_StatusTypeDef HAL_SPI_DeInit (SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_MspInit(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi);
N/**
N  * @}
N  */
N
N/* I/O operation functions  *****************************************************/
N/** @addtogroup SPI_Exported_Functions_Group2
N  * @{
N  */
NHAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
NHAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi);
NHAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi);
NHAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi);
N
Nvoid HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi);
Nvoid HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi);
N/**
N  * @}
N  */
N
N
N/* Peripheral State and Control functions  **************************************/
N/** @addtogroup SPI_Exported_Functions_Group3
N  * @{
N  */
NHAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi);
Nuint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N/* Private functions --------------------------------------------------------*/
N/** @addtogroup SPI_Private_Functions
N  * @{
N  */
Nuint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi);
N
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_SPI_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 305 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_SPI_MODULE_ENABLED */
N
N#ifdef HAL_TIM_MODULE_ENABLED
N #include "stm32f1xx_hal_tim.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_tim.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of TIM HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_TIM_H
N#define __STM32F1xx_HAL_TIM_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIM
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup TIM_Exported_Types TIM Exported Types
N  * @{
N  */
N/**
N  * @brief  TIM Time base Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
N                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t CounterMode;       /*!< Specifies the counter mode.
N                                   This parameter can be a value of @ref TIM_Counter_Mode */
N
N  uint32_t Period;            /*!< Specifies the period value to be loaded into the active
N                                   Auto-Reload Register at the next update event.
N                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.  */
N
N  uint32_t ClockDivision;     /*!< Specifies the clock division.
N                                   This parameter can be a value of @ref TIM_ClockDivision */
N
N  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
N                                    reaches zero, an update event is generated and counting restarts
N                                    from the RCR value (N).
N                                    This means in PWM mode that (N+1) corresponds to:
N                                        - the number of PWM periods in edge-aligned mode
N                                        - the number of half PWM period in center-aligned mode
N                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
N                                     @note This parameter is valid only for TIM1 and TIM8. */
N} TIM_Base_InitTypeDef;
N
N/**
N  * @brief  TIM Output Compare Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
N                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCFastMode;   /*!< Specifies the Fast mode state.
N                               This parameter can be a value of @ref TIM_Output_Fast_State
N                               @note This parameter is valid only in PWM1 and PWM2 mode. */
N
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N} TIM_OC_InitTypeDef;
N
N/**
N  * @brief  TIM One Pulse Mode Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
N                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;   /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICFilter;      /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_OnePulse_InitTypeDef;
N
N
N/**
N  * @brief  TIM Input Capture Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t  ICPolarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICPrescaler;  /*!< Specifies the Input Capture Prescaler.
N                              This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t ICFilter;     /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_IC_InitTypeDef;
N
N/**
N  * @brief  TIM Encoder Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t EncoderMode;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Encoder_Mode */
N
N  uint32_t IC1Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC1Selection;  /*!< Specifies the input.
N                               This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC1Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC1Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N
N  uint32_t IC2Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC2Selection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC2Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC2Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_Encoder_InitTypeDef;
N
N
N/**
N  * @brief  TIM Clock Configuration Handle Structure definition
N  */
Ntypedef struct
N{
N  uint32_t ClockSource;     /*!< TIM clock sources
N                                 This parameter can be a value of @ref TIM_Clock_Source */
N  uint32_t ClockPolarity;   /*!< TIM clock polarity
N                                 This parameter can be a value of @ref TIM_Clock_Polarity */
N  uint32_t ClockPrescaler;  /*!< TIM clock prescaler
N                                 This parameter can be a value of @ref TIM_Clock_Prescaler */
N  uint32_t ClockFilter;    /*!< TIM clock filter
N                                This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClockConfigTypeDef;
N
N/**
N  * @brief  TIM Clear Input Configuration Handle Structure definition
N  */
Ntypedef struct
N{
N  uint32_t ClearInputState;      /*!< TIM clear Input state
N                                      This parameter can be ENABLE or DISABLE */
N  uint32_t ClearInputSource;     /*!< TIM clear Input sources
N                                      This parameter can be a value of @ref TIM_ClearInput_Source */
N  uint32_t ClearInputPolarity;   /*!< TIM Clear Input polarity
N                                      This parameter can be a value of @ref TIM_ClearInput_Polarity */
N  uint32_t ClearInputPrescaler;  /*!< TIM Clear Input prescaler
N                                      This parameter can be a value of @ref TIM_ClearInput_Prescaler */
N  uint32_t ClearInputFilter;    /*!< TIM Clear Input filter
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClearInputConfigTypeDef;
N
N/**
N  * @brief  TIM Slave configuration Structure definition
N  */
Ntypedef struct {
N  uint32_t  SlaveMode;      /*!< Slave mode selection
N                               This parameter can be a value of @ref TIM_Slave_Mode */
N  uint32_t  InputTrigger;      /*!< Input Trigger source
N                                  This parameter can be a value of @ref TIM_Trigger_Selection */
N  uint32_t  TriggerPolarity;   /*!< Input Trigger polarity
N                                  This parameter can be a value of @ref TIM_Trigger_Polarity */
N  uint32_t  TriggerPrescaler;  /*!< Input trigger prescaler
N                                  This parameter can be a value of @ref TIM_Trigger_Prescaler */
N  uint32_t  TriggerFilter;     /*!< Input trigger filter
N                                  This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N
N}TIM_SlaveConfigTypeDef;
N
N/**
N  * @brief  HAL State structures definition
N  */
Ntypedef enum
N{
N  HAL_TIM_STATE_RESET             = 0x00,    /*!< Peripheral not yet initialized or disabled  */
N  HAL_TIM_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use    */
N  HAL_TIM_STATE_BUSY              = 0x02,    /*!< An internal process is ongoing              */
N  HAL_TIM_STATE_TIMEOUT           = 0x03,    /*!< Timeout state                               */
N  HAL_TIM_STATE_ERROR             = 0x04     /*!< Reception process is ongoing                */
N}HAL_TIM_StateTypeDef;
N
N/**
N  * @brief  HAL Active channel structures definition
N  */
Ntypedef enum
N{
N  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01,    /*!< The active channel is 1     */
N  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02,    /*!< The active channel is 2     */
N  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04,    /*!< The active channel is 3     */
N  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08,    /*!< The active channel is 4     */
N  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00    /*!< All active channels cleared */
N}HAL_TIM_ActiveChannel;
N
N/**
N  * @brief  TIM Time Base Handle Structure definition
N  */
Ntypedef struct
N{
N  TIM_TypeDef              *Instance;     /*!< Register base address             */
N  TIM_Base_InitTypeDef     Init;          /*!< TIM Time Base required parameters */
N  HAL_TIM_ActiveChannel    Channel;       /*!< Active channel                    */
N  DMA_HandleTypeDef        *hdma[7];      /*!< DMA Handlers array
N                                             This array is accessed by a @ref TIM_DMA_Handle_index */
N  HAL_LockTypeDef          Lock;          /*!< Locking object                    */
N  __IO HAL_TIM_StateTypeDef   State;         /*!< TIM operation state               */
X  volatile HAL_TIM_StateTypeDef   State;          
N}TIM_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup TIM_Exported_Constants TIM Exported Constants
N  * @{
N  */
N
N/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel Polarity
N  * @{
N  */
N#define  TIM_INPUTCHANNELPOLARITY_RISING      ((uint32_t)0x00000000)            /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_FALLING     (TIM_CCER_CC1P)                   /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE    (TIM_CCER_CC1P | TIM_CCER_CC1NP)  /*!< Polarity for TIx source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Polarity TIM ETR Polarity
N  * @{
N  */
N#define TIM_ETRPOLARITY_INVERTED              (TIM_SMCR_ETP)                    /*!< Polarity for ETR source */
N#define TIM_ETRPOLARITY_NONINVERTED           ((uint32_t)0x0000)                /*!< Polarity for ETR source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler
N  * @{
N  */
N#define TIM_ETRPRESCALER_DIV1                 ((uint32_t)0x0000)                /*!< No prescaler is used */
N#define TIM_ETRPRESCALER_DIV2                 (TIM_SMCR_ETPS_0)                 /*!< ETR input source is divided by 2 */
N#define TIM_ETRPRESCALER_DIV4                 (TIM_SMCR_ETPS_1)                 /*!< ETR input source is divided by 4 */
N#define TIM_ETRPRESCALER_DIV8                 (TIM_SMCR_ETPS)                   /*!< ETR input source is divided by 8 */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Counter_Mode TIM Counter Mode
N  * @{
N  */
N#define TIM_COUNTERMODE_UP                 ((uint32_t)0x0000)
N#define TIM_COUNTERMODE_DOWN               TIM_CR1_DIR
N#define TIM_COUNTERMODE_CENTERALIGNED1     TIM_CR1_CMS_0
N#define TIM_COUNTERMODE_CENTERALIGNED2     TIM_CR1_CMS_1
N#define TIM_COUNTERMODE_CENTERALIGNED3     TIM_CR1_CMS
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClockDivision TIM ClockDivision
N  * @{
N  */
N#define TIM_CLOCKDIVISION_DIV1                       ((uint32_t)0x0000)
N#define TIM_CLOCKDIVISION_DIV2                       (TIM_CR1_CKD_0)
N#define TIM_CLOCKDIVISION_DIV4                       (TIM_CR1_CKD_1)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM modes
N  * @{
N  */
N#define TIM_OCMODE_TIMING                   ((uint32_t)0x0000)
N#define TIM_OCMODE_ACTIVE                   (TIM_CCMR1_OC1M_0)
N#define TIM_OCMODE_INACTIVE                 (TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M)
N#define TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_FORCED_INACTIVE          (TIM_CCMR1_OC1M_2)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_State TIM Output Compare State
N  * @{
N  */
N#define TIM_OUTPUTSTATE_DISABLE            ((uint32_t)0x0000)
N#define TIM_OUTPUTSTATE_ENABLE             (TIM_CCER_CC1E)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Fast_State TIM Output Fast State
N  * @{
N  */
N#define TIM_OCFAST_DISABLE                ((uint32_t)0x0000)
N#define TIM_OCFAST_ENABLE                 (TIM_CCMR1_OC1FE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State
N  * @{
N  */
N#define TIM_OUTPUTNSTATE_DISABLE            ((uint32_t)0x0000)
N#define TIM_OUTPUTNSTATE_ENABLE             (TIM_CCER_CC1NE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity
N  * @{
N  */
N#define TIM_OCPOLARITY_HIGH                ((uint32_t)0x0000)
N#define TIM_OCPOLARITY_LOW                 (TIM_CCER_CC1P)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity
N  * @{
N  */
N#define TIM_OCNPOLARITY_HIGH               ((uint32_t)0x0000)
N#define TIM_OCNPOLARITY_LOW                (TIM_CCER_CC1NP)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State
N  * @{
N  */
N#define TIM_OCIDLESTATE_SET                (TIM_CR2_OIS1)
N#define TIM_OCIDLESTATE_RESET              ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State
N  * @{
N  */
N#define TIM_OCNIDLESTATE_SET               (TIM_CR2_OIS1N)
N#define TIM_OCNIDLESTATE_RESET             ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Channel TIM Channel
N  * @{
N  */
N#define TIM_CHANNEL_1                      ((uint32_t)0x0000)
N#define TIM_CHANNEL_2                      ((uint32_t)0x0004)
N#define TIM_CHANNEL_3                      ((uint32_t)0x0008)
N#define TIM_CHANNEL_4                      ((uint32_t)0x000C)
N#define TIM_CHANNEL_ALL                    ((uint32_t)0x0018)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity
N  * @{
N  */
N#define  TIM_ICPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING
N#define  TIM_ICPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING
N#define  TIM_ICPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection
N  * @{
N  */
N#define TIM_ICSELECTION_DIRECTTI           (TIM_CCMR1_CC1S_0)   /*!< TIM Input 1, 2, 3 or 4 is selected to be
N                                                                               connected to IC1, IC2, IC3 or IC4, respectively */
N#define TIM_ICSELECTION_INDIRECTTI         (TIM_CCMR1_CC1S_1)   /*!< TIM Input 1, 2, 3 or 4 is selected to be
N                                                                               connected to IC2, IC1, IC4 or IC3, respectively */
N#define TIM_ICSELECTION_TRC                (TIM_CCMR1_CC1S)     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler
N  * @{
N  */
N#define TIM_ICPSC_DIV1                     ((uint32_t)0x0000)                 /*!< Capture performed each time an edge is detected on the capture input */
N#define TIM_ICPSC_DIV2                     (TIM_CCMR1_IC1PSC_0)     /*!< Capture performed once every 2 events */
N#define TIM_ICPSC_DIV4                     (TIM_CCMR1_IC1PSC_1)     /*!< Capture performed once every 4 events */
N#define TIM_ICPSC_DIV8                     (TIM_CCMR1_IC1PSC)       /*!< Capture performed once every 8 events */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode
N  * @{
N  */
N#define TIM_OPMODE_SINGLE                  (TIM_CR1_OPM)
N#define TIM_OPMODE_REPETITIVE              ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Encoder_Mode TIM Encoder Mode
N  * @{
N  */
N#define TIM_ENCODERMODE_TI1                (TIM_SMCR_SMS_0)
N#define TIM_ENCODERMODE_TI2                (TIM_SMCR_SMS_1)
N#define TIM_ENCODERMODE_TI12               (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Interrupt_definition TIM Interrupt Definition
N  * @{
N  */
N#define TIM_IT_UPDATE           (TIM_DIER_UIE)
N#define TIM_IT_CC1              (TIM_DIER_CC1IE)
N#define TIM_IT_CC2              (TIM_DIER_CC2IE)
N#define TIM_IT_CC3              (TIM_DIER_CC3IE)
N#define TIM_IT_CC4              (TIM_DIER_CC4IE)
N#define TIM_IT_COM              (TIM_DIER_COMIE)
N#define TIM_IT_TRIGGER          (TIM_DIER_TIE)
N#define TIM_IT_BREAK            (TIM_DIER_BIE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Commutation_Source  TIM Commutation Source
N  * @{
N  */
N#define TIM_COMMUTATION_TRGI              (TIM_CR2_CCUS)
N#define TIM_COMMUTATION_SOFTWARE          ((uint32_t)0x0000)
N
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_sources TIM DMA Sources
N  * @{
N  */
N#define TIM_DMA_UPDATE                     (TIM_DIER_UDE)
N#define TIM_DMA_CC1                        (TIM_DIER_CC1DE)
N#define TIM_DMA_CC2                        (TIM_DIER_CC2DE)
N#define TIM_DMA_CC3                        (TIM_DIER_CC3DE)
N#define TIM_DMA_CC4                        (TIM_DIER_CC4DE)
N#define TIM_DMA_COM                        (TIM_DIER_COMDE)
N#define TIM_DMA_TRIGGER                    (TIM_DIER_TDE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Event_Source TIM Event Source
N  * @{
N  */
N#define TIM_EVENTSOURCE_UPDATE              TIM_EGR_UG
N#define TIM_EVENTSOURCE_CC1                 TIM_EGR_CC1G
N#define TIM_EVENTSOURCE_CC2                 TIM_EGR_CC2G
N#define TIM_EVENTSOURCE_CC3                 TIM_EGR_CC3G
N#define TIM_EVENTSOURCE_CC4                 TIM_EGR_CC4G
N#define TIM_EVENTSOURCE_COM                 TIM_EGR_COMG
N#define TIM_EVENTSOURCE_TRIGGER             TIM_EGR_TG
N#define TIM_EVENTSOURCE_BREAK               TIM_EGR_BG
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Flag_definition TIM Flag Definition
N  * @{
N  */
N#define TIM_FLAG_UPDATE                    (TIM_SR_UIF)
N#define TIM_FLAG_CC1                       (TIM_SR_CC1IF)
N#define TIM_FLAG_CC2                       (TIM_SR_CC2IF)
N#define TIM_FLAG_CC3                       (TIM_SR_CC3IF)
N#define TIM_FLAG_CC4                       (TIM_SR_CC4IF)
N#define TIM_FLAG_COM                       (TIM_SR_COMIF)
N#define TIM_FLAG_TRIGGER                   (TIM_SR_TIF)
N#define TIM_FLAG_BREAK                     (TIM_SR_BIF)
N#define TIM_FLAG_CC1OF                     (TIM_SR_CC1OF)
N#define TIM_FLAG_CC2OF                     (TIM_SR_CC2OF)
N#define TIM_FLAG_CC3OF                     (TIM_SR_CC3OF)
N#define TIM_FLAG_CC4OF                     (TIM_SR_CC4OF)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Source TIM Clock Source
N  * @{
N  */
N#define	TIM_CLOCKSOURCE_ETRMODE2    (TIM_SMCR_ETPS_1)
N#define	TIM_CLOCKSOURCE_INTERNAL    (TIM_SMCR_ETPS_0)
N#define	TIM_CLOCKSOURCE_ITR0        ((uint32_t)0x0000)
N#define	TIM_CLOCKSOURCE_ITR1        (TIM_SMCR_TS_0)
N#define	TIM_CLOCKSOURCE_ITR2        (TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_ITR3        (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_TI1ED       (TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI1         (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI2         (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_ETRMODE1    (TIM_SMCR_TS)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Polarity TIM Clock Polarity
N  * @{
N  */
N#define TIM_CLOCKPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED          /*!< Polarity for ETRx clock sources */
N#define TIM_CLOCKPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED       /*!< Polarity for ETRx clock sources */
N#define TIM_CLOCKPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING   /*!< Polarity for TIx clock sources */
N#define TIM_CLOCKPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING   /*!< Polarity for TIx clock sources */
N#define TIM_CLOCKPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE  /*!< Polarity for TIx clock sources */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler
N  * @{
N  */
N#define TIM_CLOCKPRESCALER_DIV1                 TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_CLOCKPRESCALER_DIV2                 TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */
N#define TIM_CLOCKPRESCALER_DIV4                 TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */
N#define TIM_CLOCKPRESCALER_DIV8                 TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Source TIM ClearInput Source
N  * @{
N  */
N#define TIM_CLEARINPUTSOURCE_ETR           ((uint32_t)0x0001)
N#define TIM_CLEARINPUTSOURCE_OCREFCLR      ((uint32_t)0x0002)
N#define TIM_CLEARINPUTSOURCE_NONE          ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity
N  * @{
N  */
N#define TIM_CLEARINPUTPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED                    /*!< Polarity for ETRx pin */
N#define TIM_CLEARINPUTPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED                          /*!< Polarity for ETRx pin */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler
N  * @{
N  */
N#define TIM_CLEARINPUTPRESCALER_DIV1                    TIM_ETRPRESCALER_DIV1      /*!< No prescaler is used */
N#define TIM_CLEARINPUTPRESCALER_DIV2                    TIM_ETRPRESCALER_DIV2      /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV4                    TIM_ETRPRESCALER_DIV4      /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV8                    TIM_ETRPRESCALER_DIV8        /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR Off State Selection for Run mode state
N  * @{
N  */
N#define TIM_OSSR_ENABLE         (TIM_BDTR_OSSR)
N#define TIM_OSSR_DISABLE              ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI Off State Selection for Idle mode state
N  * @{
N  */
N#define TIM_OSSI_ENABLE	       (TIM_BDTR_OSSI)
N#define TIM_OSSI_DISABLE            ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Lock_level TIM Lock level
N  * @{
N  */
N#define TIM_LOCKLEVEL_OFF	   ((uint32_t)0x0000)
N#define TIM_LOCKLEVEL_1            (TIM_BDTR_LOCK_0)
N#define TIM_LOCKLEVEL_2            (TIM_BDTR_LOCK_1)
N#define TIM_LOCKLEVEL_3            (TIM_BDTR_LOCK)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable Disable
N  * @{
N  */
N#define TIM_BREAK_ENABLE          (TIM_BDTR_BKE)
N#define TIM_BREAK_DISABLE         ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Break_Polarity TIM Break Input Polarity
N  * @{
N  */
N#define TIM_BREAKPOLARITY_LOW        ((uint32_t)0x0000)
N#define TIM_BREAKPOLARITY_HIGH       (TIM_BDTR_BKP)
N/**
N  * @}
N  */
N/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable
N  * @{
N  */
N#define TIM_AUTOMATICOUTPUT_ENABLE           (TIM_BDTR_AOE)
N#define	TIM_AUTOMATICOUTPUT_DISABLE          ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection
N  * @{
N  */
N#define	TIM_TRGO_RESET            ((uint32_t)0x0000)
N#define	TIM_TRGO_ENABLE           (TIM_CR2_MMS_0)
N#define	TIM_TRGO_UPDATE           (TIM_CR2_MMS_1)
N#define	TIM_TRGO_OC1              ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC1REF           (TIM_CR2_MMS_2)
N#define	TIM_TRGO_OC2REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC3REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1))
N#define	TIM_TRGO_OC4REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Slave_Mode TIM Slave Mode
N  * @{
N  */
N#define TIM_SLAVEMODE_DISABLE              ((uint32_t)0x0000)
N#define TIM_SLAVEMODE_RESET                ((uint32_t)0x0004)
N#define TIM_SLAVEMODE_GATED                ((uint32_t)0x0005)
N#define TIM_SLAVEMODE_TRIGGER              ((uint32_t)0x0006)
N#define TIM_SLAVEMODE_EXTERNAL1            ((uint32_t)0x0007)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Master_Slave_Mode TIM Master Slave Mode
N  * @{
N  */
N#define TIM_MASTERSLAVEMODE_ENABLE          ((uint32_t)0x0080)
N#define TIM_MASTERSLAVEMODE_DISABLE         ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Selection TIM Trigger Selection
N  * @{
N  */
N#define TIM_TS_ITR0                        ((uint32_t)0x0000)
N#define TIM_TS_ITR1                        ((uint32_t)0x0010)
N#define TIM_TS_ITR2                        ((uint32_t)0x0020)
N#define TIM_TS_ITR3                        ((uint32_t)0x0030)
N#define TIM_TS_TI1F_ED                     ((uint32_t)0x0040)
N#define TIM_TS_TI1FP1                      ((uint32_t)0x0050)
N#define TIM_TS_TI2FP2                      ((uint32_t)0x0060)
N#define TIM_TS_ETRF                        ((uint32_t)0x0070)
N#define TIM_TS_NONE                        ((uint32_t)0xFFFF)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity
N  * @{
N  */
N#define TIM_TRIGGERPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED      /*!< Polarity for ETRx trigger sources */
N#define TIM_TRIGGERPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED   /*!< Polarity for ETRx trigger sources */
N#define TIM_TRIGGERPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING        /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N#define TIM_TRIGGERPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING       /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N#define TIM_TRIGGERPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE      /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler
N  * @{
N  */
N#define TIM_TRIGGERPRESCALER_DIV1             TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_TRIGGERPRESCALER_DIV2             TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */
N#define TIM_TRIGGERPRESCALER_DIV4             TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */
N#define TIM_TRIGGERPRESCALER_DIV8             TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection
N  * @{
N  */
N#define TIM_TI1SELECTION_CH1                ((uint32_t)0x0000)
N#define TIM_TI1SELECTION_XORCOMBINATION     (TIM_CR2_TI1S)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Base_address TIM DMA Base Address
N  * @{
N  */
N#define TIM_DMABASE_CR1                    (0x00000000)
N#define TIM_DMABASE_CR2                    (0x00000001)
N#define TIM_DMABASE_SMCR                   (0x00000002)
N#define TIM_DMABASE_DIER                   (0x00000003)
N#define TIM_DMABASE_SR                     (0x00000004)
N#define TIM_DMABASE_EGR                    (0x00000005)
N#define TIM_DMABASE_CCMR1                  (0x00000006)
N#define TIM_DMABASE_CCMR2                  (0x00000007)
N#define TIM_DMABASE_CCER                   (0x00000008)
N#define TIM_DMABASE_CNT                    (0x00000009)
N#define TIM_DMABASE_PSC                    (0x0000000A)
N#define TIM_DMABASE_ARR                    (0x0000000B)
N#define TIM_DMABASE_RCR                    (0x0000000C)
N#define TIM_DMABASE_CCR1                   (0x0000000D)
N#define TIM_DMABASE_CCR2                   (0x0000000E)
N#define TIM_DMABASE_CCR3                   (0x0000000F)
N#define TIM_DMABASE_CCR4                   (0x00000010)
N#define TIM_DMABASE_BDTR                   (0x00000011)
N#define TIM_DMABASE_DCR                    (0x00000012)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length
N  * @{
N  */
N#define TIM_DMABURSTLENGTH_1TRANSFER           (0x00000000)
N#define TIM_DMABURSTLENGTH_2TRANSFERS          (0x00000100)
N#define TIM_DMABURSTLENGTH_3TRANSFERS          (0x00000200)
N#define TIM_DMABURSTLENGTH_4TRANSFERS          (0x00000300)
N#define TIM_DMABURSTLENGTH_5TRANSFERS          (0x00000400)
N#define TIM_DMABURSTLENGTH_6TRANSFERS          (0x00000500)
N#define TIM_DMABURSTLENGTH_7TRANSFERS          (0x00000600)
N#define TIM_DMABURSTLENGTH_8TRANSFERS          (0x00000700)
N#define TIM_DMABURSTLENGTH_9TRANSFERS          (0x00000800)
N#define TIM_DMABURSTLENGTH_10TRANSFERS         (0x00000900)
N#define TIM_DMABURSTLENGTH_11TRANSFERS         (0x00000A00)
N#define TIM_DMABURSTLENGTH_12TRANSFERS         (0x00000B00)
N#define TIM_DMABURSTLENGTH_13TRANSFERS         (0x00000C00)
N#define TIM_DMABURSTLENGTH_14TRANSFERS         (0x00000D00)
N#define TIM_DMABURSTLENGTH_15TRANSFERS         (0x00000E00)
N#define TIM_DMABURSTLENGTH_16TRANSFERS         (0x00000F00)
N#define TIM_DMABURSTLENGTH_17TRANSFERS         (0x00001000)
N#define TIM_DMABURSTLENGTH_18TRANSFERS         (0x00001100)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Handle_index TIM DMA Handle Index
N  * @{
N  */
N#define TIM_DMA_ID_UPDATE                ((uint16_t) 0x0)       /*!< Index of the DMA handle used for Update DMA requests */
N#define TIM_DMA_ID_CC1                   ((uint16_t) 0x1)       /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */
N#define TIM_DMA_ID_CC2                   ((uint16_t) 0x2)       /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */
N#define TIM_DMA_ID_CC3                   ((uint16_t) 0x3)       /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */
N#define TIM_DMA_ID_CC4                   ((uint16_t) 0x4)       /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */
N#define TIM_DMA_ID_COMMUTATION           ((uint16_t) 0x5)       /*!< Index of the DMA handle used for Commutation DMA requests */
N#define TIM_DMA_ID_TRIGGER               ((uint16_t) 0x6)       /*!< Index of the DMA handle used for Trigger DMA requests */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Channel_CC_State TIM Capture/Compare Channel State
N  * @{
N  */
N#define TIM_CCx_ENABLE                   ((uint32_t)0x0001)
N#define TIM_CCx_DISABLE                  ((uint32_t)0x0000)
N#define TIM_CCxN_ENABLE                  ((uint32_t)0x0004)
N#define TIM_CCxN_DISABLE                 ((uint32_t)0x0000)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private Constants -----------------------------------------------------------*/
N/** @defgroup TIM_Private_Constants TIM Private Constants
N  * @{
N  */
N
N/* The counter of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
N#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
N
N/**
N  * @}
N  */
N
N/* Private Macros -----------------------------------------------------------*/
N/** @defgroup TIM_Private_Macros TIM Private Macros
N * @{
N */
N
N#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              || \
N                                   ((MODE) == TIM_COUNTERMODE_DOWN)            || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
X#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              ||                                    ((MODE) == TIM_COUNTERMODE_DOWN)            ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
N
N#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV2) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV4))
X#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV2) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV4))
N
N#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || \
N                               ((MODE) == TIM_OCMODE_PWM2))
X#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) ||                                ((MODE) == TIM_OCMODE_PWM2))
N                              
N#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       || \
N                          ((MODE) == TIM_OCMODE_ACTIVE)           || \
N                          ((MODE) == TIM_OCMODE_INACTIVE)         || \
N                          ((MODE) == TIM_OCMODE_TOGGLE)           || \
N                          ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    || \
N                          ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
X#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       ||                           ((MODE) == TIM_OCMODE_ACTIVE)           ||                           ((MODE) == TIM_OCMODE_INACTIVE)         ||                           ((MODE) == TIM_OCMODE_TOGGLE)           ||                           ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    ||                           ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
N
N#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || \
N                                  ((STATE) == TIM_OCFAST_ENABLE))
X#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) ||                                   ((STATE) == TIM_OCFAST_ENABLE))
N
N#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || \
N                                      ((POLARITY) == TIM_OCPOLARITY_LOW))
X#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) ||                                       ((POLARITY) == TIM_OCPOLARITY_LOW))
N
N#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || \
N                                       ((POLARITY) == TIM_OCNPOLARITY_LOW))
X#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) ||                                        ((POLARITY) == TIM_OCNPOLARITY_LOW))
N
N#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || \
N                                    ((STATE) == TIM_OCIDLESTATE_RESET))
X#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) ||                                     ((STATE) == TIM_OCIDLESTATE_RESET))
N
N#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) || \
N                                     ((STATE) == TIM_OCNIDLESTATE_RESET))
X#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) ||                                      ((STATE) == TIM_OCNIDLESTATE_RESET))
N
N#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                  ((CHANNEL) == TIM_CHANNEL_2) || \
N                                  ((CHANNEL) == TIM_CHANNEL_3) || \
N                                  ((CHANNEL) == TIM_CHANNEL_4) || \
N                                  ((CHANNEL) == TIM_CHANNEL_ALL))
X#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                   ((CHANNEL) == TIM_CHANNEL_2) ||                                   ((CHANNEL) == TIM_CHANNEL_3) ||                                   ((CHANNEL) == TIM_CHANNEL_4) ||                                   ((CHANNEL) == TIM_CHANNEL_ALL))
N                                 
N#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                      ((CHANNEL) == TIM_CHANNEL_2))                                       
X#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                       ((CHANNEL) == TIM_CHANNEL_2))                                       
N                                      
N#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                                ((CHANNEL) == TIM_CHANNEL_2) || \
N                                                ((CHANNEL) == TIM_CHANNEL_3))
X#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                                 ((CHANNEL) == TIM_CHANNEL_2) ||                                                 ((CHANNEL) == TIM_CHANNEL_3))
N
N#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   || \
N                                      ((POLARITY) == TIM_ICPOLARITY_FALLING)  || \
N                                      ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE))
X#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   ||                                       ((POLARITY) == TIM_ICPOLARITY_FALLING)  ||                                       ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE))
N
N#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI)   || \
N                                        ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || \
N                                        ((SELECTION) == TIM_ICSELECTION_TRC))
X#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI)   ||                                         ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) ||                                         ((SELECTION) == TIM_ICSELECTION_TRC))
N
N#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV2) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV4) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV8))
X#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) ||                                         ((PRESCALER) == TIM_ICPSC_DIV2) ||                                         ((PRESCALER) == TIM_ICPSC_DIV4) ||                                         ((PRESCALER) == TIM_ICPSC_DIV8))
N
N#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || \
N                               ((MODE) == TIM_OPMODE_REPETITIVE))
X#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) ||                                ((MODE) == TIM_OPMODE_REPETITIVE))
N
N#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI2) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI12))   
X#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) ||                                    ((MODE) == TIM_ENCODERMODE_TI2) ||                                    ((MODE) == TIM_ENCODERMODE_TI12))   
N
N#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FF) == 0x00000000) && ((SOURCE) != 0x00000000))
N
N#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & 0xFFFFFF00) == 0x00000000) && ((SOURCE) != 0x00000000))
N
N#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI2)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
X#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI2)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
N
N#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
X#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
N
N#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) 
X#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) 
N
N#define IS_TIM_CLOCKFILTER(ICFILTER)       ((ICFILTER) <= 0xF) 
N
N#define IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)      || \
N                                          ((SOURCE) == TIM_CLEARINPUTSOURCE_OCREFCLR) || \
N                                          ((SOURCE) == TIM_CLEARINPUTSOURCE_NONE))
X#define IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)      ||                                           ((SOURCE) == TIM_CLEARINPUTSOURCE_OCREFCLR) ||                                           ((SOURCE) == TIM_CLEARINPUTSOURCE_NONE))
N
N#define IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || \
N                                              ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
X#define IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) ||                                               ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
N
N#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
X#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
N
N#define IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
N
N#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || \
N                                  ((STATE) == TIM_OSSR_DISABLE))
X#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) ||                                   ((STATE) == TIM_OSSR_DISABLE))
N
N#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) || \
N                                  ((STATE) == TIM_OSSI_DISABLE))
X#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) ||                                   ((STATE) == TIM_OSSI_DISABLE))
N
N#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_1)   || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_2)   || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_3))
X#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) ||                                   ((LEVEL) == TIM_LOCKLEVEL_1)   ||                                   ((LEVEL) == TIM_LOCKLEVEL_2)   ||                                   ((LEVEL) == TIM_LOCKLEVEL_3))
N
N#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || \
N                                   ((STATE) == TIM_BREAK_DISABLE))
X#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) ||                                    ((STATE) == TIM_BREAK_DISABLE))
N
N#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || \
N                                         ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
X#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) ||                                          ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
N
N#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || \
N                                              ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
X#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) ||                                               ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
N
N#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET)  || \
N                                    ((SOURCE) == TIM_TRGO_ENABLE) || \
N                                    ((SOURCE) == TIM_TRGO_UPDATE) || \
N                                    ((SOURCE) == TIM_TRGO_OC1)    || \
N                                    ((SOURCE) == TIM_TRGO_OC1REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC2REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC3REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC4REF))
X#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET)  ||                                     ((SOURCE) == TIM_TRGO_ENABLE) ||                                     ((SOURCE) == TIM_TRGO_UPDATE) ||                                     ((SOURCE) == TIM_TRGO_OC1)    ||                                     ((SOURCE) == TIM_TRGO_OC1REF) ||                                     ((SOURCE) == TIM_TRGO_OC2REF) ||                                     ((SOURCE) == TIM_TRGO_OC3REF) ||                                     ((SOURCE) == TIM_TRGO_OC4REF))
N
N#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || \
N                                 ((MODE) == TIM_SLAVEMODE_GATED)   || \
N                                 ((MODE) == TIM_SLAVEMODE_RESET)   || \
N                                 ((MODE) == TIM_SLAVEMODE_TRIGGER) || \
N                                 ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
X#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) ||                                  ((MODE) == TIM_SLAVEMODE_GATED)   ||                                  ((MODE) == TIM_SLAVEMODE_RESET)   ||                                  ((MODE) == TIM_SLAVEMODE_TRIGGER) ||                                  ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
N
N#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || \
N                                 ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
X#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) ||                                  ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
N
N#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0)    || \
N                                             ((SELECTION) == TIM_TS_ITR1)    || \
N                                             ((SELECTION) == TIM_TS_ITR2)    || \
N                                             ((SELECTION) == TIM_TS_ITR3)    || \
N                                             ((SELECTION) == TIM_TS_TI1F_ED) || \
N                                             ((SELECTION) == TIM_TS_TI1FP1)  || \
N                                             ((SELECTION) == TIM_TS_TI2FP2)  || \
N                                             ((SELECTION) == TIM_TS_ETRF))
X#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0)    ||                                              ((SELECTION) == TIM_TS_ITR1)    ||                                              ((SELECTION) == TIM_TS_ITR2)    ||                                              ((SELECTION) == TIM_TS_ITR3)    ||                                              ((SELECTION) == TIM_TS_TI1F_ED) ||                                              ((SELECTION) == TIM_TS_TI1FP1)  ||                                              ((SELECTION) == TIM_TS_TI2FP2)  ||                                              ((SELECTION) == TIM_TS_ETRF))
N
N#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                                           ((SELECTION) == TIM_TS_ITR1) || \
N                                                           ((SELECTION) == TIM_TS_ITR2) || \
N                                                           ((SELECTION) == TIM_TS_ITR3) || \
N                                                           ((SELECTION) == TIM_TS_NONE))
X#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                                            ((SELECTION) == TIM_TS_ITR1) ||                                                            ((SELECTION) == TIM_TS_ITR2) ||                                                            ((SELECTION) == TIM_TS_ITR3) ||                                                            ((SELECTION) == TIM_TS_NONE))
N
N#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
X#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
N
N#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
X#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
N
N#define IS_TIM_TRIGGERFILTER(ICFILTER)     ((ICFILTER) <= 0xF)
N
N#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1)            || \
N                                             ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
X#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1)            ||                                              ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
N
N#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1)   || \
N                               ((BASE) == TIM_DMABASE_CR2)   || \
N                               ((BASE) == TIM_DMABASE_SMCR)  || \
N                               ((BASE) == TIM_DMABASE_DIER)  || \
N                               ((BASE) == TIM_DMABASE_SR)    || \
N                               ((BASE) == TIM_DMABASE_EGR)   || \
N                               ((BASE) == TIM_DMABASE_CCMR1) || \
N                               ((BASE) == TIM_DMABASE_CCMR2) || \
N                               ((BASE) == TIM_DMABASE_CCER)  || \
N                               ((BASE) == TIM_DMABASE_CNT)   || \
N                               ((BASE) == TIM_DMABASE_PSC)   || \
N                               ((BASE) == TIM_DMABASE_ARR)   || \
N                               ((BASE) == TIM_DMABASE_RCR)   || \
N                               ((BASE) == TIM_DMABASE_CCR1)  || \
N                               ((BASE) == TIM_DMABASE_CCR2)  || \
N                               ((BASE) == TIM_DMABASE_CCR3)  || \
N                               ((BASE) == TIM_DMABASE_CCR4)  || \
N                               ((BASE) == TIM_DMABASE_BDTR)  || \
N                               ((BASE) == TIM_DMABASE_DCR))
X#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1)   ||                                ((BASE) == TIM_DMABASE_CR2)   ||                                ((BASE) == TIM_DMABASE_SMCR)  ||                                ((BASE) == TIM_DMABASE_DIER)  ||                                ((BASE) == TIM_DMABASE_SR)    ||                                ((BASE) == TIM_DMABASE_EGR)   ||                                ((BASE) == TIM_DMABASE_CCMR1) ||                                ((BASE) == TIM_DMABASE_CCMR2) ||                                ((BASE) == TIM_DMABASE_CCER)  ||                                ((BASE) == TIM_DMABASE_CNT)   ||                                ((BASE) == TIM_DMABASE_PSC)   ||                                ((BASE) == TIM_DMABASE_ARR)   ||                                ((BASE) == TIM_DMABASE_RCR)   ||                                ((BASE) == TIM_DMABASE_CCR1)  ||                                ((BASE) == TIM_DMABASE_CCR2)  ||                                ((BASE) == TIM_DMABASE_CCR3)  ||                                ((BASE) == TIM_DMABASE_CCR4)  ||                                ((BASE) == TIM_DMABASE_BDTR)  ||                                ((BASE) == TIM_DMABASE_DCR))
N
N#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER)   || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
X#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER)   ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
N
N#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
N
N/** @brief Set TIM IC prescaler
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @param  __ICPSC__: specifies the prescaler value.
N  * @retval None
N  */
N#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\
N ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8)))
X#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8)))
N
N/** @brief Reset TIM IC prescaler
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @retval None
N  */
N#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\
N ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
X#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
N
N
N/** @brief Set TIM IC polarity
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @param  __POLARITY__: specifies TIM Channel Polarity
N  * @retval None
N  */
N#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8)) :\
N ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12) & TIM_CCER_CC4P)))
X#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12) & TIM_CCER_CC4P)))
N
N/** @brief Reset TIM IC polarity
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @retval None
N  */
N#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
N ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
X#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
N
N/**
N  * @}
N  */
N
N/* Private Functions --------------------------------------------------------*/
N/** @addtogroup TIM_Private_Functions
N * @{
N */
Nvoid TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure);
Nvoid TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
Nvoid TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
Nvoid TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMAError(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState);
N/**
N  * @}
N  */
N
N/* Exported macros -----------------------------------------------------------*/
N/** @defgroup TIM_Exported_Macros TIM Exported Macros
N  * @{
N  */
N
N/** @brief  Reset TIM handle state
N  * @param  __HANDLE__: TIM handle.
N  * @retval None
N  */
N#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET)
N
N/**
N  * @brief  Enable the TIM peripheral.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N */
N#define __HAL_TIM_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
N
N/**
N  * @brief  Enable the TIM main Output.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_MOE_ENABLE(__HANDLE__)             ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
N
N/**
N  * @brief  Disable the TIM peripheral.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0) \
N                            { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0) \
N                            { \
N                              (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
N                            } \
N                          } \
N                        } while(0)
X#define __HAL_TIM_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0)                             {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0)                             {                               (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN);                             }                           }                         } while(0)
N/* The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N/**
N  * @brief  Disable the TIM main Output.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been disabled
N  */
N#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0) \
N                          { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0) \
N                            { \
N                              (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
N                            } \
N                            } \
N                        } while(0)
X#define __HAL_TIM_MOE_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0)                           {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0)                             {                               (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE);                             }                             }                         } while(0)
N
N/**
N  * @brief  Enables the specified TIM interrupt.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
N
N/**
N  * @brief  Disables the specified TIM interrupt.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Enables the specified DMA request.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __DMA__: specifies the TIM DMA request to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:   Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)         ((__HANDLE__)->Instance->DIER |= (__DMA__))
N
N/**
N  * @brief  Disables the specified DMA request.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __DMA__: specifies the TIM DMA request to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:   Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)        ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
N
N/**
N  * @brief  Checks whether the specified TIM interrupt flag is set or not.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __FLAG__: specifies the TIM interrupt flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
N
N/**
N  * @brief  Clears the specified TIM interrupt flag.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __FLAG__: specifies the TIM interrupt flag to clear.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/**
N  * @brief  Checks whether the specified TIM interrupt has occurred or not.
N  * @param  __HANDLE__: TIM handle
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to check.
N  * @retval The state of TIM_IT (SET or RESET).
N  */
N#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/**
N  * @brief Clear the TIM interrupt pending bits
N  * @param  __HANDLE__: TIM handle
N  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear.
N  * @retval None
N  */
N#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
N
N/**
N  * @brief  Indicates whether or not the TIM Counter is used as downcounter
N  * @param  __HANDLE__: TIM handle.
N  * @retval False (Counter used as upcounter) or True (Counter used as downcounter)
N  * @note This macro is particularly usefull to get the counting mode when the timer operates in Center-aligned mode or Encoder
Nmode.
N  */
N#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)            (((__HANDLE__)->Instance->CR1 & (TIM_CR1_DIR)) == (TIM_CR1_DIR))
N
N/**
N  * @brief  Sets the TIM active prescaler register value on update event.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __PRESC__: specifies the active prescaler register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)       ((__HANDLE__)->Instance->PSC = (__PRESC__))
N
N/**
N  * @brief  Sets the TIM Capture Compare Register value on runtime without
N  *         calling another time ConfigChannel function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __COMPARE__: specifies the Capture Compare register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \
N(*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2)) = (__COMPARE__))
X#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2)) = (__COMPARE__))
N
N/**
N  * @brief  Gets the TIM Capture Compare Register value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channel associated with the capture compare register
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get capture/compare 1 register value
N  *            @arg TIM_CHANNEL_2: get capture/compare 2 register value
N  *            @arg TIM_CHANNEL_3: get capture/compare 3 register value
N  *            @arg TIM_CHANNEL_4: get capture/compare 4 register value
N  * @retval None
N  */
N#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \
N  (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2)))
X#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__)   (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2)))
N
N/**
N  * @brief  Sets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __COUNTER__: specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__)  ((__HANDLE__)->Instance->CNT = (__COUNTER__))
N
N/**
N  * @brief  Gets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @retval None
N  */
N#define __HAL_TIM_GET_COUNTER(__HANDLE__) \
N   ((__HANDLE__)->Instance->CNT)
X#define __HAL_TIM_GET_COUNTER(__HANDLE__)    ((__HANDLE__)->Instance->CNT)
N
N/**
N  * @brief  Sets the TIM Autoreload Register value on runtime without calling
N  *         another time any Init function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __AUTORELOAD__: specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \
N                        do{                                                    \
N                              (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);  \
N                              (__HANDLE__)->Init.Period = (__AUTORELOAD__);    \
N                          } while(0)
X#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__)                         do{                                                                                  (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);                                (__HANDLE__)->Init.Period = (__AUTORELOAD__);                              } while(0)
N
N/**
N  * @brief  Gets the TIM Autoreload Register value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @retval None
N  */
N#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) \
N   ((__HANDLE__)->Instance->ARR)
X#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__)    ((__HANDLE__)->Instance->ARR)
N
N/**
N  * @brief  Sets the TIM Clock Division value on runtime without calling
N  *         another time any Init function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CKD__: specifies the clock division value.
N  *          This parameter can be one of the following value:
N  *            @arg TIM_CLOCKDIVISION_DIV1
N  *            @arg TIM_CLOCKDIVISION_DIV2
N  *            @arg TIM_CLOCKDIVISION_DIV4
N  * @retval None
N  */
N#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \
N                        do{                                                    \
N                              (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);  \
N                              (__HANDLE__)->Instance->CR1 |= (__CKD__);                   \
N                              (__HANDLE__)->Init.ClockDivision = (__CKD__);             \
N                          } while(0)
X#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__)                         do{                                                                                  (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);                                (__HANDLE__)->Instance->CR1 |= (__CKD__);                                                 (__HANDLE__)->Init.ClockDivision = (__CKD__);                                       } while(0)
N
N/**
N  * @brief  Gets the TIM Clock Division value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @retval None
N  */
N#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)  \
N   ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
X#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)     ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
N
N/**
N  * @brief  Sets the TIM Input Capture prescaler on runtime without calling
N  *         another time HAL_TIM_IC_ConfigChannel() function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __ICPSC__: specifies the Input Capture4 prescaler new value.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_ICPSC_DIV1: no prescaler
N  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
N  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
N  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
N  * @retval None
N  */
N#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \
N                        do{                                                    \
N                              TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));  \
N                              TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
N                          } while(0)
X#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__)                         do{                                                                                  TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));                                TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__));                           } while(0)
N
N/**
N  * @brief  Gets the TIM Input Capture prescaler on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get input capture 1 prescaler value
N  *            @arg TIM_CHANNEL_2: get input capture 2 prescaler value
N  *            @arg TIM_CHANNEL_3: get input capture 3 prescaler value
N  *            @arg TIM_CHANNEL_4: get input capture 4 prescaler value
N  * @retval None
N  */
N#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)  \
N  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\
N   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8) :\
N   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\
N   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8)
X#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)    (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8) :   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8)
N
N/**
N  * @brief  Set the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__: TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is set, only counter
N  *        overflow/underflow generates an update interrupt or DMA request (if
N  *        enabled)
N  * @retval None
N  */
N#define __HAL_TIM_URS_ENABLE(__HANDLE__) \
N    ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
X#define __HAL_TIM_URS_ENABLE(__HANDLE__)     ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
N
N/**
N  * @brief  Reset the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__: TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is reset, any of the
N  *        following events generate an update interrupt or DMA request (if
N  *        enabled):
N  *          (+) Counter overflow/underflow
N  *          (+) Setting the UG bit
N  *          (+) Update generation through the slave mode controller
N  * @retval None
N  */
N#define __HAL_TIM_URS_DISABLE(__HANDLE__) \
N      ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
X#define __HAL_TIM_URS_DISABLE(__HANDLE__)       ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
N
N/**
N  * @brief  Sets the TIM Capture x input polarity on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __POLARITY__: Polarity for TIx source   
N  *            @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge
N  * @note  The polarity TIM_INPUTCHANNELPOLARITY_BOTHEDGE is not authorized  for TIM Channel 4.     
N  * @retval None
N  */
N#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)    \
N        do{                                                                     \
N          TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));               \
N          TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \
N        }while(0)
X#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)            do{                                                                               TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));                         TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__));         }while(0)
N
N/**
N  * @}
N  */
N
N/* Include TIM HAL Extension module */
N#include "stm32f1xx_hal_tim_ex.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_tim_ex.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of TIM HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_TIM_EX_H
N#define __STM32F1xx_HAL_TIM_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIMEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup TIMEx_Exported_Types TIMEx Exported Types
N  * @{
N  */
N
N
N/** 
N  * @brief  TIM Hall sensor Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N                                  
N  uint32_t IC1Polarity;            /*!< Specifies the active edge of the input signal.
N                                        This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N                                                                   
N  uint32_t IC1Prescaler;        /*!< Specifies the Input Capture Prescaler.
N                                     This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N                                  
N  uint32_t IC1Filter;           /*!< Specifies the input capture filter.
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */  
N  uint32_t Commutation_Delay;  /*!< Specifies the pulse value to be loaded into the Capture Compare Register. 
N                                    This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */                              
N} TIM_HallSensor_InitTypeDef;
N
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 0L || 0L ||     0L || 0L
S
S/** 
S  * @brief  TIM Break and Dead time configuration Structure definition  
S  */ 
Stypedef struct
S{
S  uint32_t OffStateRunMode;       /*!< TIM off state in run mode
S                                     This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
S  uint32_t OffStateIDLEMode;      /*!< TIM off state in IDLE mode
S                                     This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
S  uint32_t LockLevel;             /*!< TIM Lock level
S                                     This parameter can be a value of @ref TIM_Lock_level */                             
S  uint32_t DeadTime;              /*!< TIM dead Time 
S                                     This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
S  uint32_t BreakState;            /*!< TIM Break State 
S                                     This parameter can be a value of @ref TIM_Break_Input_enable_disable */
S  uint32_t BreakPolarity;         /*!< TIM Break input polarity 
S                                     This parameter can be a value of @ref TIM_Break_Polarity */
S  uint32_t AutomaticOutput;       /*!< TIM Automatic Output Enable state 
S                                     This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */           
S} TIM_BreakDeadTimeConfigTypeDef;
S
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/** 
N  * @brief  TIM Master configuration Structure definition  
N  */ 
Ntypedef struct {
N  uint32_t  MasterOutputTrigger;   /*!< Trigger output (TRGO) selection 
N                                      This parameter can be a value of @ref TIM_Master_Mode_Selection */ 
N  uint32_t  MasterSlaveMode;       /*!< Master/slave mode selection 
N                                      This parameter can be a value of @ref TIM_Master_Slave_Mode */
N}TIM_MasterConfigTypeDef;
N
N/**
N  * @}
N  */ 
N
N/* Exported constants --------------------------------------------------------*/
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 0L || 0L ||     0L || 0L
S/** @defgroup TIMEx_Exported_Constants TIMEx Exported Constants
S  * @{
S  */
S    
S/** @defgroup TIMEx_Clock_Filter TIMEx Clock Filter
S  * @{
S  */
S#define IS_TIM_DEADTIME(DEADTIME)      ((DEADTIME) <= 0xFF)          /*!< BreakDead Time */
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/* Exported macro ------------------------------------------------------------*/
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIMEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group1
N  * @{
N */
N/* Timer Hall Sensor functions  **********************************************/
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim);
N
Nvoid HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim);
N
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 0L || 0L ||     0L || 0L
S
S/** @addtogroup TIMEx_Exported_Functions_Group2
S * @{
S */
S/* Timer Complementary Output Compare functions  *****************************/
S/* Blocking mode: Polling */
SHAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
SHAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
S
S/* Non-Blocking mode: Interrupt */
SHAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
SHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
S
S/* Non-Blocking mode: DMA */
SHAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
SHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
S/**
S  * @}
S  */
S
S/** @addtogroup TIMEx_Exported_Functions_Group3
S * @{
S */
S/* Timer Complementary PWM functions  ****************************************/
S/* Blocking mode: Polling */
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
S
S/* Non-Blocking mode: Interrupt */
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
S/* Non-Blocking mode: DMA */
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
SHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
S/**
S  * @}
S  */
S
S/** @addtogroup TIMEx_Exported_Functions_Group4
S * @{
S */
S/* Timer Complementary One Pulse functions  **********************************/
S/* Blocking mode: Polling */
SHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
SHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
S
S/* Non-Blocking mode: Interrupt */
SHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
SHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
S/**
S  * @}
S  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/** @addtogroup TIMEx_Exported_Functions_Group5
N * @{
N */
N/* Extended Control functions  ************************************************/
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 0L || 0L ||     0L || 0L
SHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
SHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
SHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
SHAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
NHAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group6
N  * @{
N  */
N/* Extension Callback *********************************************************/
Nvoid HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 0L || 0L ||     0L || 0L
S/** @addtogroup TIMEx_Exported_Functions_Group7
S  * @{
S  */
S/* Extension Peripheral State functions  **************************************/
SHAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim);
S/**
S  * @}
S  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/**
N  * @}
N  */ 
N/* End of exported functions -------------------------------------------------*/
N
N/* Private functions----------------------------------------------------------*/
N/** @defgroup TIMEx_Private_Functions TIMEx Private Functions
N* @{
N*/
Nvoid TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
N/**
N* @}
N*/ 
N/* End of private functions --------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_TIM_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 1554 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIM_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group1
N * @{
N */
N/* Time Base functions ********************************************************/
NHAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group2
N * @{
N */
N/* Timer Output Compare functions **********************************************/
NHAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group3
N * @{
N */
N/* Timer PWM functions *********************************************************/
NHAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group4
N * @{
N */
N/* Timer Input Capture functions ***********************************************/
NHAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group5
N * @{
N */
N/* Timer One Pulse functions ***************************************************/
NHAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
NHAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group6
N * @{
N */
N/* Timer Encoder functions *****************************************************/
NHAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group7
N * @{
N */
N/* Interrupt Handler functions  **********************************************/
Nvoid HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group8
N * @{
N */
N/* Control functions  *********************************************************/
NHAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel);
NHAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig);
NHAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
Nuint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group9
N * @{
N */
N/* Callback in non blocking modes (Interrupt and DMA) *************************/
Nvoid HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group10
N * @{
N */
N/* Peripheral State functions  **************************************************/
NHAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_TIM_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 309 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_TIM_MODULE_ENABLED */
N
N#ifdef HAL_UART_MODULE_ENABLED
N #include "stm32f1xx_hal_uart.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_uart.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_uart.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of UART HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_UART_H
N#define __STM32F1xx_HAL_UART_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup UART
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup UART_Exported_Types UART Exported Types
N  * @{
N  */ 
N
N
N/** 
N  * @brief UART Init Structure definition
N  */ 
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the UART communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (16 * (huart->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref UART_Word_Length */
N
N  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
N                                           This parameter can be a value of @ref UART_Stop_Bits */
N
N  uint32_t Parity;                    /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref UART_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits). */
N 
N  uint32_t Mode;                      /*!< Specifies wether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref UART_Mode */
N
N  uint32_t HwFlowCtl;                 /*!< Specifies wether the hardware flow control mode is enabled
N                                           or disabled.
N                                           This parameter can be a value of @ref UART_Hardware_Flow_Control */
N  
N  uint32_t OverSampling;              /*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to fPCLK/8).
N                                           This parameter can be a value of @ref UART_Over_Sampling. This feature is not available 
N                                           on STM32F1xx family, so OverSampling parameter should always be set to 16. */ 
N}UART_InitTypeDef;
N
N/** 
N  * @brief HAL UART State structures definition  
N  */ 
Ntypedef enum
N{
N  HAL_UART_STATE_RESET             = 0x00,    /*!< Peripheral is not initialized                      */
N  HAL_UART_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use           */
N  HAL_UART_STATE_BUSY              = 0x02,    /*!< an internal process is ongoing                     */
N  HAL_UART_STATE_BUSY_TX           = 0x12,    /*!< Data Transmission process is ongoing               */
N  HAL_UART_STATE_BUSY_RX           = 0x22,    /*!< Data Reception process is ongoing                  */
N  HAL_UART_STATE_BUSY_TX_RX        = 0x32,    /*!< Data Transmission and Reception process is ongoing */
N  HAL_UART_STATE_TIMEOUT           = 0x03,    /*!< Timeout state                                      */
N  HAL_UART_STATE_ERROR             = 0x04     /*!< Error                                              */
N}HAL_UART_StateTypeDef;
N
N
N/** 
N  * @brief  UART handle Structure definition  
N  */  
Ntypedef struct
N{
N  USART_TypeDef                 *Instance;        /*!< UART registers base address        */
N
N  UART_InitTypeDef              Init;             /*!< UART communication parameters      */
N
N  uint8_t                       *pTxBuffPtr;      /*!< Pointer to UART Tx transfer Buffer */
N
N  uint16_t                      TxXferSize;       /*!< UART Tx Transfer size              */
N
N  uint16_t                      TxXferCount;      /*!< UART Tx Transfer Counter           */
N
N  uint8_t                       *pRxBuffPtr;      /*!< Pointer to UART Rx transfer Buffer */
N
N  uint16_t                      RxXferSize;       /*!< UART Rx Transfer size              */
N
N  uint16_t                      RxXferCount;      /*!< UART Rx Transfer Counter           */  
N
N  DMA_HandleTypeDef             *hdmatx;          /*!< UART Tx DMA Handle parameters      */
N
N  DMA_HandleTypeDef             *hdmarx;          /*!< UART Rx DMA Handle parameters      */
N
N  HAL_LockTypeDef               Lock;             /*!< Locking object                     */
N
N  __IO HAL_UART_StateTypeDef    State;            /*!< UART communication state           */
X  volatile HAL_UART_StateTypeDef    State;             
N  
N  __IO uint32_t                 ErrorCode;        /*!< UART Error code                    */
X  volatile uint32_t                 ErrorCode;         
N
N}UART_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup UART_Exported_Constants UART Exported constants
N  * @{
N  */
N
N/** @defgroup UART_Error_Codes   UART Error Codes
N  * @{
N  */
N
N#define HAL_UART_ERROR_NONE      ((uint32_t)0x00)    /*!< No error            */
N#define HAL_UART_ERROR_PE        ((uint32_t)0x01)    /*!< Parity error        */
N#define HAL_UART_ERROR_NE        ((uint32_t)0x02)    /*!< Noise error         */
N#define HAL_UART_ERROR_FE        ((uint32_t)0x04)    /*!< frame error         */
N#define HAL_UART_ERROR_ORE       ((uint32_t)0x08)    /*!< Overrun error       */
N#define HAL_UART_ERROR_DMA       ((uint32_t)0x10)    /*!< DMA transfer error  */
N  
N/**
N  * @}
N  */
N
N
N
N
N/** @defgroup UART_Word_Length   UART Word Length
N  * @{
N  */
N#define UART_WORDLENGTH_8B                  ((uint32_t)0x00000000)
N#define UART_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Stop_Bits   UART Number of Stop Bits
N  * @{
N  */
N#define UART_STOPBITS_1                     ((uint32_t)0x00000000)
N#define UART_STOPBITS_2                     ((uint32_t)USART_CR2_STOP_1)
N/**
N  * @}
N  */ 
N
N/** @defgroup UART_Parity  UART Parity
N  * @{
N  */ 
N#define UART_PARITY_NONE                    ((uint32_t)0x00000000)
N#define UART_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
N#define UART_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */ 
N
N/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control
N  * @{
N  */ 
N#define UART_HWCONTROL_NONE                  ((uint32_t)0x00000000)
N#define UART_HWCONTROL_RTS                   ((uint32_t)USART_CR3_RTSE)
N#define UART_HWCONTROL_CTS                   ((uint32_t)USART_CR3_CTSE)
N#define UART_HWCONTROL_RTS_CTS               ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE))
N/**
N  * @}
N  */
N
N/** @defgroup UART_Mode UART Transfer Mode
N  * @{
N  */ 
N#define UART_MODE_RX                        ((uint32_t)USART_CR1_RE)
N#define UART_MODE_TX                        ((uint32_t)USART_CR1_TE)
N#define UART_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N
N/**
N  * @}
N  */
N    
N /** @defgroup UART_State  UART State
N  * @{
N  */ 
N#define UART_STATE_DISABLE                  ((uint32_t)0x00000000)
N#define UART_STATE_ENABLE                   ((uint32_t)USART_CR1_UE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Over_Sampling UART Over Sampling
N  * @{
N  */
N#define UART_OVERSAMPLING_16                    ((uint32_t)0x00000000)
N/**
N  * @}
N  */
N
N/** @defgroup UART_LIN_Break_Detection_Length  UART LIN Break Detection Length
N  * @{
N  */  
N#define UART_LINBREAKDETECTLENGTH_10B      ((uint32_t)0x00000000)
N#define UART_LINBREAKDETECTLENGTH_11B      ((uint32_t)USART_CR2_LBDL)
N/**
N  * @}
N  */
N
N/** @defgroup UART_WakeUp_functions UART Wakeup Functions
N  * @{
N  */
N#define UART_WAKEUPMETHOD_IDLELINE                ((uint32_t)0x00000000)
N#define UART_WAKEUPMETHOD_ADDRESSMARK             ((uint32_t)USART_CR1_WAKE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Flags   UART FLags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N#define UART_FLAG_CTS                       ((uint32_t)USART_SR_CTS)
N#define UART_FLAG_LBD                       ((uint32_t)USART_SR_LBD)
N#define UART_FLAG_TXE                       ((uint32_t)USART_SR_TXE)
N#define UART_FLAG_TC                        ((uint32_t)USART_SR_TC)
N#define UART_FLAG_RXNE                      ((uint32_t)USART_SR_RXNE)
N#define UART_FLAG_IDLE                      ((uint32_t)USART_SR_IDLE)
N#define UART_FLAG_ORE                       ((uint32_t)USART_SR_ORE)
N#define UART_FLAG_NE                        ((uint32_t)USART_SR_NE)
N#define UART_FLAG_FE                        ((uint32_t)USART_SR_FE)
N#define UART_FLAG_PE                        ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Interrupt_definition  UART Interrupt Definitions
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (2bits)
N  *                 - 0001: CR1 register
N  *                 - 0010: CR2 register
N  *                 - 0011: CR3 register
N  *
N  * @{
N  */ 
N
N#define UART_IT_PE                       ((uint32_t)(UART_CR1_REG_INDEX << 28 | USART_CR1_PEIE))
N#define UART_IT_TXE                      ((uint32_t)(UART_CR1_REG_INDEX << 28 | USART_CR1_TXEIE))
N#define UART_IT_TC                       ((uint32_t)(UART_CR1_REG_INDEX << 28 | USART_CR1_TCIE))
N#define UART_IT_RXNE                     ((uint32_t)(UART_CR1_REG_INDEX << 28 | USART_CR1_RXNEIE))
N#define UART_IT_IDLE                     ((uint32_t)(UART_CR1_REG_INDEX << 28 | USART_CR1_IDLEIE))
N
N#define UART_IT_LBD                      ((uint32_t)(UART_CR2_REG_INDEX << 28 | USART_CR2_LBDIE))
N
N#define UART_IT_CTS                      ((uint32_t)(UART_CR3_REG_INDEX << 28 | USART_CR3_CTSIE))
N#define UART_IT_ERR                      ((uint32_t)(UART_CR3_REG_INDEX << 28 | USART_CR3_EIE))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N    
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup UART_Exported_Macros UART Exported Macros
N  * @{
N  */
N
N
N/** @brief Reset UART handle state
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_UART_STATE_RESET)
N
N/** @brief  Flush the UART DR register 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
N
N/** @brief  Check whether the specified UART flag is set or not.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5)
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag
N  *            @arg UART_FLAG_TXE:  Transmit data register empty flag
N  *            @arg UART_FLAG_TC:   Transmission Complete flag
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag
N  *            @arg UART_FLAG_IDLE: Idle Line detection flag
N  *            @arg UART_FLAG_ORE:  OverRun Error flag
N  *            @arg UART_FLAG_NE:   Noise Error flag
N  *            @arg UART_FLAG_FE:   Framing Error flag
N  *            @arg UART_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))   
N
N/** @brief  Clear the specified UART pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5).
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag.
N  *            @arg UART_FLAG_TC:   Transmission Complete flag.
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag.
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun 
N  *          error) and IDLE (Idle line detected) flags are cleared by software 
N  *          sequence: a read operation to USART_SR register followed by a read
N  *          operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clear the UART PE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) \
Ndo{                                         \
N  __IO uint32_t tmpreg;                     \
N  tmpreg = (__HANDLE__)->Instance->SR;      \
N  tmpreg = (__HANDLE__)->Instance->DR;      \
N  UNUSED(tmpreg);                           \
N}while(0)
X#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{                                           __IO uint32_t tmpreg;                       tmpreg = (__HANDLE__)->Instance->SR;        tmpreg = (__HANDLE__)->Instance->DR;        UNUSED(tmpreg);                           }while(0)
N
N
N
N/** @brief  Clear the UART FE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART NE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART ORE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART IDLE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N                                                 
N/** @brief  Enable the specified UART interrupt.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the UART interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & UART_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
N
N
N/** @brief  Disable the specified UART interrupt.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the UART interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
N    
N/** @brief  Check whether the specified UART interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __IT__: specifies the UART interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
N  *            @arg UART_IT_LBD: LIN Break detection interrupt
N  *            @arg UART_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:  Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_ERR: Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28) == UART_CR2_REG_INDEX)? \
N                                                      (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
X#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28) == UART_CR2_REG_INDEX)?                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
N
N/** @brief  Enable CTS flow control 
N  *         This macro allows to enable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).                                                                                                                  
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         This parameter can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)        \
N  do{                                                      \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);  \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;        \
N  } while(0)
X#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)          do{                                                          SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);      (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;          } while(0)
N
N/** @brief  Disable CTS flow control 
N  *         This macro allows to disable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         This parameter can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)        \
N  do{                                                       \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);      \
N  } while(0)
X#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)          do{                                                           CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);     (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);        } while(0)
N
N/** @brief  Enable RTS flow control 
N  *         This macro allows to enable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         This parameter can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)       \
N  do{                                                     \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;       \
N  } while(0)
X#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)         do{                                                         SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);     (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;         } while(0)
N
N/** @brief  Disable RTS flow control 
N  *         This macro allows to disable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         This parameter can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)       \
N  do{                                                      \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);     \
N  } while(0)
X#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)         do{                                                          CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);       } while(0)
N
N
N/** @brief  Enable UART
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */ 
N#define __HAL_UART_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
N
N/** @brief  Disable UART
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_UART_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
N
N/**
N  * @}
N  */
N
N
N/* Private macros --------------------------------------------------------*/
N/** @defgroup UART_Private_Macros   UART Private Macros
N  * @{
N  */
N
N#define UART_CR1_REG_INDEX               1    
N#define UART_CR2_REG_INDEX               2    
N#define UART_CR3_REG_INDEX               3    
N
N#define UART_DIV_SAMPLING16(_PCLK_, _BAUD_)         (((_PCLK_)*25)/(4*(_BAUD_)))
N#define UART_DIVMANT_SAMPLING16(_PCLK_, _BAUD_)     (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100)
N#define UART_DIVFRAQ_SAMPLING16(_PCLK_, _BAUD_)     (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100)) * 16 + 50) / 100)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0F) */
N#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0)) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0F))
X#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0)) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0F))
N#define IS_UART_WORD_LENGTH(LENGTH)       (((LENGTH) == UART_WORDLENGTH_8B) || \
N                                           ((LENGTH) == UART_WORDLENGTH_9B))
X#define IS_UART_WORD_LENGTH(LENGTH)       (((LENGTH) == UART_WORDLENGTH_8B) ||                                            ((LENGTH) == UART_WORDLENGTH_9B))
N#define IS_UART_LIN_WORD_LENGTH(LENGTH)   ((LENGTH) == UART_WORDLENGTH_8B)
N
N#define IS_UART_STOPBITS(STOPBITS)     (((STOPBITS) == UART_STOPBITS_1) || \
N                                        ((STOPBITS) == UART_STOPBITS_2))
X#define IS_UART_STOPBITS(STOPBITS)     (((STOPBITS) == UART_STOPBITS_1) ||                                         ((STOPBITS) == UART_STOPBITS_2))
N
N#define IS_UART_PARITY(PARITY)         (((PARITY) == UART_PARITY_NONE) || \
N                                        ((PARITY) == UART_PARITY_EVEN) || \
N                                        ((PARITY) == UART_PARITY_ODD))
X#define IS_UART_PARITY(PARITY)         (((PARITY) == UART_PARITY_NONE) ||                                         ((PARITY) == UART_PARITY_EVEN) ||                                         ((PARITY) == UART_PARITY_ODD))
N
N#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)\
N                                       (((CONTROL) == UART_HWCONTROL_NONE) || \
N                                        ((CONTROL) == UART_HWCONTROL_RTS) || \
N                                        ((CONTROL) == UART_HWCONTROL_CTS) || \
N                                        ((CONTROL) == UART_HWCONTROL_RTS_CTS))
X#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)                                       (((CONTROL) == UART_HWCONTROL_NONE) ||                                         ((CONTROL) == UART_HWCONTROL_RTS) ||                                         ((CONTROL) == UART_HWCONTROL_CTS) ||                                         ((CONTROL) == UART_HWCONTROL_RTS_CTS))
N
N#define IS_UART_MODE(MODE)             ((((MODE) & (~((uint32_t)UART_MODE_TX_RX))) == 0x00) && \
N                                        ((MODE) != (uint32_t)0x00000000))
X#define IS_UART_MODE(MODE)             ((((MODE) & (~((uint32_t)UART_MODE_TX_RX))) == 0x00) &&                                         ((MODE) != (uint32_t)0x00000000))
N
N#define IS_UART_STATE(STATE)           (((STATE) == UART_STATE_DISABLE) || \
N                                        ((STATE) == UART_STATE_ENABLE))
X#define IS_UART_STATE(STATE)           (((STATE) == UART_STATE_DISABLE) ||                                         ((STATE) == UART_STATE_ENABLE))
N
N#define IS_UART_OVERSAMPLING(SAMPLING)      ((SAMPLING) == UART_OVERSAMPLING_16)
N#define IS_UART_LIN_OVERSAMPLING(SAMPLING)  ((SAMPLING) == UART_OVERSAMPLING_16)
N
N#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || \
N                                                 ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
X#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) ||                                                  ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
N
N#define IS_UART_WAKEUPMETHOD(WAKEUP)   (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || \
N                                        ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
X#define IS_UART_WAKEUPMETHOD(WAKEUP)   (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) ||                                         ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
N
N                                
N/** Check UART Baud rate
N  *         __BAUDRATE__: Baudrate specified by the user
N  *         The maximum Baud Rate is derived from the maximum clock on APB (i.e. 72 MHz) 
N  *         divided by the smallest oversampling used on the USART (i.e. 16) 
N  * Retrun : TRUE or FALSE
N  */
N#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4500001)
N
N/** Check UART Node Address
N  *         __ADDRESS__: UART Node address specified by the user
N  *         UART Node address is used in Multi processor communication for wakeup 
N  *         with address mark detection. 
N  *         This parameter must be a number between Min_Data = 0 and Max_Data = 15 
N  * Return : TRUE or FALSE
N  */
N#define IS_UART_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xF)
N
N/** UART interruptions flag mask
N  */ 
N#define UART_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | \
N                                  USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
X#define UART_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE |                                   USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup UART_Exported_Functions UART Exported Functions
N  * @{
N  */
N  
N/** @addtogroup UART_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ****************************/
NHAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
NHAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
NHAL_StatusTypeDef HAL_UART_DeInit (UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspInit(UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspDeInit(UART_HandleTypeDef *huart);
N
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group2 IO operation functions 
N  * @{
N  */
N
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
Nvoid HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
N
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group3 Peripheral Control functions
N  * @{
N  */
N
N/* Peripheral Control functions  ************************************************/
NHAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);
N
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group4 Peripheral State and Errors functions 
N  * @{
N  */
N
N/* Peripheral State and Errors functions  **************************************************/
NHAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart);
Nuint32_t              HAL_UART_GetError(UART_HandleTypeDef *huart);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_UART_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 313 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_UART_MODULE_ENABLED */
N
N#ifdef HAL_USART_MODULE_ENABLED
N #include "stm32f1xx_hal_usart.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_usart.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_usart.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of USART HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_USART_H
N#define __STM32F1xx_HAL_USART_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup USART
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup USART_Exported_Types USART Exported Types
N  * @{
N  */ 
N
N
N/** 
N  * @brief USART Init Structure definition
N  */ 
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the Usart communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (16 * (husart->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref USART_Word_Length */
N
N  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
N                                           This parameter can be a value of @ref USART_Stop_Bits */
N
N  uint32_t Parity;                   /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref USART_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits). */
N 
N  uint32_t Mode;                      /*!< Specifies wether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref USART_Mode */
N
N  uint32_t CLKPolarity;               /*!< Specifies the steady state of the serial clock.
N                                           This parameter can be a value of @ref USART_Clock_Polarity */
N
N  uint32_t CLKPhase;                  /*!< Specifies the clock transition on which the bit capture is made.
N                                           This parameter can be a value of @ref USART_Clock_Phase */
N
N  uint32_t CLKLastBit;                /*!< Specifies whether the clock pulse corresponding to the last transmitted
N                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
N                                           This parameter can be a value of @ref USART_Last_Bit */
N}USART_InitTypeDef;
N
N/** 
N  * @brief HAL State structures definition
N  */ 
Ntypedef enum
N{
N  HAL_USART_STATE_RESET             = 0x00,    /*!< Peripheral is not initialized   */
N  HAL_USART_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use */
N  HAL_USART_STATE_BUSY              = 0x02,    /*!< an internal process is ongoing */   
N  HAL_USART_STATE_BUSY_TX           = 0x12,    /*!< Data Transmission process is ongoing */ 
N  HAL_USART_STATE_BUSY_RX           = 0x22,    /*!< Data Reception process is ongoing */
N  HAL_USART_STATE_BUSY_TX_RX        = 0x32,    /*!< Data Transmission Reception process is ongoing */
N  HAL_USART_STATE_TIMEOUT           = 0x03,    /*!< Timeout state */
N  HAL_USART_STATE_ERROR             = 0x04     /*!< Error */
N}HAL_USART_StateTypeDef;
N
N
N/** 
N  * @brief  USART handle Structure definition  
N  */  
Ntypedef struct
N{
N  USART_TypeDef                 *Instance;        /*!< USART registers base address        */
N  
N  USART_InitTypeDef              Init;            /*!< Usart communication parameters      */
N  
N  uint8_t                       *pTxBuffPtr;      /*!< Pointer to Usart Tx transfer Buffer */
N  
N  uint16_t                       TxXferSize;      /*!< Usart Tx Transfer size              */
N  
N  __IO uint16_t                  TxXferCount;     /*!< Usart Tx Transfer Counter           */
X  volatile uint16_t                  TxXferCount;      
N  
N  uint8_t                       *pRxBuffPtr;      /*!< Pointer to Usart Rx transfer Buffer */
N  
N  uint16_t                       RxXferSize;      /*!< Usart Rx Transfer size              */
N 
N  __IO uint16_t                  RxXferCount;     /*!< Usart Rx Transfer Counter           */  
X  volatile uint16_t                  RxXferCount;        
N  
N  DMA_HandleTypeDef             *hdmatx;          /*!< Usart Tx DMA Handle parameters      */
N    
N  DMA_HandleTypeDef             *hdmarx;          /*!< Usart Rx DMA Handle parameters      */
N  
N  HAL_LockTypeDef                Lock;            /*!< Locking object                      */
N  
N  __IO HAL_USART_StateTypeDef    State;           /*!< Usart communication state           */
X  volatile HAL_USART_StateTypeDef    State;            
N  
N  __IO uint32_t                  ErrorCode;       /*!< USART Error code                    */
X  volatile uint32_t                  ErrorCode;        
N  
N}USART_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup USART_Exported_Constants USART Exported constants
N  * @{
N  */
N
N/** @defgroup USART_Error_Codes USART Error Codes
N  * @{
N  */
N#define HAL_USART_ERROR_NONE      ((uint32_t)0x00)    /*!< No error            */
N#define HAL_USART_ERROR_PE        ((uint32_t)0x01)    /*!< Parity error        */
N#define HAL_USART_ERROR_NE        ((uint32_t)0x02)    /*!< Noise error         */
N#define HAL_USART_ERROR_FE        ((uint32_t)0x04)    /*!< frame error         */
N#define HAL_USART_ERROR_ORE       ((uint32_t)0x08)    /*!< Overrun error       */
N#define HAL_USART_ERROR_DMA       ((uint32_t)0x10)     /*!< DMA transfer error  */
N/**
N  * @}
N  */
N
N/** @defgroup USART_Word_Length USART Word Length
N  * @{
N  */
N#define USART_WORDLENGTH_8B             ((uint32_t)0x00000000)
N#define USART_WORDLENGTH_9B             ((uint32_t)USART_CR1_M)
N/**
N  * @}
N  */
N
N/** @defgroup USART_Stop_Bits USART Number of Stop Bits
N  * @{
N  */
N#define USART_STOPBITS_1                ((uint32_t)0x00000000)
N#define USART_STOPBITS_0_5              ((uint32_t)USART_CR2_STOP_0)
N#define USART_STOPBITS_2                ((uint32_t)USART_CR2_STOP_1)
N#define USART_STOPBITS_1_5              ((uint32_t)(USART_CR2_STOP_0 | USART_CR2_STOP_1))
N/**
N  * @}
N  */ 
N
N/** @defgroup USART_Parity USART Parity
N  * @{
N  */ 
N#define USART_PARITY_NONE               ((uint32_t)0x00000000)
N#define USART_PARITY_EVEN               ((uint32_t)USART_CR1_PCE)
N#define USART_PARITY_ODD                ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */ 
N
N/** @defgroup USART_Mode USART Mode
N  * @{
N  */ 
N#define USART_MODE_RX                   ((uint32_t)USART_CR1_RE)
N#define USART_MODE_TX                   ((uint32_t)USART_CR1_TE)
N#define USART_MODE_TX_RX                ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N
N/**
N  * @}
N  */
N    
N/** @defgroup USART_Clock USART Clock
N  * @{
N  */ 
N#define USART_CLOCK_DISABLE             ((uint32_t)0x00000000)
N#define USART_CLOCK_ENABLE              ((uint32_t)USART_CR2_CLKEN)
N/**
N  * @}
N  */ 
N
N/** @defgroup USART_Clock_Polarity USART Clock Polarity
N  * @{
N  */
N#define USART_POLARITY_LOW              ((uint32_t)0x00000000)
N#define USART_POLARITY_HIGH             ((uint32_t)USART_CR2_CPOL)
N/**
N  * @}
N  */ 
N
N/** @defgroup USART_Clock_Phase USART Clock Phase
N  * @{
N  */
N#define USART_PHASE_1EDGE               ((uint32_t)0x00000000)
N#define USART_PHASE_2EDGE               ((uint32_t)USART_CR2_CPHA)
N/**
N  * @}
N  */
N
N/** @defgroup USART_Last_Bit USART Last Bit
N  * @{
N  */
N#define USART_LASTBIT_DISABLE           ((uint32_t)0x00000000)
N#define USART_LASTBIT_ENABLE            ((uint32_t)USART_CR2_LBCL)
N/**
N  * @}
N  */
N
N/** @defgroup USART_NACK_State USART NACK State
N  * @{
N  */
N#define USART_NACK_ENABLE               ((uint32_t)USART_CR3_NACK)
N#define USART_NACK_DISABLE              ((uint32_t)0x00000000)
N/**
N  * @}
N  */
N
N/** @defgroup USART_Flags USART Flags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N
N#define USART_FLAG_CTS                  ((uint32_t)USART_SR_CTS)
N#define USART_FLAG_LBD                  ((uint32_t)USART_SR_LBD)
N#define USART_FLAG_TXE                  ((uint32_t)USART_SR_TXE)
N#define USART_FLAG_TC                   ((uint32_t)USART_SR_TC)
N#define USART_FLAG_RXNE                 ((uint32_t)USART_SR_RXNE)
N#define USART_FLAG_IDLE                 ((uint32_t)USART_SR_IDLE)
N#define USART_FLAG_ORE                  ((uint32_t)USART_SR_ORE)
N#define USART_FLAG_NE                   ((uint32_t)USART_SR_NE)
N#define USART_FLAG_FE                   ((uint32_t)USART_SR_FE)
N#define USART_FLAG_PE                   ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup USART_Interrupt_definition USART Interrupts Definition
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (4bits)
N  *                 - 0001: CR1 register
N  *                 - 0010: CR2 register
N  *                 - 0011: CR3 register
N  *
N  * @{
N  */
N
N#define USART_IT_PE                     ((uint32_t)(USART_CR1_REG_INDEX << 28 | USART_CR1_PEIE))
N#define USART_IT_TXE                    ((uint32_t)(USART_CR1_REG_INDEX << 28 | USART_CR1_TXEIE))
N#define USART_IT_TC                     ((uint32_t)(USART_CR1_REG_INDEX << 28 | USART_CR1_TCIE))
N#define USART_IT_RXNE                   ((uint32_t)(USART_CR1_REG_INDEX << 28 | USART_CR1_RXNEIE))
N#define USART_IT_IDLE                   ((uint32_t)(USART_CR1_REG_INDEX << 28 | USART_CR1_IDLEIE))
N
N#define USART_IT_LBD                    ((uint32_t)(USART_CR2_REG_INDEX << 28 | USART_CR2_LBDIE))
N
N#define USART_IT_CTS                    ((uint32_t)(USART_CR3_REG_INDEX << 28 | USART_CR3_CTSIE))
N#define USART_IT_ERR                    ((uint32_t)(USART_CR3_REG_INDEX << 28 | USART_CR3_EIE))
N
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N    
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup USART_Exported_Macros USART Exported Macros
N  * @{
N  */
N
N
N/** @brief Reset USART handle state
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_USART_STATE_RESET)
N
N/** @brief  Check whether the specified USART flag is set or not.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg USART_FLAG_TXE:  Transmit data register empty flag
N  *            @arg USART_FLAG_TC:   Transmission Complete flag
N  *            @arg USART_FLAG_RXNE: Receive data register not empty flag
N  *            @arg USART_FLAG_IDLE: Idle Line detection flag
N  *            @arg USART_FLAG_ORE:  OverRun Error flag
N  *            @arg USART_FLAG_NE:   Noise Error flag
N  *            @arg USART_FLAG_FE:   Framing Error flag
N  *            @arg USART_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N
N#define __HAL_USART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the specified USART pending flags.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg USART_FLAG_TC:   Transmission Complete flag.
N  *            @arg USART_FLAG_RXNE: Receive data register not empty flag.
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun 
N  *          error) and IDLE (Idle line detected) flags are cleared by software 
N  *          sequence: a read operation to USART_SR register followed by a read
N  *          operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_FLAG(__HANDLE__, __FLAG__)  ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clear the USART PE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_PEFLAG(__HANDLE__) \
Ndo{                                          \
N  __IO uint32_t tmpreg;                      \
N  tmpreg = (__HANDLE__)->Instance->SR;       \
N  tmpreg = (__HANDLE__)->Instance->DR;       \
N  UNUSED(tmpreg);                            \
N}while(0)
X#define __HAL_USART_CLEAR_PEFLAG(__HANDLE__) do{                                            __IO uint32_t tmpreg;                        tmpreg = (__HANDLE__)->Instance->SR;         tmpreg = (__HANDLE__)->Instance->DR;         UNUSED(tmpreg);                            }while(0)
N
N
N/** @brief  Clear the USART FE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_FEFLAG(__HANDLE__) __HAL_USART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the USART NE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_NEFLAG(__HANDLE__) __HAL_USART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the USART ORE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_OREFLAG(__HANDLE__) __HAL_USART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the USART IDLE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_USART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_USART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Enable the specified Usart interrupts.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __INTERRUPT__: specifies the USART interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg USART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg USART_IT_TC:   Transmission complete interrupt
N  *            @arg USART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg USART_IT_IDLE: Idle line detection interrupt
N  *            @arg USART_IT_PE:   Parity Error interrupt
N  *            @arg USART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_USART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == USART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & USART_IT_MASK)): \
N                                                            (((__INTERRUPT__) >> 28) == USART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & USART_IT_MASK)): \
N                                                            ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & USART_IT_MASK)))
X#define __HAL_USART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == USART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & USART_IT_MASK)):                                                             (((__INTERRUPT__) >> 28) == USART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & USART_IT_MASK)):                                                             ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & USART_IT_MASK)))
N
N
N/** @brief  Disable the specified Usart interrupts.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __INTERRUPT__: specifies the USART interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg USART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg USART_IT_TC:   Transmission complete interrupt
N  *            @arg USART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg USART_IT_IDLE: Idle line detection interrupt
N  *            @arg USART_IT_PE:   Parity Error interrupt
N  *            @arg USART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_USART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == USART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & USART_IT_MASK)): \
N                                                            (((__INTERRUPT__) >> 28) == USART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & USART_IT_MASK)): \
N                                                            ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & USART_IT_MASK)))
X#define __HAL_USART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == USART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & USART_IT_MASK)):                                                             (((__INTERRUPT__) >> 28) == USART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & USART_IT_MASK)):                                                             ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & USART_IT_MASK)))
N
N
N    
N/** @brief  Check whether the specified Usart interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __IT__: specifies the USART interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg USART_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg USART_IT_TC:  Transmission complete interrupt
N  *            @arg USART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg USART_IT_IDLE: Idle line detection interrupt
N  *            @arg USART_IT_ERR: Error interrupt
N  *            @arg USART_IT_PE: Parity Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_USART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == USART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28) == USART_CR2_REG_INDEX)? \
N                                                      (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & USART_IT_MASK))
X#define __HAL_USART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == USART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28) == USART_CR2_REG_INDEX)?                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & USART_IT_MASK))
N
N/** @brief  Enable USART
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */ 
N#define __HAL_USART_ENABLE(__HANDLE__)               SET_BIT((__HANDLE__)->Instance->CR1,(USART_CR1_UE)) 
N
N/** @brief  Disable USART
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         USART Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */ 
N#define __HAL_USART_DISABLE(__HANDLE__)              CLEAR_BIT((__HANDLE__)->Instance->CR1,(USART_CR1_UE)) 
N 
N
N/**
N  * @}
N  */
N
N
N/* Private macros --------------------------------------------------------*/
N/** @defgroup USART_Private_Macros   USART Private Macros
N  * @{
N  */
N
N#define USART_CR1_REG_INDEX             1    
N#define USART_CR2_REG_INDEX             2    
N#define USART_CR3_REG_INDEX             3    
N
N#define USART_DIV(__PCLK__, __BAUD__)                (((__PCLK__)*25)/(4*(__BAUD__)))
N#define USART_DIVMANT(__PCLK__, __BAUD__)            (USART_DIV((__PCLK__), (__BAUD__))/100)
N#define USART_DIVFRAQ(__PCLK__, __BAUD__)            (((USART_DIV((__PCLK__), (__BAUD__)) - (USART_DIVMANT((__PCLK__), (__BAUD__)) * 100)) * 16 + 50) / 100)
N#define USART_BRR(__PCLK__, __BAUD__)                ((USART_DIVMANT((__PCLK__), (__BAUD__)) << 4)|(USART_DIVFRAQ((__PCLK__), (__BAUD__)) & 0x0F))
N
N/** Check USART Baud rate
N  *      __BAUDRATE__: Baudrate specified by the user
N  *                    The maximum Baud Rate is derived from the maximum clock on APB (i.e. 72 MHz) 
N  *                    divided by the smallest oversampling used on the USART (i.e. 16) 
N  * return : TRUE or FALSE
N  */ 
N#define IS_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4500001)
N
N#define IS_USART_WORD_LENGTH(LENGTH)    (((LENGTH) == USART_WORDLENGTH_8B) || \
N                                         ((LENGTH) == USART_WORDLENGTH_9B))
X#define IS_USART_WORD_LENGTH(LENGTH)    (((LENGTH) == USART_WORDLENGTH_8B) ||                                          ((LENGTH) == USART_WORDLENGTH_9B))
N
N#define IS_USART_STOPBITS(STOPBITS)     (((STOPBITS) == USART_STOPBITS_1) || \
N                                         ((STOPBITS) == USART_STOPBITS_0_5) || \
N                                         ((STOPBITS) == USART_STOPBITS_1_5) || \
N                                         ((STOPBITS) == USART_STOPBITS_2))
X#define IS_USART_STOPBITS(STOPBITS)     (((STOPBITS) == USART_STOPBITS_1) ||                                          ((STOPBITS) == USART_STOPBITS_0_5) ||                                          ((STOPBITS) == USART_STOPBITS_1_5) ||                                          ((STOPBITS) == USART_STOPBITS_2))
N
N#define IS_USART_PARITY(PARITY)         (((PARITY) == USART_PARITY_NONE) || \
N                                         ((PARITY) == USART_PARITY_EVEN) || \
N                                         ((PARITY) == USART_PARITY_ODD))
X#define IS_USART_PARITY(PARITY)         (((PARITY) == USART_PARITY_NONE) ||                                          ((PARITY) == USART_PARITY_EVEN) ||                                          ((PARITY) == USART_PARITY_ODD))
N
N#define IS_USART_MODE(MODE)             ((((MODE) & (~((uint32_t)USART_MODE_TX_RX))) == 0x00) && ((MODE) != (uint32_t)0x00000000))
N
N#define IS_USART_CLOCK(CLOCK)           (((CLOCK) == USART_CLOCK_DISABLE) || \
N                                         ((CLOCK) == USART_CLOCK_ENABLE))
X#define IS_USART_CLOCK(CLOCK)           (((CLOCK) == USART_CLOCK_DISABLE) ||                                          ((CLOCK) == USART_CLOCK_ENABLE))
N
N#define IS_USART_POLARITY(CPOL)         (((CPOL) == USART_POLARITY_LOW) || ((CPOL) == USART_POLARITY_HIGH))
N
N#define IS_USART_PHASE(CPHA)            (((CPHA) == USART_PHASE_1EDGE) || ((CPHA) == USART_PHASE_2EDGE))
N
N#define IS_USART_LASTBIT(LASTBIT)       (((LASTBIT) == USART_LASTBIT_DISABLE) || \
N                                         ((LASTBIT) == USART_LASTBIT_ENABLE))
X#define IS_USART_LASTBIT(LASTBIT)       (((LASTBIT) == USART_LASTBIT_DISABLE) ||                                          ((LASTBIT) == USART_LASTBIT_ENABLE))
N
N#define IS_USART_NACK_STATE(NACK)       (((NACK) == USART_NACK_ENABLE) || \
N                                         ((NACK) == USART_NACK_DISABLE))
X#define IS_USART_NACK_STATE(NACK)       (((NACK) == USART_NACK_ENABLE) ||                                          ((NACK) == USART_NACK_DISABLE))
N
N/** USART interruptions flag mask
N  * 
N  */ 
N#define USART_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | \
N                                   USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
X#define USART_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE |                                    USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
N
N/**
N  * @}
N  */
N
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup USART_Exported_Functions USART Exported Functions
N  * @{
N  */
N  
N/** @addtogroup USART_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ******************************/
NHAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart);
NHAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart);
Nvoid HAL_USART_MspInit(USART_HandleTypeDef *husart);
Nvoid HAL_USART_MspDeInit(USART_HandleTypeDef *husart);
N
N/**
N  * @}
N  */
N
N/** @addtogroup USART_Exported_Functions_Group2 IO operation functions 
N  * @{
N  */
N
N/* IO operation functions *******************************************************/
NHAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
NHAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
NHAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData,  uint16_t Size);
NHAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size);
NHAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size);
NHAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size);
NHAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart);
NHAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart);
NHAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart);
Nvoid HAL_USART_IRQHandler(USART_HandleTypeDef *husart);
Nvoid HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart);
Nvoid HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart);
Nvoid HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart);
Nvoid HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart);
Nvoid HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart);
Nvoid HAL_USART_ErrorCallback(USART_HandleTypeDef *husart);
N
N/**
N  * @}
N  */
N
N/* Peripheral Control functions ***********************************************/
N
N/** @addtogroup USART_Exported_Functions_Group3 Peripheral State and Errors functions 
N  * @{
N  */
N
N/* Peripheral State and Error functions ***************************************/
NHAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart);
Nuint32_t               HAL_USART_GetError(USART_HandleTypeDef *husart);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_USART_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 317 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_USART_MODULE_ENABLED */
N
N#ifdef HAL_IRDA_MODULE_ENABLED
N #include "stm32f1xx_hal_irda.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_irda.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_irda.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of IRDA HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_IRDA_H
N#define __STM32F1xx_HAL_IRDA_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup IRDA
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup IRDA_Exported_Types IRDA Exported Types
N  * @{
N  */ 
N
N/**
N  * @brief IRDA Init Structure definition
N  */
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the IRDA communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (16 * (hirda->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref IRDA_Word_Length */
N
N
N  uint32_t Parity;                    /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref IRDA_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits). */
N 
N  uint32_t Mode;                      /*!< Specifies wether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref IRDA_Transfer_Mode */
N                                            
N  uint8_t  Prescaler;                 /*!< Specifies the Prescaler value prescaler value to be programmed 
N                                           in the IrDA low-power Baud Register, for defining pulse width on which
N                                           burst acceptance/rejection will be decided. This value is used as divisor 
N                                           of system clock to achieve required pulse width. */
N  
N  uint32_t IrDAMode;                  /*!< Specifies the IrDA mode
N                                           This parameter can be a value of @ref IRDA_Low_Power */
N}IRDA_InitTypeDef;
N
N/** 
N  * @brief HAL IRDA State structures definition  
N  */ 
Ntypedef enum
N{
N  HAL_IRDA_STATE_RESET             = 0x00,    /*!< Peripheral is not initialized */
N  HAL_IRDA_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use */
N  HAL_IRDA_STATE_BUSY              = 0x02,    /*!< an internal process is ongoing */
N  HAL_IRDA_STATE_BUSY_TX           = 0x12,    /*!< Data Transmission process is ongoing */
N  HAL_IRDA_STATE_BUSY_RX           = 0x22,    /*!< Data Reception process is ongoing */
N  HAL_IRDA_STATE_BUSY_TX_RX        = 0x32,    /*!< Data Transmission and Reception process is ongoing */
N  HAL_IRDA_STATE_TIMEOUT           = 0x03,    /*!< Timeout state */
N  HAL_IRDA_STATE_ERROR             = 0x04     /*!< Error */
N}HAL_IRDA_StateTypeDef;
N
N
N/** 
N  * @brief  IRDA handle Structure definition  
N  */  
Ntypedef struct
N{
N  USART_TypeDef               *Instance;        /*!< USART registers base address       */
N  
N  IRDA_InitTypeDef            Init;             /*!< IRDA communication parameters      */
N  
N  uint8_t                     *pTxBuffPtr;      /*!< Pointer to IRDA Tx transfer Buffer */
N  
N  uint16_t                    TxXferSize;       /*!< IRDA Tx Transfer size              */
N  
N  uint16_t                    TxXferCount;      /*!< IRDA Tx Transfer Counter           */
N  
N  uint8_t                     *pRxBuffPtr;      /*!< Pointer to IRDA Rx transfer Buffer */
N  
N  uint16_t                    RxXferSize;       /*!< IRDA Rx Transfer size              */
N  
N  uint16_t                    RxXferCount;      /*!< IRDA Rx Transfer Counter           */  
N  
N  DMA_HandleTypeDef           *hdmatx;          /*!< IRDA Tx DMA Handle parameters      */
N    
N  DMA_HandleTypeDef           *hdmarx;          /*!< IRDA Rx DMA Handle parameters      */
N  
N  HAL_LockTypeDef             Lock;             /*!< Locking object                     */
N  
N  __IO HAL_IRDA_StateTypeDef  State;            /*!< IRDA communication state           */
X  volatile HAL_IRDA_StateTypeDef  State;             
N  
N  __IO uint32_t  ErrorCode;        /*!< IRDA Error code                    */
X  volatile uint32_t  ErrorCode;         
N  
N}IRDA_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup IRDA_Exported_Constants IRDA Exported constants
N  * @{
N  */
N
N/** @defgroup IRDA_Error_Codes IRDA Error Codes
N  * @{
N  */
N#define HAL_IRDA_ERROR_NONE      ((uint32_t)0x00)    /*!< No error            */
N#define HAL_IRDA_ERROR_PE        ((uint32_t)0x01)    /*!< Parity error        */
N#define HAL_IRDA_ERROR_NE        ((uint32_t)0x02)    /*!< Noise error         */
N#define HAL_IRDA_ERROR_FE        ((uint32_t)0x04)    /*!< frame error         */
N#define HAL_IRDA_ERROR_ORE       ((uint32_t)0x08)    /*!< Overrun error       */
N#define HAL_IRDA_ERROR_DMA       ((uint32_t)0x10)    /*!< DMA transfer error  */
N
N/**
N  * @}
N  */
N
N
N/** @defgroup IRDA_Word_Length IRDA Word Length
N  * @{
N  */
N#define IRDA_WORDLENGTH_8B                  ((uint32_t)0x00000000)
N#define IRDA_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
N/**
N  * @}
N  */
N
N
N/** @defgroup IRDA_Parity IRDA Parity 
N  * @{
N  */ 
N#define IRDA_PARITY_NONE                    ((uint32_t)0x00000000)
N#define IRDA_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
N#define IRDA_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */ 
N
N
N/** @defgroup IRDA_Transfer_Mode IRDA Transfer Mode  
N  * @{
N  */ 
N#define IRDA_MODE_RX                        ((uint32_t)USART_CR1_RE)
N#define IRDA_MODE_TX                        ((uint32_t)USART_CR1_TE)
N#define IRDA_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N/**
N  * @}
N  */
N
N/** @defgroup IRDA_Low_Power IRDA Low Power 
N  * @{
N  */
N#define IRDA_POWERMODE_LOWPOWER             ((uint32_t)USART_CR3_IRLP)
N#define IRDA_POWERMODE_NORMAL               ((uint32_t)0x00000000)
N/**
N  * @}
N  */
N
N/** @defgroup IRDA_Flags IRDA Flags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N#define IRDA_FLAG_TXE                       ((uint32_t)USART_SR_TXE)
N#define IRDA_FLAG_TC                        ((uint32_t)USART_SR_TC)
N#define IRDA_FLAG_RXNE                      ((uint32_t)USART_SR_RXNE)
N#define IRDA_FLAG_IDLE                      ((uint32_t)USART_SR_IDLE)
N#define IRDA_FLAG_ORE                       ((uint32_t)USART_SR_ORE)
N#define IRDA_FLAG_NE                        ((uint32_t)USART_SR_NE)
N#define IRDA_FLAG_FE                        ((uint32_t)USART_SR_FE)
N#define IRDA_FLAG_PE                        ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup IRDA_Interrupt_definition IRDA Interrupt Definitions
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (4 bits)
N  *                 - 0001: CR1 register
N  *                 - 0010: CR2 register
N  *                 - 0011: CR3 register
N  *
N  * @{
N  */
N
N#define IRDA_IT_PE                          ((uint32_t)(IRDA_CR1_REG_INDEX << 28 | USART_CR1_PEIE))
N#define IRDA_IT_TXE                         ((uint32_t)(IRDA_CR1_REG_INDEX << 28 | USART_CR1_TXEIE))
N#define IRDA_IT_TC                          ((uint32_t)(IRDA_CR1_REG_INDEX << 28 | USART_CR1_TCIE))
N#define IRDA_IT_RXNE                        ((uint32_t)(IRDA_CR1_REG_INDEX << 28 | USART_CR1_RXNEIE))
N#define IRDA_IT_IDLE                        ((uint32_t)(IRDA_CR1_REG_INDEX << 28 | USART_CR1_IDLEIE))
N
N#define IRDA_IT_LBD                         ((uint32_t)(IRDA_CR2_REG_INDEX << 28 | USART_CR2_LBDIE))
N
N#define IRDA_IT_CTS                         ((uint32_t)(IRDA_CR3_REG_INDEX << 28 | USART_CR3_CTSIE))
N#define IRDA_IT_ERR                         ((uint32_t)(IRDA_CR3_REG_INDEX << 28 | USART_CR3_EIE))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N    
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup IRDA_Exported_Macros IRDA Exported Macros
N  * @{
N  */
N
N/** @brief Reset IRDA handle state
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_IRDA_STATE_RESET)
N
N/** @brief  Flush the IRDA DR register 
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_IRDA_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
N
N/** @brief  Check whether the specified IRDA flag is set or not.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg IRDA_FLAG_TXE:  Transmit data register empty flag
N  *            @arg IRDA_FLAG_TC:   Transmission Complete flag
N  *            @arg IRDA_FLAG_RXNE: Receive data register not empty flag
N  *            @arg IRDA_FLAG_IDLE: Idle Line detection flag
N  *            @arg IRDA_FLAG_ORE:  OverRun Error flag
N  *            @arg IRDA_FLAG_NE:   Noise Error flag
N  *            @arg IRDA_FLAG_FE:   Framing Error flag
N  *            @arg IRDA_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_IRDA_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the specified IRDA pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg IRDA_FLAG_TC:   Transmission Complete flag.
N  *            @arg IRDA_FLAG_RXNE: Receive data register not empty flag.
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun 
N  *          error) and IDLE (Idle line detected) flags are cleared by software 
N  *          sequence: a read operation to USART_SR register followed by a read
N  *          operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clear the IRDA PE pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__) \
Ndo{                                         \
N  __IO uint32_t tmpreg;                     \
N  tmpreg = (__HANDLE__)->Instance->SR;      \
N  tmpreg = (__HANDLE__)->Instance->DR;      \
N  UNUSED(tmpreg);                           \
N  }while(0)                                 \
N    
X#define __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__) do{                                           __IO uint32_t tmpreg;                       tmpreg = (__HANDLE__)->Instance->SR;        tmpreg = (__HANDLE__)->Instance->DR;        UNUSED(tmpreg);                             }while(0)                                     
N/** @brief  Clear the IRDA FE pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_FEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the IRDA NE pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_NEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the IRDA ORE pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_OREFLAG(__HANDLE__) __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the IRDA IDLE pending flag.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_CLEAR_IDLEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Enable the specified IRDA interrupt.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the IRDA interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg IRDA_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg IRDA_IT_TC:   Transmission complete interrupt
N  *            @arg IRDA_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg IRDA_IT_IDLE: Idle line detection interrupt
N  *            @arg IRDA_IT_PE:   Parity Error interrupt
N  *            @arg IRDA_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_IRDA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == IRDA_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & IRDA_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28) == IRDA_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & IRDA_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & IRDA_IT_MASK)))
X#define __HAL_IRDA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == IRDA_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & IRDA_IT_MASK)):                                                            (((__INTERRUPT__) >> 28) == IRDA_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & IRDA_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & IRDA_IT_MASK)))
N
N/** @brief  Disable the specified IRDA interrupt.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the IRDA interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg IRDA_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg IRDA_IT_TC:   Transmission complete interrupt
N  *            @arg IRDA_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg IRDA_IT_IDLE: Idle line detection interrupt
N  *            @arg IRDA_IT_PE:   Parity Error interrupt
N  *            @arg IRDA_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_IRDA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == IRDA_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & IRDA_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28) == IRDA_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & IRDA_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & IRDA_IT_MASK)))
X#define __HAL_IRDA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == IRDA_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & IRDA_IT_MASK)):                                                            (((__INTERRUPT__) >> 28) == IRDA_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & IRDA_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & IRDA_IT_MASK)))
N    
N/** @brief  Check whether the specified IRDA interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __IT__: specifies the IRDA interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg IRDA_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg IRDA_IT_TC:  Transmission complete interrupt
N  *            @arg IRDA_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg IRDA_IT_IDLE: Idle line detection interrupt
N  *            @arg IRDA_IT_ERR: Error interrupt
N  *            @arg IRDA_IT_PE: Parity Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_IRDA_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == IRDA_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:((((__IT__) >> 28) == IRDA_CR2_REG_INDEX)? \
N                                                      (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & IRDA_IT_MASK))
X#define __HAL_IRDA_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == IRDA_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:((((__IT__) >> 28) == IRDA_CR2_REG_INDEX)?                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & IRDA_IT_MASK))
N
N/** @brief  Enable UART/USART associated to IRDA Handle
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */ 
N#define __HAL_IRDA_ENABLE(__HANDLE__)                   (SET_BIT((__HANDLE__)->Instance->CR1, USART_CR1_UE))
N
N/** @brief  Disable UART/USART associated to IRDA Handle
N  * @param  __HANDLE__: specifies the IRDA Handle.
N  *         IRDA Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @retval None
N  */
N#define __HAL_IRDA_DISABLE(__HANDLE__)                  (CLEAR_BIT((__HANDLE__)->Instance->CR1, USART_CR1_UE))
N
N/**
N  * @}
N  */
N
N/* Private macros --------------------------------------------------------*/
N/** @defgroup IRDA_Private_Macros   IRDA Private Macros
N  * @{
N  */
N
N#define IRDA_CR1_REG_INDEX                  1    
N#define IRDA_CR2_REG_INDEX                  2    
N#define IRDA_CR3_REG_INDEX                  3    
N
N#define IRDA_DIV(__PCLK__, __BAUD__)                    (((__PCLK__)*25)/(4*(__BAUD__)))
N#define IRDA_DIVMANT(__PCLK__, __BAUD__)                (IRDA_DIV((__PCLK__), (__BAUD__))/100)
N#define IRDA_DIVFRAQ(__PCLK__, __BAUD__)                (((IRDA_DIV((__PCLK__), (__BAUD__)) - (IRDA_DIVMANT((__PCLK__), (__BAUD__)) * 100)) * 16 + 50) / 100)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0F) */
N#define IRDA_BRR(_PCLK_, _BAUD_)            (((IRDA_DIVMANT((_PCLK_), (_BAUD_)) << 4) + \
N                                             (IRDA_DIVFRAQ((_PCLK_), (_BAUD_)) & 0xF0)) + \
N                                             (IRDA_DIVFRAQ((_PCLK_), (_BAUD_)) & 0x0F))
X#define IRDA_BRR(_PCLK_, _BAUD_)            (((IRDA_DIVMANT((_PCLK_), (_BAUD_)) << 4) +                                              (IRDA_DIVFRAQ((_PCLK_), (_BAUD_)) & 0xF0)) +                                              (IRDA_DIVFRAQ((_PCLK_), (_BAUD_)) & 0x0F))
N
N/** Ensure that IRDA Baud rate is less or equal to maximum value
N  *    __BAUDRATE__: specifies the IRDA Baudrate set by the user.
N  *                  The maximum Baud Rate is 115200bps 
N  * Returns : True or False
N  */   
N#define IS_IRDA_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 115201)
N
N#define IS_IRDA_WORD_LENGTH(LENGTH)    (((LENGTH) == IRDA_WORDLENGTH_8B) || \
N                                        ((LENGTH) == IRDA_WORDLENGTH_9B))
X#define IS_IRDA_WORD_LENGTH(LENGTH)    (((LENGTH) == IRDA_WORDLENGTH_8B) ||                                         ((LENGTH) == IRDA_WORDLENGTH_9B))
N
N#define IS_IRDA_PARITY(PARITY)         (((PARITY) == IRDA_PARITY_NONE) || \
N                                        ((PARITY) == IRDA_PARITY_EVEN) || \
N                                        ((PARITY) == IRDA_PARITY_ODD))
X#define IS_IRDA_PARITY(PARITY)         (((PARITY) == IRDA_PARITY_NONE) ||                                         ((PARITY) == IRDA_PARITY_EVEN) ||                                         ((PARITY) == IRDA_PARITY_ODD))
N
N#define IS_IRDA_MODE(MODE)             ((((MODE) & (~((uint32_t)IRDA_MODE_TX_RX))) == 0x00) && \
N                                        ((MODE) != (uint32_t)0x00000000))
X#define IS_IRDA_MODE(MODE)             ((((MODE) & (~((uint32_t)IRDA_MODE_TX_RX))) == 0x00) &&                                         ((MODE) != (uint32_t)0x00000000))
N
N#define IS_IRDA_POWERMODE(MODE)        (((MODE) == IRDA_POWERMODE_LOWPOWER) || \
N                                        ((MODE) == IRDA_POWERMODE_NORMAL))
X#define IS_IRDA_POWERMODE(MODE)        (((MODE) == IRDA_POWERMODE_LOWPOWER) ||                                         ((MODE) == IRDA_POWERMODE_NORMAL))
N
N/** IRDA interruptions flag mask
N  * 
N  */ 
N#define IRDA_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | \
N                                  USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
X#define IRDA_IT_MASK  ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE |                                   USART_CR1_IDLEIE | USART_CR2_LBDIE | USART_CR3_CTSIE | USART_CR3_EIE )
N
N/**
N  * @}
N  */
N
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup IRDA_Exported_Functions IRDA Exported Functions
N  * @{
N  */
N  
N/** @addtogroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ****************************/
NHAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda);
NHAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda);
N
N/**
N  * @}
N  */
N
N/** @addtogroup IRDA_Exported_Functions_Group2 IO operation functions 
N  * @{
N  */
N
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda);
NHAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda);
NHAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda);
Nvoid HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda);
N
N/**
N  * @}
N  */
N
N/** @addtogroup IRDA_Exported_Functions_Group3 Peripheral State and Errors functions 
N  * @{
N  */
N
N/* Peripheral State and Error functions ***************************************/
NHAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda);
Nuint32_t              HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_IRDA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 321 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_IRDA_MODULE_ENABLED */
N
N#ifdef HAL_SMARTCARD_MODULE_ENABLED
N #include "stm32f1xx_hal_smartcard.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_smartcard.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_smartcard.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of SMARTCARD HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_SMARTCARD_H
N#define __STM32F1xx_HAL_SMARTCARD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup SMARTCARD
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup SMARTCARD_Exported_Types SMARTCARD Exported Types
N  * @{
N  */ 
N
N
N/** 
N  * @brief SMARTCARD Init Structure definition
N  */
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the SmartCard communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (16 * (hsmartcard->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref SMARTCARD_Word_Length */
N
N  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
N                                           This parameter can be a value of @ref SMARTCARD_Stop_Bits */
N
N  uint32_t Parity;                    /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref SMARTCARD_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits).*/
N
N  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref SMARTCARD_Mode */
N
N  uint32_t CLKPolarity;               /*!< Specifies the steady state of the serial clock.
N                                           This parameter can be a value of @ref SMARTCARD_Clock_Polarity */
N
N  uint32_t CLKPhase;                  /*!< Specifies the clock transition on which the bit capture is made.
N                                           This parameter can be a value of @ref SMARTCARD_Clock_Phase */
N
N  uint32_t CLKLastBit;                /*!< Specifies whether the clock pulse corresponding to the last transmitted
N                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
N                                           This parameter can be a value of @ref SMARTCARD_Last_Bit */
N
N  uint32_t Prescaler;                 /*!< Specifies the SmartCard Prescaler value used for dividing the system clock 
N                                           to provide the smartcard clock. The value given in the register (5 significant bits)
N                                           is multiplied by 2 to give the division factor of the source clock frequency.
N                                           This parameter can be a value of @ref SMARTCARD_Prescaler */
N
N  uint32_t GuardTime;                 /*!< Specifies the SmartCard Guard Time value in terms of number of baud clocks */
N
N  uint32_t NACKState;                 /*!< Specifies the SmartCard NACK Transmission state
N                                           This parameter can be a value of @ref SMARTCARD_NACK_State */
N}SMARTCARD_InitTypeDef;
N
N/** 
N  * @brief HAL State structures definition
N  */
Ntypedef enum
N{
N  HAL_SMARTCARD_STATE_RESET             = 0x00,    /*!< Peripheral is not yet Initialized */
N  HAL_SMARTCARD_STATE_READY             = 0x01,    /*!< Peripheral Initialized and ready for use */
N  HAL_SMARTCARD_STATE_BUSY              = 0x02,    /*!< an internal process is ongoing */
N  HAL_SMARTCARD_STATE_BUSY_TX           = 0x12,    /*!< Data Transmission process is ongoing */
N  HAL_SMARTCARD_STATE_BUSY_RX           = 0x22,    /*!< Data Reception process is ongoing */
N  HAL_SMARTCARD_STATE_BUSY_TX_RX        = 0x32,    /*!< Data Transmission and Reception process is ongoing */ 
N  HAL_SMARTCARD_STATE_TIMEOUT           = 0x03,    /*!< Timeout state */
N  HAL_SMARTCARD_STATE_ERROR             = 0x04     /*!< Error */
N}HAL_SMARTCARD_StateTypeDef;
N
N
N/** 
N  * @brief  SMARTCARD handle Structure definition
N  */
Ntypedef struct
N{
N  USART_TypeDef                    *Instance;        /*!< USART registers base address */
N
N  SMARTCARD_InitTypeDef            Init;             /*!< SmartCard communication parameters */
N
N  uint8_t                          *pTxBuffPtr;      /*!< Pointer to SmartCard Tx transfer Buffer */
N
N  uint16_t                         TxXferSize;       /*!< SmartCard Tx Transfer size */
N
N  uint16_t                         TxXferCount;      /*!< SmartCard Tx Transfer Counter */
N
N  uint8_t                          *pRxBuffPtr;      /*!< Pointer to SmartCard Rx transfer Buffer */
N
N  uint16_t                         RxXferSize;       /*!< SmartCard Rx Transfer size */
N
N  uint16_t                         RxXferCount;      /*!< SmartCard Rx Transfer Counter */
N
N  DMA_HandleTypeDef                *hdmatx;          /*!< SmartCard Tx DMA Handle parameters */
N
N  DMA_HandleTypeDef                *hdmarx;          /*!< SmartCard Rx DMA Handle parameters */
N
N  HAL_LockTypeDef                  Lock;             /*!< Locking object */
N
N  __IO HAL_SMARTCARD_StateTypeDef  State;            /*!< SmartCard communication state */
X  volatile HAL_SMARTCARD_StateTypeDef  State;             
N
N  __IO uint32_t  ErrorCode;        /*!< SmartCard Error code */
X  volatile uint32_t  ErrorCode;         
N}SMARTCARD_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup SMARTCARD_Exported_Constants  SMARTCARD Exported constants
N  * @{
N  */
N
N/** @defgroup SMARTCARD_Error_Codes SMARTCARD Error Codes
N  * @{
N  */
N#define HAL_SMARTCARD_ERROR_NONE      ((uint32_t)0x00)    /*!< No error            */
N#define HAL_SMARTCARD_ERROR_PE        ((uint32_t)0x01)    /*!< Parity error        */
N#define HAL_SMARTCARD_ERROR_NE        ((uint32_t)0x02)    /*!< Noise error         */
N#define HAL_SMARTCARD_ERROR_FE        ((uint32_t)0x04)    /*!< frame error         */
N#define HAL_SMARTCARD_ERROR_ORE       ((uint32_t)0x08)    /*!< Overrun error       */
N#define HAL_SMARTCARD_ERROR_DMA       ((uint32_t)0x10)     /*!< DMA transfer error  */
N
N/**
N  * @}
N  */
N
N
N/** @defgroup SMARTCARD_Word_Length SMARTCARD Word Length
N  * @{
N  */
N#define SMARTCARD_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
N
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Stop_Bits SMARTCARD Number of Stop Bits
N  * @{
N  */
N#define SMARTCARD_STOPBITS_0_5                   ((uint32_t)USART_CR2_STOP_0)
N#define SMARTCARD_STOPBITS_1_5                   ((uint32_t)(USART_CR2_STOP_0 | USART_CR2_STOP_1))
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Parity SMARTCARD Parity
N  * @{
N  */
N#define SMARTCARD_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
N#define SMARTCARD_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Mode SMARTCARD Mode
N  * @{
N  */
N#define SMARTCARD_MODE_RX                        ((uint32_t)USART_CR1_RE)
N#define SMARTCARD_MODE_TX                        ((uint32_t)USART_CR1_TE)
N#define SMARTCARD_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Clock_Polarity  SMARTCARD Clock Polarity
N  * @{
N  */
N#define SMARTCARD_POLARITY_LOW                   ((uint32_t)0x00000000)
N#define SMARTCARD_POLARITY_HIGH                  ((uint32_t)USART_CR2_CPOL)
N/**
N  * @}
N  */ 
N
N/** @defgroup SMARTCARD_Clock_Phase SMARTCARD Clock Phase
N  * @{
N  */
N#define SMARTCARD_PHASE_1EDGE                    ((uint32_t)0x00000000)
N#define SMARTCARD_PHASE_2EDGE                    ((uint32_t)USART_CR2_CPHA)
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Last_Bit  SMARTCARD Last Bit
N  * @{
N  */
N#define SMARTCARD_LASTBIT_DISABLE                ((uint32_t)0x00000000)
N#define SMARTCARD_LASTBIT_ENABLE                 ((uint32_t)USART_CR2_LBCL)
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_NACK_State   SMARTCARD NACK State
N  * @{
N  */
N#define SMARTCARD_NACK_ENABLE                    ((uint32_t)USART_CR3_NACK)
N#define SMARTCARD_NACK_DISABLE                   ((uint32_t)0x00000000)
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_DMA_Requests SMARTCARD DMA requests
N  * @{
N  */
N
N#define SMARTCARD_DMAREQ_TX                      ((uint32_t)USART_CR3_DMAT)
N#define SMARTCARD_DMAREQ_RX                      ((uint32_t)USART_CR3_DMAR)
N
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Prescaler SMARTCARD Prescaler
N  * @{
N  */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV2         ((uint32_t)0x00000001)          /*!< SYSCLK divided by 2 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV4         ((uint32_t)0x00000002)          /*!< SYSCLK divided by 4 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV6         ((uint32_t)0x00000003)          /*!< SYSCLK divided by 6 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV8         ((uint32_t)0x00000004)          /*!< SYSCLK divided by 8 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV10        ((uint32_t)0x00000005)          /*!< SYSCLK divided by 10 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV12        ((uint32_t)0x00000006)          /*!< SYSCLK divided by 12 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV14        ((uint32_t)0x00000007)          /*!< SYSCLK divided by 14 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV16        ((uint32_t)0x00000008)          /*!< SYSCLK divided by 16 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV18        ((uint32_t)0x00000009)          /*!< SYSCLK divided by 18 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV20        ((uint32_t)0x0000000A)          /*!< SYSCLK divided by 20 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV22        ((uint32_t)0x0000000B)          /*!< SYSCLK divided by 22 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV24        ((uint32_t)0x0000000C)          /*!< SYSCLK divided by 24 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV26        ((uint32_t)0x0000000D)          /*!< SYSCLK divided by 26 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV28        ((uint32_t)0x0000000E)          /*!< SYSCLK divided by 28 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV30        ((uint32_t)0x0000000F)          /*!< SYSCLK divided by 30 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV32        ((uint32_t)0x00000010)          /*!< SYSCLK divided by 32 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV34        ((uint32_t)0x00000011)          /*!< SYSCLK divided by 34 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV36        ((uint32_t)0x00000012)          /*!< SYSCLK divided by 36 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV38        ((uint32_t)0x00000013)          /*!< SYSCLK divided by 38 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV40        ((uint32_t)0x00000014)          /*!< SYSCLK divided by 40 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV42        ((uint32_t)0x00000015)          /*!< SYSCLK divided by 42 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV44        ((uint32_t)0x00000016)          /*!< SYSCLK divided by 44 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV46        ((uint32_t)0x00000017)          /*!< SYSCLK divided by 46 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV48        ((uint32_t)0x00000018)          /*!< SYSCLK divided by 48 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV50        ((uint32_t)0x00000019)          /*!< SYSCLK divided by 50 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV52        ((uint32_t)0x0000001A)          /*!< SYSCLK divided by 52 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV54        ((uint32_t)0x0000001B)          /*!< SYSCLK divided by 54 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV56        ((uint32_t)0x0000001C)          /*!< SYSCLK divided by 56 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV58        ((uint32_t)0x0000001D)          /*!< SYSCLK divided by 58 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV60        ((uint32_t)0x0000001E)          /*!< SYSCLK divided by 60 */
N#define SMARTCARD_PRESCALER_SYSCLK_DIV62        ((uint32_t)0x0000001F)          /*!< SYSCLK divided by 62 */
N/**
N  * @}
N  */
N
N
N
N/** @defgroup SMARTCARD_Flags    SMARTCARD Flags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N
N#define SMARTCARD_FLAG_TXE                      ((uint32_t)USART_SR_TXE)
N#define SMARTCARD_FLAG_TC                       ((uint32_t)USART_SR_TC)
N#define SMARTCARD_FLAG_RXNE                     ((uint32_t)USART_SR_RXNE)
N#define SMARTCARD_FLAG_IDLE                     ((uint32_t)USART_SR_IDLE)
N#define SMARTCARD_FLAG_ORE                      ((uint32_t)USART_SR_ORE)
N#define SMARTCARD_FLAG_NE                       ((uint32_t)USART_SR_NE)
N#define SMARTCARD_FLAG_FE                       ((uint32_t)USART_SR_FE)
N#define SMARTCARD_FLAG_PE                       ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup SMARTCARD_Interrupt_definition     SMARTCARD Interrupts Definition
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (4 bits)
N  *                 - 0001: CR1 register
N  *                 - 0010: CR3 register
N
N  *
N  * @{
N  */
N
N#define SMARTCARD_IT_PE                         ((uint32_t)(SMARTCARD_CR1_REG_INDEX << 28 | USART_CR1_PEIE))
N#define SMARTCARD_IT_TXE                        ((uint32_t)(SMARTCARD_CR1_REG_INDEX << 28 | USART_CR1_TXEIE))
N#define SMARTCARD_IT_TC                         ((uint32_t)(SMARTCARD_CR1_REG_INDEX << 28 | USART_CR1_TCIE))
N#define SMARTCARD_IT_RXNE                       ((uint32_t)(SMARTCARD_CR1_REG_INDEX << 28 | USART_CR1_RXNEIE))
N#define SMARTCARD_IT_IDLE                       ((uint32_t)(SMARTCARD_CR1_REG_INDEX << 28 | USART_CR1_IDLEIE))
N#define SMARTCARD_IT_ERR                        ((uint32_t)(SMARTCARD_CR3_REG_INDEX << 28 | USART_CR3_EIE))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N    
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup SMARTCARD_Exported_Macros SMARTCARD Exported Macros
N  * @{
N  */
N
N
N/** @brief Reset SMARTCARD handle state
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMARTCARD_STATE_RESET)
N
N/** @brief  Flush the Smartcard DR register 
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
N    
N/** @brief  Check whether the specified Smartcard flag is set or not.
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg SMARTCARD_FLAG_TXE:  Transmit data register empty flag
N  *            @arg SMARTCARD_FLAG_TC:   Transmission Complete flag
N  *            @arg SMARTCARD_FLAG_RXNE: Receive data register not empty flag
N  *            @arg SMARTCARD_FLAG_IDLE: Idle Line detection flag
N  *            @arg SMARTCARD_FLAG_ORE:  OverRun Error flag
N  *            @arg SMARTCARD_FLAG_NE:   Noise Error flag
N  *            @arg SMARTCARD_FLAG_FE:   Framing Error flag
N  *            @arg SMARTCARD_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_SMARTCARD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the specified Smartcard pending flags.
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *         This parameter can be any combination of the following values:
N  *            @arg SMARTCARD_FLAG_TC:   Transmission Complete flag.
N  *            @arg SMARTCARD_FLAG_RXNE: Receive data register not empty flag.
N  * @retval None
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error) and ORE (OverRun 
N  *          error) flags are cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a read operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clear the SMARTCARD PE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__) \
Ndo{                                                        \
N    __IO uint32_t tmpreg;                                  \
N    tmpreg = (__HANDLE__)->Instance->SR;                   \
N    tmpreg = (__HANDLE__)->Instance->DR;                   \
N    UNUSED(tmpreg);                                        \
N}while(0)  
X#define __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__) do{                                                            __IO uint32_t tmpreg;                                      tmpreg = (__HANDLE__)->Instance->SR;                       tmpreg = (__HANDLE__)->Instance->DR;                       UNUSED(tmpreg);                                        }while(0)  
N
N
N
N/** @brief  Clear the SMARTCARD FE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_FEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the SMARTCARD NE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_NEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the SMARTCARD ORE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_OREFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the SMARTCARD IDLE pending flag.
N  * @param  __HANDLE__: specifies the USART Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */
N#define __HAL_SMARTCARD_CLEAR_IDLEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Enable the specified SmartCard interrupt.
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __INTERRUPT__: specifies the SMARTCARD interrupt to enable.
N  *          This parameter can be one of the following values:
N  *            @arg SMARTCARD_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg SMARTCARD_IT_TC:   Transmission complete interrupt
N  *            @arg SMARTCARD_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg SMARTCARD_IT_IDLE: Idle line detection interrupt
N  *            @arg SMARTCARD_IT_PE:   Parity Error interrupt
N  *            @arg SMARTCARD_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_SMARTCARD_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == SMARTCARD_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & SMARTCARD_IT_MASK)): \
N                                                               ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & SMARTCARD_IT_MASK)))
X#define __HAL_SMARTCARD_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28) == SMARTCARD_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & SMARTCARD_IT_MASK)):                                                                ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & SMARTCARD_IT_MASK)))
N
N/** @brief  Disable the specified SmartCard interrupts.
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __INTERRUPT__: specifies the SMARTCARD interrupt to disable.
N  *          This parameter can be one of the following values:
N  *            @arg SMARTCARD_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg SMARTCARD_IT_TC:   Transmission complete interrupt
N  *            @arg SMARTCARD_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg SMARTCARD_IT_IDLE: Idle line detection interrupt
N  *            @arg SMARTCARD_IT_PE:   Parity Error interrupt
N  *            @arg SMARTCARD_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  */
N#define __HAL_SMARTCARD_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == SMARTCARD_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & SMARTCARD_IT_MASK)): \
N                                                               ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & SMARTCARD_IT_MASK)))
X#define __HAL_SMARTCARD_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28) == SMARTCARD_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & SMARTCARD_IT_MASK)):                                                                ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & SMARTCARD_IT_MASK)))
N
N/** @brief  Check whether the specified SmartCard interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __IT__: specifies the SMARTCARD interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg SMARTCARD_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg SMARTCARD_IT_TC:  Transmission complete interrupt
N  *            @arg SMARTCARD_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg SMARTCARD_IT_IDLE: Idle line detection interrupt
N  *            @arg SMARTCARD_IT_ERR: Error interrupt
N  *            @arg SMARTCARD_IT_PE: Parity Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_SMARTCARD_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28) == SMARTCARD_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1: (__HANDLE__)->Instance->CR3) & (((uint32_t)(__IT__)) & SMARTCARD_IT_MASK))
N
N/** @brief  Enable the USART associated to the SMARTCARD Handle
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */ 
N#define __HAL_SMARTCARD_ENABLE(__HANDLE__)               (SET_BIT((__HANDLE__)->Instance->CR1, USART_CR1_UE))
N
N/** @brief  Disable the USART associated to the SMARTCARD Handle
N  * @param  __HANDLE__: specifies the SMARTCARD Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @retval None
N  */ 
N#define __HAL_SMARTCARD_DISABLE(__HANDLE__)              (CLEAR_BIT((__HANDLE__)->Instance->CR1, USART_CR1_UE))
N
N/** @brief  Enable the SmartCard DMA request.
N  * @param  __HANDLE__: specifies the SmartCard Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __REQUEST__: specifies the SmartCard DMA request.
N  *         This parameter can be one of the following values:
N  *            @arg SMARTCARD_DMAREQ_TX: SmartCard DMA transmit request
N  *            @arg SMARTCARD_DMAREQ_RX: SmartCard DMA receive request
N  * @retval None
N  */
N#define __HAL_SMARTCARD_DMA_REQUEST_ENABLE(__HANDLE__, __REQUEST__)    (SET_BIT((__HANDLE__)->Instance->CR3, (__REQUEST__)))
N
N/** @brief  Disable the SmartCard DMA request.
N  * @param  __HANDLE__: specifies the SmartCard Handle.
N  *         SMARTCARD Handle selects the USARTx peripheral (USART availability and x value depending on device).
N  * @param  __REQUEST__: specifies the SmartCard DMA request.
N  *         This parameter can be one of the following values:
N  *            @arg SMARTCARD_DMAREQ_TX: SmartCard DMA transmit request
N  *            @arg SMARTCARD_DMAREQ_RX: SmartCard DMA receive request
N  * @retval None
N  */
N#define __HAL_SMARTCARD_DMA_REQUEST_DISABLE(__HANDLE__, __REQUEST__)   (CLEAR_BIT((__HANDLE__)->Instance->CR3, (__REQUEST__)))
N
N
N/**
N  * @}
N  */
N
N
N/* Private macros --------------------------------------------------------*/
N/** @defgroup SMARTCARD_Private_Macros   SMARTCARD Private Macros
N  * @{
N  */
N
N#define SMARTCARD_CR1_REG_INDEX                 1    
N#define SMARTCARD_CR3_REG_INDEX                 3    
N
N#define SMARTCARD_DIV(__PCLK__, __BAUD__)                (((__PCLK__)*25)/(4*(__BAUD__)))
N#define SMARTCARD_DIVMANT(__PCLK__, __BAUD__)            (SMARTCARD_DIV((__PCLK__), (__BAUD__))/100)
N#define SMARTCARD_DIVFRAQ(__PCLK__, __BAUD__)            (((SMARTCARD_DIV((__PCLK__), (__BAUD__)) - (SMARTCARD_DIVMANT((__PCLK__), (__BAUD__)) * 100)) * 16 + 50) / 100)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0F) */
N#define SMARTCARD_BRR(_PCLK_, _BAUD_)            (((SMARTCARD_DIVMANT((_PCLK_), (_BAUD_)) << 4) + \
N                                                  (SMARTCARD_DIVFRAQ((_PCLK_), (_BAUD_)) & 0xF0)) + \
N                                                  (SMARTCARD_DIVFRAQ((_PCLK_), (_BAUD_)) & 0x0F))
X#define SMARTCARD_BRR(_PCLK_, _BAUD_)            (((SMARTCARD_DIVMANT((_PCLK_), (_BAUD_)) << 4) +                                                   (SMARTCARD_DIVFRAQ((_PCLK_), (_BAUD_)) & 0xF0)) +                                                   (SMARTCARD_DIVFRAQ((_PCLK_), (_BAUD_)) & 0x0F))
N
N/** Check the Baud rate range.
N  *         The maximum Baud Rate is derived from the maximum clock on APB (i.e. 72 MHz) 
N  *         divided by the smallest oversampling used on the USART (i.e. 16) 
N  *         __BAUDRATE__: Baud rate set by the configuration function.
N  * Return : TRUE or FALSE
N  */ 
N#define IS_SMARTCARD_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4500001)
N
N#define IS_SMARTCARD_WORD_LENGTH(LENGTH)    ((LENGTH) == SMARTCARD_WORDLENGTH_9B)
N
N#define IS_SMARTCARD_STOPBITS(STOPBITS)     (((STOPBITS) == SMARTCARD_STOPBITS_0_5) || \
N                                             ((STOPBITS) == SMARTCARD_STOPBITS_1_5))
X#define IS_SMARTCARD_STOPBITS(STOPBITS)     (((STOPBITS) == SMARTCARD_STOPBITS_0_5) ||                                              ((STOPBITS) == SMARTCARD_STOPBITS_1_5))
N
N#define IS_SMARTCARD_PARITY(PARITY)         (((PARITY) == SMARTCARD_PARITY_EVEN) || \
N                                             ((PARITY) == SMARTCARD_PARITY_ODD))
X#define IS_SMARTCARD_PARITY(PARITY)         (((PARITY) == SMARTCARD_PARITY_EVEN) ||                                              ((PARITY) == SMARTCARD_PARITY_ODD))
N
N#define IS_SMARTCARD_MODE(MODE)             ((((MODE) & (~((uint32_t)SMARTCARD_MODE_TX_RX))) == 0x00) && \
N                                             ((MODE) != (uint32_t)0x00000000))
X#define IS_SMARTCARD_MODE(MODE)             ((((MODE) & (~((uint32_t)SMARTCARD_MODE_TX_RX))) == 0x00) &&                                              ((MODE) != (uint32_t)0x00000000))
N
N#define IS_SMARTCARD_POLARITY(CPOL)         (((CPOL) == SMARTCARD_POLARITY_LOW) || ((CPOL) == SMARTCARD_POLARITY_HIGH))
N
N#define IS_SMARTCARD_PHASE(CPHA)            (((CPHA) == SMARTCARD_PHASE_1EDGE) || ((CPHA) == SMARTCARD_PHASE_2EDGE))
N
N#define IS_SMARTCARD_LASTBIT(LASTBIT)       (((LASTBIT) == SMARTCARD_LASTBIT_DISABLE) || \
N                                             ((LASTBIT) == SMARTCARD_LASTBIT_ENABLE))
X#define IS_SMARTCARD_LASTBIT(LASTBIT)       (((LASTBIT) == SMARTCARD_LASTBIT_DISABLE) ||                                              ((LASTBIT) == SMARTCARD_LASTBIT_ENABLE))
N
N#define IS_SMARTCARD_NACK_STATE(NACK)       (((NACK) == SMARTCARD_NACK_ENABLE) || \
N                                             ((NACK) == SMARTCARD_NACK_DISABLE))
X#define IS_SMARTCARD_NACK_STATE(NACK)       (((NACK) == SMARTCARD_NACK_ENABLE) ||                                              ((NACK) == SMARTCARD_NACK_DISABLE))
N
N#define IS_SMARTCARD_PRESCALER(PRESCALER)   (((PRESCALER) >= SMARTCARD_PRESCALER_SYSCLK_DIV2) && \
N                                             ((PRESCALER) <= SMARTCARD_PRESCALER_SYSCLK_DIV62) )
X#define IS_SMARTCARD_PRESCALER(PRESCALER)   (((PRESCALER) >= SMARTCARD_PRESCALER_SYSCLK_DIV2) &&                                              ((PRESCALER) <= SMARTCARD_PRESCALER_SYSCLK_DIV62) )
N
N/** SMARTCARD interruptions flag mask
N  * 
N  */ 
N#define SMARTCARD_IT_MASK   ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | \
N                                        USART_CR1_IDLEIE | USART_CR3_EIE )
X#define SMARTCARD_IT_MASK   ((uint32_t) USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE |                                         USART_CR1_IDLEIE | USART_CR3_EIE )
N
N
N/**
N  * @}
N  */
N
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup SMARTCARD_Exported_Functions SMARTCARD Exported Functions
N  * @{
N  */
N  
N/** @addtogroup SMARTCARD_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N
N/* Initialization/de-initialization functions  **********************************/
NHAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsc);
NHAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsc);
Nvoid HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsc);
Nvoid HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsc);
N
N/**
N  * @}
N  */
N
N/** @addtogroup SMARTCARD_Exported_Functions_Group2 IO operation functions 
N  * @{
N  */
N
N/* IO operation functions *******************************************************/
NHAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsc, uint8_t *pData, uint16_t Size);
Nvoid HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsc);
Nvoid HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsc);
Nvoid HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsc);
Nvoid HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsc);
N
N/**
N  * @}
N  */
N
N/** @addtogroup SMARTCARD_Exported_Functions_Group3 Peripheral State and Errors functions 
N  * @{
N  */
N
N/* Peripheral State and Errors functions functions  *****************************/
NHAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsc);
Nuint32_t                   HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsc);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_SMARTCARD_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 325 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_SMARTCARD_MODULE_ENABLED */
N
N#ifdef HAL_WWDG_MODULE_ENABLED
N #include "stm32f1xx_hal_wwdg.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_wwdg.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_wwdg.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of WWDG HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_WWDG_H
N#define __STM32F1xx_HAL_WWDG_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup WWDG
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup WWDG_Exported_Types WWDG Exported Types
N  * @{
N  */
N
N/**
N  * @brief  WWDG HAL State Structure definition
N  */
Ntypedef enum
N{
N  HAL_WWDG_STATE_RESET     = 0x00,  /*!< WWDG not yet initialized or disabled */
N  HAL_WWDG_STATE_READY     = 0x01,  /*!< WWDG initialized and ready for use   */
N  HAL_WWDG_STATE_BUSY      = 0x02,  /*!< WWDG internal process is ongoing     */
N  HAL_WWDG_STATE_TIMEOUT   = 0x03,  /*!< WWDG timeout state                   */
N  HAL_WWDG_STATE_ERROR     = 0x04   /*!< WWDG error state                     */
N}HAL_WWDG_StateTypeDef;
N
N/** 
N  * @brief  WWDG Init structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t Prescaler;  /*!< Specifies the prescaler value of the WWDG.
N                            This parameter can be a value of @ref WWDG_Prescaler */
N  
N  uint32_t Window;     /*!< Specifies the WWDG window value to be compared to the downcounter.
N                            This parameter must be a number lower than Max_Data = 0x80 */ 
N  
N  uint32_t Counter;    /*!< Specifies the WWDG free-running downcounter value.
N                            This parameter must be a number between Min_Data = 0x40 and Max_Data = 0x7F */
N
N}WWDG_InitTypeDef;
N
N/** 
N  * @brief  WWDG handle Structure definition  
N  */ 
Ntypedef struct
N{
N  WWDG_TypeDef                 *Instance;  /*!< Register base address    */
N  
N  WWDG_InitTypeDef             Init;       /*!< WWDG required parameters */
N  
N  HAL_LockTypeDef              Lock;       /*!< WWDG locking object      */
N  
N  __IO HAL_WWDG_StateTypeDef   State;      /*!< WWDG communication state */
X  volatile HAL_WWDG_StateTypeDef   State;       
N  
N}WWDG_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup WWDG_Exported_Constants WWDG Exported Constants
N  * @{
N  */
N
N/** @defgroup WWDG_Interrupt_definition WWDG Interrupt definition
N  * @{
N  */ 
N#define WWDG_IT_EWI                       WWDG_CFR_EWI  /*!< Early wakeup interrupt */
N/**
N  * @}
N  */
N
N/** @defgroup WWDG_Flag_definition WWDG Flag definition
N  * @brief WWDG Flag definition
N  * @{
N  */ 
N#define WWDG_FLAG_EWIF                    WWDG_SR_EWIF  /*!< Early wakeup interrupt flag */
N/**
N  * @}
N  */
N
N/** @defgroup WWDG_Prescaler WWDG Prescaler
N  * @{
N  */ 
N#define WWDG_PRESCALER_1   ((uint32_t)0x00000000)  /*!< WWDG counter clock = (PCLK1/4096)/1 */
N#define WWDG_PRESCALER_2                  WWDG_CFR_WDGTB0  /*!< WWDG counter clock = (PCLK1/4096)/2 */
N#define WWDG_PRESCALER_4                  WWDG_CFR_WDGTB1  /*!< WWDG counter clock = (PCLK1/4096)/4 */
N#define WWDG_PRESCALER_8                  WWDG_CFR_WDGTB  /*!< WWDG counter clock = (PCLK1/4096)/8 */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/* Private macros ------------------------------------------------------------*/
N
N/** @defgroup WWDG_Private_Macros WWDG Private Macros
N  * @{
N  */
N#define IS_WWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == WWDG_PRESCALER_1) || \
N                                          ((__PRESCALER__) == WWDG_PRESCALER_2) || \
N                                          ((__PRESCALER__) == WWDG_PRESCALER_4) || \
N                                          ((__PRESCALER__) == WWDG_PRESCALER_8))
X#define IS_WWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == WWDG_PRESCALER_1) ||                                           ((__PRESCALER__) == WWDG_PRESCALER_2) ||                                           ((__PRESCALER__) == WWDG_PRESCALER_4) ||                                           ((__PRESCALER__) == WWDG_PRESCALER_8))
N
N#define IS_WWDG_WINDOW(__WINDOW__) ((__WINDOW__) <= 0x7F)
N
N 
N#define IS_WWDG_COUNTER(__COUNTER__) (((__COUNTER__) >= 0x40) && ((__COUNTER__) <= 0x7F))
N/**
N  * @}
N  */
N
N
N/* Exported macros ------------------------------------------------------------*/
N
N/** @defgroup WWDG_Exported_Macros WWDG Exported Macros
N  * @{
N  */
N
N/** @brief Reset WWDG handle state
N  * @param  __HANDLE__: WWDG handle
N  * @retval None
N  */
N#define __HAL_WWDG_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_WWDG_STATE_RESET)
N
N/**
N  * @brief  Enables the WWDG peripheral.
N  * @param  __HANDLE__: WWDG handle
N  * @retval None
N  */
N#define __HAL_WWDG_ENABLE(__HANDLE__)             SET_BIT((__HANDLE__)->Instance->CR, WWDG_CR_WDGA)
N
N/**
N  * @brief  Disables the WWDG peripheral.
N  * @param  __HANDLE__: WWDG handle
N  * @note   WARNING: This is a dummy macro for HAL code alignment.
N  *         Once enable, WWDG Peripheral cannot be disabled except by a system reset.
N  * @retval None
N  */
N#define __HAL_WWDG_DISABLE(__HANDLE__)                      /* dummy  macro */
N
N/**
N  * @brief  Enables the WWDG early wakeup interrupt.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __INTERRUPT__: specifies the interrupt to enable.
N  *         This parameter can be one of the following values:
N  *            @arg WWDG_IT_EWI: Early wakeup interrupt
N  * @note   Once enabled this interrupt cannot be disabled except by a system reset.
N  * @retval None
N  */
N#define __HAL_WWDG_ENABLE_IT(__HANDLE__, __INTERRUPT__)     SET_BIT((__HANDLE__)->Instance->CFR, (__INTERRUPT__))
N
N/**
N  * @brief  Disables the WWDG early wakeup interrupt.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __INTERRUPT__: specifies the interrupt to disable.
N  *         This parameter can be one of the following values:
N  *            @arg WWDG_IT_EWI: Early wakeup interrupt
N  * @note   WARNING: This is a dummy macro for HAL code alignment. 
N  *         Once enabled this interrupt cannot be disabled except by a system reset.
N  * @retval None
N  */
N#define __HAL_WWDG_DISABLE_IT(__HANDLE__, __INTERRUPT__)                   /* dummy  macro */
N
N/**
N  * @brief  Gets the selected WWDG's it status.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __INTERRUPT__: specifies the it to check.
N  *        This parameter can be one of the following values:
N  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt IT
N  * @retval The new state of WWDG_FLAG (SET or RESET).
N  */
N#define __HAL_WWDG_GET_IT(__HANDLE__, __INTERRUPT__)       __HAL_WWDG_GET_FLAG((__HANDLE__),(__INTERRUPT__))
N
N/** @brief  Clear the WWDG's interrupt pending bits
N  *         bits to clear the selected interrupt pending bits.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear.
N  *         This parameter can be one of the following values:
N  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
N  */
N#define __HAL_WWDG_CLEAR_IT(__HANDLE__, __INTERRUPT__)     __HAL_WWDG_CLEAR_FLAG((__HANDLE__), (__INTERRUPT__))
N
N/**
N  * @brief  Gets the selected WWDG's flag status.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __FLAG__: specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
N  * @retval The new state of WWDG_FLAG (SET or RESET).
N  */
N#define __HAL_WWDG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
N
N/**
N  * @brief  Clears the WWDG's pending flags.
N  * @param  __HANDLE__: WWDG handle
N  * @param  __FLAG__: specifies the flag to clear.
N  *         This parameter can be one of the following values:
N  *            @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag
N  * @retval None
N  */
N#define __HAL_WWDG_CLEAR_FLAG(__HANDLE__, __FLAG__)         ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Checks if the specified WWDG interrupt source is enabled or disabled.
N  * @param  __HANDLE__: WWDG Handle.
N  * @param  __INTERRUPT__: specifies the WWDG interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg WWDG_IT_EWI: Early Wakeup Interrupt
N  * @retval state of __INTERRUPT__ (TRUE or FALSE).
N  */
N#define __HAL_WWDG_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CFR & (__INTERRUPT__)) == (__INTERRUPT__))
N
N/**
N  * @}
N  */ 
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup WWDG_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup WWDG_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization/de-initialization functions  **********************************/
NHAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg);
NHAL_StatusTypeDef HAL_WWDG_DeInit(WWDG_HandleTypeDef *hwwdg);
Nvoid HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg);
Nvoid HAL_WWDG_MspDeInit(WWDG_HandleTypeDef *hwwdg);
Nvoid HAL_WWDG_WakeupCallback(WWDG_HandleTypeDef* hwwdg);
N
N/**
N  * @}
N  */
N  
N/** @addtogroup WWDG_Exported_Functions_Group2
N  * @{
N  */
N/* I/O operation functions ******************************************************/
NHAL_StatusTypeDef HAL_WWDG_Start(WWDG_HandleTypeDef *hwwdg);
NHAL_StatusTypeDef HAL_WWDG_Start_IT(WWDG_HandleTypeDef *hwwdg);
NHAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg, uint32_t Counter);
Nvoid HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg);
N
N/**
N  * @}
N  */
N
N/** @addtogroup WWDG_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State functions  **************************************************/
NHAL_WWDG_StateTypeDef HAL_WWDG_GetState(WWDG_HandleTypeDef *hwwdg);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_WWDG_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 329 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_WWDG_MODULE_ENABLED */
N
N#ifdef HAL_PCD_MODULE_ENABLED
N #include "stm32f1xx_hal_pcd.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pcd.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_pcd.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of PCD HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_PCD_H
N#define __STM32F1xx_HAL_PCD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || \
N    defined(STM32F103x6) || defined(STM32F103xB) || \
N    defined(STM32F103xE) || defined(STM32F103xG) || \
N    defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L ||     0L || 0L ||     0L || 0L ||     0L || 0L
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_ll_usb.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup PCD
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/ 
S/** @defgroup PCD_Exported_Types PCD Exported Types
S  * @{
S  */
S
S/**
S  * @brief  PCD State structure definition
S  */
Stypedef enum
S{
S  HAL_PCD_STATE_RESET   = 0x00,
S  HAL_PCD_STATE_READY   = 0x01,
S  HAL_PCD_STATE_ERROR   = 0x02,
S  HAL_PCD_STATE_BUSY    = 0x03,
S  HAL_PCD_STATE_TIMEOUT = 0x04
S} PCD_StateTypeDef;
S
S#if defined (USB)
S/**
S  * @brief  PCD double buffered endpoint direction
S  */
Stypedef enum
S{
S  PCD_EP_DBUF_OUT,
S  PCD_EP_DBUF_IN,
S  PCD_EP_DBUF_ERR,
S}PCD_EP_DBUF_DIR;
S
S/**
S  * @brief  PCD endpoint buffer number
S  */
Stypedef enum 
S{
S  PCD_EP_NOBUF,
S  PCD_EP_BUF0,
S  PCD_EP_BUF1
S}PCD_EP_BUF_NUM;  
S#endif /* USB */
S
S#if defined (USB_OTG_FS)
Stypedef USB_OTG_GlobalTypeDef  PCD_TypeDef;
Stypedef USB_OTG_CfgTypeDef     PCD_InitTypeDef;
Stypedef USB_OTG_EPTypeDef      PCD_EPTypeDef;
S#endif /* USB_OTG_FS */
S
S#if defined (USB)
Stypedef USB_TypeDef        PCD_TypeDef;
Stypedef USB_CfgTypeDef     PCD_InitTypeDef;
Stypedef USB_EPTypeDef      PCD_EPTypeDef;
S#endif /* USB */
S
S/** 
S  * @brief  PCD Handle Structure definition
S  */
Stypedef struct
S{
S  PCD_TypeDef             *Instance;   /*!< Register base address               */
S  PCD_InitTypeDef         Init;        /*!< PCD required parameters             */
S  __IO uint8_t            USB_Address; /*!< USB Address: not used by USB OTG FS */  
S  PCD_EPTypeDef           IN_ep[15];   /*!< IN endpoint parameters              */
S  PCD_EPTypeDef           OUT_ep[15];  /*!< OUT endpoint parameters             */
S  HAL_LockTypeDef         Lock;        /*!< PCD peripheral status               */
S  __IO PCD_StateTypeDef   State;       /*!< PCD communication state             */
S  uint32_t                Setup[12];   /*!< Setup packet buffer                 */
S  void                    *pData;      /*!< Pointer to upper stack Handler      */
S} PCD_HandleTypeDef;
S
S/**
S  * @}
S  */
S
S/* Include PCD HAL Extension module */
S#include "stm32f1xx_hal_pcd_ex.h"
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup PCD_Exported_Constants PCD Exported Constants
S  * @{
S  */
S
S/** @defgroup PCD_Speed PCD Speed
S  * @{
S  */
S#define PCD_SPEED_HIGH                                                0 /* Not Supported */
S#define PCD_SPEED_HIGH_IN_FULL                                        1 /* Not Supported */
S#define PCD_SPEED_FULL                                                2
S/**
S  * @}
S  */
S  
S/** @defgroup PCD_PHY_Module PCD PHY Module
S  * @{
S  */
S#define PCD_PHY_EMBEDDED                                              2
S/**
S  * @}
S  */
S
S/** @defgroup PCD_Turnaround_Timeout Turnaround Timeout Value
S  * @{
S  */
S#ifndef USBD_FS_TRDT_VALUE
S #define USBD_FS_TRDT_VALUE           5
S#endif /* USBD_FS_TRDT_VALUE */
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Exported macros -----------------------------------------------------------*/
S/** @defgroup PCD_Exported_Macros PCD Exported Macros
S *  @brief macros to handle interrupts and specific clock configurations
S * @{
S */
S#if defined (USB_OTG_FS)
S
S#define __HAL_PCD_ENABLE(__HANDLE__)                                  USB_EnableGlobalInt ((__HANDLE__)->Instance)
S#define __HAL_PCD_DISABLE(__HANDLE__)                                 USB_DisableGlobalInt ((__HANDLE__)->Instance)
S
S#define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__)                 ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__))
S#define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__)               (((__HANDLE__)->Instance->GINTSTS) = (__INTERRUPT__))
S#define __HAL_PCD_IS_INVALID_INTERRUPT(__HANDLE__)                    (USB_ReadInterrupts((__HANDLE__)->Instance) == 0)
S
S#define __HAL_PCD_UNGATE_PHYCLOCK(__HANDLE__)                         *(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE) &= \
S                                                                      ~(USB_OTG_PCGCCTL_STOPCLK)
X#define __HAL_PCD_UNGATE_PHYCLOCK(__HANDLE__)                         *(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE) &=                                                                       ~(USB_OTG_PCGCCTL_STOPCLK)
S
S#define __HAL_PCD_GATE_PHYCLOCK(__HANDLE__)                           *(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE) |= USB_OTG_PCGCCTL_STOPCLK
S
S#define __HAL_PCD_IS_PHY_SUSPENDED(__HANDLE__)                        ((*(__IO uint32_t *)((uint32_t)((__HANDLE__)->Instance) + USB_OTG_PCGCCTL_BASE))&0x10)
S
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT()                      EXTI->IMR |= USB_OTG_FS_WAKEUP_EXTI_LINE
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT()                     EXTI->IMR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE)
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG()                       EXTI->PR & (USB_OTG_FS_WAKEUP_EXTI_LINE)
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG()                     EXTI->PR = USB_OTG_FS_WAKEUP_EXTI_LINE
S
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE()                 \
S                        do{                                               \
S                            EXTI->FTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE); \
S                            EXTI->RTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;    \
S                          } while(0)
X#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE()                                         do{                                                                           EXTI->FTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE);                             EXTI->RTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;                              } while(0)
S
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE()                \
S                        do{                                               \
S                            EXTI->FTSR |= (USB_OTG_FS_WAKEUP_EXTI_LINE);  \
S                            EXTI->RTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE); \
S                          } while(0)
X#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE()                                        do{                                                                           EXTI->FTSR |= (USB_OTG_FS_WAKEUP_EXTI_LINE);                              EXTI->RTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE);                           } while(0)
S
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE()         \
S                        do{                                               \
S                            EXTI->RTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE); \
S                            EXTI->FTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE); \
S                            EXTI->RTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;    \
S                            EXTI->FTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;    \
S                          } while(0)
X#define __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE()                                 do{                                                                           EXTI->RTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE);                             EXTI->FTSR &= ~(USB_OTG_FS_WAKEUP_EXTI_LINE);                             EXTI->RTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;                                EXTI->FTSR |= USB_OTG_FS_WAKEUP_EXTI_LINE;                              } while(0)
S
S#define __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT()                  (EXTI->SWIER |= USB_OTG_FS_WAKEUP_EXTI_LINE)
S#endif /* USB_OTG_FS */
S
S#if defined (USB)
S#define __HAL_PCD_ENABLE(__HANDLE__)                                  USB_EnableGlobalInt ((__HANDLE__)->Instance)
S#define __HAL_PCD_DISABLE(__HANDLE__)                                 USB_DisableGlobalInt ((__HANDLE__)->Instance)
S#define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__)                 ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__))
S#define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__)               (((__HANDLE__)->Instance->ISTR) &= ~(__INTERRUPT__))
S
S#define __HAL_USB_WAKEUP_EXTI_ENABLE_IT()                             EXTI->IMR |= USB_WAKEUP_EXTI_LINE
S#define __HAL_USB_WAKEUP_EXTI_DISABLE_IT()                            EXTI->IMR &= ~(USB_WAKEUP_EXTI_LINE)
S#define __HAL_USB_WAKEUP_EXTI_GET_FLAG()                              EXTI->PR & (USB_WAKEUP_EXTI_LINE)
S#define __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG()                            EXTI->PR = USB_WAKEUP_EXTI_LINE
S
S#define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE()                 \
S                        do{                                        \
S                            EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE); \
S                            EXTI->RTSR |= USB_WAKEUP_EXTI_LINE;    \
S                          } while(0)
X#define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE()                                         do{                                                                    EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE);                             EXTI->RTSR |= USB_WAKEUP_EXTI_LINE;                              } while(0)
S
S#define __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE()                \
S                        do{                                        \
S                            EXTI->FTSR |= (USB_WAKEUP_EXTI_LINE);  \
S                            EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE); \
S                          } while(0)
X#define __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE()                                        do{                                                                    EXTI->FTSR |= (USB_WAKEUP_EXTI_LINE);                              EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE);                           } while(0)
S
S#define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE()         \
S                        do{                                        \
S                            EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE); \
S                            EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE); \
S                            EXTI->RTSR |= USB_WAKEUP_EXTI_LINE;    \
S                            EXTI->FTSR |= USB_WAKEUP_EXTI_LINE;    \
S                          } while(0)
X#define __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE()                                 do{                                                                    EXTI->RTSR &= ~(USB_WAKEUP_EXTI_LINE);                             EXTI->FTSR &= ~(USB_WAKEUP_EXTI_LINE);                             EXTI->RTSR |= USB_WAKEUP_EXTI_LINE;                                EXTI->FTSR |= USB_WAKEUP_EXTI_LINE;                              } while(0)
S#endif /* USB */
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup PCD_Exported_Functions PCD Exported Functions
S  * @{
S  */
S
S/* Initialization/de-initialization functions  ********************************/
S/** @addtogroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions
S  * @{
S  */
SHAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd);
SHAL_StatusTypeDef HAL_PCD_DeInit (PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd);
S/**
S  * @}
S  */
S
S/* I/O operation functions  ***************************************************/
S/* Non-Blocking mode: Interrupt */
S/** @addtogroup PCD_Exported_Functions_Group2 IO operation functions
S  * @{
S  */
SHAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd);
SHAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd);
S
Svoid HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
Svoid HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
Svoid HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
Svoid HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum);
Svoid HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd);
Svoid HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd);
S/**
S  * @}
S  */
S
S/* Peripheral Control functions  **********************************************/
S/** @addtogroup PCD_Exported_Functions_Group3 Peripheral Control functions
S  * @{
S  */
SHAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd);
SHAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd);
SHAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address);
SHAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type);
SHAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
SHAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len);
SHAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len);
Suint16_t          HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
SHAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
SHAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
SHAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr);
SHAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
SHAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd);
S/**
S  * @}
S  */
S
S/* Peripheral State functions  ************************************************/
S/** @addtogroup PCD_Exported_Functions_Group4 Peripheral State functions
S  * @{
S  */
SPCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Private constants ---------------------------------------------------------*/
S/** @defgroup PCD_Private_Constants PCD Private Constants
S  * @{
S  */
S/** @defgroup USB_EXTI_Line_Interrupt USB EXTI line interrupt
S  * @{
S  */
S#if defined (USB_OTG_FS)
S#define USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE                            ((uint32_t)0x08)
S#define USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE                           ((uint32_t)0x0C)
S#define USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE                    ((uint32_t)0x10)
S
S#define USB_OTG_FS_WAKEUP_EXTI_LINE                                   ((uint32_t)0x00040000)  /*!< External interrupt line 18 Connected to the USB EXTI Line */
S#endif /* USB_OTG_FS */
S
S#if defined (USB)
S#define  USB_WAKEUP_EXTI_LINE                                         ((uint32_t)0x00040000)  /*!< External interrupt line 18 Connected to the USB EXTI Line */
S#endif /* USB */
S/**
S  * @}
S  */
S
S#if defined (USB)
S/** @defgroup PCD_EP0_MPS PCD EP0 MPS
S  * @{
S  */
S#define PCD_EP0MPS_64                                                 DEP0CTL_MPS_64
S#define PCD_EP0MPS_32                                                 DEP0CTL_MPS_32
S#define PCD_EP0MPS_16                                                 DEP0CTL_MPS_16
S#define PCD_EP0MPS_08                                                 DEP0CTL_MPS_8 
S/**
S  * @}
S  */
S  
S/** @defgroup PCD_ENDP PCD ENDP
S  * @{
S  */
S#define PCD_ENDP0                                                     ((uint8_t)0)
S#define PCD_ENDP1                                                     ((uint8_t)1)
S#define PCD_ENDP2                                                     ((uint8_t)2)
S#define PCD_ENDP3                                                     ((uint8_t)3)
S#define PCD_ENDP4                                                     ((uint8_t)4)
S#define PCD_ENDP5                                                     ((uint8_t)5)
S#define PCD_ENDP6                                                     ((uint8_t)6)
S#define PCD_ENDP7                                                     ((uint8_t)7)
S/**
S  * @}
S  */
S
S/** @defgroup PCD_ENDP_Kind PCD Endpoint Kind
S  * @{
S  */
S#define PCD_SNG_BUF                                                   0
S#define PCD_DBL_BUF                                                   1
S/**
S  * @}
S  */
S#endif /* USB */
S/**
S  * @}
S  */
S
S/* Private macros ------------------------------------------------------------*/
S/** @addtogroup PCD_Private_Macros PCD Private Macros
S * @{
S */
S#if defined (USB)
S/* SetENDPOINT */
S#define PCD_SET_ENDPOINT(USBx, bEpNum,wRegValue)  (*(&(USBx)->EP0R + (bEpNum) * 2)= (uint16_t)(wRegValue))
S
S/* GetENDPOINT */
S#define PCD_GET_ENDPOINT(USBx, bEpNum)            (*(&(USBx)->EP0R + (bEpNum) * 2))
S
S/* ENDPOINT transfer */
S#define USB_EP0StartXfer                          USB_EPStartXfer
S
S/**
S  * @brief  sets the type in the endpoint register(bits EP_TYPE[1:0])
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wType: Endpoint Type.
S  * @retval None
S  */
S#define PCD_SET_EPTYPE(USBx, bEpNum,wType) (PCD_SET_ENDPOINT((USBx), (bEpNum),\
S                                  ((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_T_MASK) | (wType) )))
X#define PCD_SET_EPTYPE(USBx, bEpNum,wType) (PCD_SET_ENDPOINT((USBx), (bEpNum),                                  ((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_T_MASK) | (wType) )))
S
S/**
S  * @brief  gets the type in the endpoint register(bits EP_TYPE[1:0])
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval Endpoint Type
S  */
S#define PCD_GET_EPTYPE(USBx, bEpNum) (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_T_FIELD)
S
S/**
S  * @brief free buffer used from the application realizing it to the line
S          toggles bit SW_BUF in the double buffered endpoint register
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  bDir: Direction
S  * @retval None
S  */
S#define PCD_FreeUserBuffer(USBx, bEpNum, bDir)\
S{\
S  if ((bDir) == PCD_EP_DBUF_OUT)\
S  { /* OUT double buffered endpoint */\
S    PCD_TX_DTOG((USBx), (bEpNum));\
S  }\
S  else if ((bDir) == PCD_EP_DBUF_IN)\
S  { /* IN double buffered endpoint */\
S    PCD_RX_DTOG((USBx), (bEpNum));\
S  }\
S}
X#define PCD_FreeUserBuffer(USBx, bEpNum, bDir){  if ((bDir) == PCD_EP_DBUF_OUT)  {      PCD_TX_DTOG((USBx), (bEpNum));  }  else if ((bDir) == PCD_EP_DBUF_IN)  {      PCD_RX_DTOG((USBx), (bEpNum));  }}
S
S/**
S  * @brief gets direction of the double buffered endpoint
S  * @param   USBx: USB peripheral instance register address.
S  * @param   bEpNum: Endpoint Number.
S  * @retval EP_DBUF_OUT, EP_DBUF_IN,
S  *         EP_DBUF_ERR if the endpoint counter not yet programmed.
S  */
S#define PCD_GET_DB_DIR(USBx, bEpNum)\
S{\
S  if ((uint16_t)(*PCD_EP_RX_CNT((USBx), (bEpNum)) & 0xFC00) != 0)\
S    return(PCD_EP_DBUF_OUT);\
S  else if (((uint16_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x03FF) != 0)\
S    return(PCD_EP_DBUF_IN);\
S  else\
S    return(PCD_EP_DBUF_ERR);\
S}
X#define PCD_GET_DB_DIR(USBx, bEpNum){  if ((uint16_t)(*PCD_EP_RX_CNT((USBx), (bEpNum)) & 0xFC00) != 0)    return(PCD_EP_DBUF_OUT);  else if (((uint16_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x03FF) != 0)    return(PCD_EP_DBUF_IN);  else    return(PCD_EP_DBUF_ERR);}
S
S/**
S  * @brief  sets the status for tx transfer (bits STAT_TX[1:0]).
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wState: new state
S  * @retval None
S  */
S#define PCD_SET_EP_TX_STATUS(USBx, bEpNum, wState) { register uint16_t _wRegVal;\
S   \
S    _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPTX_DTOGMASK;\
S   /* toggle first bit ? */     \
S   if((USB_EPTX_DTOG1 & (wState))!= 0)\
S   {                                                                            \
S     _wRegVal ^= USB_EPTX_DTOG1;        \
S   }                                                                            \
S   /* toggle second bit ?  */         \
S   if((USB_EPTX_DTOG2 & (wState))!= 0)      \
S   {                                                                            \
S     _wRegVal ^= USB_EPTX_DTOG2;        \
S   }                                                                            \
S   PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX));\
S  } /* PCD_SET_EP_TX_STATUS */
X#define PCD_SET_EP_TX_STATUS(USBx, bEpNum, wState) { register uint16_t _wRegVal;       _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPTX_DTOGMASK;            if((USB_EPTX_DTOG1 & (wState))!= 0)   {                                                                                 _wRegVal ^= USB_EPTX_DTOG1;           }                                                                                            if((USB_EPTX_DTOG2 & (wState))!= 0)         {                                                                                 _wRegVal ^= USB_EPTX_DTOG2;           }                                                                               PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX));  }  
S
S/**
S  * @brief  sets the status for rx transfer (bits STAT_TX[1:0])
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wState: new state
S  * @retval None
S  */
S#define PCD_SET_EP_RX_STATUS(USBx, bEpNum,wState) {\
S    register uint16_t _wRegVal;   \
S    \
S    _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPRX_DTOGMASK;\
S    /* toggle first bit ? */  \
S    if((USB_EPRX_DTOG1 & (wState))!= 0) \
S    {                                                                             \
S      _wRegVal ^= USB_EPRX_DTOG1;  \
S    }                                                                             \
S    /* toggle second bit ? */  \
S    if((USB_EPRX_DTOG2 & (wState))!= 0) \
S    {                                                                             \
S      _wRegVal ^= USB_EPRX_DTOG2;  \
S    }                                                                             \
S    PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX)); \
S  } /* PCD_SET_EP_RX_STATUS */
X#define PCD_SET_EP_RX_STATUS(USBx, bEpNum,wState) {    register uint16_t _wRegVal;           _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPRX_DTOGMASK;           if((USB_EPRX_DTOG1 & (wState))!= 0)     {                                                                                   _wRegVal ^= USB_EPRX_DTOG1;      }                                                                                        if((USB_EPRX_DTOG2 & (wState))!= 0)     {                                                                                   _wRegVal ^= USB_EPRX_DTOG2;      }                                                                                 PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX));   }  
S
S/**
S  * @brief  sets the status for rx & tx (bits STAT_TX[1:0] & STAT_RX[1:0])
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wStaterx: new state.
S  * @param  wStatetx: new state.
S  * @retval None
S  */
S#define PCD_SET_EP_TXRX_STATUS(USBx,bEpNum,wStaterx,wStatetx) {\
S    register uint32_t _wRegVal;   \
S    \
S    _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (USB_EPRX_DTOGMASK |USB_EPTX_STAT) ;\
S    /* toggle first bit ? */  \
S    if((USB_EPRX_DTOG1 & ((wStaterx)))!= 0) \
S    {                                                                                    \
S      _wRegVal ^= USB_EPRX_DTOG1;  \
S    }                                                                                    \
S    /* toggle second bit ? */  \
S    if((USB_EPRX_DTOG2 & (wStaterx))!= 0) \
S    {                                                                                    \
S      _wRegVal ^= USB_EPRX_DTOG2;  \
S    }                                                                                    \
S    /* toggle first bit ? */     \
S    if((USB_EPTX_DTOG1 & (wStatetx))!= 0)      \
S    {                                                                                    \
S      _wRegVal ^= USB_EPTX_DTOG1;        \
S    }                                                                                    \
S    /* toggle second bit ?  */         \
S    if((USB_EPTX_DTOG2 & (wStatetx))!= 0)      \
S    {                                                                                    \
S      _wRegVal ^= USB_EPTX_DTOG2;        \
S    }                                                                                    \
S    PCD_SET_ENDPOINT((USBx), (bEpNum), _wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX);    \
S  } /* PCD_SET_EP_TXRX_STATUS */
X#define PCD_SET_EP_TXRX_STATUS(USBx,bEpNum,wStaterx,wStatetx) {    register uint32_t _wRegVal;           _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (USB_EPRX_DTOGMASK |USB_EPTX_STAT) ;           if((USB_EPRX_DTOG1 & ((wStaterx)))!= 0)     {                                                                                          _wRegVal ^= USB_EPRX_DTOG1;      }                                                                                               if((USB_EPRX_DTOG2 & (wStaterx))!= 0)     {                                                                                          _wRegVal ^= USB_EPRX_DTOG2;      }                                                                                                  if((USB_EPTX_DTOG1 & (wStatetx))!= 0)          {                                                                                          _wRegVal ^= USB_EPTX_DTOG1;            }                                                                                                      if((USB_EPTX_DTOG2 & (wStatetx))!= 0)          {                                                                                          _wRegVal ^= USB_EPTX_DTOG2;            }                                                                                        PCD_SET_ENDPOINT((USBx), (bEpNum), _wRegVal | USB_EP_CTR_RX|USB_EP_CTR_TX);      }  
S
S/**
S  * @brief  gets the status for tx/rx transfer (bits STAT_TX[1:0]
S  *         /STAT_RX[1:0])
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval status
S  */
S#define PCD_GET_EP_TX_STATUS(USBx, bEpNum)     ((uint16_t)PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPTX_STAT)
S#define PCD_GET_EP_RX_STATUS(USBx, bEpNum)     ((uint16_t)PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPRX_STAT)
S
S/**
S  * @brief  sets directly the VALID tx/rx-status into the endpoint register
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_SET_EP_TX_VALID(USBx, bEpNum)      (PCD_SET_EP_TX_STATUS((USBx), (bEpNum), USB_EP_TX_VALID))
S#define PCD_SET_EP_RX_VALID(USBx, bEpNum)      (PCD_SET_EP_RX_STATUS((USBx), (bEpNum), USB_EP_RX_VALID))
S
S/**
S  * @brief  checks stall condition in an endpoint.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval TRUE = endpoint in stall condition.
S  */
S#define PCD_GET_EP_TX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_TX_STATUS((USBx), (bEpNum)) \
S                                   == USB_EP_TX_STALL)
X#define PCD_GET_EP_TX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_TX_STATUS((USBx), (bEpNum))                                    == USB_EP_TX_STALL)
S#define PCD_GET_EP_RX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_RX_STATUS((USBx), (bEpNum)) \
S                                   == USB_EP_RX_STALL)
X#define PCD_GET_EP_RX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_RX_STATUS((USBx), (bEpNum))                                    == USB_EP_RX_STALL)
S
S/**
S  * @brief  set & clear EP_KIND bit.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_SET_EP_KIND(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum), \
S                                (USB_EP_CTR_RX|USB_EP_CTR_TX|((PCD_GET_ENDPOINT((USBx), (bEpNum)) | USB_EP_KIND) & USB_EPREG_MASK))))
X#define PCD_SET_EP_KIND(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum),                                 (USB_EP_CTR_RX|USB_EP_CTR_TX|((PCD_GET_ENDPOINT((USBx), (bEpNum)) | USB_EP_KIND) & USB_EPREG_MASK))))
S#define PCD_CLEAR_EP_KIND(USBx, bEpNum)  (PCD_SET_ENDPOINT((USBx), (bEpNum), \
S                                (USB_EP_CTR_RX|USB_EP_CTR_TX|(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPKIND_MASK))))
X#define PCD_CLEAR_EP_KIND(USBx, bEpNum)  (PCD_SET_ENDPOINT((USBx), (bEpNum),                                 (USB_EP_CTR_RX|USB_EP_CTR_TX|(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPKIND_MASK))))
S
S/**
S  * @brief  Sets/clears directly STATUS_OUT bit in the endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_SET_OUT_STATUS(USBx, bEpNum)       PCD_SET_EP_KIND((USBx), (bEpNum))
S#define PCD_CLEAR_OUT_STATUS(USBx, bEpNum)     PCD_CLEAR_EP_KIND((USBx), (bEpNum))
S
S/**
S  * @brief  Sets/clears directly EP_KIND bit in the endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_SET_EP_DBUF(USBx, bEpNum)          PCD_SET_EP_KIND((USBx), (bEpNum))
S#define PCD_CLEAR_EP_DBUF(USBx, bEpNum)        PCD_CLEAR_EP_KIND((USBx), (bEpNum))
S
S/**
S  * @brief  Clears bit CTR_RX / CTR_TX in the endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_CLEAR_RX_EP_CTR(USBx, bEpNum)   (PCD_SET_ENDPOINT((USBx), (bEpNum),\
S                                   PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0x7FFF & USB_EPREG_MASK))
X#define PCD_CLEAR_RX_EP_CTR(USBx, bEpNum)   (PCD_SET_ENDPOINT((USBx), (bEpNum),                                   PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0x7FFF & USB_EPREG_MASK))
S#define PCD_CLEAR_TX_EP_CTR(USBx, bEpNum)   (PCD_SET_ENDPOINT((USBx), (bEpNum),\
S                                   PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0xFF7F & USB_EPREG_MASK))
X#define PCD_CLEAR_TX_EP_CTR(USBx, bEpNum)   (PCD_SET_ENDPOINT((USBx), (bEpNum),                                   PCD_GET_ENDPOINT((USBx), (bEpNum)) & 0xFF7F & USB_EPREG_MASK))
S
S/**
S  * @brief  Toggles DTOG_RX / DTOG_TX bit in the endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_RX_DTOG(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum), \
S                                   USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_RX | (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK)))
X#define PCD_RX_DTOG(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum),                                    USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_RX | (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK)))
S#define PCD_TX_DTOG(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum), \
S                                   USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_TX | (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK)))
X#define PCD_TX_DTOG(USBx, bEpNum)    (PCD_SET_ENDPOINT((USBx), (bEpNum),                                    USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_TX | (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK)))
S
S/**
S  * @brief  Clears DTOG_RX / DTOG_TX bit in the endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_CLEAR_RX_DTOG(USBx, bEpNum)  if((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_DTOG_RX) != 0)\
S                                         {                                                              \
S                                           PCD_RX_DTOG((USBx), (bEpNum));                               \
S                                         }
X#define PCD_CLEAR_RX_DTOG(USBx, bEpNum)  if((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_DTOG_RX) != 0)                                         {                                                                                                         PCD_RX_DTOG((USBx), (bEpNum));                                                                        }
S#define PCD_CLEAR_TX_DTOG(USBx, bEpNum)  if((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_DTOG_TX) != 0)\
S                                         {                                                              \
S                                            PCD_TX_DTOG((USBx), (bEpNum));                              \
S                                         }
X#define PCD_CLEAR_TX_DTOG(USBx, bEpNum)  if((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_DTOG_TX) != 0)                                         {                                                                                                          PCD_TX_DTOG((USBx), (bEpNum));                                                                       }
S      
S/**
S  * @brief  Sets address in an endpoint register.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  bAddr: Address.
S  * @retval None
S  */
S#define PCD_SET_EP_ADDRESS(USBx, bEpNum,bAddr) PCD_SET_ENDPOINT((USBx), (bEpNum),\
S    USB_EP_CTR_RX|USB_EP_CTR_TX|(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK) | (bAddr))
X#define PCD_SET_EP_ADDRESS(USBx, bEpNum,bAddr) PCD_SET_ENDPOINT((USBx), (bEpNum),    USB_EP_CTR_RX|USB_EP_CTR_TX|(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK) | (bAddr))
S
S#define PCD_GET_EP_ADDRESS(USBx, bEpNum) ((uint8_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPADDR_FIELD))
S
S#define PCD_EP_TX_ADDRESS(USBx, bEpNum) ((uint32_t *)(((USBx)->BTABLE+(bEpNum)*8)*2+     ((uint32_t)(USBx) + 0x400)))
S#define PCD_EP_TX_CNT(USBx, bEpNum) ((uint32_t *)(((USBx)->BTABLE+(bEpNum)*8+2)*2+  ((uint32_t)(USBx) + 0x400)))
S#define PCD_EP_RX_ADDRESS(USBx, bEpNum) ((uint32_t *)(((USBx)->BTABLE+(bEpNum)*8+4)*2+  ((uint32_t)(USBx) + 0x400)))
S#define PCD_EP_RX_CNT(USBx, bEpNum) ((uint32_t *)(((USBx)->BTABLE+(bEpNum)*8+6)*2+  ((uint32_t)(USBx) + 0x400)))
S      
S#define PCD_SET_EP_RX_CNT(USBx, bEpNum,wCount) {\
S    uint32_t *pdwReg = PCD_EP_RX_CNT((USBx), (bEpNum)); \
S    PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount));\
S  }
X#define PCD_SET_EP_RX_CNT(USBx, bEpNum,wCount) {    uint32_t *pdwReg = PCD_EP_RX_CNT((USBx), (bEpNum));     PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount));  }
S
S/**
S  * @brief  sets address of the tx/rx buffer.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wAddr: address to be set (must be word aligned).
S  * @retval None
S  */
S#define PCD_SET_EP_TX_ADDRESS(USBx, bEpNum,wAddr) (*PCD_EP_TX_ADDRESS((USBx), (bEpNum)) = (((wAddr) >> 1) << 1))
S#define PCD_SET_EP_RX_ADDRESS(USBx, bEpNum,wAddr) (*PCD_EP_RX_ADDRESS((USBx), (bEpNum)) = (((wAddr) >> 1) << 1))
S
S/**
S  * @brief  Gets address of the tx/rx buffer.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval address of the buffer.
S  */
S#define PCD_GET_EP_TX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_TX_ADDRESS((USBx), (bEpNum)))
S#define PCD_GET_EP_RX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_RX_ADDRESS((USBx), (bEpNum)))
S
S/**
S  * @brief  Sets counter of rx buffer with no. of blocks.
S  * @param  dwReg: Register
S  * @param  wCount: Counter.
S  * @param  wNBlocks: no. of Blocks.
S  * @retval None
S  */
S#define PCD_CALC_BLK32(dwReg,wCount,wNBlocks) {\
S    (wNBlocks) = (wCount) >> 5;\
S    if(((wCount) & 0x1f) == 0)\
S    {                                                  \
S      (wNBlocks)--;\
S    }                                                  \
S    *pdwReg = (uint16_t)((uint16_t)((wNBlocks) << 10) | 0x8000); \
S  }/* PCD_CALC_BLK32 */
X#define PCD_CALC_BLK32(dwReg,wCount,wNBlocks) {    (wNBlocks) = (wCount) >> 5;    if(((wCount) & 0x1f) == 0)    {                                                        (wNBlocks)--;    }                                                      *pdwReg = (uint16_t)((uint16_t)((wNBlocks) << 10) | 0x8000);   } 
S
S#define PCD_CALC_BLK2(dwReg,wCount,wNBlocks) {\
S    (wNBlocks) = (wCount) >> 1;\
S    if(((wCount) & 0x1) != 0)\
S    {                                                  \
S      (wNBlocks)++;\
S    }                                                  \
S    *pdwReg = (uint16_t)((wNBlocks) << 10);\
S  }/* PCD_CALC_BLK2 */
X#define PCD_CALC_BLK2(dwReg,wCount,wNBlocks) {    (wNBlocks) = (wCount) >> 1;    if(((wCount) & 0x1) != 0)    {                                                        (wNBlocks)++;    }                                                      *pdwReg = (uint16_t)((wNBlocks) << 10);  } 
S
S#define PCD_SET_EP_CNT_RX_REG(dwReg,wCount)  {\
S    uint16_t wNBlocks;\
S    if((wCount) > 62)                                \
S    {                                                \
S      PCD_CALC_BLK32((dwReg),(wCount),wNBlocks);     \
S    }                                                \
S    else                                             \
S    {                                                \
S      PCD_CALC_BLK2((dwReg),(wCount),wNBlocks);      \
S    }                                                \
S  }/* PCD_SET_EP_CNT_RX_REG */
X#define PCD_SET_EP_CNT_RX_REG(dwReg,wCount)  {    uint16_t wNBlocks;    if((wCount) > 62)                                    {                                                      PCD_CALC_BLK32((dwReg),(wCount),wNBlocks);         }                                                    else                                                 {                                                      PCD_CALC_BLK2((dwReg),(wCount),wNBlocks);          }                                                  } 
S
S#define PCD_SET_EP_RX_DBUF0_CNT(USBx, bEpNum,wCount) {\
S    uint32_t *pdwReg = PCD_EP_TX_CNT((USBx), (bEpNum)); \
S    PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount));\
S  }
X#define PCD_SET_EP_RX_DBUF0_CNT(USBx, bEpNum,wCount) {    uint32_t *pdwReg = PCD_EP_TX_CNT((USBx), (bEpNum));     PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount));  }
S
S/**
S  * @brief  sets counter for the tx/rx buffer.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wCount: Counter value.
S  * @retval None
S  */
S#define PCD_SET_EP_TX_CNT(USBx, bEpNum,wCount) (*PCD_EP_TX_CNT((USBx), (bEpNum)) = (wCount))
S
S
S/**
S  * @brief  gets counter of the tx buffer.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval Counter value
S  */
S#define PCD_GET_EP_TX_CNT(USBx, bEpNum)        ((uint16_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x3ff)
S#define PCD_GET_EP_RX_CNT(USBx, bEpNum)        ((uint16_t)(*PCD_EP_RX_CNT((USBx), (bEpNum))) & 0x3ff)
S
S/**
S  * @brief  Sets buffer 0/1 address in a double buffer endpoint.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wBuf0Addr: buffer 0 address.
S  * @retval Counter value
S  */
S#define PCD_SET_EP_DBUF0_ADDR(USBx, bEpNum,wBuf0Addr) {PCD_SET_EP_TX_ADDRESS((USBx), (bEpNum), (wBuf0Addr));}
S#define PCD_SET_EP_DBUF1_ADDR(USBx, bEpNum,wBuf1Addr) {PCD_SET_EP_RX_ADDRESS((USBx), (bEpNum), (wBuf1Addr));}
S
S/**
S  * @brief  Sets addresses in a double buffer endpoint.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  wBuf0Addr: buffer 0 address.
S  * @param  wBuf1Addr = buffer 1 address.
S  * @retval None
S  */
S#define PCD_SET_EP_DBUF_ADDR(USBx, bEpNum,wBuf0Addr,wBuf1Addr) { \
S    PCD_SET_EP_DBUF0_ADDR((USBx), (bEpNum), (wBuf0Addr));\
S    PCD_SET_EP_DBUF1_ADDR((USBx), (bEpNum), (wBuf1Addr));\
S  } /* PCD_SET_EP_DBUF_ADDR */
X#define PCD_SET_EP_DBUF_ADDR(USBx, bEpNum,wBuf0Addr,wBuf1Addr) {     PCD_SET_EP_DBUF0_ADDR((USBx), (bEpNum), (wBuf0Addr));    PCD_SET_EP_DBUF1_ADDR((USBx), (bEpNum), (wBuf1Addr));  }  
S
S/**
S  * @brief  Gets buffer 0/1 address of a double buffer endpoint.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_GET_EP_DBUF0_ADDR(USBx, bEpNum)    (PCD_GET_EP_TX_ADDRESS((USBx), (bEpNum)))
S#define PCD_GET_EP_DBUF1_ADDR(USBx, bEpNum)    (PCD_GET_EP_RX_ADDRESS((USBx), (bEpNum)))
S
S/**
S  * @brief  Gets buffer 0/1 address of a double buffer endpoint.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @param  bDir: endpoint dir  EP_DBUF_OUT = OUT 
S  *         EP_DBUF_IN  = IN 
S  * @param  wCount: Counter value 
S  * @retval None
S  */
S#define PCD_SET_EP_DBUF0_CNT(USBx, bEpNum, bDir, wCount)  { \
S    if((bDir) == PCD_EP_DBUF_OUT)\
S      /* OUT endpoint */ \
S    {PCD_SET_EP_RX_DBUF0_CNT((USBx), (bEpNum),(wCount));} \
S    else if((bDir) == PCD_EP_DBUF_IN)\
S      /* IN endpoint */ \
S      *PCD_EP_TX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount);  \
S  } /* SetEPDblBuf0Count*/
X#define PCD_SET_EP_DBUF0_CNT(USBx, bEpNum, bDir, wCount)  {     if((bDir) == PCD_EP_DBUF_OUT)            {PCD_SET_EP_RX_DBUF0_CNT((USBx), (bEpNum),(wCount));}     else if((bDir) == PCD_EP_DBUF_IN)              *PCD_EP_TX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount);    }  
S
S#define PCD_SET_EP_DBUF1_CNT(USBx, bEpNum, bDir, wCount)  { \
S    if((bDir) == PCD_EP_DBUF_OUT)\
S    {/* OUT endpoint */                                       \
S      PCD_SET_EP_RX_CNT((USBx), (bEpNum),(wCount));           \
S    }                                                         \
S    else if((bDir) == PCD_EP_DBUF_IN)\
S    {/* IN endpoint */                                        \
S      *PCD_EP_TX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount); \
S    }                                                         \
S  } /* SetEPDblBuf1Count */
X#define PCD_SET_EP_DBUF1_CNT(USBx, bEpNum, bDir, wCount)  {     if((bDir) == PCD_EP_DBUF_OUT)    {                                              PCD_SET_EP_RX_CNT((USBx), (bEpNum),(wCount));               }                                                             else if((bDir) == PCD_EP_DBUF_IN)    {                                               *PCD_EP_TX_CNT((USBx), (bEpNum)) = (uint32_t)(wCount);     }                                                           }  
S
S#define PCD_SET_EP_DBUF_CNT(USBx, bEpNum, bDir, wCount) {\
S    PCD_SET_EP_DBUF0_CNT((USBx), (bEpNum), (bDir), (wCount)); \
S    PCD_SET_EP_DBUF1_CNT((USBx), (bEpNum), (bDir), (wCount)); \
S  } /* PCD_SET_EP_DBUF_CNT  */
X#define PCD_SET_EP_DBUF_CNT(USBx, bEpNum, bDir, wCount) {    PCD_SET_EP_DBUF0_CNT((USBx), (bEpNum), (bDir), (wCount));     PCD_SET_EP_DBUF1_CNT((USBx), (bEpNum), (bDir), (wCount));   }  
S
S/**
S  * @brief  Gets buffer 0/1 rx/tx counter for double buffering.
S  * @param  USBx: USB peripheral instance register address.
S  * @param  bEpNum: Endpoint Number.
S  * @retval None
S  */
S#define PCD_GET_EP_DBUF0_CNT(USBx, bEpNum)     (PCD_GET_EP_TX_CNT((USBx), (bEpNum)))
S#define PCD_GET_EP_DBUF1_CNT(USBx, bEpNum)     (PCD_GET_EP_RX_CNT((USBx), (bEpNum)))
S
S#endif /* USB */
S
S/** @defgroup PCD_Instance_definition PCD Instance definition
S  * @{
S  */
S#define IS_PCD_ALL_INSTANCE                                        IS_USB_ALL_INSTANCE
S/**
S  * @}
S  */
S  
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F102x6 || STM32F102xB || */
N       /* STM32F103x6 || STM32F103xB || */
N       /* STM32F103xE || STM32F103xG || */
N       /* STM32F105xC || STM32F107xC    */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_PCD_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 333 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_PCD_MODULE_ENABLED */
N
N
N#ifdef HAL_HCD_MODULE_ENABLED
N #include "stm32f1xx_hal_hcd.h"
L 1 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_hcd.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_hcd.h
N  * @author  MCD Application Team
N  * @version V1.0.4
N  * @date    29-April-2016
N  * @brief   Header file of HCD HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_HCD_H
N#define __STM32F1xx_HAL_HCD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_ll_usb.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup HCD
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/
S/** @defgroup HCD_Exported_Types HCD Exported Types
S  * @{
S  */
S
S/**
S  * @brief  HCD Status structure definition
S  */
Stypedef enum
S{
S  HAL_HCD_STATE_RESET    = 0x00,
S  HAL_HCD_STATE_READY    = 0x01,
S  HAL_HCD_STATE_ERROR    = 0x02,
S  HAL_HCD_STATE_BUSY     = 0x03,
S  HAL_HCD_STATE_TIMEOUT  = 0x04
S} HCD_StateTypeDef;
S
Stypedef USB_OTG_GlobalTypeDef   HCD_TypeDef;
Stypedef USB_OTG_CfgTypeDef      HCD_InitTypeDef;
Stypedef USB_OTG_HCTypeDef       HCD_HCTypeDef;
Stypedef USB_OTG_URBStateTypeDef HCD_URBStateTypeDef;
Stypedef USB_OTG_HCStateTypeDef  HCD_HCStateTypeDef;
S
S/**
S  * @brief  HCD Handle Structure definition
S  */
Stypedef struct
S{
S  HCD_TypeDef               *Instance;  /*!< Register base address    */
S  HCD_InitTypeDef           Init;       /*!< HCD required parameters  */
S  HCD_HCTypeDef             hc[15];     /*!< Host channels parameters */
S  HAL_LockTypeDef           Lock;       /*!< HCD peripheral status    */
S  __IO HCD_StateTypeDef     State;      /*!< HCD communication state  */
S  void                      *pData;     /*!< Pointer Stack Handler    */
S} HCD_HandleTypeDef;
S
S/**
S  * @}
S  */
S
S/* Exported constants --------------------------------------------------------*/
S/** @defgroup HCD_Exported_Constants HCD Exported Constants
S  * @{
S  */
S/** @defgroup HCD_Speed HCD Speed
S  * @{
S  */
S#define HCD_SPEED_LOW                2
S#define HCD_SPEED_FULL               3
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup HCD_Exported_Macros HCD Exported Macros
S *  @brief macros to handle interrupts and specific clock configurations
S * @{
S */
S#define __HAL_HCD_ENABLE(__HANDLE__)                       USB_EnableGlobalInt ((__HANDLE__)->Instance)
S#define __HAL_HCD_DISABLE(__HANDLE__)                      USB_DisableGlobalInt ((__HANDLE__)->Instance)
S   
S   
S#define __HAL_HCD_GET_FLAG(__HANDLE__, __INTERRUPT__)      ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__))
S#define __HAL_HCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__)    (((__HANDLE__)->Instance->GINTSTS) = (__INTERRUPT__))
S#define __HAL_HCD_IS_INVALID_INTERRUPT(__HANDLE__)         (USB_ReadInterrupts((__HANDLE__)->Instance) == 0)    
S   
S   
S#define __HAL_HCD_CLEAR_HC_INT(chnum, __INTERRUPT__)       (USBx_HC(chnum)->HCINT = (__INTERRUPT__)) 
S#define __HAL_HCD_MASK_HALT_HC_INT(chnum)                  (USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINTMSK_CHHM) 
S#define __HAL_HCD_UNMASK_HALT_HC_INT(chnum)                (USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM) 
S#define __HAL_HCD_MASK_ACK_HC_INT(chnum)                   (USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINTMSK_ACKM) 
S#define __HAL_HCD_UNMASK_ACK_HC_INT(chnum)                 (USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_ACKM) 
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup HCD_Exported_Functions HCD Exported Functions
S  * @{
S  */
S
S/* Initialization/de-initialization functions  ********************************/
S/** @addtogroup HCD_Exported_Functions_Group1 Initialization and de-initialization functions
S  * @{
S  */
SHAL_StatusTypeDef      HAL_HCD_Init(HCD_HandleTypeDef *hhcd);
SHAL_StatusTypeDef      HAL_HCD_DeInit (HCD_HandleTypeDef *hhcd);
SHAL_StatusTypeDef      HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd,
S                                       uint8_t ch_num,
S                                       uint8_t epnum,
S                                       uint8_t dev_address,
S                                       uint8_t speed,
S                                       uint8_t ep_type,
S                                       uint16_t mps);
S
SHAL_StatusTypeDef      HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd,
S                                       uint8_t ch_num);
S
Svoid                   HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd);
Svoid                   HAL_HCD_MspDeInit(HCD_HandleTypeDef *hhcd);
S/**
S  * @}
S  */
S
S/* I/O operation functions  ***************************************************/
S/** @addtogroup HCD_Exported_Functions_Group2 IO operation functions
S  * @{
S  */
SHAL_StatusTypeDef      HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd,
S                                                uint8_t pipe,
S                                                uint8_t direction,
S                                                uint8_t ep_type,
S                                                uint8_t token,
S                                                uint8_t* pbuff,
S                                                uint16_t length,
S                                                uint8_t do_ping);
S
S /* Non-Blocking mode: Interrupt */
Svoid                   HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd);
Svoid                   HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd);
Svoid                   HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd);
Svoid                   HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd);
Svoid                   HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd,
S                                                           uint8_t chnum,
S                                                           HCD_URBStateTypeDef urb_state);
S/**
S  * @}
S  */
S/* Peripheral Control functions  **********************************************/
S/** @addtogroup HCD_Exported_Functions_Group3 Peripheral Control functions
S  * @{
S  */
SHAL_StatusTypeDef      HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd);
SHAL_StatusTypeDef      HAL_HCD_Start(HCD_HandleTypeDef *hhcd);
SHAL_StatusTypeDef      HAL_HCD_Stop(HCD_HandleTypeDef *hhcd);
S/**
S  * @}
S  */
S/* Peripheral State functions  ************************************************/
S/** @addtogroup HCD_Exported_Functions_Group4 Peripheral State functions
S  * @{
S  */
SHCD_StateTypeDef       HAL_HCD_GetState(HCD_HandleTypeDef *hhcd);
SHCD_URBStateTypeDef    HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum);
Suint32_t               HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum);
SHCD_HCStateTypeDef     HAL_HCD_HC_GetState(HCD_HandleTypeDef *hhcd, uint8_t chnum);
Suint32_t               HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd);
Suint32_t               HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Private macros ------------------------------------------------------------*/
S/** @defgroup HCD_Private_Macros HCD Private Macros
S * @{
S */
S/** @defgroup HCD_Instance_definition HCD Instance definition
S  * @{
S  */
S #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
S/**
S  * @}
S  */
S/**
S  * @}
S  */
S 
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_HCD_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 338 "..\Inc\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_HCD_MODULE_ENABLED */   
N   
N
N/* Exported macro ------------------------------------------------------------*/
N#ifdef  USE_FULL_ASSERT
S/**
S  * @brief  The assert_param macro is used for function's parameters check.
S  * @param  expr: If expr is false, it calls assert_failed function
S  *         which reports the name of the source file and the source
S  *         line number of the call that failed. 
S  *         If expr is true, it returns no value.
S  * @retval None
S  */
S  #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
S  void assert_failed(uint8_t* file, uint32_t line);
N#else
N  #define assert_param(expr) ((void)0)
N#endif /* USE_FULL_ASSERT */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CONF_H */
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 49 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup HAL
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup HAL_Exported_Macros HAL Exported Macros
N  * @{
N  */
N
N/** @defgroup DBGMCU_Freeze_Unfreeze Freeze Unfreeze Peripherals in Debug mode
N  * @brief   Freeze/Unfreeze Peripherals in Debug mode 
N  * Note: On devices STM32F10xx8 and STM32F10xxB,
N  *                  STM32F101xC/D/E and STM32F103xC/D/E,
N  *                  STM32F101xF/G and STM32F103xF/G
N  *                  STM32F10xx4 and STM32F10xx6
N  *       Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in 
N  *       debug mode (not accessible by the user software in normal mode).
N  *       Refer to errata sheet of these devices for more details.
N  * @{
N  */
N   
N/* Peripherals on APB1 */
N/**
N  * @brief  TIM2 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
N
N/**
N  * @brief  TIM3 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM3()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM3()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
N
N#if defined (DBGMCU_CR_DBG_TIM4_STOP)
X#if 1L
N/**
N  * @brief  TIM4 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM4()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM4()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM5_STOP)
X#if 0L
S/**
S  * @brief  TIM5 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM5()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM5()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM6_STOP)
X#if 0L
S/**
S  * @brief  TIM6 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM6()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM6()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM7_STOP)
X#if 0L
S/**
S  * @brief  TIM7 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM7()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM7()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM12_STOP)
X#if 0L
S/**
S  * @brief  TIM12 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM12()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM12()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM13_STOP)
X#if 0L
S/**
S  * @brief  TIM13 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM13()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM13()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM14_STOP)
X#if 0L
S/**
S  * @brief  TIM14 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM14()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM14()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
N#endif
N
N/**
N  * @brief  WWDG Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_WWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
N#define __HAL_DBGMCU_UNFREEZE_WWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
N
N/**
N  * @brief  IWDG Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_IWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
N#define __HAL_DBGMCU_UNFREEZE_IWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
N
N/**
N  * @brief  I2C1 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
N#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
N
N#if defined (DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
X#if 1L
N/**
N  * @brief  I2C2 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
N#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
N#endif
N
N#if defined (DBGMCU_CR_DBG_CAN1_STOP)
X#if 0L
S/**
S  * @brief  CAN1 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_CAN1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
S#define __HAL_DBGMCU_UNFREEZE_CAN1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_CAN2_STOP)
X#if 0L
S/**
S  * @brief  CAN2 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_CAN2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
S#define __HAL_DBGMCU_UNFREEZE_CAN2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
N#endif   
N   
N/* Peripherals on APB2 */
N#if defined (DBGMCU_CR_DBG_TIM1_STOP)
X#if 0L
S/**
S  * @brief  TIM1 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM8_STOP)
X#if 0L
S/**
S  * @brief  TIM8 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM8()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM8()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM9_STOP)
X#if 0L
S/**
S  * @brief  TIM9 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM9()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM9()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM10_STOP)
X#if 0L
S/**
S  * @brief  TIM10 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM10()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM10()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM11_STOP)
X#if 0L
S/**
S  * @brief  TIM11 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM11()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM11()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
N#endif
N
N
N#if defined (DBGMCU_CR_DBG_TIM15_STOP)
X#if 0L
S/**
S  * @brief  TIM15 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM15()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM15()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM16_STOP)
X#if 0L
S/**
S  * @brief  TIM16 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM16()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM16()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM17_STOP)
X#if 0L
S/**
S  * @brief  TIM17 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM17()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM17()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
N#endif
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup HAL_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup HAL_Exported_Functions_Group1
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ******************************/
NHAL_StatusTypeDef HAL_Init(void);
NHAL_StatusTypeDef HAL_DeInit(void);
Nvoid              HAL_MspInit(void);
Nvoid              HAL_MspDeInit(void);
NHAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
N
N/**
N  * @}
N  */
N
N/** @addtogroup HAL_Exported_Functions_Group2
N  * @{
N  */
N
N/* Peripheral Control functions  ************************************************/
Nvoid              HAL_IncTick(void);
Nvoid              HAL_Delay(__IO uint32_t Delay);
Xvoid              HAL_Delay(volatile uint32_t Delay);
Nuint32_t          HAL_GetTick(void);
Nvoid              HAL_SuspendTick(void);
Nvoid              HAL_ResumeTick(void);
Nuint32_t          HAL_GetHalVersion(void);
Nuint32_t          HAL_GetREVID(void);
Nuint32_t          HAL_GetDEVID(void);
Nvoid              HAL_DBGMCU_EnableDBGSleepMode(void);
Nvoid              HAL_DBGMCU_DisableDBGSleepMode(void);
Nvoid              HAL_DBGMCU_EnableDBGStopMode(void);
Nvoid              HAL_DBGMCU_DisableDBGStopMode(void);
Nvoid              HAL_DBGMCU_EnableDBGStandbyMode(void);
Nvoid              HAL_DBGMCU_DisableDBGStandbyMode(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 45 "..\..\..\..\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_spi_ex.c" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup SPI
N  * @{
N  */
N#ifdef HAL_SPI_MODULE_ENABLED
N
N/** @defgroup SPI_Private_Variables SPI Private Variables
N * @{
N */
N/* Variable used to determine if device is impacted by implementation of workaround
N   related to wrong CRC errors detection on SPI2. Conditions in which this workaround has to be applied, are:
N    - STM32F101CDE/STM32F103CDE
N    - Revision ID : Z
N    - SPI2
N    - In receive only mode, with CRC calculation enabled, at the end of the CRC reception,
N      the software needs to check the CRCERR flag. If it is found set, read back the SPI_RXCRC:
N        + If the value is 0, the complete data transfer is successful.
N        + Otherwise, one or more errors have been detected during the data transfer by CPU or DMA.
N      If CRCERR is found reset, the complete data transfer is considered successful.
N*/
Nuint8_t uCRCErrorWorkaroundCheck = 0;
N/**
N  * @}
N  */
N
N
N/* Private typedef -----------------------------------------------------------*/
N/* Private define ------------------------------------------------------------*/
N/* Private macro -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private function prototypes -----------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N
N/** @addtogroup SPI_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup SPI_Exported_Functions_Group1
N *
N  * @{
N  */
N
N/**
N  * @brief  Initializes the SPI according to the specified parameters 
N  *         in the SPI_InitTypeDef and create the associated handle.
N  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
N  *                the configuration information for SPI module.
N  * @retval HAL status
N  */
NHAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
N{
N  /* Check the SPI handle allocation */
N  if(hspi == NULL)
X  if(hspi == 0)
N  {
N    return HAL_ERROR;
N  }
N
N  /* Check the parameters */
N  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
X  ((void)0);
N  assert_param(IS_SPI_MODE(hspi->Init.Mode));
X  ((void)0);
N  assert_param(IS_SPI_DIRECTION_MODE(hspi->Init.Direction));
X  ((void)0);
N  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
X  ((void)0);
N  assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
X  ((void)0);
N  assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
X  ((void)0);
N  assert_param(IS_SPI_NSS(hspi->Init.NSS));
X  ((void)0);
N  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
X  ((void)0);
N  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
X  ((void)0);
N  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
X  ((void)0);
N  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
X  ((void)0);
N  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
X  ((void)0);
N
N  if(hspi->State == HAL_SPI_STATE_RESET)
N  {
N    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
N    HAL_SPI_MspInit(hspi);
N  }
N  
N  hspi->State = HAL_SPI_STATE_BUSY;
N
N  /* Disble the selected SPI peripheral */
N  __HAL_SPI_DISABLE(hspi);
X  (((hspi)->Instance ->CR1) &= ~((0x1U << (6U))));
N
N  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
N  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
N  Communication speed, First bit and CRC calculation state */
N  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
N                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
N                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );
X  ((hspi->Instance ->CR1) = ((hspi->Init . Mode | hspi->Init . Direction | hspi->Init . DataSize | hspi->Init . CLKPolarity | hspi->Init . CLKPhase | (hspi->Init . NSS & (0x1U << (9U))) | hspi->Init . BaudRatePrescaler | hspi->Init . FirstBit | hspi->Init . CRCCalculation)));
N
N  /* Configure : NSS management */
N  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));
X  ((hspi->Instance ->CR2) = ((((hspi->Init . NSS >> 16) & (0x1U << (2U))) | hspi->Init . TIMode)));
N
N  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
N  /* Configure : CRC Polynomial */
N  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
X  ((hspi->Instance ->CRCPR) = (hspi->Init . CRCPolynomial));
N
N#if defined (STM32F101x6) || defined (STM32F101xB) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F102x6) || defined (STM32F102xB) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L || 0L
N  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
N  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
X  ((hspi->Instance ->I2SCFGR) &= ~((0x1U << (11U))));
N#endif
N
N#if defined (STM32F101xE) || defined (STM32F103xE)
X#if 0L || 0L
S  /* Check RevisionID value for identifying if Device is Rev Z (0x0001) in order to enable workaround for
S     CRC errors wrongly detected */
S  /* Pb is that ES_STM32F10xxCDE also identify an issue in Debug registers access while not in Debug mode.
S     Revision ID information is only available in Debug mode, so Workaround could not be implemented
S     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
S     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
S  uCRCErrorWorkaroundCheck = 0;
N#else
N  uCRCErrorWorkaroundCheck = 0;
N#endif
N
N  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
X  hspi->ErrorCode = ((uint32_t)0x00);
N  hspi->State = HAL_SPI_STATE_READY;
N  
N  return HAL_OK;
N}
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup SPI_Private_Functions
N  * @{
N  */
N
N/**
N  * @brief  Checks if encountered CRC error could be corresponding to wrongly detected errors 
N  *         according to SPI instance, Device type, and revision ID.
N  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
N  *               the configuration information for SPI module.
N  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
N*/
Nuint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
N{
N#if defined (STM32F101xE) || defined (STM32F103xE)
X#if 0L || 0L
S  /* Check how to handle this CRC error (workaround to be applied or not) */
S  /* If CRC errors could be wrongly detected (issue 2.15.2 in STM32F10xxC/D/E silicon limitations ES (DocID14732 Rev 13) */
S  if ( (uCRCErrorWorkaroundCheck != 0) && (hspi->Instance == SPI2) )
S  {
S    if (hspi->Instance->RXCRCR == 0)
S    {
S      return (SPI_INVALID_CRC_ERROR);
S    }
S  }
S  return (SPI_VALID_CRC_ERROR);
N#else
N  return (SPI_VALID_CRC_ERROR);
X  return (1);
N#endif
N}
N/**
N  * @}
N  */
N
N#endif /* HAL_SPI_MODULE_ENABLED */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
