Lilian Atieno , Jonathan Allen , Dennis Goeckel , Russell Tessier, An adaptive Reed-Solomon errors-and-erasures decoder, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117224]
Raj C. Bose and Dijen K. Ray-Chaudhuri. 1960. On a class of error correcting binary group codes. Information and Control 3, 1 (March 1960), 68--79.
Joe E. Brewer and Manzur Gill. 2008. Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices. IEEE Press.
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Error patterns in MLC NAND flash memory: measurement, characterization, and analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Yu Cai, O. Mutlu, E. F. Haratsch, and Ken Mai. 2013b. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In 2013 IEEE 31st International Conference on Computer Design (ICCD). 123--130. DOI:http://dx.doi.org/10.1109/ICCD.2013.6657034
Adrian Cristal, Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.94-101, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378623]
M. Caramia, M. Fabiano, A. Miele, R. Piazza, and P. Prinetto. 2010. Automated synthesis of EDACs for FLASH memories with user-selectable correction capability. In Proceedings of IEEE High Level Design Validation and Test Workshop (HLDVT'10). 113--120. DOI:http://dx.doi.org/10.1109/HLDVT.2010.5496653
Te-Hsuan Chen , Yu-Ying Hsiao , Yu-Tsao Hsing , Cheng-Wen Wu, An Adaptive-Rate Error Correction Scheme for NAND Flash Memory, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.53-58, May 03-07, 2009[doi>10.1109/VTS.2009.24]
Yuan Chen. 2011. Flash Memory Reliability NEPP 2008 Task Final Report. Retrieved from http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/41262/1/09-9.pdf.
Raghunath Cherukuri. 2010. Agile encoder architectures for strength-adaptive long BCH codes. In Proceedings of the 2010 IEEE GLOBECOM Workshops. 1900--1904. DOI:http://dx.doi.org/10.1109/GLOCOMW.2010.5700273
cmp.imag.fr. 2013. CMP Project. Retrieved from http://cmp.imag.fr/.
Jim Cooke. 2007. The inconvenient truths of NAND flash memory. In Proceedings of the Flash Memory Summit. Retrieved from http://download.micron.com/pdf/presentations/events/flash_mem_summit_jcooke_inconvenient_truths_nand.pdf.
Stefano Di Carlo, Michele Fabiano, Marco Indaco, and Paolo Prinetto. 2012. ADAGE: An automated synthesis tool for adaptive BCH-based ECC IP-Cores. In Proceedings of the IEEE International Test Conference. 15.
Stefano Di Carlo, Michele Fabiano, Paolo Prinetto, and Maurizio Caramia. 2011. Design Issues and Challenges of File Systems for Flash Memories. inTech, 1, 3--30.
Stefano Di Carlo, Salvatore Galfano, Marco Indaco, and Paolo Prinetto. 2013. EF3S: An evaluation framework for flash-based systems. In On-Line Testing Symposium (IOLTS), 2013 IEEE 19th International. 199--204. DOI:http://dx.doi.org/10.1109/IOLTS.2013.6604079.
M. Fabiano, M. Indaco, S. Di Carlo, and P. Prinetto. 2013. Design and optimization of adaptable BCH codecs for NAND flash memories. Microprocessors and Microsystems 37, 4--5 (2013), 407--419.
J. Gray and C. van Ingen. 2011. Empirical Measurements of Disk Failure Rates and Error Rates. Retrieved from http://arxiv.org/ftp/cs/papers/0701/0701166.pdf.
Edward Grochowski and Robert E. Fontana Jr. 2012. Future technology challenges for NAND flash and HDD products. In Proceedings of the Flash Memory Summit. Retrieved from http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2012/20120821_S102A_Grochowski.pdf.
Xiao-Yu Hu , Evangelos Eleftheriou , Robert Haas , Ilias Iliadis , Roman Pletka, Write amplification analysis in flash-based solid state drives, Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference, May 04-April 06, 2009, Haifa, Israel[doi>10.1145/1534530.1534544]
Daniele Ielmini, Reliability issues and modeling of Flash and post-Flash memory (Invited Paper), Microelectronic Engineering, v.86 n.7-9, p.1870-1875, July, 2009[doi>10.1016/j.mee.2009.03.054]
iozone.org. 2001. IOzone file system benchmark. (2001). Retrieved from www.iozone.org.
Lee Jae-Duk, Hur Sung-Hoi, and Choi Jung-Dal. 2002. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron. Device Lett. 23, 5 (May 2002), 264--266. DOI:http://dx.doi.org/10.1109/55.998871
JEDEC. 2010. Stress-Test-Driven Qualification of Integrated Circuits (JESD47G.01). Technical Report. JEDEC Solid State Technology Association.
JEDEC. 2011. Failure Mechanisms and Models for Semiconductor Devices (JEP122G). Technical Report. JEDEC Solid State Technology Association.
Yan Li , Khandker Quader, NAND Flash Memory: Challenges and Opportunities, Computer, v.46 n.8, p.23-29, August 2013[doi>10.1109/MC.2013.190]
Rino Micheloni, Luca Crippa, and Alessia Marelli. 2010. Inside NAND Flash Memories. Springer-Verlag.
R. Micheloni , A. Marelli , R. Ravasio, Error Correction Codes for Non-Volatile Memories, Springer Publishing Company, Incorporated, 2008
Neal Mielke, Todd Marquart, Ning Wu, Jeff Kessenich, Hanmant Belgal, Eric Schares, Falgun Trivedi, Evan Goodness, and Leland R. Nevill. 2008. Bit error rate in NAND Flash memories. In Proceedings of the IEEE International Reliability Physics Symposium. 9--19. DOI:http://dx.doi.org/10.1109/RELPHY.2008.4558857
Park Mincheol, Kim Keonsoo, Park Jong-Ho, and Choi Jeong-Hyuck. 2009. Direct field effect of neighboring cell transistor on cell-to-cell interference of nand flash cell arrays. IEEE Electron. Device Lett. 30, 2 (Feb. 2009), 174--177. DOI:http://dx.doi.org/10.1109/LED.2008.2009555
I. S. Reed and G. Solomon. 1960. Polynomial codes over certain finite fields. J. Soc. Indust. Appl. Math. 8, 2 (1960), 300--304.
Moon Kyou Song, Hee-Sun Won, and Min Han Kong. 2002. Architecture for decoding adaptive Reed-Solomon codes with varying block length. In Proceedings of the 2002 International Conference on Consumer Electronics (ICCE'02). 298--299. DOI:http://dx.doi.org/10.1109/ICCE.2002.1014038
spec.org. 2001. SPEC Standard Performance Evaluation Corporation. Retrieved from http://www.spec.org.
Hairong Sun, Peter Grayson, and Bob Wood. 2011. Qualifying reliability of solid-state storage from multiple aspects. In Proceedings of the 7th IEEE International Workshop on Storage Network Architecture and Parallel I/O.
S. Tanakamaru, Y. Yanagihara, and K. Takeuchi. 2013. Error-prediction LDPC and error-recovery schemes for highly reliable solid-state drives (SSDs). IEEE Journal of Solid-State Circuits 48, 11 (Nov 2013), 2920--2933. DOI:http://dx.doi.org/10.1109/JSSC.2013.2280078
Andrew Wilson. 2008. The new and improved filebench. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST).
E. Yaakobi, L. Grupp, P. H. Siegel, S. Swanson, and J. K. Wolf. 2012. Characterization and error-correcting codes for TLC flash memories. In Proceedings of the 2012 International Conference on Computing, Networking and Communications (ICNC). 486--491. DOI:http://dx.doi.org/10.1109/ICCNC.2012.6167470
E. Yaakobi, J. Ma, A. Caulfield, L. Grupp, S. Swanson, P. H. Siegel, and J. K. Wolf. 2009. Error correction coding for flash memories. In Proceedings of the Flash Memory Summit. Retrieved from http://cmrr.ucsd.edu/research/documents/Number31Winter2009_000.pdf.
Eitan Yaakobi, Jing Ma, Laura Grupp, Paul H. Siegel, Steven Swanson, and Jack K. Wolf. 2010. Error characterization and coding schemes for flash memories. In Proceedings of the IEEE 2010 GLOBECOM Workshops. 1856--1860. DOI:http://dx.doi.org/10.1109/GLOCOMW.2010.5700263
yaffs.net. 2007. YAFFS: A Flash File System for Embedded Use. Retrieved from http://www.yaffs.net/.
Chengen Yang , Yunus Emre , Chaitali Chakrabarti, Product code schemes for error correction in MLC NAND flash memories, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.12, p.2302-2314, December 2012[doi>10.1109/TVLSI.2011.2174389]
C. Zambelli , M. Indaco , M. Fabiano , S. Di Carlo , P. Prinetto , P. Olivo , D. Bertozzi, A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
