0.7
2020.2
Dec 15 2024
09:05:09
C:/FPGA/xilinx/lab1_resiter8/lab1_resiter8.srcs/sources_1/new/register8.vhd,1741785362,vhdl,,,,register8,,,,,,,,
C:/FPGA/xilinx/lab2_concurrent/lab2_concurrent.srcs/sim_1/new/LED_manager_tb.vhd,1741789180,vhdl,,,,led_manager_tb,,,,,,,,
C:/FPGA/xilinx/lab2_concurrent/lab2_concurrent.srcs/sources_1/new/LED_manager.vhd,1741787608,vhdl,,,,led_manager,,,,,,,,
