

================================================================
== Vitis HLS Report for 'preProcessing'
================================================================
* Date:           Wed Jun  7 23:11:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  5.348 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220          |preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS          |        2|       11|  22.000 ns|  0.121 us|    2|   11|       no|
        |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229  |preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE  |        9|       10|  99.000 ns|  0.110 us|    9|   10|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_GENENERATE_MAIN  |        ?|        ?|    7 ~ 29|          -|          -|     ?|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1152|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1042|    1782|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     185|    -|
|Register         |        -|     -|     215|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1257|    3119|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229  |preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE  |        0|   0|  524|  1527|    0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220          |preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS          |        0|   0|  518|   255|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                |                                                          |        0|   0| 1042|  1782|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |blk_num_fu_304_p2                |         +|   0|  0|   66|          59|          59|
    |ap_block_state5                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_155                 |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op102_write_state9  |       and|   0|  0|    2|           1|           1|
    |cmp116_fu_320_p2                 |      icmp|   0|  0|   13|           6|           5|
    |icmp_ln299_fu_290_p2             |      icmp|   0|  0|   13|           6|           5|
    |icmp_ln343_fu_315_p2             |      icmp|   0|  0|   13|           6|           1|
    |ap_block_state1                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state9                  |        or|   0|  0|    2|           1|           1|
    |or_ln365_1_fu_360_p2             |        or|   0|  0|  512|         512|          32|
    |or_ln365_fu_336_p2               |        or|   0|  0|  512|         512|          32|
    |select_ln299_fu_296_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln375_fu_391_p3           |    select|   0|  0|    5|           1|           3|
    |rev_fu_374_p2                    |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1152|        1111|         148|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  54|         10|    1|         10|
    |ap_done              |   9|          2|    1|          2|
    |blk_strm_blk_n       |   9|          2|    1|          2|
    |blk_strm_din         |  26|          5|  512|       2560|
    |blk_strm_write       |  14|          3|    1|          3|
    |end_len_strm_blk_n   |   9|          2|    1|          2|
    |end_nblk_strm_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm_din    |  14|          3|    1|          3|
    |len_strm_blk_n       |   9|          2|    1|          2|
    |msg_strm_read        |  14|          3|    1|          3|
    |nblk_strm_blk_n      |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 185|         38|  523|       2593|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   9|   0|    9|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |cmp116_reg_668                                                                    |   1|   0|    1|          0|
    |end_flag_3_reg_211                                                                |   1|   0|    1|          0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229_ap_start_reg  |   1|   0|    1|          0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln343_reg_664                                                                |   1|   0|    1|          0|
    |left_reg_641                                                                      |   6|   0|    6|          0|
    |len_reg_634                                                                       |  64|   0|   64|          0|
    |rev_reg_673                                                                       |   1|   0|    1|          0|
    |select_ln375_reg_683                                                              |   4|   0|    4|          0|
    |start_once_reg                                                                    |   1|   0|    1|          0|
    |tmp_1_reg_688                                                                     |  32|   0|   32|          0|
    |trunc_ln299_reg_659                                                               |   2|   0|    2|          0|
    |trunc_ln375_1_reg_678                                                             |   3|   0|    3|          0|
    |trunc_ln485_reg_647                                                               |  29|   0|   29|          0|
    |trunc_ln_reg_654                                                                  |  58|   0|   58|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 215|   0|  215|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|msg_strm_dout                 |   in|   64|     ap_fifo|       msg_strm|       pointer|
|msg_strm_num_data_valid       |   in|   16|     ap_fifo|       msg_strm|       pointer|
|msg_strm_fifo_cap             |   in|   16|     ap_fifo|       msg_strm|       pointer|
|msg_strm_empty_n              |   in|    1|     ap_fifo|       msg_strm|       pointer|
|msg_strm_read                 |  out|    1|     ap_fifo|       msg_strm|       pointer|
|len_strm_dout                 |   in|   64|     ap_fifo|       len_strm|       pointer|
|len_strm_num_data_valid       |   in|    2|     ap_fifo|       len_strm|       pointer|
|len_strm_fifo_cap             |   in|    2|     ap_fifo|       len_strm|       pointer|
|len_strm_empty_n              |   in|    1|     ap_fifo|       len_strm|       pointer|
|len_strm_read                 |  out|    1|     ap_fifo|       len_strm|       pointer|
|end_len_strm_dout             |   in|    1|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_num_data_valid   |   in|    2|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_fifo_cap         |   in|    2|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_empty_n          |   in|    1|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_read             |  out|    1|     ap_fifo|   end_len_strm|       pointer|
|blk_strm_din                  |  out|  512|     ap_fifo|       blk_strm|       pointer|
|blk_strm_num_data_valid       |   in|   14|     ap_fifo|       blk_strm|       pointer|
|blk_strm_fifo_cap             |   in|   14|     ap_fifo|       blk_strm|       pointer|
|blk_strm_full_n               |   in|    1|     ap_fifo|       blk_strm|       pointer|
|blk_strm_write                |  out|    1|     ap_fifo|       blk_strm|       pointer|
|nblk_strm_din                 |  out|   64|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_num_data_valid      |   in|    6|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_fifo_cap            |   in|    6|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_full_n              |   in|    1|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_write               |  out|    1|     ap_fifo|      nblk_strm|       pointer|
|end_nblk_strm_din             |  out|    1|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_full_n          |   in|    1|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_write           |  out|    1|     ap_fifo|  end_nblk_strm|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

