Analysis & Elaboration report for Processor
Sat Nov 18 15:13:23 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_i5g1:auto_generated
  6. Source assignments for ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated
  7. Parameter Settings for User Entity Instance: new_clk:frec_mem
  8. Parameter Settings for User Entity Instance: new_clk:frec_rom
  9. Parameter Settings for User Entity Instance: new_clk:frec_clk
 10. Parameter Settings for User Entity Instance: mux2_1:mux_pc
 11. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: mux2_1:mux_RA1
 13. Parameter Settings for User Entity Instance: mux2_1:mux_RA2
 14. Parameter Settings for User Entity Instance: mux2_1:mux_SrcB
 15. Parameter Settings for User Entity Instance: alu:alu_inst|compare:dut_compare
 16. Parameter Settings for User Entity Instance: ram:mem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: mux2_1:mux_result
 18. altsyncram Parameter Settings by Entity Instance
 19. Analysis & Elaboration Settings
 20. Port Connectivity Checks: "mux2_1:mux_RA1"
 21. Port Connectivity Checks: "adder:add_2_pc"
 22. Port Connectivity Checks: "adder:add_1_pc"
 23. Port Connectivity Checks: "control_unit:contol_inst|conditional_logic:cond_logic_inst|flopenr:flagreg1"
 24. Port Connectivity Checks: "control_unit:contol_inst"
 25. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Nov 18 15:13:23 2023       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Processor                                   ;
; Top-level Entity Name         ; cpu                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |cpu|ram:mem      ; ram.v           ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |cpu|rom:rom_inst ; rom.v           ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_i5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_rom ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 2     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_clk ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:mux_pc ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; instructions.mif     ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i5g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:mux_RA1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:mux_RA2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:mux_SrcB ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_inst|compare:dut_compare ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Signed Integer           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; memory.mif           ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_1un1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:mux_result ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram:mem|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; cpu                ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux2_1:mux_RA1" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; data1 ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:add_2_pc" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; A[31..1] ; Input ; Info     ; Stuck at GND ;
; A[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:add_1_pc" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; B[31..1] ; Input ; Info     ; Stuck at GND ;
; B[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:contol_inst|conditional_logic:cond_logic_inst|flopenr:flagreg1"        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "control_unit:contol_inst" ;
+-------------+-------+----------+---------------------+
; Port        ; Type  ; Severity ; Details             ;
+-------------+-------+----------+---------------------+
; ALUFlags[0] ; Input ; Info     ; Stuck at GND        ;
+-------------+-------+----------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 18 15:13:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.sv
    Info (12023): Found entity 1: cpu_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_clk.sv
    Info (12023): Found entity 1: new_clk File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/new_clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/program_counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/register_file.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/alu/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/alu/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/compare.sv
    Info (12023): Found entity 1: compare File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/alu/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/alu_decoder.sv
    Info (12023): Found entity 1: alu_decoder File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/alu_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/conditional_check.sv
    Info (12023): Found entity 1: conditional_check File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/conditional_check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/conditional_logic.sv
    Info (12023): Found entity 1: conditional_logic File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/conditional_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/main_decoder.sv
    Info (12023): Found entity 1: main_decoder File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/pclogic.sv
    Info (12023): Found entity 1: PCLogic File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/PCLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1_tb.sv
    Info (12023): Found entity 1: mux2_1_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/mux2_1_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/extend_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file program_counter_tb.sv
    Info (12023): Found entity 1: program_counter_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/program_counter_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/register_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filtro_mediana.sv
    Info (12023): Found entity 1: filtro_mediana File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/filtro_mediana.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: rom_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/rom_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_tb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/ram_tb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at decoder.sv(17): created implicit net for "Branch" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at decoder.sv(17): created implicit net for "ALUOp" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 17
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_mem" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 11
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_rom" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 12
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_clk" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 13
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:mux_pc" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 16
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 20
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf
    Info (12023): Found entity 1: altsyncram_i5g1 File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/altsyncram_i5g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i5g1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_i5g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:contol_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 29
Info (12128): Elaborating entity "decoder" for hierarchy "control_unit:contol_inst|decoder:deco_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/control_unit.sv Line: 22
Info (12128): Elaborating entity "main_decoder" for hierarchy "control_unit:contol_inst|decoder:deco_inst|main_decoder:main_deco_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 17
Info (12128): Elaborating entity "PCLogic" for hierarchy "control_unit:contol_inst|decoder:deco_inst|PCLogic:pclogic_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 19
Info (12128): Elaborating entity "alu_decoder" for hierarchy "control_unit:contol_inst|decoder:deco_inst|alu_decoder:alu_deco_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/decoder.sv Line: 21
Info (12128): Elaborating entity "conditional_logic" for hierarchy "control_unit:contol_inst|conditional_logic:cond_logic_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/control_unit.sv Line: 24
Info (12128): Elaborating entity "flopenr" for hierarchy "control_unit:contol_inst|conditional_logic:cond_logic_inst|flopenr:flagreg1" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/conditional_logic.sv Line: 19
Info (12128): Elaborating entity "conditional_check" for hierarchy "control_unit:contol_inst|conditional_logic:cond_logic_inst|conditional_check:cond_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/control/conditional_logic.sv Line: 23
Info (12128): Elaborating entity "adder" for hierarchy "adder:add_1_pc" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 33
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:mux_RA1" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 39
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:reg_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 48
Info (12128): Elaborating entity "extend" for hierarchy "extend:ext_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 55
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 62
Info (12128): Elaborating entity "compare" for hierarchy "alu:alu_inst|compare:dut_compare" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/alu/alu.sv Line: 30
Warning (10230): Verilog HDL assignment warning at compare.sv(7): truncated value with size 32 to match size of target (1) File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/alu/compare.sv Line: 7
Info (12128): Elaborating entity "ram" for hierarchy "ram:mem" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/cpu.sv Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:mem|altsyncram:altsyncram_component" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:mem|altsyncram:altsyncram_component" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1un1.tdf
    Info (12023): Found entity 1: altsyncram_1un1 File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/altsyncram_1un1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1un1" for hierarchy "ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated|decode_dla:decode3" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/altsyncram_1un1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated|decode_61a:rden_decode" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/altsyncram_1un1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "ram:mem|altsyncram:altsyncram_component|altsyncram_1un1:auto_generated|mux_ahb:mux2" File: C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/db/altsyncram_1un1.tdf Line: 47
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Sat Nov 18 15:13:23 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


