
My Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000450  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00010450  2**0
                  CONTENTS
  2 .lpram        00000000  30000000  30000000  00010450  2**0
                  CONTENTS
  3 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  4 .stack        00000800  20000020  20000020  00020000  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00010450  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00010478  2**0
                  CONTENTS, READONLY
  7 .debug_info   00005d03  00000000  00000000  000104d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000015dc  00000000  00000000  000161d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000009f5  00000000  00000000  000177b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000260  00000000  00000000  000181a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  00018405  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018bc1  00000000  00000000  000185ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000899e  00000000  00000000  0003116e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00088102  00000000  00000000  00039b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000003c4  00000000  00000000  000c1c10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	20 08 00 20 25 01 00 00 21 01 00 00 21 01 00 00      .. %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  8c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000000 	.word	0x20000000
  d4:	00000000 	.word	0x00000000
  d8:	00000450 	.word	0x00000450

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000004 	.word	0x20000004
 108:	00000450 	.word	0x00000450
 10c:	00000450 	.word	0x00000450
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	000001d1 	.word	0x000001d1

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
 126:	4a1a      	ldr	r2, [pc, #104]	; (190 <Reset_Handler+0x6c>)
 128:	4b1a      	ldr	r3, [pc, #104]	; (194 <Reset_Handler+0x70>)
 12a:	429a      	cmp	r2, r3
 12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 12e:	001a      	movs	r2, r3
 130:	4b19      	ldr	r3, [pc, #100]	; (198 <Reset_Handler+0x74>)
 132:	429a      	cmp	r2, r3
 134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
 136:	4a19      	ldr	r2, [pc, #100]	; (19c <Reset_Handler+0x78>)
 138:	3303      	adds	r3, #3
 13a:	1a9b      	subs	r3, r3, r2
 13c:	089b      	lsrs	r3, r3, #2
 13e:	3301      	adds	r3, #1
 140:	009b      	lsls	r3, r3, #2
 142:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 144:	4813      	ldr	r0, [pc, #76]	; (194 <Reset_Handler+0x70>)
 146:	4912      	ldr	r1, [pc, #72]	; (190 <Reset_Handler+0x6c>)
 148:	588c      	ldr	r4, [r1, r2]
 14a:	5084      	str	r4, [r0, r2]
 14c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 14e:	429a      	cmp	r2, r3
 150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 152:	4a13      	ldr	r2, [pc, #76]	; (1a0 <Reset_Handler+0x7c>)
 154:	4b13      	ldr	r3, [pc, #76]	; (1a4 <Reset_Handler+0x80>)
 156:	429a      	cmp	r2, r3
 158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
 15a:	43d3      	mvns	r3, r2
 15c:	4911      	ldr	r1, [pc, #68]	; (1a4 <Reset_Handler+0x80>)
 15e:	185b      	adds	r3, r3, r1
 160:	2103      	movs	r1, #3
 162:	438b      	bics	r3, r1
 164:	3304      	adds	r3, #4
 166:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 168:	2100      	movs	r1, #0
 16a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 16c:	4293      	cmp	r3, r2
 16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 170:	4a0d      	ldr	r2, [pc, #52]	; (1a8 <Reset_Handler+0x84>)
 172:	21ff      	movs	r1, #255	; 0xff
 174:	4b0d      	ldr	r3, [pc, #52]	; (1ac <Reset_Handler+0x88>)
 176:	438b      	bics	r3, r1
 178:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
 17a:	4a0d      	ldr	r2, [pc, #52]	; (1b0 <Reset_Handler+0x8c>)
 17c:	6853      	ldr	r3, [r2, #4]
 17e:	397f      	subs	r1, #127	; 0x7f
 180:	430b      	orrs	r3, r1
 182:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 184:	4b0b      	ldr	r3, [pc, #44]	; (1b4 <Reset_Handler+0x90>)
 186:	4798      	blx	r3
        main();
 188:	4b0b      	ldr	r3, [pc, #44]	; (1b8 <Reset_Handler+0x94>)
 18a:	4798      	blx	r3
 18c:	e7fe      	b.n	18c <Reset_Handler+0x68>
 18e:	46c0      	nop			; (mov r8, r8)
 190:	00000450 	.word	0x00000450
 194:	20000000 	.word	0x20000000
 198:	20000000 	.word	0x20000000
 19c:	20000004 	.word	0x20000004
 1a0:	20000000 	.word	0x20000000
 1a4:	20000020 	.word	0x20000020
 1a8:	e000ed00 	.word	0xe000ed00
 1ac:	00000000 	.word	0x00000000
 1b0:	41004000 	.word	0x41004000
 1b4:	000003e9 	.word	0x000003e9
 1b8:	000003dd 	.word	0x000003dd

000001bc <delay_driver_init>:
#include <peripheral_clk_config.h>
#include <utils.h>
#include <hal_init.h>

void delay_driver_init(void)
{
 1bc:	b510      	push	{r4, lr}
	delay_init(SysTick);
 1be:	4802      	ldr	r0, [pc, #8]	; (1c8 <delay_driver_init+0xc>)
 1c0:	4b02      	ldr	r3, [pc, #8]	; (1cc <delay_driver_init+0x10>)
 1c2:	4798      	blx	r3
}
 1c4:	bd10      	pop	{r4, pc}
 1c6:	46c0      	nop			; (mov r8, r8)
 1c8:	e000e010 	.word	0xe000e010
 1cc:	00000241 	.word	0x00000241

000001d0 <system_init>:

void system_init(void)
{
 1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1d2:	46ce      	mov	lr, r9
 1d4:	4647      	mov	r7, r8
 1d6:	b580      	push	{r7, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 1d8:	4b14      	ldr	r3, [pc, #80]	; (22c <system_init+0x5c>)
 1da:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 1dc:	23c0      	movs	r3, #192	; 0xc0
 1de:	05db      	lsls	r3, r3, #23
 1e0:	2280      	movs	r2, #128	; 0x80
 1e2:	05d2      	lsls	r2, r2, #23
 1e4:	2194      	movs	r1, #148	; 0x94
 1e6:	505a      	str	r2, [r3, r1]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 1e8:	390c      	subs	r1, #12
 1ea:	505a      	str	r2, [r3, r1]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 1ec:	4b10      	ldr	r3, [pc, #64]	; (230 <system_init+0x60>)
 1ee:	3120      	adds	r1, #32
 1f0:	505a      	str	r2, [r3, r1]
 1f2:	4a10      	ldr	r2, [pc, #64]	; (234 <system_init+0x64>)
 1f4:	505a      	str	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 1f6:	3136      	adds	r1, #54	; 0x36
 1f8:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 1fa:	2001      	movs	r0, #1
 1fc:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 1fe:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(PB30, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PB30, GPIO_PIN_FUNCTION_OFF);

	delay_driver_init();
 200:	4b0d      	ldr	r3, [pc, #52]	; (238 <system_init+0x68>)
 202:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 204:	26c0      	movs	r6, #192	; 0xc0
 206:	05f6      	lsls	r6, r6, #23
 208:	2394      	movs	r3, #148	; 0x94
 20a:	4699      	mov	r9, r3
 20c:	2780      	movs	r7, #128	; 0x80
 20e:	05ff      	lsls	r7, r7, #23
 210:	46b8      	mov	r8, r7
 212:	464b      	mov	r3, r9
 214:	4642      	mov	r2, r8
 216:	50f2      	str	r2, [r6, r3]
	
	while(true)
	{
		gpio_set_pin_level(PB30,false);
		delay_ms(1000);
 218:	25fa      	movs	r5, #250	; 0xfa
 21a:	00ad      	lsls	r5, r5, #2
 21c:	0028      	movs	r0, r5
 21e:	4c07      	ldr	r4, [pc, #28]	; (23c <system_init+0x6c>)
 220:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 222:	2398      	movs	r3, #152	; 0x98
 224:	50f7      	str	r7, [r6, r3]
		gpio_set_pin_level(PB30,true);
		delay_ms(1000);
 226:	0028      	movs	r0, r5
 228:	47a0      	blx	r4
 22a:	e7f2      	b.n	212 <system_init+0x42>
 22c:	0000027d 	.word	0x0000027d
 230:	40002800 	.word	0x40002800
 234:	c0004000 	.word	0xc0004000
 238:	000001bd 	.word	0x000001bd
 23c:	00000255 	.word	0x00000255

00000240 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
 240:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
 242:	4b02      	ldr	r3, [pc, #8]	; (24c <delay_init+0xc>)
 244:	6018      	str	r0, [r3, #0]
 246:	4b02      	ldr	r3, [pc, #8]	; (250 <delay_init+0x10>)
 248:	4798      	blx	r3
}
 24a:	bd10      	pop	{r4, pc}
 24c:	2000001c 	.word	0x2000001c
 250:	00000375 	.word	0x00000375

00000254 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
 254:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
 256:	4b04      	ldr	r3, [pc, #16]	; (268 <delay_ms+0x14>)
 258:	681c      	ldr	r4, [r3, #0]
 25a:	4b04      	ldr	r3, [pc, #16]	; (26c <delay_ms+0x18>)
 25c:	4798      	blx	r3
 25e:	0001      	movs	r1, r0
 260:	0020      	movs	r0, r4
 262:	4b03      	ldr	r3, [pc, #12]	; (270 <delay_ms+0x1c>)
 264:	4798      	blx	r3
}
 266:	bd10      	pop	{r4, pc}
 268:	2000001c 	.word	0x2000001c
 26c:	00000275 	.word	0x00000275
 270:	00000389 	.word	0x00000389

00000274 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
 274:	23fa      	movs	r3, #250	; 0xfa
 276:	011b      	lsls	r3, r3, #4
 278:	4358      	muls	r0, r3
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
 27a:	4770      	bx	lr

0000027c <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 27c:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 27e:	4b09      	ldr	r3, [pc, #36]	; (2a4 <_init_chip+0x28>)
 280:	685a      	ldr	r2, [r3, #4]
 282:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_set_performance_level(2);
 284:	2002      	movs	r0, #2
 286:	4b08      	ldr	r3, [pc, #32]	; (2a8 <_init_chip+0x2c>)
 288:	4798      	blx	r3

	_osc32kctrl_init_sources();
 28a:	4b08      	ldr	r3, [pc, #32]	; (2ac <_init_chip+0x30>)
 28c:	4798      	blx	r3
	_oscctrl_init_sources();
 28e:	4b08      	ldr	r3, [pc, #32]	; (2b0 <_init_chip+0x34>)
 290:	4798      	blx	r3
	_mclk_init();
 292:	4b08      	ldr	r3, [pc, #32]	; (2b4 <_init_chip+0x38>)
 294:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
 296:	4b08      	ldr	r3, [pc, #32]	; (2b8 <_init_chip+0x3c>)
 298:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 29a:	20ff      	movs	r0, #255	; 0xff
 29c:	4b07      	ldr	r3, [pc, #28]	; (2bc <_init_chip+0x40>)
 29e:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
 2a0:	bd10      	pop	{r4, pc}
 2a2:	46c0      	nop			; (mov r8, r8)
 2a4:	41004000 	.word	0x41004000
 2a8:	0000034b 	.word	0x0000034b
 2ac:	000002f9 	.word	0x000002f9
 2b0:	00000311 	.word	0x00000311
 2b4:	000002e5 	.word	0x000002e5
 2b8:	00000349 	.word	0x00000349
 2bc:	000002c1 	.word	0x000002c1

000002c0 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
 2c0:	07c3      	lsls	r3, r0, #31
 2c2:	d507      	bpl.n	2d4 <_gclk_init_generators_by_fref+0x14>
}

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, uint8_t index, hri_gclk_genctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENCTRL[index].reg = data;
 2c4:	4a04      	ldr	r2, [pc, #16]	; (2d8 <_gclk_init_generators_by_fref+0x18>)
 2c6:	4b05      	ldr	r3, [pc, #20]	; (2dc <_gclk_init_generators_by_fref+0x1c>)
 2c8:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
 2ca:	0019      	movs	r1, r3
 2cc:	4a04      	ldr	r2, [pc, #16]	; (2e0 <_gclk_init_generators_by_fref+0x20>)
 2ce:	684b      	ldr	r3, [r1, #4]
 2d0:	4213      	tst	r3, r2
 2d2:	d1fc      	bne.n	2ce <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
 2d4:	4770      	bx	lr
 2d6:	46c0      	nop			; (mov r8, r8)
 2d8:	00010106 	.word	0x00010106
 2dc:	40001800 	.word	0x40001800
 2e0:	000007fd 	.word	0x000007fd

000002e4 <_mclk_init>:
}

static inline void hri_mclk_write_BUPDIV_reg(const void *const hw, hri_mclk_bupdiv_reg_t data)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->BUPDIV.reg = data;
 2e4:	4b03      	ldr	r3, [pc, #12]	; (2f4 <_mclk_init+0x10>)
 2e6:	2208      	movs	r2, #8
 2e8:	719a      	strb	r2, [r3, #6]
	((Mclk *)hw)->LPDIV.reg = data;
 2ea:	3a04      	subs	r2, #4
 2ec:	715a      	strb	r2, [r3, #5]
	((Mclk *)hw)->CPUDIV.reg = data;
 2ee:	3a03      	subs	r2, #3
 2f0:	711a      	strb	r2, [r3, #4]
{
	void *hw = (void *)MCLK;
	hri_mclk_write_BUPDIV_reg(hw, MCLK_BUPDIV_BUPDIV(CONF_MCLK_BUPDIV));
	hri_mclk_write_LPDIV_reg(hw, MCLK_LPDIV_LPDIV(CONF_MCLK_LPDIV));
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
 2f2:	4770      	bx	lr
 2f4:	40000400 	.word	0x40000400

000002f8 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
 2f8:	4b04      	ldr	r3, [pc, #16]	; (30c <_osc32kctrl_init_sources+0x14>)
 2fa:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
 2fc:	21f8      	movs	r1, #248	; 0xf8
 2fe:	0149      	lsls	r1, r1, #5
 300:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
 302:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
 304:	2201      	movs	r2, #1
 306:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
 308:	4770      	bx	lr
 30a:	46c0      	nop			; (mov r8, r8)
 30c:	40001000 	.word	0x40001000

00000310 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC16MCTRL_reg(const void *const hw, hri_oscctrl_osc16mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC16MCTRL.reg = data;
 310:	2282      	movs	r2, #130	; 0x82
 312:	4b0c      	ldr	r3, [pc, #48]	; (344 <_oscctrl_init_sources+0x34>)
 314:	751a      	strb	r2, [r3, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 316:	0018      	movs	r0, r3
 318:	2138      	movs	r1, #56	; 0x38
 31a:	3a80      	subs	r2, #128	; 0x80
 31c:	5c43      	ldrb	r3, [r0, r1]
 31e:	4213      	tst	r3, r2
 320:	d1fc      	bne.n	31c <_oscctrl_init_sources+0xc>
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC16MRDY) >> OSCCTRL_STATUS_OSC16MRDY_Pos;
 322:	4908      	ldr	r1, [pc, #32]	; (344 <_oscctrl_init_sources+0x34>)
#endif
#endif

#if CONF_OSC16M_CONFIG == 1
#if CONF_OSC16M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC16MRDY_bit(hw))
 324:	2210      	movs	r2, #16
 326:	68cb      	ldr	r3, [r1, #12]
 328:	421a      	tst	r2, r3
 32a:	d0fc      	beq.n	326 <_oscctrl_init_sources+0x16>
	((Oscctrl *)hw)->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND;
 32c:	4a05      	ldr	r2, [pc, #20]	; (344 <_oscctrl_init_sources+0x34>)
 32e:	7d13      	ldrb	r3, [r2, #20]
 330:	2180      	movs	r1, #128	; 0x80
 332:	430b      	orrs	r3, r1
 334:	7513      	strb	r3, [r2, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 336:	0010      	movs	r0, r2
 338:	3948      	subs	r1, #72	; 0x48
 33a:	220e      	movs	r2, #14
 33c:	5c43      	ldrb	r3, [r0, r1]
 33e:	4213      	tst	r3, r2
 340:	d1fc      	bne.n	33c <_oscctrl_init_sources+0x2c>
#if CONF_OSC16M_ONDEMAND == 1
	hri_oscctrl_set_OSC16MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
 342:	4770      	bx	lr
 344:	40000c00 	.word	0x40000c00

00000348 <_oscctrl_init_referenced_generators>:
#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
		;
#endif
	(void)hw, (void)tmp;
}
 348:	4770      	bx	lr

0000034a <_set_performance_level>:
}

static inline hri_pm_plcfg_reg_t hri_pm_get_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Pm *)hw)->PLCFG.reg;
 34a:	2380      	movs	r3, #128	; 0x80
 34c:	05db      	lsls	r3, r3, #23
 34e:	789b      	ldrb	r3, [r3, #2]
/**
 * \brief Set performance level
 */
void _set_performance_level(const uint8_t level)
{
	if (hri_pm_get_PLCFG_PLSEL_bf(PM, PM_PLCFG_PLSEL_Msk) != level) {
 350:	2203      	movs	r2, #3
 352:	4013      	ands	r3, r2
 354:	4298      	cmp	r0, r3
 356:	d00c      	beq.n	372 <_set_performance_level+0x28>
	((Pm *)hw)->INTFLAG.reg = mask;
 358:	2280      	movs	r2, #128	; 0x80
 35a:	05d2      	lsls	r2, r2, #23
 35c:	23ff      	movs	r3, #255	; 0xff
 35e:	7193      	strb	r3, [r2, #6]

static inline void hri_pm_write_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->PLCFG.reg;
 360:	7893      	ldrb	r3, [r2, #2]
	tmp &= ~PM_PLCFG_PLSEL_Msk;
 362:	2103      	movs	r1, #3
 364:	438b      	bics	r3, r1
	tmp |= PM_PLCFG_PLSEL(data);
 366:	4008      	ands	r0, r1
 368:	4318      	orrs	r0, r3
	((Pm *)hw)->PLCFG.reg = tmp;
 36a:	7090      	strb	r0, [r2, #2]
	return ((Pm *)hw)->INTFLAG.reg;
 36c:	7993      	ldrb	r3, [r2, #6]
		hri_pm_clear_INTFLAG_reg(PM, 0xFF);
		hri_pm_write_PLCFG_PLSEL_bf(PM, level);
		while (!hri_pm_read_INTFLAG_reg(PM))
 36e:	2b00      	cmp	r3, #0
 370:	d0fc      	beq.n	36c <_set_performance_level+0x22>
			;
	}
}
 372:	4770      	bx	lr

00000374 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
 374:	4b02      	ldr	r3, [pc, #8]	; (380 <_delay_init+0xc>)
 376:	4a03      	ldr	r2, [pc, #12]	; (384 <_delay_init+0x10>)
 378:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
 37a:	2205      	movs	r2, #5
 37c:	601a      	str	r2, [r3, #0]
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
	_system_time_init(hw);
}
 37e:	4770      	bx	lr
 380:	e000e010 	.word	0xe000e010
 384:	00ffffff 	.word	0x00ffffff

00000388 <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
 388:	b570      	push	{r4, r5, r6, lr}
	(void)hw;
	uint8_t  n   = cycles >> 24;
 38a:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
 38c:	1e5e      	subs	r6, r3, #1
 38e:	b2f6      	uxtb	r6, r6
 390:	2b00      	cmp	r3, #0
 392:	d013      	beq.n	3bc <_delay_cycles+0x34>
 394:	0034      	movs	r4, r6
		SysTick->LOAD = 0xFFFFFF;
 396:	4a0e      	ldr	r2, [pc, #56]	; (3d0 <_delay_cycles+0x48>)
 398:	4d0e      	ldr	r5, [pc, #56]	; (3d4 <_delay_cycles+0x4c>)
		SysTick->VAL  = 0xFFFFFF;
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 39a:	2080      	movs	r0, #128	; 0x80
 39c:	0240      	lsls	r0, r0, #9
		SysTick->LOAD = 0xFFFFFF;
 39e:	6055      	str	r5, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
 3a0:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 3a2:	6813      	ldr	r3, [r2, #0]
 3a4:	4203      	tst	r3, r0
 3a6:	d0fc      	beq.n	3a2 <_delay_cycles+0x1a>
	while (n--) {
 3a8:	3c01      	subs	r4, #1
 3aa:	b2e4      	uxtb	r4, r4
 3ac:	2cff      	cmp	r4, #255	; 0xff
 3ae:	d1f6      	bne.n	39e <_delay_cycles+0x16>
 3b0:	0633      	lsls	r3, r6, #24
 3b2:	1af6      	subs	r6, r6, r3
 3b4:	4b08      	ldr	r3, [pc, #32]	; (3d8 <_delay_cycles+0x50>)
 3b6:	469c      	mov	ip, r3
 3b8:	4461      	add	r1, ip
 3ba:	1871      	adds	r1, r6, r1
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
 3bc:	4b04      	ldr	r3, [pc, #16]	; (3d0 <_delay_cycles+0x48>)
 3be:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
 3c0:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 3c2:	0019      	movs	r1, r3
 3c4:	2280      	movs	r2, #128	; 0x80
 3c6:	0252      	lsls	r2, r2, #9
 3c8:	680b      	ldr	r3, [r1, #0]
 3ca:	4213      	tst	r3, r2
 3cc:	d0fc      	beq.n	3c8 <_delay_cycles+0x40>
		;
}
 3ce:	bd70      	pop	{r4, r5, r6, pc}
 3d0:	e000e010 	.word	0xe000e010
 3d4:	00ffffff 	.word	0x00ffffff
 3d8:	ff000001 	.word	0xff000001

000003dc <main>:
#include <atmel_start.h>

int main(void)
{
 3dc:	b510      	push	{r4, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 3de:	4b01      	ldr	r3, [pc, #4]	; (3e4 <main+0x8>)
 3e0:	4798      	blx	r3
 3e2:	e7fe      	b.n	3e2 <main+0x6>
 3e4:	00000115 	.word	0x00000115

000003e8 <__libc_init_array>:
 3e8:	b570      	push	{r4, r5, r6, lr}
 3ea:	2600      	movs	r6, #0
 3ec:	4d0c      	ldr	r5, [pc, #48]	; (420 <__libc_init_array+0x38>)
 3ee:	4c0d      	ldr	r4, [pc, #52]	; (424 <__libc_init_array+0x3c>)
 3f0:	1b64      	subs	r4, r4, r5
 3f2:	10a4      	asrs	r4, r4, #2
 3f4:	42a6      	cmp	r6, r4
 3f6:	d109      	bne.n	40c <__libc_init_array+0x24>
 3f8:	2600      	movs	r6, #0
 3fa:	f000 f819 	bl	430 <_init>
 3fe:	4d0a      	ldr	r5, [pc, #40]	; (428 <__libc_init_array+0x40>)
 400:	4c0a      	ldr	r4, [pc, #40]	; (42c <__libc_init_array+0x44>)
 402:	1b64      	subs	r4, r4, r5
 404:	10a4      	asrs	r4, r4, #2
 406:	42a6      	cmp	r6, r4
 408:	d105      	bne.n	416 <__libc_init_array+0x2e>
 40a:	bd70      	pop	{r4, r5, r6, pc}
 40c:	00b3      	lsls	r3, r6, #2
 40e:	58eb      	ldr	r3, [r5, r3]
 410:	4798      	blx	r3
 412:	3601      	adds	r6, #1
 414:	e7ee      	b.n	3f4 <__libc_init_array+0xc>
 416:	00b3      	lsls	r3, r6, #2
 418:	58eb      	ldr	r3, [r5, r3]
 41a:	4798      	blx	r3
 41c:	3601      	adds	r6, #1
 41e:	e7f2      	b.n	406 <__libc_init_array+0x1e>
 420:	0000043c 	.word	0x0000043c
 424:	0000043c 	.word	0x0000043c
 428:	0000043c 	.word	0x0000043c
 42c:	00000440 	.word	0x00000440

00000430 <_init>:
 430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 432:	46c0      	nop			; (mov r8, r8)
 434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 436:	bc08      	pop	{r3}
 438:	469e      	mov	lr, r3
 43a:	4770      	bx	lr

0000043c <__init_array_start>:
 43c:	000000dd 	.word	0x000000dd

00000440 <_fini>:
 440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 442:	46c0      	nop			; (mov r8, r8)
 444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 446:	bc08      	pop	{r3}
 448:	469e      	mov	lr, r3
 44a:	4770      	bx	lr

0000044c <__fini_array_start>:
 44c:	000000b5 	.word	0x000000b5
