Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 01:25:20 2024
| Host         : KratX running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file ./report/dut_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu250-figd2104-2L-e
| Speed File   : -2L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                         Instance                                         |                                                Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                             |                                                                                                (top) |      47912 |      42955 |    1698 | 3259 | 56291 |     13 |      1 |    2 |        106 |
|   bd_0_i                                                                                 |                                                                                                 bd_0 |      47912 |      42955 |    1698 | 3259 | 56291 |     13 |      1 |    2 |        106 |
|     hls_inst                                                                             |                                                                                      bd_0_hls_inst_0 |      47912 |      42955 |    1698 | 3259 | 56291 |     13 |      1 |    2 |        106 |
|       inst                                                                               |                                                                                  bd_0_hls_inst_0_dut |      47912 |      42955 |    1698 | 3259 | 56291 |     13 |      1 |    2 |        106 |
|         (inst)                                                                           |                                                                                  bd_0_hls_inst_0_dut |         35 |         35 |       0 |    0 |   542 |      0 |      0 |    0 |          0 |
|         covMatrix_U                                                                      |                                                    bd_0_hls_inst_0_dut_standarisedData_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_8_max_dsp_1_U350                                               |                                                    bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1 |        171 |        153 |       0 |   18 |   330 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_8_max_dsp_1_U350)                                           |                                                    bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1 |          1 |          1 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                         |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3967 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|             (dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u)                                     |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3967 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__8 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|               (inst)                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__8 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                 (i_synth)                                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 MULT.OP                                                                  |                                                                        bd_0_hls_inst_0_flt_mult_3968 |        169 |        151 |       0 |   18 |   201 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                                         |                                                                    bd_0_hls_inst_0_flt_mult_exp_3970 |        122 |        104 |       0 |   18 |    23 |      0 |      0 |    0 |          0 |
|                     (i_non_prim.EXP)                                                     |                                                                    bd_0_hls_inst_0_flt_mult_exp_3970 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_A                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_4010 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_B                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_4011 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_ADD.C_CHAIN                                                      |                                                    bd_0_hls_inst_0_carry_chain__parameterized17_4012 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_PRE_RND_DEL                                                      |                                                         bd_0_hls_inst_0_delay__parameterized100_4013 |         11 |          0 |       0 |   11 |     0 |      0 |      0 |    0 |          0 |
|                     FLOW_DEC_DEL                                                         |                                                           bd_0_hls_inst_0_delay__parameterized4_4014 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     FLOW_UP_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized30_4015 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized98_4016 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     IP_SIGN_DELAY                                                        |                                                          bd_0_hls_inst_0_delay__parameterized46_4017 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                     SIGN_UP_DELAY                                                        |                                                           bd_0_hls_inst_0_delay__parameterized4_4018 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIG_DELAY                                                            |                                                          bd_0_hls_inst_0_delay__parameterized99_4019 |          8 |          4 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                          bd_0_hls_inst_0_delay__parameterized45_4020 |         11 |          9 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     STATE_UP_DELAY                                                       |                                                         bd_0_hls_inst_0_delay__parameterized101_4021 |         50 |         50 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                                                        |                                                                        bd_0_hls_inst_0_fix_mult_3971 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                     DSP48E2_SPD_DBL_VARIANT.FIX_MULT                                     |                                                            bd_0_hls_inst_0_fix_mult_dsp48e2_dbl_3988 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                                          |                                                  bd_0_hls_inst_0_flt_dec_op_lat__parameterized0_3972 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                                                     |                                                                  bd_0_hls_inst_0_flt_mult_round_3973 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                     LOGIC.R_AND_R                                                        |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized2_3974 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                 i_nd_to_rdy                                                              |                                                            bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv_3969 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_8_max_dsp_1_U351                                               |                                                  bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_0 |        170 |        152 |       0 |   18 |   330 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_8_max_dsp_1_U351)                                           |                                                  bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_0 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                         |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3899 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|             (dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u)                                     |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3899 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|               (inst)                                                                     |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |        170 |        152 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                 (i_synth)                                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 MULT.OP                                                                  |                                                                        bd_0_hls_inst_0_flt_mult_3900 |        169 |        151 |       0 |   18 |   201 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                                         |                                                                    bd_0_hls_inst_0_flt_mult_exp_3902 |        122 |        104 |       0 |   18 |    23 |      0 |      0 |    0 |          0 |
|                     (i_non_prim.EXP)                                                     |                                                                    bd_0_hls_inst_0_flt_mult_exp_3902 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_A                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_3942 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_B                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_3943 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_ADD.C_CHAIN                                                      |                                                    bd_0_hls_inst_0_carry_chain__parameterized17_3944 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_PRE_RND_DEL                                                      |                                                         bd_0_hls_inst_0_delay__parameterized100_3945 |         11 |          0 |       0 |   11 |     0 |      0 |      0 |    0 |          0 |
|                     FLOW_DEC_DEL                                                         |                                                           bd_0_hls_inst_0_delay__parameterized4_3946 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     FLOW_UP_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized30_3947 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized98_3948 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     IP_SIGN_DELAY                                                        |                                                          bd_0_hls_inst_0_delay__parameterized46_3949 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                     SIGN_UP_DELAY                                                        |                                                           bd_0_hls_inst_0_delay__parameterized4_3950 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIG_DELAY                                                            |                                                          bd_0_hls_inst_0_delay__parameterized99_3951 |          8 |          4 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                          bd_0_hls_inst_0_delay__parameterized45_3952 |         11 |          9 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     STATE_UP_DELAY                                                       |                                                         bd_0_hls_inst_0_delay__parameterized101_3953 |         50 |         50 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                                                        |                                                                        bd_0_hls_inst_0_fix_mult_3903 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                     DSP48E2_SPD_DBL_VARIANT.FIX_MULT                                     |                                                            bd_0_hls_inst_0_fix_mult_dsp48e2_dbl_3920 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                                          |                                                  bd_0_hls_inst_0_flt_dec_op_lat__parameterized0_3904 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                                                     |                                                                  bd_0_hls_inst_0_flt_mult_round_3905 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                     LOGIC.R_AND_R                                                        |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized2_3906 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                 i_nd_to_rdy                                                              |                                                            bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv_3901 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U346                                              |                                                   bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0 |       1714 |       1658 |       0 |   56 |  1803 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U346)                                          |                                                   bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3638 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|             (dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u)                                    |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3638 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__2 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|               (inst)                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__2 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                                                |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3639 |       1714 |       1658 |       0 |   56 |  1738 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3641 |         49 |         35 |       0 |   14 |    28 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3641 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3891 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3892 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3893 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3894 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3642 |       1659 |       1617 |       0 |   42 |  1646 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3649 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3650 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3651 |         15 |         15 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3652 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3653 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3654 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3655 |         17 |         17 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3656 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3657 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3658 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3659 |         19 |         19 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3660 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3661 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3662 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3663 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3664 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3665 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3666 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3667 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3668 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3669 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3670 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3671 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3672 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3673 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3674 |         25 |         25 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3675 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3676 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3677 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3678 |         27 |         27 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3679 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3680 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3681 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3682 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3683 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3684 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3685 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3686 |         29 |         29 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3687 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3688 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3689 |         31 |         31 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3690 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3691 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3692 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3693 |         33 |         33 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3694 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3695 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3696 |         35 |         35 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3697 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3698 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3699 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3700 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3701 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3702 |         39 |         39 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3703 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3704 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3705 |         41 |         41 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3706 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3707 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3708 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3709 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3710 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3711 |         43 |         43 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3712 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3713 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3714 |         45 |         45 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3715 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3716 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3717 |         47 |         47 |       0 |    0 |    50 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3718 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3719 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3720 |         49 |         49 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3721 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3722 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3723 |         51 |         51 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3724 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3725 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3726 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3727 |         53 |         53 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3728 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3729 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3730 |         55 |         55 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3731 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3732 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3733 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3734 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3735 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3736 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3737 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3738 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3739 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3740 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3741 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3742 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3643 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3644 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3645 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3646 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3647 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_nd_to_rdy                                                              |                                          bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized184_3640 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U347                                              |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_1 |       1714 |       1658 |       0 |   56 |  1803 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U347)                                          |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3377 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|             (dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u)                                    |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3377 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__3 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|               (inst)                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__3 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                                                |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3378 |       1714 |       1658 |       0 |   56 |  1738 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3380 |         49 |         35 |       0 |   14 |    28 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3380 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3630 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3631 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3632 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3633 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3381 |       1659 |       1617 |       0 |   42 |  1646 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3388 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3389 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3390 |         15 |         15 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3391 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3392 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3393 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3394 |         17 |         17 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3395 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3396 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3397 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3398 |         19 |         19 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3399 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3400 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3401 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3402 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3403 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3404 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3405 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3406 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3407 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3408 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3409 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3410 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3411 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3412 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3413 |         25 |         25 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3414 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3415 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3416 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3417 |         27 |         27 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3418 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3419 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3420 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3421 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3422 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3423 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3424 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3425 |         29 |         29 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3426 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3427 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3428 |         31 |         31 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3429 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3430 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3431 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3432 |         33 |         33 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3433 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3434 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3435 |         35 |         35 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3436 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3437 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3438 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3439 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3440 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3441 |         39 |         39 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3442 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3443 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3444 |         41 |         41 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3445 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3446 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3447 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3448 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3449 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3450 |         43 |         43 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3451 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3452 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3453 |         45 |         45 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3454 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3455 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3456 |         47 |         47 |       0 |    0 |    50 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3457 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3458 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3459 |         49 |         49 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3460 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3461 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3462 |         51 |         51 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3463 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3464 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3465 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3466 |         53 |         53 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3467 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3468 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3469 |         55 |         55 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3470 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3471 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3472 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3473 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3474 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3475 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3476 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3477 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3478 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3479 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3480 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3481 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3382 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3383 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3384 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3385 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3386 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_nd_to_rdy                                                              |                                          bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized184_3379 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U348                                              |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_2 |       1714 |       1658 |       0 |   56 |  1803 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U348)                                          |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_2 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3116 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|             (dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u)                                    |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3116 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__1 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|               (inst)                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__1 |       1714 |       1658 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                                                |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3117 |       1714 |       1658 |       0 |   56 |  1738 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3119 |         49 |         35 |       0 |   14 |    28 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3119 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3369 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3370 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3371 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3372 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3120 |       1659 |       1617 |       0 |   42 |  1646 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3127 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3128 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3129 |         15 |         15 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3130 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3131 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3132 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3133 |         17 |         17 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3134 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3135 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3136 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3137 |         19 |         19 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3138 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3139 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3140 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3141 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3142 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3143 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3144 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3145 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3146 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3147 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3148 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3149 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3150 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3151 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3152 |         25 |         25 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3153 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3154 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3155 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3156 |         27 |         27 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3157 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3158 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3159 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3160 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3161 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3162 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3163 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3164 |         29 |         29 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3165 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3166 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3167 |         31 |         31 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3168 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3169 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3170 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3171 |         33 |         33 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3172 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3173 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3174 |         35 |         35 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3175 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3176 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3177 |         37 |         37 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3178 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3179 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3180 |         39 |         39 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3181 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3182 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3183 |         41 |         41 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3184 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3185 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3186 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3187 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3188 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3189 |         43 |         43 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3190 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3191 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3192 |         45 |         45 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3193 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3194 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3195 |         47 |         47 |       0 |    0 |    50 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3196 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3197 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3198 |         49 |         49 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3199 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3200 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3201 |         51 |         51 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3202 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3203 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3204 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3205 |         53 |         53 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3206 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3207 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3208 |         55 |         55 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3209 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3210 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3211 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3212 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3213 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3214 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3215 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3216 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3217 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3218 |         13 |         13 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3219 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3220 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3121 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3122 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3123 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3124 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3125 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_nd_to_rdy                                                              |                                          bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized184_3118 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         grp_aveImpl_double_15_80_1_2_16_s_fu_197                                         |                                                    bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s |       7584 |       7071 |     256 |  257 |  9246 |      0 |      0 |    0 |          6 |
|           (grp_aveImpl_double_15_80_1_2_16_s_fu_197)                                     |                                                    bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s |        127 |        127 |       0 |    0 |  3399 |      0 |      0 |    0 |          0 |
|           dadd_64ns_64ns_64_8_full_dsp_1_U24                                             |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2560 |       1415 |       1400 |       0 |   15 |   627 |      0 |      0 |    0 |          3 |
|             (dadd_64ns_64ns_64_8_full_dsp_1_U24)                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2560 |        771 |        771 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                      |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2986 |        644 |        629 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|               (dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u)                                  |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2986 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |        644 |        629 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                 (inst)                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__1 |        644 |        629 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                   (i_synth)                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   ADDSUB_OP.ADDSUB                                                       |                                                         bd_0_hls_inst_0_flt_add__parameterized0_2987 |        643 |        628 |       0 |   15 |   498 |      0 |      0 |    0 |          3 |
|                     (ADDSUB_OP.ADDSUB)                                                   |                                                         bd_0_hls_inst_0_flt_add__parameterized0_2987 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC_SPEED.OP                                                       |                                                                   bd_0_hls_inst_0_flt_add_logic_2989 |        642 |        627 |       0 |   15 |   498 |      0 |      0 |    0 |          3 |
|                   i_nd_to_rdy                                                            |                                                            bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv_2988 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           dadddsub_64ns_64ns_64_8_full_dsp_1_U23                                         |                                               bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1 |       1362 |       1347 |       0 |   15 |   628 |      0 |      0 |    0 |          3 |
|             (dadddsub_64ns_64ns_64_8_full_dsp_1_U23)                                     |                                               bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1 |        717 |        717 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                            bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip |        645 |        630 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|               (dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u)                              |                                            bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                                               bd_0_hls_inst_0_floating_point_v7_1_16 |        645 |        630 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                 (inst)                                                                   |                                                               bd_0_hls_inst_0_floating_point_v7_1_16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv |        645 |        630 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                   (i_synth)                                                              |                                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   ADDSUB_OP.ADDSUB                                                       |                                                                              bd_0_hls_inst_0_flt_add |        644 |        629 |       0 |   15 |   498 |      0 |      0 |    0 |          3 |
|                     LOGIC_SPEED.OP                                                       |                                                                   bd_0_hls_inst_0_flt_add_logic_2859 |        644 |        629 |       0 |   15 |   498 |      0 |      0 |    0 |          3 |
|                   i_nd_to_rdy                                                            |                                                            bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv_2858 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           ddiv_64ns_64ns_64_31_no_dsp_1_U25                                              |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_2561 |       3189 |       3122 |       0 |   67 |  3091 |      0 |      0 |    0 |          0 |
|             (ddiv_64ns_64ns_64_31_no_dsp_1_U25)                                          |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_2561 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                                       |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2600 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|               (dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u)                                   |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2600 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__2 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                   (i_synth)                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   DIV_OP.SPD.OP                                                          |                                                                         bd_0_hls_inst_0_flt_div_2601 |       3188 |       3121 |       0 |   67 |  3026 |      0 |      0 |    0 |          0 |
|                     EXP                                                                  |                                                                     bd_0_hls_inst_0_flt_div_exp_2603 |        105 |         89 |       0 |   16 |    42 |      0 |      0 |    0 |          0 |
|                     MANT_DIV                                                             |                                                                    bd_0_hls_inst_0_flt_div_mant_2604 |       3020 |       2969 |       0 |   51 |  2920 |      0 |      0 |    0 |          0 |
|                     OP                                                                   |                                                                  bd_0_hls_inst_0_flt_dec_op_lat_2605 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                     ROUND                                                                |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized0_2606 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   i_nd_to_rdy                                                            |                                           bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized96_2602 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368               |                            bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 |         21 |         21 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368)           |                            bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2599 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376                        |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 |        567 |        427 |       0 |  140 |   689 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376)                    |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 |        479 |        339 |       0 |  140 |   687 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2598 |         88 |         88 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389                        |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 |        440 |        421 |       0 |   19 |   317 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389)                    |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 |        350 |        331 |       0 |   19 |   315 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2597 |         90 |         90 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_5_no_dsp_1_U26                                                  |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_2562 |        202 |        201 |       0 |    1 |   232 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_5_no_dsp_1_U26)                                              |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_2562 |         32 |         32 |       0 |    0 |    97 |      0 |      0 |    0 |          0 |
|             dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                           |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_2564 |        170 |        169 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|               (dut_sitodp_32ns_64_5_no_dsp_1_ip_u)                                       |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_2564 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |        170 |        169 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |        170 |        169 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|                   (i_synth)                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   FIX_TO_FLT_OP.SPD.OP                                                   |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_2565 |        170 |        169 |       0 |    1 |   134 |      0 |      0 |    0 |          0 |
|                     (FIX_TO_FLT_OP.SPD.OP)                                               |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_2565 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP                                                                  |                                                             bd_0_hls_inst_0_fix_to_flt_conv_exp_2567 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     FIXED_DATA_SIGNED.M_ABS                                              |                                                    bd_0_hls_inst_0_carry_chain__parameterized14_2568 |         69 |         69 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                     LZE                                                                  |                                                bd_0_hls_inst_0_lead_zero_encode__parameterized0_2569 |         36 |         36 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     NORM_SHIFT                                                           |                                                 bd_0_hls_inst_0_shift_msb_first__parameterized1_2570 |          1 |          1 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     OP                                                                   |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_2571 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                     ROUND                                                                |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized1_2572 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   i_nd_to_rdy                                                            |                                          bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized127_2566 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           values_1_U                                                                     |                          bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W |        133 |          5 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|           values_U                                                                       |                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W_2563 |        128 |          0 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|         grp_covCoreWrapper_double_15_80_1_2_16_s_fu_207                                  |                                             bd_0_hls_inst_0_dut_covCoreWrapper_double_15_80_1_2_16_s |      10406 |       8791 |     160 | 1455 | 14264 |      0 |      0 |    0 |         25 |
|           cols_c_U                                                                       |                                                                    bd_0_hls_inst_0_dut_fifo_w32_d2_S |         38 |         38 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|             (cols_c_U)                                                                   |                                                                    bd_0_hls_inst_0_dut_fifo_w32_d2_S |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w32_d2_S_ShiftReg                                                 |                                                      bd_0_hls_inst_0_dut_fifo_w32_d2_S_ShiftReg_2559 |         33 |         33 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           covCorePart1_double_15_80_1_2_16_U0                                            |                                               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s |       1677 |       1422 |      80 |  175 |  2432 |      0 |      0 |    0 |         11 |
|             (covCorePart1_double_15_80_1_2_16_U0)                                        |                                               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s |        127 |        127 |       0 |    0 |   276 |      0 |      0 |    0 |          0 |
|             grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153                 |                                bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 |       1470 |       1295 |       0 |  175 |  2028 |      0 |      0 |    0 |         11 |
|               (grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153)             |                                bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 |        325 |        183 |       0 |  142 |   940 |      0 |      0 |    0 |          0 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U37                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2358 |        750 |        735 |       0 |   15 |   692 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U37)                                     |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2358 |         34 |         34 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2429 |        716 |        701 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                   (dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u)                              |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2429 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                     (inst)                                                               |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     i_synth                                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|               dmul_64ns_64ns_64_8_max_dsp_1_U38                                          |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_2359 |        270 |        252 |       0 |   18 |   394 |      0 |      0 |    0 |          8 |
|                 (dmul_64ns_64ns_64_8_max_dsp_1_U38)                                      |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_2359 |         64 |         64 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                   |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_2361 |        206 |        188 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                   (dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u)                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_2361 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__2 |        174 |        156 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                     (inst)                                                               |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__2 |        174 |        156 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|               flow_control_loop_pipe_sequential_init_U                                   |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2360 |        125 |        125 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             values2_1_U                                                                  |                    bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W |         40 |          0 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|             values2_U                                                                    |               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W_2357 |         40 |          0 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|           covCorePart2_double_15_2_16_U0                                                 |                                                    bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_s |       8509 |       7229 |       0 | 1280 | 11512 |      0 |      0 |    0 |         14 |
|             (covCorePart2_double_15_2_16_U0)                                             |                                                    bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_s |         42 |         42 |       0 |    0 |   365 |      0 |      0 |    0 |          0 |
|             ddiv_64ns_64ns_64_31_no_dsp_1_U72                                            |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_1769 |       3189 |       3122 |       0 |   67 |  3091 |      0 |      0 |    0 |          0 |
|               (ddiv_64ns_64ns_64_31_no_dsp_1_U72)                                        |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_1769 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                                     |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2099 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                 (dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u)                                 |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2099 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                 |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |       3189 |       3122 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                     (i_synth)                                                            |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     DIV_OP.SPD.OP                                                        |                                                                         bd_0_hls_inst_0_flt_div_2100 |       3188 |       3121 |       0 |   67 |  3026 |      0 |      0 |    0 |          0 |
|                     i_nd_to_rdy                                                          |                                           bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized96_2101 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80              |                            bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 |       5109 |       3897 |       0 | 1212 |  7889 |      0 |      0 |    0 |         14 |
|               (grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80)          |                            bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 |       1752 |        588 |       0 | 1164 |  6109 |      0 |      0 |    0 |          0 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U61                                         |                                                   bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1 |       1540 |       1525 |       0 |   15 |   691 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U61)                                     |                                                   bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1 |        888 |        888 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_1969 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                   (dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u)                              |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_1969 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__2 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                     (inst)                                                               |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__2 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U62                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_1803 |       1553 |       1538 |       0 |   15 |   692 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U62)                                     |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_1803 |        901 |        901 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                                bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                   (dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u)                              |                                                bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__3 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|                     (inst)                                                               |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__3 |        652 |        637 |       0 |   15 |   499 |      0 |      0 |    0 |          3 |
|               dmul_64ns_64ns_64_8_max_dsp_1_U63                                          |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_1804 |        239 |        221 |       0 |   18 |   395 |      0 |      0 |    0 |          8 |
|                 (dmul_64ns_64ns_64_8_max_dsp_1_U63)                                      |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_1804 |         65 |         65 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                 dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                   |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1806 |        174 |        156 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                   (dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u)                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1806 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |        174 |        156 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                     (inst)                                                               |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__1 |        174 |        156 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|               flow_control_loop_pipe_sequential_init_U                                   |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1805 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sitodp_32ns_64_5_no_dsp_1_U73                                                |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_1770 |        169 |        168 |       0 |    1 |   167 |      0 |      0 |    0 |          0 |
|               (sitodp_32ns_64_5_no_dsp_1_U73)                                            |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_1770 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                         |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_1771 |        169 |        168 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|                 (dut_sitodp_32ns_64_5_no_dsp_1_ip_u)                                     |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_1771 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__2 |        169 |        168 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                 |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__2 |        169 |        168 |       0 |    1 |   135 |      0 |      0 |    0 |          0 |
|                     (i_synth)                                                            |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                 |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_1772 |        169 |        168 |       0 |    1 |   134 |      0 |      0 |    0 |          0 |
|                     i_nd_to_rdy                                                          |                                          bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized127_1773 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           rows_c_U                                                                       |                                                               bd_0_hls_inst_0_dut_fifo_w32_d2_S_1766 |         38 |         38 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|             (rows_c_U)                                                                   |                                                               bd_0_hls_inst_0_dut_fifo_w32_d2_S_1766 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w32_d2_S_ShiftReg                                                 |                                                           bd_0_hls_inst_0_dut_fifo_w32_d2_S_ShiftReg |         32 |         32 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           start_for_covCorePart2_double_15_2_16_U0_U                                     |                                         bd_0_hls_inst_0_dut_start_for_covCorePart2_double_15_2_16_U0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           values2Strm_1_U                                                                |                                                                   bd_0_hls_inst_0_dut_fifo_w64_d32_A |         70 |         30 |      40 |    0 |    89 |      0 |      0 |    0 |          0 |
|             (values2Strm_1_U)                                                            |                                                                   bd_0_hls_inst_0_dut_fifo_w64_d32_A |         29 |         29 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w64_d32_A_ram                                                     |                                                          bd_0_hls_inst_0_dut_fifo_w64_d32_A_ram_1768 |         41 |          1 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|           values2Strm_U                                                                  |                                                              bd_0_hls_inst_0_dut_fifo_w64_d32_A_1767 |         71 |         31 |      40 |    0 |    89 |      0 |      0 |    0 |          0 |
|             (values2Strm_U)                                                              |                                                              bd_0_hls_inst_0_dut_fifo_w64_d32_A_1767 |         30 |         30 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w64_d32_A_ram                                                     |                                                               bd_0_hls_inst_0_dut_fifo_w64_d32_A_ram |         41 |          1 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|         grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216                        |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 |         93 |         93 |       0 |    0 |   136 |      0 |      0 |    0 |          1 |
|           (grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_216)                    |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 |         86 |         86 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                       |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1763 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           mac_muladd_8s_8s_8ns_8_4_1_U88                                                 |                                                  bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_1764 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U                                     |                                          bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_1765 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253                                         |                                                    bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_321_1 |        214 |        209 |       0 |    5 |   127 |      0 |      0 |    0 |          8 |
|           (grp_dut_Pipeline_VITIS_LOOP_321_1_fu_253)                                     |                                                    bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_321_1 |          6 |          1 |       0 |    5 |    88 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                       |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1760 |        164 |        164 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           mul_32ns_34ns_65_2_1_U337                                                      |                                                        bd_0_hls_inst_0_dut_mul_32ns_34ns_65_2_1_1761 |         22 |         22 |       0 |    0 |    18 |      0 |      0 |    0 |          4 |
|           mul_32ns_34ns_65_2_1_U338                                                      |                                                        bd_0_hls_inst_0_dut_mul_32ns_34ns_65_2_1_1762 |         22 |         22 |       0 |    0 |    18 |      0 |      0 |    0 |          4 |
|         grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236                        |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 |        970 |        918 |       0 |   52 |   877 |      0 |      0 |    0 |          0 |
|           (grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236)                    |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 |         77 |         56 |       0 |   21 |   376 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                       |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1756 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sparsemux_7_2_64_1_1_U324                                                      |                                                        bd_0_hls_inst_0_dut_sparsemux_7_2_64_1_1_1757 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           urem_32ns_3ns_2_36_1_U323                                                      |                                                        bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_1758 |        818 |        787 |       0 |   31 |   499 |      0 |      0 |    0 |          0 |
|             (urem_32ns_3ns_2_36_1_U323)                                                  |                                                        bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_1758 |         64 |         64 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             dut_urem_32ns_3ns_2_36_1_divider_u                                           |                                                bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_divider_1759 |        754 |        723 |       0 |   31 |   497 |      0 |      0 |    0 |          0 |
|         grp_implement_fu_225                                                             |                                                                        bd_0_hls_inst_0_dut_implement |      22801 |      20489 |    1026 | 1286 | 24722 |      5 |      1 |    2 |         42 |
|           (grp_implement_fu_225)                                                         |                                                                        bd_0_hls_inst_0_dut_implement |         95 |         95 |       0 |    0 |   683 |      0 |      0 |    0 |          0 |
|           dSortedBuf_U                                                                   |                                               bd_0_hls_inst_0_dut_implement_dSortedBuf_RAM_AUTO_1R1W |         66 |         66 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           dataA_2D_U                                                                     |                                             bd_0_hls_inst_0_dut_implement_dataA_2D_RAM_T2P_URAM_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|           dataU_2D_U                                                                     |                                           bd_0_hls_inst_0_dut_implement_dataA_2D_RAM_T2P_URAM_1R1W_7 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|           dcmp_64ns_64ns_1_2_no_dsp_1_U304                                               |                                                      bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1 |         88 |         88 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             (dcmp_64ns_64ns_1_2_no_dsp_1_U304)                                           |                                                      bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1 |          3 |          3 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                         |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1740 |         85 |         85 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u)                                     |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1740 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized6 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                   |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                          bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized13 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   (i_synth)                                                              |                                          bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   COMP_OP.SPD.OP                                                         |                                                                          bd_0_hls_inst_0_fp_cmp_1741 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_EQ_B_DET                                                |                                                      bd_0_hls_inst_0_compare_eq__parameterized1_1742 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized3_1743 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |                                                                   bd_0_hls_inst_0_compare_ne_im_1744 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_GT_B_DET                                                |                                                      bd_0_hls_inst_0_compare_gt__parameterized1_1745 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                                         |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized3_1746 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                       |                                                                   bd_0_hls_inst_0_compare_ne_im_1747 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                                          |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized2_1748 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eigVals_U                                                                      |                                                  bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           eigVecs_U                                                                      |                                                  bd_0_hls_inst_0_dut_implement_eigVecs_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           grp_gesvdj_2D_double_16_1_16_s_fu_284                                          |                                                       bd_0_hls_inst_0_dut_gesvdj_2D_double_16_1_16_s |      19261 |      17695 |     576 |  990 | 21451 |      2 |      0 |    0 |         40 |
|             (grp_gesvdj_2D_double_16_1_16_s_fu_284)                                      |                                                       bd_0_hls_inst_0_dut_gesvdj_2D_double_16_1_16_s |         37 |         28 |       0 |    9 |    54 |      0 |      0 |    0 |          0 |
|             grp_Jacobi_svd_double_16_1_16_s_fu_85                                        |                                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s |      19055 |      17498 |     576 |  981 | 21199 |      2 |      0 |    0 |         40 |
|               (grp_Jacobi_svd_double_16_1_16_s_fu_85)                                    |                                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s |        205 |        205 |       0 |    0 |  1352 |      0 |      0 |    0 |          0 |
|               Order_U                                                                    |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W |         20 |         20 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328                     |                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal |        135 |        135 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328)                 |                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal |         34 |         34 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1739 |        101 |        101 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348               |                                bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 |      14088 |      13212 |       0 |  876 | 14595 |      0 |      0 |    0 |         24 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348)           |                                bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 |        322 |        307 |       0 |   15 |  1392 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_265 |         74 |         74 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 grp_jacobi_rotation_2x2_double_16_s_fu_484                               |                                                  bd_0_hls_inst_0_dut_jacobi_rotation_2x2_double_16_s |      13692 |      12831 |       0 |  861 | 13192 |      0 |      0 |    0 |         24 |
|                   (grp_jacobi_rotation_2x2_double_16_s_fu_484)                           |                                                  bd_0_hls_inst_0_dut_jacobi_rotation_2x2_double_16_s |       1552 |       1028 |       0 |  524 |  1139 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U121                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_266 |        678 |        666 |       0 |   12 |   494 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U121)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_266 |          0 |          0 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                             bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_1645 |        678 |        666 |       0 |   12 |   354 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U122                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_267 |        678 |        666 |       0 |   12 |   546 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U122)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_267 |          0 |          0 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                             bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_1551 |        678 |        666 |       0 |   12 |   354 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U128                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_268 |         54 |         54 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U128)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_268 |         17 |         17 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1537 |         37 |         37 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U129                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_269 |         55 |         55 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U129)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_269 |         18 |         18 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1523 |         37 |         37 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U130                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_270 |         66 |         66 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U130)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_270 |         27 |         27 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1509 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U131                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_271 |         48 |         48 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U131)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_271 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1495 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U132                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_272 |         49 |         49 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U132)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_272 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1481 |         49 |         49 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U133                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_273 |         70 |         70 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U133)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_273 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1465 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U134                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_274 |         70 |         70 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U134)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_274 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                                   bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   ddiv_64ns_64ns_64_31_no_dsp_1_U127                                     |                                                    bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1 |       3261 |       3194 |       0 |   67 |  3220 |      0 |      0 |    0 |          0 |
|                     (ddiv_64ns_64ns_64_31_no_dsp_1_U127)                                 |                                                    bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1 |          0 |          0 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                     dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                               |                                                 bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip |       3261 |       3194 |       0 |   67 |  3027 |      0 |      0 |    0 |          0 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U124                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_275 |        209 |        191 |       0 |   18 |   329 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U124)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_275 |         24 |         24 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1160 |        185 |        167 |       0 |   18 |   201 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U125                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_276 |        185 |        167 |       0 |   18 |   329 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U125)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_276 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1092 |        185 |        167 |       0 |   18 |   201 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U126                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_277 |        206 |        188 |       0 |   18 |   393 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U126)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_277 |          0 |          0 |       0 |    0 |   191 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1024 |        206 |        188 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U135                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_278 |       1745 |       1689 |       0 |   56 |  1843 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U135)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_278 |          0 |          0 |       0 |    0 |   104 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                            bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_763 |       1745 |       1689 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U136                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_279 |       1745 |       1689 |       0 |   56 |  1844 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U136)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_279 |          0 |          0 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                            bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_502 |       1745 |       1689 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U137                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_280 |       1745 |       1689 |       0 |   56 |  1868 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U137)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_280 |          0 |          0 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                                bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip |       1745 |       1689 |       0 |   56 |  1739 |      0 |      0 |    0 |          0 |
|                   dsub_64ns_64ns_64_6_no_dsp_0_U120                                      |                                                     bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0 |        678 |        666 |       0 |   12 |   547 |      0 |      0 |    0 |          0 |
|                     (dsub_64ns_64ns_64_6_no_dsp_0_U120)                                  |                                                     bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0 |          0 |          0 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                     dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                              bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_371 |        678 |        666 |       0 |   12 |   354 |      0 |      0 |    0 |          0 |
|                   dsub_64ns_64ns_64_6_no_dsp_0_U123                                      |                                                 bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_281 |        598 |        586 |       0 |   12 |   441 |      0 |      0 |    0 |          0 |
|                     (dsub_64ns_64ns_64_6_no_dsp_0_U123)                                  |                                                 bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_281 |          0 |          0 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|                     dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                                  bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_ip |        598 |        586 |       0 |   12 |   353 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320                  |                                   bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal |         31 |         31 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320)              |                                   bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal |         16 |         16 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_264 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336            |                             bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 |        176 |        173 |       0 |    3 |    90 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336)        |                             bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 |        161 |        158 |       0 |    3 |    88 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_263 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313             |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 |        106 |        106 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313)         |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_262 |        106 |        106 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_funcDataflow_double_16_1_16_8_fu_390                                   |                                                    bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8 |       4224 |       3546 |     576 |  102 |  4979 |      0 |      0 |    0 |         16 |
|                 (grp_funcDataflow_double_16_1_16_8_fu_390)                               |                                                    bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8 |         26 |         26 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                 Order1_1_U                                                               |                               bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W |        171 |        107 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 Order1_2_U                                                               |                            bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W_30 |        111 |         47 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 Order1_U                                                                 |                            bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W_31 |         79 |         15 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 grp_unrollCol_double_16_1_16_10_fu_412                                   |                                                      bd_0_hls_inst_0_dut_unrollCol_double_16_1_16_10 |       1647 |       1619 |       0 |   28 |  1837 |      0 |      0 |    0 |          0 |
|                   (grp_unrollCol_double_16_1_16_10_fu_412)                               |                                                      bd_0_hls_inst_0_dut_unrollCol_double_16_1_16_10 |        721 |        705 |       0 |   16 |  1353 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U188                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_166 |        897 |        885 |       0 |   12 |   482 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U188)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_166 |        256 |        256 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_168 |        641 |        629 |       0 |   12 |   354 |      0 |      0 |    0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                               |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_167 |         29 |         29 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 grp_unrollRow_double_16_1_16_9_fu_401                                    |                                                       bd_0_hls_inst_0_dut_unrollRow_double_16_1_16_9 |       1738 |       1664 |       0 |   74 |  2517 |      0 |      0 |    0 |         16 |
|                   (grp_unrollRow_double_16_1_16_9_fu_401)                                |                                                       bd_0_hls_inst_0_dut_unrollRow_double_16_1_16_9 |        216 |        190 |       0 |   26 |  1373 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U180                                      |                                                     bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0 |        897 |        885 |       0 |   12 |   482 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U180)                                  |                                                     bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0 |        256 |        256 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                                  bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip |        641 |        629 |       0 |   12 |   354 |      0 |      0 |    0 |          0 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U181                                     |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_38 |        301 |        283 |       0 |   18 |   330 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U181)                                 |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_38 |        128 |        128 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                              bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_58 |        173 |        155 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U182                                     |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_39 |        302 |        284 |       0 |   18 |   330 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U182)                                 |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_39 |        129 |        129 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip |        173 |        155 |       0 |   18 |   202 |      0 |      0 |    0 |          8 |
|                   flow_control_loop_pipe_sequential_init_U                               |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_40 |         22 |         22 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 m_c_right1_1_U                                                           |                           bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W |         96 |         32 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_c_right1_2_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_32 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_c_right1_U                                                             |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_33 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_1_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_34 |         96 |         32 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_2_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_35 |         66 |          2 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_U                                                             |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_36 |         66 |          2 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 sparsemux_17_3_64_1_1_U196                                               |                                                            bd_0_hls_inst_0_dut_sparsemux_17_3_64_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 sparsemux_17_3_64_1_1_U197                                               |                                                         bd_0_hls_inst_0_dut_sparsemux_17_3_64_1_1_37 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               tmpOrder_U                                                                 |                           bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W |         70 |         70 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             sitodp_32ns_64_5_no_dsp_1_U232                                               |                                                        bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1 |        169 |        169 |       0 |    0 |   198 |      0 |      0 |    0 |          0 |
|               (sitodp_32ns_64_5_no_dsp_1_U232)                                           |                                                        bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                         |                                                     bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip |        137 |        137 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|                 (dut_sitodp_32ns_64_5_no_dsp_1_ip_u)                                     |                                                     bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        137 |        137 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|                   (inst)                                                                 |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |        137 |        137 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|                     (i_synth)                                                            |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                 |                                                                      bd_0_hls_inst_0_fix_to_flt_conv |        137 |        137 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|                     i_nd_to_rdy                                                          |                                               bd_0_hls_inst_0_xbip_pipe_v3_0_7_viv__parameterized127 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271                      |                                   bd_0_hls_inst_0_dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 |        153 |        134 |       0 |   19 |    63 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271)                  |                                   bd_0_hls_inst_0_dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 |        119 |        100 |       0 |   19 |    61 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_22 |         34 |         34 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mul_8s_5ns_8_1_1_U95                                                         |                                                                 bd_0_hls_inst_0_dut_mul_8s_5ns_8_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291                    |                                 bd_0_hls_inst_0_dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 |         93 |         91 |       0 |    2 |   114 |      0 |      0 |    0 |          1 |
|             (grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291)                |                                 bd_0_hls_inst_0_dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 |         47 |         45 |       0 |    2 |   112 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_21 |         46 |         46 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_muladd_8s_5ns_5ns_8_4_1_U239                                             |                                                      bd_0_hls_inst_0_dut_mac_muladd_8s_5ns_5ns_8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U                                  |                                              bd_0_hls_inst_0_dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318                           |                                        bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop12 |         15 |         15 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318)                       |                                        bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop12 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_20 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312                             |                                          bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop |         12 |         12 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312)                         |                                          bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_19 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339     |                  bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 |       1199 |        967 |       2 |  230 |   916 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339) |                  bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 |        403 |        204 |       0 |  199 |   414 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             signFlip_U                                                                   | bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb |          4 |          2 |       2 |    0 |     1 |      0 |      0 |    0 |          0 |
|             urem_32ns_3ns_2_36_1_U276                                                    |                                                          bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_17 |        789 |        758 |       0 |   31 |   499 |      0 |      0 |    0 |          0 |
|               (urem_32ns_3ns_2_36_1_U276)                                                |                                                          bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_17 |         65 |         65 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               dut_urem_32ns_3ns_2_36_1_divider_u                                         |                                                  bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_divider_18 |        724 |        693 |       0 |   31 |   497 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324              |                           bd_0_hls_inst_0_dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 |        944 |        899 |       0 |   45 |   700 |      0 |      0 |    0 |          1 |
|             (grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324)          |                           bd_0_hls_inst_0_dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 |        190 |        176 |       0 |   14 |   199 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_15 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_muladd_8s_8s_8ns_8_4_1_U261                                              |                                                       bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U                                   |                                               bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             sparsemux_7_2_8_1_1_U260                                                     |                                                              bd_0_hls_inst_0_dut_sparsemux_7_2_8_1_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             urem_32ns_3ns_2_36_1_U259                                                    |                                                             bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1 |        738 |        707 |       0 |   31 |   499 |      0 |      0 |    0 |          0 |
|               (urem_32ns_3ns_2_36_1_U259)                                                |                                                             bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               dut_urem_32ns_3ns_2_36_1_divider_u                                         |                                                     bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_divider |        737 |        706 |       0 |   31 |   497 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_125_1 |         87 |         87 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_238_2 |         77 |         77 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353)                             |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_238_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_14 |         77 |         77 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_244_4 |        126 |        126 |       0 |    0 |   113 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364)                             |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_244_4 |         50 |         50 |       0 |    0 |   111 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                           bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sparsemux_7_2_64_1_1_U296                                                    |                                                             bd_0_hls_inst_0_dut_sparsemux_7_2_64_1_1 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           iSortedBuf_U                                                                   |                                               bd_0_hls_inst_0_dut_implement_iSortedBuf_RAM_AUTO_1R1W |          9 |          9 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           pcVecsNorm_1_U                                                                 |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_8 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecsNorm_2_U                                                                 |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_9 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecsNorm_U                                                                   |                                               bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_10 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_1_U                                                                     |                                               bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_11 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_2_U                                                                     |                                               bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_12 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_U                                                                       |                                               bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_13 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         mul_32ns_32ns_64_2_1_U349                                                        |                                                             bd_0_hls_inst_0_dut_mul_32ns_32ns_64_2_1 |         47 |         47 |       0 |    0 |    34 |      0 |      0 |    0 |          4 |
|         mul_32ns_34ns_65_2_1_U352                                                        |                                                             bd_0_hls_inst_0_dut_mul_32ns_34ns_65_2_1 |         22 |         22 |       0 |    0 |    18 |      0 |      0 |    0 |          4 |
|         pca_m_pcVals_0_U                                                                 |                                                     bd_0_hls_inst_0_dut_pca_m_pcVals_0_RAM_AUTO_1R1W |        128 |          0 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|         pca_m_pcVals_1_U                                                                 |                                                   bd_0_hls_inst_0_dut_pca_m_pcVals_0_RAM_AUTO_1R1W_3 |        128 |          0 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|         pca_m_pcVecs_3_U                                                                 |                                                       bd_0_hls_inst_0_dut_pca_m_pcVecs_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         pca_m_pcVecs_4_U                                                                 |                                                     bd_0_hls_inst_0_dut_pca_m_pcVecs_RAM_AUTO_1R1W_4 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         pca_m_pcVecs_U                                                                   |                                                     bd_0_hls_inst_0_dut_pca_m_pcVecs_RAM_AUTO_1R1W_5 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         standarisedData_U                                                                |                                                  bd_0_hls_inst_0_dut_standarisedData_RAM_AUTO_1R1W_6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


