XSG_core_config1	xps:xsg	hw_sys	SNAP:xc7k160t
XSG_core_config1	xps:xsg	clk_src	adc0_clk
XSG_core_config1	xps:xsg	clk_rate	250
XSG_core_config1	xps:xsg	use_microblaze	off
XSG_core_config1	xps:xsg	sample_period	1
XSG_core_config1	xps:xsg	synthesis_tool	XST
a_imaginary	xps:bram	arith_type	Unsigned
a_imaginary	xps:bram	addr_width	10
a_imaginary	xps:bram	data_width	64
a_imaginary	xps:bram	reg_prim_output	off
a_imaginary	xps:bram	reg_core_output	off
a_imaginary	xps:bram	optimization	Minimum_Area
a_imaginary	xps:bram	data_bin_pt	0
a_imaginary	xps:bram	init_vals	[0:2^10-1]
a_imaginary	xps:bram	sample_rate	1
a_pol0	xps:bram	arith_type	Unsigned
a_pol0	xps:bram	addr_width	10
a_pol0	xps:bram	data_width	64
a_pol0	xps:bram	reg_prim_output	off
a_pol0	xps:bram	reg_core_output	off
a_pol0	xps:bram	optimization	Minimum_Area
a_pol0	xps:bram	data_bin_pt	0
a_pol0	xps:bram	init_vals	[0:2^10-1]
a_pol0	xps:bram	sample_rate	1
a_pol1	xps:bram	arith_type	Unsigned
a_pol1	xps:bram	addr_width	10
a_pol1	xps:bram	data_width	64
a_pol1	xps:bram	reg_prim_output	off
a_pol1	xps:bram	reg_core_output	off
a_pol1	xps:bram	optimization	Minimum_Area
a_pol1	xps:bram	data_bin_pt	0
a_pol1	xps:bram	init_vals	[0:2^10-1]
a_pol1	xps:bram	sample_rate	1
a_real	xps:bram	arith_type	Unsigned
a_real	xps:bram	addr_width	10
a_real	xps:bram	data_width	64
a_real	xps:bram	reg_prim_output	on
a_real	xps:bram	reg_core_output	off
a_real	xps:bram	optimization	Minimum_Area
a_real	xps:bram	data_bin_pt	0
a_real	xps:bram	init_vals	[0:2^10-1]
a_real	xps:bram	sample_rate	1
acc_cnt	xps:sw_reg	io_dir	To\_Processor
acc_cnt	xps:sw_reg	io_delay	0
acc_cnt	xps:sw_reg	sample_period	1
acc_cnt	xps:sw_reg	names	reg
acc_cnt	xps:sw_reg	bitwidths	32
acc_cnt	xps:sw_reg	bin_pts	0
acc_cnt	xps:sw_reg	arith_types	0
acc_cnt	xps:sw_reg	sim_port	on
acc_cnt	xps:sw_reg	show_format	off
acc_len	xps:sw_reg	io_dir	From\_Processor
acc_len	xps:sw_reg	io_delay	0
acc_len	xps:sw_reg	sample_period	1
acc_len	xps:sw_reg	names	reg
acc_len	xps:sw_reg	bitwidths	32
acc_len	xps:sw_reg	bin_pts	0
acc_len	xps:sw_reg	arith_types	0
acc_len	xps:sw_reg	sim_port	on
acc_len	xps:sw_reg	show_format	off
cnt_rst	xps:sw_reg	io_dir	From\_Processor
cnt_rst	xps:sw_reg	io_delay	0
cnt_rst	xps:sw_reg	sample_period	1
cnt_rst	xps:sw_reg	names	reg
cnt_rst	xps:sw_reg	bitwidths	32
cnt_rst	xps:sw_reg	bin_pts	0
cnt_rst	xps:sw_reg	arith_types	0
cnt_rst	xps:sw_reg	sim_port	on
cnt_rst	xps:sw_reg	show_format	off
fft_shift	xps:sw_reg	io_dir	From\_Processor
fft_shift	xps:sw_reg	io_delay	0
fft_shift	xps:sw_reg	sample_period	1
fft_shift	xps:sw_reg	names	reg
fft_shift	xps:sw_reg	bitwidths	32
fft_shift	xps:sw_reg	bin_pts	0
fft_shift	xps:sw_reg	arith_types	0
fft_shift	xps:sw_reg	sim_port	on
fft_shift	xps:sw_reg	show_format	off
gain	xps:sw_reg	io_dir	From\_Processor
gain	xps:sw_reg	io_delay	0
gain	xps:sw_reg	sample_period	1
gain	xps:sw_reg	names	reg
gain	xps:sw_reg	bitwidths	32
gain	xps:sw_reg	bin_pts	0
gain	xps:sw_reg	arith_types	0
gain	xps:sw_reg	sim_port	on
gain	xps:sw_reg	show_format	off
sync_cnt	xps:sw_reg	io_dir	To\_Processor
sync_cnt	xps:sw_reg	io_delay	0
sync_cnt	xps:sw_reg	sample_period	1
sync_cnt	xps:sw_reg	names	reg
sync_cnt	xps:sw_reg	bitwidths	32
sync_cnt	xps:sw_reg	bin_pts	0
sync_cnt	xps:sw_reg	arith_types	0
sync_cnt	xps:sw_reg	sim_port	on
sync_cnt	xps:sw_reg	show_format	off
sync_gen1/sync	xps:sw_reg	io_dir	From\_Processor
sync_gen1/sync	xps:sw_reg	io_delay	0
sync_gen1/sync	xps:sw_reg	sample_period	1
sync_gen1/sync	xps:sw_reg	names	reg
sync_gen1/sync	xps:sw_reg	bitwidths	32
sync_gen1/sync	xps:sw_reg	bin_pts	0
sync_gen1/sync	xps:sw_reg	arith_types	0
sync_gen1/sync	xps:sw_reg	sim_port	on
sync_gen1/sync	xps:sw_reg	show_format	off
sync_gen1/sync_period_sel	xps:sw_reg	io_dir	From\_Processor
sync_gen1/sync_period_sel	xps:sw_reg	io_delay	0
sync_gen1/sync_period_sel	xps:sw_reg	sample_period	1
sync_gen1/sync_period_sel	xps:sw_reg	names	reg
sync_gen1/sync_period_sel	xps:sw_reg	bitwidths	32
sync_gen1/sync_period_sel	xps:sw_reg	bin_pts	0
sync_gen1/sync_period_sel	xps:sw_reg	arith_types	0
sync_gen1/sync_period_sel	xps:sw_reg	sim_port	on
sync_gen1/sync_period_sel	xps:sw_reg	show_format	off
sync_gen1/sync_period_var	xps:sw_reg	io_dir	From\_Processor
sync_gen1/sync_period_var	xps:sw_reg	io_delay	0
sync_gen1/sync_period_var	xps:sw_reg	sample_period	1
sync_gen1/sync_period_var	xps:sw_reg	names	reg
sync_gen1/sync_period_var	xps:sw_reg	bitwidths	32
sync_gen1/sync_period_var	xps:sw_reg	bin_pts	0
sync_gen1/sync_period_var	xps:sw_reg	arith_types	0
sync_gen1/sync_period_var	xps:sw_reg	sim_port	on
sync_gen1/sync_period_var	xps:sw_reg	show_format	off
XSG_core_config1	xps:xsg	hw_sys	SNAP:xc7k160t
XSG_core_config1	xps:xsg	clk_src	adc0_clk
XSG_core_config1	xps:xsg	clk_rate	250
XSG_core_config1	xps:xsg	use_microblaze	off
XSG_core_config1	xps:xsg	sample_period	1
XSG_core_config1	xps:xsg	synthesis_tool	XST
fft_wideband_real	casper:fft_wideband_real	n_streams	1
fft_wideband_real	casper:fft_wideband_real	fftsize	12
fft_wideband_real	casper:fft_wideband_real	n_inputs	2
fft_wideband_real	casper:fft_wideband_real	input_bit_width	18
fft_wideband_real	casper:fft_wideband_real	bin_pt_in	17
fft_wideband_real	casper:fft_wideband_real	coeff_bit_width	18
fft_wideband_real	casper:fft_wideband_real	unscramble	on
fft_wideband_real	casper:fft_wideband_real	async	off
fft_wideband_real	casper:fft_wideband_real	add_latency	1
fft_wideband_real	casper:fft_wideband_real	mult_latency	2
fft_wideband_real	casper:fft_wideband_real	bram_latency	2
fft_wideband_real	casper:fft_wideband_real	conv_latency	1
fft_wideband_real	casper:fft_wideband_real	input_latency	0
fft_wideband_real	casper:fft_wideband_real	biplex_direct_latency	0
fft_wideband_real	casper:fft_wideband_real	quantization	Round\_\_(unbiased:\_+/-\_Inf)
fft_wideband_real	casper:fft_wideband_real	overflow	Saturate
fft_wideband_real	casper:fft_wideband_real	delays_bit_limit	8
fft_wideband_real	casper:fft_wideband_real	coeffs_bit_limit	9
fft_wideband_real	casper:fft_wideband_real	coeff_sharing	on
fft_wideband_real	casper:fft_wideband_real	coeff_decimation	on
fft_wideband_real	casper:fft_wideband_real	coeff_generation	on
fft_wideband_real	casper:fft_wideband_real	cal_bits	1
fft_wideband_real	casper:fft_wideband_real	n_bits_rotation	25
fft_wideband_real	casper:fft_wideband_real	mult_spec	2
fft_wideband_real	casper:fft_wideband_real	max_fanout	4
fft_wideband_real	casper:fft_wideband_real	bitgrowth	off
fft_wideband_real	casper:fft_wideband_real	max_bits	19
fft_wideband_real	casper:fft_wideband_real	hardcode_shifts	off
fft_wideband_real	casper:fft_wideband_real	shift_schedule	[]
fft_wideband_real	casper:fft_wideband_real	dsp48_adders	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	n_inputs	1
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	fftsize	10
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	input_bit_width	18
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bin_pt_in	17
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_bit_width	18
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	async	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	add_latency	1
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_latency	2
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bram_latency	2
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	conv_latency	1
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	quantization	Round\_\_(unbiased:\_+/-\_Inf)
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	overflow	Saturate
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	delays_bit_limit	8
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeffs_bit_limit	9
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_sharing	on
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_decimation	on
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_fanout	4
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_spec	[2\_2\_2\_2\_2\_2\_2\_2\_2\_2]
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bitgrowth	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_bits	19
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	hardcode_shifts	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	shift_schedule	[1\_1\_1\_1\_1\_1\_1\_1\_1\_1]
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	dsp48_adders	off
pfb_fir_real	casper:pfb_fir_real	pfbsize	14
pfb_fir_real	casper:pfb_fir_real	totaltaps	2
pfb_fir_real	casper:pfb_fir_real	windowtype	hamming
pfb_fir_real	casper:pfb_fir_real	n_inputs	1
pfb_fir_real	casper:pfb_fir_real	makebiplex	on
pfb_fir_real	casper:pfb_fir_real	bitwidthin	8
pfb_fir_real	casper:pfb_fir_real	bitwidthout	18
pfb_fir_real	casper:pfb_fir_real	coeffbitwidth	18
pfb_fir_real	casper:pfb_fir_real	coeffdistmem	off
pfb_fir_real	casper:pfb_fir_real	add_latency	1
pfb_fir_real	casper:pfb_fir_real	mult_latency	2
pfb_fir_real	casper:pfb_fir_real	bram_latency	2
pfb_fir_real	casper:pfb_fir_real	fan_latency	1
pfb_fir_real	casper:pfb_fir_real	conv_latency	1
pfb_fir_real	casper:pfb_fir_real	quantization	Round\_\_(unbiased:\_Even\_Values)
pfb_fir_real	casper:pfb_fir_real	fwidth	1
pfb_fir_real	casper:pfb_fir_real	mult_spec	2
pfb_fir_real	casper:pfb_fir_real	adder_folding	on
pfb_fir_real	casper:pfb_fir_real	adder_imp	Fabric
pfb_fir_real	casper:pfb_fir_real	coeffs_share	off
77777	77777	tags	casper:fft_biplex_real_4x,casper:fft_wideband_real,casper:pfb_fir_real,xps:bram,xps:sw_reg,xps:xsg
77777	77777	system	test_low_freq_marion2018_up
77777	77777	builddate	29-Mar-2018\_05:13:18
77777	77777	ans	test_low_freq_marion2018_up
77777	77777	hardcode_shifts	off
77777	77777	latency	NaN
77777	77777	map_tail	on
77777	77777	map_tail	on
77777	77777	use_hdl	on
77777	77777	xlSgRoot	/opt/Xilinx/Vivado/2016.4/lib/lnx64.o/matlab/sysgen.mexa64
