{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 09:42:12 2020 " "Info: Processing started: Thu Jun 18 09:42:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_to_seg7 -c bcd_to_seg7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_to_seg7 -c bcd_to_seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg7_top.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file bcd_to_seg7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg7 " "Info: Found entity 1: bcd_to_seg7" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bcd_to_seg7_1 " "Info: Found entity 2: bcd_to_seg7_1" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_seg7_top.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at bcd_to_seg7_top.v(6): instance has no name" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_to_seg7 " "Info: Elaborating entity \"bcd_to_seg7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:comb_4 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:comb_4\"" {  } { { "bcd_to_seg7_top.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_sel\[0\] VCC " "Warning (13410): Pin \"seg7_sel\[0\]\" is stuck at VCC" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_sel\[1\] GND " "Warning (13410): Pin \"seg7_sel\[1\]\" is stuck at GND" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_sel\[2\] VCC " "Warning (13410): Pin \"seg7_sel\[2\]\" is stuck at VCC" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dpt_out GND " "Warning (13410): Pin \"dpt_out\" is stuck at GND" {  } { { "bcd_to_seg7_top.v" "" { Text "C:/altera/90sp2/quartus/lab2/lab2_1/bcd_to_seg7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Info: Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 09:42:14 2020 " "Info: Processing ended: Thu Jun 18 09:42:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
