{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548118395033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548118395037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 22:53:14 2019 " "Processing started: Mon Jan 21 22:53:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548118395037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118395037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118395037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548118396816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548118396817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/NIOS2_Design.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/NIOS2_Design.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design " "Found entity 1: NIOS2_Design" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_irq_mapper " "Found entity 1: NIOS2_Design_irq_mapper" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0 " "Found entity 1: NIOS2_Design_mm_interconnect_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432361 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_008_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_008_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432373 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_008 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_008" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432377 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_003 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_003" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432380 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_002 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_002" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432383 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_001 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548118432385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432387 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router " "Found entity 2: NIOS2_Design_mm_interconnect_0_router" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_uart_tx " "Found entity 1: NIOS2_Design_uart_tx" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432417 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_uart_rx_stimulus_source " "Found entity 2: NIOS2_Design_uart_rx_stimulus_source" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432417 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_uart_rx " "Found entity 3: NIOS2_Design_uart_rx" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432417 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_uart_regs " "Found entity 4: NIOS2_Design_uart_regs" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432417 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_uart " "Found entity 5: NIOS2_Design_uart" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_timer_0 " "Found entity 1: NIOS2_Design_timer_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_sdram_input_efifo_module " "Found entity 1: NIOS2_Design_sdram_input_efifo_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432427 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_sdram " "Found entity 2: NIOS2_Design_sdram" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_ram_mmu " "Found entity 1: NIOS2_Design_ram_mmu" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_jtag_sim_scfifo_w " "Found entity 1: NIOS2_Design_jtag_sim_scfifo_w" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432436 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_jtag_scfifo_w " "Found entity 2: NIOS2_Design_jtag_scfifo_w" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432436 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_jtag_sim_scfifo_r " "Found entity 3: NIOS2_Design_jtag_sim_scfifo_r" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432436 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_jtag_scfifo_r " "Found entity 4: NIOS2_Design_jtag_scfifo_r" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432436 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_jtag " "Found entity 5: NIOS2_Design_jtag" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu " "Found entity 1: NIOS2_Design_cpu" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_debug_slave_tck " "Found entity 1: NIOS2_Design_cpu_cpu_debug_slave_tck" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_debug_slave_sysclk " "Found entity 1: NIOS2_Design_cpu_cpu_debug_slave_sysclk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_debug_slave_wrapper " "Found entity 1: NIOS2_Design_cpu_cpu_debug_slave_wrapper" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_mult_cell " "Found entity 1: NIOS2_Design_cpu_cpu_mult_cell" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118432452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118432452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_ic_data_module " "Found entity 1: NIOS2_Design_cpu_cpu_ic_data_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_cpu_cpu_ic_tag_module " "Found entity 2: NIOS2_Design_cpu_cpu_ic_tag_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_cpu_cpu_bht_module " "Found entity 3: NIOS2_Design_cpu_cpu_bht_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_cpu_cpu_register_bank_a_module " "Found entity 4: NIOS2_Design_cpu_cpu_register_bank_a_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_cpu_cpu_register_bank_b_module " "Found entity 5: NIOS2_Design_cpu_cpu_register_bank_b_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS2_Design_cpu_cpu_dc_tag_module " "Found entity 6: NIOS2_Design_cpu_cpu_dc_tag_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS2_Design_cpu_cpu_dc_data_module " "Found entity 7: NIOS2_Design_cpu_cpu_dc_data_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS2_Design_cpu_cpu_dc_victim_module " "Found entity 8: NIOS2_Design_cpu_cpu_dc_victim_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS2_Design_cpu_cpu_tlb_module " "Found entity 9: NIOS2_Design_cpu_cpu_tlb_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS2_Design_cpu_cpu_nios2_oci_debug " "Found entity 10: NIOS2_Design_cpu_cpu_nios2_oci_debug" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS2_Design_cpu_cpu_nios2_oci_break " "Found entity 11: NIOS2_Design_cpu_cpu_nios2_oci_break" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS2_Design_cpu_cpu_nios2_oci_xbrk " "Found entity 12: NIOS2_Design_cpu_cpu_nios2_oci_xbrk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS2_Design_cpu_cpu_nios2_oci_dbrk " "Found entity 13: NIOS2_Design_cpu_cpu_nios2_oci_dbrk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS2_Design_cpu_cpu_nios2_oci_itrace " "Found entity 14: NIOS2_Design_cpu_cpu_nios2_oci_itrace" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS2_Design_cpu_cpu_nios2_oci_td_mode " "Found entity 15: NIOS2_Design_cpu_cpu_nios2_oci_td_mode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS2_Design_cpu_cpu_nios2_oci_dtrace " "Found entity 16: NIOS2_Design_cpu_cpu_nios2_oci_dtrace" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS2_Design_cpu_cpu_nios2_oci_fifo " "Found entity 20: NIOS2_Design_cpu_cpu_nios2_oci_fifo" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS2_Design_cpu_cpu_nios2_oci_pib " "Found entity 21: NIOS2_Design_cpu_cpu_nios2_oci_pib" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS2_Design_cpu_cpu_nios2_oci_im " "Found entity 22: NIOS2_Design_cpu_cpu_nios2_oci_im" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS2_Design_cpu_cpu_nios2_performance_monitors " "Found entity 23: NIOS2_Design_cpu_cpu_nios2_performance_monitors" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS2_Design_cpu_cpu_nios2_avalon_reg " "Found entity 24: NIOS2_Design_cpu_cpu_nios2_avalon_reg" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS2_Design_cpu_cpu_ociram_sp_ram_module " "Found entity 25: NIOS2_Design_cpu_cpu_ociram_sp_ram_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS2_Design_cpu_cpu_nios2_ocimem " "Found entity 26: NIOS2_Design_cpu_cpu_nios2_ocimem" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS2_Design_cpu_cpu_nios2_oci " "Found entity 27: NIOS2_Design_cpu_cpu_nios2_oci" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""} { "Info" "ISGN_ENTITY_NAME" "28 NIOS2_Design_cpu_cpu " "Found entity 28: NIOS2_Design_cpu_cpu" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118435483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_cpu_cpu_test_bench " "Found entity 1: NIOS2_Design_cpu_cpu_test_bench" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_test_bench.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118435491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PROJETO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PROJETO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_PROJETO " "Found entity 1: NIOS2_PROJETO" {  } { { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118435493 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_sdram.v(318) " "Verilog HDL or VHDL warning at NIOS2_Design_sdram.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548118435615 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_sdram.v(328) " "Verilog HDL or VHDL warning at NIOS2_Design_sdram.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548118435615 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_sdram.v(338) " "Verilog HDL or VHDL warning at NIOS2_Design_sdram.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548118435616 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_sdram.v(682) " "Verilog HDL or VHDL warning at NIOS2_Design_sdram.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548118435620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS2_PROJETO " "Elaborating entity \"NIOS2_PROJETO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548118435863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.v 1 1 " "Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118435888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548118435888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:PLL " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:PLL\"" {  } { { "NIOS2_PROJETO.bdf" "PLL" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 72 -608 -368 232 "PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118435893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:PLL\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:PLL\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:PLL\|altpll:altpll_component " "Instantiated megafunction \"altpll0:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118436110 ""}  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118436110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118436219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118436219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design NIOS2_Design:NIOS2 " "Elaborating entity \"NIOS2_Design\" for hierarchy \"NIOS2_Design:NIOS2\"" {  } { { "NIOS2_PROJETO.bdf" "NIOS2" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 0 768 1184 368 "NIOS2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu " "Elaborating entity \"NIOS2_Design_cpu\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "cpu" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu " "Elaborating entity \"NIOS2_Design_cpu_cpu\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v" "cpu" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118436497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_test_bench NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_test_bench:the_NIOS2_Design_cpu_cpu_test_bench " "Elaborating entity \"NIOS2_Design_cpu_cpu_test_bench\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_test_bench:the_NIOS2_Design_cpu_cpu_test_bench\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_test_bench" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 6543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118438677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_ic_data_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data " "Elaborating entity \"NIOS2_Design_cpu_cpu_ic_data_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_ic_data" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 7547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118438885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118438958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118439091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118439091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_data_module:NIOS2_Design_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_ic_tag_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag " "Elaborating entity \"NIOS2_Design_cpu_cpu_ic_tag_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_ic_tag" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 7613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118439447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118439447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_ic_tag_module:NIOS2_Design_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_bht_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht " "Elaborating entity \"NIOS2_Design_cpu_cpu_bht_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_bht" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118439770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118439770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_bht_module:NIOS2_Design_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_register_bank_a_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a " "Elaborating entity \"NIOS2_Design_cpu_cpu_register_bank_a_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_register_bank_a" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 9261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118439949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118440085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118440085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_a_module:NIOS2_Design_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_register_bank_b_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_b_module:NIOS2_Design_cpu_cpu_register_bank_b " "Elaborating entity \"NIOS2_Design_cpu_cpu_register_bank_b_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_register_bank_b_module:NIOS2_Design_cpu_cpu_register_bank_b\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_register_bank_b" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_mult_cell NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell " "Elaborating entity \"NIOS2_Design_cpu_cpu_mult_cell\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_mult_cell" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 9864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118440488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118440488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118440984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118441537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_dc_tag_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag " "Elaborating entity \"NIOS2_Design_cpu_cpu_dc_tag_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_dc_tag" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 10144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118442645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118442666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118442797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118442797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_tag_module:NIOS2_Design_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118442799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_dc_data_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data " "Elaborating entity \"NIOS2_Design_cpu_cpu_dc_data_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_dc_data" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 10218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118442980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118443140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118443140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_data_module:NIOS2_Design_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_dc_victim_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim " "Elaborating entity \"NIOS2_Design_cpu_cpu_dc_victim_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_dc_victim" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 10330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118443498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118443498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_dc_victim_module:NIOS2_Design_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_tlb_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb " "Elaborating entity \"NIOS2_Design_cpu_cpu_tlb_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_tlb" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 12382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_4qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118443857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118443857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_tlb_module:NIOS2_Design_cpu_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118443859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 12510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_debug NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_debug\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_debug" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_break NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_break:the_NIOS2_Design_cpu_cpu_nios2_oci_break " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_break\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_break:the_NIOS2_Design_cpu_cpu_nios2_oci_break\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_break" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_xbrk NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_xbrk:the_NIOS2_Design_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_xbrk:the_NIOS2_Design_cpu_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_xbrk" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_dbrk NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dbrk:the_NIOS2_Design_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dbrk:the_NIOS2_Design_cpu_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_dbrk" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118444954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_itrace NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_itrace:the_NIOS2_Design_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_itrace:the_NIOS2_Design_cpu_cpu_nios2_oci_itrace\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_itrace" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118445114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_dtrace NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dtrace:the_NIOS2_Design_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dtrace:the_NIOS2_Design_cpu_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_dtrace" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118445277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_td_mode NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dtrace:the_NIOS2_Design_cpu_cpu_nios2_oci_dtrace\|NIOS2_Design_cpu_cpu_nios2_oci_td_mode:NIOS2_Design_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_dtrace:the_NIOS2_Design_cpu_cpu_nios2_oci_dtrace\|NIOS2_Design_cpu_cpu_nios2_oci_td_mode:NIOS2_Design_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118445634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_fifo NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_fifo" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118445786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_fifo:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo\|NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_pib NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_pib:the_NIOS2_Design_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_pib\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_pib:the_NIOS2_Design_cpu_cpu_nios2_oci_pib\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_pib" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_oci_im NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_im:the_NIOS2_Design_cpu_cpu_nios2_oci_im " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_oci_im\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_im:the_NIOS2_Design_cpu_cpu_nios2_oci_im\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_im" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_avalon_reg NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_avalon_reg:the_NIOS2_Design_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_avalon_reg:the_NIOS2_Design_cpu_cpu_nios2_avalon_reg\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_avalon_reg" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_nios2_ocimem NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem " "Elaborating entity \"NIOS2_Design_cpu_cpu_nios2_ocimem\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_ocimem" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118446969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_ociram_sp_ram_module NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NIOS2_Design_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "NIOS2_Design_cpu_cpu_ociram_sp_ram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118447416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118447416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_ocimem:the_NIOS2_Design_cpu_cpu_nios2_ocimem\|NIOS2_Design_cpu_cpu_ociram_sp_ram_module:NIOS2_Design_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_debug_slave_wrapper NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS2_Design_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_debug_slave_wrapper" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_debug_slave_tck NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|NIOS2_Design_cpu_cpu_debug_slave_tck:the_NIOS2_Design_cpu_cpu_debug_slave_tck " "Elaborating entity \"NIOS2_Design_cpu_cpu_debug_slave_tck\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|NIOS2_Design_cpu_cpu_debug_slave_tck:the_NIOS2_Design_cpu_cpu_debug_slave_tck\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" "the_NIOS2_Design_cpu_cpu_debug_slave_tck" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_cpu_cpu_debug_slave_sysclk NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|NIOS2_Design_cpu_cpu_debug_slave_sysclk:the_NIOS2_Design_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS2_Design_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|NIOS2_Design_cpu_cpu_debug_slave_sysclk:the_NIOS2_Design_cpu_cpu_debug_slave_sysclk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" "the_NIOS2_Design_cpu_cpu_debug_slave_sysclk" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" "NIOS2_Design_cpu_cpu_debug_slave_phy" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118447790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118449410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_debug_slave_wrapper:the_NIOS2_Design_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118449908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_jtag NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag " "Elaborating entity \"NIOS2_Design_jtag\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "jtag" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_jtag_scfifo_w NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w " "Elaborating entity \"NIOS2_Design_jtag_scfifo_w\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "the_NIOS2_Design_jtag_scfifo_w" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "wfifo" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118450529 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118450529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118450984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118450984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_w:the_NIOS2_Design_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118450986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_jtag_scfifo_r NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_r:the_NIOS2_Design_jtag_scfifo_r " "Elaborating entity \"NIOS2_Design_jtag_scfifo_r\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|NIOS2_Design_jtag_scfifo_r:the_NIOS2_Design_jtag_scfifo_r\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "the_NIOS2_Design_jtag_scfifo_r" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118451005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "NIOS2_Design_jtag_alt_jtag_atlantic" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118451815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118451887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118451888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118451888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118451888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118451888 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118451888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_jtag:jtag\|alt_jtag_atlantic:NIOS2_Design_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_ram_mmu NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu " "Elaborating entity \"NIOS2_Design_ram_mmu\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "ram_mmu" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_Design_ram_mmu.hex " "Parameter \"init_file\" = \"NIOS2_Design_ram_mmu.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118452147 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_ram_mmu.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118452147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9s22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9s22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9s22 " "Found entity 1: altsyncram_9s22" {  } { { "db/altsyncram_9s22.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_9s22.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118452272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118452272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9s22 NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\|altsyncram_9s22:auto_generated " "Elaborating entity \"altsyncram_9s22\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\|altsyncram_9s22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_sdram NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram " "Elaborating entity \"NIOS2_Design_sdram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "sdram" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_sdram_input_efifo_module NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|NIOS2_Design_sdram_input_efifo_module:the_NIOS2_Design_sdram_input_efifo_module " "Elaborating entity \"NIOS2_Design_sdram_input_efifo_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|NIOS2_Design_sdram_input_efifo_module:the_NIOS2_Design_sdram_input_efifo_module\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "the_NIOS2_Design_sdram_input_efifo_module" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_timer_0 NIOS2_Design:NIOS2\|NIOS2_Design_timer_0:timer_0 " "Elaborating entity \"NIOS2_Design_timer_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_timer_0:timer_0\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "timer_0" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart " "Elaborating entity \"NIOS2_Design_uart\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "uart" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_tx NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx " "Elaborating entity \"NIOS2_Design_uart_tx\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_tx" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_rx NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx " "Elaborating entity \"NIOS2_Design_uart_rx\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_rx" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_rx_stimulus_source NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\|NIOS2_Design_uart_rx_stimulus_source:the_NIOS2_Design_uart_rx_stimulus_source " "Elaborating entity \"NIOS2_Design_uart_rx_stimulus_source\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\|NIOS2_Design_uart_rx_stimulus_source:the_NIOS2_Design_uart_rx_stimulus_source\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_rx_stimulus_source" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_regs NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs " "Elaborating entity \"NIOS2_Design_uart_regs\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_regs" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "mm_interconnect_0" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118452990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118453866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118453900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118453943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118453988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_mmu_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_mmu_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "ram_mmu_s1_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "uart_s1_translator" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_001" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118454926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_001_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_002 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_002\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_002" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_002_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_003 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_003\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_003" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_003_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_008 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_008\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_008:router_008\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_008" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_008_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_008:router_008\|NIOS2_Design_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_008:router_008\|NIOS2_Design_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_demux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_demux" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_demux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_mux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_mux" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_mux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_demux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_demux" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_demux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_mux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_mux" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_mux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_avalon_st_adapter NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_irq_mapper NIOS2_Design:NIOS2\|NIOS2_Design_irq_mapper:irq_mapper " "Elaborating entity \"NIOS2_Design_irq_mapper\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_irq_mapper:irq_mapper\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "irq_mapper" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "rst_controller" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118455748 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOS2_Design_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOS2_Design_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "the_NIOS2_Design_cpu_cpu_nios2_oci_itrace" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1548118460672 "|NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_cpu:cpu|NIOS2_Design_cpu_cpu:cpu|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci|NIOS2_Design_cpu_cpu_nios2_oci_itrace:the_NIOS2_Design_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548118463347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.01.21.22:54:39 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl " "2019.01.21.22:54:39 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118479470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118488096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118488767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118492094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118492529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118492990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118493506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118493517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118493519 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548118494293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0ad134cf/alt_sld_fab.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118495558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118495558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118495966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118495966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118496251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118496251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118496626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118496626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118496626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118496937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118496937 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548118517948 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548118517948 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548118517948 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548118517948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118518073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518073 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118518073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118518171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118518171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118518205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_mult_cell:the_NIOS2_Design_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548118518206 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548118518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548118518300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118518300 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1548118521781 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1548118521781 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1548118521979 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1548118521979 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1548118521979 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1548118521980 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1548118521980 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548118522030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 442 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 352 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8640 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_jtag.v" 398 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 10905 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 10978 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11051 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11124 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11197 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11270 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11386 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 7854 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 7909 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 7964 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8019 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11374 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 2687 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8093 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8649 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 6233 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 4166 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11362 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 43 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 42 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8081 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 6152 -1 0 } } { "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11350 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" 167 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 8069 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 11338 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1548118522681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1548118522683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 208 280 456 224 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548118530295 "|NIOS2_PROJETO|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548118530295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118531919 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548118545837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118546925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg " "Generated suppressed messages file /home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118549467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548118558296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548118558296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6967 " "Implemented 6967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6567 " "Implemented 6567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_RAMS" "330 " "Implemented 330 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1548118560609 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548118560609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548118560609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1222 " "Peak virtual memory: 1222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548118560747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 22:56:00 2019 " "Processing ended: Mon Jan 21 22:56:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548118560747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548118560747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:15 " "Total CPU time (on all processors): 00:04:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548118560747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548118560747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1548118564225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548118564227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 22:56:02 2019 " "Processing started: Mon Jan 21 22:56:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548118564227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1548118564227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1548118564228 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1548118564346 ""}
{ "Info" "0" "" "Project  = NIOS2_PROJETO" {  } {  } 0 0 "Project  = NIOS2_PROJETO" 0 0 "Fitter" 0 0 1548118564348 ""}
{ "Info" "0" "" "Revision = NIOS2_PROJETO" {  } {  } 0 0 "Revision = NIOS2_PROJETO" 0 0 "Fitter" 0 0 1548118564348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1548118564807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1548118564808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS2_PROJETO EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"NIOS2_PROJETO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1548118564937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548118565121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548118565121 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1548118565321 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -60 -3333 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -60 degrees (-3333 ps) for altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1548118565321 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1548118565321 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1548118566488 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1548118566507 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548118567427 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1548118567427 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548118567495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548118567495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548118567495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548118567495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548118567495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1548118567495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1548118567516 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1548118574691 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118580833 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1548118580833 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2_Design/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS2_Design/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548118581302 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.sdc " "Reading SDC File: 'NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548118581355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] CLOCK_50 " "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1548118581556 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1548118581556 "|NIOS2_PROJETO|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118581870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118581870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1548118581870 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118581872 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118581872 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118581872 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1548118581872 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1548118581874 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548118581875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548118581875 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548118581875 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1548118581875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586711 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586711 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586712 ""}  } { { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 18784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 19030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586712 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548118586712 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 18869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586712 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 18891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 2819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586712 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548118586712 ""}  } { { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_rnw~4 " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_rnw~4" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 8574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_cs_n~0 " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_cs_n~0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 8579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_cs_n~1 " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|active_cs_n~1" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 8580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 8597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 7761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[0\] " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[0\]" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[2\] " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[2\]" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[1\] " "Destination node NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|i_refs\[1\]" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548118586713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548118586713 ""}  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548118586714 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" "" { Text "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.v" 662 -1 0 } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NIOS2_Design:NIOS2\|NIOS2_Design_cpu:cpu\|NIOS2_Design_cpu_cpu:cpu\|NIOS2_Design_cpu_cpu_nios2_oci:the_NIOS2_Design_cpu_cpu_nios2_oci\|NIOS2_Design_cpu_cpu_nios2_oci_debug:the_NIOS2_Design_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548118586714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1548118590513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548118590581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548118590584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548118590671 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1548118590894 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1548118590896 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1548118590896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548118590898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1548118591031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1548118595031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548118595102 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548118595102 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548118595102 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548118595102 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548118595102 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1548118595102 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1548118595102 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1548118603083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1548118603083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548118603128 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1548118603191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1548118613757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548118618407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1548118618824 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1548118628337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548118628338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1548118633315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1548118651947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1548118651947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1548118656206 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1548118656206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1548118656206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548118656211 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1548118657289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548118657517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548118660391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548118660405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548118663179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548118668889 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1548118677829 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 Cyclone IV E " "33 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 240 272 456 256 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 128 -832 -664 144 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548118678186 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1548118678186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.fit.smsg " "Generated suppressed messages file /home/wberbert/Documentos/Mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1548118680015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 483 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 483 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1808 " "Peak virtual memory: 1808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548118684490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 22:58:04 2019 " "Processing ended: Mon Jan 21 22:58:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548118684490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548118684490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548118684490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1548118684490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1548118688038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548118688041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 22:58:07 2019 " "Processing started: Mon Jan 21 22:58:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548118688041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1548118688041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1548118688042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1548118689232 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1548118699607 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1548118699988 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1548118700002 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1548118700443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548118700665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 22:58:20 2019 " "Processing ended: Mon Jan 21 22:58:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548118700665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548118700665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548118700665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1548118700665 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1548118701311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1548118704038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548118704041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 22:58:22 2019 " "Processing started: Mon Jan 21 22:58:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548118704041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1548118704041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS2_PROJETO -c NIOS2_PROJETO " "Command: quartus_sta NIOS2_PROJETO -c NIOS2_PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1548118704042 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1548118704171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1548118705346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1548118705347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118705554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118705554 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548118708271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1548118708271 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2_Design/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS2_Design/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548118708705 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.sdc " "Reading SDC File: 'NIOS2_Design/synthesis/submodules/NIOS2_Design_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548118708761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] CLOCK_50 " "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1548118708892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1548118708892 "|NIOS2_PROJETO|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118709061 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118709061 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118709061 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118709062 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118709062 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118709062 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1548118709062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1548118709066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1548118709103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.741 " "Worst-case setup slack is 44.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.741               0.000 altera_reserved_tck  " "   44.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118709159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118709170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.664 " "Worst-case recovery slack is 47.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.664               0.000 altera_reserved_tck  " "   47.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118709178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.433 " "Worst-case removal slack is 1.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 altera_reserved_tck  " "    1.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118709183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118709186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118709186 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.239 ns " "Worst Case Available Settling Time: 197.239 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118709351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118709351 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548118709363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1548118709475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1548118712641 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] CLOCK_50 " "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1548118713554 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1548118713554 "|NIOS2_PROJETO|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118713581 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118713581 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118713581 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118713581 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118713581 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118713581 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1548118713581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.245 " "Worst-case setup slack is 45.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.245               0.000 altera_reserved_tck  " "   45.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118713614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118713625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.997 " "Worst-case recovery slack is 47.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.997               0.000 altera_reserved_tck  " "   47.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118713632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.319 " "Worst-case removal slack is 1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 altera_reserved_tck  " "    1.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118713639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.476 " "Worst-case minimum pulse width slack is 49.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 altera_reserved_tck  " "   49.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118713643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118713643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.504 ns " "Worst Case Available Settling Time: 197.504 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118713810 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118713810 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548118713822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] CLOCK_50 " "Register NIOS2_Design:NIOS2\|NIOS2_Design_sdram:sdram\|m_addr\[9\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1548118714552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1548118714552 "|NIOS2_PROJETO|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118714578 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1548118714578 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118714578 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118714578 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118714578 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1548118714578 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1548118714578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.677 " "Worst-case setup slack is 47.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.677               0.000 altera_reserved_tck  " "   47.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118714596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118714610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.131 " "Worst-case recovery slack is 49.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.131               0.000 altera_reserved_tck  " "   49.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118714619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 altera_reserved_tck  " "    0.699               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118714629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.300 " "Worst-case minimum pulse width slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548118714637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548118714637 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.694 ns " "Worst Case Available Settling Time: 198.694 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548118714817 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548118714817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548118715876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548118715883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548118716174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 22:58:36 2019 " "Processing ended: Mon Jan 21 22:58:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548118716174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548118716174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548118716174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1548118716174 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 522 s " "Quartus Prime Full Compilation was successful. 0 errors, 522 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1548118716921 ""}
