0.6
2017.1
Apr 14 2017
19:10:27
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v,1508991989,verilog,,,,Cmd_Boolean_Set,,,../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M,,,,,
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v,1508851938,verilog,,,,Cmd_Rising_N_Clock,,,../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M,,,,,
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v,1509004842,verilog,,,,Cmd_Set_N_Bits_Value,,,../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M,,,,,
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/usb_command_interpreter.v,1510125693,verilog,,,,usb_command_interpreter,,,../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M,,,,,
E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/test_bentch/Test Usb_Command.v,1510125510,verilog,,,,Test_Usb_Command,,,../../../ECAL_DIF.srcs/sources_1/ip/PLL_40M,,,,,
