<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>Modelica.Electrical.Digital.Registers</title>
<meta name="HTML-Generator" content="Dymola">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="description" content="&quot;Registers with N-bit input data and output data&quot;">
<style type="text/css">
*       { font-size: 100%; font-family: Arial, sans-serif; }
.modelica, .modelica * { font-size: 90%; font-family: Courier, monospace; white-space: pre; } /* For the Modelica code (in exported html). */
h4      { font-size: 100%; font-weight: bold; color: green; } 
h3      { font-size: 110%; font-weight: bold; color: green; }
h2      { font-size: 130%; font-weight: bold; color: green; }
address { font-weight: normal; }
td      { padding: 2px; border: 1px solid #808080; vertical-align: top; }
th      { padding: 2px; border: 1px solid #808080; vertical-align: top; font-weight: bold; }
table   { border: 1px solid #808080; border-collapse: collapse; }
pre, code {font-family: "Courier New", monospace;}
pre {white-space: pre; overflow-x : hidden;}
.ModelicaDescription {font-weight: bold;} /* For the description string of the class. */
.ModelicaBaseClass {} /* For the list of base-classes at the of the description. */
.ModelicaKeyword { color: blue; font-weight: normal; font-style: normal; } /* Keywords in Modelica. */
.ModelicaComment { color: #006400;  font-weight: normal; font-style: normal;} /* All three variants of comments in Modelica.  */
.ModelicaString { color: #006400;  font-weight: normal; font-style: normal;} /* String constants. */
.ModelicaClass { color: red; font-weight: normal; font-style: normal;} /* Formatting the names of referenced classes (for base-class and components). */
.ModelicaFunction { color: red; font-weight: normal; font-style: normal;} /* Formatting for called functions. */
.ModelicaTablePackageContent { } /* The table of contents for each package. */
.ModelicaTableCrossReference { } /* The optional cross-reference table. */
.ModelicaTableInputs {} /* The table of inputs for a function. */
.ModelicaTableOutputs {} /* The table of outputs for a function. */
.ModelicaTableParameters {} /* The table of parameters for a model/block. */
.ModelicaTableConnectors {} /* The table of connectors for a model/block. */
.ModelicaTableContents {} /* The table of contents for a connector. */
.ModelicaStartAttribute { font-weight: bold; } /* The formatting used for start-attribute in the table of parameters, to separate them from parameter values. */
.ModelicaParameterTab { background-color: #c0c0c0; font-weight: bold; } /* The tab-heading in the table of parameters */
.ModelicaParameterGroup { background-color: #e0e0e0; } /* The group-heading in the table of parameters */
</style>
</head>
<body>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE Registers<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><a name="Modelica.Electrical.Digital.Registers"></a><a href="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</a>.Registers</h2>
<p>
<span class="ModelicaDescription">Registers with N-bit input data and output data</span><br>
</p>
<h3>Information</h3>

<p>Registers is a collection of flipflops and latches. In the opposite to the Examples.Utilities models the Register models are a series of assignments in the algorithm part of the model. The model text is taken nearly identical from the standard logic text.</p>

<p><span class="ModelicaBaseClass">Extends from <a href="Modelica_Icons_Package.html#Modelica.Icons.Package"
>Modelica.Icons.Package</a> (Icon for standard packages).</span></p>
<h3>Package Content</h3>
<table summary="Package Content" class="ModelicaTablePackageContent">
<tr>
<th>Name</th>
<th>Description</th>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit8480efa4c9e0d731.DFFRS.png" alt="Modelica.Electrical.Digital.Registers.DFFR" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFR"
>DFFR</a>
</td>
<td>Edge triggered register bank with reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit67407c5ae35ccfc0FFREGS.png" alt="Modelica.Electrical.Digital.Registers.DFFREG" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREG"
>DFFREG</a>
</td>
<td>Edge triggered register bank with high active reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digitd5ffa25a6b99f852FREGLS.png" alt="Modelica.Electrical.Digital.Registers.DFFREGL" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGL"
>DFFREGL</a>
</td>
<td>Edge triggered register bank with low active reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digitcdfaa1c13c9ae64bDFFSRS.png" alt="Modelica.Electrical.Digital.Registers.DFFSR" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFSR"
>DFFSR</a>
</td>
<td>Edge triggered register bank with set and reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit6d7c42a767e12fa6EGSRHS.png" alt="Modelica.Electrical.Digital.Registers.DFFREGSRH" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRH"
>DFFREGSRH</a>
</td>
<td>Edge triggered register bank with high active set and reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit6d7c42a767e12fa6EGSRHS.png" alt="Modelica.Electrical.Digital.Registers.DFFREGSRL" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRL"
>DFFREGSRL</a>
</td>
<td>Edge triggered register bank with low active set and reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digitcec724b93c9ffaabDLATRS.png" alt="Modelica.Electrical.Digital.Registers.DLATR" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATR"
>DLATR</a>
</td>
<td>Level sensitive register bank with reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit639cd9177feaa419ATREGS.png" alt="Modelica.Electrical.Digital.Registers.DLATREG" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREG"
>DLATREG</a>
</td>
<td>Level sensitive register bank with reset active high</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digitf9431711fd5483a3TREGLS.png" alt="Modelica.Electrical.Digital.Registers.DLATREGL" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGL"
>DLATREGL</a>
</td>
<td>Level sensitive register bank with reset active low</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digitcfe7cb80e3ff5515LATSRS.png" alt="Modelica.Electrical.Digital.Registers.DLATSR" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATSR"
>DLATSR</a>
</td>
<td>Level sensitive register bank with set and reset</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit526742165210f9fdEGSRHS.png" alt="Modelica.Electrical.Digital.Registers.DLATREGSRH" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRH"
>DLATREGSRH</a>
</td>
<td>Level sensitive register bank with set and reset, active high</td>
</tr>
<tr>
<td><img src="Modelica.Electrical.Digit5267421a5210f9f9EGSRLS.png" alt="Modelica.Electrical.Digital.Registers.DLATREGSRL" width="20" height="20" align="top">&nbsp;<a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRL"
>DLATREGSRL</a>
</td>
<td>Level sensitive register bank with set and reset, active low</td>
</tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFR<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit8480efa4c9e0d731.DFFRI.png" alt="Modelica.Electrical.Digital.Registers.DFFR" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFR"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFR</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities</p>
<p><strong>Truth Table for high active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<p><strong>Truth Table for low active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<pre>

  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>ResetMap[L]</td><td>function selection, defaults for high active reset</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFREG<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit67407c5ae35ccfc0FFREGI.png" alt="Modelica.Electrical.Digital.Registers.DFFREG" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFREG"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFREG</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with high active reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFREGL<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit67407c5ae35ccfc0FFREGI.png" alt="Modelica.Electrical.Digital.Registers.DFFREGL" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFREGL"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFREGL</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with low active reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<p><span class="ModelicaBaseClass">Extends from <a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREG"
>DFFREG</a> (Edge triggered register bank with high active reset).</span></p>
<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFSR<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digitcdfaa1c13c9ae64bDFFSRI.png" alt="Modelica.Electrical.Digital.Registers.DFFSR" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFSR"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFSR</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with set and reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table for high active set and reset</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>0</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>0</td> <td>NC</td> <td>8</td> </tr>

</table>

<p><strong>Truth Table for low active set and reset </strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>1</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>1</td> <td>NC</td> <td>8</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>ResetSetMap[L, L]</td><td>function selection by [reset, set] reading</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFREGSRH<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit6d7c42a767e12fa6EGSRHI.png" alt="Modelica.Electrical.Digital.Registers.DFFREGSRH" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFREGSRH"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFREGSRH</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with high active set and reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>0</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>0</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DFFREGSRL<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit6d7c42a767e12fa6EGSRHI.png" alt="Modelica.Electrical.Digital.Registers.DFFREGSRL" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DFFREGSRL"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DFFREGSRL</h2>
<p>
<span class="ModelicaDescription">Edge triggered register bank with low active set and reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>

<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>1</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>

<p><span class="ModelicaBaseClass">Extends from <a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRH"
>Digital.Registers.DFFREGSRH</a> (Edge triggered register bank with high active set and reset).</span></p>
<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>clock</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATR<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digitcec724b93c9ffaabDLATRI.png" alt="Modelica.Electrical.Digital.Registers.DLATR" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATR"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATR</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with reset</span>
</p>
<h3>Information</h3>


<p> Description in VHDL is given by <a href="http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd">http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</a></p>
<p><strong>Truth Table for high active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<p><strong>Truth Table for low active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td> <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td> <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td> <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<pre>

  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>ResetMap[L]</td><td>function selection, defaults for high active reset</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATREG<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit639cd9177feaa419ATREGI.png" alt="Modelica.Electrical.Digital.Registers.DLATREG" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATREG"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATREG</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with reset active high</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATREGL<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit639cd9177feaa419ATREGI.png" alt="Modelica.Electrical.Digital.Registers.DLATREGL" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATREGL"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATREGL</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with reset active low</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td> <td>NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<p><span class="ModelicaBaseClass">Extends from <a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREG"
>DLATREG</a> (Level sensitive register bank with reset active high).</span></p>
<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATSR<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digitcfe7cb80e3ff5515LATSRI.png" alt="Modelica.Electrical.Digital.Registers.DLATSR" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATSR"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATSR</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with set and reset</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table for high active set and reset</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~1</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>~1</td> <td>U</td> <td>4,5,7,8</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>0</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>0</td> <td>NC</td> <td>8</td> </tr>

</table>

<p><strong>Truth Table for low active set and reset </strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~0</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>~0</td> <td>U</td> <td>4,5,7,8</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td>  <td>1</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td>  <td>1</td> <td>NC</td> <td>8</td> </tr>

</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>ResetSetMap[L, L]</td><td>function selection by [reset, set] reading</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATREGSRH<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit526742165210f9fdEGSRHI.png" alt="Modelica.Electrical.Digital.Registers.DLATREGSRH" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATREGSRH"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATREGSRH</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with set and reset, active high</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>0</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>0</td> <td>NC</td> </tr>

</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<!--[if supportFields]><span style="mso-element:field-begin"></span>
<span style="mso-spacerun:yes"></span>XE DLATREGSRL<![endif]-->
<!--[if supportFields]><span style="mso-element:field-end"></span><![endif]-->
<h2><img src="Modelica.Electrical.Digit526742165210f9fdEGSRHI.png" alt="Modelica.Electrical.Digital.Registers.DLATREGSRL" align="right" style="border: 1px solid" width="80" height="80">
<a name="Modelica.Electrical.Digital.Registers.DLATREGSRL"></a><a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</a>.DLATREGSRL</h2>
<p>
<span class="ModelicaDescription">Level sensitive register bank with set and reset, active low</span>
</p>
<h3>Information</h3>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td>  <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td>  <td>1</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>

<p><span class="ModelicaBaseClass">Extends from <a href="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRH"
>Digital.Registers.DLATREGSRH</a> (Level sensitive register bank with set and reset, active high).</span></p>
<h3>Parameters</h3>
<table summary="Parameters" class="ModelicaTableParameters">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>tHL</td><td>High-&gt;Low delay [s]</td></tr>
<tr><td>tLH</td><td>Low-&gt;High delay [s]</td></tr>
<tr><td>strength</td><td>output strength</td></tr>
<tr><td>n</td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table summary="Connectors" class="ModelicaTableConnectors">
<tr><th>Name</th><th>Description</th></tr>
<tr><td>set</td><td>&nbsp;</td></tr>
<tr><td>reset</td><td>&nbsp;</td></tr>
<tr><td>enable</td><td>&nbsp;</td></tr>
<tr><td>dataIn[n]</td><td>&nbsp;</td></tr>
<tr><td>dataOut[n]</td><td>&nbsp;</td></tr>
</table>
<address>
<a href="http://www.3ds.com/">Automatically generated</a> Thu Dec 19 17:19:55 2019.
</address>
</body>
</html>
