{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575418543360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575418543369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 19:15:43 2019 " "Processing started: Tue Dec 03 19:15:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575418543369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418543369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418543369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575418544129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575418544129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file xm_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm_pipeline " "Found entity 1: xm_pipeline" {  } { { "xm_pipeline.v" "" { Text "C:/Users/rt125/Documents/final-project-350/xm_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/rt125/Documents/final-project-350/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553237 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(31) " "Verilog HDL warning at regfile.v(31): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575418553241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(32) " "Verilog HDL warning at regfile.v(32): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575418553242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_pipeline " "Found entity 1: pc_pipeline" {  } { { "pc_pipeline.v" "" { Text "C:/Users/rt125/Documents/final-project-350/pc_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file mw_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 mw_pipeline " "Found entity 1: mw_pipeline" {  } { { "mw_pipeline.v" "" { Text "C:/Users/rt125/Documents/final-project-350/mw_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier.v(35) " "Verilog HDL information at multiplier.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575418553265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/rt125/Documents/final-project-350/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 fd_pipeline " "Found entity 1: fd_pipeline" {  } { { "fd_pipeline.v" "" { Text "C:/Users/rt125/Documents/final-project-350/fd_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/rt125/Documents/final-project-350/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file dx_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 dx_pipeline " "Found entity 1: dx_pipeline" {  } { { "dx_pipeline.v" "" { Text "C:/Users/rt125/Documents/final-project-350/dx_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/rt125/Documents/final-project-350/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/rt125/Documents/final-project-350/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/rt125/Documents/final-project-350/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/rt125/Documents/final-project-350/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/rt125/Documents/final-project-350/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/rt125/Documents/final-project-350/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(129) " "Verilog HDL information at vga_controller.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575418553411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/rt125/Documents/final-project-350/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_b.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_b " "Found entity 1: finalproject_b" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_init.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_init " "Found entity 1: processor_init" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 leaderboard " "Found entity 1: leaderboard" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_To_Seven_Segment " "Found entity 1: Decimal_To_Seven_Segment" {  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore1 processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore1\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore2 processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore2\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_ready processor.v(273) " "Verilog HDL Implicit Net warning at processor.v(273): created implicit net for \"data_ready\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore3 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore3\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore4 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore4\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore5 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore5\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(62) " "Verilog HDL Implicit Net warning at skeleton.v(62): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regA skeleton.v(75) " "Verilog HDL Implicit Net warning at skeleton.v(75): created implicit net for \"regA\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataA skeleton.v(75) " "Verilog HDL Implicit Net warning at skeleton.v(75): created implicit net for \"dataA\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yup skeleton.v(84) " "Verilog HDL Implicit Net warning at skeleton.v(84): created implicit net for \"yup\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_id skeleton.v(183) " "Verilog HDL Implicit Net warning at skeleton.v(183): created implicit net for \"user_id\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id1 skeleton.v(183) " "Verilog HDL Implicit Net warning at skeleton.v(183): created implicit net for \"id1\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id2 skeleton.v(183) " "Verilog HDL Implicit Net warning at skeleton.v(183): created implicit net for \"id2\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id3 skeleton.v(183) " "Verilog HDL Implicit Net warning at skeleton.v(183): created implicit net for \"id3\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(198) " "Verilog HDL Implicit Net warning at skeleton.v(198): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(199) " "Verilog HDL Implicit Net warning at skeleton.v(199): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(199) " "Verilog HDL Implicit Net warning at skeleton.v(199): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeVal processor_init.v(45) " "Verilog HDL Implicit Net warning at processor_init.v(45): created implicit net for \"writeVal\"" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reset processor_init.v(66) " "Verilog HDL Implicit Net warning at processor_init.v(66): created implicit net for \"ctrl_reset\"" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr leaderboard.v(58) " "Verilog HDL Implicit Net warning at leaderboard.v(58): created implicit net for \"clr\"" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553464 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(75) " "Verilog HDL Instantiation warning at skeleton.v(75): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575418553469 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed finalproject_b.v(6) " "Verilog HDL Port Declaration warning at finalproject_b.v(6): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575418553469 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count finalproject_b.v(9) " "HDL info at finalproject_b.v(9): see declaration for object \"count\"" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575418553664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 skeleton.v(156) " "Verilog HDL assignment warning at skeleton.v(156): truncated value with size 32 to match size of target (8)" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418553666 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(42) " "Output port \"debug_data_in\" at skeleton.v(42) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(43) " "Output port \"debug_addr\" at skeleton.v(43) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[0\] skeleton.v(40) " "Output port \"leds\[0\]\" at skeleton.v(40) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data skeleton.v(40) " "Output port \"lcd_data\" at skeleton.v(40) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "curr_time skeleton.v(41) " "Output port \"curr_time\" at skeleton.v(41) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw skeleton.v(39) " "Output port \"lcd_rw\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_en skeleton.v(39) " "Output port \"lcd_en\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs skeleton.v(39) " "Output port \"lcd_rs\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_on skeleton.v(39) " "Output port \"lcd_on\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_blon skeleton.v(39) " "Output port \"lcd_blon\" at skeleton.v(39) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(28) " "Output port \"VGA_SYNC\" at skeleton.v(28) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418553669 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/rt125/Documents/final-project-350/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553772 ""}  } { { "pll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418553772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_init processor_init:comb_4 " "Elaborating entity \"processor_init\" for hierarchy \"processor_init:comb_4\"" {  } { { "skeleton.v" "comb_4" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeEnable processor_init.v(39) " "Verilog HDL or VHDL warning at processor_init.v(39): object \"writeEnable\" assigned a value but never read" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575418553843 "|skeleton|processor_init:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor_init.v(45) " "Verilog HDL assignment warning at processor_init.v(45): truncated value with size 32 to match size of target (1)" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418553843 "|skeleton|processor_init:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor_init:comb_4\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"processor_init:comb_4\|imem:my_imem\"" {  } { { "processor_init.v" "my_imem" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/rt125/Documents/final-project-350/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file counterMips.mif " "Parameter \"init_file\" = \"counterMips.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418553923 ""}  } { { "imem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418553923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eb1 " "Found entity 1: altsyncram_2eb1" {  } { { "db/altsyncram_2eb1.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_2eb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418553981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418553981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2eb1 processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_2eb1:auto_generated " "Elaborating entity \"altsyncram_2eb1\" for hierarchy \"processor_init:comb_4\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_2eb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418553984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor_init:comb_4\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"processor_init:comb_4\|dmem:my_dmem\"" {  } { { "processor_init.v" "my_dmem" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/rt125/Documents/final-project-350/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554022 ""}  } { { "dmem.v" "" { Text "C:/Users/rt125/Documents/final-project-350/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418554022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4i1 " "Found entity 1: altsyncram_m4i1" {  } { { "db/altsyncram_m4i1.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_m4i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418554080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4i1 processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated " "Elaborating entity \"altsyncram_m4i1\" for hierarchy \"processor_init:comb_4\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_m4i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor_init:comb_4\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"processor_init:comb_4\|regfile:my_regfile\"" {  } { { "processor_init.v" "my_regfile" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor_init:comb_4\|processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor_init:comb_4\|processor:my_processor\"" {  } { { "processor_init.v" "my_processor" { Text "C:/Users/rt125/Documents/final-project-350/processor_init.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_pipeline processor_init:comb_4\|processor:my_processor\|pc_pipeline:p " "Elaborating entity \"pc_pipeline\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|pc_pipeline:p\"" {  } { { "processor.v" "p" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref processor_init:comb_4\|processor:my_processor\|pc_pipeline:p\|dffe_ref:dff0 " "Elaborating entity \"dffe_ref\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|pc_pipeline:p\|dffe_ref:dff0\"" {  } { { "pc_pipeline.v" "dff0" { Text "C:/Users/rt125/Documents/final-project-350/pc_pipeline.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor_init:comb_4\|processor:my_processor\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|alu:alu0\"" {  } { { "processor.v" "alu0" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554182 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/rt125/Documents/final-project-350/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575418554184 "|skeleton|processor_init:comb_5|processor:my_processor|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_pipeline processor_init:comb_4\|processor:my_processor\|fd_pipeline:fd " "Elaborating entity \"fd_pipeline\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|fd_pipeline:fd\"" {  } { { "processor.v" "fd" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor_init:comb_4\|processor:my_processor\|decoder:d " "Elaborating entity \"decoder\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|decoder:d\"" {  } { { "processor.v" "d" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dx_pipeline processor_init:comb_4\|processor:my_processor\|dx_pipeline:dx " "Elaborating entity \"dx_pipeline\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|dx_pipeline:dx\"" {  } { { "processor.v" "dx" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor_init:comb_4\|processor:my_processor\|execute:x " "Elaborating entity \"execute\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|execute:x\"" {  } { { "processor.v" "x" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(33) " "Verilog HDL assignment warning at execute.v(33): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "C:/Users/rt125/Documents/final-project-350/execute.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554381 "|skeleton|processor_init:comb_5|processor:my_processor|execute:x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0 " "Elaborating entity \"multdiv\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\"" {  } { { "execute.v" "md0" { Text "C:/Users/rt125/Documents/final-project-350/execute.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\"" {  } { { "multdiv.v" "mult" { Text "C:/Users/rt125/Documents/final-project-350/multdiv.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554388 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplier.v(58) " "Verilog HDL Case Statement information at multiplier.v(58): all case item expressions in this case statement are onehot" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575418554390 "|skeleton|processor_init:comb_5|processor:my_processor|execute:x|multdiv:md0|multiplier:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|divider:div " "Elaborating entity \"divider\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|divider:div\"" {  } { { "multdiv.v" "div" { Text "C:/Users/rt125/Documents/final-project-350/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder divider.v(10) " "Verilog HDL or VHDL warning at divider.v(10): object \"remainder\" assigned a value but never read" {  } { { "divider.v" "" { Text "C:/Users/rt125/Documents/final-project-350/divider.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575418554394 "|skeleton|processor_init:comb_5|processor:my_processor|execute:x|multdiv:md0|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 divider.v(54) " "Verilog HDL assignment warning at divider.v(54): truncated value with size 64 to match size of target (32)" {  } { { "divider.v" "" { Text "C:/Users/rt125/Documents/final-project-350/divider.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554395 "|skeleton|processor_init:comb_5|processor:my_processor|execute:x|multdiv:md0|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(82) " "Verilog HDL assignment warning at divider.v(82): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/rt125/Documents/final-project-350/divider.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554395 "|skeleton|processor_init:comb_5|processor:my_processor|execute:x|multdiv:md0|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xm_pipeline processor_init:comb_4\|processor:my_processor\|xm_pipeline:xm " "Elaborating entity \"xm_pipeline\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|xm_pipeline:xm\"" {  } { { "processor.v" "xm" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor_init:comb_4\|processor:my_processor\|memory:m " "Elaborating entity \"memory\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|memory:m\"" {  } { { "processor.v" "m" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mw_pipeline processor_init:comb_4\|processor:my_processor\|mw_pipeline:mw " "Elaborating entity \"mw_pipeline\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|mw_pipeline:mw\"" {  } { { "processor.v" "mw" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor_init:comb_4\|processor:my_processor\|writeback:w " "Elaborating entity \"writeback\" for hierarchy \"processor_init:comb_4\|processor:my_processor\|writeback:w\"" {  } { { "processor.v" "w" { Text "C:/Users/rt125/Documents/final-project-350/processor.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_b finalproject_b:cont " "Elaborating entity \"finalproject_b\" for hierarchy \"finalproject_b:cont\"" {  } { { "skeleton.v" "cont" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject_b.v(20) " "Verilog HDL assignment warning at finalproject_b.v(20): truncated value with size 32 to match size of target (8)" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554642 "|skeleton|finalproject_b:cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject_b.v(24) " "Verilog HDL assignment warning at finalproject_b.v(24): truncated value with size 32 to match size of target (8)" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554642 "|skeleton|finalproject_b:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_To_Seven_Segment finalproject_b:cont\|Decimal_To_Seven_Segment:h " "Elaborating entity \"Decimal_To_Seven_Segment\" for hierarchy \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\"" {  } { { "finalproject_b.v" "h" { Text "C:/Users/rt125/Documents/final-project-350/finalproject_b.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Decimal_To_Seven_Segment.v(37) " "Verilog HDL assignment warning at Decimal_To_Seven_Segment.v(37): truncated value with size 8 to match size of target (4)" {  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554646 "|skeleton|finalproject_b:cont|Decimal_To_Seven_Segment:h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Decimal_To_Seven_Segment.v(38) " "Verilog HDL assignment warning at Decimal_To_Seven_Segment.v(38): truncated value with size 8 to match size of target (4)" {  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554646 "|skeleton|finalproject_b:cont|Decimal_To_Seven_Segment:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex7 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex7\"" {  } { { "skeleton.v" "hex7" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leaderboard leaderboard:l " "Elaborating entity \"leaderboard\" for hierarchy \"leaderboard:l\"" {  } { { "skeleton.v" "l" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554665 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_count leaderboard.v(15) " "Verilog HDL Always Construct warning at leaderboard.v(15): variable \"score_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score1 leaderboard.v(15) " "Verilog HDL Always Construct warning at leaderboard.v(15): variable \"score1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_count leaderboard.v(20) " "Verilog HDL Always Construct warning at leaderboard.v(20): variable \"score_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score1 leaderboard.v(20) " "Verilog HDL Always Construct warning at leaderboard.v(20): variable \"score1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score2 leaderboard.v(20) " "Verilog HDL Always Construct warning at leaderboard.v(20): variable \"score2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_count leaderboard.v(25) " "Verilog HDL Always Construct warning at leaderboard.v(25): variable \"score_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score2 leaderboard.v(25) " "Verilog HDL Always Construct warning at leaderboard.v(25): variable \"score2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score3 leaderboard.v(25) " "Verilog HDL Always Construct warning at leaderboard.v(25): variable \"score3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_count leaderboard.v(30) " "Verilog HDL Always Construct warning at leaderboard.v(30): variable \"score_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score3 leaderboard.v(30) " "Verilog HDL Always Construct warning at leaderboard.v(30): variable \"score3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575418554666 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl1 leaderboard.v(13) " "Verilog HDL Always Construct warning at leaderboard.v(13): inferring latch(es) for variable \"ctrl1\", which holds its previous value in one or more paths through the always construct" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl2 leaderboard.v(13) " "Verilog HDL Always Construct warning at leaderboard.v(13): inferring latch(es) for variable \"ctrl2\", which holds its previous value in one or more paths through the always construct" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl3 leaderboard.v(13) " "Verilog HDL Always Construct warning at leaderboard.v(13): inferring latch(es) for variable \"ctrl3\", which holds its previous value in one or more paths through the always construct" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "id1 leaderboard.v(6) " "Output port \"id1\" at leaderboard.v(6) has no driver" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "id2 leaderboard.v(6) " "Output port \"id2\" at leaderboard.v(6) has no driver" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "id3 leaderboard.v(6) " "Output port \"id3\" at leaderboard.v(6) has no driver" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl3 leaderboard.v(13) " "Inferred latch for \"ctrl3\" at leaderboard.v(13)" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl2 leaderboard.v(13) " "Inferred latch for \"ctrl2\" at leaderboard.v(13)" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl1 leaderboard.v(13) " "Inferred latch for \"ctrl1\" at leaderboard.v(13)" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554667 "|skeleton|leaderboard:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554709 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554735 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418554735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(107) " "Verilog HDL assignment warning at vga_controller.v(107): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554750 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(137) " "Verilog HDL assignment warning at vga_controller.v(137): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554750 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(140) " "Verilog HDL assignment warning at vga_controller.v(140): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554750 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(143) " "Verilog HDL assignment warning at vga_controller.v(143): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554750 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(146) " "Verilog HDL assignment warning at vga_controller.v(146): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554750 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/rt125/Documents/final-project-350/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554754 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/rt125/Documents/final-project-350/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575418554754 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/rt125/Documents/final-project-350/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_data.mif " "Parameter \"init_file\" = \"lab7_img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418554772 ""}  } { { "img_data.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418554772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekc1 " "Found entity 1: altsyncram_ekc1" {  } { { "db/altsyncram_ekc1.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_ekc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418554860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated " "Elaborating entity \"altsyncram_ekc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418554923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_ekc1.tdf" "rden_decode" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_ekc1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418554927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/mux_1pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418554997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418554997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_ekc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_ekc1.tdf" "mux2" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_ekc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418555001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418555335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/rt125/Documents/final-project-350/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418555348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418555349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418555349 ""}  } { { "img_index.v" "" { Text "C:/Users/rt125/Documents/final-project-350/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418555349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/altsyncram_pjc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418555409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418555409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418555412 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "leaderboard:l\|clr " "Net \"leaderboard:l\|clr\" is missing source, defaulting to GND" {  } { { "leaderboard.v" "clr" { Text "C:/Users/rt125/Documents/final-project-350/leaderboard.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575418555665 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575418555665 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/rt125/Documents/final-project-350/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418555905 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575418555905 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575418555905 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[31\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[30\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[29\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[28\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[27\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[26\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[25\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[24\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[23\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[22\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[21\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[20\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[19\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[18\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[17\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[16\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[15\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[14\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[13\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[12\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[11\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[10\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[9\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[8\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[7\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[6\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[5\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[4\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[3\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[2\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[1\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[0\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegA\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[31\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[31\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[30\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[30\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[29\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[29\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[28\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[28\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[27\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[27\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[26\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[26\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[25\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[25\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[24\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[24\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[23\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[23\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[22\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[22\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[21\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[21\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[20\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[20\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[19\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[19\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[18\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[18\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[17\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[17\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[16\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[16\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[15\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[15\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[14\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[14\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[13\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[13\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[12\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[12\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[11\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[11\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[10\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[10\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[9\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[9\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[8\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[8\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[7\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[7\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[6\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[6\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[5\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[5\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[4\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[4\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[3\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[3\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[2\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[2\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[1\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[1\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[0\] " "Converted tri-state buffer \"processor_init:comb_4\|regfile:my_regfile\|data_readRegB\[0\]\" feeding internal logic into a wire" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Documents/final-project-350/regfile.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1575418556502 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575418556502 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "Mod0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "Div0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decimal_To_Seven_Segment:yo4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decimal_To_Seven_Segment:yo4\|Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "Mod0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decimal_To_Seven_Segment:yo4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decimal_To_Seven_Segment:yo4\|Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "Div0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod9\"" {  } { { "vga_controller.v" "Mod9" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1049 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div9\"" {  } { { "vga_controller.v" "Div9" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1047 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:i\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:i\|Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "Mod0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:i\|Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "Div0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:j\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:j\|Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "Mod0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:j\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:j\|Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "Div0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:k\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:k\|Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "Mod0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finalproject_b:cont\|Decimal_To_Seven_Segment:k\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finalproject_b:cont\|Decimal_To_Seven_Segment:k\|Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "Div0" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418559501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575418559501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Mod0\"" {  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418559567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Mod0 " "Instantiated megafunction \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559567 ""}  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418559567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Div0\"" {  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418559877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Div0 " "Instantiated megafunction \"finalproject_b:cont\|Decimal_To_Seven_Segment:h\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418559877 ""}  } { { "Decimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Documents/final-project-350/Decimal_To_Seven_Segment.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418559877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418559930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418559930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1049 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418560096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod9 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560096 ""}  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1049 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418560096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418560150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418560150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418560180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418560180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418560225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418560225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1047 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418560270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div9 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560270 ""}  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Documents/final-project-350/vga_controller.v" 1047 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418560270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418560323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418560323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418560752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"processor_init:comb_4\|processor:my_processor\|execute:x\|multdiv:md0\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575418560752 ""}  } { { "multiplier.v" "" { Text "C:/Users/rt125/Documents/final-project-350/multiplier.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575418560752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/rt125/Documents/final-project-350/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575418560813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418560813 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575418561365 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "202 " "Ignored 202 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "202 " "Ignored 202 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1575418561409 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1575418561409 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_clock " "bidirectional pin \"ps2_clock\" has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575418561420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_data " "bidirectional pin \"ps2_data\" has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575418561420 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575418561420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en GND " "Pin \"lcd_en\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on GND " "Pin \"lcd_on\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[0\] GND " "Pin \"curr_time\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[1\] GND " "Pin \"curr_time\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[2\] GND " "Pin \"curr_time\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[3\] GND " "Pin \"curr_time\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[4\] GND " "Pin \"curr_time\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[5\] GND " "Pin \"curr_time\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_time\[6\] GND " "Pin \"curr_time\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|curr_time[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[1\] GND " "Pin \"dataaa\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[2\] GND " "Pin \"dataaa\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[3\] GND " "Pin \"dataaa\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[4\] GND " "Pin \"dataaa\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[5\] GND " "Pin \"dataaa\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[6\] GND " "Pin \"dataaa\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[7\] GND " "Pin \"dataaa\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[8\] GND " "Pin \"dataaa\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[9\] GND " "Pin \"dataaa\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[10\] GND " "Pin \"dataaa\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[11\] GND " "Pin \"dataaa\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[12\] GND " "Pin \"dataaa\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[13\] GND " "Pin \"dataaa\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[14\] GND " "Pin \"dataaa\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[15\] GND " "Pin \"dataaa\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[16\] GND " "Pin \"dataaa\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[17\] GND " "Pin \"dataaa\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[18\] GND " "Pin \"dataaa\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[19\] GND " "Pin \"dataaa\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[20\] GND " "Pin \"dataaa\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[21\] GND " "Pin \"dataaa\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[22\] GND " "Pin \"dataaa\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[23\] GND " "Pin \"dataaa\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[24\] GND " "Pin \"dataaa\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[25\] GND " "Pin \"dataaa\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[26\] GND " "Pin \"dataaa\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[27\] GND " "Pin \"dataaa\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[28\] GND " "Pin \"dataaa\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[29\] GND " "Pin \"dataaa\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[30\] GND " "Pin \"dataaa\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataaa\[31\] GND " "Pin \"dataaa\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575418563217 "|skeleton|dataaa[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575418563217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575418563381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rt125/Documents/final-project-350/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/rt125/Documents/final-project-350/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418566079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575418566600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575418566600 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 199 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575418566709 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Documents/final-project-350/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 199 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1575418566709 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mLeft " "No output dependent on input pin \"mLeft\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418566945 "|skeleton|mLeft"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mRight " "No output dependent on input pin \"mRight\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418566945 "|skeleton|mRight"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mUp " "No output dependent on input pin \"mUp\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418566945 "|skeleton|mUp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mDown " "No output dependent on input pin \"mDown\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Documents/final-project-350/skeleton.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575418566945 "|skeleton|mDown"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575418566945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4734 " "Implemented 4734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_OPINS" "304 " "Implemented 304 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4018 " "Implemented 4018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575418566945 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575418566945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575418566945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 271 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575418566992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 19:16:06 2019 " "Processing ended: Tue Dec 03 19:16:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575418566992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575418566992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575418566992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575418566992 ""}
