% Generated by IEEEtranS.bst, version: 1.13 (2008/09/30)
\begin{thebibliography}{10}
\providecommand{\url}[1]{#1}
\csname url@samestyle\endcsname
\providecommand{\newblock}{\relax}
\providecommand{\bibinfo}[2]{#2}
\providecommand{\BIBentrySTDinterwordspacing}{\spaceskip=0pt\relax}
\providecommand{\BIBentryALTinterwordstretchfactor}{4}
\providecommand{\BIBentryALTinterwordspacing}{\spaceskip=\fontdimen2\font plus
\BIBentryALTinterwordstretchfactor\fontdimen3\font minus
  \fontdimen4\font\relax}
\providecommand{\BIBforeignlanguage}[2]{{%
\expandafter\ifx\csname l@#1\endcsname\relax
\typeout{** WARNING: IEEEtranS.bst: No hyphenation pattern has been}%
\typeout{** loaded for the language `#1'. Using the pattern for}%
\typeout{** the default language instead.}%
\else
\language=\csname l@#1\endcsname
\fi
#2}}
\providecommand{\BIBdecl}{\relax}
\BIBdecl

\bibitem{5aciiccmez2010new}
O.~Ac{\i}i{\c{c}}mez, B.~B. Brumley, and P.~Grabher, ``{New Results on
  Instruction Cache Attacks},'' in \emph{Cryptographic Hardware and Embedded
  Systems, CHES 2010: 12th International Workshop, Santa Barbara, USA, August
  17-20, 2010. Proceedings 12}.\hskip 1em plus 0.5em minus 0.4em\relax
  Springer, 2010, pp. 110--124.

\bibitem{26aldaya2019port}
A.~C. Aldaya, B.~B. Brumley, S.~ul~Hassan, C.~P. Garc{\'\i}a, and N.~Tuveri,
  ``{Port Contention for Fun and Profit},'' in \emph{2019 IEEE Symposium on
  Security and Privacy (SP)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE,
  2019, pp. 870--887.

\bibitem{6bernstein2005cache}
D.~J. Bernstein, ``{Cache-timing attacks on AES},'' 2005.

\bibitem{7bhattacharyya2019smotherspectre}
A.~Bhattacharyya, A.~Sandulescu, M.~Neugschwandtner, A.~Sorniotti, B.~Falsafi,
  M.~Payer, and A.~Kurmus, ``{SMoTherSpectre: Exploiting Speculative Execution
  through Port Contention},'' in \emph{Proceedings of the 2019 ACM SIGSAC
  Conference on Computer and Communications Security}, 2019, pp. 785--800.

\bibitem{38chen2019sgxpectre}
G.~Chen, S.~Chen, Y.~Xiao, Y.~Zhang, Z.~Lin, and T.~H. Lai, ``{SgxPectre:
  Stealing Intel Secrets from SGX Enclaves Via Speculative Execution},'' in
  \emph{2019 IEEE European Symposium on Security and Privacy (EuroS\&P)}.\hskip
  1em plus 0.5em minus 0.4em\relax IEEE, 2019, pp. 142--157.

\bibitem{1coorporation2016intel}
I.~Coorporation, ``{Intel® 64 and IA-32 Architectures Optimization Reference
  Manual},'' 2021.

\bibitem{13cronin2019fetching}
P.~Cronin and C.~Yang, ``{A Fetching Tale: Covert Communication with the
  Hardware Prefetcher},'' in \emph{2019 IEEE International Symposium on
  Hardware Oriented Security and Trust (HOST)}.\hskip 1em plus 0.5em minus
  0.4em\relax IEEE, 2019, pp. 101--110.

\bibitem{24deng2022leaky}
S.~Deng, B.~Huang, and J.~Szefer, ``{Leaky Frontends: Security Vulnerabilities
  in Processor Frontends},'' in \emph{2022 IEEE International Symposium on
  High-Performance Computer Architecture (HPCA)}.\hskip 1em plus 0.5em minus
  0.4em\relax IEEE, 2022, pp. 53--66.

\bibitem{33deng2019secure}
S.~Deng, W.~Xiong, and J.~Szefer, ``{Secure TLBs},'' in \emph{Proceedings of
  the 46th International Symposium on Computer Architecture}, 2019, pp.
  346--359.

\bibitem{17evtyushkin2015covert}
D.~Evtyushkin, D.~Ponomarev, and N.~Abu-Ghazaleh, ``{Covert channels through
  branch predictors: a feasibility study},'' in \emph{Proceedings of the fourth
  workshop on hardware and architectural support for security and privacy},
  2015, pp. 1--8.

\bibitem{18evtyushkin2016jump}
D.~Evtyushkin, D.~Ponomarev, and N.~Abu-Ghazaleh, ``{Jump over ASLR: Attacking
  branch predictors to bypass ASLR},'' in \emph{2016 49th Annual IEEE/ACM
  International Symposium on Microarchitecture (MICRO)}.\hskip 1em plus 0.5em
  minus 0.4em\relax IEEE, 2016, pp. 1--13.

\bibitem{2agner2021microarchitecture}
A.~Fog, ``{The microarchitecture of Intel, AMD and VIA CPUs: An optimization
  guide for assembly programmers and compiler makers},''
  \emph{May2021,[Online]. Available: https://www. agner.
  org/optimize/microarchitecture. pdf}, 2021.

\bibitem{27gast2022squip}
S.~Gast, J.~Juffinger, M.~Schwarzl, G.~Saileshwar, A.~Kogler, S.~Franza,
  M.~K{\"o}stl, and D.~Gruss, ``{SQUIP: Exploiting the Scheduler Queue
  Contention Side Channel},'' in \emph{2023 IEEE Symposium on Security and
  Privacy (SP)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE Computer Society,
  2022, pp. 468--484.

\bibitem{35godfrey2013server}
M.~Godfrey and M.~Zulkernine, ``{A Server-Side Solution to Cache-Based
  Side-Channel Attacks in the Cloud},'' in \emph{2013 IEEE Sixth International
  Conference on Cloud Computing}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE,
  2013, pp. 163--170.

\bibitem{16gras2018translation}
B.~Gras, K.~Razavi, H.~Bos, C.~Giuffrida \emph{et~al.}, ``{Translation
  Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB
  Attacks},'' in \emph{USENIX Security Symposium}, vol. 216, 2018.

\bibitem{10gruss2016flush+}
D.~Gruss, C.~Maurice, K.~Wagner, and S.~Mangard, ``{Flush+Flush: A Fast and
  Stealthy Cache Attack},'' in \emph{Detection of Intrusions and Malware, and
  Vulnerability Assessment: 13th International Conference, DIMVA 2016, San
  Sebasti{\'a}n, Spain, July 7-8, 2016, Proceedings 13}.\hskip 1em plus 0.5em
  minus 0.4em\relax Springer, 2016, pp. 279--299.

\bibitem{8guanciale2016cache}
R.~Guanciale, H.~Nemati, C.~Baumann, and M.~Dam, ``{Cache Storage Channels:
  Alias-Driven Attacks and Verified Countermeasures},'' in \emph{2016 IEEE
  Symposium on Security and Privacy (SP)}.\hskip 1em plus 0.5em minus
  0.4em\relax IEEE, 2016, pp. 38--55.

\bibitem{15guo2022adversarial}
Y.~Guo, A.~Zigerelli, Y.~Zhang, and J.~Yang, ``{Adversarial Prefetch: New
  Cross-Core Cache Side Channel Attacks},'' in \emph{2022 IEEE Symposium on
  Security and Privacy (SP)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE,
  2022, pp. 1458--1473.

\bibitem{39horn2018speculative}
J.~Horn, ``Speculative execution, variant 4: Speculative store bypass, 2018,''
  \emph{URl: https://bugs. chromium. org/p/project-zero/issues/detail}, 2018.

\bibitem{28islam2019spoiler}
S.~Islam, A.~Moghimi, I.~Bruhns, M.~Krebbel, B.~G{\"u}lmezoglu, T.~Eisenbarth,
  and B.~Sunar, ``{SPOILER: Speculative Load Hazards Boost Rowhammer and Cache
  Attacks},'' in \emph{USENIX Security Symposium}, 2019, pp. 621--637.

\bibitem{41Chromium2018Speculative}
\BIBentryALTinterwordspacing
M.~Kerrisk. (2021) {Sched\_setaffinity(2) — Linux manual page}. [Online].
  Available:
  \url{https://man7.org/linux/man-pages/man2/sched\_setaffinity.2.html}
\BIBentrySTDinterwordspacing

\bibitem{31kocher2020spectre}
P.~Kocher, J.~Horn, A.~Fogh, D.~Genkin, D.~Gruss, W.~Haas, M.~Hamburg, M.~Lipp,
  S.~Mangard, T.~Prescher \emph{et~al.}, ``{Spectre attacks: Exploiting
  speculative execution},'' \emph{Communications of the ACM}, vol.~63, no.~7,
  pp. 93--101, 2020.

\bibitem{40koruyeh2018spectre}
E.~M. Koruyeh, K.~N. Khasawneh, C.~Song, and N.~B. Abu-Ghazaleh, ``{Spectre
  Returns! Speculation Attacks using the Return Stack Buffer},'' in \emph{WOOT@
  USENIX Security Symposium}, 2018.

\bibitem{36kulah2019spydetector}
Y.~Kulah, B.~Dincer, C.~Yilmaz, and E.~Savas, ``{SpyDetector: An approach for
  detecting side-channel attacks at runtime},'' \emph{International Journal of
  Information Security}, vol.~18, pp. 393--422, 2019.

\bibitem{30lipp2020meltdown}
M.~Lipp, M.~Schwarz, D.~Gruss, T.~Prescher, W.~Haas, J.~Horn, S.~Mangard,
  P.~Kocher, D.~Genkin, Y.~Yarom \emph{et~al.}, ``{Meltdown: Reading kernel
  memory from user space},'' \emph{Communications of the ACM}, vol.~63, no.~6,
  pp. 46--56, 2020.

\bibitem{32liu2014random}
F.~Liu and R.~B. Lee, ``{Random Fill Cache Architecture},'' in \emph{2014 47th
  Annual IEEE/ACM International Symposium on Microarchitecture}.\hskip 1em plus
  0.5em minus 0.4em\relax IEEE, 2014, pp. 203--215.

\bibitem{37mushtaq2019sherlock}
M.~Mushtaq, A.~Akram, M.~K. Bhatti, U.~Ali, V.~Lapotre, and G.~Gogniat,
  ``{Sherlock Holmes of Cache Side-Channel Attacks in Intel's x86
  Architecture},'' in \emph{2019 IEEE Conference on Communications and Network
  Security (CNS)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2019, pp. 1--9.

\bibitem{42paccagnella2021lord}
R.~Paccagnella, L.~Luo, and C.~W. Fletcher, ``{Lord of the Ring (s): Side
  Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical},'' in
  \emph{USENIX Security Symposium}, 2021, pp. 645--662.

\bibitem{23ren2021see}
X.~Ren, L.~Moody, M.~Taram, M.~Jordan, D.~M. Tullsen, and A.~Venkat, ``{I See
  Dead µops: Leaking Secrets via Intel/AMD Micro-Op Caches},'' in \emph{2021
  ACM/IEEE 48th Annual International Symposium on Computer Architecture
  (ISCA)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2021, pp. 361--374.

\bibitem{19schwarz2019netspectre}
M.~Schwarz, M.~Schwarzl, M.~Lipp, J.~Masters, and D.~Gruss, ``{NetSpectre: Read
  Arbitrary Memory over Network},'' in \emph{Computer Security--ESORICS 2019:
  24th European Symposium on Research in Computer Security, Luxembourg,
  September 23--27, 2019, Proceedings, Part I 24}.\hskip 1em plus 0.5em minus
  0.4em\relax Springer, 2019, pp. 279--299.

\bibitem{21semal2020leaky}
B.~Semal, K.~Markantonakis, R.~N. Akram, and J.~Kalbantner, ``{Leaky
  Controller: Cross-VM Memory Controller Covert Channel on Multi-core
  Systems},'' in \emph{ICT Systems Security and Privacy Protection: 35th IFIP
  TC 11 International Conference, SEC 2020, Maribor, Slovenia, September
  21--23, 2020, Proceedings 35}.\hskip 1em plus 0.5em minus 0.4em\relax
  Springer, 2020, pp. 3--16.

\bibitem{3taram2022secsmt}
M.~Taram, X.~Ren, A.~Venkat, and D.~Tullsen, ``{SecSMT: Securing SMT Processors
  against Contention-Based Covert Channels},'' in \emph{31st USENIX Security
  Symposium (USENIX Security 22)}, 2022, pp. 3165--3182.

\bibitem{4townley2019smt}
D.~Townley and D.~Ponomarev, ``{SMT-COP: Defeating Side-Channel Attacks on
  Execution Units in SMT Processors},'' in \emph{2019 28th International
  Conference on Parallel Architectures and Compilation Techniques
  (PACT)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2019, pp. 43--54.

\bibitem{29wang2023bandwidthbreach}
H.~Wang, M.~Tang, K.~Xu, and Q.~Wang, ``{BandwidthBreach: Unleashing Covert and
  Side Channels through Cache Bandwidth Exploitation},'' \emph{arXiv preprint
  arXiv:2306.01996}, 2023.

\bibitem{22wu2014whispers}
Z.~Wu, Z.~Xu, and H.~Wang, ``{Whispers in the Hyper-Space: High-Bandwidth and
  Reliable Covert Channel Attacks Inside the Cloud},'' \emph{IEEE/ACM
  Transactions on Networking}, vol.~23, no.~2, pp. 603--615, 2014.

\bibitem{14xiao2023exploiting}
C.~Xiao, M.~Tang, and S.~Guilley, ``{Exploiting the microarchitectural leakage
  of prefetching activities for side-channel attacks},'' \emph{Journal of
  Systems Architecture}, vol. 139, p. 102877, 2023.

\bibitem{11xiong2020leaking}
W.~Xiong and J.~Szefer, ``{Leaking Information Through Cache LRU States},'' in
  \emph{2020 IEEE International Symposium on High Performance Computer
  Architecture (HPCA)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2020, pp.
  139--152.

\bibitem{25xu2022reverse}
K.~Xu, M.~Tang, H.~Wang, and S.~Guilley, ``{Reverse-engineering and Exploiting
  the Frontend Bus of Intel Processor},'' \emph{IEEE Transactions on
  Computers}, 2022.

\bibitem{12yao2018coherence}
F.~Yao, M.~Doroslovacki, and G.~Venkataramani, ``{Are Coherence Protocol States
  Vulnerable to Information Leakage?}'' in \emph{2018 IEEE International
  Symposium on High Performance Computer Architecture (HPCA)}.\hskip 1em plus
  0.5em minus 0.4em\relax IEEE, 2018, pp. 168--179.

\bibitem{9yarom2014flush+}
Y.~Yarom and K.~Falkner, ``{Flush+Reload: A High Resolution, Low Noise, L3
  Cache Side-Channel Attack},'' in \emph{23rd USENIX Security Symposium (USENIX
  Security 14)}, 2014, pp. 719--732.

\bibitem{20yarom2017cachebleed}
Y.~Yarom, D.~Genkin, and N.~Heninger, ``{CacheBleed: a timing attack on OpenSSL
  constant-time RSA},'' \emph{Journal of Cryptographic Engineering}, vol.~7,
  pp. 99--112, 2017.

\bibitem{34zhang2013duppel}
Y.~Zhang and M.~K. Reiter, ``{D{\"u}ppel: Retrofitting commodity operating
  systems to mitigate cache side channels in the cloud},'' in \emph{Proceedings
  of the 2013 ACM SIGSAC conference on Computer \& communications security},
  2013, pp. 827--838.

\end{thebibliography}
