[Inputs]
FPGA_RSTB
CLK
w_enable
push_ul
push_uc
push_ur
push_dl
push_dc
push_dr
=binary[3:0]=
=screen_in[2:0]=
[Outputs]
data_out
=addr[4:0]=
=data[7:0]=
=screen_out[2:0]=
[BiDir]
