# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work {/home/zevang/Documents/CPRE3810_Fall_2025/Project Part 1/cpre3810-toolflow/cpre3810-toolflow/proj/src/control/control.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:03:57 on Oct 11,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project Part 1/cpre3810-toolflow/cpre3810-toolflow/proj/src/control/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture dataflow of control
# End time: 19:03:57 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/zevang/Documents/CPRE3810_Fall_2025/Project Part 1/cpre3810-toolflow/cpre3810-toolflow/proj/src/control/control.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:04:19 on Oct 11,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Project Part 1/cpre3810-toolflow/cpre3810-toolflow/proj/src/control/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture dataflow of control
# End time: 19:04:19 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_control
# vsim work.tb_control 
# Start time: 19:05:28 on Oct 11,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_control(behavior)#1
quit -sim
# End time: 19:05:37 on Oct 11,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
vsim work.tb_control -voptargs=+acc
# vsim work.tb_control -voptargs="+acc" 
# Start time: 19:06:01 on Oct 11,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_control(behavior)#1
# Loading work.control(dataflow)#1
add wave -position insertpoint  \
sim:/tb_control/i_opcode \
sim:/tb_control/i_funct3 \
sim:/tb_control/i_funct7 \
sim:/tb_control/o_ALUSRC \
sim:/tb_control/o_ALUControl \
sim:/tb_control/o_ImmType \
sim:/tb_control/o_ResultSrc \
sim:/tb_control/o_Mem_Write \
sim:/tb_control/o_RegWrite \
sim:/tb_control/o_imm_sel \
sim:/tb_control/o_BranchType \
sim:/tb_control/o_Jump
run 3000
# End time: 19:06:56 on Oct 11,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
