; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: arm_crypto310.hs

ARM_CRYPTO310_HAL_VERSION EQU 3
ARM_CRYPTO310_MEMORY_MAP0 EQU 0x000
ARM_CRYPTO310_MEMORY_MAP1 EQU 0x004
ARM_CRYPTO310_MEMORY_MAP2 EQU 0x008
ARM_CRYPTO310_MEMORY_MAP3 EQU 0x00C
ARM_CRYPTO310_MEMORY_MAP4 EQU 0x010
ARM_CRYPTO310_MEMORY_MAP5 EQU 0x014
ARM_CRYPTO310_MEMORY_MAP6 EQU 0x018
ARM_CRYPTO310_MEMORY_MAP7 EQU 0x01C
ARM_CRYPTO310_MEMORY_MAP8 EQU 0x020
ARM_CRYPTO310_MEMORY_MAP9 EQU 0x024
ARM_CRYPTO310_MEMORY_MAP10 EQU 0x028
ARM_CRYPTO310_MEMORY_MAP11 EQU 0x02C
ARM_CRYPTO310_MEMORY_MAP12 EQU 0x030
ARM_CRYPTO310_MEMORY_MAP13 EQU 0x034
ARM_CRYPTO310_MEMORY_MAP14 EQU 0x038
ARM_CRYPTO310_MEMORY_MAP15 EQU 0x03C
ARM_CRYPTO310_MEMORY_MAP16 EQU 0x040
ARM_CRYPTO310_MEMORY_MAP17 EQU 0x044
ARM_CRYPTO310_MEMORY_MAP18 EQU 0x048
ARM_CRYPTO310_MEMORY_MAP19 EQU 0x04C
ARM_CRYPTO310_MEMORY_MAP20 EQU 0x050
ARM_CRYPTO310_MEMORY_MAP21 EQU 0x054
ARM_CRYPTO310_MEMORY_MAP22 EQU 0x058
ARM_CRYPTO310_MEMORY_MAP23 EQU 0x05C
ARM_CRYPTO310_MEMORY_MAP24 EQU 0x060
ARM_CRYPTO310_MEMORY_MAP25 EQU 0x064
ARM_CRYPTO310_MEMORY_MAP26 EQU 0x068
ARM_CRYPTO310_MEMORY_MAP27 EQU 0x06C
ARM_CRYPTO310_MEMORY_MAP28 EQU 0x070
ARM_CRYPTO310_MEMORY_MAP29 EQU 0x074
ARM_CRYPTO310_MEMORY_MAP30 EQU 0x078
ARM_CRYPTO310_MEMORY_MAP31 EQU 0x07C
ARM_CRYPTO310_OPCODE EQU 0x080
ARM_CRYPTO310_N_NP_T0_T1_ADDR EQU 0x084
ARM_CRYPTO310_PKA_STATUS EQU 0x088
ARM_CRYPTO310_PKA_SW_RESET EQU 0x08C
ARM_CRYPTO310_PKA_L0 EQU 0x090
ARM_CRYPTO310_PKA_L1 EQU 0x094
ARM_CRYPTO310_PKA_L2 EQU 0x098
ARM_CRYPTO310_PKA_L3 EQU 0x09C
ARM_CRYPTO310_PKA_L4 EQU 0x0A0
ARM_CRYPTO310_PKA_L5 EQU 0x0A4
ARM_CRYPTO310_PKA_L6 EQU 0x0A8
ARM_CRYPTO310_PKA_L7 EQU 0x0AC
ARM_CRYPTO310_PKA_PIPE_RDY EQU 0x0B0
ARM_CRYPTO310_PKA_DONE EQU 0x0B4
ARM_CRYPTO310_PKA_VERSION EQU 0x0C4
ARM_CRYPTO310_PKA_MSB_ADDR EQU 0x0CC
ARM_CRYPTO310_PKA_MON_READ EQU 0x0D0
ARM_CRYPTO310_PKA_SRAM_ADDR EQU 0x0D4
ARM_CRYPTO310_PKA_SRAM_WDATA EQU 0x0D8
ARM_CRYPTO310_PKA_SRAM_RDATA EQU 0x0DC
ARM_CRYPTO310_PKA_SRAM_WR_CLR EQU 0x0E0
ARM_CRYPTO310_PKA_SRAM_RADDR EQU 0x0E4
ARM_CRYPTO310_PKA_WORD_ACCESS EQU 0x0F0
ARM_CRYPTO310_PKA_BUFF_ADDR EQU 0x0F8
ARM_CRYPTO310_RNG_IMR EQU 0x100
ARM_CRYPTO310_RNG_ISR EQU 0x104
ARM_CRYPTO310_RNG_ICR EQU 0x108
ARM_CRYPTO310_RNG_TRNG_CONFIG EQU 0x10C
ARM_CRYPTO310_RNG_TRNG_VALID EQU 0x110
ARM_CRYPTO310_RNG_EHR_DATA_0 EQU 0x114
ARM_CRYPTO310_RNG_EHR_DATA_1 EQU 0x118
ARM_CRYPTO310_RNG_EHR_DATA_2 EQU 0x11C
ARM_CRYPTO310_RNG_EHR_DATA_3 EQU 0x120
ARM_CRYPTO310_RNG_EHR_DATA_4 EQU 0x124
ARM_CRYPTO310_RNG_EHR_DATA_5 EQU 0x128
ARM_CRYPTO310_RNG_RND_SOURCE_ENABLE EQU 0x12C
ARM_CRYPTO310_RNG_SAMPLE_CNT1 EQU 0x130
ARM_CRYPTO310_RNG_AUTOCORR_STATISTIC EQU 0x134
ARM_CRYPTO310_RNG_TRNG_DEBUG_CONTROL EQU 0x138
ARM_CRYPTO310_RNG_SW_RESET EQU 0x140
ARM_CRYPTO310_RNG_DEBUG_EN_INPUT EQU 0x1B4
ARM_CRYPTO310_RNG_BUSY EQU 0x1B8
ARM_CRYPTO310_RST_BITS_COUNTER EQU 0x1BC
ARM_CRYPTO310_RNG_VERSION EQU 0x1C0
ARM_CRYPTO310_RNG_CLK_ENABLE EQU 0x1C4
ARM_CRYPTO310_RNG_DMA_ENABLE EQU 0x1C8
ARM_CRYPTO310_RNG_DMA_SRC_MASK EQU 0x1CC
ARM_CRYPTO310_RNG_DMA_SRAM_ADDR EQU 0x1D0
ARM_CRYPTO310_RNG_DMA_SAMPLES_NUM EQU 0x1D4
ARM_CRYPTO310_RNG_WATCHDOG_VAL EQU 0x1D8
ARM_CRYPTO310_RNG_DMA_STATUS EQU 0x1DC
ARM_CRYPTO310_CHACHA_CONTROL_REG EQU 0x380
ARM_CRYPTO310_CHACHA_VERSION EQU 0x384
ARM_CRYPTO310_CHACHA_KEY0 EQU 0x388
ARM_CRYPTO310_CHACHA_KEY1 EQU 0x38C
ARM_CRYPTO310_CHACHA_KEY2 EQU 0x390
ARM_CRYPTO310_CHACHA_KEY3 EQU 0x394
ARM_CRYPTO310_CHACHA_KEY4 EQU 0x398
ARM_CRYPTO310_CHACHA_KEY5 EQU 0x39C
ARM_CRYPTO310_CHACHA_KEY6 EQU 0x3A0
ARM_CRYPTO310_CHACHA_KEY7 EQU 0x3A4
ARM_CRYPTO310_CHACHA_IV_0 EQU 0x3A8
ARM_CRYPTO310_CHACHA_IV_1 EQU 0x3AC
ARM_CRYPTO310_CHACHA_BUSY EQU 0x3B0
ARM_CRYPTO310_CHACHA_HW_FLAGS EQU 0x3B4
ARM_CRYPTO310_CHACHA_BLOCK_CNT_LSB EQU 0x3B8
ARM_CRYPTO310_CHACHA_BLOCK_CNT_MSB EQU 0x3BC
ARM_CRYPTO310_CHACHA_SW_RESET EQU 0x3C0
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY0 EQU 0x3C4
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY1 EQU 0x3C8
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY2 EQU 0x3CC
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY3 EQU 0x3D0
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY4 EQU 0x3D4
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY5 EQU 0x3D8
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY6 EQU 0x3DC
ARM_CRYPTO310_CHACHA_FOR_POLY_KEY7 EQU 0x3E0
ARM_CRYPTO310_CHACHA_BYTE_WORD_ORDER_CNTL_REG EQU 0x3E4
ARM_CRYPTO310_CHACHA_DEBUG_REG EQU 0x3E8
ARM_CRYPTO310_AES_KEY_0_0 EQU 0x400
ARM_CRYPTO310_AES_KEY_0_1 EQU 0x404
ARM_CRYPTO310_AES_KEY_0_2 EQU 0x408
ARM_CRYPTO310_AES_KEY_0_3 EQU 0x40C
ARM_CRYPTO310_AES_IV_0_0 EQU 0x440
ARM_CRYPTO310_AES_IV_0_1 EQU 0x444
ARM_CRYPTO310_AES_IV_0_2 EQU 0x448
ARM_CRYPTO310_AES_IV_0_3 EQU 0x44C
ARM_CRYPTO310_AES_CTR_0_0 EQU 0x460
ARM_CRYPTO310_AES_CTR_0_1 EQU 0x464
ARM_CRYPTO310_AES_CTR_0_2 EQU 0x468
ARM_CRYPTO310_AES_CTR_0_3 EQU 0x46C
ARM_CRYPTO310_AES_BUSY EQU 0x470
ARM_CRYPTO310_AES_SK EQU 0x478
ARM_CRYPTO310_AES_CMAC_INIT EQU 0x47C
ARM_CRYPTO310_AES_REMAINING_BYTES EQU 0x4BC
ARM_CRYPTO310_AES_CONTROL EQU 0x4C0
ARM_CRYPTO310_AES_HW_FLAGS EQU 0x4C8
ARM_CRYPTO310_AES_CTR_NO_INCREMENT EQU 0x4D8
ARM_CRYPTO310_AES_SW_RESET EQU 0x4F4
ARM_CRYPTO310_AES_CMAC_SIZE0_KICK EQU 0x524
ARM_CRYPTO310_HASH_H0 EQU 0x640
ARM_CRYPTO310_HASH_H1 EQU 0x644
ARM_CRYPTO310_HASH_H2 EQU 0x648
ARM_CRYPTO310_HASH_H3 EQU 0x64C
ARM_CRYPTO310_HASH_H4 EQU 0x650
ARM_CRYPTO310_HASH_H5 EQU 0x654
ARM_CRYPTO310_HASH_H6 EQU 0x658
ARM_CRYPTO310_HASH_H7 EQU 0x65C
ARM_CRYPTO310_HASH_H8 EQU 0x660
ARM_CRYPTO310_AUTO_HW_PADDING EQU 0x684
ARM_CRYPTO310_LOAD_INIT_STATE EQU 0x694
ARM_CRYPTO310_HASH_VERSION EQU 0x7B0
ARM_CRYPTO310_HASH_CONTROL EQU 0x7C0
ARM_CRYPTO310_HASH_PAD_EN EQU 0x7C4
ARM_CRYPTO310_HASH_PAD_CFG EQU 0x7C8
ARM_CRYPTO310_HASH_CUR_LEN_0 EQU 0x7CC
ARM_CRYPTO310_HASH_CUR_LEN_1 EQU 0x7D0
ARM_CRYPTO310_HASH_PARAM EQU 0x7DC
ARM_CRYPTO310_HASH_AES_SW_RESET EQU 0x7E4
ARM_CRYPTO310_HASH_ENDIANESS EQU 0x7E8
ARM_CRYPTO310_AES_CLK_ENABLE EQU 0x810
ARM_CRYPTO310_DES_CLK_ENABLE EQU 0x814
ARM_CRYPTO310_HASH_CLK_ENABLE EQU 0x818
ARM_CRYPTO310_PKA_CLK_ENABLE EQU 0x81C
ARM_CRYPTO310_DMA_CLK_ENABLE EQU 0x820
ARM_CRYPTO310_CLK_STATUS EQU 0x824
ARM_CRYPTO310_CHACHA_CLK_ENABLE EQU 0x858
ARM_CRYPTO310_CRYPTO_CTL EQU 0x900
ARM_CRYPTO310_CRYPTO_BUSY EQU 0x910
ARM_CRYPTO310_HASH_BUSY EQU 0x91C
ARM_CRYPTO310_VERSION EQU 0x928
ARM_CRYPTO310_HOST_RGF_IRR EQU 0xA00
ARM_CRYPTO310_HOST_RGF_IMR EQU 0xA04
ARM_CRYPTO310_HOST_RGF_ICR EQU 0xA08
ARM_CRYPTO310_HOST_RGF_ENDIAN EQU 0xA0C
ARM_CRYPTO310_HOST_RGF_CC_SW_RST EQU 0xA20
ARM_CRYPTO310_HOST_RGF_SIGNATURE EQU 0xA24
ARM_CRYPTO310_HOST_BOOT EQU 0xA28
ARM_CRYPTO310_HOST_CRYPTOKEY_SEL EQU 0xA38
ARM_CRYPTO310_HOST_IOT_KPRTL_LOCK EQU 0xA4C
ARM_CRYPTO310_HOST_IOT_KDR0 EQU 0xA50
ARM_CRYPTO310_HOST_IOT_KDR1 EQU 0xA54
ARM_CRYPTO310_HOST_IOT_KDR2 EQU 0xA58
ARM_CRYPTO310_HOST_IOT_KDR3 EQU 0xA5C
ARM_CRYPTO310_HOST_IOT_LCS EQU 0xA60
ARM_CRYPTO310_DIN_BUFFER EQU 0xC00
ARM_CRYPTO310_DIN_MEM_DMA_BUSY EQU 0xC20
ARM_CRYPTO310_SRC_LLI_SRAM_ADDR EQU 0xC24
ARM_CRYPTO310_SRC_LLI_WORD0 EQU 0xC28
ARM_CRYPTO310_SRC_LLI_WORD1 EQU 0xC2C
ARM_CRYPTO310_SRAM_SRC_ADDR EQU 0xC30
ARM_CRYPTO310_DIN_SRAM_BYTES_LEN EQU 0xC34
ARM_CRYPTO310_DIN_SRAM_DMA_BUSY EQU 0xC38
ARM_CRYPTO310_DIN_SRAM_ENDIANNESS EQU 0xC3C
ARM_CRYPTO310_DIN_SW_RESET EQU 0xC44
ARM_CRYPTO310_DIN_CPU_DATA_SIZE EQU 0xC48
ARM_CRYPTO310_WRITE_ALIGN_LAST EQU 0xC4C
ARM_CRYPTO310_FIFO_IN_EMPTY EQU 0xC50
ARM_CRYPTO310_DISABLE_OUTSTD_REQ EQU 0xC54
ARM_CRYPTO310_DIN_FIFO_RST_PNTR EQU 0xC58
ARM_CRYPTO310_DOUT_BUFFER EQU 0xD00
ARM_CRYPTO310_DOUT_MEM_DMA_BUSY EQU 0xD20
ARM_CRYPTO310_DST_LLI_SRAM_ADDR EQU 0xD24
ARM_CRYPTO310_DST_LLI_WORD0 EQU 0xD28
ARM_CRYPTO310_DST_LLI_WORD1 EQU 0xD2C
ARM_CRYPTO310_SRAM_DEST_ADDR EQU 0xD30
ARM_CRYPTO310_DOUT_SRAM_BYTES_LEN EQU 0xD34
ARM_CRYPTO310_DOUT_SRAM_DMA_BUSY EQU 0xD38
ARM_CRYPTO310_DOUT_SRAM_ENDIANNESS EQU 0xD3C
ARM_CRYPTO310_READ_ALIGN_LAST EQU 0xD44
ARM_CRYPTO310_DOUT_FIFO_EMPTY EQU 0xD50
ARM_CRYPTO310_DOUT_SW_RESET EQU 0xD58
ARM_CRYPTO310_SRAM_DATA EQU 0xF00
ARM_CRYPTO310_SRAM_ADDR EQU 0xF04
ARM_CRYPTO310_SRAM_DATA_READY EQU 0xF08
; EOF: arm_crypto310.hs
   END
