--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml modultop.twx modultop.ncd -o modultop.twr modultop.pcf

Design file:              modultop.ncd
Physical constraint file: modultop.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9157 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.054ns.
--------------------------------------------------------------------------------

Paths for end point lcd/chars_hold_128 (SLICE_X20Y16.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_2 (FF)
  Destination:          lcd/chars_hold_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_2 to lcd/chars_hold_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.YQ      Tcko                  0.652   lcd/Cs<3>
                                                       lcd/Cs_2
    SLICE_X32Y53.G3      net (fanout=52)       1.591   lcd/Cs<2>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_128
    -------------------------------------------------  ---------------------------
    Total                                      9.037ns (4.133ns logic, 4.904ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_3 (FF)
  Destination:          lcd/chars_hold_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_3 to lcd/chars_hold_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.XQ      Tcko                  0.592   lcd/Cs<3>
                                                       lcd/Cs_3
    SLICE_X32Y53.G2      net (fanout=38)       1.639   lcd/Cs<3>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_128
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (4.073ns logic, 4.952ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_6 (FF)
  Destination:          lcd/chars_hold_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.100 - 0.123)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_6 to lcd/chars_hold_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y43.XQ      Tcko                  0.591   lcd/Cs<6>
                                                       lcd/Cs_6
    SLICE_X32Y53.G4      net (fanout=20)       1.399   lcd/Cs<6>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_128
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (4.072ns logic, 4.712ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd/chars_hold_129 (SLICE_X20Y16.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_2 (FF)
  Destination:          lcd/chars_hold_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_2 to lcd/chars_hold_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.YQ      Tcko                  0.652   lcd/Cs<3>
                                                       lcd/Cs_2
    SLICE_X32Y53.G3      net (fanout=52)       1.591   lcd/Cs<2>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_129
    -------------------------------------------------  ---------------------------
    Total                                      9.037ns (4.133ns logic, 4.904ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_3 (FF)
  Destination:          lcd/chars_hold_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_3 to lcd/chars_hold_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.XQ      Tcko                  0.592   lcd/Cs<3>
                                                       lcd/Cs_3
    SLICE_X32Y53.G2      net (fanout=38)       1.639   lcd/Cs<3>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_129
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (4.073ns logic, 4.952ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_6 (FF)
  Destination:          lcd/chars_hold_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.100 - 0.123)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_6 to lcd/chars_hold_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y43.XQ      Tcko                  0.591   lcd/Cs<6>
                                                       lcd/Cs_6
    SLICE_X32Y53.G4      net (fanout=20)       1.399   lcd/Cs<6>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X20Y16.CE      net (fanout=7)        2.533   lcd/chars_hold_and0000
    SLICE_X20Y16.CLK     Tceck                 0.555   lcd/chars_hold<128>
                                                       lcd/chars_hold_129
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (4.072ns logic, 4.712ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd/chars_hold_130 (SLICE_X22Y16.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_2 (FF)
  Destination:          lcd/chars_hold_130 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.106 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_2 to lcd/chars_hold_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.YQ      Tcko                  0.652   lcd/Cs<3>
                                                       lcd/Cs_2
    SLICE_X32Y53.G3      net (fanout=52)       1.591   lcd/Cs<2>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X22Y16.CE      net (fanout=7)        2.528   lcd/chars_hold_and0000
    SLICE_X22Y16.CLK     Tceck                 0.555   lcd/chars_hold<130>
                                                       lcd/chars_hold_130
    -------------------------------------------------  ---------------------------
    Total                                      9.032ns (4.133ns logic, 4.899ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_3 (FF)
  Destination:          lcd/chars_hold_130 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.106 - 0.117)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_3 to lcd/chars_hold_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y37.XQ      Tcko                  0.592   lcd/Cs<3>
                                                       lcd/Cs_3
    SLICE_X32Y53.G2      net (fanout=38)       1.639   lcd/Cs<3>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X22Y16.CE      net (fanout=7)        2.528   lcd/chars_hold_and0000
    SLICE_X22Y16.CLK     Tceck                 0.555   lcd/chars_hold<130>
                                                       lcd/chars_hold_130
    -------------------------------------------------  ---------------------------
    Total                                      9.020ns (4.073ns logic, 4.947ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd/Cs_6 (FF)
  Destination:          lcd/chars_hold_130 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.779ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.106 - 0.123)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd/Cs_6 to lcd/chars_hold_130
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y43.XQ      Tcko                  0.591   lcd/Cs<6>
                                                       lcd/Cs_6
    SLICE_X32Y53.G4      net (fanout=20)       1.399   lcd/Cs<6>
    SLICE_X32Y53.Y       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000014
    SLICE_X32Y53.F3      net (fanout=1)        0.023   lcd/chars_hold_and000014/O
    SLICE_X32Y53.X       Tilo                  0.759   N99
                                                       lcd/chars_hold_and000037_SW0
    SLICE_X33Y46.G1      net (fanout=1)        0.734   N99
    SLICE_X33Y46.Y       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000037
    SLICE_X33Y46.F3      net (fanout=1)        0.023   lcd/chars_hold_and000037/O
    SLICE_X33Y46.X       Tilo                  0.704   lcd/chars_hold_and0000
                                                       lcd/chars_hold_and000047
    SLICE_X22Y16.CE      net (fanout=7)        2.528   lcd/chars_hold_and0000
    SLICE_X22Y16.CLK     Tceck                 0.555   lcd/chars_hold<130>
                                                       lcd/chars_hold_130
    -------------------------------------------------  ---------------------------
    Total                                      8.779ns (4.072ns logic, 4.707ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd/Cs_5 (SLICE_X35Y40.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/Cs_5 (FF)
  Destination:          lcd/Cs_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/Cs_5 to lcd/Cs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.XQ      Tcko                  0.473   lcd/Cs<5>
                                                       lcd/Cs_5
    SLICE_X35Y40.F4      net (fanout=24)       0.468   lcd/Cs<5>
    SLICE_X35Y40.CLK     Tckf        (-Th)    -0.516   lcd/Cs<5>
                                                       lcd/Mcount_Cs_xor<5>134
                                                       lcd/Cs_5
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.989ns logic, 0.468ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd/delay_state_FSM_FFd1 (SLICE_X35Y49.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/delay_state_FSM_FFd2 (FF)
  Destination:          lcd/delay_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/delay_state_FSM_FFd2 to lcd/delay_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.XQ      Tcko                  0.473   lcd/delay_state_FSM_FFd2
                                                       lcd/delay_state_FSM_FFd2
    SLICE_X35Y49.G2      net (fanout=8)        0.542   lcd/delay_state_FSM_FFd2
    SLICE_X35Y49.CLK     Tckg        (-Th)    -0.516   lcd/delay_state_FSM_FFd2
                                                       lcd/delay_state_FSM_FFd1-In1
                                                       lcd/delay_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.989ns logic, 0.542ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd/Cs_1 (SLICE_X35Y45.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd/Cs_0 (FF)
  Destination:          lcd/Cs_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd/Cs_0 to lcd/Cs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.YQ      Tcko                  0.470   lcd/Cs<1>
                                                       lcd/Cs_0
    SLICE_X35Y45.F4      net (fanout=51)       0.554   lcd/Cs<0>
    SLICE_X35Y45.CLK     Tckf        (-Th)    -0.516   lcd/Cs<1>
                                                       lcd/Mcount_Cs_xor<1>11
                                                       lcd/Cs_1
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.986ns logic, 0.554ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: lcd/chars_hold<138>/CLK
  Logical resource: lcd/chars_hold_138/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: lcd/chars_hold<138>/CLK
  Logical resource: lcd/chars_hold_138/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: lcd/chars_hold<138>/CLK
  Logical resource: lcd/chars_hold_138/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.054|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9157 paths, 0 nets, and 1129 connections

Design statistics:
   Minimum period:   9.054ns{1}   (Maximum frequency: 110.448MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  6 07:17:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



