ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"BRAKE_ADC.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.BRAKE_ADC_GainCompensation,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  22              		.type	BRAKE_ADC_GainCompensation, %function
  23              	BRAKE_ADC_GainCompensation:
  24              	.LFB21:
  25              		.file 1 ".\\Generated_Source\\PSoC5\\BRAKE_ADC.c"
   1:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * File Name: BRAKE_ADC.c
   3:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Version 3.20
   4:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
   5:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Description:
   6:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This file provides the source code to the API for the Delta-Sigma ADC
   7:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Component.
   8:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
   9:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Note:
  10:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  11:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  18:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #include "BRAKE_ADC.h"
  19:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  20:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
  21:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #include "BRAKE_ADC_theACLK.h"
  22:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
  23:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  24:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #include "BRAKE_ADC_Ext_CP_Clk.h"
  25:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  26:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
  27:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #include "BRAKE_ADC_AMux.h"
  28:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
  29:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  30:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  31:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  32:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global data allocation
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 2


  33:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  34:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  35:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Software flag for checking conversion completed or not */
  36:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_convDone = 0u;
  37:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  38:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Software flag to stop conversion for single sample conversion mode
  39:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   with resolution above 16 bits 
  40:.\Generated_Source\PSoC5/BRAKE_ADC.c **** */
  41:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_stopConversion = 0u;
  42:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  43:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* To run the initialization block only at the start up */
  44:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_initVar = 0u;
  45:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  46:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* To check whether ADC started or not before switching the configuration */
  47:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_started = 0u;
  48:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  49:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Flag to hold ADC config number. By default active config is 1. */
  50:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_Config = 1u;
  51:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  52:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile int32 BRAKE_ADC_Offset;
  53:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile int32 BRAKE_ADC_CountsPerVolt;
  54:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  55:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  56:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  57:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Local data allocation
  58:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  59:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  60:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* The array with precalculated gain compensation coefficients */
  61:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static BRAKE_ADC_GCOR_STRUCT BRAKE_ADC_gcor[BRAKE_ADC_DEFAULT_NUM_CONFIGS];
  62:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  63:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  64:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  65:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  66:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Forward function references
  67:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  68:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_InitConfig(uint8 config) ;
  69:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_GainCompensation(uint8 inputRange, uint16 idealDecGain, uint16 idealOddDecGai
  70:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                             uint8 resolution, uint8 config) ;
  71:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_SetDSMRef0Reg(uint8 value) ;
  72:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  73:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  74:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
  75:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Init
  76:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
  77:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  78:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
  79:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Initialize component's parameters to the parameters set by user in the
  80:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  customizer of the component placed onto schematic. Usually called in
  81:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * BRAKE_ADC_Start().
  82:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  83:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  84:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
  85:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
  86:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  87:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
  88:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
  89:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 3


  90:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
  91:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Init(void) 
  92:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
  93:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  94:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Config = 1u;
  95:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_convDone = 0u;
  96:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  97:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Ext_CP_Clk_SetMode(CYCLK_DUTY);
  98:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  99:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 100:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_theACLK_SetMode(CYCLK_DUTY);
 102:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 103:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_IRQ_REMOVE == 0u)
 105:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set interrupt priority */
 106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntSetPriority(BRAKE_ADC_INTC_NUMBER, BRAKE_ADC_INTC_PRIOR_NUMBER);
 107:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 108:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 109:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Init static registers with common configuration */
 110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM0_REG    = BRAKE_ADC_CFG1_DSM_DEM0;
 111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM1_REG    = BRAKE_ADC_CFG1_DSM_DEM1;
 112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_MISC_REG    = BRAKE_ADC_CFG1_DSM_MISC;
 113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CLK_REG    |= BRAKE_ADC_CFG1_DSM_CLK;
 114:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF1_REG    = BRAKE_ADC_CFG1_DSM_REF1;
 115:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT0_REG    = BRAKE_ADC_CFG1_DSM_OUT0;
 117:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT1_REG    = BRAKE_ADC_CFG1_DSM_OUT1;
 118:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR0_REG     = BRAKE_ADC_CFG1_DSM_CR0;
 120:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR1_REG     = BRAKE_ADC_CFG1_DSM_CR1;
 121:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_MI_ENABLE != 0u) /* Enable Modulator Input */
 122:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR3_REG     |= BRAKE_ADC_DSM_MODBIT_EN;
 123:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #else
 124:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR3_REG     = BRAKE_ADC_CFG1_DSM_CR3;
 125:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_MI_ENABLE != 0u*/    
 126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR8_REG     = BRAKE_ADC_CFG1_DSM_CR8;
 127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR9_REG     = BRAKE_ADC_CFG1_DSM_CR9;
 128:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR13_REG    = BRAKE_ADC_CFG1_DSM_CR13;
 129:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 130:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG      = BRAKE_ADC_CFG1_DEC_SR;
 131:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 132:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Calculate Gain compensation coefficients for all configurations */
 133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG1_INPUT_RANGE,
 134:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_IDEAL_DEC_GAIN,
 135:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_IDEAL_ODDDEC_GAIN,
 136:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_RESOLUTION,
 137:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1);
 138:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1)
 139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG2_INPUT_RANGE,
 140:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_IDEAL_DEC_GAIN,
 141:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_IDEAL_ODDDEC_GAIN,
 142:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_RESOLUTION,
 143:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2);
 144:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1 */
 145:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2)
 146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG3_INPUT_RANGE,
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 4


 147:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_IDEAL_DEC_GAIN,
 148:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_IDEAL_ODDDEC_GAIN,
 149:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_RESOLUTION,
 150:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3);
 151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2 */
 152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3)
 153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG4_INPUT_RANGE,
 154:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_IDEAL_DEC_GAIN,
 155:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_IDEAL_ODDDEC_GAIN,
 156:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_RESOLUTION,
 157:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4);
 158:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3 */
 159:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 160:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Set GCOR register for config1 */
 161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gval;
 162:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor);
 163:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 164:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Initialize the registers with default customizer settings for config1 */
 165:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_InitConfig(BRAKE_ADC_Config);
 166:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 167:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 168:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 169:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
 170:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Enable
 171:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
 172:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 173:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 174:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Enables the ADC DelSig block operation.
 175:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 176:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 177:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 178:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 179:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 180:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 181:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 182:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 183:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 184:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Enable(void) 
 185:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 186:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	uint8 config;
 187:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
 188:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 189:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 190:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read volatile variable to the local variable */
 191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     config = BRAKE_ADC_Config;
 192:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 193:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable active mode power for ADC */
 194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG |= BRAKE_ADC_ACT_PWR_DEC_EN;
 195:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG |= BRAKE_ADC_ACT_PWR_DSM_EN;
 196:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 197:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      /* Enable alternative active mode power for ADC */
 198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG |= BRAKE_ADC_STBY_PWR_DEC_EN;
 199:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG |= BRAKE_ADC_STBY_PWR_DSM_EN;
 200:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 201:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Enable power to VCMBUF0, REFBUF0 and REFBUF1, enable PRES */
 202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 203:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 5


 204:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 205:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG |= (BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 206:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 207:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Code to disable the REFBUF0 if reference chosen is External ref */
 208:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (((BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) || \
 209:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32)) || \
 210:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1) && \
 211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||  \
 212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) || \
 213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2) && \
 214:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||  \
 215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) || \
 216:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3) && \
 217:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) || \
 218:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))))
 219:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (((config == 1u) &&
 220:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 221:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 222:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 2u) &&
 223:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 224:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 225:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 3u) &&
 226:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 227:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 228:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 4u) &&
 229:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 230:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))))
 231:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 232:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Disable the REFBUF0 */
 233:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF;
 234:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 235:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* External ref */
 236:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 237:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (((BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) || \
 238:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1) && \
 239:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)) || \
 240:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2) && \
 241:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)) || \
 242:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3) && \
 243:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF))))
 244:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(((config == 1u) &&
 245:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG1_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 247:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG1_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 248:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 2u) &&
 249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG2_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 3u) &&
 253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG3_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 4u) &&
 257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 258:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG4_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 259:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))))
 260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 6


 261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Enable the REFBUF1 */
 262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF0_REG |= BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* VSSA_TO_2VREF */
 265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(config != 0u)
 266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Suppress compiler warning */
 268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 269:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds */
 271:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 272:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
 274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
 275:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 276:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable negative pumps for DSM  */
 278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG  |= ( BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 279:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 280:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable Modulator Chopping if required */
 281:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG = BRAKE_ADC_CFG1_DSM_CR2;
 282:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 283:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 284:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG |= BRAKE_ADC_ACT_PWR_CLK_EN;
 286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG |= BRAKE_ADC_STBY_PWR_CLK_EN;
 287:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 288:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 289:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the active and alternate active power for charge pump clock */
 290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 291:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 292:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 293:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_IRQ_REMOVE == 0u)
 294:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Clear a pending interrupt */
 295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntClearPending(BRAKE_ADC_INTC_NUMBER);
 296:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Enable interrupt */
 297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntEnable(BRAKE_ADC_INTC_NUMBER);
 298:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 299:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 301:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 302:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 303:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 304:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 305:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 306:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Start
 307:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 308:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 309:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 310:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Performs all required initialization for this component and enables
 311:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the power. It configure all the register the first time it is called.
 312:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Subsequent calls of the Start function only enable the ADC and turn
 313:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  on the power. If multiple configurations are selected, it will
 314:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configure the ADC for configuration 1 by default, unless the
 315:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_SelectConfiguration( ) function has been called to change
 316:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the default setting.
 317:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 7


 318:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 319:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 320:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 321:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 322:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 323:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 324:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 325:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_initVar:  Used to check the initial configuration,
 326:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  modified when this function is called for the first time.
 327:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 328:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 329:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Start(void) 
 330:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_initVar == 0u)
 332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_started == 0u)
 334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Init();
 336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_initVar = 1u;
 338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 339:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the ADC */
 341:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Enable();
 342:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 343:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 344:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 345:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 346:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Stop
 347:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 348:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 349:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 350:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function stops and powers down the ADC component and the internal
 351:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  clock if the external clock is not selected. If an external clock is
 352:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  used, it is up to the designer to power down the external clock it
 353:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  required.
 354:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 355:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 356:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 357:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 358:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 359:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 360:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 361:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 362:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Stop(void) 
 363:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 364:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
 365:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 366:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 367:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Stop conversions */
 368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 369:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |=  BRAKE_ADC_DEC_INTR_CLEAR;
 370:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 371:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Disable power to VCMBUF0, REFBUF0 and REFBUF1,
 372:.\Generated_Source\PSoC5/BRAKE_ADC.c ****        enable PRES */
 373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 374:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 8


 375:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG &= (uint8)~(BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 378:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 379:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds. */
 380:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 381:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
 383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
 384:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 385:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 386:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to the ADC */
 387:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DSM_EN;
 388:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 389:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to Decimator block */
 390:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DEC_EN;
 391:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable alternative active power to the ADC */
 393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DEC_EN;
 394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DSM_EN;
 395:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****    /* Disable negative pumps for DSM  */
 397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG &= (uint8)~(BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 398:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 400:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 401:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CLK_EN;
 402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CLK_EN;
 403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 404:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable Modulator Chopping */
 406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG &= (uint8)~BRAKE_ADC_DSM_MOD_CHOP_EN;
 407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to charge pump clock */
 408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 412:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 413:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 414:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 415:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 416:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetBufferGain
 417:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 418:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 419:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 420:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets input buffer gain.
 421:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 422:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 423:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gain:  Two bit value to select a gain of 1, 2, 4, or 8.
 424:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 425:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 426:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 427:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 428:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 429:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetBufferGain(uint8 gain) 
 430:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 431:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 9


 432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DSM_BUF1_REG & (uint8)~BRAKE_ADC_DSM_GAIN_MASK;
 433:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= (uint8)(gain << BRAKE_ADC_DSM_GAIN_SHIFT) & BRAKE_ADC_DSM_GAIN_MASK;
 434:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_BUF1_REG = tmpReg;
 435:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 436:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 437:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 438:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 439:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetCoherency
 440:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 441:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 442:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 443:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function allows the user to change which of the ADC's 3 word
 444:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  result will trigger a coherency unlock. The ADC's result will not be
 445:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  updated until the set byte is read either by the ADC or DMA. 
 446:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  By default the LSB is the coherency byte for right alignment data format. 
 447:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The middle or high byte is set automatically depend on left alignment 
 448:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configuration for DMA data transfer.
 449:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If DMA or if a custom API requires different byte to be read the last,
 450:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  this API should be used to set the last byte of the ADC result that is read. 
 451:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If a multibyte read is performed either by DMA or the ARM processor, the
 452:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  coherency can be set to any byte in the last word read.
 453:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 454:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 455:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  coherency:  Two bit value to set the coherency bit.
 456:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           00-Coherency checking off
 457:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           01-low byte is key byte
 458:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           02-middle byte is the key byte
 459:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           03-high byte is the key byte
 460:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 461:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 462:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 463:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 464:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 465:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetCoherency(uint8 coherency) 
 466:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
 468:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DEC_COHER_REG & (uint8)~BRAKE_ADC_DEC_SAMP_KEY_MASK;
 470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= coherency & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 471:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_COHER_REG = tmpReg;
 472:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 473:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 474:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 475:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 476:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetGCOR
 477:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 478:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 479:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 480:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Calculates a new GCOR value and writes it into the GCOR register. 
 481:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The GCOR value is a 16-bit value that represents a gain of 0 to 2. 
 482:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The ADC result is multiplied by this value before it is placed in the ADC 
 483:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  output registers. The numerical format for the GCOR value is:
 484:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0x0000 -> 0.000
 485:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0x8000 -> 1.000
 486:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0xFFFF -> 1.99997
 487:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  When executing the function, the old GCOR value is multiplied by
 488:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gainAdjust and reloaded into the GCOR register.
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 10


 489:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 490:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 491:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gainAdjust:  floating point value to set GCOR registers.
 492:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 493:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 494:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uint8: 0 - if GCOR value is within the expected range.
 495:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *         1 - the correction value is outside GCOR value range of
 496:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *             0.00 to 1.9999.
 497:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 498:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:  The GVAL register is set to the amount of valid bits in the
 499:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                GCOR  register minus one. If GVAL is 15 (0x0F), all 16 bits
 500:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                of the GCOR registers will be valid. If for example GVAL is
 501:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                11 (0x0B) only 12 bits will be valid. The least 4 bits will
 502:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                be lost when the GCOR value is shifted 4 places to the right.
 503:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 504:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************/
 505:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_SetGCOR(float32 gainAdjust) 
 506:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 507:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 tmpReg;
 508:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 status;
 509:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     float32 tmpValue;
 510:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor;
 512:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = ((float32)tmpReg / (float32)BRAKE_ADC_IDEAL_GAIN_CONST);
 513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = tmpValue * gainAdjust;
 514:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (tmpValue > 1.9999)
 516:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 1u;
 518:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 519:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
 520:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 521:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         tmpValue *= (float32)BRAKE_ADC_IDEAL_GAIN_CONST;
 522:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		tmpReg = (uint16)tmpValue;
 523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, tmpReg);
 524:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Update gain array to be used by SelectConfiguration() API */
 525:.\Generated_Source\PSoC5/BRAKE_ADC.c ****        BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor = tmpReg;
 526:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 527:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 0u;
 528:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 529:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 530:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(status);
 531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 532:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 533:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 534:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
 535:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_ReadGCOR
 536:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
 537:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 538:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 539:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API returns the current GCOR register value, normalized based on the
 540:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  GVAL register settings.
 541:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  For example, if the GCOR value is 0x0812 and the GVAL register is set to 
 542:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  11 (0x0B) then the returned value will be shifted by for bits to the left.
 543:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  (Actual GCOR value = 0x0812, returned value = 0x8120)
 544:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 545:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 11


 546:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 547:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 548:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 549:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uint16:  Normalized GCOR value.
 550:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 551:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 552:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint16 BRAKE_ADC_ReadGCOR(void) 
 553:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 554:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 gValue;
 555:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 gcorValue;
 556:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gValue = BRAKE_ADC_DEC_GVAL_REG;
 558:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gcorValue = CY_GET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR);
 559:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 560:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (gValue < BRAKE_ADC_MAX_GVAL)
 561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorValue <<= BRAKE_ADC_MAX_GVAL - gValue;
 563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 564:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 565:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return gcorValue;
 566:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 567:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 568:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 569:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 570:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_StartConvert
 571:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 572:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 573:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 574:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Forces the ADC to initiate a conversion. If in the "Single Sample"
 575:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  mode, one conversion will be performed then the ADC will halt. If in
 576:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  one of the other three conversion modes, the ADC will run
 577:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  continuously until the ADC_Stop() or ADC_StopConvert() is called.
 578:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 579:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 580:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 581:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 582:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 583:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 584:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 585:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 586:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_StartConvert(void) 
 587:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 588:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Start the conversion */
 589:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG |= BRAKE_ADC_DEC_START_CONV;
 590:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 591:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 592:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 593:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 594:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_StopConvert
 595:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 596:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 597:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 598:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Forces the ADC to stop all conversions. If the ADC is in the middle of a
 599:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion, the ADC will be reset and not provide a result for that partial
 600:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion.
 601:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 602:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 12


 603:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 604:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 605:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 606:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 607:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 608:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 609:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_StopConvert(void) 
 610:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 611:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Stop all conversions */
 612:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 613:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 614:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 615:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 616:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 617:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_IsEndConversion
 618:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 619:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 620:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 621:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Checks the status that the most recently started conversion has completed.
 622:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The status is cleared by any of ADC_GetResult8(), ADC_GetResult16() or 
 623:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC_GetResult32() API.
 624:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function provides the programmer with two options. In one mode this 
 625:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function immediately returns with the conversion status. In the other mode,
 626:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the function does not return (blocking) until the conversion has completed.
 627:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 628:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 629:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  retMode: Check conversion return mode. See the following table for options.
 630:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   BRAKE_ADC_RETURN_STATUS -   Immediately returns conversion result
 631:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                                      status.
 632:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   BRAKE_ADC_WAIT_FOR_RESULT - Does not return until ADC conversion
 633:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                                      is complete.
 634:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 635:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 636:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If a nonzero value is returned, the last conversion has completed.
 637:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If the returned value is zero, the ADC is still calculating the last result.
 638:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 639:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 640:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Used to check whether conversion is complete
 641:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  or not for single sample mode with resolution is above 16
 642:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 643:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 644:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_IsEndConversion(uint8 retMode) 
 645:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 646:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 status;
 647:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 648:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     do
 649:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 650:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Check for stop convert if conversion mode is Single Sample with
 651:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *   resolution above 16 bit
 652:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
 653:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_stopConversion != 0u)
 654:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_convDone;
 656:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 657:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         else
 658:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_DEC_SR_REG & BRAKE_ADC_DEC_CONV_DONE;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 13


 660:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }while((status != BRAKE_ADC_DEC_CONV_DONE) && (retMode == BRAKE_ADC_WAIT_FOR_RESULT));
 662:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 663:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(status);
 664:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 665:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 666:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 667:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 668:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult8
 669:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 670:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 671:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 672:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function returns the result of an 8-bit conversion. If the
 673:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution is set greater than 8-bits, the LSB of the result will be
 674:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  returned. When the ADC is configured for 8-bit single ended mode,
 675:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the ADC_GetResult16() function should be used instead. This
 676:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function returns only signed 8-bit values. The maximum positive
 677:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  signed 8-bit value is 127, but in singled ended 8-bit mode, the
 678:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  maximum positive value is 255.
 679:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 680:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 681:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 682:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 683:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 684:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int8: The LSB of the last ADC conversion.
 685:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 686:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 687:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 688:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 689:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 690:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 691:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int8 BRAKE_ADC_GetResult8( void ) 
 692:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 693:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 result;
 694:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 695:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 696:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 697:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 698:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 699:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     result = (int8)BRAKE_ADC_DEC_SAMP_REG;
 700:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 702:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the middle byte to unlock the coherency */
 703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPM_REG;
 704:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else  if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 706:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the MSB byte to unlock the coherency */
 707:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPH_REG;
 708:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 709:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /*No action required for other coherency */
 710:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 711:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 712:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 713:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 714:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 715:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 716:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 14


 717:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return (result);
 718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 719:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 720:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 721:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 722:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult16
 723:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 724:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 725:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 726:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Returns a 16-bit result for a conversion with a result that has a
 727:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution of 8 to 16 bits. If the resolution is set greater than 16-bits,
 728:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  it will return the 16 least significant bits of the result. When the ADC
 729:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  is configured for 16-bit single ended mode, the ADC_GetResult32()
 730:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function should be used instead. This function returns only signed
 731:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  16-bit result, which allows a maximum positive value of 32767, not 65535.
 732:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function supports different coherency settings.
 733:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 734:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 735:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
 736:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 737:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 738:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  ADC result.
 739:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 740:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 741:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 742:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 743:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 744:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 745:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_GetResult16(void) 
 746:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 747:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 result;
 748:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 749:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 750:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 751:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 752:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 753:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 754:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 755:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 756:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPM_REG;
 757:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMP_REG;
 758:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 759:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 760:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 761:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 762:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /* MID or HIGH */
 763:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Read middle byte at the end */
 764:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 765:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 766:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMP_REG;
 768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint16)((uint16)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 769:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 771:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {   /* Dummy read of the MSB byte to unlock the coherency */
 772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)BRAKE_ADC_DEC_SAMPH_REG;
 773:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 15


 774:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 775:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 776:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 777:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 778:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 779:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 780:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 781:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return ((int16)result);
 782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 783:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 784:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 785:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 786:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult32
 787:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 788:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 789:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 790:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Returns a 32-bit result for a conversion with a result that has a
 791:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution of 8 to 20 bits.
 792:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function supports different coherency settings.
 793:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 794:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 795:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 796:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 797:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 798:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: Result of the last ADC conversion.
 799:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 800:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 801:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 802:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 803:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 804:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 805:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_GetResult32(void) 
 806:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 807:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint32 result;
 808:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 809:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (CY_PSOC3)
 810:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	    uint16 tmp;
 811:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* CY_PSOC3 */
 812:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 813:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 814:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 815:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 816:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 817:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 818:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 819:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPH_REG;
 820:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((result & 0x80u) != 0u)
 821:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 822:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 result |= 0xFF00u;
 823:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 824:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMPM_REG;
 825:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMP_REG;
 826:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 827:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 828:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 829:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 830:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 16


 831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 832:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Read middle byte at the end */
 833:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 834:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPH_REG;
 835:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((result & 0x80u) != 0u)
 836:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 837:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 result |= 0xFF00u;
 838:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 839:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 840:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 841:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 842:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | BRAKE_ADC_DEC_SAMP_REG;
 843:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint32)((uint32)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 844:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 845:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 846:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /*BRAKE_ADC_DEC_SAMP_KEY_HIGH */
 847:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 848:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Read MSB byte at the end */
 849:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 850:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR);
 851:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 			tmp = BRAKE_ADC_DEC_SAMPH_REG;
 852:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((tmp & 0x80u) != 0u)
 853:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 854:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 tmp |= 0xFF00u;
 855:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 856:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)tmp << 16u;
 857:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 858:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR);
 859:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)((uint32)CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR) << 16u);
 860:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 861:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 862:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 863:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 864:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 865:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 866:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 867:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 868:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return ((int32)result);
 869:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 870:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 871:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 872:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 873:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetOffset
 874:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 875:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 876:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 877:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets the ADC offset which is used by the functions ADC_CountsTo_uVolts, 
 878:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC_CountsTo_mVolts, and ADC_CountsTo_Volts to subtract the offset from the 
 879:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  given reading before calculating the voltage conversion.
 880:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 881:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 882:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32:  This value is a measured value when the inputs are shorted or 
 883:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *          connected to the same input voltage.
 884:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 885:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 886:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 887:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 17


 888:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 889:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Modified to set the user provided offset. This
 890:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  variable is used for offset calibration purpose.
 891:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 892:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:
 893:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Affects the BRAKE_ADC_CountsTo_Volts,
 894:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsTo_mVolts, BRAKE_ADC_CountsTo_uVolts functions
 895:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  by subtracting the given offset.
 896:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 897:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 898:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetOffset(int32 offset) 
 899:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 900:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 901:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Offset = offset;
 902:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 903:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 904:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 905:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 906:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetGain
 907:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 908:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 909:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 910:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets the ADC gain in counts per volt for the voltage conversion
 911:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  functions below. This value is set by default by the reference and
 912:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  input range settings. It should only be used to further calibrate the
 913:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC with a known input or if an external reference is used. This
 914:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function may also be used to calibrate an entire signal chain, not
 915:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  just the ADC.
 916:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 917:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 918:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: ADC gain in counts per volt.
 919:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 920:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 921:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 922:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 923:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 924:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  modified to set the ADC gain in counts
 925:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   per volt.
 926:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 927:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:
 928:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Affects the BRAKE_ADC_CountsTo_Volts,
 929:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsTo_mVolts, BRAKE_ADC_CountsTo_uVolts functions
 930:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  supplying the correct conversion between ADC counts and voltage.
 931:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 932:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 933:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetGain(int32 adcGain) 
 934:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 935:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_CountsPerVolt = adcGain;
 936:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 937:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 938:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 939:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 940:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_mVolts
 941:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 942:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 943:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 944:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC counts output to mVolts as a 16-bit integer. For
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 18


 945:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  example, if the ADC measured 0.534 volts, the return value would
 946:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  be 534 mVolts.
 947:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 948:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 949:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: adcCounts Result from the ADC conversion.
 950:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 951:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 952:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  Result in mVolts
 953:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 954:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 955:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert ADC counts to mVolts.
 956:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
 957:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to mVolts.
 958:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 959:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 960:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_CountsTo_mVolts(int32 adcCounts) 
 961:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 962:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 963:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int16 mVolts;
 964:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 965:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
 966:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
 967:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG1)
 968:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 969:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
 970:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 971:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG1_DEC_DIV */
 972:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG2_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1))
 973:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG2)
 974:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 975:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
 976:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 977:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 978:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG3_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2))
 979:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG3)
 980:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 981:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
 982:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 983:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 984:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG4_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3))
 985:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG4)
 986:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 987:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
 988:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 989:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 990:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 991:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Subtract ADC offset */
 992:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
 993:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 994:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     mVolts = (int16)(( adcCounts * BRAKE_ADC_1MV_COUNTS ) / BRAKE_ADC_CountsPerVolt) ;
 995:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 996:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(mVolts);
 997:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 998:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 999:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1000:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1001:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_Volts
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 19


1002:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1003:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1004:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1005:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC output to Volts as a floating point number. For
1006:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  example, if the ADC measure a voltage of 1.2345 Volts, the
1007:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  returned result would be +1.2345 Volts.
1008:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1009:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1010:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32 adcCounts:  Result from the ADC conversion.
1011:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1012:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1013:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  float32: Result in Volts
1014:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1015:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1016:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert to Volts.
1017:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
1018:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to Volts.
1019:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1020:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1021:.\Generated_Source\PSoC5/BRAKE_ADC.c **** float32 BRAKE_ADC_CountsTo_Volts(int32 adcCounts) 
1022:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1023:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1024:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     float32 Volts;
1025:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1026:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
1027:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
1028:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG1)
1029:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1030:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
1031:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1032:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG1_DEC_DIV */
1033:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG2_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1))
1034:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG2)
1035:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1036:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
1037:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1038:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1039:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG3_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2))
1040:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG3)
1041:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1042:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
1043:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1044:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1045:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG4_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3))
1046:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG4)
1047:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1048:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
1049:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1050:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1051:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1052:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Subtract ADC offset */
1053:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
1054:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1055:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     Volts = (float32)adcCounts / (float32)BRAKE_ADC_CountsPerVolt;
1056:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1057:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return( Volts );
1058:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 20


1059:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1060:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1061:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1062:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_uVolts
1063:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1064:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1065:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1066:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC output to uVolts as a 32-bit integer. For example,
1067:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  if the ADC measured -0.02345 Volts, the return value would be -23450 uVolts.
1068:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1069:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1070:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32 adcCounts: Result from the ADC conversion.
1071:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1072:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1073:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32:  Result in uVolts
1074:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1075:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1076:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert ADC counts to mVolts.
1077:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
1078:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to mVolts.
1079:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1080:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Theory:
1081:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Care must be taken to not exceed the maximum value for a 31 bit signed
1082:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  number in the conversion to uVolts and at the same time not lose resolution.
1083:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1084:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uVolts = ((A * adcCounts) / ((int32)BRAKE_ADC_CountsPerVolt / B));
1085:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1086:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1087:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_CountsTo_uVolts(int32 adcCounts) 
1088:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1089:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1090:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 uVolts;
1091:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 coefA;
1092:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 coefB;
1093:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 resolution;
1094:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1095:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Set the resolution based on the configuration */
1096:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
1097:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (BRAKE_ADC_Config == BRAKE_ADC_CFG1)
1098:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1099:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG1_RESOLUTION;
1100:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
1101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
1102:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG1_DEC_DIV */
1103:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG2)
1105:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG2_RESOLUTION;
1107:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG2_DEC_DIV != 0)
1108:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
1109:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG3)
1112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG3_RESOLUTION;
1114:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG3_DEC_DIV != 0)
1115:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 21


1116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG3_DEC_DIV */
1117:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1118:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
1119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1120:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG4_RESOLUTION;
1121:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG4_DEC_DIV != 0)
1122:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
1123:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG4_DEC_DIV */
1124:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1125:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     switch (resolution)
1127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1128:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_12) || \
1129:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_12) || \
1130:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_12) || \
1131:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_12) )
1132:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_12:
1133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_2;
1134:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_2;
1135:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1136:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_12 */    
1137:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_13) || \
1138:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_13) || \
1139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_13) || \
1140:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_13) )
1141:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_13:
1142:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_4;
1143:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_4;
1144:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1145:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_13 */    
1146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_14) || \
1147:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_14) || \
1148:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_14) || \
1149:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_14) )
1150:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_14:
1151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_8;
1152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_8;
1153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1154:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_14 */    
1155:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_15) || \
1156:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_15) || \
1157:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_15) || \
1158:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_15) )
1159:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_15:
1160:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_16;
1161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_16;
1162:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1163:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_15 */    
1164:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_16) || \
1165:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_16) || \
1166:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_16) || \
1167:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_16) )
1168:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_16:
1169:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_32;
1170:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_32;
1171:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1172:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_16 */    
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 22


1173:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_17) || \
1174:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_17) || \
1175:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_17) || \
1176:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_17) )
1177:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_17:
1178:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_64;
1179:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_64;
1180:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1181:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_17 */    
1182:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_18) || \
1183:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_18) || \
1184:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_18) || \
1185:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_18) )
1186:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_18:
1187:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_125;
1188:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_125;
1189:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1190:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_18 */    
1191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_19) || \
1192:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_19) || \
1193:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_19) || \
1194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_19) )
1195:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_19:
1196:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_250;
1197:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_250;
1198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1199:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_19 */    
1200:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_20) || \
1201:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_20) || \
1202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_20) || \
1203:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_20) )
1204:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_20:
1205:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_500;
1206:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_500;
1207:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1208:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_20 */    
1209:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         default:    /* resolution < 12 */
1210:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* 11 bits ADC + 2^20(1048576) = 31 bits */
1211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefA = BRAKE_ADC_1UV_COUNTS;
1212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefB = BRAKE_ADC_DIVISOR_1;
1213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             break;
1214:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coefB = BRAKE_ADC_CountsPerVolt / coefB;
1216:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uVolts = ((coefA * adcCounts) / coefB) - ((coefA * BRAKE_ADC_Offset) / coefB);
1217:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1218:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return( uVolts );
1219:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1220:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1221:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1222:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1223:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_InitConfig(uint8 config)
1224:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1225:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1226:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1227:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Initializes all registers based on customizer settings
1228:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1229:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 23


1230:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
1231:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1232:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1233:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1234:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1235:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1236:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  Used to set the default counts per volt.
1237:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1238:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects: Rewrites the coherency set by BRAKE_ADC_SetCoherency()
1239:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   API to the default value.
1240:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1241:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1242:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_InitConfig(uint8 config) 
1243:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1244:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_stopConversion = 0u;
1245:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (config == 1u)
1247:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1248:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Default Config */
1249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG1_DEC_CR;
1250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG1_DEC_SHIFT1;
1251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG1_DEC_SHIFT2;
1252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG1_DEC_DR2;
1253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG1_DEC_DR2H;
1254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG1_DEC_DR1;
1255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG1_DEC_OCOR;
1256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG1_DEC_OCORM;
1257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG1_DEC_OCORH;
1258:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG1_DEC_COHER;
1259:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG1_DSM_CR4;
1261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG1_DSM_CR5;
1262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG1_DSM_CR6;
1263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG1_DSM_CR7;
1264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG1_DSM_CR10;
1265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG1_DSM_CR11;
1266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG1_DSM_CR12;
1267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG1_DSM_CR14;
1268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG1_DSM_CR15;
1269:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG1_DSM_CR16;
1270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG1_DSM_CR17;
1271:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1272:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG1_DSM_REF0);
1273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG1_DSM_REF2;
1274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG1_DSM_REF3;
1275:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1276:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG1_DSM_BUF0;
1277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG1_DSM_BUF1;
1278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG1_DSM_BUF2;
1279:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG1_DSM_BUF3;
1280:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1281:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* To select either Vssa or Vref to -ve input of DSM depending on
1282:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *  the input  range selected.
1283:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
1284:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if (BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_AMux_Select(1u);
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 24


1287:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #else
1288:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_AMux_Select(0u);
1289:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1291:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1292:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the Conversion stop if resolution is above 16 bit and conversion
1293:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *   mode is Single sample
1294:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
1295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG1_RESOLUTION > 16 && \
1296:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CFG1_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_stopConversion = 1u;
1298:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* Single sample with resolution above 16 bits. */
1299:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG1_COUNTS_PER_VOLT;
1301:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1302:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG1_CP_CLK_DIVIDER, 1u);
1303:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1304:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* This is only valid if there is an internal clock */
1305:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1306:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG1_ADC_CLK_DIVIDER, 1u);
1307:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1308:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1309:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1310:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set interrupt vector */
1311:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR1);
1312:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1313:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1314:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1315:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1)
1316:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 2u)
1317:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1318:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Second Config */
1319:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG2_DEC_CR;
1320:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG2_DEC_SHIFT1;
1321:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG2_DEC_SHIFT2;
1322:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG2_DEC_DR2;
1323:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG2_DEC_DR2H;
1324:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG2_DEC_DR1;
1325:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG2_DEC_OCOR;
1326:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG2_DEC_OCORM;
1327:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG2_DEC_OCORH;
1328:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG2_DEC_COHER;
1329:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1330:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG2_DSM_CR4;
1331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG2_DSM_CR5;
1332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG2_DSM_CR6;
1333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG2_DSM_CR7;
1334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG2_DSM_CR10;
1335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG2_DSM_CR11;
1336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG2_DSM_CR12;
1337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG2_DSM_CR14;
1338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG2_DSM_CR15;
1339:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG2_DSM_CR16;
1340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG2_DSM_CR17;
1341:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS cirucit */
1342:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG2_DSM_REF0);
1343:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG2_DSM_REF2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 25


1344:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG2_DSM_REF3;
1345:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1346:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG2_DSM_BUF0;
1347:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG2_DSM_BUF1;
1348:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG2_DSM_BUF2;
1349:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG2_DSM_BUF3;
1350:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1351:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1352:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1353:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1354:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1355:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1356:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1357:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1358:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1359:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1360:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1361:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1362:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1363:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1364:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *   conversion mode is Single sample
1365:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1366:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG2_RESOLUTION > 16 && \
1367:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG2_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1369:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits. */
1370:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1371:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG2_COUNTS_PER_VOLT;
1372:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG2_CP_CLK_DIVIDER, 1u);
1374:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1375:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG2_ADC_CLK_DIVIDER, 1u);
1378:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1379:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1380:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1381:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR2);
1383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1384:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1385:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1 */
1386:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1387:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2)
1388:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 3u)
1389:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1390:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Third Config */
1391:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG3_DEC_CR;
1392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG3_DEC_SHIFT1;
1393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG3_DEC_SHIFT2;
1394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG3_DEC_DR2;
1395:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG3_DEC_DR2H;
1396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG3_DEC_DR1;
1397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG3_DEC_OCOR;
1398:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG3_DEC_OCORM;
1399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG3_DEC_OCORH;
1400:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG3_DEC_COHER;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 26


1401:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG3_DSM_CR4;
1403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG3_DSM_CR5;
1404:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG3_DSM_CR6;
1405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG3_DSM_CR7;
1406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG3_DSM_CR10;
1407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG3_DSM_CR11;
1408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG3_DSM_CR12;
1409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG3_DSM_CR14;
1410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG3_DSM_CR15;
1411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG3_DSM_CR16;
1412:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG3_DSM_CR17;
1413:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1414:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG3_DSM_REF0);
1415:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG3_DSM_REF2;
1416:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG3_DSM_REF3;
1417:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1418:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG3_DSM_BUF0;
1419:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG3_DSM_BUF1;
1420:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG3_DSM_BUF2;
1421:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG3_DSM_BUF3;
1422:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1423:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1424:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1425:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1426:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1427:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1428:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1429:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1430:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1431:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1433:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1434:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1435:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                conversion  mode is Single sample */
1436:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG3_RESOLUTION > 16 && \
1437:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG3_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1438:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1439:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits */
1440:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1441:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG3_COUNTS_PER_VOLT;
1442:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1443:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG3_CP_CLK_DIVIDER, 1u);
1444:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1445:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1446:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1447:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG3_ADC_CLK_DIVIDER, 1u);
1448:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1449:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1450:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1451:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1452:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR3);
1453:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1454:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1455:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2 */
1456:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1457:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3)
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 27


1458:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (config == 4u)
1459:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1460:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Fourth Config */
1461:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG4_DEC_CR;
1462:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG4_DEC_SHIFT1;
1463:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG4_DEC_SHIFT2;
1464:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG4_DEC_DR2;
1465:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG4_DEC_DR2H;
1466:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG4_DEC_DR1;
1467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG4_DEC_OCOR;
1468:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG4_DEC_OCORM;
1469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG4_DEC_OCORH;
1470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG4_DEC_COHER;
1471:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1472:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG4_DSM_CR4;
1473:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG4_DSM_CR5;
1474:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG4_DSM_CR6;
1475:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG4_DSM_CR7;
1476:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG4_DSM_CR10;
1477:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG4_DSM_CR11;
1478:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG4_DSM_CR12;
1479:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG4_DSM_CR14;
1480:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG4_DSM_CR15;
1481:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG4_DSM_CR16;
1482:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG4_DSM_CR17;
1483:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1484:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG4_DSM_REF0);
1485:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG4_DSM_REF2;
1486:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG4_DSM_REF3;
1487:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1488:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG4_DSM_BUF0;
1489:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG4_DSM_BUF1;
1490:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG4_DSM_BUF2;
1491:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG4_DSM_BUF3;
1492:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1493:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1494:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1495:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1496:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1497:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1498:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1499:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1500:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1501:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1502:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1503:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1504:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1505:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                conversion mode is Single sample */
1506:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG4_RESOLUTION > 16 && \
1507:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG4_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1508:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1509:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits */
1510:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG4_COUNTS_PER_VOLT;
1512:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG4_CP_CLK_DIVIDER, 1u);
1514:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 28


1515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1516:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG4_ADC_CLK_DIVIDER, 1u);
1518:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1519:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1520:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1521:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1522:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR4);
1523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1524:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1525:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3 */
1526:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1527:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1528:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1529:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1530:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SelectCofiguration
1531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1532:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1533:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1534:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets one of up to four ADC configurations. Before setting the new
1535:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configuration, the ADC is stopped and powered down. After setting
1536:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the new configuration, the ADC can be powered and conversion
1537:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  can be restarted depending up on the value of second parameter
1538:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restart. If the value of this parameter is 1, then ADC will be
1539:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restarted. If this value is zero, then user must call BRAKE_ADC_Start
1540:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  and BRAKE_ADC_StartConvert() to restart the conversion.
1541:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1542:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1543:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  config:  configuration user wants to select.
1544:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           Valid range: 1..4
1545:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restart:  Restart option. 1 means start the ADC and restart the conversion.
1546:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                            0 means do not start the ADC and conversion.
1547:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1548:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1549:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1550:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1551:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1552:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SelectConfiguration(uint8 config, uint8 restart)
1553:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                               
1554:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1555:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Check whether the configuration number is valid or not */
1556:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if((config > 0u) && (config <= BRAKE_ADC_DEFAULT_NUM_CONFIGS))
1557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1558:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the flag to ensure Start() API doesn't override the 
1559:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		*  selected configuration
1560:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		*/
1561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_initVar == 0u)
1562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_started = 1u;
1564:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1565:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1566:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Update the config flag */
1567:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Config = config;
1568:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1569:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Stop the ADC  */
1570:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Stop();
1571:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 29


1572:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the  ADC registers based on the configuration */
1573:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_InitConfig(config);
1574:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1575:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Compensate the gain */
1576:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[config - 1u].gval;
1577:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[config - 1u].gcor);
1578:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1579:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(restart == 1u)
1580:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1581:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Restart the ADC */
1582:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Start();
1583:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1584:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Restart the ADC conversion */
1585:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_StartConvert();
1586:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1587:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1588:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
1589:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1590:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Halt CPU in debug mode if config is out of valid range */
1591:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CYASSERT(0u != 0u);
1592:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1593:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1594:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1595:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1596:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1597:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GainCompensation
1598:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1599:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1600:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1601:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API calculates the trim value and then store this to gcor structure.
1602:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1603:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1604:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  inputRange:  input range for which trim value is to be calculated.
1605:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  IdealDecGain:  Ideal Decimator gain for the selected resolution and
1606:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                 conversion  mode.
1607:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  IdealOddDecGain:  Ideal odd decimation gain for the selected resolution and
1608:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                      conversion mode.
1609:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution:  Resolution to select the proper flash location for trim value.
1610:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  config:      Specifies the configuration number
1611:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *               Valid range: 1..4
1612:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1613:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1614:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1615:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1616:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1617:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_GainCompensation(uint8 inputRange, uint16 idealDecGain, uint16 idealOddDecGai
1618:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                               uint8 resolution, uint8 config) 
1619:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
  26              		.loc 1 1619 0
  27              		.cfi_startproc
  28              		@ args = 4, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 38B5     		push	{r3, r4, r5, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 3, -16
  34              		.cfi_offset 4, -12
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 30


  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 9DF81040 		ldrb	r4, [sp, #16]	@ zero_extendqisi2
1620:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 flash;
1621:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	int32 normalised;
1622:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	uint16 gcorValue;
1623:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint32 gcorTmp;
1624:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1625:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if((config > 0u) && (config <= BRAKE_ADC_DEFAULT_NUM_CONFIGS))
  38              		.loc 1 1625 0
  39 0006 651E     		subs	r5, r4, #1
  40 0008 EDB2     		uxtb	r5, r5
  41 000a 032D     		cmp	r5, #3
  42 000c 4AD8     		bhi	.L2
1626:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1627:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         switch(inputRange)
  43              		.loc 1 1627 0
  44 000e 0138     		subs	r0, r0, #1
  45              	.LVL1:
  46 0010 0928     		cmp	r0, #9
  47 0012 26D8     		bhi	.L16
  48 0014 DFE800F0 		tbb	[pc, r0]
  49              	.L5:
  50 0018 05       		.byte	(.L4-.L5)/2
  51 0019 25       		.byte	(.L16-.L5)/2
  52 001a 25       		.byte	(.L16-.L5)/2
  53 001b 05       		.byte	(.L4-.L5)/2
  54 001c 25       		.byte	(.L16-.L5)/2
  55 001d 25       		.byte	(.L16-.L5)/2
  56 001e 0D       		.byte	(.L6-.L5)/2
  57 001f 15       		.byte	(.L7-.L5)/2
  58 0020 25       		.byte	(.L16-.L5)/2
  59 0021 1D       		.byte	(.L8-.L5)/2
  60              		.p2align 1
  61              	.L4:
1628:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1629:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_DIFF:
1630:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VSSA_TO_2VREF:
1631:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1632:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  62              		.loc 1 1632 0
  63 0022 0F2B     		cmp	r3, #15
  64 0024 02D9     		bls	.L9
1633:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1634:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_DIFF_16_20;
  65              		.loc 1 1634 0
  66 0026 2148     		ldr	r0, .L18
  67 0028 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  68              	.LVL2:
  69 002a 1BE0     		b	.L3
  70              	.LVL3:
  71              	.L9:
1635:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1636:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1637:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1638:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_DIFF_8_15;
  72              		.loc 1 1638 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 31


  73 002c 2048     		ldr	r0, .L18+4
  74 002e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  75              	.LVL4:
  76 0030 18E0     		b	.L3
  77              	.LVL5:
  78              	.L6:
1639:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1640:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1641:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1642:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_2_DIFF:
1643:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1644:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  79              		.loc 1 1644 0
  80 0032 0F2B     		cmp	r3, #15
  81 0034 02D9     		bls	.L10
1645:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1646:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_2_DIFF_16_20;
  82              		.loc 1 1646 0
  83 0036 1F48     		ldr	r0, .L18+8
  84 0038 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  85              	.LVL6:
  86 003a 13E0     		b	.L3
  87              	.LVL7:
  88              	.L10:
1647:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1648:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1649:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1650:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_2_DIFF_8_15;
  89              		.loc 1 1650 0
  90 003c 1E48     		ldr	r0, .L18+12
  91 003e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  92              	.LVL8:
  93 0040 10E0     		b	.L3
  94              	.LVL9:
  95              	.L7:
1651:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1652:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1653:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1654:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_4_DIFF:
1655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1656:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  96              		.loc 1 1656 0
  97 0042 0F2B     		cmp	r3, #15
  98 0044 02D9     		bls	.L11
1657:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1658:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_4_DIFF_16_20;
  99              		.loc 1 1658 0
 100 0046 1D48     		ldr	r0, .L18+16
 101 0048 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 102              	.LVL10:
 103 004a 0BE0     		b	.L3
 104              	.LVL11:
 105              	.L11:
1659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1660:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1662:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_4_DIFF_8_15;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 32


 106              		.loc 1 1662 0
 107 004c 1C48     		ldr	r0, .L18+20
 108 004e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 109              	.LVL12:
 110 0050 08E0     		b	.L3
 111              	.LVL13:
 112              	.L8:
1663:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1664:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1665:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1666:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_16_DIFF:
1667:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1668:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
 113              		.loc 1 1668 0
 114 0052 0F2B     		cmp	r3, #15
 115 0054 02D9     		bls	.L12
1669:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1670:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_16_DIFF_16_20;
 116              		.loc 1 1670 0
 117 0056 1B48     		ldr	r0, .L18+24
 118 0058 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 119              	.LVL14:
 120 005a 03E0     		b	.L3
 121              	.LVL15:
 122              	.L12:
1671:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1672:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1673:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1674:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_16_DIFF_8_15;
 123              		.loc 1 1674 0
 124 005c 1A48     		ldr	r0, .L18+28
 125 005e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 126              	.LVL16:
 127 0060 00E0     		b	.L3
 128              	.LVL17:
 129              	.L16:
1675:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1676:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1677:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1678:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             default:
1679:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 flash = 0;
 130              		.loc 1 1679 0
 131 0062 0020     		movs	r0, #0
 132              	.L3:
 133              	.LVL18:
1680:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1681:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1682:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1683:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Add two values */
1684:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		normalised = (int32)idealDecGain + ((int32)flash * 32);
 134              		.loc 1 1684 0
 135 0064 40B2     		sxtb	r0, r0
 136 0066 01EB4011 		add	r1, r1, r0, lsl #5
 137              	.LVL19:
1685:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorTmp = (uint32)normalised * (uint32)idealOddDecGain;
 138              		.loc 1 1685 0
 139 006a 01FB02F2 		mul	r2, r1, r2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 33


 140              	.LVL20:
1686:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorValue = (uint16)(gcorTmp / BRAKE_ADC_IDEAL_GAIN_CONST);
 141              		.loc 1 1686 0
 142 006e D20B     		lsrs	r2, r2, #15
 143              	.LVL21:
 144 0070 91B2     		uxth	r1, r2
 145              	.LVL22:
1687:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1688:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (resolution < (BRAKE_ADC_MAX_GVAL - 1u))
 146              		.loc 1 1688 0
 147 0072 0D2B     		cmp	r3, #13
 148 0074 0BD8     		bhi	.L13
1689:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1690:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             gcorValue = (gcorValue >> (BRAKE_ADC_MAX_GVAL - (resolution + 1u)));
 149              		.loc 1 1690 0
 150 0076 C3F10E01 		rsb	r1, r3, #14
 151              	.LVL23:
 152 007a 92B2     		uxth	r2, r2
 153 007c 0A41     		asrs	r2, r2, r1
 154              	.LVL24:
 155 007e 91B2     		uxth	r1, r2
 156              	.LVL25:
1691:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_gcor[config - 1u].gval = (resolution + 1u);
 157              		.loc 1 1691 0
 158 0080 124A     		ldr	r2, .L18+32
 159 0082 02EB8402 		add	r2, r2, r4, lsl #2
 160 0086 0133     		adds	r3, r3, #1
 161              	.LVL26:
 162 0088 02F8023C 		strb	r3, [r2, #-2]
 163 008c 05E0     		b	.L14
 164              	.LVL27:
 165              	.L13:
1692:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1693:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         else
1694:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1695:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Use all 16 bits */
1696:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_gcor[config - 1u].gval = BRAKE_ADC_MAX_GVAL;
 166              		.loc 1 1696 0
 167 008e 0F4B     		ldr	r3, .L18+32
 168              	.LVL28:
 169 0090 03EB8403 		add	r3, r3, r4, lsl #2
 170 0094 0F22     		movs	r2, #15
 171 0096 03F8022C 		strb	r2, [r3, #-2]
 172              	.L14:
1697:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1698:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1699:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Save the gain correction register value */
1700:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_gcor[config - 1u].gcor = gcorValue;
 173              		.loc 1 1700 0
 174 009a 013C     		subs	r4, r4, #1
 175 009c 0B4B     		ldr	r3, .L18+32
 176 009e 23F82410 		strh	r1, [r3, r4, lsl #2]	@ movhi
 177 00a2 38BD     		pop	{r3, r4, r5, pc}
 178              	.LVL29:
 179              	.L2:
1701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1702:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 34


1703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1704:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Halt CPU in debug mode if config is out of valid range */
1705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CYASSERT(0u != 0u);
 180              		.loc 1 1705 0 discriminator 1
 181 00a4 0020     		movs	r0, #0
 182              	.LVL30:
 183 00a6 FFF7FEFF 		bl	CyHalt
 184              	.LVL31:
 185 00aa 38BD     		pop	{r3, r4, r5, pc}
 186              	.LVL32:
 187              	.L19:
 188              		.align	2
 189              	.L18:
 190 00ac 18010049 		.word	1224737048
 191 00b0 1C010049 		.word	1224737052
 192 00b4 19010049 		.word	1224737049
 193 00b8 1D010049 		.word	1224737053
 194 00bc 1A010049 		.word	1224737050
 195 00c0 1E010049 		.word	1224737054
 196 00c4 1B010049 		.word	1224737051
 197 00c8 1F010049 		.word	1224737055
 198 00cc 00000000 		.word	.LANCHOR0
 199              		.cfi_endproc
 200              	.LFE21:
 201              		.size	BRAKE_ADC_GainCompensation, .-BRAKE_ADC_GainCompensation
 202              		.section	.text.BRAKE_ADC_SetDSMRef0Reg,"ax",%progbits
 203              		.align	2
 204              		.thumb
 205              		.thumb_func
 206              		.type	BRAKE_ADC_SetDSMRef0Reg, %function
 207              	BRAKE_ADC_SetDSMRef0Reg:
 208              	.LFB22:
1706:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1707:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1708:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1709:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1710:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
1711:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetDSMRef0Reg(uint8)
1712:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************
1713:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1714:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1715:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API sets the DSM_REF0 register. This is written for internal use.
1716:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1717:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  value:  Value to be written to DSM_REF0 register.
1719:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1720:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1721:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1722:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1723:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************/
1724:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_SetDSMRef0Reg(uint8 value) 
1725:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 209              		.loc 1 1725 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              	.LVL33:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 35


 214 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 215              		.cfi_def_cfa_offset 24
 216              		.cfi_offset 3, -24
 217              		.cfi_offset 4, -20
 218              		.cfi_offset 5, -16
 219              		.cfi_offset 6, -12
 220              		.cfi_offset 7, -8
 221              		.cfi_offset 14, -4
 222 0002 0746     		mov	r7, r0
1726:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
1727:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 223              		.loc 1 1727 0
 224 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 225              	.LVL34:
 226 0008 0646     		mov	r6, r0
 227              	.LVL35:
1728:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1729:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Enable power to VCMBUF0, REFBUF0 and REFBUF1, enable PRES */
1730:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= (BRAKE_ADC_IGNORE_PRESA1 | BRAKE_ADC_IGNORE_PRESD1);
 228              		.loc 1 1730 0
 229 000a 0D4D     		ldr	r5, .L22
 230 000c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 231 000e 43F00303 		orr	r3, r3, #3
 232 0012 2B70     		strb	r3, [r5]
1731:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= (BRAKE_ADC_IGNORE_PRESA2 | BRAKE_ADC_IGNORE_PRESD2);
 233              		.loc 1 1731 0
 234 0014 0B4C     		ldr	r4, .L22+4
 235 0016 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 236 0018 43F00303 		orr	r3, r3, #3
 237 001c 2370     		strb	r3, [r4]
1732:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG = value;
 238              		.loc 1 1732 0
 239 001e 0A4B     		ldr	r3, .L22+8
 240 0020 1F70     		strb	r7, [r3]
1733:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1734:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds */
1735:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 241              		.loc 1 1735 0
 242 0022 0320     		movs	r0, #3
 243 0024 FFF7FEFF 		bl	CyDelayUs
 244              	.LVL36:
1736:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
1737:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~(BRAKE_ADC_IGNORE_PRESA1 | BRAKE_ADC_IGNORE_PRESD1);
 245              		.loc 1 1737 0
 246 0028 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 247 002a 03F0FC03 		and	r3, r3, #252
 248 002e 2B70     		strb	r3, [r5]
1738:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~(BRAKE_ADC_IGNORE_PRESA2 | BRAKE_ADC_IGNORE_PRESD2);
 249              		.loc 1 1738 0
 250 0030 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 251 0032 03F0FC03 		and	r3, r3, #252
 252 0036 2370     		strb	r3, [r4]
1739:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1740:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 253              		.loc 1 1740 0
 254 0038 3046     		mov	r0, r6
 255 003a FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 36


 256              	.LVL37:
 257 003e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 258              	.LVL38:
 259              	.L23:
 260              		.align	2
 261              	.L22:
 262 0040 F8460040 		.word	1073759992
 263 0044 F9460040 		.word	1073759993
 264 0048 92580040 		.word	1073764498
 265              		.cfi_endproc
 266              	.LFE22:
 267              		.size	BRAKE_ADC_SetDSMRef0Reg, .-BRAKE_ADC_SetDSMRef0Reg
 268              		.section	.text.BRAKE_ADC_InitConfig,"ax",%progbits
 269              		.align	2
 270              		.thumb
 271              		.thumb_func
 272              		.type	BRAKE_ADC_InitConfig, %function
 273              	BRAKE_ADC_InitConfig:
 274              	.LFB19:
1243:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_stopConversion = 0u;
 275              		.loc 1 1243 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              	.LVL39:
 280 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 281              		.cfi_def_cfa_offset 24
 282              		.cfi_offset 3, -24
 283              		.cfi_offset 4, -20
 284              		.cfi_offset 5, -16
 285              		.cfi_offset 6, -12
 286              		.cfi_offset 7, -8
 287              		.cfi_offset 14, -4
 288 0002 0446     		mov	r4, r0
1244:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 289              		.loc 1 1244 0
 290 0004 0022     		movs	r2, #0
 291 0006 C04B     		ldr	r3, .L30
 292 0008 1A74     		strb	r2, [r3, #16]
1246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 293              		.loc 1 1246 0
 294 000a 0128     		cmp	r0, #1
 295 000c 5BD1     		bne	.L25
1249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG1_DEC_SHIFT1;
 296              		.loc 1 1249 0
 297 000e 3822     		movs	r2, #56
 298 0010 BE4B     		ldr	r3, .L30+4
 299 0012 1A70     		strb	r2, [r3]
1250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG1_DEC_SHIFT2;
 300              		.loc 1 1250 0
 301 0014 0527     		movs	r7, #5
 302 0016 0233     		adds	r3, r3, #2
 303 0018 1F70     		strb	r7, [r3]
1251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG1_DEC_DR2;
 304              		.loc 1 1251 0
 305 001a 0722     		movs	r2, #7
 306 001c 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 37


 307 001e 1A70     		strb	r2, [r3]
1252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG1_DEC_DR2H;
 308              		.loc 1 1252 0
 309 0020 0025     		movs	r5, #0
 310 0022 0133     		adds	r3, r3, #1
 311 0024 1D70     		strb	r5, [r3]
1253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG1_DEC_DR1;
 312              		.loc 1 1253 0
 313 0026 0133     		adds	r3, r3, #1
 314 0028 1D70     		strb	r5, [r3]
1254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG1_DEC_OCOR;
 315              		.loc 1 1254 0
 316 002a 2D22     		movs	r2, #45
 317 002c 0133     		adds	r3, r3, #1
 318 002e 1A70     		strb	r2, [r3]
1255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG1_DEC_OCORM;
 319              		.loc 1 1255 0
 320 0030 0233     		adds	r3, r3, #2
 321 0032 1D70     		strb	r5, [r3]
1256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG1_DEC_OCORH;
 322              		.loc 1 1256 0
 323 0034 0133     		adds	r3, r3, #1
 324 0036 1D70     		strb	r5, [r3]
1257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG1_DEC_COHER;
 325              		.loc 1 1257 0
 326 0038 0133     		adds	r3, r3, #1
 327 003a 1D70     		strb	r5, [r3]
1258:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 328              		.loc 1 1258 0
 329 003c 0126     		movs	r6, #1
 330 003e 0A33     		adds	r3, r3, #10
 331 0040 1E70     		strb	r6, [r3]
1260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG1_DSM_CR5;
 332              		.loc 1 1260 0
 333 0042 1422     		movs	r2, #20
 334 0044 03F52763 		add	r3, r3, #2672
 335 0048 1A70     		strb	r2, [r3]
1261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG1_DSM_CR6;
 336              		.loc 1 1261 0
 337 004a 0133     		adds	r3, r3, #1
 338 004c 1F70     		strb	r7, [r3]
1262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG1_DSM_CR7;
 339              		.loc 1 1262 0
 340 004e 1622     		movs	r2, #22
 341 0050 0133     		adds	r3, r3, #1
 342 0052 1A70     		strb	r2, [r3]
1263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG1_DSM_CR10;
 343              		.loc 1 1263 0
 344 0054 0133     		adds	r3, r3, #1
 345 0056 1D70     		strb	r5, [r3]
1264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG1_DSM_CR11;
 346              		.loc 1 1264 0
 347 0058 4422     		movs	r2, #68
 348 005a 0333     		adds	r3, r3, #3
 349 005c 1A70     		strb	r2, [r3]
1265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG1_DSM_CR12;
 350              		.loc 1 1265 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 38


 351 005e 4822     		movs	r2, #72
 352 0060 0133     		adds	r3, r3, #1
 353 0062 1A70     		strb	r2, [r3]
1266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG1_DSM_CR14;
 354              		.loc 1 1266 0
 355 0064 0133     		adds	r3, r3, #1
 356 0066 1E70     		strb	r6, [r3]
1267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG1_DSM_CR15;
 357              		.loc 1 1267 0
 358 0068 0233     		adds	r3, r3, #2
 359 006a 1E70     		strb	r6, [r3]
1268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG1_DSM_CR16;
 360              		.loc 1 1268 0
 361 006c 1122     		movs	r2, #17
 362 006e 0133     		adds	r3, r3, #1
 363 0070 1A70     		strb	r2, [r3]
1269:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG1_DSM_CR17;
 364              		.loc 1 1269 0
 365 0072 1922     		movs	r2, #25
 366 0074 0133     		adds	r3, r3, #1
 367 0076 1A70     		strb	r2, [r3]
1270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
 368              		.loc 1 1270 0
 369 0078 9722     		movs	r2, #151
 370 007a 0133     		adds	r3, r3, #1
 371 007c 1A70     		strb	r2, [r3]
1272:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG1_DSM_REF2;
 372              		.loc 1 1272 0
 373 007e 5220     		movs	r0, #82
 374              	.LVL40:
 375 0080 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 376              	.LVL41:
1273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG1_DSM_REF3;
 377              		.loc 1 1273 0
 378 0084 5822     		movs	r2, #88
 379 0086 A24B     		ldr	r3, .L30+8
 380 0088 1A70     		strb	r2, [r3]
1274:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 381              		.loc 1 1274 0
 382 008a 0133     		adds	r3, r3, #1
 383 008c 1D70     		strb	r5, [r3]
1276:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG1_DSM_BUF1;
 384              		.loc 1 1276 0
 385 008e 0533     		adds	r3, r3, #5
 386 0090 1F70     		strb	r7, [r3]
1277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG1_DSM_BUF2;
 387              		.loc 1 1277 0
 388 0092 0222     		movs	r2, #2
 389 0094 0133     		adds	r3, r3, #1
 390 0096 1A70     		strb	r2, [r3]
1278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG1_DSM_BUF3;
 391              		.loc 1 1278 0
 392 0098 0133     		adds	r3, r3, #1
 393 009a 1D70     		strb	r5, [r3]
1279:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 394              		.loc 1 1279 0
 395 009c 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 39


 396 009e 1D70     		strb	r5, [r3]
1288:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
 397              		.loc 1 1288 0
 398 00a0 2846     		mov	r0, r5
 399 00a2 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 400              	.LVL42:
1300:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 401              		.loc 1 1300 0
 402 00a6 40F6CD42 		movw	r2, #3277
 403 00aa 9A4B     		ldr	r3, .L30+12
 404 00ac 1A60     		str	r2, [r3]
1302:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 405              		.loc 1 1302 0
 406 00ae 0C20     		movs	r0, #12
 407 00b0 3146     		mov	r1, r6
 408 00b2 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 409              	.LVL43:
1306:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 410              		.loc 1 1306 0
 411 00b6 3320     		movs	r0, #51
 412 00b8 3146     		mov	r1, r6
 413 00ba FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 414              	.LVL44:
1311:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 415              		.loc 1 1311 0
 416 00be 1D20     		movs	r0, #29
 417 00c0 9549     		ldr	r1, .L30+16
 418 00c2 FFF7FEFF 		bl	CyIntSetVector
 419              	.LVL45:
 420              	.L25:
1316:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 421              		.loc 1 1316 0
 422 00c6 022C     		cmp	r4, #2
 423 00c8 5DD1     		bne	.L26
1319:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG2_DEC_SHIFT1;
 424              		.loc 1 1319 0
 425 00ca 3822     		movs	r2, #56
 426 00cc 8F4B     		ldr	r3, .L30+4
 427 00ce 1A70     		strb	r2, [r3]
1320:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG2_DEC_SHIFT2;
 428              		.loc 1 1320 0
 429 00d0 0422     		movs	r2, #4
 430 00d2 0233     		adds	r3, r3, #2
 431 00d4 1A70     		strb	r2, [r3]
1321:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG2_DEC_DR2;
 432              		.loc 1 1321 0
 433 00d6 0622     		movs	r2, #6
 434 00d8 0133     		adds	r3, r3, #1
 435 00da 1A70     		strb	r2, [r3]
1322:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG2_DEC_DR2H;
 436              		.loc 1 1322 0
 437 00dc 0025     		movs	r5, #0
 438 00de 0133     		adds	r3, r3, #1
 439 00e0 1D70     		strb	r5, [r3]
1323:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG2_DEC_DR1;
 440              		.loc 1 1323 0
 441 00e2 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 40


 442 00e4 1D70     		strb	r5, [r3]
1324:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG2_DEC_OCOR;
 443              		.loc 1 1324 0
 444 00e6 3F22     		movs	r2, #63
 445 00e8 0133     		adds	r3, r3, #1
 446 00ea 1A70     		strb	r2, [r3]
1325:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG2_DEC_OCORM;
 447              		.loc 1 1325 0
 448 00ec 0233     		adds	r3, r3, #2
 449 00ee 1D70     		strb	r5, [r3]
1326:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG2_DEC_OCORH;
 450              		.loc 1 1326 0
 451 00f0 0133     		adds	r3, r3, #1
 452 00f2 1D70     		strb	r5, [r3]
1327:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG2_DEC_COHER;
 453              		.loc 1 1327 0
 454 00f4 0133     		adds	r3, r3, #1
 455 00f6 1D70     		strb	r5, [r3]
1328:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 456              		.loc 1 1328 0
 457 00f8 0126     		movs	r6, #1
 458 00fa 0A33     		adds	r3, r3, #10
 459 00fc 1E70     		strb	r6, [r3]
1330:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG2_DSM_CR5;
 460              		.loc 1 1330 0
 461 00fe 5022     		movs	r2, #80
 462 0100 03F52763 		add	r3, r3, #2672
 463 0104 1A70     		strb	r2, [r3]
1331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG2_DSM_CR6;
 464              		.loc 1 1331 0
 465 0106 2722     		movs	r2, #39
 466 0108 0133     		adds	r3, r3, #1
 467 010a 1A70     		strb	r2, [r3]
1332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG2_DSM_CR7;
 468              		.loc 1 1332 0
 469 010c 2C22     		movs	r2, #44
 470 010e 0133     		adds	r3, r3, #1
 471 0110 1A70     		strb	r2, [r3]
1333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG2_DSM_CR10;
 472              		.loc 1 1333 0
 473 0112 0133     		adds	r3, r3, #1
 474 0114 1D70     		strb	r5, [r3]
1334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG2_DSM_CR11;
 475              		.loc 1 1334 0
 476 0116 5522     		movs	r2, #85
 477 0118 0333     		adds	r3, r3, #3
 478 011a 1A70     		strb	r2, [r3]
1335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG2_DSM_CR12;
 479              		.loc 1 1335 0
 480 011c 5A22     		movs	r2, #90
 481 011e 0133     		adds	r3, r3, #1
 482 0120 1A70     		strb	r2, [r3]
1336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG2_DSM_CR14;
 483              		.loc 1 1336 0
 484 0122 0527     		movs	r7, #5
 485 0124 0133     		adds	r3, r3, #1
 486 0126 1F70     		strb	r7, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 41


1337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG2_DSM_CR15;
 487              		.loc 1 1337 0
 488 0128 0233     		adds	r3, r3, #2
 489 012a 1E70     		strb	r6, [r3]
1338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG2_DSM_CR16;
 490              		.loc 1 1338 0
 491 012c 1122     		movs	r2, #17
 492 012e 0133     		adds	r3, r3, #1
 493 0130 1A70     		strb	r2, [r3]
1339:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG2_DSM_CR17;
 494              		.loc 1 1339 0
 495 0132 1922     		movs	r2, #25
 496 0134 0133     		adds	r3, r3, #1
 497 0136 1A70     		strb	r2, [r3]
1340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS cirucit */
 498              		.loc 1 1340 0
 499 0138 9722     		movs	r2, #151
 500 013a 0133     		adds	r3, r3, #1
 501 013c 1A70     		strb	r2, [r3]
1342:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG2_DSM_REF2;
 502              		.loc 1 1342 0
 503 013e 4420     		movs	r0, #68
 504 0140 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 505              	.LVL46:
1343:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG2_DSM_REF3;
 506              		.loc 1 1343 0
 507 0144 5822     		movs	r2, #88
 508 0146 724B     		ldr	r3, .L30+8
 509 0148 1A70     		strb	r2, [r3]
1344:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 510              		.loc 1 1344 0
 511 014a 0133     		adds	r3, r3, #1
 512 014c 1D70     		strb	r5, [r3]
1346:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG2_DSM_BUF1;
 513              		.loc 1 1346 0
 514 014e 0533     		adds	r3, r3, #5
 515 0150 1F70     		strb	r7, [r3]
1347:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG2_DSM_BUF2;
 516              		.loc 1 1347 0
 517 0152 0222     		movs	r2, #2
 518 0154 0133     		adds	r3, r3, #1
 519 0156 1A70     		strb	r2, [r3]
1348:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG2_DSM_BUF3;
 520              		.loc 1 1348 0
 521 0158 0133     		adds	r3, r3, #1
 522 015a 1D70     		strb	r5, [r3]
1349:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 523              		.loc 1 1349 0
 524 015c 0133     		adds	r3, r3, #1
 525 015e 1D70     		strb	r5, [r3]
1359:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
 526              		.loc 1 1359 0
 527 0160 2846     		mov	r0, r5
 528 0162 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 529              	.LVL47:
1371:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 530              		.loc 1 1371 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 42


 531 0166 4FF47A42 		mov	r2, #64000
 532 016a 6A4B     		ldr	r3, .L30+12
 533 016c 1A60     		str	r2, [r3]
1373:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 534              		.loc 1 1373 0
 535 016e 0820     		movs	r0, #8
 536 0170 3146     		mov	r1, r6
 537 0172 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 538              	.LVL48:
1377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 539              		.loc 1 1377 0
 540 0176 2520     		movs	r0, #37
 541 0178 3146     		mov	r1, r6
 542 017a FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 543              	.LVL49:
1382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 544              		.loc 1 1382 0
 545 017e 1D20     		movs	r0, #29
 546 0180 6649     		ldr	r1, .L30+20
 547 0182 FFF7FEFF 		bl	CyIntSetVector
 548              	.LVL50:
 549              	.L26:
1388:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 550              		.loc 1 1388 0
 551 0186 032C     		cmp	r4, #3
 552 0188 5DD1     		bne	.L27
1391:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG3_DEC_SHIFT1;
 553              		.loc 1 1391 0
 554 018a 3822     		movs	r2, #56
 555 018c 5F4B     		ldr	r3, .L30+4
 556 018e 1A70     		strb	r2, [r3]
1392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG3_DEC_SHIFT2;
 557              		.loc 1 1392 0
 558 0190 0422     		movs	r2, #4
 559 0192 0233     		adds	r3, r3, #2
 560 0194 1A70     		strb	r2, [r3]
1393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG3_DEC_DR2;
 561              		.loc 1 1393 0
 562 0196 0622     		movs	r2, #6
 563 0198 0133     		adds	r3, r3, #1
 564 019a 1A70     		strb	r2, [r3]
1394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG3_DEC_DR2H;
 565              		.loc 1 1394 0
 566 019c 0025     		movs	r5, #0
 567 019e 0133     		adds	r3, r3, #1
 568 01a0 1D70     		strb	r5, [r3]
1395:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG3_DEC_DR1;
 569              		.loc 1 1395 0
 570 01a2 0133     		adds	r3, r3, #1
 571 01a4 1D70     		strb	r5, [r3]
1396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG3_DEC_OCOR;
 572              		.loc 1 1396 0
 573 01a6 3F22     		movs	r2, #63
 574 01a8 0133     		adds	r3, r3, #1
 575 01aa 1A70     		strb	r2, [r3]
1397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG3_DEC_OCORM;
 576              		.loc 1 1397 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 43


 577 01ac 0233     		adds	r3, r3, #2
 578 01ae 1D70     		strb	r5, [r3]
1398:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG3_DEC_OCORH;
 579              		.loc 1 1398 0
 580 01b0 0133     		adds	r3, r3, #1
 581 01b2 1D70     		strb	r5, [r3]
1399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG3_DEC_COHER;
 582              		.loc 1 1399 0
 583 01b4 0133     		adds	r3, r3, #1
 584 01b6 1D70     		strb	r5, [r3]
1400:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 585              		.loc 1 1400 0
 586 01b8 0126     		movs	r6, #1
 587 01ba 0A33     		adds	r3, r3, #10
 588 01bc 1E70     		strb	r6, [r3]
1402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG3_DSM_CR5;
 589              		.loc 1 1402 0
 590 01be 5022     		movs	r2, #80
 591 01c0 03F52763 		add	r3, r3, #2672
 592 01c4 1A70     		strb	r2, [r3]
1403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG3_DSM_CR6;
 593              		.loc 1 1403 0
 594 01c6 2722     		movs	r2, #39
 595 01c8 0133     		adds	r3, r3, #1
 596 01ca 1A70     		strb	r2, [r3]
1404:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG3_DSM_CR7;
 597              		.loc 1 1404 0
 598 01cc 2C22     		movs	r2, #44
 599 01ce 0133     		adds	r3, r3, #1
 600 01d0 1A70     		strb	r2, [r3]
1405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG3_DSM_CR10;
 601              		.loc 1 1405 0
 602 01d2 0133     		adds	r3, r3, #1
 603 01d4 1D70     		strb	r5, [r3]
1406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG3_DSM_CR11;
 604              		.loc 1 1406 0
 605 01d6 5522     		movs	r2, #85
 606 01d8 0333     		adds	r3, r3, #3
 607 01da 1A70     		strb	r2, [r3]
1407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG3_DSM_CR12;
 608              		.loc 1 1407 0
 609 01dc 5A22     		movs	r2, #90
 610 01de 0133     		adds	r3, r3, #1
 611 01e0 1A70     		strb	r2, [r3]
1408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG3_DSM_CR14;
 612              		.loc 1 1408 0
 613 01e2 0527     		movs	r7, #5
 614 01e4 0133     		adds	r3, r3, #1
 615 01e6 1F70     		strb	r7, [r3]
1409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG3_DSM_CR15;
 616              		.loc 1 1409 0
 617 01e8 0233     		adds	r3, r3, #2
 618 01ea 1E70     		strb	r6, [r3]
1410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG3_DSM_CR16;
 619              		.loc 1 1410 0
 620 01ec 1122     		movs	r2, #17
 621 01ee 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 44


 622 01f0 1A70     		strb	r2, [r3]
1411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG3_DSM_CR17;
 623              		.loc 1 1411 0
 624 01f2 1922     		movs	r2, #25
 625 01f4 0133     		adds	r3, r3, #1
 626 01f6 1A70     		strb	r2, [r3]
1412:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
 627              		.loc 1 1412 0
 628 01f8 9722     		movs	r2, #151
 629 01fa 0133     		adds	r3, r3, #1
 630 01fc 1A70     		strb	r2, [r3]
1414:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG3_DSM_REF2;
 631              		.loc 1 1414 0
 632 01fe 4420     		movs	r0, #68
 633 0200 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 634              	.LVL51:
1415:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG3_DSM_REF3;
 635              		.loc 1 1415 0
 636 0204 5822     		movs	r2, #88
 637 0206 424B     		ldr	r3, .L30+8
 638 0208 1A70     		strb	r2, [r3]
1416:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 639              		.loc 1 1416 0
 640 020a 0133     		adds	r3, r3, #1
 641 020c 1D70     		strb	r5, [r3]
1418:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG3_DSM_BUF1;
 642              		.loc 1 1418 0
 643 020e 0533     		adds	r3, r3, #5
 644 0210 1F70     		strb	r7, [r3]
1419:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG3_DSM_BUF2;
 645              		.loc 1 1419 0
 646 0212 0222     		movs	r2, #2
 647 0214 0133     		adds	r3, r3, #1
 648 0216 1A70     		strb	r2, [r3]
1420:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG3_DSM_BUF3;
 649              		.loc 1 1420 0
 650 0218 0133     		adds	r3, r3, #1
 651 021a 1D70     		strb	r5, [r3]
1421:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 652              		.loc 1 1421 0
 653 021c 0133     		adds	r3, r3, #1
 654 021e 1D70     		strb	r5, [r3]
1430:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
 655              		.loc 1 1430 0
 656 0220 2846     		mov	r0, r5
 657 0222 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 658              	.LVL52:
1441:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 659              		.loc 1 1441 0
 660 0226 4FF47A42 		mov	r2, #64000
 661 022a 3A4B     		ldr	r3, .L30+12
 662 022c 1A60     		str	r2, [r3]
1443:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 663              		.loc 1 1443 0
 664 022e 0820     		movs	r0, #8
 665 0230 3146     		mov	r1, r6
 666 0232 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 45


 667              	.LVL53:
1447:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 668              		.loc 1 1447 0
 669 0236 2520     		movs	r0, #37
 670 0238 3146     		mov	r1, r6
 671 023a FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 672              	.LVL54:
1452:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 673              		.loc 1 1452 0
 674 023e 1D20     		movs	r0, #29
 675 0240 3749     		ldr	r1, .L30+24
 676 0242 FFF7FEFF 		bl	CyIntSetVector
 677              	.LVL55:
 678              	.L27:
1458:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 679              		.loc 1 1458 0
 680 0246 042C     		cmp	r4, #4
 681 0248 5DD1     		bne	.L24
1461:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG4_DEC_SHIFT1;
 682              		.loc 1 1461 0
 683 024a 3822     		movs	r2, #56
 684 024c 2F4B     		ldr	r3, .L30+4
 685 024e 1A70     		strb	r2, [r3]
1462:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG4_DEC_SHIFT2;
 686              		.loc 1 1462 0
 687 0250 0422     		movs	r2, #4
 688 0252 0233     		adds	r3, r3, #2
 689 0254 1A70     		strb	r2, [r3]
1463:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG4_DEC_DR2;
 690              		.loc 1 1463 0
 691 0256 0622     		movs	r2, #6
 692 0258 0133     		adds	r3, r3, #1
 693 025a 1A70     		strb	r2, [r3]
1464:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG4_DEC_DR2H;
 694              		.loc 1 1464 0
 695 025c 0024     		movs	r4, #0
 696 025e 0133     		adds	r3, r3, #1
 697 0260 1C70     		strb	r4, [r3]
1465:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG4_DEC_DR1;
 698              		.loc 1 1465 0
 699 0262 0133     		adds	r3, r3, #1
 700 0264 1C70     		strb	r4, [r3]
1466:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG4_DEC_OCOR;
 701              		.loc 1 1466 0
 702 0266 3F22     		movs	r2, #63
 703 0268 0133     		adds	r3, r3, #1
 704 026a 1A70     		strb	r2, [r3]
1467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG4_DEC_OCORM;
 705              		.loc 1 1467 0
 706 026c 0233     		adds	r3, r3, #2
 707 026e 1C70     		strb	r4, [r3]
1468:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG4_DEC_OCORH;
 708              		.loc 1 1468 0
 709 0270 0133     		adds	r3, r3, #1
 710 0272 1C70     		strb	r4, [r3]
1469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG4_DEC_COHER;
 711              		.loc 1 1469 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 46


 712 0274 0133     		adds	r3, r3, #1
 713 0276 1C70     		strb	r4, [r3]
1470:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 714              		.loc 1 1470 0
 715 0278 0125     		movs	r5, #1
 716 027a 0A33     		adds	r3, r3, #10
 717 027c 1D70     		strb	r5, [r3]
1472:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG4_DSM_CR5;
 718              		.loc 1 1472 0
 719 027e 5022     		movs	r2, #80
 720 0280 03F52763 		add	r3, r3, #2672
 721 0284 1A70     		strb	r2, [r3]
1473:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG4_DSM_CR6;
 722              		.loc 1 1473 0
 723 0286 2722     		movs	r2, #39
 724 0288 0133     		adds	r3, r3, #1
 725 028a 1A70     		strb	r2, [r3]
1474:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG4_DSM_CR7;
 726              		.loc 1 1474 0
 727 028c 2C22     		movs	r2, #44
 728 028e 0133     		adds	r3, r3, #1
 729 0290 1A70     		strb	r2, [r3]
1475:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG4_DSM_CR10;
 730              		.loc 1 1475 0
 731 0292 0133     		adds	r3, r3, #1
 732 0294 1C70     		strb	r4, [r3]
1476:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG4_DSM_CR11;
 733              		.loc 1 1476 0
 734 0296 5522     		movs	r2, #85
 735 0298 0333     		adds	r3, r3, #3
 736 029a 1A70     		strb	r2, [r3]
1477:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG4_DSM_CR12;
 737              		.loc 1 1477 0
 738 029c 5A22     		movs	r2, #90
 739 029e 0133     		adds	r3, r3, #1
 740 02a0 1A70     		strb	r2, [r3]
1478:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG4_DSM_CR14;
 741              		.loc 1 1478 0
 742 02a2 0526     		movs	r6, #5
 743 02a4 0133     		adds	r3, r3, #1
 744 02a6 1E70     		strb	r6, [r3]
1479:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG4_DSM_CR15;
 745              		.loc 1 1479 0
 746 02a8 0233     		adds	r3, r3, #2
 747 02aa 1D70     		strb	r5, [r3]
1480:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG4_DSM_CR16;
 748              		.loc 1 1480 0
 749 02ac 1122     		movs	r2, #17
 750 02ae 0133     		adds	r3, r3, #1
 751 02b0 1A70     		strb	r2, [r3]
1481:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG4_DSM_CR17;
 752              		.loc 1 1481 0
 753 02b2 1922     		movs	r2, #25
 754 02b4 0133     		adds	r3, r3, #1
 755 02b6 1A70     		strb	r2, [r3]
1482:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
 756              		.loc 1 1482 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 47


 757 02b8 9722     		movs	r2, #151
 758 02ba 0133     		adds	r3, r3, #1
 759 02bc 1A70     		strb	r2, [r3]
1484:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG4_DSM_REF2;
 760              		.loc 1 1484 0
 761 02be 4420     		movs	r0, #68
 762 02c0 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 763              	.LVL56:
1485:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG4_DSM_REF3;
 764              		.loc 1 1485 0
 765 02c4 5822     		movs	r2, #88
 766 02c6 124B     		ldr	r3, .L30+8
 767 02c8 1A70     		strb	r2, [r3]
1486:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 768              		.loc 1 1486 0
 769 02ca 0133     		adds	r3, r3, #1
 770 02cc 1C70     		strb	r4, [r3]
1488:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG4_DSM_BUF1;
 771              		.loc 1 1488 0
 772 02ce 0533     		adds	r3, r3, #5
 773 02d0 1E70     		strb	r6, [r3]
1489:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG4_DSM_BUF2;
 774              		.loc 1 1489 0
 775 02d2 0222     		movs	r2, #2
 776 02d4 0133     		adds	r3, r3, #1
 777 02d6 1A70     		strb	r2, [r3]
1490:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG4_DSM_BUF3;
 778              		.loc 1 1490 0
 779 02d8 0133     		adds	r3, r3, #1
 780 02da 1C70     		strb	r4, [r3]
1491:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 781              		.loc 1 1491 0
 782 02dc 0133     		adds	r3, r3, #1
 783 02de 1C70     		strb	r4, [r3]
1500:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
 784              		.loc 1 1500 0
 785 02e0 2046     		mov	r0, r4
 786 02e2 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 787              	.LVL57:
1511:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 788              		.loc 1 1511 0
 789 02e6 4FF47A42 		mov	r2, #64000
 790 02ea 0A4B     		ldr	r3, .L30+12
 791 02ec 1A60     		str	r2, [r3]
1513:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 792              		.loc 1 1513 0
 793 02ee 0820     		movs	r0, #8
 794 02f0 2946     		mov	r1, r5
 795 02f2 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 796              	.LVL58:
1517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 797              		.loc 1 1517 0
 798 02f6 2520     		movs	r0, #37
 799 02f8 2946     		mov	r1, r5
 800 02fa FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 801              	.LVL59:
1522:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 48


 802              		.loc 1 1522 0
 803 02fe 1D20     		movs	r0, #29
 804 0300 0849     		ldr	r1, .L30+28
 805 0302 FFF7FEFF 		bl	CyIntSetVector
 806              	.LVL60:
 807              	.L24:
 808 0306 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 809              	.L31:
 810              		.align	2
 811              	.L30:
 812 0308 00000000 		.word	.LANCHOR0
 813 030c 004E0040 		.word	1073761792
 814 0310 94580040 		.word	1073764500
 815 0314 00000000 		.word	BRAKE_ADC_CountsPerVolt
 816 0318 00000000 		.word	BRAKE_ADC_ISR1
 817 031c 00000000 		.word	BRAKE_ADC_ISR2
 818 0320 00000000 		.word	BRAKE_ADC_ISR3
 819 0324 00000000 		.word	BRAKE_ADC_ISR4
 820              		.cfi_endproc
 821              	.LFE19:
 822              		.size	BRAKE_ADC_InitConfig, .-BRAKE_ADC_InitConfig
 823              		.section	.text.BRAKE_ADC_Init,"ax",%progbits
 824              		.align	2
 825              		.global	BRAKE_ADC_Init
 826              		.thumb
 827              		.thumb_func
 828              		.type	BRAKE_ADC_Init, %function
 829              	BRAKE_ADC_Init:
 830              	.LFB0:
  92:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 831              		.loc 1 92 0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 836              		.cfi_def_cfa_offset 24
 837              		.cfi_offset 4, -24
 838              		.cfi_offset 5, -20
 839              		.cfi_offset 6, -16
 840              		.cfi_offset 7, -12
 841              		.cfi_offset 8, -8
 842              		.cfi_offset 14, -4
 843 0004 82B0     		sub	sp, sp, #8
 844              		.cfi_def_cfa_offset 32
  94:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_convDone = 0u;
 845              		.loc 1 94 0
 846 0006 394D     		ldr	r5, .L34
 847 0008 4FF00108 		mov	r8, #1
 848 000c 85F80080 		strb	r8, [r5]
  95:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 849              		.loc 1 95 0
 850 0010 374E     		ldr	r6, .L34+4
 851 0012 0024     		movs	r4, #0
 852 0014 7474     		strb	r4, [r6, #17]
  97:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 853              		.loc 1 97 0
 854 0016 1020     		movs	r0, #16
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 49


 855 0018 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetModeRegister
 856              	.LVL61:
 101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 857              		.loc 1 101 0
 858 001c 1020     		movs	r0, #16
 859 001e FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetModeRegister
 860              	.LVL62:
 106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 861              		.loc 1 106 0
 862 0022 1D20     		movs	r0, #29
 863 0024 0721     		movs	r1, #7
 864 0026 FFF7FEFF 		bl	CyIntSetPriority
 865              	.LVL63:
 110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM1_REG    = BRAKE_ADC_CFG1_DSM_DEM1;
 866              		.loc 1 110 0
 867 002a 0427     		movs	r7, #4
 868 002c 314B     		ldr	r3, .L34+8
 869 002e 1F70     		strb	r7, [r3]
 111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_MISC_REG    = BRAKE_ADC_CFG1_DSM_MISC;
 870              		.loc 1 111 0
 871 0030 0133     		adds	r3, r3, #1
 872 0032 1C70     		strb	r4, [r3]
 112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CLK_REG    |= BRAKE_ADC_CFG1_DSM_CLK;
 873              		.loc 1 112 0
 874 0034 0733     		adds	r3, r3, #7
 875 0036 1C70     		strb	r4, [r3]
 113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF1_REG    = BRAKE_ADC_CFG1_DSM_REF1;
 876              		.loc 1 113 0
 877 0038 2F4A     		ldr	r2, .L34+12
 878 003a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 879 003c 43F01803 		orr	r3, r3, #24
 880 0040 1370     		strb	r3, [r2]
 114:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 881              		.loc 1 114 0
 882 0042 2E4B     		ldr	r3, .L34+16
 883 0044 1C70     		strb	r4, [r3]
 116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT1_REG    = BRAKE_ADC_CFG1_DSM_OUT1;
 884              		.loc 1 116 0
 885 0046 03F2F523 		addw	r3, r3, #757
 886 004a 1C70     		strb	r4, [r3]
 117:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 887              		.loc 1 117 0
 888 004c 0133     		adds	r3, r3, #1
 889 004e 1C70     		strb	r4, [r3]
 119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR1_REG     = BRAKE_ADC_CFG1_DSM_CR1;
 890              		.loc 1 119 0
 891 0050 0A22     		movs	r2, #10
 892 0052 A3F20933 		subw	r3, r3, #777
 893 0056 1A70     		strb	r2, [r3]
 120:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_MI_ENABLE != 0u) /* Enable Modulator Input */
 894              		.loc 1 120 0
 895 0058 0133     		adds	r3, r3, #1
 896 005a 1C70     		strb	r4, [r3]
 124:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_MI_ENABLE != 0u*/    
 897              		.loc 1 124 0
 898 005c 0233     		adds	r3, r3, #2
 899 005e 1C70     		strb	r4, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 50


 126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR9_REG     = BRAKE_ADC_CFG1_DSM_CR9;
 900              		.loc 1 126 0
 901 0060 1222     		movs	r2, #18
 902 0062 0533     		adds	r3, r3, #5
 903 0064 1A70     		strb	r2, [r3]
 127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR13_REG    = BRAKE_ADC_CFG1_DSM_CR13;
 904              		.loc 1 127 0
 905 0066 1322     		movs	r2, #19
 906 0068 0133     		adds	r3, r3, #1
 907 006a 1A70     		strb	r2, [r3]
 128:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 908              		.loc 1 128 0
 909 006c 0433     		adds	r3, r3, #4
 910 006e 1C70     		strb	r4, [r3]
 130:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 911              		.loc 1 130 0
 912 0070 1422     		movs	r2, #20
 913 0072 A3F68C23 		subw	r3, r3, #2700
 914 0076 1A70     		strb	r2, [r3]
 133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_IDEAL_DEC_GAIN,
 915              		.loc 1 133 0
 916 0078 CDF80080 		str	r8, [sp]
 917 007c 0220     		movs	r0, #2
 918 007e 48F66B51 		movw	r1, #36203
 919 0082 47F2E972 		movw	r2, #30697
 920 0086 0E23     		movs	r3, #14
 921 0088 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 922              	.LVL64:
 139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_IDEAL_DEC_GAIN,
 923              		.loc 1 139 0
 924 008c 0223     		movs	r3, #2
 925 008e 0093     		str	r3, [sp]
 926 0090 2046     		mov	r0, r4
 927 0092 49F2DA01 		movw	r1, #37082
 928 0096 4FF40042 		mov	r2, #32768
 929 009a 1023     		movs	r3, #16
 930 009c FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 931              	.LVL65:
 146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_IDEAL_DEC_GAIN,
 932              		.loc 1 146 0
 933 00a0 0323     		movs	r3, #3
 934 00a2 0093     		str	r3, [sp]
 935 00a4 2046     		mov	r0, r4
 936 00a6 49F2DA01 		movw	r1, #37082
 937 00aa 4FF40042 		mov	r2, #32768
 938 00ae 1023     		movs	r3, #16
 939 00b0 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 940              	.LVL66:
 153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_IDEAL_DEC_GAIN,
 941              		.loc 1 153 0
 942 00b4 0097     		str	r7, [sp]
 943 00b6 2046     		mov	r0, r4
 944 00b8 49F2DA01 		movw	r1, #37082
 945 00bc 4FF40042 		mov	r2, #32768
 946 00c0 1023     		movs	r3, #16
 947 00c2 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 948              	.LVL67:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 51


 161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor);
 949              		.loc 1 161 0
 950 00c6 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 951 00c8 06EB8303 		add	r3, r6, r3, lsl #2
 952 00cc 13F8022C 		ldrb	r2, [r3, #-2]	@ zero_extendqisi2
 953 00d0 0B4B     		ldr	r3, .L34+20
 954 00d2 1A70     		strb	r2, [r3]
 162:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 955              		.loc 1 162 0
 956 00d4 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 957 00d6 013B     		subs	r3, r3, #1
 958 00d8 36F82320 		ldrh	r2, [r6, r3, lsl #2]
 959 00dc 094B     		ldr	r3, .L34+24
 960 00de 1A80     		strh	r2, [r3]	@ movhi
 165:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 961              		.loc 1 165 0
 962 00e0 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 963 00e2 FFF7FEFF 		bl	BRAKE_ADC_InitConfig
 964              	.LVL68:
 166:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 965              		.loc 1 166 0
 966 00e6 02B0     		add	sp, sp, #8
 967              		.cfi_def_cfa_offset 24
 968              		@ sp needed
 969 00e8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 970              	.L35:
 971              		.align	2
 972              	.L34:
 973 00ec 00000000 		.word	.LANCHOR1
 974 00f0 00000000 		.word	.LANCHOR0
 975 00f4 96580040 		.word	1073764502
 976 00f8 075B0040 		.word	1073765127
 977 00fc 93580040 		.word	1073764499
 978 0100 0E4E0040 		.word	1073761806
 979 0104 0C4E0040 		.word	1073761804
 980              		.cfi_endproc
 981              	.LFE0:
 982              		.size	BRAKE_ADC_Init, .-BRAKE_ADC_Init
 983              		.section	.text.BRAKE_ADC_Enable,"ax",%progbits
 984              		.align	2
 985              		.global	BRAKE_ADC_Enable
 986              		.thumb
 987              		.thumb_func
 988              		.type	BRAKE_ADC_Enable, %function
 989              	BRAKE_ADC_Enable:
 990              	.LFB1:
 185:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	uint8 config;
 991              		.loc 1 185 0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995 0000 70B5     		push	{r4, r5, r6, lr}
 996              		.cfi_def_cfa_offset 16
 997              		.cfi_offset 4, -16
 998              		.cfi_offset 5, -12
 999              		.cfi_offset 6, -8
 1000              		.cfi_offset 14, -4
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 52


 188:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1001              		.loc 1 188 0
 1002 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 1003              	.LVL69:
 1004 0006 0646     		mov	r6, r0
 1005              	.LVL70:
 191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 1006              		.loc 1 191 0
 1007 0008 2A4B     		ldr	r3, .L38
 1008 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1009              	.LVL71:
 194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG |= BRAKE_ADC_ACT_PWR_DSM_EN;
 1010              		.loc 1 194 0
 1011 000c 2A4B     		ldr	r3, .L38+4
 1012 000e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1013 0010 42F00102 		orr	r2, r2, #1
 1014 0014 1A70     		strb	r2, [r3]
 195:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1015              		.loc 1 195 0
 1016 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1017 0018 42F01002 		orr	r2, r2, #16
 1018 001c 1A70     		strb	r2, [r3]
 198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG |= BRAKE_ADC_STBY_PWR_DSM_EN;
 1019              		.loc 1 198 0
 1020 001e 1033     		adds	r3, r3, #16
 1021 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1022 0022 42F00102 		orr	r2, r2, #1
 1023 0026 1A70     		strb	r2, [r3]
 199:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1024              		.loc 1 199 0
 1025 0028 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1026 002a 42F01002 		orr	r2, r2, #16
 1027 002e 1A70     		strb	r2, [r3]
 202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
 1028              		.loc 1 202 0
 1029 0030 224D     		ldr	r5, .L38+8
 1030 0032 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1031 0034 43F00203 		orr	r3, r3, #2
 1032 0038 2B70     		strb	r3, [r5]
 203:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1033              		.loc 1 203 0
 1034 003a 214C     		ldr	r4, .L38+12
 1035 003c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1036 003e 43F00203 		orr	r3, r3, #2
 1037 0042 2370     		strb	r3, [r4]
 205:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1038              		.loc 1 205 0
 1039 0044 1F4A     		ldr	r2, .L38+16
 1040 0046 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1041 0048 43F00303 		orr	r3, r3, #3
 1042 004c 1370     		strb	r3, [r2]
 271:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1043              		.loc 1 271 0
 1044 004e 0320     		movs	r0, #3
 1045 0050 FFF7FEFF 		bl	CyDelayUs
 1046              	.LVL72:
 274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 53


 1047              		.loc 1 274 0
 1048 0054 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1049 0056 03F0FD03 		and	r3, r3, #253
 1050 005a 2B70     		strb	r3, [r5]
 275:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1051              		.loc 1 275 0
 1052 005c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1053 005e 03F0FD03 		and	r3, r3, #253
 1054 0062 2370     		strb	r3, [r4]
 278:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1055              		.loc 1 278 0
 1056 0064 184A     		ldr	r2, .L38+20
 1057 0066 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1058 0068 43F00603 		orr	r3, r3, #6
 1059 006c 1370     		strb	r3, [r2]
 281:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1060              		.loc 1 281 0
 1061 006e 7A22     		movs	r2, #122
 1062 0070 164B     		ldr	r3, .L38+24
 1063 0072 1A70     		strb	r2, [r3]
 285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG |= BRAKE_ADC_STBY_PWR_CLK_EN;
 1064              		.loc 1 285 0
 1065 0074 164A     		ldr	r2, .L38+28
 1066 0076 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1067 0078 43F00103 		orr	r3, r3, #1
 1068 007c 1370     		strb	r3, [r2]
 286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 1069              		.loc 1 286 0
 1070 007e 1032     		adds	r2, r2, #16
 1071 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1072 0082 43F00103 		orr	r3, r3, #1
 1073 0086 1370     		strb	r3, [r2]
 290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 1074              		.loc 1 290 0
 1075 0088 0F3A     		subs	r2, r2, #15
 1076 008a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1077 008c 43F00103 		orr	r3, r3, #1
 1078 0090 1370     		strb	r3, [r2]
 291:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1079              		.loc 1 291 0
 1080 0092 1032     		adds	r2, r2, #16
 1081 0094 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1082 0096 43F00103 		orr	r3, r3, #1
 1083 009a 1370     		strb	r3, [r2]
 295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Enable interrupt */
 1084              		.loc 1 295 0
 1085 009c 4FF00053 		mov	r3, #536870912
 1086 00a0 0C4A     		ldr	r2, .L38+32
 1087 00a2 1360     		str	r3, [r2]
 297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 1088              		.loc 1 297 0
 1089 00a4 A2F5C072 		sub	r2, r2, #384
 1090 00a8 1360     		str	r3, [r2]
 300:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1091              		.loc 1 300 0
 1092 00aa 3046     		mov	r0, r6
 1093 00ac FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 54


 1094              	.LVL73:
 1095 00b0 70BD     		pop	{r4, r5, r6, pc}
 1096              	.LVL74:
 1097              	.L39:
 1098 00b2 00BF     		.align	2
 1099              	.L38:
 1100 00b4 00000000 		.word	.LANCHOR1
 1101 00b8 AA430040 		.word	1073759146
 1102 00bc F8460040 		.word	1073759992
 1103 00c0 F9460040 		.word	1073759993
 1104 00c4 91580040 		.word	1073764497
 1105 00c8 77580040 		.word	1073764471
 1106 00cc 82580040 		.word	1073764482
 1107 00d0 A1430040 		.word	1073759137
 1108 00d4 80E200E0 		.word	-536812928
 1109              		.cfi_endproc
 1110              	.LFE1:
 1111              		.size	BRAKE_ADC_Enable, .-BRAKE_ADC_Enable
 1112              		.section	.text.BRAKE_ADC_Start,"ax",%progbits
 1113              		.align	2
 1114              		.global	BRAKE_ADC_Start
 1115              		.thumb
 1116              		.thumb_func
 1117              		.type	BRAKE_ADC_Start, %function
 1118              	BRAKE_ADC_Start:
 1119              	.LFB2:
 330:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_initVar == 0u)
 1120              		.loc 1 330 0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124 0000 08B5     		push	{r3, lr}
 1125              		.cfi_def_cfa_offset 8
 1126              		.cfi_offset 3, -8
 1127              		.cfi_offset 14, -4
 331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1128              		.loc 1 331 0
 1129 0002 084B     		ldr	r3, .L44
 1130 0004 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1131 0006 4BB9     		cbnz	r3, .L41
 333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 1132              		.loc 1 333 0
 1133 0008 064B     		ldr	r3, .L44
 1134 000a DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1135 000c 13F0FF0F 		tst	r3, #255
 1136 0010 01D1     		bne	.L42
 335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 1137              		.loc 1 335 0
 1138 0012 FFF7FEFF 		bl	BRAKE_ADC_Init
 1139              	.LVL75:
 1140              	.L42:
 337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1141              		.loc 1 337 0
 1142 0016 0122     		movs	r2, #1
 1143 0018 024B     		ldr	r3, .L44
 1144 001a 9A74     		strb	r2, [r3, #18]
 1145              	.L41:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 55


 341:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1146              		.loc 1 341 0
 1147 001c FFF7FEFF 		bl	BRAKE_ADC_Enable
 1148              	.LVL76:
 1149 0020 08BD     		pop	{r3, pc}
 1150              	.L45:
 1151 0022 00BF     		.align	2
 1152              	.L44:
 1153 0024 00000000 		.word	.LANCHOR0
 1154              		.cfi_endproc
 1155              	.LFE2:
 1156              		.size	BRAKE_ADC_Start, .-BRAKE_ADC_Start
 1157              		.section	.text.BRAKE_ADC_Stop,"ax",%progbits
 1158              		.align	2
 1159              		.global	BRAKE_ADC_Stop
 1160              		.thumb
 1161              		.thumb_func
 1162              		.type	BRAKE_ADC_Stop, %function
 1163              	BRAKE_ADC_Stop:
 1164              	.LFB3:
 363:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
 1165              		.loc 1 363 0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 0
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 1169 0000 70B5     		push	{r4, r5, r6, lr}
 1170              		.cfi_def_cfa_offset 16
 1171              		.cfi_offset 4, -16
 1172              		.cfi_offset 5, -12
 1173              		.cfi_offset 6, -8
 1174              		.cfi_offset 14, -4
 365:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1175              		.loc 1 365 0
 1176 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 1177              	.LVL77:
 1178 0006 0646     		mov	r6, r0
 1179              	.LVL78:
 368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |=  BRAKE_ADC_DEC_INTR_CLEAR;
 1180              		.loc 1 368 0
 1181 0008 314A     		ldr	r2, .L48
 1182 000a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1183 000c 03F0FE03 		and	r3, r3, #254
 1184 0010 1370     		strb	r3, [r2]
 369:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1185              		.loc 1 369 0
 1186 0012 0132     		adds	r2, r2, #1
 1187 0014 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1188 0016 43F00403 		orr	r3, r3, #4
 1189 001a 1370     		strb	r3, [r2]
 373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
 1190              		.loc 1 373 0
 1191 001c 2D4D     		ldr	r5, .L48+4
 1192 001e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1193 0020 43F00203 		orr	r3, r3, #2
 1194 0024 2B70     		strb	r3, [r5]
 374:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1195              		.loc 1 374 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 56


 1196 0026 2C4C     		ldr	r4, .L48+8
 1197 0028 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1198 002a 43F00203 		orr	r3, r3, #2
 1199 002e 2370     		strb	r3, [r4]
 376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 1200              		.loc 1 376 0
 1201 0030 02F52962 		add	r2, r2, #2704
 1202 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1203 0036 03F0FC03 		and	r3, r3, #252
 1204 003a 1370     		strb	r3, [r2]
 377:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1205              		.loc 1 377 0
 1206 003c 0132     		adds	r2, r2, #1
 1207 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1208 0040 03F0F703 		and	r3, r3, #247
 1209 0044 1370     		strb	r3, [r2]
 380:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1210              		.loc 1 380 0
 1211 0046 0320     		movs	r0, #3
 1212 0048 FFF7FEFF 		bl	CyDelayUs
 1213              	.LVL79:
 383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 1214              		.loc 1 383 0
 1215 004c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1216 004e 03F0FD03 		and	r3, r3, #253
 1217 0052 2B70     		strb	r3, [r5]
 384:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1218              		.loc 1 384 0
 1219 0054 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1220 0056 03F0FD03 		and	r3, r3, #253
 1221 005a 2370     		strb	r3, [r4]
 387:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1222              		.loc 1 387 0
 1223 005c 1F4B     		ldr	r3, .L48+12
 1224 005e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1225 0060 02F0EF02 		and	r2, r2, #239
 1226 0064 1A70     		strb	r2, [r3]
 390:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1227              		.loc 1 390 0
 1228 0066 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1229 0068 02F0FE02 		and	r2, r2, #254
 1230 006c 1A70     		strb	r2, [r3]
 393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DSM_EN;
 1231              		.loc 1 393 0
 1232 006e 1033     		adds	r3, r3, #16
 1233 0070 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1234 0072 02F0FE02 		and	r2, r2, #254
 1235 0076 1A70     		strb	r2, [r3]
 394:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1236              		.loc 1 394 0
 1237 0078 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1238 007a 02F0EF02 		and	r2, r2, #239
 1239 007e 1A70     		strb	r2, [r3]
 397:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1240              		.loc 1 397 0
 1241 0080 174A     		ldr	r2, .L48+16
 1242 0082 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 57


 1243 0084 03F0F903 		and	r3, r3, #249
 1244 0088 1370     		strb	r3, [r2]
 401:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CLK_EN;
 1245              		.loc 1 401 0
 1246 008a A2F5A652 		sub	r2, r2, #5312
 1247 008e 163A     		subs	r2, r2, #22
 1248 0090 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1249 0092 03F0FE03 		and	r3, r3, #254
 1250 0096 1370     		strb	r3, [r2]
 402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 1251              		.loc 1 402 0
 1252 0098 1032     		adds	r2, r2, #16
 1253 009a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1254 009c 03F0FE03 		and	r3, r3, #254
 1255 00a0 1370     		strb	r3, [r2]
 406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to charge pump clock */
 1256              		.loc 1 406 0
 1257 00a2 02F5A652 		add	r2, r2, #5312
 1258 00a6 1132     		adds	r2, r2, #17
 1259 00a8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1260 00aa 03F0F703 		and	r3, r3, #247
 1261 00ae 1370     		strb	r3, [r2]
 408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 1262              		.loc 1 408 0
 1263 00b0 A2F5A752 		sub	r2, r2, #5344
 1264 00b4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1265 00b6 03F0FE03 		and	r3, r3, #254
 1266 00ba 1370     		strb	r3, [r2]
 409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 1267              		.loc 1 409 0
 1268 00bc 1032     		adds	r2, r2, #16
 1269 00be 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1270 00c0 03F0FE03 		and	r3, r3, #254
 1271 00c4 1370     		strb	r3, [r2]
 411:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1272              		.loc 1 411 0
 1273 00c6 3046     		mov	r0, r6
 1274 00c8 FFF7FEFF 		bl	CyExitCriticalSection
 1275              	.LVL80:
 1276 00cc 70BD     		pop	{r4, r5, r6, pc}
 1277              	.LVL81:
 1278              	.L49:
 1279 00ce 00BF     		.align	2
 1280              	.L48:
 1281 00d0 004E0040 		.word	1073761792
 1282 00d4 F8460040 		.word	1073759992
 1283 00d8 F9460040 		.word	1073759993
 1284 00dc AA430040 		.word	1073759146
 1285 00e0 77580040 		.word	1073764471
 1286              		.cfi_endproc
 1287              	.LFE3:
 1288              		.size	BRAKE_ADC_Stop, .-BRAKE_ADC_Stop
 1289              		.section	.text.BRAKE_ADC_SetBufferGain,"ax",%progbits
 1290              		.align	2
 1291              		.global	BRAKE_ADC_SetBufferGain
 1292              		.thumb
 1293              		.thumb_func
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 58


 1294              		.type	BRAKE_ADC_SetBufferGain, %function
 1295              	BRAKE_ADC_SetBufferGain:
 1296              	.LFB4:
 430:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
 1297              		.loc 1 430 0
 1298              		.cfi_startproc
 1299              		@ args = 0, pretend = 0, frame = 0
 1300              		@ frame_needed = 0, uses_anonymous_args = 0
 1301              		@ link register save eliminated.
 1302              	.LVL82:
 432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= (uint8)(gain << BRAKE_ADC_DSM_GAIN_SHIFT) & BRAKE_ADC_DSM_GAIN_MASK;
 1303              		.loc 1 432 0
 1304 0000 044A     		ldr	r2, .L51
 1305 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1306 0004 03F0F303 		and	r3, r3, #243
 1307              	.LVL83:
 433:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_BUF1_REG = tmpReg;
 1308              		.loc 1 433 0
 1309 0008 8000     		lsls	r0, r0, #2
 1310              	.LVL84:
 1311 000a 00F00C00 		and	r0, r0, #12
 1312 000e 1843     		orrs	r0, r0, r3
 1313              	.LVL85:
 434:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1314              		.loc 1 434 0
 1315 0010 1070     		strb	r0, [r2]
 1316 0012 7047     		bx	lr
 1317              	.L52:
 1318              		.align	2
 1319              	.L51:
 1320 0014 9B580040 		.word	1073764507
 1321              		.cfi_endproc
 1322              	.LFE4:
 1323              		.size	BRAKE_ADC_SetBufferGain, .-BRAKE_ADC_SetBufferGain
 1324              		.section	.text.BRAKE_ADC_SetCoherency,"ax",%progbits
 1325              		.align	2
 1326              		.global	BRAKE_ADC_SetCoherency
 1327              		.thumb
 1328              		.thumb_func
 1329              		.type	BRAKE_ADC_SetCoherency, %function
 1330              	BRAKE_ADC_SetCoherency:
 1331              	.LFB5:
 466:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
 1332              		.loc 1 466 0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
 1337              	.LVL86:
 469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= coherency & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 1338              		.loc 1 469 0
 1339 0000 044A     		ldr	r2, .L54
 1340 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1341 0004 03F0FC03 		and	r3, r3, #252
 1342              	.LVL87:
 470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_COHER_REG = tmpReg;
 1343              		.loc 1 470 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 59


 1344 0008 00F00300 		and	r0, r0, #3
 1345              	.LVL88:
 1346 000c 1843     		orrs	r0, r0, r3
 1347              	.LVL89:
 471:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1348              		.loc 1 471 0
 1349 000e 1070     		strb	r0, [r2]
 1350 0010 7047     		bx	lr
 1351              	.L55:
 1352 0012 00BF     		.align	2
 1353              	.L54:
 1354 0014 144E0040 		.word	1073761812
 1355              		.cfi_endproc
 1356              	.LFE5:
 1357              		.size	BRAKE_ADC_SetCoherency, .-BRAKE_ADC_SetCoherency
 1358              		.global	__aeabi_ui2f
 1359              		.global	__aeabi_fmul
 1360              		.global	__aeabi_f2d
 1361              		.global	__aeabi_dcmpgt
 1362              		.global	__aeabi_f2uiz
 1363              		.section	.text.BRAKE_ADC_SetGCOR,"ax",%progbits
 1364              		.align	2
 1365              		.global	BRAKE_ADC_SetGCOR
 1366              		.thumb
 1367              		.thumb_func
 1368              		.type	BRAKE_ADC_SetGCOR, %function
 1369              	BRAKE_ADC_SetGCOR:
 1370              	.LFB6:
 506:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 tmpReg;
 1371              		.loc 1 506 0
 1372              		.cfi_startproc
 1373              		@ args = 0, pretend = 0, frame = 0
 1374              		@ frame_needed = 0, uses_anonymous_args = 0
 1375              	.LVL90:
 1376 0000 10B5     		push	{r4, lr}
 1377              		.cfi_def_cfa_offset 8
 1378              		.cfi_offset 4, -8
 1379              		.cfi_offset 14, -4
 1380 0002 0446     		mov	r4, r0
 511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = ((float32)tmpReg / (float32)BRAKE_ADC_IDEAL_GAIN_CONST);
 1381              		.loc 1 511 0
 1382 0004 184B     		ldr	r3, .L60+8
 1383 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1384 0008 013B     		subs	r3, r3, #1
 1385              	.LVL91:
 512:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = tmpValue * gainAdjust;
 1386              		.loc 1 512 0
 1387 000a 184A     		ldr	r2, .L60+12
 1388 000c 32F82300 		ldrh	r0, [r2, r3, lsl #2]
 1389              	.LVL92:
 1390 0010 FFF7FEFF 		bl	__aeabi_ui2f
 1391              	.LVL93:
 1392 0014 4FF06051 		mov	r1, #939524096
 1393 0018 FFF7FEFF 		bl	__aeabi_fmul
 1394              	.LVL94:
 513:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1395              		.loc 1 513 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 60


 1396 001c 2146     		mov	r1, r4
 1397 001e FFF7FEFF 		bl	__aeabi_fmul
 1398              	.LVL95:
 1399 0022 0446     		mov	r4, r0
 1400              	.LVL96:
 515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1401              		.loc 1 515 0
 1402 0024 FFF7FEFF 		bl	__aeabi_f2d
 1403              	.LVL97:
 1404 0028 0DA3     		adr	r3, .L60
 1405 002a D3E90023 		ldrd	r2, [r3]
 1406 002e FFF7FEFF 		bl	__aeabi_dcmpgt
 1407              	.LVL98:
 1408 0032 88B9     		cbnz	r0, .L58
 521:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		tmpReg = (uint16)tmpValue;
 1409              		.loc 1 521 0
 1410 0034 2046     		mov	r0, r4
 1411 0036 4FF08E41 		mov	r1, #1191182336
 1412 003a FFF7FEFF 		bl	__aeabi_fmul
 1413              	.LVL99:
 522:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, tmpReg);
 1414              		.loc 1 522 0
 1415 003e FFF7FEFF 		bl	__aeabi_f2uiz
 1416              	.LVL100:
 1417 0042 80B2     		uxth	r0, r0
 1418              	.LVL101:
 523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Update gain array to be used by SelectConfiguration() API */
 1419              		.loc 1 523 0
 1420 0044 0A4B     		ldr	r3, .L60+16
 1421 0046 1880     		strh	r0, [r3]	@ movhi
 525:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1422              		.loc 1 525 0
 1423 0048 074B     		ldr	r3, .L60+8
 1424 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1425 004c 013B     		subs	r3, r3, #1
 1426 004e 074A     		ldr	r2, .L60+12
 1427 0050 22F82300 		strh	r0, [r2, r3, lsl #2]	@ movhi
 1428              	.LVL102:
 527:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1429              		.loc 1 527 0
 1430 0054 0020     		movs	r0, #0
 1431              	.LVL103:
 1432 0056 10BD     		pop	{r4, pc}
 1433              	.LVL104:
 1434              	.L58:
 517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1435              		.loc 1 517 0
 1436 0058 0120     		movs	r0, #1
 1437              	.LVL105:
 531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1438              		.loc 1 531 0
 1439 005a 10BD     		pop	{r4, pc}
 1440              	.LVL106:
 1441              	.L61:
 1442 005c AFF30080 		.align	3
 1443              	.L60:
 1444 0060 8F537424 		.word	611603343
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 61


 1445 0064 97FFFF3F 		.word	1073741719
 1446 0068 00000000 		.word	.LANCHOR1
 1447 006c 00000000 		.word	.LANCHOR0
 1448 0070 0C4E0040 		.word	1073761804
 1449              		.cfi_endproc
 1450              	.LFE6:
 1451              		.size	BRAKE_ADC_SetGCOR, .-BRAKE_ADC_SetGCOR
 1452 0074 AFF30080 		.section	.text.BRAKE_ADC_ReadGCOR,"ax",%progbits
 1453              		.align	2
 1454              		.global	BRAKE_ADC_ReadGCOR
 1455              		.thumb
 1456              		.thumb_func
 1457              		.type	BRAKE_ADC_ReadGCOR, %function
 1458              	BRAKE_ADC_ReadGCOR:
 1459              	.LFB7:
 553:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 gValue;
 1460              		.loc 1 553 0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
 557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gcorValue = CY_GET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR);
 1465              		.loc 1 557 0
 1466 0000 064B     		ldr	r3, .L64
 1467 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1468 0004 DBB2     		uxtb	r3, r3
 1469              	.LVL107:
 558:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1470              		.loc 1 558 0
 1471 0006 064A     		ldr	r2, .L64+4
 1472 0008 1088     		ldrh	r0, [r2]
 1473 000a 80B2     		uxth	r0, r0
 1474              	.LVL108:
 560:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1475              		.loc 1 560 0
 1476 000c 0E2B     		cmp	r3, #14
 1477 000e 03D8     		bhi	.L63
 562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1478              		.loc 1 562 0
 1479 0010 C3F10F03 		rsb	r3, r3, #15
 1480              	.LVL109:
 1481 0014 9840     		lsls	r0, r0, r3
 1482              	.LVL110:
 1483 0016 80B2     		uxth	r0, r0
 1484              	.LVL111:
 1485              	.L63:
 566:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1486              		.loc 1 566 0
 1487 0018 7047     		bx	lr
 1488              	.L65:
 1489 001a 00BF     		.align	2
 1490              	.L64:
 1491 001c 0E4E0040 		.word	1073761806
 1492 0020 0C4E0040 		.word	1073761804
 1493              		.cfi_endproc
 1494              	.LFE7:
 1495              		.size	BRAKE_ADC_ReadGCOR, .-BRAKE_ADC_ReadGCOR
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 62


 1496              		.section	.text.BRAKE_ADC_StartConvert,"ax",%progbits
 1497              		.align	2
 1498              		.global	BRAKE_ADC_StartConvert
 1499              		.thumb
 1500              		.thumb_func
 1501              		.type	BRAKE_ADC_StartConvert, %function
 1502              	BRAKE_ADC_StartConvert:
 1503              	.LFB8:
 587:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Start the conversion */
 1504              		.loc 1 587 0
 1505              		.cfi_startproc
 1506              		@ args = 0, pretend = 0, frame = 0
 1507              		@ frame_needed = 0, uses_anonymous_args = 0
 1508              		@ link register save eliminated.
 589:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1509              		.loc 1 589 0
 1510 0000 024A     		ldr	r2, .L67
 1511 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1512 0004 43F00103 		orr	r3, r3, #1
 1513 0008 1370     		strb	r3, [r2]
 1514 000a 7047     		bx	lr
 1515              	.L68:
 1516              		.align	2
 1517              	.L67:
 1518 000c 004E0040 		.word	1073761792
 1519              		.cfi_endproc
 1520              	.LFE8:
 1521              		.size	BRAKE_ADC_StartConvert, .-BRAKE_ADC_StartConvert
 1522              		.section	.text.BRAKE_ADC_StopConvert,"ax",%progbits
 1523              		.align	2
 1524              		.global	BRAKE_ADC_StopConvert
 1525              		.thumb
 1526              		.thumb_func
 1527              		.type	BRAKE_ADC_StopConvert, %function
 1528              	BRAKE_ADC_StopConvert:
 1529              	.LFB9:
 610:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Stop all conversions */
 1530              		.loc 1 610 0
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 0, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 612:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1535              		.loc 1 612 0
 1536 0000 024A     		ldr	r2, .L70
 1537 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1538 0004 03F0FE03 		and	r3, r3, #254
 1539 0008 1370     		strb	r3, [r2]
 1540 000a 7047     		bx	lr
 1541              	.L71:
 1542              		.align	2
 1543              	.L70:
 1544 000c 004E0040 		.word	1073761792
 1545              		.cfi_endproc
 1546              	.LFE9:
 1547              		.size	BRAKE_ADC_StopConvert, .-BRAKE_ADC_StopConvert
 1548              		.section	.text.BRAKE_ADC_IsEndConversion,"ax",%progbits
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 63


 1549              		.align	2
 1550              		.global	BRAKE_ADC_IsEndConversion
 1551              		.thumb
 1552              		.thumb_func
 1553              		.type	BRAKE_ADC_IsEndConversion, %function
 1554              	BRAKE_ADC_IsEndConversion:
 1555              	.LFB10:
 645:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 status;
 1556              		.loc 1 645 0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 0
 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 1561              	.LVL112:
 1562              	.L76:
 653:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 1563              		.loc 1 653 0
 1564 0000 094B     		ldr	r3, .L77
 1565 0002 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1566 0004 13F0FF0F 		tst	r3, #255
 1567 0008 03D0     		beq	.L73
 655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 1568              		.loc 1 655 0
 1569 000a 074B     		ldr	r3, .L77
 1570 000c 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 1571 000e DBB2     		uxtb	r3, r3
 1572              	.LVL113:
 1573 0010 03E0     		b	.L74
 1574              	.LVL114:
 1575              	.L73:
 659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 1576              		.loc 1 659 0
 1577 0012 064B     		ldr	r3, .L77+4
 1578 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1579 0016 03F00103 		and	r3, r3, #1
 1580              	.LVL115:
 1581              	.L74:
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1582              		.loc 1 661 0
 1583 001a 012B     		cmp	r3, #1
 1584 001c 01D0     		beq	.L75
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1585              		.loc 1 661 0 is_stmt 0 discriminator 1
 1586 001e 0028     		cmp	r0, #0
 1587 0020 EED0     		beq	.L76
 1588              	.L75:
 664:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1589              		.loc 1 664 0 is_stmt 1
 1590 0022 1846     		mov	r0, r3
 1591              	.LVL116:
 1592 0024 7047     		bx	lr
 1593              	.L78:
 1594 0026 00BF     		.align	2
 1595              	.L77:
 1596 0028 00000000 		.word	.LANCHOR0
 1597 002c 014E0040 		.word	1073761793
 1598              		.cfi_endproc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 64


 1599              	.LFE10:
 1600              		.size	BRAKE_ADC_IsEndConversion, .-BRAKE_ADC_IsEndConversion
 1601              		.section	.text.BRAKE_ADC_GetResult8,"ax",%progbits
 1602              		.align	2
 1603              		.global	BRAKE_ADC_GetResult8
 1604              		.thumb
 1605              		.thumb_func
 1606              		.type	BRAKE_ADC_GetResult8, %function
 1607              	BRAKE_ADC_GetResult8:
 1608              	.LFB11:
 692:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 result;
 1609              		.loc 1 692 0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
 697:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1614              		.loc 1 697 0
 1615 0000 0C4B     		ldr	r3, .L83
 1616 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1617 0004 03F00303 		and	r3, r3, #3
 1618              	.LVL117:
 699:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1619              		.loc 1 699 0
 1620 0008 0B4A     		ldr	r2, .L83+4
 1621 000a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 1622              	.LVL118:
 701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the middle byte to unlock the coherency */
 1623              		.loc 1 701 0
 1624 000c 022B     		cmp	r3, #2
 1625 000e 02D1     		bne	.L80
 703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1626              		.loc 1 703 0
 1627 0010 0A4B     		ldr	r3, .L83+8
 1628              	.LVL119:
 1629 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1630 0014 03E0     		b	.L81
 1631              	.LVL120:
 1632              	.L80:
 705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the MSB byte to unlock the coherency */
 1633              		.loc 1 705 0
 1634 0016 032B     		cmp	r3, #3
 1635 0018 01D1     		bne	.L81
 707:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1636              		.loc 1 707 0
 1637 001a 094B     		ldr	r3, .L83+12
 1638              	.LVL121:
 1639 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1640              	.L81:
 713:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1641              		.loc 1 713 0
 1642 001e 094B     		ldr	r3, .L83+16
 1643 0020 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1644 0022 13F0FF0F 		tst	r3, #255
 1645 0026 02D0     		beq	.L82
 715:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1646              		.loc 1 715 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 65


 1647 0028 0022     		movs	r2, #0
 1648 002a 064B     		ldr	r3, .L83+16
 1649 002c 5A74     		strb	r2, [r3, #17]
 1650              	.L82:
 718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1651              		.loc 1 718 0
 1652 002e 40B2     		sxtb	r0, r0
 1653 0030 7047     		bx	lr
 1654              	.L84:
 1655 0032 00BF     		.align	2
 1656              	.L83:
 1657 0034 144E0040 		.word	1073761812
 1658 0038 104E0040 		.word	1073761808
 1659 003c 114E0040 		.word	1073761809
 1660 0040 124E0040 		.word	1073761810
 1661 0044 00000000 		.word	.LANCHOR0
 1662              		.cfi_endproc
 1663              	.LFE11:
 1664              		.size	BRAKE_ADC_GetResult8, .-BRAKE_ADC_GetResult8
 1665              		.section	.text.BRAKE_ADC_GetResult16,"ax",%progbits
 1666              		.align	2
 1667              		.global	BRAKE_ADC_GetResult16
 1668              		.thumb
 1669              		.thumb_func
 1670              		.type	BRAKE_ADC_GetResult16, %function
 1671              	BRAKE_ADC_GetResult16:
 1672              	.LFB12:
 746:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 result;
 1673              		.loc 1 746 0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 0, uses_anonymous_args = 0
 1677              		@ link register save eliminated.
 751:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1678              		.loc 1 751 0
 1679 0000 0E4B     		ldr	r3, .L89
 1680 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1681 0004 03F00303 		and	r3, r3, #3
 1682              	.LVL122:
 753:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 1683              		.loc 1 753 0
 1684 0008 012B     		cmp	r3, #1
 1685 000a 03D8     		bhi	.L86
 759:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 1686              		.loc 1 759 0
 1687 000c 0C4B     		ldr	r3, .L89+4
 1688              	.LVL123:
 1689 000e 1888     		ldrh	r0, [r3]
 1690 0010 80B2     		uxth	r0, r0
 1691              	.LVL124:
 1692 0012 09E0     		b	.L87
 1693              	.LVL125:
 1694              	.L86:
 767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint16)((uint16)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 1695              		.loc 1 767 0
 1696 0014 0A4A     		ldr	r2, .L89+4
 1697 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 66


 1698              	.LVL126:
 768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 1699              		.loc 1 768 0
 1700 0018 0A49     		ldr	r1, .L89+8
 1701 001a 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1702 001c 42EA0020 		orr	r0, r2, r0, lsl #8
 1703              	.LVL127:
 770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {   /* Dummy read of the MSB byte to unlock the coherency */
 1704              		.loc 1 770 0
 1705 0020 032B     		cmp	r3, #3
 1706 0022 01D1     		bne	.L87
 772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 1707              		.loc 1 772 0
 1708 0024 084B     		ldr	r3, .L89+12
 1709              	.LVL128:
 1710 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1711              	.L87:
 776:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1712              		.loc 1 776 0
 1713 0028 084B     		ldr	r3, .L89+16
 1714 002a 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1715 002c 13F0FF0F 		tst	r3, #255
 1716 0030 02D0     		beq	.L88
 778:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1717              		.loc 1 778 0
 1718 0032 0022     		movs	r2, #0
 1719 0034 054B     		ldr	r3, .L89+16
 1720 0036 5A74     		strb	r2, [r3, #17]
 1721              	.L88:
 782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1722              		.loc 1 782 0
 1723 0038 00B2     		sxth	r0, r0
 1724 003a 7047     		bx	lr
 1725              	.L90:
 1726              		.align	2
 1727              	.L89:
 1728 003c 144E0040 		.word	1073761812
 1729 0040 104E0040 		.word	1073761808
 1730 0044 114E0040 		.word	1073761809
 1731 0048 124E0040 		.word	1073761810
 1732 004c 00000000 		.word	.LANCHOR0
 1733              		.cfi_endproc
 1734              	.LFE12:
 1735              		.size	BRAKE_ADC_GetResult16, .-BRAKE_ADC_GetResult16
 1736              		.section	.text.BRAKE_ADC_GetResult32,"ax",%progbits
 1737              		.align	2
 1738              		.global	BRAKE_ADC_GetResult32
 1739              		.thumb
 1740              		.thumb_func
 1741              		.type	BRAKE_ADC_GetResult32, %function
 1742              	BRAKE_ADC_GetResult32:
 1743              	.LFB13:
 806:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint32 result;
 1744              		.loc 1 806 0
 1745              		.cfi_startproc
 1746              		@ args = 0, pretend = 0, frame = 0
 1747              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 67


 1748              		@ link register save eliminated.
 814:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1749              		.loc 1 814 0
 1750 0000 154B     		ldr	r3, .L96
 1751 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1752 0004 03F00303 		and	r3, r3, #3
 1753              	.LVL129:
 816:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 1754              		.loc 1 816 0
 1755 0008 012B     		cmp	r3, #1
 1756 000a 07D8     		bhi	.L92
 827:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 1757              		.loc 1 827 0
 1758 000c 134B     		ldr	r3, .L96+4
 1759              	.LVL130:
 1760 000e 1888     		ldrh	r0, [r3]
 1761              	.LVL131:
 828:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 1762              		.loc 1 828 0
 1763 0010 023B     		subs	r3, r3, #2
 1764 0012 1B88     		ldrh	r3, [r3]
 1765 0014 9BB2     		uxth	r3, r3
 1766 0016 43EA0040 		orr	r0, r3, r0, lsl #16
 1767              	.LVL132:
 1768 001a 13E0     		b	.L93
 1769              	.LVL133:
 1770              	.L92:
 831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Read middle byte at the end */
 1771              		.loc 1 831 0
 1772 001c 022B     		cmp	r3, #2
 1773 001e 0AD1     		bne	.L94
 841:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | BRAKE_ADC_DEC_SAMP_REG;
 1774              		.loc 1 841 0
 1775 0020 0E4B     		ldr	r3, .L96+4
 1776              	.LVL134:
 1777 0022 1888     		ldrh	r0, [r3]
 1778              	.LVL135:
 842:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint32)((uint32)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 1779              		.loc 1 842 0
 1780 0024 023B     		subs	r3, r3, #2
 1781 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1782 0028 43EA0043 		orr	r3, r3, r0, lsl #16
 1783              	.LVL136:
 843:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 1784              		.loc 1 843 0
 1785 002c 0C4A     		ldr	r2, .L96+8
 1786 002e 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 1787 0030 43EA0020 		orr	r0, r3, r0, lsl #8
 1788              	.LVL137:
 1789 0034 06E0     		b	.L93
 1790              	.LVL138:
 1791              	.L94:
 858:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)((uint32)CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR) << 16u);
 1792              		.loc 1 858 0
 1793 0036 0B4B     		ldr	r3, .L96+12
 1794              	.LVL139:
 1795 0038 1888     		ldrh	r0, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 68


 1796 003a 83B2     		uxth	r3, r0
 1797              	.LVL140:
 859:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 1798              		.loc 1 859 0
 1799 003c 074A     		ldr	r2, .L96+4
 1800 003e 1088     		ldrh	r0, [r2]
 1801 0040 43EA0040 		orr	r0, r3, r0, lsl #16
 1802              	.LVL141:
 1803              	.L93:
 863:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1804              		.loc 1 863 0
 1805 0044 084B     		ldr	r3, .L96+16
 1806 0046 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1807 0048 13F0FF0F 		tst	r3, #255
 1808 004c 02D0     		beq	.L95
 865:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 1809              		.loc 1 865 0
 1810 004e 0022     		movs	r2, #0
 1811 0050 054B     		ldr	r3, .L96+16
 1812 0052 5A74     		strb	r2, [r3, #17]
 1813              	.L95:
 869:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1814              		.loc 1 869 0
 1815 0054 7047     		bx	lr
 1816              	.L97:
 1817 0056 00BF     		.align	2
 1818              	.L96:
 1819 0058 144E0040 		.word	1073761812
 1820 005c 124E0040 		.word	1073761810
 1821 0060 114E0040 		.word	1073761809
 1822 0064 104E0040 		.word	1073761808
 1823 0068 00000000 		.word	.LANCHOR0
 1824              		.cfi_endproc
 1825              	.LFE13:
 1826              		.size	BRAKE_ADC_GetResult32, .-BRAKE_ADC_GetResult32
 1827              		.section	.text.BRAKE_ADC_SetOffset,"ax",%progbits
 1828              		.align	2
 1829              		.global	BRAKE_ADC_SetOffset
 1830              		.thumb
 1831              		.thumb_func
 1832              		.type	BRAKE_ADC_SetOffset, %function
 1833              	BRAKE_ADC_SetOffset:
 1834              	.LFB14:
 899:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1835              		.loc 1 899 0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 0
 1838              		@ frame_needed = 0, uses_anonymous_args = 0
 1839              		@ link register save eliminated.
 1840              	.LVL142:
 901:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1841              		.loc 1 901 0
 1842 0000 014B     		ldr	r3, .L99
 1843 0002 1860     		str	r0, [r3]
 1844 0004 7047     		bx	lr
 1845              	.L100:
 1846 0006 00BF     		.align	2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 69


 1847              	.L99:
 1848 0008 00000000 		.word	BRAKE_ADC_Offset
 1849              		.cfi_endproc
 1850              	.LFE14:
 1851              		.size	BRAKE_ADC_SetOffset, .-BRAKE_ADC_SetOffset
 1852              		.section	.text.BRAKE_ADC_SetGain,"ax",%progbits
 1853              		.align	2
 1854              		.global	BRAKE_ADC_SetGain
 1855              		.thumb
 1856              		.thumb_func
 1857              		.type	BRAKE_ADC_SetGain, %function
 1858              	BRAKE_ADC_SetGain:
 1859              	.LFB15:
 934:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_CountsPerVolt = adcGain;
 1860              		.loc 1 934 0
 1861              		.cfi_startproc
 1862              		@ args = 0, pretend = 0, frame = 0
 1863              		@ frame_needed = 0, uses_anonymous_args = 0
 1864              		@ link register save eliminated.
 1865              	.LVL143:
 935:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1866              		.loc 1 935 0
 1867 0000 014B     		ldr	r3, .L102
 1868 0002 1860     		str	r0, [r3]
 1869 0004 7047     		bx	lr
 1870              	.L103:
 1871 0006 00BF     		.align	2
 1872              	.L102:
 1873 0008 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1874              		.cfi_endproc
 1875              	.LFE15:
 1876              		.size	BRAKE_ADC_SetGain, .-BRAKE_ADC_SetGain
 1877              		.section	.text.BRAKE_ADC_CountsTo_mVolts,"ax",%progbits
 1878              		.align	2
 1879              		.global	BRAKE_ADC_CountsTo_mVolts
 1880              		.thumb
 1881              		.thumb_func
 1882              		.type	BRAKE_ADC_CountsTo_mVolts, %function
 1883              	BRAKE_ADC_CountsTo_mVolts:
 1884              	.LFB16:
 961:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1885              		.loc 1 961 0
 1886              		.cfi_startproc
 1887              		@ args = 0, pretend = 0, frame = 0
 1888              		@ frame_needed = 0, uses_anonymous_args = 0
 1889              		@ link register save eliminated.
 1890              	.LVL144:
 992:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1891              		.loc 1 992 0
 1892 0000 064B     		ldr	r3, .L105
 1893 0002 1B68     		ldr	r3, [r3]
 1894 0004 C01A     		subs	r0, r0, r3
 1895              	.LVL145:
 994:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1896              		.loc 1 994 0
 1897 0006 4FF47A73 		mov	r3, #1000
 1898 000a 03FB00F0 		mul	r0, r3, r0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 70


 1899              	.LVL146:
 1900 000e 044B     		ldr	r3, .L105+4
 1901 0010 1B68     		ldr	r3, [r3]
 1902 0012 90FBF3F0 		sdiv	r0, r0, r3
 1903              	.LVL147:
 997:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1904              		.loc 1 997 0
 1905 0016 00B2     		sxth	r0, r0
 1906 0018 7047     		bx	lr
 1907              	.L106:
 1908 001a 00BF     		.align	2
 1909              	.L105:
 1910 001c 00000000 		.word	BRAKE_ADC_Offset
 1911 0020 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1912              		.cfi_endproc
 1913              	.LFE16:
 1914              		.size	BRAKE_ADC_CountsTo_mVolts, .-BRAKE_ADC_CountsTo_mVolts
 1915              		.global	__aeabi_i2f
 1916              		.global	__aeabi_fdiv
 1917              		.section	.text.BRAKE_ADC_CountsTo_Volts,"ax",%progbits
 1918              		.align	2
 1919              		.global	BRAKE_ADC_CountsTo_Volts
 1920              		.thumb
 1921              		.thumb_func
 1922              		.type	BRAKE_ADC_CountsTo_Volts, %function
 1923              	BRAKE_ADC_CountsTo_Volts:
 1924              	.LFB17:
1022:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1925              		.loc 1 1022 0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929              	.LVL148:
 1930 0000 10B5     		push	{r4, lr}
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 4, -8
 1933              		.cfi_offset 14, -4
1053:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1934              		.loc 1 1053 0
 1935 0002 074B     		ldr	r3, .L109
 1936 0004 1B68     		ldr	r3, [r3]
 1937              	.LVL149:
1055:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1938              		.loc 1 1055 0
 1939 0006 C01A     		subs	r0, r0, r3
 1940              	.LVL150:
 1941 0008 FFF7FEFF 		bl	__aeabi_i2f
 1942              	.LVL151:
 1943 000c 0446     		mov	r4, r0
 1944 000e 054B     		ldr	r3, .L109+4
 1945 0010 1868     		ldr	r0, [r3]
 1946 0012 FFF7FEFF 		bl	__aeabi_i2f
 1947              	.LVL152:
 1948 0016 0146     		mov	r1, r0
 1949 0018 2046     		mov	r0, r4
 1950 001a FFF7FEFF 		bl	__aeabi_fdiv
 1951              	.LVL153:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 71


1058:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1952              		.loc 1 1058 0
 1953 001e 10BD     		pop	{r4, pc}
 1954              	.L110:
 1955              		.align	2
 1956              	.L109:
 1957 0020 00000000 		.word	BRAKE_ADC_Offset
 1958 0024 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1959              		.cfi_endproc
 1960              	.LFE17:
 1961              		.size	BRAKE_ADC_CountsTo_Volts, .-BRAKE_ADC_CountsTo_Volts
 1962              		.section	.text.BRAKE_ADC_CountsTo_uVolts,"ax",%progbits
 1963              		.align	2
 1964              		.global	BRAKE_ADC_CountsTo_uVolts
 1965              		.thumb
 1966              		.thumb_func
 1967              		.type	BRAKE_ADC_CountsTo_uVolts, %function
 1968              	BRAKE_ADC_CountsTo_uVolts:
 1969              	.LFB18:
1088:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 1970              		.loc 1 1088 0
 1971              		.cfi_startproc
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 0, uses_anonymous_args = 0
 1974              		@ link register save eliminated.
 1975              	.LVL154:
 1976 0000 10B4     		push	{r4}
 1977              		.cfi_def_cfa_offset 4
 1978              		.cfi_offset 4, -4
1097:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1979              		.loc 1 1097 0
 1980 0002 184B     		ldr	r3, .L121
 1981 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1982 0006 DBB2     		uxtb	r3, r3
 1983 0008 012B     		cmp	r3, #1
 1984 000a 08D0     		beq	.L116
1104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1985              		.loc 1 1104 0
 1986 000c 154B     		ldr	r3, .L121
 1987 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1988 0010 DBB2     		uxtb	r3, r3
 1989 0012 022B     		cmp	r3, #2
 1990 0014 05D0     		beq	.L117
1111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 1991              		.loc 1 1111 0
 1992 0016 134B     		ldr	r3, .L121
 1993 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG3_DEC_DIV != 0)
 1994              		.loc 1 1113 0
 1995 001a 1023     		movs	r3, #16
 1996 001c 02E0     		b	.L112
 1997              	.L116:
1099:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
 1998              		.loc 1 1099 0
 1999 001e 0E23     		movs	r3, #14
 2000 0020 00E0     		b	.L112
 2001              	.L117:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 72


1106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG2_DEC_DIV != 0)
 2002              		.loc 1 1106 0
 2003 0022 1023     		movs	r3, #16
 2004              	.L112:
 2005              	.LVL155:
1126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 2006              		.loc 1 1126 0
 2007 0024 0E2B     		cmp	r3, #14
 2008 0026 02D0     		beq	.L114
 2009 0028 102B     		cmp	r3, #16
 2010 002a 06D0     		beq	.L118
 2011 002c 02E0     		b	.L119
 2012              	.L114:
1152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
 2013              		.loc 1 1152 0
 2014 002e 0821     		movs	r1, #8
1151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_8;
 2015              		.loc 1 1151 0
 2016 0030 0D4C     		ldr	r4, .L121+4
 2017 0032 05E0     		b	.L115
 2018              	.L119:
 2019              	.LVL156:
1212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             break;
 2020              		.loc 1 1212 0
 2021 0034 0121     		movs	r1, #1
1211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefB = BRAKE_ADC_DIVISOR_1;
 2022              		.loc 1 1211 0
 2023 0036 0D4C     		ldr	r4, .L121+8
1213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 2024              		.loc 1 1213 0
 2025 0038 02E0     		b	.L115
 2026              	.LVL157:
 2027              	.L118:
1170:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
 2028              		.loc 1 1170 0
 2029 003a 2021     		movs	r1, #32
1169:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_32;
 2030              		.loc 1 1169 0
 2031 003c 47F61224 		movw	r4, #31250
 2032              	.L115:
 2033              	.LVL158:
1215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uVolts = ((coefA * adcCounts) / coefB) - ((coefA * BRAKE_ADC_Offset) / coefB);
 2034              		.loc 1 1215 0
 2035 0040 0B4B     		ldr	r3, .L121+12
 2036              	.LVL159:
 2037 0042 1B68     		ldr	r3, [r3]
 2038 0044 93FBF1F1 		sdiv	r1, r3, r1
 2039              	.LVL160:
1216:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2040              		.loc 1 1216 0
 2041 0048 00FB04F0 		mul	r0, r0, r4
 2042              	.LVL161:
 2043 004c 90FBF1F3 		sdiv	r3, r0, r1
 2044 0050 084A     		ldr	r2, .L121+16
 2045 0052 1268     		ldr	r2, [r2]
 2046 0054 02FB04F2 		mul	r2, r2, r4
 2047 0058 92FBF1F0 		sdiv	r0, r2, r1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 73


 2048              	.LVL162:
1219:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2049              		.loc 1 1219 0
 2050 005c 181A     		subs	r0, r3, r0
 2051              	.LVL163:
 2052 005e 5DF8044B 		ldr	r4, [sp], #4
 2053              		.cfi_restore 4
 2054              		.cfi_def_cfa_offset 0
 2055              	.LVL164:
 2056 0062 7047     		bx	lr
 2057              	.L122:
 2058              		.align	2
 2059              	.L121:
 2060 0064 00000000 		.word	.LANCHOR1
 2061 0068 48E80100 		.word	125000
 2062 006c 40420F00 		.word	1000000
 2063 0070 00000000 		.word	BRAKE_ADC_CountsPerVolt
 2064 0074 00000000 		.word	BRAKE_ADC_Offset
 2065              		.cfi_endproc
 2066              	.LFE18:
 2067              		.size	BRAKE_ADC_CountsTo_uVolts, .-BRAKE_ADC_CountsTo_uVolts
 2068              		.section	.text.BRAKE_ADC_SelectConfiguration,"ax",%progbits
 2069              		.align	2
 2070              		.global	BRAKE_ADC_SelectConfiguration
 2071              		.thumb
 2072              		.thumb_func
 2073              		.type	BRAKE_ADC_SelectConfiguration, %function
 2074              	BRAKE_ADC_SelectConfiguration:
 2075              	.LFB20:
1554:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Check whether the configuration number is valid or not */
 2076              		.loc 1 1554 0
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 0
 2079              		@ frame_needed = 0, uses_anonymous_args = 0
 2080              	.LVL165:
 2081 0000 38B5     		push	{r3, r4, r5, lr}
 2082              		.cfi_def_cfa_offset 16
 2083              		.cfi_offset 3, -16
 2084              		.cfi_offset 4, -12
 2085              		.cfi_offset 5, -8
 2086              		.cfi_offset 14, -4
 2087 0002 0446     		mov	r4, r0
1556:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 2088              		.loc 1 1556 0
 2089 0004 431E     		subs	r3, r0, #1
 2090 0006 DBB2     		uxtb	r3, r3
 2091 0008 032B     		cmp	r3, #3
 2092 000a 1FD8     		bhi	.L124
 2093 000c 0D46     		mov	r5, r1
1561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 2094              		.loc 1 1561 0
 2095 000e 114B     		ldr	r3, .L128
 2096 0010 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 2097 0012 13B9     		cbnz	r3, .L125
1563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 2098              		.loc 1 1563 0
 2099 0014 0122     		movs	r2, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 74


 2100 0016 0F4B     		ldr	r3, .L128
 2101 0018 DA74     		strb	r2, [r3, #19]
 2102              	.L125:
1567:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2103              		.loc 1 1567 0
 2104 001a 0F4B     		ldr	r3, .L128+4
 2105 001c 1C70     		strb	r4, [r3]
1570:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2106              		.loc 1 1570 0
 2107 001e FFF7FEFF 		bl	BRAKE_ADC_Stop
 2108              	.LVL166:
1573:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2109              		.loc 1 1573 0
 2110 0022 2046     		mov	r0, r4
 2111 0024 FFF7FEFF 		bl	BRAKE_ADC_InitConfig
 2112              	.LVL167:
1576:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[config - 1u].gcor);
 2113              		.loc 1 1576 0
 2114 0028 013C     		subs	r4, r4, #1
 2115 002a 0A4B     		ldr	r3, .L128
 2116 002c 03EB8402 		add	r2, r3, r4, lsl #2
 2117 0030 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 2118 0032 0A4A     		ldr	r2, .L128+8
 2119 0034 1170     		strb	r1, [r2]
1577:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2120              		.loc 1 1577 0
 2121 0036 33F82420 		ldrh	r2, [r3, r4, lsl #2]
 2122 003a 094B     		ldr	r3, .L128+12
 2123 003c 1A80     		strh	r2, [r3]	@ movhi
1579:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 2124              		.loc 1 1579 0
 2125 003e 012D     		cmp	r5, #1
 2126 0040 07D1     		bne	.L123
1582:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 2127              		.loc 1 1582 0
 2128 0042 FFF7FEFF 		bl	BRAKE_ADC_Start
 2129              	.LVL168:
1585:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 2130              		.loc 1 1585 0
 2131 0046 FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2132              	.LVL169:
 2133 004a 38BD     		pop	{r3, r4, r5, pc}
 2134              	.LVL170:
 2135              	.L124:
1591:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 2136              		.loc 1 1591 0 discriminator 1
 2137 004c 0020     		movs	r0, #0
 2138              	.LVL171:
 2139 004e FFF7FEFF 		bl	CyHalt
 2140              	.LVL172:
 2141              	.L123:
 2142 0052 38BD     		pop	{r3, r4, r5, pc}
 2143              	.L129:
 2144              		.align	2
 2145              	.L128:
 2146 0054 00000000 		.word	.LANCHOR0
 2147 0058 00000000 		.word	.LANCHOR1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 75


 2148 005c 0E4E0040 		.word	1073761806
 2149 0060 0C4E0040 		.word	1073761804
 2150              		.cfi_endproc
 2151              	.LFE20:
 2152              		.size	BRAKE_ADC_SelectConfiguration, .-BRAKE_ADC_SelectConfiguration
 2153              		.section	.text.BRAKE_ADC_Read8,"ax",%progbits
 2154              		.align	2
 2155              		.global	BRAKE_ADC_Read8
 2156              		.thumb
 2157              		.thumb_func
 2158              		.type	BRAKE_ADC_Read8, %function
 2159              	BRAKE_ADC_Read8:
 2160              	.LFB23:
1741:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1742:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1743:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1744:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1745:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read8
1746:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1747:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1748:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1749:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1750:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1751:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1752:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1753:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1754:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1755:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1756:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1757:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1758:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1759:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int8:  ADC result.
1760:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1761:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1762:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int8 BRAKE_ADC_Read8(void) 
1763:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2161              		.loc 1 1763 0
 2162              		.cfi_startproc
 2163              		@ args = 0, pretend = 0, frame = 0
 2164              		@ frame_needed = 0, uses_anonymous_args = 0
 2165 0000 10B5     		push	{r4, lr}
 2166              		.cfi_def_cfa_offset 8
 2167              		.cfi_offset 4, -8
 2168              		.cfi_offset 14, -4
1764:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 result;
1765:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1766:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2169              		.loc 1 1767 0
 2170 0002 084A     		ldr	r2, .L132
 2171 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2172 0006 43F00403 		orr	r3, r3, #4
 2173 000a 1370     		strb	r3, [r2]
1768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2174              		.loc 1 1768 0
 2175 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2176              	.LVL173:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 76


1769:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2177              		.loc 1 1769 0
 2178 0010 0020     		movs	r0, #0
 2179 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2180              	.LVL174:
1770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult8();
 2181              		.loc 1 1770 0
 2182 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult8
 2183              	.LVL175:
 2184 001a 0446     		mov	r4, r0
 2185              	.LVL176:
1771:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2186              		.loc 1 1771 0
 2187 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2188              	.LVL177:
1772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1773:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1774:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2189              		.loc 1 1774 0
 2190 0020 2046     		mov	r0, r4
 2191 0022 10BD     		pop	{r4, pc}
 2192              	.LVL178:
 2193              	.L133:
 2194              		.align	2
 2195              	.L132:
 2196 0024 014E0040 		.word	1073761793
 2197              		.cfi_endproc
 2198              	.LFE23:
 2199              		.size	BRAKE_ADC_Read8, .-BRAKE_ADC_Read8
 2200              		.section	.text.BRAKE_ADC_Read16,"ax",%progbits
 2201              		.align	2
 2202              		.global	BRAKE_ADC_Read16
 2203              		.thumb
 2204              		.thumb_func
 2205              		.type	BRAKE_ADC_Read16, %function
 2206              	BRAKE_ADC_Read16:
 2207              	.LFB24:
1775:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1776:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1777:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1778:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read16
1779:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1780:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1781:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1783:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1784:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1785:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1786:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1787:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1788:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1789:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
1790:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1791:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1792:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  ADC result.
1793:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1794:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 77


1795:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_Read16(void) 
1796:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2208              		.loc 1 1796 0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 0
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
 2212 0000 10B5     		push	{r4, lr}
 2213              		.cfi_def_cfa_offset 8
 2214              		.cfi_offset 4, -8
 2215              		.cfi_offset 14, -4
1797:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int16 result;
1798:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1799:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1800:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2216              		.loc 1 1800 0
 2217 0002 084A     		ldr	r2, .L136
 2218 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2219 0006 43F00403 		orr	r3, r3, #4
 2220 000a 1370     		strb	r3, [r2]
1801:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2221              		.loc 1 1801 0
 2222 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2223              	.LVL179:
1802:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2224              		.loc 1 1802 0
 2225 0010 0020     		movs	r0, #0
 2226 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2227              	.LVL180:
1803:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult16();
 2228              		.loc 1 1803 0
 2229 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult16
 2230              	.LVL181:
 2231 001a 0446     		mov	r4, r0
 2232              	.LVL182:
1804:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2233              		.loc 1 1804 0
 2234 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2235              	.LVL183:
1805:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1806:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1807:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2236              		.loc 1 1807 0
 2237 0020 2046     		mov	r0, r4
 2238 0022 10BD     		pop	{r4, pc}
 2239              	.LVL184:
 2240              	.L137:
 2241              		.align	2
 2242              	.L136:
 2243 0024 014E0040 		.word	1073761793
 2244              		.cfi_endproc
 2245              	.LFE24:
 2246              		.size	BRAKE_ADC_Read16, .-BRAKE_ADC_Read16
 2247              		.section	.text.BRAKE_ADC_Read32,"ax",%progbits
 2248              		.align	2
 2249              		.global	BRAKE_ADC_Read32
 2250              		.thumb
 2251              		.thumb_func
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 78


 2252              		.type	BRAKE_ADC_Read32, %function
 2253              	BRAKE_ADC_Read32:
 2254              	.LFB25:
1808:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1809:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1810:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1811:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read32
1812:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1813:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1814:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1815:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1816:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1817:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1818:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1819:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1820:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1821:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1822:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1823:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1824:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1825:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: ADC result.
1826:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1827:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1828:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_Read32(void) 
1829:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2255              		.loc 1 1829 0
 2256              		.cfi_startproc
 2257              		@ args = 0, pretend = 0, frame = 0
 2258              		@ frame_needed = 0, uses_anonymous_args = 0
 2259 0000 10B5     		push	{r4, lr}
 2260              		.cfi_def_cfa_offset 8
 2261              		.cfi_offset 4, -8
 2262              		.cfi_offset 14, -4
1830:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 result;
1831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1832:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1833:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2263              		.loc 1 1833 0
 2264 0002 084A     		ldr	r2, .L140
 2265 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2266 0006 43F00403 		orr	r3, r3, #4
 2267 000a 1370     		strb	r3, [r2]
1834:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2268              		.loc 1 1834 0
 2269 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2270              	.LVL185:
1835:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2271              		.loc 1 1835 0
 2272 0010 0020     		movs	r0, #0
 2273 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2274              	.LVL186:
1836:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult32();
 2275              		.loc 1 1836 0
 2276 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult32
 2277              	.LVL187:
 2278 001a 0446     		mov	r4, r0
 2279              	.LVL188:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 79


1837:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2280              		.loc 1 1837 0
 2281 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2282              	.LVL189:
1838:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1839:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1840:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2283              		.loc 1 1840 0
 2284 0020 2046     		mov	r0, r4
 2285 0022 10BD     		pop	{r4, pc}
 2286              	.LVL190:
 2287              	.L141:
 2288              		.align	2
 2289              	.L140:
 2290 0024 014E0040 		.word	1073761793
 2291              		.cfi_endproc
 2292              	.LFE25:
 2293              		.size	BRAKE_ADC_Read32, .-BRAKE_ADC_Read32
 2294              		.comm	BRAKE_ADC_CountsPerVolt,4,4
 2295              		.comm	BRAKE_ADC_Offset,4,4
 2296              		.global	BRAKE_ADC_Config
 2297              		.global	BRAKE_ADC_started
 2298              		.global	BRAKE_ADC_initVar
 2299              		.global	BRAKE_ADC_stopConversion
 2300              		.global	BRAKE_ADC_convDone
 2301              		.data
 2302              		.set	.LANCHOR1,. + 0
 2303              		.type	BRAKE_ADC_Config, %object
 2304              		.size	BRAKE_ADC_Config, 1
 2305              	BRAKE_ADC_Config:
 2306 0000 01       		.byte	1
 2307              		.bss
 2308              		.align	2
 2309              		.set	.LANCHOR0,. + 0
 2310              		.type	BRAKE_ADC_gcor, %object
 2311              		.size	BRAKE_ADC_gcor, 16
 2312              	BRAKE_ADC_gcor:
 2313 0000 00000000 		.space	16
 2313      00000000 
 2313      00000000 
 2313      00000000 
 2314              		.type	BRAKE_ADC_stopConversion, %object
 2315              		.size	BRAKE_ADC_stopConversion, 1
 2316              	BRAKE_ADC_stopConversion:
 2317 0010 00       		.space	1
 2318              		.type	BRAKE_ADC_convDone, %object
 2319              		.size	BRAKE_ADC_convDone, 1
 2320              	BRAKE_ADC_convDone:
 2321 0011 00       		.space	1
 2322              		.type	BRAKE_ADC_initVar, %object
 2323              		.size	BRAKE_ADC_initVar, 1
 2324              	BRAKE_ADC_initVar:
 2325 0012 00       		.space	1
 2326              		.type	BRAKE_ADC_started, %object
 2327              		.size	BRAKE_ADC_started, 1
 2328              	BRAKE_ADC_started:
 2329 0013 00       		.space	1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 80


 2330              		.text
 2331              	.Letext0:
 2332              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2333              		.file 3 ".\\Generated_Source\\PSoC5\\BRAKE_ADC.h"
 2334              		.file 4 ".\\Generated_Source\\PSoC5\\CyLib.h"
 2335              		.file 5 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_AMux.h"
 2336              		.file 6 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_Ext_CP_Clk.h"
 2337              		.file 7 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.h"
 2338              		.section	.debug_info,"",%progbits
 2339              	.Ldebug_info0:
 2340 0000 400C0000 		.4byte	0xc40
 2341 0004 0400     		.2byte	0x4
 2342 0006 00000000 		.4byte	.Ldebug_abbrev0
 2343 000a 04       		.byte	0x4
 2344 000b 01       		.uleb128 0x1
 2345 000c 6C050000 		.4byte	.LASF98
 2346 0010 01       		.byte	0x1
 2347 0011 46020000 		.4byte	.LASF99
 2348 0015 5A060000 		.4byte	.LASF100
 2349 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2350 001d 00000000 		.4byte	0
 2351 0021 00000000 		.4byte	.Ldebug_line0
 2352 0025 02       		.uleb128 0x2
 2353 0026 04       		.byte	0x4
 2354 0027 04       		.byte	0x4
 2355 0028 F5030000 		.4byte	.LASF0
 2356 002c 02       		.uleb128 0x2
 2357 002d 01       		.byte	0x1
 2358 002e 06       		.byte	0x6
 2359 002f F2000000 		.4byte	.LASF1
 2360 0033 02       		.uleb128 0x2
 2361 0034 01       		.byte	0x1
 2362 0035 08       		.byte	0x8
 2363 0036 36040000 		.4byte	.LASF2
 2364 003a 02       		.uleb128 0x2
 2365 003b 02       		.byte	0x2
 2366 003c 05       		.byte	0x5
 2367 003d 5D040000 		.4byte	.LASF3
 2368 0041 02       		.uleb128 0x2
 2369 0042 02       		.byte	0x2
 2370 0043 07       		.byte	0x7
 2371 0044 FD020000 		.4byte	.LASF4
 2372 0048 02       		.uleb128 0x2
 2373 0049 04       		.byte	0x4
 2374 004a 05       		.byte	0x5
 2375 004b 77010000 		.4byte	.LASF5
 2376 004f 02       		.uleb128 0x2
 2377 0050 04       		.byte	0x4
 2378 0051 07       		.byte	0x7
 2379 0052 D4020000 		.4byte	.LASF6
 2380 0056 02       		.uleb128 0x2
 2381 0057 08       		.byte	0x8
 2382 0058 05       		.byte	0x5
 2383 0059 E4000000 		.4byte	.LASF7
 2384 005d 02       		.uleb128 0x2
 2385 005e 08       		.byte	0x8
 2386 005f 07       		.byte	0x7
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 81


 2387 0060 A5000000 		.4byte	.LASF8
 2388 0064 03       		.uleb128 0x3
 2389 0065 04       		.byte	0x4
 2390 0066 05       		.byte	0x5
 2391 0067 696E7400 		.ascii	"int\000"
 2392 006b 02       		.uleb128 0x2
 2393 006c 04       		.byte	0x4
 2394 006d 07       		.byte	0x7
 2395 006e 81020000 		.4byte	.LASF9
 2396 0072 04       		.uleb128 0x4
 2397 0073 9C010000 		.4byte	.LASF10
 2398 0077 02       		.byte	0x2
 2399 0078 B4       		.byte	0xb4
 2400 0079 33000000 		.4byte	0x33
 2401 007d 04       		.uleb128 0x4
 2402 007e 18000000 		.4byte	.LASF11
 2403 0082 02       		.byte	0x2
 2404 0083 B5       		.byte	0xb5
 2405 0084 41000000 		.4byte	0x41
 2406 0088 04       		.uleb128 0x4
 2407 0089 1F020000 		.4byte	.LASF12
 2408 008d 02       		.byte	0x2
 2409 008e B6       		.byte	0xb6
 2410 008f 4F000000 		.4byte	0x4f
 2411 0093 04       		.uleb128 0x4
 2412 0094 10030000 		.4byte	.LASF13
 2413 0098 02       		.byte	0x2
 2414 0099 B7       		.byte	0xb7
 2415 009a 2C000000 		.4byte	0x2c
 2416 009e 04       		.uleb128 0x4
 2417 009f 34060000 		.4byte	.LASF14
 2418 00a3 02       		.byte	0x2
 2419 00a4 B8       		.byte	0xb8
 2420 00a5 3A000000 		.4byte	0x3a
 2421 00a9 04       		.uleb128 0x4
 2422 00aa 46010000 		.4byte	.LASF15
 2423 00ae 02       		.byte	0x2
 2424 00af B9       		.byte	0xb9
 2425 00b0 48000000 		.4byte	0x48
 2426 00b4 04       		.uleb128 0x4
 2427 00b5 8A030000 		.4byte	.LASF16
 2428 00b9 02       		.byte	0x2
 2429 00ba BA       		.byte	0xba
 2430 00bb 25000000 		.4byte	0x25
 2431 00bf 02       		.uleb128 0x2
 2432 00c0 08       		.byte	0x8
 2433 00c1 04       		.byte	0x4
 2434 00c2 EB010000 		.4byte	.LASF17
 2435 00c6 02       		.uleb128 0x2
 2436 00c7 01       		.byte	0x1
 2437 00c8 08       		.byte	0x8
 2438 00c9 CE040000 		.4byte	.LASF18
 2439 00cd 05       		.uleb128 0x5
 2440 00ce 12040000 		.4byte	.LASF19
 2441 00d2 02       		.byte	0x2
 2442 00d3 5E01     		.2byte	0x15e
 2443 00d5 D9000000 		.4byte	0xd9
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 82


 2444 00d9 06       		.uleb128 0x6
 2445 00da 72000000 		.4byte	0x72
 2446 00de 05       		.uleb128 0x5
 2447 00df 96010000 		.4byte	.LASF20
 2448 00e3 02       		.byte	0x2
 2449 00e4 5F01     		.2byte	0x15f
 2450 00e6 EA000000 		.4byte	0xea
 2451 00ea 06       		.uleb128 0x6
 2452 00eb 7D000000 		.4byte	0x7d
 2453 00ef 05       		.uleb128 0x5
 2454 00f0 4F030000 		.4byte	.LASF21
 2455 00f4 02       		.byte	0x2
 2456 00f5 6001     		.2byte	0x160
 2457 00f7 FB000000 		.4byte	0xfb
 2458 00fb 06       		.uleb128 0x6
 2459 00fc 88000000 		.4byte	0x88
 2460 0100 05       		.uleb128 0x5
 2461 0101 DA040000 		.4byte	.LASF22
 2462 0105 02       		.byte	0x2
 2463 0106 7001     		.2byte	0x170
 2464 0108 0C010000 		.4byte	0x10c
 2465 010c 07       		.uleb128 0x7
 2466 010d 04       		.byte	0x4
 2467 010e 12010000 		.4byte	0x112
 2468 0112 08       		.uleb128 0x8
 2469 0113 02       		.uleb128 0x2
 2470 0114 04       		.byte	0x4
 2471 0115 07       		.byte	0x7
 2472 0116 92030000 		.4byte	.LASF23
 2473 011a 09       		.uleb128 0x9
 2474 011b 04       		.byte	0x4
 2475 011c 03       		.byte	0x3
 2476 011d 2F       		.byte	0x2f
 2477 011e 3B010000 		.4byte	0x13b
 2478 0122 0A       		.uleb128 0xa
 2479 0123 7B000000 		.4byte	.LASF24
 2480 0127 03       		.byte	0x3
 2481 0128 31       		.byte	0x31
 2482 0129 7D000000 		.4byte	0x7d
 2483 012d 00       		.byte	0
 2484 012e 0A       		.uleb128 0xa
 2485 012f 09050000 		.4byte	.LASF25
 2486 0133 03       		.byte	0x3
 2487 0134 32       		.byte	0x32
 2488 0135 72000000 		.4byte	0x72
 2489 0139 02       		.byte	0x2
 2490 013a 00       		.byte	0
 2491 013b 04       		.uleb128 0x4
 2492 013c 30010000 		.4byte	.LASF26
 2493 0140 03       		.byte	0x3
 2494 0141 33       		.byte	0x33
 2495 0142 1A010000 		.4byte	0x11a
 2496 0146 0B       		.uleb128 0xb
 2497 0147 EE040000 		.4byte	.LASF36
 2498 014b 01       		.byte	0x1
 2499 014c 5106     		.2byte	0x651
 2500 014e 00000000 		.4byte	.LFB21
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 83


 2501 0152 D0000000 		.4byte	.LFE21-.LFB21
 2502 0156 01       		.uleb128 0x1
 2503 0157 9C       		.byte	0x9c
 2504 0158 FC010000 		.4byte	0x1fc
 2505 015c 0C       		.uleb128 0xc
 2506 015d 4E000000 		.4byte	.LASF27
 2507 0161 01       		.byte	0x1
 2508 0162 5106     		.2byte	0x651
 2509 0164 72000000 		.4byte	0x72
 2510 0168 00000000 		.4byte	.LLST0
 2511 016c 0C       		.uleb128 0xc
 2512 016d 17040000 		.4byte	.LASF28
 2513 0171 01       		.byte	0x1
 2514 0172 5106     		.2byte	0x651
 2515 0174 7D000000 		.4byte	0x7d
 2516 0178 3A000000 		.4byte	.LLST1
 2517 017c 0C       		.uleb128 0xc
 2518 017d CD000000 		.4byte	.LASF29
 2519 0181 01       		.byte	0x1
 2520 0182 5106     		.2byte	0x651
 2521 0184 7D000000 		.4byte	0x7d
 2522 0188 74000000 		.4byte	.LLST2
 2523 018c 0C       		.uleb128 0xc
 2524 018d AB040000 		.4byte	.LASF30
 2525 0191 01       		.byte	0x1
 2526 0192 5206     		.2byte	0x652
 2527 0194 72000000 		.4byte	0x72
 2528 0198 AE000000 		.4byte	.LLST3
 2529 019c 0C       		.uleb128 0xc
 2530 019d E7040000 		.4byte	.LASF31
 2531 01a1 01       		.byte	0x1
 2532 01a2 5206     		.2byte	0x652
 2533 01a4 72000000 		.4byte	0x72
 2534 01a8 01010000 		.4byte	.LLST4
 2535 01ac 0D       		.uleb128 0xd
 2536 01ad 49030000 		.4byte	.LASF32
 2537 01b1 01       		.byte	0x1
 2538 01b2 5406     		.2byte	0x654
 2539 01b4 93000000 		.4byte	0x93
 2540 01b8 2D010000 		.4byte	.LLST5
 2541 01bc 0D       		.uleb128 0xd
 2542 01bd 24040000 		.4byte	.LASF33
 2543 01c1 01       		.byte	0x1
 2544 01c2 5506     		.2byte	0x655
 2545 01c4 A9000000 		.4byte	0xa9
 2546 01c8 98010000 		.4byte	.LLST6
 2547 01cc 0D       		.uleb128 0xd
 2548 01cd 28030000 		.4byte	.LASF34
 2549 01d1 01       		.byte	0x1
 2550 01d2 5606     		.2byte	0x656
 2551 01d4 7D000000 		.4byte	0x7d
 2552 01d8 AB010000 		.4byte	.LLST7
 2553 01dc 0D       		.uleb128 0xd
 2554 01dd 67040000 		.4byte	.LASF35
 2555 01e1 01       		.byte	0x1
 2556 01e2 5706     		.2byte	0x657
 2557 01e4 88000000 		.4byte	0x88
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 84


 2558 01e8 D4010000 		.4byte	.LLST8
 2559 01ec 0E       		.uleb128 0xe
 2560 01ed AA000000 		.4byte	.LVL31
 2561 01f1 7A0B0000 		.4byte	0xb7a
 2562 01f5 0F       		.uleb128 0xf
 2563 01f6 01       		.uleb128 0x1
 2564 01f7 50       		.byte	0x50
 2565 01f8 01       		.uleb128 0x1
 2566 01f9 30       		.byte	0x30
 2567 01fa 00       		.byte	0
 2568 01fb 00       		.byte	0
 2569 01fc 0B       		.uleb128 0xb
 2570 01fd 00000000 		.4byte	.LASF37
 2571 0201 01       		.byte	0x1
 2572 0202 BC06     		.2byte	0x6bc
 2573 0204 00000000 		.4byte	.LFB22
 2574 0208 4C000000 		.4byte	.LFE22-.LFB22
 2575 020c 01       		.uleb128 0x1
 2576 020d 9C       		.byte	0x9c
 2577 020e 5F020000 		.4byte	0x25f
 2578 0212 0C       		.uleb128 0xc
 2579 0213 6B020000 		.4byte	.LASF38
 2580 0217 01       		.byte	0x1
 2581 0218 BC06     		.2byte	0x6bc
 2582 021a 72000000 		.4byte	0x72
 2583 021e E7010000 		.4byte	.LLST9
 2584 0222 0D       		.uleb128 0xd
 2585 0223 54050000 		.4byte	.LASF39
 2586 0227 01       		.byte	0x1
 2587 0228 BE06     		.2byte	0x6be
 2588 022a 72000000 		.4byte	0x72
 2589 022e 08020000 		.4byte	.LLST10
 2590 0232 10       		.uleb128 0x10
 2591 0233 08000000 		.4byte	.LVL34
 2592 0237 8B0B0000 		.4byte	0xb8b
 2593 023b 11       		.uleb128 0x11
 2594 023c 28000000 		.4byte	.LVL36
 2595 0240 960B0000 		.4byte	0xb96
 2596 0244 4E020000 		.4byte	0x24e
 2597 0248 0F       		.uleb128 0xf
 2598 0249 01       		.uleb128 0x1
 2599 024a 50       		.byte	0x50
 2600 024b 01       		.uleb128 0x1
 2601 024c 33       		.byte	0x33
 2602 024d 00       		.byte	0
 2603 024e 0E       		.uleb128 0xe
 2604 024f 3E000000 		.4byte	.LVL37
 2605 0253 A70B0000 		.4byte	0xba7
 2606 0257 0F       		.uleb128 0xf
 2607 0258 01       		.uleb128 0x1
 2608 0259 50       		.byte	0x50
 2609 025a 02       		.uleb128 0x2
 2610 025b 76       		.byte	0x76
 2611 025c 00       		.sleb128 0
 2612 025d 00       		.byte	0
 2613 025e 00       		.byte	0
 2614 025f 0B       		.uleb128 0xb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 85


 2615 0260 F8010000 		.4byte	.LASF40
 2616 0264 01       		.byte	0x1
 2617 0265 DA04     		.2byte	0x4da
 2618 0267 00000000 		.4byte	.LFB19
 2619 026b 28030000 		.4byte	.LFE19-.LFB19
 2620 026f 01       		.uleb128 0x1
 2621 0270 9C       		.byte	0x9c
 2622 0271 3A040000 		.4byte	0x43a
 2623 0275 0C       		.uleb128 0xc
 2624 0276 E7040000 		.4byte	.LASF31
 2625 027a 01       		.byte	0x1
 2626 027b DA04     		.2byte	0x4da
 2627 027d 72000000 		.4byte	0x72
 2628 0281 1B020000 		.4byte	.LLST11
 2629 0285 11       		.uleb128 0x11
 2630 0286 84000000 		.4byte	.LVL41
 2631 028a FC010000 		.4byte	0x1fc
 2632 028e 99020000 		.4byte	0x299
 2633 0292 0F       		.uleb128 0xf
 2634 0293 01       		.uleb128 0x1
 2635 0294 50       		.byte	0x50
 2636 0295 02       		.uleb128 0x2
 2637 0296 08       		.byte	0x8
 2638 0297 52       		.byte	0x52
 2639 0298 00       		.byte	0
 2640 0299 11       		.uleb128 0x11
 2641 029a A6000000 		.4byte	.LVL42
 2642 029e B80B0000 		.4byte	0xbb8
 2643 02a2 AD020000 		.4byte	0x2ad
 2644 02a6 0F       		.uleb128 0xf
 2645 02a7 01       		.uleb128 0x1
 2646 02a8 50       		.byte	0x50
 2647 02a9 02       		.uleb128 0x2
 2648 02aa 75       		.byte	0x75
 2649 02ab 00       		.sleb128 0
 2650 02ac 00       		.byte	0
 2651 02ad 11       		.uleb128 0x11
 2652 02ae B6000000 		.4byte	.LVL43
 2653 02b2 C90B0000 		.4byte	0xbc9
 2654 02b6 C6020000 		.4byte	0x2c6
 2655 02ba 0F       		.uleb128 0xf
 2656 02bb 01       		.uleb128 0x1
 2657 02bc 51       		.byte	0x51
 2658 02bd 02       		.uleb128 0x2
 2659 02be 76       		.byte	0x76
 2660 02bf 00       		.sleb128 0
 2661 02c0 0F       		.uleb128 0xf
 2662 02c1 01       		.uleb128 0x1
 2663 02c2 50       		.byte	0x50
 2664 02c3 01       		.uleb128 0x1
 2665 02c4 3C       		.byte	0x3c
 2666 02c5 00       		.byte	0
 2667 02c6 11       		.uleb128 0x11
 2668 02c7 BE000000 		.4byte	.LVL44
 2669 02cb DF0B0000 		.4byte	0xbdf
 2670 02cf E0020000 		.4byte	0x2e0
 2671 02d3 0F       		.uleb128 0xf
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 86


 2672 02d4 01       		.uleb128 0x1
 2673 02d5 51       		.byte	0x51
 2674 02d6 02       		.uleb128 0x2
 2675 02d7 76       		.byte	0x76
 2676 02d8 00       		.sleb128 0
 2677 02d9 0F       		.uleb128 0xf
 2678 02da 01       		.uleb128 0x1
 2679 02db 50       		.byte	0x50
 2680 02dc 02       		.uleb128 0x2
 2681 02dd 08       		.byte	0x8
 2682 02de 33       		.byte	0x33
 2683 02df 00       		.byte	0
 2684 02e0 11       		.uleb128 0x11
 2685 02e1 C6000000 		.4byte	.LVL45
 2686 02e5 F50B0000 		.4byte	0xbf5
 2687 02e9 F3020000 		.4byte	0x2f3
 2688 02ed 0F       		.uleb128 0xf
 2689 02ee 01       		.uleb128 0x1
 2690 02ef 50       		.byte	0x50
 2691 02f0 01       		.uleb128 0x1
 2692 02f1 4D       		.byte	0x4d
 2693 02f2 00       		.byte	0
 2694 02f3 11       		.uleb128 0x11
 2695 02f4 44010000 		.4byte	.LVL46
 2696 02f8 FC010000 		.4byte	0x1fc
 2697 02fc 07030000 		.4byte	0x307
 2698 0300 0F       		.uleb128 0xf
 2699 0301 01       		.uleb128 0x1
 2700 0302 50       		.byte	0x50
 2701 0303 02       		.uleb128 0x2
 2702 0304 08       		.byte	0x8
 2703 0305 44       		.byte	0x44
 2704 0306 00       		.byte	0
 2705 0307 11       		.uleb128 0x11
 2706 0308 66010000 		.4byte	.LVL47
 2707 030c B80B0000 		.4byte	0xbb8
 2708 0310 1B030000 		.4byte	0x31b
 2709 0314 0F       		.uleb128 0xf
 2710 0315 01       		.uleb128 0x1
 2711 0316 50       		.byte	0x50
 2712 0317 02       		.uleb128 0x2
 2713 0318 75       		.byte	0x75
 2714 0319 00       		.sleb128 0
 2715 031a 00       		.byte	0
 2716 031b 11       		.uleb128 0x11
 2717 031c 76010000 		.4byte	.LVL48
 2718 0320 C90B0000 		.4byte	0xbc9
 2719 0324 34030000 		.4byte	0x334
 2720 0328 0F       		.uleb128 0xf
 2721 0329 01       		.uleb128 0x1
 2722 032a 51       		.byte	0x51
 2723 032b 02       		.uleb128 0x2
 2724 032c 76       		.byte	0x76
 2725 032d 00       		.sleb128 0
 2726 032e 0F       		.uleb128 0xf
 2727 032f 01       		.uleb128 0x1
 2728 0330 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 87


 2729 0331 01       		.uleb128 0x1
 2730 0332 38       		.byte	0x38
 2731 0333 00       		.byte	0
 2732 0334 11       		.uleb128 0x11
 2733 0335 7E010000 		.4byte	.LVL49
 2734 0339 DF0B0000 		.4byte	0xbdf
 2735 033d 4E030000 		.4byte	0x34e
 2736 0341 0F       		.uleb128 0xf
 2737 0342 01       		.uleb128 0x1
 2738 0343 51       		.byte	0x51
 2739 0344 02       		.uleb128 0x2
 2740 0345 76       		.byte	0x76
 2741 0346 00       		.sleb128 0
 2742 0347 0F       		.uleb128 0xf
 2743 0348 01       		.uleb128 0x1
 2744 0349 50       		.byte	0x50
 2745 034a 02       		.uleb128 0x2
 2746 034b 08       		.byte	0x8
 2747 034c 25       		.byte	0x25
 2748 034d 00       		.byte	0
 2749 034e 11       		.uleb128 0x11
 2750 034f 86010000 		.4byte	.LVL50
 2751 0353 F50B0000 		.4byte	0xbf5
 2752 0357 61030000 		.4byte	0x361
 2753 035b 0F       		.uleb128 0xf
 2754 035c 01       		.uleb128 0x1
 2755 035d 50       		.byte	0x50
 2756 035e 01       		.uleb128 0x1
 2757 035f 4D       		.byte	0x4d
 2758 0360 00       		.byte	0
 2759 0361 11       		.uleb128 0x11
 2760 0362 04020000 		.4byte	.LVL51
 2761 0366 FC010000 		.4byte	0x1fc
 2762 036a 75030000 		.4byte	0x375
 2763 036e 0F       		.uleb128 0xf
 2764 036f 01       		.uleb128 0x1
 2765 0370 50       		.byte	0x50
 2766 0371 02       		.uleb128 0x2
 2767 0372 08       		.byte	0x8
 2768 0373 44       		.byte	0x44
 2769 0374 00       		.byte	0
 2770 0375 11       		.uleb128 0x11
 2771 0376 26020000 		.4byte	.LVL52
 2772 037a B80B0000 		.4byte	0xbb8
 2773 037e 89030000 		.4byte	0x389
 2774 0382 0F       		.uleb128 0xf
 2775 0383 01       		.uleb128 0x1
 2776 0384 50       		.byte	0x50
 2777 0385 02       		.uleb128 0x2
 2778 0386 75       		.byte	0x75
 2779 0387 00       		.sleb128 0
 2780 0388 00       		.byte	0
 2781 0389 11       		.uleb128 0x11
 2782 038a 36020000 		.4byte	.LVL53
 2783 038e C90B0000 		.4byte	0xbc9
 2784 0392 A2030000 		.4byte	0x3a2
 2785 0396 0F       		.uleb128 0xf
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 88


 2786 0397 01       		.uleb128 0x1
 2787 0398 51       		.byte	0x51
 2788 0399 02       		.uleb128 0x2
 2789 039a 76       		.byte	0x76
 2790 039b 00       		.sleb128 0
 2791 039c 0F       		.uleb128 0xf
 2792 039d 01       		.uleb128 0x1
 2793 039e 50       		.byte	0x50
 2794 039f 01       		.uleb128 0x1
 2795 03a0 38       		.byte	0x38
 2796 03a1 00       		.byte	0
 2797 03a2 11       		.uleb128 0x11
 2798 03a3 3E020000 		.4byte	.LVL54
 2799 03a7 DF0B0000 		.4byte	0xbdf
 2800 03ab BC030000 		.4byte	0x3bc
 2801 03af 0F       		.uleb128 0xf
 2802 03b0 01       		.uleb128 0x1
 2803 03b1 51       		.byte	0x51
 2804 03b2 02       		.uleb128 0x2
 2805 03b3 76       		.byte	0x76
 2806 03b4 00       		.sleb128 0
 2807 03b5 0F       		.uleb128 0xf
 2808 03b6 01       		.uleb128 0x1
 2809 03b7 50       		.byte	0x50
 2810 03b8 02       		.uleb128 0x2
 2811 03b9 08       		.byte	0x8
 2812 03ba 25       		.byte	0x25
 2813 03bb 00       		.byte	0
 2814 03bc 11       		.uleb128 0x11
 2815 03bd 46020000 		.4byte	.LVL55
 2816 03c1 F50B0000 		.4byte	0xbf5
 2817 03c5 CF030000 		.4byte	0x3cf
 2818 03c9 0F       		.uleb128 0xf
 2819 03ca 01       		.uleb128 0x1
 2820 03cb 50       		.byte	0x50
 2821 03cc 01       		.uleb128 0x1
 2822 03cd 4D       		.byte	0x4d
 2823 03ce 00       		.byte	0
 2824 03cf 11       		.uleb128 0x11
 2825 03d0 C4020000 		.4byte	.LVL56
 2826 03d4 FC010000 		.4byte	0x1fc
 2827 03d8 E3030000 		.4byte	0x3e3
 2828 03dc 0F       		.uleb128 0xf
 2829 03dd 01       		.uleb128 0x1
 2830 03de 50       		.byte	0x50
 2831 03df 02       		.uleb128 0x2
 2832 03e0 08       		.byte	0x8
 2833 03e1 44       		.byte	0x44
 2834 03e2 00       		.byte	0
 2835 03e3 11       		.uleb128 0x11
 2836 03e4 E6020000 		.4byte	.LVL57
 2837 03e8 B80B0000 		.4byte	0xbb8
 2838 03ec F7030000 		.4byte	0x3f7
 2839 03f0 0F       		.uleb128 0xf
 2840 03f1 01       		.uleb128 0x1
 2841 03f2 50       		.byte	0x50
 2842 03f3 02       		.uleb128 0x2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 89


 2843 03f4 74       		.byte	0x74
 2844 03f5 00       		.sleb128 0
 2845 03f6 00       		.byte	0
 2846 03f7 11       		.uleb128 0x11
 2847 03f8 F6020000 		.4byte	.LVL58
 2848 03fc C90B0000 		.4byte	0xbc9
 2849 0400 10040000 		.4byte	0x410
 2850 0404 0F       		.uleb128 0xf
 2851 0405 01       		.uleb128 0x1
 2852 0406 51       		.byte	0x51
 2853 0407 02       		.uleb128 0x2
 2854 0408 75       		.byte	0x75
 2855 0409 00       		.sleb128 0
 2856 040a 0F       		.uleb128 0xf
 2857 040b 01       		.uleb128 0x1
 2858 040c 50       		.byte	0x50
 2859 040d 01       		.uleb128 0x1
 2860 040e 38       		.byte	0x38
 2861 040f 00       		.byte	0
 2862 0410 11       		.uleb128 0x11
 2863 0411 FE020000 		.4byte	.LVL59
 2864 0415 DF0B0000 		.4byte	0xbdf
 2865 0419 2A040000 		.4byte	0x42a
 2866 041d 0F       		.uleb128 0xf
 2867 041e 01       		.uleb128 0x1
 2868 041f 51       		.byte	0x51
 2869 0420 02       		.uleb128 0x2
 2870 0421 75       		.byte	0x75
 2871 0422 00       		.sleb128 0
 2872 0423 0F       		.uleb128 0xf
 2873 0424 01       		.uleb128 0x1
 2874 0425 50       		.byte	0x50
 2875 0426 02       		.uleb128 0x2
 2876 0427 08       		.byte	0x8
 2877 0428 25       		.byte	0x25
 2878 0429 00       		.byte	0
 2879 042a 0E       		.uleb128 0xe
 2880 042b 06030000 		.4byte	.LVL60
 2881 042f F50B0000 		.4byte	0xbf5
 2882 0433 0F       		.uleb128 0xf
 2883 0434 01       		.uleb128 0x1
 2884 0435 50       		.byte	0x50
 2885 0436 01       		.uleb128 0x1
 2886 0437 4D       		.byte	0x4d
 2887 0438 00       		.byte	0
 2888 0439 00       		.byte	0
 2889 043a 12       		.uleb128 0x12
 2890 043b 55030000 		.4byte	.LASF41
 2891 043f 01       		.byte	0x1
 2892 0440 5B       		.byte	0x5b
 2893 0441 00000000 		.4byte	.LFB0
 2894 0445 08010000 		.4byte	.LFE0-.LFB0
 2895 0449 01       		.uleb128 0x1
 2896 044a 9C       		.byte	0x9c
 2897 044b 4C050000 		.4byte	0x54c
 2898 044f 11       		.uleb128 0x11
 2899 0450 1C000000 		.4byte	.LVL61
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 90


 2900 0454 0F0C0000 		.4byte	0xc0f
 2901 0458 62040000 		.4byte	0x462
 2902 045c 0F       		.uleb128 0xf
 2903 045d 01       		.uleb128 0x1
 2904 045e 50       		.byte	0x50
 2905 045f 01       		.uleb128 0x1
 2906 0460 40       		.byte	0x40
 2907 0461 00       		.byte	0
 2908 0462 11       		.uleb128 0x11
 2909 0463 22000000 		.4byte	.LVL62
 2910 0467 200C0000 		.4byte	0xc20
 2911 046b 75040000 		.4byte	0x475
 2912 046f 0F       		.uleb128 0xf
 2913 0470 01       		.uleb128 0x1
 2914 0471 50       		.byte	0x50
 2915 0472 01       		.uleb128 0x1
 2916 0473 40       		.byte	0x40
 2917 0474 00       		.byte	0
 2918 0475 11       		.uleb128 0x11
 2919 0476 2A000000 		.4byte	.LVL63
 2920 047a 310C0000 		.4byte	0xc31
 2921 047e 8D040000 		.4byte	0x48d
 2922 0482 0F       		.uleb128 0xf
 2923 0483 01       		.uleb128 0x1
 2924 0484 51       		.byte	0x51
 2925 0485 01       		.uleb128 0x1
 2926 0486 37       		.byte	0x37
 2927 0487 0F       		.uleb128 0xf
 2928 0488 01       		.uleb128 0x1
 2929 0489 50       		.byte	0x50
 2930 048a 01       		.uleb128 0x1
 2931 048b 4D       		.byte	0x4d
 2932 048c 00       		.byte	0
 2933 048d 11       		.uleb128 0x11
 2934 048e 8C000000 		.4byte	.LVL64
 2935 0492 46010000 		.4byte	0x146
 2936 0496 BA040000 		.4byte	0x4ba
 2937 049a 0F       		.uleb128 0xf
 2938 049b 01       		.uleb128 0x1
 2939 049c 53       		.byte	0x53
 2940 049d 01       		.uleb128 0x1
 2941 049e 3E       		.byte	0x3e
 2942 049f 0F       		.uleb128 0xf
 2943 04a0 01       		.uleb128 0x1
 2944 04a1 52       		.byte	0x52
 2945 04a2 03       		.uleb128 0x3
 2946 04a3 0A       		.byte	0xa
 2947 04a4 E977     		.2byte	0x77e9
 2948 04a6 0F       		.uleb128 0xf
 2949 04a7 01       		.uleb128 0x1
 2950 04a8 51       		.byte	0x51
 2951 04a9 03       		.uleb128 0x3
 2952 04aa 0B       		.byte	0xb
 2953 04ab 6B8D     		.2byte	0x8d6b
 2954 04ad 0F       		.uleb128 0xf
 2955 04ae 01       		.uleb128 0x1
 2956 04af 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 91


 2957 04b0 01       		.uleb128 0x1
 2958 04b1 32       		.byte	0x32
 2959 04b2 0F       		.uleb128 0xf
 2960 04b3 02       		.uleb128 0x2
 2961 04b4 7D       		.byte	0x7d
 2962 04b5 00       		.sleb128 0
 2963 04b6 02       		.uleb128 0x2
 2964 04b7 78       		.byte	0x78
 2965 04b8 00       		.sleb128 0
 2966 04b9 00       		.byte	0
 2967 04ba 11       		.uleb128 0x11
 2968 04bb A0000000 		.4byte	.LVL65
 2969 04bf 46010000 		.4byte	0x146
 2970 04c3 E7040000 		.4byte	0x4e7
 2971 04c7 0F       		.uleb128 0xf
 2972 04c8 01       		.uleb128 0x1
 2973 04c9 53       		.byte	0x53
 2974 04ca 01       		.uleb128 0x1
 2975 04cb 40       		.byte	0x40
 2976 04cc 0F       		.uleb128 0xf
 2977 04cd 01       		.uleb128 0x1
 2978 04ce 52       		.byte	0x52
 2979 04cf 03       		.uleb128 0x3
 2980 04d0 0B       		.byte	0xb
 2981 04d1 0080     		.2byte	0x8000
 2982 04d3 0F       		.uleb128 0xf
 2983 04d4 01       		.uleb128 0x1
 2984 04d5 51       		.byte	0x51
 2985 04d6 03       		.uleb128 0x3
 2986 04d7 0B       		.byte	0xb
 2987 04d8 DA90     		.2byte	0x90da
 2988 04da 0F       		.uleb128 0xf
 2989 04db 01       		.uleb128 0x1
 2990 04dc 50       		.byte	0x50
 2991 04dd 02       		.uleb128 0x2
 2992 04de 74       		.byte	0x74
 2993 04df 00       		.sleb128 0
 2994 04e0 0F       		.uleb128 0xf
 2995 04e1 02       		.uleb128 0x2
 2996 04e2 7D       		.byte	0x7d
 2997 04e3 00       		.sleb128 0
 2998 04e4 01       		.uleb128 0x1
 2999 04e5 32       		.byte	0x32
 3000 04e6 00       		.byte	0
 3001 04e7 11       		.uleb128 0x11
 3002 04e8 B4000000 		.4byte	.LVL66
 3003 04ec 46010000 		.4byte	0x146
 3004 04f0 14050000 		.4byte	0x514
 3005 04f4 0F       		.uleb128 0xf
 3006 04f5 01       		.uleb128 0x1
 3007 04f6 53       		.byte	0x53
 3008 04f7 01       		.uleb128 0x1
 3009 04f8 40       		.byte	0x40
 3010 04f9 0F       		.uleb128 0xf
 3011 04fa 01       		.uleb128 0x1
 3012 04fb 52       		.byte	0x52
 3013 04fc 03       		.uleb128 0x3
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 92


 3014 04fd 0B       		.byte	0xb
 3015 04fe 0080     		.2byte	0x8000
 3016 0500 0F       		.uleb128 0xf
 3017 0501 01       		.uleb128 0x1
 3018 0502 51       		.byte	0x51
 3019 0503 03       		.uleb128 0x3
 3020 0504 0B       		.byte	0xb
 3021 0505 DA90     		.2byte	0x90da
 3022 0507 0F       		.uleb128 0xf
 3023 0508 01       		.uleb128 0x1
 3024 0509 50       		.byte	0x50
 3025 050a 02       		.uleb128 0x2
 3026 050b 74       		.byte	0x74
 3027 050c 00       		.sleb128 0
 3028 050d 0F       		.uleb128 0xf
 3029 050e 02       		.uleb128 0x2
 3030 050f 7D       		.byte	0x7d
 3031 0510 00       		.sleb128 0
 3032 0511 01       		.uleb128 0x1
 3033 0512 33       		.byte	0x33
 3034 0513 00       		.byte	0
 3035 0514 11       		.uleb128 0x11
 3036 0515 C6000000 		.4byte	.LVL67
 3037 0519 46010000 		.4byte	0x146
 3038 051d 42050000 		.4byte	0x542
 3039 0521 0F       		.uleb128 0xf
 3040 0522 01       		.uleb128 0x1
 3041 0523 53       		.byte	0x53
 3042 0524 01       		.uleb128 0x1
 3043 0525 40       		.byte	0x40
 3044 0526 0F       		.uleb128 0xf
 3045 0527 01       		.uleb128 0x1
 3046 0528 52       		.byte	0x52
 3047 0529 03       		.uleb128 0x3
 3048 052a 0B       		.byte	0xb
 3049 052b 0080     		.2byte	0x8000
 3050 052d 0F       		.uleb128 0xf
 3051 052e 01       		.uleb128 0x1
 3052 052f 51       		.byte	0x51
 3053 0530 03       		.uleb128 0x3
 3054 0531 0B       		.byte	0xb
 3055 0532 DA90     		.2byte	0x90da
 3056 0534 0F       		.uleb128 0xf
 3057 0535 01       		.uleb128 0x1
 3058 0536 50       		.byte	0x50
 3059 0537 02       		.uleb128 0x2
 3060 0538 74       		.byte	0x74
 3061 0539 00       		.sleb128 0
 3062 053a 0F       		.uleb128 0xf
 3063 053b 02       		.uleb128 0x2
 3064 053c 7D       		.byte	0x7d
 3065 053d 00       		.sleb128 0
 3066 053e 02       		.uleb128 0x2
 3067 053f 77       		.byte	0x77
 3068 0540 00       		.sleb128 0
 3069 0541 00       		.byte	0
 3070 0542 10       		.uleb128 0x10
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 93


 3071 0543 E6000000 		.4byte	.LVL68
 3072 0547 5F020000 		.4byte	0x25f
 3073 054b 00       		.byte	0
 3074 054c 12       		.uleb128 0x12
 3075 054d BC000000 		.4byte	.LASF42
 3076 0551 01       		.byte	0x1
 3077 0552 B8       		.byte	0xb8
 3078 0553 00000000 		.4byte	.LFB1
 3079 0557 D8000000 		.4byte	.LFE1-.LFB1
 3080 055b 01       		.uleb128 0x1
 3081 055c 9C       		.byte	0x9c
 3082 055d A8050000 		.4byte	0x5a8
 3083 0561 13       		.uleb128 0x13
 3084 0562 E7040000 		.4byte	.LASF31
 3085 0566 01       		.byte	0x1
 3086 0567 BA       		.byte	0xba
 3087 0568 72000000 		.4byte	0x72
 3088 056c 14       		.uleb128 0x14
 3089 056d 54050000 		.4byte	.LASF39
 3090 0571 01       		.byte	0x1
 3091 0572 BB       		.byte	0xbb
 3092 0573 72000000 		.4byte	0x72
 3093 0577 3C020000 		.4byte	.LLST12
 3094 057b 10       		.uleb128 0x10
 3095 057c 06000000 		.4byte	.LVL69
 3096 0580 8B0B0000 		.4byte	0xb8b
 3097 0584 11       		.uleb128 0x11
 3098 0585 54000000 		.4byte	.LVL72
 3099 0589 960B0000 		.4byte	0xb96
 3100 058d 97050000 		.4byte	0x597
 3101 0591 0F       		.uleb128 0xf
 3102 0592 01       		.uleb128 0x1
 3103 0593 50       		.byte	0x50
 3104 0594 01       		.uleb128 0x1
 3105 0595 33       		.byte	0x33
 3106 0596 00       		.byte	0
 3107 0597 0E       		.uleb128 0xe
 3108 0598 B0000000 		.4byte	.LVL73
 3109 059c A70B0000 		.4byte	0xba7
 3110 05a0 0F       		.uleb128 0xf
 3111 05a1 01       		.uleb128 0x1
 3112 05a2 50       		.byte	0x50
 3113 05a3 02       		.uleb128 0x2
 3114 05a4 76       		.byte	0x76
 3115 05a5 00       		.sleb128 0
 3116 05a6 00       		.byte	0
 3117 05a7 00       		.byte	0
 3118 05a8 15       		.uleb128 0x15
 3119 05a9 32030000 		.4byte	.LASF43
 3120 05ad 01       		.byte	0x1
 3121 05ae 4901     		.2byte	0x149
 3122 05b0 00000000 		.4byte	.LFB2
 3123 05b4 28000000 		.4byte	.LFE2-.LFB2
 3124 05b8 01       		.uleb128 0x1
 3125 05b9 9C       		.byte	0x9c
 3126 05ba D1050000 		.4byte	0x5d1
 3127 05be 10       		.uleb128 0x10
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 94


 3128 05bf 16000000 		.4byte	.LVL75
 3129 05c3 3A040000 		.4byte	0x43a
 3130 05c7 10       		.uleb128 0x10
 3131 05c8 20000000 		.4byte	.LVL76
 3132 05cc 4C050000 		.4byte	0x54c
 3133 05d0 00       		.byte	0
 3134 05d1 15       		.uleb128 0x15
 3135 05d2 80000000 		.4byte	.LASF44
 3136 05d6 01       		.byte	0x1
 3137 05d7 6A01     		.2byte	0x16a
 3138 05d9 00000000 		.4byte	.LFB3
 3139 05dd E4000000 		.4byte	.LFE3-.LFB3
 3140 05e1 01       		.uleb128 0x1
 3141 05e2 9C       		.byte	0x9c
 3142 05e3 24060000 		.4byte	0x624
 3143 05e7 0D       		.uleb128 0xd
 3144 05e8 54050000 		.4byte	.LASF39
 3145 05ec 01       		.byte	0x1
 3146 05ed 6C01     		.2byte	0x16c
 3147 05ef 72000000 		.4byte	0x72
 3148 05f3 4F020000 		.4byte	.LLST13
 3149 05f7 10       		.uleb128 0x10
 3150 05f8 06000000 		.4byte	.LVL77
 3151 05fc 8B0B0000 		.4byte	0xb8b
 3152 0600 11       		.uleb128 0x11
 3153 0601 4C000000 		.4byte	.LVL79
 3154 0605 960B0000 		.4byte	0xb96
 3155 0609 13060000 		.4byte	0x613
 3156 060d 0F       		.uleb128 0xf
 3157 060e 01       		.uleb128 0x1
 3158 060f 50       		.byte	0x50
 3159 0610 01       		.uleb128 0x1
 3160 0611 33       		.byte	0x33
 3161 0612 00       		.byte	0
 3162 0613 0E       		.uleb128 0xe
 3163 0614 CC000000 		.4byte	.LVL80
 3164 0618 A70B0000 		.4byte	0xba7
 3165 061c 0F       		.uleb128 0xf
 3166 061d 01       		.uleb128 0x1
 3167 061e 50       		.byte	0x50
 3168 061f 02       		.uleb128 0x2
 3169 0620 76       		.byte	0x76
 3170 0621 00       		.sleb128 0
 3171 0622 00       		.byte	0
 3172 0623 00       		.byte	0
 3173 0624 15       		.uleb128 0x15
 3174 0625 18010000 		.4byte	.LASF45
 3175 0629 01       		.byte	0x1
 3176 062a AD01     		.2byte	0x1ad
 3177 062c 00000000 		.4byte	.LFB4
 3178 0630 18000000 		.4byte	.LFE4-.LFB4
 3179 0634 01       		.uleb128 0x1
 3180 0635 9C       		.byte	0x9c
 3181 0636 5B060000 		.4byte	0x65b
 3182 063a 0C       		.uleb128 0xc
 3183 063b F0030000 		.4byte	.LASF46
 3184 063f 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 95


 3185 0640 AD01     		.2byte	0x1ad
 3186 0642 72000000 		.4byte	0x72
 3187 0646 62020000 		.4byte	.LLST14
 3188 064a 0D       		.uleb128 0xd
 3189 064b B4060000 		.4byte	.LASF47
 3190 064f 01       		.byte	0x1
 3191 0650 AF01     		.2byte	0x1af
 3192 0652 72000000 		.4byte	0x72
 3193 0656 83020000 		.4byte	.LLST15
 3194 065a 00       		.byte	0
 3195 065b 15       		.uleb128 0x15
 3196 065c FB030000 		.4byte	.LASF48
 3197 0660 01       		.byte	0x1
 3198 0661 D101     		.2byte	0x1d1
 3199 0663 00000000 		.4byte	.LFB5
 3200 0667 18000000 		.4byte	.LFE5-.LFB5
 3201 066b 01       		.uleb128 0x1
 3202 066c 9C       		.byte	0x9c
 3203 066d 92060000 		.4byte	0x692
 3204 0671 0C       		.uleb128 0xc
 3205 0672 D5030000 		.4byte	.LASF49
 3206 0676 01       		.byte	0x1
 3207 0677 D101     		.2byte	0x1d1
 3208 0679 72000000 		.4byte	0x72
 3209 067d A1020000 		.4byte	.LLST16
 3210 0681 0D       		.uleb128 0xd
 3211 0682 B4060000 		.4byte	.LASF47
 3212 0686 01       		.byte	0x1
 3213 0687 D301     		.2byte	0x1d3
 3214 0689 72000000 		.4byte	0x72
 3215 068d C2020000 		.4byte	.LLST17
 3216 0691 00       		.byte	0
 3217 0692 16       		.uleb128 0x16
 3218 0693 BC040000 		.4byte	.LASF53
 3219 0697 01       		.byte	0x1
 3220 0698 F901     		.2byte	0x1f9
 3221 069a 72000000 		.4byte	0x72
 3222 069e 00000000 		.4byte	.LFB6
 3223 06a2 74000000 		.4byte	.LFE6-.LFB6
 3224 06a6 01       		.uleb128 0x1
 3225 06a7 9C       		.byte	0x9c
 3226 06a8 ED060000 		.4byte	0x6ed
 3227 06ac 0C       		.uleb128 0xc
 3228 06ad 29060000 		.4byte	.LASF50
 3229 06b1 01       		.byte	0x1
 3230 06b2 F901     		.2byte	0x1f9
 3231 06b4 B4000000 		.4byte	0xb4
 3232 06b8 E0020000 		.4byte	.LLST18
 3233 06bc 0D       		.uleb128 0xd
 3234 06bd B4060000 		.4byte	.LASF47
 3235 06c1 01       		.byte	0x1
 3236 06c2 FB01     		.2byte	0x1fb
 3237 06c4 7D000000 		.4byte	0x7d
 3238 06c8 0E030000 		.4byte	.LLST19
 3239 06cc 0D       		.uleb128 0xd
 3240 06cd 65050000 		.4byte	.LASF51
 3241 06d1 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 96


 3242 06d2 FC01     		.2byte	0x1fc
 3243 06d4 72000000 		.4byte	0x72
 3244 06d8 46030000 		.4byte	.LLST20
 3245 06dc 0D       		.uleb128 0xd
 3246 06dd 20050000 		.4byte	.LASF52
 3247 06e1 01       		.byte	0x1
 3248 06e2 FD01     		.2byte	0x1fd
 3249 06e4 B4000000 		.4byte	0xb4
 3250 06e8 65030000 		.4byte	.LLST21
 3251 06ec 00       		.byte	0
 3252 06ed 17       		.uleb128 0x17
 3253 06ee C2030000 		.4byte	.LASF54
 3254 06f2 01       		.byte	0x1
 3255 06f3 2802     		.2byte	0x228
 3256 06f5 7D000000 		.4byte	0x7d
 3257 06f9 00000000 		.4byte	.LFB7
 3258 06fd 24000000 		.4byte	.LFE7-.LFB7
 3259 0701 01       		.uleb128 0x1
 3260 0702 9C       		.byte	0x9c
 3261 0703 28070000 		.4byte	0x728
 3262 0707 0D       		.uleb128 0xd
 3263 0708 D3040000 		.4byte	.LASF55
 3264 070c 01       		.byte	0x1
 3265 070d 2A02     		.2byte	0x22a
 3266 070f 72000000 		.4byte	0x72
 3267 0713 A4030000 		.4byte	.LLST22
 3268 0717 0D       		.uleb128 0xd
 3269 0718 28030000 		.4byte	.LASF34
 3270 071c 01       		.byte	0x1
 3271 071d 2B02     		.2byte	0x22b
 3272 071f 7D000000 		.4byte	0x7d
 3273 0723 B7030000 		.4byte	.LLST23
 3274 0727 00       		.byte	0
 3275 0728 18       		.uleb128 0x18
 3276 0729 BD020000 		.4byte	.LASF56
 3277 072d 01       		.byte	0x1
 3278 072e 4A02     		.2byte	0x24a
 3279 0730 00000000 		.4byte	.LFB8
 3280 0734 10000000 		.4byte	.LFE8-.LFB8
 3281 0738 01       		.uleb128 0x1
 3282 0739 9C       		.byte	0x9c
 3283 073a 18       		.uleb128 0x18
 3284 073b 80010000 		.4byte	.LASF57
 3285 073f 01       		.byte	0x1
 3286 0740 6102     		.2byte	0x261
 3287 0742 00000000 		.4byte	.LFB9
 3288 0746 10000000 		.4byte	.LFE9-.LFB9
 3289 074a 01       		.uleb128 0x1
 3290 074b 9C       		.byte	0x9c
 3291 074c 17       		.uleb128 0x17
 3292 074d FE000000 		.4byte	.LASF58
 3293 0751 01       		.byte	0x1
 3294 0752 8402     		.2byte	0x284
 3295 0754 72000000 		.4byte	0x72
 3296 0758 00000000 		.4byte	.LFB10
 3297 075c 30000000 		.4byte	.LFE10-.LFB10
 3298 0760 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 97


 3299 0761 9C       		.byte	0x9c
 3300 0762 87070000 		.4byte	0x787
 3301 0766 0C       		.uleb128 0xc
 3302 0767 71020000 		.4byte	.LASF59
 3303 076b 01       		.byte	0x1
 3304 076c 8402     		.2byte	0x284
 3305 076e 72000000 		.4byte	0x72
 3306 0772 D5030000 		.4byte	.LLST24
 3307 0776 0D       		.uleb128 0xd
 3308 0777 65050000 		.4byte	.LASF51
 3309 077b 01       		.byte	0x1
 3310 077c 8602     		.2byte	0x286
 3311 077e 72000000 		.4byte	0x72
 3312 0782 F6030000 		.4byte	.LLST25
 3313 0786 00       		.byte	0
 3314 0787 17       		.uleb128 0x17
 3315 0788 AD030000 		.4byte	.LASF60
 3316 078c 01       		.byte	0x1
 3317 078d B302     		.2byte	0x2b3
 3318 078f 93000000 		.4byte	0x93
 3319 0793 00000000 		.4byte	.LFB11
 3320 0797 48000000 		.4byte	.LFE11-.LFB11
 3321 079b 01       		.uleb128 0x1
 3322 079c 9C       		.byte	0x9c
 3323 079d C0070000 		.4byte	0x7c0
 3324 07a1 19       		.uleb128 0x19
 3325 07a2 BB060000 		.4byte	.LASF61
 3326 07a6 01       		.byte	0x1
 3327 07a7 B502     		.2byte	0x2b5
 3328 07a9 93000000 		.4byte	0x93
 3329 07ad 01       		.uleb128 0x1
 3330 07ae 50       		.byte	0x50
 3331 07af 0D       		.uleb128 0xd
 3332 07b0 D5030000 		.4byte	.LASF49
 3333 07b4 01       		.byte	0x1
 3334 07b5 B602     		.2byte	0x2b6
 3335 07b7 72000000 		.4byte	0x72
 3336 07bb 14040000 		.4byte	.LLST26
 3337 07bf 00       		.byte	0
 3338 07c0 17       		.uleb128 0x17
 3339 07c1 8F000000 		.4byte	.LASF62
 3340 07c5 01       		.byte	0x1
 3341 07c6 E902     		.2byte	0x2e9
 3342 07c8 9E000000 		.4byte	0x9e
 3343 07cc 00000000 		.4byte	.LFB12
 3344 07d0 50000000 		.4byte	.LFE12-.LFB12
 3345 07d4 01       		.uleb128 0x1
 3346 07d5 9C       		.byte	0x9c
 3347 07d6 FB070000 		.4byte	0x7fb
 3348 07da 0D       		.uleb128 0xd
 3349 07db BB060000 		.4byte	.LASF61
 3350 07df 01       		.byte	0x1
 3351 07e0 EB02     		.2byte	0x2eb
 3352 07e2 7D000000 		.4byte	0x7d
 3353 07e6 32040000 		.4byte	.LLST27
 3354 07ea 0D       		.uleb128 0xd
 3355 07eb D5030000 		.4byte	.LASF49
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 98


 3356 07ef 01       		.byte	0x1
 3357 07f0 EC02     		.2byte	0x2ec
 3358 07f2 72000000 		.4byte	0x72
 3359 07f6 5B040000 		.4byte	.LLST28
 3360 07fa 00       		.byte	0
 3361 07fb 17       		.uleb128 0x17
 3362 07fc 8E020000 		.4byte	.LASF63
 3363 0800 01       		.byte	0x1
 3364 0801 2503     		.2byte	0x325
 3365 0803 A9000000 		.4byte	0xa9
 3366 0807 00000000 		.4byte	.LFB13
 3367 080b 6C000000 		.4byte	.LFE13-.LFB13
 3368 080f 01       		.uleb128 0x1
 3369 0810 9C       		.byte	0x9c
 3370 0811 36080000 		.4byte	0x836
 3371 0815 0D       		.uleb128 0xd
 3372 0816 BB060000 		.4byte	.LASF61
 3373 081a 01       		.byte	0x1
 3374 081b 2703     		.2byte	0x327
 3375 081d 88000000 		.4byte	0x88
 3376 0821 79040000 		.4byte	.LLST29
 3377 0825 0D       		.uleb128 0xd
 3378 0826 D5030000 		.4byte	.LASF49
 3379 082a 01       		.byte	0x1
 3380 082b 2803     		.2byte	0x328
 3381 082d 72000000 		.4byte	0x72
 3382 0831 DA040000 		.4byte	.LLST30
 3383 0835 00       		.byte	0
 3384 0836 15       		.uleb128 0x15
 3385 0837 97040000 		.4byte	.LASF64
 3386 083b 01       		.byte	0x1
 3387 083c 8203     		.2byte	0x382
 3388 083e 00000000 		.4byte	.LFB14
 3389 0842 0C000000 		.4byte	.LFE14-.LFB14
 3390 0846 01       		.uleb128 0x1
 3391 0847 9C       		.byte	0x9c
 3392 0848 5B080000 		.4byte	0x85b
 3393 084c 1A       		.uleb128 0x1a
 3394 084d 43050000 		.4byte	.LASF65
 3395 0851 01       		.byte	0x1
 3396 0852 8203     		.2byte	0x382
 3397 0854 A9000000 		.4byte	0xa9
 3398 0858 01       		.uleb128 0x1
 3399 0859 50       		.byte	0x50
 3400 085a 00       		.byte	0
 3401 085b 15       		.uleb128 0x15
 3402 085c 0E050000 		.4byte	.LASF66
 3403 0860 01       		.byte	0x1
 3404 0861 A503     		.2byte	0x3a5
 3405 0863 00000000 		.4byte	.LFB15
 3406 0867 0C000000 		.4byte	.LFE15-.LFB15
 3407 086b 01       		.uleb128 0x1
 3408 086c 9C       		.byte	0x9c
 3409 086d 80080000 		.4byte	0x880
 3410 0871 1A       		.uleb128 0x1a
 3411 0872 30000000 		.4byte	.LASF67
 3412 0876 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 99


 3413 0877 A503     		.2byte	0x3a5
 3414 0879 A9000000 		.4byte	0xa9
 3415 087d 01       		.uleb128 0x1
 3416 087e 50       		.byte	0x50
 3417 087f 00       		.byte	0
 3418 0880 17       		.uleb128 0x17
 3419 0881 A2010000 		.4byte	.LASF68
 3420 0885 01       		.byte	0x1
 3421 0886 C003     		.2byte	0x3c0
 3422 0888 9E000000 		.4byte	0x9e
 3423 088c 00000000 		.4byte	.LFB16
 3424 0890 24000000 		.4byte	.LFE16-.LFB16
 3425 0894 01       		.uleb128 0x1
 3426 0895 9C       		.byte	0x9c
 3427 0896 B9080000 		.4byte	0x8b9
 3428 089a 0C       		.uleb128 0xc
 3429 089b 4A050000 		.4byte	.LASF69
 3430 089f 01       		.byte	0x1
 3431 08a0 C003     		.2byte	0x3c0
 3432 08a2 A9000000 		.4byte	0xa9
 3433 08a6 03050000 		.4byte	.LLST31
 3434 08aa 19       		.uleb128 0x19
 3435 08ab 42030000 		.4byte	.LASF70
 3436 08af 01       		.byte	0x1
 3437 08b0 C303     		.2byte	0x3c3
 3438 08b2 9E000000 		.4byte	0x9e
 3439 08b6 01       		.uleb128 0x1
 3440 08b7 50       		.byte	0x50
 3441 08b8 00       		.byte	0
 3442 08b9 16       		.uleb128 0x16
 3443 08ba A4020000 		.4byte	.LASF71
 3444 08be 01       		.byte	0x1
 3445 08bf FD03     		.2byte	0x3fd
 3446 08c1 B4000000 		.4byte	0xb4
 3447 08c5 00000000 		.4byte	.LFB17
 3448 08c9 28000000 		.4byte	.LFE17-.LFB17
 3449 08cd 01       		.uleb128 0x1
 3450 08ce 9C       		.byte	0x9c
 3451 08cf F2080000 		.4byte	0x8f2
 3452 08d3 0C       		.uleb128 0xc
 3453 08d4 4A050000 		.4byte	.LASF69
 3454 08d8 01       		.byte	0x1
 3455 08d9 FD03     		.2byte	0x3fd
 3456 08db A9000000 		.4byte	0xa9
 3457 08df 21050000 		.4byte	.LLST32
 3458 08e3 19       		.uleb128 0x19
 3459 08e4 F2010000 		.4byte	.LASF72
 3460 08e8 01       		.byte	0x1
 3461 08e9 0004     		.2byte	0x400
 3462 08eb B4000000 		.4byte	0xb4
 3463 08ef 01       		.uleb128 0x1
 3464 08f0 50       		.byte	0x50
 3465 08f1 00       		.byte	0
 3466 08f2 17       		.uleb128 0x17
 3467 08f3 29050000 		.4byte	.LASF73
 3468 08f7 01       		.byte	0x1
 3469 08f8 3F04     		.2byte	0x43f
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 100


 3470 08fa A9000000 		.4byte	0xa9
 3471 08fe 00000000 		.4byte	.LFB18
 3472 0902 78000000 		.4byte	.LFE18-.LFB18
 3473 0906 01       		.uleb128 0x1
 3474 0907 9C       		.byte	0x9c
 3475 0908 5D090000 		.4byte	0x95d
 3476 090c 0C       		.uleb128 0xc
 3477 090d 4A050000 		.4byte	.LASF69
 3478 0911 01       		.byte	0x1
 3479 0912 3F04     		.2byte	0x43f
 3480 0914 A9000000 		.4byte	0xa9
 3481 0918 4F050000 		.4byte	.LLST33
 3482 091c 0D       		.uleb128 0xd
 3483 091d DD000000 		.4byte	.LASF74
 3484 0921 01       		.byte	0x1
 3485 0922 4204     		.2byte	0x442
 3486 0924 A9000000 		.4byte	0xa9
 3487 0928 70050000 		.4byte	.LLST34
 3488 092c 0D       		.uleb128 0xd
 3489 092d B6040000 		.4byte	.LASF75
 3490 0931 01       		.byte	0x1
 3491 0932 4304     		.2byte	0x443
 3492 0934 A9000000 		.4byte	0xa9
 3493 0938 93050000 		.4byte	.LLST35
 3494 093c 0D       		.uleb128 0xd
 3495 093d 71010000 		.4byte	.LASF76
 3496 0941 01       		.byte	0x1
 3497 0942 4404     		.2byte	0x444
 3498 0944 A9000000 		.4byte	0xa9
 3499 0948 B6050000 		.4byte	.LLST36
 3500 094c 0D       		.uleb128 0xd
 3501 094d AB040000 		.4byte	.LASF30
 3502 0951 01       		.byte	0x1
 3503 0952 4504     		.2byte	0x445
 3504 0954 72000000 		.4byte	0x72
 3505 0958 D5050000 		.4byte	.LLST37
 3506 095c 00       		.byte	0
 3507 095d 15       		.uleb128 0x15
 3508 095e 0B060000 		.4byte	.LASF77
 3509 0962 01       		.byte	0x1
 3510 0963 1006     		.2byte	0x610
 3511 0965 00000000 		.4byte	.LFB20
 3512 0969 64000000 		.4byte	.LFE20-.LFB20
 3513 096d 01       		.uleb128 0x1
 3514 096e 9C       		.byte	0x9c
 3515 096f D2090000 		.4byte	0x9d2
 3516 0973 0C       		.uleb128 0xc
 3517 0974 E7040000 		.4byte	.LASF31
 3518 0978 01       		.byte	0x1
 3519 0979 1006     		.2byte	0x610
 3520 097b 72000000 		.4byte	0x72
 3521 097f E8050000 		.4byte	.LLST38
 3522 0983 0C       		.uleb128 0xc
 3523 0984 79020000 		.4byte	.LASF78
 3524 0988 01       		.byte	0x1
 3525 0989 1006     		.2byte	0x610
 3526 098b 72000000 		.4byte	0x72
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 101


 3527 098f 22060000 		.4byte	.LLST39
 3528 0993 10       		.uleb128 0x10
 3529 0994 22000000 		.4byte	.LVL166
 3530 0998 D1050000 		.4byte	0x5d1
 3531 099c 11       		.uleb128 0x11
 3532 099d 28000000 		.4byte	.LVL167
 3533 09a1 5F020000 		.4byte	0x25f
 3534 09a5 B0090000 		.4byte	0x9b0
 3535 09a9 0F       		.uleb128 0xf
 3536 09aa 01       		.uleb128 0x1
 3537 09ab 50       		.byte	0x50
 3538 09ac 02       		.uleb128 0x2
 3539 09ad 74       		.byte	0x74
 3540 09ae 00       		.sleb128 0
 3541 09af 00       		.byte	0
 3542 09b0 10       		.uleb128 0x10
 3543 09b1 46000000 		.4byte	.LVL168
 3544 09b5 A8050000 		.4byte	0x5a8
 3545 09b9 10       		.uleb128 0x10
 3546 09ba 4A000000 		.4byte	.LVL169
 3547 09be 28070000 		.4byte	0x728
 3548 09c2 0E       		.uleb128 0xe
 3549 09c3 52000000 		.4byte	.LVL172
 3550 09c7 7A0B0000 		.4byte	0xb7a
 3551 09cb 0F       		.uleb128 0xf
 3552 09cc 01       		.uleb128 0x1
 3553 09cd 50       		.byte	0x50
 3554 09ce 01       		.uleb128 0x1
 3555 09cf 30       		.byte	0x30
 3556 09d0 00       		.byte	0
 3557 09d1 00       		.byte	0
 3558 09d2 17       		.uleb128 0x17
 3559 09d3 7A030000 		.4byte	.LASF79
 3560 09d7 01       		.byte	0x1
 3561 09d8 E206     		.2byte	0x6e2
 3562 09da 93000000 		.4byte	0x93
 3563 09de 00000000 		.4byte	.LFB23
 3564 09e2 28000000 		.4byte	.LFE23-.LFB23
 3565 09e6 01       		.uleb128 0x1
 3566 09e7 9C       		.byte	0x9c
 3567 09e8 2B0A0000 		.4byte	0xa2b
 3568 09ec 0D       		.uleb128 0xd
 3569 09ed BB060000 		.4byte	.LASF61
 3570 09f1 01       		.byte	0x1
 3571 09f2 E406     		.2byte	0x6e4
 3572 09f4 93000000 		.4byte	0x93
 3573 09f8 5C060000 		.4byte	.LLST40
 3574 09fc 10       		.uleb128 0x10
 3575 09fd 10000000 		.4byte	.LVL173
 3576 0a01 28070000 		.4byte	0x728
 3577 0a05 11       		.uleb128 0x11
 3578 0a06 16000000 		.4byte	.LVL174
 3579 0a0a 4C070000 		.4byte	0x74c
 3580 0a0e 180A0000 		.4byte	0xa18
 3581 0a12 0F       		.uleb128 0xf
 3582 0a13 01       		.uleb128 0x1
 3583 0a14 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 102


 3584 0a15 01       		.uleb128 0x1
 3585 0a16 30       		.byte	0x30
 3586 0a17 00       		.byte	0
 3587 0a18 10       		.uleb128 0x10
 3588 0a19 1A000000 		.4byte	.LVL175
 3589 0a1d 87070000 		.4byte	0x787
 3590 0a21 10       		.uleb128 0x10
 3591 0a22 20000000 		.4byte	.LVL177
 3592 0a26 3A070000 		.4byte	0x73a
 3593 0a2a 00       		.byte	0
 3594 0a2b 17       		.uleb128 0x17
 3595 0a2c 1F000000 		.4byte	.LASF80
 3596 0a30 01       		.byte	0x1
 3597 0a31 0307     		.2byte	0x703
 3598 0a33 9E000000 		.4byte	0x9e
 3599 0a37 00000000 		.4byte	.LFB24
 3600 0a3b 28000000 		.4byte	.LFE24-.LFB24
 3601 0a3f 01       		.uleb128 0x1
 3602 0a40 9C       		.byte	0x9c
 3603 0a41 840A0000 		.4byte	0xa84
 3604 0a45 0D       		.uleb128 0xd
 3605 0a46 BB060000 		.4byte	.LASF61
 3606 0a4a 01       		.byte	0x1
 3607 0a4b 0507     		.2byte	0x705
 3608 0a4d 9E000000 		.4byte	0x9e
 3609 0a51 6F060000 		.4byte	.LLST41
 3610 0a55 10       		.uleb128 0x10
 3611 0a56 10000000 		.4byte	.LVL179
 3612 0a5a 28070000 		.4byte	0x728
 3613 0a5e 11       		.uleb128 0x11
 3614 0a5f 16000000 		.4byte	.LVL180
 3615 0a63 4C070000 		.4byte	0x74c
 3616 0a67 710A0000 		.4byte	0xa71
 3617 0a6b 0F       		.uleb128 0xf
 3618 0a6c 01       		.uleb128 0x1
 3619 0a6d 50       		.byte	0x50
 3620 0a6e 01       		.uleb128 0x1
 3621 0a6f 30       		.byte	0x30
 3622 0a70 00       		.byte	0
 3623 0a71 10       		.uleb128 0x10
 3624 0a72 1A000000 		.4byte	.LVL181
 3625 0a76 C0070000 		.4byte	0x7c0
 3626 0a7a 10       		.uleb128 0x10
 3627 0a7b 20000000 		.4byte	.LVL183
 3628 0a7f 3A070000 		.4byte	0x73a
 3629 0a83 00       		.byte	0
 3630 0a84 17       		.uleb128 0x17
 3631 0a85 26020000 		.4byte	.LASF81
 3632 0a89 01       		.byte	0x1
 3633 0a8a 2407     		.2byte	0x724
 3634 0a8c A9000000 		.4byte	0xa9
 3635 0a90 00000000 		.4byte	.LFB25
 3636 0a94 28000000 		.4byte	.LFE25-.LFB25
 3637 0a98 01       		.uleb128 0x1
 3638 0a99 9C       		.byte	0x9c
 3639 0a9a DD0A0000 		.4byte	0xadd
 3640 0a9e 0D       		.uleb128 0xd
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 103


 3641 0a9f BB060000 		.4byte	.LASF61
 3642 0aa3 01       		.byte	0x1
 3643 0aa4 2607     		.2byte	0x726
 3644 0aa6 A9000000 		.4byte	0xa9
 3645 0aaa 82060000 		.4byte	.LLST42
 3646 0aae 10       		.uleb128 0x10
 3647 0aaf 10000000 		.4byte	.LVL185
 3648 0ab3 28070000 		.4byte	0x728
 3649 0ab7 11       		.uleb128 0x11
 3650 0ab8 16000000 		.4byte	.LVL186
 3651 0abc 4C070000 		.4byte	0x74c
 3652 0ac0 CA0A0000 		.4byte	0xaca
 3653 0ac4 0F       		.uleb128 0xf
 3654 0ac5 01       		.uleb128 0x1
 3655 0ac6 50       		.byte	0x50
 3656 0ac7 01       		.uleb128 0x1
 3657 0ac8 30       		.byte	0x30
 3658 0ac9 00       		.byte	0
 3659 0aca 10       		.uleb128 0x10
 3660 0acb 1A000000 		.4byte	.LVL187
 3661 0acf FB070000 		.4byte	0x7fb
 3662 0ad3 10       		.uleb128 0x10
 3663 0ad4 20000000 		.4byte	.LVL189
 3664 0ad8 3A070000 		.4byte	0x73a
 3665 0adc 00       		.byte	0
 3666 0add 1B       		.uleb128 0x1b
 3667 0ade 3B010000 		.4byte	0x13b
 3668 0ae2 ED0A0000 		.4byte	0xaed
 3669 0ae6 1C       		.uleb128 0x1c
 3670 0ae7 13010000 		.4byte	0x113
 3671 0aeb 03       		.byte	0x3
 3672 0aec 00       		.byte	0
 3673 0aed 1D       		.uleb128 0x1d
 3674 0aee 4B060000 		.4byte	.LASF82
 3675 0af2 01       		.byte	0x1
 3676 0af3 3D       		.byte	0x3d
 3677 0af4 DD0A0000 		.4byte	0xadd
 3678 0af8 05       		.uleb128 0x5
 3679 0af9 03       		.byte	0x3
 3680 0afa 00000000 		.4byte	BRAKE_ADC_gcor
 3681 0afe 1E       		.uleb128 0x1e
 3682 0aff 9B030000 		.4byte	.LASF83
 3683 0b03 01       		.byte	0x1
 3684 0b04 2C       		.byte	0x2c
 3685 0b05 72000000 		.4byte	0x72
 3686 0b09 05       		.uleb128 0x5
 3687 0b0a 03       		.byte	0x3
 3688 0b0b 00000000 		.4byte	BRAKE_ADC_initVar
 3689 0b0f 1E       		.uleb128 0x1e
 3690 0b10 15030000 		.4byte	.LASF84
 3691 0b14 01       		.byte	0x1
 3692 0b15 24       		.byte	0x24
 3693 0b16 D9000000 		.4byte	0xd9
 3694 0b1a 05       		.uleb128 0x5
 3695 0b1b 03       		.byte	0x3
 3696 0b1c 00000000 		.4byte	BRAKE_ADC_convDone
 3697 0b20 1E       		.uleb128 0x1e
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 104


 3698 0b21 44040000 		.4byte	.LASF85
 3699 0b25 01       		.byte	0x1
 3700 0b26 29       		.byte	0x29
 3701 0b27 D9000000 		.4byte	0xd9
 3702 0b2b 05       		.uleb128 0x5
 3703 0b2c 03       		.byte	0x3
 3704 0b2d 00000000 		.4byte	BRAKE_ADC_stopConversion
 3705 0b31 1E       		.uleb128 0x1e
 3706 0b32 0D020000 		.4byte	.LASF86
 3707 0b36 01       		.byte	0x1
 3708 0b37 2F       		.byte	0x2f
 3709 0b38 D9000000 		.4byte	0xd9
 3710 0b3c 05       		.uleb128 0x5
 3711 0b3d 03       		.byte	0x3
 3712 0b3e 00000000 		.4byte	BRAKE_ADC_started
 3713 0b42 1E       		.uleb128 0x1e
 3714 0b43 3A060000 		.4byte	.LASF87
 3715 0b47 01       		.byte	0x1
 3716 0b48 32       		.byte	0x32
 3717 0b49 D9000000 		.4byte	0xd9
 3718 0b4d 05       		.uleb128 0x5
 3719 0b4e 03       		.byte	0x3
 3720 0b4f 00000000 		.4byte	BRAKE_ADC_Config
 3721 0b53 1E       		.uleb128 0x1e
 3722 0b54 FA050000 		.4byte	.LASF88
 3723 0b58 01       		.byte	0x1
 3724 0b59 34       		.byte	0x34
 3725 0b5a 640B0000 		.4byte	0xb64
 3726 0b5e 05       		.uleb128 0x5
 3727 0b5f 03       		.byte	0x3
 3728 0b60 00000000 		.4byte	BRAKE_ADC_Offset
 3729 0b64 06       		.uleb128 0x6
 3730 0b65 A9000000 		.4byte	0xa9
 3731 0b69 1E       		.uleb128 0x1e
 3732 0b6a 9C060000 		.4byte	.LASF89
 3733 0b6e 01       		.byte	0x1
 3734 0b6f 35       		.byte	0x35
 3735 0b70 640B0000 		.4byte	0xb64
 3736 0b74 05       		.uleb128 0x5
 3737 0b75 03       		.byte	0x3
 3738 0b76 00000000 		.4byte	BRAKE_ADC_CountsPerVolt
 3739 0b7a 1F       		.uleb128 0x1f
 3740 0b7b 2F040000 		.4byte	.LASF90
 3741 0b7f 04       		.byte	0x4
 3742 0b80 80       		.byte	0x80
 3743 0b81 8B0B0000 		.4byte	0xb8b
 3744 0b85 20       		.uleb128 0x20
 3745 0b86 72000000 		.4byte	0x72
 3746 0b8a 00       		.byte	0
 3747 0b8b 21       		.uleb128 0x21
 3748 0b8c E6020000 		.4byte	.LASF101
 3749 0b90 04       		.byte	0x4
 3750 0b91 7E       		.byte	0x7e
 3751 0b92 72000000 		.4byte	0x72
 3752 0b96 1F       		.uleb128 0x1f
 3753 0b97 BC010000 		.4byte	.LASF91
 3754 0b9b 04       		.byte	0x4
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 105


 3755 0b9c 78       		.byte	0x78
 3756 0b9d A70B0000 		.4byte	0xba7
 3757 0ba1 20       		.uleb128 0x20
 3758 0ba2 7D000000 		.4byte	0x7d
 3759 0ba6 00       		.byte	0
 3760 0ba7 1F       		.uleb128 0x1f
 3761 0ba8 38000000 		.4byte	.LASF92
 3762 0bac 04       		.byte	0x4
 3763 0bad 7F       		.byte	0x7f
 3764 0bae B80B0000 		.4byte	0xbb8
 3765 0bb2 20       		.uleb128 0x20
 3766 0bb3 72000000 		.4byte	0x72
 3767 0bb7 00       		.byte	0
 3768 0bb8 1F       		.uleb128 0x1f
 3769 0bb9 64030000 		.4byte	.LASF93
 3770 0bbd 05       		.byte	0x5
 3771 0bbe 50       		.byte	0x50
 3772 0bbf C90B0000 		.4byte	0xbc9
 3773 0bc3 20       		.uleb128 0x20
 3774 0bc4 72000000 		.4byte	0x72
 3775 0bc8 00       		.byte	0
 3776 0bc9 1F       		.uleb128 0x1f
 3777 0bca 6F040000 		.4byte	.LASF94
 3778 0bce 06       		.byte	0x6
 3779 0bcf 2F       		.byte	0x2f
 3780 0bd0 DF0B0000 		.4byte	0xbdf
 3781 0bd4 20       		.uleb128 0x20
 3782 0bd5 7D000000 		.4byte	0x7d
 3783 0bd9 20       		.uleb128 0x20
 3784 0bda 72000000 		.4byte	0x72
 3785 0bde 00       		.byte	0
 3786 0bdf 1F       		.uleb128 0x1f
 3787 0be0 4C010000 		.4byte	.LASF95
 3788 0be4 07       		.byte	0x7
 3789 0be5 2F       		.byte	0x2f
 3790 0be6 F50B0000 		.4byte	0xbf5
 3791 0bea 20       		.uleb128 0x20
 3792 0beb 7D000000 		.4byte	0x7d
 3793 0bef 20       		.uleb128 0x20
 3794 0bf0 72000000 		.4byte	0x72
 3795 0bf4 00       		.byte	0
 3796 0bf5 22       		.uleb128 0x22
 3797 0bf6 37020000 		.4byte	.LASF102
 3798 0bfa 04       		.byte	0x4
 3799 0bfb 89       		.byte	0x89
 3800 0bfc 00010000 		.4byte	0x100
 3801 0c00 0F0C0000 		.4byte	0xc0f
 3802 0c04 20       		.uleb128 0x20
 3803 0c05 72000000 		.4byte	0x72
 3804 0c09 20       		.uleb128 0x20
 3805 0c0a 00010000 		.4byte	0x100
 3806 0c0e 00       		.byte	0
 3807 0c0f 1F       		.uleb128 0x1f
 3808 0c10 C6010000 		.4byte	.LASF96
 3809 0c14 06       		.byte	0x6
 3810 0c15 32       		.byte	0x32
 3811 0c16 200C0000 		.4byte	0xc20
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 106


 3812 0c1a 20       		.uleb128 0x20
 3813 0c1b 72000000 		.4byte	0x72
 3814 0c1f 00       		.byte	0
 3815 0c20 1F       		.uleb128 0x1f
 3816 0c21 59000000 		.4byte	.LASF97
 3817 0c25 07       		.byte	0x7
 3818 0c26 32       		.byte	0x32
 3819 0c27 310C0000 		.4byte	0xc31
 3820 0c2b 20       		.uleb128 0x20
 3821 0c2c 72000000 		.4byte	0x72
 3822 0c30 00       		.byte	0
 3823 0c31 23       		.uleb128 0x23
 3824 0c32 DF030000 		.4byte	.LASF103
 3825 0c36 04       		.byte	0x4
 3826 0c37 8C       		.byte	0x8c
 3827 0c38 20       		.uleb128 0x20
 3828 0c39 72000000 		.4byte	0x72
 3829 0c3d 20       		.uleb128 0x20
 3830 0c3e 72000000 		.4byte	0x72
 3831 0c42 00       		.byte	0
 3832 0c43 00       		.byte	0
 3833              		.section	.debug_abbrev,"",%progbits
 3834              	.Ldebug_abbrev0:
 3835 0000 01       		.uleb128 0x1
 3836 0001 11       		.uleb128 0x11
 3837 0002 01       		.byte	0x1
 3838 0003 25       		.uleb128 0x25
 3839 0004 0E       		.uleb128 0xe
 3840 0005 13       		.uleb128 0x13
 3841 0006 0B       		.uleb128 0xb
 3842 0007 03       		.uleb128 0x3
 3843 0008 0E       		.uleb128 0xe
 3844 0009 1B       		.uleb128 0x1b
 3845 000a 0E       		.uleb128 0xe
 3846 000b 55       		.uleb128 0x55
 3847 000c 17       		.uleb128 0x17
 3848 000d 11       		.uleb128 0x11
 3849 000e 01       		.uleb128 0x1
 3850 000f 10       		.uleb128 0x10
 3851 0010 17       		.uleb128 0x17
 3852 0011 00       		.byte	0
 3853 0012 00       		.byte	0
 3854 0013 02       		.uleb128 0x2
 3855 0014 24       		.uleb128 0x24
 3856 0015 00       		.byte	0
 3857 0016 0B       		.uleb128 0xb
 3858 0017 0B       		.uleb128 0xb
 3859 0018 3E       		.uleb128 0x3e
 3860 0019 0B       		.uleb128 0xb
 3861 001a 03       		.uleb128 0x3
 3862 001b 0E       		.uleb128 0xe
 3863 001c 00       		.byte	0
 3864 001d 00       		.byte	0
 3865 001e 03       		.uleb128 0x3
 3866 001f 24       		.uleb128 0x24
 3867 0020 00       		.byte	0
 3868 0021 0B       		.uleb128 0xb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 107


 3869 0022 0B       		.uleb128 0xb
 3870 0023 3E       		.uleb128 0x3e
 3871 0024 0B       		.uleb128 0xb
 3872 0025 03       		.uleb128 0x3
 3873 0026 08       		.uleb128 0x8
 3874 0027 00       		.byte	0
 3875 0028 00       		.byte	0
 3876 0029 04       		.uleb128 0x4
 3877 002a 16       		.uleb128 0x16
 3878 002b 00       		.byte	0
 3879 002c 03       		.uleb128 0x3
 3880 002d 0E       		.uleb128 0xe
 3881 002e 3A       		.uleb128 0x3a
 3882 002f 0B       		.uleb128 0xb
 3883 0030 3B       		.uleb128 0x3b
 3884 0031 0B       		.uleb128 0xb
 3885 0032 49       		.uleb128 0x49
 3886 0033 13       		.uleb128 0x13
 3887 0034 00       		.byte	0
 3888 0035 00       		.byte	0
 3889 0036 05       		.uleb128 0x5
 3890 0037 16       		.uleb128 0x16
 3891 0038 00       		.byte	0
 3892 0039 03       		.uleb128 0x3
 3893 003a 0E       		.uleb128 0xe
 3894 003b 3A       		.uleb128 0x3a
 3895 003c 0B       		.uleb128 0xb
 3896 003d 3B       		.uleb128 0x3b
 3897 003e 05       		.uleb128 0x5
 3898 003f 49       		.uleb128 0x49
 3899 0040 13       		.uleb128 0x13
 3900 0041 00       		.byte	0
 3901 0042 00       		.byte	0
 3902 0043 06       		.uleb128 0x6
 3903 0044 35       		.uleb128 0x35
 3904 0045 00       		.byte	0
 3905 0046 49       		.uleb128 0x49
 3906 0047 13       		.uleb128 0x13
 3907 0048 00       		.byte	0
 3908 0049 00       		.byte	0
 3909 004a 07       		.uleb128 0x7
 3910 004b 0F       		.uleb128 0xf
 3911 004c 00       		.byte	0
 3912 004d 0B       		.uleb128 0xb
 3913 004e 0B       		.uleb128 0xb
 3914 004f 49       		.uleb128 0x49
 3915 0050 13       		.uleb128 0x13
 3916 0051 00       		.byte	0
 3917 0052 00       		.byte	0
 3918 0053 08       		.uleb128 0x8
 3919 0054 15       		.uleb128 0x15
 3920 0055 00       		.byte	0
 3921 0056 27       		.uleb128 0x27
 3922 0057 19       		.uleb128 0x19
 3923 0058 00       		.byte	0
 3924 0059 00       		.byte	0
 3925 005a 09       		.uleb128 0x9
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 108


 3926 005b 13       		.uleb128 0x13
 3927 005c 01       		.byte	0x1
 3928 005d 0B       		.uleb128 0xb
 3929 005e 0B       		.uleb128 0xb
 3930 005f 3A       		.uleb128 0x3a
 3931 0060 0B       		.uleb128 0xb
 3932 0061 3B       		.uleb128 0x3b
 3933 0062 0B       		.uleb128 0xb
 3934 0063 01       		.uleb128 0x1
 3935 0064 13       		.uleb128 0x13
 3936 0065 00       		.byte	0
 3937 0066 00       		.byte	0
 3938 0067 0A       		.uleb128 0xa
 3939 0068 0D       		.uleb128 0xd
 3940 0069 00       		.byte	0
 3941 006a 03       		.uleb128 0x3
 3942 006b 0E       		.uleb128 0xe
 3943 006c 3A       		.uleb128 0x3a
 3944 006d 0B       		.uleb128 0xb
 3945 006e 3B       		.uleb128 0x3b
 3946 006f 0B       		.uleb128 0xb
 3947 0070 49       		.uleb128 0x49
 3948 0071 13       		.uleb128 0x13
 3949 0072 38       		.uleb128 0x38
 3950 0073 0B       		.uleb128 0xb
 3951 0074 00       		.byte	0
 3952 0075 00       		.byte	0
 3953 0076 0B       		.uleb128 0xb
 3954 0077 2E       		.uleb128 0x2e
 3955 0078 01       		.byte	0x1
 3956 0079 03       		.uleb128 0x3
 3957 007a 0E       		.uleb128 0xe
 3958 007b 3A       		.uleb128 0x3a
 3959 007c 0B       		.uleb128 0xb
 3960 007d 3B       		.uleb128 0x3b
 3961 007e 05       		.uleb128 0x5
 3962 007f 27       		.uleb128 0x27
 3963 0080 19       		.uleb128 0x19
 3964 0081 11       		.uleb128 0x11
 3965 0082 01       		.uleb128 0x1
 3966 0083 12       		.uleb128 0x12
 3967 0084 06       		.uleb128 0x6
 3968 0085 40       		.uleb128 0x40
 3969 0086 18       		.uleb128 0x18
 3970 0087 9742     		.uleb128 0x2117
 3971 0089 19       		.uleb128 0x19
 3972 008a 01       		.uleb128 0x1
 3973 008b 13       		.uleb128 0x13
 3974 008c 00       		.byte	0
 3975 008d 00       		.byte	0
 3976 008e 0C       		.uleb128 0xc
 3977 008f 05       		.uleb128 0x5
 3978 0090 00       		.byte	0
 3979 0091 03       		.uleb128 0x3
 3980 0092 0E       		.uleb128 0xe
 3981 0093 3A       		.uleb128 0x3a
 3982 0094 0B       		.uleb128 0xb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 109


 3983 0095 3B       		.uleb128 0x3b
 3984 0096 05       		.uleb128 0x5
 3985 0097 49       		.uleb128 0x49
 3986 0098 13       		.uleb128 0x13
 3987 0099 02       		.uleb128 0x2
 3988 009a 17       		.uleb128 0x17
 3989 009b 00       		.byte	0
 3990 009c 00       		.byte	0
 3991 009d 0D       		.uleb128 0xd
 3992 009e 34       		.uleb128 0x34
 3993 009f 00       		.byte	0
 3994 00a0 03       		.uleb128 0x3
 3995 00a1 0E       		.uleb128 0xe
 3996 00a2 3A       		.uleb128 0x3a
 3997 00a3 0B       		.uleb128 0xb
 3998 00a4 3B       		.uleb128 0x3b
 3999 00a5 05       		.uleb128 0x5
 4000 00a6 49       		.uleb128 0x49
 4001 00a7 13       		.uleb128 0x13
 4002 00a8 02       		.uleb128 0x2
 4003 00a9 17       		.uleb128 0x17
 4004 00aa 00       		.byte	0
 4005 00ab 00       		.byte	0
 4006 00ac 0E       		.uleb128 0xe
 4007 00ad 898201   		.uleb128 0x4109
 4008 00b0 01       		.byte	0x1
 4009 00b1 11       		.uleb128 0x11
 4010 00b2 01       		.uleb128 0x1
 4011 00b3 31       		.uleb128 0x31
 4012 00b4 13       		.uleb128 0x13
 4013 00b5 00       		.byte	0
 4014 00b6 00       		.byte	0
 4015 00b7 0F       		.uleb128 0xf
 4016 00b8 8A8201   		.uleb128 0x410a
 4017 00bb 00       		.byte	0
 4018 00bc 02       		.uleb128 0x2
 4019 00bd 18       		.uleb128 0x18
 4020 00be 9142     		.uleb128 0x2111
 4021 00c0 18       		.uleb128 0x18
 4022 00c1 00       		.byte	0
 4023 00c2 00       		.byte	0
 4024 00c3 10       		.uleb128 0x10
 4025 00c4 898201   		.uleb128 0x4109
 4026 00c7 00       		.byte	0
 4027 00c8 11       		.uleb128 0x11
 4028 00c9 01       		.uleb128 0x1
 4029 00ca 31       		.uleb128 0x31
 4030 00cb 13       		.uleb128 0x13
 4031 00cc 00       		.byte	0
 4032 00cd 00       		.byte	0
 4033 00ce 11       		.uleb128 0x11
 4034 00cf 898201   		.uleb128 0x4109
 4035 00d2 01       		.byte	0x1
 4036 00d3 11       		.uleb128 0x11
 4037 00d4 01       		.uleb128 0x1
 4038 00d5 31       		.uleb128 0x31
 4039 00d6 13       		.uleb128 0x13
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 110


 4040 00d7 01       		.uleb128 0x1
 4041 00d8 13       		.uleb128 0x13
 4042 00d9 00       		.byte	0
 4043 00da 00       		.byte	0
 4044 00db 12       		.uleb128 0x12
 4045 00dc 2E       		.uleb128 0x2e
 4046 00dd 01       		.byte	0x1
 4047 00de 3F       		.uleb128 0x3f
 4048 00df 19       		.uleb128 0x19
 4049 00e0 03       		.uleb128 0x3
 4050 00e1 0E       		.uleb128 0xe
 4051 00e2 3A       		.uleb128 0x3a
 4052 00e3 0B       		.uleb128 0xb
 4053 00e4 3B       		.uleb128 0x3b
 4054 00e5 0B       		.uleb128 0xb
 4055 00e6 27       		.uleb128 0x27
 4056 00e7 19       		.uleb128 0x19
 4057 00e8 11       		.uleb128 0x11
 4058 00e9 01       		.uleb128 0x1
 4059 00ea 12       		.uleb128 0x12
 4060 00eb 06       		.uleb128 0x6
 4061 00ec 40       		.uleb128 0x40
 4062 00ed 18       		.uleb128 0x18
 4063 00ee 9742     		.uleb128 0x2117
 4064 00f0 19       		.uleb128 0x19
 4065 00f1 01       		.uleb128 0x1
 4066 00f2 13       		.uleb128 0x13
 4067 00f3 00       		.byte	0
 4068 00f4 00       		.byte	0
 4069 00f5 13       		.uleb128 0x13
 4070 00f6 34       		.uleb128 0x34
 4071 00f7 00       		.byte	0
 4072 00f8 03       		.uleb128 0x3
 4073 00f9 0E       		.uleb128 0xe
 4074 00fa 3A       		.uleb128 0x3a
 4075 00fb 0B       		.uleb128 0xb
 4076 00fc 3B       		.uleb128 0x3b
 4077 00fd 0B       		.uleb128 0xb
 4078 00fe 49       		.uleb128 0x49
 4079 00ff 13       		.uleb128 0x13
 4080 0100 00       		.byte	0
 4081 0101 00       		.byte	0
 4082 0102 14       		.uleb128 0x14
 4083 0103 34       		.uleb128 0x34
 4084 0104 00       		.byte	0
 4085 0105 03       		.uleb128 0x3
 4086 0106 0E       		.uleb128 0xe
 4087 0107 3A       		.uleb128 0x3a
 4088 0108 0B       		.uleb128 0xb
 4089 0109 3B       		.uleb128 0x3b
 4090 010a 0B       		.uleb128 0xb
 4091 010b 49       		.uleb128 0x49
 4092 010c 13       		.uleb128 0x13
 4093 010d 02       		.uleb128 0x2
 4094 010e 17       		.uleb128 0x17
 4095 010f 00       		.byte	0
 4096 0110 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 111


 4097 0111 15       		.uleb128 0x15
 4098 0112 2E       		.uleb128 0x2e
 4099 0113 01       		.byte	0x1
 4100 0114 3F       		.uleb128 0x3f
 4101 0115 19       		.uleb128 0x19
 4102 0116 03       		.uleb128 0x3
 4103 0117 0E       		.uleb128 0xe
 4104 0118 3A       		.uleb128 0x3a
 4105 0119 0B       		.uleb128 0xb
 4106 011a 3B       		.uleb128 0x3b
 4107 011b 05       		.uleb128 0x5
 4108 011c 27       		.uleb128 0x27
 4109 011d 19       		.uleb128 0x19
 4110 011e 11       		.uleb128 0x11
 4111 011f 01       		.uleb128 0x1
 4112 0120 12       		.uleb128 0x12
 4113 0121 06       		.uleb128 0x6
 4114 0122 40       		.uleb128 0x40
 4115 0123 18       		.uleb128 0x18
 4116 0124 9742     		.uleb128 0x2117
 4117 0126 19       		.uleb128 0x19
 4118 0127 01       		.uleb128 0x1
 4119 0128 13       		.uleb128 0x13
 4120 0129 00       		.byte	0
 4121 012a 00       		.byte	0
 4122 012b 16       		.uleb128 0x16
 4123 012c 2E       		.uleb128 0x2e
 4124 012d 01       		.byte	0x1
 4125 012e 3F       		.uleb128 0x3f
 4126 012f 19       		.uleb128 0x19
 4127 0130 03       		.uleb128 0x3
 4128 0131 0E       		.uleb128 0xe
 4129 0132 3A       		.uleb128 0x3a
 4130 0133 0B       		.uleb128 0xb
 4131 0134 3B       		.uleb128 0x3b
 4132 0135 05       		.uleb128 0x5
 4133 0136 27       		.uleb128 0x27
 4134 0137 19       		.uleb128 0x19
 4135 0138 49       		.uleb128 0x49
 4136 0139 13       		.uleb128 0x13
 4137 013a 11       		.uleb128 0x11
 4138 013b 01       		.uleb128 0x1
 4139 013c 12       		.uleb128 0x12
 4140 013d 06       		.uleb128 0x6
 4141 013e 40       		.uleb128 0x40
 4142 013f 18       		.uleb128 0x18
 4143 0140 9642     		.uleb128 0x2116
 4144 0142 19       		.uleb128 0x19
 4145 0143 01       		.uleb128 0x1
 4146 0144 13       		.uleb128 0x13
 4147 0145 00       		.byte	0
 4148 0146 00       		.byte	0
 4149 0147 17       		.uleb128 0x17
 4150 0148 2E       		.uleb128 0x2e
 4151 0149 01       		.byte	0x1
 4152 014a 3F       		.uleb128 0x3f
 4153 014b 19       		.uleb128 0x19
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 112


 4154 014c 03       		.uleb128 0x3
 4155 014d 0E       		.uleb128 0xe
 4156 014e 3A       		.uleb128 0x3a
 4157 014f 0B       		.uleb128 0xb
 4158 0150 3B       		.uleb128 0x3b
 4159 0151 05       		.uleb128 0x5
 4160 0152 27       		.uleb128 0x27
 4161 0153 19       		.uleb128 0x19
 4162 0154 49       		.uleb128 0x49
 4163 0155 13       		.uleb128 0x13
 4164 0156 11       		.uleb128 0x11
 4165 0157 01       		.uleb128 0x1
 4166 0158 12       		.uleb128 0x12
 4167 0159 06       		.uleb128 0x6
 4168 015a 40       		.uleb128 0x40
 4169 015b 18       		.uleb128 0x18
 4170 015c 9742     		.uleb128 0x2117
 4171 015e 19       		.uleb128 0x19
 4172 015f 01       		.uleb128 0x1
 4173 0160 13       		.uleb128 0x13
 4174 0161 00       		.byte	0
 4175 0162 00       		.byte	0
 4176 0163 18       		.uleb128 0x18
 4177 0164 2E       		.uleb128 0x2e
 4178 0165 00       		.byte	0
 4179 0166 3F       		.uleb128 0x3f
 4180 0167 19       		.uleb128 0x19
 4181 0168 03       		.uleb128 0x3
 4182 0169 0E       		.uleb128 0xe
 4183 016a 3A       		.uleb128 0x3a
 4184 016b 0B       		.uleb128 0xb
 4185 016c 3B       		.uleb128 0x3b
 4186 016d 05       		.uleb128 0x5
 4187 016e 27       		.uleb128 0x27
 4188 016f 19       		.uleb128 0x19
 4189 0170 11       		.uleb128 0x11
 4190 0171 01       		.uleb128 0x1
 4191 0172 12       		.uleb128 0x12
 4192 0173 06       		.uleb128 0x6
 4193 0174 40       		.uleb128 0x40
 4194 0175 18       		.uleb128 0x18
 4195 0176 9742     		.uleb128 0x2117
 4196 0178 19       		.uleb128 0x19
 4197 0179 00       		.byte	0
 4198 017a 00       		.byte	0
 4199 017b 19       		.uleb128 0x19
 4200 017c 34       		.uleb128 0x34
 4201 017d 00       		.byte	0
 4202 017e 03       		.uleb128 0x3
 4203 017f 0E       		.uleb128 0xe
 4204 0180 3A       		.uleb128 0x3a
 4205 0181 0B       		.uleb128 0xb
 4206 0182 3B       		.uleb128 0x3b
 4207 0183 05       		.uleb128 0x5
 4208 0184 49       		.uleb128 0x49
 4209 0185 13       		.uleb128 0x13
 4210 0186 02       		.uleb128 0x2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 113


 4211 0187 18       		.uleb128 0x18
 4212 0188 00       		.byte	0
 4213 0189 00       		.byte	0
 4214 018a 1A       		.uleb128 0x1a
 4215 018b 05       		.uleb128 0x5
 4216 018c 00       		.byte	0
 4217 018d 03       		.uleb128 0x3
 4218 018e 0E       		.uleb128 0xe
 4219 018f 3A       		.uleb128 0x3a
 4220 0190 0B       		.uleb128 0xb
 4221 0191 3B       		.uleb128 0x3b
 4222 0192 05       		.uleb128 0x5
 4223 0193 49       		.uleb128 0x49
 4224 0194 13       		.uleb128 0x13
 4225 0195 02       		.uleb128 0x2
 4226 0196 18       		.uleb128 0x18
 4227 0197 00       		.byte	0
 4228 0198 00       		.byte	0
 4229 0199 1B       		.uleb128 0x1b
 4230 019a 01       		.uleb128 0x1
 4231 019b 01       		.byte	0x1
 4232 019c 49       		.uleb128 0x49
 4233 019d 13       		.uleb128 0x13
 4234 019e 01       		.uleb128 0x1
 4235 019f 13       		.uleb128 0x13
 4236 01a0 00       		.byte	0
 4237 01a1 00       		.byte	0
 4238 01a2 1C       		.uleb128 0x1c
 4239 01a3 21       		.uleb128 0x21
 4240 01a4 00       		.byte	0
 4241 01a5 49       		.uleb128 0x49
 4242 01a6 13       		.uleb128 0x13
 4243 01a7 2F       		.uleb128 0x2f
 4244 01a8 0B       		.uleb128 0xb
 4245 01a9 00       		.byte	0
 4246 01aa 00       		.byte	0
 4247 01ab 1D       		.uleb128 0x1d
 4248 01ac 34       		.uleb128 0x34
 4249 01ad 00       		.byte	0
 4250 01ae 03       		.uleb128 0x3
 4251 01af 0E       		.uleb128 0xe
 4252 01b0 3A       		.uleb128 0x3a
 4253 01b1 0B       		.uleb128 0xb
 4254 01b2 3B       		.uleb128 0x3b
 4255 01b3 0B       		.uleb128 0xb
 4256 01b4 49       		.uleb128 0x49
 4257 01b5 13       		.uleb128 0x13
 4258 01b6 02       		.uleb128 0x2
 4259 01b7 18       		.uleb128 0x18
 4260 01b8 00       		.byte	0
 4261 01b9 00       		.byte	0
 4262 01ba 1E       		.uleb128 0x1e
 4263 01bb 34       		.uleb128 0x34
 4264 01bc 00       		.byte	0
 4265 01bd 03       		.uleb128 0x3
 4266 01be 0E       		.uleb128 0xe
 4267 01bf 3A       		.uleb128 0x3a
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 114


 4268 01c0 0B       		.uleb128 0xb
 4269 01c1 3B       		.uleb128 0x3b
 4270 01c2 0B       		.uleb128 0xb
 4271 01c3 49       		.uleb128 0x49
 4272 01c4 13       		.uleb128 0x13
 4273 01c5 3F       		.uleb128 0x3f
 4274 01c6 19       		.uleb128 0x19
 4275 01c7 02       		.uleb128 0x2
 4276 01c8 18       		.uleb128 0x18
 4277 01c9 00       		.byte	0
 4278 01ca 00       		.byte	0
 4279 01cb 1F       		.uleb128 0x1f
 4280 01cc 2E       		.uleb128 0x2e
 4281 01cd 01       		.byte	0x1
 4282 01ce 3F       		.uleb128 0x3f
 4283 01cf 19       		.uleb128 0x19
 4284 01d0 03       		.uleb128 0x3
 4285 01d1 0E       		.uleb128 0xe
 4286 01d2 3A       		.uleb128 0x3a
 4287 01d3 0B       		.uleb128 0xb
 4288 01d4 3B       		.uleb128 0x3b
 4289 01d5 0B       		.uleb128 0xb
 4290 01d6 27       		.uleb128 0x27
 4291 01d7 19       		.uleb128 0x19
 4292 01d8 3C       		.uleb128 0x3c
 4293 01d9 19       		.uleb128 0x19
 4294 01da 01       		.uleb128 0x1
 4295 01db 13       		.uleb128 0x13
 4296 01dc 00       		.byte	0
 4297 01dd 00       		.byte	0
 4298 01de 20       		.uleb128 0x20
 4299 01df 05       		.uleb128 0x5
 4300 01e0 00       		.byte	0
 4301 01e1 49       		.uleb128 0x49
 4302 01e2 13       		.uleb128 0x13
 4303 01e3 00       		.byte	0
 4304 01e4 00       		.byte	0
 4305 01e5 21       		.uleb128 0x21
 4306 01e6 2E       		.uleb128 0x2e
 4307 01e7 00       		.byte	0
 4308 01e8 3F       		.uleb128 0x3f
 4309 01e9 19       		.uleb128 0x19
 4310 01ea 03       		.uleb128 0x3
 4311 01eb 0E       		.uleb128 0xe
 4312 01ec 3A       		.uleb128 0x3a
 4313 01ed 0B       		.uleb128 0xb
 4314 01ee 3B       		.uleb128 0x3b
 4315 01ef 0B       		.uleb128 0xb
 4316 01f0 27       		.uleb128 0x27
 4317 01f1 19       		.uleb128 0x19
 4318 01f2 49       		.uleb128 0x49
 4319 01f3 13       		.uleb128 0x13
 4320 01f4 3C       		.uleb128 0x3c
 4321 01f5 19       		.uleb128 0x19
 4322 01f6 00       		.byte	0
 4323 01f7 00       		.byte	0
 4324 01f8 22       		.uleb128 0x22
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 115


 4325 01f9 2E       		.uleb128 0x2e
 4326 01fa 01       		.byte	0x1
 4327 01fb 3F       		.uleb128 0x3f
 4328 01fc 19       		.uleb128 0x19
 4329 01fd 03       		.uleb128 0x3
 4330 01fe 0E       		.uleb128 0xe
 4331 01ff 3A       		.uleb128 0x3a
 4332 0200 0B       		.uleb128 0xb
 4333 0201 3B       		.uleb128 0x3b
 4334 0202 0B       		.uleb128 0xb
 4335 0203 27       		.uleb128 0x27
 4336 0204 19       		.uleb128 0x19
 4337 0205 49       		.uleb128 0x49
 4338 0206 13       		.uleb128 0x13
 4339 0207 3C       		.uleb128 0x3c
 4340 0208 19       		.uleb128 0x19
 4341 0209 01       		.uleb128 0x1
 4342 020a 13       		.uleb128 0x13
 4343 020b 00       		.byte	0
 4344 020c 00       		.byte	0
 4345 020d 23       		.uleb128 0x23
 4346 020e 2E       		.uleb128 0x2e
 4347 020f 01       		.byte	0x1
 4348 0210 3F       		.uleb128 0x3f
 4349 0211 19       		.uleb128 0x19
 4350 0212 03       		.uleb128 0x3
 4351 0213 0E       		.uleb128 0xe
 4352 0214 3A       		.uleb128 0x3a
 4353 0215 0B       		.uleb128 0xb
 4354 0216 3B       		.uleb128 0x3b
 4355 0217 0B       		.uleb128 0xb
 4356 0218 27       		.uleb128 0x27
 4357 0219 19       		.uleb128 0x19
 4358 021a 3C       		.uleb128 0x3c
 4359 021b 19       		.uleb128 0x19
 4360 021c 00       		.byte	0
 4361 021d 00       		.byte	0
 4362 021e 00       		.byte	0
 4363              		.section	.debug_loc,"",%progbits
 4364              	.Ldebug_loc0:
 4365              	.LLST0:
 4366 0000 00000000 		.4byte	.LVL0
 4367 0004 10000000 		.4byte	.LVL1
 4368 0008 0100     		.2byte	0x1
 4369 000a 50       		.byte	0x50
 4370 000b 10000000 		.4byte	.LVL1
 4371 000f A4000000 		.4byte	.LVL29
 4372 0013 0400     		.2byte	0x4
 4373 0015 F3       		.byte	0xf3
 4374 0016 01       		.uleb128 0x1
 4375 0017 50       		.byte	0x50
 4376 0018 9F       		.byte	0x9f
 4377 0019 A4000000 		.4byte	.LVL29
 4378 001d A6000000 		.4byte	.LVL30
 4379 0021 0100     		.2byte	0x1
 4380 0023 50       		.byte	0x50
 4381 0024 A6000000 		.4byte	.LVL30
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 116


 4382 0028 D0000000 		.4byte	.LFE21
 4383 002c 0400     		.2byte	0x4
 4384 002e F3       		.byte	0xf3
 4385 002f 01       		.uleb128 0x1
 4386 0030 50       		.byte	0x50
 4387 0031 9F       		.byte	0x9f
 4388 0032 00000000 		.4byte	0
 4389 0036 00000000 		.4byte	0
 4390              	.LLST1:
 4391 003a 00000000 		.4byte	.LVL0
 4392 003e 6A000000 		.4byte	.LVL19
 4393 0042 0100     		.2byte	0x1
 4394 0044 51       		.byte	0x51
 4395 0045 6A000000 		.4byte	.LVL19
 4396 0049 A4000000 		.4byte	.LVL29
 4397 004d 0400     		.2byte	0x4
 4398 004f F3       		.byte	0xf3
 4399 0050 01       		.uleb128 0x1
 4400 0051 51       		.byte	0x51
 4401 0052 9F       		.byte	0x9f
 4402 0053 A4000000 		.4byte	.LVL29
 4403 0057 A9000000 		.4byte	.LVL31-1
 4404 005b 0100     		.2byte	0x1
 4405 005d 51       		.byte	0x51
 4406 005e A9000000 		.4byte	.LVL31-1
 4407 0062 D0000000 		.4byte	.LFE21
 4408 0066 0400     		.2byte	0x4
 4409 0068 F3       		.byte	0xf3
 4410 0069 01       		.uleb128 0x1
 4411 006a 51       		.byte	0x51
 4412 006b 9F       		.byte	0x9f
 4413 006c 00000000 		.4byte	0
 4414 0070 00000000 		.4byte	0
 4415              	.LLST2:
 4416 0074 00000000 		.4byte	.LVL0
 4417 0078 6E000000 		.4byte	.LVL20
 4418 007c 0100     		.2byte	0x1
 4419 007e 52       		.byte	0x52
 4420 007f 6E000000 		.4byte	.LVL20
 4421 0083 A4000000 		.4byte	.LVL29
 4422 0087 0400     		.2byte	0x4
 4423 0089 F3       		.byte	0xf3
 4424 008a 01       		.uleb128 0x1
 4425 008b 52       		.byte	0x52
 4426 008c 9F       		.byte	0x9f
 4427 008d A4000000 		.4byte	.LVL29
 4428 0091 A9000000 		.4byte	.LVL31-1
 4429 0095 0100     		.2byte	0x1
 4430 0097 52       		.byte	0x52
 4431 0098 A9000000 		.4byte	.LVL31-1
 4432 009c D0000000 		.4byte	.LFE21
 4433 00a0 0400     		.2byte	0x4
 4434 00a2 F3       		.byte	0xf3
 4435 00a3 01       		.uleb128 0x1
 4436 00a4 52       		.byte	0x52
 4437 00a5 9F       		.byte	0x9f
 4438 00a6 00000000 		.4byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 117


 4439 00aa 00000000 		.4byte	0
 4440              	.LLST3:
 4441 00ae 00000000 		.4byte	.LVL0
 4442 00b2 88000000 		.4byte	.LVL26
 4443 00b6 0100     		.2byte	0x1
 4444 00b8 53       		.byte	0x53
 4445 00b9 88000000 		.4byte	.LVL26
 4446 00bd 8E000000 		.4byte	.LVL27
 4447 00c1 0400     		.2byte	0x4
 4448 00c3 F3       		.byte	0xf3
 4449 00c4 01       		.uleb128 0x1
 4450 00c5 53       		.byte	0x53
 4451 00c6 9F       		.byte	0x9f
 4452 00c7 8E000000 		.4byte	.LVL27
 4453 00cb 90000000 		.4byte	.LVL28
 4454 00cf 0100     		.2byte	0x1
 4455 00d1 53       		.byte	0x53
 4456 00d2 90000000 		.4byte	.LVL28
 4457 00d6 A4000000 		.4byte	.LVL29
 4458 00da 0400     		.2byte	0x4
 4459 00dc F3       		.byte	0xf3
 4460 00dd 01       		.uleb128 0x1
 4461 00de 53       		.byte	0x53
 4462 00df 9F       		.byte	0x9f
 4463 00e0 A4000000 		.4byte	.LVL29
 4464 00e4 A9000000 		.4byte	.LVL31-1
 4465 00e8 0100     		.2byte	0x1
 4466 00ea 53       		.byte	0x53
 4467 00eb A9000000 		.4byte	.LVL31-1
 4468 00ef D0000000 		.4byte	.LFE21
 4469 00f3 0400     		.2byte	0x4
 4470 00f5 F3       		.byte	0xf3
 4471 00f6 01       		.uleb128 0x1
 4472 00f7 53       		.byte	0x53
 4473 00f8 9F       		.byte	0x9f
 4474 00f9 00000000 		.4byte	0
 4475 00fd 00000000 		.4byte	0
 4476              	.LLST4:
 4477 0101 00000000 		.4byte	.LVL0
 4478 0105 A4000000 		.4byte	.LVL29
 4479 0109 0200     		.2byte	0x2
 4480 010b 91       		.byte	0x91
 4481 010c 00       		.sleb128 0
 4482 010d A4000000 		.4byte	.LVL29
 4483 0111 AC000000 		.4byte	.LVL32
 4484 0115 0200     		.2byte	0x2
 4485 0117 91       		.byte	0x91
 4486 0118 00       		.sleb128 0
 4487 0119 AC000000 		.4byte	.LVL32
 4488 011d D0000000 		.4byte	.LFE21
 4489 0121 0200     		.2byte	0x2
 4490 0123 7D       		.byte	0x7d
 4491 0124 00       		.sleb128 0
 4492 0125 00000000 		.4byte	0
 4493 0129 00000000 		.4byte	0
 4494              	.LLST5:
 4495 012d 2A000000 		.4byte	.LVL2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 118


 4496 0131 2C000000 		.4byte	.LVL3
 4497 0135 0100     		.2byte	0x1
 4498 0137 50       		.byte	0x50
 4499 0138 30000000 		.4byte	.LVL4
 4500 013c 32000000 		.4byte	.LVL5
 4501 0140 0100     		.2byte	0x1
 4502 0142 50       		.byte	0x50
 4503 0143 3A000000 		.4byte	.LVL6
 4504 0147 3C000000 		.4byte	.LVL7
 4505 014b 0100     		.2byte	0x1
 4506 014d 50       		.byte	0x50
 4507 014e 40000000 		.4byte	.LVL8
 4508 0152 42000000 		.4byte	.LVL9
 4509 0156 0100     		.2byte	0x1
 4510 0158 50       		.byte	0x50
 4511 0159 4A000000 		.4byte	.LVL10
 4512 015d 4C000000 		.4byte	.LVL11
 4513 0161 0100     		.2byte	0x1
 4514 0163 50       		.byte	0x50
 4515 0164 50000000 		.4byte	.LVL12
 4516 0168 52000000 		.4byte	.LVL13
 4517 016c 0100     		.2byte	0x1
 4518 016e 50       		.byte	0x50
 4519 016f 5A000000 		.4byte	.LVL14
 4520 0173 5C000000 		.4byte	.LVL15
 4521 0177 0100     		.2byte	0x1
 4522 0179 50       		.byte	0x50
 4523 017a 60000000 		.4byte	.LVL16
 4524 017e 62000000 		.4byte	.LVL17
 4525 0182 0100     		.2byte	0x1
 4526 0184 50       		.byte	0x50
 4527 0185 64000000 		.4byte	.LVL18
 4528 0189 A4000000 		.4byte	.LVL29
 4529 018d 0100     		.2byte	0x1
 4530 018f 50       		.byte	0x50
 4531 0190 00000000 		.4byte	0
 4532 0194 00000000 		.4byte	0
 4533              	.LLST6:
 4534 0198 6A000000 		.4byte	.LVL19
 4535 019c 72000000 		.4byte	.LVL22
 4536 01a0 0100     		.2byte	0x1
 4537 01a2 51       		.byte	0x51
 4538 01a3 00000000 		.4byte	0
 4539 01a7 00000000 		.4byte	0
 4540              	.LLST7:
 4541 01ab 72000000 		.4byte	.LVL22
 4542 01af 7A000000 		.4byte	.LVL23
 4543 01b3 0100     		.2byte	0x1
 4544 01b5 51       		.byte	0x51
 4545 01b6 7A000000 		.4byte	.LVL23
 4546 01ba 7E000000 		.4byte	.LVL24
 4547 01be 0100     		.2byte	0x1
 4548 01c0 52       		.byte	0x52
 4549 01c1 80000000 		.4byte	.LVL25
 4550 01c5 A4000000 		.4byte	.LVL29
 4551 01c9 0100     		.2byte	0x1
 4552 01cb 51       		.byte	0x51
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 119


 4553 01cc 00000000 		.4byte	0
 4554 01d0 00000000 		.4byte	0
 4555              	.LLST8:
 4556 01d4 6E000000 		.4byte	.LVL20
 4557 01d8 70000000 		.4byte	.LVL21
 4558 01dc 0100     		.2byte	0x1
 4559 01de 52       		.byte	0x52
 4560 01df 00000000 		.4byte	0
 4561 01e3 00000000 		.4byte	0
 4562              	.LLST9:
 4563 01e7 00000000 		.4byte	.LVL33
 4564 01eb 07000000 		.4byte	.LVL34-1
 4565 01ef 0100     		.2byte	0x1
 4566 01f1 50       		.byte	0x50
 4567 01f2 07000000 		.4byte	.LVL34-1
 4568 01f6 4C000000 		.4byte	.LFE22
 4569 01fa 0400     		.2byte	0x4
 4570 01fc F3       		.byte	0xf3
 4571 01fd 01       		.uleb128 0x1
 4572 01fe 50       		.byte	0x50
 4573 01ff 9F       		.byte	0x9f
 4574 0200 00000000 		.4byte	0
 4575 0204 00000000 		.4byte	0
 4576              	.LLST10:
 4577 0208 0A000000 		.4byte	.LVL35
 4578 020c 40000000 		.4byte	.LVL38
 4579 0210 0100     		.2byte	0x1
 4580 0212 56       		.byte	0x56
 4581 0213 00000000 		.4byte	0
 4582 0217 00000000 		.4byte	0
 4583              	.LLST11:
 4584 021b 00000000 		.4byte	.LVL39
 4585 021f 80000000 		.4byte	.LVL40
 4586 0223 0100     		.2byte	0x1
 4587 0225 50       		.byte	0x50
 4588 0226 80000000 		.4byte	.LVL40
 4589 022a 28030000 		.4byte	.LFE19
 4590 022e 0400     		.2byte	0x4
 4591 0230 F3       		.byte	0xf3
 4592 0231 01       		.uleb128 0x1
 4593 0232 50       		.byte	0x50
 4594 0233 9F       		.byte	0x9f
 4595 0234 00000000 		.4byte	0
 4596 0238 00000000 		.4byte	0
 4597              	.LLST12:
 4598 023c 08000000 		.4byte	.LVL70
 4599 0240 B2000000 		.4byte	.LVL74
 4600 0244 0100     		.2byte	0x1
 4601 0246 56       		.byte	0x56
 4602 0247 00000000 		.4byte	0
 4603 024b 00000000 		.4byte	0
 4604              	.LLST13:
 4605 024f 08000000 		.4byte	.LVL78
 4606 0253 CE000000 		.4byte	.LVL81
 4607 0257 0100     		.2byte	0x1
 4608 0259 56       		.byte	0x56
 4609 025a 00000000 		.4byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 120


 4610 025e 00000000 		.4byte	0
 4611              	.LLST14:
 4612 0262 00000000 		.4byte	.LVL82
 4613 0266 0A000000 		.4byte	.LVL84
 4614 026a 0100     		.2byte	0x1
 4615 026c 50       		.byte	0x50
 4616 026d 0A000000 		.4byte	.LVL84
 4617 0271 18000000 		.4byte	.LFE4
 4618 0275 0400     		.2byte	0x4
 4619 0277 F3       		.byte	0xf3
 4620 0278 01       		.uleb128 0x1
 4621 0279 50       		.byte	0x50
 4622 027a 9F       		.byte	0x9f
 4623 027b 00000000 		.4byte	0
 4624 027f 00000000 		.4byte	0
 4625              	.LLST15:
 4626 0283 08000000 		.4byte	.LVL83
 4627 0287 10000000 		.4byte	.LVL85
 4628 028b 0100     		.2byte	0x1
 4629 028d 53       		.byte	0x53
 4630 028e 10000000 		.4byte	.LVL85
 4631 0292 18000000 		.4byte	.LFE4
 4632 0296 0100     		.2byte	0x1
 4633 0298 50       		.byte	0x50
 4634 0299 00000000 		.4byte	0
 4635 029d 00000000 		.4byte	0
 4636              	.LLST16:
 4637 02a1 00000000 		.4byte	.LVL86
 4638 02a5 0C000000 		.4byte	.LVL88
 4639 02a9 0100     		.2byte	0x1
 4640 02ab 50       		.byte	0x50
 4641 02ac 0C000000 		.4byte	.LVL88
 4642 02b0 18000000 		.4byte	.LFE5
 4643 02b4 0400     		.2byte	0x4
 4644 02b6 F3       		.byte	0xf3
 4645 02b7 01       		.uleb128 0x1
 4646 02b8 50       		.byte	0x50
 4647 02b9 9F       		.byte	0x9f
 4648 02ba 00000000 		.4byte	0
 4649 02be 00000000 		.4byte	0
 4650              	.LLST17:
 4651 02c2 08000000 		.4byte	.LVL87
 4652 02c6 0E000000 		.4byte	.LVL89
 4653 02ca 0100     		.2byte	0x1
 4654 02cc 53       		.byte	0x53
 4655 02cd 0E000000 		.4byte	.LVL89
 4656 02d1 18000000 		.4byte	.LFE5
 4657 02d5 0100     		.2byte	0x1
 4658 02d7 50       		.byte	0x50
 4659 02d8 00000000 		.4byte	0
 4660 02dc 00000000 		.4byte	0
 4661              	.LLST18:
 4662 02e0 00000000 		.4byte	.LVL90
 4663 02e4 10000000 		.4byte	.LVL92
 4664 02e8 0100     		.2byte	0x1
 4665 02ea 50       		.byte	0x50
 4666 02eb 10000000 		.4byte	.LVL92
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 121


 4667 02ef 24000000 		.4byte	.LVL96
 4668 02f3 0100     		.2byte	0x1
 4669 02f5 54       		.byte	0x54
 4670 02f6 24000000 		.4byte	.LVL96
 4671 02fa 74000000 		.4byte	.LFE6
 4672 02fe 0600     		.2byte	0x6
 4673 0300 F3       		.byte	0xf3
 4674 0301 03       		.uleb128 0x3
 4675 0302 F5       		.byte	0xf5
 4676 0303 00       		.uleb128 0
 4677 0304 25       		.uleb128 0x25
 4678 0305 9F       		.byte	0x9f
 4679 0306 00000000 		.4byte	0
 4680 030a 00000000 		.4byte	0
 4681              	.LLST19:
 4682 030e 0A000000 		.4byte	.LVL91
 4683 0312 13000000 		.4byte	.LVL93-1
 4684 0316 0A00     		.2byte	0xa
 4685 0318 73       		.byte	0x73
 4686 0319 00       		.sleb128 0
 4687 031a 32       		.byte	0x32
 4688 031b 24       		.byte	0x24
 4689 031c 03       		.byte	0x3
 4690 031d 00000000 		.4byte	.LANCHOR0
 4691 0321 22       		.byte	0x22
 4692 0322 44000000 		.4byte	.LVL101
 4693 0326 56000000 		.4byte	.LVL103
 4694 032a 0100     		.2byte	0x1
 4695 032c 50       		.byte	0x50
 4696 032d 56000000 		.4byte	.LVL103
 4697 0331 58000000 		.4byte	.LVL104
 4698 0335 0700     		.2byte	0x7
 4699 0337 73       		.byte	0x73
 4700 0338 00       		.sleb128 0
 4701 0339 32       		.byte	0x32
 4702 033a 24       		.byte	0x24
 4703 033b 72       		.byte	0x72
 4704 033c 00       		.sleb128 0
 4705 033d 22       		.byte	0x22
 4706 033e 00000000 		.4byte	0
 4707 0342 00000000 		.4byte	0
 4708              	.LLST20:
 4709 0346 54000000 		.4byte	.LVL102
 4710 034a 58000000 		.4byte	.LVL104
 4711 034e 0200     		.2byte	0x2
 4712 0350 30       		.byte	0x30
 4713 0351 9F       		.byte	0x9f
 4714 0352 5A000000 		.4byte	.LVL105
 4715 0356 74000000 		.4byte	.LFE6
 4716 035a 0100     		.2byte	0x1
 4717 035c 50       		.byte	0x50
 4718 035d 00000000 		.4byte	0
 4719 0361 00000000 		.4byte	0
 4720              	.LLST21:
 4721 0365 1C000000 		.4byte	.LVL94
 4722 0369 21000000 		.4byte	.LVL95-1
 4723 036d 0100     		.2byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 122


 4724 036f 50       		.byte	0x50
 4725 0370 24000000 		.4byte	.LVL96
 4726 0374 27000000 		.4byte	.LVL97-1
 4727 0378 0100     		.2byte	0x1
 4728 037a 50       		.byte	0x50
 4729 037b 27000000 		.4byte	.LVL97-1
 4730 037f 3E000000 		.4byte	.LVL99
 4731 0383 0100     		.2byte	0x1
 4732 0385 54       		.byte	0x54
 4733 0386 3E000000 		.4byte	.LVL99
 4734 038a 41000000 		.4byte	.LVL100-1
 4735 038e 0100     		.2byte	0x1
 4736 0390 50       		.byte	0x50
 4737 0391 58000000 		.4byte	.LVL104
 4738 0395 5C000000 		.4byte	.LVL106
 4739 0399 0100     		.2byte	0x1
 4740 039b 54       		.byte	0x54
 4741 039c 00000000 		.4byte	0
 4742 03a0 00000000 		.4byte	0
 4743              	.LLST22:
 4744 03a4 06000000 		.4byte	.LVL107
 4745 03a8 14000000 		.4byte	.LVL109
 4746 03ac 0100     		.2byte	0x1
 4747 03ae 53       		.byte	0x53
 4748 03af 00000000 		.4byte	0
 4749 03b3 00000000 		.4byte	0
 4750              	.LLST23:
 4751 03b7 0C000000 		.4byte	.LVL108
 4752 03bb 16000000 		.4byte	.LVL110
 4753 03bf 0100     		.2byte	0x1
 4754 03c1 50       		.byte	0x50
 4755 03c2 18000000 		.4byte	.LVL111
 4756 03c6 24000000 		.4byte	.LFE7
 4757 03ca 0100     		.2byte	0x1
 4758 03cc 50       		.byte	0x50
 4759 03cd 00000000 		.4byte	0
 4760 03d1 00000000 		.4byte	0
 4761              	.LLST24:
 4762 03d5 00000000 		.4byte	.LVL112
 4763 03d9 24000000 		.4byte	.LVL116
 4764 03dd 0100     		.2byte	0x1
 4765 03df 50       		.byte	0x50
 4766 03e0 24000000 		.4byte	.LVL116
 4767 03e4 30000000 		.4byte	.LFE10
 4768 03e8 0400     		.2byte	0x4
 4769 03ea F3       		.byte	0xf3
 4770 03eb 01       		.uleb128 0x1
 4771 03ec 50       		.byte	0x50
 4772 03ed 9F       		.byte	0x9f
 4773 03ee 00000000 		.4byte	0
 4774 03f2 00000000 		.4byte	0
 4775              	.LLST25:
 4776 03f6 10000000 		.4byte	.LVL113
 4777 03fa 12000000 		.4byte	.LVL114
 4778 03fe 0100     		.2byte	0x1
 4779 0400 53       		.byte	0x53
 4780 0401 1A000000 		.4byte	.LVL115
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 123


 4781 0405 30000000 		.4byte	.LFE10
 4782 0409 0100     		.2byte	0x1
 4783 040b 53       		.byte	0x53
 4784 040c 00000000 		.4byte	0
 4785 0410 00000000 		.4byte	0
 4786              	.LLST26:
 4787 0414 08000000 		.4byte	.LVL117
 4788 0418 12000000 		.4byte	.LVL119
 4789 041c 0100     		.2byte	0x1
 4790 041e 53       		.byte	0x53
 4791 041f 16000000 		.4byte	.LVL120
 4792 0423 1C000000 		.4byte	.LVL121
 4793 0427 0100     		.2byte	0x1
 4794 0429 53       		.byte	0x53
 4795 042a 00000000 		.4byte	0
 4796 042e 00000000 		.4byte	0
 4797              	.LLST27:
 4798 0432 12000000 		.4byte	.LVL124
 4799 0436 14000000 		.4byte	.LVL125
 4800 043a 0100     		.2byte	0x1
 4801 043c 50       		.byte	0x50
 4802 043d 18000000 		.4byte	.LVL126
 4803 0441 20000000 		.4byte	.LVL127
 4804 0445 0100     		.2byte	0x1
 4805 0447 52       		.byte	0x52
 4806 0448 20000000 		.4byte	.LVL127
 4807 044c 50000000 		.4byte	.LFE12
 4808 0450 0100     		.2byte	0x1
 4809 0452 50       		.byte	0x50
 4810 0453 00000000 		.4byte	0
 4811 0457 00000000 		.4byte	0
 4812              	.LLST28:
 4813 045b 08000000 		.4byte	.LVL122
 4814 045f 0E000000 		.4byte	.LVL123
 4815 0463 0100     		.2byte	0x1
 4816 0465 53       		.byte	0x53
 4817 0466 14000000 		.4byte	.LVL125
 4818 046a 26000000 		.4byte	.LVL128
 4819 046e 0100     		.2byte	0x1
 4820 0470 53       		.byte	0x53
 4821 0471 00000000 		.4byte	0
 4822 0475 00000000 		.4byte	0
 4823              	.LLST29:
 4824 0479 10000000 		.4byte	.LVL131
 4825 047d 1A000000 		.4byte	.LVL132
 4826 0481 0700     		.2byte	0x7
 4827 0483 70       		.byte	0x70
 4828 0484 00       		.sleb128 0
 4829 0485 0A       		.byte	0xa
 4830 0486 FFFF     		.2byte	0xffff
 4831 0488 1A       		.byte	0x1a
 4832 0489 9F       		.byte	0x9f
 4833 048a 1A000000 		.4byte	.LVL132
 4834 048e 1C000000 		.4byte	.LVL133
 4835 0492 0100     		.2byte	0x1
 4836 0494 50       		.byte	0x50
 4837 0495 24000000 		.4byte	.LVL135
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 124


 4838 0499 2C000000 		.4byte	.LVL136
 4839 049d 0700     		.2byte	0x7
 4840 049f 70       		.byte	0x70
 4841 04a0 00       		.sleb128 0
 4842 04a1 0A       		.byte	0xa
 4843 04a2 FFFF     		.2byte	0xffff
 4844 04a4 1A       		.byte	0x1a
 4845 04a5 9F       		.byte	0x9f
 4846 04a6 2C000000 		.4byte	.LVL136
 4847 04aa 34000000 		.4byte	.LVL137
 4848 04ae 0100     		.2byte	0x1
 4849 04b0 53       		.byte	0x53
 4850 04b1 34000000 		.4byte	.LVL137
 4851 04b5 36000000 		.4byte	.LVL138
 4852 04b9 0100     		.2byte	0x1
 4853 04bb 50       		.byte	0x50
 4854 04bc 3C000000 		.4byte	.LVL140
 4855 04c0 44000000 		.4byte	.LVL141
 4856 04c4 0100     		.2byte	0x1
 4857 04c6 53       		.byte	0x53
 4858 04c7 44000000 		.4byte	.LVL141
 4859 04cb 6C000000 		.4byte	.LFE13
 4860 04cf 0100     		.2byte	0x1
 4861 04d1 50       		.byte	0x50
 4862 04d2 00000000 		.4byte	0
 4863 04d6 00000000 		.4byte	0
 4864              	.LLST30:
 4865 04da 08000000 		.4byte	.LVL129
 4866 04de 0E000000 		.4byte	.LVL130
 4867 04e2 0100     		.2byte	0x1
 4868 04e4 53       		.byte	0x53
 4869 04e5 1C000000 		.4byte	.LVL133
 4870 04e9 22000000 		.4byte	.LVL134
 4871 04ed 0100     		.2byte	0x1
 4872 04ef 53       		.byte	0x53
 4873 04f0 36000000 		.4byte	.LVL138
 4874 04f4 38000000 		.4byte	.LVL139
 4875 04f8 0100     		.2byte	0x1
 4876 04fa 53       		.byte	0x53
 4877 04fb 00000000 		.4byte	0
 4878 04ff 00000000 		.4byte	0
 4879              	.LLST31:
 4880 0503 00000000 		.4byte	.LVL144
 4881 0507 06000000 		.4byte	.LVL145
 4882 050b 0100     		.2byte	0x1
 4883 050d 50       		.byte	0x50
 4884 050e 06000000 		.4byte	.LVL145
 4885 0512 0E000000 		.4byte	.LVL146
 4886 0516 0100     		.2byte	0x1
 4887 0518 50       		.byte	0x50
 4888 0519 00000000 		.4byte	0
 4889 051d 00000000 		.4byte	0
 4890              	.LLST32:
 4891 0521 00000000 		.4byte	.LVL148
 4892 0525 06000000 		.4byte	.LVL149
 4893 0529 0100     		.2byte	0x1
 4894 052b 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 125


 4895 052c 06000000 		.4byte	.LVL149
 4896 0530 08000000 		.4byte	.LVL150
 4897 0534 0600     		.2byte	0x6
 4898 0536 70       		.byte	0x70
 4899 0537 00       		.sleb128 0
 4900 0538 73       		.byte	0x73
 4901 0539 00       		.sleb128 0
 4902 053a 1C       		.byte	0x1c
 4903 053b 9F       		.byte	0x9f
 4904 053c 08000000 		.4byte	.LVL150
 4905 0540 0B000000 		.4byte	.LVL151-1
 4906 0544 0100     		.2byte	0x1
 4907 0546 50       		.byte	0x50
 4908 0547 00000000 		.4byte	0
 4909 054b 00000000 		.4byte	0
 4910              	.LLST33:
 4911 054f 00000000 		.4byte	.LVL154
 4912 0553 4C000000 		.4byte	.LVL161
 4913 0557 0100     		.2byte	0x1
 4914 0559 50       		.byte	0x50
 4915 055a 4C000000 		.4byte	.LVL161
 4916 055e 78000000 		.4byte	.LFE18
 4917 0562 0400     		.2byte	0x4
 4918 0564 F3       		.byte	0xf3
 4919 0565 01       		.uleb128 0x1
 4920 0566 50       		.byte	0x50
 4921 0567 9F       		.byte	0x9f
 4922 0568 00000000 		.4byte	0
 4923 056c 00000000 		.4byte	0
 4924              	.LLST34:
 4925 0570 5C000000 		.4byte	.LVL162
 4926 0574 5E000000 		.4byte	.LVL163
 4927 0578 0600     		.2byte	0x6
 4928 057a 73       		.byte	0x73
 4929 057b 00       		.sleb128 0
 4930 057c 70       		.byte	0x70
 4931 057d 00       		.sleb128 0
 4932 057e 1C       		.byte	0x1c
 4933 057f 9F       		.byte	0x9f
 4934 0580 5E000000 		.4byte	.LVL163
 4935 0584 78000000 		.4byte	.LFE18
 4936 0588 0100     		.2byte	0x1
 4937 058a 50       		.byte	0x50
 4938 058b 00000000 		.4byte	0
 4939 058f 00000000 		.4byte	0
 4940              	.LLST35:
 4941 0593 34000000 		.4byte	.LVL156
 4942 0597 3A000000 		.4byte	.LVL157
 4943 059b 0600     		.2byte	0x6
 4944 059d 0C       		.byte	0xc
 4945 059e 40420F00 		.4byte	0xf4240
 4946 05a2 9F       		.byte	0x9f
 4947 05a3 40000000 		.4byte	.LVL158
 4948 05a7 62000000 		.4byte	.LVL164
 4949 05ab 0100     		.2byte	0x1
 4950 05ad 54       		.byte	0x54
 4951 05ae 00000000 		.4byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 126


 4952 05b2 00000000 		.4byte	0
 4953              	.LLST36:
 4954 05b6 34000000 		.4byte	.LVL156
 4955 05ba 3A000000 		.4byte	.LVL157
 4956 05be 0200     		.2byte	0x2
 4957 05c0 31       		.byte	0x31
 4958 05c1 9F       		.byte	0x9f
 4959 05c2 40000000 		.4byte	.LVL158
 4960 05c6 78000000 		.4byte	.LFE18
 4961 05ca 0100     		.2byte	0x1
 4962 05cc 51       		.byte	0x51
 4963 05cd 00000000 		.4byte	0
 4964 05d1 00000000 		.4byte	0
 4965              	.LLST37:
 4966 05d5 24000000 		.4byte	.LVL155
 4967 05d9 42000000 		.4byte	.LVL159
 4968 05dd 0100     		.2byte	0x1
 4969 05df 53       		.byte	0x53
 4970 05e0 00000000 		.4byte	0
 4971 05e4 00000000 		.4byte	0
 4972              	.LLST38:
 4973 05e8 00000000 		.4byte	.LVL165
 4974 05ec 21000000 		.4byte	.LVL166-1
 4975 05f0 0100     		.2byte	0x1
 4976 05f2 50       		.byte	0x50
 4977 05f3 21000000 		.4byte	.LVL166-1
 4978 05f7 4C000000 		.4byte	.LVL170
 4979 05fb 0400     		.2byte	0x4
 4980 05fd F3       		.byte	0xf3
 4981 05fe 01       		.uleb128 0x1
 4982 05ff 50       		.byte	0x50
 4983 0600 9F       		.byte	0x9f
 4984 0601 4C000000 		.4byte	.LVL170
 4985 0605 4E000000 		.4byte	.LVL171
 4986 0609 0100     		.2byte	0x1
 4987 060b 50       		.byte	0x50
 4988 060c 4E000000 		.4byte	.LVL171
 4989 0610 64000000 		.4byte	.LFE20
 4990 0614 0400     		.2byte	0x4
 4991 0616 F3       		.byte	0xf3
 4992 0617 01       		.uleb128 0x1
 4993 0618 50       		.byte	0x50
 4994 0619 9F       		.byte	0x9f
 4995 061a 00000000 		.4byte	0
 4996 061e 00000000 		.4byte	0
 4997              	.LLST39:
 4998 0622 00000000 		.4byte	.LVL165
 4999 0626 21000000 		.4byte	.LVL166-1
 5000 062a 0100     		.2byte	0x1
 5001 062c 51       		.byte	0x51
 5002 062d 21000000 		.4byte	.LVL166-1
 5003 0631 4C000000 		.4byte	.LVL170
 5004 0635 0400     		.2byte	0x4
 5005 0637 F3       		.byte	0xf3
 5006 0638 01       		.uleb128 0x1
 5007 0639 51       		.byte	0x51
 5008 063a 9F       		.byte	0x9f
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 127


 5009 063b 4C000000 		.4byte	.LVL170
 5010 063f 51000000 		.4byte	.LVL172-1
 5011 0643 0100     		.2byte	0x1
 5012 0645 51       		.byte	0x51
 5013 0646 51000000 		.4byte	.LVL172-1
 5014 064a 64000000 		.4byte	.LFE20
 5015 064e 0400     		.2byte	0x4
 5016 0650 F3       		.byte	0xf3
 5017 0651 01       		.uleb128 0x1
 5018 0652 51       		.byte	0x51
 5019 0653 9F       		.byte	0x9f
 5020 0654 00000000 		.4byte	0
 5021 0658 00000000 		.4byte	0
 5022              	.LLST40:
 5023 065c 1C000000 		.4byte	.LVL176
 5024 0660 24000000 		.4byte	.LVL178
 5025 0664 0100     		.2byte	0x1
 5026 0666 54       		.byte	0x54
 5027 0667 00000000 		.4byte	0
 5028 066b 00000000 		.4byte	0
 5029              	.LLST41:
 5030 066f 1C000000 		.4byte	.LVL182
 5031 0673 24000000 		.4byte	.LVL184
 5032 0677 0100     		.2byte	0x1
 5033 0679 54       		.byte	0x54
 5034 067a 00000000 		.4byte	0
 5035 067e 00000000 		.4byte	0
 5036              	.LLST42:
 5037 0682 1C000000 		.4byte	.LVL188
 5038 0686 1F000000 		.4byte	.LVL189-1
 5039 068a 0100     		.2byte	0x1
 5040 068c 50       		.byte	0x50
 5041 068d 1F000000 		.4byte	.LVL189-1
 5042 0691 24000000 		.4byte	.LVL190
 5043 0695 0100     		.2byte	0x1
 5044 0697 54       		.byte	0x54
 5045 0698 24000000 		.4byte	.LVL190
 5046 069c 28000000 		.4byte	.LFE25
 5047 06a0 0100     		.2byte	0x1
 5048 06a2 50       		.byte	0x50
 5049 06a3 00000000 		.4byte	0
 5050 06a7 00000000 		.4byte	0
 5051              		.section	.debug_aranges,"",%progbits
 5052 0000 E4000000 		.4byte	0xe4
 5053 0004 0200     		.2byte	0x2
 5054 0006 00000000 		.4byte	.Ldebug_info0
 5055 000a 04       		.byte	0x4
 5056 000b 00       		.byte	0
 5057 000c 0000     		.2byte	0
 5058 000e 0000     		.2byte	0
 5059 0010 00000000 		.4byte	.LFB21
 5060 0014 D0000000 		.4byte	.LFE21-.LFB21
 5061 0018 00000000 		.4byte	.LFB22
 5062 001c 4C000000 		.4byte	.LFE22-.LFB22
 5063 0020 00000000 		.4byte	.LFB19
 5064 0024 28030000 		.4byte	.LFE19-.LFB19
 5065 0028 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 128


 5066 002c 08010000 		.4byte	.LFE0-.LFB0
 5067 0030 00000000 		.4byte	.LFB1
 5068 0034 D8000000 		.4byte	.LFE1-.LFB1
 5069 0038 00000000 		.4byte	.LFB2
 5070 003c 28000000 		.4byte	.LFE2-.LFB2
 5071 0040 00000000 		.4byte	.LFB3
 5072 0044 E4000000 		.4byte	.LFE3-.LFB3
 5073 0048 00000000 		.4byte	.LFB4
 5074 004c 18000000 		.4byte	.LFE4-.LFB4
 5075 0050 00000000 		.4byte	.LFB5
 5076 0054 18000000 		.4byte	.LFE5-.LFB5
 5077 0058 00000000 		.4byte	.LFB6
 5078 005c 74000000 		.4byte	.LFE6-.LFB6
 5079 0060 00000000 		.4byte	.LFB7
 5080 0064 24000000 		.4byte	.LFE7-.LFB7
 5081 0068 00000000 		.4byte	.LFB8
 5082 006c 10000000 		.4byte	.LFE8-.LFB8
 5083 0070 00000000 		.4byte	.LFB9
 5084 0074 10000000 		.4byte	.LFE9-.LFB9
 5085 0078 00000000 		.4byte	.LFB10
 5086 007c 30000000 		.4byte	.LFE10-.LFB10
 5087 0080 00000000 		.4byte	.LFB11
 5088 0084 48000000 		.4byte	.LFE11-.LFB11
 5089 0088 00000000 		.4byte	.LFB12
 5090 008c 50000000 		.4byte	.LFE12-.LFB12
 5091 0090 00000000 		.4byte	.LFB13
 5092 0094 6C000000 		.4byte	.LFE13-.LFB13
 5093 0098 00000000 		.4byte	.LFB14
 5094 009c 0C000000 		.4byte	.LFE14-.LFB14
 5095 00a0 00000000 		.4byte	.LFB15
 5096 00a4 0C000000 		.4byte	.LFE15-.LFB15
 5097 00a8 00000000 		.4byte	.LFB16
 5098 00ac 24000000 		.4byte	.LFE16-.LFB16
 5099 00b0 00000000 		.4byte	.LFB17
 5100 00b4 28000000 		.4byte	.LFE17-.LFB17
 5101 00b8 00000000 		.4byte	.LFB18
 5102 00bc 78000000 		.4byte	.LFE18-.LFB18
 5103 00c0 00000000 		.4byte	.LFB20
 5104 00c4 64000000 		.4byte	.LFE20-.LFB20
 5105 00c8 00000000 		.4byte	.LFB23
 5106 00cc 28000000 		.4byte	.LFE23-.LFB23
 5107 00d0 00000000 		.4byte	.LFB24
 5108 00d4 28000000 		.4byte	.LFE24-.LFB24
 5109 00d8 00000000 		.4byte	.LFB25
 5110 00dc 28000000 		.4byte	.LFE25-.LFB25
 5111 00e0 00000000 		.4byte	0
 5112 00e4 00000000 		.4byte	0
 5113              		.section	.debug_ranges,"",%progbits
 5114              	.Ldebug_ranges0:
 5115 0000 00000000 		.4byte	.LFB21
 5116 0004 D0000000 		.4byte	.LFE21
 5117 0008 00000000 		.4byte	.LFB22
 5118 000c 4C000000 		.4byte	.LFE22
 5119 0010 00000000 		.4byte	.LFB19
 5120 0014 28030000 		.4byte	.LFE19
 5121 0018 00000000 		.4byte	.LFB0
 5122 001c 08010000 		.4byte	.LFE0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 129


 5123 0020 00000000 		.4byte	.LFB1
 5124 0024 D8000000 		.4byte	.LFE1
 5125 0028 00000000 		.4byte	.LFB2
 5126 002c 28000000 		.4byte	.LFE2
 5127 0030 00000000 		.4byte	.LFB3
 5128 0034 E4000000 		.4byte	.LFE3
 5129 0038 00000000 		.4byte	.LFB4
 5130 003c 18000000 		.4byte	.LFE4
 5131 0040 00000000 		.4byte	.LFB5
 5132 0044 18000000 		.4byte	.LFE5
 5133 0048 00000000 		.4byte	.LFB6
 5134 004c 74000000 		.4byte	.LFE6
 5135 0050 00000000 		.4byte	.LFB7
 5136 0054 24000000 		.4byte	.LFE7
 5137 0058 00000000 		.4byte	.LFB8
 5138 005c 10000000 		.4byte	.LFE8
 5139 0060 00000000 		.4byte	.LFB9
 5140 0064 10000000 		.4byte	.LFE9
 5141 0068 00000000 		.4byte	.LFB10
 5142 006c 30000000 		.4byte	.LFE10
 5143 0070 00000000 		.4byte	.LFB11
 5144 0074 48000000 		.4byte	.LFE11
 5145 0078 00000000 		.4byte	.LFB12
 5146 007c 50000000 		.4byte	.LFE12
 5147 0080 00000000 		.4byte	.LFB13
 5148 0084 6C000000 		.4byte	.LFE13
 5149 0088 00000000 		.4byte	.LFB14
 5150 008c 0C000000 		.4byte	.LFE14
 5151 0090 00000000 		.4byte	.LFB15
 5152 0094 0C000000 		.4byte	.LFE15
 5153 0098 00000000 		.4byte	.LFB16
 5154 009c 24000000 		.4byte	.LFE16
 5155 00a0 00000000 		.4byte	.LFB17
 5156 00a4 28000000 		.4byte	.LFE17
 5157 00a8 00000000 		.4byte	.LFB18
 5158 00ac 78000000 		.4byte	.LFE18
 5159 00b0 00000000 		.4byte	.LFB20
 5160 00b4 64000000 		.4byte	.LFE20
 5161 00b8 00000000 		.4byte	.LFB23
 5162 00bc 28000000 		.4byte	.LFE23
 5163 00c0 00000000 		.4byte	.LFB24
 5164 00c4 28000000 		.4byte	.LFE24
 5165 00c8 00000000 		.4byte	.LFB25
 5166 00cc 28000000 		.4byte	.LFE25
 5167 00d0 00000000 		.4byte	0
 5168 00d4 00000000 		.4byte	0
 5169              		.section	.debug_line,"",%progbits
 5170              	.Ldebug_line0:
 5171 0000 F1030000 		.section	.debug_str,"MS",%progbits,1
 5171      0200A700 
 5171      00000201 
 5171      FB0E0D00 
 5171      01010101 
 5172              	.LASF37:
 5173 0000 4252414B 		.ascii	"BRAKE_ADC_SetDSMRef0Reg\000"
 5173      455F4144 
 5173      435F5365 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 130


 5173      7444534D 
 5173      52656630 
 5174              	.LASF11:
 5175 0018 75696E74 		.ascii	"uint16\000"
 5175      313600
 5176              	.LASF80:
 5177 001f 4252414B 		.ascii	"BRAKE_ADC_Read16\000"
 5177      455F4144 
 5177      435F5265 
 5177      61643136 
 5177      00
 5178              	.LASF67:
 5179 0030 61646347 		.ascii	"adcGain\000"
 5179      61696E00 
 5180              	.LASF92:
 5181 0038 43794578 		.ascii	"CyExitCriticalSection\000"
 5181      69744372 
 5181      69746963 
 5181      616C5365 
 5181      6374696F 
 5182              	.LASF27:
 5183 004e 696E7075 		.ascii	"inputRange\000"
 5183      7452616E 
 5183      676500
 5184              	.LASF97:
 5185 0059 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetModeRegister\000"
 5185      455F4144 
 5185      435F7468 
 5185      6541434C 
 5185      4B5F5365 
 5186              	.LASF24:
 5187 007b 67636F72 		.ascii	"gcor\000"
 5187      00
 5188              	.LASF44:
 5189 0080 4252414B 		.ascii	"BRAKE_ADC_Stop\000"
 5189      455F4144 
 5189      435F5374 
 5189      6F7000
 5190              	.LASF62:
 5191 008f 4252414B 		.ascii	"BRAKE_ADC_GetResult16\000"
 5191      455F4144 
 5191      435F4765 
 5191      74526573 
 5191      756C7431 
 5192              	.LASF8:
 5193 00a5 6C6F6E67 		.ascii	"long long unsigned int\000"
 5193      206C6F6E 
 5193      6720756E 
 5193      7369676E 
 5193      65642069 
 5194              	.LASF42:
 5195 00bc 4252414B 		.ascii	"BRAKE_ADC_Enable\000"
 5195      455F4144 
 5195      435F456E 
 5195      61626C65 
 5195      00
 5196              	.LASF29:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 131


 5197 00cd 69646561 		.ascii	"idealOddDecGain\000"
 5197      6C4F6464 
 5197      44656347 
 5197      61696E00 
 5198              	.LASF74:
 5199 00dd 75566F6C 		.ascii	"uVolts\000"
 5199      747300
 5200              	.LASF7:
 5201 00e4 6C6F6E67 		.ascii	"long long int\000"
 5201      206C6F6E 
 5201      6720696E 
 5201      7400
 5202              	.LASF1:
 5203 00f2 7369676E 		.ascii	"signed char\000"
 5203      65642063 
 5203      68617200 
 5204              	.LASF58:
 5205 00fe 4252414B 		.ascii	"BRAKE_ADC_IsEndConversion\000"
 5205      455F4144 
 5205      435F4973 
 5205      456E6443 
 5205      6F6E7665 
 5206              	.LASF45:
 5207 0118 4252414B 		.ascii	"BRAKE_ADC_SetBufferGain\000"
 5207      455F4144 
 5207      435F5365 
 5207      74427566 
 5207      66657247 
 5208              	.LASF26:
 5209 0130 4252414B 		.ascii	"BRAKE_ADC_GCOR_STRUCT\000"
 5209      455F4144 
 5209      435F4743 
 5209      4F525F53 
 5209      54525543 
 5210              	.LASF15:
 5211 0146 696E7433 		.ascii	"int32\000"
 5211      3200
 5212              	.LASF95:
 5213 014c 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetDividerRegister\000"
 5213      455F4144 
 5213      435F7468 
 5213      6541434C 
 5213      4B5F5365 
 5214              	.LASF76:
 5215 0171 636F6566 		.ascii	"coefB\000"
 5215      4200
 5216              	.LASF5:
 5217 0177 6C6F6E67 		.ascii	"long int\000"
 5217      20696E74 
 5217      00
 5218              	.LASF57:
 5219 0180 4252414B 		.ascii	"BRAKE_ADC_StopConvert\000"
 5219      455F4144 
 5219      435F5374 
 5219      6F70436F 
 5219      6E766572 
 5220              	.LASF20:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 132


 5221 0196 72656731 		.ascii	"reg16\000"
 5221      3600
 5222              	.LASF10:
 5223 019c 75696E74 		.ascii	"uint8\000"
 5223      3800
 5224              	.LASF68:
 5225 01a2 4252414B 		.ascii	"BRAKE_ADC_CountsTo_mVolts\000"
 5225      455F4144 
 5225      435F436F 
 5225      756E7473 
 5225      546F5F6D 
 5226              	.LASF91:
 5227 01bc 43794465 		.ascii	"CyDelayUs\000"
 5227      6C617955 
 5227      7300
 5228              	.LASF96:
 5229 01c6 4252414B 		.ascii	"BRAKE_ADC_Ext_CP_Clk_SetModeRegister\000"
 5229      455F4144 
 5229      435F4578 
 5229      745F4350 
 5229      5F436C6B 
 5230              	.LASF17:
 5231 01eb 646F7562 		.ascii	"double\000"
 5231      6C6500
 5232              	.LASF72:
 5233 01f2 566F6C74 		.ascii	"Volts\000"
 5233      7300
 5234              	.LASF40:
 5235 01f8 4252414B 		.ascii	"BRAKE_ADC_InitConfig\000"
 5235      455F4144 
 5235      435F496E 
 5235      6974436F 
 5235      6E666967 
 5236              	.LASF86:
 5237 020d 4252414B 		.ascii	"BRAKE_ADC_started\000"
 5237      455F4144 
 5237      435F7374 
 5237      61727465 
 5237      6400
 5238              	.LASF12:
 5239 021f 75696E74 		.ascii	"uint32\000"
 5239      333200
 5240              	.LASF81:
 5241 0226 4252414B 		.ascii	"BRAKE_ADC_Read32\000"
 5241      455F4144 
 5241      435F5265 
 5241      61643332 
 5241      00
 5242              	.LASF102:
 5243 0237 4379496E 		.ascii	"CyIntSetVector\000"
 5243      74536574 
 5243      56656374 
 5243      6F7200
 5244              	.LASF99:
 5245 0246 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\BRAKE_ADC.c\000"
 5245      6E657261 
 5245      7465645F 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 133


 5245      536F7572 
 5245      63655C50 
 5246              	.LASF38:
 5247 026b 76616C75 		.ascii	"value\000"
 5247      6500
 5248              	.LASF59:
 5249 0271 7265744D 		.ascii	"retMode\000"
 5249      6F646500 
 5250              	.LASF78:
 5251 0279 72657374 		.ascii	"restart\000"
 5251      61727400 
 5252              	.LASF9:
 5253 0281 756E7369 		.ascii	"unsigned int\000"
 5253      676E6564 
 5253      20696E74 
 5253      00
 5254              	.LASF63:
 5255 028e 4252414B 		.ascii	"BRAKE_ADC_GetResult32\000"
 5255      455F4144 
 5255      435F4765 
 5255      74526573 
 5255      756C7433 
 5256              	.LASF71:
 5257 02a4 4252414B 		.ascii	"BRAKE_ADC_CountsTo_Volts\000"
 5257      455F4144 
 5257      435F436F 
 5257      756E7473 
 5257      546F5F56 
 5258              	.LASF56:
 5259 02bd 4252414B 		.ascii	"BRAKE_ADC_StartConvert\000"
 5259      455F4144 
 5259      435F5374 
 5259      61727443 
 5259      6F6E7665 
 5260              	.LASF6:
 5261 02d4 6C6F6E67 		.ascii	"long unsigned int\000"
 5261      20756E73 
 5261      69676E65 
 5261      6420696E 
 5261      7400
 5262              	.LASF101:
 5263 02e6 4379456E 		.ascii	"CyEnterCriticalSection\000"
 5263      74657243 
 5263      72697469 
 5263      63616C53 
 5263      65637469 
 5264              	.LASF4:
 5265 02fd 73686F72 		.ascii	"short unsigned int\000"
 5265      7420756E 
 5265      7369676E 
 5265      65642069 
 5265      6E7400
 5266              	.LASF13:
 5267 0310 696E7438 		.ascii	"int8\000"
 5267      00
 5268              	.LASF84:
 5269 0315 4252414B 		.ascii	"BRAKE_ADC_convDone\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 134


 5269      455F4144 
 5269      435F636F 
 5269      6E76446F 
 5269      6E6500
 5270              	.LASF34:
 5271 0328 67636F72 		.ascii	"gcorValue\000"
 5271      56616C75 
 5271      6500
 5272              	.LASF43:
 5273 0332 4252414B 		.ascii	"BRAKE_ADC_Start\000"
 5273      455F4144 
 5273      435F5374 
 5273      61727400 
 5274              	.LASF70:
 5275 0342 6D566F6C 		.ascii	"mVolts\000"
 5275      747300
 5276              	.LASF32:
 5277 0349 666C6173 		.ascii	"flash\000"
 5277      6800
 5278              	.LASF21:
 5279 034f 72656733 		.ascii	"reg32\000"
 5279      3200
 5280              	.LASF41:
 5281 0355 4252414B 		.ascii	"BRAKE_ADC_Init\000"
 5281      455F4144 
 5281      435F496E 
 5281      697400
 5282              	.LASF93:
 5283 0364 4252414B 		.ascii	"BRAKE_ADC_AMux_Select\000"
 5283      455F4144 
 5283      435F414D 
 5283      75785F53 
 5283      656C6563 
 5284              	.LASF79:
 5285 037a 4252414B 		.ascii	"BRAKE_ADC_Read8\000"
 5285      455F4144 
 5285      435F5265 
 5285      61643800 
 5286              	.LASF16:
 5287 038a 666C6F61 		.ascii	"float32\000"
 5287      74333200 
 5288              	.LASF23:
 5289 0392 73697A65 		.ascii	"sizetype\000"
 5289      74797065 
 5289      00
 5290              	.LASF83:
 5291 039b 4252414B 		.ascii	"BRAKE_ADC_initVar\000"
 5291      455F4144 
 5291      435F696E 
 5291      69745661 
 5291      7200
 5292              	.LASF60:
 5293 03ad 4252414B 		.ascii	"BRAKE_ADC_GetResult8\000"
 5293      455F4144 
 5293      435F4765 
 5293      74526573 
 5293      756C7438 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 135


 5294              	.LASF54:
 5295 03c2 4252414B 		.ascii	"BRAKE_ADC_ReadGCOR\000"
 5295      455F4144 
 5295      435F5265 
 5295      61644743 
 5295      4F5200
 5296              	.LASF49:
 5297 03d5 636F6865 		.ascii	"coherency\000"
 5297      72656E63 
 5297      7900
 5298              	.LASF103:
 5299 03df 4379496E 		.ascii	"CyIntSetPriority\000"
 5299      74536574 
 5299      5072696F 
 5299      72697479 
 5299      00
 5300              	.LASF46:
 5301 03f0 6761696E 		.ascii	"gain\000"
 5301      00
 5302              	.LASF0:
 5303 03f5 666C6F61 		.ascii	"float\000"
 5303      7400
 5304              	.LASF48:
 5305 03fb 4252414B 		.ascii	"BRAKE_ADC_SetCoherency\000"
 5305      455F4144 
 5305      435F5365 
 5305      74436F68 
 5305      6572656E 
 5306              	.LASF19:
 5307 0412 72656738 		.ascii	"reg8\000"
 5307      00
 5308              	.LASF28:
 5309 0417 69646561 		.ascii	"idealDecGain\000"
 5309      6C446563 
 5309      4761696E 
 5309      00
 5310              	.LASF33:
 5311 0424 6E6F726D 		.ascii	"normalised\000"
 5311      616C6973 
 5311      656400
 5312              	.LASF90:
 5313 042f 43794861 		.ascii	"CyHalt\000"
 5313      6C7400
 5314              	.LASF2:
 5315 0436 756E7369 		.ascii	"unsigned char\000"
 5315      676E6564 
 5315      20636861 
 5315      7200
 5316              	.LASF85:
 5317 0444 4252414B 		.ascii	"BRAKE_ADC_stopConversion\000"
 5317      455F4144 
 5317      435F7374 
 5317      6F70436F 
 5317      6E766572 
 5318              	.LASF3:
 5319 045d 73686F72 		.ascii	"short int\000"
 5319      7420696E 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 136


 5319      7400
 5320              	.LASF35:
 5321 0467 67636F72 		.ascii	"gcorTmp\000"
 5321      546D7000 
 5322              	.LASF94:
 5323 046f 4252414B 		.ascii	"BRAKE_ADC_Ext_CP_Clk_SetDividerRegister\000"
 5323      455F4144 
 5323      435F4578 
 5323      745F4350 
 5323      5F436C6B 
 5324              	.LASF64:
 5325 0497 4252414B 		.ascii	"BRAKE_ADC_SetOffset\000"
 5325      455F4144 
 5325      435F5365 
 5325      744F6666 
 5325      73657400 
 5326              	.LASF30:
 5327 04ab 7265736F 		.ascii	"resolution\000"
 5327      6C757469 
 5327      6F6E00
 5328              	.LASF75:
 5329 04b6 636F6566 		.ascii	"coefA\000"
 5329      4100
 5330              	.LASF53:
 5331 04bc 4252414B 		.ascii	"BRAKE_ADC_SetGCOR\000"
 5331      455F4144 
 5331      435F5365 
 5331      7447434F 
 5331      5200
 5332              	.LASF18:
 5333 04ce 63686172 		.ascii	"char\000"
 5333      00
 5334              	.LASF55:
 5335 04d3 6756616C 		.ascii	"gValue\000"
 5335      756500
 5336              	.LASF22:
 5337 04da 63796973 		.ascii	"cyisraddress\000"
 5337      72616464 
 5337      72657373 
 5337      00
 5338              	.LASF31:
 5339 04e7 636F6E66 		.ascii	"config\000"
 5339      696700
 5340              	.LASF36:
 5341 04ee 4252414B 		.ascii	"BRAKE_ADC_GainCompensation\000"
 5341      455F4144 
 5341      435F4761 
 5341      696E436F 
 5341      6D70656E 
 5342              	.LASF25:
 5343 0509 6776616C 		.ascii	"gval\000"
 5343      00
 5344              	.LASF66:
 5345 050e 4252414B 		.ascii	"BRAKE_ADC_SetGain\000"
 5345      455F4144 
 5345      435F5365 
 5345      74476169 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 137


 5345      6E00
 5346              	.LASF52:
 5347 0520 746D7056 		.ascii	"tmpValue\000"
 5347      616C7565 
 5347      00
 5348              	.LASF73:
 5349 0529 4252414B 		.ascii	"BRAKE_ADC_CountsTo_uVolts\000"
 5349      455F4144 
 5349      435F436F 
 5349      756E7473 
 5349      546F5F75 
 5350              	.LASF65:
 5351 0543 6F666673 		.ascii	"offset\000"
 5351      657400
 5352              	.LASF69:
 5353 054a 61646343 		.ascii	"adcCounts\000"
 5353      6F756E74 
 5353      7300
 5354              	.LASF39:
 5355 0554 656E6162 		.ascii	"enableInterrupts\000"
 5355      6C65496E 
 5355      74657272 
 5355      75707473 
 5355      00
 5356              	.LASF51:
 5357 0565 73746174 		.ascii	"status\000"
 5357      757300
 5358              	.LASF98:
 5359 056c 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 5359      4320342E 
 5359      392E3320 
 5359      32303135 
 5359      30333033 
 5360 059f 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 5360      20726576 
 5360      6973696F 
 5360      6E203232 
 5360      31323230 
 5361 05d2 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 5361      66756E63 
 5361      74696F6E 
 5361      2D736563 
 5361      74696F6E 
 5362              	.LASF88:
 5363 05fa 4252414B 		.ascii	"BRAKE_ADC_Offset\000"
 5363      455F4144 
 5363      435F4F66 
 5363      66736574 
 5363      00
 5364              	.LASF77:
 5365 060b 4252414B 		.ascii	"BRAKE_ADC_SelectConfiguration\000"
 5365      455F4144 
 5365      435F5365 
 5365      6C656374 
 5365      436F6E66 
 5366              	.LASF50:
 5367 0629 6761696E 		.ascii	"gainAdjust\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccyOequR.s 			page 138


 5367      41646A75 
 5367      737400
 5368              	.LASF14:
 5369 0634 696E7431 		.ascii	"int16\000"
 5369      3600
 5370              	.LASF87:
 5371 063a 4252414B 		.ascii	"BRAKE_ADC_Config\000"
 5371      455F4144 
 5371      435F436F 
 5371      6E666967 
 5371      00
 5372              	.LASF82:
 5373 064b 4252414B 		.ascii	"BRAKE_ADC_gcor\000"
 5373      455F4144 
 5373      435F6763 
 5373      6F7200
 5374              	.LASF100:
 5375 065a 433A5C55 		.ascii	"C:\\Users\\mitchell\\Documents\\FSAE\\E-Throttle\\P"
 5375      73657273 
 5375      5C6D6974 
 5375      6368656C 
 5375      6C5C446F 
 5376 0687 536F435C 		.ascii	"SoC\\E-Throttle.cydsn\000"
 5376      452D5468 
 5376      726F7474 
 5376      6C652E63 
 5376      7964736E 
 5377              	.LASF89:
 5378 069c 4252414B 		.ascii	"BRAKE_ADC_CountsPerVolt\000"
 5378      455F4144 
 5378      435F436F 
 5378      756E7473 
 5378      50657256 
 5379              	.LASF47:
 5380 06b4 746D7052 		.ascii	"tmpReg\000"
 5380      656700
 5381              	.LASF61:
 5382 06bb 72657375 		.ascii	"result\000"
 5382      6C7400
 5383              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
