<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_clock_switch_async_reset</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_clock_switch_async_reset'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_clock_switch_async_reset')">dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod3082.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3082.html#Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231746"  onclick="showContent('inst_tag_231746')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231746_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231746_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231746_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231747"  onclick="showContent('inst_tag_231747')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231747_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231747_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231747_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231748"  onclick="showContent('inst_tag_231748')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231748_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231749"  onclick="showContent('inst_tag_231749')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231749_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231745"  onclick="showContent('inst_tag_231745')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231745_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3082.html#inst_tag_231745_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231745_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231750"  onclick="showContent('inst_tag_231750')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_dwsms_clock_switch_async_reset</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231750_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3082.html#inst_tag_231750_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231750_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3082.html#inst_tag_231751"  onclick="showContent('inst_tag_231751')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_dwsms_clock_switch_async_reset<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_231746'>
<hr>
<a name="inst_tag_231746"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_231746" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231746_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231746_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231746_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2091.html#inst_tag_148878" >vl_sms_proc_2_sms_2_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86405" id="tag_urg_inst_86405">clk1_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86406" id="tag_urg_inst_86406">clk2_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130078" id="tag_urg_inst_130078">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_231747'>
<hr>
<a name="inst_tag_231747"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_231747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231747_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231747_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231747_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2518.html#inst_tag_182823" >vl_sms_proc_3_sms_3_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86407" id="tag_urg_inst_86407">clk1_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86408" id="tag_urg_inst_86408">clk2_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130079" id="tag_urg_inst_130079">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_231748'>
<hr>
<a name="inst_tag_231748"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_231748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231748_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1988.html#inst_tag_132933" >vl_sms_proc_4_sms_4_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86409" id="tag_urg_inst_86409">clk1_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86410" id="tag_urg_inst_86410">clk2_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130080" id="tag_urg_inst_130080">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_231749'>
<hr>
<a name="inst_tag_231749"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_231749" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3082.html#inst_tag_231749_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2596.html#inst_tag_192101" >vl_sms_proc_1_sms_1_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86411" id="tag_urg_inst_86411">clk1_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86412" id="tag_urg_inst_86412">clk2_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130081" id="tag_urg_inst_130081">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_231745'>
<hr>
<a name="inst_tag_231745"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_231745" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231745_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3082.html#inst_tag_231745_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231745_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1436.html#inst_tag_77820" >vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86403" id="tag_urg_inst_86403">clk1_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86404" id="tag_urg_inst_86404">clk2_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130077" id="tag_urg_inst_130077">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_231750'>
<hr>
<a name="inst_tag_231750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_231750" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_dwsms_clock_switch_async_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231750_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod3082.html#inst_tag_231750_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3082.html#inst_tag_231750_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1091.html#inst_tag_69123" >vl_sms_memss_proc_2_sms_2_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86413" id="tag_urg_inst_86413">clk1_gate_latch</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1651.html#inst_tag_86414" id="tag_urg_inst_86414">clk2_gate_latch</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1937.html#inst_tag_130082" id="tag_urg_inst_130082">clock_mux</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_clock_switch_async_reset'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3082.html" >dwsms_clock_switch_async_reset</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3082.html" >dwsms_clock_switch_async_reset</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3082.html" >dwsms_clock_switch_async_reset</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231746'>
<a name="inst_tag_231746_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231746" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231746_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231746" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231746_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231746" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231747'>
<a name="inst_tag_231747_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231747_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231747_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231747" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231748'>
<a name="inst_tag_231748_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231748_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231748_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231748" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231749'>
<a name="inst_tag_231749_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231749" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231749_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231749" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231749_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231749" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231745'>
<a name="inst_tag_231745_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231745" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231745_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231745" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231745_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231745" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_231750'>
<a name="inst_tag_231750_Line"></a>
<b>Line Coverage for Instance : <a href="mod3082.html#inst_tag_231750" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>297</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>313</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>329</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>337</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
296                       begin
297        1/1              if (!rst_1_n)
298        1/1                dwsms_clk1_sel_sync_pr  &lt;=  1'b0;
299                         else
300        1/1                dwsms_clk1_sel_sync_pr  &lt;=  clk1_sel;
301                       end
302                     
303                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
304                       begin
305        1/1              if (!rst_1_n)
306        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  1'b0;
307                         else
308        1/1                dwsms_clk1_sel_sync1_pr  &lt;=  dwsms_clk1_sel_sync_pr;
309                       end
310                     
311                     always_ff @(posedge clk_in_1 or negedge rst_1_n)
312                       begin
313        1/1              if (!rst_1_n)
314        1/1                dwsms_clk1_ldc_pr  &lt;=  1'b0;
315                         else
316        1/1                dwsms_clk1_ldc_pr  &lt;=  dwsms_clk1_sel_sync1_pr;
317                       end
318                     
319                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
320                       begin
321        1/1              if (!rst_2_n)
322        1/1                dwsms_clk2_sel_sync_pr  &lt;=  1'b0;
323                         else
324        1/1                dwsms_clk2_sel_sync_pr  &lt;=  clk2_sel;
325                       end
326                     
327                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
328                       begin
329        1/1              if (!rst_2_n)
330        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  1'b0;
331                         else
332        1/1                dwsms_clk2_sel_sync1_pr  &lt;=  dwsms_clk2_sel_sync_pr;
333                       end
334                     
335                     always_ff @(posedge clk_in_2 or negedge rst_2_n)
336                       begin
337        1/1              if (!rst_2_n)
338        1/1                dwsms_clk2_ldc_pr  &lt;=  1'b0;
339                         else
340        1/1                dwsms_clk2_ldc_pr  &lt;=  dwsms_clk2_sel_sync1_pr;
</pre>
<hr>
<a name="inst_tag_231750_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3082.html#inst_tag_231750" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_in_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_in_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_1_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_2_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dft_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dft_slow_clk_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_231750_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3082.html#inst_tag_231750" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_dwsms_clock_switch_async_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">313</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">329</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">337</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            if (!rst_1_n)
               <font color = "green">-1-</font>  
298              dwsms_clk1_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
299            else
300              dwsms_clk1_sel_sync_pr  <=  clk1_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305            if (!rst_1_n)
               <font color = "green">-1-</font>  
306              dwsms_clk1_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
307            else
308              dwsms_clk1_sel_sync1_pr  <=  dwsms_clk1_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
313            if (!rst_1_n)
               <font color = "green">-1-</font>  
314              dwsms_clk1_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
315            else
316              dwsms_clk1_ldc_pr  <=  dwsms_clk1_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_2_n)
               <font color = "green">-1-</font>  
322              dwsms_clk2_sel_sync_pr  <=  1'b0;
           <font color = "green">      ==></font>
323            else
324              dwsms_clk2_sel_sync_pr  <=  clk2_sel;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
329            if (!rst_2_n)
               <font color = "green">-1-</font>  
330              dwsms_clk2_sel_sync1_pr  <=  1'b0;
           <font color = "green">      ==></font>
331            else
332              dwsms_clk2_sel_sync1_pr  <=  dwsms_clk2_sel_sync_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337            if (!rst_2_n)
               <font color = "green">-1-</font>  
338              dwsms_clk2_ldc_pr  <=  1'b0;
           <font color = "green">      ==></font>
339            else
340              dwsms_clk2_ldc_pr  <=  dwsms_clk2_sel_sync1_pr;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_231745">
    <li>
      <a href="#inst_tag_231745_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231745_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231745_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_231746">
    <li>
      <a href="#inst_tag_231746_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231746_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231746_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_231747">
    <li>
      <a href="#inst_tag_231747_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231747_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231747_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_231748">
    <li>
      <a href="#inst_tag_231748_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231748_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231748_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_231749">
    <li>
      <a href="#inst_tag_231749_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231749_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231749_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_231750">
    <li>
      <a href="#inst_tag_231750_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_231750_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_231750_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dwsms_clock_switch_async_reset">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
