/*
 * Copyright (c) 2025 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

#include <mem.h>
#include <nordic/nrf_common.dtsi>

/delete-node/ &sw_pwm;

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpuapp: cpu@0 {
			compatible = "arm,cortex-m33f";
			reg = <0>;
			device_type = "cpu";
			clock-frequency = <DT_FREQ_M(256)>;
			#address-cells = <1>;
			#size-cells = <1>;

			itm: itm@e0000000 {
				compatible = "arm,armv8m-itm";
				reg = <0xe0000000 0x1000>;
				swo-ref-frequency = <DT_FREQ_M(256)>;
			};
		};

		cpuflpr: cpu@1 {
			compatible = "nordic,vpr";
			reg = <1>;
			device_type = "cpu";
			clock-frequency = <DT_FREQ_M(256)>;
			riscv,isa = "rv32emc";
			nordic,bus-width = <32>;
		};
	};

	clocks {
		lfxo: lfxo {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
		};

		hfxo: hfxo64m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <DT_FREQ_M(64)>;
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		nordic_reserved: memory@200ff000{
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "mmio-sram";
			reg = <0x200ff000 0xf00>;
			ranges = <0x0 0x200ff000 0xf00>;
		};

		nrf_kmu_reserved_push_area: memory@200fff00{
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x200fff00 0x0100>;
			compatible = "zephyr,memory-region", "mmio-sram";
			zephyr,memory-region = "NRF_KMU_RESERVED_PUSH";
		};

		nrf_mpc_region: memory@50041000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "nordic,nrf-mpc";
			reg = <0x50041000 0x1000>;
			override-num = <14>;
			override-granularity = <4096>;
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;

		ficr: ficr@ffc000 {
			compatible = "nordic,nrf-ficr";
			reg = <0xffc000 0x1000>;
			status = "disabled";
		};

#ifdef USE_NON_SECURE_ADDRESS_MAP
		/* Intentionally empty because uicr is hardware fixed to Secure */
#else
		uicr: uicr@ffd000 {
			compatible = "nordic,nrf-uicr";
			reg = <0xffd000 0x1000>;
			status = "disabled";
		};
#endif

		cpuapp_mram: mram@0 {
			compatible = "nordic,mram";
			reg = <0 DT_SIZE_K(3972)>;
			erase-block-size = <4096>;
			write-block-size = <4>;
		};

		cpuflpr_mram: mram@3e1000 {
			compatible = "nordic,mram";
			reg = <0x3e1000 DT_SIZE_K(116)>;
			erase-block-size = <4096>;
			write-block-size = <4>;
		};

		cpuapp_sram: memory@20000000 {
			compatible = "mmio-sram";
			reg = <0x20000000 DT_SIZE_K(512)>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20000000 0x80000>;
		};

		ram01_sram: memory@20080000 {
			compatible = "mmio-sram";
			reg = <0x20080000 DT_SIZE_K(256)>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20080000 0x40000>;
		};

		ram02_sram: memory@200c0000 {
			compatible = "mmio-sram";
			reg = <0x200c0000 DT_SIZE_K(128)>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x200c0000 0x20000>;
		};

		cpuflpr_sram: memory@200e0000 {
			compatible = "mmio-sram";
			reg = <0x200e0000 DT_SIZE_K(124)>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x200e0000 0x1f000>;
		};

#ifdef USE_NON_SECURE_ADDRESS_MAP
		global_peripherals: peripheral@40000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x40000000 0x10000000>;
#else
		global_peripherals: peripheral@50000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x50000000 0x10000000>;
			#include "nrf7120_enga_secure_peripherals.dtsi"
#endif

			dppic00: dppic@42000 {
				compatible = "nordic,nrf-dppic";
				reg = <0x42000 0x1000>;
				status = "disabled";
			};

			ppib00: ppib@44000 {
				compatible = "nordic,nrf-ppib";
				reg = <0x44000 0x1000>;
				status = "disabled";
			};

			ppib01: ppib@45000 {
				compatible = "nordic,nrf-ppib";
				reg = <0x45000 0x1000>;
				status = "disabled";
			};

			ccm00: ccm@4a000 {
				compatible = "nordic,nrf-ccm";
				reg = <0x4a000 0x1000>;
				interrupts = <74 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			ecb00: ecb@4b000 {
				compatible = "nordic,nrf-ecb";
				reg = <0x4b000 0x1000>;
				interrupts = <75 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			cpuflpr_vpr: vpr@4c000{
				compatible = "nordic,nrf-vpr-coprocessor";
				reg = <0x4c000 0x1000>;
				ranges = <0x0 0x4c000 0x1000>;
				#address-cells = <1>;
				#size-cells = <1>;
				status = "disabled";

				cpuflpr_clic: interrupt-controller@f0000000 {
					compatible = "nordic,nrf-clic";
					reg = <0xf0000000 0x1780>;
					interrupt-controller;
					#interrupt-cells = <2>;
					#address-cells = <1>;
					status = "disabled";
				};
			};

			spi00: spi@4d000 {
				compatible = "nordic,nrf-spim";
				reg = <0x4d000 0x1000>;
				interrupts = <77 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(32)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			uart00: uart@4d000 {
				compatible = "nordic,nrf-uarte";
				reg = <0x4d000 0x1000>;
				interrupts = <77 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			gpio2: gpio@50400 {
				compatible = "nordic,nrf-gpio";
				reg = <0x50400 0x200>;
				gpio-controller;
				#gpio-cells = <2>;
				port = <2>;
				ngpios = <12>;
				status = "disabled";
			};

			ctrlap: ctrlap@52000 {
				compatible = "nordic,nrf-ctrlapperi";
				reg = <0x52000 0x1000>;
				interrupts = <82 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			timer00: timer@55000 {
				compatible = "nordic,nrf-timer";
				reg = <0x55000 0x1000>;
				interrupts = <85 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(256)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			egu00: egu@58000 {
				compatible = "nordic,nrf-egu";
				reg = <0x58000 0x1000>;
				interrupts = <88 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			spi01: spi@5d000 {
				compatible = "nordic,nrf-spim";
				reg = <0x5d000 0x1000>;
				interrupts = <93 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(32)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			dppic10: dppic@82000 {
				compatible = "nordic,nrf-dppic";
				reg = <0x82000 0x1000>;
				status = "disabled";
			};

			ppib10: ppib@83000 {
				compatible = "nordic,nrf-ppib";
				reg = <0x83000 0x1000>;
				status = "disabled";
			};

			ppib11: ppib@84000 {
				compatible = "nordic,nrf-ppib";
				reg = <0x84000 0x1000>;
				status = "disabled";
			};

			timer10: timer@85000 {
				compatible = "nordic,nrf-timer";
				reg = <0x85000 0x1000>;
				interrupts = <133 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(32)>;
				cc-num = <8>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			egu10: egu@87000 {
				compatible = "nordic,nrf-egu";
				reg = <0x87000 0x1000>;
				interrupts = <135 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			radio: radio@8a000 {
				compatible = "nordic,nrf-radio";
				reg = <0x8a000 0x2000>;
				interrupts = <138 NRF_DEFAULT_IRQ_PRIORITY>;
				dfe-supported;
				ieee802154-supported;
				ble-2mbps-supported;
				ble-coded-phy-supported;
				status = "disabled";

				ieee802154: ieee802154 {
					compatible = "nordic,nrf-ieee802154";
					status = "disabled";
				};

				bt_hci_sdc: bt_hci_sdc {
					compatible = "nordic,bt-hci-sdc";
					status = "disabled";
				};

				bt_hci_controller: bt_hci_controller {
					compatible = "zephyr,bt-hci-ll-sw-split";
					status = "disabled";
				};
			};

			ipct10: ipct@8d000 {
				compatible = "nordic,nrf-ipct-global";
				reg = <0x8d000 0x1000>;
				interrupts = <141 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			dppic20: dppic@c2000 {
				compatible = "nordic,nrf-dppic";
				reg = <0xc2000 0x1000>;
				status = "disabled";
			};

			ppib20: ppib@c3000 {
				compatible = "nordic,nrf-ppib";
				reg = <0xc3000 0x1000>;
				status = "disabled";
			};

			ppib21: ppib@c4000 {
				compatible = "nordic,nrf-ppib";
				reg = <0xc4000 0x1000>;
				status = "disabled";
			};

			ppib22: ppib@c5000 {
				compatible = "nordic,nrf-ppib";
				reg = <0xc5000 0x1000>;
				status = "disabled";
			};

			spi20: spi@c6000 {
				compatible = "nordic,nrf-spim";
				reg = <0xc6000 0x1000>;
				interrupts = <198 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c20: i2c@c6000 {
				compatible = "nordic,nrf-twim";
				reg = <0xc6000 0x1000>;
				interrupts = <198 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart20: uart@c6000 {
				compatible = "nordic,nrf-uarte";
				reg = <0xc6000 0x1000>;
				interrupts = <198 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			spi21: spi@c7000 {
				compatible = "nordic,nrf-spim";
				reg = <0xc7000 0x1000>;
				interrupts = <199 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c21: i2c@c7000 {
				compatible = "nordic,nrf-twim";
				reg = <0xc7000 0x1000>;
				interrupts = <199 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart21: uart@c7000 {
				compatible = "nordic,nrf-uarte";
				reg = <0xc7000 0x1000>;
				interrupts = <199 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			spi22: spi@c8000 {
				compatible = "nordic,nrf-spim";
				reg = <0xc8000 0x1000>;
				interrupts = <200 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c22: i2c@c8000 {
				compatible = "nordic,nrf-twim";
				reg = <0xc8000 0x1000>;
				interrupts = <200 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart22: uart@c8000 {
				compatible = "nordic,nrf-uarte";
				reg = <0xc8000 0x1000>;
				interrupts = <200 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			egu20: egu@c9000 {
				compatible = "nordic,nrf-egu";
				reg = <0xc9000 0x1000>;
				interrupts = <201 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			timer20: timer@ca000 {
				compatible = "nordic,nrf-timer";
				reg = <0xca000 0x1000>;
				interrupts = <202 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(16)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			timer21: timer@cb000 {
				compatible = "nordic,nrf-timer";
				reg = <0xcb000 0x1000>;
				interrupts = <203 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(16)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			timer22: timer@cc000 {
				compatible = "nordic,nrf-timer";
				reg = <0xcc000 0x1000>;
				interrupts = <204 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(16)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			timer23: timer@cd000 {
				compatible = "nordic,nrf-timer";
				reg = <0xcd000 0x1000>;
				interrupts = <205 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(16)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			timer24: timer@ce000 {
				compatible = "nordic,nrf-timer";
				reg = <0xce000 0x1000>;
				interrupts = <206 NRF_DEFAULT_IRQ_PRIORITY>;
				max-frequency = <DT_FREQ_M(16)>;
				cc-num = <6>;
				max-bit-width = <32>;
				prescaler = <0>;
				status = "disabled";
			};

			pdm20: pdm@d0000 {
				compatible = "nordic,nrf-pdm";
				reg = <0xd0000 0x1000>;
				interrupts = <208 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			pdm21: pdm@d1000 {
				compatible = "nordic,nrf-pdm";
				reg = <0xd1000 0x1000>;
				interrupts = <209 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			pwm20: pwm@d2000 {
				compatible = "nordic,nrf-pwm";
				reg = <0xd2000 0x1000>;
				interrupts = <210 NRF_DEFAULT_IRQ_PRIORITY>;
				#pwm-cells = <3>;
				status = "disabled";
			};

			pwm21: pwm@d3000 {
				compatible = "nordic,nrf-pwm";
				reg = <0xd3000 0x1000>;
				interrupts = <211 NRF_DEFAULT_IRQ_PRIORITY>;
				#pwm-cells = <3>;
				status = "disabled";
			};

			pwm22: pwm@d4000 {
				compatible = "nordic,nrf-pwm";
				reg = <0xd4000 0x1000>;
				interrupts = <212 NRF_DEFAULT_IRQ_PRIORITY>;
				#pwm-cells = <3>;
				status = "disabled";
			};

			adc: adc@d5000 {
				compatible = "nordic,nrf-saadc";
				reg = <0xd5000 0x1000>;
				interrupts = <213 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				#io-channel-cells = <1>;
			};

			nfct: nfct@d6000 {
				compatible = "nordic,nrf-nfct";
				reg = <0xd6000 0x1000>;
				interrupts = <214 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			temp: temp@d7000 {
				compatible = "nordic,nrf-temp";
				reg = <0xd7000 0x1000>;
				interrupts = <215 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			gpio1: gpio@d8200 {
				compatible = "nordic,nrf-gpio";
				reg = <0xd8200 0x200>;
				gpio-controller;
				#gpio-cells = <2>;
				port = <1>;
				ngpios = <20>;
				gpiote-instance = <&gpiote20>;
				status = "disabled";
			};

			gpio3: gpio@d8600 {
				compatible = "nordic,nrf-gpio";
				reg = <0xd8600 0x200>;
				gpio-controller;
				#gpio-cells = <2>;
				port = <3>;
				ngpios = <13>;
				gpiote-instance = <&gpiote20>;
				status = "disabled";
			};

			gpio4: gpio@d8800 {
				compatible = "nordic,nrf-gpio";
				reg = <0xd8800 0x200>;
				gpio-controller;
				#gpio-cells = <2>;
				port = <4>;
				ngpios = <12>;
				status = "disabled";
			};

			gpiote20: gpiote@da000 {
				compatible = "nordic,nrf-gpiote";
				reg = <0xda000 0x1000>;
				instance = <20>;
				status = "disabled";
			};

			qdec20: qdec@e0000 {
				compatible = "nordic,nrf-qdec";
				reg = <0xe0000 0x1000>;
				interrupts = <224 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			qdec21: qdec@e1000 {
				compatible = "nordic,nrf-qdec";
				reg = <0xe1000 0x1000>;
				interrupts = <225 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			grtc: grtc@e2000 {
				compatible = "nordic,nrf-grtc";
				reg = <0xe2000 0x1000>;
				cc-num = <16>;
				status = "disabled";
			};

			spi23: spi@ed000 {
				compatible = "nordic,nrf-spim";
				reg = <0xed000 0x1000>;
				interrupts = <237 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c23: i2c@ed000 {
				compatible = "nordic,nrf-twim";
				reg = <0xed000 0x1000>;
				interrupts = <237 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart23: uart@ed000 {
				compatible = "nordic,nrf-uarte";
				reg = <0xed000 0x1000>;
				interrupts = <237 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			spi24: spi@ee000 {
				compatible = "nordic,nrf-spim";
				reg = <0xee000 0x1000>;
				interrupts = <238 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c24: i2c@ee000 {
				compatible = "nordic,nrf-twim";
				reg = <0xee000 0x1000>;
				interrupts = <238 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart24: uart@ee000 {
				compatible = "nordic,nrf-uarte";
				reg = <0xee000 0x1000>;
				interrupts = <238 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			dppic30: dppic@102000 {
				compatible = "nordic,nrf-dppic";
				reg = <0x102000 0x1000>;
				status = "disabled";
			};

			ppib30: ppib@103000 {
				compatible = "nordic,nrf-ppib";
				reg = <0x103000 0x1000>;
				status = "disabled";
			};

			spi30: spi@104000 {
				compatible = "nordic,nrf-spim";
				reg = <0x104000 0x1000>;
				interrupts = <260 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				max-frequency = <DT_FREQ_M(8)>;
				easydma-maxcnt-bits = <16>;
				rx-delay-supported;
				rx-delay = <1>;
				status = "disabled";
			};

			i2c30: i2c@104000 {
				compatible = "nordic,nrf-twim";
				reg = <0x104000 0x1000>;
				interrupts = <260 NRF_DEFAULT_IRQ_PRIORITY>;
				#address-cells = <1>;
				#size-cells = <0>;
				clock-frequency = <I2C_BITRATE_STANDARD>;
				easydma-maxcnt-bits = <16>;
				status = "disabled";
			};

			uart30: uart@104000 {
				compatible = "nordic,nrf-uarte";
				reg = <0x104000 0x1000>;
				interrupts = <260 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
				endtx-stoptx-supported;
				frame-timeout-supported;
			};

			comp: comp@106000 {
				compatible = "nordic,nrf-comp";
				reg = <0x106000 0x1000>;
				interrupts = <262 NRF_DEFAULT_IRQ_PRIORITY>;
				#io-channels-cells = <1>;
				status = "disabled";
			};

			wdt31: wdt@109000 {
				compatible = "nordic,nrf-wdt";
				reg = <0x109000 0x1000>;
				interrupts = <265 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			gpio0: gpio@10a000 {
				compatible = "nordic,nrf-gpio";
				reg = <0x10a000 0x200>;
				gpio-controller;
				#gpio-cells = <2>;
				port = <0>;
				ngpios = <10>;
				gpiote-instance = <&gpiote30>;
				status = "disabled";
			};

			gpiote30: gpiote@10c000 {
				compatible = "nordic,nrf-gpiote";
				reg = <0x10c000 0x1000>;
				instance = <30>;
				status = "disabled";
			};

			clock: clock@10e000 {
				compatible = "nordic,nrf-clock";
				reg = <0x10e000 0x1000>;
				interrupts = <270 NRF_DEFAULT_IRQ_PRIORITY>;
				status = "disabled";
			};

			cpuapp_ppb: cpuapp-ppb-bus {
				#address-cells = <1>;
				#size-cells = <1>;

				cpuapp_systick: timer@e000e010 {
					compatible = "arm,armv8m-systick";
					reg = <0xe000e010 0x10>;
					status = "disabled";
				};

				cpuapp_nvic: interrupt-controller@e000e100  {
					#address-cells = <1>;
					compatible = "arm,v8m-nvic";
					reg = <0xe000e100 0xc00>;
					arm,num-irq-priority-bits = <3>;
					interrupt-controller;
					#interrupt-cells = <2>;
				};
			};
		};

		wifi_bellboard: mailbox@40074000{
			reg = <0x40074000 0x1000>;
			status = "disabled";
			#mbox-cells = <1>;
		};

		cpuapp_bellboard: mailbox@40078000{
			reg = <0x40078000 0x1000>;
			status = "disabled";
			#mbox-cells = <1>;
		};
	};

	wifi: wifi {
		compatible = "nordic,wifi71";
		status = "disabled";

		wifi-max-tx-pwr-2g-dsss = <21>;
		wifi-max-tx-pwr-2g-mcs0 = <16>;
		wifi-max-tx-pwr-2g-mcs7 = <16>;
		wifi-max-tx-pwr-5g-low-mcs0 = <13>;
		wifi-max-tx-pwr-5g-low-mcs7 = <13>;
		wifi-max-tx-pwr-5g-mid-mcs0 = <13>;
		wifi-max-tx-pwr-5g-mid-mcs7 = <13>;
		wifi-max-tx-pwr-5g-high-mcs0 = <12>;
		wifi-max-tx-pwr-5g-high-mcs7 = <12>;

		wlan0: wlan0 {
			compatible = "nordic,wlan";
		};
	};
};
