// Seed: 3659423506
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5
);
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_13 = 32'd86,
    parameter id_23 = 32'd14
) (
    input tri0 id_0,
    output supply1 id_1
    , id_19,
    input wire id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input wand id_11,
    input tri id_12,
    input wand _id_13,
    input uwire id_14,
    output supply1 id_15,
    output supply1 id_16,
    input wand id_17
);
  wire id_20;
  wire [-1 'b0 : id_13] id_21, id_22, _id_23, id_24;
  assign id_19 = id_20;
  logic [id_23 : -1] id_25;
  wire id_26;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_14,
      id_14,
      id_17,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
