// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=81,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5333,HLS_SYN_LUT=7681,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state30;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state37;
wire   [31:0] grp_fu_654_p2;
reg   [31:0] reg_675;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state21;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_done;
reg    ap_block_state21_on_subcall_done;
wire   [63:0] arr_1_q1;
reg   [63:0] reg_680;
wire   [63:0] arr_1_q0;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
wire   [63:0] arr_q1;
reg   [63:0] reg_687;
wire    ap_CS_fsm_state20;
wire   [63:0] arr_q0;
reg   [63:0] reg_694;
reg   [63:0] reg_701;
wire   [63:0] grp_fu_587_p2;
reg   [63:0] reg_707;
wire    ap_CS_fsm_state15;
reg   [61:0] trunc_ln17_1_reg_1746;
reg   [61:0] trunc_ln2_reg_1752;
wire   [2:0] arr_1_addr_reg_1763;
wire    ap_CS_fsm_state12;
wire   [2:0] arr_addr_1_reg_1769;
wire   [2:0] arr_1_addr_1_reg_1775;
wire   [2:0] arr_addr_2_reg_1781;
wire   [30:0] empty_28_fu_761_p1;
reg   [30:0] empty_28_reg_1790;
wire   [2:0] arr_1_addr_2_reg_1795;
wire   [2:0] arr_addr_3_reg_1800;
wire   [2:0] arr_1_addr_3_reg_1805;
wire   [2:0] arr_addr_4_reg_1810;
wire   [30:0] empty_29_fu_778_p1;
reg   [30:0] empty_29_reg_1824;
wire   [30:0] empty_30_fu_782_p1;
reg   [30:0] empty_30_reg_1830;
wire   [30:0] empty_31_fu_786_p1;
reg   [30:0] empty_31_reg_1836;
wire   [30:0] empty_32_fu_790_p1;
reg   [30:0] empty_32_reg_1842;
wire   [63:0] conv17_fu_794_p1;
reg   [63:0] conv17_reg_1848;
wire   [63:0] zext_ln30_fu_800_p1;
reg   [63:0] zext_ln30_reg_1855;
wire   [62:0] zext_ln30_5_fu_805_p1;
reg   [62:0] zext_ln30_5_reg_1860;
wire   [63:0] zext_ln30_2_fu_824_p1;
reg   [63:0] zext_ln30_2_reg_1866;
wire   [62:0] zext_ln30_9_fu_829_p1;
reg   [62:0] zext_ln30_9_reg_1872;
wire   [30:0] empty_27_fu_859_p1;
reg   [30:0] empty_27_reg_1881;
wire   [63:0] zext_ln30_4_fu_872_p1;
reg   [63:0] zext_ln30_4_reg_1895;
wire   [62:0] zext_ln30_10_fu_877_p1;
reg   [62:0] zext_ln30_10_reg_1902;
wire   [63:0] zext_ln30_6_fu_890_p1;
reg   [63:0] zext_ln30_6_reg_1907;
wire   [63:0] grp_fu_591_p2;
reg   [63:0] mul211_reg_1913;
wire   [2:0] arr_addr_reg_1918;
wire   [2:0] arr_1_addr_4_reg_1923;
reg   [63:0] arr_1_load_6_reg_1931;
wire   [31:0] mul244_fu_660_p2;
reg   [31:0] mul244_reg_1936;
wire   [31:0] mul316_fu_665_p2;
reg   [31:0] mul316_reg_1942;
wire   [63:0] grp_fu_579_p2;
reg   [63:0] mul202_reg_1950;
wire   [63:0] grp_fu_583_p2;
reg   [63:0] mul221_reg_1955;
reg   [63:0] mul237_reg_1960;
wire   [63:0] mul246_fu_599_p2;
reg   [63:0] mul246_reg_1965;
wire   [63:0] mul254_fu_604_p2;
reg   [63:0] mul254_reg_1970;
wire   [63:0] mul262_fu_609_p2;
reg   [63:0] mul262_reg_1975;
wire   [63:0] mul3_fu_1012_p3;
reg   [63:0] mul3_reg_1980;
wire   [63:0] mul4_fu_1026_p3;
reg   [63:0] mul4_reg_1985;
wire   [63:0] mul290_fu_614_p2;
reg   [63:0] mul290_reg_1990;
wire   [63:0] mul299_fu_619_p2;
reg   [63:0] mul299_reg_1995;
wire   [63:0] mul5_fu_1039_p3;
reg   [63:0] mul5_reg_2000;
wire   [63:0] mul318_fu_624_p2;
reg   [63:0] mul318_reg_2005;
wire   [63:0] mul325_fu_629_p2;
reg   [63:0] mul325_reg_2010;
wire   [63:0] mul6_fu_1052_p3;
reg   [63:0] mul6_reg_2015;
wire   [63:0] mul344_fu_634_p2;
reg   [63:0] mul344_reg_2020;
wire   [63:0] mul353_fu_639_p2;
reg   [63:0] mul353_reg_2025;
wire   [63:0] mul360_fu_644_p2;
reg   [63:0] mul360_reg_2030;
wire   [63:0] mul369_fu_649_p2;
reg   [63:0] mul369_reg_2035;
reg   [63:0] arr_load_8_reg_2040;
wire   [25:0] trunc_ln113_fu_1105_p1;
reg   [25:0] trunc_ln113_reg_2057;
wire    ap_CS_fsm_state24;
reg   [37:0] lshr_ln113_6_reg_2063;
reg   [24:0] trunc_ln113_13_reg_2068;
wire   [24:0] add_ln114_2_fu_1333_p2;
reg   [24:0] add_ln114_2_reg_2073;
wire   [25:0] add_ln115_2_fu_1339_p2;
reg   [25:0] add_ln115_2_reg_2079;
wire   [24:0] add_ln116_fu_1345_p2;
reg   [24:0] add_ln116_reg_2084;
wire   [25:0] add_ln117_fu_1351_p2;
reg   [25:0] add_ln117_reg_2089;
wire   [24:0] add_ln118_fu_1357_p2;
reg   [24:0] add_ln118_reg_2094;
wire   [25:0] add_ln119_fu_1363_p2;
reg   [25:0] add_ln119_reg_2099;
reg   [37:0] lshr_ln113_8_reg_2104;
wire    ap_CS_fsm_state25;
reg   [24:0] trunc_ln113_17_reg_2109;
wire   [24:0] add_ln120_fu_1443_p2;
reg   [24:0] add_ln120_reg_2114;
wire   [25:0] add_ln121_fu_1448_p2;
reg   [25:0] add_ln121_reg_2119;
reg   [0:0] tmp_reg_2124;
wire    ap_CS_fsm_state26;
wire   [24:0] add_ln122_fu_1558_p2;
reg   [24:0] add_ln122_reg_2129;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [2:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [2:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [2:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [2:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [63:0] arr_1_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add118_113_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add118_113_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add21320_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add21320_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire  signed [63:0] sext_ln17_fu_747_p1;
wire  signed [63:0] sext_ln126_fu_1604_p1;
wire   [63:0] grp_fu_713_p2;
wire   [63:0] grp_fu_720_p2;
wire    ap_CS_fsm_state18;
wire   [63:0] add_ln30_1_fu_842_p2;
wire   [63:0] add_ln30_3_fu_849_p2;
wire   [63:0] add_ln30_5_fu_908_p2;
wire   [63:0] add_ln30_7_fu_915_p2;
wire   [26:0] zext_ln113_1_fu_1499_p1;
wire   [26:0] zext_ln114_1_fu_1536_p1;
wire   [26:0] add_ln115_1_fu_1569_p2;
wire   [26:0] zext_ln116_fu_1576_p1;
wire   [26:0] zext_ln117_fu_1580_p1;
wire   [26:0] zext_ln118_fu_1584_p1;
wire   [26:0] zext_ln119_fu_1588_p1;
wire   [26:0] zext_ln120_fu_1592_p1;
wire   [26:0] zext_ln121_fu_1596_p1;
wire   [26:0] zext_ln122_fu_1600_p1;
reg   [31:0] grp_fu_563_p0;
wire   [62:0] mul219_cast_fu_1006_p1;
reg   [31:0] grp_fu_563_p1;
wire   [62:0] zext_ln30_8_fu_811_p1;
reg   [31:0] grp_fu_567_p0;
wire   [62:0] mul244_cast_fu_1021_p1;
reg   [31:0] grp_fu_567_p1;
wire   [62:0] zext_ln30_11_fu_895_p1;
wire   [31:0] mul3093237_fu_571_p0;
wire   [31:0] mul3093237_fu_571_p1;
wire   [31:0] mul3353135_fu_575_p0;
wire   [31:0] mul3353135_fu_575_p1;
reg   [31:0] grp_fu_579_p0;
reg   [31:0] grp_fu_579_p1;
reg   [31:0] grp_fu_583_p0;
wire   [63:0] conv220_fu_954_p1;
reg   [31:0] grp_fu_583_p1;
reg   [31:0] grp_fu_587_p0;
wire   [63:0] conv46_fu_922_p1;
wire   [63:0] conv228_fu_975_p1;
reg   [31:0] grp_fu_587_p1;
wire   [63:0] conv225_fu_961_p1;
reg   [31:0] grp_fu_591_p0;
wire   [63:0] conv236_fu_985_p1;
reg   [31:0] grp_fu_591_p1;
wire   [63:0] conv206_fu_927_p1;
wire   [63:0] zext_ln30_7_fu_944_p1;
wire   [31:0] mul246_fu_599_p0;
wire   [31:0] mul246_fu_599_p1;
wire   [31:0] mul254_fu_604_p0;
wire   [31:0] mul254_fu_604_p1;
wire   [31:0] mul262_fu_609_p0;
wire   [63:0] conv261_fu_1000_p1;
wire   [31:0] mul262_fu_609_p1;
wire   [31:0] mul290_fu_614_p0;
wire   [31:0] mul290_fu_614_p1;
wire   [31:0] mul299_fu_619_p0;
wire   [31:0] mul299_fu_619_p1;
wire   [31:0] mul318_fu_624_p0;
wire   [31:0] mul318_fu_624_p1;
wire   [31:0] mul325_fu_629_p0;
wire   [31:0] mul325_fu_629_p1;
wire   [31:0] mul344_fu_634_p0;
wire   [31:0] mul344_fu_634_p1;
wire   [31:0] mul353_fu_639_p0;
wire   [31:0] mul353_fu_639_p1;
wire   [31:0] mul360_fu_644_p0;
wire   [31:0] mul360_fu_644_p1;
wire   [31:0] mul369_fu_649_p0;
wire   [31:0] mul369_fu_649_p1;
reg  signed [31:0] grp_fu_654_p0;
reg   [6:0] grp_fu_654_p1;
wire   [5:0] mul244_fu_660_p1;
wire   [6:0] mul316_fu_665_p1;
wire   [38:0] mul_ln113_fu_670_p0;
wire   [5:0] mul_ln113_fu_670_p1;
wire  signed [31:0] empty_28_fu_761_p0;
wire  signed [31:0] empty_29_fu_778_p0;
wire  signed [31:0] empty_30_fu_782_p0;
wire  signed [31:0] empty_31_fu_786_p0;
wire  signed [31:0] empty_32_fu_790_p0;
wire  signed [31:0] zext_ln30_fu_800_p0;
wire  signed [31:0] zext_ln30_8_fu_811_p0;
wire   [62:0] grp_fu_563_p2;
wire  signed [31:0] zext_ln30_2_fu_824_p0;
wire  signed [31:0] zext_ln30_9_fu_829_p0;
wire   [62:0] grp_fu_567_p2;
wire   [63:0] shl_ln_fu_816_p3;
wire   [63:0] shl_ln30_1_fu_834_p3;
wire   [63:0] shl_ln30_2_fu_882_p3;
wire   [63:0] shl_ln30_3_fu_900_p3;
wire  signed [31:0] conv206_fu_927_p0;
wire  signed [31:0] zext_ln30_1_fu_936_p0;
wire  signed [31:0] zext_ln30_3_fu_940_p0;
wire   [31:0] empty_33_fu_970_p2;
wire   [31:0] empty_34_fu_980_p2;
wire   [31:0] empty_35_fu_995_p2;
wire   [62:0] mul3093237_fu_571_p2;
wire   [62:0] mul3353135_fu_575_p2;
wire   [31:0] empty_36_fu_1061_p2;
wire   [31:0] empty_37_fu_1071_p2;
wire   [37:0] lshr_ln2_fu_1109_p4;
wire   [63:0] zext_ln113_2_fu_1119_p1;
wire   [63:0] add_ln113_fu_1137_p2;
wire   [38:0] lshr_ln113_1_fu_1143_p4;
wire   [63:0] zext_ln113_3_fu_1153_p1;
wire   [63:0] add_ln113_1_fu_1171_p2;
wire   [37:0] lshr_ln113_2_fu_1177_p4;
wire   [63:0] zext_ln113_4_fu_1187_p1;
wire   [63:0] add_ln113_2_fu_1205_p2;
wire   [38:0] lshr_ln113_3_fu_1211_p4;
wire   [63:0] zext_ln113_5_fu_1221_p1;
wire   [63:0] add_ln113_3_fu_1239_p2;
wire   [37:0] lshr_ln113_4_fu_1245_p4;
wire   [63:0] zext_ln113_6_fu_1255_p1;
wire   [63:0] add_ln113_4_fu_1273_p2;
wire   [38:0] lshr_ln113_5_fu_1279_p4;
wire   [63:0] zext_ln113_7_fu_1289_p1;
wire   [63:0] add_ln113_5_fu_1307_p2;
wire   [24:0] trunc_ln113_3_fu_1127_p4;
wire   [24:0] trunc_ln113_1_fu_1123_p1;
wire   [25:0] trunc_ln113_5_fu_1161_p4;
wire   [25:0] trunc_ln113_2_fu_1157_p1;
wire   [24:0] trunc_ln113_7_fu_1195_p4;
wire   [24:0] trunc_ln113_4_fu_1191_p1;
wire   [25:0] trunc_ln113_9_fu_1229_p4;
wire   [25:0] trunc_ln113_6_fu_1225_p1;
wire   [24:0] trunc_ln113_s_fu_1263_p4;
wire   [24:0] trunc_ln113_8_fu_1259_p1;
wire   [25:0] trunc_ln113_11_fu_1297_p4;
wire   [25:0] trunc_ln113_10_fu_1293_p1;
wire   [63:0] zext_ln113_8_fu_1376_p1;
wire   [63:0] add_ln113_6_fu_1383_p2;
wire   [38:0] lshr_ln113_7_fu_1389_p4;
wire   [63:0] zext_ln113_9_fu_1399_p1;
wire   [63:0] add_ln113_7_fu_1417_p2;
wire   [24:0] trunc_ln113_12_fu_1379_p1;
wire   [25:0] trunc_ln113_15_fu_1407_p4;
wire   [25:0] trunc_ln113_14_fu_1403_p1;
wire   [63:0] zext_ln113_10_fu_1462_p1;
wire   [63:0] add_ln113_8_fu_1469_p2;
wire   [38:0] trunc_ln113_18_fu_1475_p4;
wire   [43:0] mul_ln113_fu_670_p2;
wire   [25:0] trunc_ln113_19_fu_1490_p1;
wire   [25:0] add_ln113_9_fu_1494_p2;
wire   [43:0] zext_ln114_fu_1504_p1;
wire   [43:0] add_ln114_fu_1507_p2;
wire   [17:0] tmp_s_fu_1513_p4;
wire   [24:0] zext_ln114_3_fu_1527_p1;
wire   [24:0] add_ln114_1_fu_1531_p2;
wire   [25:0] zext_ln114_2_fu_1523_p1;
wire   [25:0] zext_ln115_fu_1541_p1;
wire   [25:0] add_ln115_fu_1544_p2;
wire   [24:0] trunc_ln113_16_fu_1465_p1;
wire   [26:0] zext_ln115_2_fu_1566_p1;
wire   [26:0] zext_ln115_1_fu_1563_p1;
reg   [36:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire   [63:0] mul246_fu_599_p00;
wire   [63:0] mul254_fu_604_p00;
wire   [62:0] mul3093237_fu_571_p00;
wire   [62:0] mul3093237_fu_571_p10;
wire   [63:0] mul318_fu_624_p00;
wire   [63:0] mul318_fu_624_p10;
wire   [62:0] mul3353135_fu_575_p00;
wire   [63:0] mul344_fu_634_p00;
wire   [63:0] mul353_fu_639_p00;
wire   [63:0] mul369_fu_649_p10;
wire   [43:0] mul_ln113_fu_670_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(arr_1_d1),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln17_1_reg_1746),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out),
    .zext_ln40(reg_675),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_ready),
    .arr_1_load_5(reg_694),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out),
    .arg1_r_5_cast(empty_32_reg_1842),
    .arg1_r_6_cast(empty_31_reg_1836),
    .arg1_r_7_cast(empty_30_reg_1830),
    .arg1_r_8_cast(empty_29_reg_1824),
    .arg1_r_9_cast(empty_28_reg_1790),
    .add8117_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out),
    .add8117_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_ready),
    .arr_1_load_7(arr_1_load_6_reg_1931),
    .arr_load_6(reg_701),
    .arr_1_load_6(reg_680),
    .arr_load_5(reg_687),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out),
    .arg1_r_8_cast(empty_29_reg_1824),
    .arg1_r_6_cast(empty_31_reg_1836),
    .arg1_r_7_cast(empty_30_reg_1830),
    .arg1_r_5_cast(empty_32_reg_1842),
    .arg1_r_4_reload(empty_27_reg_1881),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out),
    .mul157(reg_707),
    .add180_116_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out),
    .add180_116_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out_ap_vld),
    .add151_115_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out),
    .add151_115_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out_ap_vld),
    .add131_114_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out),
    .add131_114_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out_ap_vld),
    .add118_113_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add118_113_out),
    .add118_113_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add118_113_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_ready),
    .arr_1_load_9(reg_694),
    .arr_load_9(arr_load_8_reg_2040),
    .arr_1_load_8(reg_680),
    .arr_load_8(reg_701),
    .arr_load_7(reg_687),
    .add118_113_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add118_113_out),
    .mul202(mul202_reg_1950),
    .mul211(mul211_reg_1913),
    .mul229(reg_707),
    .mul237(mul237_reg_1960),
    .mul221(mul221_reg_1955),
    .mul254(mul254_reg_1970),
    .mul262(mul262_reg_1975),
    .mul3(mul3_reg_1980),
    .mul246(mul246_reg_1965),
    .mul4(mul4_reg_1985),
    .mul290(mul290_reg_1990),
    .mul299(mul299_reg_1995),
    .mul318(mul318_reg_2005),
    .mul325(mul325_reg_2010),
    .mul6(mul6_reg_2015),
    .mul5(mul5_reg_2000),
    .mul353(mul353_reg_2025),
    .mul360(mul360_reg_2030),
    .mul369(mul369_reg_2035),
    .mul344(mul344_reg_2020),
    .add23914_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out),
    .add23914_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out_ap_vld),
    .add27412_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out),
    .add27412_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out_ap_vld),
    .add30110_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out),
    .add30110_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out_ap_vld),
    .add3378_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out),
    .add3378_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out_ap_vld),
    .add3716_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out),
    .add3716_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out_ap_vld),
    .add21320_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add21320_out),
    .add21320_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add21320_out_ap_vld),
    .p_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln2_reg_1752),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U117(
    .din0(grp_fu_563_p0),
    .din1(grp_fu_563_p1),
    .dout(grp_fu_563_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U118(
    .din0(grp_fu_567_p0),
    .din1(grp_fu_567_p1),
    .dout(grp_fu_567_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U119(
    .din0(mul3093237_fu_571_p0),
    .din1(mul3093237_fu_571_p1),
    .dout(mul3093237_fu_571_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U120(
    .din0(mul3353135_fu_575_p0),
    .din1(mul3353135_fu_575_p1),
    .dout(mul3353135_fu_575_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(grp_fu_579_p0),
    .din1(grp_fu_579_p1),
    .dout(grp_fu_579_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(grp_fu_583_p0),
    .din1(grp_fu_583_p1),
    .dout(grp_fu_583_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(grp_fu_587_p0),
    .din1(grp_fu_587_p1),
    .dout(grp_fu_587_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(grp_fu_591_p0),
    .din1(grp_fu_591_p1),
    .dout(grp_fu_591_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul246_fu_599_p0),
    .din1(mul246_fu_599_p1),
    .dout(mul246_fu_599_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul254_fu_604_p0),
    .din1(mul254_fu_604_p1),
    .dout(mul254_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U127(
    .din0(mul262_fu_609_p0),
    .din1(mul262_fu_609_p1),
    .dout(mul262_fu_609_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U128(
    .din0(mul290_fu_614_p0),
    .din1(mul290_fu_614_p1),
    .dout(mul290_fu_614_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U129(
    .din0(mul299_fu_619_p0),
    .din1(mul299_fu_619_p1),
    .dout(mul299_fu_619_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U130(
    .din0(mul318_fu_624_p0),
    .din1(mul318_fu_624_p1),
    .dout(mul318_fu_624_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U131(
    .din0(mul325_fu_629_p0),
    .din1(mul325_fu_629_p1),
    .dout(mul325_fu_629_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U132(
    .din0(mul344_fu_634_p0),
    .din1(mul344_fu_634_p1),
    .dout(mul344_fu_634_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U133(
    .din0(mul353_fu_639_p0),
    .din1(mul353_fu_639_p1),
    .dout(mul353_fu_639_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U134(
    .din0(mul360_fu_644_p0),
    .din1(mul360_fu_644_p1),
    .dout(mul360_fu_644_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U135(
    .din0(mul369_fu_649_p0),
    .din1(mul369_fu_649_p1),
    .dout(mul369_fu_649_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U136(
    .din0(grp_fu_654_p0),
    .din1(grp_fu_654_p1),
    .dout(grp_fu_654_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U137(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out),
    .din1(mul244_fu_660_p1),
    .dout(mul244_fu_660_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U138(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out),
    .din1(mul316_fu_665_p1),
    .dout(mul316_fu_665_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U139(
    .din0(mul_ln113_fu_670_p0),
    .din1(mul_ln113_fu_670_p1),
    .dout(mul_ln113_fu_670_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_680 <= arr_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_680 <= arr_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
        reg_687 <= arr_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_687 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        reg_694 <= arr_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_694 <= arr_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln114_2_reg_2073 <= add_ln114_2_fu_1333_p2;
        add_ln115_2_reg_2079 <= add_ln115_2_fu_1339_p2;
        add_ln116_reg_2084 <= add_ln116_fu_1345_p2;
        add_ln117_reg_2089 <= add_ln117_fu_1351_p2;
        add_ln118_reg_2094 <= add_ln118_fu_1357_p2;
        add_ln119_reg_2099 <= add_ln119_fu_1363_p2;
        lshr_ln113_6_reg_2063 <= {{add_ln113_5_fu_1307_p2[63:26]}};
        trunc_ln113_13_reg_2068 <= {{add_ln113_5_fu_1307_p2[50:26]}};
        trunc_ln113_reg_2057 <= trunc_ln113_fu_1105_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln120_reg_2114 <= add_ln120_fu_1443_p2;
        add_ln121_reg_2119 <= add_ln121_fu_1448_p2;
        lshr_ln113_8_reg_2104 <= {{add_ln113_7_fu_1417_p2[63:26]}};
        trunc_ln113_17_reg_2109 <= {{add_ln113_7_fu_1417_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln122_reg_2129 <= add_ln122_fu_1558_p2;
        tmp_reg_2124 <= add_ln115_fu_1544_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_load_6_reg_1931 <= arr_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_load_8_reg_2040 <= arr_q1;
        mul202_reg_1950 <= grp_fu_579_p2;
        mul221_reg_1955 <= grp_fu_583_p2;
        mul237_reg_1960 <= grp_fu_591_p2;
        mul246_reg_1965 <= mul246_fu_599_p2;
        mul254_reg_1970 <= mul254_fu_604_p2;
        mul262_reg_1975 <= mul262_fu_609_p2;
        mul290_reg_1990 <= mul290_fu_614_p2;
        mul299_reg_1995 <= mul299_fu_619_p2;
        mul318_reg_2005 <= mul318_fu_624_p2;
        mul325_reg_2010 <= mul325_fu_629_p2;
        mul344_reg_2020 <= mul344_fu_634_p2;
        mul353_reg_2025 <= mul353_fu_639_p2;
        mul360_reg_2030 <= mul360_fu_644_p2;
        mul369_reg_2035 <= mul369_fu_649_p2;
        mul3_reg_1980[63 : 1] <= mul3_fu_1012_p3[63 : 1];
        mul4_reg_1985[63 : 1] <= mul4_fu_1026_p3[63 : 1];
        mul5_reg_2000[63 : 1] <= mul5_fu_1039_p3[63 : 1];
        mul6_reg_2015[63 : 1] <= mul6_fu_1052_p3[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv17_reg_1848[31 : 0] <= conv17_fu_794_p1[31 : 0];
        empty_29_reg_1824 <= empty_29_fu_778_p1;
        empty_30_reg_1830 <= empty_30_fu_782_p1;
        empty_31_reg_1836 <= empty_31_fu_786_p1;
        empty_32_reg_1842 <= empty_32_fu_790_p1;
        zext_ln30_2_reg_1866[31 : 0] <= zext_ln30_2_fu_824_p1[31 : 0];
        zext_ln30_5_reg_1860[31 : 0] <= zext_ln30_5_fu_805_p1[31 : 0];
        zext_ln30_9_reg_1872[31 : 0] <= zext_ln30_9_fu_829_p1[31 : 0];
        zext_ln30_reg_1855[31 : 0] <= zext_ln30_fu_800_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_27_reg_1881 <= empty_27_fu_859_p1;
        mul211_reg_1913 <= grp_fu_591_p2;
        zext_ln30_10_reg_1902[31 : 0] <= zext_ln30_10_fu_877_p1[31 : 0];
        zext_ln30_4_reg_1895[31 : 0] <= zext_ln30_4_fu_872_p1[31 : 0];
        zext_ln30_6_reg_1907[31 : 0] <= zext_ln30_6_fu_890_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_28_reg_1790 <= empty_28_fu_761_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        mul244_reg_1936 <= mul244_fu_660_p2;
        mul316_reg_1942 <= mul316_fu_665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)))) begin
        reg_675 <= grp_fu_654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_701 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_707 <= grp_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln17_1_reg_1746 <= {{arg1[63:2]}};
        trunc_ln2_reg_1752 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address0 = arr_1_addr_4_reg_1923;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_1_address0 = arr_1_addr_3_reg_1805;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address0 = arr_1_addr_1_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19))) begin
        arr_1_address1 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_1_address1 = arr_1_addr_2_reg_1795;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_1_address1 = arr_1_addr_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_1_d0 = grp_fu_720_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_1_d1 = grp_fu_713_p2;
    end else begin
        arr_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19))) begin
        arr_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_address0 = arr_addr_4_reg_1810;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_address0 = arr_addr_2_reg_1781;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = arr_addr_reg_1918;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_address1 = arr_addr_3_reg_1800;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = arr_addr_1_reg_1769;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = add_ln30_7_fu_915_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = add_ln30_3_fu_849_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add21320_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d1 = add_ln30_5_fu_908_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d1 = add_ln30_1_fu_842_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_436_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_563_p0 = mul219_cast_fu_1006_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_563_p0 = zext_ln30_5_reg_1860;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_563_p0 = zext_ln30_5_fu_805_p1;
    end else begin
        grp_fu_563_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_563_p1 = zext_ln30_9_reg_1872;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_563_p1 = zext_ln30_10_fu_877_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_563_p1 = zext_ln30_8_fu_811_p1;
    end else begin
        grp_fu_563_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_567_p0 = mul244_cast_fu_1021_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_567_p0 = zext_ln30_5_reg_1860;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_567_p0 = zext_ln30_5_fu_805_p1;
    end else begin
        grp_fu_567_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_567_p1 = zext_ln30_9_reg_1872;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_567_p1 = zext_ln30_11_fu_895_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_567_p1 = zext_ln30_9_fu_829_p1;
    end else begin
        grp_fu_567_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_579_p0 = zext_ln30_4_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_579_p0 = conv17_reg_1848;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_579_p0 = conv17_fu_794_p1;
    end else begin
        grp_fu_579_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_579_p1 = zext_ln30_4_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_579_p1 = zext_ln30_4_fu_872_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_579_p1 = zext_ln30_fu_800_p1;
    end else begin
        grp_fu_579_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_583_p0 = conv220_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_583_p0 = conv17_reg_1848;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_583_p0 = conv17_fu_794_p1;
    end else begin
        grp_fu_583_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_583_p1 = zext_ln30_2_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_583_p1 = zext_ln30_6_fu_890_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_583_p1 = zext_ln30_2_fu_824_p1;
    end else begin
        grp_fu_583_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_587_p0 = conv228_fu_975_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_587_p0 = conv46_fu_922_p1;
    end else begin
        grp_fu_587_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_587_p1 = conv225_fu_961_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_587_p1 = zext_ln30_reg_1855;
    end else begin
        grp_fu_587_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_591_p0 = conv236_fu_985_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_591_p0 = conv17_reg_1848;
    end else begin
        grp_fu_591_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_591_p1 = zext_ln30_7_fu_944_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_591_p1 = conv206_fu_927_p1;
    end else begin
        grp_fu_591_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_654_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_654_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_654_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out;
    end else begin
        grp_fu_654_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_654_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_654_p1 = 32'd38;
    end else begin
        grp_fu_654_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_747_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWADDR = sext_ln126_fu_1604_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d0 = zext_ln122_fu_1600_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln120_fu_1592_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d0 = zext_ln118_fu_1584_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d0 = zext_ln116_fu_1576_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d0 = zext_ln114_1_fu_1536_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d1 = zext_ln121_fu_1596_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = zext_ln119_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d1 = zext_ln117_fu_1580_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d1 = add_ln115_1_fu_1569_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d1 = zext_ln113_1_fu_1499_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_1171_p2 = (zext_ln113_3_fu_1153_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out);

assign add_ln113_2_fu_1205_p2 = (zext_ln113_4_fu_1187_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out);

assign add_ln113_3_fu_1239_p2 = (zext_ln113_5_fu_1221_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out);

assign add_ln113_4_fu_1273_p2 = (zext_ln113_6_fu_1255_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out);

assign add_ln113_5_fu_1307_p2 = (zext_ln113_7_fu_1289_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out);

assign add_ln113_6_fu_1383_p2 = (zext_ln113_8_fu_1376_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out);

assign add_ln113_7_fu_1417_p2 = (zext_ln113_9_fu_1399_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out);

assign add_ln113_8_fu_1469_p2 = (zext_ln113_10_fu_1462_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out);

assign add_ln113_9_fu_1494_p2 = (trunc_ln113_19_fu_1490_p1 + trunc_ln113_reg_2057);

assign add_ln113_fu_1137_p2 = (zext_ln113_2_fu_1119_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out);

assign add_ln114_1_fu_1531_p2 = (zext_ln114_3_fu_1527_p1 + add_ln114_2_reg_2073);

assign add_ln114_2_fu_1333_p2 = (trunc_ln113_3_fu_1127_p4 + trunc_ln113_1_fu_1123_p1);

assign add_ln114_fu_1507_p2 = (mul_ln113_fu_670_p2 + zext_ln114_fu_1504_p1);

assign add_ln115_1_fu_1569_p2 = (zext_ln115_2_fu_1566_p1 + zext_ln115_1_fu_1563_p1);

assign add_ln115_2_fu_1339_p2 = (trunc_ln113_5_fu_1161_p4 + trunc_ln113_2_fu_1157_p1);

assign add_ln115_fu_1544_p2 = (zext_ln114_2_fu_1523_p1 + zext_ln115_fu_1541_p1);

assign add_ln116_fu_1345_p2 = (trunc_ln113_7_fu_1195_p4 + trunc_ln113_4_fu_1191_p1);

assign add_ln117_fu_1351_p2 = (trunc_ln113_9_fu_1229_p4 + trunc_ln113_6_fu_1225_p1);

assign add_ln118_fu_1357_p2 = (trunc_ln113_s_fu_1263_p4 + trunc_ln113_8_fu_1259_p1);

assign add_ln119_fu_1363_p2 = (trunc_ln113_11_fu_1297_p4 + trunc_ln113_10_fu_1293_p1);

assign add_ln120_fu_1443_p2 = (trunc_ln113_13_reg_2068 + trunc_ln113_12_fu_1379_p1);

assign add_ln121_fu_1448_p2 = (trunc_ln113_15_fu_1407_p4 + trunc_ln113_14_fu_1403_p1);

assign add_ln122_fu_1558_p2 = (trunc_ln113_17_reg_2109 + trunc_ln113_16_fu_1465_p1);

assign add_ln30_1_fu_842_p2 = (reg_687 + shl_ln_fu_816_p3);

assign add_ln30_3_fu_849_p2 = (reg_701 + shl_ln30_1_fu_834_p3);

assign add_ln30_5_fu_908_p2 = (reg_687 + shl_ln30_2_fu_882_p3);

assign add_ln30_7_fu_915_p2 = (reg_701 + shl_ln30_3_fu_900_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_1_addr_1_reg_1775 = 64'd1;

assign arr_1_addr_2_reg_1795 = 64'd2;

assign arr_1_addr_3_reg_1805 = 64'd3;

assign arr_1_addr_4_reg_1923 = 64'd4;

assign arr_1_addr_reg_1763 = 64'd0;

assign arr_addr_1_reg_1769 = 64'd1;

assign arr_addr_2_reg_1781 = 64'd2;

assign arr_addr_3_reg_1800 = 64'd3;

assign arr_addr_4_reg_1810 = 64'd4;

assign arr_addr_reg_1918 = 64'd0;

assign conv17_fu_794_p1 = reg_675;

assign conv206_fu_927_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out;

assign conv206_fu_927_p1 = $unsigned(conv206_fu_927_p0);

assign conv220_fu_954_p1 = reg_675;

assign conv225_fu_961_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_out;

assign conv228_fu_975_p1 = empty_33_fu_970_p2;

assign conv236_fu_985_p1 = empty_34_fu_980_p2;

assign conv261_fu_1000_p1 = empty_35_fu_995_p2;

assign conv46_fu_922_p1 = reg_675;

assign empty_27_fu_859_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out[30:0];

assign empty_28_fu_761_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_9_out;

assign empty_28_fu_761_p1 = empty_28_fu_761_p0[30:0];

assign empty_29_fu_778_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out;

assign empty_29_fu_778_p1 = empty_29_fu_778_p0[30:0];

assign empty_30_fu_782_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out;

assign empty_30_fu_782_p1 = empty_30_fu_782_p0[30:0];

assign empty_31_fu_786_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out;

assign empty_31_fu_786_p1 = empty_31_fu_786_p0[30:0];

assign empty_32_fu_790_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out;

assign empty_32_fu_790_p1 = empty_32_fu_790_p0[30:0];

assign empty_33_fu_970_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out << 32'd1;

assign empty_34_fu_980_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out << 32'd1;

assign empty_35_fu_995_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out << 32'd1;

assign empty_36_fu_1061_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out << 32'd1;

assign empty_37_fu_1071_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_436_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_555_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_459_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_ap_start_reg;

assign grp_fu_713_p2 = (reg_680 + grp_fu_579_p2);

assign grp_fu_720_p2 = (reg_694 + grp_fu_583_p2);

assign lshr_ln113_1_fu_1143_p4 = {{add_ln113_fu_1137_p2[63:25]}};

assign lshr_ln113_2_fu_1177_p4 = {{add_ln113_1_fu_1171_p2[63:26]}};

assign lshr_ln113_3_fu_1211_p4 = {{add_ln113_2_fu_1205_p2[63:25]}};

assign lshr_ln113_4_fu_1245_p4 = {{add_ln113_3_fu_1239_p2[63:26]}};

assign lshr_ln113_5_fu_1279_p4 = {{add_ln113_4_fu_1273_p2[63:25]}};

assign lshr_ln113_7_fu_1389_p4 = {{add_ln113_6_fu_1383_p2[63:25]}};

assign lshr_ln2_fu_1109_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out[63:26]}};

assign mul219_cast_fu_1006_p1 = reg_675;

assign mul244_cast_fu_1021_p1 = mul244_reg_1936;

assign mul244_fu_660_p1 = 32'd19;

assign mul246_fu_599_p0 = mul246_fu_599_p00;

assign mul246_fu_599_p00 = mul244_reg_1936;

assign mul246_fu_599_p1 = zext_ln30_2_reg_1866;

assign mul254_fu_604_p0 = mul254_fu_604_p00;

assign mul254_fu_604_p00 = empty_34_fu_980_p2;

assign mul254_fu_604_p1 = conv225_fu_961_p1;

assign mul262_fu_609_p0 = conv261_fu_1000_p1;

assign mul262_fu_609_p1 = zext_ln30_7_fu_944_p1;

assign mul290_fu_614_p0 = conv261_fu_1000_p1;

assign mul290_fu_614_p1 = conv225_fu_961_p1;

assign mul299_fu_619_p0 = conv220_fu_954_p1;

assign mul299_fu_619_p1 = zext_ln30_4_reg_1895;

assign mul3093237_fu_571_p0 = mul3093237_fu_571_p00;

assign mul3093237_fu_571_p00 = mul244_reg_1936;

assign mul3093237_fu_571_p1 = mul3093237_fu_571_p10;

assign mul3093237_fu_571_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out;

assign mul316_fu_665_p1 = 32'd38;

assign mul318_fu_624_p0 = mul318_fu_624_p00;

assign mul318_fu_624_p00 = mul316_reg_1942;

assign mul318_fu_624_p1 = mul318_fu_624_p10;

assign mul318_fu_624_p10 = $unsigned(zext_ln30_3_fu_940_p0);

assign mul325_fu_629_p0 = conv225_fu_961_p1;

assign mul325_fu_629_p1 = conv225_fu_961_p1;

assign mul3353135_fu_575_p0 = mul3353135_fu_575_p00;

assign mul3353135_fu_575_p00 = reg_675;

assign mul3353135_fu_575_p1 = zext_ln30_10_reg_1902;

assign mul344_fu_634_p0 = mul344_fu_634_p00;

assign mul344_fu_634_p00 = empty_36_fu_1061_p2;

assign mul344_fu_634_p1 = conv225_fu_961_p1;

assign mul353_fu_639_p0 = mul353_fu_639_p00;

assign mul353_fu_639_p00 = empty_37_fu_1071_p2;

assign mul353_fu_639_p1 = zext_ln30_7_fu_944_p1;

assign mul360_fu_644_p0 = zext_ln30_6_reg_1907;

assign mul360_fu_644_p1 = zext_ln30_6_reg_1907;

assign mul369_fu_649_p0 = conv220_fu_954_p1;

assign mul369_fu_649_p1 = mul369_fu_649_p10;

assign mul369_fu_649_p10 = $unsigned(zext_ln30_1_fu_936_p0);

assign mul3_fu_1012_p3 = {{grp_fu_563_p2}, {1'd0}};

assign mul4_fu_1026_p3 = {{grp_fu_567_p2}, {1'd0}};

assign mul5_fu_1039_p3 = {{mul3093237_fu_571_p2}, {1'd0}};

assign mul6_fu_1052_p3 = {{mul3353135_fu_575_p2}, {1'd0}};

assign mul_ln113_fu_670_p0 = mul_ln113_fu_670_p00;

assign mul_ln113_fu_670_p00 = trunc_ln113_18_fu_1475_p4;

assign mul_ln113_fu_670_p1 = 44'd19;

assign sext_ln126_fu_1604_p1 = $signed(trunc_ln2_reg_1752);

assign sext_ln17_fu_747_p1 = $signed(trunc_ln17_1_reg_1746);

assign shl_ln30_1_fu_834_p3 = {{grp_fu_567_p2}, {1'd0}};

assign shl_ln30_2_fu_882_p3 = {{grp_fu_563_p2}, {1'd0}};

assign shl_ln30_3_fu_900_p3 = {{grp_fu_567_p2}, {1'd0}};

assign shl_ln_fu_816_p3 = {{grp_fu_563_p2}, {1'd0}};

assign tmp_s_fu_1513_p4 = {{add_ln114_fu_1507_p2[43:26]}};

assign trunc_ln113_10_fu_1293_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add151_115_out[25:0];

assign trunc_ln113_11_fu_1297_p4 = {{add_ln113_4_fu_1273_p2[50:25]}};

assign trunc_ln113_12_fu_1379_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add131_114_out[24:0];

assign trunc_ln113_14_fu_1403_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_p_out[25:0];

assign trunc_ln113_15_fu_1407_p4 = {{add_ln113_6_fu_1383_p2[50:25]}};

assign trunc_ln113_16_fu_1465_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_472_add8117_out[24:0];

assign trunc_ln113_18_fu_1475_p4 = {{add_ln113_8_fu_1469_p2[63:25]}};

assign trunc_ln113_19_fu_1490_p1 = mul_ln113_fu_670_p2[25:0];

assign trunc_ln113_1_fu_1123_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add30110_out[24:0];

assign trunc_ln113_2_fu_1157_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add27412_out[25:0];

assign trunc_ln113_3_fu_1127_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out[50:26]}};

assign trunc_ln113_4_fu_1191_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add23914_out[24:0];

assign trunc_ln113_5_fu_1161_p4 = {{add_ln113_fu_1137_p2[50:25]}};

assign trunc_ln113_6_fu_1225_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3716_out[25:0];

assign trunc_ln113_7_fu_1195_p4 = {{add_ln113_1_fu_1171_p2[50:26]}};

assign trunc_ln113_8_fu_1259_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_489_add180_116_out[24:0];

assign trunc_ln113_9_fu_1229_p4 = {{add_ln113_2_fu_1205_p2[50:25]}};

assign trunc_ln113_fu_1105_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_514_add3378_out[25:0];

assign trunc_ln113_s_fu_1263_p4 = {{add_ln113_3_fu_1239_p2[50:26]}};

assign zext_ln113_10_fu_1462_p1 = lshr_ln113_8_reg_2104;

assign zext_ln113_1_fu_1499_p1 = add_ln113_9_fu_1494_p2;

assign zext_ln113_2_fu_1119_p1 = lshr_ln2_fu_1109_p4;

assign zext_ln113_3_fu_1153_p1 = lshr_ln113_1_fu_1143_p4;

assign zext_ln113_4_fu_1187_p1 = lshr_ln113_2_fu_1177_p4;

assign zext_ln113_5_fu_1221_p1 = lshr_ln113_3_fu_1211_p4;

assign zext_ln113_6_fu_1255_p1 = lshr_ln113_4_fu_1245_p4;

assign zext_ln113_7_fu_1289_p1 = lshr_ln113_5_fu_1279_p4;

assign zext_ln113_8_fu_1376_p1 = lshr_ln113_6_reg_2063;

assign zext_ln113_9_fu_1399_p1 = lshr_ln113_7_fu_1389_p4;

assign zext_ln114_1_fu_1536_p1 = add_ln114_1_fu_1531_p2;

assign zext_ln114_2_fu_1523_p1 = tmp_s_fu_1513_p4;

assign zext_ln114_3_fu_1527_p1 = tmp_s_fu_1513_p4;

assign zext_ln114_fu_1504_p1 = trunc_ln113_reg_2057;

assign zext_ln115_1_fu_1563_p1 = tmp_reg_2124;

assign zext_ln115_2_fu_1566_p1 = add_ln115_2_reg_2079;

assign zext_ln115_fu_1541_p1 = add_ln114_2_reg_2073;

assign zext_ln116_fu_1576_p1 = add_ln116_reg_2084;

assign zext_ln117_fu_1580_p1 = add_ln117_reg_2089;

assign zext_ln118_fu_1584_p1 = add_ln118_reg_2094;

assign zext_ln119_fu_1588_p1 = add_ln119_reg_2099;

assign zext_ln120_fu_1592_p1 = add_ln120_reg_2114;

assign zext_ln121_fu_1596_p1 = add_ln121_reg_2119;

assign zext_ln122_fu_1600_p1 = add_ln122_reg_2129;

assign zext_ln30_10_fu_877_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_3_out;

assign zext_ln30_11_fu_895_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out;

assign zext_ln30_1_fu_936_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out;

assign zext_ln30_2_fu_824_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_6_out;

assign zext_ln30_2_fu_824_p1 = $unsigned(zext_ln30_2_fu_824_p0);

assign zext_ln30_3_fu_940_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out;

assign zext_ln30_4_fu_872_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_4_out;

assign zext_ln30_5_fu_805_p1 = reg_675;

assign zext_ln30_6_fu_890_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_2_out;

assign zext_ln30_7_fu_944_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_1_out;

assign zext_ln30_8_fu_811_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_7_out;

assign zext_ln30_8_fu_811_p1 = $unsigned(zext_ln30_8_fu_811_p0);

assign zext_ln30_9_fu_829_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_5_out;

assign zext_ln30_9_fu_829_p1 = $unsigned(zext_ln30_9_fu_829_p0);

assign zext_ln30_fu_800_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_arg1_r_8_out;

assign zext_ln30_fu_800_p1 = $unsigned(zext_ln30_fu_800_p0);

always @ (posedge ap_clk) begin
    conv17_reg_1848[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_reg_1855[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_5_reg_1860[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_2_reg_1866[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_9_reg_1872[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_4_reg_1895[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_10_reg_1902[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_6_reg_1907[63:32] <= 32'b00000000000000000000000000000000;
    mul3_reg_1980[0] <= 1'b0;
    mul4_reg_1985[0] <= 1'b0;
    mul5_reg_2000[0] <= 1'b0;
    mul6_reg_2015[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
