dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
instruction_memory.v,verilog,xil_defaultlib,../../../../tp_final_arquitectura.srcs/sources_1/ip/instruction_memory/sim/instruction_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
