Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov  3 22:52:53 2016
| Host         : eecs-digital-22 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -rpx XADCdemo_timing_summary_routed.rpx
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 142 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.541        0.000                      0                  203        0.065        0.000                      0                  203        3.000        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.541        0.000                      0                  203        0.197        0.000                      0                  203        7.192        0.000                       0                   144  
  clkfbout_clk_wiz_0                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.543        0.000                      0                  203        0.197        0.000                      0                  203        7.192        0.000                       0                   144  
  clkfbout_clk_wiz_0_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.541        0.000                      0                  203        0.065        0.000                      0                  203  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.541        0.000                      0                  203        0.065        0.000                      0                  203  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 4.839ns (45.466%)  route 5.804ns (54.534%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.796    10.105    dataIn_reg[4]_i_3_n_6
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.330 r  dataIn[4]_i_1/O
                         net (fo=1, routed)           0.000    10.330    dataIn[4]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.030    14.871    dataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 4.839ns (45.662%)  route 5.758ns (54.338%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.751    10.059    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.284 r  dataIn[1]_i_1/O
                         net (fo=1, routed)           0.000    10.284    dataIn[1]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.069    14.910    dataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 4.839ns (45.679%)  route 5.754ns (54.321%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.747    10.055    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.280 r  dataIn[2]_i_1/O
                         net (fo=1, routed)           0.000    10.280    dataIn[2]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.072    14.913    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 4.839ns (46.019%)  route 5.676ns (53.981%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.668     9.977    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.202 r  dataIn[3]_i_1/O
                         net (fo=1, routed)           0.000    10.202    dataIn[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 4.839ns (46.766%)  route 5.508ns (53.234%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.500     9.809    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.225    10.034 r  dataIn[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    dataIn[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.871ns (36.388%)  route 3.271ns (63.612%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.672 r  count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.672    count_reg[28]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.829 r  count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.829    count_reg[32]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.212    14.692    CLK60MHZ
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.364    15.056    
                         clock uncertainty           -0.132    14.924    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.094    15.018    count_reg[32]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.859ns (36.239%)  route 3.271ns (63.761%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.817 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.817    count_reg[28]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.845ns (36.065%)  route 3.271ns (63.935%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.803 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.803    count_reg[28]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.802ns (35.523%)  route 3.271ns (64.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.760 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.760    count_reg[28]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.779ns (35.229%)  route 3.271ns (64.771%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.737 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.737    count_reg[28]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 10.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    mybuf/Q[2]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.066    -0.520    mybuf/ram0_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.347%)  route 0.170ns (47.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT4 (Prop_lut4_I1_O)        0.046    -0.209 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in[3]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.131    -0.422    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.799%)  route 0.141ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.294    mybuf/Q[0]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075    -0.511    mybuf/ram0_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[2]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.433    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.287%)  route 0.127ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.308    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.064    -0.535    mybuf/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.702%)  route 0.150ns (41.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT5 (Prop_lut5_I3_O)        0.049    -0.205 r  x/displayY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    x/p_0_in__0[9]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.107    -0.445    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mybuf/pointer0_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.292    mybuf/pointer0_reg__0[0]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.042    -0.250 r  mybuf/pointer0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mybuf/p_0_in[1]
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.107    -0.492    mybuf/pointer0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.092%)  route 0.166ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayX_reg[4]/Q
                         net (fo=5, routed)           0.166    -0.236    x/displayX[4]
    SLICE_X2Y145         LUT5 (Prop_lut5_I0_O)        0.048    -0.188 r  x/displayX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x/p_0_in[4]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.133    -0.433    x/displayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.241%)  route 0.150ns (41.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.045    -0.209 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in__0[8]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.460    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.183    -0.252    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.043    -0.209 r  mybuf/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    mybuf/p_0_in[3]
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.131    -0.468    mybuf/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     mybuf/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     mybuf/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y73      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y75      count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y75      count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y80      count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y73      count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y80      count_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      mybuf/dataOut_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y77      mybuf/pointer0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y77      mybuf/pointer0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y85      segment1/XLXI_47/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y85      segment1/XLXI_47/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      mybuf/dataOut_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      mybuf/dataOut_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 4.839ns (45.466%)  route 5.804ns (54.534%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.796    10.105    dataIn_reg[4]_i_3_n_6
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.330 r  dataIn[4]_i_1/O
                         net (fo=1, routed)           0.000    10.330    dataIn[4]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.030    14.873    dataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 4.839ns (45.662%)  route 5.758ns (54.338%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.751    10.059    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.284 r  dataIn[1]_i_1/O
                         net (fo=1, routed)           0.000    10.284    dataIn[1]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.069    14.912    dataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 4.839ns (45.679%)  route 5.754ns (54.321%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.747    10.055    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.280 r  dataIn[2]_i_1/O
                         net (fo=1, routed)           0.000    10.280    dataIn[2]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.072    14.915    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 4.839ns (46.019%)  route 5.676ns (53.981%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.668     9.977    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.202 r  dataIn[3]_i_1/O
                         net (fo=1, routed)           0.000    10.202    dataIn[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.913    dataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 4.839ns (46.766%)  route 5.508ns (53.234%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.500     9.809    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.225    10.034 r  dataIn[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    dataIn[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.130    14.843    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.913    dataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             10.190ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.871ns (36.388%)  route 3.271ns (63.612%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.672 r  count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.672    count_reg[28]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.829 r  count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.829    count_reg[32]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.212    14.692    CLK60MHZ
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.364    15.056    
                         clock uncertainty           -0.130    14.926    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.094    15.020    count_reg[32]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 10.190    

Slack (MET) :             10.201ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.859ns (36.239%)  route 3.271ns (63.761%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.817 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.817    count_reg[28]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.130    14.925    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.019    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.845ns (36.065%)  route 3.271ns (63.935%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.803 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.803    count_reg[28]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.130    14.925    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.019    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.258ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.802ns (35.523%)  route 3.271ns (64.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.760 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.760    count_reg[28]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.130    14.925    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.019    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 10.258    

Slack (MET) :             10.281ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.779ns (35.229%)  route 3.271ns (64.771%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.737 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.737    count_reg[28]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.130    14.925    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.019    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 10.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    mybuf/Q[2]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.066    -0.520    mybuf/ram0_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.347%)  route 0.170ns (47.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT4 (Prop_lut4_I1_O)        0.046    -0.209 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in[3]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.131    -0.422    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.799%)  route 0.141ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.294    mybuf/Q[0]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075    -0.511    mybuf/ram0_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[2]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.433    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.287%)  route 0.127ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.308    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.064    -0.535    mybuf/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.702%)  route 0.150ns (41.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT5 (Prop_lut5_I3_O)        0.049    -0.205 r  x/displayY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    x/p_0_in__0[9]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.107    -0.445    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mybuf/pointer0_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.292    mybuf/pointer0_reg__0[0]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.042    -0.250 r  mybuf/pointer0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mybuf/p_0_in[1]
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.107    -0.492    mybuf/pointer0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.092%)  route 0.166ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayX_reg[4]/Q
                         net (fo=5, routed)           0.166    -0.236    x/displayX[4]
    SLICE_X2Y145         LUT5 (Prop_lut5_I0_O)        0.048    -0.188 r  x/displayX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x/p_0_in[4]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.133    -0.433    x/displayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.241%)  route 0.150ns (41.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.045    -0.209 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in__0[8]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.460    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.183    -0.252    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.043    -0.209 r  mybuf/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    mybuf/p_0_in[3]
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.131    -0.468    mybuf/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     mybuf/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     mybuf/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y73      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y75      count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y75      count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y80      count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y73      count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y80      count_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      mybuf/dataOut_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y77      mybuf/pointer0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y77      mybuf/pointer0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y85      segment1/XLXI_47/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y85      segment1/XLXI_47/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y86      segment1/XLXI_47/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y70      mybuf/dataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y71      mybuf/dataOut_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y70      mybuf/dataOut_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y70      mybuf/dataOut_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      mybuf/pointer0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 4.839ns (45.466%)  route 5.804ns (54.534%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.796    10.105    dataIn_reg[4]_i_3_n_6
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.330 r  dataIn[4]_i_1/O
                         net (fo=1, routed)           0.000    10.330    dataIn[4]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.030    14.871    dataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 4.839ns (45.662%)  route 5.758ns (54.338%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.751    10.059    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.284 r  dataIn[1]_i_1/O
                         net (fo=1, routed)           0.000    10.284    dataIn[1]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.069    14.910    dataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 4.839ns (45.679%)  route 5.754ns (54.321%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.747    10.055    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.280 r  dataIn[2]_i_1/O
                         net (fo=1, routed)           0.000    10.280    dataIn[2]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.072    14.913    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 4.839ns (46.019%)  route 5.676ns (53.981%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.668     9.977    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.202 r  dataIn[3]_i_1/O
                         net (fo=1, routed)           0.000    10.202    dataIn[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 4.839ns (46.766%)  route 5.508ns (53.234%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.500     9.809    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.225    10.034 r  dataIn[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    dataIn[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.871ns (36.388%)  route 3.271ns (63.612%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.672 r  count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.672    count_reg[28]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.829 r  count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.829    count_reg[32]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.212    14.692    CLK60MHZ
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.364    15.056    
                         clock uncertainty           -0.132    14.924    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.094    15.018    count_reg[32]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.859ns (36.239%)  route 3.271ns (63.761%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.817 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.817    count_reg[28]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.845ns (36.065%)  route 3.271ns (63.935%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.803 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.803    count_reg[28]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.802ns (35.523%)  route 3.271ns (64.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.760 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.760    count_reg[28]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.779ns (35.229%)  route 3.271ns (64.771%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.737 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.737    count_reg[28]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 10.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    mybuf/Q[2]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.066    -0.388    mybuf/ram0_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.347%)  route 0.170ns (47.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT4 (Prop_lut4_I1_O)        0.046    -0.209 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in[3]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.131    -0.290    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.799%)  route 0.141ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.294    mybuf/Q[0]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075    -0.379    mybuf/ram0_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[2]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.301    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.287%)  route 0.127ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.308    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.064    -0.403    mybuf/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.702%)  route 0.150ns (41.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT5 (Prop_lut5_I3_O)        0.049    -0.205 r  x/displayY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    x/p_0_in__0[9]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.107    -0.313    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mybuf/pointer0_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.292    mybuf/pointer0_reg__0[0]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.042    -0.250 r  mybuf/pointer0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mybuf/p_0_in[1]
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.107    -0.360    mybuf/pointer0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.092%)  route 0.166ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayX_reg[4]/Q
                         net (fo=5, routed)           0.166    -0.236    x/displayX[4]
    SLICE_X2Y145         LUT5 (Prop_lut5_I0_O)        0.048    -0.188 r  x/displayX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x/p_0_in[4]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.133    -0.301    x/displayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.241%)  route 0.150ns (41.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.045    -0.209 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in__0[8]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.328    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.183    -0.252    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.043    -0.209 r  mybuf/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    mybuf/p_0_in[3]
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.131    -0.336    mybuf/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 4.839ns (45.466%)  route 5.804ns (54.534%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.796    10.105    dataIn_reg[4]_i_3_n_6
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.330 r  dataIn[4]_i_1/O
                         net (fo=1, routed)           0.000    10.330    dataIn[4]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X9Y78          FDRE                                         r  dataIn_reg[4]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.030    14.871    dataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 4.839ns (45.662%)  route 5.758ns (54.338%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.751    10.059    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.284 r  dataIn[1]_i_1/O
                         net (fo=1, routed)           0.000    10.284    dataIn[1]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[1]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.069    14.910    dataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 4.839ns (45.679%)  route 5.754ns (54.321%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.747    10.055    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.280 r  dataIn[2]_i_1/O
                         net (fo=1, routed)           0.000    10.280    dataIn[2]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.072    14.913    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 4.839ns (46.019%)  route 5.676ns (53.981%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.668     9.977    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.225    10.202 r  dataIn[3]_i_1/O
                         net (fo=1, routed)           0.000    10.202    dataIn[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[3]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            dataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 4.839ns (46.766%)  route 5.508ns (53.234%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 14.625 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.303    -0.313    CLK60MHZ
    SLICE_X2Y75          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.393     0.080 r  count_reg[8]/Q
                         net (fo=27, routed)          1.058     1.137    count_reg[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.111     1.248 r  dataIn[4]_i_305/O
                         net (fo=2, routed)           0.449     1.698    dataIn[4]_i_305_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.245     1.943 r  dataIn[4]_i_309/O
                         net (fo=1, routed)           0.000     1.943    dataIn[4]_i_309_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.338 r  dataIn_reg[4]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.338    dataIn_reg[4]_i_265_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.568 r  dataIn_reg[4]_i_233/O[1]
                         net (fo=2, routed)           0.823     3.391    dataIn_reg[4]_i_233_n_6
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.231     3.622 r  dataIn[4]_i_220/O
                         net (fo=2, routed)           0.507     4.129    dataIn[4]_i_220_n_0
    SLICE_X4Y73          LUT4 (Prop_lut4_I3_O)        0.240     4.369 r  dataIn[4]_i_224/O
                         net (fo=1, routed)           0.000     4.369    dataIn[4]_i_224_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.668 r  dataIn_reg[4]_i_182/CO[3]
                         net (fo=1, routed)           0.000     4.668    dataIn_reg[4]_i_182_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.757 r  dataIn_reg[4]_i_125/CO[3]
                         net (fo=1, routed)           0.007     4.764    dataIn_reg[4]_i_125_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.853 r  dataIn_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.853    dataIn_reg[4]_i_88_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.942 r  dataIn_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.942    dataIn_reg[4]_i_48_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.172 r  dataIn_reg[4]_i_33/O[1]
                         net (fo=2, routed)           0.616     5.788    dataIn_reg[4]_i_33_n_6
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.241     6.029 r  dataIn[4]_i_18/O
                         net (fo=2, routed)           0.465     6.495    dataIn[4]_i_18_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.239     6.734 r  dataIn[4]_i_22/O
                         net (fo=1, routed)           0.000     6.734    dataIn[4]_i_22_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.166 r  dataIn_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.597     7.763    dataIn_reg[4]_i_11_n_5
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.230     7.993 r  dataIn[4]_i_15/O
                         net (fo=1, routed)           0.000     7.993    dataIn[4]_i_15_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.425 r  dataIn_reg[4]_i_10/O[2]
                         net (fo=1, routed)           0.484     8.909    dataIn_reg[4]_i_10_n_5
    SLICE_X5Y79          LUT2 (Prop_lut2_I1_O)        0.230     9.139 r  dataIn[4]_i_8/O
                         net (fo=1, routed)           0.000     9.139    dataIn[4]_i_8_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     9.308 r  dataIn_reg[4]_i_3/O[1]
                         net (fo=5, routed)           0.500     9.809    dataIn_reg[4]_i_3_n_6
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.225    10.034 r  dataIn[0]_i_1/O
                         net (fo=1, routed)           0.000    10.034    dataIn[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.145    14.625    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
                         clock pessimism              0.348    14.973    
                         clock uncertainty           -0.132    14.841    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.070    14.911    dataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.871ns (36.388%)  route 3.271ns (63.612%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.672 r  count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.672    count_reg[28]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.829 r  count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.829    count_reg[32]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.212    14.692    CLK60MHZ
    SLICE_X2Y81          FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.364    15.056    
                         clock uncertainty           -0.132    14.924    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.094    15.018    count_reg[32]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.859ns (36.239%)  route 3.271ns (63.761%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.817 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.817    count_reg[28]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.845ns (36.065%)  route 3.271ns (63.935%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.803 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.803    count_reg[28]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.802ns (35.523%)  route 3.271ns (64.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.760 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.760    count_reg[28]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.779ns (35.229%)  route 3.271ns (64.771%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 14.691 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.304    -0.312    CLK60MHZ
    SLICE_X2Y76          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.393     0.081 r  count_reg[14]/Q
                         net (fo=22, routed)          1.287     1.367    count_reg[14]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.097     1.464 r  dig0[3]_i_15/O
                         net (fo=1, routed)           0.495     1.959    dig0[3]_i_15_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.056 r  dig0[3]_i_10/O
                         net (fo=1, routed)           0.188     2.244    dig0[3]_i_10_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.097     2.341 r  dig0[3]_i_4/O
                         net (fo=1, routed)           0.210     2.551    dig0[3]_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.097     2.648 f  dig0[3]_i_1/O
                         net (fo=25, routed)          1.084     3.732    load
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     3.829 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     3.829    count[4]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.113 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.120    count_reg[4]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.212 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.212    count_reg[8]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.304 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    count_reg[12]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.396 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    count_reg[16]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.488 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.488    count_reg[20]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.580 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.580    count_reg[24]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.737 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.737    count_reg[28]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         1.211    14.691    CLK60MHZ
    SLICE_X2Y80          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.364    15.055    
                         clock uncertainty           -0.132    14.923    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.094    15.017    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 10.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    mybuf/Q[2]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.066    -0.388    mybuf/ram0_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.347%)  route 0.170ns (47.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT4 (Prop_lut4_I1_O)        0.046    -0.209 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in[3]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.131    -0.290    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.799%)  route 0.141ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    CLK60MHZ
    SLICE_X8Y78          FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.294    mybuf/Q[0]
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.834    -0.839    mybuf/clk_out1
    SLICE_X9Y78          FDRE                                         r  mybuf/ram0_din_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.075    -0.379    mybuf/ram0_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X3Y145         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x/displayX_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.255    x/displayX[0]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[2]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.301    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/ram0_addra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.287%)  route 0.127ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.308    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/ram0_addra_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.064    -0.403    mybuf/ram0_addra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.702%)  route 0.150ns (41.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT5 (Prop_lut5_I3_O)        0.049    -0.205 r  x/displayY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    x/p_0_in__0[9]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.107    -0.313    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  mybuf/pointer0_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.292    mybuf/pointer0_reg__0[0]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.042    -0.250 r  mybuf/pointer0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    mybuf/p_0_in[1]
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X9Y77          FDRE                                         r  mybuf/pointer0_reg[1]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.107    -0.360    mybuf/pointer0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.092%)  route 0.166ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.598    -0.566    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayX_reg[4]/Q
                         net (fo=5, routed)           0.166    -0.236    x/displayX[4]
    SLICE_X2Y145         LUT5 (Prop_lut5_I0_O)        0.048    -0.188 r  x/displayX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x/p_0_in[4]
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    x/clk_out1
    SLICE_X2Y145         FDRE                                         r  x/displayX_reg[4]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.133    -0.301    x/displayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 x/displayY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.241%)  route 0.150ns (41.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    x/clk_out1
    SLICE_X6Y141         FDRE                                         r  x/displayY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  x/displayY_reg[6]/Q
                         net (fo=7, routed)           0.150    -0.254    x/displayY[6]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.045    -0.209 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    x/p_0_in__0[8]
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.806    x/clk_out1
    SLICE_X5Y141         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.328    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mybuf/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mybuf/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.565    -0.599    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  mybuf/pointer0_reg[2]/Q
                         net (fo=5, routed)           0.183    -0.252    mybuf/pointer0_reg__0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.043    -0.209 r  mybuf/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    mybuf/p_0_in[3]
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=142, routed)         0.833    -0.840    mybuf/clk_out1
    SLICE_X8Y77          FDRE                                         r  mybuf/pointer0_reg[3]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.131    -0.336    mybuf/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.127    





