{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544413471513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544413471560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 04:44:31 2018 " "Processing started: Mon Dec 10 04:44:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544413471560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544413471560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off metro -c metro " "Command: quartus_map --read_settings_files=on --write_settings_files=off metro -c metro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544413471560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544413473198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/on_som.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /on_som.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 on_som " "Found entity 1: on_som" {  } { { "/on_som.bdf" "" { Schematic "/on_som.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413473946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544413473946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/s_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /s_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_fix-taula_veritat " "Found design unit 1: s_fix-taula_veritat" {  } { { "/s_fix.vhd" "" { Text "/s_fix.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475007 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_fix " "Found entity 1: s_fix" {  } { { "/s_fix.vhd" "" { Text "/s_fix.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544413475007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/s_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /s_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_int-mixta " "Found design unit 1: s_int-mixta" {  } { { "/s_int.vhd" "" { Text "/s_int.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475054 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_int " "Found entity 1: s_int" {  } { { "/s_int.vhd" "" { Text "/s_int.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544413475054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-functional " "Found design unit 1: divf-functional" {  } { { "/divf.vhd" "" { Text "/divf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475132 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "/divf.vhd" "" { Text "/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544413475132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/metro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /metro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 metro " "Found entity 1: metro" {  } { { "/metro.bdf" "" { Schematic "/metro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544413475163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544413475163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "metro " "Elaborating entity \"metro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544413475740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_int s_int:s_int " "Elaborating entity \"s_int\" for hierarchy \"s_int:s_int\"" {  } { { "/metro.bdf" "s_int" { Schematic "/metro.bdf" { { 312 304 456 392 "s_int" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413475865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 s_int:s_int\|74138:descod " "Elaborating entity \"74138\" for hierarchy \"s_int:s_int\|74138:descod\"" {  } { { "/s_int.vhd" "descod" { Text "/s_int.vhd" 22 -1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413475990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_int:s_int\|74138:descod " "Elaborated megafunction instantiation \"s_int:s_int\|74138:descod\"" {  } { { "/s_int.vhd" "" { Text "/s_int.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544413476006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:divf " "Elaborating entity \"divf\" for hierarchy \"divf:divf\"" {  } { { "/metro.bdf" "divf" { Schematic "/metro.bdf" { { 504 224 368 584 "divf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413476006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "on_som on_som:on_som " "Elaborating entity \"on_som\" for hierarchy \"on_som:on_som\"" {  } { { "/metro.bdf" "on_som" { Schematic "/metro.bdf" { { 56 304 424 152 "on_som" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413476037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count on_som:on_som\|4count:gen-q " "Elaborating entity \"4count\" for hierarchy \"on_som:on_som\|4count:gen-q\"" {  } { { "/on_som.bdf" "gen-q" { Schematic "/on_som.bdf" { { 264 288 408 456 "gen-q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413476318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "on_som:on_som\|4count:gen-q " "Elaborated megafunction instantiation \"on_som:on_som\|4count:gen-q\"" {  } { { "/on_som.bdf" "" { Schematic "/on_som.bdf" { { 264 288 408 456 "gen-q" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544413476380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_fix s_fix:s_fix " "Elaborating entity \"s_fix\" for hierarchy \"s_fix:s_fix\"" {  } { { "/metro.bdf" "s_fix" { Schematic "/metro.bdf" { { 200 304 456 280 "s_fix" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544413476380 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "on_som:on_som\|4count:gen-q\|46 on_som:on_som\|4count:gen-q\|46~_emulated on_som:on_som\|4count:gen-q\|46~1 " "Register \"on_som:on_som\|4count:gen-q\|46\" is converted into an equivalent circuit using register \"on_som:on_som\|4count:gen-q\|46~_emulated\" and latch \"on_som:on_som\|4count:gen-q\|46~1\"" {  } { { "4count.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544413479874 "|metro|on_som:on_som|4count:gen-q|46"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "on_som:on_som\|4count:gen-q\|45 on_som:on_som\|4count:gen-q\|45~_emulated on_som:on_som\|4count:gen-q\|46~1 " "Register \"on_som:on_som\|4count:gen-q\|45\" is converted into an equivalent circuit using register \"on_som:on_som\|4count:gen-q\|45~_emulated\" and latch \"on_som:on_som\|4count:gen-q\|46~1\"" {  } { { "4count.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1544413479874 "|metro|on_som:on_som|4count:gen-q|45"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1544413479874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544413480264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544413482495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544413482495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544413483743 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544413483743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544413483743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544413483743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544413483977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 04:44:43 2018 " "Processing ended: Mon Dec 10 04:44:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544413483977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544413483977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544413483977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544413483977 ""}
