/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : wf_rro_top.h
//[Revision time]   : Wed Jan  4 12:39:51 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_RRO_TOP_REGS_H__
#define __WF_RRO_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_RRO_TOP_BASE                                        0x820C2000

#define WF_RRO_TOP_GLOBAL_CONFG_ADDR                           (WF_RRO_TOP_BASE + 0x0) 
#define WF_RRO_TOP_RST_ADDR                                    (WF_RRO_TOP_BASE + 0x4) 
#define WF_RRO_TOP_BA_BITMAP_BASE_0_ADDR                       (WF_RRO_TOP_BASE + 0x8) 
#define WF_RRO_TOP_BA_BITMAP_BASE_1_ADDR                       (WF_RRO_TOP_BASE + 0xC) 
#define WF_RRO_TOP_BA_CTRL_ADDR                                (WF_RRO_TOP_BASE + 0x10) 
#define WF_RRO_TOP_BA_STA_CFG_ADDR                             (WF_RRO_TOP_BASE + 0x14) 
#define WF_RRO_TOP_UPDATE_WIN_ADDR                             (WF_RRO_TOP_BASE + 0x18) 
#define WF_RRO_TOP_RRO_PROC_RING_0_ADDR                        (WF_RRO_TOP_BASE + 0x20) 
#define WF_RRO_TOP_RRO_PROC_RING_1_ADDR                        (WF_RRO_TOP_BASE + 0x24) 
#define WF_RRO_TOP_RRO_PROC_RING_2_ADDR                        (WF_RRO_TOP_BASE + 0x28) 
#define WF_RRO_TOP_RRO_PORT_SEL_ADDR                           (WF_RRO_TOP_BASE + 0x2C) 
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR                      (WF_RRO_TOP_BASE + 0x30) 
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR                      (WF_RRO_TOP_BASE + 0x34) 
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_ADDR               (WF_RRO_TOP_BASE + 0x38) 
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR               (WF_RRO_TOP_BASE + 0x3C) 
#define WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR                        (WF_RRO_TOP_BASE + 0x40) 
#define WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR                        (WF_RRO_TOP_BASE + 0x44) 
#define WF_RRO_TOP_IND_CMD_0_CTRL2_ADDR                        (WF_RRO_TOP_BASE + 0x48) 
#define WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR                        (WF_RRO_TOP_BASE + 0x4c) 
#define WF_RRO_TOP_ACK_SN_CTRL_ADDR                            (WF_RRO_TOP_BASE + 0x50) 
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR                        (WF_RRO_TOP_BASE + 0x54) 
#define WF_RRO_TOP_PARTICULAR_SESSION_ADDR                     (WF_RRO_TOP_BASE + 0x58) 
#define WF_RRO_TOP_PARTICULAR_CFG_0_ADDR                       (WF_RRO_TOP_BASE + 0x5C) 
#define WF_RRO_TOP_PARTICULAR_CFG_1_ADDR                       (WF_RRO_TOP_BASE + 0x60) 
#define WF_RRO_TOP_TIMEOUT_CONF_0_ADDR                         (WF_RRO_TOP_BASE + 0x64) 
#define WF_RRO_TOP_TIMEOUT_CONF_1_ADDR                         (WF_RRO_TOP_BASE + 0x68) 
#define WF_RRO_TOP_TIMEOUT_CTRL_ADDR                           (WF_RRO_TOP_BASE + 0x6C) 
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT0_ADDR \
	(WF_RRO_TOP_BASE + 0x70)
#define WF_RRO_TOP_BA_BITMAP_BASE_EXT1_ADDR \
	(WF_RRO_TOP_BASE + 0x74)
#define WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR                        (WF_RRO_TOP_BASE + 0x80) 
#define WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR                        (WF_RRO_TOP_BASE + 0x88) 
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR                     (WF_RRO_TOP_BASE + 0x90) 
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_ADDR                     (WF_RRO_TOP_BASE + 0x94) 
#define WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR                        (WF_RRO_TOP_BASE + 0xA0) 
#define WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR                        (WF_RRO_TOP_BASE + 0xA8) 
#define WF_RRO_TOP_APB_SLV0_STS_ADDR                           (WF_RRO_TOP_BASE + 0xB0) 
#define WF_RRO_TOP_APB_SLV1_STS_ADDR                           (WF_RRO_TOP_BASE + 0xB4) 
#define WF_RRO_TOP_AXI_MST_CFG_ADDR                            (WF_RRO_TOP_BASE + 0xB8) 
#define WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR                        (WF_RRO_TOP_BASE + 0xBC) 
#define WF_RRO_TOP_AXI_DEHANG_DBG_ADDR                         (WF_RRO_TOP_BASE + 0xC0) 
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR                       (WF_RRO_TOP_BASE + 0xC4) 
#define WF_RRO_TOP_R2A_DBG_ADDR                                (WF_RRO_TOP_BASE + 0xC8) 
#define WF_RRO_TOP_MEM_MST_CFG_ADDR                            (WF_RRO_TOP_BASE + 0xD0) 
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_ADDR                      (WF_RRO_TOP_BASE + 0xD8) 
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_ADDR                      (WF_RRO_TOP_BASE + 0xDC) 
#define WF_RRO_TOP_DBG_RD_CTRL_ADDR                            (WF_RRO_TOP_BASE + 0xE0) 
#define WF_RRO_TOP_DBG_RDAT_DW0_ADDR                           (WF_RRO_TOP_BASE + 0xF0) 
#define WF_RRO_TOP_DBG_RDAT_DW1_ADDR                           (WF_RRO_TOP_BASE + 0xF4) 
#define WF_RRO_TOP_DBG_RDAT_DW2_ADDR                           (WF_RRO_TOP_BASE + 0xF8) 
#define WF_RRO_TOP_DBG_RDAT_DW3_ADDR                           (WF_RRO_TOP_BASE + 0xFC) 
#define WF_RRO_TOP_DUMMY_CR0_ADDR                              (WF_RRO_TOP_BASE + 0x120) 
#define WF_RRO_TOP_DBG_FLAG_CTRL_ADDR                          (WF_RRO_TOP_BASE + 0x124) 
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_ADDR                        (WF_RRO_TOP_BASE + 0x128) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_ADDR                  (WF_RRO_TOP_BASE + 0x140) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_ADDR                  (WF_RRO_TOP_BASE + 0x144) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_ADDR                  (WF_RRO_TOP_BASE + 0x148) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_ADDR                  (WF_RRO_TOP_BASE + 0x14C) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_ADDR                  (WF_RRO_TOP_BASE + 0x150) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_ADDR                (WF_RRO_TOP_BASE + 0x160) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_ADDR                (WF_RRO_TOP_BASE + 0x164) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_ADDR                (WF_RRO_TOP_BASE + 0x168) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_ADDR                (WF_RRO_TOP_BASE + 0x16C) 
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_ADDR                (WF_RRO_TOP_BASE + 0x170) 
#define WF_RRO_TOP_STATISTIC_0_ADDR                            (WF_RRO_TOP_BASE + 0x180) 
#define WF_RRO_TOP_STATISTIC_1_ADDR                            (WF_RRO_TOP_BASE + 0x184) 
#define WF_RRO_TOP_STATISTIC_2_ADDR                            (WF_RRO_TOP_BASE + 0x188) 
#define WF_RRO_TOP_STATISTIC_3_ADDR                            (WF_RRO_TOP_BASE + 0x18C) 
#define WF_RRO_TOP_STATISTIC_4_ADDR                            (WF_RRO_TOP_BASE + 0x190) 
#define WF_RRO_TOP_STATISTIC_5_ADDR                            (WF_RRO_TOP_BASE + 0x194) 
#define WF_RRO_TOP_STATISTIC_6_ADDR                            (WF_RRO_TOP_BASE + 0x198) 
#define WF_RRO_TOP_STATISTIC_7_ADDR                            (WF_RRO_TOP_BASE + 0x19C) 
#define WF_RRO_TOP_STATISTIC_8_ADDR                            (WF_RRO_TOP_BASE + 0x1A0) 
#define WF_RRO_TOP_STATISTIC_9_ADDR                            (WF_RRO_TOP_BASE + 0x1A4) 
#define WF_RRO_TOP_STATISTIC_10_ADDR                           (WF_RRO_TOP_BASE + 0x1A8) 
#define WF_RRO_TOP_STATISTIC_11_ADDR                           (WF_RRO_TOP_BASE + 0x1AC) 
#define WF_RRO_TOP_STATISTIC_12_ADDR                           (WF_RRO_TOP_BASE + 0x1B0) 
#define WF_RRO_TOP_STATISTIC_13_ADDR                           (WF_RRO_TOP_BASE + 0x1B4) 
#define WF_RRO_TOP_MIB_CTRL_0_ADDR                             (WF_RRO_TOP_BASE + 0x1C0) 
#define WF_RRO_TOP_MIB_CTRL_1_ADDR                             (WF_RRO_TOP_BASE + 0x1C4) 
#define WF_RRO_TOP_MIB_CNT_0_ADDR                              (WF_RRO_TOP_BASE + 0x1C8) 
#define WF_RRO_TOP_MIB_CNT_1_ADDR                              (WF_RRO_TOP_BASE + 0x1CC) 
#define WF_RRO_TOP_MIB_CNT_2_ADDR                              (WF_RRO_TOP_BASE + 0x1D0) 
#define WF_RRO_TOP_MIB_CNT_3_ADDR                              (WF_RRO_TOP_BASE + 0x1D4) 
#define WF_RRO_TOP_MIB_CNT_4_ADDR                              (WF_RRO_TOP_BASE + 0x1D8) 
#define WF_RRO_TOP_MIB_CNT_5_ADDR                              (WF_RRO_TOP_BASE + 0x1DC) 
#define WF_RRO_TOP_MIB_CNT_6_ADDR                              (WF_RRO_TOP_BASE + 0x1E0) 
#define WF_RRO_TOP_MIB_CNT_7_ADDR                              (WF_RRO_TOP_BASE + 0x1E4) 
#define WF_RRO_TOP_MIB_CNT_8_ADDR                              (WF_RRO_TOP_BASE + 0x1E8) 
#define WF_RRO_TOP_MIB_CNT_9_ADDR                              (WF_RRO_TOP_BASE + 0x1EC) 
#define WF_RRO_TOP_MIB_CNT_10_ADDR                             (WF_RRO_TOP_BASE + 0x1F0) 
#define WF_RRO_TOP_HOST_INT_STS_ADDR                           (WF_RRO_TOP_BASE + 0x200) 
#define WF_RRO_TOP_HOST_INT_ENA_ADDR                           (WF_RRO_TOP_BASE + 0x204) 
#define WF_RRO_TOP_MCU_INT_STS_ADDR                            (WF_RRO_TOP_BASE + 0x210) 
#define WF_RRO_TOP_MCU_INT_ENA_ADDR                            (WF_RRO_TOP_BASE + 0x214) 
#define WF_RRO_TOP_RRO_BUSY_STATUS_ADDR                        (WF_RRO_TOP_BASE + 0x220) 
#define WF_RRO_TOP_RRO_BUSY_ENA_ADDR                           (WF_RRO_TOP_BASE + 0x224) 
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_ADDR                   (WF_RRO_TOP_BASE + 0x2E0) 
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR                   (WF_RRO_TOP_BASE + 0x2F0) 
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_ADDR                       (WF_RRO_TOP_BASE + 0x600) 
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR                    (WF_RRO_TOP_BASE + 0x604) 
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ADDR                   (WF_RRO_TOP_BASE + 0x608) 
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ADDR                   (WF_RRO_TOP_BASE + 0x60C) 
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_2_ADDR                   (WF_RRO_TOP_BASE + 0x610) 
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_ADDR                     (WF_RRO_TOP_BASE + 0x614) 
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_ADDR                     (WF_RRO_TOP_BASE + 0x618) 
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_2_ADDR                     (WF_RRO_TOP_BASE + 0x61C) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_0_ADDR                     (WF_RRO_TOP_BASE + 0x620) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_1_ADDR                     (WF_RRO_TOP_BASE + 0x624) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_2_ADDR                     (WF_RRO_TOP_BASE + 0x628) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_3_ADDR                     (WF_RRO_TOP_BASE + 0x62C) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_4_ADDR                     (WF_RRO_TOP_BASE + 0x630) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_5_ADDR                     (WF_RRO_TOP_BASE + 0x634) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_6_ADDR                     (WF_RRO_TOP_BASE + 0x638) 
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_7_ADDR                     (WF_RRO_TOP_BASE + 0x63C) 
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR                  (WF_RRO_TOP_BASE + 0x640) 
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR                  (WF_RRO_TOP_BASE + 0x644) 
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR                  (WF_RRO_TOP_BASE + 0x648) 
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR                  (WF_RRO_TOP_BASE + 0x64C) 
#define WF_RRO_TOP_RX_RING_AP_0_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x650) 
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x654) 
#define WF_RRO_TOP_RX_RING_AP_0_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x658) 
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x65C) 
#define WF_RRO_TOP_RX_RING_AP_1_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x660) 
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x664) 
#define WF_RRO_TOP_RX_RING_AP_1_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x668) 
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x66C) 
#define WF_RRO_TOP_RX_RING_AP_2_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x670) 
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x674) 
#define WF_RRO_TOP_RX_RING_AP_2_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x678) 
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x67C) 
#define WF_RRO_TOP_RX_RING_AP_3_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x680) 
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x684) 
#define WF_RRO_TOP_RX_RING_AP_3_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x688) 
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x68C) 
#define WF_RRO_TOP_RX_RING_MD_0_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x690) 
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x694) 
#define WF_RRO_TOP_RX_RING_MD_0_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x698) 
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x69C) 
#define WF_RRO_TOP_RX_RING_MD_1_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x6A0) 
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x6A4) 
#define WF_RRO_TOP_RX_RING_MD_1_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x6A8) 
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x6AC) 
#define WF_RRO_TOP_RX_RING_MD_2_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x6B0) 
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x6B4) 
#define WF_RRO_TOP_RX_RING_MD_2_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x6B8) 
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x6BC) 
#define WF_RRO_TOP_RX_RING_MD_3_CTRL0_ADDR                     (WF_RRO_TOP_BASE + 0x6C0) 
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_ADDR                     (WF_RRO_TOP_BASE + 0x6C4) 
#define WF_RRO_TOP_RX_RING_MD_3_CTRL2_ADDR                     (WF_RRO_TOP_BASE + 0x6C8) 
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_ADDR                     (WF_RRO_TOP_BASE + 0x6CC) 
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_0_ADDR                   (WF_RRO_TOP_BASE + 0x6D0) 
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_1_ADDR                   (WF_RRO_TOP_BASE + 0x6D4) 
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_2_ADDR                   (WF_RRO_TOP_BASE + 0x6D8) 
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_3_ADDR                   (WF_RRO_TOP_BASE + 0x6DC) 
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_0_ADDR                   (WF_RRO_TOP_BASE + 0x6E0) 
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_1_ADDR                   (WF_RRO_TOP_BASE + 0x6E4) 
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_2_ADDR                   (WF_RRO_TOP_BASE + 0x6E8) 
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_3_ADDR                   (WF_RRO_TOP_BASE + 0x6EC) 
#define WF_RRO_TOP_RX_RING_AP_CIDX_ADDR_ADDR                   (WF_RRO_TOP_BASE + 0x6F0) 
#define WF_RRO_TOP_RX_RING_AP_DIDX_ADDR_ADDR                   (WF_RRO_TOP_BASE + 0x6F4) 
#define WF_RRO_TOP_RX_RING_MD_CIDX_ADDR_ADDR                   (WF_RRO_TOP_BASE + 0x6F8) 
#define WF_RRO_TOP_RX_RING_MD_DIDX_ADDR_ADDR                   (WF_RRO_TOP_BASE + 0x6FC) 
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x700) 
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x704) 
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x708) 
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x70C) 
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x710) 
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x714) 
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x718) 
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_ADDR               (WF_RRO_TOP_BASE + 0x71C) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_ADDR                     (WF_RRO_TOP_BASE + 0x740) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_ADDR                     (WF_RRO_TOP_BASE + 0x744) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_ADDR                     (WF_RRO_TOP_BASE + 0x748) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_ADDR                     (WF_RRO_TOP_BASE + 0x74C) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_ADDR                     (WF_RRO_TOP_BASE + 0x750) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_ADDR                     (WF_RRO_TOP_BASE + 0x754) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_ADDR                     (WF_RRO_TOP_BASE + 0x758) 
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_ADDR                     (WF_RRO_TOP_BASE + 0x75C) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_ADDR                     (WF_RRO_TOP_BASE + 0x760) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_ADDR                     (WF_RRO_TOP_BASE + 0x764) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_ADDR                     (WF_RRO_TOP_BASE + 0x768) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_ADDR                     (WF_RRO_TOP_BASE + 0x76C) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_ADDR                     (WF_RRO_TOP_BASE + 0x770) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_ADDR                     (WF_RRO_TOP_BASE + 0x774) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_ADDR                     (WF_RRO_TOP_BASE + 0x778) 
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_ADDR                     (WF_RRO_TOP_BASE + 0x77C) 
#define WF_RRO_TOP_PG_CACHE_INFO_0_ADDR                        (WF_RRO_TOP_BASE + 0x780) 
#define WF_RRO_TOP_PG_CACHE_INFO_1_ADDR                        (WF_RRO_TOP_BASE + 0x784) 
#define WF_RRO_TOP_PG_CACHE_INFO_2_ADDR                        (WF_RRO_TOP_BASE + 0x788) 
#define WF_RRO_TOP_PG_CACHE_INFO_3_ADDR                        (WF_RRO_TOP_BASE + 0x78C) 
#define WF_RRO_TOP_PG_CACHE_INFO_4_ADDR                        (WF_RRO_TOP_BASE + 0x790) 
#define WF_RRO_TOP_PG_CACHE_INFO_5_ADDR                        (WF_RRO_TOP_BASE + 0x794) 
#define WF_RRO_TOP_PG_CACHE_INFO_6_ADDR                        (WF_RRO_TOP_BASE + 0x798) 
#define WF_RRO_TOP_PG_CACHE_INFO_7_ADDR                        (WF_RRO_TOP_BASE + 0x79C) 
#define WF_RRO_TOP_PG_CACHE_INFO_8_ADDR                        (WF_RRO_TOP_BASE + 0x7A0) 
#define WF_RRO_TOP_PG_CACHE_INFO_9_ADDR                        (WF_RRO_TOP_BASE + 0x7A4) 
#define WF_RRO_TOP_PG_CACHE_INFO_10_ADDR                       (WF_RRO_TOP_BASE + 0x7A8) 
#define WF_RRO_TOP_PG_CACHE_INFO_11_ADDR                       (WF_RRO_TOP_BASE + 0x7AC) 
#define WF_RRO_TOP_PG_CACHE_INFO_12_ADDR                       (WF_RRO_TOP_BASE + 0x7B0) 
#define WF_RRO_TOP_PG_CACHE_INFO_13_ADDR                       (WF_RRO_TOP_BASE + 0x7B4) 
#define WF_RRO_TOP_PG_CACHE_INFO_14_ADDR                       (WF_RRO_TOP_BASE + 0x7B8) 
#define WF_RRO_TOP_PG_CACHE_INFO_15_ADDR                       (WF_RRO_TOP_BASE + 0x7BC) 
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_ADDR                  (WF_RRO_TOP_BASE + 0x7C0) 
#define WF_RRO_TOP_PG_CACHE_HIT_CNT_ADDR                       (WF_RRO_TOP_BASE + 0x7C4) 
#define WF_RRO_TOP_PG_CACHE_MISS_CNT_ADDR                      (WF_RRO_TOP_BASE + 0x7C8) 
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_ADDR                     (WF_RRO_TOP_BASE + 0x7CC) 
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR                 (WF_RRO_TOP_BASE + 0xA00) 
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR                (WF_RRO_TOP_BASE + 0xA04) 
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR               (WF_RRO_TOP_BASE + 0xA08) 
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR               (WF_RRO_TOP_BASE + 0xA0C) 
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR                  (WF_RRO_TOP_BASE + 0xA10) 
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR               (WF_RRO_TOP_BASE + 0xA14) 
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR              (WF_RRO_TOP_BASE + 0xA18) 





#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_DONE_ADDR   WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_DONE_MASK   0x01000000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_DONE_SHFT   24
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_DONE_ADDR     WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_DONE_MASK     0x00800000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_DONE_SHFT     23
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_ADDR        WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_MASK        0x00400000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_LIST_INIT_SHFT        22
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_ADDR          WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_MASK          0x00200000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_PG_LIST_INIT_SHFT          21
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_3_1_ADDR                   WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_3_1_MASK                   0x00100000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_3_1_SHFT                   20
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_INT_CG_EN_ADDR             WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_INT_CG_EN_MASK             0x00080000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_INT_CG_EN_SHFT             19
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_SDP_SEL_ADDR          WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_SDP_SEL_MASK          0x00040000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_ELEM_SDP_SEL_SHFT          18
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_ADDR               WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_MASK               0x00020000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_VERSION_SHFT               17
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_ADDR             WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_MASK             0x00010000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_FUNC_MODE_SHFT             16
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_ADDR             WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_MASK             0x00004000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_BYP_IOBUF_SHFT             14
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_ADDR          WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_MASK          0x00002000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_MULTI_DOMAIN_SHFT          13
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_MASK              0x00001000                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SEID_RMP_SHFT              12
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_MASK              0x00000400                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_IRQ_MODE_SHFT              10
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_ADDR      WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_MASK      0x00000300                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_RX_PRIORITY_MODE_SHFT      8
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_ADDR       WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_MASK       0x00000020                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_DONE_SHFT       5
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_ADDR       WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_MASK       0x00000010                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_DONE_SHFT       4
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_ADDR            WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_MASK            0x00000008                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_SETBL_INIT_SHFT            3
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_ADDR            WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_MASK            0x00000004                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_CACHE_INIT_SHFT            2
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_ADDR              WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_MASK              0x00000002                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DATA_BYP_SHFT              1
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_ADDR               WF_RRO_TOP_GLOBAL_CONFG_ADDR
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_MASK               0x00000001                
#define WF_RRO_TOP_GLOBAL_CONFG_RRO_DISABLE_SHFT               0


#define WF_RRO_TOP_RST_SW_RST_ADDR                             WF_RRO_TOP_RST_ADDR
#define WF_RRO_TOP_RST_SW_RST_MASK                             0x00000001                
#define WF_RRO_TOP_RST_SW_RST_SHFT                             0


#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_ADDR              WF_RRO_TOP_BA_BITMAP_BASE_0_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_BA_BITMAP_BASE_0_BASE_LSB_SHFT              0


#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_ADDR              WF_RRO_TOP_BA_BITMAP_BASE_1_ADDR
#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_MASK              0x0000000F                
#define WF_RRO_TOP_BA_BITMAP_BASE_1_BASE_MSB_SHFT              0


#define WF_RRO_TOP_BA_CTRL_EXEC_ADDR                           WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_EXEC_MASK                           0x80000000                
#define WF_RRO_TOP_BA_CTRL_EXEC_SHFT                           31
#define WF_RRO_TOP_BA_CTRL_CMD_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_CMD_MASK                            0x40000000                
#define WF_RRO_TOP_BA_CTRL_CMD_SHFT                            30
#define WF_RRO_TOP_BA_CTRL_FAIL_ADDR                           WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_FAIL_MASK                           0x20000000                
#define WF_RRO_TOP_BA_CTRL_FAIL_SHFT                           29
#define WF_RRO_TOP_BA_CTRL_UPD_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_UPD_MASK                            0x10000000                
#define WF_RRO_TOP_BA_CTRL_UPD_SHFT                            28
#define WF_RRO_TOP_BA_CTRL_PART_ID_ADDR                        WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_PART_ID_MASK                        0x07000000                
#define WF_RRO_TOP_BA_CTRL_PART_ID_SHFT                        24
#define WF_RRO_TOP_BA_CTRL_TO_SEL_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_TO_SEL_MASK                         0x00700000                
#define WF_RRO_TOP_BA_CTRL_TO_SEL_SHFT                         20
#define WF_RRO_TOP_BA_CTRL_PN_CHK_EN_ADDR                      WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_PN_CHK_EN_MASK                      0x00080000                
#define WF_RRO_TOP_BA_CTRL_PN_CHK_EN_SHFT                      19
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_MASK                         0x00070000                
#define WF_RRO_TOP_BA_CTRL_WIN_SZ_SHFT                         16
#define WF_RRO_TOP_BA_CTRL_TID_ADDR                            WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_TID_MASK                            0x0000F000                
#define WF_RRO_TOP_BA_CTRL_TID_SHFT                            12
#define WF_RRO_TOP_BA_CTRL_MLD_ID_ADDR                         WF_RRO_TOP_BA_CTRL_ADDR
#define WF_RRO_TOP_BA_CTRL_MLD_ID_MASK                         0x00000FFF                
#define WF_RRO_TOP_BA_CTRL_MLD_ID_SHFT                         0


#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_ADDR                  WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_MASK                  0x07000000                
#define WF_RRO_TOP_BA_STA_CFG_MAX_WIN_SZ_SHFT                  24
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_ADDR                 WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_MASK                 0x00FF0000                
#define WF_RRO_TOP_BA_STA_CFG_RETRY_LIMIT_SHFT                 16
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_ADDR                     WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_MASK                     0x0000F000                
#define WF_RRO_TOP_BA_STA_CFG_MAX_TID_SHFT                     12
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_ADDR                  WF_RRO_TOP_BA_STA_CFG_ADDR
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_MASK                  0x00000FFF                
#define WF_RRO_TOP_BA_STA_CFG_MAX_MLD_ID_SHFT                  0


#define WF_RRO_TOP_UPDATE_WIN_EXEC_ADDR                        WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_EXEC_MASK                        0x80000000                
#define WF_RRO_TOP_UPDATE_WIN_EXEC_SHFT                        31
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_ADDR                     WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_MASK                     0x70000000                
#define WF_RRO_TOP_UPDATE_WIN_PART_ID_SHFT                     28
#define WF_RRO_TOP_UPDATE_WIN_START_SN_ADDR                    WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_START_SN_MASK                    0x0FFF0000                
#define WF_RRO_TOP_UPDATE_WIN_START_SN_SHFT                    16
#define WF_RRO_TOP_UPDATE_WIN_TID_ADDR                         WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_TID_MASK                         0x0000F000                
#define WF_RRO_TOP_UPDATE_WIN_TID_SHFT                         12
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_ADDR                      WF_RRO_TOP_UPDATE_WIN_ADDR
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_MASK                      0x00000FFF                
#define WF_RRO_TOP_UPDATE_WIN_MLD_ID_SHFT                      0


#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_MASK         0x0F000000                
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_MASK         0x000F0000                
#define WF_RRO_TOP_RRO_PROC_RING_0_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_MASK               0x00000100                
#define WF_RRO_TOP_RRO_PROC_RING_0_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_0_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_MASK               0x0000000F                
#define WF_RRO_TOP_RRO_PROC_RING_0_SRC_RING_SHFT               0


#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_MASK         0x0F000000                
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_MASK         0x000F0000                
#define WF_RRO_TOP_RRO_PROC_RING_1_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_MASK               0x00000100                
#define WF_RRO_TOP_RRO_PROC_RING_1_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_1_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_MASK               0x0000000F                
#define WF_RRO_TOP_RRO_PROC_RING_1_SRC_RING_SHFT               0


#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_MASK         0x0F000000                
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_1_RING_SHFT         24
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_ADDR         WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_MASK         0x000F0000                
#define WF_RRO_TOP_RRO_PROC_RING_2_MDP_DST_0_RING_SHFT         16
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_ADDR               WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_MASK               0x00000100                
#define WF_RRO_TOP_RRO_PROC_RING_2_PORT_SEL_SHFT               8
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_ADDR               WF_RRO_TOP_RRO_PROC_RING_2_ADDR
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_MASK               0x0000000F                
#define WF_RRO_TOP_RRO_PROC_RING_2_SRC_RING_SHFT               0


#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_MASK       0x00008000                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_15_PORT_SEL_SHFT       15
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_MASK       0x00004000                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_14_PORT_SEL_SHFT       14
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_MASK       0x00002000                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_13_PORT_SEL_SHFT       13
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_MASK       0x00001000                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_12_PORT_SEL_SHFT       12
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_MASK       0x00000800                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_11_PORT_SEL_SHFT       11
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_ADDR       WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_MASK       0x00000400                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_10_PORT_SEL_SHFT       10
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_MASK        0x00000200                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_9_PORT_SEL_SHFT        9
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_MASK        0x00000100                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_8_PORT_SEL_SHFT        8
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_MASK        0x00000080                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_7_PORT_SEL_SHFT        7
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_MASK        0x00000040                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_6_PORT_SEL_SHFT        6
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_MASK        0x00000020                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_5_PORT_SEL_SHFT        5
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_MASK        0x00000010                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_4_PORT_SEL_SHFT        4
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_MASK        0x00000008                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_3_PORT_SEL_SHFT        3
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_MASK        0x00000004                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_2_PORT_SEL_SHFT        2
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_MASK        0x00000002                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_1_PORT_SEL_SHFT        1
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_ADDR        WF_RRO_TOP_RRO_PORT_SEL_ADDR
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_MASK        0x00000001                
#define WF_RRO_TOP_RRO_PORT_SEL_DST_QID_0_PORT_SEL_SHFT        0


#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_ADDR WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_MASK 0xFFFFFFFF                
#define WF_RRO_TOP_ADDR_ARRAY_BASE_0_ADDR_ARRAY_BASE_0_LSB_SHFT 0


#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_ADDR   WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_MASK   0x80000000                
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ELEM_ADDR_SEG_MODE_SHFT   31
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_ADDR     WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_MASK     0x40000000                
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_MAWD_ELEM_FORMAT_SHFT     30
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_ADDR WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_MASK 0x0000000F                
#define WF_RRO_TOP_ADDR_ARRAY_BASE_1_ADDR_ARRAY_BASE_0_MSB_SHFT 0


#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_ADDR      WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_0_BASE_LSB_SHFT      0


#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_ADDR            WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_MASK            0x80000000                
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_EN_SHFT            31
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_ADDR      WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_ADDR
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_MASK      0x0000000F                
#define WF_RRO_TOP_IND_CMD_SIGNATURE_BASE_1_BASE_MSB_SHFT      0


#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_ADDR               WF_RRO_TOP_IND_CMD_0_CTRL0_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_MASK               0xFFFFFFFF                
#define WF_RRO_TOP_IND_CMD_0_CTRL0_BASE_LSB_SHFT               0


#define WF_RRO_TOP_IND_CMD_0_CTRL1_PAUSE_TH_ADDR               WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL1_PAUSE_TH_MASK               0xFFF00000                
#define WF_RRO_TOP_IND_CMD_0_CTRL1_PAUSE_TH_SHFT               20
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_ADDR               WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_MASK               0x000F0000                
#define WF_RRO_TOP_IND_CMD_0_CTRL1_BASE_MSB_SHFT               16
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL1_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_MASK                0x00000FFF                
#define WF_RRO_TOP_IND_CMD_0_CTRL1_MAX_CNT_SHFT                0


#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL2_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_MASK                0x00000FFF                
#define WF_RRO_TOP_IND_CMD_0_CTRL2_CPU_IDX_SHFT                0


#define WF_RRO_TOP_IND_CMD_0_CTRL3_RESERVE_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_RESERVE_MASK                0x80000000                
#define WF_RRO_TOP_IND_CMD_0_CTRL3_RESERVE_SHFT                31
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_ADDR              WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_MASK              0x70000000                
#define WF_RRO_TOP_IND_CMD_0_CTRL3_MAGIC_CNT_SHFT              28
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_ADDR                WF_RRO_TOP_IND_CMD_0_CTRL3_ADDR
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_MASK                0x00000FFF                
#define WF_RRO_TOP_IND_CMD_0_CTRL3_DMA_IDX_SHFT                0


#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_ADDR                    WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_MASK                    0x80000000                
#define WF_RRO_TOP_ACK_SN_CTRL_IS_LAST_SHFT                    31
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_ADDR                     WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_MASK                     0x0FFF0000                
#define WF_RRO_TOP_ACK_SN_CTRL_ACK_SN_SHFT                     16
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_ADDR                 WF_RRO_TOP_ACK_SN_CTRL_ADDR
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_MASK                 0x00000FFF                
#define WF_RRO_TOP_ACK_SN_CTRL_SESSION_ID_SHFT                 0


#define WF_RRO_TOP_FLOW_CTRL_PAUSE_FLOW_CTRL_PAUSE_REQ_FIFO_EN_ADDR WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_FLOW_CTRL_PAUSE_REQ_FIFO_EN_MASK 0x00020000                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_FLOW_CTRL_PAUSE_REQ_FIFO_EN_SHFT 17
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RX_RING_FULL_PAUSE_ADDR     WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RX_RING_FULL_PAUSE_MASK     0x00010000                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RX_RING_FULL_PAUSE_SHFT     16
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_MASK      0x0000F000                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P1_RXD_FIFO_PAUSE_SHFT      12
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_MASK      0x00000F00                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_P0_RXD_FIFO_PAUSE_SHFT      8
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_ADDR     WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_MASK     0x00000040                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_RXD_ADDR_RDY_PAUSE_SHFT     6
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_ADDR      WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_MASK      0x00000020                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_WAIT_ACK_SN_PAUSE_SHFT      5
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_ADDR    WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_MASK    0x00000010                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_IND_RING_FULL_PAUSE_SHFT    4
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_ADDR     WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_MASK     0x0000000F                
#define WF_RRO_TOP_FLOW_CTRL_PAUSE_ADDR_FIFO_PAUSE_TH_SHFT     0


#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_ADDR              WF_RRO_TOP_PARTICULAR_SESSION_ADDR
#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_MASK              0x0FFF0000                
#define WF_RRO_TOP_PARTICULAR_SESSION_ACK_SN_SHFT              16
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_ADDR            WF_RRO_TOP_PARTICULAR_SESSION_ADDR
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_MASK            0x00000FFF                
#define WF_RRO_TOP_PARTICULAR_SESSION_START_SN_SHFT            0


#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_ADDR              WF_RRO_TOP_PARTICULAR_CFG_0_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_PARTICULAR_CFG_0_BASE_LSB_SHFT              0


#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_ADDR   WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_MASK   0x80000000                
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_CONFG_EN_SHFT   31
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_ADDR WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_MASK 0x7FFF0000                
#define WF_RRO_TOP_PARTICULAR_CFG_1_PARTICULAR_SESSION_ID_SHFT 16
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_ADDR              WF_RRO_TOP_PARTICULAR_CFG_1_ADDR
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_MASK              0x0000000F                
#define WF_RRO_TOP_PARTICULAR_CFG_1_BASE_MSB_SHFT              0


#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_MASK          0x70000000                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_3_SHFT          28
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_MASK           0x0F000000                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_3_SHFT           24
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_MASK          0x00700000                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_2_SHFT          20
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_MASK           0x000F0000                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_2_SHFT           16
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_MASK          0x00007000                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_1_SHFT          12
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_MASK           0x00000F00                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_1_SHFT           8
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_ADDR          WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_MASK          0x00000070                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_FLUSH_ALL_0_SHFT          4
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_ADDR           WF_RRO_TOP_TIMEOUT_CONF_0_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_MASK           0x0000000F                
#define WF_RRO_TOP_TIMEOUT_CONF_0_TO_STEP_ONE_0_SHFT           0


#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_MASK          0x70000000                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_7_SHFT          28
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_MASK           0x0F000000                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_7_SHFT           24
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_MASK          0x00700000                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_6_SHFT          20
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_MASK           0x000F0000                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_6_SHFT           16
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_MASK          0x00007000                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_5_SHFT          12
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_MASK           0x00000F00                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_5_SHFT           8
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_ADDR          WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_MASK          0x00000070                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_FLUSH_ALL_4_SHFT          4
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_ADDR           WF_RRO_TOP_TIMEOUT_CONF_1_ADDR
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_MASK           0x0000000F                
#define WF_RRO_TOP_TIMEOUT_CONF_1_TO_STEP_ONE_4_SHFT           0


#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_PATCH_EN_ADDR         WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_PATCH_EN_MASK         0x00000200                
#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_PATCH_EN_SHFT         9
#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_BY_WITHIN_OR_EMPTY_ADDR WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_BY_WITHIN_OR_EMPTY_MASK 0x00000100                
#define WF_RRO_TOP_TIMEOUT_CTRL_TIME_UPD_BY_WITHIN_OR_EMPTY_SHFT 8
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_ADDR            WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_MASK            0x00000080                
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_FLUSH_SHFT            7
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_ADDR             WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_MASK             0x00000040                
#define WF_RRO_TOP_TIMEOUT_CTRL_FORCE_TO_STEP_SHFT             6
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_ADDR            WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_MASK            0x00000030                
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_SAMPLE_RATE_SHFT            4
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_ADDR              WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_MASK              0x00000004                
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_OP_STATUS_SHFT              2
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_ADDR              WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_MASK              0x00000002                
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_CHK_START_SHFT              1
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_ADDR                    WF_RRO_TOP_TIMEOUT_CTRL_ADDR
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_MASK                    0x00000001                
#define WF_RRO_TOP_TIMEOUT_CTRL_TO_ENA_SHFT                    0


#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_MASK         0x04000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_MASK          0x02000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_MASK            0x01000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_MASK            0x00800000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_MASK        0x00200000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_MASK        0x00100000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_MASK         0x00080000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_MASK         0x00040000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_MASK          0x00020000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_MASK         0x00010000                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL4_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                
#define WF_RRO_TOP_SRAM_TEST_CTRL4_RAM_MBIST_BACKGROUND_SHFT   0


#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_MASK         0x04000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_MASK          0x02000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_MASK            0x01000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_MASK            0x00800000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_MASK        0x00200000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_MASK        0x00100000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_MASK         0x00080000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_MASK         0x00040000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_MASK          0x00020000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_MASK         0x00010000                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL6_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                
#define WF_RRO_TOP_SRAM_TEST_CTRL6_RAM_MBIST_BACKGROUND_SHFT   0


#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_MASK    0x0FFF0000                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_WITHIN_CNT_THRES_SHFT    16
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_ADDR              WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_MASK              0x0000FFF0                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_STEP_N_SHFT              4
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_MASK    0x00000004                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_OP_STATUS_SHFT    2
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_ADDR    WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_MASK    0x00000002                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_CHK_START_SHFT    1
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_ADDR          WF_RRO_TOP_BUF_RUN_OUT_CONF_0_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_MASK          0x00000001                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_0_BUF_RO_ENA_SHFT          0


#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_ADDR  WF_RRO_TOP_BUF_RUN_OUT_CONF_1_ADDR
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_MASK  0x000003FF                
#define WF_RRO_TOP_BUF_RUN_OUT_CONF_1_BUF_RO_START_SE_ID_SHFT  0


#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_MASK         0x04000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_MASK          0x02000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_MASK            0x01000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_MASK            0x00800000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_MASK        0x00200000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_MASK        0x00100000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_MASK         0x00080000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_MASK         0x00040000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_MASK          0x00020000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_MASK         0x00010000                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL0_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                
#define WF_RRO_TOP_SRAM_TEST_CTRL0_RAM_MBIST_BACKGROUND_SHFT   0


#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_MASK         0x04000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_TEST_SHFT         26
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_MASK          0x02000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_INV_SHFT          25
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_MASK            0x01000000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_W_SHFT            24
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_ADDR            WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_MASK            0x00800000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_SLEEP_R_SHFT            23
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_MASK        0x00200000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_DEBUG_SHFT        21
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_ADDR        WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_MASK        0x00100000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HOLDB_SHFT        20
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_MASK         0x00080000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_MODE_SHFT         19
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_MASK         0x00040000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_RSTB_SHFT         18
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_ADDR          WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_MASK          0x00020000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_AWT_SHFT          17
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_ADDR         WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_MASK         0x00010000                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_HDEN_SHFT         16
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_ADDR   WF_RRO_TOP_SRAM_TEST_CTRL2_ADDR
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_MASK   0x0000FFFF                
#define WF_RRO_TOP_SRAM_TEST_CTRL2_RAM_MBIST_BACKGROUND_SHFT   0


#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_ADDR            WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_MASK            0x00200000                
#define WF_RRO_TOP_APB_SLV0_STS_APB_TIMEOUT_EN_SHFT            21
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_ADDR               WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_MASK               0x00100000                
#define WF_RRO_TOP_APB_SLV0_STS_ERR_FLAG_EN_SHFT               20
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_ADDR           WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_MASK           0x00080000                
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_TIMEOUT_SHFT           19
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_ADDR                WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_MASK                0x00040000                
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_WR_SHFT                18
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_ADDR                WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_MASK                0x00020000                
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_RD_SHFT                17
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_ADDR               WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_MASK               0x00010000                
#define WF_RRO_TOP_APB_SLV0_STS_APB_TX_IDLE_SHFT               16
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_ADDR              WF_RRO_TOP_APB_SLV0_STS_ADDR
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_MASK              0x0000FFFF                
#define WF_RRO_TOP_APB_SLV0_STS_APB_VIO_ADDR_SHFT              0


#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_ADDR               WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_MASK               0x00100000                
#define WF_RRO_TOP_APB_SLV1_STS_ERR_FLAG_EN_SHFT               20
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_ADDR           WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_MASK           0x00080000                
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_TIMEOUT_SHFT           19
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_ADDR                WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_MASK                0x00040000                
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_WR_SHFT                18
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_ADDR                WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_MASK                0x00020000                
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_RD_SHFT                17
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_ADDR               WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_MASK               0x00010000                
#define WF_RRO_TOP_APB_SLV1_STS_APB_TX_IDLE_SHFT               16
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_ADDR              WF_RRO_TOP_APB_SLV1_STS_ADDR
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_MASK              0x0000FFFF                
#define WF_RRO_TOP_APB_SLV1_STS_APB_VIO_ADDR_SHFT              0


#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_ADDR              WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_MASK              0x80000000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_EN_SHFT              31
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_MASK        0x40000000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_WAIT_RDY_SHFT        30
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_MASK        0x20000000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SW_RST_RTN_IDLE_SHFT        29
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_ADDR                      WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_MASK                      0x10000000                
#define WF_RRO_TOP_AXI_MST_CFG_DUMMY_SHFT                      28
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_ADDR                 WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_MASK                 0x08000000                
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_EN_SHFT                 27
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_MASK            0x04000000                
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_W_SHFT            26
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_MASK            0x02000000                
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_FORCE_R_SHFT            25
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_ADDR               WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_MASK               0x01000000                
#define WF_RRO_TOP_AXI_MST_CFG_HW_PROT_DONE_SHFT               24
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_MASK             0x00800000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_DET_EN_SHFT             23
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_MASK           0x00400000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_ERR_FLAG_CLR_SHFT           22
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_ADDR              WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_MASK              0x00200000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SYNC_MODE_SHFT              21
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_MASK             0x00100000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SAMPLE_SEL_SHFT             20
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_MASK           0x000C0000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_MST_SYNC_SEL_SHFT           18
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_MASK           0x00030000                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_SLV_SYNC_SEL_SHFT           16
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_MASK           0x00008000                
#define WF_RRO_TOP_AXI_MST_CFG_BMP_WAIT_BRSP_OK_SHFT           15
#define WF_RRO_TOP_AXI_MST_CFG_ELEM_WAIT_BRSP_OK_ADDR          WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_ELEM_WAIT_BRSP_OK_MASK          0x00004000                
#define WF_RRO_TOP_AXI_MST_CFG_ELEM_WAIT_BRSP_OK_SHFT          14
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_ADDR           WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_MASK           0x00002000                
#define WF_RRO_TOP_AXI_MST_CFG_IND_WAIT_BRSP_OK_SHFT           13
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_ADDR          WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_MASK          0x00001000                
#define WF_RRO_TOP_AXI_MST_CFG_DIDX_WAIT_BRSP_OK_SHFT          12
#define WF_RRO_TOP_AXI_MST_CFG_MSDU_PG_WAIT_BRSP_OK_ADDR       WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_MSDU_PG_WAIT_BRSP_OK_MASK       0x00000800                
#define WF_RRO_TOP_AXI_MST_CFG_MSDU_PG_WAIT_BRSP_OK_SHFT       11
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_ADDR            WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_MASK            0x00000400                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_CLKGATE_BYP_SHFT            10
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_ADDR             WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_MASK             0x00000300                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_BURST_SIZE_SHFT             8
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_MASK        0x000000F0                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_WR_OUTSTAND_NUM_SHFT        4
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_ADDR        WF_RRO_TOP_AXI_MST_CFG_ADDR
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_MASK        0x0000000F                
#define WF_RRO_TOP_AXI_MST_CFG_AXI_RD_OUTSTAND_NUM_SHFT        0


#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_ADDR       WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_MASK       0x00000800                
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_WVALID_SHFT       11
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_ADDR       WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_MASK       0x00000400                
#define WF_RRO_TOP_AXI_DEHANG_CTRL_FORCE_AXI_RREADY_SHFT       10
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_ADDR        WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_MASK        0x00000200                
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CLR_SHFT        9
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_ADDR          WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_MASK          0x00000100                
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_DEHANG_EN_SHFT          8
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_ADDR        WF_RRO_TOP_AXI_DEHANG_CTRL_ADDR
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_MASK        0x000000FF                
#define WF_RRO_TOP_AXI_DEHANG_CTRL_AXI_TIMEOUT_CNT_SHFT        0


#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_ADDR            WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_MASK            0xF0000000                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWID_SHFT            28
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_ADDR           WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_MASK           0x0F000000                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_AWLEN_SHFT           24
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_ADDR     WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_MASK     0x00F00000                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_WLEN_SHFT     20
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_ADDR WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_MASK 0x000F0000                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_W_OUTSTAND_SHFT 16
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_ADDR            WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_MASK            0x0000F000                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARID_SHFT            12
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_ADDR           WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_MASK           0x00000F00                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_ARLEN_SHFT           8
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_ADDR     WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_MASK     0x000000F0                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_RLEN_SHFT     4
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_ADDR WF_RRO_TOP_AXI_DEHANG_DBG_ADDR
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_MASK 0x0000000F                
#define WF_RRO_TOP_AXI_DEHANG_DBG_TIMEOUT_REMAIN_R_OUTSTAND_SHFT 0


#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_TX_RBUS_LOCK_PHS_ADDR WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_TX_RBUS_LOCK_PHS_MASK 0x00000080                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_TX_RBUS_LOCK_PHS_SHFT 7
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_LOCK_EN_ADDR         WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_LOCK_EN_MASK         0x00000040                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_WFDMA_LOCK_EN_SHFT         6
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_ADDR           WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_MASK           0x00000020                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_VIO_SLPPROT_SHFT           5
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_ADDR         WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_MASK         0x00000010                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SYNC_SHFT         4
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_ADDR              WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_MASK              0x00000008                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_AXI_IDLE_SHFT              3
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_ADDR             WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_MASK             0x00000004                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_IDLE_SHFT             2
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_ADDR              WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_MASK              0x00000002                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_RDY_SHFT              1
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_ADDR               WF_RRO_TOP_AXI_SLPPROT_CTRL_ADDR
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_MASK               0x00000001                
#define WF_RRO_TOP_AXI_SLPPROT_CTRL_PROT_EN_SHFT               0


#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_ADDR         WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_MASK         0x04000000                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RD_ERR_DET_INT_SHFT         26
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_ADDR         WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_MASK         0x02000000                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_WR_ERR_DET_INT_SHFT         25
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_ADDR             WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_MASK             0x01000000                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_SHFT             24
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_INFO_ADDR        WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_INFO_MASK        0x00FF0000                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_RESP_ERROR_INFO_SHFT        16
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_ADDR             WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_MASK             0x00000100                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_SHFT             8
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_INFO_ADDR        WF_RRO_TOP_R2A_DBG_ADDR
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_INFO_MASK        0x000000FF                
#define WF_RRO_TOP_R2A_DBG_R2A_AXI_BESP_ERROR_INFO_SHFT        0


#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_ADDR           WF_RRO_TOP_MEM_MST_CFG_ADDR
#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_MASK           0x00000001                
#define WF_RRO_TOP_MEM_MST_CFG_MMST_ERR_DET_ENA_SHFT           0


#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_ADDR       WF_RRO_TOP_PCIE0_IO_PAUSE_TH_ADDR
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_MASK       0x0000FFFF                
#define WF_RRO_TOP_PCIE0_IO_PAUSE_TH_P0_IO_PAUSE_TH_SHFT       0


#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_ADDR       WF_RRO_TOP_PCIE1_IO_PAUSE_TH_ADDR
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_MASK       0x0000FFFF                
#define WF_RRO_TOP_PCIE1_IO_PAUSE_TH_P1_IO_PAUSE_TH_SHFT       0


#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_ADDR                WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_MASK                0x80000000                
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_EXEC_SHFT                31
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_ADDR                 WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_MASK                 0x000F0000                
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_SRC_SHFT                 16
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_ADDR                WF_RRO_TOP_DBG_RD_CTRL_ADDR
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_MASK                0x0000FFFF                
#define WF_RRO_TOP_DBG_RD_CTRL_DBG_RD_ADDR_SHFT                0


#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_ADDR              WF_RRO_TOP_DBG_RDAT_DW0_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_DBG_RDAT_DW0_DBG_RDAT_DW0_SHFT              0


#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_ADDR              WF_RRO_TOP_DBG_RDAT_DW1_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_DBG_RDAT_DW1_DBG_RDAT_DW1_SHFT              0


#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_ADDR              WF_RRO_TOP_DBG_RDAT_DW2_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_DBG_RDAT_DW2_DBG_RDAT_DW2_SHFT              0


#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_ADDR              WF_RRO_TOP_DBG_RDAT_DW3_ADDR
#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_DBG_RDAT_DW3_DBG_RDAT_DW3_SHFT              0


#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_ADDR                    WF_RRO_TOP_DUMMY_CR0_ADDR
#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_DUMMY_CR0_DUMMY_CR0_SHFT                    0


#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_ADDR              WF_RRO_TOP_DBG_FLAG_CTRL_ADDR
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_MASK              0x00000100                
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_EN_SHFT              8
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_ADDR             WF_RRO_TOP_DBG_FLAG_CTRL_ADDR
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_MASK             0x000000FF                
#define WF_RRO_TOP_DBG_FLAG_CTRL_DBG_FLAG_SEL_SHFT             0


#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_ADDR               WF_RRO_TOP_DBG_FLAG_OUTPUT_ADDR
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_MASK               0xFFFFFFFF                
#define WF_RRO_TOP_DBG_FLAG_OUTPUT_DBG_FLAG_SHFT               0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_0_RXD_MAP_DW0_SHFT      0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_1_RXD_MAP_DW1_SHFT      0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_2_RXD_MAP_DW2_SHFT      0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_3_RXD_MAP_DW3_SHFT      0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_ADDR      WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_MAP_4_RXD_MAP_DW4_SHFT      0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_0_RXD_VALUE_DW0_SHFT  0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_1_RXD_VALUE_DW1_SHFT  0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_2_RXD_VALUE_DW2_SHFT  0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_3_RXD_VALUE_DW3_SHFT  0


#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_ADDR  WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_ADDR
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_HIF_RXD_DST_SEL_VALUE_4_RXD_VALUE_DW4_SHFT  0


#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_ADDR               WF_RRO_TOP_STATISTIC_0_ADDR
#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_MASK               0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_0_STEP_ONE_CNT_SHFT               0


#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_ADDR                 WF_RRO_TOP_STATISTIC_1_ADDR
#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_MASK                 0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_1_REPEAT_CNT_SHFT                 0


#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_ADDR                 WF_RRO_TOP_STATISTIC_2_ADDR
#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_MASK                 0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_2_OLDPKT_CNT_SHFT                 0


#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_ADDR                 WF_RRO_TOP_STATISTIC_3_ADDR
#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_MASK                 0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_3_WITHIN_CNT_SHFT                 0


#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_ADDR                WF_RRO_TOP_STATISTIC_4_ADDR
#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_MASK                0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_4_SURPASS_CNT_SHFT                0


#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_ADDR                    WF_RRO_TOP_STATISTIC_5_ADDR
#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_5_BAR_CNT_SHFT                    0


#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_ADDR        WF_RRO_TOP_STATISTIC_6_ADDR
#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_MASK        0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_6_SURPASS_BIG_GAP_CNT_SHFT        0


#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_ADDR             WF_RRO_TOP_STATISTIC_7_ADDR
#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_MASK             0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_7_DISCONNECT_CNT_SHFT             0


#define WF_RRO_TOP_STATISTIC_8_INVALID_ADDR                    WF_RRO_TOP_STATISTIC_8_ADDR
#define WF_RRO_TOP_STATISTIC_8_INVALID_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_8_INVALID_SHFT                    0


#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_ADDR                WF_RRO_TOP_STATISTIC_9_ADDR
#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_MASK                0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_9_TO_STEP_CNT_SHFT                0


#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_ADDR              WF_RRO_TOP_STATISTIC_10_ADDR
#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_10_TO_FLUSH_CNT_SHFT              0


#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_ADDR            WF_RRO_TOP_STATISTIC_11_ADDR
#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_11_BFRO_STEPN_CNT_SHFT            0


#define WF_RRO_TOP_STATISTIC_12_MSDU_PG_RUN_OUT_CNT_ADDR       WF_RRO_TOP_STATISTIC_12_ADDR
#define WF_RRO_TOP_STATISTIC_12_MSDU_PG_RUN_OUT_CNT_MASK       0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_12_MSDU_PG_RUN_OUT_CNT_SHFT       0


#define WF_RRO_TOP_STATISTIC_13_PN_CHK_FAIL_CNT_ADDR           WF_RRO_TOP_STATISTIC_13_ADDR
#define WF_RRO_TOP_STATISTIC_13_PN_CHK_FAIL_CNT_MASK           0xFFFFFFFF                
#define WF_RRO_TOP_STATISTIC_13_PN_CHK_FAIL_CNT_SHFT           0


#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_ADDR               WF_RRO_TOP_MIB_CTRL_0_ADDR
#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_MASK               0x00010000                
#define WF_RRO_TOP_MIB_CTRL_0_MIB_PAUSE_SEL_SHFT               16
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_ADDR                 WF_RRO_TOP_MIB_CTRL_0_ADDR
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_MASK                 0x00000001                
#define WF_RRO_TOP_MIB_CTRL_0_MIB_CNT_ENA_SHFT                 0


#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_ADDR             WF_RRO_TOP_MIB_CTRL_1_ADDR
#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_MASK             0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CTRL_1_MIB_SAMPLE_TIME_SHFT             0


#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_ADDR                    WF_RRO_TOP_MIB_CNT_0_ADDR
#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_0_MIB_CNT_0_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_ADDR                    WF_RRO_TOP_MIB_CNT_1_ADDR
#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_1_MIB_CNT_1_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_ADDR                    WF_RRO_TOP_MIB_CNT_2_ADDR
#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_2_MIB_CNT_2_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_ADDR                    WF_RRO_TOP_MIB_CNT_3_ADDR
#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_3_MIB_CNT_3_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_ADDR                    WF_RRO_TOP_MIB_CNT_4_ADDR
#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_4_MIB_CNT_4_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_ADDR                    WF_RRO_TOP_MIB_CNT_5_ADDR
#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_5_MIB_CNT_5_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_ADDR                    WF_RRO_TOP_MIB_CNT_6_ADDR
#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_6_MIB_CNT_6_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_ADDR                    WF_RRO_TOP_MIB_CNT_7_ADDR
#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_7_MIB_CNT_7_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_ADDR                    WF_RRO_TOP_MIB_CNT_8_ADDR
#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_8_MIB_CNT_8_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_ADDR                    WF_RRO_TOP_MIB_CNT_9_ADDR
#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_MASK                    0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_9_MIB_CNT_9_SHFT                    0


#define WF_RRO_TOP_MIB_CNT_10_MIB_CNT_10_ADDR                  WF_RRO_TOP_MIB_CNT_10_ADDR
#define WF_RRO_TOP_MIB_CNT_10_MIB_CNT_10_MASK                  0xFFFFFFFF                
#define WF_RRO_TOP_MIB_CNT_10_MIB_CNT_10_SHFT                  0


#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_3_DONE_INT_ADDR    WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_3_DONE_INT_MASK    0x00080000                
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_3_DONE_INT_SHFT    19
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_2_DONE_INT_ADDR    WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_2_DONE_INT_MASK    0x00040000                
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_2_DONE_INT_SHFT    18
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_1_DONE_INT_ADDR    WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_1_DONE_INT_MASK    0x00020000                
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_1_DONE_INT_SHFT    17
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_0_DONE_INT_ADDR    WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_0_DONE_INT_MASK    0x00010000                
#define WF_RRO_TOP_HOST_INT_STS_RSS_RING_AP_0_DONE_INT_SHFT    16
#define WF_RRO_TOP_HOST_INT_STS_IND_DIDX_ERR_FLAG_ADDR         WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_IND_DIDX_ERR_FLAG_MASK         0x00000020                
#define WF_RRO_TOP_HOST_INT_STS_IND_DIDX_ERR_FLAG_SHFT         5
#define WF_RRO_TOP_HOST_INT_STS_IND_CIDX_ERR_FLAG_ADDR         WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_IND_CIDX_ERR_FLAG_MASK         0x00000010                
#define WF_RRO_TOP_HOST_INT_STS_IND_CIDX_ERR_FLAG_SHFT         4
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_ADDR         WF_RRO_TOP_HOST_INT_STS_ADDR
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_MASK         0x00000001                
#define WF_RRO_TOP_HOST_INT_STS_HOST_RRO_DONE_INT_SHFT         0


#define WF_RRO_TOP_HOST_INT_ENA_IND_DIDX_ERR_ENA_ADDR          WF_RRO_TOP_HOST_INT_ENA_ADDR
#define WF_RRO_TOP_HOST_INT_ENA_IND_DIDX_ERR_ENA_MASK          0x00000020                
#define WF_RRO_TOP_HOST_INT_ENA_IND_DIDX_ERR_ENA_SHFT          5
#define WF_RRO_TOP_HOST_INT_ENA_IND_CIDX_ERR_ENA_ADDR          WF_RRO_TOP_HOST_INT_ENA_ADDR
#define WF_RRO_TOP_HOST_INT_ENA_IND_CIDX_ERR_ENA_MASK          0x00000010                
#define WF_RRO_TOP_HOST_INT_ENA_IND_CIDX_ERR_ENA_SHFT          4
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_ADDR         WF_RRO_TOP_HOST_INT_ENA_ADDR
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_MASK         0x00000001                
#define WF_RRO_TOP_HOST_INT_ENA_HOST_RRO_DONE_ENA_SHFT         0


#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_ADDR           WF_RRO_TOP_MCU_INT_STS_ADDR
#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_MASK           0x00000001                
#define WF_RRO_TOP_MCU_INT_STS_MCU_RRO_DONE_INT_SHFT           0


#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_ADDR       WF_RRO_TOP_MCU_INT_ENA_ADDR
#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_MASK       0x00000001                
#define WF_RRO_TOP_MCU_INT_ENA_MCU_RRO_DONE_INT_ENA_SHFT       0


#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_ADDR          WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_MASK          0x80000000                
#define WF_RRO_TOP_RRO_BUSY_STATUS_WF_RRO_OSC_EN_SHFT          31
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_MASK           0x00001000                
#define WF_RRO_TOP_RRO_BUSY_STATUS_HIF_RXD_BUSY_SHFT           12
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_ADDR               WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_MASK               0x00000800                
#define WF_RRO_TOP_RRO_BUSY_STATUS_AXI_BUSY_SHFT               11
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_MASK           0x00000400                
#define WF_RRO_TOP_RRO_BUSY_STATUS_EXT_APB_BUSY_SHFT           10
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_MASK           0x00000200                
#define WF_RRO_TOP_RRO_BUSY_STATUS_INT_APB_BUSY_SHFT           9
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_ADDR              WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_MASK              0x00000100                
#define WF_RRO_TOP_RRO_BUSY_STATUS_DISP_BUSY_SHFT              8
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_ADDR             WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_MASK             0x00000080                
#define WF_RRO_TOP_RRO_BUSY_STATUS_SETBL_BUSY_SHFT             7
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_ADDR             WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_MASK             0x00000040                
#define WF_RRO_TOP_RRO_BUSY_STATUS_CACHE_BUSY_SHFT             6
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_MASK           0x00000020                
#define WF_RRO_TOP_RRO_BUSY_STATUS_RRO_ENG_BUSY_SHFT           5
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_ADDR               WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_MASK               0x00000010                
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_BUSY_SHFT               4
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_ADDR          WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_MASK          0x00000008                
#define WF_RRO_TOP_RRO_BUSY_STATUS_IND_RING_BUSY_SHFT          3
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_ADDR           WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_MASK           0x00000004                
#define WF_RRO_TOP_RRO_BUSY_STATUS_TIMEOUT_BUSY_SHFT           2
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_ADDR        WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_MASK        0x00000002                
#define WF_RRO_TOP_RRO_BUSY_STATUS_BUF_RUNOUT_BUSY_SHFT        1
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_ADDR            WF_RRO_TOP_RRO_BUSY_STATUS_ADDR
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_MASK            0x00000001                
#define WF_RRO_TOP_RRO_BUSY_STATUS_CR_CFG_BUST_SHFT            0


#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_MASK          0x00001000                
#define WF_RRO_TOP_RRO_BUSY_ENA_HIF_RXD_BUSY_ENA_SHFT          12
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_ADDR         WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_MASK         0x00000800                
#define WF_RRO_TOP_RRO_BUSY_ENA_AXI_IDLE_BUSY_ENA_SHFT         11
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_MASK          0x00000400                
#define WF_RRO_TOP_RRO_BUSY_ENA_EXT_APB_BUSY_ENA_SHFT          10
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_MASK          0x00000200                
#define WF_RRO_TOP_RRO_BUSY_ENA_INT_APB_BUSY_ENA_SHFT          9
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_ADDR             WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_MASK             0x00000100                
#define WF_RRO_TOP_RRO_BUSY_ENA_DISP_BUSY_ENA_SHFT             8
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_ADDR            WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_MASK            0x00000080                
#define WF_RRO_TOP_RRO_BUSY_ENA_SETBL_BUSY_ENA_SHFT            7
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_ADDR            WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_MASK            0x00000040                
#define WF_RRO_TOP_RRO_BUSY_ENA_CACHE_BUSY_ENA_SHFT            6
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_MASK          0x00000020                
#define WF_RRO_TOP_RRO_BUSY_ENA_RRO_ENG_BUSY_ENA_SHFT          5
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_ADDR              WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_MASK              0x00000010                
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_BUSY_ENA_SHFT              4
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_ADDR         WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_MASK         0x00000008                
#define WF_RRO_TOP_RRO_BUSY_ENA_IND_RING_BUSY_ENA_SHFT         3
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_ADDR          WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_MASK          0x00000004                
#define WF_RRO_TOP_RRO_BUSY_ENA_TIMEOUT_BUSY_ENA_SHFT          2
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_ADDR       WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_MASK       0x00000002                
#define WF_RRO_TOP_RRO_BUSY_ENA_BUF_RUNOUT_BUSY_ENA_SHFT       1
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_ADDR           WF_RRO_TOP_RRO_BUSY_ENA_ADDR
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_MASK           0x00000001                
#define WF_RRO_TOP_RRO_BUSY_ENA_CR_CFG_BUST_ENA_SHFT           0


#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_INT_EN_ADDR        WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_INT_EN_MASK        0x00008000                
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_INT_EN_SHFT        15
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_MAX_PEND_TIME_ADDR WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_MAX_PEND_TIME_MASK 0x000000FF                
#define WF_RRO_TOP_RRO_PER_DLY_INT_CFG0_PER_MAX_PEND_TIME_SHFT 0


#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR   WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK   0x00008000                
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT   15
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR     WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK     0x00007F00                
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT     8
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR    WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_ADDR
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK    0x000000FF                
#define WF_RRO_TOP_RRO_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT    0


#define WF_RRO_TOP_RRO_3_0_EMU_CONF_RRO_3_0_EMU_EN_ADDR        WF_RRO_TOP_RRO_3_0_EMU_CONF_ADDR
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_RRO_3_0_EMU_EN_MASK        0x00000800                
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_RRO_3_0_EMU_EN_SHFT        11
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_MAX_SEG_CNT_IN_ELEM_ADDR   WF_RRO_TOP_RRO_3_0_EMU_CONF_ADDR
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_MAX_SEG_CNT_IN_ELEM_MASK   0x000007FF                
#define WF_RRO_TOP_RRO_3_0_EMU_CONF_MAX_SEG_CNT_IN_ELEM_SHFT   0


#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_WCID_PGID_SEL_ADDR      WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_WCID_PGID_SEL_MASK      0x00004000                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_WCID_PGID_SEL_SHFT      14
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_CACHE_DEBUG_MODE_ADDR   WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_CACHE_DEBUG_MODE_MASK   0x00002000                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_CACHE_DEBUG_MODE_SHFT   13
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_MSDU_PG_CACHE_BYPASS_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_MSDU_PG_CACHE_BYPASS_MASK 0x00001000                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_MSDU_PG_CACHE_BYPASS_SHFT 12
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_PERIOD_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_PERIOD_MASK 0x00000F00                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_PERIOD_SHFT 8
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_IND_CMD_MERGE_EN_ADDR   WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_IND_CMD_MERGE_EN_MASK   0x00000080                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_IND_CMD_MERGE_EN_SHFT   7
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RXDMAD_FORMAT_SEL_ADDR  WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RXDMAD_FORMAT_SEL_MASK  0x00000040                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RXDMAD_FORMAT_SEL_SHFT  6
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WAIT_BRSP_OK_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WAIT_BRSP_OK_MASK 0x00000020                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WAIT_BRSP_OK_SHFT 5
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_WAIT_BRSP_OK_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_WAIT_BRSP_OK_MASK 0x00000010                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_WAIT_BRSP_OK_SHFT 4
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_DRAM_EN_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_DRAM_EN_MASK 0x00000008                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_CIDX_RD_DRAM_EN_SHFT 3
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WR_DRAM_EN_ADDR WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WR_DRAM_EN_MASK 0x00000004                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RX_RING_DIDX_WR_DRAM_EN_SHFT 2
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RSS_EN_ADDR             WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RSS_EN_MASK             0x00000002                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_RSS_EN_SHFT             1
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_INTERLEAVE_EN_ADDR      WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_ADDR
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_INTERLEAVE_EN_MASK      0x00000001                
#define WF_RRO_TOP_RRO_3_1_GLOBAL_CONF_INTERLEAVE_EN_SHFT      0


#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_PAUSE_TH_ADDR WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ADDR
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_PAUSE_TH_MASK 0x0FFF0000                
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_PAUSE_TH_SHFT 16
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_BFRO_TH_ADDR WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ADDR
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_BFRO_TH_MASK 0x00000FFF                
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_0_ELEM_LIST_BFRO_TH_SHFT 0


#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_HEAD_ID_ADDR WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ADDR
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_HEAD_ID_MASK 0x0FFF0000                
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_HEAD_ID_SHFT 16
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_TAIL_ID_ADDR WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ADDR
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_TAIL_ID_MASK 0x00000FFF                
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_1_ELEM_LIST_FREE_TAIL_ID_SHFT 0


#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_2_ELEM_LIST_FREE_CNT_ADDR WF_RRO_TOP_RRO_ELEM_LIST_CTRL_2_ADDR
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_2_ELEM_LIST_FREE_CNT_MASK 0x00000FFF                
#define WF_RRO_TOP_RRO_ELEM_LIST_CTRL_2_ELEM_LIST_FREE_CNT_SHFT 0


#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_PAUSE_TH_ADDR    WF_RRO_TOP_RRO_PG_LIST_CTRL_0_ADDR
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_PAUSE_TH_MASK    0x0FFF0000                
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_PAUSE_TH_SHFT    16
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_BFRO_TH_ADDR     WF_RRO_TOP_RRO_PG_LIST_CTRL_0_ADDR
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_BFRO_TH_MASK     0x00000FFF                
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_0_PG_LIST_BFRO_TH_SHFT     0


#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_HEAD_ID_ADDR WF_RRO_TOP_RRO_PG_LIST_CTRL_1_ADDR
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_HEAD_ID_MASK 0x0FFF0000                
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_HEAD_ID_SHFT 16
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_TAIL_ID_ADDR WF_RRO_TOP_RRO_PG_LIST_CTRL_1_ADDR
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_TAIL_ID_MASK 0x00000FFF                
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_1_PG_LIST_FREE_TAIL_ID_SHFT 0


#define WF_RRO_TOP_RRO_PG_LIST_CTRL_2_PG_LIST_FREE_CNT_ADDR    WF_RRO_TOP_RRO_PG_LIST_CTRL_2_ADDR
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_2_PG_LIST_FREE_CNT_MASK    0x00000FFF                
#define WF_RRO_TOP_RRO_PG_LIST_CTRL_2_PG_LIST_FREE_CNT_SHFT    0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_0_MSDU_PG_SEG_ADDR_0_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_0_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_0_MSDU_PG_SEG_ADDR_0_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_0_MSDU_PG_SEG_ADDR_0_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_1_MSDU_PG_SEG_ADDR_1_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_1_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_1_MSDU_PG_SEG_ADDR_1_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_1_MSDU_PG_SEG_ADDR_1_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_2_MSDU_PG_SEG_ADDR_2_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_2_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_2_MSDU_PG_SEG_ADDR_2_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_2_MSDU_PG_SEG_ADDR_2_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_3_MSDU_PG_SEG_ADDR_3_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_3_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_3_MSDU_PG_SEG_ADDR_3_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_3_MSDU_PG_SEG_ADDR_3_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_4_MSDU_PG_SEG_ADDR_4_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_4_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_4_MSDU_PG_SEG_ADDR_4_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_4_MSDU_PG_SEG_ADDR_4_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_5_MSDU_PG_SEG_ADDR_5_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_5_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_5_MSDU_PG_SEG_ADDR_5_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_5_MSDU_PG_SEG_ADDR_5_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_6_MSDU_PG_SEG_ADDR_6_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_6_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_6_MSDU_PG_SEG_ADDR_6_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_6_MSDU_PG_SEG_ADDR_6_SHFT  0


#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_7_MSDU_PG_SEG_ADDR_7_ADDR  WF_RRO_TOP_MSDU_PG_SEG_ADDR_7_ADDR
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_7_MSDU_PG_SEG_ADDR_7_MASK  0xFFFFFFFF                
#define WF_RRO_TOP_MSDU_PG_SEG_ADDR_7_MSDU_PG_SEG_ADDR_7_SHFT  0


#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_7_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_7_MASK 0xF0000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_7_SHFT 28
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_6_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_6_MASK 0x0F000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_6_SHFT 24
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_5_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_5_MASK 0x00F00000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_5_SHFT 20
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_4_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_4_MASK 0x000F0000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_4_SHFT 16
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_3_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_3_MASK 0x0000F000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_3_SHFT 12
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_2_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_2_MASK 0x00000F00                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_2_SHFT 8
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_1_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_1_MASK 0x000000F0                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_1_SHFT 4
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_0_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_0_MASK 0x0000000F                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_0_RING_NUM_FOR_RSS_0_SHFT 0


#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_15_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_15_MASK 0xF0000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_15_SHFT 28
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_14_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_14_MASK 0x0F000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_14_SHFT 24
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_13_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_13_MASK 0x00F00000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_13_SHFT 20
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_12_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_12_MASK 0x000F0000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_12_SHFT 16
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_11_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_11_MASK 0x0000F000                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_11_SHFT 12
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_10_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_10_MASK 0x00000F00                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_10_SHFT 8
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_9_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_9_MASK 0x000000F0                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_9_SHFT 4
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_8_ADDR WF_RRO_TOP_RSS_RING_MAPPING_AP_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_8_MASK 0x0000000F                
#define WF_RRO_TOP_RSS_RING_MAPPING_AP_1_RING_NUM_FOR_RSS_8_SHFT 0


#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_7_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_7_MASK 0xF0000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_7_SHFT 28
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_6_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_6_MASK 0x0F000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_6_SHFT 24
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_5_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_5_MASK 0x00F00000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_5_SHFT 20
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_4_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_4_MASK 0x000F0000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_4_SHFT 16
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_3_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_3_MASK 0x0000F000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_3_SHFT 12
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_2_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_2_MASK 0x00000F00                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_2_SHFT 8
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_1_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_1_MASK 0x000000F0                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_1_SHFT 4
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_0_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_0_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_0_MASK 0x0000000F                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_0_RING_NUM_FOR_RSS_0_SHFT 0


#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_15_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_15_MASK 0xF0000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_15_SHFT 28
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_14_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_14_MASK 0x0F000000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_14_SHFT 24
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_13_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_13_MASK 0x00F00000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_13_SHFT 20
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_12_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_12_MASK 0x000F0000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_12_SHFT 16
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_11_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_11_MASK 0x0000F000                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_11_SHFT 12
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_10_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_10_MASK 0x00000F00                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_10_SHFT 8
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_9_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_9_MASK 0x000000F0                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_9_SHFT 4
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_8_ADDR WF_RRO_TOP_RSS_RING_MAPPING_MD_1_ADDR
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_8_MASK 0x0000000F                
#define WF_RRO_TOP_RSS_RING_MAPPING_MD_1_RING_NUM_FOR_RSS_8_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_0_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_AP_0_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_PAUSE_TH_ADDR            WF_RRO_TOP_RX_RING_AP_0_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_PAUSE_TH_MASK            0xFFF00000                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_PAUSE_TH_SHFT            20
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_AP_0_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_AP_0_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_0_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_0_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_AP_0_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_0_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_0_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_1_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_AP_1_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_PAUSE_TH_ADDR            WF_RRO_TOP_RX_RING_AP_1_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_PAUSE_TH_MASK            0xFFF00000                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_PAUSE_TH_SHFT            20
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_AP_1_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_AP_1_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_1_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_1_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_AP_1_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_1_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_1_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_2_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_AP_2_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_PAUSE_TH_ADDR            WF_RRO_TOP_RX_RING_AP_2_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_PAUSE_TH_MASK            0xFFF00000                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_PAUSE_TH_SHFT            20
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_AP_2_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_AP_2_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_2_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_2_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_AP_2_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_2_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_2_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_3_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_AP_3_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_PAUSE_TH_ADDR            WF_RRO_TOP_RX_RING_AP_3_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_PAUSE_TH_MASK            0xFFF00000                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_PAUSE_TH_SHFT            20
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_AP_3_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_AP_3_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_3_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_3_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_AP_3_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_AP_3_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_AP_3_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_0_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_MD_0_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_MD_0_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_MD_0_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_0_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_0_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_MD_0_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_0_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_0_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_1_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_MD_1_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_MD_1_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_MD_1_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_1_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_1_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_MD_1_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_1_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_1_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_2_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_MD_2_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_MD_2_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_MD_2_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_2_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_2_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_MD_2_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_2_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_2_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_3_CTRL0_BASE_LSB_ADDR            WF_RRO_TOP_RX_RING_MD_3_CTRL0_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL0_BASE_LSB_MASK            0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL0_BASE_LSB_SHFT            0


#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_BASE_MSB_ADDR            WF_RRO_TOP_RX_RING_MD_3_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_BASE_MSB_MASK            0x000F0000                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_BASE_MSB_SHFT            16
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_MAX_CNT_ADDR             WF_RRO_TOP_RX_RING_MD_3_CTRL1_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_MAX_CNT_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL1_MAX_CNT_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_3_CTRL2_CPU_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_3_CTRL2_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL2_CPU_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL2_CPU_IDX_SHFT             0


#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_MAGIC_CNT_ADDR           WF_RRO_TOP_RX_RING_MD_3_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_MAGIC_CNT_MASK           0xF0000000                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_MAGIC_CNT_SHFT           28
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_DMA_IDX_ADDR             WF_RRO_TOP_RX_RING_MD_3_CTRL3_ADDR
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_DMA_IDX_MASK             0x0000FFFF                
#define WF_RRO_TOP_RX_RING_MD_3_CTRL3_DMA_IDX_SHFT             0


#define WF_RRO_TOP_RSS_AP_PACKET_STAT_0_RX_RING_AP_0_ADDR      WF_RRO_TOP_RSS_AP_PACKET_STAT_0_ADDR
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_0_RX_RING_AP_0_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_0_RX_RING_AP_0_SHFT      0


#define WF_RRO_TOP_RSS_AP_PACKET_STAT_1_RX_RING_AP_1_ADDR      WF_RRO_TOP_RSS_AP_PACKET_STAT_1_ADDR
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_1_RX_RING_AP_1_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_1_RX_RING_AP_1_SHFT      0


#define WF_RRO_TOP_RSS_AP_PACKET_STAT_2_RX_RING_AP_2_ADDR      WF_RRO_TOP_RSS_AP_PACKET_STAT_2_ADDR
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_2_RX_RING_AP_2_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_2_RX_RING_AP_2_SHFT      0


#define WF_RRO_TOP_RSS_AP_PACKET_STAT_3_RX_RING_AP_3_ADDR      WF_RRO_TOP_RSS_AP_PACKET_STAT_3_ADDR
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_3_RX_RING_AP_3_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_AP_PACKET_STAT_3_RX_RING_AP_3_SHFT      0


#define WF_RRO_TOP_RSS_MD_PACKET_STAT_0_RX_RING_MD_0_ADDR      WF_RRO_TOP_RSS_MD_PACKET_STAT_0_ADDR
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_0_RX_RING_MD_0_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_0_RX_RING_MD_0_SHFT      0


#define WF_RRO_TOP_RSS_MD_PACKET_STAT_1_RX_RING_MD_1_ADDR      WF_RRO_TOP_RSS_MD_PACKET_STAT_1_ADDR
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_1_RX_RING_MD_1_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_1_RX_RING_MD_1_SHFT      0


#define WF_RRO_TOP_RSS_MD_PACKET_STAT_2_RX_RING_MD_2_ADDR      WF_RRO_TOP_RSS_MD_PACKET_STAT_2_ADDR
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_2_RX_RING_MD_2_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_2_RX_RING_MD_2_SHFT      0


#define WF_RRO_TOP_RSS_MD_PACKET_STAT_3_RX_RING_MD_3_ADDR      WF_RRO_TOP_RSS_MD_PACKET_STAT_3_ADDR
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_3_RX_RING_MD_3_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_RSS_MD_PACKET_STAT_3_RX_RING_MD_3_SHFT      0


#define WF_RRO_TOP_RX_RING_AP_CIDX_ADDR_BASE_ADDR              WF_RRO_TOP_RX_RING_AP_CIDX_ADDR_ADDR
#define WF_RRO_TOP_RX_RING_AP_CIDX_ADDR_BASE_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_CIDX_ADDR_BASE_SHFT              0


#define WF_RRO_TOP_RX_RING_AP_DIDX_ADDR_BASE_ADDR              WF_RRO_TOP_RX_RING_AP_DIDX_ADDR_ADDR
#define WF_RRO_TOP_RX_RING_AP_DIDX_ADDR_BASE_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_AP_DIDX_ADDR_BASE_SHFT              0


#define WF_RRO_TOP_RX_RING_MD_CIDX_ADDR_BASE_ADDR              WF_RRO_TOP_RX_RING_MD_CIDX_ADDR_ADDR
#define WF_RRO_TOP_RX_RING_MD_CIDX_ADDR_BASE_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_CIDX_ADDR_BASE_SHFT              0


#define WF_RRO_TOP_RX_RING_MD_DIDX_ADDR_BASE_ADDR              WF_RRO_TOP_RX_RING_MD_DIDX_ADDR_ADDR
#define WF_RRO_TOP_RX_RING_MD_DIDX_ADDR_BASE_MASK              0xFFFFFFFF                
#define WF_RRO_TOP_RX_RING_MD_DIDX_ADDR_BASE_SHFT              0


#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_INT_EN_ADDR    WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_INT_EN_MASK    0x00008000                
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_INT_EN_SHFT    15
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_MAX_PEND_TIME_ADDR WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_MAX_PEND_TIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_0_PER_INT_CFG_PER_MAX_PEND_TIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_DLY_INT_EN_ADDR WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_DLY_INT_EN_SHFT 15
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PINT_ADDR WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PINT_SHFT 8
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PTIME_ADDR WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_0_DLY_INT_CFG_PRI0_MAX_PTIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_INT_EN_ADDR    WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_INT_EN_MASK    0x00008000                
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_INT_EN_SHFT    15
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_MAX_PEND_TIME_ADDR WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_MAX_PEND_TIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_1_PER_INT_CFG_PER_MAX_PEND_TIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_DLY_INT_EN_ADDR WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_DLY_INT_EN_SHFT 15
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PINT_ADDR WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PINT_SHFT 8
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PTIME_ADDR WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_1_DLY_INT_CFG_PRI0_MAX_PTIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_INT_EN_ADDR    WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_INT_EN_MASK    0x00008000                
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_INT_EN_SHFT    15
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_MAX_PEND_TIME_ADDR WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_MAX_PEND_TIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_2_PER_INT_CFG_PER_MAX_PEND_TIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_DLY_INT_EN_ADDR WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_DLY_INT_EN_SHFT 15
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PINT_ADDR WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PINT_SHFT 8
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PTIME_ADDR WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_2_DLY_INT_CFG_PRI0_MAX_PTIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_INT_EN_ADDR    WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_INT_EN_MASK    0x00008000                
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_INT_EN_SHFT    15
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_MAX_PEND_TIME_ADDR WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_MAX_PEND_TIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_3_PER_INT_CFG_PER_MAX_PEND_TIME_SHFT 0


#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_DLY_INT_EN_ADDR WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_DLY_INT_EN_SHFT 15
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PINT_ADDR WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PINT_SHFT 8
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PTIME_ADDR WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_ADDR
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_RRO_TOP_RX_RING_AP_3_DLY_INT_CFG_PRI0_MAX_PTIME_SHFT 0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_3_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_3_MASK               0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_3_SHFT               24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_2_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_2_MASK               0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_2_SHFT               16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_1_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_1_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_1_SHFT               8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_0_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_0_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_0_IDX_0_SHFT               0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_7_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_7_MASK               0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_7_SHFT               24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_6_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_6_MASK               0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_6_SHFT               16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_5_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_5_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_5_SHFT               8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_4_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_4_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_1_IDX_4_SHFT               0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_11_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_11_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_11_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_10_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_10_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_10_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_9_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_9_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_9_SHFT               8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_8_ADDR               WF_RRO_TOP_PG_CACHE_FW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_8_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_2_IDX_8_SHFT               0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_15_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_15_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_15_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_14_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_14_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_14_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_13_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_13_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_13_SHFT              8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_12_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_12_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_3_IDX_12_SHFT              0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_19_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_19_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_19_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_18_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_18_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_18_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_17_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_17_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_17_SHFT              8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_16_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_16_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_4_IDX_16_SHFT              0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_23_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_23_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_23_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_22_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_22_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_22_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_21_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_21_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_21_SHFT              8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_20_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_20_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_5_IDX_20_SHFT              0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_27_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_27_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_27_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_26_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_26_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_26_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_25_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_25_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_25_SHFT              8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_24_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_24_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_6_IDX_24_SHFT              0


#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_31_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_31_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_31_SHFT              24
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_30_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_30_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_30_SHFT              16
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_29_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_29_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_29_SHFT              8
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_28_ADDR              WF_RRO_TOP_PG_CACHE_FW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_28_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_FW_LIST_7_IDX_28_SHFT              0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_3_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_3_MASK               0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_3_SHFT               24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_2_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_2_MASK               0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_2_SHFT               16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_1_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_1_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_1_SHFT               8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_0_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_0_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_0_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_0_IDX_0_SHFT               0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_7_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_7_MASK               0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_7_SHFT               24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_6_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_6_MASK               0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_6_SHFT               16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_5_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_5_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_5_SHFT               8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_4_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_1_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_4_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_1_IDX_4_SHFT               0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_11_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_11_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_11_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_10_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_10_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_10_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_9_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_9_MASK               0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_9_SHFT               8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_8_ADDR               WF_RRO_TOP_PG_CACHE_BW_LIST_2_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_8_MASK               0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_2_IDX_8_SHFT               0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_15_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_15_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_15_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_14_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_14_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_14_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_13_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_13_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_13_SHFT              8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_12_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_3_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_12_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_3_IDX_12_SHFT              0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_19_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_19_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_19_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_18_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_18_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_18_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_17_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_17_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_17_SHFT              8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_16_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_4_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_16_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_4_IDX_16_SHFT              0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_23_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_23_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_23_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_22_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_22_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_22_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_21_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_21_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_21_SHFT              8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_20_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_5_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_20_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_5_IDX_20_SHFT              0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_27_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_27_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_27_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_26_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_26_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_26_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_25_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_25_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_25_SHFT              8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_24_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_6_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_24_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_6_IDX_24_SHFT              0


#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_31_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_31_MASK              0x1F000000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_31_SHFT              24
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_30_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_30_MASK              0x001F0000                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_30_SHFT              16
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_29_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_29_MASK              0x00001F00                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_29_SHFT              8
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_28_ADDR              WF_RRO_TOP_PG_CACHE_BW_LIST_7_ADDR
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_28_MASK              0x0000001F                
#define WF_RRO_TOP_PG_CACHE_BW_LIST_7_IDX_28_SHFT              0


#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_1_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_1_MASK                  0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_1_SHFT                  28
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_1_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_1_MASK                  0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_1_SHFT                  16
#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_0_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_0_MASK                  0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_0_USE_0_SHFT                  12
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_0_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_0_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_0_MASK                  0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_0_TAG_0_SHFT                  0


#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_3_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_3_MASK                  0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_3_SHFT                  28
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_3_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_3_MASK                  0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_3_SHFT                  16
#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_2_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_2_MASK                  0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_1_USE_2_SHFT                  12
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_2_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_1_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_2_MASK                  0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_1_TAG_2_SHFT                  0


#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_5_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_5_MASK                  0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_5_SHFT                  28
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_5_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_5_MASK                  0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_5_SHFT                  16
#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_4_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_4_MASK                  0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_2_USE_4_SHFT                  12
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_4_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_2_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_4_MASK                  0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_2_TAG_4_SHFT                  0


#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_7_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_7_MASK                  0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_7_SHFT                  28
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_7_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_7_MASK                  0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_7_SHFT                  16
#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_6_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_6_MASK                  0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_3_USE_6_SHFT                  12
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_6_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_3_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_6_MASK                  0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_3_TAG_6_SHFT                  0


#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_9_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_9_MASK                  0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_9_SHFT                  28
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_9_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_9_MASK                  0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_9_SHFT                  16
#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_8_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_8_MASK                  0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_4_USE_8_SHFT                  12
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_8_ADDR                  WF_RRO_TOP_PG_CACHE_INFO_4_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_8_MASK                  0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_4_TAG_8_SHFT                  0


#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_11_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_11_MASK                 0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_11_SHFT                 28
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_11_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_11_MASK                 0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_11_SHFT                 16
#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_10_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_10_MASK                 0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_5_USE_10_SHFT                 12
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_10_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_5_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_10_MASK                 0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_5_TAG_10_SHFT                 0


#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_13_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_13_MASK                 0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_13_SHFT                 28
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_13_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_13_MASK                 0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_13_SHFT                 16
#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_12_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_12_MASK                 0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_6_USE_12_SHFT                 12
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_12_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_6_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_12_MASK                 0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_6_TAG_12_SHFT                 0


#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_15_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_15_MASK                 0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_15_SHFT                 28
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_15_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_15_MASK                 0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_15_SHFT                 16
#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_14_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_14_MASK                 0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_7_USE_14_SHFT                 12
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_14_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_7_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_14_MASK                 0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_7_TAG_14_SHFT                 0


#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_17_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_17_MASK                 0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_17_SHFT                 28
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_17_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_17_MASK                 0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_17_SHFT                 16
#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_16_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_16_MASK                 0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_8_USE_16_SHFT                 12
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_16_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_8_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_16_MASK                 0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_8_TAG_16_SHFT                 0


#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_19_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_19_MASK                 0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_19_SHFT                 28
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_19_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_19_MASK                 0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_19_SHFT                 16
#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_18_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_18_MASK                 0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_9_USE_18_SHFT                 12
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_18_ADDR                 WF_RRO_TOP_PG_CACHE_INFO_9_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_18_MASK                 0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_9_TAG_18_SHFT                 0


#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_21_ADDR                WF_RRO_TOP_PG_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_21_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_21_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_21_ADDR                WF_RRO_TOP_PG_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_21_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_21_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_20_ADDR                WF_RRO_TOP_PG_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_20_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_10_USE_20_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_20_ADDR                WF_RRO_TOP_PG_CACHE_INFO_10_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_20_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_10_TAG_20_SHFT                0


#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_23_ADDR                WF_RRO_TOP_PG_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_23_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_23_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_23_ADDR                WF_RRO_TOP_PG_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_23_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_23_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_22_ADDR                WF_RRO_TOP_PG_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_22_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_11_USE_22_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_22_ADDR                WF_RRO_TOP_PG_CACHE_INFO_11_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_22_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_11_TAG_22_SHFT                0


#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_25_ADDR                WF_RRO_TOP_PG_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_25_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_25_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_25_ADDR                WF_RRO_TOP_PG_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_25_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_25_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_24_ADDR                WF_RRO_TOP_PG_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_24_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_12_USE_24_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_24_ADDR                WF_RRO_TOP_PG_CACHE_INFO_12_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_24_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_12_TAG_24_SHFT                0


#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_27_ADDR                WF_RRO_TOP_PG_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_27_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_27_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_27_ADDR                WF_RRO_TOP_PG_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_27_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_27_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_26_ADDR                WF_RRO_TOP_PG_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_26_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_13_USE_26_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_26_ADDR                WF_RRO_TOP_PG_CACHE_INFO_13_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_26_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_13_TAG_26_SHFT                0


#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_29_ADDR                WF_RRO_TOP_PG_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_29_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_29_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_29_ADDR                WF_RRO_TOP_PG_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_29_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_29_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_28_ADDR                WF_RRO_TOP_PG_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_28_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_14_USE_28_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_28_ADDR                WF_RRO_TOP_PG_CACHE_INFO_14_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_28_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_14_TAG_28_SHFT                0


#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_31_ADDR                WF_RRO_TOP_PG_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_31_MASK                0x10000000                
#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_31_SHFT                28
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_31_ADDR                WF_RRO_TOP_PG_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_31_MASK                0x0FFF0000                
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_31_SHFT                16
#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_30_ADDR                WF_RRO_TOP_PG_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_30_MASK                0x00001000                
#define WF_RRO_TOP_PG_CACHE_INFO_15_USE_30_SHFT                12
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_30_ADDR                WF_RRO_TOP_PG_CACHE_INFO_15_ADDR
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_30_MASK                0x00000FFF                
#define WF_RRO_TOP_PG_CACHE_INFO_15_TAG_30_SHFT                0


#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_HEAD_ID_ADDR          WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_ADDR
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_HEAD_ID_MASK          0x001F0000                
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_HEAD_ID_SHFT          16
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_TAIL_ID_ADDR          WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_ADDR
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_TAIL_ID_MASK          0x0000001F                
#define WF_RRO_TOP_PG_CACHE_HEAD_TAIL_ID_TAIL_ID_SHFT          0


#define WF_RRO_TOP_PG_CACHE_HIT_CNT_pg_cache_hit_cnt_ADDR      WF_RRO_TOP_PG_CACHE_HIT_CNT_ADDR
#define WF_RRO_TOP_PG_CACHE_HIT_CNT_pg_cache_hit_cnt_MASK      0xFFFFFFFF                
#define WF_RRO_TOP_PG_CACHE_HIT_CNT_pg_cache_hit_cnt_SHFT      0


#define WF_RRO_TOP_PG_CACHE_MISS_CNT_pg_cache_miss_cnt_ADDR    WF_RRO_TOP_PG_CACHE_MISS_CNT_ADDR
#define WF_RRO_TOP_PG_CACHE_MISS_CNT_pg_cache_miss_cnt_MASK    0xFFFFFFFF                
#define WF_RRO_TOP_PG_CACHE_MISS_CNT_pg_cache_miss_cnt_SHFT    0


#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_ACK_SN_ADDR       WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_ADDR
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_ACK_SN_MASK       0x0FFF0000                
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_ACK_SN_SHFT       16
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_START_SN_ADDR     WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_ADDR
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_START_SN_MASK     0x00000FFF                
#define WF_RRO_TOP_RRO_3_0_EMU_NOR_SE_NOR_SE_START_SN_SHFT     0


#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR  WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK  0x04000000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT  26
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR   WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK   0x02000000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT   25
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR     WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK     0x01000000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT     24
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR     WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK     0x00800000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT     23
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR  WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK  0x00080000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT  19
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR  WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK  0x00040000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT  18
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR   WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK   0x00020000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT   17
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR  WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK  0x00010000                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT  16
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_PG_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK 0x04000000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT 26
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR  WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK  0x02000000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT  25
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR    WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK    0x01000000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT    24
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR    WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK    0x00800000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT    23
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK 0x00080000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT 19
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK 0x00040000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT 18
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR  WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK  0x00020000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT  17
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK 0x00010000                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT 16
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_PG_CACHE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK 0x04000000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT 26
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK 0x02000000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT 25
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR   WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK   0x01000000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT   24
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR   WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK   0x00800000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT   23
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK 0x00080000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT 19
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK 0x00040000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT 18
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK 0x00020000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT 17
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK 0x00010000                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT 16
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_ELEM_LIST_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK 0x04000000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT 26
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK 0x02000000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT 25
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR   WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK   0x01000000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT   24
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR   WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK   0x00800000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT   23
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK 0x00080000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT 19
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK 0x00040000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT 18
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK 0x00020000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT 17
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK 0x00010000                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT 16
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_ELEM_NODE_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR   WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK   0x04000000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT   26
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR    WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK    0x02000000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT    25
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR      WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK      0x01000000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT      24
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR      WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK      0x00800000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT      23
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR  WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK  0x00200000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT  21
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR  WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK  0x00100000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT  20
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR   WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK   0x00080000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT   19
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR   WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK   0x00040000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT   18
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR    WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK    0x00020000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT    17
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR   WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK   0x00010000                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT   16
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_SE_REC_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK 0x04000000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT 26
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK 0x02000000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT 25
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR   WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK   0x01000000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT   24
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR   WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK   0x00800000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT   23
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK 0x00080000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT 19
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK 0x00040000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT 18
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK 0x00020000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT 17
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK 0x00010000                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT 16
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_PG_RD_BUF_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0


#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_TEST_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_TEST_MASK 0x04000000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_TEST_SHFT 26
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_INV_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_INV_MASK 0x02000000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_INV_SHFT 25
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_W_ADDR  WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_W_MASK  0x01000000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_W_SHFT  24
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_R_ADDR  WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_R_MASK  0x00800000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_SLEEP_R_SHFT  23
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_MASK 0x00200000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_DEBUG_SHFT 21
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_MASK 0x00100000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HOLDB_SHFT 20
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_MODE_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_MODE_MASK 0x00080000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_MODE_SHFT 19
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_RSTB_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_RSTB_MASK 0x00040000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_RSTB_SHFT 18
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_AWT_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_AWT_MASK 0x00020000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_AWT_SHFT 17
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HDEN_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HDEN_MASK 0x00010000                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_HDEN_SHFT 16
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_ADDR WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_ADDR
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_MASK 0x0000FFFF                
#define WF_RRO_TOP_RXDMAD_3_1_SRAM_TEST_CTRL_RAM_MBIST_BACKGROUND_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_RRO_TOP_REGS_H__
