Classic Timing Analyzer report for mux2_1
Sat Feb 25 23:51:36 2017
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.359 ns   ; s    ; y[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 15.359 ns       ; s     ; y[1] ;
; N/A   ; None              ; 14.053 ns       ; d1[4] ; y[4] ;
; N/A   ; None              ; 13.743 ns       ; s     ; y[2] ;
; N/A   ; None              ; 13.679 ns       ; d1[1] ; y[1] ;
; N/A   ; None              ; 13.550 ns       ; s     ; y[0] ;
; N/A   ; None              ; 13.277 ns       ; s     ; y[4] ;
; N/A   ; None              ; 13.245 ns       ; d1[0] ; y[0] ;
; N/A   ; None              ; 13.088 ns       ; d0[1] ; y[1] ;
; N/A   ; None              ; 12.801 ns       ; s     ; y[3] ;
; N/A   ; None              ; 12.762 ns       ; d0[3] ; y[3] ;
; N/A   ; None              ; 11.873 ns       ; d0[0] ; y[0] ;
; N/A   ; None              ; 11.791 ns       ; d1[3] ; y[3] ;
; N/A   ; None              ; 11.687 ns       ; d1[2] ; y[2] ;
; N/A   ; None              ; 11.521 ns       ; d0[4] ; y[4] ;
; N/A   ; None              ; 11.483 ns       ; d0[2] ; y[2] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Sat Feb 25 23:51:36 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux2_1 -c mux2_1 --timing_analysis_only
Info: Longest tpd from source pin "s" to destination pin "y[1]" is 15.359 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_228; Fanout = 5; PIN Node = 's'
    Info: 2: + IC(6.947 ns) + CELL(0.292 ns) = 8.714 ns; Loc. = LC_X1_Y5_N6; Fanout = 1; COMB Node = 'y~51'
    Info: 3: + IC(4.521 ns) + CELL(2.124 ns) = 15.359 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'y[1]'
    Info: Total cell delay = 3.891 ns ( 25.33 % )
    Info: Total interconnect delay = 11.468 ns ( 74.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sat Feb 25 23:51:36 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


