Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Jul 20 11:27:53 2016
| Host         : heplnw236.pp.rl.ac.uk running 64-bit Scientific Linux release 6.8 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HoughFilter_timing_summary_routed.rpt -rpx HoughFilter_timing_summary_routed.rpx
| Design       : HoughFilter
| Device       : 7k480t-ffg901
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                51725        0.067        0.000                      0                51725        0.898        0.000                       0                 26769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.178        0.000                      0                51725        0.067        0.000                      0                51725        0.898        0.000                       0                 26769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 columns[0].Column/CellAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[0].Column/tempOutputRegister_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.679ns (24.096%)  route 2.139ns (75.904%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.289 - 3.333 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.734     5.320    columns[0].Column/clk
    SLICE_X94Y28         FDRE                                         r  columns[0].Column/CellAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.259     5.579 r  columns[0].Column/CellAddr_reg[2]/Q
                         net (fo=91, routed)          0.744     6.323    columns[0].Column/CellAddr_reg_n_0_[2]
    SLICE_X79Y28         MUXF7 (Prop_muxf7_S_O)       0.163     6.486 r  columns[0].Column/tempStubCounter_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     6.486    columns[0].Column/tempStubCounter_reg[1]_i_2_n_0
    SLICE_X79Y28         MUXF8 (Prop_muxf8_I0_O)      0.045     6.531 r  columns[0].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.402     6.932    columns[0].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I3_O)        0.126     7.058 r  columns[0].Column/tempStubCounter[4]_i_7/O
                         net (fo=1, routed)           0.098     7.156    columns[0].Column/tempStubCounter[4]_i_7_n_0
    SLICE_X79Y30         LUT5 (Prop_lut5_I0_O)        0.043     7.199 r  columns[0].Column/tempStubCounter[4]_i_4/O
                         net (fo=2, routed)           0.342     7.541    columns[0].Column/tempStubCounter[4]_i_4_n_0
    SLICE_X80Y26         LUT4 (Prop_lut4_I0_O)        0.043     7.584 r  columns[0].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.554     8.138    columns[0].Column/tempOutputRegister
    SLICE_X82Y21         FDRE                                         r  columns[0].Column/tempOutputRegister_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.591     8.289    columns[0].Column/clk
    SLICE_X82Y21         FDRE                                         r  columns[0].Column/tempOutputRegister_reg[1]/C
                         clock pessimism              0.240     8.529    
                         clock uncertainty           -0.035     8.494    
    SLICE_X82Y21         FDRE (Setup_fdre_C_CE)      -0.178     8.316    columns[0].Column/tempOutputRegister_reg[1]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[13].Column/tempOutputRegister_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.629ns (21.942%)  route 2.238ns (78.058%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 8.122 - 3.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.560     5.146    columns[13].Column/rows[15].Cell/clk
    SLICE_X81Y81         FDRE                                         r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.223     5.369 r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/Q
                         net (fo=1, routed)           0.797     6.166    columns[13].Column/p_61_out[2]
    SLICE_X83Y91         LUT6 (Prop_lut6_I0_O)        0.043     6.209 r  columns[13].Column/tempStubCounter[2]_i_7/O
                         net (fo=1, routed)           0.000     6.209    columns[13].Column/tempStubCounter[2]_i_7_n_0
    SLICE_X83Y91         MUXF7 (Prop_muxf7_I1_O)      0.108     6.317 r  columns[13].Column/tempStubCounter_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     6.317    columns[13].Column/tempStubCounter_reg[2]_i_3_n_0
    SLICE_X83Y91         MUXF8 (Prop_muxf8_I1_O)      0.043     6.360 r  columns[13].Column/tempStubCounter_reg[2]_i_1/O
                         net (fo=2, routed)           0.449     6.809    columns[13].Column/tempStubCounter_reg[2]_i_1_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.126     6.935 r  columns[13].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.266     7.201    columns[13].Column/tempTrackCand_i_2_n_0
    SLICE_X83Y86         LUT5 (Prop_lut5_I0_O)        0.043     7.244 r  columns[13].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.205     7.449    columns[13].Column/tempTrackCand_i_1_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.043     7.492 r  columns[13].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.521     8.013    columns[13].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.424     8.122    columns[13].Column/clk
    SLICE_X91Y86         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[7]/C
                         clock pessimism              0.311     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X91Y86         FDRE (Setup_fdre_C_CE)      -0.201     8.197    columns[13].Column/tempOutputRegister_reg[7]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 columns[14].Column/rows[7].Cell/stubCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[14].Column/tempOutputRegister_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.645ns (22.586%)  route 2.211ns (77.414%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 8.022 - 3.333 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.461     5.047    columns[14].Column/rows[7].Cell/clk
    SLICE_X51Y112        FDRE                                         r  columns[14].Column/rows[7].Cell/stubCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.223     5.270 r  columns[14].Column/rows[7].Cell/stubCounter_reg[0]/Q
                         net (fo=1, routed)           0.734     6.005    columns[14].Column/p_29_out[0]
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.043     6.048 r  columns[14].Column/tempStubCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.048    columns[14].Column/tempStubCounter[0]_i_5_n_0
    SLICE_X55Y109        MUXF7 (Prop_muxf7_I1_O)      0.122     6.170 r  columns[14].Column/tempStubCounter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.170    columns[14].Column/tempStubCounter_reg[0]_i_2_n_0
    SLICE_X55Y109        MUXF8 (Prop_muxf8_I0_O)      0.045     6.215 r  columns[14].Column/tempStubCounter_reg[0]_i_1/O
                         net (fo=2, routed)           0.588     6.802    columns[14].Column/tempStubCounter_reg[0]_i_1_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.126     6.928 r  columns[14].Column/tempStubCounter[4]_i_7/O
                         net (fo=1, routed)           0.187     7.115    columns[14].Column/tempStubCounter[4]_i_7_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.043     7.158 r  columns[14].Column/tempStubCounter[4]_i_4/O
                         net (fo=3, routed)           0.194     7.352    columns[14].Column/tempStubCounter[4]_i_4_n_0
    SLICE_X57Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.395 r  columns[14].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.508     7.903    columns[14].Column/tempOutputRegister
    SLICE_X57Y103        FDRE                                         r  columns[14].Column/tempOutputRegister_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.324     8.022    columns[14].Column/clk
    SLICE_X57Y103        FDRE                                         r  columns[14].Column/tempOutputRegister_reg[18]/C
                         clock pessimism              0.309     8.331    
                         clock uncertainty           -0.035     8.296    
    SLICE_X57Y103        FDRE (Setup_fdre_C_CE)      -0.201     8.095    columns[14].Column/tempOutputRegister_reg[18]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 columns[0].Column/CellAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[0].Column/tempOutputRegister_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.679ns (24.449%)  route 2.098ns (75.551%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.287 - 3.333 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.734     5.320    columns[0].Column/clk
    SLICE_X94Y28         FDRE                                         r  columns[0].Column/CellAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.259     5.579 r  columns[0].Column/CellAddr_reg[2]/Q
                         net (fo=91, routed)          0.744     6.323    columns[0].Column/CellAddr_reg_n_0_[2]
    SLICE_X79Y28         MUXF7 (Prop_muxf7_S_O)       0.163     6.486 r  columns[0].Column/tempStubCounter_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     6.486    columns[0].Column/tempStubCounter_reg[1]_i_2_n_0
    SLICE_X79Y28         MUXF8 (Prop_muxf8_I0_O)      0.045     6.531 r  columns[0].Column/tempStubCounter_reg[1]_i_1/O
                         net (fo=2, routed)           0.402     6.932    columns[0].Column/tempStubCounter_reg[1]_i_1_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I3_O)        0.126     7.058 r  columns[0].Column/tempStubCounter[4]_i_7/O
                         net (fo=1, routed)           0.098     7.156    columns[0].Column/tempStubCounter[4]_i_7_n_0
    SLICE_X79Y30         LUT5 (Prop_lut5_I0_O)        0.043     7.199 r  columns[0].Column/tempStubCounter[4]_i_4/O
                         net (fo=2, routed)           0.342     7.541    columns[0].Column/tempStubCounter[4]_i_4_n_0
    SLICE_X80Y26         LUT4 (Prop_lut4_I0_O)        0.043     7.584 r  columns[0].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.513     8.097    columns[0].Column/tempOutputRegister
    SLICE_X85Y22         FDRE                                         r  columns[0].Column/tempOutputRegister_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.589     8.287    columns[0].Column/clk
    SLICE_X85Y22         FDRE                                         r  columns[0].Column/tempOutputRegister_reg[27]/C
                         clock pessimism              0.240     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X85Y22         FDRE (Setup_fdre_C_CE)      -0.201     8.291    columns[0].Column/tempOutputRegister_reg[27]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 columns[7].Column/rows[11].Cell/stubCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[7].Column/tempOutputRegister_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.628ns (24.100%)  route 1.978ns (75.900%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 8.156 - 3.333 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.770     5.356    columns[7].Column/rows[11].Cell/clk
    SLICE_X117Y49        FDRE                                         r  columns[7].Column/rows[11].Cell/stubCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y49        FDRE (Prop_fdre_C_Q)         0.223     5.579 r  columns[7].Column/rows[11].Cell/stubCounter_reg[0]/Q
                         net (fo=1, routed)           0.668     6.247    columns[7].Column/p_45_out[0]
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.043     6.290 r  columns[7].Column/tempStubCounter[0]_i_6/O
                         net (fo=1, routed)           0.000     6.290    columns[7].Column/tempStubCounter[0]_i_6_n_0
    SLICE_X113Y47        MUXF7 (Prop_muxf7_I0_O)      0.107     6.397 r  columns[7].Column/tempStubCounter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     6.397    columns[7].Column/tempStubCounter_reg[0]_i_3_n_0
    SLICE_X113Y47        MUXF8 (Prop_muxf8_I1_O)      0.043     6.440 r  columns[7].Column/tempStubCounter_reg[0]_i_1/O
                         net (fo=2, routed)           0.469     6.909    columns[7].Column/tempStubCounter_reg[0]_i_1_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.126     7.035 r  columns[7].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.105     7.141    columns[7].Column/tempTrackCand_i_2_n_0
    SLICE_X112Y54        LUT5 (Prop_lut5_I0_O)        0.043     7.184 r  columns[7].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.199     7.382    columns[7].Column/tempTrackCand_i_1_n_0
    SLICE_X115Y54        LUT4 (Prop_lut4_I1_O)        0.043     7.425 r  columns[7].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.536     7.962    columns[7].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X117Y58        FDRE                                         r  columns[7].Column/tempOutputRegister_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.458     8.156    columns[7].Column/clk
    SLICE_X117Y58        FDRE                                         r  columns[7].Column/tempOutputRegister_reg[6]/C
                         clock pessimism              0.238     8.394    
                         clock uncertainty           -0.035     8.359    
    SLICE_X117Y58        FDRE (Setup_fdre_C_CE)      -0.201     8.158    columns[7].Column/tempOutputRegister_reg[6]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 columns[4].Column/rows[13].Cell/stubCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[4].Column/tempOutputRegister_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.665ns (22.978%)  route 2.229ns (77.022%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 8.303 - 3.333 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.699     5.285    columns[4].Column/rows[13].Cell/clk
    SLICE_X8Y65          FDRE                                         r  columns[4].Column/rows[13].Cell/stubCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.259     5.544 r  columns[4].Column/rows[13].Cell/stubCounter_reg[0]/Q
                         net (fo=1, routed)           0.657     6.201    columns[4].Column/p_53_out[0]
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.043     6.244 r  columns[4].Column/tempStubCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.244    columns[4].Column/tempStubCounter[0]_i_7_n_0
    SLICE_X9Y69          MUXF7 (Prop_muxf7_I1_O)      0.108     6.352 r  columns[4].Column/tempStubCounter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     6.352    columns[4].Column/tempStubCounter_reg[0]_i_3_n_0
    SLICE_X9Y69          MUXF8 (Prop_muxf8_I1_O)      0.043     6.395 r  columns[4].Column/tempStubCounter_reg[0]_i_1/O
                         net (fo=2, routed)           0.574     6.968    columns[4].Column/tempStubCounter_reg[0]_i_1_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.126     7.094 r  columns[4].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.101     7.195    columns[4].Column/tempTrackCand_i_2_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.043     7.238 r  columns[4].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.244     7.482    columns[4].Column/tempTrackCand_i_1_n_0
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.043     7.525 r  columns[4].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.654     8.179    columns[4].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  columns[4].Column/tempOutputRegister_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.605     8.303    columns[4].Column/clk
    SLICE_X7Y75          FDRE                                         r  columns[4].Column/tempOutputRegister_reg[13]/C
                         clock pessimism              0.311     8.614    
                         clock uncertainty           -0.035     8.579    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.201     8.378    columns[4].Column/tempOutputRegister_reg[13]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[13].Column/tempOutputRegister_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.629ns (22.076%)  route 2.220ns (77.924%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 8.122 - 3.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.560     5.146    columns[13].Column/rows[15].Cell/clk
    SLICE_X81Y81         FDRE                                         r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.223     5.369 r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/Q
                         net (fo=1, routed)           0.797     6.166    columns[13].Column/p_61_out[2]
    SLICE_X83Y91         LUT6 (Prop_lut6_I0_O)        0.043     6.209 r  columns[13].Column/tempStubCounter[2]_i_7/O
                         net (fo=1, routed)           0.000     6.209    columns[13].Column/tempStubCounter[2]_i_7_n_0
    SLICE_X83Y91         MUXF7 (Prop_muxf7_I1_O)      0.108     6.317 r  columns[13].Column/tempStubCounter_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     6.317    columns[13].Column/tempStubCounter_reg[2]_i_3_n_0
    SLICE_X83Y91         MUXF8 (Prop_muxf8_I1_O)      0.043     6.360 r  columns[13].Column/tempStubCounter_reg[2]_i_1/O
                         net (fo=2, routed)           0.449     6.809    columns[13].Column/tempStubCounter_reg[2]_i_1_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.126     6.935 r  columns[13].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.266     7.201    columns[13].Column/tempTrackCand_i_2_n_0
    SLICE_X83Y86         LUT5 (Prop_lut5_I0_O)        0.043     7.244 r  columns[13].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.205     7.449    columns[13].Column/tempTrackCand_i_1_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.043     7.492 r  columns[13].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.504     7.995    columns[13].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X89Y85         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.424     8.122    columns[13].Column/clk
    SLICE_X89Y85         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[29]/C
                         clock pessimism              0.311     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X89Y85         FDRE (Setup_fdre_C_CE)      -0.201     8.197    columns[13].Column/tempOutputRegister_reg[29]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 columns[10].Column/rows[3].Cell/stubCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[10].Column/tempOutputRegister_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.643ns (24.681%)  route 1.962ns (75.319%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 7.973 - 3.333 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.579     5.165    columns[10].Column/rows[3].Cell/clk
    SLICE_X96Y99         FDRE                                         r  columns[10].Column/rows[3].Cell/stubCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.223     5.388 r  columns[10].Column/rows[3].Cell/stubCounter_reg[0]/Q
                         net (fo=1, routed)           0.563     5.951    columns[10].Column/p_13_out[0]
    SLICE_X95Y99         LUT6 (Prop_lut6_I0_O)        0.043     5.994 r  columns[10].Column/tempStubCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     5.994    columns[10].Column/tempStubCounter[0]_i_4_n_0
    SLICE_X95Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     6.114 r  columns[10].Column/tempStubCounter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.114    columns[10].Column/tempStubCounter_reg[0]_i_2_n_0
    SLICE_X95Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     6.159 r  columns[10].Column/tempStubCounter_reg[0]_i_1/O
                         net (fo=2, routed)           0.437     6.596    columns[10].Column/tempStubCounter_reg[0]_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.126     6.722 r  columns[10].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.180     6.902    columns[10].Column/tempTrackCand_i_2_n_0
    SLICE_X97Y98         LUT5 (Prop_lut5_I0_O)        0.043     6.945 r  columns[10].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.104     7.049    columns[10].Column/tempTrackCand_i_1_n_0
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.043     7.092 r  columns[10].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.678     7.770    columns[10].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X101Y111       FDRE                                         r  columns[10].Column/tempOutputRegister_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.275     7.973    columns[10].Column/clk
    SLICE_X101Y111       FDRE                                         r  columns[10].Column/tempOutputRegister_reg[17]/C
                         clock pessimism              0.236     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X101Y111       FDRE (Setup_fdre_C_CE)      -0.201     7.973    columns[10].Column/tempOutputRegister_reg[17]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[13].Column/tempOutputRegister_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.629ns (22.088%)  route 2.219ns (77.912%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 8.122 - 3.333 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.560     5.146    columns[13].Column/rows[15].Cell/clk
    SLICE_X81Y81         FDRE                                         r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.223     5.369 r  columns[13].Column/rows[15].Cell/stubCounter_reg[2]/Q
                         net (fo=1, routed)           0.797     6.166    columns[13].Column/p_61_out[2]
    SLICE_X83Y91         LUT6 (Prop_lut6_I0_O)        0.043     6.209 r  columns[13].Column/tempStubCounter[2]_i_7/O
                         net (fo=1, routed)           0.000     6.209    columns[13].Column/tempStubCounter[2]_i_7_n_0
    SLICE_X83Y91         MUXF7 (Prop_muxf7_I1_O)      0.108     6.317 r  columns[13].Column/tempStubCounter_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     6.317    columns[13].Column/tempStubCounter_reg[2]_i_3_n_0
    SLICE_X83Y91         MUXF8 (Prop_muxf8_I1_O)      0.043     6.360 r  columns[13].Column/tempStubCounter_reg[2]_i_1/O
                         net (fo=2, routed)           0.449     6.809    columns[13].Column/tempStubCounter_reg[2]_i_1_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.126     6.935 r  columns[13].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.266     7.201    columns[13].Column/tempTrackCand_i_2_n_0
    SLICE_X83Y86         LUT5 (Prop_lut5_I0_O)        0.043     7.244 r  columns[13].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.205     7.449    columns[13].Column/tempTrackCand_i_1_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.043     7.492 r  columns[13].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.502     7.994    columns[13].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X91Y87         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.424     8.122    columns[13].Column/clk
    SLICE_X91Y87         FDRE                                         r  columns[13].Column/tempOutputRegister_reg[15]/C
                         clock pessimism              0.311     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X91Y87         FDRE (Setup_fdre_C_CE)      -0.201     8.197    columns[13].Column/tempOutputRegister_reg[15]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 columns[10].Column/rows[3].Cell/stubCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[10].Column/tempOutputRegister_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.643ns (24.657%)  route 1.965ns (75.343%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 7.977 - 3.333 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.715     3.493    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.579     5.165    columns[10].Column/rows[3].Cell/clk
    SLICE_X96Y99         FDRE                                         r  columns[10].Column/rows[3].Cell/stubCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.223     5.388 r  columns[10].Column/rows[3].Cell/stubCounter_reg[0]/Q
                         net (fo=1, routed)           0.563     5.951    columns[10].Column/p_13_out[0]
    SLICE_X95Y99         LUT6 (Prop_lut6_I0_O)        0.043     5.994 r  columns[10].Column/tempStubCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     5.994    columns[10].Column/tempStubCounter[0]_i_4_n_0
    SLICE_X95Y99         MUXF7 (Prop_muxf7_I0_O)      0.120     6.114 r  columns[10].Column/tempStubCounter_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.114    columns[10].Column/tempStubCounter_reg[0]_i_2_n_0
    SLICE_X95Y99         MUXF8 (Prop_muxf8_I0_O)      0.045     6.159 r  columns[10].Column/tempStubCounter_reg[0]_i_1/O
                         net (fo=2, routed)           0.437     6.596    columns[10].Column/tempStubCounter_reg[0]_i_1_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.126     6.722 r  columns[10].Column/tempTrackCand_i_2/O
                         net (fo=1, routed)           0.180     6.902    columns[10].Column/tempTrackCand_i_2_n_0
    SLICE_X97Y98         LUT5 (Prop_lut5_I0_O)        0.043     6.945 r  columns[10].Column/tempTrackCand_i_1/O
                         net (fo=3, routed)           0.104     7.049    columns[10].Column/tempTrackCand_i_1_n_0
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.043     7.092 r  columns[10].Column/tempOutputRegister[30]_i_1/O
                         net (fo=30, routed)          0.681     7.773    columns[10].Column/tempOutputRegister[30]_i_1_n_0
    SLICE_X103Y109       FDRE                                         r  columns[10].Column/tempOutputRegister_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
    AH16                                              0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.703     4.036 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.579     6.615    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       1.279     7.977    columns[10].Column/clk
    SLICE_X103Y109       FDRE                                         r  columns[10].Column/tempOutputRegister_reg[14]/C
                         clock pessimism              0.236     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X103Y109       FDRE (Setup_fdre_C_CE)      -0.201     7.977    columns[10].Column/tempOutputRegister_reg[14]
  -------------------------------------------------------------------
                         required time                          7.977    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[11].Cell/outputRegister_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/tempOutputRegister_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.213ns (52.593%)  route 0.192ns (47.407%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.680     2.142    columns[15].Column/rows[11].Cell/clk
    SLICE_X10Y104        FDRE                                         r  columns[15].Column/rows[11].Cell/outputRegister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.118     2.260 r  columns[15].Column/rows[11].Cell/outputRegister_reg[18]/Q
                         net (fo=1, routed)           0.192     2.452    columns[15].Column/p_44_out[18]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.028     2.480 r  columns[15].Column/tempOutputRegister[18]_i_6/O
                         net (fo=1, routed)           0.000     2.480    columns[15].Column/tempOutputRegister[18]_i_6_n_0
    SLICE_X11Y97         MUXF7 (Prop_muxf7_I0_O)      0.050     2.530 r  columns[15].Column/tempOutputRegister_reg[18]_i_3/O
                         net (fo=1, routed)           0.000     2.530    columns[15].Column/tempOutputRegister_reg[18]_i_3_n_0
    SLICE_X11Y97         MUXF8 (Prop_muxf8_I1_O)      0.017     2.547 r  columns[15].Column/tempOutputRegister_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.547    columns[15].Column/CellOutputRegister[15][18]
    SLICE_X11Y97         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.976     2.763    columns[15].Column/clk
    SLICE_X11Y97         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[18]/C
                         clock pessimism             -0.353     2.410    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.070     2.480    columns[15].Column/tempOutputRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[0].Cell/reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/rows[0].Cell/outputRegister_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.769%)  route 0.151ns (60.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.726     2.188    columns[15].Column/rows[0].Cell/clk
    SLICE_X28Y99         FDRE                                         r  columns[15].Column/rows[0].Cell/reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.100     2.288 r  columns[15].Column/rows[0].Cell/reg_reg[10]/Q
                         net (fo=2, routed)           0.151     2.439    columns[15].Column/rows[0].Cell/reg[10]
    SLICE_X28Y100        FDRE                                         r  columns[15].Column/rows[0].Cell/outputRegister_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.896     2.683    columns[15].Column/rows[0].Cell/clk
    SLICE_X28Y100        FDRE                                         r  columns[15].Column/rows[0].Cell/outputRegister_reg[10]/C
                         clock pessimism             -0.353     2.330    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.040     2.370    columns[15].Column/rows[0].Cell/outputRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 columns[0].Column/dsp_phi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[0].Column/dsp_cbin1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.175ns (49.246%)  route 0.180ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.696     2.158    columns[0].Column/clk
    SLICE_X92Y38         FDRE                                         r  columns[0].Column/dsp_phi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y38         FDRE (Prop_fdre_C_Q)         0.100     2.258 r  columns[0].Column/dsp_phi_reg[10]/Q
                         net (fo=4, routed)           0.180     2.438    columns[0].Column/dsp_phi_reg_n_0_[10]
    SLICE_X90Y40         LUT2 (Prop_lut2_I0_O)        0.028     2.466 r  columns[0].Column/dsp_cbin1[5]_i_4/O
                         net (fo=1, routed)           0.000     2.466    columns[0].Column/dsp_cbin1[5]_i_4_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.513 r  columns[0].Column/dsp_cbin1_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.513    columns[0].Column/dsp_cbin1_reg[5]_i_1_n_6
    SLICE_X90Y40         FDRE                                         r  columns[0].Column/dsp_cbin1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.954     2.741    columns[0].Column/clk
    SLICE_X90Y40         FDRE                                         r  columns[0].Column/dsp_cbin1_reg[3]/C
                         clock pessimism             -0.393     2.348    
    SLICE_X90Y40         FDRE (Hold_fdre_C_D)         0.092     2.440    columns[0].Column/dsp_cbin1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[10].Cell/outputRegister_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/tempOutputRegister_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.213ns (51.633%)  route 0.200ns (48.367%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.681     2.143    columns[15].Column/rows[10].Cell/clk
    SLICE_X14Y101        FDRE                                         r  columns[15].Column/rows[10].Cell/outputRegister_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.118     2.261 r  columns[15].Column/rows[10].Cell/outputRegister_reg[13]/Q
                         net (fo=1, routed)           0.200     2.460    columns[15].Column/p_40_out[13]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.028     2.488 r  columns[15].Column/tempOutputRegister[13]_i_6/O
                         net (fo=1, routed)           0.000     2.488    columns[15].Column/tempOutputRegister[13]_i_6_n_0
    SLICE_X11Y98         MUXF7 (Prop_muxf7_I0_O)      0.050     2.538 r  columns[15].Column/tempOutputRegister_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     2.538    columns[15].Column/tempOutputRegister_reg[13]_i_3_n_0
    SLICE_X11Y98         MUXF8 (Prop_muxf8_I1_O)      0.017     2.555 r  columns[15].Column/tempOutputRegister_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.555    columns[15].Column/CellOutputRegister[15][13]
    SLICE_X11Y98         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.976     2.763    columns[15].Column/clk
    SLICE_X11Y98         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[13]/C
                         clock pessimism             -0.353     2.410    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.070     2.480    columns[15].Column/tempOutputRegister_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 columns[6].Column/rows[6].Cell/outputRegister_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[6].Column/tempOutputRegister_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.001%)  route 0.165ns (39.999%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.681     2.143    columns[6].Column/rows[6].Cell/clk
    SLICE_X66Y51         FDRE                                         r  columns[6].Column/rows[6].Cell/outputRegister_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.107     2.250 r  columns[6].Column/rows[6].Cell/outputRegister_reg[27]/Q
                         net (fo=1, routed)           0.165     2.414    columns[6].Column/p_24_out[27]
    SLICE_X67Y48         LUT6 (Prop_lut6_I1_O)        0.064     2.478 r  columns[6].Column/tempOutputRegister[27]_i_5/O
                         net (fo=1, routed)           0.000     2.478    columns[6].Column/tempOutputRegister[27]_i_5_n_0
    SLICE_X67Y48         MUXF7 (Prop_muxf7_I1_O)      0.059     2.537 r  columns[6].Column/tempOutputRegister_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     2.537    columns[6].Column/tempOutputRegister_reg[27]_i_2_n_0
    SLICE_X67Y48         MUXF8 (Prop_muxf8_I0_O)      0.017     2.554 r  columns[6].Column/tempOutputRegister_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.554    columns[6].Column/CellOutputRegister[15][27]
    SLICE_X67Y48         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.995     2.782    columns[6].Column/clk
    SLICE_X67Y48         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[27]/C
                         clock pessimism             -0.373     2.409    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.070     2.479    columns[6].Column/tempOutputRegister_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[10].Cell/reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/rows[10].Cell/outputRegister_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.751%)  route 0.165ns (58.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.732     2.194    columns[15].Column/rows[10].Cell/clk
    SLICE_X18Y99         FDRE                                         r  columns[15].Column/rows[10].Cell/reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_fdre_C_Q)         0.118     2.312 r  columns[15].Column/rows[10].Cell/reg_reg[12]/Q
                         net (fo=2, routed)           0.165     2.476    columns[15].Column/rows[10].Cell/reg[12]
    SLICE_X18Y100        FDRE                                         r  columns[15].Column/rows[10].Cell/outputRegister_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.903     2.690    columns[15].Column/rows[10].Cell/clk
    SLICE_X18Y100        FDRE                                         r  columns[15].Column/rows[10].Cell/outputRegister_reg[12]/C
                         clock pessimism             -0.353     2.337    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.059     2.396    columns[15].Column/rows[10].Cell/outputRegister_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[5].Cell/outputRegister_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/tempOutputRegister_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.204ns (48.788%)  route 0.214ns (51.212%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.680     2.142    columns[15].Column/rows[5].Cell/clk
    SLICE_X15Y103        FDRE                                         r  columns[15].Column/rows[5].Cell/outputRegister_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.100     2.242 r  columns[15].Column/rows[5].Cell/outputRegister_reg[24]/Q
                         net (fo=1, routed)           0.214     2.456    columns[15].Column/p_20_out[24]
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.028     2.484 r  columns[15].Column/tempOutputRegister[24]_i_5/O
                         net (fo=1, routed)           0.000     2.484    columns[15].Column/tempOutputRegister[24]_i_5_n_0
    SLICE_X15Y97         MUXF7 (Prop_muxf7_I1_O)      0.059     2.543 r  columns[15].Column/tempOutputRegister_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     2.543    columns[15].Column/tempOutputRegister_reg[24]_i_2_n_0
    SLICE_X15Y97         MUXF8 (Prop_muxf8_I0_O)      0.017     2.560 r  columns[15].Column/tempOutputRegister_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.560    columns[15].Column/CellOutputRegister[15][24]
    SLICE_X15Y97         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.975     2.762    columns[15].Column/clk
    SLICE_X15Y97         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[24]/C
                         clock pessimism             -0.353     2.409    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.070     2.479    columns[15].Column/tempOutputRegister_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 columns[6].Column/rows[0].Cell/outputRegister_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[6].Column/tempOutputRegister_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.204ns (48.756%)  route 0.214ns (51.244%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.683     2.145    columns[6].Column/rows[0].Cell/clk
    SLICE_X61Y55         FDRE                                         r  columns[6].Column/rows[0].Cell/outputRegister_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.100     2.245 r  columns[6].Column/rows[0].Cell/outputRegister_reg[29]/Q
                         net (fo=1, routed)           0.214     2.459    columns[6].Column/p_0_out[29]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.028     2.487 r  columns[6].Column/tempOutputRegister[29]_i_4/O
                         net (fo=1, routed)           0.000     2.487    columns[6].Column/tempOutputRegister[29]_i_4_n_0
    SLICE_X65Y48         MUXF7 (Prop_muxf7_I0_O)      0.059     2.546 r  columns[6].Column/tempOutputRegister_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     2.546    columns[6].Column/tempOutputRegister_reg[29]_i_2_n_0
    SLICE_X65Y48         MUXF8 (Prop_muxf8_I0_O)      0.017     2.563 r  columns[6].Column/tempOutputRegister_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.563    columns[6].Column/CellOutputRegister[15][29]
    SLICE_X65Y48         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.996     2.783    columns[6].Column/clk
    SLICE_X65Y48         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[29]/C
                         clock pessimism             -0.373     2.410    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.070     2.480    columns[6].Column/tempOutputRegister_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 columns[15].Column/rows[11].Cell/outputRegister_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[15].Column/tempOutputRegister_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.217ns (49.034%)  route 0.226ns (50.966%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.680     2.142    columns[15].Column/rows[11].Cell/clk
    SLICE_X11Y105        FDRE                                         r  columns[15].Column/rows[11].Cell/outputRegister_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.091     2.233 r  columns[15].Column/rows[11].Cell/outputRegister_reg[22]/Q
                         net (fo=1, routed)           0.226     2.458    columns[15].Column/p_44_out[22]
    SLICE_X14Y98         LUT6 (Prop_lut6_I0_O)        0.066     2.524 r  columns[15].Column/tempOutputRegister[22]_i_6/O
                         net (fo=1, routed)           0.000     2.524    columns[15].Column/tempOutputRegister[22]_i_6_n_0
    SLICE_X14Y98         MUXF7 (Prop_muxf7_I0_O)      0.043     2.567 r  columns[15].Column/tempOutputRegister_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     2.567    columns[15].Column/tempOutputRegister_reg[22]_i_3_n_0
    SLICE_X14Y98         MUXF8 (Prop_muxf8_I1_O)      0.017     2.584 r  columns[15].Column/tempOutputRegister_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.584    columns[15].Column/CellOutputRegister[15][22]
    SLICE_X14Y98         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.975     2.762    columns[15].Column/clk
    SLICE_X14Y98         FDRE                                         r  columns[15].Column/tempOutputRegister_reg[22]/C
                         clock pessimism             -0.353     2.409    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.092     2.501    columns[15].Column/tempOutputRegister_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 columns[6].Column/rows[4].Cell/outputRegister_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            columns[6].Column/tempOutputRegister_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.204ns (48.834%)  route 0.214ns (51.166%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.436    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.683     2.145    columns[6].Column/rows[4].Cell/clk
    SLICE_X63Y51         FDRE                                         r  columns[6].Column/rows[4].Cell/outputRegister_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.100     2.245 r  columns[6].Column/rows[4].Cell/outputRegister_reg[20]/Q
                         net (fo=1, routed)           0.214     2.459    columns[6].Column/p_16_out[20]
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.028     2.487 r  columns[6].Column/tempOutputRegister[20]_i_5/O
                         net (fo=1, routed)           0.000     2.487    columns[6].Column/tempOutputRegister[20]_i_5_n_0
    SLICE_X64Y45         MUXF7 (Prop_muxf7_I1_O)      0.059     2.546 r  columns[6].Column/tempOutputRegister_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     2.546    columns[6].Column/tempOutputRegister_reg[20]_i_2_n_0
    SLICE_X64Y45         MUXF8 (Prop_muxf8_I0_O)      0.017     2.563 r  columns[6].Column/tempOutputRegister_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.563    columns[6].Column/CellOutputRegister[15][20]
    SLICE_X64Y45         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AH16                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AH16                 IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.389     1.757    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=26768, routed)       0.995     2.782    columns[6].Column/clk
    SLICE_X64Y45         FDRE                                         r  columns[6].Column/tempOutputRegister_reg[20]/C
                         clock pessimism             -0.373     2.409    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.070     2.479    columns[6].Column/tempOutputRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         3.333       1.924      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X89Y39   columns[0].Column/A[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X89Y39   columns[0].Column/A[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X89Y39   columns[0].Column/A[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X89Y39   columns[0].Column/A[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X86Y108  columns[9].Column/dspAddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X106Y88  columns[8].Column/dspAddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X80Y104  columns[9].Column/dsp_phi_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X82Y99   columns[9].Column/dsp_phi_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         3.333       2.583      SLICE_X83Y99   columns[9].Column/dsp_phi_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X12Y45   stubBuffer_reg_0_31_24_27/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         1.666       0.898      SLICE_X14Y41   stubBuffer_reg_0_31_0_5/RAMC/CLK



