Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testRxUart_behav xil_defaultlib.testRxUart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rx_uart
Compiling module xil_defaultlib.BaudRate_generatormodule_default
Compiling module xil_defaultlib.interface
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testRxUart
Compiling module xil_defaultlib.glbl
Built simulation snapshot testRxUart_behav
