<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/inc/rtl87x3e/io/rtl876x_ir.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_4b32f0b8d8b8575ac29719fa14db2e24.html">inc</a></li><li class="navelem"><a class="el" href="dir_304a138b023bc48c72ed8cd6ab5016e2.html">rtl87x3e</a></li><li class="navelem"><a class="el" href="dir_bc0a37ac455f7b0e3947c74dd75719f6.html">io</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl876x_ir.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef _RTL876x_IR_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define _RTL876x_IR_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;rtl876x.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Peripheral: IR */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Description: IR register defines */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Register: TX_CONFIG -------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Description: IR TX CONFIG register. Offset: 0x04. Address: 0x40003004. */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* TX_CONFIG[31] :IR_MODE_SEL. 0x1: RX mode. 0x0: TX mode. */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define IR_MODE_SEL_Pos                 (31UL)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define IR_MODE_SEL_Msk                 (0x1UL &lt;&lt; IR_MODE_SEL_Pos)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define IR_MODE_SEL_CLR                 (~IR_MODE_SEL_Msk)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* TX_CONFIG[30] :IR_TX_START. 0x1: Start TX. 0x0: Stop TX. */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define IR_TX_START_Pos                 (30UL)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define IR_TX_START_Msk                 (0x1UL &lt;&lt; IR_TX_START_Pos)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define IR_TX_START_CLR                 (~IR_TX_START_Msk)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* TX_CONFIG[16] :IR_TX_DUTY_NUM. Duty cycle setting for modulation frequency. */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Example : for 1/3 duty cycle, IR_DUTY_NUM = (IR_DIV_NUM+1)/3 -1. */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define IR_TX_DUTY_NUM_Pos              (16UL)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define IR_TX_DUTY_NUM_Msk              (0xFFFUL &lt;&lt; IR_TX_DUTY_NUM_Pos)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* TX_CONFIG[14] :IR_OUTPUT_INVERSE. 0x1: Inverse  active output. 0x0: Not inverse active output. */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define IR_OUTPUT_INVERSE_Pos           (14UL)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define IR_OUTPUT_INVERSE_Msk           (0x1UL &lt;&lt; IR_OUTPUT_INVERSE_Pos)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define IR_OUTPUT_INVERSE_CLR           (~IR_OUTPUT_INVERSE_Msk)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* TX_CONFIG[13] :IR_FIFO_INVERSE. 0x1: Inverse FIFO define. 0x0: Not inverse FIFO define. */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define IR_FIFO_INVERSE_Pos             (13UL)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define IR_FIFO_INVERSE_Msk             (0x1UL &lt;&lt; IR_FIFO_INVERSE_Pos)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define IR_FIFO_INVERSE_CLR             (~IR_FIFO_INVERSE_Msk)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* TX_CONFIG[8] :IR_TX_FIFO_THRESHOLD. TX FIFO interrupt threshold. when TX FIFO depth &lt;= threshold value, trigger interrupt. */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_THRESHOLD_Pos        (8UL)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_THRESHOLD_Msk        (0x1fUL &lt;&lt; IR_TX_FIFO_THRESHOLD_Pos)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_THRESHOLD_CLR        (~IR_TX_FIFO_THRESHOLD_Msk)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* TX_CONFIG[6] :IR_TX_IDLE_STATE. TX output State in idle. 0x1: High. 0x0: Low. */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define IR_TX_IDLE_STATE_Pos            (6UL)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define IR_TX_IDLE_STATE_Msk            (0x1UL &lt;&lt; IR_TX_IDLE_STATE_Pos)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define IR_TX_IDLE_STATE_CLR            (~IR_TX_IDLE_STATE_Msk)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* TX_CONFIG[5] :IR_TX_FIFO_OVER_INT_MASK. TX FIFO empty Interrupt. 0x1: Mask. 0x0: Unmask. */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_MASK_Pos    (5UL)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_MASK_Msk    (0x1UL &lt;&lt; IR_TX_FIFO_OVER_INT_MASK_Pos)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_MASK_CLR    (~IR_TX_FIFO_OVER_INT_MASK_Msk)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* TX_CONFIG[4] :IR_TX_FIFO_OVER_INT_EN. TX FIFO overflow Interrupt. 0x1: Enable. 0x0: Disable. */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_EN_Pos      (4UL)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_EN_Msk      (0x1UL &lt;&lt; IR_TX_FIFO_OVER_INT_EN_Pos)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_EN_CLR      (~IR_TX_FIFO_OVER_INT_EN_Msk)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_MSK_TO_EN_Pos   (IR_TX_FIFO_OVER_INT_MASK_Pos - IR_TX_FIFO_OVER_INT_EN_Pos)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* TX_CONFIG[3] :IR_TX_FIFO_LEVEL_INT_MASK. TX FIFO threshold Interrupt. 0x1: Mask. 0x0: Unmask. */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_MASK_Pos   (3UL)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_MASK_Msk   (0x1UL &lt;&lt; IR_TX_FIFO_LEVEL_INT_MASK_Pos)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_MASK_CLR   (~IR_TX_FIFO_LEVEL_INT_MASK_Msk)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* TX_CONFIG[2] :IR_TX_FIFO_EMPTY_INT_MASK. TX FIFO empty Interrupt. 0x1: Mask. 0x0: Unmask. */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_MASK_Pos   (2UL)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_MASK_Msk   (0x1UL &lt;&lt; IR_TX_FIFO_EMPTY_INT_MASK_Pos)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_MASK_CLR   (~IR_TX_FIFO_EMPTY_INT_MASK_Msk)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* TX_CONFIG[1] :IR_TX_FIFO_LEVEL_INT_EN. TX FIFO threshold Interrupt. 0x1: Enable. 0x0: Disable. */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_EN_Pos     (1UL)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_EN_Msk     (0x1UL &lt;&lt; IR_TX_FIFO_LEVEL_INT_EN_Pos)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_EN_CLR     (~IR_TX_FIFO_LEVEL_INT_EN_Msk)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* TX_CONFIG[0] :IR_TX_FIFO_EMPTY_INT_EN. TX FIFO empty Interrupt. 0x1: Enable. 0x0: Disable. */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_EN_Pos     (0UL)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_EN_Msk     (0x1UL &lt;&lt; IR_TX_FIFO_EMPTY_INT_EN_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_EN_CLR     (~IR_TX_FIFO_EMPTY_INT_EN_Msk)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define IR_TX_MSK_TO_EN_Pos             (IR_TX_FIFO_EMPTY_INT_MASK_Pos - IR_TX_FIFO_EMPTY_INT_EN_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define IR_TX_STATUS_TO_EN_Pos          (IR_TX_FIFO_OVER_INT_EN_Pos - IR_TX_FIFO_EMPTY_INT_MASK_Pos)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Register: TX_SR -----------------------------------------------------------*/</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* Description: TX_SR register. Offset: 0x08. Address: 0x40003008. */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* TX_SR[15] :IR_TX_FIFO_EMPTY. 0x1: empty. 0x0: not empty. */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_Pos            (15UL)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_Msk            (0x1UL &lt;&lt; IR_TX_FIFO_EMPTY_Pos)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* TX_SR[14] :IR_TX_FIFO_FULL. 0x1: full. 0x0: not full. */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_FULL_Pos             (14UL)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_FULL_Msk             (0x1UL &lt;&lt; IR_TX_FIFO_FULL_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* TX_SR[8] :IR_TX_FIFO_OFFSET. */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OFFSET_Pos           (8UL)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OFFSET_Msk           (0x3fUL &lt;&lt; IR_TX_FIFO_OFFSET_Pos)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* TX_SR[4] :IR_TX_STATUS. */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define IR_TX_STATUS_Pos                (4UL)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define IR_TX_STATUS_Msk                (0x1UL &lt;&lt; IR_TX_STATUS_Pos)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* TX_SR[2] :IR_TX_FIFO_OVER_INT_STATUS. */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_STATUS_Pos  (2UL)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_STATUS_Msk  (0x1UL &lt;&lt; IR_TX_FIFO_OVER_INT_STATUS_Pos)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* TX_SR[1] :IR_TX_FIFO_LEVEL_INT_STATUS. */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_STATUS_Pos (1UL)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_STATUS_Msk (0x1UL &lt;&lt; IR_TX_FIFO_LEVEL_INT_STATUS_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* TX_SR[0] :IR_TX_FIFO_EMPTY_INT_STATUS. */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_STATUS_Pos (0UL)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_STATUS_Msk (0x1UL &lt;&lt; IR_TX_FIFO_EMPTY_INT_STATUS_Pos)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Register: TX_INT_CLR -----------------------------------------------------------*/</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Description: TX_INT_CLR register. Offset: 0x10. Address: 0x40003010. */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* TX_INT_CLR[3] :IR_TX_FIFO_OVER_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_CLR_Pos     (3UL)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_OVER_INT_CLR_Msk     (0x1UL &lt;&lt; IR_TX_FIFO_OVER_INT_CLR_Pos)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* TX_INT_CLR[2] :IR_TX_FIFO_LEVEL_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_CLR_Pos    (2UL)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_LEVEL_INT_CLR_Msk    (0x1UL &lt;&lt; IR_TX_FIFO_LEVEL_INT_CLR_Pos)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* TX_INT_CLR[1] :IR_TX_FIFO_EMPTY_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_CLR_Pos    (1UL)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_EMPTY_INT_CLR_Msk    (0x1UL &lt;&lt; IR_TX_FIFO_EMPTY_INT_CLR_Pos)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* TX_INT_CLR[0] :IR_TX_FIFO_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_CLR_Pos              (0UL)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define IR_TX_FIFO_CLR_Msk              (0x1UL &lt;&lt; IR_TX_FIFO_CLR_Pos)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IR_INT_ALL_CLR                  (IR_TX_FIFO_OVER_INT_CLR_Msk | \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">                                         IR_TX_FIFO_LEVEL_INT_CLR_Msk | \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">                                         IR_TX_FIFO_EMPTY_INT_CLR_Msk)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Register: TX_FIFO ---------------------------------------------------------*/</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Description: TX_FIFO register. Offset: 0x14. Address: 0x40003014. */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* TX_FIFO[31] :IR_DATA_TYPE. 0x1: active carrier. 0x0: incative carrier. */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define IR_DATA_TYPE_Pos                (31UL)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define IR_DATA_TYPE_Msk                (0x1UL &lt;&lt; IR_DATA_TYPE_Pos)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define IR_DATA_TYPE_CLR                (~IR_DATA_TYPE_Msk)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* TX_FIFO[30] :IR_TX_LAST_PACKEET. 0x1: last packet. 0x0: normal packet. */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define IR_TX_LAST_PACKEET_Pos          (30UL)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define IR_TX_LAST_PACKEET_Msk          (0x1UL &lt;&lt; IR_TX_LAST_PACKEET_Pos)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define IR_TX_LAST_PACKEET_CLR          (~IR_TX_LAST_PACKEET_Msk)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* TX_FIFO[29:28] :IR_LOW_PERIOD_COMPENSATION */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IR_LOW_PERIOD_COMPENSATION_Pos  (27UL)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IR_LOW_PERIOD_COMPENSATION_Msk  (0x3UL &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define IR_LOW_PERIOD_COMPENSATION_CLR  (~IR_LOW_PERIOD_COMPENSATION_Msk)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Register: RX_CONFIG ------------------------------------------------------*/</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Description: IR RX CONFIG register. Offset: 0x18. Address: 0x40003018. */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* RX_CONFIG[28] :IR_RX_START. 0x1: Run. 0x0: Stop. */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define IR_RX_START_Pos                 (28UL)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define IR_RX_START_Msk                 (0x1UL &lt;&lt; IR_RX_START_Pos)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define IR_RX_START_CLR                 (~IR_RX_START_Msk)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* RX_CONFIG[27] :IR_RX_START_MODE. 0x1: auto mode. 0x0: manual mode. */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IR_RX_START_MODE_Pos            (27UL)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define IR_RX_START_MODE_Msk            (0x1UL &lt;&lt; IR_RX_START_MODE_Pos)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define IR_RX_START_MODE_CLR            (~IR_RX_START_MODE_Msk)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* RX_CONFIG[26] :IR_RX_MAN_START. 0x1: Start check waveform. */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define IR_RX_MAN_START_Pos             (26UL)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define IR_RX_MAN_START_Msk             (0x1UL &lt;&lt; IR_RX_MAN_START_Pos)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define IR_RX_MAN_START_CLR             (~IR_RX_MAN_START_Msk)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* RX_CONFIG[24] :IR_TRIGGER_MODE. 0x1: Run. */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* 0x0: high-&gt;low  trigger. 0x1: low-&gt;high trigger. 0x02: high-&gt;low  or low-&gt;high trigger. */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define IR_TRIGGER_MODE_Pos             (24UL)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define IR_TRIGGER_MODE_Msk             (0x3UL &lt;&lt; IR_TRIGGER_MODE_Pos)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define IR_TRIGGER_MODE_CLR             (~IR_TRIGGER_MODE_Msk)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* RX_CONFIG[21] :IR_FILTER_TIME. */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define IR_FILTER_TIME_Pos              (21UL)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define IR_FILTER_TIME_Msk              (0x3UL &lt;&lt; IR_FILTER_TIME_Pos)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define IR_FILTER_TIME_CLR              (~IR_FILTER_TIME_Msk)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* RX_CONFIG[19] :IR_RX_FIFO_ERROR_MASK_INT. 0x1: mask. 0x0: unmask.*/</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_MASK_INT_Pos   (19UL)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_MASK_INT_Msk   (0x1UL &lt;&lt; IR_RX_FIFO_ERROR_MASK_INT_Pos)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_MASK_INT_CLR   (~IR_RX_FIFO_ERROR_MASK_INT_Msk)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* RX_CONFIG[18] :IR_RX_CNT_THR_MASK_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_MASK_INT_Pos      (18UL)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_MASK_INT_Msk      (0x1UL &lt;&lt; IR_RX_CNT_THR_MASK_INT_Pos)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_MASK_INT_CLR      (~IR_RX_CNT_THR_MASK_INT_Msk)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* RX_CONFIG[17] :IR_RX_FIFO_OF_MASK_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_MASK_INT_Pos      (17UL)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_MASK_INT_Msk      (0x1UL &lt;&lt; IR_RX_FIFO_OF_MASK_INT_Pos)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_MASK_INT_CLR      (~IR_RX_FIFO_OF_MASK_INT_Msk)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* RX_CONFIG[16] :IR_RX_CNT_OF_MASK_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_MASK_INT_Pos       (16UL)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_MASK_INT_Msk       (0x1UL &lt;&lt; IR_RX_CNT_OF_MASK_INT_Pos)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_MASK_INT_CLR       (~IR_RX_CNT_OF_MASK_INT_Msk)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* RX_CONFIG[15] :IR_RX_FIFO_LEVEL_MASK_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_MASK_INT_Pos   (15UL)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_MASK_INT_Msk   (0x1UL &lt;&lt; IR_RX_FIFO_LEVEL_MASK_INT_Pos)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_MASK_INT_CLR   (~IR_RX_FIFO_LEVEL_MASK_INT_Msk)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* RX_CONFIG[14] :IR_RX_FIFO_FULL_MASK_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_MASK_INT_Pos    (14UL)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_MASK_INT_Msk    (0x1UL &lt;&lt; IR_RX_FIFO_FULL_MASK_INT_Pos)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_MASK_INT_CLR    (~IR_RX_FIFO_FULL_MASK_INT_Msk)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* RX_CONFIG[13] :IR_RX_FIFO_DISCARD_SET. 0x1: reject new data send to FIFO. 0x0: discard oldest data in FIFO.*/</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_DISCARD_SET_Pos      (13UL)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_DISCARD_SET_Msk      (0x1UL &lt;&lt; IR_RX_FIFO_DISCARD_SET_Pos)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_DISCARD_SET_CLR      (~IR_RX_FIFO_DISCARD_SET_Msk)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* RX_CONFIG[8] :IR_RX_FIFO_LEVE. */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_Pos            (8UL)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_Msk            (0x1fUL &lt;&lt; IR_RX_FIFO_LEVEL_Pos)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_CLR            (~IR_RX_FIFO_LEVEL_Msk)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* RX_CONFIG[5] :IR_RX_FIFO_ERROR_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_INT_Pos        (5UL)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_INT_Msk        (0x1UL &lt;&lt; IR_RX_FIFO_ERROR_INT_Pos)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_INT_CLR        (~IR_RX_FIFO_ERROR_INT_Msk)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* RX_CONFIG[4] :IR_RX_CNT_THR_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_INT_Pos           (4UL)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_INT_Msk           (0x1UL &lt;&lt; IR_RX_CNT_THR_INT_Pos)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_INT_CLR           (~IR_RX_CNT_THR_INT_Msk)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* RX_CONFIG[3] :IR_RX_FIFO_OF_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_INT_Pos           (3UL)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_INT_Msk           (0x1UL &lt;&lt; IR_RX_FIFO_OF_INT_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_INT_CLR           (~IR_RX_FIFO_OF_INT_Msk)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* RX_CONFIG[2] :IR_RX_CNT_OF_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_INT_Pos            (2UL)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_INT_Msk            (0x1UL &lt;&lt; IR_RX_CNT_OF_INT_Pos)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_INT_CLR            (~IR_RX_CNT_OF_INT_Msk)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* RX_CONFIG[1] :IR_RX_FIFO_LEVEL_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_INT_Pos        (1UL)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_INT_Msk        (0x1UL &lt;&lt; IR_RX_FIFO_LEVEL_INT_Pos)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_INT_CLR        (~IR_RX_FIFO_LEVEL_INT_Msk)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* RX_CONFIG[0] :IR_RX_FIFO_FULL_INT. 0x1: enable. 0x0: disable.*/</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_INT_Pos         (0UL)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_INT_Msk         (0x1UL &lt;&lt; IR_RX_FIFO_FULL_INT_Pos)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_INT_CLR         (~IR_RX_FIFO_FULL_INT_Msk)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define IR_RX_MSK_TO_EN_Pos             (IR_RX_FIFO_FULL_MASK_INT_Pos - IR_RX_FIFO_FULL_INT_Pos)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define IR_RX_MASK_ALL_INT              (IR_RX_FIFO_ERROR_MASK_INT_Msk | IR_RX_CNT_THR_MASK_INT_Msk | \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">                                         IR_RX_FIFO_OF_MASK_INT_Msk | IR_RX_CNT_OF_MASK_INT_Msk | \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">                                         IR_RX_FIFO_LEVEL_MASK_INT_Msk | IR_RX_FIFO_FULL_MASK_INT_Msk)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* Register: RX_SR -----------------------------------------------------------*/</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Description: RX_SR register. Offset: 0x1C. Address: 0x4000301C. */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* RX_SR[17] :IR_TX_FIFO_EMPTY. 0x1: empty. 0x0: not empty. */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_EMPTY_Pos            (17UL)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_EMPTY_Msk            (0x1UL &lt;&lt; IR_RX_FIFO_EMPTY_Pos)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* RX_SR[8] :IR_RX_FIFO_OFFSET. */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OFFSET_Pos           (8UL)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OFFSET_Msk           (0x3fUL &lt;&lt; IR_RX_FIFO_OFFSET_Pos)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OFFSET_CLR           (~IR_RX_FIFO_OFFSET_Msk)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* RX_SR[7] :IR_RX_STATUS. */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define IR_RX_STATUS_Pos                (7UL)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define IR_RX_STATUS_Msk                (0x1UL &lt;&lt; IR_RX_STATUS_Pos)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Register: RX_INT_CLR -----------------------------------------------------------*/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Description: RX_INT_CLR register. Offset: 0x20. Address: 0x40003020. */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* RX_INT_CLR[8] :IR_RX_FIFO_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_CLR_Pos              (8UL)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_CLR_Msk              (0x1UL &lt;&lt; IR_RX_FIFO_CLR_Pos)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* RX_INT_CLR[5] :IR_RX_FIFO_ERROR_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_INT_CLR_Pos    (5UL)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_ERROR_INT_CLR_Msk    (0x1UL &lt;&lt; IR_RX_FIFO_ERROR_INT_CLR_Pos)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* RX_INT_CLR[4] :IR_RX_CNT_THR_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_INT_CLR_Pos       (4UL)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_INT_CLR_Msk       (0x1UL &lt;&lt; IR_RX_CNT_THR_INT_CLR_Pos)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* RX_INT_CLR[3] :IR_RX_FIFO_OF_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_INT_CLR_Pos       (3UL)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_OF_INT_CLR_Msk       (0x1UL &lt;&lt; IR_RX_FIFO_OF_INT_CLR_Pos)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* RX_INT_CLR[2] :IR_RX_CNT_OF_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_INT_CLR_Pos        (2UL)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define IR_RX_CNT_OF_INT_CLR_Msk        (0x1UL &lt;&lt; IR_RX_CNT_OF_INT_CLR_Pos)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* RX_INT_CLR[1] :IR_RX_FIFO_LEVEL_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_INT_CLR_Pos    (1UL)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_LEVEL_INT_CLR_Msk    (0x1UL &lt;&lt; IR_RX_FIFO_LEVEL_INT_CLR_Pos)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* RX_INT_CLR[0] :IR_RX_FIFO_FULL_INT_CLR. Write 1 clear. */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_INT_CLR_Pos     (0UL)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_INT_CLR_Msk     (0x1UL &lt;&lt; IR_RX_FIFO_FULL_INT_CLR_Pos)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define IR_RX_INT_ALL_CLR               (IR_RX_FIFO_CLR_Msk | IR_RX_FIFO_ERROR_INT_CLR_Msk | \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">                                         IR_RX_CNT_THR_INT_CLR_Msk | IR_RX_FIFO_OF_INT_CLR_Msk | \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">                                         IR_RX_CNT_OF_INT_CLR_Msk | IR_RX_FIFO_LEVEL_INT_CLR_Msk | \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                                         IR_RX_FIFO_FULL_INT_CLR_Msk)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* Register: RX_CNT_INT_SEL -------------------------------------------------*/</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* Description: IR RX counter interrupt setting register. Offset: 0x24. Address: 0x40003024. */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* RX_CNT_INT_SEL[31] :IR_RX_CNT_THR_TRIGGER_LV. */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* 0x1: high level couner &gt;= threshlod trigger interrupt. 0x0: low level couner &gt;= threshlod trigger interrupt. */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_TYPE_Pos          (31UL)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_TYPE_Msk          (0x1UL &lt;&lt; IR_RX_CNT_THR_TYPE_Pos)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_TYPE_CLR          (~IR_RX_CNT_THR_TYPE_Msk)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* RX_CNT_INT_SEL[0] :IR_RX_CNT_THR. */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_Pos               (0UL)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_Msk               (0x7fffffffUL &lt;&lt; IR_RX_CNT_THR_Pos)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define IR_RX_CNT_THR_CLR               (~IR_RX_CNT_THR_Msk)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> *                         Types</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    uint32_t IR_Clock;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    uint32_t IR_Freq;               </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    uint32_t IR_DutyCycle;          </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    uint32_t IR_Mode;               </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    uint32_t IR_TxIdleLevel;        </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    uint32_t IR_TxInverse;          </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    uint32_t IR_TxFIFOThrLevel;     </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    uint32_t IR_RxStartMode;        </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    uint32_t IR_RxFIFOThrLevel;     </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    uint32_t IR_RxFIFOFullCtrl;     </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    uint32_t IR_RxTriggerMode;      </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    uint32_t IR_RxFilterTime;       </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    uint32_t IR_RxCntThrType;       </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    uint32_t IR_RxCntThr;           </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;} <a class="code" href="struct_i_r___init_type_def.html">IR_InitTypeDef</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *                         Constants</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___constants.html#gadccc59a55a2599f78d4ee5f2593a7d16">  352</a></span>&#160;<span class="preprocessor">#define IS_IR_PERIPH(PERIPH) ((PERIPH) == IR)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___constants.html#ga25a8d10b69c9c47d837ba5e0298ffc12">  353</a></span>&#160;<span class="preprocessor">#define IR_TX_FIFO_SIZE                   32</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___constants.html#gaf0d43e2819dfe7b32b4cc316c9709c22">  354</a></span>&#160;<span class="preprocessor">#define IR_RX_FIFO_SIZE                   32</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__x3e___i_r___frequency.html#gafb03ec83b4dc31eaf3a27c9b7ce39fcf">  360</a></span>&#160;<span class="preprocessor">#define IS_IR_FREQUENCY(F) (((F) &gt;= 1) &amp;&amp; ((F) &lt;= 72))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__x3e___i_r___mode.html#ga5acc9c2dbf5114f93857996feaeba701">  370</a></span>&#160;<span class="preprocessor">#define IR_MODE_TX                                  ((uint32_t)((uint32_t)0x0 &lt;&lt; IR_MODE_SEL_Pos))</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__x3e___i_r___mode.html#gad89153d65178210e6a2c81c85eb6759f">  371</a></span>&#160;<span class="preprocessor">#define IR_MODE_RX                                  ((uint32_t)((uint32_t)0x1 &lt;&lt; IR_MODE_SEL_Pos))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__x3e___i_r___mode.html#gae9586aad99194903672a84395209b33d">  373</a></span>&#160;<span class="preprocessor">#define IS_IR_MODE(MODE) (((MODE) == IR_MODE_TX) || ((MODE) == IR_MODE_RX))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__x3e___i_r___idle___status.html#gad58bc4f3f3014c3f78964c6996c85908">  383</a></span>&#160;<span class="preprocessor">#define IR_IDLE_OUTPUT_HIGH                         ((uint32_t)(0x01 &lt;&lt; IR_TX_IDLE_STATE_Pos))</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__x3e___i_r___idle___status.html#ga4dcc88863575d21a44666d62c204a4ac">  384</a></span>&#160;<span class="preprocessor">#define IR_IDLE_OUTPUT_LOW                          ((uint32_t)(0x00 &lt;&lt; IR_TX_IDLE_STATE_Pos))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__x3e___i_r___idle___status.html#gabc1775ad0f80ec4c42d92e528905caf5">  386</a></span>&#160;<span class="preprocessor">#define IS_IR_IDLE_STATUS(LEVEL) (((LEVEL) == IR_IDLE_OUTPUT_HIGH) || ((LEVEL) == IR_IDLE_OUTPUT_LOW))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__x3e___i_r___t_x___data___type.html#ga934063bdc25f0cdb6873be9c650ed070">  396</a></span>&#160;<span class="preprocessor">#define IR_TX_DATA_NORMAL                           ((uint32_t)(0 &lt;&lt; IR_FIFO_INVERSE_Pos))</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__x3e___i_r___t_x___data___type.html#ga90bb2e07dac9f8c99b20dfe0b8a9726b">  397</a></span>&#160;<span class="preprocessor">#define IR_TX_DATA_INVERSE                          ((uint32_t)(1 &lt;&lt; IR_FIFO_INVERSE_Pos))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__x3e___i_r___t_x___data___type.html#ga357e4c8af65275e960a36278399c0ca6">  399</a></span>&#160;<span class="preprocessor">#define IS_IR_TX_DATA_TYPE(TYPE) (((TYPE) == IR_TX_DATA_NORMAL) || ((TYPE) == IR_TX_DATA_INVERSE))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__x3e___i_r___tx___threshold.html#gaa0177aa2f292e7f93fe465c85199bb3c">  409</a></span>&#160;<span class="preprocessor">#define IS_IR_TX_THRESHOLD(THD)  ((THD) &lt;= IR_TX_FIFO_SIZE)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__x3e___i_r___rx___start___mode.html#ga69aceeb62d279fa0fa88f95818c58700">  419</a></span>&#160;<span class="preprocessor">#define IR_RX_AUTO_MODE                             ((uint32_t)((0x1) &lt;&lt; IR_RX_START_MODE_Pos))</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__x3e___i_r___rx___start___mode.html#ga352954d8b76e606f5107019f4fa40687">  420</a></span>&#160;<span class="preprocessor">#define IR_RX_MANUAL_MODE                           ((uint32_t)((0x0) &lt;&lt; IR_RX_START_MODE_Pos))</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__x3e___i_r___rx___start___mode.html#ga74214816b4d2c92d3abff06230fd3cbf">  422</a></span>&#160;<span class="preprocessor">#define IS_RX_START_MODE(MODE) (((MODE) == IR_RX_AUTO_MODE) || ((MODE) == IR_RX_MANUAL_MODE))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__x3e___i_r___rx___threshold.html#ga469356e95cd8aa7d5022bcd3b9debbb8">  432</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_THRESHOLD(THD) ((THD) &lt;= IR_RX_FIFO_SIZE)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___trigger___mode.html#ga3b3a1b7e48f82a2cad8d73cca637aab7">  442</a></span>&#160;<span class="preprocessor">#define IR_RX_FALL_EDGE                             ((uint32_t)((0x0) &lt;&lt; IR_TRIGGER_MODE_Pos))</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___trigger___mode.html#ga01b74c9bf80e3a8f629d91c6e653d693">  443</a></span>&#160;<span class="preprocessor">#define IR_RX_RISING_EDGE                           ((uint32_t)((0x1) &lt;&lt; IR_TRIGGER_MODE_Pos))</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___trigger___mode.html#gaef20a9804e7ac5a0eed34145fda09881">  444</a></span>&#160;<span class="preprocessor">#define IR_RX_DOUBLE_EDGE                           ((uint32_t)((0x2) &lt;&lt; IR_TRIGGER_MODE_Pos))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___trigger___mode.html#ga03aac85bdf65755167f108dcdf9d87b4">  446</a></span>&#160;<span class="preprocessor">#define IS_RX_RX_TRIGGER_EDGE(EDGE) (((EDGE) == IR_RX_FALL_EDGE) || ((EDGE) == IR_RX_RISING_EDGE) || ((EDGE) == IR_RX_DOUBLE_EDGE))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___f_i_f_o___d_i_s_c_a_r_d___s_e_t_t_i_n_g.html#gab7ba23ee15c6e10ff40a0eec63ec7129">  456</a></span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_DISCARD_NEWEST              ((uint32_t)(0 &lt;&lt; IR_RX_FIFO_DISCARD_SET_Pos))</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___f_i_f_o___d_i_s_c_a_r_d___s_e_t_t_i_n_g.html#ga6b94ce7a23867f306c5e3b816c29687f">  457</a></span>&#160;<span class="preprocessor">#define IR_RX_FIFO_FULL_DISCARD_OLDEST              ((uint32_t)(1 &lt;&lt; IR_RX_FIFO_DISCARD_SET_Pos))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___f_i_f_o___d_i_s_c_a_r_d___s_e_t_t_i_n_g.html#ga58785fd46b1f17a591d265ea4715b7d4">  459</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_FIFO_FULL_CTRL(CTRL)  (((CTRL) == IR_RX_FIFO_FULL_DISCARD_NEWEST) || ((CTRL) == IR_RX_FIFO_FULL_DISCARD_OLDEST))</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#ga9df98a0d996f3c9e85cfba3b66795326">  469</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_50ns                      ((uint32_t)((0x0) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#ga335a3337ed138d57afd3417045d3b3c8">  470</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_75ns                      ((uint32_t)((0x2) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#gaa59af9d9a32721fdbe1277d73e1ebb7c">  471</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_100ns                     ((uint32_t)((0x3) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#ga7d14e349f92f49843caee6c9609e69e1">  472</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_125ns                     ((uint32_t)((0x4) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#ga70bb992524ce9dc6ec059264fedbb65c">  473</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_150ns                     ((uint32_t)((0x5) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#gab83afc88d231c5d039852aa011b47ba8">  474</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_175ns                     ((uint32_t)((0x6) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#gaaa526f9bb8cb134a17aed7d369e2496d">  475</a></span>&#160;<span class="preprocessor">#define IR_RX_FILTER_TIME_200ns                     ((uint32_t)((0x7) &lt;&lt; IR_FILTER_TIME_Pos))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___filter___time.html#ga309a3c2b7e9520b00c91897f760d3a50">  477</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_FILTER_TIME_CTRL(CTRL)  (((CTRL) == IR_RX_FILTER_TIME_50ns) || \</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_75ns) || \</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_100ns) || \</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_125ns) || \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_150ns) || \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_175ns) || \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">                                          ((CTRL) == IR_RX_FILTER_TIME_200ns))</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___c_o_u_n_t_e_r___t_h_r_e_s_h_o_l_d___t_y_p_e.html#ga3db4c6a315a4f417a95592a956df8383">  492</a></span>&#160;<span class="preprocessor">#define IR_RX_Count_Low_Level                       ((uint32_t)0 &lt;&lt; IR_RX_CNT_THR_TYPE_Pos)</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___c_o_u_n_t_e_r___t_h_r_e_s_h_o_l_d___t_y_p_e.html#ga569a151024420953c881ba221f4d5e53">  493</a></span>&#160;<span class="preprocessor">#define IR_RX_Count_High_Level                      ((uint32_t)1 &lt;&lt; IR_RX_CNT_THR_TYPE_Pos)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__x3e___i_r___r_x___c_o_u_n_t_e_r___t_h_r_e_s_h_o_l_d___t_y_p_e.html#ga926ebfb24ba76f392d452e0865efcb4f">  495</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_COUNT_LEVEL_CTRL(CTRL)  (((CTRL) == IR_RX_Count_Low_Level) || ((CTRL) == IR_RX_Count_High_Level))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__x3e___i_r___rx___counter___threshold.html#ga600589f4adc595b6670710ace4722b20">  505</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_COUNTER_THRESHOLD(THD) ((THD) &lt;= IR_RX_CNT_THR_Msk)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* All interrupts in transmission mode */</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga7022b1b638d1f28da8ae8cf178a1dcde">  516</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_EMPTY                             ((uint32_t)IR_TX_FIFO_EMPTY_INT_EN_Msk)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga8b4c235c4e2de1ec5b1628a3b55ae7d4">  517</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_LEVEL                             ((uint32_t)IR_TX_FIFO_LEVEL_INT_EN_Msk)</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga77f7494a778b5ca0dac046512955a6fb">  518</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_OF                                ((uint32_t)IR_TX_FIFO_OVER_INT_EN_Msk)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* All interrupts in receiving mode */</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#gac1a8012fff330088abec0d4f9e99f43b">  520</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_FULL                              ((uint32_t)IR_RX_FIFO_FULL_INT_Msk)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#gad5bdf868b14f494160c5bbb3ed59ba90">  521</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_LEVEL                             ((uint32_t)IR_RX_FIFO_LEVEL_INT_Msk)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#gaa914a136f2e56dc70ea04d1e52f7446b">  522</a></span>&#160;<span class="preprocessor">#define IR_INT_RX_CNT_OF                            ((uint32_t)IR_RX_CNT_OF_INT_Msk)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga122c198db59a9cb628cb86d4bbb5f01c">  523</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_OF                                ((uint32_t)IR_RX_FIFO_OF_INT_Msk)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga9107e9107205ee7714c76320f631a2b3">  524</a></span>&#160;<span class="preprocessor">#define IR_INT_RX_CNT_THR                           ((uint32_t)IR_RX_CNT_THR_INT_Msk)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#gafe6fcb88c9b9fa54c0ecaa44c505d6ad">  525</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_ERROR                             ((uint32_t)IR_RX_FIFO_ERROR_INT_Msk)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#gab447ba972d5405d0534784fce38ce452">  527</a></span>&#160;<span class="preprocessor">#define IS_IR_TX_INT_CONFIG(CONFIG)   (((CONFIG) == IR_INT_TF_EMPTY)   || \</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_TF_LEVEL)   || \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_TF_OF))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga11dd1f26e311dbf7d2170ee3d33d4a0d">  531</a></span>&#160;<span class="preprocessor">#define IS_IR_RX_INT_CONFIG(CONFIG)   (((CONFIG) == IR_INT_RF_FULL)     || \</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_RF_LEVEL)   || \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_RX_CNT_OF)  || \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_RF_OF)      || \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_RX_CNT_THR) || \</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">                                       ((CONFIG) == IR_INT_RF_ERROR))</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___definition.html#ga68a9a7a7f8dc6251c1e22bd37d85fb3a">  537</a></span>&#160;<span class="preprocessor">#define IS_IR_INT_CONFIG(CONFIG)      (IS_IR_TX_INT_CONFIG(CONFIG) || IS_IR_RX_INT_CONFIG(CONFIG))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* Clear all interrupts in transmission mode */</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#gafb916cfa2aea961c1541789f59facb59">  548</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_EMPTY_CLR                                 ((uint32_t)IR_TX_FIFO_EMPTY_INT_CLR_Msk)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#gaabf63847425c7507bc24b123251751de">  549</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_LEVEL_CLR                                 ((uint32_t)IR_TX_FIFO_LEVEL_INT_CLR_Msk)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga26922665b4a57d4746e7e7d99f4177e6">  550</a></span>&#160;<span class="preprocessor">#define IR_INT_TF_OF_CLR                                    ((uint32_t)IR_TX_FIFO_OVER_INT_CLR_Msk)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* Clear all interrupts in receiving mode */</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga5f01dd33833c7c24981227652da324fb">  552</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_FULL_CLR                                  ((uint32_t)IR_RX_FIFO_FULL_INT_CLR_Msk)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga4c33e926c4f0a286649932c550fd136b">  553</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_LEVEL_CLR                                 ((uint32_t)IR_RX_FIFO_LEVEL_INT_CLR_Msk)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga0970eaccabce1d37d6ea76c9c305266f">  554</a></span>&#160;<span class="preprocessor">#define IR_INT_RX_CNT_OF_CLR                                ((uint32_t)IR_RX_CNT_OF_INT_CLR_Msk)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga303fbc0954cf0834dfa186ca9c880c4b">  555</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_OF_CLR                                    ((uint32_t)IR_RX_FIFO_OF_INT_CLR_Msk)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga62fc79f04b86125728bf6f8acfe9bd5e">  556</a></span>&#160;<span class="preprocessor">#define IR_INT_RX_CNT_THR_CLR                               ((uint32_t)IR_RX_CNT_THR_INT_CLR_Msk)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#gaab17fa85a329ca81ac8f5e8cc4f3dd6d">  557</a></span>&#160;<span class="preprocessor">#define IR_INT_RF_ERROR_CLR                                 ((uint32_t)IR_RX_FIFO_ERROR_INT_CLR_Msk)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga646788c6c5b8f240466e81e172c1e45c">  558</a></span>&#160;<span class="preprocessor">#define IR_RF_CLR                                           ((uint32_t)IR_RX_FIFO_CLR_Msk)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__x3e___i_r___interrupts___clear___flag.html#ga5ee969add033fd822c60a1469696d046">  559</a></span>&#160;<span class="preprocessor">#define IS_IR_INT_CLEAR(INT)            (((INT) == IR_INT_TF_EMPTY_CLR)  || ((INT) == IR_INT_TF_LEVEL_CLR)  || \</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">                                         ((INT) == IR_INT_TF_OF_CLR)      || ((INT) == IR_INT_RF_FULL_CLR)   || \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">                                         ((INT) == IR_INT_RF_LEVEL_CLR)   || ((INT) == IR_INT_RX_CNT_OF_CLR) || \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">                                         ((INT) == IR_INT_RF_OF_CLR)      || ((INT) == IR_INT_RX_CNT_THR_CLR)|| \</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">                                         ((INT) == IR_INT_RF_ERROR_CLR))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#ga84f483662120855c85dc12720495ad8e">  573</a></span>&#160;<span class="preprocessor">#define IR_FLAG_TF_EMPTY                                    ((uint32_t)IR_TX_FIFO_EMPTY_Msk)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#ga823d6a54f369dcfa20acaa6a6c64d049">  574</a></span>&#160;<span class="preprocessor">#define IR_FLAG_TF_FULL                                     ((uint32_t)IR_TX_FIFO_FULL_Msk)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#gafc62ed8dfbba535b09f886d47bdf0c03">  575</a></span>&#160;<span class="preprocessor">#define IR_FLAG_TX_RUN                                      ((uint32_t)IR_TX_STATUS_Msk)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#gae58084a69000c3cad7349baa29558716">  576</a></span>&#160;<span class="preprocessor">#define IR_FLAG_RF_EMPTY                                    ((uint32_t)IR_RX_FIFO_EMPTY_Msk)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#ga053d6def69714e6b008324caea368bed">  577</a></span>&#160;<span class="preprocessor">#define IR_FLAG_RX_RUN                                      ((uint32_t)IR_RX_STATUS_Msk)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__x3e___i_r___flag.html#ga1a682668e0d1c186c9ad6769c60a6dac">  579</a></span>&#160;<span class="preprocessor">#define IS_IR_FLAG(FLAG)                (((FLAG) == IR_FLAG_TF_EMPTY) || ((FLAG) == IR_FLAG_TF_FULL) || \</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">                                         ((FLAG) == IR_FLAG_TX_RUN) || ((FLAG) == IR_FLAG_RF_EMPTY) || \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                         ((FLAG) == IR_FLAG_RX_RUN))</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#ga93f6e6ad7df533ccbadf230d61f74fc0">  590</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0bad029c8b071511a8c592349c38c4ca">  593</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0bad029c8b071511a8c592349c38c4ca">IR_COMPEN_FLAG_0_8_CARRIER</a>      = ((uint32_t)(0 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae946dba767a1578ba05cc563447e3c6a">  594</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae946dba767a1578ba05cc563447e3c6a">IR_COMPEN_FLAG_1_8_CARRIER</a>      = ((uint32_t)(1 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a3cc515610d81666edb4dfbfc88d4735b">  595</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a3cc515610d81666edb4dfbfc88d4735b">IR_COMPEN_FLAG_1_4_CARRIER</a>      = ((uint32_t)(2 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8fe5db61a19544c8cd90498160c3d0a5">  596</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8fe5db61a19544c8cd90498160c3d0a5">IR_COMPEN_FLAG_2_8_CARRIER</a>      = ((uint32_t)(2 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6786c3b8614f22dba059de66978d2a6e">  597</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6786c3b8614f22dba059de66978d2a6e">IR_COMPEN_FLAG_3_8_CARRIER</a>      = ((uint32_t)(3 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae8f502033901472cb4dae411fe101413">  598</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae8f502033901472cb4dae411fe101413">IR_COMPEN_FLAG_1_2_CARRIER</a>      = ((uint32_t)(4 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6872c8362b45c48d9c8b6aec1e4fc011">  599</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6872c8362b45c48d9c8b6aec1e4fc011">IR_COMPEN_FLAG_4_8_CARRIER</a>      = ((uint32_t)(4 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0be9167fa68f767ab37b4bc64872ae13">  600</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0be9167fa68f767ab37b4bc64872ae13">IR_COMPEN_FLAG_5_8_CARRIER</a>      = ((uint32_t)(5 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8be1d7099f498d342ffdfc84e89b99eb">  601</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8be1d7099f498d342ffdfc84e89b99eb">IR_COMPEN_FLAG_6_8_CARRIER</a>      = ((uint32_t)(6 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a92741e15ee82525bcca1d2c3c53539a7">  602</a></span>&#160;    <a class="code" href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a92741e15ee82525bcca1d2c3c53539a7">IR_COMPEN_FLAG_7_8_CARRIER</a>      = ((uint32_t)(7 &lt;&lt; IR_LOW_PERIOD_COMPENSATION_Pos)),</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;} <a class="code" href="group___i_r___compensation___flag.html#ga93f6e6ad7df533ccbadf230d61f74fc0">IR_TX_COMPEN_TYPE</a>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *                         Functions</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gae8ccc52f4990de786b2daceaac0ebda6">IR_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gaf6abc176153d12a5d09f89896492f230">IR_Init</a>(<a class="code" href="struct_i_r___init_type_def.html">IR_InitTypeDef</a> *IR_InitStruct);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gaeb4d63c4b589f27b0d4078d709d5a720">IR_StructInit</a>(<a class="code" href="struct_i_r___init_type_def.html">IR_InitTypeDef</a> *IR_InitStruct);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gaa35fd88ec9b71d495943f18684e282ea">IR_Cmd</a>(uint32_t mode, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gac85f2ea12288362118b78040ecb5ffd8">IR_StartManualRxTrigger</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga9892c772986fe5ef05bbde68f81f9769">IR_SetRxCounterThreshold</a>(uint32_t IR_RxCntThrType, uint32_t IR_RxCntThr);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gab24d44506e374ce140c23092c1f6cbff">IR_SendBuf</a>(uint32_t *pBuf, uint32_t len, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> IsLastPacket);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga18a1562cf09679892a79acbbdadc2c61">IR_SendCompenBuf</a>(<a class="code" href="group___i_r___compensation___flag.html#ga93f6e6ad7df533ccbadf230d61f74fc0">IR_TX_COMPEN_TYPE</a> comp_type, uint32_t *pBuf, uint32_t len,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                      <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> IsLastPacket);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga57e8062508f0d96187fd0f404f94fcb7">IR_ReceiveBuf</a>(uint32_t *pBuf, uint32_t length);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga3ca7c9e503d98d65e01cf27428bda385">IR_INTConfig</a>(uint32_t IR_INT, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> newState);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga742c175219d9579d4df6f7a1fc269676">IR_MaskINTConfig</a>(uint32_t IR_INT, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> newState);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___i_r___exported___functions.html#ga48cc1b5be366b891292535718d9d5073">IR_GetINTStatus</a>(uint32_t IR_INT);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga589dc6b6d731bd90a5dea2b3fd0f5462">IR_ClearINTPendingBit</a>(uint32_t IR_CLEAR_INT);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga0c2a0aa7be36cc140a9d20ab037cddc0">  796</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___i_r___exported___functions.html#gae3238305e415891302fbbe6f8ddaa7dd">IR_GetTxFIFOFreeLen</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">return</span> (uint16_t)(<a class="code" href="group__x3e___i_r___exported___constants.html#ga25a8d10b69c9c47d837ba5e0298ffc12">IR_TX_FIFO_SIZE</a> - ((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_SR &amp; (IR_TX_FIFO_OFFSET_Msk)) &gt;&gt; 8));</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;}</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga49dddbc836447488746f9205708ad794">  806</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___i_r___exported___functions.html#ga0632c0b6b1937f01016c876327a9eed6">IR_GetRxDataLen</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;{</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">return</span> ((uint16_t)(((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_SR) &amp; IR_RX_FIFO_OFFSET_Msk) &gt;&gt; 8));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#gafd017a186514163d2f4cb93f17e37cd8">  816</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gadffdcad0328569a6eb7890de2810ec08">IR_SendData</a>(uint32_t data)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_FIFO = data;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;}</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga8aacd0e8dd9ade263c7e3ba82ba7a2e7">  826</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___i_r___exported___functions.html#ga581feeab272b9d287e8a75c5417fce6d">IR_ReceiveData</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_FIFO;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#gaec82303a51df37313ac32f50adae2f4b">  836</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga1a73def354b85412d7986856a4443ab4">IR_SetTxThreshold</a>(uint8_t thd)</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG &amp;= IR_TX_FIFO_THRESHOLD_CLR;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG |= (thd &lt;&lt; IR_TX_FIFO_THRESHOLD_Pos);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga1c1474fdb8d8d623a74d399e7c130ff8">  847</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gac77acecf29a6d2338a899c6042d3c5a9">IR_SetRxThreshold</a>(uint8_t thd)</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;{</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_CONFIG &amp;= IR_RX_FIFO_LEVEL_CLR;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_CONFIG |= (thd &lt;&lt; IR_RX_FIFO_LEVEL_Pos);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga0c8c4aeeb8553c4ef179db0f514b9bad">  858</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gafa6c03a3fb16b51509a0c11aac52bbdc">IR_ClearTxFIFO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_INT_CLR = IR_TX_FIFO_CLR_Msk;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#gaf302156eb0df7c2606bfefce5ab784bc">  868</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga3ed11706a9eda2ff8550f51fb62670b0">IR_ClearRxFIFO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_INT_CLR = IR_RX_FIFO_CLR_Msk;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;}</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga15d1608fd990b029d2b70229d7ee5919">  884</a></span>&#160;__STATIC_INLINE <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___i_r___exported___functions.html#ga2ab8fa7f61c25911b813e36bde15468f">IR_GetFlagStatus</a>(uint32_t IR_FLAG)</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__x3e___i_r___flag.html#ga1a682668e0d1c186c9ad6769c60a6dac">IS_IR_FLAG</a>(IR_FLAG));</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG &amp; IR_MODE_SEL_Msk)</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;RX_SR &amp; IR_FLAG)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            bitstatus = <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_SR &amp; IR_FLAG)</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        {</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;            bitstatus = <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;}</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#gaf7c5c8620405626f745f22b4f4eb56c4">  914</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#gac69ee63c8e47a29ad46c141e6d0d3187">IR_SetTxInverse</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="keywordflow">if</span> (NewState == <a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    {</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG |= IR_FIFO_INVERSE_Msk;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    }</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG &amp;= IR_FIFO_INVERSE_CLR;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    }</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__x3e___i_r___exported___functions.html#ga8aacfd741212ac2f549625ad1c1f3b18">  934</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___i_r___exported___functions.html#ga3ff4c75214c464f95b0af20052a89fe0">IR_TxOutputInverse</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">if</span> (NewState == <a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG |= IR_OUTPUT_INVERSE_Msk;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a>-&gt;TX_CONFIG &amp;= IR_OUTPUT_INVERSE_CLR;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    }</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTL876x_IR_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; <span class="comment">/* End of group 87x3e_IR_Exported_Functions */</span> <span class="comment">/* End of group 87x3e_IR */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2016 Realtek Semiconductor Corporation *****END OF FILE****/</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="ttc" id="group___i_r___exported___functions_html_ga581feeab272b9d287e8a75c5417fce6d"><div class="ttname"><a href="group___i_r___exported___functions.html#ga581feeab272b9d287e8a75c5417fce6d">IR_ReceiveData</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE uint32_t IR_ReceiveData(void)</div><div class="ttdoc">Read one data. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:828</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga3ca7c9e503d98d65e01cf27428bda385"><div class="ttname"><a href="group___i_r___exported___functions.html#ga3ca7c9e503d98d65e01cf27428bda385">IR_INTConfig</a></div><div class="ttdeci">void IR_INTConfig(uint32_t IR_INT, FunctionalState newState)</div><div class="ttdoc">Enables or disables the specified IR interrupts. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:322</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga68e22635ff207d8ca10459833856bd75"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75">IR</a></div><div class="ttdeci">#define IR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4360</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gac69ee63c8e47a29ad46c141e6d0d3187"><div class="ttname"><a href="group___i_r___exported___functions.html#gac69ee63c8e47a29ad46c141e6d0d3187">IR_SetTxInverse</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_SetTxInverse(FunctionalState NewState)</div><div class="ttdoc">set or reset tx data inverse. This parameter can be: ENABLE or DISABLE. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:916</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga48cc1b5be366b891292535718d9d5073"><div class="ttname"><a href="group___i_r___exported___functions.html#ga48cc1b5be366b891292535718d9d5073">IR_GetINTStatus</a></div><div class="ttdeci">ITStatus IR_GetINTStatus(uint32_t IR_INT)</div><div class="ttdoc">Get the specified IR interrupt status. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:436</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gae3238305e415891302fbbe6f8ddaa7dd"><div class="ttname"><a href="group___i_r___exported___functions.html#gae3238305e415891302fbbe6f8ddaa7dd">IR_GetTxFIFOFreeLen</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE uint16_t IR_GetTxFIFOFreeLen(void)</div><div class="ttdoc">Get free size of TX FIFO . </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:798</div></div>
<div class="ttc" id="group__x3e___i_r___flag_html_ga1a682668e0d1c186c9ad6769c60a6dac"><div class="ttname"><a href="group__x3e___i_r___flag.html#ga1a682668e0d1c186c9ad6769c60a6dac">IS_IR_FLAG</a></div><div class="ttdeci">#define IS_IR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:579</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga3ed11706a9eda2ff8550f51fb62670b0"><div class="ttname"><a href="group___i_r___exported___functions.html#ga3ed11706a9eda2ff8550f51fb62670b0">IR_ClearRxFIFO</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_ClearRxFIFO(void)</div><div class="ttdoc">Clear IR RX FIFO. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:870</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga589dc6b6d731bd90a5dea2b3fd0f5462"><div class="ttname"><a href="group___i_r___exported___functions.html#ga589dc6b6d731bd90a5dea2b3fd0f5462">IR_ClearINTPendingBit</a></div><div class="ttdeci">void IR_ClearINTPendingBit(uint32_t IR_CLEAR_INT)</div><div class="ttdoc">Clears the IR interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:489</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gaeb4d63c4b589f27b0d4078d709d5a720"><div class="ttname"><a href="group___i_r___exported___functions.html#gaeb4d63c4b589f27b0d4078d709d5a720">IR_StructInit</a></div><div class="ttdeci">void IR_StructInit(IR_InitTypeDef *IR_InitStruct)</div><div class="ttdoc">Fills each IR_InitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:94</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga3ff4c75214c464f95b0af20052a89fe0"><div class="ttname"><a href="group___i_r___exported___functions.html#ga3ff4c75214c464f95b0af20052a89fe0">IR_TxOutputInverse</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_TxOutputInverse(FunctionalState NewState)</div><div class="ttdoc">TX output inverse or not. This parameter can be: ENABLE or DISABLE. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:936</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gaa35fd88ec9b71d495943f18684e282ea"><div class="ttname"><a href="group___i_r___exported___functions.html#gaa35fd88ec9b71d495943f18684e282ea">IR_Cmd</a></div><div class="ttdeci">void IR_Cmd(uint32_t mode, FunctionalState NewState)</div><div class="ttdoc">Enable or disable the selected IR mode. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:122</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga742c175219d9579d4df6f7a1fc269676"><div class="ttname"><a href="group___i_r___exported___functions.html#ga742c175219d9579d4df6f7a1fc269676">IR_MaskINTConfig</a></div><div class="ttdeci">void IR_MaskINTConfig(uint32_t IR_INT, FunctionalState newState)</div><div class="ttdoc">Mask or unmask the specified IR interrupts. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:373</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gac77acecf29a6d2338a899c6042d3c5a9"><div class="ttname"><a href="group___i_r___exported___functions.html#gac77acecf29a6d2338a899c6042d3c5a9">IR_SetRxThreshold</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_SetRxThreshold(uint8_t thd)</div><div class="ttdoc">set tx threshold.when RX FIFO depth &gt;= threshold value, trigger interrupt </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:849</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a6786c3b8614f22dba059de66978d2a6e"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6786c3b8614f22dba059de66978d2a6e">IR_COMPEN_FLAG_3_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:604</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga0632c0b6b1937f01016c876327a9eed6"><div class="ttname"><a href="group___i_r___exported___functions.html#ga0632c0b6b1937f01016c876327a9eed6">IR_GetRxDataLen</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE uint16_t IR_GetRxDataLen(void)</div><div class="ttdoc">Get data size in RX FIFO. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:808</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a92741e15ee82525bcca1d2c3c53539a7"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a92741e15ee82525bcca1d2c3c53539a7">IR_COMPEN_FLAG_7_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:609</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gac85f2ea12288362118b78040ecb5ffd8"><div class="ttname"><a href="group___i_r___exported___functions.html#gac85f2ea12288362118b78040ecb5ffd8">IR_StartManualRxTrigger</a></div><div class="ttdeci">void IR_StartManualRxTrigger(void)</div><div class="ttdoc">Start trigger only in manual receive mode. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:161</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga57e8062508f0d96187fd0f404f94fcb7"><div class="ttname"><a href="group___i_r___exported___functions.html#ga57e8062508f0d96187fd0f404f94fcb7">IR_ReceiveBuf</a></div><div class="ttdeci">void IR_ReceiveBuf(uint32_t *pBuf, uint32_t length)</div><div class="ttdoc">Read data From RX FIO. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:297</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_ga93f6e6ad7df533ccbadf230d61f74fc0"><div class="ttname"><a href="group___i_r___compensation___flag.html#ga93f6e6ad7df533ccbadf230d61f74fc0">IR_TX_COMPEN_TYPE</a></div><div class="ttdeci">IR_TX_COMPEN_TYPE</div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:597</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a8be1d7099f498d342ffdfc84e89b99eb"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8be1d7099f498d342ffdfc84e89b99eb">IR_COMPEN_FLAG_6_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:608</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gafa6c03a3fb16b51509a0c11aac52bbdc"><div class="ttname"><a href="group___i_r___exported___functions.html#gafa6c03a3fb16b51509a0c11aac52bbdc">IR_ClearTxFIFO</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_ClearTxFIFO(void)</div><div class="ttdoc">Clear IR TX FIFO. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:860</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gaf6abc176153d12a5d09f89896492f230"><div class="ttname"><a href="group___i_r___exported___functions.html#gaf6abc176153d12a5d09f89896492f230">IR_Init</a></div><div class="ttdeci">void IR_Init(IR_InitTypeDef *IR_InitStruct)</div><div class="ttdoc">Initializes the IR peripheral according to the specified parameters in the IR_InitStruct. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:36</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga18a1562cf09679892a79acbbdadc2c61"><div class="ttname"><a href="group___i_r___exported___functions.html#ga18a1562cf09679892a79acbbdadc2c61">IR_SendCompenBuf</a></div><div class="ttdeci">void IR_SendCompenBuf(IR_TX_COMPEN_TYPE comp_type, uint32_t *pBuf, uint32_t len, FunctionalState IsLastPacket)</div><div class="ttdoc">Send compensation data. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:242</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gadffdcad0328569a6eb7890de2810ec08"><div class="ttname"><a href="group___i_r___exported___functions.html#gadffdcad0328569a6eb7890de2810ec08">IR_SendData</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_SendData(uint32_t data)</div><div class="ttdoc">Send one data. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:818</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga1a73def354b85412d7986856a4443ab4"><div class="ttname"><a href="group___i_r___exported___functions.html#ga1a73def354b85412d7986856a4443ab4">IR_SetTxThreshold</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE void IR_SetTxThreshold(uint8_t thd)</div><div class="ttdoc">set tx threshold.when TX FIFO depth &lt;= threshold value, trigger interrupt </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:838</div></div>
<div class="ttc" id="group__x3e___i_r___exported___constants_html_ga25a8d10b69c9c47d837ba5e0298ffc12"><div class="ttname"><a href="group__x3e___i_r___exported___constants.html#ga25a8d10b69c9c47d837ba5e0298ffc12">IR_TX_FIFO_SIZE</a></div><div class="ttdeci">#define IR_TX_FIFO_SIZE</div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:353</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0ae8f502033901472cb4dae411fe101413"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae8f502033901472cb4dae411fe101413">IR_COMPEN_FLAG_1_2_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:605</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a8fe5db61a19544c8cd90498160c3d0a5"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a8fe5db61a19544c8cd90498160c3d0a5">IR_COMPEN_FLAG_2_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:603</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a0bad029c8b071511a8c592349c38c4ca"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0bad029c8b071511a8c592349c38c4ca">IR_COMPEN_FLAG_0_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:600</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gae8ccc52f4990de786b2daceaac0ebda6"><div class="ttname"><a href="group___i_r___exported___functions.html#gae8ccc52f4990de786b2daceaac0ebda6">IR_DeInit</a></div><div class="ttdeci">void IR_DeInit(void)</div><div class="ttdoc">Deinitializes the IR peripheral registers to their default values. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:23</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a6872c8362b45c48d9c8b6aec1e4fc011"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a6872c8362b45c48d9c8b6aec1e4fc011">IR_COMPEN_FLAG_4_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:606</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_gab24d44506e374ce140c23092c1f6cbff"><div class="ttname"><a href="group___i_r___exported___functions.html#gab24d44506e374ce140c23092c1f6cbff">IR_SendBuf</a></div><div class="ttdeci">void IR_SendBuf(uint32_t *pBuf, uint32_t len, FunctionalState IsLastPacket)</div><div class="ttdoc">Send data. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:196</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga2ab8fa7f61c25911b813e36bde15468f"><div class="ttname"><a href="group___i_r___exported___functions.html#ga2ab8fa7f61c25911b813e36bde15468f">IR_GetFlagStatus</a></div><div class="ttdeci">__STATIC_ALWAYS_INLINE FlagStatus IR_GetFlagStatus(uint32_t IR_FLAG)</div><div class="ttdoc">Checks whether the specified IR flag is set or not. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:886</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a3cc515610d81666edb4dfbfc88d4735b"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a3cc515610d81666edb4dfbfc88d4735b">IR_COMPEN_FLAG_1_4_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:602</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4504</div></div>
<div class="ttc" id="struct_i_r___init_type_def_html"><div class="ttname"><a href="struct_i_r___init_type_def.html">IR_InitTypeDef</a></div><div class="ttdoc">IR initialize parameters. </div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:317</div></div>
<div class="ttc" id="group___i_r___exported___functions_html_ga9892c772986fe5ef05bbde68f81f9769"><div class="ttname"><a href="group___i_r___exported___functions.html#ga9892c772986fe5ef05bbde68f81f9769">IR_SetRxCounterThreshold</a></div><div class="ttdeci">void IR_SetRxCounterThreshold(uint32_t IR_RxCntThrType, uint32_t IR_RxCntThr)</div><div class="ttdoc">Configure counter threshold value in receiving mode.You can use it to stop receiving IR data...</div><div class="ttdef"><b>Definition:</b> rtl876x_ir.c:176</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0a0be9167fa68f767ab37b4bc64872ae13"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0a0be9167fa68f767ab37b4bc64872ae13">IR_COMPEN_FLAG_5_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:607</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> rtl876x.h:309</div></div>
<div class="ttc" id="group___i_r___compensation___flag_html_gga93f6e6ad7df533ccbadf230d61f74fc0ae946dba767a1578ba05cc563447e3c6a"><div class="ttname"><a href="group___i_r___compensation___flag.html#gga93f6e6ad7df533ccbadf230d61f74fc0ae946dba767a1578ba05cc563447e3c6a">IR_COMPEN_FLAG_1_8_CARRIER</a></div><div class="ttdef"><b>Definition:</b> rtl876x_ir.h:601</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
