{"Sridhar Narayanan": [0, ["Configuring multiple scan chains for minimum test time", ["Sridhar Narayanan", "Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1992.279408", "iccad", 1992]], "Rajesh Gupta": [0, ["Configuring multiple scan chains for minimum test time", ["Sridhar Narayanan", "Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1992.279408", "iccad", 1992]], "Melvin A. Breuer": [0, ["Configuring multiple scan chains for minimum test time", ["Sridhar Narayanan", "Rajesh Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1992.279408", "iccad", 1992]], "Pao-Chuan Chen": [0, ["Overall consideration of scan design and test generation", ["Pao-Chuan Chen", "Bin-Da Liu", "Jhing-Fa Wang"], "https://doi.org/10.1109/ICCAD.1992.279407", "iccad", 1992]], "Bin-Da Liu": [0, ["Overall consideration of scan design and test generation", ["Pao-Chuan Chen", "Bin-Da Liu", "Jhing-Fa Wang"], "https://doi.org/10.1109/ICCAD.1992.279407", "iccad", 1992]], "Jhing-Fa Wang": [6.462535202444997e-05, ["Overall consideration of scan design and test generation", ["Pao-Chuan Chen", "Bin-Da Liu", "Jhing-Fa Wang"], "https://doi.org/10.1109/ICCAD.1992.279407", "iccad", 1992]], "Y. H. Choi": [50, ["Configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices", ["Y. H. Choi", "T. Jung"], "https://doi.org/10.1109/ICCAD.1992.279406", "iccad", 1992]], "T. Jung": [50, ["Configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices", ["Y. H. Choi", "T. Jung"], "https://doi.org/10.1109/ICCAD.1992.279406", "iccad", 1992]], "Soo Young Lee": [0.9948376417160034, ["An algorithm to reduce test application time in full scan designs", ["Soo Young Lee", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1992.279405", "iccad", 1992]], "Kewal K. Saluja": [0, ["An algorithm to reduce test application time in full scan designs", ["Soo Young Lee", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1992.279405", "iccad", 1992]], "Surendra Burman": [0, ["New channel segmentation model and associated routing algorithm for high performance FPGAs", ["Surendra Burman", "Chandar Kamalanathan", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279404", "iccad", 1992]], "Chandar Kamalanathan": [0, ["New channel segmentation model and associated routing algorithm for high performance FPGAs", ["Surendra Burman", "Chandar Kamalanathan", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279404", "iccad", 1992]], "Naveed A. Sherwani": [0, ["New channel segmentation model and associated routing algorithm for high performance FPGAs", ["Surendra Burman", "Chandar Kamalanathan", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279404", "iccad", 1992], ["Zero skew clock routing in multiple-clock synchronous systems", ["Wasim Khan", "Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279327", "iccad", 1992]], "Kai Zhu": [0, ["On channel segmentation design for row-based FPGAs", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1992.279403", "iccad", 1992]], "D. F. Wong": [0, ["On channel segmentation design for row-based FPGAs", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1992.279403", "iccad", 1992]], "Akhilesh Tyagi": [0, ["VLSI design parsing (preliminary version)", ["Akhilesh Tyagi"], "https://doi.org/10.1109/ICCAD.1992.279402", "iccad", 1992]], "Tsung D. Lee": [0.01896760007366538, ["Aesthetic routing for transistor schematics", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1992.279400", "iccad", 1992]], "Lawrence P. McNamee": [0, ["Aesthetic routing for transistor schematics", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1992.279400", "iccad", 1992]], "Robert J. Francis": [0, ["A tutorial on logic synthesis for lookup-table based FPGAs", ["Robert J. Francis"], "https://doi.org/10.1109/ICCAD.1992.279399", "iccad", 1992]], "Jason Cong": [0, ["An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1109/ICCAD.1992.279398", "iccad", 1992]], "Yuzheng Ding": [0, ["An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1109/ICCAD.1992.279398", "iccad", 1992]], "Yuji Kukimoto": [0, ["Rectification method for lookup-table type FPGA's", ["Yuji Kukimoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1992.279397", "iccad", 1992]], "Masahiro Fujita": [0, ["Rectification method for lookup-table type FPGA's", ["Yuji Kukimoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1992.279397", "iccad", 1992]], "Seok-Yoon Kim": [0.9999399185180664, ["AWE macromodels of VLSI interconnect for circuit simulation", ["Seok-Yoon Kim", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279396", "iccad", 1992]], "Nanda Gopal": [0, ["AWE macromodels of VLSI interconnect for circuit simulation", ["Seok-Yoon Kim", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279396", "iccad", 1992]], "Lawrence T. Pillage": [0, ["AWE macromodels of VLSI interconnect for circuit simulation", ["Seok-Yoon Kim", "Nanda Gopal", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279396", "iccad", 1992], ["ETA: electrical-level timing analysis", ["Ronn B. Brashear", "Douglas R. Holberg", "M. Ray Mercer", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279364", "iccad", 1992]], "J. Eric Bracken": [0, ["Extension of the asymptotic waveform evaluation technique with the method of characteristics", ["J. Eric Bracken", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279395", "iccad", 1992]], "Vivek Raghavan": [0, ["Extension of the asymptotic waveform evaluation technique with the method of characteristics", ["J. Eric Bracken", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279395", "iccad", 1992]], "Ronald A. Rohrer": [0, ["Extension of the asymptotic waveform evaluation technique with the method of characteristics", ["J. Eric Bracken", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279395", "iccad", 1992], ["Numerical integration algorithms and asymptotic waveform evaluation (AWE)", ["M. Murat Alaybeyi", "John Y. Lee", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279394", "iccad", 1992]], "M. Murat Alaybeyi": [0, ["Numerical integration algorithms and asymptotic waveform evaluation (AWE)", ["M. Murat Alaybeyi", "John Y. Lee", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279394", "iccad", 1992]], "John Y. Lee": [0.0002870158787118271, ["Numerical integration algorithms and asymptotic waveform evaluation (AWE)", ["M. Murat Alaybeyi", "John Y. Lee", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1992.279394", "iccad", 1992]], "Ashish S. Gadagkar": [0, ["Timing distribution in VHDL behavioral models", ["Ashish S. Gadagkar", "James R. Armstrong"], "https://doi.org/10.1109/ICCAD.1992.279393", "iccad", 1992]], "James R. Armstrong": [0, ["Timing distribution in VHDL behavioral models", ["Ashish S. Gadagkar", "James R. Armstrong"], "https://doi.org/10.1109/ICCAD.1992.279393", "iccad", 1992]], "Richard Burch": [0, ["McPOWER: a Monte Carlo approach to power estimation", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1992.279392", "iccad", 1992]], "Farid N. Najm": [0, ["McPOWER: a Monte Carlo approach to power estimation", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1992.279392", "iccad", 1992]], "Ping Yang": [4.002356581622735e-05, ["McPOWER: a Monte Carlo approach to power estimation", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1992.279392", "iccad", 1992]], "Timothy N. Trick": [0, ["McPOWER: a Monte Carlo approach to power estimation", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Timothy N. Trick"], "https://doi.org/10.1109/ICCAD.1992.279392", "iccad", 1992]], "Daniel Brand": [0, ["Exhaustive simulation need not require an exponential number of tests", ["Daniel Brand"], "https://doi.org/10.1109/ICCAD.1992.279391", "iccad", 1992]], "Alexandre Yakovlev": [0, ["A unified signal transition graph model for asynchronous control circuit synthesis", ["Alexandre Yakovlev", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279390", "iccad", 1992]], "Luciano Lavagno": [0, ["A unified signal transition graph model for asynchronous control circuit synthesis", ["Alexandre Yakovlev", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279390", "iccad", 1992]], "Alberto L. Sangiovanni-Vincentelli": [0, ["A unified signal transition graph model for asynchronous control circuit synthesis", ["Alexandre Yakovlev", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279390", "iccad", 1992], ["Graph algorithms for clock schedule optimization", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279401", "iccad", 1992], ["Automatic compositional minimization in CTL model checking", ["Massimiliano Chiodo", "Thomas R. Shiple", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1992.279379", "iccad", 1992], ["Behavioral simulation for noise in mixed-mode sampled-data systems", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279353", "iccad", 1992], ["Valid clocking in wavepipelined circuits", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279318", "iccad", 1992]], "Peter Vanbekbergen": [0, ["A generalized state assignment theory for transformation on signal transition graphs", ["Peter Vanbekbergen", "Bill Lin", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1992.279389", "iccad", 1992]], "Bill Lin": [0, ["A generalized state assignment theory for transformation on signal transition graphs", ["Peter Vanbekbergen", "Bill Lin", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1992.279389", "iccad", 1992]], "Gert Goossens": [0, ["A generalized state assignment theory for transformation on signal transition graphs", ["Peter Vanbekbergen", "Bill Lin", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1992.279389", "iccad", 1992]], "Hugo De Man": [0, ["A generalized state assignment theory for transformation on signal transition graphs", ["Peter Vanbekbergen", "Bill Lin", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1992.279389", "iccad", 1992]], "Kuan-Jen Lin": [0, ["On the verification of state-coding in STGs", ["Kuan-Jen Lin", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1992.279388", "iccad", 1992]], "Chen-Shang Lin": [0, ["On the verification of state-coding in STGs", ["Kuan-Jen Lin", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1992.279388", "iccad", 1992]], "Thomas G. Szymanski": [0, ["Verifying clock schedules", ["Thomas G. Szymanski", "Narendra V. Shenoy"], "https://doi.org/10.1109/ICCAD.1992.279387", "iccad", 1992]], "Narendra V. Shenoy": [0, ["Verifying clock schedules", ["Thomas G. Szymanski", "Narendra V. Shenoy"], "https://doi.org/10.1109/ICCAD.1992.279387", "iccad", 1992], ["Graph algorithms for clock schedule optimization", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279401", "iccad", 1992]], "Robert K. Brayton": [0, ["Graph algorithms for clock schedule optimization", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279401", "iccad", 1992], ["Automatic compositional minimization in CTL model checking", ["Massimiliano Chiodo", "Thomas R. Shiple", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1992.279379", "iccad", 1992], ["Valid clocking in wavepipelined circuits", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279318", "iccad", 1992]], "Timothy M. Burks": [0, ["Identification of critical paths in circuits with level-sensitive latches", ["Timothy M. Burks", "Karem A. Sakallah", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.1992.279386", "iccad", 1992]], "Karem A. Sakallah": [0, ["Identification of critical paths in circuits with level-sensitive latches", ["Timothy M. Burks", "Karem A. Sakallah", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.1992.279386", "iccad", 1992], ["Using constraint geometry to determine maximum rate pipeline clocking", ["Chuan-Hua Chang", "Edward S. Davidson", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279385", "iccad", 1992], ["Ravel: assigned-delay compiled-code logic simulation", ["Emily J. Shriver", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279346", "iccad", 1992]], "Trevor N. Mudge": [0, ["Identification of critical paths in circuits with level-sensitive latches", ["Timothy M. Burks", "Karem A. Sakallah", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.1992.279386", "iccad", 1992]], "Chuan-Hua Chang": [2.407984311947331e-09, ["Using constraint geometry to determine maximum rate pipeline clocking", ["Chuan-Hua Chang", "Edward S. Davidson", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279385", "iccad", 1992]], "Edward S. Davidson": [0, ["Using constraint geometry to determine maximum rate pipeline clocking", ["Chuan-Hua Chang", "Edward S. Davidson", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279385", "iccad", 1992]], "Jin-fuw Lee": [0.013474571518599987, ["HIMALAYAS - a hierarchical compaction system with a minimized constraint set", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1109/ICCAD.1992.279384", "iccad", 1992]], "Donald T. Tang": [0, ["HIMALAYAS - a hierarchical compaction system with a minimized constraint set", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1109/ICCAD.1992.279384", "iccad", 1992]], "Ravi Varadarajan": [0, ["Cloning techniques for hierarchical compaction", ["Ravi Varadarajan", "Cyrus Bamji"], "https://doi.org/10.1109/ICCAD.1992.279383", "iccad", 1992]], "Cyrus Bamji": [0, ["Cloning techniques for hierarchical compaction", ["Ravi Varadarajan", "Cyrus Bamji"], "https://doi.org/10.1109/ICCAD.1992.279383", "iccad", 1992]], "Toru Awashima": [0, ["An optimal chip compaction method based on shortest path algorithm with automatic jog insertion", ["Toru Awashima", "Wataru Yamamoto", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1992.279382", "iccad", 1992]], "Wataru Yamamoto": [0, ["An optimal chip compaction method based on shortest path algorithm with automatic jog insertion", ["Toru Awashima", "Wataru Yamamoto", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1992.279382", "iccad", 1992]], "Masao Sato": [0, ["An optimal chip compaction method based on shortest path algorithm with automatic jog insertion", ["Toru Awashima", "Wataru Yamamoto", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1992.279382", "iccad", 1992]], "Tatsuo Ohtsuki": [0, ["An optimal chip compaction method based on shortest path algorithm with automatic jog insertion", ["Toru Awashima", "Wataru Yamamoto", "Masao Sato", "Tatsuo Ohtsuki"], "https://doi.org/10.1109/ICCAD.1992.279382", "iccad", 1992]], "Goro Suzuki": [0, ["MOSAIC: a tile-based datapath layout generator", ["Goro Suzuki", "Tetsuya Yamamoto", "Kyoji Yuyama", "Kotaro Hirasawa"], "https://doi.org/10.1109/ICCAD.1992.279381", "iccad", 1992]], "Tetsuya Yamamoto": [0, ["MOSAIC: a tile-based datapath layout generator", ["Goro Suzuki", "Tetsuya Yamamoto", "Kyoji Yuyama", "Kotaro Hirasawa"], "https://doi.org/10.1109/ICCAD.1992.279381", "iccad", 1992]], "Kyoji Yuyama": [0, ["MOSAIC: a tile-based datapath layout generator", ["Goro Suzuki", "Tetsuya Yamamoto", "Kyoji Yuyama", "Kotaro Hirasawa"], "https://doi.org/10.1109/ICCAD.1992.279381", "iccad", 1992]], "Kotaro Hirasawa": [0, ["MOSAIC: a tile-based datapath layout generator", ["Goro Suzuki", "Tetsuya Yamamoto", "Kyoji Yuyama", "Kotaro Hirasawa"], "https://doi.org/10.1109/ICCAD.1992.279381", "iccad", 1992]], "Massimiliano Chiodo": [0, ["Automatic compositional minimization in CTL model checking", ["Massimiliano Chiodo", "Thomas R. Shiple", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1992.279379", "iccad", 1992]], "Thomas R. Shiple": [0, ["Automatic compositional minimization in CTL model checking", ["Massimiliano Chiodo", "Thomas R. Shiple", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1992.279379", "iccad", 1992]], "Enrico Macii": [0, ["Verification of systems containing counters", ["Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279378", "iccad", 1992]], "Bernard Plessier": [0, ["Verification of systems containing counters", ["Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279378", "iccad", 1992]], "Fabio Somenzi": [0, ["Verification of systems containing counters", ["Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279378", "iccad", 1992], ["A new algorithm for the binate covering problem and its application to the minimization of Boolean relations", ["Seh-Woong Jeong", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279335", "iccad", 1992]], "Filip Van Aelten": [0, ["Automatic generation and verification of sufficient correctness properties for synchronous processors", ["Filip Van Aelten", "Stan Y. Liao", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1992.279377", "iccad", 1992]], "Stan Y. Liao": [0, ["Automatic generation and verification of sufficient correctness properties for synchronous processors", ["Filip Van Aelten", "Stan Y. Liao", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1992.279377", "iccad", 1992]], "Jonathan Allen": [0, ["Automatic generation and verification of sufficient correctness properties for synchronous processors", ["Filip Van Aelten", "Stan Y. Liao", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1992.279377", "iccad", 1992], ["FICOM: a framework for incremental consistency maintenance in multi-representation, structural VLSI databases", ["Robert C. Armstrong", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1992.279350", "iccad", 1992], ["Engineering education: trends and needs (panel)", ["Stephen W. Director", "Jonathan Allen", "J. Duley"], "http://doi.acm.org/10.1145/304032.305617", "iccad", 1992]], "Srinivas Devadas": [0, ["Automatic generation and verification of sufficient correctness properties for synchronous processors", ["Filip Van Aelten", "Stan Y. Liao", "Jonathan Allen", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1992.279377", "iccad", 1992], ["Verification of asynchronous interface circuits with bounded wire delays", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "https://doi.org/10.1109/ICCAD.1992.279376", "iccad", 1992], ["On average power dissipation and random pattern testability of CMOS combinational logic networks", ["Amelia Shen", "Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1992.279338", "iccad", 1992]], "Kurt Keutzer": [0, ["Verification of asynchronous interface circuits with bounded wire delays", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "https://doi.org/10.1109/ICCAD.1992.279376", "iccad", 1992], ["On average power dissipation and random pattern testability of CMOS combinational logic networks", ["Amelia Shen", "Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1992.279338", "iccad", 1992]], "Sharad Malik": [0, ["Verification of asynchronous interface circuits with bounded wire delays", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "https://doi.org/10.1109/ICCAD.1992.279376", "iccad", 1992], ["Exploiting multi-cycle false paths in the performance optimization of sequential circuits", ["Pranav Ashar", "Sujit Dey", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1992.279319", "iccad", 1992]], "Albert R. Wang": [1.3879488704182652e-11, ["Verification of asynchronous interface circuits with bounded wire delays", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "https://doi.org/10.1109/ICCAD.1992.279376", "iccad", 1992]], "Abdolreza Nabavi-Lishi": [0, ["Delay and bus current evaluation in CMOS logic circuits", ["Abdolreza Nabavi-Lishi", "Nicholas C. Rumin"], "https://doi.org/10.1109/ICCAD.1992.279375", "iccad", 1992]], "Nicholas C. Rumin": [0, ["Delay and bus current evaluation in CMOS logic circuits", ["Abdolreza Nabavi-Lishi", "Nicholas C. Rumin"], "https://doi.org/10.1109/ICCAD.1992.279375", "iccad", 1992]], "F. Rouatbi": [0, ["Power estimation tool for sub-micron CMOS VLSI circuits", ["F. Rouatbi", "Baher Haroun", "Asim J. Al-Khalili"], "https://doi.org/10.1109/ICCAD.1992.279374", "iccad", 1992]], "Baher Haroun": [0, ["Power estimation tool for sub-micron CMOS VLSI circuits", ["F. Rouatbi", "Baher Haroun", "Asim J. Al-Khalili"], "https://doi.org/10.1109/ICCAD.1992.279374", "iccad", 1992]], "Asim J. Al-Khalili": [0, ["Power estimation tool for sub-micron CMOS VLSI circuits", ["F. Rouatbi", "Baher Haroun", "Asim J. Al-Khalili"], "https://doi.org/10.1109/ICCAD.1992.279374", "iccad", 1992]], "Ping-Chung Li": [0, ["A probabilistic timing approach to hot-carrier effect estimation", ["Ping-Chung Li", "Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1992.279373", "iccad", 1992]], "Georgios I. Stamoulis": [0, ["A probabilistic timing approach to hot-carrier effect estimation", ["Ping-Chung Li", "Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1992.279373", "iccad", 1992]], "Ibrahim N. Hajj": [0, ["A probabilistic timing approach to hot-carrier effect estimation", ["Ping-Chung Li", "Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1992.279373", "iccad", 1992]], "Daniel G. Saab": [0, ["CRIS: a test cultivation program for sequential VLSI circuits", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1992.279372", "iccad", 1992], ["Behavioral synthesis for testability", ["Chung-Hsing Chen", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1992.279304", "iccad", 1992]], "Youssef Saab": [0, ["CRIS: a test cultivation program for sequential VLSI circuits", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1992.279372", "iccad", 1992]], "Jacob A. Abraham": [0, ["CRIS: a test cultivation program for sequential VLSI circuits", ["Daniel G. Saab", "Youssef Saab", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1992.279372", "iccad", 1992], ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", "iccad", 1992]], "Balkrishna Ramkumar": [0, ["Portable parallel test generation for sequential circuits", ["Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279371", "iccad", 1992], ["ProperSYN: a portable parallel algorithm for logic synthesis", ["Kaushik De", "Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279336", "iccad", 1992]], "Prithviraj Banerjee": [0, ["Portable parallel test generation for sequential circuits", ["Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279371", "iccad", 1992], ["ProperSYN: a portable parallel algorithm for logic synthesis", ["Kaushik De", "Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279336", "iccad", 1992]], "Rabindra K. Roy": [0, ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", "iccad", 1992]], "Abhijit Chatterjee": [0, ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", "iccad", 1992]], "Janak H. Patel": [0, ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", "iccad", 1992], ["E-PROOFS: a CMOS bridging fault simulator", ["Gary S. Greenstein", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279362", "iccad", 1992], ["A comparative study of design for testability methods using high-level and gate-level descriptions", ["Vivek Chickermane", "Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279302", "iccad", 1992]], "Manuel A. dAbreu": [0, ["Automatic test generation for linear digital systems with bi-level search using matrix transform methods", ["Rabindra K. Roy", "Abhijit Chatterjee", "Janak H. Patel", "Jacob A. Abraham", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1992.279370", "iccad", 1992]], "Tsing-Fa Lee": [6.683379891181396e-11, ["An effective methodology for functional pipelining", ["Tsing-Fa Lee", "Allen C.-H. Wu", "Daniel Gajski", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1992.279369", "iccad", 1992]], "Allen C.-H. Wu": [1.682977819605913e-10, ["An effective methodology for functional pipelining", ["Tsing-Fa Lee", "Allen C.-H. Wu", "Daniel Gajski", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1992.279369", "iccad", 1992], ["An efficient multi-view design model for real-time interactive synthesis", ["Allen C.-H. Wu", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1992.279352", "iccad", 1992], ["Accurate layout area and delay modeling for system level design", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", "iccad", 1992]], "Daniel Gajski": [0, ["An effective methodology for functional pipelining", ["Tsing-Fa Lee", "Allen C.-H. Wu", "Daniel Gajski", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1992.279369", "iccad", 1992], ["An efficient multi-view design model for real-time interactive synthesis", ["Allen C.-H. Wu", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1992.279352", "iccad", 1992], ["Accurate layout area and delay modeling for system level design", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", "iccad", 1992]], "Youn-Long Lin": [0, ["An effective methodology for functional pipelining", ["Tsing-Fa Lee", "Allen C.-H. Wu", "Daniel Gajski", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1992.279369", "iccad", 1992]], "Hironori Komi": [0, ["A scheduling method by stepwise expansion in high-level synthesis", ["Hironori Komi", "Shoichiro Yamada", "Kunio Fukunaga"], "https://doi.org/10.1109/ICCAD.1992.279368", "iccad", 1992]], "Shoichiro Yamada": [0, ["A scheduling method by stepwise expansion in high-level synthesis", ["Hironori Komi", "Shoichiro Yamada", "Kunio Fukunaga"], "https://doi.org/10.1109/ICCAD.1992.279368", "iccad", 1992]], "Kunio Fukunaga": [0, ["A scheduling method by stepwise expansion in high-level synthesis", ["Hironori Komi", "Shoichiro Yamada", "Kunio Fukunaga"], "https://doi.org/10.1109/ICCAD.1992.279368", "iccad", 1992]], "Catherine H. Gebotys": [0, ["Optimal synthesis of multichip architectures", ["Catherine H. Gebotys"], "https://doi.org/10.1109/ICCAD.1992.279367", "iccad", 1992]], "Yu-Hsu Chang": [0.0009104252967517823, ["Analytic macromodeling and simulation fo tightly-coupled mixed analog-digital circuits", ["Yu-Hsu Chang", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1992.279366", "iccad", 1992]], "Andrew T. Yang": [8.938485951404118e-09, ["Analytic macromodeling and simulation fo tightly-coupled mixed analog-digital circuits", ["Yu-Hsu Chang", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1992.279366", "iccad", 1992]], "Peter Feldmann": [0, ["Automatic differentiation in circuit simulation and device modeling", ["Peter Feldmann", "Robert C. Melville", "Shahriar Moinian"], "https://doi.org/10.1109/ICCAD.1992.279380", "iccad", 1992]], "Robert C. Melville": [0, ["Automatic differentiation in circuit simulation and device modeling", ["Peter Feldmann", "Robert C. Melville", "Shahriar Moinian"], "https://doi.org/10.1109/ICCAD.1992.279380", "iccad", 1992]], "Shahriar Moinian": [0, ["Automatic differentiation in circuit simulation and device modeling", ["Peter Feldmann", "Robert C. Melville", "Shahriar Moinian"], "https://doi.org/10.1109/ICCAD.1992.279380", "iccad", 1992]], "Kimon W. Michaels": [0, ["A methodology for improved circuit simulation efficiency via topology-based variable accuracy device modeling", ["Kimon W. Michaels", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1992.279365", "iccad", 1992]], "Andrzej J. Strojwas": [0, ["A methodology for improved circuit simulation efficiency via topology-based variable accuracy device modeling", ["Kimon W. Michaels", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1992.279365", "iccad", 1992]], "Ronn B. Brashear": [0, ["ETA: electrical-level timing analysis", ["Ronn B. Brashear", "Douglas R. Holberg", "M. Ray Mercer", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279364", "iccad", 1992]], "Douglas R. Holberg": [0, ["ETA: electrical-level timing analysis", ["Ronn B. Brashear", "Douglas R. Holberg", "M. Ray Mercer", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279364", "iccad", 1992]], "M. Ray Mercer": [0, ["ETA: electrical-level timing analysis", ["Ronn B. Brashear", "Douglas R. Holberg", "M. Ray Mercer", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1992.279364", "iccad", 1992]], "So-Zen Yao": [0, ["An optimal probe testing algorithm for the connectivity verification of MCM substrates", ["So-Zen Yao", "Nan-Chi Chou", "Chung-Kuan Cheng", "T. C. Hu"], "https://doi.org/10.1109/ICCAD.1992.279363", "iccad", 1992]], "Nan-Chi Chou": [0, ["An optimal probe testing algorithm for the connectivity verification of MCM substrates", ["So-Zen Yao", "Nan-Chi Chou", "Chung-Kuan Cheng", "T. C. Hu"], "https://doi.org/10.1109/ICCAD.1992.279363", "iccad", 1992]], "Chung-Kuan Cheng": [0, ["An optimal probe testing algorithm for the connectivity verification of MCM substrates", ["So-Zen Yao", "Nan-Chi Chou", "Chung-Kuan Cheng", "T. C. Hu"], "https://doi.org/10.1109/ICCAD.1992.279363", "iccad", 1992], ["A probabilistic multicommodity-flow solution to circuit clustering problems", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1992.279333", "iccad", 1992]], "T. C. Hu": [0, ["An optimal probe testing algorithm for the connectivity verification of MCM substrates", ["So-Zen Yao", "Nan-Chi Chou", "Chung-Kuan Cheng", "T. C. Hu"], "https://doi.org/10.1109/ICCAD.1992.279363", "iccad", 1992]], "Gary S. Greenstein": [0, ["E-PROOFS: a CMOS bridging fault simulator", ["Gary S. Greenstein", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279362", "iccad", 1992]], "Irith Pomeranz": [0, ["On the generation of small dictionaries for fault location", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279361", "iccad", 1992], ["An efficient non-enumerative method to estimate path delay fault coverage", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279312", "iccad", 1992], ["COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits", ["Lakshmi N. Reddy", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279311", "iccad", 1992]], "Sudhakar M. Reddy": [0, ["On the generation of small dictionaries for fault location", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279361", "iccad", 1992], ["An efficient non-enumerative method to estimate path delay fault coverage", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279312", "iccad", 1992], ["COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits", ["Lakshmi N. Reddy", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279311", "iccad", 1992]], "Uwe Hubner": [0, ["Efficient partitioning and analysis of digital CMOS-circuits", ["Uwe Hubner", "Heinrich Theodor Vierhaus"], "https://doi.org/10.1109/ICCAD.1992.279360", "iccad", 1992]], "Heinrich Theodor Vierhaus": [0, ["Efficient partitioning and analysis of digital CMOS-circuits", ["Uwe Hubner", "Heinrich Theodor Vierhaus"], "https://doi.org/10.1109/ICCAD.1992.279360", "iccad", 1992]], "Wim F. J. Verhaegh": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992], ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "Paul E. R. Lippens": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992], ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "Emile H. L. Aarts": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992], ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "Jan H. M. Korst": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992]], "Albert van der Werf": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992], ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "Jef L. van Meerbergen": [0, ["Efficiency improvements for force-directed scheduling", ["Wim F. J. Verhaegh", "Paul E. R. Lippens", "Emile H. L. Aarts", "Jan H. M. Korst", "Albert van der Werf", "Jef L. van Meerbergen"], "https://doi.org/10.1109/ICCAD.1992.279359", "iccad", 1992], ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "M. J. H. Peek": [0, ["Area optimization of multi-functional processing units", ["Albert van der Werf", "M. J. H. Peek", "Emile H. L. Aarts", "Jef L. van Meerbergen", "Paul E. R. Lippens", "Wim F. J. Verhaegh"], "https://doi.org/10.1109/ICCAD.1992.279358", "iccad", 1992]], "Anantha Chandrakasan": [0, ["HYPER-LP: a system for power minimization using architectural transformations", ["Anantha Chandrakasan", "Miodrag Potkonjak", "Jan M. Rabaey", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279357", "iccad", 1992]], "Miodrag Potkonjak": [0, ["HYPER-LP: a system for power minimization using architectural transformations", ["Anantha Chandrakasan", "Miodrag Potkonjak", "Jan M. Rabaey", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279357", "iccad", 1992], ["Maximally fast and arbitrarily fast implementation of linear computations", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1992.279356", "iccad", 1992], ["Performance optimization of sequential circuits by eliminating retiming bottlenecks", ["Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1109/ICCAD.1992.279320", "iccad", 1992]], "Jan M. Rabaey": [0, ["HYPER-LP: a system for power minimization using architectural transformations", ["Anantha Chandrakasan", "Miodrag Potkonjak", "Jan M. Rabaey", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279357", "iccad", 1992], ["Maximally fast and arbitrarily fast implementation of linear computations", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1992.279356", "iccad", 1992]], "Robert W. Brodersen": [0, ["HYPER-LP: a system for power minimization using architectural transformations", ["Anantha Chandrakasan", "Miodrag Potkonjak", "Jan M. Rabaey", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279357", "iccad", 1992], ["Design of system interface modules", ["Jane S. Sun", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279324", "iccad", 1992]], "Steven J. Seda": [0, ["Lazy-expansion symbolic expression approximation in SYNAP", ["Steven J. Seda", "Marc G. R. Degrauwe", "Wolfgang Fichtner"], "https://doi.org/10.1109/ICCAD.1992.279355", "iccad", 1992]], "Marc G. R. Degrauwe": [0, ["Lazy-expansion symbolic expression approximation in SYNAP", ["Steven J. Seda", "Marc G. R. Degrauwe", "Wolfgang Fichtner"], "https://doi.org/10.1109/ICCAD.1992.279355", "iccad", 1992]], "Wolfgang Fichtner": [0, ["Lazy-expansion symbolic expression approximation in SYNAP", ["Steven J. Seda", "Marc G. R. Degrauwe", "Wolfgang Fichtner"], "https://doi.org/10.1109/ICCAD.1992.279355", "iccad", 1992]], "Francisco V. Fernandez": [0, ["Accuate simplification of large symbolic formulae", ["Francisco V. Fernandez", "Angel Rodriguez-Vazquez", "J. D. Martin", "Jose L. Huertas"], "https://doi.org/10.1109/ICCAD.1992.279354", "iccad", 1992]], "Angel Rodriguez-Vazquez": [0, ["Accuate simplification of large symbolic formulae", ["Francisco V. Fernandez", "Angel Rodriguez-Vazquez", "J. D. Martin", "Jose L. Huertas"], "https://doi.org/10.1109/ICCAD.1992.279354", "iccad", 1992]], "J. D. Martin": [0, ["Accuate simplification of large symbolic formulae", ["Francisco V. Fernandez", "Angel Rodriguez-Vazquez", "J. D. Martin", "Jose L. Huertas"], "https://doi.org/10.1109/ICCAD.1992.279354", "iccad", 1992]], "Jose L. Huertas": [0, ["Accuate simplification of large symbolic formulae", ["Francisco V. Fernandez", "Angel Rodriguez-Vazquez", "J. D. Martin", "Jose L. Huertas"], "https://doi.org/10.1109/ICCAD.1992.279354", "iccad", 1992]], "Edward W. Y. Liu": [0, ["Behavioral simulation for noise in mixed-mode sampled-data systems", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279353", "iccad", 1992]], "Tedd Hadley": [0, ["An efficient multi-view design model for real-time interactive synthesis", ["Allen C.-H. Wu", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1992.279352", "iccad", 1992]], "Roger P. Ang": [0, ["Equivalent design representations and transformations for interactive scheduling", ["Roger P. Ang", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1992.279351", "iccad", 1992]], "Nikil D. Dutt": [0, ["Equivalent design representations and transformations for interactive scheduling", ["Roger P. Ang", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.1992.279351", "iccad", 1992]], "Robert C. Armstrong": [0, ["FICOM: a framework for incremental consistency maintenance in multi-representation, structural VLSI databases", ["Robert C. Armstrong", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1992.279350", "iccad", 1992]], "Leon Stok": [0, ["False loops through resource sharing", ["Leon Stok"], "https://doi.org/10.1109/ICCAD.1992.279349", "iccad", 1992]], "Andreas Kuehlmann": [0, ["Timing analysis in high-level synthesis", ["Andreas Kuehlmann", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1992.279348", "iccad", 1992]], "Reinaldo A. Bergamaschi": [0, ["Timing analysis in high-level synthesis", ["Andreas Kuehlmann", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1992.279348", "iccad", 1992]], "Champaka Ramachandran": [0, ["Accurate layout area and delay modeling for system level design", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", "iccad", 1992]], "Fadi J. Kurdahi": [0, ["Accurate layout area and delay modeling for system level design", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", "iccad", 1992]], "Viraphol Chaiyakul": [0, ["Accurate layout area and delay modeling for system level design", ["Champaka Ramachandran", "Fadi J. Kurdahi", "Daniel Gajski", "Allen C.-H. Wu", "Viraphol Chaiyakul"], "https://doi.org/10.1109/ICCAD.1992.279347", "iccad", 1992]], "Emily J. Shriver": [0, ["Ravel: assigned-delay compiled-code logic simulation", ["Emily J. Shriver", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1992.279346", "iccad", 1992]], "Abdulla Bataineh": [0, ["Parallel logic and fault simulation algorithms for shared memory vector machines", ["Abdulla Bataineh", "Fusun Ozguner", "Imre Szauter"], "https://doi.org/10.1109/ICCAD.1992.279345", "iccad", 1992]], "Fusun Ozguner": [0, ["Parallel logic and fault simulation algorithms for shared memory vector machines", ["Abdulla Bataineh", "Fusun Ozguner", "Imre Szauter"], "https://doi.org/10.1109/ICCAD.1992.279345", "iccad", 1992]], "Imre Szauter": [0, ["Parallel logic and fault simulation algorithms for shared memory vector machines", ["Abdulla Bataineh", "Fusun Ozguner", "Imre Szauter"], "https://doi.org/10.1109/ICCAD.1992.279345", "iccad", 1992]], "Naoaki Suganuma": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Yukihiro Murata": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Satoru Nakata": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Shinichi Nagata": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Masahiro Tomita": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Kotaro Hirano": [0, ["Reconfigurable machine and its application to logic diagnosis", ["Naoaki Suganuma", "Yukihiro Murata", "Satoru Nakata", "Shinichi Nagata", "Masahiro Tomita", "Kotaro Hirano"], "https://doi.org/10.1109/ICCAD.1992.279344", "iccad", 1992]], "Ausif Mahmood": [0, ["A logic simulation engine based on a modified data flow architecture", ["Ausif Mahmood", "William I. Baker", "Jayantha A. Herath", "Anura P. Jayasumana"], "https://doi.org/10.1109/ICCAD.1992.279343", "iccad", 1992]], "William I. Baker": [0, ["A logic simulation engine based on a modified data flow architecture", ["Ausif Mahmood", "William I. Baker", "Jayantha A. Herath", "Anura P. Jayasumana"], "https://doi.org/10.1109/ICCAD.1992.279343", "iccad", 1992]], "Jayantha A. Herath": [0, ["A logic simulation engine based on a modified data flow architecture", ["Ausif Mahmood", "William I. Baker", "Jayantha A. Herath", "Anura P. Jayasumana"], "https://doi.org/10.1109/ICCAD.1992.279343", "iccad", 1992]], "Anura P. Jayasumana": [0, ["A logic simulation engine based on a modified data flow architecture", ["Ausif Mahmood", "William I. Baker", "Jayantha A. Herath", "Anura P. Jayasumana"], "https://doi.org/10.1109/ICCAD.1992.279343", "iccad", 1992]], "Jiri Soukup": [0, ["Maze router without a grid map", ["Jiri Soukup"], "https://doi.org/10.1109/ICCAD.1992.279342", "iccad", 1992]], "Mysore Sriram": [0, ["Detailed layer assignment for MCM routing", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1992.279341", "iccad", 1992]], "Sung-Mo Kang": [0.8804949820041656, ["Detailed layer assignment for MCM routing", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1992.279341", "iccad", 1992]], "De-Sheng Chen": [0, ["A wire-length minimization algorithm for single-layer layouts", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1992.279340", "iccad", 1992]], "Majid Sarrafzadeh": [0, ["A wire-length minimization algorithm for single-layer layouts", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1992.279340", "iccad", 1992]], "Sujoy Mitra": [0, ["System-level routing of mixed-signal ASICs in WREN", ["Sujoy Mitra", "Sudip Nag", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1992.279339", "iccad", 1992]], "Sudip Nag": [0, ["System-level routing of mixed-signal ASICs in WREN", ["Sujoy Mitra", "Sudip Nag", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1992.279339", "iccad", 1992]], "Rob A. Rutenbar": [0, ["System-level routing of mixed-signal ASICs in WREN", ["Sujoy Mitra", "Sudip Nag", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1992.279339", "iccad", 1992]], "L. Richard Carley": [0, ["System-level routing of mixed-signal ASICs in WREN", ["Sujoy Mitra", "Sudip Nag", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1992.279339", "iccad", 1992]], "Amelia Shen": [0, ["On average power dissipation and random pattern testability of CMOS combinational logic networks", ["Amelia Shen", "Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1992.279338", "iccad", 1992]], "Abhijit Ghosh": [0, ["On average power dissipation and random pattern testability of CMOS combinational logic networks", ["Amelia Shen", "Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1992.279338", "iccad", 1992]], "Jerry R. Burch": [0, ["Efficient Boolean function matching", ["Jerry R. Burch", "David E. Long"], "https://doi.org/10.1109/ICCAD.1992.279337", "iccad", 1992]], "David E. Long": [0, ["Efficient Boolean function matching", ["Jerry R. Burch", "David E. Long"], "https://doi.org/10.1109/ICCAD.1992.279337", "iccad", 1992]], "Kaushik De": [0, ["ProperSYN: a portable parallel algorithm for logic synthesis", ["Kaushik De", "Balkrishna Ramkumar", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1992.279336", "iccad", 1992]], "Seh-Woong Jeong": [0.9998686164617538, ["A new algorithm for the binate covering problem and its application to the minimization of Boolean relations", ["Seh-Woong Jeong", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1992.279335", "iccad", 1992]], "Lars W. Hagen": [0, ["A new approach to effective circuit clustering", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1992.279334", "iccad", 1992]], "Andrew B. Kahng": [0, ["A new approach to effective circuit clustering", ["Lars W. Hagen", "Andrew B. Kahng"], "https://doi.org/10.1109/ICCAD.1992.279334", "iccad", 1992]], "Ching-Wei Yeh": [0, ["A probabilistic multicommodity-flow solution to circuit clustering problems", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1992.279333", "iccad", 1992]], "Ting-Ting Y. Lin": [0, ["A probabilistic multicommodity-flow solution to circuit clustering problems", ["Ching-Wei Yeh", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1992.279333", "iccad", 1992]], "L. James Hwang": [3.1193335914281306e-08, ["Optimal replication for min-cut partitioning", ["L. James Hwang", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1992.279332", "iccad", 1992]], "Abbas El Gamal": [0, ["Optimal replication for min-cut partitioning", ["L. James Hwang", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1992.279332", "iccad", 1992]], "Mattan Kamon": [0, ["Efficient techniques for inductance extraction of complex 3-D geometries", ["Mattan Kamon", "Michael J. Tsuk", "C. Smithhisler", "Jacob White"], "https://doi.org/10.1109/ICCAD.1992.279331", "iccad", 1992]], "Michael J. Tsuk": [0, ["Efficient techniques for inductance extraction of complex 3-D geometries", ["Mattan Kamon", "Michael J. Tsuk", "C. Smithhisler", "Jacob White"], "https://doi.org/10.1109/ICCAD.1992.279331", "iccad", 1992]], "C. Smithhisler": [0, ["Efficient techniques for inductance extraction of complex 3-D geometries", ["Mattan Kamon", "Michael J. Tsuk", "C. Smithhisler", "Jacob White"], "https://doi.org/10.1109/ICCAD.1992.279331", "iccad", 1992]], "Jacob White": [0, ["Efficient techniques for inductance extraction of complex 3-D geometries", ["Mattan Kamon", "Michael J. Tsuk", "C. Smithhisler", "Jacob White"], "https://doi.org/10.1109/ICCAD.1992.279331", "iccad", 1992]], "Ali El-Zein": [0, ["An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines", ["Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1109/ICCAD.1992.279330", "iccad", 1992]], "Salim Chowdhury": [0, ["An analytical method for finding the maximum crosstalk in lossless-coupled transmission lines", ["Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1109/ICCAD.1992.279330", "iccad", 1992]], "Sanjay L. Manney": [0, ["Time domain analysis of nonuniform frequency dependent high-speed interconnects", ["Sanjay L. Manney", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1992.279329", "iccad", 1992]], "Michel S. Nakhla": [0, ["Time domain analysis of nonuniform frequency dependent high-speed interconnects", ["Sanjay L. Manney", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1992.279329", "iccad", 1992]], "Qi-Jun Zhang": [0, ["Time domain analysis of nonuniform frequency dependent high-speed interconnects", ["Sanjay L. Manney", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1992.279329", "iccad", 1992]], "Stephen W. Director": [0, ["Engineering education: trends and needs (panel)", ["Stephen W. Director", "Jonathan Allen", "J. Duley"], "http://doi.acm.org/10.1145/304032.305617", "iccad", 1992]], "J. Duley": [0, ["Engineering education: trends and needs (panel)", ["Stephen W. Director", "Jonathan Allen", "J. Duley"], "http://doi.acm.org/10.1145/304032.305617", "iccad", 1992]], "Ying-Meng Li": [0, ["A zero-skew clock routing scheme for VLSI circuits", ["Ying-Meng Li", "Marwan A. Jabri"], "https://doi.org/10.1109/ICCAD.1992.279328", "iccad", 1992]], "Marwan A. Jabri": [0, ["A zero-skew clock routing scheme for VLSI circuits", ["Ying-Meng Li", "Marwan A. Jabri"], "https://doi.org/10.1109/ICCAD.1992.279328", "iccad", 1992]], "Wasim Khan": [0, ["Zero skew clock routing in multiple-clock synchronous systems", ["Wasim Khan", "Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279327", "iccad", 1992]], "Moazzem Hossain": [0, ["Zero skew clock routing in multiple-clock synchronous systems", ["Wasim Khan", "Moazzem Hossain", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1992.279327", "iccad", 1992]], "Dirk Theune": [0, ["HERO: hierarchical EMC-constrained routing", ["Dirk Theune", "Ralf Thiele", "Thomas Lengauer", "Anja Feldmann"], "https://doi.org/10.1109/ICCAD.1992.279326", "iccad", 1992]], "Ralf Thiele": [0, ["HERO: hierarchical EMC-constrained routing", ["Dirk Theune", "Ralf Thiele", "Thomas Lengauer", "Anja Feldmann"], "https://doi.org/10.1109/ICCAD.1992.279326", "iccad", 1992]], "Thomas Lengauer": [0, ["HERO: hierarchical EMC-constrained routing", ["Dirk Theune", "Ralf Thiele", "Thomas Lengauer", "Anja Feldmann"], "https://doi.org/10.1109/ICCAD.1992.279326", "iccad", 1992]], "Anja Feldmann": [0, ["HERO: hierarchical EMC-constrained routing", ["Dirk Theune", "Ralf Thiele", "Thomas Lengauer", "Anja Feldmann"], "https://doi.org/10.1109/ICCAD.1992.279326", "iccad", 1992]], "Qing Zhu": [0, ["Perfect-balance planar clock routing with minimal path-length", ["Qing Zhu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1992.279325", "iccad", 1992]], "Wayne Wei-Ming Dai": [0, ["Perfect-balance planar clock routing with minimal path-length", ["Qing Zhu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1992.279325", "iccad", 1992]], "Jane S. Sun": [0.09404799342155457, ["Design of system interface modules", ["Jane S. Sun", "Robert W. Brodersen"], "https://doi.org/10.1109/ICCAD.1992.279324", "iccad", 1992]], "G. Menez": [0, ["A partitioning algorithm for system-level synthesis", ["G. Menez", "Michel Auguin", "Fernand Boeri", "C. Carriere"], "https://doi.org/10.1109/ICCAD.1992.279323", "iccad", 1992]], "Michel Auguin": [0, ["A partitioning algorithm for system-level synthesis", ["G. Menez", "Michel Auguin", "Fernand Boeri", "C. Carriere"], "https://doi.org/10.1109/ICCAD.1992.279323", "iccad", 1992]], "Fernand Boeri": [0, ["A partitioning algorithm for system-level synthesis", ["G. Menez", "Michel Auguin", "Fernand Boeri", "C. Carriere"], "https://doi.org/10.1109/ICCAD.1992.279323", "iccad", 1992]], "C. Carriere": [0, ["A partitioning algorithm for system-level synthesis", ["G. Menez", "Michel Auguin", "Fernand Boeri", "C. Carriere"], "https://doi.org/10.1109/ICCAD.1992.279323", "iccad", 1992]], "Pai H. Chou": [0, ["Synthesis fo the hardware/software interface in microcontroller-based systems", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1992.279322", "iccad", 1992]], "Ross B. Ortega": [0, ["Synthesis fo the hardware/software interface in microcontroller-based systems", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1992.279322", "iccad", 1992]], "Gaetano Borriello": [0, ["Synthesis fo the hardware/software interface in microcontroller-based systems", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1992.279322", "iccad", 1992]], "Heinrich Kramer": [0, ["Assignment of global memory elements for multi-process VHDL specifications", ["Heinrich Kramer", "Jens Muller"], "https://doi.org/10.1109/ICCAD.1992.279321", "iccad", 1992]], "Jens Muller": [0, ["Assignment of global memory elements for multi-process VHDL specifications", ["Heinrich Kramer", "Jens Muller"], "https://doi.org/10.1109/ICCAD.1992.279321", "iccad", 1992]], "Sujit Dey": [0, ["Performance optimization of sequential circuits by eliminating retiming bottlenecks", ["Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1109/ICCAD.1992.279320", "iccad", 1992], ["Exploiting multi-cycle false paths in the performance optimization of sequential circuits", ["Pranav Ashar", "Sujit Dey", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1992.279319", "iccad", 1992]], "Steven G. Rothweiler": [0, ["Performance optimization of sequential circuits by eliminating retiming bottlenecks", ["Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1109/ICCAD.1992.279320", "iccad", 1992]], "Pranav Ashar": [0, ["Exploiting multi-cycle false paths in the performance optimization of sequential circuits", ["Pranav Ashar", "Sujit Dey", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1992.279319", "iccad", 1992]], "William K. C. Lam": [0, ["Valid clocking in wavepipelined circuits", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1992.279318", "iccad", 1992]], "Shinji Kimura": [0, ["Precise timing verification of logic circuits under combined delay model", ["Shinji Kimura", "Shigemi Kashima", "Hiromasa Haneda"], "https://doi.org/10.1109/ICCAD.1992.279317", "iccad", 1992]], "Shigemi Kashima": [0, ["Precise timing verification of logic circuits under combined delay model", ["Shinji Kimura", "Shigemi Kashima", "Hiromasa Haneda"], "https://doi.org/10.1109/ICCAD.1992.279317", "iccad", 1992]], "Hiromasa Haneda": [0, ["Precise timing verification of logic circuits under combined delay model", ["Shinji Kimura", "Shigemi Kashima", "Hiromasa Haneda"], "https://doi.org/10.1109/ICCAD.1992.279317", "iccad", 1992]], "Elisabeth Kupitz": [0, ["DECOR - tightly integrated Design Control and Observation", ["Elisabeth Kupitz", "Jurgen Tacken"], "https://doi.org/10.1109/ICCAD.1992.279316", "iccad", 1992]], "Jurgen Tacken": [0, ["DECOR - tightly integrated Design Control and Observation", ["Elisabeth Kupitz", "Jurgen Tacken"], "https://doi.org/10.1109/ICCAD.1992.279316", "iccad", 1992]], "Peter Bingley": [0, ["Incorporating design flow management in a framework based CAD system", ["Peter Bingley", "K. Olav ten Bosch", "Pieter van der Wolf"], "https://doi.org/10.1109/ICCAD.1992.279315", "iccad", 1992]], "K. Olav ten Bosch": [0, ["Incorporating design flow management in a framework based CAD system", ["Peter Bingley", "K. Olav ten Bosch", "Pieter van der Wolf"], "https://doi.org/10.1109/ICCAD.1992.279315", "iccad", 1992]], "Pieter van der Wolf": [0, ["Incorporating design flow management in a framework based CAD system", ["Peter Bingley", "K. Olav ten Bosch", "Pieter van der Wolf"], "https://doi.org/10.1109/ICCAD.1992.279315", "iccad", 1992]], "Venu Vasudevan": [0, ["DAMOCLES: an observer-based approach to design tracking", ["Venu Vasudevan", "Yves Mathys", "Jim Tolar"], "https://doi.org/10.1109/ICCAD.1992.279314", "iccad", 1992]], "Yves Mathys": [0, ["DAMOCLES: an observer-based approach to design tracking", ["Venu Vasudevan", "Yves Mathys", "Jim Tolar"], "https://doi.org/10.1109/ICCAD.1992.279314", "iccad", 1992]], "Jim Tolar": [0, ["DAMOCLES: an observer-based approach to design tracking", ["Venu Vasudevan", "Yves Mathys", "Jim Tolar"], "https://doi.org/10.1109/ICCAD.1992.279314", "iccad", 1992]], "Kwang-Ting Cheng": [0, ["Test generation for delay faults in non-scan and partial scan sequential circuits", ["Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1992.279313", "iccad", 1992]], "Lakshmi N. Reddy": [0, ["COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits", ["Lakshmi N. Reddy", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1992.279311", "iccad", 1992]], "Kenneth Y. Yun": [1.5729759161864365e-10, ["Automatic synthesis of 3D asynchronous state machines", ["Kenneth Y. Yun", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279310", "iccad", 1992]], "David L. Dill": [0, ["Automatic synthesis of 3D asynchronous state machines", ["Kenneth Y. Yun", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279310", "iccad", 1992], ["Exact two-level minimization of hazard-free logic with multiple-input changes", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279301", "iccad", 1992]], "Peter A. Beerel": [0, ["Automatic gate-level synthesis of speed-independent circuits", ["Peter A. Beerel", "Teresa H. Y. Meng"], "https://doi.org/10.1109/ICCAD.1992.279309", "iccad", 1992]], "Teresa H. Y. Meng": [0, ["Automatic gate-level synthesis of speed-independent circuits", ["Peter A. Beerel", "Teresa H. Y. Meng"], "https://doi.org/10.1109/ICCAD.1992.279309", "iccad", 1992]], "Venkatesh Akella": [0, ["SHILPA: a high-level synthesis system for self-timed circuits", ["Venkatesh Akella", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.1992.279308", "iccad", 1992]], "Ganesh Gopalakrishnan": [0, ["SHILPA: a high-level synthesis system for self-timed circuits", ["Venkatesh Akella", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.1992.279308", "iccad", 1992]], "Konrad Doll": [0, ["Accurate net models for placement improvement by network flow methods", ["Konrad Doll", "Frank M. Johannes", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1992.279307", "iccad", 1992]], "Frank M. Johannes": [0, ["Accurate net models for placement improvement by network flow methods", ["Konrad Doll", "Frank M. Johannes", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1992.279307", "iccad", 1992]], "Georg Sigl": [0, ["Accurate net models for placement improvement by network flow methods", ["Konrad Doll", "Frank M. Johannes", "Georg Sigl"], "https://doi.org/10.1109/ICCAD.1992.279307", "iccad", 1992]], "Bernd Schurmann": [0, ["Three-phase chip planning - an improved top-down chip planning strategy", ["Bernd Schurmann", "Joachim Altmeyer", "Gerhard Zimmermann"], "https://doi.org/10.1109/ICCAD.1992.279306", "iccad", 1992]], "Joachim Altmeyer": [0, ["Three-phase chip planning - an improved top-down chip planning strategy", ["Bernd Schurmann", "Joachim Altmeyer", "Gerhard Zimmermann"], "https://doi.org/10.1109/ICCAD.1992.279306", "iccad", 1992]], "Gerhard Zimmermann": [0, ["Three-phase chip planning - an improved top-down chip planning strategy", ["Bernd Schurmann", "Joachim Altmeyer", "Gerhard Zimmermann"], "https://doi.org/10.1109/ICCAD.1992.279306", "iccad", 1992]], "Peichen Pan": [0, ["Area minimization for general floorplans", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1992.279305", "iccad", 1992]], "C. L. Liu": [0, ["Area minimization for general floorplans", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1992.279305", "iccad", 1992]], "Chung-Hsing Chen": [0, ["Behavioral synthesis for testability", ["Chung-Hsing Chen", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1992.279304", "iccad", 1992]], "Tien-Chien Lee": [5.51272829468763e-11, ["Behavioral synthesis for easy testability in data path scheduling", ["Tien-Chien Lee", "Wayne H. Wolf", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1992.279303", "iccad", 1992]], "Wayne H. Wolf": [0, ["Behavioral synthesis for easy testability in data path scheduling", ["Tien-Chien Lee", "Wayne H. Wolf", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1992.279303", "iccad", 1992]], "Niraj K. Jha": [0, ["Behavioral synthesis for easy testability in data path scheduling", ["Tien-Chien Lee", "Wayne H. Wolf", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1992.279303", "iccad", 1992]], "Vivek Chickermane": [0, ["A comparative study of design for testability methods using high-level and gate-level descriptions", ["Vivek Chickermane", "Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279302", "iccad", 1992]], "Jaushin Lee": [2.2837437541056715e-07, ["A comparative study of design for testability methods using high-level and gate-level descriptions", ["Vivek Chickermane", "Jaushin Lee", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1992.279302", "iccad", 1992]], "Steven M. Nowick": [0, ["Exact two-level minimization of hazard-free logic with multiple-input changes", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1992.279301", "iccad", 1992]], "David S. Kung": [0, ["Hazard-non-increasing gate-level optimization algorithms", ["David S. Kung"], "https://doi.org/10.1109/ICCAD.1992.279300", "iccad", 1992]]}