//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress
.const .align 8 .b8 c_SPtrans[2048] = {0, 8, 8, 2, 0, 0, 8, 0, 2, 0, 0, 2, 2, 8, 8, 2, 0, 0, 0, 2, 2, 8, 8, 0, 2, 0, 8, 0, 2, 0, 0, 2, 2, 8, 8, 0, 0, 8, 8, 2, 0, 0, 8, 2, 2, 8, 0, 0, 2, 8, 0, 2, 0, 0, 0, 2, 0, 0, 0, 0, 2, 0, 8, 0, 0, 0, 8, 0, 2, 0, 0, 0, 0, 8, 0, 2, 0, 8, 8, 0, 2, 8, 8, 2, 0, 0, 8, 2, 2, 8, 0, 0, 0, 8, 0, 2, 2, 0, 0, 0, 0, 8, 0, 0, 0, 8, 8, 0, 2, 0, 8, 2, 0, 8, 0, 0, 2, 8, 0, 2, 2, 0, 8, 2, 0, 0, 0, 0, 0, 0, 0, 0, 2, 8, 8, 2, 0, 8, 0, 2, 2, 0, 8, 0, 0, 8, 8, 2, 0, 0, 8, 0, 2, 8, 0, 0, 0, 8, 0, 2, 2, 0, 8, 2, 0, 8, 0, 0, 0, 8, 8, 0, 2, 0, 0, 2, 2, 8, 8, 0, 2, 0, 0, 0, 2, 0, 0, 2, 0, 0, 8, 2, 2, 8, 8, 2, 0, 8, 8, 0, 0, 0, 8, 2, 2, 8, 0, 2, 0, 0, 0, 2, 2, 8, 0, 0, 2, 0, 8, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 0, 2, 2, 8, 0, 2, 0, 8, 8, 2, 2, 0, 0, 0, 2, 0, 8, 2, 0, 8, 0, 0, 2, 8, 8, 0, 16, 128, 16, 64, 0, 0, 0, 0, 0, 128, 16, 0, 0, 0, 16, 64, 16, 0, 0, 64, 16, 128, 0, 0, 0, 128, 0, 64, 0, 128, 16, 0, 0, 128, 0, 0, 16, 0, 16, 64, 16, 0, 0, 0, 0, 128, 0, 64, 16, 0, 16, 0, 0, 128, 16, 64, 0, 0, 16, 64, 16, 0, 0, 0, 0, 0, 16, 0, 16, 128, 0, 64, 16, 0, 16, 64, 0, 128, 0, 0, 16, 128, 16, 0, 0, 0, 0, 64, 0, 0, 0, 0, 16, 0, 16, 0, 16, 128, 0, 64, 16, 128, 16, 0, 0, 128, 16, 64, 16, 0, 0, 64, 0, 0, 0, 64, 0, 0, 16, 0, 16, 128, 0, 0, 16, 128, 16, 64, 16, 0, 16, 0, 0, 128, 16, 64, 0, 128, 0, 64, 16, 128, 16, 0, 16, 128, 16, 64, 16, 0, 16, 0, 16, 0, 0, 64, 0, 0, 0, 0, 0, 0, 0, 64, 16, 128, 0, 0, 0, 0, 16, 0, 16, 0, 16, 64, 0, 128, 0, 0, 0, 0, 0, 64, 16, 128, 16, 0, 16, 128, 0, 64, 0, 128, 16, 64, 0, 128, 0, 0, 0, 0, 0, 0, 16, 0, 0, 64, 16, 0, 0, 0, 16, 128, 16, 64, 0, 128, 16, 0, 0, 0, 16, 64, 16, 0, 16, 64, 0, 0, 16, 0, 16, 128, 0, 0, 0, 128, 0, 64, 16, 128, 0, 64, 16, 0, 0, 0, 0, 0, 16, 64, 0, 128, 16, 0, 1, 0, 0, 4, 0, 1, 4, 4, 0, 1, 0, 0, 1, 1, 0, 4, 1, 0, 4, 0, 0, 0, 0, 4, 1, 1, 0, 4, 0, 1, 4, 0, 0, 1, 0, 4, 0, 0, 4, 0, 0, 0, 4, 4, 1, 0, 0, 0, 1, 1, 4, 4, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 4, 4, 0, 0, 0, 0, 1, 0, 4, 0, 0, 1, 4, 4, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 4, 4, 0, 0, 4, 0, 1, 0, 0, 4, 1, 0, 4, 4, 0, 1, 0, 4, 1, 1, 4, 0, 0, 0, 4, 4, 0, 1, 4, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 4, 0, 0, 1, 4, 4, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 4, 0, 1, 1, 0, 0, 1, 0, 4, 0, 0, 0, 4, 4, 1, 1, 0, 4, 0, 0, 0, 0, 0, 1, 4, 4, 0, 1, 4, 0, 1, 0, 4, 4, 1, 0, 4, 0, 0, 0, 0, 4, 1, 1, 4, 4, 1, 0, 0, 0, 1, 1, 4, 0, 1, 0, 0, 4, 0, 0, 0, 4, 1, 1, 4, 4, 0, 0, 4, 0, 0, 1, 0, 4, 1, 1, 0, 4, 0, 1, 4, 0, 0, 1, 0, 4, 0, 0, 0, 0, 1, 0, 4, 4, 1, 1, 0, 0, 1, 0, 0, 4, 1, 1, 4, 0, 0, 1, 0, 0, 0, 0, 4, 4, 8, 16, 64, 0, 0, 16, 0, 16, 8, 0, 0, 0, 8, 16, 64, 16, 0, 0, 0, 0, 0, 0, 64, 16, 8, 16, 0, 16, 8, 0, 64, 0, 0, 16, 64, 16, 8, 0, 0, 16, 0, 0, 0, 16, 8, 16, 0, 0, 8, 0, 0, 16, 8, 16, 64, 0, 0, 0, 64, 0, 0, 0, 0, 16, 8, 0, 64, 16, 0, 16, 64, 0, 0, 16, 0, 0, 8, 0, 0, 0, 0, 16, 64, 0, 8, 16, 0, 16, 0, 0, 64, 16, 0, 16, 0, 0, 8, 16, 0, 0, 0, 0, 0, 0, 8, 0, 64, 0, 0, 16, 64, 16, 0, 16, 0, 16, 8, 0, 64, 16, 8, 16, 64, 16, 0, 0, 64, 0, 8, 0, 64, 16, 8, 16, 0, 0, 0, 0, 64, 0, 8, 0, 0, 16, 0, 16, 64, 0, 0, 16, 0, 16, 8, 0, 0, 0, 0, 0, 64, 16, 8, 16, 0, 16, 0, 0, 0, 0, 0, 16, 0, 0, 8, 0, 64, 0, 0, 0, 0, 0, 8, 0, 64, 16, 0, 16, 64, 16, 0, 16, 0, 0, 0, 0, 0, 16, 8, 16, 64, 16, 8, 16, 64, 0, 0, 0, 64, 0, 8, 16, 64, 16, 8, 0, 0, 0, 0, 16, 0, 16, 8, 16, 64, 0, 8, 0, 64, 0, 0, 16, 64, 0, 0, 0, 64, 16, 8, 16, 0, 16, 8, 16, 0, 0, 0, 0, 0, 16, 8, 0, 0, 16, 0, 16, 64, 16, 0, 0, 0, 8, 0, 0, 1, 0, 0, 4, 0, 0, 32, 4, 1, 8, 32, 0, 1, 8, 0, 4, 0, 8, 32, 4, 1, 0, 0, 0, 1, 8, 0, 0, 1, 0, 32, 0, 0, 0, 32, 0, 0, 8, 0, 4, 1, 0, 32, 4, 0, 8, 32, 0, 1, 8, 0, 4, 1, 8, 0, 0, 0, 0, 0, 4, 1, 0, 0, 0, 0, 8, 32, 0, 1, 0, 32, 4, 0, 0, 0, 4, 0, 8, 32, 4, 1, 0, 0, 0, 0, 0, 32, 0, 0, 8, 32, 0, 0, 0, 32, 4, 0, 8, 32, 4, 1, 8, 32, 0, 1, 0, 0, 0, 1, 8, 0, 4, 0, 0, 32, 4, 0, 0, 0, 4, 1, 8, 0, 4, 1, 8, 32, 4, 0, 8, 32, 0, 1, 0, 0, 0, 1, 8, 0, 0, 1, 0, 32, 0, 0, 0, 32, 0, 0, 8, 0, 4, 0, 8, 0, 0, 0, 8, 0, 4, 1, 0, 32, 4, 1, 8, 0, 0, 0, 0, 32, 4, 1, 0, 0, 0, 0, 8, 0, 4, 0, 0, 32, 0, 1, 0, 32, 4, 0, 8, 0, 4, 0, 0, 0, 0, 0, 0, 32, 4, 1, 8, 32, 0, 1, 8, 0, 4, 1, 8, 32, 4, 0, 0, 0, 0, 1, 0, 0, 4, 1, 0, 32, 0, 1, 8, 0, 4, 0, 8, 32, 4, 0, 0, 32, 0, 0, 0, 32, 4, 1, 0, 0, 0, 1, 8, 32, 0, 0, 8, 64, 0, 0, 128, 64, 0, 32, 0, 0, 0, 0, 0, 0, 32, 32, 128, 64, 0, 32, 0, 0, 32, 0, 0, 64, 32, 0, 128, 0, 0, 32, 0, 64, 32, 0, 0, 64, 32, 32, 128, 0, 32, 32, 0, 0, 0, 0, 128, 0, 32, 0, 128, 64, 0, 0, 128, 0, 0, 32, 128, 64, 32, 32, 0, 0, 0, 32, 0, 64, 32, 0, 128, 64, 0, 32, 128, 0, 0, 0, 0, 0, 32, 0, 0, 64, 0, 0, 0, 0, 32, 32, 128, 64, 0, 32, 128, 64, 32, 32, 128, 0, 0, 32, 128, 0, 0, 0, 128, 64, 32, 0, 0, 64, 0, 0, 0, 0, 32, 32, 0, 64, 32, 32, 0, 0, 32, 0, 128, 64, 32, 0, 0, 0, 0, 0, 128, 0, 32, 0, 128, 64, 32, 32, 0, 0, 32, 32, 128, 64, 0, 32, 0, 0, 0, 0, 0, 0, 32, 0, 128, 0, 0, 0, 128, 0, 32, 0, 0, 64, 0, 32, 128, 0, 0, 32, 0, 64, 0, 32, 0, 64, 32, 32, 128, 0, 32, 32, 0, 64, 0, 0, 0, 64, 32, 32, 128, 0, 32, 32, 0, 0, 0, 32, 0, 64, 32, 0, 128, 64, 0, 0, 128, 0, 0, 32, 128, 64, 32, 32, 0, 0, 0, 0, 0, 0, 32, 0, 0, 64, 0, 0, 128, 64, 32, 0, 128, 0, 32, 32, 128, 0, 0, 32, 128, 64, 32, 0, 0, 64, 0, 0, 0, 64, 0, 32, 128, 0, 64, 0, 0, 0, 2, 0, 0, 0, 2, 0, 1, 4, 0, 0, 1, 4, 66, 0, 1, 4, 64, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 4, 2, 0, 1, 4, 2, 0, 0, 0, 64, 0, 1, 4, 0, 0, 0, 0, 66, 0, 1, 0, 64, 0, 1, 4, 2, 0, 0, 4, 2, 0, 1, 0, 64, 0, 0, 4, 64, 0, 0, 4, 66, 0, 1, 0, 0, 0, 0, 0, 2, 0, 1, 4, 0, 0, 1, 0, 66, 0, 0, 4, 64, 0, 1, 4, 66, 0, 0, 0, 66, 0, 1, 4, 0, 0, 0, 4, 66, 0, 0, 4, 64, 0, 1, 0, 2, 0, 0, 0, 0, 0, 1, 4, 66, 0, 0, 0, 64, 0, 1, 4, 64, 0, 1, 4, 2, 0, 0, 0, 64, 0, 0, 0, 2, 0, 0, 0, 0, 0, 1, 4, 64, 0, 1, 4, 2, 0, 1, 4, 66, 0, 0, 0, 66, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 4, 0, 0, 1, 4, 0, 0, 0, 0, 2, 0, 1, 0, 0, 0, 0, 4, 2, 0, 1, 0, 2, 0, 1, 0, 66, 0, 0, 4, 2, 0, 0, 0, 64, 0, 0, 4, 66, 0, 1, 0, 0, 0, 1, 0, 66, 0, 1, 4, 0, 0, 0, 4, 64, 0, 0, 4, 66, 0, 1, 4, 0, 0, 1, 0, 66, 0, 1, 0, 64, 0, 1, 4, 64, 0, 0, 128, 0, 128, 32, 0, 0, 130, 32, 128, 0, 2, 0, 0, 0, 0, 0, 0, 0, 2, 32, 128, 0, 128, 0, 0, 0, 128, 32, 128, 0, 130, 32, 128, 0, 0, 0, 0, 0, 0, 32, 0, 0, 130, 0, 128, 0, 2, 0, 128, 0, 130, 0, 128, 0, 2, 32, 128, 0, 0, 32, 0, 0, 128, 32, 0, 0, 2, 0, 128, 0, 130, 0, 128, 0, 128, 0, 0, 0, 2, 32, 128, 0, 130, 32, 128, 0, 0, 32, 0, 0, 0, 0, 0, 0, 130, 0, 0, 0, 0, 32, 0, 0, 128, 0, 128, 0, 2, 32, 128, 0, 128, 32, 0, 0, 128, 0, 0, 0, 2, 0, 0, 0, 130, 32, 128, 0, 0, 0, 0, 0, 128, 0, 0, 0, 2, 0, 128, 0, 0, 32, 128, 0, 130, 32, 128, 0, 2, 0, 0, 0, 0, 32, 0, 0, 0, 0, 0, 0, 130, 0, 128, 0, 128, 32, 128, 0, 2, 32, 0, 0, 2, 32, 128, 0, 128, 0, 0, 0, 130, 32, 128, 0, 0, 0, 128, 0, 128, 0, 0, 0, 2, 32, 128, 0, 130, 32, 0, 0, 128, 0, 0, 0, 128, 32, 128, 0, 0, 32, 0, 0, 130, 0, 128, 0, 2, 0, 128, 0, 2, 32, 0, 0, 128, 32, 128, 0, 0, 0, 0, 0, 130, 32, 128, 0, 130, 0, 0, 0, 0, 0, 0, 0, 0, 32, 128, 0, 128, 32, 0, 0, 2, 0, 128, 0, 130, 0};
.const .align 8 .b8 c_skb[2048] = {0, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 32, 16, 0, 0, 32, 0, 0, 1, 0, 16, 0, 1, 0, 0, 0, 1, 32, 16, 0, 1, 32, 0, 8, 0, 0, 16, 8, 0, 0, 0, 8, 0, 32, 16, 8, 0, 32, 0, 8, 1, 0, 16, 8, 1, 0, 0, 8, 1, 32, 16, 8, 1, 32, 32, 0, 0, 0, 48, 0, 0, 0, 32, 0, 0, 32, 48, 0, 0, 32, 32, 0, 1, 0, 48, 0, 1, 0, 32, 0, 1, 32, 48, 0, 1, 32, 32, 8, 0, 0, 48, 8, 0, 0, 32, 8, 0, 32, 48, 8, 0, 32, 32, 8, 1, 0, 48, 8, 1, 0, 32, 8, 1, 32, 48, 8, 1, 32, 0, 0, 8, 0, 16, 0, 8, 0, 0, 0, 8, 32, 16, 0, 8, 32, 0, 0, 9, 0, 16, 0, 9, 0, 0, 0, 9, 32, 16, 0, 9, 32, 0, 8, 8, 0, 16, 8, 8, 0, 0, 8, 8, 32, 16, 8, 8, 32, 0, 8, 9, 0, 16, 8, 9, 0, 0, 8, 9, 32, 16, 8, 9, 32, 32, 0, 8, 0, 48, 0, 8, 0, 32, 0, 8, 32, 48, 0, 8, 32, 32, 0, 9, 0, 48, 0, 9, 0, 32, 0, 9, 32, 48, 0, 9, 32, 32, 8, 8, 0, 48, 8, 8, 0, 32, 8, 8, 32, 48, 8, 8, 32, 32, 8, 9, 0, 48, 8, 9, 0, 32, 8, 9, 32, 48, 8, 9, 32, 0, 0, 0, 0, 0, 0, 0, 2, 0, 32, 0, 0, 0, 32, 0, 2, 0, 0, 32, 0, 0, 0, 32, 2, 0, 32, 32, 0, 0, 32, 32, 2, 4, 0, 0, 0, 4, 0, 0, 2, 4, 32, 0, 0, 4, 32, 0, 2, 4, 0, 32, 0, 4, 0, 32, 2, 4, 32, 32, 0, 4, 32, 32, 2, 0, 4, 0, 0, 0, 4, 0, 2, 0, 36, 0, 0, 0, 36, 0, 2, 0, 4, 32, 0, 0, 4, 32, 2, 0, 36, 32, 0, 0, 36, 32, 2, 4, 4, 0, 0, 4, 4, 0, 2, 4, 36, 0, 0, 4, 36, 0, 2, 4, 4, 32, 0, 4, 4, 32, 2, 4, 36, 32, 0, 4, 36, 32, 2, 0, 0, 0, 16, 0, 0, 0, 18, 0, 32, 0, 16, 0, 32, 0, 18, 0, 0, 32, 16, 0, 0, 32, 18, 0, 32, 32, 16, 0, 32, 32, 18, 4, 0, 0, 16, 4, 0, 0, 18, 4, 32, 0, 16, 4, 32, 0, 18, 4, 0, 32, 16, 4, 0, 32, 18, 4, 32, 32, 16, 4, 32, 32, 18, 0, 4, 0, 16, 0, 4, 0, 18, 0, 36, 0, 16, 0, 36, 0, 18, 0, 4, 32, 16, 0, 4, 32, 18, 0, 36, 32, 16, 0, 36, 32, 18, 4, 4, 0, 16, 4, 4, 0, 18, 4, 36, 0, 16, 4, 36, 0, 18, 4, 4, 32, 16, 4, 4, 32, 18, 4, 36, 32, 16, 4, 36, 32, 18, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 4, 0, 1, 0, 4, 0, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 4, 1, 1, 0, 4, 1, 2, 0, 0, 0, 3, 0, 0, 0, 2, 0, 4, 0, 3, 0, 4, 0, 2, 0, 0, 1, 3, 0, 0, 1, 2, 0, 4, 1, 3, 0, 4, 1, 0, 2, 0, 0, 1, 2, 0, 0, 0, 2, 4, 0, 1, 2, 4, 0, 0, 2, 0, 1, 1, 2, 0, 1, 0, 2, 4, 1, 1, 2, 4, 1, 2, 2, 0, 0, 3, 2, 0, 0, 2, 2, 4, 0, 3, 2, 4, 0, 2, 2, 0, 1, 3, 2, 0, 1, 2, 2, 4, 1, 3, 2, 4, 1, 0, 0, 0, 8, 1, 0, 0, 8, 0, 0, 4, 8, 1, 0, 4, 8, 0, 0, 0, 9, 1, 0, 0, 9, 0, 0, 4, 9, 1, 0, 4, 9, 2, 0, 0, 8, 3, 0, 0, 8, 2, 0, 4, 8, 3, 0, 4, 8, 2, 0, 0, 9, 3, 0, 0, 9, 2, 0, 4, 9, 3, 0, 4, 9, 0, 2, 0, 8, 1, 2, 0, 8, 0, 2, 4, 8, 1, 2, 4, 8, 0, 2, 0, 9, 1, 2, 0, 9, 0, 2, 4, 9, 1, 2, 4, 9, 2, 2, 0, 8, 3, 2, 0, 8, 2, 2, 4, 8, 3, 2, 4, 8, 2, 2, 0, 9, 3, 2, 0, 9, 2, 2, 4, 9, 3, 2, 4, 9, 0, 0, 0, 0, 0, 0, 16, 0, 0, 1, 0, 0, 0, 1, 16, 0, 8, 0, 0, 0, 8, 0, 16, 0, 8, 1, 0, 0, 8, 1, 16, 0, 0, 16, 0, 0, 0, 16, 16, 0, 0, 17, 0, 0, 0, 17, 16, 0, 8, 16, 0, 0, 8, 16, 16, 0, 8, 17, 0, 0, 8, 17, 16, 0, 0, 0, 0, 4, 0, 0, 16, 4, 0, 1, 0, 4, 0, 1, 16, 4, 8, 0, 0, 4, 8, 0, 16, 4, 8, 1, 0, 4, 8, 1, 16, 4, 0, 16, 0, 4, 0, 16, 16, 4, 0, 17, 0, 4, 0, 17, 16, 4, 8, 16, 0, 4, 8, 16, 16, 4, 8, 17, 0, 4, 8, 17, 16, 4, 0, 0, 2, 0, 0, 0, 18, 0, 0, 1, 2, 0, 0, 1, 18, 0, 8, 0, 2, 0, 8, 0, 18, 0, 8, 1, 2, 0, 8, 1, 18, 0, 0, 16, 2, 0, 0, 16, 18, 0, 0, 17, 2, 0, 0, 17, 18, 0, 8, 16, 2, 0, 8, 16, 18, 0, 8, 17, 2, 0, 8, 17, 18, 0, 0, 0, 2, 4, 0, 0, 18, 4, 0, 1, 2, 4, 0, 1, 18, 4, 8, 0, 2, 4, 8, 0, 18, 4, 8, 1, 2, 4, 8, 1, 18, 4, 0, 16, 2, 4, 0, 16, 18, 4, 0, 17, 2, 4, 0, 17, 18, 4, 8, 16, 2, 4, 8, 16, 18, 4, 8, 17, 2, 4, 8, 17, 18, 4, 0, 0, 0, 0, 0, 0, 0, 16, 0, 0, 1, 0, 0, 0, 1, 16, 4, 0, 0, 0, 4, 0, 0, 16, 4, 0, 1, 0, 4, 0, 1, 16, 0, 0, 0, 32, 0, 0, 0, 48, 0, 0, 1, 32, 0, 0, 1, 48, 4, 0, 0, 32, 4, 0, 0, 48, 4, 0, 1, 32, 4, 0, 1, 48, 0, 0, 16, 0, 0, 0, 16, 16, 0, 0, 17, 0, 0, 0, 17, 16, 4, 0, 16, 0, 4, 0, 16, 16, 4, 0, 17, 0, 4, 0, 17, 16, 0, 0, 16, 32, 0, 0, 16, 48, 0, 0, 17, 32, 0, 0, 17, 48, 4, 0, 16, 32, 4, 0, 16, 48, 4, 0, 17, 32, 4, 0, 17, 48, 0, 16, 0, 0, 0, 16, 0, 16, 0, 16, 1, 0, 0, 16, 1, 16, 4, 16, 0, 0, 4, 16, 0, 16, 4, 16, 1, 0, 4, 16, 1, 16, 0, 16, 0, 32, 0, 16, 0, 48, 0, 16, 1, 32, 0, 16, 1, 48, 4, 16, 0, 32, 4, 16, 0, 48, 4, 16, 1, 32, 4, 16, 1, 48, 0, 16, 16, 0, 0, 16, 16, 16, 0, 16, 17, 0, 0, 16, 17, 16, 4, 16, 16, 0, 4, 16, 16, 16, 4, 16, 17, 0, 4, 16, 17, 16, 0, 16, 16, 32, 0, 16, 16, 48, 0, 16, 17, 32, 0, 16, 17, 48, 4, 16, 16, 32, 4, 16, 16, 48, 4, 16, 17, 32, 4, 16, 17, 48, 0, 0, 0, 0, 0, 0, 0, 8, 8, 0, 0, 0, 8, 0, 0, 8, 0, 4, 0, 0, 0, 4, 0, 8, 8, 4, 0, 0, 8, 4, 0, 8, 0, 0, 2, 0, 0, 0, 2, 8, 8, 0, 2, 0, 8, 0, 2, 8, 0, 4, 2, 0, 0, 4, 2, 8, 8, 4, 2, 0, 8, 4, 2, 8, 1, 0, 0, 0, 1, 0, 0, 8, 9, 0, 0, 0, 9, 0, 0, 8, 1, 4, 0, 0, 1, 4, 0, 8, 9, 4, 0, 0, 9, 4, 0, 8, 1, 0, 2, 0, 1, 0, 2, 8, 9, 0, 2, 0, 9, 0, 2, 8, 1, 4, 2, 0, 1, 4, 2, 8, 9, 4, 2, 0, 9, 4, 2, 8, 0, 0, 0, 2, 0, 0, 0, 10, 8, 0, 0, 2, 8, 0, 0, 10, 0, 4, 0, 2, 0, 4, 0, 10, 8, 4, 0, 2, 8, 4, 0, 10, 0, 0, 2, 2, 0, 0, 2, 10, 8, 0, 2, 2, 8, 0, 2, 10, 0, 4, 2, 2, 0, 4, 2, 10, 8, 4, 2, 2, 8, 4, 2, 10, 1, 0, 0, 2, 1, 0, 0, 10, 9, 0, 0, 2, 9, 0, 0, 10, 1, 4, 0, 2, 1, 4, 0, 10, 9, 4, 0, 2, 9, 4, 0, 10, 1, 0, 2, 2, 1, 0, 2, 10, 9, 0, 2, 2, 9, 0, 2, 10, 1, 4, 2, 2, 1, 4, 2, 10, 9, 4, 2, 2, 9, 4, 2, 10, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 8, 0, 0, 1, 8, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 8, 1, 0, 1, 8, 1, 16, 0, 0, 0, 16, 1, 0, 0, 16, 0, 8, 0, 16, 1, 8, 0, 16, 0, 0, 1, 16, 1, 0, 1, 16, 0, 8, 1, 16, 1, 8, 1, 0, 0, 32, 0, 0, 1, 32, 0, 0, 0, 40, 0, 0, 1, 40, 0, 0, 0, 32, 1, 0, 1, 32, 1, 0, 0, 40, 1, 0, 1, 40, 1, 16, 0, 32, 0, 16, 1, 32, 0, 16, 0, 40, 0, 16, 1, 40, 0, 16, 0, 32, 1, 16, 1, 32, 1, 16, 0, 40, 1, 16, 1, 40, 1, 0, 2, 0, 0, 0, 3, 0, 0, 0, 2, 8, 0, 0, 3, 8, 0, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 8, 1, 0, 3, 8, 1, 16, 2, 0, 0, 16, 3, 0, 0, 16, 2, 8, 0, 16, 3, 8, 0, 16, 2, 0, 1, 16, 3, 0, 1, 16, 2, 8, 1, 16, 3, 8, 1, 0, 2, 32, 0, 0, 3, 32, 0, 0, 2, 40, 0, 0, 3, 40, 0, 0, 2, 32, 1, 0, 3, 32, 1, 0, 2, 40, 1, 0, 3, 40, 1, 16, 2, 32, 0, 16, 3, 32, 0, 16, 2, 40, 0, 16, 3, 40, 0, 16, 2, 32, 1, 16, 3, 32, 1, 16, 2, 40, 1, 16, 3, 40, 1, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 4, 0, 0, 0, 4, 4, 2, 0, 0, 0, 2, 0, 0, 4, 2, 0, 4, 0, 2, 0, 4, 4, 0, 32, 0, 0, 0, 32, 0, 4, 0, 32, 4, 0, 0, 32, 4, 4, 2, 32, 0, 0, 2, 32, 0, 4, 2, 32, 4, 0, 2, 32, 4, 4, 32, 0, 0, 0, 32, 0, 0, 4, 32, 0, 4, 0, 32, 0, 4, 4, 34, 0, 0, 0, 34, 0, 0, 4, 34, 0, 4, 0, 34, 0, 4, 4, 32, 32, 0, 0, 32, 32, 0, 4, 32, 32, 4, 0, 32, 32, 4, 4, 34, 32, 0, 0, 34, 32, 0, 4, 34, 32, 4, 0, 34, 32, 4, 4, 0, 8, 0, 0, 0, 8, 0, 4, 0, 8, 4, 0, 0, 8, 4, 4, 2, 8, 0, 0, 2, 8, 0, 4, 2, 8, 4, 0, 2, 8, 4, 4, 0, 40, 0, 0, 0, 40, 0, 4, 0, 40, 4, 0, 0, 40, 4, 4, 2, 40, 0, 0, 2, 40, 0, 4, 2, 40, 4, 0, 2, 40, 4, 4, 32, 8, 0, 0, 32, 8, 0, 4, 32, 8, 4, 0, 32, 8, 4, 4, 34, 8, 0, 0, 34, 8, 0, 4, 34, 8, 4, 0, 34, 8, 4, 4, 32, 40, 0, 0, 32, 40, 0, 4, 32, 40, 4, 0, 32, 40, 4, 4, 34, 40, 0, 0, 34, 40, 0, 4, 34, 40, 4, 0, 34, 40, 4, 4};
// m15300_comp$s_SPtrans has been demoted
// m15300_comp$s_skb has been demoted

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

.func md4_update_global_utf16le(
	.param .b64 md4_update_global_utf16le_param_0,
	.param .b64 md4_update_global_utf16le_param_1,
	.param .b32 md4_update_global_utf16le_param_2
)
{
	.reg .pred 	%p<104>;
	.reg .b32 	%r<5232>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd3, [md4_update_global_utf16le_param_0];
	ld.param.u64 	%rd4, [md4_update_global_utf16le_param_1];
	ld.param.u32 	%r788, [md4_update_global_utf16le_param_2];
	mov.u32 	%r790, 0;
	mov.u32 	%r5149, %r790;
	mov.u32 	%r5150, %r790;
	bra.uni 	BB3_1;

BB3_144:
	ld.local.u32 	%r4790, [%rd1+16];
	or.b32  	%r4791, %r4790, %r851;
	ld.local.u32 	%r4792, [%rd1+20];
	or.b32  	%r4793, %r4792, %r847;
	ld.local.u32 	%r4794, [%rd1+24];
	or.b32  	%r4795, %r4794, %r843;
	ld.local.u32 	%r4796, [%rd1+28];
	or.b32  	%r4797, %r4796, %r5216;
	ld.local.u32 	%r4798, [%rd1+32];
	or.b32  	%r4799, %r4798, %r835;
	ld.local.u32 	%r4800, [%rd1+36];
	or.b32  	%r4801, %r4800, %r831;
	ld.local.u32 	%r4802, [%rd1+40];
	or.b32  	%r4803, %r4802, %r827;
	ld.local.u32 	%r4804, [%rd1+44];
	or.b32  	%r4805, %r4804, %r823;
	ld.local.u32 	%r4806, [%rd1+48];
	or.b32  	%r4807, %r4806, %r819;
	ld.local.u32 	%r4808, [%rd1+52];
	or.b32  	%r4809, %r4808, %r815;
	ld.local.u32 	%r4810, [%rd1+56];
	or.b32  	%r4811, %r4810, %r811;
	ld.local.u32 	%r4812, [%rd1+60];
	or.b32  	%r4813, %r4812, %r807;
	ld.local.u32 	%r4814, [%rd1+64];
	or.b32  	%r4815, %r4814, %r803;
	ld.local.u32 	%r4816, [%rd1+68];
	or.b32  	%r4817, %r4816, %r799;
	ld.local.u32 	%r4818, [%rd1+72];
	or.b32  	%r4819, %r4818, %r795;
	ld.local.u32 	%r4820, [%rd1+76];
	or.b32  	%r4821, %r4820, %r791;
	ld.local.u32 	%r4822, [%rd1+12];
	ld.local.u32 	%r4823, [%rd1+8];
	xor.b32  	%r4824, %r4822, %r4823;
	ld.local.u32 	%r4825, [%rd1+4];
	and.b32  	%r4826, %r4824, %r4825;
	xor.b32  	%r4827, %r4826, %r4822;
	ld.local.u32 	%r4828, [%rd1];
	add.s32 	%r4829, %r4791, %r4828;
	add.s32 	%r4830, %r4829, %r4827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4830, 3;
	shr.b32 	%rhs, %r4830, 29;
	add.u32 	%r4831, %lhs, %rhs;
	}
	xor.b32  	%r4832, %r4823, %r4825;
	and.b32  	%r4833, %r4831, %r4832;
	xor.b32  	%r4834, %r4833, %r4823;
	add.s32 	%r4835, %r4793, %r4822;
	add.s32 	%r4836, %r4835, %r4834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4836, 7;
	shr.b32 	%rhs, %r4836, 25;
	add.u32 	%r4837, %lhs, %rhs;
	}
	xor.b32  	%r4838, %r4831, %r4825;
	and.b32  	%r4839, %r4837, %r4838;
	xor.b32  	%r4840, %r4839, %r4825;
	add.s32 	%r4841, %r4795, %r4823;
	add.s32 	%r4842, %r4841, %r4840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4842, 11;
	shr.b32 	%rhs, %r4842, 21;
	add.u32 	%r4843, %lhs, %rhs;
	}
	xor.b32  	%r4844, %r4837, %r4831;
	and.b32  	%r4845, %r4843, %r4844;
	xor.b32  	%r4846, %r4845, %r4831;
	add.s32 	%r4847, %r4797, %r4825;
	add.s32 	%r4848, %r4847, %r4846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4848, 19;
	shr.b32 	%rhs, %r4848, 13;
	add.u32 	%r4849, %lhs, %rhs;
	}
	xor.b32  	%r4850, %r4843, %r4837;
	and.b32  	%r4851, %r4849, %r4850;
	xor.b32  	%r4852, %r4851, %r4837;
	add.s32 	%r4853, %r4799, %r4831;
	add.s32 	%r4854, %r4853, %r4852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4854, 3;
	shr.b32 	%rhs, %r4854, 29;
	add.u32 	%r4855, %lhs, %rhs;
	}
	xor.b32  	%r4856, %r4849, %r4843;
	and.b32  	%r4857, %r4855, %r4856;
	xor.b32  	%r4858, %r4857, %r4843;
	add.s32 	%r4859, %r4801, %r4837;
	add.s32 	%r4860, %r4859, %r4858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4860, 7;
	shr.b32 	%rhs, %r4860, 25;
	add.u32 	%r4861, %lhs, %rhs;
	}
	xor.b32  	%r4862, %r4855, %r4849;
	and.b32  	%r4863, %r4861, %r4862;
	xor.b32  	%r4864, %r4863, %r4849;
	add.s32 	%r4865, %r4803, %r4843;
	add.s32 	%r4866, %r4865, %r4864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4866, 11;
	shr.b32 	%rhs, %r4866, 21;
	add.u32 	%r4867, %lhs, %rhs;
	}
	xor.b32  	%r4868, %r4861, %r4855;
	and.b32  	%r4869, %r4867, %r4868;
	xor.b32  	%r4870, %r4869, %r4855;
	add.s32 	%r4871, %r4805, %r4849;
	add.s32 	%r4872, %r4871, %r4870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4872, 19;
	shr.b32 	%rhs, %r4872, 13;
	add.u32 	%r4873, %lhs, %rhs;
	}
	xor.b32  	%r4874, %r4867, %r4861;
	and.b32  	%r4875, %r4873, %r4874;
	xor.b32  	%r4876, %r4875, %r4861;
	add.s32 	%r4877, %r4807, %r4855;
	add.s32 	%r4878, %r4877, %r4876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4878, 3;
	shr.b32 	%rhs, %r4878, 29;
	add.u32 	%r4879, %lhs, %rhs;
	}
	xor.b32  	%r4880, %r4873, %r4867;
	and.b32  	%r4881, %r4879, %r4880;
	xor.b32  	%r4882, %r4881, %r4867;
	add.s32 	%r4883, %r4809, %r4861;
	add.s32 	%r4884, %r4883, %r4882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4884, 7;
	shr.b32 	%rhs, %r4884, 25;
	add.u32 	%r4885, %lhs, %rhs;
	}
	xor.b32  	%r4886, %r4879, %r4873;
	and.b32  	%r4887, %r4885, %r4886;
	xor.b32  	%r4888, %r4887, %r4873;
	add.s32 	%r4889, %r4811, %r4867;
	add.s32 	%r4890, %r4889, %r4888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4890, 11;
	shr.b32 	%rhs, %r4890, 21;
	add.u32 	%r4891, %lhs, %rhs;
	}
	xor.b32  	%r4892, %r4885, %r4879;
	and.b32  	%r4893, %r4891, %r4892;
	xor.b32  	%r4894, %r4893, %r4879;
	add.s32 	%r4895, %r4813, %r4873;
	add.s32 	%r4896, %r4895, %r4894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4896, 19;
	shr.b32 	%rhs, %r4896, 13;
	add.u32 	%r4897, %lhs, %rhs;
	}
	xor.b32  	%r4898, %r4891, %r4885;
	and.b32  	%r4899, %r4897, %r4898;
	xor.b32  	%r4900, %r4899, %r4885;
	add.s32 	%r4901, %r4815, %r4879;
	add.s32 	%r4902, %r4901, %r4900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4902, 3;
	shr.b32 	%rhs, %r4902, 29;
	add.u32 	%r4903, %lhs, %rhs;
	}
	xor.b32  	%r4904, %r4897, %r4891;
	and.b32  	%r4905, %r4903, %r4904;
	xor.b32  	%r4906, %r4905, %r4891;
	add.s32 	%r4907, %r4817, %r4885;
	add.s32 	%r4908, %r4907, %r4906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4908, 7;
	shr.b32 	%rhs, %r4908, 25;
	add.u32 	%r4909, %lhs, %rhs;
	}
	xor.b32  	%r4910, %r4903, %r4897;
	and.b32  	%r4911, %r4909, %r4910;
	xor.b32  	%r4912, %r4911, %r4897;
	add.s32 	%r4913, %r4819, %r4891;
	add.s32 	%r4914, %r4913, %r4912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4914, 11;
	shr.b32 	%rhs, %r4914, 21;
	add.u32 	%r4915, %lhs, %rhs;
	}
	xor.b32  	%r4916, %r4909, %r4903;
	and.b32  	%r4917, %r4915, %r4916;
	xor.b32  	%r4918, %r4917, %r4903;
	add.s32 	%r4919, %r4821, %r4897;
	add.s32 	%r4920, %r4919, %r4918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4920, 19;
	shr.b32 	%rhs, %r4920, 13;
	add.u32 	%r4921, %lhs, %rhs;
	}
	add.s32 	%r4922, %r4903, %r4791;
	xor.b32  	%r4923, %r4921, %r4909;
	xor.b32  	%r4924, %r4921, %r4915;
	and.b32  	%r4925, %r4924, %r4923;
	xor.b32  	%r4926, %r4925, %r4921;
	add.s32 	%r4927, %r4922, %r4926;
	add.s32 	%r4928, %r4927, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4928, 3;
	shr.b32 	%rhs, %r4928, 29;
	add.u32 	%r4929, %lhs, %rhs;
	}
	add.s32 	%r4930, %r4909, %r4799;
	xor.b32  	%r4931, %r4929, %r4915;
	xor.b32  	%r4932, %r4929, %r4921;
	and.b32  	%r4933, %r4932, %r4931;
	xor.b32  	%r4934, %r4933, %r4929;
	add.s32 	%r4935, %r4930, %r4934;
	add.s32 	%r4936, %r4935, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4936, 5;
	shr.b32 	%rhs, %r4936, 27;
	add.u32 	%r4937, %lhs, %rhs;
	}
	add.s32 	%r4938, %r4915, %r4807;
	xor.b32  	%r4939, %r4937, %r4921;
	xor.b32  	%r4940, %r4937, %r4929;
	and.b32  	%r4941, %r4940, %r4939;
	xor.b32  	%r4942, %r4941, %r4937;
	add.s32 	%r4943, %r4938, %r4942;
	add.s32 	%r4944, %r4943, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4944, 9;
	shr.b32 	%rhs, %r4944, 23;
	add.u32 	%r4945, %lhs, %rhs;
	}
	add.s32 	%r4946, %r4921, %r4815;
	xor.b32  	%r4947, %r4945, %r4929;
	xor.b32  	%r4948, %r4945, %r4937;
	and.b32  	%r4949, %r4948, %r4947;
	xor.b32  	%r4950, %r4949, %r4945;
	add.s32 	%r4951, %r4946, %r4950;
	add.s32 	%r4952, %r4951, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 13;
	shr.b32 	%rhs, %r4952, 19;
	add.u32 	%r4953, %lhs, %rhs;
	}
	add.s32 	%r4954, %r4929, %r4793;
	xor.b32  	%r4955, %r4953, %r4937;
	xor.b32  	%r4956, %r4953, %r4945;
	and.b32  	%r4957, %r4956, %r4955;
	xor.b32  	%r4958, %r4957, %r4953;
	add.s32 	%r4959, %r4954, %r4958;
	add.s32 	%r4960, %r4959, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4960, 3;
	shr.b32 	%rhs, %r4960, 29;
	add.u32 	%r4961, %lhs, %rhs;
	}
	add.s32 	%r4962, %r4937, %r4801;
	xor.b32  	%r4963, %r4961, %r4945;
	xor.b32  	%r4964, %r4961, %r4953;
	and.b32  	%r4965, %r4964, %r4963;
	xor.b32  	%r4966, %r4965, %r4961;
	add.s32 	%r4967, %r4962, %r4966;
	add.s32 	%r4968, %r4967, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4968, 5;
	shr.b32 	%rhs, %r4968, 27;
	add.u32 	%r4969, %lhs, %rhs;
	}
	add.s32 	%r4970, %r4945, %r4809;
	xor.b32  	%r4971, %r4969, %r4953;
	xor.b32  	%r4972, %r4969, %r4961;
	and.b32  	%r4973, %r4972, %r4971;
	xor.b32  	%r4974, %r4973, %r4969;
	add.s32 	%r4975, %r4970, %r4974;
	add.s32 	%r4976, %r4975, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4976, 9;
	shr.b32 	%rhs, %r4976, 23;
	add.u32 	%r4977, %lhs, %rhs;
	}
	add.s32 	%r4978, %r4953, %r4817;
	xor.b32  	%r4979, %r4977, %r4961;
	xor.b32  	%r4980, %r4977, %r4969;
	and.b32  	%r4981, %r4980, %r4979;
	xor.b32  	%r4982, %r4981, %r4977;
	add.s32 	%r4983, %r4978, %r4982;
	add.s32 	%r4984, %r4983, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4984, 13;
	shr.b32 	%rhs, %r4984, 19;
	add.u32 	%r4985, %lhs, %rhs;
	}
	add.s32 	%r4986, %r4961, %r4795;
	xor.b32  	%r4987, %r4985, %r4969;
	xor.b32  	%r4988, %r4985, %r4977;
	and.b32  	%r4989, %r4988, %r4987;
	xor.b32  	%r4990, %r4989, %r4985;
	add.s32 	%r4991, %r4986, %r4990;
	add.s32 	%r4992, %r4991, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4992, 3;
	shr.b32 	%rhs, %r4992, 29;
	add.u32 	%r4993, %lhs, %rhs;
	}
	add.s32 	%r4994, %r4969, %r4803;
	xor.b32  	%r4995, %r4993, %r4977;
	xor.b32  	%r4996, %r4993, %r4985;
	and.b32  	%r4997, %r4996, %r4995;
	xor.b32  	%r4998, %r4997, %r4993;
	add.s32 	%r4999, %r4994, %r4998;
	add.s32 	%r5000, %r4999, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5000, 5;
	shr.b32 	%rhs, %r5000, 27;
	add.u32 	%r5001, %lhs, %rhs;
	}
	add.s32 	%r5002, %r4977, %r4811;
	xor.b32  	%r5003, %r5001, %r4985;
	xor.b32  	%r5004, %r5001, %r4993;
	and.b32  	%r5005, %r5004, %r5003;
	xor.b32  	%r5006, %r5005, %r5001;
	add.s32 	%r5007, %r5002, %r5006;
	add.s32 	%r5008, %r5007, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5008, 9;
	shr.b32 	%rhs, %r5008, 23;
	add.u32 	%r5009, %lhs, %rhs;
	}
	add.s32 	%r5010, %r4985, %r4819;
	xor.b32  	%r5011, %r5009, %r4993;
	xor.b32  	%r5012, %r5009, %r5001;
	and.b32  	%r5013, %r5012, %r5011;
	xor.b32  	%r5014, %r5013, %r5009;
	add.s32 	%r5015, %r5010, %r5014;
	add.s32 	%r5016, %r5015, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5016, 13;
	shr.b32 	%rhs, %r5016, 19;
	add.u32 	%r5017, %lhs, %rhs;
	}
	add.s32 	%r5018, %r4993, %r4797;
	xor.b32  	%r5019, %r5017, %r5001;
	xor.b32  	%r5020, %r5017, %r5009;
	and.b32  	%r5021, %r5020, %r5019;
	xor.b32  	%r5022, %r5021, %r5017;
	add.s32 	%r5023, %r5018, %r5022;
	add.s32 	%r5024, %r5023, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 3;
	shr.b32 	%rhs, %r5024, 29;
	add.u32 	%r5025, %lhs, %rhs;
	}
	add.s32 	%r5026, %r5001, %r4805;
	xor.b32  	%r5027, %r5025, %r5009;
	xor.b32  	%r5028, %r5025, %r5017;
	and.b32  	%r5029, %r5028, %r5027;
	xor.b32  	%r5030, %r5029, %r5025;
	add.s32 	%r5031, %r5026, %r5030;
	add.s32 	%r5032, %r5031, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5032, 5;
	shr.b32 	%rhs, %r5032, 27;
	add.u32 	%r5033, %lhs, %rhs;
	}
	add.s32 	%r5034, %r5009, %r4813;
	xor.b32  	%r5035, %r5033, %r5017;
	xor.b32  	%r5036, %r5033, %r5025;
	and.b32  	%r5037, %r5036, %r5035;
	xor.b32  	%r5038, %r5037, %r5033;
	add.s32 	%r5039, %r5034, %r5038;
	add.s32 	%r5040, %r5039, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 9;
	shr.b32 	%rhs, %r5040, 23;
	add.u32 	%r5041, %lhs, %rhs;
	}
	add.s32 	%r5042, %r5017, %r4821;
	xor.b32  	%r5043, %r5041, %r5025;
	xor.b32  	%r5044, %r5041, %r5033;
	and.b32  	%r5045, %r5044, %r5043;
	xor.b32  	%r5046, %r5045, %r5041;
	add.s32 	%r5047, %r5042, %r5046;
	add.s32 	%r5048, %r5047, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5048, 13;
	shr.b32 	%rhs, %r5048, 19;
	add.u32 	%r5049, %lhs, %rhs;
	}
	add.s32 	%r5050, %r5025, %r4791;
	xor.b32  	%r5051, %r5044, %r5049;
	add.s32 	%r5052, %r5050, %r5051;
	add.s32 	%r5053, %r5052, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5053, 3;
	shr.b32 	%rhs, %r5053, 29;
	add.u32 	%r5054, %lhs, %rhs;
	}
	add.s32 	%r5055, %r5033, %r4807;
	xor.b32  	%r5056, %r5049, %r5041;
	xor.b32  	%r5057, %r5056, %r5054;
	add.s32 	%r5058, %r5055, %r5057;
	add.s32 	%r5059, %r5058, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5059, 9;
	shr.b32 	%rhs, %r5059, 23;
	add.u32 	%r5060, %lhs, %rhs;
	}
	add.s32 	%r5061, %r5041, %r4799;
	xor.b32  	%r5062, %r5054, %r5049;
	xor.b32  	%r5063, %r5062, %r5060;
	add.s32 	%r5064, %r5061, %r5063;
	add.s32 	%r5065, %r5064, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5065, 11;
	shr.b32 	%rhs, %r5065, 21;
	add.u32 	%r5066, %lhs, %rhs;
	}
	add.s32 	%r5067, %r5049, %r4815;
	xor.b32  	%r5068, %r5060, %r5054;
	xor.b32  	%r5069, %r5068, %r5066;
	add.s32 	%r5070, %r5067, %r5069;
	add.s32 	%r5071, %r5070, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5071, 15;
	shr.b32 	%rhs, %r5071, 17;
	add.u32 	%r5072, %lhs, %rhs;
	}
	add.s32 	%r5073, %r5054, %r4795;
	xor.b32  	%r5074, %r5066, %r5060;
	xor.b32  	%r5075, %r5074, %r5072;
	add.s32 	%r5076, %r5073, %r5075;
	add.s32 	%r5077, %r5076, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5077, 3;
	shr.b32 	%rhs, %r5077, 29;
	add.u32 	%r5078, %lhs, %rhs;
	}
	add.s32 	%r5079, %r5060, %r4811;
	xor.b32  	%r5080, %r5072, %r5066;
	xor.b32  	%r5081, %r5080, %r5078;
	add.s32 	%r5082, %r5079, %r5081;
	add.s32 	%r5083, %r5082, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5083, 9;
	shr.b32 	%rhs, %r5083, 23;
	add.u32 	%r5084, %lhs, %rhs;
	}
	add.s32 	%r5085, %r5066, %r4803;
	xor.b32  	%r5086, %r5078, %r5072;
	xor.b32  	%r5087, %r5086, %r5084;
	add.s32 	%r5088, %r5085, %r5087;
	add.s32 	%r5089, %r5088, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5089, 11;
	shr.b32 	%rhs, %r5089, 21;
	add.u32 	%r5090, %lhs, %rhs;
	}
	add.s32 	%r5091, %r5072, %r4819;
	xor.b32  	%r5092, %r5084, %r5078;
	xor.b32  	%r5093, %r5092, %r5090;
	add.s32 	%r5094, %r5091, %r5093;
	add.s32 	%r5095, %r5094, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5095, 15;
	shr.b32 	%rhs, %r5095, 17;
	add.u32 	%r5096, %lhs, %rhs;
	}
	add.s32 	%r5097, %r5078, %r4793;
	xor.b32  	%r5098, %r5090, %r5084;
	xor.b32  	%r5099, %r5098, %r5096;
	add.s32 	%r5100, %r5097, %r5099;
	add.s32 	%r5101, %r5100, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5101, 3;
	shr.b32 	%rhs, %r5101, 29;
	add.u32 	%r5102, %lhs, %rhs;
	}
	add.s32 	%r5103, %r5084, %r4809;
	xor.b32  	%r5104, %r5096, %r5090;
	xor.b32  	%r5105, %r5104, %r5102;
	add.s32 	%r5106, %r5103, %r5105;
	add.s32 	%r5107, %r5106, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5107, 9;
	shr.b32 	%rhs, %r5107, 23;
	add.u32 	%r5108, %lhs, %rhs;
	}
	add.s32 	%r5109, %r5090, %r4801;
	xor.b32  	%r5110, %r5102, %r5096;
	xor.b32  	%r5111, %r5110, %r5108;
	add.s32 	%r5112, %r5109, %r5111;
	add.s32 	%r5113, %r5112, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5113, 11;
	shr.b32 	%rhs, %r5113, 21;
	add.u32 	%r5114, %lhs, %rhs;
	}
	add.s32 	%r5115, %r5096, %r4817;
	xor.b32  	%r5116, %r5108, %r5102;
	xor.b32  	%r5117, %r5116, %r5114;
	add.s32 	%r5118, %r5115, %r5117;
	add.s32 	%r5119, %r5118, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5119, 15;
	shr.b32 	%rhs, %r5119, 17;
	add.u32 	%r5120, %lhs, %rhs;
	}
	add.s32 	%r5121, %r5102, %r4797;
	xor.b32  	%r5122, %r5114, %r5108;
	xor.b32  	%r5123, %r5122, %r5120;
	add.s32 	%r5124, %r5121, %r5123;
	add.s32 	%r5125, %r5124, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5125, 3;
	shr.b32 	%rhs, %r5125, 29;
	add.u32 	%r5126, %lhs, %rhs;
	}
	add.s32 	%r5127, %r5108, %r4813;
	xor.b32  	%r5128, %r5120, %r5114;
	xor.b32  	%r5129, %r5128, %r5126;
	add.s32 	%r5130, %r5127, %r5129;
	add.s32 	%r5131, %r5130, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5131, 9;
	shr.b32 	%rhs, %r5131, 23;
	add.u32 	%r5132, %lhs, %rhs;
	}
	add.s32 	%r5133, %r5114, %r4805;
	xor.b32  	%r5134, %r5126, %r5120;
	xor.b32  	%r5135, %r5134, %r5132;
	add.s32 	%r5136, %r5133, %r5135;
	add.s32 	%r5137, %r5136, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5137, 11;
	shr.b32 	%rhs, %r5137, 21;
	add.u32 	%r5138, %lhs, %rhs;
	}
	add.s32 	%r5139, %r5120, %r4821;
	xor.b32  	%r5140, %r5132, %r5126;
	xor.b32  	%r5141, %r5140, %r5138;
	add.s32 	%r5142, %r5139, %r5141;
	add.s32 	%r5143, %r5142, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5143, 15;
	shr.b32 	%rhs, %r5143, 17;
	add.u32 	%r5144, %lhs, %rhs;
	}
	add.s32 	%r5145, %r4828, %r5126;
	st.local.u32 	[%rd1], %r5145;
	add.s32 	%r5146, %r4825, %r5144;
	st.local.u32 	[%rd1+4], %r5146;
	add.s32 	%r5147, %r4823, %r5138;
	st.local.u32 	[%rd1+8], %r5147;
	add.s32 	%r5148, %r4822, %r5132;
	st.local.u32 	[%rd1+12], %r5148;
	st.local.u32 	[%rd1+16], %r5203;
	st.local.u32 	[%rd1+20], %r5202;
	st.local.u32 	[%rd1+24], %r5201;
	st.local.u32 	[%rd1+28], %r5200;
	st.local.u32 	[%rd1+32], %r5207;
	st.local.u32 	[%rd1+36], %r5206;
	st.local.u32 	[%rd1+40], %r5205;
	st.local.u32 	[%rd1+44], %r5204;
	st.local.u32 	[%rd1+48], %r5211;
	st.local.u32 	[%rd1+52], %r5210;
	st.local.u32 	[%rd1+56], %r5209;
	st.local.u32 	[%rd1+60], %r5208;
	st.local.u32 	[%rd1+64], %r5215;
	st.local.u32 	[%rd1+68], %r5214;
	st.local.u32 	[%rd1+72], %r5213;
	st.local.u32 	[%rd1+76], %r5212;
	add.s32 	%r5149, %r5149, 32;
	add.s32 	%r5150, %r5150, 8;

BB3_1:
	add.s32 	%r855, %r788, -32;
	setp.lt.s32	%p1, %r5149, %r855;
	mul.wide.s32 	%rd5, %r5150, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r848, [%rd6];
	ld.global.u32 	%r840, [%rd6+4];
	ld.global.u32 	%r832, [%rd6+8];
	ld.global.u32 	%r824, [%rd6+12];
	ld.global.u32 	%r816, [%rd6+16];
	ld.global.u32 	%r808, [%rd6+20];
	ld.global.u32 	%r800, [%rd6+24];
	ld.global.u32 	%r792, [%rd6+28];
	mov.u32 	%r850, 29554;
	// inline asm
	prmt.b32 %r791, %r792, %r790, %r850;
	// inline asm
	mov.u32 	%r854, 29040;
	// inline asm
	prmt.b32 %r795, %r792, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r800, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r800, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r808, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r808, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r816, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r816, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r824, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r824, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r832, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r835, %r832, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r839, %r840, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r843, %r840, %r790, %r854;
	// inline asm
	// inline asm
	prmt.b32 %r847, %r848, %r790, %r850;
	// inline asm
	// inline asm
	prmt.b32 %r851, %r848, %r790, %r854;
	// inline asm
	cvta.to.local.u64 	%rd1, %rd3;
	@%p1 bra 	BB3_101;
	bra.uni 	BB3_2;

BB3_101:
	ld.local.u32 	%r3395, [%rd1+80];
	add.s32 	%r3396, %r3395, 64;
	st.local.u32 	[%rd1+80], %r3396;
	and.b32  	%r480, %r3395, 3;
	mov.u32 	%r3397, 4;
	sub.s32 	%r481, %r3397, %r480;
	bfe.u32 	%r3394, %r3395, 2, 4;
	mov.u32 	%r5200, 0;
	setp.gt.s32	%p65, %r3394, 7;
	@%p65 bra 	BB3_117;

	setp.gt.s32	%p77, %r3394, 3;
	@%p77 bra 	BB3_110;

	setp.gt.s32	%p83, %r3394, 1;
	@%p83 bra 	BB3_107;

	setp.eq.s32	%p86, %r3394, 0;
	@%p86 bra 	BB3_143;
	bra.uni 	BB3_105;

BB3_143:
	and.b32  	%r4786, %r481, 3;
	shl.b32 	%r4787, %r4786, 2;
	mov.u32 	%r4788, 1985229328;
	shr.u32 	%r4789, %r4788, %r4787;
	and.b32  	%r4770, %r4789, 65535;
	mov.u32 	%r5200, 0;
	// inline asm
	prmt.b32 %r4703, %r791, %r5200, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4707, %r795, %r791, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4711, %r799, %r795, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4715, %r803, %r799, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4719, %r807, %r803, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4723, %r811, %r807, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4727, %r815, %r811, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4731, %r819, %r815, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4735, %r823, %r819, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4739, %r827, %r823, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4743, %r831, %r827, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4747, %r835, %r831, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4751, %r839, %r835, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4755, %r843, %r839, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4759, %r847, %r843, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4763, %r851, %r847, %r4770;
	// inline asm
	// inline asm
	prmt.b32 %r4767, %r5200, %r851, %r4770;
	// inline asm
	setp.eq.s32	%p103, %r480, 0;
	selp.b32	%r5203, 0, %r4703, %p103;
	selp.b32	%r5216, %r4751, %r4755, %p103;
	selp.b32	%r843, %r4755, %r4759, %p103;
	selp.b32	%r847, %r4759, %r4763, %p103;
	selp.b32	%r851, %r4763, %r4767, %p103;
	selp.b32	%r823, %r4735, %r4739, %p103;
	selp.b32	%r827, %r4739, %r4743, %p103;
	selp.b32	%r831, %r4743, %r4747, %p103;
	selp.b32	%r835, %r4747, %r4751, %p103;
	selp.b32	%r807, %r4719, %r4723, %p103;
	selp.b32	%r811, %r4723, %r4727, %p103;
	selp.b32	%r815, %r4727, %r4731, %p103;
	selp.b32	%r819, %r4731, %r4735, %p103;
	selp.b32	%r791, %r4703, %r4707, %p103;
	selp.b32	%r795, %r4707, %r4711, %p103;
	selp.b32	%r799, %r4711, %r4715, %p103;
	selp.b32	%r803, %r4715, %r4719, %p103;
	mov.u32 	%r5201, %r5200;
	mov.u32 	%r5202, %r5200;
	mov.u32 	%r5204, %r5200;
	mov.u32 	%r5205, %r5200;
	mov.u32 	%r5206, %r5200;
	mov.u32 	%r5207, %r5200;
	mov.u32 	%r5208, %r5200;
	mov.u32 	%r5209, %r5200;
	mov.u32 	%r5210, %r5200;
	mov.u32 	%r5211, %r5200;
	mov.u32 	%r5212, %r5200;
	mov.u32 	%r5213, %r5200;
	mov.u32 	%r5214, %r5200;
	mov.u32 	%r5215, %r5200;
	bra.uni 	BB3_144;

BB3_117:
	setp.gt.s32	%p66, %r3394, 11;
	@%p66 bra 	BB3_125;

	setp.gt.s32	%p72, %r3394, 9;
	@%p72 bra 	BB3_122;

	setp.eq.s32	%p75, %r3394, 8;
	@%p75 bra 	BB3_137;
	bra.uni 	BB3_120;

BB3_137:
	and.b32  	%r4090, %r481, 3;
	shl.b32 	%r4091, %r4090, 2;
	mov.u32 	%r4092, 1985229328;
	shr.u32 	%r4093, %r4092, %r4091;
	and.b32  	%r4074, %r4093, 65535;
	mov.u32 	%r5208, 0;
	// inline asm
	prmt.b32 %r4007, %r791, %r5208, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4011, %r795, %r791, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4015, %r799, %r795, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4019, %r803, %r799, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4023, %r807, %r803, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4027, %r811, %r807, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4031, %r815, %r811, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4035, %r819, %r815, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4039, %r823, %r819, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4043, %r827, %r823, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4047, %r831, %r827, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4051, %r835, %r831, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4055, %r839, %r835, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4059, %r843, %r839, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4063, %r847, %r843, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4067, %r851, %r847, %r4074;
	// inline asm
	// inline asm
	prmt.b32 %r4071, %r5208, %r851, %r4074;
	// inline asm
	setp.eq.s32	%p95, %r480, 0;
	selp.b32	%r5200, %r4023, %r4027, %p95;
	selp.b32	%r5201, %r4027, %r4031, %p95;
	selp.b32	%r5202, %r4031, %r4035, %p95;
	selp.b32	%r5203, %r4035, %r4039, %p95;
	selp.b32	%r5204, %r4007, %r4011, %p95;
	selp.b32	%r5205, %r4011, %r4015, %p95;
	selp.b32	%r5206, %r4015, %r4019, %p95;
	selp.b32	%r5207, %r4019, %r4023, %p95;
	selp.b32	%r5211, 0, %r4007, %p95;
	selp.b32	%r807, %r4055, %r4059, %p95;
	selp.b32	%r811, %r4059, %r4063, %p95;
	selp.b32	%r815, %r4063, %r4067, %p95;
	selp.b32	%r819, %r4067, %r4071, %p95;
	selp.b32	%r791, %r4039, %r4043, %p95;
	selp.b32	%r795, %r4043, %r4047, %p95;
	selp.b32	%r799, %r4047, %r4051, %p95;
	selp.b32	%r803, %r4051, %r4055, %p95;
	mov.u32 	%r5209, %r5208;
	mov.u32 	%r5210, %r5208;
	mov.u32 	%r5212, %r5208;
	mov.u32 	%r5213, %r5208;
	mov.u32 	%r5214, %r5208;
	mov.u32 	%r5215, %r5208;
	mov.u32 	%r5216, %r5208;
	mov.u32 	%r843, %r5208;
	mov.u32 	%r847, %r5208;
	mov.u32 	%r851, %r5208;
	mov.u32 	%r823, %r5208;
	bra.uni 	BB3_138;

BB3_110:
	setp.gt.s32	%p78, %r3394, 5;
	@%p78 bra 	BB3_114;

	setp.eq.s32	%p81, %r3394, 4;
	@%p81 bra 	BB3_140;
	bra.uni 	BB3_112;

BB3_140:
	and.b32  	%r4438, %r481, 3;
	shl.b32 	%r4439, %r4438, 2;
	mov.u32 	%r4440, 1985229328;
	shr.u32 	%r4441, %r4440, %r4439;
	and.b32  	%r4422, %r4441, 65535;
	mov.u32 	%r5204, 0;
	// inline asm
	prmt.b32 %r4355, %r791, %r5204, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4359, %r795, %r791, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4363, %r799, %r795, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4367, %r803, %r799, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4371, %r807, %r803, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4375, %r811, %r807, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4379, %r815, %r811, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4383, %r819, %r815, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4387, %r823, %r819, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4391, %r827, %r823, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4395, %r831, %r827, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4399, %r835, %r831, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4403, %r839, %r835, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4407, %r843, %r839, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4411, %r847, %r843, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4415, %r851, %r847, %r4422;
	// inline asm
	// inline asm
	prmt.b32 %r4419, %r5204, %r851, %r4422;
	// inline asm
	setp.eq.s32	%p99, %r480, 0;
	selp.b32	%r5200, %r4355, %r4359, %p99;
	selp.b32	%r5201, %r4359, %r4363, %p99;
	selp.b32	%r5202, %r4363, %r4367, %p99;
	selp.b32	%r5203, %r4367, %r4371, %p99;
	selp.b32	%r5207, 0, %r4355, %p99;
	selp.b32	%r823, %r4403, %r4407, %p99;
	selp.b32	%r827, %r4407, %r4411, %p99;
	selp.b32	%r831, %r4411, %r4415, %p99;
	selp.b32	%r835, %r4415, %r4419, %p99;
	selp.b32	%r807, %r4387, %r4391, %p99;
	selp.b32	%r811, %r4391, %r4395, %p99;
	selp.b32	%r815, %r4395, %r4399, %p99;
	selp.b32	%r819, %r4399, %r4403, %p99;
	selp.b32	%r791, %r4371, %r4375, %p99;
	selp.b32	%r795, %r4375, %r4379, %p99;
	selp.b32	%r799, %r4379, %r4383, %p99;
	selp.b32	%r803, %r4383, %r4387, %p99;
	mov.u32 	%r5205, %r5204;
	mov.u32 	%r5206, %r5204;
	mov.u32 	%r5208, %r5204;
	mov.u32 	%r5209, %r5204;
	mov.u32 	%r5210, %r5204;
	mov.u32 	%r5211, %r5204;
	mov.u32 	%r5212, %r5204;
	mov.u32 	%r5213, %r5204;
	mov.u32 	%r5214, %r5204;
	mov.u32 	%r5215, %r5204;
	mov.u32 	%r5216, %r5204;
	bra.uni 	BB3_141;

BB3_125:
	setp.gt.s32	%p67, %r3394, 13;
	@%p67 bra 	BB3_129;

	setp.eq.s32	%p70, %r3394, 12;
	@%p70 bra 	BB3_134;
	bra.uni 	BB3_127;

BB3_134:
	and.b32  	%r3742, %r481, 3;
	shl.b32 	%r3743, %r3742, 2;
	mov.u32 	%r3744, 1985229328;
	shr.u32 	%r3745, %r3744, %r3743;
	and.b32  	%r3726, %r3745, 65535;
	mov.u32 	%r5212, 0;
	// inline asm
	prmt.b32 %r3659, %r791, %r5212, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3663, %r795, %r791, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3667, %r799, %r795, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3671, %r803, %r799, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3675, %r807, %r803, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3679, %r811, %r807, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3683, %r815, %r811, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3687, %r819, %r815, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3691, %r823, %r819, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3695, %r827, %r823, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3699, %r831, %r827, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3703, %r835, %r831, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3707, %r839, %r835, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3711, %r843, %r839, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3715, %r847, %r843, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3719, %r851, %r847, %r3726;
	// inline asm
	// inline asm
	prmt.b32 %r3723, %r5212, %r851, %r3726;
	// inline asm
	setp.eq.s32	%p91, %r480, 0;
	selp.b32	%r5200, %r3691, %r3695, %p91;
	selp.b32	%r5201, %r3695, %r3699, %p91;
	selp.b32	%r5202, %r3699, %r3703, %p91;
	selp.b32	%r5203, %r3703, %r3707, %p91;
	selp.b32	%r5204, %r3675, %r3679, %p91;
	selp.b32	%r5205, %r3679, %r3683, %p91;
	selp.b32	%r5206, %r3683, %r3687, %p91;
	selp.b32	%r5207, %r3687, %r3691, %p91;
	selp.b32	%r5208, %r3659, %r3663, %p91;
	selp.b32	%r5209, %r3663, %r3667, %p91;
	selp.b32	%r5210, %r3667, %r3671, %p91;
	selp.b32	%r5211, %r3671, %r3675, %p91;
	selp.b32	%r5215, 0, %r3659, %p91;
	selp.b32	%r791, %r3707, %r3711, %p91;
	selp.b32	%r795, %r3711, %r3715, %p91;
	selp.b32	%r799, %r3715, %r3719, %p91;
	selp.b32	%r803, %r3719, %r3723, %p91;
	mov.u32 	%r5213, %r5212;
	mov.u32 	%r5214, %r5212;
	mov.u32 	%r5216, %r5212;
	mov.u32 	%r843, %r5212;
	mov.u32 	%r847, %r5212;
	mov.u32 	%r851, %r5212;
	mov.u32 	%r823, %r5212;
	mov.u32 	%r827, %r5212;
	mov.u32 	%r831, %r5212;
	mov.u32 	%r835, %r5212;
	mov.u32 	%r807, %r5212;
	bra.uni 	BB3_135;

BB3_107:
	setp.eq.s32	%p84, %r3394, 2;
	@%p84 bra 	BB3_142;
	bra.uni 	BB3_108;

BB3_142:
	and.b32  	%r4612, %r481, 3;
	shl.b32 	%r4613, %r4612, 2;
	mov.u32 	%r4614, 1985229328;
	shr.u32 	%r4615, %r4614, %r4613;
	and.b32  	%r4596, %r4615, 65535;
	mov.u32 	%r5200, 0;
	// inline asm
	prmt.b32 %r4529, %r791, %r5200, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4533, %r795, %r791, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4537, %r799, %r795, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4541, %r803, %r799, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4545, %r807, %r803, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4549, %r811, %r807, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4553, %r815, %r811, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4557, %r819, %r815, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r823, %r819, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r827, %r823, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r831, %r827, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4573, %r835, %r831, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4577, %r839, %r835, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4581, %r843, %r839, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4585, %r847, %r843, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4589, %r851, %r847, %r4596;
	// inline asm
	// inline asm
	prmt.b32 %r4593, %r5200, %r851, %r4596;
	// inline asm
	setp.eq.s32	%p101, %r480, 0;
	selp.b32	%r5201, 0, %r4529, %p101;
	selp.b32	%r5202, %r4529, %r4533, %p101;
	selp.b32	%r5203, %r4533, %r4537, %p101;
	selp.b32	%r5216, %r4585, %r4589, %p101;
	selp.b32	%r843, %r4589, %r4593, %p101;
	selp.b32	%r823, %r4569, %r4573, %p101;
	selp.b32	%r827, %r4573, %r4577, %p101;
	selp.b32	%r831, %r4577, %r4581, %p101;
	selp.b32	%r835, %r4581, %r4585, %p101;
	selp.b32	%r807, %r4553, %r4557, %p101;
	selp.b32	%r811, %r4557, %r4561, %p101;
	selp.b32	%r815, %r4561, %r4565, %p101;
	selp.b32	%r819, %r4565, %r4569, %p101;
	selp.b32	%r791, %r4537, %r4541, %p101;
	selp.b32	%r795, %r4541, %r4545, %p101;
	selp.b32	%r799, %r4545, %r4549, %p101;
	selp.b32	%r803, %r4549, %r4553, %p101;
	mov.u32 	%r5204, %r5200;
	mov.u32 	%r5205, %r5200;
	mov.u32 	%r5206, %r5200;
	mov.u32 	%r5207, %r5200;
	mov.u32 	%r5208, %r5200;
	mov.u32 	%r5209, %r5200;
	mov.u32 	%r5210, %r5200;
	mov.u32 	%r5211, %r5200;
	mov.u32 	%r5212, %r5200;
	mov.u32 	%r5213, %r5200;
	mov.u32 	%r5214, %r5200;
	mov.u32 	%r5215, %r5200;
	mov.u32 	%r847, %r5200;
	mov.u32 	%r851, %r5200;
	bra.uni 	BB3_144;

BB3_122:
	setp.eq.s32	%p73, %r3394, 10;
	@%p73 bra 	BB3_136;
	bra.uni 	BB3_123;

BB3_136:
	and.b32  	%r3916, %r481, 3;
	shl.b32 	%r3917, %r3916, 2;
	mov.u32 	%r3918, 1985229328;
	shr.u32 	%r3919, %r3918, %r3917;
	and.b32  	%r3900, %r3919, 65535;
	mov.u32 	%r5208, 0;
	// inline asm
	prmt.b32 %r3833, %r791, %r5208, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3837, %r795, %r791, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3841, %r799, %r795, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3845, %r803, %r799, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3849, %r807, %r803, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3853, %r811, %r807, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3857, %r815, %r811, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3861, %r819, %r815, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3865, %r823, %r819, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3869, %r827, %r823, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3873, %r831, %r827, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3877, %r835, %r831, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3881, %r839, %r835, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3885, %r843, %r839, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3889, %r847, %r843, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3893, %r851, %r847, %r3900;
	// inline asm
	// inline asm
	prmt.b32 %r3897, %r5208, %r851, %r3900;
	// inline asm
	setp.eq.s32	%p93, %r480, 0;
	selp.b32	%r5200, %r3857, %r3861, %p93;
	selp.b32	%r5201, %r3861, %r3865, %p93;
	selp.b32	%r5202, %r3865, %r3869, %p93;
	selp.b32	%r5203, %r3869, %r3873, %p93;
	selp.b32	%r5204, %r3841, %r3845, %p93;
	selp.b32	%r5205, %r3845, %r3849, %p93;
	selp.b32	%r5206, %r3849, %r3853, %p93;
	selp.b32	%r5207, %r3853, %r3857, %p93;
	selp.b32	%r5209, 0, %r3833, %p93;
	selp.b32	%r5210, %r3833, %r3837, %p93;
	selp.b32	%r5211, %r3837, %r3841, %p93;
	selp.b32	%r807, %r3889, %r3893, %p93;
	selp.b32	%r811, %r3893, %r3897, %p93;
	selp.b32	%r791, %r3873, %r3877, %p93;
	selp.b32	%r795, %r3877, %r3881, %p93;
	selp.b32	%r799, %r3881, %r3885, %p93;
	selp.b32	%r803, %r3885, %r3889, %p93;
	mov.u32 	%r5212, %r5208;
	mov.u32 	%r5213, %r5208;
	mov.u32 	%r5214, %r5208;
	mov.u32 	%r5215, %r5208;
	mov.u32 	%r5216, %r5208;
	mov.u32 	%r843, %r5208;
	mov.u32 	%r847, %r5208;
	mov.u32 	%r851, %r5208;
	mov.u32 	%r823, %r5208;
	mov.u32 	%r827, %r5208;
	mov.u32 	%r831, %r5208;
	mov.u32 	%r835, %r5208;
	mov.u32 	%r815, %r5208;
	mov.u32 	%r819, %r5208;
	bra.uni 	BB3_144;

BB3_114:
	setp.eq.s32	%p79, %r3394, 6;
	@%p79 bra 	BB3_139;
	bra.uni 	BB3_115;

BB3_139:
	and.b32  	%r4264, %r481, 3;
	shl.b32 	%r4265, %r4264, 2;
	mov.u32 	%r4266, 1985229328;
	shr.u32 	%r4267, %r4266, %r4265;
	and.b32  	%r4248, %r4267, 65535;
	mov.u32 	%r5204, 0;
	// inline asm
	prmt.b32 %r4181, %r791, %r5204, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4185, %r795, %r791, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4189, %r799, %r795, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4193, %r803, %r799, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4197, %r807, %r803, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4201, %r811, %r807, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4205, %r815, %r811, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4209, %r819, %r815, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4213, %r823, %r819, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4217, %r827, %r823, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4221, %r831, %r827, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4225, %r835, %r831, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4229, %r839, %r835, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4233, %r843, %r839, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4237, %r847, %r843, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4241, %r851, %r847, %r4248;
	// inline asm
	// inline asm
	prmt.b32 %r4245, %r5204, %r851, %r4248;
	// inline asm
	setp.eq.s32	%p97, %r480, 0;
	selp.b32	%r5200, %r4189, %r4193, %p97;
	selp.b32	%r5201, %r4193, %r4197, %p97;
	selp.b32	%r5202, %r4197, %r4201, %p97;
	selp.b32	%r5203, %r4201, %r4205, %p97;
	selp.b32	%r5205, 0, %r4181, %p97;
	selp.b32	%r5206, %r4181, %r4185, %p97;
	selp.b32	%r5207, %r4185, %r4189, %p97;
	selp.b32	%r823, %r4237, %r4241, %p97;
	selp.b32	%r827, %r4241, %r4245, %p97;
	selp.b32	%r807, %r4221, %r4225, %p97;
	selp.b32	%r811, %r4225, %r4229, %p97;
	selp.b32	%r815, %r4229, %r4233, %p97;
	selp.b32	%r819, %r4233, %r4237, %p97;
	selp.b32	%r791, %r4205, %r4209, %p97;
	selp.b32	%r795, %r4209, %r4213, %p97;
	selp.b32	%r799, %r4213, %r4217, %p97;
	selp.b32	%r803, %r4217, %r4221, %p97;
	mov.u32 	%r5208, %r5204;
	mov.u32 	%r5209, %r5204;
	mov.u32 	%r5210, %r5204;
	mov.u32 	%r5211, %r5204;
	mov.u32 	%r5212, %r5204;
	mov.u32 	%r5213, %r5204;
	mov.u32 	%r5214, %r5204;
	mov.u32 	%r5215, %r5204;
	mov.u32 	%r5216, %r5204;
	mov.u32 	%r843, %r5204;
	mov.u32 	%r847, %r5204;
	mov.u32 	%r851, %r5204;
	mov.u32 	%r831, %r5204;
	mov.u32 	%r835, %r5204;
	bra.uni 	BB3_144;

BB3_129:
	setp.eq.s32	%p68, %r3394, 14;
	@%p68 bra 	BB3_133;
	bra.uni 	BB3_130;

BB3_133:
	and.b32  	%r3568, %r481, 3;
	shl.b32 	%r3569, %r3568, 2;
	mov.u32 	%r3570, 1985229328;
	shr.u32 	%r3571, %r3570, %r3569;
	and.b32  	%r3552, %r3571, 65535;
	mov.u32 	%r5212, 0;
	// inline asm
	prmt.b32 %r3485, %r791, %r5212, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3489, %r795, %r791, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3493, %r799, %r795, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3497, %r803, %r799, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3501, %r807, %r803, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3505, %r811, %r807, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3509, %r815, %r811, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3513, %r819, %r815, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3517, %r823, %r819, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3521, %r827, %r823, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3525, %r831, %r827, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3529, %r835, %r831, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3533, %r839, %r835, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3537, %r843, %r839, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3541, %r847, %r843, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3545, %r851, %r847, %r3552;
	// inline asm
	// inline asm
	prmt.b32 %r3549, %r5212, %r851, %r3552;
	// inline asm
	setp.eq.s32	%p89, %r480, 0;
	selp.b32	%r5200, %r3525, %r3529, %p89;
	selp.b32	%r5201, %r3529, %r3533, %p89;
	selp.b32	%r5202, %r3533, %r3537, %p89;
	selp.b32	%r5203, %r3537, %r3541, %p89;
	selp.b32	%r5204, %r3509, %r3513, %p89;
	selp.b32	%r5205, %r3513, %r3517, %p89;
	selp.b32	%r5206, %r3517, %r3521, %p89;
	selp.b32	%r5207, %r3521, %r3525, %p89;
	selp.b32	%r5208, %r3493, %r3497, %p89;
	selp.b32	%r5209, %r3497, %r3501, %p89;
	selp.b32	%r5210, %r3501, %r3505, %p89;
	selp.b32	%r5211, %r3505, %r3509, %p89;
	selp.b32	%r5213, 0, %r3485, %p89;
	selp.b32	%r5214, %r3485, %r3489, %p89;
	selp.b32	%r5215, %r3489, %r3493, %p89;
	selp.b32	%r791, %r3541, %r3545, %p89;
	selp.b32	%r795, %r3545, %r3549, %p89;
	mov.u32 	%r5216, %r5212;
	mov.u32 	%r843, %r5212;
	mov.u32 	%r847, %r5212;
	mov.u32 	%r851, %r5212;
	mov.u32 	%r823, %r5212;
	mov.u32 	%r827, %r5212;
	mov.u32 	%r831, %r5212;
	mov.u32 	%r835, %r5212;
	mov.u32 	%r807, %r5212;
	mov.u32 	%r811, %r5212;
	mov.u32 	%r815, %r5212;
	mov.u32 	%r819, %r5212;
	mov.u32 	%r799, %r5212;
	mov.u32 	%r803, %r5212;
	bra.uni 	BB3_144;

BB3_105:
	setp.eq.s32	%p87, %r3394, 1;
	@%p87 bra 	BB3_106;
	bra.uni 	BB3_131;

BB3_106:
	and.b32  	%r4699, %r481, 3;
	shl.b32 	%r4700, %r4699, 2;
	mov.u32 	%r4701, 1985229328;
	shr.u32 	%r4702, %r4701, %r4700;
	and.b32  	%r4683, %r4702, 65535;
	mov.u32 	%r5200, 0;
	// inline asm
	prmt.b32 %r4616, %r791, %r5200, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4620, %r795, %r791, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4624, %r799, %r795, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4628, %r803, %r799, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4632, %r807, %r803, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4636, %r811, %r807, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4640, %r815, %r811, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4644, %r819, %r815, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4648, %r823, %r819, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4652, %r827, %r823, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4656, %r831, %r827, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4660, %r835, %r831, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4664, %r839, %r835, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4668, %r843, %r839, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4672, %r847, %r843, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4676, %r851, %r847, %r4683;
	// inline asm
	// inline asm
	prmt.b32 %r4680, %r5200, %r851, %r4683;
	// inline asm
	setp.eq.s32	%p102, %r480, 0;
	selp.b32	%r5202, 0, %r4616, %p102;
	selp.b32	%r5203, %r4616, %r4620, %p102;
	selp.b32	%r5216, %r4668, %r4672, %p102;
	selp.b32	%r843, %r4672, %r4676, %p102;
	selp.b32	%r847, %r4676, %r4680, %p102;
	selp.b32	%r823, %r4652, %r4656, %p102;
	selp.b32	%r827, %r4656, %r4660, %p102;
	selp.b32	%r831, %r4660, %r4664, %p102;
	selp.b32	%r835, %r4664, %r4668, %p102;
	selp.b32	%r807, %r4636, %r4640, %p102;
	selp.b32	%r811, %r4640, %r4644, %p102;
	selp.b32	%r815, %r4644, %r4648, %p102;
	selp.b32	%r819, %r4648, %r4652, %p102;
	selp.b32	%r791, %r4620, %r4624, %p102;
	selp.b32	%r795, %r4624, %r4628, %p102;
	selp.b32	%r799, %r4628, %r4632, %p102;
	selp.b32	%r803, %r4632, %r4636, %p102;
	mov.u32 	%r5201, %r5200;
	mov.u32 	%r5204, %r5200;
	mov.u32 	%r5205, %r5200;
	mov.u32 	%r5206, %r5200;
	mov.u32 	%r5207, %r5200;
	mov.u32 	%r5208, %r5200;
	mov.u32 	%r5209, %r5200;
	mov.u32 	%r5210, %r5200;
	mov.u32 	%r5211, %r5200;
	mov.u32 	%r5212, %r5200;
	mov.u32 	%r5213, %r5200;
	mov.u32 	%r5214, %r5200;
	mov.u32 	%r5215, %r5200;
	mov.u32 	%r851, %r5200;
	bra.uni 	BB3_144;

BB3_120:
	setp.eq.s32	%p76, %r3394, 9;
	@%p76 bra 	BB3_121;
	bra.uni 	BB3_131;

BB3_121:
	and.b32  	%r4003, %r481, 3;
	shl.b32 	%r4004, %r4003, 2;
	mov.u32 	%r4005, 1985229328;
	shr.u32 	%r4006, %r4005, %r4004;
	and.b32  	%r3987, %r4006, 65535;
	mov.u32 	%r5208, 0;
	// inline asm
	prmt.b32 %r3920, %r791, %r5208, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3924, %r795, %r791, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3928, %r799, %r795, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3932, %r803, %r799, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3936, %r807, %r803, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3940, %r811, %r807, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3944, %r815, %r811, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3948, %r819, %r815, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3952, %r823, %r819, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3956, %r827, %r823, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3960, %r831, %r827, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3964, %r835, %r831, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3968, %r839, %r835, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3972, %r843, %r839, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3976, %r847, %r843, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3980, %r851, %r847, %r3987;
	// inline asm
	// inline asm
	prmt.b32 %r3984, %r5208, %r851, %r3987;
	// inline asm
	setp.eq.s32	%p94, %r480, 0;
	selp.b32	%r5200, %r3940, %r3944, %p94;
	selp.b32	%r5201, %r3944, %r3948, %p94;
	selp.b32	%r5202, %r3948, %r3952, %p94;
	selp.b32	%r5203, %r3952, %r3956, %p94;
	selp.b32	%r5204, %r3924, %r3928, %p94;
	selp.b32	%r5205, %r3928, %r3932, %p94;
	selp.b32	%r5206, %r3932, %r3936, %p94;
	selp.b32	%r5207, %r3936, %r3940, %p94;
	selp.b32	%r5210, 0, %r3920, %p94;
	selp.b32	%r5211, %r3920, %r3924, %p94;
	selp.b32	%r807, %r3972, %r3976, %p94;
	selp.b32	%r811, %r3976, %r3980, %p94;
	selp.b32	%r815, %r3980, %r3984, %p94;
	selp.b32	%r791, %r3956, %r3960, %p94;
	selp.b32	%r795, %r3960, %r3964, %p94;
	selp.b32	%r799, %r3964, %r3968, %p94;
	selp.b32	%r803, %r3968, %r3972, %p94;
	mov.u32 	%r5209, %r5208;
	mov.u32 	%r5212, %r5208;
	mov.u32 	%r5213, %r5208;
	mov.u32 	%r5214, %r5208;
	mov.u32 	%r5215, %r5208;
	mov.u32 	%r5216, %r5208;
	mov.u32 	%r843, %r5208;
	mov.u32 	%r847, %r5208;
	mov.u32 	%r851, %r5208;
	mov.u32 	%r823, %r5208;
	mov.u32 	%r827, %r5208;
	mov.u32 	%r831, %r5208;
	mov.u32 	%r835, %r5208;
	mov.u32 	%r819, %r5208;
	bra.uni 	BB3_144;

BB3_112:
	setp.eq.s32	%p82, %r3394, 5;
	@%p82 bra 	BB3_113;
	bra.uni 	BB3_131;

BB3_113:
	and.b32  	%r4351, %r481, 3;
	shl.b32 	%r4352, %r4351, 2;
	mov.u32 	%r4353, 1985229328;
	shr.u32 	%r4354, %r4353, %r4352;
	and.b32  	%r4335, %r4354, 65535;
	mov.u32 	%r5204, 0;
	// inline asm
	prmt.b32 %r4268, %r791, %r5204, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4272, %r795, %r791, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4276, %r799, %r795, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4280, %r803, %r799, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4284, %r807, %r803, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4288, %r811, %r807, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4292, %r815, %r811, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4296, %r819, %r815, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4300, %r823, %r819, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4304, %r827, %r823, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4308, %r831, %r827, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4312, %r835, %r831, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4316, %r839, %r835, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4320, %r843, %r839, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4324, %r847, %r843, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4328, %r851, %r847, %r4335;
	// inline asm
	// inline asm
	prmt.b32 %r4332, %r5204, %r851, %r4335;
	// inline asm
	setp.eq.s32	%p98, %r480, 0;
	selp.b32	%r5200, %r4272, %r4276, %p98;
	selp.b32	%r5201, %r4276, %r4280, %p98;
	selp.b32	%r5202, %r4280, %r4284, %p98;
	selp.b32	%r5203, %r4284, %r4288, %p98;
	selp.b32	%r5206, 0, %r4268, %p98;
	selp.b32	%r5207, %r4268, %r4272, %p98;
	selp.b32	%r823, %r4320, %r4324, %p98;
	selp.b32	%r827, %r4324, %r4328, %p98;
	selp.b32	%r831, %r4328, %r4332, %p98;
	selp.b32	%r807, %r4304, %r4308, %p98;
	selp.b32	%r811, %r4308, %r4312, %p98;
	selp.b32	%r815, %r4312, %r4316, %p98;
	selp.b32	%r819, %r4316, %r4320, %p98;
	selp.b32	%r791, %r4288, %r4292, %p98;
	selp.b32	%r795, %r4292, %r4296, %p98;
	selp.b32	%r799, %r4296, %r4300, %p98;
	selp.b32	%r803, %r4300, %r4304, %p98;
	mov.u32 	%r5205, %r5204;
	mov.u32 	%r5208, %r5204;
	mov.u32 	%r5209, %r5204;
	mov.u32 	%r5210, %r5204;
	mov.u32 	%r5211, %r5204;
	mov.u32 	%r5212, %r5204;
	mov.u32 	%r5213, %r5204;
	mov.u32 	%r5214, %r5204;
	mov.u32 	%r5215, %r5204;
	mov.u32 	%r5216, %r5204;
	mov.u32 	%r843, %r5204;
	mov.u32 	%r847, %r5204;
	mov.u32 	%r851, %r5204;
	mov.u32 	%r835, %r5204;
	bra.uni 	BB3_144;

BB3_127:
	setp.eq.s32	%p71, %r3394, 13;
	@%p71 bra 	BB3_128;
	bra.uni 	BB3_131;

BB3_128:
	and.b32  	%r3655, %r481, 3;
	shl.b32 	%r3656, %r3655, 2;
	mov.u32 	%r3657, 1985229328;
	shr.u32 	%r3658, %r3657, %r3656;
	and.b32  	%r3639, %r3658, 65535;
	mov.u32 	%r5212, 0;
	// inline asm
	prmt.b32 %r3572, %r791, %r5212, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3576, %r795, %r791, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3580, %r799, %r795, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3584, %r803, %r799, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3588, %r807, %r803, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3592, %r811, %r807, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3596, %r815, %r811, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3600, %r819, %r815, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3604, %r823, %r819, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3608, %r827, %r823, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3612, %r831, %r827, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3616, %r835, %r831, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3620, %r839, %r835, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3624, %r843, %r839, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3628, %r847, %r843, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3632, %r851, %r847, %r3639;
	// inline asm
	// inline asm
	prmt.b32 %r3636, %r5212, %r851, %r3639;
	// inline asm
	setp.eq.s32	%p90, %r480, 0;
	selp.b32	%r5200, %r3608, %r3612, %p90;
	selp.b32	%r5201, %r3612, %r3616, %p90;
	selp.b32	%r5202, %r3616, %r3620, %p90;
	selp.b32	%r5203, %r3620, %r3624, %p90;
	selp.b32	%r5204, %r3592, %r3596, %p90;
	selp.b32	%r5205, %r3596, %r3600, %p90;
	selp.b32	%r5206, %r3600, %r3604, %p90;
	selp.b32	%r5207, %r3604, %r3608, %p90;
	selp.b32	%r5208, %r3576, %r3580, %p90;
	selp.b32	%r5209, %r3580, %r3584, %p90;
	selp.b32	%r5210, %r3584, %r3588, %p90;
	selp.b32	%r5211, %r3588, %r3592, %p90;
	selp.b32	%r5214, 0, %r3572, %p90;
	selp.b32	%r5215, %r3572, %r3576, %p90;
	selp.b32	%r791, %r3624, %r3628, %p90;
	selp.b32	%r795, %r3628, %r3632, %p90;
	selp.b32	%r799, %r3632, %r3636, %p90;
	mov.u32 	%r5213, %r5212;
	mov.u32 	%r5216, %r5212;
	mov.u32 	%r843, %r5212;
	mov.u32 	%r847, %r5212;
	mov.u32 	%r851, %r5212;
	mov.u32 	%r823, %r5212;
	mov.u32 	%r827, %r5212;
	mov.u32 	%r831, %r5212;
	mov.u32 	%r835, %r5212;
	mov.u32 	%r807, %r5212;
	mov.u32 	%r811, %r5212;
	mov.u32 	%r815, %r5212;
	mov.u32 	%r819, %r5212;
	mov.u32 	%r803, %r5212;
	bra.uni 	BB3_144;

BB3_108:
	setp.eq.s32	%p85, %r3394, 3;
	@%p85 bra 	BB3_109;
	bra.uni 	BB3_131;

BB3_109:
	and.b32  	%r4525, %r481, 3;
	shl.b32 	%r4526, %r4525, 2;
	mov.u32 	%r4527, 1985229328;
	shr.u32 	%r4528, %r4527, %r4526;
	and.b32  	%r4509, %r4528, 65535;
	mov.u32 	%r5204, 0;
	// inline asm
	prmt.b32 %r4442, %r791, %r5204, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4446, %r795, %r791, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4450, %r799, %r795, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4454, %r803, %r799, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4458, %r807, %r803, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4462, %r811, %r807, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4466, %r815, %r811, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4470, %r819, %r815, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4474, %r823, %r819, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4478, %r827, %r823, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4482, %r831, %r827, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4486, %r835, %r831, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4490, %r839, %r835, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4494, %r843, %r839, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4498, %r847, %r843, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4502, %r851, %r847, %r4509;
	// inline asm
	// inline asm
	prmt.b32 %r4506, %r5204, %r851, %r4509;
	// inline asm
	setp.eq.s32	%p100, %r480, 0;
	selp.b32	%r5200, 0, %r4442, %p100;
	selp.b32	%r5201, %r4442, %r4446, %p100;
	selp.b32	%r5202, %r4446, %r4450, %p100;
	selp.b32	%r5203, %r4450, %r4454, %p100;
	selp.b32	%r5216, %r4502, %r4506, %p100;
	selp.b32	%r823, %r4486, %r4490, %p100;
	selp.b32	%r827, %r4490, %r4494, %p100;
	selp.b32	%r831, %r4494, %r4498, %p100;
	selp.b32	%r835, %r4498, %r4502, %p100;
	selp.b32	%r807, %r4470, %r4474, %p100;
	selp.b32	%r811, %r4474, %r4478, %p100;
	selp.b32	%r815, %r4478, %r4482, %p100;
	selp.b32	%r819, %r4482, %r4486, %p100;
	selp.b32	%r791, %r4454, %r4458, %p100;
	selp.b32	%r795, %r4458, %r4462, %p100;
	selp.b32	%r799, %r4462, %r4466, %p100;
	selp.b32	%r803, %r4466, %r4470, %p100;
	mov.u32 	%r5205, %r5204;
	mov.u32 	%r5206, %r5204;
	mov.u32 	%r5207, %r5204;
	mov.u32 	%r5208, %r5204;
	mov.u32 	%r5209, %r5204;
	mov.u32 	%r5210, %r5204;
	mov.u32 	%r5211, %r5204;
	mov.u32 	%r5212, %r5204;
	mov.u32 	%r5213, %r5204;
	mov.u32 	%r5214, %r5204;
	mov.u32 	%r5215, %r5204;

BB3_141:
	mov.u32 	%r843, %r5204;
	mov.u32 	%r847, %r5204;
	mov.u32 	%r851, %r5204;
	bra.uni 	BB3_144;

BB3_123:
	setp.eq.s32	%p74, %r3394, 11;
	@%p74 bra 	BB3_124;
	bra.uni 	BB3_131;

BB3_124:
	and.b32  	%r3829, %r481, 3;
	shl.b32 	%r3830, %r3829, 2;
	mov.u32 	%r3831, 1985229328;
	shr.u32 	%r3832, %r3831, %r3830;
	and.b32  	%r3813, %r3832, 65535;
	mov.u32 	%r5212, 0;
	// inline asm
	prmt.b32 %r3746, %r791, %r5212, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3750, %r795, %r791, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3754, %r799, %r795, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3758, %r803, %r799, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3762, %r807, %r803, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3766, %r811, %r807, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3770, %r815, %r811, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3774, %r819, %r815, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3778, %r823, %r819, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3782, %r827, %r823, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3786, %r831, %r827, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3790, %r835, %r831, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3794, %r839, %r835, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3798, %r843, %r839, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3802, %r847, %r843, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3806, %r851, %r847, %r3813;
	// inline asm
	// inline asm
	prmt.b32 %r3810, %r5212, %r851, %r3813;
	// inline asm
	setp.eq.s32	%p92, %r480, 0;
	selp.b32	%r5200, %r3774, %r3778, %p92;
	selp.b32	%r5201, %r3778, %r3782, %p92;
	selp.b32	%r5202, %r3782, %r3786, %p92;
	selp.b32	%r5203, %r3786, %r3790, %p92;
	selp.b32	%r5204, %r3758, %r3762, %p92;
	selp.b32	%r5205, %r3762, %r3766, %p92;
	selp.b32	%r5206, %r3766, %r3770, %p92;
	selp.b32	%r5207, %r3770, %r3774, %p92;
	selp.b32	%r5208, 0, %r3746, %p92;
	selp.b32	%r5209, %r3746, %r3750, %p92;
	selp.b32	%r5210, %r3750, %r3754, %p92;
	selp.b32	%r5211, %r3754, %r3758, %p92;
	selp.b32	%r807, %r3806, %r3810, %p92;
	selp.b32	%r791, %r3790, %r3794, %p92;
	selp.b32	%r795, %r3794, %r3798, %p92;
	selp.b32	%r799, %r3798, %r3802, %p92;
	selp.b32	%r803, %r3802, %r3806, %p92;
	mov.u32 	%r5213, %r5212;
	mov.u32 	%r5214, %r5212;
	mov.u32 	%r5215, %r5212;
	mov.u32 	%r5216, %r5212;
	mov.u32 	%r843, %r5212;
	mov.u32 	%r847, %r5212;
	mov.u32 	%r851, %r5212;
	mov.u32 	%r823, %r5212;
	mov.u32 	%r827, %r5212;
	mov.u32 	%r831, %r5212;
	mov.u32 	%r835, %r5212;

BB3_135:
	mov.u32 	%r811, %r5212;
	mov.u32 	%r815, %r5212;
	mov.u32 	%r819, %r5212;
	bra.uni 	BB3_144;

BB3_115:
	setp.eq.s32	%p80, %r3394, 7;
	@%p80 bra 	BB3_116;
	bra.uni 	BB3_131;

BB3_116:
	and.b32  	%r4177, %r481, 3;
	shl.b32 	%r4178, %r4177, 2;
	mov.u32 	%r4179, 1985229328;
	shr.u32 	%r4180, %r4179, %r4178;
	and.b32  	%r4161, %r4180, 65535;
	mov.u32 	%r5208, 0;
	// inline asm
	prmt.b32 %r4094, %r791, %r5208, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4098, %r795, %r791, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4102, %r799, %r795, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4106, %r803, %r799, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4110, %r807, %r803, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4114, %r811, %r807, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4118, %r815, %r811, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4122, %r819, %r815, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4126, %r823, %r819, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4130, %r827, %r823, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4134, %r831, %r827, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4138, %r835, %r831, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4142, %r839, %r835, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4146, %r843, %r839, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4150, %r847, %r843, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4154, %r851, %r847, %r4161;
	// inline asm
	// inline asm
	prmt.b32 %r4158, %r5208, %r851, %r4161;
	// inline asm
	setp.eq.s32	%p96, %r480, 0;
	selp.b32	%r5200, %r4106, %r4110, %p96;
	selp.b32	%r5201, %r4110, %r4114, %p96;
	selp.b32	%r5202, %r4114, %r4118, %p96;
	selp.b32	%r5203, %r4118, %r4122, %p96;
	selp.b32	%r5204, 0, %r4094, %p96;
	selp.b32	%r5205, %r4094, %r4098, %p96;
	selp.b32	%r5206, %r4098, %r4102, %p96;
	selp.b32	%r5207, %r4102, %r4106, %p96;
	selp.b32	%r823, %r4154, %r4158, %p96;
	selp.b32	%r807, %r4138, %r4142, %p96;
	selp.b32	%r811, %r4142, %r4146, %p96;
	selp.b32	%r815, %r4146, %r4150, %p96;
	selp.b32	%r819, %r4150, %r4154, %p96;
	selp.b32	%r791, %r4122, %r4126, %p96;
	selp.b32	%r795, %r4126, %r4130, %p96;
	selp.b32	%r799, %r4130, %r4134, %p96;
	selp.b32	%r803, %r4134, %r4138, %p96;
	mov.u32 	%r5209, %r5208;
	mov.u32 	%r5210, %r5208;
	mov.u32 	%r5211, %r5208;
	mov.u32 	%r5212, %r5208;
	mov.u32 	%r5213, %r5208;
	mov.u32 	%r5214, %r5208;
	mov.u32 	%r5215, %r5208;
	mov.u32 	%r5216, %r5208;
	mov.u32 	%r843, %r5208;
	mov.u32 	%r847, %r5208;
	mov.u32 	%r851, %r5208;

BB3_138:
	mov.u32 	%r827, %r5208;
	mov.u32 	%r831, %r5208;
	mov.u32 	%r835, %r5208;
	bra.uni 	BB3_144;

BB3_130:
	setp.ne.s32	%p69, %r3394, 15;
	@%p69 bra 	BB3_131;

	and.b32  	%r3481, %r481, 3;
	shl.b32 	%r3482, %r3481, 2;
	mov.u32 	%r3483, 1985229328;
	shr.u32 	%r3484, %r3483, %r3482;
	and.b32  	%r3465, %r3484, 65535;
	mov.u32 	%r5216, 0;
	// inline asm
	prmt.b32 %r3398, %r791, %r5216, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3402, %r795, %r791, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3406, %r799, %r795, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3410, %r803, %r799, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3414, %r807, %r803, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3418, %r811, %r807, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3422, %r815, %r811, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3426, %r819, %r815, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3430, %r823, %r819, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3434, %r827, %r823, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3438, %r831, %r827, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3442, %r835, %r831, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3446, %r839, %r835, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3450, %r843, %r839, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3454, %r847, %r843, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3458, %r851, %r847, %r3465;
	// inline asm
	// inline asm
	prmt.b32 %r3462, %r5216, %r851, %r3465;
	// inline asm
	setp.eq.s32	%p88, %r480, 0;
	selp.b32	%r5200, %r3442, %r3446, %p88;
	selp.b32	%r5201, %r3446, %r3450, %p88;
	selp.b32	%r5202, %r3450, %r3454, %p88;
	selp.b32	%r5203, %r3454, %r3458, %p88;
	selp.b32	%r5204, %r3426, %r3430, %p88;
	selp.b32	%r5205, %r3430, %r3434, %p88;
	selp.b32	%r5206, %r3434, %r3438, %p88;
	selp.b32	%r5207, %r3438, %r3442, %p88;
	selp.b32	%r5208, %r3410, %r3414, %p88;
	selp.b32	%r5209, %r3414, %r3418, %p88;
	selp.b32	%r5210, %r3418, %r3422, %p88;
	selp.b32	%r5211, %r3422, %r3426, %p88;
	selp.b32	%r5212, 0, %r3398, %p88;
	selp.b32	%r5213, %r3398, %r3402, %p88;
	selp.b32	%r5214, %r3402, %r3406, %p88;
	selp.b32	%r5215, %r3406, %r3410, %p88;
	selp.b32	%r791, %r3458, %r3462, %p88;
	mov.u32 	%r843, %r5216;
	mov.u32 	%r847, %r5216;
	mov.u32 	%r851, %r5216;
	mov.u32 	%r823, %r5216;
	mov.u32 	%r827, %r5216;
	mov.u32 	%r831, %r5216;
	mov.u32 	%r835, %r5216;
	mov.u32 	%r807, %r5216;
	mov.u32 	%r811, %r5216;
	mov.u32 	%r815, %r5216;
	mov.u32 	%r819, %r5216;
	mov.u32 	%r795, %r5216;
	mov.u32 	%r799, %r5216;
	mov.u32 	%r803, %r5216;
	bra.uni 	BB3_144;

BB3_131:
	mov.u32 	%r5201, %r5200;
	mov.u32 	%r5202, %r5200;
	mov.u32 	%r5203, %r5200;
	mov.u32 	%r5204, %r5200;
	mov.u32 	%r5205, %r5200;
	mov.u32 	%r5206, %r5200;
	mov.u32 	%r5207, %r5200;
	mov.u32 	%r5208, %r5200;
	mov.u32 	%r5209, %r5200;
	mov.u32 	%r5210, %r5200;
	mov.u32 	%r5211, %r5200;
	mov.u32 	%r5212, %r5200;
	mov.u32 	%r5213, %r5200;
	mov.u32 	%r5214, %r5200;
	mov.u32 	%r5215, %r5200;
	mov.u32 	%r5216, %r839;
	bra.uni 	BB3_144;

BB3_2:
	sub.s32 	%r856, %r788, %r5149;
	shl.b32 	%r857, %r856, 1;
	ld.local.u32 	%r19, [%rd1+80];
	and.b32  	%r20, %r19, 63;
	add.s32 	%r858, %r19, %r857;
	st.local.u32 	[%rd1+80], %r858;
	add.s32 	%r859, %r20, %r857;
	setp.lt.s32	%p2, %r859, 64;
	@%p2 bra 	BB3_47;
	bra.uni 	BB3_3;

BB3_47:
	and.b32  	%r2677, %r19, 3;
	mov.u32 	%r2678, 4;
	sub.s32 	%r2679, %r2678, %r2677;
	shl.b32 	%r2680, %r2679, 2;
	mov.u32 	%r2681, 1985229328;
	shr.u32 	%r2682, %r2681, %r2680;
	and.b32  	%r325, %r2682, 65535;
	shr.u32 	%r2676, %r20, 2;
	setp.gt.s32	%p42, %r2676, 7;
	@%p42 bra 	BB3_63;

	setp.gt.s32	%p54, %r2676, 3;
	@%p54 bra 	BB3_56;

	setp.gt.s32	%p60, %r2676, 1;
	@%p60 bra 	BB3_53;

	setp.eq.s32	%p63, %r2676, 0;
	@%p63 bra 	BB3_98;
	bra.uni 	BB3_51;

BB3_98:
	// inline asm
	prmt.b32 %r791, %r795, %r791, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r799, %r795, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r803, %r799, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r807, %r803, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r811, %r807, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r835, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r839, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r843, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r847, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r3344, 0;
	// inline asm
	prmt.b32 %r5186, %r3344, %r851, %r325;
	// inline asm
	bra.uni 	BB3_99;

BB3_3:
	bfe.u32 	%r876, %r19, 2, 4;
	mov.u32 	%r5151, 0;
	setp.gt.s32	%p3, %r876, 7;
	@%p3 bra 	BB3_19;

	setp.gt.s32	%p15, %r876, 3;
	@%p15 bra 	BB3_12;

	setp.gt.s32	%p21, %r876, 1;
	@%p21 bra 	BB3_9;

	setp.eq.s32	%p24, %r876, 0;
	@%p24 bra 	BB3_45;
	bra.uni 	BB3_7;

BB3_45:
	and.b32  	%r2310, %r19, 3;
	mov.u32 	%r2311, 4;
	sub.s32 	%r2312, %r2311, %r2310;
	and.b32  	%r2313, %r2312, 3;
	shl.b32 	%r2314, %r2313, 2;
	mov.u32 	%r2315, 1985229328;
	shr.u32 	%r2316, %r2315, %r2314;
	and.b32  	%r2294, %r2316, 65535;
	mov.u32 	%r5151, 0;
	// inline asm
	prmt.b32 %r2227, %r791, %r5151, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2231, %r795, %r791, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2235, %r799, %r795, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2239, %r803, %r799, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2243, %r807, %r803, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2247, %r811, %r807, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2251, %r815, %r811, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2255, %r819, %r815, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2259, %r823, %r819, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2263, %r827, %r823, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2267, %r831, %r827, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2271, %r835, %r831, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2275, %r839, %r835, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2279, %r843, %r839, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2283, %r847, %r843, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2287, %r851, %r847, %r2294;
	// inline asm
	// inline asm
	prmt.b32 %r2291, %r5151, %r851, %r2294;
	// inline asm
	setp.eq.s32	%p41, %r2310, 0;
	selp.b32	%r5154, 0, %r2227, %p41;
	selp.b32	%r5167, %r2275, %r2279, %p41;
	selp.b32	%r843, %r2279, %r2283, %p41;
	selp.b32	%r847, %r2283, %r2287, %p41;
	selp.b32	%r851, %r2287, %r2291, %p41;
	selp.b32	%r823, %r2259, %r2263, %p41;
	selp.b32	%r827, %r2263, %r2267, %p41;
	selp.b32	%r831, %r2267, %r2271, %p41;
	selp.b32	%r835, %r2271, %r2275, %p41;
	selp.b32	%r807, %r2243, %r2247, %p41;
	selp.b32	%r811, %r2247, %r2251, %p41;
	selp.b32	%r815, %r2251, %r2255, %p41;
	selp.b32	%r819, %r2255, %r2259, %p41;
	selp.b32	%r791, %r2227, %r2231, %p41;
	selp.b32	%r795, %r2231, %r2235, %p41;
	selp.b32	%r799, %r2235, %r2239, %p41;
	selp.b32	%r803, %r2239, %r2243, %p41;
	mov.u32 	%r5152, %r5151;
	mov.u32 	%r5153, %r5151;
	mov.u32 	%r5155, %r5151;
	mov.u32 	%r5156, %r5151;
	mov.u32 	%r5157, %r5151;
	mov.u32 	%r5158, %r5151;
	mov.u32 	%r5159, %r5151;
	mov.u32 	%r5160, %r5151;
	mov.u32 	%r5161, %r5151;
	mov.u32 	%r5162, %r5151;
	mov.u32 	%r5163, %r5151;
	mov.u32 	%r5164, %r5151;
	mov.u32 	%r5165, %r5151;
	mov.u32 	%r5166, %r5151;
	bra.uni 	BB3_46;

BB3_63:
	setp.gt.s32	%p43, %r2676, 11;
	@%p43 bra 	BB3_71;

	setp.gt.s32	%p49, %r2676, 9;
	@%p49 bra 	BB3_68;

	setp.eq.s32	%p52, %r2676, 8;
	@%p52 bra 	BB3_88;
	bra.uni 	BB3_66;

BB3_88:
	// inline asm
	prmt.b32 %r791, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r819, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	bra.uni 	BB3_89;

BB3_19:
	setp.gt.s32	%p4, %r876, 11;
	@%p4 bra 	BB3_27;

	setp.gt.s32	%p10, %r876, 9;
	@%p10 bra 	BB3_24;

	setp.eq.s32	%p13, %r876, 8;
	@%p13 bra 	BB3_39;
	bra.uni 	BB3_22;

BB3_39:
	and.b32  	%r1590, %r19, 3;
	mov.u32 	%r1591, 4;
	sub.s32 	%r1592, %r1591, %r1590;
	and.b32  	%r1593, %r1592, 3;
	shl.b32 	%r1594, %r1593, 2;
	mov.u32 	%r1595, 1985229328;
	shr.u32 	%r1596, %r1595, %r1594;
	and.b32  	%r1574, %r1596, 65535;
	mov.u32 	%r5159, 0;
	// inline asm
	prmt.b32 %r1507, %r791, %r5159, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1511, %r795, %r791, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1515, %r799, %r795, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1519, %r803, %r799, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1523, %r807, %r803, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1527, %r811, %r807, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1531, %r815, %r811, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1535, %r819, %r815, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1539, %r823, %r819, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1543, %r827, %r823, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1547, %r831, %r827, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1551, %r835, %r831, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1555, %r839, %r835, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1559, %r843, %r839, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1563, %r847, %r843, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1567, %r851, %r847, %r1574;
	// inline asm
	// inline asm
	prmt.b32 %r1571, %r5159, %r851, %r1574;
	// inline asm
	setp.eq.s32	%p33, %r1590, 0;
	selp.b32	%r5151, %r1523, %r1527, %p33;
	selp.b32	%r5152, %r1527, %r1531, %p33;
	selp.b32	%r5153, %r1531, %r1535, %p33;
	selp.b32	%r5154, %r1535, %r1539, %p33;
	selp.b32	%r5155, %r1507, %r1511, %p33;
	selp.b32	%r5156, %r1511, %r1515, %p33;
	selp.b32	%r5157, %r1515, %r1519, %p33;
	selp.b32	%r5158, %r1519, %r1523, %p33;
	selp.b32	%r5162, 0, %r1507, %p33;
	selp.b32	%r807, %r1555, %r1559, %p33;
	selp.b32	%r811, %r1559, %r1563, %p33;
	selp.b32	%r815, %r1563, %r1567, %p33;
	selp.b32	%r819, %r1567, %r1571, %p33;
	selp.b32	%r791, %r1539, %r1543, %p33;
	selp.b32	%r795, %r1543, %r1547, %p33;
	selp.b32	%r799, %r1547, %r1551, %p33;
	selp.b32	%r803, %r1551, %r1555, %p33;
	mov.u32 	%r5160, %r5159;
	mov.u32 	%r5161, %r5159;
	mov.u32 	%r5163, %r5159;
	mov.u32 	%r5164, %r5159;
	mov.u32 	%r5165, %r5159;
	mov.u32 	%r5166, %r5159;
	mov.u32 	%r5167, %r5159;
	mov.u32 	%r843, %r5159;
	mov.u32 	%r847, %r5159;
	mov.u32 	%r851, %r5159;
	mov.u32 	%r823, %r5159;
	bra.uni 	BB3_40;

BB3_56:
	setp.gt.s32	%p55, %r2676, 5;
	@%p55 bra 	BB3_60;

	setp.eq.s32	%p58, %r2676, 4;
	@%p58 bra 	BB3_94;
	bra.uni 	BB3_58;

BB3_94:
	// inline asm
	prmt.b32 %r791, %r811, %r807, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r835, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	bra.uni 	BB3_99;

BB3_12:
	setp.gt.s32	%p16, %r876, 5;
	@%p16 bra 	BB3_16;

	setp.eq.s32	%p19, %r876, 4;
	@%p19 bra 	BB3_42;
	bra.uni 	BB3_14;

BB3_42:
	and.b32  	%r1950, %r19, 3;
	mov.u32 	%r1951, 4;
	sub.s32 	%r1952, %r1951, %r1950;
	and.b32  	%r1953, %r1952, 3;
	shl.b32 	%r1954, %r1953, 2;
	mov.u32 	%r1955, 1985229328;
	shr.u32 	%r1956, %r1955, %r1954;
	and.b32  	%r1934, %r1956, 65535;
	mov.u32 	%r5155, 0;
	// inline asm
	prmt.b32 %r1867, %r791, %r5155, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1871, %r795, %r791, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1875, %r799, %r795, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1879, %r803, %r799, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1883, %r807, %r803, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1887, %r811, %r807, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1891, %r815, %r811, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1895, %r819, %r815, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1899, %r823, %r819, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1903, %r827, %r823, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1907, %r831, %r827, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1911, %r835, %r831, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1915, %r839, %r835, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1919, %r843, %r839, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1923, %r847, %r843, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1927, %r851, %r847, %r1934;
	// inline asm
	// inline asm
	prmt.b32 %r1931, %r5155, %r851, %r1934;
	// inline asm
	setp.eq.s32	%p37, %r1950, 0;
	selp.b32	%r5151, %r1867, %r1871, %p37;
	selp.b32	%r5152, %r1871, %r1875, %p37;
	selp.b32	%r5153, %r1875, %r1879, %p37;
	selp.b32	%r5154, %r1879, %r1883, %p37;
	selp.b32	%r5158, 0, %r1867, %p37;
	selp.b32	%r823, %r1915, %r1919, %p37;
	selp.b32	%r827, %r1919, %r1923, %p37;
	selp.b32	%r831, %r1923, %r1927, %p37;
	selp.b32	%r835, %r1927, %r1931, %p37;
	selp.b32	%r807, %r1899, %r1903, %p37;
	selp.b32	%r811, %r1903, %r1907, %p37;
	selp.b32	%r815, %r1907, %r1911, %p37;
	selp.b32	%r819, %r1911, %r1915, %p37;
	selp.b32	%r791, %r1883, %r1887, %p37;
	selp.b32	%r795, %r1887, %r1891, %p37;
	selp.b32	%r799, %r1891, %r1895, %p37;
	selp.b32	%r803, %r1895, %r1899, %p37;
	mov.u32 	%r5156, %r5155;
	mov.u32 	%r5157, %r5155;
	mov.u32 	%r5159, %r5155;
	mov.u32 	%r5160, %r5155;
	mov.u32 	%r5161, %r5155;
	mov.u32 	%r5162, %r5155;
	mov.u32 	%r5163, %r5155;
	mov.u32 	%r5164, %r5155;
	mov.u32 	%r5165, %r5155;
	mov.u32 	%r5166, %r5155;
	mov.u32 	%r5167, %r5155;
	bra.uni 	BB3_43;

BB3_71:
	setp.gt.s32	%p44, %r2676, 13;
	@%p44 bra 	BB3_75;

	setp.eq.s32	%p47, %r2676, 12;
	@%p47 bra 	BB3_82;
	bra.uni 	BB3_73;

BB3_82:
	// inline asm
	prmt.b32 %r791, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r803, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	mov.u32 	%r807, %r839;
	bra.uni 	BB3_83;

BB3_27:
	setp.gt.s32	%p5, %r876, 13;
	@%p5 bra 	BB3_31;

	setp.eq.s32	%p8, %r876, 12;
	@%p8 bra 	BB3_36;
	bra.uni 	BB3_29;

BB3_36:
	and.b32  	%r1230, %r19, 3;
	mov.u32 	%r1231, 4;
	sub.s32 	%r1232, %r1231, %r1230;
	and.b32  	%r1233, %r1232, 3;
	shl.b32 	%r1234, %r1233, 2;
	mov.u32 	%r1235, 1985229328;
	shr.u32 	%r1236, %r1235, %r1234;
	and.b32  	%r1214, %r1236, 65535;
	mov.u32 	%r5163, 0;
	// inline asm
	prmt.b32 %r1147, %r791, %r5163, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1151, %r795, %r791, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1155, %r799, %r795, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1159, %r803, %r799, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1163, %r807, %r803, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1167, %r811, %r807, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1171, %r815, %r811, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1175, %r819, %r815, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1179, %r823, %r819, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1183, %r827, %r823, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1187, %r831, %r827, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1191, %r835, %r831, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1195, %r839, %r835, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1199, %r843, %r839, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1203, %r847, %r843, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1207, %r851, %r847, %r1214;
	// inline asm
	// inline asm
	prmt.b32 %r1211, %r5163, %r851, %r1214;
	// inline asm
	setp.eq.s32	%p29, %r1230, 0;
	selp.b32	%r5151, %r1179, %r1183, %p29;
	selp.b32	%r5152, %r1183, %r1187, %p29;
	selp.b32	%r5153, %r1187, %r1191, %p29;
	selp.b32	%r5154, %r1191, %r1195, %p29;
	selp.b32	%r5155, %r1163, %r1167, %p29;
	selp.b32	%r5156, %r1167, %r1171, %p29;
	selp.b32	%r5157, %r1171, %r1175, %p29;
	selp.b32	%r5158, %r1175, %r1179, %p29;
	selp.b32	%r5159, %r1147, %r1151, %p29;
	selp.b32	%r5160, %r1151, %r1155, %p29;
	selp.b32	%r5161, %r1155, %r1159, %p29;
	selp.b32	%r5162, %r1159, %r1163, %p29;
	selp.b32	%r5166, 0, %r1147, %p29;
	selp.b32	%r791, %r1195, %r1199, %p29;
	selp.b32	%r795, %r1199, %r1203, %p29;
	selp.b32	%r799, %r1203, %r1207, %p29;
	selp.b32	%r803, %r1207, %r1211, %p29;
	mov.u32 	%r5164, %r5163;
	mov.u32 	%r5165, %r5163;
	mov.u32 	%r5167, %r5163;
	mov.u32 	%r843, %r5163;
	mov.u32 	%r847, %r5163;
	mov.u32 	%r851, %r5163;
	mov.u32 	%r823, %r5163;
	mov.u32 	%r827, %r5163;
	mov.u32 	%r831, %r5163;
	mov.u32 	%r835, %r5163;
	mov.u32 	%r807, %r5163;
	bra.uni 	BB3_37;

BB3_53:
	setp.eq.s32	%p61, %r2676, 2;
	@%p61 bra 	BB3_96;
	bra.uni 	BB3_54;

BB3_96:
	// inline asm
	prmt.b32 %r791, %r803, %r799, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r807, %r803, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r811, %r807, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r835, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r839, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r847, 0;
	// inline asm
	prmt.b32 %r843, %r847, %r851, %r325;
	// inline asm
	mov.u32 	%r5186, %r847;
	bra.uni 	BB3_99;

BB3_9:
	setp.eq.s32	%p22, %r876, 2;
	@%p22 bra 	BB3_44;
	bra.uni 	BB3_10;

BB3_44:
	and.b32  	%r2130, %r19, 3;
	mov.u32 	%r2131, 4;
	sub.s32 	%r2132, %r2131, %r2130;
	and.b32  	%r2133, %r2132, 3;
	shl.b32 	%r2134, %r2133, 2;
	mov.u32 	%r2135, 1985229328;
	shr.u32 	%r2136, %r2135, %r2134;
	and.b32  	%r2114, %r2136, 65535;
	mov.u32 	%r5151, 0;
	// inline asm
	prmt.b32 %r2047, %r791, %r5151, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2051, %r795, %r791, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2055, %r799, %r795, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2059, %r803, %r799, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2063, %r807, %r803, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2067, %r811, %r807, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2071, %r815, %r811, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2075, %r819, %r815, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2079, %r823, %r819, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2083, %r827, %r823, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2087, %r831, %r827, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2091, %r835, %r831, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2095, %r839, %r835, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2099, %r843, %r839, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2103, %r847, %r843, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2107, %r851, %r847, %r2114;
	// inline asm
	// inline asm
	prmt.b32 %r2111, %r5151, %r851, %r2114;
	// inline asm
	setp.eq.s32	%p39, %r2130, 0;
	selp.b32	%r5152, 0, %r2047, %p39;
	selp.b32	%r5153, %r2047, %r2051, %p39;
	selp.b32	%r5154, %r2051, %r2055, %p39;
	selp.b32	%r5167, %r2103, %r2107, %p39;
	selp.b32	%r843, %r2107, %r2111, %p39;
	selp.b32	%r823, %r2087, %r2091, %p39;
	selp.b32	%r827, %r2091, %r2095, %p39;
	selp.b32	%r831, %r2095, %r2099, %p39;
	selp.b32	%r835, %r2099, %r2103, %p39;
	selp.b32	%r807, %r2071, %r2075, %p39;
	selp.b32	%r811, %r2075, %r2079, %p39;
	selp.b32	%r815, %r2079, %r2083, %p39;
	selp.b32	%r819, %r2083, %r2087, %p39;
	selp.b32	%r791, %r2055, %r2059, %p39;
	selp.b32	%r795, %r2059, %r2063, %p39;
	selp.b32	%r799, %r2063, %r2067, %p39;
	selp.b32	%r803, %r2067, %r2071, %p39;
	mov.u32 	%r5155, %r5151;
	mov.u32 	%r5156, %r5151;
	mov.u32 	%r5157, %r5151;
	mov.u32 	%r5158, %r5151;
	mov.u32 	%r5159, %r5151;
	mov.u32 	%r5160, %r5151;
	mov.u32 	%r5161, %r5151;
	mov.u32 	%r5162, %r5151;
	mov.u32 	%r5163, %r5151;
	mov.u32 	%r5164, %r5151;
	mov.u32 	%r5165, %r5151;
	mov.u32 	%r5166, %r5151;
	mov.u32 	%r847, %r5151;
	mov.u32 	%r851, %r5151;
	bra.uni 	BB3_46;

BB3_68:
	setp.eq.s32	%p50, %r2676, 10;
	@%p50 bra 	BB3_86;
	bra.uni 	BB3_69;

BB3_86:
	// inline asm
	prmt.b32 %r791, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r811, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	bra.uni 	BB3_84;

BB3_24:
	setp.eq.s32	%p11, %r876, 10;
	@%p11 bra 	BB3_38;
	bra.uni 	BB3_25;

BB3_38:
	and.b32  	%r1410, %r19, 3;
	mov.u32 	%r1411, 4;
	sub.s32 	%r1412, %r1411, %r1410;
	and.b32  	%r1413, %r1412, 3;
	shl.b32 	%r1414, %r1413, 2;
	mov.u32 	%r1415, 1985229328;
	shr.u32 	%r1416, %r1415, %r1414;
	and.b32  	%r1394, %r1416, 65535;
	mov.u32 	%r5159, 0;
	// inline asm
	prmt.b32 %r1327, %r791, %r5159, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1331, %r795, %r791, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1335, %r799, %r795, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1339, %r803, %r799, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1343, %r807, %r803, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1347, %r811, %r807, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1351, %r815, %r811, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1355, %r819, %r815, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1359, %r823, %r819, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1363, %r827, %r823, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1367, %r831, %r827, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1371, %r835, %r831, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1375, %r839, %r835, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1379, %r843, %r839, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1383, %r847, %r843, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1387, %r851, %r847, %r1394;
	// inline asm
	// inline asm
	prmt.b32 %r1391, %r5159, %r851, %r1394;
	// inline asm
	setp.eq.s32	%p31, %r1410, 0;
	selp.b32	%r5151, %r1351, %r1355, %p31;
	selp.b32	%r5152, %r1355, %r1359, %p31;
	selp.b32	%r5153, %r1359, %r1363, %p31;
	selp.b32	%r5154, %r1363, %r1367, %p31;
	selp.b32	%r5155, %r1335, %r1339, %p31;
	selp.b32	%r5156, %r1339, %r1343, %p31;
	selp.b32	%r5157, %r1343, %r1347, %p31;
	selp.b32	%r5158, %r1347, %r1351, %p31;
	selp.b32	%r5160, 0, %r1327, %p31;
	selp.b32	%r5161, %r1327, %r1331, %p31;
	selp.b32	%r5162, %r1331, %r1335, %p31;
	selp.b32	%r807, %r1383, %r1387, %p31;
	selp.b32	%r811, %r1387, %r1391, %p31;
	selp.b32	%r791, %r1367, %r1371, %p31;
	selp.b32	%r795, %r1371, %r1375, %p31;
	selp.b32	%r799, %r1375, %r1379, %p31;
	selp.b32	%r803, %r1379, %r1383, %p31;
	mov.u32 	%r5163, %r5159;
	mov.u32 	%r5164, %r5159;
	mov.u32 	%r5165, %r5159;
	mov.u32 	%r5166, %r5159;
	mov.u32 	%r5167, %r5159;
	mov.u32 	%r843, %r5159;
	mov.u32 	%r847, %r5159;
	mov.u32 	%r851, %r5159;
	mov.u32 	%r823, %r5159;
	mov.u32 	%r827, %r5159;
	mov.u32 	%r831, %r5159;
	mov.u32 	%r835, %r5159;
	mov.u32 	%r815, %r5159;
	mov.u32 	%r819, %r5159;
	bra.uni 	BB3_46;

BB3_60:
	setp.eq.s32	%p56, %r2676, 6;
	@%p56 bra 	BB3_92;
	bra.uni 	BB3_61;

BB3_92:
	// inline asm
	prmt.b32 %r791, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r827, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	bra.uni 	BB3_90;

BB3_16:
	setp.eq.s32	%p17, %r876, 6;
	@%p17 bra 	BB3_41;
	bra.uni 	BB3_17;

BB3_41:
	and.b32  	%r1770, %r19, 3;
	mov.u32 	%r1771, 4;
	sub.s32 	%r1772, %r1771, %r1770;
	and.b32  	%r1773, %r1772, 3;
	shl.b32 	%r1774, %r1773, 2;
	mov.u32 	%r1775, 1985229328;
	shr.u32 	%r1776, %r1775, %r1774;
	and.b32  	%r1754, %r1776, 65535;
	mov.u32 	%r5155, 0;
	// inline asm
	prmt.b32 %r1687, %r791, %r5155, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1691, %r795, %r791, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1695, %r799, %r795, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1699, %r803, %r799, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1703, %r807, %r803, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1707, %r811, %r807, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1711, %r815, %r811, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1715, %r819, %r815, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1719, %r823, %r819, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1723, %r827, %r823, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1727, %r831, %r827, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1731, %r835, %r831, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1735, %r839, %r835, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1739, %r843, %r839, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1743, %r847, %r843, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1747, %r851, %r847, %r1754;
	// inline asm
	// inline asm
	prmt.b32 %r1751, %r5155, %r851, %r1754;
	// inline asm
	setp.eq.s32	%p35, %r1770, 0;
	selp.b32	%r5151, %r1695, %r1699, %p35;
	selp.b32	%r5152, %r1699, %r1703, %p35;
	selp.b32	%r5153, %r1703, %r1707, %p35;
	selp.b32	%r5154, %r1707, %r1711, %p35;
	selp.b32	%r5156, 0, %r1687, %p35;
	selp.b32	%r5157, %r1687, %r1691, %p35;
	selp.b32	%r5158, %r1691, %r1695, %p35;
	selp.b32	%r823, %r1743, %r1747, %p35;
	selp.b32	%r827, %r1747, %r1751, %p35;
	selp.b32	%r807, %r1727, %r1731, %p35;
	selp.b32	%r811, %r1731, %r1735, %p35;
	selp.b32	%r815, %r1735, %r1739, %p35;
	selp.b32	%r819, %r1739, %r1743, %p35;
	selp.b32	%r791, %r1711, %r1715, %p35;
	selp.b32	%r795, %r1715, %r1719, %p35;
	selp.b32	%r799, %r1719, %r1723, %p35;
	selp.b32	%r803, %r1723, %r1727, %p35;
	mov.u32 	%r5159, %r5155;
	mov.u32 	%r5160, %r5155;
	mov.u32 	%r5161, %r5155;
	mov.u32 	%r5162, %r5155;
	mov.u32 	%r5163, %r5155;
	mov.u32 	%r5164, %r5155;
	mov.u32 	%r5165, %r5155;
	mov.u32 	%r5166, %r5155;
	mov.u32 	%r5167, %r5155;
	mov.u32 	%r843, %r5155;
	mov.u32 	%r847, %r5155;
	mov.u32 	%r851, %r5155;
	mov.u32 	%r831, %r5155;
	mov.u32 	%r835, %r5155;
	bra.uni 	BB3_46;

BB3_75:
	setp.eq.s32	%p45, %r2676, 14;
	@%p45 bra 	BB3_80;
	bra.uni 	BB3_76;

BB3_80:
	// inline asm
	prmt.b32 %r791, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r795, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	mov.u32 	%r807, %r839;
	mov.u32 	%r811, %r839;
	mov.u32 	%r815, %r839;
	mov.u32 	%r819, %r839;
	bra.uni 	BB3_79;

BB3_31:
	setp.eq.s32	%p6, %r876, 14;
	@%p6 bra 	BB3_35;
	bra.uni 	BB3_32;

BB3_35:
	and.b32  	%r1050, %r19, 3;
	mov.u32 	%r1051, 4;
	sub.s32 	%r1052, %r1051, %r1050;
	and.b32  	%r1053, %r1052, 3;
	shl.b32 	%r1054, %r1053, 2;
	mov.u32 	%r1055, 1985229328;
	shr.u32 	%r1056, %r1055, %r1054;
	and.b32  	%r1034, %r1056, 65535;
	mov.u32 	%r5163, 0;
	// inline asm
	prmt.b32 %r967, %r791, %r5163, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r971, %r795, %r791, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r975, %r799, %r795, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r979, %r803, %r799, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r983, %r807, %r803, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r987, %r811, %r807, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r991, %r815, %r811, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r995, %r819, %r815, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r999, %r823, %r819, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1003, %r827, %r823, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1007, %r831, %r827, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1011, %r835, %r831, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1015, %r839, %r835, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1019, %r843, %r839, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1023, %r847, %r843, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1027, %r851, %r847, %r1034;
	// inline asm
	// inline asm
	prmt.b32 %r1031, %r5163, %r851, %r1034;
	// inline asm
	setp.eq.s32	%p27, %r1050, 0;
	selp.b32	%r5151, %r1007, %r1011, %p27;
	selp.b32	%r5152, %r1011, %r1015, %p27;
	selp.b32	%r5153, %r1015, %r1019, %p27;
	selp.b32	%r5154, %r1019, %r1023, %p27;
	selp.b32	%r5155, %r991, %r995, %p27;
	selp.b32	%r5156, %r995, %r999, %p27;
	selp.b32	%r5157, %r999, %r1003, %p27;
	selp.b32	%r5158, %r1003, %r1007, %p27;
	selp.b32	%r5159, %r975, %r979, %p27;
	selp.b32	%r5160, %r979, %r983, %p27;
	selp.b32	%r5161, %r983, %r987, %p27;
	selp.b32	%r5162, %r987, %r991, %p27;
	selp.b32	%r5164, 0, %r967, %p27;
	selp.b32	%r5165, %r967, %r971, %p27;
	selp.b32	%r5166, %r971, %r975, %p27;
	selp.b32	%r791, %r1023, %r1027, %p27;
	selp.b32	%r795, %r1027, %r1031, %p27;
	mov.u32 	%r5167, %r5163;
	mov.u32 	%r843, %r5163;
	mov.u32 	%r847, %r5163;
	mov.u32 	%r851, %r5163;
	mov.u32 	%r823, %r5163;
	mov.u32 	%r827, %r5163;
	mov.u32 	%r831, %r5163;
	mov.u32 	%r835, %r5163;
	mov.u32 	%r807, %r5163;
	mov.u32 	%r811, %r5163;
	mov.u32 	%r815, %r5163;
	mov.u32 	%r819, %r5163;
	mov.u32 	%r799, %r5163;
	mov.u32 	%r803, %r5163;
	bra.uni 	BB3_46;

BB3_51:
	setp.eq.s32	%p64, %r2676, 1;
	@%p64 bra 	BB3_97;
	bra.uni 	BB3_52;

BB3_97:
	// inline asm
	prmt.b32 %r791, %r799, %r795, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r803, %r799, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r807, %r803, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r811, %r807, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r835, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r839, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r843, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r5186, 0;
	// inline asm
	prmt.b32 %r847, %r5186, %r851, %r325;
	// inline asm
	bra.uni 	BB3_99;

BB3_7:
	setp.eq.s32	%p25, %r876, 1;
	@%p25 bra 	BB3_8;
	bra.uni 	BB3_33;

BB3_8:
	and.b32  	%r2220, %r19, 3;
	mov.u32 	%r2221, 4;
	sub.s32 	%r2222, %r2221, %r2220;
	and.b32  	%r2223, %r2222, 3;
	shl.b32 	%r2224, %r2223, 2;
	mov.u32 	%r2225, 1985229328;
	shr.u32 	%r2226, %r2225, %r2224;
	and.b32  	%r2204, %r2226, 65535;
	mov.u32 	%r5151, 0;
	// inline asm
	prmt.b32 %r2137, %r791, %r5151, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2141, %r795, %r791, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2145, %r799, %r795, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2149, %r803, %r799, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2153, %r807, %r803, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2157, %r811, %r807, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2161, %r815, %r811, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2165, %r819, %r815, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2169, %r823, %r819, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2173, %r827, %r823, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2177, %r831, %r827, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2181, %r835, %r831, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2185, %r839, %r835, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2189, %r843, %r839, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2193, %r847, %r843, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2197, %r851, %r847, %r2204;
	// inline asm
	// inline asm
	prmt.b32 %r2201, %r5151, %r851, %r2204;
	// inline asm
	setp.eq.s32	%p40, %r2220, 0;
	selp.b32	%r5153, 0, %r2137, %p40;
	selp.b32	%r5154, %r2137, %r2141, %p40;
	selp.b32	%r5167, %r2189, %r2193, %p40;
	selp.b32	%r843, %r2193, %r2197, %p40;
	selp.b32	%r847, %r2197, %r2201, %p40;
	selp.b32	%r823, %r2173, %r2177, %p40;
	selp.b32	%r827, %r2177, %r2181, %p40;
	selp.b32	%r831, %r2181, %r2185, %p40;
	selp.b32	%r835, %r2185, %r2189, %p40;
	selp.b32	%r807, %r2157, %r2161, %p40;
	selp.b32	%r811, %r2161, %r2165, %p40;
	selp.b32	%r815, %r2165, %r2169, %p40;
	selp.b32	%r819, %r2169, %r2173, %p40;
	selp.b32	%r791, %r2141, %r2145, %p40;
	selp.b32	%r795, %r2145, %r2149, %p40;
	selp.b32	%r799, %r2149, %r2153, %p40;
	selp.b32	%r803, %r2153, %r2157, %p40;
	mov.u32 	%r5152, %r5151;
	mov.u32 	%r5155, %r5151;
	mov.u32 	%r5156, %r5151;
	mov.u32 	%r5157, %r5151;
	mov.u32 	%r5158, %r5151;
	mov.u32 	%r5159, %r5151;
	mov.u32 	%r5160, %r5151;
	mov.u32 	%r5161, %r5151;
	mov.u32 	%r5162, %r5151;
	mov.u32 	%r5163, %r5151;
	mov.u32 	%r5164, %r5151;
	mov.u32 	%r5165, %r5151;
	mov.u32 	%r5166, %r5151;
	mov.u32 	%r851, %r5151;
	bra.uni 	BB3_46;

BB3_66:
	setp.eq.s32	%p53, %r2676, 9;
	@%p53 bra 	BB3_87;
	bra.uni 	BB3_67;

BB3_87:
	// inline asm
	prmt.b32 %r791, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r815, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	mov.u32 	%r819, %r839;
	bra.uni 	BB3_99;

BB3_22:
	setp.eq.s32	%p14, %r876, 9;
	@%p14 bra 	BB3_23;
	bra.uni 	BB3_33;

BB3_23:
	and.b32  	%r1500, %r19, 3;
	mov.u32 	%r1501, 4;
	sub.s32 	%r1502, %r1501, %r1500;
	and.b32  	%r1503, %r1502, 3;
	shl.b32 	%r1504, %r1503, 2;
	mov.u32 	%r1505, 1985229328;
	shr.u32 	%r1506, %r1505, %r1504;
	and.b32  	%r1484, %r1506, 65535;
	mov.u32 	%r5159, 0;
	// inline asm
	prmt.b32 %r1417, %r791, %r5159, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1421, %r795, %r791, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1425, %r799, %r795, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1429, %r803, %r799, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1433, %r807, %r803, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1437, %r811, %r807, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1441, %r815, %r811, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1445, %r819, %r815, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1449, %r823, %r819, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1453, %r827, %r823, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1457, %r831, %r827, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1461, %r835, %r831, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1465, %r839, %r835, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1469, %r843, %r839, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1473, %r847, %r843, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1477, %r851, %r847, %r1484;
	// inline asm
	// inline asm
	prmt.b32 %r1481, %r5159, %r851, %r1484;
	// inline asm
	setp.eq.s32	%p32, %r1500, 0;
	selp.b32	%r5151, %r1437, %r1441, %p32;
	selp.b32	%r5152, %r1441, %r1445, %p32;
	selp.b32	%r5153, %r1445, %r1449, %p32;
	selp.b32	%r5154, %r1449, %r1453, %p32;
	selp.b32	%r5155, %r1421, %r1425, %p32;
	selp.b32	%r5156, %r1425, %r1429, %p32;
	selp.b32	%r5157, %r1429, %r1433, %p32;
	selp.b32	%r5158, %r1433, %r1437, %p32;
	selp.b32	%r5161, 0, %r1417, %p32;
	selp.b32	%r5162, %r1417, %r1421, %p32;
	selp.b32	%r807, %r1469, %r1473, %p32;
	selp.b32	%r811, %r1473, %r1477, %p32;
	selp.b32	%r815, %r1477, %r1481, %p32;
	selp.b32	%r791, %r1453, %r1457, %p32;
	selp.b32	%r795, %r1457, %r1461, %p32;
	selp.b32	%r799, %r1461, %r1465, %p32;
	selp.b32	%r803, %r1465, %r1469, %p32;
	mov.u32 	%r5160, %r5159;
	mov.u32 	%r5163, %r5159;
	mov.u32 	%r5164, %r5159;
	mov.u32 	%r5165, %r5159;
	mov.u32 	%r5166, %r5159;
	mov.u32 	%r5167, %r5159;
	mov.u32 	%r843, %r5159;
	mov.u32 	%r847, %r5159;
	mov.u32 	%r851, %r5159;
	mov.u32 	%r823, %r5159;
	mov.u32 	%r827, %r5159;
	mov.u32 	%r831, %r5159;
	mov.u32 	%r835, %r5159;
	mov.u32 	%r819, %r5159;
	bra.uni 	BB3_46;

BB3_58:
	setp.eq.s32	%p59, %r2676, 5;
	@%p59 bra 	BB3_93;
	bra.uni 	BB3_59;

BB3_93:
	// inline asm
	prmt.b32 %r791, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r831, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r835, %r839;
	bra.uni 	BB3_99;

BB3_14:
	setp.eq.s32	%p20, %r876, 5;
	@%p20 bra 	BB3_15;
	bra.uni 	BB3_33;

BB3_15:
	and.b32  	%r1860, %r19, 3;
	mov.u32 	%r1861, 4;
	sub.s32 	%r1862, %r1861, %r1860;
	and.b32  	%r1863, %r1862, 3;
	shl.b32 	%r1864, %r1863, 2;
	mov.u32 	%r1865, 1985229328;
	shr.u32 	%r1866, %r1865, %r1864;
	and.b32  	%r1844, %r1866, 65535;
	mov.u32 	%r5155, 0;
	// inline asm
	prmt.b32 %r1777, %r791, %r5155, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1781, %r795, %r791, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1785, %r799, %r795, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1789, %r803, %r799, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1793, %r807, %r803, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1797, %r811, %r807, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1801, %r815, %r811, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1805, %r819, %r815, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1809, %r823, %r819, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1813, %r827, %r823, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1817, %r831, %r827, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1821, %r835, %r831, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1825, %r839, %r835, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1829, %r843, %r839, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1833, %r847, %r843, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1837, %r851, %r847, %r1844;
	// inline asm
	// inline asm
	prmt.b32 %r1841, %r5155, %r851, %r1844;
	// inline asm
	setp.eq.s32	%p36, %r1860, 0;
	selp.b32	%r5151, %r1781, %r1785, %p36;
	selp.b32	%r5152, %r1785, %r1789, %p36;
	selp.b32	%r5153, %r1789, %r1793, %p36;
	selp.b32	%r5154, %r1793, %r1797, %p36;
	selp.b32	%r5157, 0, %r1777, %p36;
	selp.b32	%r5158, %r1777, %r1781, %p36;
	selp.b32	%r823, %r1829, %r1833, %p36;
	selp.b32	%r827, %r1833, %r1837, %p36;
	selp.b32	%r831, %r1837, %r1841, %p36;
	selp.b32	%r807, %r1813, %r1817, %p36;
	selp.b32	%r811, %r1817, %r1821, %p36;
	selp.b32	%r815, %r1821, %r1825, %p36;
	selp.b32	%r819, %r1825, %r1829, %p36;
	selp.b32	%r791, %r1797, %r1801, %p36;
	selp.b32	%r795, %r1801, %r1805, %p36;
	selp.b32	%r799, %r1805, %r1809, %p36;
	selp.b32	%r803, %r1809, %r1813, %p36;
	mov.u32 	%r5156, %r5155;
	mov.u32 	%r5159, %r5155;
	mov.u32 	%r5160, %r5155;
	mov.u32 	%r5161, %r5155;
	mov.u32 	%r5162, %r5155;
	mov.u32 	%r5163, %r5155;
	mov.u32 	%r5164, %r5155;
	mov.u32 	%r5165, %r5155;
	mov.u32 	%r5166, %r5155;
	mov.u32 	%r5167, %r5155;
	mov.u32 	%r843, %r5155;
	mov.u32 	%r847, %r5155;
	mov.u32 	%r851, %r5155;
	mov.u32 	%r835, %r5155;
	bra.uni 	BB3_46;

BB3_73:
	setp.eq.s32	%p48, %r2676, 13;
	@%p48 bra 	BB3_81;
	bra.uni 	BB3_74;

BB3_81:
	// inline asm
	prmt.b32 %r791, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r799, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	mov.u32 	%r807, %r839;
	mov.u32 	%r811, %r839;
	mov.u32 	%r815, %r839;
	mov.u32 	%r819, %r839;
	mov.u32 	%r803, %r839;
	bra.uni 	BB3_99;

BB3_29:
	setp.eq.s32	%p9, %r876, 13;
	@%p9 bra 	BB3_30;
	bra.uni 	BB3_33;

BB3_30:
	and.b32  	%r1140, %r19, 3;
	mov.u32 	%r1141, 4;
	sub.s32 	%r1142, %r1141, %r1140;
	and.b32  	%r1143, %r1142, 3;
	shl.b32 	%r1144, %r1143, 2;
	mov.u32 	%r1145, 1985229328;
	shr.u32 	%r1146, %r1145, %r1144;
	and.b32  	%r1124, %r1146, 65535;
	mov.u32 	%r5163, 0;
	// inline asm
	prmt.b32 %r1057, %r791, %r5163, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1061, %r795, %r791, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1065, %r799, %r795, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1069, %r803, %r799, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1073, %r807, %r803, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1077, %r811, %r807, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1081, %r815, %r811, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1085, %r819, %r815, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1089, %r823, %r819, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1093, %r827, %r823, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1097, %r831, %r827, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1101, %r835, %r831, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1105, %r839, %r835, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1109, %r843, %r839, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1113, %r847, %r843, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1117, %r851, %r847, %r1124;
	// inline asm
	// inline asm
	prmt.b32 %r1121, %r5163, %r851, %r1124;
	// inline asm
	setp.eq.s32	%p28, %r1140, 0;
	selp.b32	%r5151, %r1093, %r1097, %p28;
	selp.b32	%r5152, %r1097, %r1101, %p28;
	selp.b32	%r5153, %r1101, %r1105, %p28;
	selp.b32	%r5154, %r1105, %r1109, %p28;
	selp.b32	%r5155, %r1077, %r1081, %p28;
	selp.b32	%r5156, %r1081, %r1085, %p28;
	selp.b32	%r5157, %r1085, %r1089, %p28;
	selp.b32	%r5158, %r1089, %r1093, %p28;
	selp.b32	%r5159, %r1061, %r1065, %p28;
	selp.b32	%r5160, %r1065, %r1069, %p28;
	selp.b32	%r5161, %r1069, %r1073, %p28;
	selp.b32	%r5162, %r1073, %r1077, %p28;
	selp.b32	%r5165, 0, %r1057, %p28;
	selp.b32	%r5166, %r1057, %r1061, %p28;
	selp.b32	%r791, %r1109, %r1113, %p28;
	selp.b32	%r795, %r1113, %r1117, %p28;
	selp.b32	%r799, %r1117, %r1121, %p28;
	mov.u32 	%r5164, %r5163;
	mov.u32 	%r5167, %r5163;
	mov.u32 	%r843, %r5163;
	mov.u32 	%r847, %r5163;
	mov.u32 	%r851, %r5163;
	mov.u32 	%r823, %r5163;
	mov.u32 	%r827, %r5163;
	mov.u32 	%r831, %r5163;
	mov.u32 	%r835, %r5163;
	mov.u32 	%r807, %r5163;
	mov.u32 	%r811, %r5163;
	mov.u32 	%r815, %r5163;
	mov.u32 	%r819, %r5163;
	mov.u32 	%r803, %r5163;
	bra.uni 	BB3_46;

BB3_54:
	setp.eq.s32	%p62, %r2676, 3;
	@%p62 bra 	BB3_95;
	bra.uni 	BB3_55;

BB3_95:
	// inline asm
	prmt.b32 %r791, %r807, %r803, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r811, %r807, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r815, %r811, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r819, %r815, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r823, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r827, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r831, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r835, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r843, 0;
	// inline asm
	prmt.b32 %r839, %r843, %r851, %r325;
	// inline asm
	mov.u32 	%r847, %r843;
	mov.u32 	%r5186, %r843;
	bra.uni 	BB3_99;

BB3_10:
	setp.eq.s32	%p23, %r876, 3;
	@%p23 bra 	BB3_11;
	bra.uni 	BB3_33;

BB3_11:
	and.b32  	%r2040, %r19, 3;
	mov.u32 	%r2041, 4;
	sub.s32 	%r2042, %r2041, %r2040;
	and.b32  	%r2043, %r2042, 3;
	shl.b32 	%r2044, %r2043, 2;
	mov.u32 	%r2045, 1985229328;
	shr.u32 	%r2046, %r2045, %r2044;
	and.b32  	%r2024, %r2046, 65535;
	mov.u32 	%r5155, 0;
	// inline asm
	prmt.b32 %r1957, %r791, %r5155, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1961, %r795, %r791, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1965, %r799, %r795, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1969, %r803, %r799, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1973, %r807, %r803, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1977, %r811, %r807, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1981, %r815, %r811, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1985, %r819, %r815, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1989, %r823, %r819, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1993, %r827, %r823, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r1997, %r831, %r827, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2001, %r835, %r831, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2005, %r839, %r835, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2009, %r843, %r839, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2013, %r847, %r843, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2017, %r851, %r847, %r2024;
	// inline asm
	// inline asm
	prmt.b32 %r2021, %r5155, %r851, %r2024;
	// inline asm
	setp.eq.s32	%p38, %r2040, 0;
	selp.b32	%r5151, 0, %r1957, %p38;
	selp.b32	%r5152, %r1957, %r1961, %p38;
	selp.b32	%r5153, %r1961, %r1965, %p38;
	selp.b32	%r5154, %r1965, %r1969, %p38;
	selp.b32	%r5167, %r2017, %r2021, %p38;
	selp.b32	%r823, %r2001, %r2005, %p38;
	selp.b32	%r827, %r2005, %r2009, %p38;
	selp.b32	%r831, %r2009, %r2013, %p38;
	selp.b32	%r835, %r2013, %r2017, %p38;
	selp.b32	%r807, %r1985, %r1989, %p38;
	selp.b32	%r811, %r1989, %r1993, %p38;
	selp.b32	%r815, %r1993, %r1997, %p38;
	selp.b32	%r819, %r1997, %r2001, %p38;
	selp.b32	%r791, %r1969, %r1973, %p38;
	selp.b32	%r795, %r1973, %r1977, %p38;
	selp.b32	%r799, %r1977, %r1981, %p38;
	selp.b32	%r803, %r1981, %r1985, %p38;
	mov.u32 	%r5156, %r5155;
	mov.u32 	%r5157, %r5155;
	mov.u32 	%r5158, %r5155;
	mov.u32 	%r5159, %r5155;
	mov.u32 	%r5160, %r5155;
	mov.u32 	%r5161, %r5155;
	mov.u32 	%r5162, %r5155;
	mov.u32 	%r5163, %r5155;
	mov.u32 	%r5164, %r5155;
	mov.u32 	%r5165, %r5155;
	mov.u32 	%r5166, %r5155;

BB3_43:
	mov.u32 	%r843, %r5155;
	mov.u32 	%r847, %r5155;
	mov.u32 	%r851, %r5155;
	bra.uni 	BB3_46;

BB3_69:
	setp.eq.s32	%p51, %r2676, 11;
	@%p51 bra 	BB3_85;
	bra.uni 	BB3_70;

BB3_85:
	// inline asm
	prmt.b32 %r791, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r807, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;

BB3_83:
	mov.u32 	%r811, %r839;

BB3_84:
	mov.u32 	%r815, %r839;
	mov.u32 	%r819, %r839;
	bra.uni 	BB3_99;

BB3_25:
	setp.eq.s32	%p12, %r876, 11;
	@%p12 bra 	BB3_26;
	bra.uni 	BB3_33;

BB3_26:
	and.b32  	%r1320, %r19, 3;
	mov.u32 	%r1321, 4;
	sub.s32 	%r1322, %r1321, %r1320;
	and.b32  	%r1323, %r1322, 3;
	shl.b32 	%r1324, %r1323, 2;
	mov.u32 	%r1325, 1985229328;
	shr.u32 	%r1326, %r1325, %r1324;
	and.b32  	%r1304, %r1326, 65535;
	mov.u32 	%r5163, 0;
	// inline asm
	prmt.b32 %r1237, %r791, %r5163, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1241, %r795, %r791, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1245, %r799, %r795, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1249, %r803, %r799, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1253, %r807, %r803, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1257, %r811, %r807, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1261, %r815, %r811, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1265, %r819, %r815, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1269, %r823, %r819, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1273, %r827, %r823, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1277, %r831, %r827, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1281, %r835, %r831, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1285, %r839, %r835, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1289, %r843, %r839, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1293, %r847, %r843, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1297, %r851, %r847, %r1304;
	// inline asm
	// inline asm
	prmt.b32 %r1301, %r5163, %r851, %r1304;
	// inline asm
	setp.eq.s32	%p30, %r1320, 0;
	selp.b32	%r5151, %r1265, %r1269, %p30;
	selp.b32	%r5152, %r1269, %r1273, %p30;
	selp.b32	%r5153, %r1273, %r1277, %p30;
	selp.b32	%r5154, %r1277, %r1281, %p30;
	selp.b32	%r5155, %r1249, %r1253, %p30;
	selp.b32	%r5156, %r1253, %r1257, %p30;
	selp.b32	%r5157, %r1257, %r1261, %p30;
	selp.b32	%r5158, %r1261, %r1265, %p30;
	selp.b32	%r5159, 0, %r1237, %p30;
	selp.b32	%r5160, %r1237, %r1241, %p30;
	selp.b32	%r5161, %r1241, %r1245, %p30;
	selp.b32	%r5162, %r1245, %r1249, %p30;
	selp.b32	%r807, %r1297, %r1301, %p30;
	selp.b32	%r791, %r1281, %r1285, %p30;
	selp.b32	%r795, %r1285, %r1289, %p30;
	selp.b32	%r799, %r1289, %r1293, %p30;
	selp.b32	%r803, %r1293, %r1297, %p30;
	mov.u32 	%r5164, %r5163;
	mov.u32 	%r5165, %r5163;
	mov.u32 	%r5166, %r5163;
	mov.u32 	%r5167, %r5163;
	mov.u32 	%r843, %r5163;
	mov.u32 	%r847, %r5163;
	mov.u32 	%r851, %r5163;
	mov.u32 	%r823, %r5163;
	mov.u32 	%r827, %r5163;
	mov.u32 	%r831, %r5163;
	mov.u32 	%r835, %r5163;

BB3_37:
	mov.u32 	%r811, %r5163;
	mov.u32 	%r815, %r5163;
	mov.u32 	%r819, %r5163;
	bra.uni 	BB3_46;

BB3_61:
	setp.eq.s32	%p57, %r2676, 7;
	@%p57 bra 	BB3_91;
	bra.uni 	BB3_62;

BB3_91:
	// inline asm
	prmt.b32 %r791, %r823, %r819, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r795, %r827, %r823, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r799, %r831, %r827, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r803, %r835, %r831, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r807, %r839, %r835, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r811, %r843, %r839, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r815, %r847, %r843, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r819, %r851, %r847, %r325;
	// inline asm
	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r823, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;

BB3_89:
	mov.u32 	%r827, %r839;

BB3_90:
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	bra.uni 	BB3_99;

BB3_17:
	setp.eq.s32	%p18, %r876, 7;
	@%p18 bra 	BB3_18;
	bra.uni 	BB3_33;

BB3_18:
	and.b32  	%r1680, %r19, 3;
	mov.u32 	%r1681, 4;
	sub.s32 	%r1682, %r1681, %r1680;
	and.b32  	%r1683, %r1682, 3;
	shl.b32 	%r1684, %r1683, 2;
	mov.u32 	%r1685, 1985229328;
	shr.u32 	%r1686, %r1685, %r1684;
	and.b32  	%r1664, %r1686, 65535;
	mov.u32 	%r5159, 0;
	// inline asm
	prmt.b32 %r1597, %r791, %r5159, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1601, %r795, %r791, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1605, %r799, %r795, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1609, %r803, %r799, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1613, %r807, %r803, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1617, %r811, %r807, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1621, %r815, %r811, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1625, %r819, %r815, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1629, %r823, %r819, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1633, %r827, %r823, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1637, %r831, %r827, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1641, %r835, %r831, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1645, %r839, %r835, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1649, %r843, %r839, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1653, %r847, %r843, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1657, %r851, %r847, %r1664;
	// inline asm
	// inline asm
	prmt.b32 %r1661, %r5159, %r851, %r1664;
	// inline asm
	setp.eq.s32	%p34, %r1680, 0;
	selp.b32	%r5151, %r1609, %r1613, %p34;
	selp.b32	%r5152, %r1613, %r1617, %p34;
	selp.b32	%r5153, %r1617, %r1621, %p34;
	selp.b32	%r5154, %r1621, %r1625, %p34;
	selp.b32	%r5155, 0, %r1597, %p34;
	selp.b32	%r5156, %r1597, %r1601, %p34;
	selp.b32	%r5157, %r1601, %r1605, %p34;
	selp.b32	%r5158, %r1605, %r1609, %p34;
	selp.b32	%r823, %r1657, %r1661, %p34;
	selp.b32	%r807, %r1641, %r1645, %p34;
	selp.b32	%r811, %r1645, %r1649, %p34;
	selp.b32	%r815, %r1649, %r1653, %p34;
	selp.b32	%r819, %r1653, %r1657, %p34;
	selp.b32	%r791, %r1625, %r1629, %p34;
	selp.b32	%r795, %r1629, %r1633, %p34;
	selp.b32	%r799, %r1633, %r1637, %p34;
	selp.b32	%r803, %r1637, %r1641, %p34;
	mov.u32 	%r5160, %r5159;
	mov.u32 	%r5161, %r5159;
	mov.u32 	%r5162, %r5159;
	mov.u32 	%r5163, %r5159;
	mov.u32 	%r5164, %r5159;
	mov.u32 	%r5165, %r5159;
	mov.u32 	%r5166, %r5159;
	mov.u32 	%r5167, %r5159;
	mov.u32 	%r843, %r5159;
	mov.u32 	%r847, %r5159;
	mov.u32 	%r851, %r5159;

BB3_40:
	mov.u32 	%r827, %r5159;
	mov.u32 	%r831, %r5159;
	mov.u32 	%r835, %r5159;
	bra.uni 	BB3_46;

BB3_76:
	setp.ne.s32	%p46, %r2676, 15;
	@%p46 bra 	BB3_77;

	mov.u32 	%r839, 0;
	// inline asm
	prmt.b32 %r791, %r839, %r851, %r325;
	// inline asm
	mov.u32 	%r843, %r839;
	mov.u32 	%r847, %r839;
	mov.u32 	%r5186, %r839;
	mov.u32 	%r823, %r839;
	mov.u32 	%r827, %r839;
	mov.u32 	%r831, %r839;
	mov.u32 	%r835, %r839;
	mov.u32 	%r807, %r839;
	mov.u32 	%r811, %r839;
	mov.u32 	%r815, %r839;
	mov.u32 	%r819, %r839;
	mov.u32 	%r795, %r839;

BB3_79:
	mov.u32 	%r799, %r839;
	mov.u32 	%r803, %r839;
	bra.uni 	BB3_99;

BB3_32:
	setp.ne.s32	%p7, %r876, 15;
	@%p7 bra 	BB3_33;

	and.b32  	%r960, %r19, 3;
	mov.u32 	%r961, 4;
	sub.s32 	%r962, %r961, %r960;
	and.b32  	%r963, %r962, 3;
	shl.b32 	%r964, %r963, 2;
	mov.u32 	%r965, 1985229328;
	shr.u32 	%r966, %r965, %r964;
	and.b32  	%r944, %r966, 65535;
	mov.u32 	%r5167, 0;
	// inline asm
	prmt.b32 %r877, %r791, %r5167, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r881, %r795, %r791, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r885, %r799, %r795, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r889, %r803, %r799, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r893, %r807, %r803, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r897, %r811, %r807, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r901, %r815, %r811, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r905, %r819, %r815, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r909, %r823, %r819, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r913, %r827, %r823, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r917, %r831, %r827, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r921, %r835, %r831, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r925, %r839, %r835, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r929, %r843, %r839, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r933, %r847, %r843, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r937, %r851, %r847, %r944;
	// inline asm
	// inline asm
	prmt.b32 %r941, %r5167, %r851, %r944;
	// inline asm
	setp.eq.s32	%p26, %r960, 0;
	selp.b32	%r5151, %r921, %r925, %p26;
	selp.b32	%r5152, %r925, %r929, %p26;
	selp.b32	%r5153, %r929, %r933, %p26;
	selp.b32	%r5154, %r933, %r937, %p26;
	selp.b32	%r5155, %r905, %r909, %p26;
	selp.b32	%r5156, %r909, %r913, %p26;
	selp.b32	%r5157, %r913, %r917, %p26;
	selp.b32	%r5158, %r917, %r921, %p26;
	selp.b32	%r5159, %r889, %r893, %p26;
	selp.b32	%r5160, %r893, %r897, %p26;
	selp.b32	%r5161, %r897, %r901, %p26;
	selp.b32	%r5162, %r901, %r905, %p26;
	selp.b32	%r5163, 0, %r877, %p26;
	selp.b32	%r5164, %r877, %r881, %p26;
	selp.b32	%r5165, %r881, %r885, %p26;
	selp.b32	%r5166, %r885, %r889, %p26;
	selp.b32	%r791, %r937, %r941, %p26;
	mov.u32 	%r843, %r5167;
	mov.u32 	%r847, %r5167;
	mov.u32 	%r851, %r5167;
	mov.u32 	%r823, %r5167;
	mov.u32 	%r827, %r5167;
	mov.u32 	%r831, %r5167;
	mov.u32 	%r835, %r5167;
	mov.u32 	%r807, %r5167;
	mov.u32 	%r811, %r5167;
	mov.u32 	%r815, %r5167;
	mov.u32 	%r819, %r5167;
	mov.u32 	%r795, %r5167;
	mov.u32 	%r799, %r5167;
	mov.u32 	%r803, %r5167;
	bra.uni 	BB3_46;

BB3_33:
	mov.u32 	%r5152, %r5151;
	mov.u32 	%r5153, %r5151;
	mov.u32 	%r5154, %r5151;
	mov.u32 	%r5155, %r5151;
	mov.u32 	%r5156, %r5151;
	mov.u32 	%r5157, %r5151;
	mov.u32 	%r5158, %r5151;
	mov.u32 	%r5159, %r5151;
	mov.u32 	%r5160, %r5151;
	mov.u32 	%r5161, %r5151;
	mov.u32 	%r5162, %r5151;
	mov.u32 	%r5163, %r5151;
	mov.u32 	%r5164, %r5151;
	mov.u32 	%r5165, %r5151;
	mov.u32 	%r5166, %r5151;
	mov.u32 	%r5167, %r839;

BB3_46:
	ld.local.u32 	%r2317, [%rd1+16];
	or.b32  	%r2318, %r2317, %r851;
	ld.local.u32 	%r2319, [%rd1+20];
	or.b32  	%r2320, %r2319, %r847;
	ld.local.u32 	%r2321, [%rd1+24];
	or.b32  	%r2322, %r2321, %r843;
	ld.local.u32 	%r2323, [%rd1+28];
	or.b32  	%r2324, %r2323, %r5167;
	ld.local.u32 	%r2325, [%rd1+32];
	or.b32  	%r2326, %r2325, %r835;
	ld.local.u32 	%r2327, [%rd1+36];
	or.b32  	%r2328, %r2327, %r831;
	ld.local.u32 	%r2329, [%rd1+40];
	or.b32  	%r2330, %r2329, %r827;
	ld.local.u32 	%r2331, [%rd1+44];
	or.b32  	%r2332, %r2331, %r823;
	ld.local.u32 	%r2333, [%rd1+48];
	or.b32  	%r2334, %r2333, %r819;
	ld.local.u32 	%r2335, [%rd1+52];
	or.b32  	%r2336, %r2335, %r815;
	ld.local.u32 	%r2337, [%rd1+56];
	or.b32  	%r2338, %r2337, %r811;
	ld.local.u32 	%r2339, [%rd1+60];
	or.b32  	%r2340, %r2339, %r807;
	ld.local.u32 	%r2341, [%rd1+64];
	or.b32  	%r2342, %r2341, %r803;
	ld.local.u32 	%r2343, [%rd1+68];
	or.b32  	%r2344, %r2343, %r799;
	ld.local.u32 	%r2345, [%rd1+72];
	or.b32  	%r2346, %r2345, %r795;
	ld.local.u32 	%r2347, [%rd1+76];
	or.b32  	%r2348, %r2347, %r791;
	ld.local.u32 	%r2349, [%rd1+12];
	ld.local.u32 	%r2350, [%rd1+8];
	ld.local.u32 	%r2351, [%rd1+4];
	ld.local.u32 	%r2352, [%rd1];
	st.local.u32 	[%rd1+76], %r2348;
	xor.b32  	%r2353, %r2349, %r2350;
	and.b32  	%r2354, %r2353, %r2351;
	xor.b32  	%r2355, %r2354, %r2349;
	add.s32 	%r2356, %r2318, %r2352;
	add.s32 	%r2357, %r2356, %r2355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 3;
	shr.b32 	%rhs, %r2357, 29;
	add.u32 	%r2358, %lhs, %rhs;
	}
	xor.b32  	%r2359, %r2350, %r2351;
	and.b32  	%r2360, %r2358, %r2359;
	xor.b32  	%r2361, %r2360, %r2350;
	add.s32 	%r2362, %r2320, %r2349;
	add.s32 	%r2363, %r2362, %r2361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2363, 7;
	shr.b32 	%rhs, %r2363, 25;
	add.u32 	%r2364, %lhs, %rhs;
	}
	xor.b32  	%r2365, %r2358, %r2351;
	and.b32  	%r2366, %r2364, %r2365;
	xor.b32  	%r2367, %r2366, %r2351;
	add.s32 	%r2368, %r2322, %r2350;
	add.s32 	%r2369, %r2368, %r2367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 11;
	shr.b32 	%rhs, %r2369, 21;
	add.u32 	%r2370, %lhs, %rhs;
	}
	xor.b32  	%r2371, %r2364, %r2358;
	and.b32  	%r2372, %r2370, %r2371;
	xor.b32  	%r2373, %r2372, %r2358;
	add.s32 	%r2374, %r2324, %r2351;
	add.s32 	%r2375, %r2374, %r2373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2375, 19;
	shr.b32 	%rhs, %r2375, 13;
	add.u32 	%r2376, %lhs, %rhs;
	}
	xor.b32  	%r2377, %r2370, %r2364;
	and.b32  	%r2378, %r2376, %r2377;
	xor.b32  	%r2379, %r2378, %r2364;
	add.s32 	%r2380, %r2326, %r2358;
	add.s32 	%r2381, %r2380, %r2379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2381, 3;
	shr.b32 	%rhs, %r2381, 29;
	add.u32 	%r2382, %lhs, %rhs;
	}
	xor.b32  	%r2383, %r2376, %r2370;
	and.b32  	%r2384, %r2382, %r2383;
	xor.b32  	%r2385, %r2384, %r2370;
	add.s32 	%r2386, %r2328, %r2364;
	add.s32 	%r2387, %r2386, %r2385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2387, 7;
	shr.b32 	%rhs, %r2387, 25;
	add.u32 	%r2388, %lhs, %rhs;
	}
	xor.b32  	%r2389, %r2382, %r2376;
	and.b32  	%r2390, %r2388, %r2389;
	xor.b32  	%r2391, %r2390, %r2376;
	add.s32 	%r2392, %r2330, %r2370;
	add.s32 	%r2393, %r2392, %r2391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 11;
	shr.b32 	%rhs, %r2393, 21;
	add.u32 	%r2394, %lhs, %rhs;
	}
	xor.b32  	%r2395, %r2388, %r2382;
	and.b32  	%r2396, %r2394, %r2395;
	xor.b32  	%r2397, %r2396, %r2382;
	add.s32 	%r2398, %r2332, %r2376;
	add.s32 	%r2399, %r2398, %r2397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2399, 19;
	shr.b32 	%rhs, %r2399, 13;
	add.u32 	%r2400, %lhs, %rhs;
	}
	xor.b32  	%r2401, %r2394, %r2388;
	and.b32  	%r2402, %r2400, %r2401;
	xor.b32  	%r2403, %r2402, %r2388;
	add.s32 	%r2404, %r2334, %r2382;
	add.s32 	%r2405, %r2404, %r2403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2405, 3;
	shr.b32 	%rhs, %r2405, 29;
	add.u32 	%r2406, %lhs, %rhs;
	}
	xor.b32  	%r2407, %r2400, %r2394;
	and.b32  	%r2408, %r2406, %r2407;
	xor.b32  	%r2409, %r2408, %r2394;
	add.s32 	%r2410, %r2336, %r2388;
	add.s32 	%r2411, %r2410, %r2409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2411, 7;
	shr.b32 	%rhs, %r2411, 25;
	add.u32 	%r2412, %lhs, %rhs;
	}
	xor.b32  	%r2413, %r2406, %r2400;
	and.b32  	%r2414, %r2412, %r2413;
	xor.b32  	%r2415, %r2414, %r2400;
	add.s32 	%r2416, %r2338, %r2394;
	add.s32 	%r2417, %r2416, %r2415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2417, 11;
	shr.b32 	%rhs, %r2417, 21;
	add.u32 	%r2418, %lhs, %rhs;
	}
	xor.b32  	%r2419, %r2412, %r2406;
	and.b32  	%r2420, %r2418, %r2419;
	xor.b32  	%r2421, %r2420, %r2406;
	add.s32 	%r2422, %r2340, %r2400;
	add.s32 	%r2423, %r2422, %r2421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2423, 19;
	shr.b32 	%rhs, %r2423, 13;
	add.u32 	%r2424, %lhs, %rhs;
	}
	xor.b32  	%r2425, %r2418, %r2412;
	and.b32  	%r2426, %r2424, %r2425;
	xor.b32  	%r2427, %r2426, %r2412;
	add.s32 	%r2428, %r2342, %r2406;
	add.s32 	%r2429, %r2428, %r2427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2429, 3;
	shr.b32 	%rhs, %r2429, 29;
	add.u32 	%r2430, %lhs, %rhs;
	}
	xor.b32  	%r2431, %r2424, %r2418;
	and.b32  	%r2432, %r2430, %r2431;
	xor.b32  	%r2433, %r2432, %r2418;
	add.s32 	%r2434, %r2344, %r2412;
	add.s32 	%r2435, %r2434, %r2433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 7;
	shr.b32 	%rhs, %r2435, 25;
	add.u32 	%r2436, %lhs, %rhs;
	}
	xor.b32  	%r2437, %r2430, %r2424;
	and.b32  	%r2438, %r2436, %r2437;
	xor.b32  	%r2439, %r2438, %r2424;
	add.s32 	%r2440, %r2346, %r2418;
	add.s32 	%r2441, %r2440, %r2439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2441, 11;
	shr.b32 	%rhs, %r2441, 21;
	add.u32 	%r2442, %lhs, %rhs;
	}
	xor.b32  	%r2443, %r2436, %r2430;
	and.b32  	%r2444, %r2442, %r2443;
	xor.b32  	%r2445, %r2444, %r2430;
	add.s32 	%r2446, %r2348, %r2424;
	add.s32 	%r2447, %r2446, %r2445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2447, 19;
	shr.b32 	%rhs, %r2447, 13;
	add.u32 	%r2448, %lhs, %rhs;
	}
	add.s32 	%r2449, %r2430, %r2318;
	xor.b32  	%r2450, %r2448, %r2436;
	xor.b32  	%r2451, %r2448, %r2442;
	and.b32  	%r2452, %r2451, %r2450;
	xor.b32  	%r2453, %r2452, %r2448;
	add.s32 	%r2454, %r2449, %r2453;
	add.s32 	%r2455, %r2454, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2455, 3;
	shr.b32 	%rhs, %r2455, 29;
	add.u32 	%r2456, %lhs, %rhs;
	}
	add.s32 	%r2457, %r2436, %r2326;
	xor.b32  	%r2458, %r2456, %r2442;
	xor.b32  	%r2459, %r2456, %r2448;
	and.b32  	%r2460, %r2459, %r2458;
	xor.b32  	%r2461, %r2460, %r2456;
	add.s32 	%r2462, %r2457, %r2461;
	add.s32 	%r2463, %r2462, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2463, 5;
	shr.b32 	%rhs, %r2463, 27;
	add.u32 	%r2464, %lhs, %rhs;
	}
	add.s32 	%r2465, %r2442, %r2334;
	xor.b32  	%r2466, %r2464, %r2448;
	xor.b32  	%r2467, %r2464, %r2456;
	and.b32  	%r2468, %r2467, %r2466;
	xor.b32  	%r2469, %r2468, %r2464;
	add.s32 	%r2470, %r2465, %r2469;
	add.s32 	%r2471, %r2470, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2471, 9;
	shr.b32 	%rhs, %r2471, 23;
	add.u32 	%r2472, %lhs, %rhs;
	}
	add.s32 	%r2473, %r2448, %r2342;
	xor.b32  	%r2474, %r2472, %r2456;
	xor.b32  	%r2475, %r2472, %r2464;
	and.b32  	%r2476, %r2475, %r2474;
	xor.b32  	%r2477, %r2476, %r2472;
	add.s32 	%r2478, %r2473, %r2477;
	add.s32 	%r2479, %r2478, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2479, 13;
	shr.b32 	%rhs, %r2479, 19;
	add.u32 	%r2480, %lhs, %rhs;
	}
	add.s32 	%r2481, %r2456, %r2320;
	xor.b32  	%r2482, %r2480, %r2464;
	xor.b32  	%r2483, %r2480, %r2472;
	and.b32  	%r2484, %r2483, %r2482;
	xor.b32  	%r2485, %r2484, %r2480;
	add.s32 	%r2486, %r2481, %r2485;
	add.s32 	%r2487, %r2486, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2487, 3;
	shr.b32 	%rhs, %r2487, 29;
	add.u32 	%r2488, %lhs, %rhs;
	}
	add.s32 	%r2489, %r2464, %r2328;
	xor.b32  	%r2490, %r2488, %r2472;
	xor.b32  	%r2491, %r2488, %r2480;
	and.b32  	%r2492, %r2491, %r2490;
	xor.b32  	%r2493, %r2492, %r2488;
	add.s32 	%r2494, %r2489, %r2493;
	add.s32 	%r2495, %r2494, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 5;
	shr.b32 	%rhs, %r2495, 27;
	add.u32 	%r2496, %lhs, %rhs;
	}
	add.s32 	%r2497, %r2472, %r2336;
	xor.b32  	%r2498, %r2496, %r2480;
	xor.b32  	%r2499, %r2496, %r2488;
	and.b32  	%r2500, %r2499, %r2498;
	xor.b32  	%r2501, %r2500, %r2496;
	add.s32 	%r2502, %r2497, %r2501;
	add.s32 	%r2503, %r2502, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2503, 9;
	shr.b32 	%rhs, %r2503, 23;
	add.u32 	%r2504, %lhs, %rhs;
	}
	add.s32 	%r2505, %r2480, %r2344;
	xor.b32  	%r2506, %r2504, %r2488;
	xor.b32  	%r2507, %r2504, %r2496;
	and.b32  	%r2508, %r2507, %r2506;
	xor.b32  	%r2509, %r2508, %r2504;
	add.s32 	%r2510, %r2505, %r2509;
	add.s32 	%r2511, %r2510, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2511, 13;
	shr.b32 	%rhs, %r2511, 19;
	add.u32 	%r2512, %lhs, %rhs;
	}
	add.s32 	%r2513, %r2488, %r2322;
	xor.b32  	%r2514, %r2512, %r2496;
	xor.b32  	%r2515, %r2512, %r2504;
	and.b32  	%r2516, %r2515, %r2514;
	xor.b32  	%r2517, %r2516, %r2512;
	add.s32 	%r2518, %r2513, %r2517;
	add.s32 	%r2519, %r2518, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 3;
	shr.b32 	%rhs, %r2519, 29;
	add.u32 	%r2520, %lhs, %rhs;
	}
	add.s32 	%r2521, %r2496, %r2330;
	xor.b32  	%r2522, %r2520, %r2504;
	xor.b32  	%r2523, %r2520, %r2512;
	and.b32  	%r2524, %r2523, %r2522;
	xor.b32  	%r2525, %r2524, %r2520;
	add.s32 	%r2526, %r2521, %r2525;
	add.s32 	%r2527, %r2526, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2527, 5;
	shr.b32 	%rhs, %r2527, 27;
	add.u32 	%r2528, %lhs, %rhs;
	}
	add.s32 	%r2529, %r2504, %r2338;
	xor.b32  	%r2530, %r2528, %r2512;
	xor.b32  	%r2531, %r2528, %r2520;
	and.b32  	%r2532, %r2531, %r2530;
	xor.b32  	%r2533, %r2532, %r2528;
	add.s32 	%r2534, %r2529, %r2533;
	add.s32 	%r2535, %r2534, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2535, 9;
	shr.b32 	%rhs, %r2535, 23;
	add.u32 	%r2536, %lhs, %rhs;
	}
	add.s32 	%r2537, %r2512, %r2346;
	xor.b32  	%r2538, %r2536, %r2520;
	xor.b32  	%r2539, %r2536, %r2528;
	and.b32  	%r2540, %r2539, %r2538;
	xor.b32  	%r2541, %r2540, %r2536;
	add.s32 	%r2542, %r2537, %r2541;
	add.s32 	%r2543, %r2542, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 13;
	shr.b32 	%rhs, %r2543, 19;
	add.u32 	%r2544, %lhs, %rhs;
	}
	add.s32 	%r2545, %r2520, %r2324;
	xor.b32  	%r2546, %r2544, %r2528;
	xor.b32  	%r2547, %r2544, %r2536;
	and.b32  	%r2548, %r2547, %r2546;
	xor.b32  	%r2549, %r2548, %r2544;
	add.s32 	%r2550, %r2545, %r2549;
	add.s32 	%r2551, %r2550, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2551, 3;
	shr.b32 	%rhs, %r2551, 29;
	add.u32 	%r2552, %lhs, %rhs;
	}
	add.s32 	%r2553, %r2528, %r2332;
	xor.b32  	%r2554, %r2552, %r2536;
	xor.b32  	%r2555, %r2552, %r2544;
	and.b32  	%r2556, %r2555, %r2554;
	xor.b32  	%r2557, %r2556, %r2552;
	add.s32 	%r2558, %r2553, %r2557;
	add.s32 	%r2559, %r2558, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 5;
	shr.b32 	%rhs, %r2559, 27;
	add.u32 	%r2560, %lhs, %rhs;
	}
	add.s32 	%r2561, %r2536, %r2340;
	xor.b32  	%r2562, %r2560, %r2544;
	xor.b32  	%r2563, %r2560, %r2552;
	and.b32  	%r2564, %r2563, %r2562;
	xor.b32  	%r2565, %r2564, %r2560;
	add.s32 	%r2566, %r2561, %r2565;
	add.s32 	%r2567, %r2566, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 9;
	shr.b32 	%rhs, %r2567, 23;
	add.u32 	%r2568, %lhs, %rhs;
	}
	add.s32 	%r2569, %r2544, %r2348;
	xor.b32  	%r2570, %r2568, %r2552;
	xor.b32  	%r2571, %r2568, %r2560;
	and.b32  	%r2572, %r2571, %r2570;
	xor.b32  	%r2573, %r2572, %r2568;
	add.s32 	%r2574, %r2569, %r2573;
	add.s32 	%r2575, %r2574, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2575, 13;
	shr.b32 	%rhs, %r2575, 19;
	add.u32 	%r2576, %lhs, %rhs;
	}
	add.s32 	%r2577, %r2552, %r2318;
	xor.b32  	%r2578, %r2571, %r2576;
	add.s32 	%r2579, %r2577, %r2578;
	add.s32 	%r2580, %r2579, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2580, 3;
	shr.b32 	%rhs, %r2580, 29;
	add.u32 	%r2581, %lhs, %rhs;
	}
	add.s32 	%r2582, %r2560, %r2334;
	xor.b32  	%r2583, %r2576, %r2568;
	xor.b32  	%r2584, %r2583, %r2581;
	add.s32 	%r2585, %r2582, %r2584;
	add.s32 	%r2586, %r2585, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2586, 9;
	shr.b32 	%rhs, %r2586, 23;
	add.u32 	%r2587, %lhs, %rhs;
	}
	add.s32 	%r2588, %r2568, %r2326;
	xor.b32  	%r2589, %r2581, %r2576;
	xor.b32  	%r2590, %r2589, %r2587;
	add.s32 	%r2591, %r2588, %r2590;
	add.s32 	%r2592, %r2591, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2592, 11;
	shr.b32 	%rhs, %r2592, 21;
	add.u32 	%r2593, %lhs, %rhs;
	}
	add.s32 	%r2594, %r2576, %r2342;
	xor.b32  	%r2595, %r2587, %r2581;
	xor.b32  	%r2596, %r2595, %r2593;
	add.s32 	%r2597, %r2594, %r2596;
	add.s32 	%r2598, %r2597, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2598, 15;
	shr.b32 	%rhs, %r2598, 17;
	add.u32 	%r2599, %lhs, %rhs;
	}
	add.s32 	%r2600, %r2581, %r2322;
	xor.b32  	%r2601, %r2593, %r2587;
	xor.b32  	%r2602, %r2601, %r2599;
	add.s32 	%r2603, %r2600, %r2602;
	add.s32 	%r2604, %r2603, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 3;
	shr.b32 	%rhs, %r2604, 29;
	add.u32 	%r2605, %lhs, %rhs;
	}
	add.s32 	%r2606, %r2587, %r2338;
	xor.b32  	%r2607, %r2599, %r2593;
	xor.b32  	%r2608, %r2607, %r2605;
	add.s32 	%r2609, %r2606, %r2608;
	add.s32 	%r2610, %r2609, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2610, 9;
	shr.b32 	%rhs, %r2610, 23;
	add.u32 	%r2611, %lhs, %rhs;
	}
	add.s32 	%r2612, %r2593, %r2330;
	xor.b32  	%r2613, %r2605, %r2599;
	xor.b32  	%r2614, %r2613, %r2611;
	add.s32 	%r2615, %r2612, %r2614;
	add.s32 	%r2616, %r2615, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2616, 11;
	shr.b32 	%rhs, %r2616, 21;
	add.u32 	%r2617, %lhs, %rhs;
	}
	add.s32 	%r2618, %r2599, %r2346;
	xor.b32  	%r2619, %r2611, %r2605;
	xor.b32  	%r2620, %r2619, %r2617;
	add.s32 	%r2621, %r2618, %r2620;
	add.s32 	%r2622, %r2621, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2622, 15;
	shr.b32 	%rhs, %r2622, 17;
	add.u32 	%r2623, %lhs, %rhs;
	}
	add.s32 	%r2624, %r2605, %r2320;
	xor.b32  	%r2625, %r2617, %r2611;
	xor.b32  	%r2626, %r2625, %r2623;
	add.s32 	%r2627, %r2624, %r2626;
	add.s32 	%r2628, %r2627, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 3;
	shr.b32 	%rhs, %r2628, 29;
	add.u32 	%r2629, %lhs, %rhs;
	}
	add.s32 	%r2630, %r2611, %r2336;
	xor.b32  	%r2631, %r2623, %r2617;
	xor.b32  	%r2632, %r2631, %r2629;
	add.s32 	%r2633, %r2630, %r2632;
	add.s32 	%r2634, %r2633, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2634, 9;
	shr.b32 	%rhs, %r2634, 23;
	add.u32 	%r2635, %lhs, %rhs;
	}
	add.s32 	%r2636, %r2617, %r2328;
	xor.b32  	%r2637, %r2629, %r2623;
	xor.b32  	%r2638, %r2637, %r2635;
	add.s32 	%r2639, %r2636, %r2638;
	add.s32 	%r2640, %r2639, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 11;
	shr.b32 	%rhs, %r2640, 21;
	add.u32 	%r2641, %lhs, %rhs;
	}
	add.s32 	%r2642, %r2623, %r2344;
	xor.b32  	%r2643, %r2635, %r2629;
	xor.b32  	%r2644, %r2643, %r2641;
	add.s32 	%r2645, %r2642, %r2644;
	add.s32 	%r2646, %r2645, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2646, 15;
	shr.b32 	%rhs, %r2646, 17;
	add.u32 	%r2647, %lhs, %rhs;
	}
	add.s32 	%r2648, %r2629, %r2324;
	xor.b32  	%r2649, %r2641, %r2635;
	xor.b32  	%r2650, %r2649, %r2647;
	add.s32 	%r2651, %r2648, %r2650;
	add.s32 	%r2652, %r2651, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 3;
	shr.b32 	%rhs, %r2652, 29;
	add.u32 	%r2653, %lhs, %rhs;
	}
	add.s32 	%r2654, %r2635, %r2340;
	xor.b32  	%r2655, %r2647, %r2641;
	xor.b32  	%r2656, %r2655, %r2653;
	add.s32 	%r2657, %r2654, %r2656;
	add.s32 	%r2658, %r2657, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2658, 9;
	shr.b32 	%rhs, %r2658, 23;
	add.u32 	%r2659, %lhs, %rhs;
	}
	add.s32 	%r2660, %r2641, %r2332;
	xor.b32  	%r2661, %r2653, %r2647;
	xor.b32  	%r2662, %r2661, %r2659;
	add.s32 	%r2663, %r2660, %r2662;
	add.s32 	%r2664, %r2663, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 11;
	shr.b32 	%rhs, %r2664, 21;
	add.u32 	%r2665, %lhs, %rhs;
	}
	add.s32 	%r2666, %r2647, %r2348;
	xor.b32  	%r2667, %r2659, %r2653;
	xor.b32  	%r2668, %r2667, %r2665;
	add.s32 	%r2669, %r2666, %r2668;
	add.s32 	%r2670, %r2669, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2670, 15;
	shr.b32 	%rhs, %r2670, 17;
	add.u32 	%r2671, %lhs, %rhs;
	}
	add.s32 	%r2672, %r2352, %r2653;
	st.local.u32 	[%rd1], %r2672;
	add.s32 	%r2673, %r2351, %r2671;
	st.local.u32 	[%rd1+4], %r2673;
	add.s32 	%r2674, %r2350, %r2665;
	st.local.u32 	[%rd1+8], %r2674;
	add.s32 	%r2675, %r2349, %r2659;
	st.local.u32 	[%rd1+12], %r2675;
	st.local.u32 	[%rd1+16], %r5154;
	st.local.u32 	[%rd1+20], %r5153;
	st.local.u32 	[%rd1+24], %r5152;
	st.local.u32 	[%rd1+28], %r5151;
	st.local.u32 	[%rd1+32], %r5158;
	st.local.u32 	[%rd1+36], %r5157;
	st.local.u32 	[%rd1+40], %r5156;
	st.local.u32 	[%rd1+44], %r5155;
	st.local.u32 	[%rd1+48], %r5162;
	st.local.u32 	[%rd1+52], %r5161;
	st.local.u32 	[%rd1+56], %r5160;
	st.local.u32 	[%rd1+60], %r5159;
	st.local.u32 	[%rd1+64], %r5166;
	st.local.u32 	[%rd1+68], %r5165;
	st.local.u32 	[%rd1+72], %r5164;
	bra.uni 	BB3_100;

BB3_52:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_67:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_59:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_74:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_55:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_70:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_62:
	mov.u32 	%r5186, %r851;
	bra.uni 	BB3_99;

BB3_77:
	mov.u32 	%r5186, %r851;

BB3_99:
	ld.local.u32 	%r3347, [%rd1+16];
	or.b32  	%r3348, %r3347, %r5186;
	ld.local.u32 	%r3349, [%rd1+20];
	ld.local.u32 	%r3350, [%rd1+24];
	ld.local.u32 	%r3351, [%rd1+28];
	ld.local.u32 	%r3352, [%rd1+32];
	ld.local.u32 	%r3353, [%rd1+36];
	ld.local.u32 	%r3354, [%rd1+40];
	ld.local.u32 	%r3355, [%rd1+44];
	ld.local.u32 	%r3356, [%rd1+48];
	ld.local.u32 	%r3357, [%rd1+52];
	ld.local.u32 	%r3358, [%rd1+56];
	ld.local.u32 	%r3359, [%rd1+60];
	ld.local.u32 	%r3360, [%rd1+64];
	ld.local.u32 	%r3361, [%rd1+68];
	ld.local.u32 	%r3362, [%rd1+72];
	ld.local.u32 	%r3363, [%rd1+76];
	st.local.u32 	[%rd1+16], %r3348;
	or.b32  	%r3364, %r3349, %r847;
	st.local.u32 	[%rd1+20], %r3364;
	or.b32  	%r3365, %r3350, %r843;
	st.local.u32 	[%rd1+24], %r3365;
	or.b32  	%r3366, %r3351, %r839;
	st.local.u32 	[%rd1+28], %r3366;
	or.b32  	%r3367, %r3352, %r835;
	st.local.u32 	[%rd1+32], %r3367;
	or.b32  	%r3368, %r3353, %r831;
	st.local.u32 	[%rd1+36], %r3368;
	or.b32  	%r3369, %r3354, %r827;
	st.local.u32 	[%rd1+40], %r3369;
	or.b32  	%r3370, %r3355, %r823;
	st.local.u32 	[%rd1+44], %r3370;
	or.b32  	%r3371, %r3356, %r819;
	st.local.u32 	[%rd1+48], %r3371;
	or.b32  	%r3372, %r3357, %r815;
	st.local.u32 	[%rd1+52], %r3372;
	or.b32  	%r3373, %r3358, %r811;
	st.local.u32 	[%rd1+56], %r3373;
	or.b32  	%r3374, %r3359, %r807;
	st.local.u32 	[%rd1+60], %r3374;
	or.b32  	%r3375, %r3360, %r803;
	st.local.u32 	[%rd1+64], %r3375;
	or.b32  	%r3376, %r3361, %r799;
	st.local.u32 	[%rd1+68], %r3376;
	or.b32  	%r3377, %r3362, %r795;
	st.local.u32 	[%rd1+72], %r3377;
	or.b32  	%r5163, %r3363, %r791;

BB3_100:
	ld.param.u64 	%rd11, [md4_update_global_utf16le_param_0];
	cvta.to.local.u64 	%rd10, %rd11;
	st.local.u32 	[%rd10+76], %r5163;
	ret;
}

.func sha1_hmac_init_64(
	.param .b64 sha1_hmac_init_64_param_0,
	.param .b64 sha1_hmac_init_64_param_1,
	.param .b64 sha1_hmac_init_64_param_2,
	.param .b64 sha1_hmac_init_64_param_3,
	.param .b64 sha1_hmac_init_64_param_4
)
{
	.reg .b32 	%r<2069>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [sha1_hmac_init_64_param_1];
	ld.param.u64 	%rd2, [sha1_hmac_init_64_param_2];
	ld.param.u64 	%rd3, [sha1_hmac_init_64_param_3];
	ld.param.u64 	%rd4, [sha1_hmac_init_64_param_4];
	cvta.to.local.u64 	%rd5, %rd4;
	cvta.to.local.u64 	%rd6, %rd3;
	cvta.to.local.u64 	%rd7, %rd2;
	cvta.to.local.u64 	%rd8, %rd1;
	ld.local.u32 	%r137, [%rd8];
	xor.b32  	%r66, %r137, 909522486;
	ld.local.u32 	%r138, [%rd8+4];
	xor.b32  	%r62, %r138, 909522486;
	ld.local.u32 	%r139, [%rd8+8];
	xor.b32  	%r58, %r139, 909522486;
	ld.local.u32 	%r140, [%rd8+12];
	xor.b32  	%r54, %r140, 909522486;
	ld.local.u32 	%r141, [%rd7];
	xor.b32  	%r50, %r141, 909522486;
	ld.local.u32 	%r142, [%rd7+4];
	xor.b32  	%r46, %r142, 909522486;
	ld.local.u32 	%r143, [%rd7+8];
	xor.b32  	%r42, %r143, 909522486;
	ld.local.u32 	%r144, [%rd7+12];
	xor.b32  	%r38, %r144, 909522486;
	ld.local.u32 	%r145, [%rd6];
	xor.b32  	%r34, %r145, 909522486;
	ld.local.u32 	%r146, [%rd6+4];
	xor.b32  	%r30, %r146, 909522486;
	ld.local.u32 	%r147, [%rd6+8];
	xor.b32  	%r26, %r147, 909522486;
	ld.local.u32 	%r148, [%rd6+12];
	xor.b32  	%r22, %r148, 909522486;
	ld.local.u32 	%r149, [%rd5];
	xor.b32  	%r18, %r149, 909522486;
	ld.local.u32 	%r150, [%rd5+4];
	xor.b32  	%r14, %r150, 909522486;
	ld.local.u32 	%r151, [%rd5+8];
	xor.b32  	%r10, %r151, 909522486;
	ld.local.u32 	%r152, [%rd5+12];
	xor.b32  	%r6, %r152, 909522486;
	ld.param.u64 	%rd9, [sha1_hmac_init_64_param_0];
	mov.u32 	%r153, 64;
	st.u32 	[%rd9+84], %r153;
	mov.u32 	%r135, 0;
	mov.u32 	%r136, 12816;
	// inline asm
	prmt.b32 %r1, %r135, %r6, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r5, %r6, %r10, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r10, %r14, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r14, %r18, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r18, %r22, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r21, %r22, %r26, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r25, %r26, %r30, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r29, %r30, %r34, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r33, %r34, %r38, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r37, %r38, %r42, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r41, %r42, %r46, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r45, %r46, %r50, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r49, %r50, %r54, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r53, %r54, %r58, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r57, %r58, %r62, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r61, %r62, %r66, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r65, %r66, %r135, %r136;
	// inline asm
	mov.u32 	%r154, 1732584193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 5;
	shr.b32 	%rhs, %r154, 27;
	add.u32 	%r155, %lhs, %rhs;
	}
	add.s32 	%r156, %r65, %r155;
	add.s32 	%r157, %r156, -1223673721;
	mov.u32 	%r158, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r158, 30;
	shr.b32 	%rhs, %r158, 2;
	add.u32 	%r159, %lhs, %rhs;
	}
	or.b32  	%r160, %r159, -1732584194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r157, 5;
	shr.b32 	%rhs, %r157, 27;
	add.u32 	%r161, %lhs, %rhs;
	}
	add.s32 	%r162, %r61, %r161;
	add.s32 	%r163, %r162, %r160;
	add.s32 	%r164, %r163, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 30;
	shr.b32 	%rhs, %r154, 2;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r165, %r159;
	and.b32  	%r167, %r166, %r157;
	xor.b32  	%r168, %r167, %r159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r164, 5;
	shr.b32 	%rhs, %r164, 27;
	add.u32 	%r169, %lhs, %rhs;
	}
	add.s32 	%r170, %r57, %r169;
	add.s32 	%r171, %r170, %r168;
	add.s32 	%r172, %r171, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r157, 30;
	shr.b32 	%rhs, %r157, 2;
	add.u32 	%r173, %lhs, %rhs;
	}
	xor.b32  	%r174, %r173, %r165;
	and.b32  	%r175, %r174, %r164;
	xor.b32  	%r176, %r175, %r165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 5;
	shr.b32 	%rhs, %r172, 27;
	add.u32 	%r177, %lhs, %rhs;
	}
	add.s32 	%r178, %r53, %r159;
	add.s32 	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r176;
	add.s32 	%r181, %r180, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r164, 30;
	shr.b32 	%rhs, %r164, 2;
	add.u32 	%r182, %lhs, %rhs;
	}
	xor.b32  	%r183, %r182, %r173;
	and.b32  	%r184, %r183, %r172;
	xor.b32  	%r185, %r184, %r173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 5;
	shr.b32 	%rhs, %r181, 27;
	add.u32 	%r186, %lhs, %rhs;
	}
	add.s32 	%r187, %r49, %r165;
	add.s32 	%r188, %r187, %r186;
	add.s32 	%r189, %r188, %r185;
	add.s32 	%r190, %r189, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 30;
	shr.b32 	%rhs, %r172, 2;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r192, %r191, %r182;
	and.b32  	%r193, %r192, %r181;
	xor.b32  	%r194, %r193, %r182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r190, 5;
	shr.b32 	%rhs, %r190, 27;
	add.u32 	%r195, %lhs, %rhs;
	}
	add.s32 	%r196, %r45, %r173;
	add.s32 	%r197, %r196, %r195;
	add.s32 	%r198, %r197, %r194;
	add.s32 	%r199, %r198, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 30;
	shr.b32 	%rhs, %r181, 2;
	add.u32 	%r200, %lhs, %rhs;
	}
	xor.b32  	%r201, %r200, %r191;
	and.b32  	%r202, %r201, %r190;
	xor.b32  	%r203, %r202, %r191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 5;
	shr.b32 	%rhs, %r199, 27;
	add.u32 	%r204, %lhs, %rhs;
	}
	add.s32 	%r205, %r41, %r182;
	add.s32 	%r206, %r205, %r204;
	add.s32 	%r207, %r206, %r203;
	add.s32 	%r208, %r207, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r190, 30;
	shr.b32 	%rhs, %r190, 2;
	add.u32 	%r209, %lhs, %rhs;
	}
	xor.b32  	%r210, %r209, %r200;
	and.b32  	%r211, %r210, %r199;
	xor.b32  	%r212, %r211, %r200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 5;
	shr.b32 	%rhs, %r208, 27;
	add.u32 	%r213, %lhs, %rhs;
	}
	add.s32 	%r214, %r37, %r191;
	add.s32 	%r215, %r214, %r213;
	add.s32 	%r216, %r215, %r212;
	add.s32 	%r217, %r216, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 30;
	shr.b32 	%rhs, %r199, 2;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r219, %r218, %r209;
	and.b32  	%r220, %r219, %r208;
	xor.b32  	%r221, %r220, %r209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 5;
	shr.b32 	%rhs, %r217, 27;
	add.u32 	%r222, %lhs, %rhs;
	}
	add.s32 	%r223, %r33, %r200;
	add.s32 	%r224, %r223, %r222;
	add.s32 	%r225, %r224, %r221;
	add.s32 	%r226, %r225, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 30;
	shr.b32 	%rhs, %r208, 2;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r228, %r227, %r218;
	and.b32  	%r229, %r228, %r217;
	xor.b32  	%r230, %r229, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 5;
	shr.b32 	%rhs, %r226, 27;
	add.u32 	%r231, %lhs, %rhs;
	}
	add.s32 	%r232, %r29, %r209;
	add.s32 	%r233, %r232, %r231;
	add.s32 	%r234, %r233, %r230;
	add.s32 	%r235, %r234, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 30;
	shr.b32 	%rhs, %r217, 2;
	add.u32 	%r236, %lhs, %rhs;
	}
	xor.b32  	%r237, %r236, %r227;
	and.b32  	%r238, %r237, %r226;
	xor.b32  	%r239, %r238, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r235, 5;
	shr.b32 	%rhs, %r235, 27;
	add.u32 	%r240, %lhs, %rhs;
	}
	add.s32 	%r241, %r25, %r218;
	add.s32 	%r242, %r241, %r240;
	add.s32 	%r243, %r242, %r239;
	add.s32 	%r244, %r243, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 30;
	shr.b32 	%rhs, %r226, 2;
	add.u32 	%r245, %lhs, %rhs;
	}
	xor.b32  	%r246, %r245, %r236;
	and.b32  	%r247, %r246, %r235;
	xor.b32  	%r248, %r247, %r236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 5;
	shr.b32 	%rhs, %r244, 27;
	add.u32 	%r249, %lhs, %rhs;
	}
	add.s32 	%r250, %r21, %r227;
	add.s32 	%r251, %r250, %r249;
	add.s32 	%r252, %r251, %r248;
	add.s32 	%r253, %r252, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r235, 30;
	shr.b32 	%rhs, %r235, 2;
	add.u32 	%r254, %lhs, %rhs;
	}
	xor.b32  	%r255, %r254, %r245;
	and.b32  	%r256, %r255, %r244;
	xor.b32  	%r257, %r256, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 5;
	shr.b32 	%rhs, %r253, 27;
	add.u32 	%r258, %lhs, %rhs;
	}
	add.s32 	%r259, %r17, %r236;
	add.s32 	%r260, %r259, %r258;
	add.s32 	%r261, %r260, %r257;
	add.s32 	%r262, %r261, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 30;
	shr.b32 	%rhs, %r244, 2;
	add.u32 	%r263, %lhs, %rhs;
	}
	xor.b32  	%r264, %r263, %r254;
	and.b32  	%r265, %r264, %r253;
	xor.b32  	%r266, %r265, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 5;
	shr.b32 	%rhs, %r262, 27;
	add.u32 	%r267, %lhs, %rhs;
	}
	add.s32 	%r268, %r13, %r245;
	add.s32 	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r266;
	add.s32 	%r271, %r270, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 30;
	shr.b32 	%rhs, %r253, 2;
	add.u32 	%r272, %lhs, %rhs;
	}
	xor.b32  	%r273, %r272, %r263;
	and.b32  	%r274, %r273, %r262;
	xor.b32  	%r275, %r274, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 5;
	shr.b32 	%rhs, %r271, 27;
	add.u32 	%r276, %lhs, %rhs;
	}
	add.s32 	%r277, %r9, %r254;
	add.s32 	%r278, %r277, %r276;
	add.s32 	%r279, %r278, %r275;
	add.s32 	%r280, %r279, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 30;
	shr.b32 	%rhs, %r262, 2;
	add.u32 	%r281, %lhs, %rhs;
	}
	xor.b32  	%r282, %r281, %r272;
	and.b32  	%r283, %r282, %r271;
	xor.b32  	%r284, %r283, %r272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 5;
	shr.b32 	%rhs, %r280, 27;
	add.u32 	%r285, %lhs, %rhs;
	}
	add.s32 	%r286, %r5, %r263;
	add.s32 	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r284;
	add.s32 	%r289, %r288, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 30;
	shr.b32 	%rhs, %r271, 2;
	add.u32 	%r290, %lhs, %rhs;
	}
	xor.b32  	%r291, %r57, %r65;
	xor.b32  	%r292, %r291, %r33;
	xor.b32  	%r293, %r292, %r13;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 1;
	shr.b32 	%rhs, %r293, 31;
	add.u32 	%r294, %lhs, %rhs;
	}
	add.s32 	%r295, %r272, %r294;
	xor.b32  	%r296, %r290, %r281;
	and.b32  	%r297, %r296, %r280;
	xor.b32  	%r298, %r297, %r281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 5;
	shr.b32 	%rhs, %r289, 27;
	add.u32 	%r299, %lhs, %rhs;
	}
	add.s32 	%r300, %r295, %r299;
	add.s32 	%r301, %r300, %r298;
	add.s32 	%r302, %r301, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 30;
	shr.b32 	%rhs, %r280, 2;
	add.u32 	%r303, %lhs, %rhs;
	}
	xor.b32  	%r304, %r53, %r61;
	xor.b32  	%r305, %r304, %r29;
	xor.b32  	%r306, %r305, %r9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 1;
	shr.b32 	%rhs, %r306, 31;
	add.u32 	%r307, %lhs, %rhs;
	}
	add.s32 	%r308, %r281, %r307;
	xor.b32  	%r309, %r303, %r290;
	and.b32  	%r310, %r309, %r289;
	xor.b32  	%r311, %r310, %r290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 5;
	shr.b32 	%rhs, %r302, 27;
	add.u32 	%r312, %lhs, %rhs;
	}
	add.s32 	%r313, %r308, %r312;
	add.s32 	%r314, %r313, %r311;
	add.s32 	%r315, %r314, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 30;
	shr.b32 	%rhs, %r289, 2;
	add.u32 	%r316, %lhs, %rhs;
	}
	xor.b32  	%r317, %r49, %r57;
	xor.b32  	%r318, %r317, %r25;
	xor.b32  	%r319, %r318, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 1;
	shr.b32 	%rhs, %r319, 31;
	add.u32 	%r320, %lhs, %rhs;
	}
	add.s32 	%r321, %r290, %r320;
	xor.b32  	%r322, %r316, %r303;
	and.b32  	%r323, %r322, %r302;
	xor.b32  	%r324, %r323, %r303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 5;
	shr.b32 	%rhs, %r315, 27;
	add.u32 	%r325, %lhs, %rhs;
	}
	add.s32 	%r326, %r321, %r325;
	add.s32 	%r327, %r326, %r324;
	add.s32 	%r328, %r327, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 30;
	shr.b32 	%rhs, %r302, 2;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r330, %r45, %r53;
	xor.b32  	%r331, %r330, %r21;
	xor.b32  	%r332, %r331, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 1;
	shr.b32 	%rhs, %r332, 31;
	add.u32 	%r333, %lhs, %rhs;
	}
	add.s32 	%r334, %r303, %r333;
	xor.b32  	%r335, %r329, %r316;
	and.b32  	%r336, %r335, %r315;
	xor.b32  	%r337, %r336, %r316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 5;
	shr.b32 	%rhs, %r328, 27;
	add.u32 	%r338, %lhs, %rhs;
	}
	add.s32 	%r339, %r334, %r338;
	add.s32 	%r340, %r339, %r337;
	add.s32 	%r341, %r340, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 30;
	shr.b32 	%rhs, %r315, 2;
	add.u32 	%r342, %lhs, %rhs;
	}
	xor.b32  	%r343, %r41, %r49;
	xor.b32  	%r344, %r343, %r17;
	xor.b32  	%r345, %r344, %r307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r345, 1;
	shr.b32 	%rhs, %r345, 31;
	add.u32 	%r346, %lhs, %rhs;
	}
	add.s32 	%r347, %r316, %r346;
	xor.b32  	%r348, %r328, %r329;
	xor.b32  	%r349, %r348, %r342;
	add.s32 	%r350, %r347, %r349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 5;
	shr.b32 	%rhs, %r341, 27;
	add.u32 	%r351, %lhs, %rhs;
	}
	add.s32 	%r352, %r350, %r351;
	add.s32 	%r353, %r352, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 30;
	shr.b32 	%rhs, %r328, 2;
	add.u32 	%r354, %lhs, %rhs;
	}
	xor.b32  	%r355, %r37, %r45;
	xor.b32  	%r356, %r355, %r13;
	xor.b32  	%r357, %r356, %r320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r357, 1;
	shr.b32 	%rhs, %r357, 31;
	add.u32 	%r358, %lhs, %rhs;
	}
	add.s32 	%r359, %r329, %r358;
	xor.b32  	%r360, %r341, %r342;
	xor.b32  	%r361, %r360, %r354;
	add.s32 	%r362, %r359, %r361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 5;
	shr.b32 	%rhs, %r353, 27;
	add.u32 	%r363, %lhs, %rhs;
	}
	add.s32 	%r364, %r362, %r363;
	add.s32 	%r365, %r364, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 30;
	shr.b32 	%rhs, %r341, 2;
	add.u32 	%r366, %lhs, %rhs;
	}
	xor.b32  	%r367, %r33, %r41;
	xor.b32  	%r368, %r367, %r9;
	xor.b32  	%r369, %r368, %r333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 1;
	shr.b32 	%rhs, %r369, 31;
	add.u32 	%r370, %lhs, %rhs;
	}
	add.s32 	%r371, %r342, %r370;
	xor.b32  	%r372, %r353, %r354;
	xor.b32  	%r373, %r372, %r366;
	add.s32 	%r374, %r371, %r373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 5;
	shr.b32 	%rhs, %r365, 27;
	add.u32 	%r375, %lhs, %rhs;
	}
	add.s32 	%r376, %r374, %r375;
	add.s32 	%r377, %r376, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 30;
	shr.b32 	%rhs, %r353, 2;
	add.u32 	%r378, %lhs, %rhs;
	}
	xor.b32  	%r379, %r29, %r37;
	xor.b32  	%r380, %r379, %r5;
	xor.b32  	%r381, %r380, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 1;
	shr.b32 	%rhs, %r381, 31;
	add.u32 	%r382, %lhs, %rhs;
	}
	add.s32 	%r383, %r354, %r382;
	xor.b32  	%r384, %r365, %r366;
	xor.b32  	%r385, %r384, %r378;
	add.s32 	%r386, %r383, %r385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 5;
	shr.b32 	%rhs, %r377, 27;
	add.u32 	%r387, %lhs, %rhs;
	}
	add.s32 	%r388, %r386, %r387;
	add.s32 	%r389, %r388, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 30;
	shr.b32 	%rhs, %r365, 2;
	add.u32 	%r390, %lhs, %rhs;
	}
	xor.b32  	%r391, %r25, %r33;
	xor.b32  	%r392, %r391, %r294;
	xor.b32  	%r393, %r392, %r358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 1;
	shr.b32 	%rhs, %r393, 31;
	add.u32 	%r394, %lhs, %rhs;
	}
	add.s32 	%r395, %r366, %r394;
	xor.b32  	%r396, %r377, %r378;
	xor.b32  	%r397, %r396, %r390;
	add.s32 	%r398, %r395, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 5;
	shr.b32 	%rhs, %r389, 27;
	add.u32 	%r399, %lhs, %rhs;
	}
	add.s32 	%r400, %r398, %r399;
	add.s32 	%r401, %r400, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 30;
	shr.b32 	%rhs, %r377, 2;
	add.u32 	%r402, %lhs, %rhs;
	}
	xor.b32  	%r403, %r21, %r29;
	xor.b32  	%r404, %r403, %r307;
	xor.b32  	%r405, %r404, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r405, 1;
	shr.b32 	%rhs, %r405, 31;
	add.u32 	%r406, %lhs, %rhs;
	}
	add.s32 	%r407, %r378, %r406;
	xor.b32  	%r408, %r389, %r390;
	xor.b32  	%r409, %r408, %r402;
	add.s32 	%r410, %r407, %r409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 5;
	shr.b32 	%rhs, %r401, 27;
	add.u32 	%r411, %lhs, %rhs;
	}
	add.s32 	%r412, %r410, %r411;
	add.s32 	%r413, %r412, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 30;
	shr.b32 	%rhs, %r389, 2;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r17, %r25;
	xor.b32  	%r416, %r415, %r320;
	xor.b32  	%r417, %r416, %r382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 1;
	shr.b32 	%rhs, %r417, 31;
	add.u32 	%r418, %lhs, %rhs;
	}
	add.s32 	%r419, %r390, %r418;
	xor.b32  	%r420, %r401, %r402;
	xor.b32  	%r421, %r420, %r414;
	add.s32 	%r422, %r419, %r421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 5;
	shr.b32 	%rhs, %r413, 27;
	add.u32 	%r423, %lhs, %rhs;
	}
	add.s32 	%r424, %r422, %r423;
	add.s32 	%r425, %r424, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 30;
	shr.b32 	%rhs, %r401, 2;
	add.u32 	%r426, %lhs, %rhs;
	}
	xor.b32  	%r427, %r13, %r21;
	xor.b32  	%r428, %r427, %r333;
	xor.b32  	%r429, %r428, %r394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r429, 1;
	shr.b32 	%rhs, %r429, 31;
	add.u32 	%r430, %lhs, %rhs;
	}
	add.s32 	%r431, %r402, %r430;
	xor.b32  	%r432, %r413, %r414;
	xor.b32  	%r433, %r432, %r426;
	add.s32 	%r434, %r431, %r433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 5;
	shr.b32 	%rhs, %r425, 27;
	add.u32 	%r435, %lhs, %rhs;
	}
	add.s32 	%r436, %r434, %r435;
	add.s32 	%r437, %r436, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 30;
	shr.b32 	%rhs, %r413, 2;
	add.u32 	%r438, %lhs, %rhs;
	}
	xor.b32  	%r439, %r9, %r17;
	xor.b32  	%r440, %r439, %r346;
	xor.b32  	%r441, %r440, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 1;
	shr.b32 	%rhs, %r441, 31;
	add.u32 	%r442, %lhs, %rhs;
	}
	add.s32 	%r443, %r414, %r442;
	xor.b32  	%r444, %r425, %r426;
	xor.b32  	%r445, %r444, %r438;
	add.s32 	%r446, %r443, %r445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 5;
	shr.b32 	%rhs, %r437, 27;
	add.u32 	%r447, %lhs, %rhs;
	}
	add.s32 	%r448, %r446, %r447;
	add.s32 	%r449, %r448, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 30;
	shr.b32 	%rhs, %r425, 2;
	add.u32 	%r450, %lhs, %rhs;
	}
	xor.b32  	%r451, %r5, %r13;
	xor.b32  	%r452, %r451, %r358;
	xor.b32  	%r453, %r452, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 1;
	shr.b32 	%rhs, %r453, 31;
	add.u32 	%r454, %lhs, %rhs;
	}
	add.s32 	%r455, %r426, %r454;
	xor.b32  	%r456, %r437, %r438;
	xor.b32  	%r457, %r456, %r450;
	add.s32 	%r458, %r455, %r457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 5;
	shr.b32 	%rhs, %r449, 27;
	add.u32 	%r459, %lhs, %rhs;
	}
	add.s32 	%r460, %r458, %r459;
	add.s32 	%r461, %r460, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 30;
	shr.b32 	%rhs, %r437, 2;
	add.u32 	%r462, %lhs, %rhs;
	}
	xor.b32  	%r463, %r294, %r9;
	xor.b32  	%r464, %r463, %r370;
	xor.b32  	%r465, %r464, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 1;
	shr.b32 	%rhs, %r465, 31;
	add.u32 	%r466, %lhs, %rhs;
	}
	add.s32 	%r467, %r438, %r466;
	xor.b32  	%r468, %r449, %r450;
	xor.b32  	%r469, %r468, %r462;
	add.s32 	%r470, %r467, %r469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 5;
	shr.b32 	%rhs, %r461, 27;
	add.u32 	%r471, %lhs, %rhs;
	}
	add.s32 	%r472, %r470, %r471;
	add.s32 	%r473, %r472, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 30;
	shr.b32 	%rhs, %r449, 2;
	add.u32 	%r474, %lhs, %rhs;
	}
	xor.b32  	%r475, %r307, %r5;
	xor.b32  	%r476, %r475, %r382;
	xor.b32  	%r477, %r476, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 1;
	shr.b32 	%rhs, %r477, 31;
	add.u32 	%r478, %lhs, %rhs;
	}
	add.s32 	%r479, %r450, %r478;
	xor.b32  	%r480, %r461, %r462;
	xor.b32  	%r481, %r480, %r474;
	add.s32 	%r482, %r479, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r473, 5;
	shr.b32 	%rhs, %r473, 27;
	add.u32 	%r483, %lhs, %rhs;
	}
	add.s32 	%r484, %r482, %r483;
	add.s32 	%r485, %r484, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 30;
	shr.b32 	%rhs, %r461, 2;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r320, %r294;
	xor.b32  	%r488, %r487, %r394;
	xor.b32  	%r489, %r488, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r489, 1;
	shr.b32 	%rhs, %r489, 31;
	add.u32 	%r490, %lhs, %rhs;
	}
	add.s32 	%r491, %r462, %r490;
	xor.b32  	%r492, %r473, %r474;
	xor.b32  	%r493, %r492, %r486;
	add.s32 	%r494, %r491, %r493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 5;
	shr.b32 	%rhs, %r485, 27;
	add.u32 	%r495, %lhs, %rhs;
	}
	add.s32 	%r496, %r494, %r495;
	add.s32 	%r497, %r496, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r473, 30;
	shr.b32 	%rhs, %r473, 2;
	add.u32 	%r498, %lhs, %rhs;
	}
	xor.b32  	%r499, %r333, %r307;
	xor.b32  	%r500, %r499, %r406;
	xor.b32  	%r501, %r500, %r466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 1;
	shr.b32 	%rhs, %r501, 31;
	add.u32 	%r502, %lhs, %rhs;
	}
	add.s32 	%r503, %r474, %r502;
	xor.b32  	%r504, %r485, %r486;
	xor.b32  	%r505, %r504, %r498;
	add.s32 	%r506, %r503, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 5;
	shr.b32 	%rhs, %r497, 27;
	add.u32 	%r507, %lhs, %rhs;
	}
	add.s32 	%r508, %r506, %r507;
	add.s32 	%r509, %r508, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 30;
	shr.b32 	%rhs, %r485, 2;
	add.u32 	%r510, %lhs, %rhs;
	}
	xor.b32  	%r511, %r346, %r320;
	xor.b32  	%r512, %r511, %r418;
	xor.b32  	%r513, %r512, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r513, 1;
	shr.b32 	%rhs, %r513, 31;
	add.u32 	%r514, %lhs, %rhs;
	}
	add.s32 	%r515, %r486, %r514;
	xor.b32  	%r516, %r497, %r498;
	xor.b32  	%r517, %r516, %r510;
	add.s32 	%r518, %r515, %r517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 5;
	shr.b32 	%rhs, %r509, 27;
	add.u32 	%r519, %lhs, %rhs;
	}
	add.s32 	%r520, %r518, %r519;
	add.s32 	%r521, %r520, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 30;
	shr.b32 	%rhs, %r497, 2;
	add.u32 	%r522, %lhs, %rhs;
	}
	xor.b32  	%r523, %r358, %r333;
	xor.b32  	%r524, %r523, %r430;
	xor.b32  	%r525, %r524, %r490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 1;
	shr.b32 	%rhs, %r525, 31;
	add.u32 	%r526, %lhs, %rhs;
	}
	add.s32 	%r527, %r498, %r526;
	xor.b32  	%r528, %r509, %r510;
	xor.b32  	%r529, %r528, %r522;
	add.s32 	%r530, %r527, %r529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 5;
	shr.b32 	%rhs, %r521, 27;
	add.u32 	%r531, %lhs, %rhs;
	}
	add.s32 	%r532, %r530, %r531;
	add.s32 	%r533, %r532, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 30;
	shr.b32 	%rhs, %r509, 2;
	add.u32 	%r534, %lhs, %rhs;
	}
	xor.b32  	%r535, %r370, %r346;
	xor.b32  	%r536, %r535, %r442;
	xor.b32  	%r537, %r536, %r502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 1;
	shr.b32 	%rhs, %r537, 31;
	add.u32 	%r538, %lhs, %rhs;
	}
	add.s32 	%r539, %r510, %r538;
	xor.b32  	%r540, %r521, %r522;
	xor.b32  	%r541, %r540, %r534;
	add.s32 	%r542, %r539, %r541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 5;
	shr.b32 	%rhs, %r533, 27;
	add.u32 	%r543, %lhs, %rhs;
	}
	add.s32 	%r544, %r542, %r543;
	add.s32 	%r545, %r544, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 30;
	shr.b32 	%rhs, %r521, 2;
	add.u32 	%r546, %lhs, %rhs;
	}
	xor.b32  	%r547, %r382, %r358;
	xor.b32  	%r548, %r547, %r454;
	xor.b32  	%r549, %r548, %r514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 1;
	shr.b32 	%rhs, %r549, 31;
	add.u32 	%r550, %lhs, %rhs;
	}
	add.s32 	%r551, %r522, %r550;
	xor.b32  	%r552, %r533, %r534;
	xor.b32  	%r553, %r552, %r546;
	add.s32 	%r554, %r551, %r553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 5;
	shr.b32 	%rhs, %r545, 27;
	add.u32 	%r555, %lhs, %rhs;
	}
	add.s32 	%r556, %r554, %r555;
	add.s32 	%r557, %r556, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 30;
	shr.b32 	%rhs, %r533, 2;
	add.u32 	%r558, %lhs, %rhs;
	}
	xor.b32  	%r559, %r394, %r370;
	xor.b32  	%r560, %r559, %r466;
	xor.b32  	%r561, %r560, %r526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r561, 1;
	shr.b32 	%rhs, %r561, 31;
	add.u32 	%r562, %lhs, %rhs;
	}
	add.s32 	%r563, %r534, %r562;
	xor.b32  	%r564, %r545, %r546;
	xor.b32  	%r565, %r564, %r558;
	add.s32 	%r566, %r563, %r565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 5;
	shr.b32 	%rhs, %r557, 27;
	add.u32 	%r567, %lhs, %rhs;
	}
	add.s32 	%r568, %r566, %r567;
	add.s32 	%r569, %r568, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 30;
	shr.b32 	%rhs, %r545, 2;
	add.u32 	%r570, %lhs, %rhs;
	}
	xor.b32  	%r571, %r406, %r382;
	xor.b32  	%r572, %r571, %r478;
	xor.b32  	%r573, %r572, %r538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 1;
	shr.b32 	%rhs, %r573, 31;
	add.u32 	%r574, %lhs, %rhs;
	}
	add.s32 	%r575, %r546, %r574;
	xor.b32  	%r576, %r557, %r558;
	xor.b32  	%r577, %r576, %r570;
	add.s32 	%r578, %r575, %r577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 5;
	shr.b32 	%rhs, %r569, 27;
	add.u32 	%r579, %lhs, %rhs;
	}
	add.s32 	%r580, %r578, %r579;
	add.s32 	%r581, %r580, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 30;
	shr.b32 	%rhs, %r557, 2;
	add.u32 	%r582, %lhs, %rhs;
	}
	xor.b32  	%r583, %r418, %r394;
	xor.b32  	%r584, %r583, %r490;
	xor.b32  	%r585, %r584, %r550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 1;
	shr.b32 	%rhs, %r585, 31;
	add.u32 	%r586, %lhs, %rhs;
	}
	add.s32 	%r587, %r558, %r586;
	xor.b32  	%r588, %r569, %r570;
	xor.b32  	%r589, %r582, %r569;
	and.b32  	%r590, %r589, %r588;
	xor.b32  	%r591, %r590, %r569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 5;
	shr.b32 	%rhs, %r581, 27;
	add.u32 	%r592, %lhs, %rhs;
	}
	add.s32 	%r593, %r587, %r592;
	add.s32 	%r594, %r593, %r591;
	add.s32 	%r595, %r594, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 30;
	shr.b32 	%rhs, %r569, 2;
	add.u32 	%r596, %lhs, %rhs;
	}
	xor.b32  	%r597, %r430, %r406;
	xor.b32  	%r598, %r597, %r502;
	xor.b32  	%r599, %r598, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 1;
	shr.b32 	%rhs, %r599, 31;
	add.u32 	%r600, %lhs, %rhs;
	}
	add.s32 	%r601, %r570, %r600;
	xor.b32  	%r602, %r581, %r582;
	xor.b32  	%r603, %r596, %r581;
	and.b32  	%r604, %r603, %r602;
	xor.b32  	%r605, %r604, %r581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 5;
	shr.b32 	%rhs, %r595, 27;
	add.u32 	%r606, %lhs, %rhs;
	}
	add.s32 	%r607, %r601, %r606;
	add.s32 	%r608, %r607, %r605;
	add.s32 	%r609, %r608, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 30;
	shr.b32 	%rhs, %r581, 2;
	add.u32 	%r610, %lhs, %rhs;
	}
	xor.b32  	%r611, %r442, %r418;
	xor.b32  	%r612, %r611, %r514;
	xor.b32  	%r613, %r612, %r574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 1;
	shr.b32 	%rhs, %r613, 31;
	add.u32 	%r614, %lhs, %rhs;
	}
	add.s32 	%r615, %r582, %r614;
	xor.b32  	%r616, %r595, %r596;
	xor.b32  	%r617, %r610, %r595;
	and.b32  	%r618, %r617, %r616;
	xor.b32  	%r619, %r618, %r595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 5;
	shr.b32 	%rhs, %r609, 27;
	add.u32 	%r620, %lhs, %rhs;
	}
	add.s32 	%r621, %r615, %r620;
	add.s32 	%r622, %r621, %r619;
	add.s32 	%r623, %r622, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 30;
	shr.b32 	%rhs, %r595, 2;
	add.u32 	%r624, %lhs, %rhs;
	}
	xor.b32  	%r625, %r454, %r430;
	xor.b32  	%r626, %r625, %r526;
	xor.b32  	%r627, %r626, %r586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 1;
	shr.b32 	%rhs, %r627, 31;
	add.u32 	%r628, %lhs, %rhs;
	}
	add.s32 	%r629, %r596, %r628;
	xor.b32  	%r630, %r609, %r610;
	xor.b32  	%r631, %r624, %r609;
	and.b32  	%r632, %r631, %r630;
	xor.b32  	%r633, %r632, %r609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 5;
	shr.b32 	%rhs, %r623, 27;
	add.u32 	%r634, %lhs, %rhs;
	}
	add.s32 	%r635, %r629, %r634;
	add.s32 	%r636, %r635, %r633;
	add.s32 	%r637, %r636, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 30;
	shr.b32 	%rhs, %r609, 2;
	add.u32 	%r638, %lhs, %rhs;
	}
	xor.b32  	%r639, %r466, %r442;
	xor.b32  	%r640, %r639, %r538;
	xor.b32  	%r641, %r640, %r600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 1;
	shr.b32 	%rhs, %r641, 31;
	add.u32 	%r642, %lhs, %rhs;
	}
	add.s32 	%r643, %r610, %r642;
	xor.b32  	%r644, %r623, %r624;
	xor.b32  	%r645, %r638, %r623;
	and.b32  	%r646, %r645, %r644;
	xor.b32  	%r647, %r646, %r623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 5;
	shr.b32 	%rhs, %r637, 27;
	add.u32 	%r648, %lhs, %rhs;
	}
	add.s32 	%r649, %r643, %r648;
	add.s32 	%r650, %r649, %r647;
	add.s32 	%r651, %r650, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 30;
	shr.b32 	%rhs, %r623, 2;
	add.u32 	%r652, %lhs, %rhs;
	}
	xor.b32  	%r653, %r478, %r454;
	xor.b32  	%r654, %r653, %r550;
	xor.b32  	%r655, %r654, %r614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 1;
	shr.b32 	%rhs, %r655, 31;
	add.u32 	%r656, %lhs, %rhs;
	}
	add.s32 	%r657, %r624, %r656;
	xor.b32  	%r658, %r637, %r638;
	xor.b32  	%r659, %r652, %r637;
	and.b32  	%r660, %r659, %r658;
	xor.b32  	%r661, %r660, %r637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 5;
	shr.b32 	%rhs, %r651, 27;
	add.u32 	%r662, %lhs, %rhs;
	}
	add.s32 	%r663, %r657, %r662;
	add.s32 	%r664, %r663, %r661;
	add.s32 	%r665, %r664, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 30;
	shr.b32 	%rhs, %r637, 2;
	add.u32 	%r666, %lhs, %rhs;
	}
	xor.b32  	%r667, %r490, %r466;
	xor.b32  	%r668, %r667, %r562;
	xor.b32  	%r669, %r668, %r628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 1;
	shr.b32 	%rhs, %r669, 31;
	add.u32 	%r670, %lhs, %rhs;
	}
	add.s32 	%r671, %r638, %r670;
	xor.b32  	%r672, %r651, %r652;
	xor.b32  	%r673, %r666, %r651;
	and.b32  	%r674, %r673, %r672;
	xor.b32  	%r675, %r674, %r651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 5;
	shr.b32 	%rhs, %r665, 27;
	add.u32 	%r676, %lhs, %rhs;
	}
	add.s32 	%r677, %r671, %r676;
	add.s32 	%r678, %r677, %r675;
	add.s32 	%r679, %r678, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 30;
	shr.b32 	%rhs, %r651, 2;
	add.u32 	%r680, %lhs, %rhs;
	}
	xor.b32  	%r681, %r502, %r478;
	xor.b32  	%r682, %r681, %r574;
	xor.b32  	%r683, %r682, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 1;
	shr.b32 	%rhs, %r683, 31;
	add.u32 	%r684, %lhs, %rhs;
	}
	add.s32 	%r685, %r652, %r684;
	xor.b32  	%r686, %r665, %r666;
	xor.b32  	%r687, %r680, %r665;
	and.b32  	%r688, %r687, %r686;
	xor.b32  	%r689, %r688, %r665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 5;
	shr.b32 	%rhs, %r679, 27;
	add.u32 	%r690, %lhs, %rhs;
	}
	add.s32 	%r691, %r685, %r690;
	add.s32 	%r692, %r691, %r689;
	add.s32 	%r693, %r692, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 30;
	shr.b32 	%rhs, %r665, 2;
	add.u32 	%r694, %lhs, %rhs;
	}
	xor.b32  	%r695, %r514, %r490;
	xor.b32  	%r696, %r695, %r586;
	xor.b32  	%r697, %r696, %r656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 1;
	shr.b32 	%rhs, %r697, 31;
	add.u32 	%r698, %lhs, %rhs;
	}
	add.s32 	%r699, %r666, %r698;
	xor.b32  	%r700, %r679, %r680;
	xor.b32  	%r701, %r694, %r679;
	and.b32  	%r702, %r701, %r700;
	xor.b32  	%r703, %r702, %r679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 5;
	shr.b32 	%rhs, %r693, 27;
	add.u32 	%r704, %lhs, %rhs;
	}
	add.s32 	%r705, %r699, %r704;
	add.s32 	%r706, %r705, %r703;
	add.s32 	%r707, %r706, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 30;
	shr.b32 	%rhs, %r679, 2;
	add.u32 	%r708, %lhs, %rhs;
	}
	xor.b32  	%r709, %r526, %r502;
	xor.b32  	%r710, %r709, %r600;
	xor.b32  	%r711, %r710, %r670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 1;
	shr.b32 	%rhs, %r711, 31;
	add.u32 	%r712, %lhs, %rhs;
	}
	add.s32 	%r713, %r680, %r712;
	xor.b32  	%r714, %r693, %r694;
	xor.b32  	%r715, %r708, %r693;
	and.b32  	%r716, %r715, %r714;
	xor.b32  	%r717, %r716, %r693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 5;
	shr.b32 	%rhs, %r707, 27;
	add.u32 	%r718, %lhs, %rhs;
	}
	add.s32 	%r719, %r713, %r718;
	add.s32 	%r720, %r719, %r717;
	add.s32 	%r721, %r720, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 30;
	shr.b32 	%rhs, %r693, 2;
	add.u32 	%r722, %lhs, %rhs;
	}
	xor.b32  	%r723, %r538, %r514;
	xor.b32  	%r724, %r723, %r614;
	xor.b32  	%r725, %r724, %r684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 1;
	shr.b32 	%rhs, %r725, 31;
	add.u32 	%r726, %lhs, %rhs;
	}
	add.s32 	%r727, %r694, %r726;
	xor.b32  	%r728, %r707, %r708;
	xor.b32  	%r729, %r722, %r707;
	and.b32  	%r730, %r729, %r728;
	xor.b32  	%r731, %r730, %r707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r732, %lhs, %rhs;
	}
	add.s32 	%r733, %r727, %r732;
	add.s32 	%r734, %r733, %r731;
	add.s32 	%r735, %r734, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 30;
	shr.b32 	%rhs, %r707, 2;
	add.u32 	%r736, %lhs, %rhs;
	}
	xor.b32  	%r737, %r550, %r526;
	xor.b32  	%r738, %r737, %r628;
	xor.b32  	%r739, %r738, %r698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 1;
	shr.b32 	%rhs, %r739, 31;
	add.u32 	%r740, %lhs, %rhs;
	}
	add.s32 	%r741, %r708, %r740;
	xor.b32  	%r742, %r721, %r722;
	xor.b32  	%r743, %r736, %r721;
	and.b32  	%r744, %r743, %r742;
	xor.b32  	%r745, %r744, %r721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 5;
	shr.b32 	%rhs, %r735, 27;
	add.u32 	%r746, %lhs, %rhs;
	}
	add.s32 	%r747, %r741, %r746;
	add.s32 	%r748, %r747, %r745;
	add.s32 	%r749, %r748, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 30;
	shr.b32 	%rhs, %r721, 2;
	add.u32 	%r750, %lhs, %rhs;
	}
	xor.b32  	%r751, %r562, %r538;
	xor.b32  	%r752, %r751, %r642;
	xor.b32  	%r753, %r752, %r712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r753, 1;
	shr.b32 	%rhs, %r753, 31;
	add.u32 	%r754, %lhs, %rhs;
	}
	add.s32 	%r755, %r722, %r754;
	xor.b32  	%r756, %r735, %r736;
	xor.b32  	%r757, %r750, %r735;
	and.b32  	%r758, %r757, %r756;
	xor.b32  	%r759, %r758, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 5;
	shr.b32 	%rhs, %r749, 27;
	add.u32 	%r760, %lhs, %rhs;
	}
	add.s32 	%r761, %r755, %r760;
	add.s32 	%r762, %r761, %r759;
	add.s32 	%r763, %r762, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 30;
	shr.b32 	%rhs, %r735, 2;
	add.u32 	%r764, %lhs, %rhs;
	}
	xor.b32  	%r765, %r574, %r550;
	xor.b32  	%r766, %r765, %r656;
	xor.b32  	%r767, %r766, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 1;
	shr.b32 	%rhs, %r767, 31;
	add.u32 	%r768, %lhs, %rhs;
	}
	add.s32 	%r769, %r736, %r768;
	xor.b32  	%r770, %r749, %r750;
	xor.b32  	%r771, %r764, %r749;
	and.b32  	%r772, %r771, %r770;
	xor.b32  	%r773, %r772, %r749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 5;
	shr.b32 	%rhs, %r763, 27;
	add.u32 	%r774, %lhs, %rhs;
	}
	add.s32 	%r775, %r769, %r774;
	add.s32 	%r776, %r775, %r773;
	add.s32 	%r777, %r776, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 30;
	shr.b32 	%rhs, %r749, 2;
	add.u32 	%r778, %lhs, %rhs;
	}
	xor.b32  	%r779, %r586, %r562;
	xor.b32  	%r780, %r779, %r670;
	xor.b32  	%r781, %r780, %r740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 1;
	shr.b32 	%rhs, %r781, 31;
	add.u32 	%r782, %lhs, %rhs;
	}
	add.s32 	%r783, %r750, %r782;
	xor.b32  	%r784, %r763, %r764;
	xor.b32  	%r785, %r778, %r763;
	and.b32  	%r786, %r785, %r784;
	xor.b32  	%r787, %r786, %r763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 5;
	shr.b32 	%rhs, %r777, 27;
	add.u32 	%r788, %lhs, %rhs;
	}
	add.s32 	%r789, %r783, %r788;
	add.s32 	%r790, %r789, %r787;
	add.s32 	%r791, %r790, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 30;
	shr.b32 	%rhs, %r763, 2;
	add.u32 	%r792, %lhs, %rhs;
	}
	xor.b32  	%r793, %r600, %r574;
	xor.b32  	%r794, %r793, %r684;
	xor.b32  	%r795, %r794, %r754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 1;
	shr.b32 	%rhs, %r795, 31;
	add.u32 	%r796, %lhs, %rhs;
	}
	add.s32 	%r797, %r764, %r796;
	xor.b32  	%r798, %r777, %r778;
	xor.b32  	%r799, %r792, %r777;
	and.b32  	%r800, %r799, %r798;
	xor.b32  	%r801, %r800, %r777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 5;
	shr.b32 	%rhs, %r791, 27;
	add.u32 	%r802, %lhs, %rhs;
	}
	add.s32 	%r803, %r797, %r802;
	add.s32 	%r804, %r803, %r801;
	add.s32 	%r805, %r804, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 30;
	shr.b32 	%rhs, %r777, 2;
	add.u32 	%r806, %lhs, %rhs;
	}
	xor.b32  	%r807, %r614, %r586;
	xor.b32  	%r808, %r807, %r698;
	xor.b32  	%r809, %r808, %r768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 1;
	shr.b32 	%rhs, %r809, 31;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r778, %r810;
	xor.b32  	%r812, %r791, %r792;
	xor.b32  	%r813, %r806, %r791;
	and.b32  	%r814, %r813, %r812;
	xor.b32  	%r815, %r814, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 5;
	shr.b32 	%rhs, %r805, 27;
	add.u32 	%r816, %lhs, %rhs;
	}
	add.s32 	%r817, %r811, %r816;
	add.s32 	%r818, %r817, %r815;
	add.s32 	%r819, %r818, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 30;
	shr.b32 	%rhs, %r791, 2;
	add.u32 	%r820, %lhs, %rhs;
	}
	xor.b32  	%r821, %r628, %r600;
	xor.b32  	%r822, %r821, %r712;
	xor.b32  	%r823, %r822, %r782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 1;
	shr.b32 	%rhs, %r823, 31;
	add.u32 	%r824, %lhs, %rhs;
	}
	add.s32 	%r825, %r792, %r824;
	xor.b32  	%r826, %r805, %r806;
	xor.b32  	%r827, %r820, %r805;
	and.b32  	%r828, %r827, %r826;
	xor.b32  	%r829, %r828, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 5;
	shr.b32 	%rhs, %r819, 27;
	add.u32 	%r830, %lhs, %rhs;
	}
	add.s32 	%r831, %r825, %r830;
	add.s32 	%r832, %r831, %r829;
	add.s32 	%r833, %r832, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 30;
	shr.b32 	%rhs, %r805, 2;
	add.u32 	%r834, %lhs, %rhs;
	}
	xor.b32  	%r835, %r642, %r614;
	xor.b32  	%r836, %r835, %r726;
	xor.b32  	%r837, %r836, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r837, 1;
	shr.b32 	%rhs, %r837, 31;
	add.u32 	%r838, %lhs, %rhs;
	}
	add.s32 	%r839, %r806, %r838;
	xor.b32  	%r840, %r819, %r820;
	xor.b32  	%r841, %r834, %r819;
	and.b32  	%r842, %r841, %r840;
	xor.b32  	%r843, %r842, %r819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 5;
	shr.b32 	%rhs, %r833, 27;
	add.u32 	%r844, %lhs, %rhs;
	}
	add.s32 	%r845, %r839, %r844;
	add.s32 	%r846, %r845, %r843;
	add.s32 	%r847, %r846, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 30;
	shr.b32 	%rhs, %r819, 2;
	add.u32 	%r848, %lhs, %rhs;
	}
	xor.b32  	%r849, %r656, %r628;
	xor.b32  	%r850, %r849, %r740;
	xor.b32  	%r851, %r850, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 1;
	shr.b32 	%rhs, %r851, 31;
	add.u32 	%r852, %lhs, %rhs;
	}
	add.s32 	%r853, %r820, %r852;
	xor.b32  	%r854, %r833, %r834;
	xor.b32  	%r855, %r848, %r833;
	and.b32  	%r856, %r855, %r854;
	xor.b32  	%r857, %r856, %r833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 5;
	shr.b32 	%rhs, %r847, 27;
	add.u32 	%r858, %lhs, %rhs;
	}
	add.s32 	%r859, %r853, %r858;
	add.s32 	%r860, %r859, %r857;
	add.s32 	%r861, %r860, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 30;
	shr.b32 	%rhs, %r833, 2;
	add.u32 	%r862, %lhs, %rhs;
	}
	xor.b32  	%r863, %r670, %r642;
	xor.b32  	%r864, %r863, %r754;
	xor.b32  	%r865, %r864, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 1;
	shr.b32 	%rhs, %r865, 31;
	add.u32 	%r866, %lhs, %rhs;
	}
	add.s32 	%r867, %r834, %r866;
	xor.b32  	%r868, %r847, %r848;
	xor.b32  	%r869, %r868, %r862;
	add.s32 	%r870, %r867, %r869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 5;
	shr.b32 	%rhs, %r861, 27;
	add.u32 	%r871, %lhs, %rhs;
	}
	add.s32 	%r872, %r870, %r871;
	add.s32 	%r873, %r872, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 30;
	shr.b32 	%rhs, %r847, 2;
	add.u32 	%r874, %lhs, %rhs;
	}
	xor.b32  	%r875, %r684, %r656;
	xor.b32  	%r876, %r875, %r768;
	xor.b32  	%r877, %r876, %r838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 1;
	shr.b32 	%rhs, %r877, 31;
	add.u32 	%r878, %lhs, %rhs;
	}
	add.s32 	%r879, %r848, %r878;
	xor.b32  	%r880, %r861, %r862;
	xor.b32  	%r881, %r880, %r874;
	add.s32 	%r882, %r879, %r881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 5;
	shr.b32 	%rhs, %r873, 27;
	add.u32 	%r883, %lhs, %rhs;
	}
	add.s32 	%r884, %r882, %r883;
	add.s32 	%r885, %r884, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 30;
	shr.b32 	%rhs, %r861, 2;
	add.u32 	%r886, %lhs, %rhs;
	}
	xor.b32  	%r887, %r698, %r670;
	xor.b32  	%r888, %r887, %r782;
	xor.b32  	%r889, %r888, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 1;
	shr.b32 	%rhs, %r889, 31;
	add.u32 	%r890, %lhs, %rhs;
	}
	add.s32 	%r891, %r862, %r890;
	xor.b32  	%r892, %r873, %r874;
	xor.b32  	%r893, %r892, %r886;
	add.s32 	%r894, %r891, %r893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 5;
	shr.b32 	%rhs, %r885, 27;
	add.u32 	%r895, %lhs, %rhs;
	}
	add.s32 	%r896, %r894, %r895;
	add.s32 	%r897, %r896, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 30;
	shr.b32 	%rhs, %r873, 2;
	add.u32 	%r898, %lhs, %rhs;
	}
	xor.b32  	%r899, %r712, %r684;
	xor.b32  	%r900, %r899, %r796;
	xor.b32  	%r901, %r900, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 1;
	shr.b32 	%rhs, %r901, 31;
	add.u32 	%r902, %lhs, %rhs;
	}
	add.s32 	%r903, %r874, %r902;
	xor.b32  	%r904, %r885, %r886;
	xor.b32  	%r905, %r904, %r898;
	add.s32 	%r906, %r903, %r905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 5;
	shr.b32 	%rhs, %r897, 27;
	add.u32 	%r907, %lhs, %rhs;
	}
	add.s32 	%r908, %r906, %r907;
	add.s32 	%r909, %r908, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 30;
	shr.b32 	%rhs, %r885, 2;
	add.u32 	%r910, %lhs, %rhs;
	}
	xor.b32  	%r911, %r726, %r698;
	xor.b32  	%r912, %r911, %r810;
	xor.b32  	%r913, %r912, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 1;
	shr.b32 	%rhs, %r913, 31;
	add.u32 	%r914, %lhs, %rhs;
	}
	add.s32 	%r915, %r886, %r914;
	xor.b32  	%r916, %r897, %r898;
	xor.b32  	%r917, %r916, %r910;
	add.s32 	%r918, %r915, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 5;
	shr.b32 	%rhs, %r909, 27;
	add.u32 	%r919, %lhs, %rhs;
	}
	add.s32 	%r920, %r918, %r919;
	add.s32 	%r921, %r920, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 30;
	shr.b32 	%rhs, %r897, 2;
	add.u32 	%r922, %lhs, %rhs;
	}
	xor.b32  	%r923, %r740, %r712;
	xor.b32  	%r924, %r923, %r824;
	xor.b32  	%r925, %r924, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 1;
	shr.b32 	%rhs, %r925, 31;
	add.u32 	%r926, %lhs, %rhs;
	}
	add.s32 	%r927, %r898, %r926;
	xor.b32  	%r928, %r909, %r910;
	xor.b32  	%r929, %r928, %r922;
	add.s32 	%r930, %r927, %r929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 5;
	shr.b32 	%rhs, %r921, 27;
	add.u32 	%r931, %lhs, %rhs;
	}
	add.s32 	%r932, %r930, %r931;
	add.s32 	%r933, %r932, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 30;
	shr.b32 	%rhs, %r909, 2;
	add.u32 	%r934, %lhs, %rhs;
	}
	xor.b32  	%r935, %r754, %r726;
	xor.b32  	%r936, %r935, %r838;
	xor.b32  	%r937, %r936, %r902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 1;
	shr.b32 	%rhs, %r937, 31;
	add.u32 	%r938, %lhs, %rhs;
	}
	add.s32 	%r939, %r910, %r938;
	xor.b32  	%r940, %r921, %r922;
	xor.b32  	%r941, %r940, %r934;
	add.s32 	%r942, %r939, %r941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 5;
	shr.b32 	%rhs, %r933, 27;
	add.u32 	%r943, %lhs, %rhs;
	}
	add.s32 	%r944, %r942, %r943;
	add.s32 	%r945, %r944, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 30;
	shr.b32 	%rhs, %r921, 2;
	add.u32 	%r946, %lhs, %rhs;
	}
	xor.b32  	%r947, %r768, %r740;
	xor.b32  	%r948, %r947, %r852;
	xor.b32  	%r949, %r948, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 1;
	shr.b32 	%rhs, %r949, 31;
	add.u32 	%r950, %lhs, %rhs;
	}
	add.s32 	%r951, %r922, %r950;
	xor.b32  	%r952, %r933, %r934;
	xor.b32  	%r953, %r952, %r946;
	add.s32 	%r954, %r951, %r953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r955, %lhs, %rhs;
	}
	add.s32 	%r956, %r954, %r955;
	add.s32 	%r957, %r956, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 30;
	shr.b32 	%rhs, %r933, 2;
	add.u32 	%r958, %lhs, %rhs;
	}
	xor.b32  	%r959, %r782, %r754;
	xor.b32  	%r960, %r959, %r866;
	xor.b32  	%r961, %r960, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r961, 1;
	shr.b32 	%rhs, %r961, 31;
	add.u32 	%r962, %lhs, %rhs;
	}
	add.s32 	%r963, %r934, %r962;
	xor.b32  	%r964, %r945, %r946;
	xor.b32  	%r965, %r964, %r958;
	add.s32 	%r966, %r963, %r965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 5;
	shr.b32 	%rhs, %r957, 27;
	add.u32 	%r967, %lhs, %rhs;
	}
	add.s32 	%r968, %r966, %r967;
	add.s32 	%r969, %r968, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 30;
	shr.b32 	%rhs, %r945, 2;
	add.u32 	%r970, %lhs, %rhs;
	}
	xor.b32  	%r971, %r796, %r768;
	xor.b32  	%r972, %r971, %r878;
	xor.b32  	%r973, %r972, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 1;
	shr.b32 	%rhs, %r973, 31;
	add.u32 	%r974, %lhs, %rhs;
	}
	add.s32 	%r975, %r946, %r974;
	xor.b32  	%r976, %r957, %r958;
	xor.b32  	%r977, %r976, %r970;
	add.s32 	%r978, %r975, %r977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 5;
	shr.b32 	%rhs, %r969, 27;
	add.u32 	%r979, %lhs, %rhs;
	}
	add.s32 	%r980, %r978, %r979;
	add.s32 	%r981, %r980, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 30;
	shr.b32 	%rhs, %r957, 2;
	add.u32 	%r982, %lhs, %rhs;
	}
	xor.b32  	%r983, %r810, %r782;
	xor.b32  	%r984, %r983, %r890;
	xor.b32  	%r985, %r984, %r950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 1;
	shr.b32 	%rhs, %r985, 31;
	add.u32 	%r986, %lhs, %rhs;
	}
	add.s32 	%r987, %r958, %r986;
	xor.b32  	%r988, %r969, %r970;
	xor.b32  	%r989, %r988, %r982;
	add.s32 	%r990, %r987, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 5;
	shr.b32 	%rhs, %r981, 27;
	add.u32 	%r991, %lhs, %rhs;
	}
	add.s32 	%r992, %r990, %r991;
	add.s32 	%r993, %r992, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 30;
	shr.b32 	%rhs, %r969, 2;
	add.u32 	%r994, %lhs, %rhs;
	}
	xor.b32  	%r995, %r824, %r796;
	xor.b32  	%r996, %r995, %r902;
	xor.b32  	%r997, %r996, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 1;
	shr.b32 	%rhs, %r997, 31;
	add.u32 	%r998, %lhs, %rhs;
	}
	add.s32 	%r999, %r970, %r998;
	xor.b32  	%r1000, %r981, %r982;
	xor.b32  	%r1001, %r1000, %r994;
	add.s32 	%r1002, %r999, %r1001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r993, 5;
	shr.b32 	%rhs, %r993, 27;
	add.u32 	%r1003, %lhs, %rhs;
	}
	add.s32 	%r1004, %r1002, %r1003;
	add.s32 	%r1005, %r1004, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 30;
	shr.b32 	%rhs, %r981, 2;
	add.u32 	%r1006, %lhs, %rhs;
	}
	xor.b32  	%r1007, %r838, %r810;
	xor.b32  	%r1008, %r1007, %r914;
	xor.b32  	%r1009, %r1008, %r974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 1;
	shr.b32 	%rhs, %r1009, 31;
	add.u32 	%r1010, %lhs, %rhs;
	}
	add.s32 	%r1011, %r982, %r1010;
	xor.b32  	%r1012, %r993, %r994;
	xor.b32  	%r1013, %r1012, %r1006;
	add.s32 	%r1014, %r1011, %r1013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 5;
	shr.b32 	%rhs, %r1005, 27;
	add.u32 	%r1015, %lhs, %rhs;
	}
	add.s32 	%r1016, %r1014, %r1015;
	add.s32 	%r1017, %r1016, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r993, 30;
	shr.b32 	%rhs, %r993, 2;
	add.u32 	%r1018, %lhs, %rhs;
	}
	xor.b32  	%r1019, %r852, %r824;
	xor.b32  	%r1020, %r1019, %r926;
	xor.b32  	%r1021, %r1020, %r986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 1;
	shr.b32 	%rhs, %r1021, 31;
	add.u32 	%r1022, %lhs, %rhs;
	}
	add.s32 	%r1023, %r994, %r1022;
	xor.b32  	%r1024, %r1005, %r1006;
	xor.b32  	%r1025, %r1024, %r1018;
	add.s32 	%r1026, %r1023, %r1025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 5;
	shr.b32 	%rhs, %r1017, 27;
	add.u32 	%r1027, %lhs, %rhs;
	}
	add.s32 	%r1028, %r1026, %r1027;
	add.s32 	%r1029, %r1028, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 30;
	shr.b32 	%rhs, %r1005, 2;
	add.u32 	%r1030, %lhs, %rhs;
	}
	xor.b32  	%r1031, %r866, %r838;
	xor.b32  	%r1032, %r1031, %r938;
	xor.b32  	%r1033, %r1032, %r998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 1;
	shr.b32 	%rhs, %r1033, 31;
	add.u32 	%r1034, %lhs, %rhs;
	}
	add.s32 	%r1035, %r1006, %r1034;
	xor.b32  	%r1036, %r1017, %r1018;
	xor.b32  	%r1037, %r1036, %r1030;
	add.s32 	%r1038, %r1035, %r1037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 5;
	shr.b32 	%rhs, %r1029, 27;
	add.u32 	%r1039, %lhs, %rhs;
	}
	add.s32 	%r1040, %r1038, %r1039;
	add.s32 	%r1041, %r1040, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 30;
	shr.b32 	%rhs, %r1017, 2;
	add.u32 	%r1042, %lhs, %rhs;
	}
	xor.b32  	%r1043, %r878, %r852;
	xor.b32  	%r1044, %r1043, %r950;
	xor.b32  	%r1045, %r1044, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 1;
	shr.b32 	%rhs, %r1045, 31;
	add.u32 	%r1046, %lhs, %rhs;
	}
	add.s32 	%r1047, %r1018, %r1046;
	xor.b32  	%r1048, %r1029, %r1030;
	xor.b32  	%r1049, %r1048, %r1042;
	add.s32 	%r1050, %r1047, %r1049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 5;
	shr.b32 	%rhs, %r1041, 27;
	add.u32 	%r1051, %lhs, %rhs;
	}
	add.s32 	%r1052, %r1050, %r1051;
	add.s32 	%r1053, %r1052, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 30;
	shr.b32 	%rhs, %r1029, 2;
	add.u32 	%r1054, %lhs, %rhs;
	}
	xor.b32  	%r1055, %r890, %r866;
	xor.b32  	%r1056, %r1055, %r962;
	xor.b32  	%r1057, %r1056, %r1022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 1;
	shr.b32 	%rhs, %r1057, 31;
	add.u32 	%r1058, %lhs, %rhs;
	}
	add.s32 	%r1059, %r1030, %r1058;
	xor.b32  	%r1060, %r1041, %r1042;
	xor.b32  	%r1061, %r1060, %r1054;
	add.s32 	%r1062, %r1059, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 5;
	shr.b32 	%rhs, %r1053, 27;
	add.u32 	%r1063, %lhs, %rhs;
	}
	add.s32 	%r1064, %r1062, %r1063;
	add.s32 	%r1065, %r1064, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 30;
	shr.b32 	%rhs, %r1041, 2;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r902, %r878;
	xor.b32  	%r1068, %r1067, %r974;
	xor.b32  	%r1069, %r1068, %r1034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 1;
	shr.b32 	%rhs, %r1069, 31;
	add.u32 	%r1070, %lhs, %rhs;
	}
	add.s32 	%r1071, %r1042, %r1070;
	xor.b32  	%r1072, %r1053, %r1054;
	xor.b32  	%r1073, %r1072, %r1066;
	add.s32 	%r1074, %r1071, %r1073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 5;
	shr.b32 	%rhs, %r1065, 27;
	add.u32 	%r1075, %lhs, %rhs;
	}
	add.s32 	%r1076, %r1074, %r1075;
	add.s32 	%r1077, %r1076, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 30;
	shr.b32 	%rhs, %r1053, 2;
	add.u32 	%r1078, %lhs, %rhs;
	}
	xor.b32  	%r1079, %r914, %r890;
	xor.b32  	%r1080, %r1079, %r986;
	xor.b32  	%r1081, %r1080, %r1046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 1;
	shr.b32 	%rhs, %r1081, 31;
	add.u32 	%r1082, %lhs, %rhs;
	}
	add.s32 	%r1083, %r1054, %r1082;
	xor.b32  	%r1084, %r1065, %r1066;
	xor.b32  	%r1085, %r1084, %r1078;
	add.s32 	%r1086, %r1083, %r1085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 5;
	shr.b32 	%rhs, %r1077, 27;
	add.u32 	%r1087, %lhs, %rhs;
	}
	add.s32 	%r1088, %r1086, %r1087;
	add.s32 	%r1089, %r1088, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 30;
	shr.b32 	%rhs, %r1065, 2;
	add.u32 	%r1090, %lhs, %rhs;
	}
	xor.b32  	%r1091, %r926, %r902;
	xor.b32  	%r1092, %r1091, %r998;
	xor.b32  	%r1093, %r1092, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 1;
	shr.b32 	%rhs, %r1093, 31;
	add.u32 	%r1094, %lhs, %rhs;
	}
	add.s32 	%r1095, %r1066, %r1094;
	xor.b32  	%r1096, %r1077, %r1078;
	xor.b32  	%r1097, %r1096, %r1090;
	add.s32 	%r1098, %r1095, %r1097;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 5;
	shr.b32 	%rhs, %r1089, 27;
	add.u32 	%r1099, %lhs, %rhs;
	}
	add.s32 	%r1100, %r1098, %r1099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 30;
	shr.b32 	%rhs, %r1077, 2;
	add.u32 	%r1101, %lhs, %rhs;
	}
	add.s32 	%r1102, %r1100, 833086679;
	st.u32 	[%rd9], %r1102;
	add.s32 	%r1103, %r1088, -1171231393;
	st.u32 	[%rd9+4], %r1103;
	add.s32 	%r1104, %r1101, -1732584194;
	st.u32 	[%rd9+8], %r1104;
	add.s32 	%r1105, %r1090, 271733878;
	st.u32 	[%rd9+12], %r1105;
	add.s32 	%r1106, %r1078, -1009589776;
	st.u32 	[%rd9+16], %r1106;
	st.u32 	[%rd9+20], %r1;
	st.u32 	[%rd9+24], %r135;
	st.u32 	[%rd9+28], %r135;
	st.u32 	[%rd9+32], %r135;
	st.u32 	[%rd9+36], %r135;
	st.u32 	[%rd9+40], %r135;
	st.u32 	[%rd9+44], %r135;
	st.u32 	[%rd9+48], %r135;
	st.u32 	[%rd9+52], %r135;
	st.u32 	[%rd9+56], %r135;
	st.u32 	[%rd9+60], %r135;
	st.u32 	[%rd9+64], %r135;
	st.u32 	[%rd9+68], %r135;
	st.u32 	[%rd9+72], %r135;
	st.u32 	[%rd9+76], %r135;
	st.u32 	[%rd9+80], %r135;
	ld.local.u32 	%r1107, [%rd8];
	xor.b32  	%r134, %r1107, 1549556828;
	ld.local.u32 	%r1108, [%rd8+4];
	xor.b32  	%r130, %r1108, 1549556828;
	ld.local.u32 	%r1109, [%rd8+8];
	xor.b32  	%r126, %r1109, 1549556828;
	ld.local.u32 	%r1110, [%rd8+12];
	xor.b32  	%r122, %r1110, 1549556828;
	ld.local.u32 	%r1111, [%rd7];
	xor.b32  	%r118, %r1111, 1549556828;
	ld.local.u32 	%r1112, [%rd7+4];
	xor.b32  	%r114, %r1112, 1549556828;
	ld.local.u32 	%r1113, [%rd7+8];
	xor.b32  	%r110, %r1113, 1549556828;
	ld.local.u32 	%r1114, [%rd7+12];
	xor.b32  	%r106, %r1114, 1549556828;
	ld.local.u32 	%r1115, [%rd6];
	xor.b32  	%r102, %r1115, 1549556828;
	ld.local.u32 	%r1116, [%rd6+4];
	xor.b32  	%r98, %r1116, 1549556828;
	ld.local.u32 	%r1117, [%rd6+8];
	xor.b32  	%r94, %r1117, 1549556828;
	ld.local.u32 	%r1118, [%rd6+12];
	xor.b32  	%r90, %r1118, 1549556828;
	ld.local.u32 	%r1119, [%rd5];
	xor.b32  	%r86, %r1119, 1549556828;
	ld.local.u32 	%r1120, [%rd5+4];
	xor.b32  	%r82, %r1120, 1549556828;
	ld.local.u32 	%r1121, [%rd5+8];
	xor.b32  	%r78, %r1121, 1549556828;
	ld.local.u32 	%r1122, [%rd5+12];
	xor.b32  	%r74, %r1122, 1549556828;
	st.u32 	[%rd9+172], %r153;
	// inline asm
	prmt.b32 %r69, %r135, %r74, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r73, %r74, %r78, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r77, %r78, %r82, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r81, %r82, %r86, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r85, %r86, %r90, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r89, %r90, %r94, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r93, %r94, %r98, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r97, %r98, %r102, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r101, %r102, %r106, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r105, %r106, %r110, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r109, %r110, %r114, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r113, %r114, %r118, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r117, %r118, %r122, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r121, %r122, %r126, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r125, %r126, %r130, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r129, %r130, %r134, %r136;
	// inline asm
	// inline asm
	prmt.b32 %r133, %r134, %r135, %r136;
	// inline asm
	add.s32 	%r1123, %r133, %r155;
	add.s32 	%r1124, %r1123, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 5;
	shr.b32 	%rhs, %r1124, 27;
	add.u32 	%r1125, %lhs, %rhs;
	}
	add.s32 	%r1126, %r129, %r1125;
	add.s32 	%r1127, %r1126, %r160;
	add.s32 	%r1128, %r1127, 1790234127;
	and.b32  	%r1129, %r166, %r1124;
	xor.b32  	%r1130, %r1129, %r159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 5;
	shr.b32 	%rhs, %r1128, 27;
	add.u32 	%r1131, %lhs, %rhs;
	}
	add.s32 	%r1132, %r125, %r1131;
	add.s32 	%r1133, %r1132, %r1130;
	add.s32 	%r1134, %r1133, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 30;
	shr.b32 	%rhs, %r1124, 2;
	add.u32 	%r1135, %lhs, %rhs;
	}
	xor.b32  	%r1136, %r1135, %r165;
	and.b32  	%r1137, %r1136, %r1128;
	xor.b32  	%r1138, %r1137, %r165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 5;
	shr.b32 	%rhs, %r1134, 27;
	add.u32 	%r1139, %lhs, %rhs;
	}
	add.s32 	%r1140, %r121, %r159;
	add.s32 	%r1141, %r1140, %r1139;
	add.s32 	%r1142, %r1141, %r1138;
	add.s32 	%r1143, %r1142, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 30;
	shr.b32 	%rhs, %r1128, 2;
	add.u32 	%r1144, %lhs, %rhs;
	}
	xor.b32  	%r1145, %r1144, %r1135;
	and.b32  	%r1146, %r1145, %r1134;
	xor.b32  	%r1147, %r1146, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 5;
	shr.b32 	%rhs, %r1143, 27;
	add.u32 	%r1148, %lhs, %rhs;
	}
	add.s32 	%r1149, %r117, %r165;
	add.s32 	%r1150, %r1149, %r1148;
	add.s32 	%r1151, %r1150, %r1147;
	add.s32 	%r1152, %r1151, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 30;
	shr.b32 	%rhs, %r1134, 2;
	add.u32 	%r1153, %lhs, %rhs;
	}
	xor.b32  	%r1154, %r1153, %r1144;
	and.b32  	%r1155, %r1154, %r1143;
	xor.b32  	%r1156, %r1155, %r1144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1152, 5;
	shr.b32 	%rhs, %r1152, 27;
	add.u32 	%r1157, %lhs, %rhs;
	}
	add.s32 	%r1158, %r113, %r1135;
	add.s32 	%r1159, %r1158, %r1157;
	add.s32 	%r1160, %r1159, %r1156;
	add.s32 	%r1161, %r1160, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 30;
	shr.b32 	%rhs, %r1143, 2;
	add.u32 	%r1162, %lhs, %rhs;
	}
	xor.b32  	%r1163, %r1162, %r1153;
	and.b32  	%r1164, %r1163, %r1152;
	xor.b32  	%r1165, %r1164, %r1153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 5;
	shr.b32 	%rhs, %r1161, 27;
	add.u32 	%r1166, %lhs, %rhs;
	}
	add.s32 	%r1167, %r109, %r1144;
	add.s32 	%r1168, %r1167, %r1166;
	add.s32 	%r1169, %r1168, %r1165;
	add.s32 	%r1170, %r1169, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1152, 30;
	shr.b32 	%rhs, %r1152, 2;
	add.u32 	%r1171, %lhs, %rhs;
	}
	xor.b32  	%r1172, %r1171, %r1162;
	and.b32  	%r1173, %r1172, %r1161;
	xor.b32  	%r1174, %r1173, %r1162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 5;
	shr.b32 	%rhs, %r1170, 27;
	add.u32 	%r1175, %lhs, %rhs;
	}
	add.s32 	%r1176, %r105, %r1153;
	add.s32 	%r1177, %r1176, %r1175;
	add.s32 	%r1178, %r1177, %r1174;
	add.s32 	%r1179, %r1178, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 30;
	shr.b32 	%rhs, %r1161, 2;
	add.u32 	%r1180, %lhs, %rhs;
	}
	xor.b32  	%r1181, %r1180, %r1171;
	and.b32  	%r1182, %r1181, %r1170;
	xor.b32  	%r1183, %r1182, %r1171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 5;
	shr.b32 	%rhs, %r1179, 27;
	add.u32 	%r1184, %lhs, %rhs;
	}
	add.s32 	%r1185, %r101, %r1162;
	add.s32 	%r1186, %r1185, %r1184;
	add.s32 	%r1187, %r1186, %r1183;
	add.s32 	%r1188, %r1187, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 30;
	shr.b32 	%rhs, %r1170, 2;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1189, %r1180;
	and.b32  	%r1191, %r1190, %r1179;
	xor.b32  	%r1192, %r1191, %r1180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 5;
	shr.b32 	%rhs, %r1188, 27;
	add.u32 	%r1193, %lhs, %rhs;
	}
	add.s32 	%r1194, %r97, %r1171;
	add.s32 	%r1195, %r1194, %r1193;
	add.s32 	%r1196, %r1195, %r1192;
	add.s32 	%r1197, %r1196, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 30;
	shr.b32 	%rhs, %r1179, 2;
	add.u32 	%r1198, %lhs, %rhs;
	}
	xor.b32  	%r1199, %r1198, %r1189;
	and.b32  	%r1200, %r1199, %r1188;
	xor.b32  	%r1201, %r1200, %r1189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1197, 5;
	shr.b32 	%rhs, %r1197, 27;
	add.u32 	%r1202, %lhs, %rhs;
	}
	add.s32 	%r1203, %r93, %r1180;
	add.s32 	%r1204, %r1203, %r1202;
	add.s32 	%r1205, %r1204, %r1201;
	add.s32 	%r1206, %r1205, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 30;
	shr.b32 	%rhs, %r1188, 2;
	add.u32 	%r1207, %lhs, %rhs;
	}
	xor.b32  	%r1208, %r1207, %r1198;
	and.b32  	%r1209, %r1208, %r1197;
	xor.b32  	%r1210, %r1209, %r1198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 5;
	shr.b32 	%rhs, %r1206, 27;
	add.u32 	%r1211, %lhs, %rhs;
	}
	add.s32 	%r1212, %r89, %r1189;
	add.s32 	%r1213, %r1212, %r1211;
	add.s32 	%r1214, %r1213, %r1210;
	add.s32 	%r1215, %r1214, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1197, 30;
	shr.b32 	%rhs, %r1197, 2;
	add.u32 	%r1216, %lhs, %rhs;
	}
	xor.b32  	%r1217, %r1216, %r1207;
	and.b32  	%r1218, %r1217, %r1206;
	xor.b32  	%r1219, %r1218, %r1207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 5;
	shr.b32 	%rhs, %r1215, 27;
	add.u32 	%r1220, %lhs, %rhs;
	}
	add.s32 	%r1221, %r85, %r1198;
	add.s32 	%r1222, %r1221, %r1220;
	add.s32 	%r1223, %r1222, %r1219;
	add.s32 	%r1224, %r1223, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 30;
	shr.b32 	%rhs, %r1206, 2;
	add.u32 	%r1225, %lhs, %rhs;
	}
	xor.b32  	%r1226, %r1225, %r1216;
	and.b32  	%r1227, %r1226, %r1215;
	xor.b32  	%r1228, %r1227, %r1216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 5;
	shr.b32 	%rhs, %r1224, 27;
	add.u32 	%r1229, %lhs, %rhs;
	}
	add.s32 	%r1230, %r81, %r1207;
	add.s32 	%r1231, %r1230, %r1229;
	add.s32 	%r1232, %r1231, %r1228;
	add.s32 	%r1233, %r1232, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 30;
	shr.b32 	%rhs, %r1215, 2;
	add.u32 	%r1234, %lhs, %rhs;
	}
	xor.b32  	%r1235, %r1234, %r1225;
	and.b32  	%r1236, %r1235, %r1224;
	xor.b32  	%r1237, %r1236, %r1225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 5;
	shr.b32 	%rhs, %r1233, 27;
	add.u32 	%r1238, %lhs, %rhs;
	}
	add.s32 	%r1239, %r77, %r1216;
	add.s32 	%r1240, %r1239, %r1238;
	add.s32 	%r1241, %r1240, %r1237;
	add.s32 	%r1242, %r1241, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 30;
	shr.b32 	%rhs, %r1224, 2;
	add.u32 	%r1243, %lhs, %rhs;
	}
	xor.b32  	%r1244, %r1243, %r1234;
	and.b32  	%r1245, %r1244, %r1233;
	xor.b32  	%r1246, %r1245, %r1234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 5;
	shr.b32 	%rhs, %r1242, 27;
	add.u32 	%r1247, %lhs, %rhs;
	}
	add.s32 	%r1248, %r73, %r1225;
	add.s32 	%r1249, %r1248, %r1247;
	add.s32 	%r1250, %r1249, %r1246;
	add.s32 	%r1251, %r1250, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 30;
	shr.b32 	%rhs, %r1233, 2;
	add.u32 	%r1252, %lhs, %rhs;
	}
	xor.b32  	%r1253, %r125, %r133;
	xor.b32  	%r1254, %r1253, %r101;
	xor.b32  	%r1255, %r1254, %r81;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 1;
	shr.b32 	%rhs, %r1255, 31;
	add.u32 	%r1256, %lhs, %rhs;
	}
	add.s32 	%r1257, %r1234, %r1256;
	xor.b32  	%r1258, %r1252, %r1243;
	and.b32  	%r1259, %r1258, %r1242;
	xor.b32  	%r1260, %r1259, %r1243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 5;
	shr.b32 	%rhs, %r1251, 27;
	add.u32 	%r1261, %lhs, %rhs;
	}
	add.s32 	%r1262, %r1257, %r1261;
	add.s32 	%r1263, %r1262, %r1260;
	add.s32 	%r1264, %r1263, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 30;
	shr.b32 	%rhs, %r1242, 2;
	add.u32 	%r1265, %lhs, %rhs;
	}
	xor.b32  	%r1266, %r121, %r129;
	xor.b32  	%r1267, %r1266, %r97;
	xor.b32  	%r1268, %r1267, %r77;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 1;
	shr.b32 	%rhs, %r1268, 31;
	add.u32 	%r1269, %lhs, %rhs;
	}
	add.s32 	%r1270, %r1243, %r1269;
	xor.b32  	%r1271, %r1265, %r1252;
	and.b32  	%r1272, %r1271, %r1251;
	xor.b32  	%r1273, %r1272, %r1252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 5;
	shr.b32 	%rhs, %r1264, 27;
	add.u32 	%r1274, %lhs, %rhs;
	}
	add.s32 	%r1275, %r1270, %r1274;
	add.s32 	%r1276, %r1275, %r1273;
	add.s32 	%r1277, %r1276, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 30;
	shr.b32 	%rhs, %r1251, 2;
	add.u32 	%r1278, %lhs, %rhs;
	}
	xor.b32  	%r1279, %r117, %r125;
	xor.b32  	%r1280, %r1279, %r93;
	xor.b32  	%r1281, %r1280, %r73;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 1;
	shr.b32 	%rhs, %r1281, 31;
	add.u32 	%r1282, %lhs, %rhs;
	}
	add.s32 	%r1283, %r1252, %r1282;
	xor.b32  	%r1284, %r1278, %r1265;
	and.b32  	%r1285, %r1284, %r1264;
	xor.b32  	%r1286, %r1285, %r1265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 5;
	shr.b32 	%rhs, %r1277, 27;
	add.u32 	%r1287, %lhs, %rhs;
	}
	add.s32 	%r1288, %r1283, %r1287;
	add.s32 	%r1289, %r1288, %r1286;
	add.s32 	%r1290, %r1289, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 30;
	shr.b32 	%rhs, %r1264, 2;
	add.u32 	%r1291, %lhs, %rhs;
	}
	xor.b32  	%r1292, %r113, %r121;
	xor.b32  	%r1293, %r1292, %r89;
	xor.b32  	%r1294, %r1293, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 1;
	shr.b32 	%rhs, %r1294, 31;
	add.u32 	%r1295, %lhs, %rhs;
	}
	add.s32 	%r1296, %r1265, %r1295;
	xor.b32  	%r1297, %r1291, %r1278;
	and.b32  	%r1298, %r1297, %r1277;
	xor.b32  	%r1299, %r1298, %r1278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 5;
	shr.b32 	%rhs, %r1290, 27;
	add.u32 	%r1300, %lhs, %rhs;
	}
	add.s32 	%r1301, %r1296, %r1300;
	add.s32 	%r1302, %r1301, %r1299;
	add.s32 	%r1303, %r1302, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 30;
	shr.b32 	%rhs, %r1277, 2;
	add.u32 	%r1304, %lhs, %rhs;
	}
	xor.b32  	%r1305, %r109, %r117;
	xor.b32  	%r1306, %r1305, %r85;
	xor.b32  	%r1307, %r1306, %r1269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 1;
	shr.b32 	%rhs, %r1307, 31;
	add.u32 	%r1308, %lhs, %rhs;
	}
	add.s32 	%r1309, %r1278, %r1308;
	xor.b32  	%r1310, %r1290, %r1291;
	xor.b32  	%r1311, %r1310, %r1304;
	add.s32 	%r1312, %r1309, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 5;
	shr.b32 	%rhs, %r1303, 27;
	add.u32 	%r1313, %lhs, %rhs;
	}
	add.s32 	%r1314, %r1312, %r1313;
	add.s32 	%r1315, %r1314, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 30;
	shr.b32 	%rhs, %r1290, 2;
	add.u32 	%r1316, %lhs, %rhs;
	}
	xor.b32  	%r1317, %r105, %r113;
	xor.b32  	%r1318, %r1317, %r81;
	xor.b32  	%r1319, %r1318, %r1282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 1;
	shr.b32 	%rhs, %r1319, 31;
	add.u32 	%r1320, %lhs, %rhs;
	}
	add.s32 	%r1321, %r1291, %r1320;
	xor.b32  	%r1322, %r1303, %r1304;
	xor.b32  	%r1323, %r1322, %r1316;
	add.s32 	%r1324, %r1321, %r1323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 5;
	shr.b32 	%rhs, %r1315, 27;
	add.u32 	%r1325, %lhs, %rhs;
	}
	add.s32 	%r1326, %r1324, %r1325;
	add.s32 	%r1327, %r1326, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 30;
	shr.b32 	%rhs, %r1303, 2;
	add.u32 	%r1328, %lhs, %rhs;
	}
	xor.b32  	%r1329, %r101, %r109;
	xor.b32  	%r1330, %r1329, %r77;
	xor.b32  	%r1331, %r1330, %r1295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 1;
	shr.b32 	%rhs, %r1331, 31;
	add.u32 	%r1332, %lhs, %rhs;
	}
	add.s32 	%r1333, %r1304, %r1332;
	xor.b32  	%r1334, %r1315, %r1316;
	xor.b32  	%r1335, %r1334, %r1328;
	add.s32 	%r1336, %r1333, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 5;
	shr.b32 	%rhs, %r1327, 27;
	add.u32 	%r1337, %lhs, %rhs;
	}
	add.s32 	%r1338, %r1336, %r1337;
	add.s32 	%r1339, %r1338, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 30;
	shr.b32 	%rhs, %r1315, 2;
	add.u32 	%r1340, %lhs, %rhs;
	}
	xor.b32  	%r1341, %r97, %r105;
	xor.b32  	%r1342, %r1341, %r73;
	xor.b32  	%r1343, %r1342, %r1308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 1;
	shr.b32 	%rhs, %r1343, 31;
	add.u32 	%r1344, %lhs, %rhs;
	}
	add.s32 	%r1345, %r1316, %r1344;
	xor.b32  	%r1346, %r1327, %r1328;
	xor.b32  	%r1347, %r1346, %r1340;
	add.s32 	%r1348, %r1345, %r1347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 5;
	shr.b32 	%rhs, %r1339, 27;
	add.u32 	%r1349, %lhs, %rhs;
	}
	add.s32 	%r1350, %r1348, %r1349;
	add.s32 	%r1351, %r1350, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 30;
	shr.b32 	%rhs, %r1327, 2;
	add.u32 	%r1352, %lhs, %rhs;
	}
	xor.b32  	%r1353, %r93, %r101;
	xor.b32  	%r1354, %r1353, %r1256;
	xor.b32  	%r1355, %r1354, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 1;
	shr.b32 	%rhs, %r1355, 31;
	add.u32 	%r1356, %lhs, %rhs;
	}
	add.s32 	%r1357, %r1328, %r1356;
	xor.b32  	%r1358, %r1339, %r1340;
	xor.b32  	%r1359, %r1358, %r1352;
	add.s32 	%r1360, %r1357, %r1359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 5;
	shr.b32 	%rhs, %r1351, 27;
	add.u32 	%r1361, %lhs, %rhs;
	}
	add.s32 	%r1362, %r1360, %r1361;
	add.s32 	%r1363, %r1362, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 30;
	shr.b32 	%rhs, %r1339, 2;
	add.u32 	%r1364, %lhs, %rhs;
	}
	xor.b32  	%r1365, %r89, %r97;
	xor.b32  	%r1366, %r1365, %r1269;
	xor.b32  	%r1367, %r1366, %r1332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 1;
	shr.b32 	%rhs, %r1367, 31;
	add.u32 	%r1368, %lhs, %rhs;
	}
	add.s32 	%r1369, %r1340, %r1368;
	xor.b32  	%r1370, %r1351, %r1352;
	xor.b32  	%r1371, %r1370, %r1364;
	add.s32 	%r1372, %r1369, %r1371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 5;
	shr.b32 	%rhs, %r1363, 27;
	add.u32 	%r1373, %lhs, %rhs;
	}
	add.s32 	%r1374, %r1372, %r1373;
	add.s32 	%r1375, %r1374, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 30;
	shr.b32 	%rhs, %r1351, 2;
	add.u32 	%r1376, %lhs, %rhs;
	}
	xor.b32  	%r1377, %r85, %r93;
	xor.b32  	%r1378, %r1377, %r1282;
	xor.b32  	%r1379, %r1378, %r1344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 1;
	shr.b32 	%rhs, %r1379, 31;
	add.u32 	%r1380, %lhs, %rhs;
	}
	add.s32 	%r1381, %r1352, %r1380;
	xor.b32  	%r1382, %r1363, %r1364;
	xor.b32  	%r1383, %r1382, %r1376;
	add.s32 	%r1384, %r1381, %r1383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 5;
	shr.b32 	%rhs, %r1375, 27;
	add.u32 	%r1385, %lhs, %rhs;
	}
	add.s32 	%r1386, %r1384, %r1385;
	add.s32 	%r1387, %r1386, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 30;
	shr.b32 	%rhs, %r1363, 2;
	add.u32 	%r1388, %lhs, %rhs;
	}
	xor.b32  	%r1389, %r81, %r89;
	xor.b32  	%r1390, %r1389, %r1295;
	xor.b32  	%r1391, %r1390, %r1356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 1;
	shr.b32 	%rhs, %r1391, 31;
	add.u32 	%r1392, %lhs, %rhs;
	}
	add.s32 	%r1393, %r1364, %r1392;
	xor.b32  	%r1394, %r1375, %r1376;
	xor.b32  	%r1395, %r1394, %r1388;
	add.s32 	%r1396, %r1393, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 5;
	shr.b32 	%rhs, %r1387, 27;
	add.u32 	%r1397, %lhs, %rhs;
	}
	add.s32 	%r1398, %r1396, %r1397;
	add.s32 	%r1399, %r1398, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 30;
	shr.b32 	%rhs, %r1375, 2;
	add.u32 	%r1400, %lhs, %rhs;
	}
	xor.b32  	%r1401, %r77, %r85;
	xor.b32  	%r1402, %r1401, %r1308;
	xor.b32  	%r1403, %r1402, %r1368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1403, 1;
	shr.b32 	%rhs, %r1403, 31;
	add.u32 	%r1404, %lhs, %rhs;
	}
	add.s32 	%r1405, %r1376, %r1404;
	xor.b32  	%r1406, %r1387, %r1388;
	xor.b32  	%r1407, %r1406, %r1400;
	add.s32 	%r1408, %r1405, %r1407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1399, 5;
	shr.b32 	%rhs, %r1399, 27;
	add.u32 	%r1409, %lhs, %rhs;
	}
	add.s32 	%r1410, %r1408, %r1409;
	add.s32 	%r1411, %r1410, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 30;
	shr.b32 	%rhs, %r1387, 2;
	add.u32 	%r1412, %lhs, %rhs;
	}
	xor.b32  	%r1413, %r73, %r81;
	xor.b32  	%r1414, %r1413, %r1320;
	xor.b32  	%r1415, %r1414, %r1380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1415, 1;
	shr.b32 	%rhs, %r1415, 31;
	add.u32 	%r1416, %lhs, %rhs;
	}
	add.s32 	%r1417, %r1388, %r1416;
	xor.b32  	%r1418, %r1399, %r1400;
	xor.b32  	%r1419, %r1418, %r1412;
	add.s32 	%r1420, %r1417, %r1419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 5;
	shr.b32 	%rhs, %r1411, 27;
	add.u32 	%r1421, %lhs, %rhs;
	}
	add.s32 	%r1422, %r1420, %r1421;
	add.s32 	%r1423, %r1422, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1399, 30;
	shr.b32 	%rhs, %r1399, 2;
	add.u32 	%r1424, %lhs, %rhs;
	}
	xor.b32  	%r1425, %r1256, %r77;
	xor.b32  	%r1426, %r1425, %r1332;
	xor.b32  	%r1427, %r1426, %r1392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 1;
	shr.b32 	%rhs, %r1427, 31;
	add.u32 	%r1428, %lhs, %rhs;
	}
	add.s32 	%r1429, %r1400, %r1428;
	xor.b32  	%r1430, %r1411, %r1412;
	xor.b32  	%r1431, %r1430, %r1424;
	add.s32 	%r1432, %r1429, %r1431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 5;
	shr.b32 	%rhs, %r1423, 27;
	add.u32 	%r1433, %lhs, %rhs;
	}
	add.s32 	%r1434, %r1432, %r1433;
	add.s32 	%r1435, %r1434, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 30;
	shr.b32 	%rhs, %r1411, 2;
	add.u32 	%r1436, %lhs, %rhs;
	}
	xor.b32  	%r1437, %r1269, %r73;
	xor.b32  	%r1438, %r1437, %r1344;
	xor.b32  	%r1439, %r1438, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1439, 1;
	shr.b32 	%rhs, %r1439, 31;
	add.u32 	%r1440, %lhs, %rhs;
	}
	add.s32 	%r1441, %r1412, %r1440;
	xor.b32  	%r1442, %r1423, %r1424;
	xor.b32  	%r1443, %r1442, %r1436;
	add.s32 	%r1444, %r1441, %r1443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 5;
	shr.b32 	%rhs, %r1435, 27;
	add.u32 	%r1445, %lhs, %rhs;
	}
	add.s32 	%r1446, %r1444, %r1445;
	add.s32 	%r1447, %r1446, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 30;
	shr.b32 	%rhs, %r1423, 2;
	add.u32 	%r1448, %lhs, %rhs;
	}
	xor.b32  	%r1449, %r1282, %r1256;
	xor.b32  	%r1450, %r1449, %r1356;
	xor.b32  	%r1451, %r1450, %r1416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1451, 1;
	shr.b32 	%rhs, %r1451, 31;
	add.u32 	%r1452, %lhs, %rhs;
	}
	add.s32 	%r1453, %r1424, %r1452;
	xor.b32  	%r1454, %r1435, %r1436;
	xor.b32  	%r1455, %r1454, %r1448;
	add.s32 	%r1456, %r1453, %r1455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 5;
	shr.b32 	%rhs, %r1447, 27;
	add.u32 	%r1457, %lhs, %rhs;
	}
	add.s32 	%r1458, %r1456, %r1457;
	add.s32 	%r1459, %r1458, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 30;
	shr.b32 	%rhs, %r1435, 2;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r1295, %r1269;
	xor.b32  	%r1462, %r1461, %r1368;
	xor.b32  	%r1463, %r1462, %r1428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 1;
	shr.b32 	%rhs, %r1463, 31;
	add.u32 	%r1464, %lhs, %rhs;
	}
	add.s32 	%r1465, %r1436, %r1464;
	xor.b32  	%r1466, %r1447, %r1448;
	xor.b32  	%r1467, %r1466, %r1460;
	add.s32 	%r1468, %r1465, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 5;
	shr.b32 	%rhs, %r1459, 27;
	add.u32 	%r1469, %lhs, %rhs;
	}
	add.s32 	%r1470, %r1468, %r1469;
	add.s32 	%r1471, %r1470, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 30;
	shr.b32 	%rhs, %r1447, 2;
	add.u32 	%r1472, %lhs, %rhs;
	}
	xor.b32  	%r1473, %r1308, %r1282;
	xor.b32  	%r1474, %r1473, %r1380;
	xor.b32  	%r1475, %r1474, %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1475, 1;
	shr.b32 	%rhs, %r1475, 31;
	add.u32 	%r1476, %lhs, %rhs;
	}
	add.s32 	%r1477, %r1448, %r1476;
	xor.b32  	%r1478, %r1459, %r1460;
	xor.b32  	%r1479, %r1478, %r1472;
	add.s32 	%r1480, %r1477, %r1479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 5;
	shr.b32 	%rhs, %r1471, 27;
	add.u32 	%r1481, %lhs, %rhs;
	}
	add.s32 	%r1482, %r1480, %r1481;
	add.s32 	%r1483, %r1482, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 30;
	shr.b32 	%rhs, %r1459, 2;
	add.u32 	%r1484, %lhs, %rhs;
	}
	xor.b32  	%r1485, %r1320, %r1295;
	xor.b32  	%r1486, %r1485, %r1392;
	xor.b32  	%r1487, %r1486, %r1452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1487, 1;
	shr.b32 	%rhs, %r1487, 31;
	add.u32 	%r1488, %lhs, %rhs;
	}
	add.s32 	%r1489, %r1460, %r1488;
	xor.b32  	%r1490, %r1471, %r1472;
	xor.b32  	%r1491, %r1490, %r1484;
	add.s32 	%r1492, %r1489, %r1491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 5;
	shr.b32 	%rhs, %r1483, 27;
	add.u32 	%r1493, %lhs, %rhs;
	}
	add.s32 	%r1494, %r1492, %r1493;
	add.s32 	%r1495, %r1494, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 30;
	shr.b32 	%rhs, %r1471, 2;
	add.u32 	%r1496, %lhs, %rhs;
	}
	xor.b32  	%r1497, %r1332, %r1308;
	xor.b32  	%r1498, %r1497, %r1404;
	xor.b32  	%r1499, %r1498, %r1464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 1;
	shr.b32 	%rhs, %r1499, 31;
	add.u32 	%r1500, %lhs, %rhs;
	}
	add.s32 	%r1501, %r1472, %r1500;
	xor.b32  	%r1502, %r1483, %r1484;
	xor.b32  	%r1503, %r1502, %r1496;
	add.s32 	%r1504, %r1501, %r1503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1495, 5;
	shr.b32 	%rhs, %r1495, 27;
	add.u32 	%r1505, %lhs, %rhs;
	}
	add.s32 	%r1506, %r1504, %r1505;
	add.s32 	%r1507, %r1506, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 30;
	shr.b32 	%rhs, %r1483, 2;
	add.u32 	%r1508, %lhs, %rhs;
	}
	xor.b32  	%r1509, %r1344, %r1320;
	xor.b32  	%r1510, %r1509, %r1416;
	xor.b32  	%r1511, %r1510, %r1476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1511, 1;
	shr.b32 	%rhs, %r1511, 31;
	add.u32 	%r1512, %lhs, %rhs;
	}
	add.s32 	%r1513, %r1484, %r1512;
	xor.b32  	%r1514, %r1495, %r1496;
	xor.b32  	%r1515, %r1514, %r1508;
	add.s32 	%r1516, %r1513, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1507, 5;
	shr.b32 	%rhs, %r1507, 27;
	add.u32 	%r1517, %lhs, %rhs;
	}
	add.s32 	%r1518, %r1516, %r1517;
	add.s32 	%r1519, %r1518, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1495, 30;
	shr.b32 	%rhs, %r1495, 2;
	add.u32 	%r1520, %lhs, %rhs;
	}
	xor.b32  	%r1521, %r1356, %r1332;
	xor.b32  	%r1522, %r1521, %r1428;
	xor.b32  	%r1523, %r1522, %r1488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 1;
	shr.b32 	%rhs, %r1523, 31;
	add.u32 	%r1524, %lhs, %rhs;
	}
	add.s32 	%r1525, %r1496, %r1524;
	xor.b32  	%r1526, %r1507, %r1508;
	xor.b32  	%r1527, %r1526, %r1520;
	add.s32 	%r1528, %r1525, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 5;
	shr.b32 	%rhs, %r1519, 27;
	add.u32 	%r1529, %lhs, %rhs;
	}
	add.s32 	%r1530, %r1528, %r1529;
	add.s32 	%r1531, %r1530, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1507, 30;
	shr.b32 	%rhs, %r1507, 2;
	add.u32 	%r1532, %lhs, %rhs;
	}
	xor.b32  	%r1533, %r1368, %r1344;
	xor.b32  	%r1534, %r1533, %r1440;
	xor.b32  	%r1535, %r1534, %r1500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1535, 1;
	shr.b32 	%rhs, %r1535, 31;
	add.u32 	%r1536, %lhs, %rhs;
	}
	add.s32 	%r1537, %r1508, %r1536;
	xor.b32  	%r1538, %r1519, %r1520;
	xor.b32  	%r1539, %r1538, %r1532;
	add.s32 	%r1540, %r1537, %r1539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 5;
	shr.b32 	%rhs, %r1531, 27;
	add.u32 	%r1541, %lhs, %rhs;
	}
	add.s32 	%r1542, %r1540, %r1541;
	add.s32 	%r1543, %r1542, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 30;
	shr.b32 	%rhs, %r1519, 2;
	add.u32 	%r1544, %lhs, %rhs;
	}
	xor.b32  	%r1545, %r1380, %r1356;
	xor.b32  	%r1546, %r1545, %r1452;
	xor.b32  	%r1547, %r1546, %r1512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 1;
	shr.b32 	%rhs, %r1547, 31;
	add.u32 	%r1548, %lhs, %rhs;
	}
	add.s32 	%r1549, %r1520, %r1548;
	xor.b32  	%r1550, %r1531, %r1532;
	xor.b32  	%r1551, %r1544, %r1531;
	and.b32  	%r1552, %r1551, %r1550;
	xor.b32  	%r1553, %r1552, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 5;
	shr.b32 	%rhs, %r1543, 27;
	add.u32 	%r1554, %lhs, %rhs;
	}
	add.s32 	%r1555, %r1549, %r1554;
	add.s32 	%r1556, %r1555, %r1553;
	add.s32 	%r1557, %r1556, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1531, 30;
	shr.b32 	%rhs, %r1531, 2;
	add.u32 	%r1558, %lhs, %rhs;
	}
	xor.b32  	%r1559, %r1392, %r1368;
	xor.b32  	%r1560, %r1559, %r1464;
	xor.b32  	%r1561, %r1560, %r1524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 1;
	shr.b32 	%rhs, %r1561, 31;
	add.u32 	%r1562, %lhs, %rhs;
	}
	add.s32 	%r1563, %r1532, %r1562;
	xor.b32  	%r1564, %r1543, %r1544;
	xor.b32  	%r1565, %r1558, %r1543;
	and.b32  	%r1566, %r1565, %r1564;
	xor.b32  	%r1567, %r1566, %r1543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 5;
	shr.b32 	%rhs, %r1557, 27;
	add.u32 	%r1568, %lhs, %rhs;
	}
	add.s32 	%r1569, %r1563, %r1568;
	add.s32 	%r1570, %r1569, %r1567;
	add.s32 	%r1571, %r1570, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 30;
	shr.b32 	%rhs, %r1543, 2;
	add.u32 	%r1572, %lhs, %rhs;
	}
	xor.b32  	%r1573, %r1404, %r1380;
	xor.b32  	%r1574, %r1573, %r1476;
	xor.b32  	%r1575, %r1574, %r1536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1575, 1;
	shr.b32 	%rhs, %r1575, 31;
	add.u32 	%r1576, %lhs, %rhs;
	}
	add.s32 	%r1577, %r1544, %r1576;
	xor.b32  	%r1578, %r1557, %r1558;
	xor.b32  	%r1579, %r1572, %r1557;
	and.b32  	%r1580, %r1579, %r1578;
	xor.b32  	%r1581, %r1580, %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1571, 5;
	shr.b32 	%rhs, %r1571, 27;
	add.u32 	%r1582, %lhs, %rhs;
	}
	add.s32 	%r1583, %r1577, %r1582;
	add.s32 	%r1584, %r1583, %r1581;
	add.s32 	%r1585, %r1584, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 30;
	shr.b32 	%rhs, %r1557, 2;
	add.u32 	%r1586, %lhs, %rhs;
	}
	xor.b32  	%r1587, %r1416, %r1392;
	xor.b32  	%r1588, %r1587, %r1488;
	xor.b32  	%r1589, %r1588, %r1548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 1;
	shr.b32 	%rhs, %r1589, 31;
	add.u32 	%r1590, %lhs, %rhs;
	}
	add.s32 	%r1591, %r1558, %r1590;
	xor.b32  	%r1592, %r1571, %r1572;
	xor.b32  	%r1593, %r1586, %r1571;
	and.b32  	%r1594, %r1593, %r1592;
	xor.b32  	%r1595, %r1594, %r1571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 5;
	shr.b32 	%rhs, %r1585, 27;
	add.u32 	%r1596, %lhs, %rhs;
	}
	add.s32 	%r1597, %r1591, %r1596;
	add.s32 	%r1598, %r1597, %r1595;
	add.s32 	%r1599, %r1598, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1571, 30;
	shr.b32 	%rhs, %r1571, 2;
	add.u32 	%r1600, %lhs, %rhs;
	}
	xor.b32  	%r1601, %r1428, %r1404;
	xor.b32  	%r1602, %r1601, %r1500;
	xor.b32  	%r1603, %r1602, %r1562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 1;
	shr.b32 	%rhs, %r1603, 31;
	add.u32 	%r1604, %lhs, %rhs;
	}
	add.s32 	%r1605, %r1572, %r1604;
	xor.b32  	%r1606, %r1585, %r1586;
	xor.b32  	%r1607, %r1600, %r1585;
	and.b32  	%r1608, %r1607, %r1606;
	xor.b32  	%r1609, %r1608, %r1585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1599, 5;
	shr.b32 	%rhs, %r1599, 27;
	add.u32 	%r1610, %lhs, %rhs;
	}
	add.s32 	%r1611, %r1605, %r1610;
	add.s32 	%r1612, %r1611, %r1609;
	add.s32 	%r1613, %r1612, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1585, 30;
	shr.b32 	%rhs, %r1585, 2;
	add.u32 	%r1614, %lhs, %rhs;
	}
	xor.b32  	%r1615, %r1440, %r1416;
	xor.b32  	%r1616, %r1615, %r1512;
	xor.b32  	%r1617, %r1616, %r1576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 1;
	shr.b32 	%rhs, %r1617, 31;
	add.u32 	%r1618, %lhs, %rhs;
	}
	add.s32 	%r1619, %r1586, %r1618;
	xor.b32  	%r1620, %r1599, %r1600;
	xor.b32  	%r1621, %r1614, %r1599;
	and.b32  	%r1622, %r1621, %r1620;
	xor.b32  	%r1623, %r1622, %r1599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1613, 5;
	shr.b32 	%rhs, %r1613, 27;
	add.u32 	%r1624, %lhs, %rhs;
	}
	add.s32 	%r1625, %r1619, %r1624;
	add.s32 	%r1626, %r1625, %r1623;
	add.s32 	%r1627, %r1626, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1599, 30;
	shr.b32 	%rhs, %r1599, 2;
	add.u32 	%r1628, %lhs, %rhs;
	}
	xor.b32  	%r1629, %r1452, %r1428;
	xor.b32  	%r1630, %r1629, %r1524;
	xor.b32  	%r1631, %r1630, %r1590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 1;
	shr.b32 	%rhs, %r1631, 31;
	add.u32 	%r1632, %lhs, %rhs;
	}
	add.s32 	%r1633, %r1600, %r1632;
	xor.b32  	%r1634, %r1613, %r1614;
	xor.b32  	%r1635, %r1628, %r1613;
	and.b32  	%r1636, %r1635, %r1634;
	xor.b32  	%r1637, %r1636, %r1613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1627, 5;
	shr.b32 	%rhs, %r1627, 27;
	add.u32 	%r1638, %lhs, %rhs;
	}
	add.s32 	%r1639, %r1633, %r1638;
	add.s32 	%r1640, %r1639, %r1637;
	add.s32 	%r1641, %r1640, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1613, 30;
	shr.b32 	%rhs, %r1613, 2;
	add.u32 	%r1642, %lhs, %rhs;
	}
	xor.b32  	%r1643, %r1464, %r1440;
	xor.b32  	%r1644, %r1643, %r1536;
	xor.b32  	%r1645, %r1644, %r1604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 1;
	shr.b32 	%rhs, %r1645, 31;
	add.u32 	%r1646, %lhs, %rhs;
	}
	add.s32 	%r1647, %r1614, %r1646;
	xor.b32  	%r1648, %r1627, %r1628;
	xor.b32  	%r1649, %r1642, %r1627;
	and.b32  	%r1650, %r1649, %r1648;
	xor.b32  	%r1651, %r1650, %r1627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1641, 5;
	shr.b32 	%rhs, %r1641, 27;
	add.u32 	%r1652, %lhs, %rhs;
	}
	add.s32 	%r1653, %r1647, %r1652;
	add.s32 	%r1654, %r1653, %r1651;
	add.s32 	%r1655, %r1654, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1627, 30;
	shr.b32 	%rhs, %r1627, 2;
	add.u32 	%r1656, %lhs, %rhs;
	}
	xor.b32  	%r1657, %r1476, %r1452;
	xor.b32  	%r1658, %r1657, %r1548;
	xor.b32  	%r1659, %r1658, %r1618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1659, 1;
	shr.b32 	%rhs, %r1659, 31;
	add.u32 	%r1660, %lhs, %rhs;
	}
	add.s32 	%r1661, %r1628, %r1660;
	xor.b32  	%r1662, %r1641, %r1642;
	xor.b32  	%r1663, %r1656, %r1641;
	and.b32  	%r1664, %r1663, %r1662;
	xor.b32  	%r1665, %r1664, %r1641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1655, 5;
	shr.b32 	%rhs, %r1655, 27;
	add.u32 	%r1666, %lhs, %rhs;
	}
	add.s32 	%r1667, %r1661, %r1666;
	add.s32 	%r1668, %r1667, %r1665;
	add.s32 	%r1669, %r1668, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1641, 30;
	shr.b32 	%rhs, %r1641, 2;
	add.u32 	%r1670, %lhs, %rhs;
	}
	xor.b32  	%r1671, %r1488, %r1464;
	xor.b32  	%r1672, %r1671, %r1562;
	xor.b32  	%r1673, %r1672, %r1632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 1;
	shr.b32 	%rhs, %r1673, 31;
	add.u32 	%r1674, %lhs, %rhs;
	}
	add.s32 	%r1675, %r1642, %r1674;
	xor.b32  	%r1676, %r1655, %r1656;
	xor.b32  	%r1677, %r1670, %r1655;
	and.b32  	%r1678, %r1677, %r1676;
	xor.b32  	%r1679, %r1678, %r1655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1669, 5;
	shr.b32 	%rhs, %r1669, 27;
	add.u32 	%r1680, %lhs, %rhs;
	}
	add.s32 	%r1681, %r1675, %r1680;
	add.s32 	%r1682, %r1681, %r1679;
	add.s32 	%r1683, %r1682, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1655, 30;
	shr.b32 	%rhs, %r1655, 2;
	add.u32 	%r1684, %lhs, %rhs;
	}
	xor.b32  	%r1685, %r1500, %r1476;
	xor.b32  	%r1686, %r1685, %r1576;
	xor.b32  	%r1687, %r1686, %r1646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 1;
	shr.b32 	%rhs, %r1687, 31;
	add.u32 	%r1688, %lhs, %rhs;
	}
	add.s32 	%r1689, %r1656, %r1688;
	xor.b32  	%r1690, %r1669, %r1670;
	xor.b32  	%r1691, %r1684, %r1669;
	and.b32  	%r1692, %r1691, %r1690;
	xor.b32  	%r1693, %r1692, %r1669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 5;
	shr.b32 	%rhs, %r1683, 27;
	add.u32 	%r1694, %lhs, %rhs;
	}
	add.s32 	%r1695, %r1689, %r1694;
	add.s32 	%r1696, %r1695, %r1693;
	add.s32 	%r1697, %r1696, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1669, 30;
	shr.b32 	%rhs, %r1669, 2;
	add.u32 	%r1698, %lhs, %rhs;
	}
	xor.b32  	%r1699, %r1512, %r1488;
	xor.b32  	%r1700, %r1699, %r1590;
	xor.b32  	%r1701, %r1700, %r1660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 1;
	shr.b32 	%rhs, %r1701, 31;
	add.u32 	%r1702, %lhs, %rhs;
	}
	add.s32 	%r1703, %r1670, %r1702;
	xor.b32  	%r1704, %r1683, %r1684;
	xor.b32  	%r1705, %r1698, %r1683;
	and.b32  	%r1706, %r1705, %r1704;
	xor.b32  	%r1707, %r1706, %r1683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1697, 5;
	shr.b32 	%rhs, %r1697, 27;
	add.u32 	%r1708, %lhs, %rhs;
	}
	add.s32 	%r1709, %r1703, %r1708;
	add.s32 	%r1710, %r1709, %r1707;
	add.s32 	%r1711, %r1710, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1683, 30;
	shr.b32 	%rhs, %r1683, 2;
	add.u32 	%r1712, %lhs, %rhs;
	}
	xor.b32  	%r1713, %r1524, %r1500;
	xor.b32  	%r1714, %r1713, %r1604;
	xor.b32  	%r1715, %r1714, %r1674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1715, 1;
	shr.b32 	%rhs, %r1715, 31;
	add.u32 	%r1716, %lhs, %rhs;
	}
	add.s32 	%r1717, %r1684, %r1716;
	xor.b32  	%r1718, %r1697, %r1698;
	xor.b32  	%r1719, %r1712, %r1697;
	and.b32  	%r1720, %r1719, %r1718;
	xor.b32  	%r1721, %r1720, %r1697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 5;
	shr.b32 	%rhs, %r1711, 27;
	add.u32 	%r1722, %lhs, %rhs;
	}
	add.s32 	%r1723, %r1717, %r1722;
	add.s32 	%r1724, %r1723, %r1721;
	add.s32 	%r1725, %r1724, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1697, 30;
	shr.b32 	%rhs, %r1697, 2;
	add.u32 	%r1726, %lhs, %rhs;
	}
	xor.b32  	%r1727, %r1536, %r1512;
	xor.b32  	%r1728, %r1727, %r1618;
	xor.b32  	%r1729, %r1728, %r1688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1729, 1;
	shr.b32 	%rhs, %r1729, 31;
	add.u32 	%r1730, %lhs, %rhs;
	}
	add.s32 	%r1731, %r1698, %r1730;
	xor.b32  	%r1732, %r1711, %r1712;
	xor.b32  	%r1733, %r1726, %r1711;
	and.b32  	%r1734, %r1733, %r1732;
	xor.b32  	%r1735, %r1734, %r1711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1725, 5;
	shr.b32 	%rhs, %r1725, 27;
	add.u32 	%r1736, %lhs, %rhs;
	}
	add.s32 	%r1737, %r1731, %r1736;
	add.s32 	%r1738, %r1737, %r1735;
	add.s32 	%r1739, %r1738, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1711, 30;
	shr.b32 	%rhs, %r1711, 2;
	add.u32 	%r1740, %lhs, %rhs;
	}
	xor.b32  	%r1741, %r1548, %r1524;
	xor.b32  	%r1742, %r1741, %r1632;
	xor.b32  	%r1743, %r1742, %r1702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1743, 1;
	shr.b32 	%rhs, %r1743, 31;
	add.u32 	%r1744, %lhs, %rhs;
	}
	add.s32 	%r1745, %r1712, %r1744;
	xor.b32  	%r1746, %r1725, %r1726;
	xor.b32  	%r1747, %r1740, %r1725;
	and.b32  	%r1748, %r1747, %r1746;
	xor.b32  	%r1749, %r1748, %r1725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 5;
	shr.b32 	%rhs, %r1739, 27;
	add.u32 	%r1750, %lhs, %rhs;
	}
	add.s32 	%r1751, %r1745, %r1750;
	add.s32 	%r1752, %r1751, %r1749;
	add.s32 	%r1753, %r1752, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1725, 30;
	shr.b32 	%rhs, %r1725, 2;
	add.u32 	%r1754, %lhs, %rhs;
	}
	xor.b32  	%r1755, %r1562, %r1536;
	xor.b32  	%r1756, %r1755, %r1646;
	xor.b32  	%r1757, %r1756, %r1716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 1;
	shr.b32 	%rhs, %r1757, 31;
	add.u32 	%r1758, %lhs, %rhs;
	}
	add.s32 	%r1759, %r1726, %r1758;
	xor.b32  	%r1760, %r1739, %r1740;
	xor.b32  	%r1761, %r1754, %r1739;
	and.b32  	%r1762, %r1761, %r1760;
	xor.b32  	%r1763, %r1762, %r1739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 5;
	shr.b32 	%rhs, %r1753, 27;
	add.u32 	%r1764, %lhs, %rhs;
	}
	add.s32 	%r1765, %r1759, %r1764;
	add.s32 	%r1766, %r1765, %r1763;
	add.s32 	%r1767, %r1766, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 30;
	shr.b32 	%rhs, %r1739, 2;
	add.u32 	%r1768, %lhs, %rhs;
	}
	xor.b32  	%r1769, %r1576, %r1548;
	xor.b32  	%r1770, %r1769, %r1660;
	xor.b32  	%r1771, %r1770, %r1730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 1;
	shr.b32 	%rhs, %r1771, 31;
	add.u32 	%r1772, %lhs, %rhs;
	}
	add.s32 	%r1773, %r1740, %r1772;
	xor.b32  	%r1774, %r1753, %r1754;
	xor.b32  	%r1775, %r1768, %r1753;
	and.b32  	%r1776, %r1775, %r1774;
	xor.b32  	%r1777, %r1776, %r1753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 5;
	shr.b32 	%rhs, %r1767, 27;
	add.u32 	%r1778, %lhs, %rhs;
	}
	add.s32 	%r1779, %r1773, %r1778;
	add.s32 	%r1780, %r1779, %r1777;
	add.s32 	%r1781, %r1780, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 30;
	shr.b32 	%rhs, %r1753, 2;
	add.u32 	%r1782, %lhs, %rhs;
	}
	xor.b32  	%r1783, %r1590, %r1562;
	xor.b32  	%r1784, %r1783, %r1674;
	xor.b32  	%r1785, %r1784, %r1744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 1;
	shr.b32 	%rhs, %r1785, 31;
	add.u32 	%r1786, %lhs, %rhs;
	}
	add.s32 	%r1787, %r1754, %r1786;
	xor.b32  	%r1788, %r1767, %r1768;
	xor.b32  	%r1789, %r1782, %r1767;
	and.b32  	%r1790, %r1789, %r1788;
	xor.b32  	%r1791, %r1790, %r1767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 5;
	shr.b32 	%rhs, %r1781, 27;
	add.u32 	%r1792, %lhs, %rhs;
	}
	add.s32 	%r1793, %r1787, %r1792;
	add.s32 	%r1794, %r1793, %r1791;
	add.s32 	%r1795, %r1794, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 30;
	shr.b32 	%rhs, %r1767, 2;
	add.u32 	%r1796, %lhs, %rhs;
	}
	xor.b32  	%r1797, %r1604, %r1576;
	xor.b32  	%r1798, %r1797, %r1688;
	xor.b32  	%r1799, %r1798, %r1758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 1;
	shr.b32 	%rhs, %r1799, 31;
	add.u32 	%r1800, %lhs, %rhs;
	}
	add.s32 	%r1801, %r1768, %r1800;
	xor.b32  	%r1802, %r1781, %r1782;
	xor.b32  	%r1803, %r1796, %r1781;
	and.b32  	%r1804, %r1803, %r1802;
	xor.b32  	%r1805, %r1804, %r1781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1795, 5;
	shr.b32 	%rhs, %r1795, 27;
	add.u32 	%r1806, %lhs, %rhs;
	}
	add.s32 	%r1807, %r1801, %r1806;
	add.s32 	%r1808, %r1807, %r1805;
	add.s32 	%r1809, %r1808, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 30;
	shr.b32 	%rhs, %r1781, 2;
	add.u32 	%r1810, %lhs, %rhs;
	}
	xor.b32  	%r1811, %r1618, %r1590;
	xor.b32  	%r1812, %r1811, %r1702;
	xor.b32  	%r1813, %r1812, %r1772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 1;
	shr.b32 	%rhs, %r1813, 31;
	add.u32 	%r1814, %lhs, %rhs;
	}
	add.s32 	%r1815, %r1782, %r1814;
	xor.b32  	%r1816, %r1795, %r1796;
	xor.b32  	%r1817, %r1810, %r1795;
	and.b32  	%r1818, %r1817, %r1816;
	xor.b32  	%r1819, %r1818, %r1795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1809, 5;
	shr.b32 	%rhs, %r1809, 27;
	add.u32 	%r1820, %lhs, %rhs;
	}
	add.s32 	%r1821, %r1815, %r1820;
	add.s32 	%r1822, %r1821, %r1819;
	add.s32 	%r1823, %r1822, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1795, 30;
	shr.b32 	%rhs, %r1795, 2;
	add.u32 	%r1824, %lhs, %rhs;
	}
	xor.b32  	%r1825, %r1632, %r1604;
	xor.b32  	%r1826, %r1825, %r1716;
	xor.b32  	%r1827, %r1826, %r1786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1827, 1;
	shr.b32 	%rhs, %r1827, 31;
	add.u32 	%r1828, %lhs, %rhs;
	}
	add.s32 	%r1829, %r1796, %r1828;
	xor.b32  	%r1830, %r1809, %r1810;
	xor.b32  	%r1831, %r1830, %r1824;
	add.s32 	%r1832, %r1829, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 5;
	shr.b32 	%rhs, %r1823, 27;
	add.u32 	%r1833, %lhs, %rhs;
	}
	add.s32 	%r1834, %r1832, %r1833;
	add.s32 	%r1835, %r1834, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1809, 30;
	shr.b32 	%rhs, %r1809, 2;
	add.u32 	%r1836, %lhs, %rhs;
	}
	xor.b32  	%r1837, %r1646, %r1618;
	xor.b32  	%r1838, %r1837, %r1730;
	xor.b32  	%r1839, %r1838, %r1800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 1;
	shr.b32 	%rhs, %r1839, 31;
	add.u32 	%r1840, %lhs, %rhs;
	}
	add.s32 	%r1841, %r1810, %r1840;
	xor.b32  	%r1842, %r1823, %r1824;
	xor.b32  	%r1843, %r1842, %r1836;
	add.s32 	%r1844, %r1841, %r1843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 5;
	shr.b32 	%rhs, %r1835, 27;
	add.u32 	%r1845, %lhs, %rhs;
	}
	add.s32 	%r1846, %r1844, %r1845;
	add.s32 	%r1847, %r1846, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 30;
	shr.b32 	%rhs, %r1823, 2;
	add.u32 	%r1848, %lhs, %rhs;
	}
	xor.b32  	%r1849, %r1660, %r1632;
	xor.b32  	%r1850, %r1849, %r1744;
	xor.b32  	%r1851, %r1850, %r1814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 1;
	shr.b32 	%rhs, %r1851, 31;
	add.u32 	%r1852, %lhs, %rhs;
	}
	add.s32 	%r1853, %r1824, %r1852;
	xor.b32  	%r1854, %r1835, %r1836;
	xor.b32  	%r1855, %r1854, %r1848;
	add.s32 	%r1856, %r1853, %r1855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1847, 5;
	shr.b32 	%rhs, %r1847, 27;
	add.u32 	%r1857, %lhs, %rhs;
	}
	add.s32 	%r1858, %r1856, %r1857;
	add.s32 	%r1859, %r1858, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 30;
	shr.b32 	%rhs, %r1835, 2;
	add.u32 	%r1860, %lhs, %rhs;
	}
	xor.b32  	%r1861, %r1674, %r1646;
	xor.b32  	%r1862, %r1861, %r1758;
	xor.b32  	%r1863, %r1862, %r1828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1863, 1;
	shr.b32 	%rhs, %r1863, 31;
	add.u32 	%r1864, %lhs, %rhs;
	}
	add.s32 	%r1865, %r1836, %r1864;
	xor.b32  	%r1866, %r1847, %r1848;
	xor.b32  	%r1867, %r1866, %r1860;
	add.s32 	%r1868, %r1865, %r1867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 5;
	shr.b32 	%rhs, %r1859, 27;
	add.u32 	%r1869, %lhs, %rhs;
	}
	add.s32 	%r1870, %r1868, %r1869;
	add.s32 	%r1871, %r1870, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1847, 30;
	shr.b32 	%rhs, %r1847, 2;
	add.u32 	%r1872, %lhs, %rhs;
	}
	xor.b32  	%r1873, %r1688, %r1660;
	xor.b32  	%r1874, %r1873, %r1772;
	xor.b32  	%r1875, %r1874, %r1840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1875, 1;
	shr.b32 	%rhs, %r1875, 31;
	add.u32 	%r1876, %lhs, %rhs;
	}
	add.s32 	%r1877, %r1848, %r1876;
	xor.b32  	%r1878, %r1859, %r1860;
	xor.b32  	%r1879, %r1878, %r1872;
	add.s32 	%r1880, %r1877, %r1879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1871, 5;
	shr.b32 	%rhs, %r1871, 27;
	add.u32 	%r1881, %lhs, %rhs;
	}
	add.s32 	%r1882, %r1880, %r1881;
	add.s32 	%r1883, %r1882, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 30;
	shr.b32 	%rhs, %r1859, 2;
	add.u32 	%r1884, %lhs, %rhs;
	}
	xor.b32  	%r1885, %r1702, %r1674;
	xor.b32  	%r1886, %r1885, %r1786;
	xor.b32  	%r1887, %r1886, %r1852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1887, 1;
	shr.b32 	%rhs, %r1887, 31;
	add.u32 	%r1888, %lhs, %rhs;
	}
	add.s32 	%r1889, %r1860, %r1888;
	xor.b32  	%r1890, %r1871, %r1872;
	xor.b32  	%r1891, %r1890, %r1884;
	add.s32 	%r1892, %r1889, %r1891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 5;
	shr.b32 	%rhs, %r1883, 27;
	add.u32 	%r1893, %lhs, %rhs;
	}
	add.s32 	%r1894, %r1892, %r1893;
	add.s32 	%r1895, %r1894, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1871, 30;
	shr.b32 	%rhs, %r1871, 2;
	add.u32 	%r1896, %lhs, %rhs;
	}
	xor.b32  	%r1897, %r1716, %r1688;
	xor.b32  	%r1898, %r1897, %r1800;
	xor.b32  	%r1899, %r1898, %r1864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1899, 1;
	shr.b32 	%rhs, %r1899, 31;
	add.u32 	%r1900, %lhs, %rhs;
	}
	add.s32 	%r1901, %r1872, %r1900;
	xor.b32  	%r1902, %r1883, %r1884;
	xor.b32  	%r1903, %r1902, %r1896;
	add.s32 	%r1904, %r1901, %r1903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1895, 5;
	shr.b32 	%rhs, %r1895, 27;
	add.u32 	%r1905, %lhs, %rhs;
	}
	add.s32 	%r1906, %r1904, %r1905;
	add.s32 	%r1907, %r1906, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 30;
	shr.b32 	%rhs, %r1883, 2;
	add.u32 	%r1908, %lhs, %rhs;
	}
	xor.b32  	%r1909, %r1730, %r1702;
	xor.b32  	%r1910, %r1909, %r1814;
	xor.b32  	%r1911, %r1910, %r1876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 1;
	shr.b32 	%rhs, %r1911, 31;
	add.u32 	%r1912, %lhs, %rhs;
	}
	add.s32 	%r1913, %r1884, %r1912;
	xor.b32  	%r1914, %r1895, %r1896;
	xor.b32  	%r1915, %r1914, %r1908;
	add.s32 	%r1916, %r1913, %r1915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1907, 5;
	shr.b32 	%rhs, %r1907, 27;
	add.u32 	%r1917, %lhs, %rhs;
	}
	add.s32 	%r1918, %r1916, %r1917;
	add.s32 	%r1919, %r1918, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1895, 30;
	shr.b32 	%rhs, %r1895, 2;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r1744, %r1716;
	xor.b32  	%r1922, %r1921, %r1828;
	xor.b32  	%r1923, %r1922, %r1888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1923, 1;
	shr.b32 	%rhs, %r1923, 31;
	add.u32 	%r1924, %lhs, %rhs;
	}
	add.s32 	%r1925, %r1896, %r1924;
	xor.b32  	%r1926, %r1907, %r1908;
	xor.b32  	%r1927, %r1926, %r1920;
	add.s32 	%r1928, %r1925, %r1927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1919, 5;
	shr.b32 	%rhs, %r1919, 27;
	add.u32 	%r1929, %lhs, %rhs;
	}
	add.s32 	%r1930, %r1928, %r1929;
	add.s32 	%r1931, %r1930, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1907, 30;
	shr.b32 	%rhs, %r1907, 2;
	add.u32 	%r1932, %lhs, %rhs;
	}
	xor.b32  	%r1933, %r1758, %r1730;
	xor.b32  	%r1934, %r1933, %r1840;
	xor.b32  	%r1935, %r1934, %r1900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1935, 1;
	shr.b32 	%rhs, %r1935, 31;
	add.u32 	%r1936, %lhs, %rhs;
	}
	add.s32 	%r1937, %r1908, %r1936;
	xor.b32  	%r1938, %r1919, %r1920;
	xor.b32  	%r1939, %r1938, %r1932;
	add.s32 	%r1940, %r1937, %r1939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 5;
	shr.b32 	%rhs, %r1931, 27;
	add.u32 	%r1941, %lhs, %rhs;
	}
	add.s32 	%r1942, %r1940, %r1941;
	add.s32 	%r1943, %r1942, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1919, 30;
	shr.b32 	%rhs, %r1919, 2;
	add.u32 	%r1944, %lhs, %rhs;
	}
	xor.b32  	%r1945, %r1772, %r1744;
	xor.b32  	%r1946, %r1945, %r1852;
	xor.b32  	%r1947, %r1946, %r1912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 1;
	shr.b32 	%rhs, %r1947, 31;
	add.u32 	%r1948, %lhs, %rhs;
	}
	add.s32 	%r1949, %r1920, %r1948;
	xor.b32  	%r1950, %r1931, %r1932;
	xor.b32  	%r1951, %r1950, %r1944;
	add.s32 	%r1952, %r1949, %r1951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1943, 5;
	shr.b32 	%rhs, %r1943, 27;
	add.u32 	%r1953, %lhs, %rhs;
	}
	add.s32 	%r1954, %r1952, %r1953;
	add.s32 	%r1955, %r1954, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 30;
	shr.b32 	%rhs, %r1931, 2;
	add.u32 	%r1956, %lhs, %rhs;
	}
	xor.b32  	%r1957, %r1786, %r1758;
	xor.b32  	%r1958, %r1957, %r1864;
	xor.b32  	%r1959, %r1958, %r1924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1959, 1;
	shr.b32 	%rhs, %r1959, 31;
	add.u32 	%r1960, %lhs, %rhs;
	}
	add.s32 	%r1961, %r1932, %r1960;
	xor.b32  	%r1962, %r1943, %r1944;
	xor.b32  	%r1963, %r1962, %r1956;
	add.s32 	%r1964, %r1961, %r1963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1955, 5;
	shr.b32 	%rhs, %r1955, 27;
	add.u32 	%r1965, %lhs, %rhs;
	}
	add.s32 	%r1966, %r1964, %r1965;
	add.s32 	%r1967, %r1966, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1943, 30;
	shr.b32 	%rhs, %r1943, 2;
	add.u32 	%r1968, %lhs, %rhs;
	}
	xor.b32  	%r1969, %r1800, %r1772;
	xor.b32  	%r1970, %r1969, %r1876;
	xor.b32  	%r1971, %r1970, %r1936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 1;
	shr.b32 	%rhs, %r1971, 31;
	add.u32 	%r1972, %lhs, %rhs;
	}
	add.s32 	%r1973, %r1944, %r1972;
	xor.b32  	%r1974, %r1955, %r1956;
	xor.b32  	%r1975, %r1974, %r1968;
	add.s32 	%r1976, %r1973, %r1975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 5;
	shr.b32 	%rhs, %r1967, 27;
	add.u32 	%r1977, %lhs, %rhs;
	}
	add.s32 	%r1978, %r1976, %r1977;
	add.s32 	%r1979, %r1978, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1955, 30;
	shr.b32 	%rhs, %r1955, 2;
	add.u32 	%r1980, %lhs, %rhs;
	}
	xor.b32  	%r1981, %r1814, %r1786;
	xor.b32  	%r1982, %r1981, %r1888;
	xor.b32  	%r1983, %r1982, %r1948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 1;
	shr.b32 	%rhs, %r1983, 31;
	add.u32 	%r1984, %lhs, %rhs;
	}
	add.s32 	%r1985, %r1956, %r1984;
	xor.b32  	%r1986, %r1967, %r1968;
	xor.b32  	%r1987, %r1986, %r1980;
	add.s32 	%r1988, %r1985, %r1987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 5;
	shr.b32 	%rhs, %r1979, 27;
	add.u32 	%r1989, %lhs, %rhs;
	}
	add.s32 	%r1990, %r1988, %r1989;
	add.s32 	%r1991, %r1990, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 30;
	shr.b32 	%rhs, %r1967, 2;
	add.u32 	%r1992, %lhs, %rhs;
	}
	xor.b32  	%r1993, %r1828, %r1800;
	xor.b32  	%r1994, %r1993, %r1900;
	xor.b32  	%r1995, %r1994, %r1960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1995, 1;
	shr.b32 	%rhs, %r1995, 31;
	add.u32 	%r1996, %lhs, %rhs;
	}
	add.s32 	%r1997, %r1968, %r1996;
	xor.b32  	%r1998, %r1979, %r1980;
	xor.b32  	%r1999, %r1998, %r1992;
	add.s32 	%r2000, %r1997, %r1999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1991, 5;
	shr.b32 	%rhs, %r1991, 27;
	add.u32 	%r2001, %lhs, %rhs;
	}
	add.s32 	%r2002, %r2000, %r2001;
	add.s32 	%r2003, %r2002, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 30;
	shr.b32 	%rhs, %r1979, 2;
	add.u32 	%r2004, %lhs, %rhs;
	}
	xor.b32  	%r2005, %r1840, %r1814;
	xor.b32  	%r2006, %r2005, %r1912;
	xor.b32  	%r2007, %r2006, %r1972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2007, 1;
	shr.b32 	%rhs, %r2007, 31;
	add.u32 	%r2008, %lhs, %rhs;
	}
	add.s32 	%r2009, %r1980, %r2008;
	xor.b32  	%r2010, %r1991, %r1992;
	xor.b32  	%r2011, %r2010, %r2004;
	add.s32 	%r2012, %r2009, %r2011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 5;
	shr.b32 	%rhs, %r2003, 27;
	add.u32 	%r2013, %lhs, %rhs;
	}
	add.s32 	%r2014, %r2012, %r2013;
	add.s32 	%r2015, %r2014, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1991, 30;
	shr.b32 	%rhs, %r1991, 2;
	add.u32 	%r2016, %lhs, %rhs;
	}
	xor.b32  	%r2017, %r1852, %r1828;
	xor.b32  	%r2018, %r2017, %r1924;
	xor.b32  	%r2019, %r2018, %r1984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2019, 1;
	shr.b32 	%rhs, %r2019, 31;
	add.u32 	%r2020, %lhs, %rhs;
	}
	add.s32 	%r2021, %r1992, %r2020;
	xor.b32  	%r2022, %r2003, %r2004;
	xor.b32  	%r2023, %r2022, %r2016;
	add.s32 	%r2024, %r2021, %r2023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 5;
	shr.b32 	%rhs, %r2015, 27;
	add.u32 	%r2025, %lhs, %rhs;
	}
	add.s32 	%r2026, %r2024, %r2025;
	add.s32 	%r2027, %r2026, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 30;
	shr.b32 	%rhs, %r2003, 2;
	add.u32 	%r2028, %lhs, %rhs;
	}
	xor.b32  	%r2029, %r1864, %r1840;
	xor.b32  	%r2030, %r2029, %r1936;
	xor.b32  	%r2031, %r2030, %r1996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2031, 1;
	shr.b32 	%rhs, %r2031, 31;
	add.u32 	%r2032, %lhs, %rhs;
	}
	add.s32 	%r2033, %r2004, %r2032;
	xor.b32  	%r2034, %r2015, %r2016;
	xor.b32  	%r2035, %r2034, %r2028;
	add.s32 	%r2036, %r2033, %r2035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 5;
	shr.b32 	%rhs, %r2027, 27;
	add.u32 	%r2037, %lhs, %rhs;
	}
	add.s32 	%r2038, %r2036, %r2037;
	add.s32 	%r2039, %r2038, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 30;
	shr.b32 	%rhs, %r2015, 2;
	add.u32 	%r2040, %lhs, %rhs;
	}
	xor.b32  	%r2041, %r1876, %r1852;
	xor.b32  	%r2042, %r2041, %r1948;
	xor.b32  	%r2043, %r2042, %r2008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2043, 1;
	shr.b32 	%rhs, %r2043, 31;
	add.u32 	%r2044, %lhs, %rhs;
	}
	add.s32 	%r2045, %r2016, %r2044;
	xor.b32  	%r2046, %r2027, %r2028;
	xor.b32  	%r2047, %r2046, %r2040;
	add.s32 	%r2048, %r2045, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2039, 5;
	shr.b32 	%rhs, %r2039, 27;
	add.u32 	%r2049, %lhs, %rhs;
	}
	add.s32 	%r2050, %r2048, %r2049;
	add.s32 	%r2051, %r2050, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 30;
	shr.b32 	%rhs, %r2027, 2;
	add.u32 	%r2052, %lhs, %rhs;
	}
	xor.b32  	%r2053, %r1888, %r1864;
	xor.b32  	%r2054, %r2053, %r1960;
	xor.b32  	%r2055, %r2054, %r2020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2055, 1;
	shr.b32 	%rhs, %r2055, 31;
	add.u32 	%r2056, %lhs, %rhs;
	}
	add.s32 	%r2057, %r2028, %r2056;
	xor.b32  	%r2058, %r2039, %r2040;
	xor.b32  	%r2059, %r2058, %r2052;
	add.s32 	%r2060, %r2057, %r2059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 5;
	shr.b32 	%rhs, %r2051, 27;
	add.u32 	%r2061, %lhs, %rhs;
	}
	add.s32 	%r2062, %r2060, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2039, 30;
	shr.b32 	%rhs, %r2039, 2;
	add.u32 	%r2063, %lhs, %rhs;
	}
	add.s32 	%r2064, %r2062, 833086679;
	st.u32 	[%rd9+88], %r2064;
	add.s32 	%r2065, %r2050, -1171231393;
	st.u32 	[%rd9+92], %r2065;
	add.s32 	%r2066, %r2063, -1732584194;
	st.u32 	[%rd9+96], %r2066;
	add.s32 	%r2067, %r2052, 271733878;
	st.u32 	[%rd9+100], %r2067;
	add.s32 	%r2068, %r2040, -1009589776;
	st.u32 	[%rd9+104], %r2068;
	st.u32 	[%rd9+108], %r69;
	st.u32 	[%rd9+112], %r135;
	st.u32 	[%rd9+116], %r135;
	st.u32 	[%rd9+120], %r135;
	st.u32 	[%rd9+124], %r135;
	st.u32 	[%rd9+128], %r135;
	st.u32 	[%rd9+132], %r135;
	st.u32 	[%rd9+136], %r135;
	st.u32 	[%rd9+140], %r135;
	st.u32 	[%rd9+144], %r135;
	st.u32 	[%rd9+148], %r135;
	st.u32 	[%rd9+152], %r135;
	st.u32 	[%rd9+156], %r135;
	st.u32 	[%rd9+160], %r135;
	st.u32 	[%rd9+164], %r135;
	st.u32 	[%rd9+168], %r135;
	ret;
}

.func sha1_hmac_final(
	.param .b64 sha1_hmac_final_param_0
)
{
	.reg .pred 	%p<66>;
	.reg .b32 	%r<6658>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [sha1_hmac_final_param_0];
	cvta.to.local.u64 	%rd2, %rd1;
	ld.local.u32 	%r1, [%rd2+84];
	not.b32 	%r383, %r1;
	and.b32  	%r384, %r1, 63;
	bfe.u32 	%r385, %r1, 2, 2;
	and.b32  	%r386, %r383, 3;
	shl.b32 	%r387, %r386, 3;
	mov.u32 	%r388, 255;
	shl.b32 	%r389, %r388, %r387;
	setp.eq.s32	%p1, %r385, 0;
	selp.b32	%r390, %r389, 0, %p1;
	setp.eq.s32	%p2, %r385, 1;
	selp.b32	%r391, %r389, 0, %p2;
	setp.eq.s32	%p3, %r385, 2;
	selp.b32	%r392, %r389, 0, %p3;
	setp.eq.s32	%p4, %r385, 3;
	selp.b32	%r393, %r389, 0, %p4;
	bfe.u32 	%r394, %r1, 4, 2;
	setp.eq.s32	%p5, %r394, 0;
	selp.b32	%r395, -2139062144, 0, %p5;
	and.b32  	%r396, %r390, %r395;
	ld.local.u32 	%r397, [%rd2+20];
	or.b32  	%r6569, %r396, %r397;
	ld.local.u32 	%r398, [%rd2+24];
	ld.local.u32 	%r399, [%rd2+28];
	ld.local.u32 	%r400, [%rd2+32];
	ld.local.u32 	%r401, [%rd2+36];
	ld.local.u32 	%r402, [%rd2+40];
	ld.local.u32 	%r403, [%rd2+44];
	ld.local.u32 	%r404, [%rd2+48];
	ld.local.u32 	%r405, [%rd2+52];
	ld.local.u32 	%r406, [%rd2+56];
	ld.local.u32 	%r407, [%rd2+60];
	ld.local.u32 	%r408, [%rd2+64];
	ld.local.u32 	%r409, [%rd2+68];
	ld.local.u32 	%r410, [%rd2+72];
	ld.local.u32 	%r411, [%rd2+76];
	ld.local.u32 	%r412, [%rd2+80];
	ld.local.u32 	%r6574, [%rd2];
	ld.local.u32 	%r6573, [%rd2+4];
	ld.local.u32 	%r6572, [%rd2+8];
	ld.local.u32 	%r6571, [%rd2+12];
	ld.local.u32 	%r6570, [%rd2+16];
	st.local.u32 	[%rd2+20], %r6569;
	and.b32  	%r413, %r391, %r395;
	or.b32  	%r6568, %r413, %r398;
	st.local.u32 	[%rd2+24], %r6568;
	and.b32  	%r414, %r392, %r395;
	or.b32  	%r6567, %r414, %r399;
	st.local.u32 	[%rd2+28], %r6567;
	and.b32  	%r415, %r393, %r395;
	or.b32  	%r6566, %r415, %r400;
	st.local.u32 	[%rd2+32], %r6566;
	setp.eq.s32	%p6, %r394, 1;
	selp.b32	%r416, -2139062144, 0, %p6;
	and.b32  	%r417, %r390, %r416;
	or.b32  	%r6565, %r417, %r401;
	st.local.u32 	[%rd2+36], %r6565;
	and.b32  	%r418, %r391, %r416;
	or.b32  	%r6564, %r402, %r418;
	st.local.u32 	[%rd2+40], %r6564;
	and.b32  	%r419, %r392, %r416;
	or.b32  	%r6563, %r403, %r419;
	st.local.u32 	[%rd2+44], %r6563;
	and.b32  	%r420, %r393, %r416;
	or.b32  	%r6562, %r404, %r420;
	st.local.u32 	[%rd2+48], %r6562;
	setp.eq.s32	%p7, %r394, 2;
	selp.b32	%r421, -2139062144, 0, %p7;
	and.b32  	%r422, %r390, %r421;
	or.b32  	%r6561, %r405, %r422;
	st.local.u32 	[%rd2+52], %r6561;
	and.b32  	%r423, %r391, %r421;
	or.b32  	%r6560, %r406, %r423;
	st.local.u32 	[%rd2+56], %r6560;
	and.b32  	%r424, %r392, %r421;
	or.b32  	%r6559, %r407, %r424;
	st.local.u32 	[%rd2+60], %r6559;
	and.b32  	%r425, %r393, %r421;
	or.b32  	%r6558, %r408, %r425;
	st.local.u32 	[%rd2+64], %r6558;
	setp.eq.s32	%p8, %r394, 3;
	selp.b32	%r426, -2139062144, 0, %p8;
	and.b32  	%r427, %r390, %r426;
	or.b32  	%r6557, %r409, %r427;
	st.local.u32 	[%rd2+68], %r6557;
	and.b32  	%r428, %r391, %r426;
	or.b32  	%r6556, %r410, %r428;
	st.local.u32 	[%rd2+72], %r6556;
	and.b32  	%r429, %r392, %r426;
	or.b32  	%r16, %r411, %r429;
	st.local.u32 	[%rd2+76], %r16;
	and.b32  	%r430, %r393, %r426;
	or.b32  	%r17, %r412, %r430;
	st.local.u32 	[%rd2+80], %r17;
	setp.lt.u32	%p9, %r384, 56;
	@%p9 bra 	BB5_2;

	add.s32 	%r445, %r6570, %r6569;
	xor.b32  	%r446, %r6571, %r6572;
	and.b32  	%r447, %r446, %r6573;
	xor.b32  	%r448, %r447, %r6571;
	add.s32 	%r449, %r445, %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6574, 5;
	shr.b32 	%rhs, %r6574, 27;
	add.u32 	%r450, %lhs, %rhs;
	}
	add.s32 	%r451, %r449, %r450;
	add.s32 	%r452, %r451, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6573, 30;
	shr.b32 	%rhs, %r6573, 2;
	add.u32 	%r453, %lhs, %rhs;
	}
	xor.b32  	%r454, %r453, %r6572;
	and.b32  	%r455, %r454, %r6574;
	xor.b32  	%r456, %r455, %r6572;
	add.s32 	%r457, %r6571, %r6568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 5;
	shr.b32 	%rhs, %r452, 27;
	add.u32 	%r458, %lhs, %rhs;
	}
	add.s32 	%r459, %r457, %r458;
	add.s32 	%r460, %r459, %r456;
	add.s32 	%r461, %r460, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6574, 30;
	shr.b32 	%rhs, %r6574, 2;
	add.u32 	%r462, %lhs, %rhs;
	}
	xor.b32  	%r463, %r462, %r453;
	and.b32  	%r464, %r463, %r452;
	xor.b32  	%r465, %r464, %r453;
	add.s32 	%r466, %r6572, %r6567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 5;
	shr.b32 	%rhs, %r461, 27;
	add.u32 	%r467, %lhs, %rhs;
	}
	add.s32 	%r468, %r466, %r467;
	add.s32 	%r469, %r468, %r465;
	add.s32 	%r470, %r469, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 30;
	shr.b32 	%rhs, %r452, 2;
	add.u32 	%r471, %lhs, %rhs;
	}
	xor.b32  	%r472, %r471, %r462;
	and.b32  	%r473, %r472, %r461;
	xor.b32  	%r474, %r473, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r470, 5;
	shr.b32 	%rhs, %r470, 27;
	add.u32 	%r475, %lhs, %rhs;
	}
	add.s32 	%r476, %r6566, %r453;
	add.s32 	%r477, %r476, %r475;
	add.s32 	%r478, %r477, %r474;
	add.s32 	%r479, %r478, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 30;
	shr.b32 	%rhs, %r461, 2;
	add.u32 	%r480, %lhs, %rhs;
	}
	xor.b32  	%r481, %r480, %r471;
	and.b32  	%r482, %r481, %r470;
	xor.b32  	%r483, %r482, %r471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 5;
	shr.b32 	%rhs, %r479, 27;
	add.u32 	%r484, %lhs, %rhs;
	}
	add.s32 	%r485, %r6565, %r462;
	add.s32 	%r486, %r485, %r484;
	add.s32 	%r487, %r486, %r483;
	add.s32 	%r488, %r487, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r470, 30;
	shr.b32 	%rhs, %r470, 2;
	add.u32 	%r489, %lhs, %rhs;
	}
	xor.b32  	%r490, %r489, %r480;
	and.b32  	%r491, %r490, %r479;
	xor.b32  	%r492, %r491, %r480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 5;
	shr.b32 	%rhs, %r488, 27;
	add.u32 	%r493, %lhs, %rhs;
	}
	add.s32 	%r494, %r6564, %r471;
	add.s32 	%r495, %r494, %r493;
	add.s32 	%r496, %r495, %r492;
	add.s32 	%r497, %r496, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 30;
	shr.b32 	%rhs, %r479, 2;
	add.u32 	%r498, %lhs, %rhs;
	}
	xor.b32  	%r499, %r498, %r489;
	and.b32  	%r500, %r499, %r488;
	xor.b32  	%r501, %r500, %r489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 5;
	shr.b32 	%rhs, %r497, 27;
	add.u32 	%r502, %lhs, %rhs;
	}
	add.s32 	%r503, %r6563, %r480;
	add.s32 	%r504, %r503, %r502;
	add.s32 	%r505, %r504, %r501;
	add.s32 	%r506, %r505, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 30;
	shr.b32 	%rhs, %r488, 2;
	add.u32 	%r507, %lhs, %rhs;
	}
	xor.b32  	%r508, %r507, %r498;
	and.b32  	%r509, %r508, %r497;
	xor.b32  	%r510, %r509, %r498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 5;
	shr.b32 	%rhs, %r506, 27;
	add.u32 	%r511, %lhs, %rhs;
	}
	add.s32 	%r512, %r6562, %r489;
	add.s32 	%r513, %r512, %r511;
	add.s32 	%r514, %r513, %r510;
	add.s32 	%r515, %r514, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 30;
	shr.b32 	%rhs, %r497, 2;
	add.u32 	%r516, %lhs, %rhs;
	}
	xor.b32  	%r517, %r516, %r507;
	and.b32  	%r518, %r517, %r506;
	xor.b32  	%r519, %r518, %r507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 5;
	shr.b32 	%rhs, %r515, 27;
	add.u32 	%r520, %lhs, %rhs;
	}
	add.s32 	%r521, %r6561, %r498;
	add.s32 	%r522, %r521, %r520;
	add.s32 	%r523, %r522, %r519;
	add.s32 	%r524, %r523, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 30;
	shr.b32 	%rhs, %r506, 2;
	add.u32 	%r525, %lhs, %rhs;
	}
	xor.b32  	%r526, %r525, %r516;
	and.b32  	%r527, %r526, %r515;
	xor.b32  	%r528, %r527, %r516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 5;
	shr.b32 	%rhs, %r524, 27;
	add.u32 	%r529, %lhs, %rhs;
	}
	add.s32 	%r530, %r6560, %r507;
	add.s32 	%r531, %r530, %r529;
	add.s32 	%r532, %r531, %r528;
	add.s32 	%r533, %r532, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 30;
	shr.b32 	%rhs, %r515, 2;
	add.u32 	%r534, %lhs, %rhs;
	}
	xor.b32  	%r535, %r534, %r525;
	and.b32  	%r536, %r535, %r524;
	xor.b32  	%r537, %r536, %r525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 5;
	shr.b32 	%rhs, %r533, 27;
	add.u32 	%r538, %lhs, %rhs;
	}
	add.s32 	%r539, %r6559, %r516;
	add.s32 	%r540, %r539, %r538;
	add.s32 	%r541, %r540, %r537;
	add.s32 	%r542, %r541, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 30;
	shr.b32 	%rhs, %r524, 2;
	add.u32 	%r543, %lhs, %rhs;
	}
	xor.b32  	%r544, %r543, %r534;
	and.b32  	%r545, %r544, %r533;
	xor.b32  	%r546, %r545, %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 5;
	shr.b32 	%rhs, %r542, 27;
	add.u32 	%r547, %lhs, %rhs;
	}
	add.s32 	%r548, %r6558, %r525;
	add.s32 	%r549, %r548, %r547;
	add.s32 	%r550, %r549, %r546;
	add.s32 	%r551, %r550, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 30;
	shr.b32 	%rhs, %r533, 2;
	add.u32 	%r552, %lhs, %rhs;
	}
	xor.b32  	%r553, %r552, %r543;
	and.b32  	%r554, %r553, %r542;
	xor.b32  	%r555, %r554, %r543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 5;
	shr.b32 	%rhs, %r551, 27;
	add.u32 	%r556, %lhs, %rhs;
	}
	add.s32 	%r557, %r6557, %r534;
	add.s32 	%r558, %r557, %r556;
	add.s32 	%r559, %r558, %r555;
	add.s32 	%r560, %r559, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 30;
	shr.b32 	%rhs, %r542, 2;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r561, %r552;
	and.b32  	%r563, %r562, %r551;
	xor.b32  	%r564, %r563, %r552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 5;
	shr.b32 	%rhs, %r560, 27;
	add.u32 	%r565, %lhs, %rhs;
	}
	add.s32 	%r566, %r6556, %r543;
	add.s32 	%r567, %r566, %r565;
	add.s32 	%r568, %r567, %r564;
	add.s32 	%r569, %r568, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 30;
	shr.b32 	%rhs, %r551, 2;
	add.u32 	%r570, %lhs, %rhs;
	}
	xor.b32  	%r571, %r570, %r561;
	and.b32  	%r572, %r571, %r560;
	xor.b32  	%r573, %r572, %r561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 5;
	shr.b32 	%rhs, %r569, 27;
	add.u32 	%r574, %lhs, %rhs;
	}
	add.s32 	%r575, %r16, %r552;
	add.s32 	%r576, %r575, %r574;
	add.s32 	%r577, %r576, %r573;
	add.s32 	%r578, %r577, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 30;
	shr.b32 	%rhs, %r560, 2;
	add.u32 	%r579, %lhs, %rhs;
	}
	xor.b32  	%r580, %r579, %r570;
	and.b32  	%r581, %r580, %r569;
	xor.b32  	%r582, %r581, %r570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 5;
	shr.b32 	%rhs, %r578, 27;
	add.u32 	%r583, %lhs, %rhs;
	}
	add.s32 	%r584, %r17, %r561;
	add.s32 	%r585, %r584, %r583;
	add.s32 	%r586, %r585, %r582;
	add.s32 	%r587, %r586, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r569, 30;
	shr.b32 	%rhs, %r569, 2;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r6567, %r6569;
	xor.b32  	%r590, %r589, %r6561;
	xor.b32  	%r591, %r590, %r6556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 1;
	shr.b32 	%rhs, %r591, 31;
	add.u32 	%r592, %lhs, %rhs;
	}
	add.s32 	%r593, %r570, %r592;
	xor.b32  	%r594, %r588, %r579;
	and.b32  	%r595, %r594, %r578;
	xor.b32  	%r596, %r595, %r579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 5;
	shr.b32 	%rhs, %r587, 27;
	add.u32 	%r597, %lhs, %rhs;
	}
	add.s32 	%r598, %r593, %r597;
	add.s32 	%r599, %r598, %r596;
	add.s32 	%r600, %r599, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 30;
	shr.b32 	%rhs, %r578, 2;
	add.u32 	%r601, %lhs, %rhs;
	}
	xor.b32  	%r602, %r6566, %r6568;
	xor.b32  	%r603, %r602, %r6560;
	xor.b32  	%r604, %r603, %r16;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 1;
	shr.b32 	%rhs, %r604, 31;
	add.u32 	%r605, %lhs, %rhs;
	}
	add.s32 	%r606, %r579, %r605;
	xor.b32  	%r607, %r601, %r588;
	and.b32  	%r608, %r607, %r587;
	xor.b32  	%r609, %r608, %r588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 5;
	shr.b32 	%rhs, %r600, 27;
	add.u32 	%r610, %lhs, %rhs;
	}
	add.s32 	%r611, %r606, %r610;
	add.s32 	%r612, %r611, %r609;
	add.s32 	%r613, %r612, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 30;
	shr.b32 	%rhs, %r587, 2;
	add.u32 	%r614, %lhs, %rhs;
	}
	xor.b32  	%r615, %r6565, %r6567;
	xor.b32  	%r616, %r615, %r6559;
	xor.b32  	%r617, %r616, %r17;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 1;
	shr.b32 	%rhs, %r617, 31;
	add.u32 	%r618, %lhs, %rhs;
	}
	add.s32 	%r619, %r588, %r618;
	xor.b32  	%r620, %r614, %r601;
	and.b32  	%r621, %r620, %r600;
	xor.b32  	%r622, %r621, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 5;
	shr.b32 	%rhs, %r613, 27;
	add.u32 	%r623, %lhs, %rhs;
	}
	add.s32 	%r624, %r619, %r623;
	add.s32 	%r625, %r624, %r622;
	add.s32 	%r626, %r625, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 30;
	shr.b32 	%rhs, %r600, 2;
	add.u32 	%r627, %lhs, %rhs;
	}
	xor.b32  	%r628, %r6564, %r6566;
	xor.b32  	%r629, %r628, %r6558;
	xor.b32  	%r630, %r629, %r592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 1;
	shr.b32 	%rhs, %r630, 31;
	add.u32 	%r631, %lhs, %rhs;
	}
	add.s32 	%r632, %r601, %r631;
	xor.b32  	%r633, %r627, %r614;
	and.b32  	%r634, %r633, %r613;
	xor.b32  	%r635, %r634, %r614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 5;
	shr.b32 	%rhs, %r626, 27;
	add.u32 	%r636, %lhs, %rhs;
	}
	add.s32 	%r637, %r632, %r636;
	add.s32 	%r638, %r637, %r635;
	add.s32 	%r639, %r638, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 30;
	shr.b32 	%rhs, %r613, 2;
	add.u32 	%r640, %lhs, %rhs;
	}
	xor.b32  	%r641, %r6563, %r6565;
	xor.b32  	%r642, %r641, %r6557;
	xor.b32  	%r643, %r642, %r605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 1;
	shr.b32 	%rhs, %r643, 31;
	add.u32 	%r644, %lhs, %rhs;
	}
	add.s32 	%r645, %r614, %r644;
	xor.b32  	%r646, %r626, %r627;
	xor.b32  	%r647, %r646, %r640;
	add.s32 	%r648, %r645, %r647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 5;
	shr.b32 	%rhs, %r639, 27;
	add.u32 	%r649, %lhs, %rhs;
	}
	add.s32 	%r650, %r648, %r649;
	add.s32 	%r651, %r650, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 30;
	shr.b32 	%rhs, %r626, 2;
	add.u32 	%r652, %lhs, %rhs;
	}
	xor.b32  	%r653, %r6562, %r6564;
	xor.b32  	%r654, %r653, %r6556;
	xor.b32  	%r655, %r654, %r618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 1;
	shr.b32 	%rhs, %r655, 31;
	add.u32 	%r656, %lhs, %rhs;
	}
	add.s32 	%r657, %r627, %r656;
	xor.b32  	%r658, %r639, %r640;
	xor.b32  	%r659, %r658, %r652;
	add.s32 	%r660, %r657, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 5;
	shr.b32 	%rhs, %r651, 27;
	add.u32 	%r661, %lhs, %rhs;
	}
	add.s32 	%r662, %r660, %r661;
	add.s32 	%r663, %r662, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 30;
	shr.b32 	%rhs, %r639, 2;
	add.u32 	%r664, %lhs, %rhs;
	}
	xor.b32  	%r665, %r6561, %r6563;
	xor.b32  	%r666, %r665, %r16;
	xor.b32  	%r667, %r666, %r631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 1;
	shr.b32 	%rhs, %r667, 31;
	add.u32 	%r668, %lhs, %rhs;
	}
	add.s32 	%r669, %r640, %r668;
	xor.b32  	%r670, %r651, %r652;
	xor.b32  	%r671, %r670, %r664;
	add.s32 	%r672, %r669, %r671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 5;
	shr.b32 	%rhs, %r663, 27;
	add.u32 	%r673, %lhs, %rhs;
	}
	add.s32 	%r674, %r672, %r673;
	add.s32 	%r675, %r674, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 30;
	shr.b32 	%rhs, %r651, 2;
	add.u32 	%r676, %lhs, %rhs;
	}
	xor.b32  	%r677, %r6560, %r6562;
	xor.b32  	%r678, %r677, %r17;
	xor.b32  	%r679, %r678, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 1;
	shr.b32 	%rhs, %r679, 31;
	add.u32 	%r680, %lhs, %rhs;
	}
	add.s32 	%r681, %r652, %r680;
	xor.b32  	%r682, %r663, %r664;
	xor.b32  	%r683, %r682, %r676;
	add.s32 	%r684, %r681, %r683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 5;
	shr.b32 	%rhs, %r675, 27;
	add.u32 	%r685, %lhs, %rhs;
	}
	add.s32 	%r686, %r684, %r685;
	add.s32 	%r687, %r686, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 30;
	shr.b32 	%rhs, %r663, 2;
	add.u32 	%r688, %lhs, %rhs;
	}
	xor.b32  	%r689, %r6559, %r6561;
	xor.b32  	%r690, %r689, %r592;
	xor.b32  	%r691, %r690, %r656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 1;
	shr.b32 	%rhs, %r691, 31;
	add.u32 	%r692, %lhs, %rhs;
	}
	add.s32 	%r693, %r664, %r692;
	xor.b32  	%r694, %r675, %r676;
	xor.b32  	%r695, %r694, %r688;
	add.s32 	%r696, %r693, %r695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r687, 5;
	shr.b32 	%rhs, %r687, 27;
	add.u32 	%r697, %lhs, %rhs;
	}
	add.s32 	%r698, %r696, %r697;
	add.s32 	%r699, %r698, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 30;
	shr.b32 	%rhs, %r675, 2;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r6558, %r6560;
	xor.b32  	%r702, %r701, %r605;
	xor.b32  	%r703, %r702, %r668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 1;
	shr.b32 	%rhs, %r703, 31;
	add.u32 	%r704, %lhs, %rhs;
	}
	add.s32 	%r705, %r676, %r704;
	xor.b32  	%r706, %r687, %r688;
	xor.b32  	%r707, %r706, %r700;
	add.s32 	%r708, %r705, %r707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 5;
	shr.b32 	%rhs, %r699, 27;
	add.u32 	%r709, %lhs, %rhs;
	}
	add.s32 	%r710, %r708, %r709;
	add.s32 	%r711, %r710, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r687, 30;
	shr.b32 	%rhs, %r687, 2;
	add.u32 	%r712, %lhs, %rhs;
	}
	xor.b32  	%r713, %r6557, %r6559;
	xor.b32  	%r714, %r713, %r618;
	xor.b32  	%r715, %r714, %r680;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 1;
	shr.b32 	%rhs, %r715, 31;
	add.u32 	%r716, %lhs, %rhs;
	}
	add.s32 	%r717, %r688, %r716;
	xor.b32  	%r718, %r699, %r700;
	xor.b32  	%r719, %r718, %r712;
	add.s32 	%r720, %r717, %r719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 5;
	shr.b32 	%rhs, %r711, 27;
	add.u32 	%r721, %lhs, %rhs;
	}
	add.s32 	%r722, %r720, %r721;
	add.s32 	%r723, %r722, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 30;
	shr.b32 	%rhs, %r699, 2;
	add.u32 	%r724, %lhs, %rhs;
	}
	xor.b32  	%r725, %r6556, %r6558;
	xor.b32  	%r726, %r725, %r631;
	xor.b32  	%r727, %r726, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r727, 1;
	shr.b32 	%rhs, %r727, 31;
	add.u32 	%r728, %lhs, %rhs;
	}
	add.s32 	%r729, %r700, %r728;
	xor.b32  	%r730, %r711, %r712;
	xor.b32  	%r731, %r730, %r724;
	add.s32 	%r732, %r729, %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 5;
	shr.b32 	%rhs, %r723, 27;
	add.u32 	%r733, %lhs, %rhs;
	}
	add.s32 	%r734, %r732, %r733;
	add.s32 	%r735, %r734, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 30;
	shr.b32 	%rhs, %r711, 2;
	add.u32 	%r736, %lhs, %rhs;
	}
	xor.b32  	%r737, %r16, %r6557;
	xor.b32  	%r738, %r737, %r644;
	xor.b32  	%r739, %r738, %r704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 1;
	shr.b32 	%rhs, %r739, 31;
	add.u32 	%r740, %lhs, %rhs;
	}
	add.s32 	%r741, %r712, %r740;
	xor.b32  	%r742, %r723, %r724;
	xor.b32  	%r743, %r742, %r736;
	add.s32 	%r744, %r741, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 5;
	shr.b32 	%rhs, %r735, 27;
	add.u32 	%r745, %lhs, %rhs;
	}
	add.s32 	%r746, %r744, %r745;
	add.s32 	%r747, %r746, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 30;
	shr.b32 	%rhs, %r723, 2;
	add.u32 	%r748, %lhs, %rhs;
	}
	xor.b32  	%r749, %r17, %r6556;
	xor.b32  	%r750, %r749, %r656;
	xor.b32  	%r751, %r750, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 1;
	shr.b32 	%rhs, %r751, 31;
	add.u32 	%r752, %lhs, %rhs;
	}
	add.s32 	%r753, %r724, %r752;
	xor.b32  	%r754, %r735, %r736;
	xor.b32  	%r755, %r754, %r748;
	add.s32 	%r756, %r753, %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 5;
	shr.b32 	%rhs, %r747, 27;
	add.u32 	%r757, %lhs, %rhs;
	}
	add.s32 	%r758, %r756, %r757;
	add.s32 	%r759, %r758, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 30;
	shr.b32 	%rhs, %r735, 2;
	add.u32 	%r760, %lhs, %rhs;
	}
	xor.b32  	%r761, %r592, %r16;
	xor.b32  	%r762, %r761, %r668;
	xor.b32  	%r763, %r762, %r728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 1;
	shr.b32 	%rhs, %r763, 31;
	add.u32 	%r764, %lhs, %rhs;
	}
	add.s32 	%r765, %r736, %r764;
	xor.b32  	%r766, %r747, %r748;
	xor.b32  	%r767, %r766, %r760;
	add.s32 	%r768, %r765, %r767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 5;
	shr.b32 	%rhs, %r759, 27;
	add.u32 	%r769, %lhs, %rhs;
	}
	add.s32 	%r770, %r768, %r769;
	add.s32 	%r771, %r770, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 30;
	shr.b32 	%rhs, %r747, 2;
	add.u32 	%r772, %lhs, %rhs;
	}
	xor.b32  	%r773, %r605, %r17;
	xor.b32  	%r774, %r773, %r680;
	xor.b32  	%r775, %r774, %r740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 1;
	shr.b32 	%rhs, %r775, 31;
	add.u32 	%r776, %lhs, %rhs;
	}
	add.s32 	%r777, %r748, %r776;
	xor.b32  	%r778, %r759, %r760;
	xor.b32  	%r779, %r778, %r772;
	add.s32 	%r780, %r777, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 5;
	shr.b32 	%rhs, %r771, 27;
	add.u32 	%r781, %lhs, %rhs;
	}
	add.s32 	%r782, %r780, %r781;
	add.s32 	%r783, %r782, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 30;
	shr.b32 	%rhs, %r759, 2;
	add.u32 	%r784, %lhs, %rhs;
	}
	xor.b32  	%r785, %r618, %r592;
	xor.b32  	%r786, %r785, %r692;
	xor.b32  	%r787, %r786, %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r787, 1;
	shr.b32 	%rhs, %r787, 31;
	add.u32 	%r788, %lhs, %rhs;
	}
	add.s32 	%r789, %r760, %r788;
	xor.b32  	%r790, %r771, %r772;
	xor.b32  	%r791, %r790, %r784;
	add.s32 	%r792, %r789, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 5;
	shr.b32 	%rhs, %r783, 27;
	add.u32 	%r793, %lhs, %rhs;
	}
	add.s32 	%r794, %r792, %r793;
	add.s32 	%r795, %r794, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 30;
	shr.b32 	%rhs, %r771, 2;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r631, %r605;
	xor.b32  	%r798, %r797, %r704;
	xor.b32  	%r799, %r798, %r764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r799, 1;
	shr.b32 	%rhs, %r799, 31;
	add.u32 	%r800, %lhs, %rhs;
	}
	add.s32 	%r801, %r772, %r800;
	xor.b32  	%r802, %r783, %r784;
	xor.b32  	%r803, %r802, %r796;
	add.s32 	%r804, %r801, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 5;
	shr.b32 	%rhs, %r795, 27;
	add.u32 	%r805, %lhs, %rhs;
	}
	add.s32 	%r806, %r804, %r805;
	add.s32 	%r807, %r806, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 30;
	shr.b32 	%rhs, %r783, 2;
	add.u32 	%r808, %lhs, %rhs;
	}
	xor.b32  	%r809, %r644, %r618;
	xor.b32  	%r810, %r809, %r716;
	xor.b32  	%r811, %r810, %r776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 1;
	shr.b32 	%rhs, %r811, 31;
	add.u32 	%r812, %lhs, %rhs;
	}
	add.s32 	%r813, %r784, %r812;
	xor.b32  	%r814, %r795, %r796;
	xor.b32  	%r815, %r814, %r808;
	add.s32 	%r816, %r813, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 5;
	shr.b32 	%rhs, %r807, 27;
	add.u32 	%r817, %lhs, %rhs;
	}
	add.s32 	%r818, %r816, %r817;
	add.s32 	%r819, %r818, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 30;
	shr.b32 	%rhs, %r795, 2;
	add.u32 	%r820, %lhs, %rhs;
	}
	xor.b32  	%r821, %r656, %r631;
	xor.b32  	%r822, %r821, %r728;
	xor.b32  	%r823, %r822, %r788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 1;
	shr.b32 	%rhs, %r823, 31;
	add.u32 	%r824, %lhs, %rhs;
	}
	add.s32 	%r825, %r796, %r824;
	xor.b32  	%r826, %r807, %r808;
	xor.b32  	%r827, %r826, %r820;
	add.s32 	%r828, %r825, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 5;
	shr.b32 	%rhs, %r819, 27;
	add.u32 	%r829, %lhs, %rhs;
	}
	add.s32 	%r830, %r828, %r829;
	add.s32 	%r831, %r830, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 30;
	shr.b32 	%rhs, %r807, 2;
	add.u32 	%r832, %lhs, %rhs;
	}
	xor.b32  	%r833, %r668, %r644;
	xor.b32  	%r834, %r833, %r740;
	xor.b32  	%r835, %r834, %r800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r835, 1;
	shr.b32 	%rhs, %r835, 31;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r837, %r808, %r836;
	xor.b32  	%r838, %r819, %r820;
	xor.b32  	%r839, %r838, %r832;
	add.s32 	%r840, %r837, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r841, %lhs, %rhs;
	}
	add.s32 	%r842, %r840, %r841;
	add.s32 	%r843, %r842, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 30;
	shr.b32 	%rhs, %r819, 2;
	add.u32 	%r844, %lhs, %rhs;
	}
	xor.b32  	%r845, %r680, %r656;
	xor.b32  	%r846, %r845, %r752;
	xor.b32  	%r847, %r846, %r812;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 1;
	shr.b32 	%rhs, %r847, 31;
	add.u32 	%r848, %lhs, %rhs;
	}
	add.s32 	%r849, %r820, %r848;
	xor.b32  	%r850, %r831, %r832;
	xor.b32  	%r851, %r850, %r844;
	add.s32 	%r852, %r849, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 5;
	shr.b32 	%rhs, %r843, 27;
	add.u32 	%r853, %lhs, %rhs;
	}
	add.s32 	%r854, %r852, %r853;
	add.s32 	%r855, %r854, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 30;
	shr.b32 	%rhs, %r831, 2;
	add.u32 	%r856, %lhs, %rhs;
	}
	xor.b32  	%r857, %r692, %r668;
	xor.b32  	%r858, %r857, %r764;
	xor.b32  	%r859, %r858, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 1;
	shr.b32 	%rhs, %r859, 31;
	add.u32 	%r860, %lhs, %rhs;
	}
	add.s32 	%r861, %r832, %r860;
	xor.b32  	%r862, %r843, %r844;
	xor.b32  	%r863, %r862, %r856;
	add.s32 	%r864, %r861, %r863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 5;
	shr.b32 	%rhs, %r855, 27;
	add.u32 	%r865, %lhs, %rhs;
	}
	add.s32 	%r866, %r864, %r865;
	add.s32 	%r867, %r866, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 30;
	shr.b32 	%rhs, %r843, 2;
	add.u32 	%r868, %lhs, %rhs;
	}
	xor.b32  	%r869, %r704, %r680;
	xor.b32  	%r870, %r869, %r776;
	xor.b32  	%r871, %r870, %r836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r871, 1;
	shr.b32 	%rhs, %r871, 31;
	add.u32 	%r872, %lhs, %rhs;
	}
	add.s32 	%r873, %r844, %r872;
	xor.b32  	%r874, %r855, %r856;
	xor.b32  	%r875, %r874, %r868;
	add.s32 	%r876, %r873, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r867, 5;
	shr.b32 	%rhs, %r867, 27;
	add.u32 	%r877, %lhs, %rhs;
	}
	add.s32 	%r878, %r876, %r877;
	add.s32 	%r879, %r878, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 30;
	shr.b32 	%rhs, %r855, 2;
	add.u32 	%r880, %lhs, %rhs;
	}
	xor.b32  	%r881, %r716, %r692;
	xor.b32  	%r882, %r881, %r788;
	xor.b32  	%r883, %r882, %r848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 1;
	shr.b32 	%rhs, %r883, 31;
	add.u32 	%r884, %lhs, %rhs;
	}
	add.s32 	%r885, %r856, %r884;
	xor.b32  	%r886, %r867, %r868;
	xor.b32  	%r887, %r880, %r867;
	and.b32  	%r888, %r887, %r886;
	xor.b32  	%r889, %r888, %r867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 5;
	shr.b32 	%rhs, %r879, 27;
	add.u32 	%r890, %lhs, %rhs;
	}
	add.s32 	%r891, %r885, %r890;
	add.s32 	%r892, %r891, %r889;
	add.s32 	%r893, %r892, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r867, 30;
	shr.b32 	%rhs, %r867, 2;
	add.u32 	%r894, %lhs, %rhs;
	}
	xor.b32  	%r895, %r728, %r704;
	xor.b32  	%r896, %r895, %r800;
	xor.b32  	%r897, %r896, %r860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 1;
	shr.b32 	%rhs, %r897, 31;
	add.u32 	%r898, %lhs, %rhs;
	}
	add.s32 	%r899, %r868, %r898;
	xor.b32  	%r900, %r879, %r880;
	xor.b32  	%r901, %r894, %r879;
	and.b32  	%r902, %r901, %r900;
	xor.b32  	%r903, %r902, %r879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 5;
	shr.b32 	%rhs, %r893, 27;
	add.u32 	%r904, %lhs, %rhs;
	}
	add.s32 	%r905, %r899, %r904;
	add.s32 	%r906, %r905, %r903;
	add.s32 	%r907, %r906, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 30;
	shr.b32 	%rhs, %r879, 2;
	add.u32 	%r908, %lhs, %rhs;
	}
	xor.b32  	%r909, %r740, %r716;
	xor.b32  	%r910, %r909, %r812;
	xor.b32  	%r911, %r910, %r872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 1;
	shr.b32 	%rhs, %r911, 31;
	add.u32 	%r912, %lhs, %rhs;
	}
	add.s32 	%r913, %r880, %r912;
	xor.b32  	%r914, %r893, %r894;
	xor.b32  	%r915, %r908, %r893;
	and.b32  	%r916, %r915, %r914;
	xor.b32  	%r917, %r916, %r893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 5;
	shr.b32 	%rhs, %r907, 27;
	add.u32 	%r918, %lhs, %rhs;
	}
	add.s32 	%r919, %r913, %r918;
	add.s32 	%r920, %r919, %r917;
	add.s32 	%r921, %r920, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 30;
	shr.b32 	%rhs, %r893, 2;
	add.u32 	%r922, %lhs, %rhs;
	}
	xor.b32  	%r923, %r752, %r728;
	xor.b32  	%r924, %r923, %r824;
	xor.b32  	%r925, %r924, %r884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 1;
	shr.b32 	%rhs, %r925, 31;
	add.u32 	%r926, %lhs, %rhs;
	}
	add.s32 	%r927, %r894, %r926;
	xor.b32  	%r928, %r907, %r908;
	xor.b32  	%r929, %r922, %r907;
	and.b32  	%r930, %r929, %r928;
	xor.b32  	%r931, %r930, %r907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 5;
	shr.b32 	%rhs, %r921, 27;
	add.u32 	%r932, %lhs, %rhs;
	}
	add.s32 	%r933, %r927, %r932;
	add.s32 	%r934, %r933, %r931;
	add.s32 	%r935, %r934, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r936, %lhs, %rhs;
	}
	xor.b32  	%r937, %r764, %r740;
	xor.b32  	%r938, %r937, %r836;
	xor.b32  	%r939, %r938, %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 1;
	shr.b32 	%rhs, %r939, 31;
	add.u32 	%r940, %lhs, %rhs;
	}
	add.s32 	%r941, %r908, %r940;
	xor.b32  	%r942, %r921, %r922;
	xor.b32  	%r943, %r936, %r921;
	and.b32  	%r944, %r943, %r942;
	xor.b32  	%r945, %r944, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 5;
	shr.b32 	%rhs, %r935, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	add.s32 	%r947, %r941, %r946;
	add.s32 	%r948, %r947, %r945;
	add.s32 	%r949, %r948, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 30;
	shr.b32 	%rhs, %r921, 2;
	add.u32 	%r950, %lhs, %rhs;
	}
	xor.b32  	%r951, %r776, %r752;
	xor.b32  	%r952, %r951, %r848;
	xor.b32  	%r953, %r952, %r912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 1;
	shr.b32 	%rhs, %r953, 31;
	add.u32 	%r954, %lhs, %rhs;
	}
	add.s32 	%r955, %r922, %r954;
	xor.b32  	%r956, %r935, %r936;
	xor.b32  	%r957, %r950, %r935;
	and.b32  	%r958, %r957, %r956;
	xor.b32  	%r959, %r958, %r935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 5;
	shr.b32 	%rhs, %r949, 27;
	add.u32 	%r960, %lhs, %rhs;
	}
	add.s32 	%r961, %r955, %r960;
	add.s32 	%r962, %r961, %r959;
	add.s32 	%r963, %r962, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 30;
	shr.b32 	%rhs, %r935, 2;
	add.u32 	%r964, %lhs, %rhs;
	}
	xor.b32  	%r965, %r788, %r764;
	xor.b32  	%r966, %r965, %r860;
	xor.b32  	%r967, %r966, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 1;
	shr.b32 	%rhs, %r967, 31;
	add.u32 	%r968, %lhs, %rhs;
	}
	add.s32 	%r969, %r936, %r968;
	xor.b32  	%r970, %r949, %r950;
	xor.b32  	%r971, %r964, %r949;
	and.b32  	%r972, %r971, %r970;
	xor.b32  	%r973, %r972, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r963, 5;
	shr.b32 	%rhs, %r963, 27;
	add.u32 	%r974, %lhs, %rhs;
	}
	add.s32 	%r975, %r969, %r974;
	add.s32 	%r976, %r975, %r973;
	add.s32 	%r977, %r976, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 30;
	shr.b32 	%rhs, %r949, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	xor.b32  	%r979, %r800, %r776;
	xor.b32  	%r980, %r979, %r872;
	xor.b32  	%r981, %r980, %r940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 1;
	shr.b32 	%rhs, %r981, 31;
	add.u32 	%r982, %lhs, %rhs;
	}
	add.s32 	%r983, %r950, %r982;
	xor.b32  	%r984, %r963, %r964;
	xor.b32  	%r985, %r978, %r963;
	and.b32  	%r986, %r985, %r984;
	xor.b32  	%r987, %r986, %r963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 5;
	shr.b32 	%rhs, %r977, 27;
	add.u32 	%r988, %lhs, %rhs;
	}
	add.s32 	%r989, %r983, %r988;
	add.s32 	%r990, %r989, %r987;
	add.s32 	%r991, %r990, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r963, 30;
	shr.b32 	%rhs, %r963, 2;
	add.u32 	%r992, %lhs, %rhs;
	}
	xor.b32  	%r993, %r812, %r788;
	xor.b32  	%r994, %r993, %r884;
	xor.b32  	%r995, %r994, %r954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 1;
	shr.b32 	%rhs, %r995, 31;
	add.u32 	%r996, %lhs, %rhs;
	}
	add.s32 	%r997, %r964, %r996;
	xor.b32  	%r998, %r977, %r978;
	xor.b32  	%r999, %r992, %r977;
	and.b32  	%r1000, %r999, %r998;
	xor.b32  	%r1001, %r1000, %r977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 5;
	shr.b32 	%rhs, %r991, 27;
	add.u32 	%r1002, %lhs, %rhs;
	}
	add.s32 	%r1003, %r997, %r1002;
	add.s32 	%r1004, %r1003, %r1001;
	add.s32 	%r1005, %r1004, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 30;
	shr.b32 	%rhs, %r977, 2;
	add.u32 	%r1006, %lhs, %rhs;
	}
	xor.b32  	%r1007, %r824, %r800;
	xor.b32  	%r1008, %r1007, %r898;
	xor.b32  	%r1009, %r1008, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 1;
	shr.b32 	%rhs, %r1009, 31;
	add.u32 	%r1010, %lhs, %rhs;
	}
	add.s32 	%r1011, %r978, %r1010;
	xor.b32  	%r1012, %r991, %r992;
	xor.b32  	%r1013, %r1006, %r991;
	and.b32  	%r1014, %r1013, %r1012;
	xor.b32  	%r1015, %r1014, %r991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 5;
	shr.b32 	%rhs, %r1005, 27;
	add.u32 	%r1016, %lhs, %rhs;
	}
	add.s32 	%r1017, %r1011, %r1016;
	add.s32 	%r1018, %r1017, %r1015;
	add.s32 	%r1019, %r1018, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 30;
	shr.b32 	%rhs, %r991, 2;
	add.u32 	%r1020, %lhs, %rhs;
	}
	xor.b32  	%r1021, %r836, %r812;
	xor.b32  	%r1022, %r1021, %r912;
	xor.b32  	%r1023, %r1022, %r982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 1;
	shr.b32 	%rhs, %r1023, 31;
	add.u32 	%r1024, %lhs, %rhs;
	}
	add.s32 	%r1025, %r992, %r1024;
	xor.b32  	%r1026, %r1005, %r1006;
	xor.b32  	%r1027, %r1020, %r1005;
	and.b32  	%r1028, %r1027, %r1026;
	xor.b32  	%r1029, %r1028, %r1005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 5;
	shr.b32 	%rhs, %r1019, 27;
	add.u32 	%r1030, %lhs, %rhs;
	}
	add.s32 	%r1031, %r1025, %r1030;
	add.s32 	%r1032, %r1031, %r1029;
	add.s32 	%r1033, %r1032, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1005, 30;
	shr.b32 	%rhs, %r1005, 2;
	add.u32 	%r1034, %lhs, %rhs;
	}
	xor.b32  	%r1035, %r848, %r824;
	xor.b32  	%r1036, %r1035, %r926;
	xor.b32  	%r1037, %r1036, %r996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 1;
	shr.b32 	%rhs, %r1037, 31;
	add.u32 	%r1038, %lhs, %rhs;
	}
	add.s32 	%r1039, %r1006, %r1038;
	xor.b32  	%r1040, %r1019, %r1020;
	xor.b32  	%r1041, %r1034, %r1019;
	and.b32  	%r1042, %r1041, %r1040;
	xor.b32  	%r1043, %r1042, %r1019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 5;
	shr.b32 	%rhs, %r1033, 27;
	add.u32 	%r1044, %lhs, %rhs;
	}
	add.s32 	%r1045, %r1039, %r1044;
	add.s32 	%r1046, %r1045, %r1043;
	add.s32 	%r1047, %r1046, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 30;
	shr.b32 	%rhs, %r1019, 2;
	add.u32 	%r1048, %lhs, %rhs;
	}
	xor.b32  	%r1049, %r860, %r836;
	xor.b32  	%r1050, %r1049, %r940;
	xor.b32  	%r1051, %r1050, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1051, 1;
	shr.b32 	%rhs, %r1051, 31;
	add.u32 	%r1052, %lhs, %rhs;
	}
	add.s32 	%r1053, %r1020, %r1052;
	xor.b32  	%r1054, %r1033, %r1034;
	xor.b32  	%r1055, %r1048, %r1033;
	and.b32  	%r1056, %r1055, %r1054;
	xor.b32  	%r1057, %r1056, %r1033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 5;
	shr.b32 	%rhs, %r1047, 27;
	add.u32 	%r1058, %lhs, %rhs;
	}
	add.s32 	%r1059, %r1053, %r1058;
	add.s32 	%r1060, %r1059, %r1057;
	add.s32 	%r1061, %r1060, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 30;
	shr.b32 	%rhs, %r1033, 2;
	add.u32 	%r1062, %lhs, %rhs;
	}
	xor.b32  	%r1063, %r872, %r848;
	xor.b32  	%r1064, %r1063, %r954;
	xor.b32  	%r1065, %r1064, %r1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 1;
	shr.b32 	%rhs, %r1065, 31;
	add.u32 	%r1066, %lhs, %rhs;
	}
	add.s32 	%r1067, %r1034, %r1066;
	xor.b32  	%r1068, %r1047, %r1048;
	xor.b32  	%r1069, %r1062, %r1047;
	and.b32  	%r1070, %r1069, %r1068;
	xor.b32  	%r1071, %r1070, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 5;
	shr.b32 	%rhs, %r1061, 27;
	add.u32 	%r1072, %lhs, %rhs;
	}
	add.s32 	%r1073, %r1067, %r1072;
	add.s32 	%r1074, %r1073, %r1071;
	add.s32 	%r1075, %r1074, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 30;
	shr.b32 	%rhs, %r1047, 2;
	add.u32 	%r1076, %lhs, %rhs;
	}
	xor.b32  	%r1077, %r884, %r860;
	xor.b32  	%r1078, %r1077, %r968;
	xor.b32  	%r1079, %r1078, %r1038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 1;
	shr.b32 	%rhs, %r1079, 31;
	add.u32 	%r1080, %lhs, %rhs;
	}
	add.s32 	%r1081, %r1048, %r1080;
	xor.b32  	%r1082, %r1061, %r1062;
	xor.b32  	%r1083, %r1076, %r1061;
	and.b32  	%r1084, %r1083, %r1082;
	xor.b32  	%r1085, %r1084, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 5;
	shr.b32 	%rhs, %r1075, 27;
	add.u32 	%r1086, %lhs, %rhs;
	}
	add.s32 	%r1087, %r1081, %r1086;
	add.s32 	%r1088, %r1087, %r1085;
	add.s32 	%r1089, %r1088, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 30;
	shr.b32 	%rhs, %r1061, 2;
	add.u32 	%r1090, %lhs, %rhs;
	}
	xor.b32  	%r1091, %r898, %r872;
	xor.b32  	%r1092, %r1091, %r982;
	xor.b32  	%r1093, %r1092, %r1052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 1;
	shr.b32 	%rhs, %r1093, 31;
	add.u32 	%r1094, %lhs, %rhs;
	}
	add.s32 	%r1095, %r1062, %r1094;
	xor.b32  	%r1096, %r1075, %r1076;
	xor.b32  	%r1097, %r1090, %r1075;
	and.b32  	%r1098, %r1097, %r1096;
	xor.b32  	%r1099, %r1098, %r1075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 5;
	shr.b32 	%rhs, %r1089, 27;
	add.u32 	%r1100, %lhs, %rhs;
	}
	add.s32 	%r1101, %r1095, %r1100;
	add.s32 	%r1102, %r1101, %r1099;
	add.s32 	%r1103, %r1102, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 30;
	shr.b32 	%rhs, %r1075, 2;
	add.u32 	%r1104, %lhs, %rhs;
	}
	xor.b32  	%r1105, %r912, %r884;
	xor.b32  	%r1106, %r1105, %r996;
	xor.b32  	%r1107, %r1106, %r1066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1107, 1;
	shr.b32 	%rhs, %r1107, 31;
	add.u32 	%r1108, %lhs, %rhs;
	}
	add.s32 	%r1109, %r1076, %r1108;
	xor.b32  	%r1110, %r1089, %r1090;
	xor.b32  	%r1111, %r1104, %r1089;
	and.b32  	%r1112, %r1111, %r1110;
	xor.b32  	%r1113, %r1112, %r1089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 5;
	shr.b32 	%rhs, %r1103, 27;
	add.u32 	%r1114, %lhs, %rhs;
	}
	add.s32 	%r1115, %r1109, %r1114;
	add.s32 	%r1116, %r1115, %r1113;
	add.s32 	%r1117, %r1116, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 30;
	shr.b32 	%rhs, %r1089, 2;
	add.u32 	%r1118, %lhs, %rhs;
	}
	xor.b32  	%r1119, %r926, %r898;
	xor.b32  	%r1120, %r1119, %r1010;
	xor.b32  	%r1121, %r1120, %r1080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 1;
	shr.b32 	%rhs, %r1121, 31;
	add.u32 	%r1122, %lhs, %rhs;
	}
	add.s32 	%r1123, %r1090, %r1122;
	xor.b32  	%r1124, %r1103, %r1104;
	xor.b32  	%r1125, %r1118, %r1103;
	and.b32  	%r1126, %r1125, %r1124;
	xor.b32  	%r1127, %r1126, %r1103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 5;
	shr.b32 	%rhs, %r1117, 27;
	add.u32 	%r1128, %lhs, %rhs;
	}
	add.s32 	%r1129, %r1123, %r1128;
	add.s32 	%r1130, %r1129, %r1127;
	add.s32 	%r1131, %r1130, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 30;
	shr.b32 	%rhs, %r1103, 2;
	add.u32 	%r1132, %lhs, %rhs;
	}
	xor.b32  	%r1133, %r940, %r912;
	xor.b32  	%r1134, %r1133, %r1024;
	xor.b32  	%r1135, %r1134, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 1;
	shr.b32 	%rhs, %r1135, 31;
	add.u32 	%r1136, %lhs, %rhs;
	}
	add.s32 	%r1137, %r1104, %r1136;
	xor.b32  	%r1138, %r1117, %r1118;
	xor.b32  	%r1139, %r1132, %r1117;
	and.b32  	%r1140, %r1139, %r1138;
	xor.b32  	%r1141, %r1140, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1131, 5;
	shr.b32 	%rhs, %r1131, 27;
	add.u32 	%r1142, %lhs, %rhs;
	}
	add.s32 	%r1143, %r1137, %r1142;
	add.s32 	%r1144, %r1143, %r1141;
	add.s32 	%r1145, %r1144, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 30;
	shr.b32 	%rhs, %r1117, 2;
	add.u32 	%r1146, %lhs, %rhs;
	}
	xor.b32  	%r1147, %r954, %r926;
	xor.b32  	%r1148, %r1147, %r1038;
	xor.b32  	%r1149, %r1148, %r1108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1149, 1;
	shr.b32 	%rhs, %r1149, 31;
	add.u32 	%r1150, %lhs, %rhs;
	}
	add.s32 	%r1151, %r1118, %r1150;
	xor.b32  	%r1152, %r1131, %r1132;
	xor.b32  	%r1153, %r1146, %r1131;
	and.b32  	%r1154, %r1153, %r1152;
	xor.b32  	%r1155, %r1154, %r1131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1156, %lhs, %rhs;
	}
	add.s32 	%r1157, %r1151, %r1156;
	add.s32 	%r1158, %r1157, %r1155;
	add.s32 	%r1159, %r1158, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1131, 30;
	shr.b32 	%rhs, %r1131, 2;
	add.u32 	%r1160, %lhs, %rhs;
	}
	xor.b32  	%r1161, %r968, %r940;
	xor.b32  	%r1162, %r1161, %r1052;
	xor.b32  	%r1163, %r1162, %r1122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 1;
	shr.b32 	%rhs, %r1163, 31;
	add.u32 	%r1164, %lhs, %rhs;
	}
	add.s32 	%r1165, %r1132, %r1164;
	xor.b32  	%r1166, %r1145, %r1146;
	xor.b32  	%r1167, %r1166, %r1160;
	add.s32 	%r1168, %r1165, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 5;
	shr.b32 	%rhs, %r1159, 27;
	add.u32 	%r1169, %lhs, %rhs;
	}
	add.s32 	%r1170, %r1168, %r1169;
	add.s32 	%r1171, %r1170, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 30;
	shr.b32 	%rhs, %r1145, 2;
	add.u32 	%r1172, %lhs, %rhs;
	}
	xor.b32  	%r1173, %r982, %r954;
	xor.b32  	%r1174, %r1173, %r1066;
	xor.b32  	%r1175, %r1174, %r1136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 1;
	shr.b32 	%rhs, %r1175, 31;
	add.u32 	%r1176, %lhs, %rhs;
	}
	add.s32 	%r1177, %r1146, %r1176;
	xor.b32  	%r1178, %r1159, %r1160;
	xor.b32  	%r1179, %r1178, %r1172;
	add.s32 	%r1180, %r1177, %r1179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 5;
	shr.b32 	%rhs, %r1171, 27;
	add.u32 	%r1181, %lhs, %rhs;
	}
	add.s32 	%r1182, %r1180, %r1181;
	add.s32 	%r1183, %r1182, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 30;
	shr.b32 	%rhs, %r1159, 2;
	add.u32 	%r1184, %lhs, %rhs;
	}
	xor.b32  	%r1185, %r996, %r968;
	xor.b32  	%r1186, %r1185, %r1080;
	xor.b32  	%r1187, %r1186, %r1150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 1;
	shr.b32 	%rhs, %r1187, 31;
	add.u32 	%r1188, %lhs, %rhs;
	}
	add.s32 	%r1189, %r1160, %r1188;
	xor.b32  	%r1190, %r1171, %r1172;
	xor.b32  	%r1191, %r1190, %r1184;
	add.s32 	%r1192, %r1189, %r1191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 5;
	shr.b32 	%rhs, %r1183, 27;
	add.u32 	%r1193, %lhs, %rhs;
	}
	add.s32 	%r1194, %r1192, %r1193;
	add.s32 	%r1195, %r1194, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 30;
	shr.b32 	%rhs, %r1171, 2;
	add.u32 	%r1196, %lhs, %rhs;
	}
	xor.b32  	%r1197, %r1010, %r982;
	xor.b32  	%r1198, %r1197, %r1094;
	xor.b32  	%r1199, %r1198, %r1164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 1;
	shr.b32 	%rhs, %r1199, 31;
	add.u32 	%r1200, %lhs, %rhs;
	}
	add.s32 	%r1201, %r1172, %r1200;
	xor.b32  	%r1202, %r1183, %r1184;
	xor.b32  	%r1203, %r1202, %r1196;
	add.s32 	%r1204, %r1201, %r1203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 5;
	shr.b32 	%rhs, %r1195, 27;
	add.u32 	%r1205, %lhs, %rhs;
	}
	add.s32 	%r1206, %r1204, %r1205;
	add.s32 	%r1207, %r1206, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 30;
	shr.b32 	%rhs, %r1183, 2;
	add.u32 	%r1208, %lhs, %rhs;
	}
	xor.b32  	%r1209, %r1024, %r996;
	xor.b32  	%r1210, %r1209, %r1108;
	xor.b32  	%r1211, %r1210, %r1176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 1;
	shr.b32 	%rhs, %r1211, 31;
	add.u32 	%r1212, %lhs, %rhs;
	}
	add.s32 	%r1213, %r1184, %r1212;
	xor.b32  	%r1214, %r1195, %r1196;
	xor.b32  	%r1215, %r1214, %r1208;
	add.s32 	%r1216, %r1213, %r1215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 5;
	shr.b32 	%rhs, %r1207, 27;
	add.u32 	%r1217, %lhs, %rhs;
	}
	add.s32 	%r1218, %r1216, %r1217;
	add.s32 	%r1219, %r1218, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 30;
	shr.b32 	%rhs, %r1195, 2;
	add.u32 	%r1220, %lhs, %rhs;
	}
	xor.b32  	%r1221, %r1038, %r1010;
	xor.b32  	%r1222, %r1221, %r1122;
	xor.b32  	%r1223, %r1222, %r1188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 1;
	shr.b32 	%rhs, %r1223, 31;
	add.u32 	%r1224, %lhs, %rhs;
	}
	add.s32 	%r1225, %r1196, %r1224;
	xor.b32  	%r1226, %r1207, %r1208;
	xor.b32  	%r1227, %r1226, %r1220;
	add.s32 	%r1228, %r1225, %r1227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 5;
	shr.b32 	%rhs, %r1219, 27;
	add.u32 	%r1229, %lhs, %rhs;
	}
	add.s32 	%r1230, %r1228, %r1229;
	add.s32 	%r1231, %r1230, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1207, 30;
	shr.b32 	%rhs, %r1207, 2;
	add.u32 	%r1232, %lhs, %rhs;
	}
	xor.b32  	%r1233, %r1052, %r1024;
	xor.b32  	%r1234, %r1233, %r1136;
	xor.b32  	%r1235, %r1234, %r1200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 1;
	shr.b32 	%rhs, %r1235, 31;
	add.u32 	%r1236, %lhs, %rhs;
	}
	add.s32 	%r1237, %r1208, %r1236;
	xor.b32  	%r1238, %r1219, %r1220;
	xor.b32  	%r1239, %r1238, %r1232;
	add.s32 	%r1240, %r1237, %r1239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 5;
	shr.b32 	%rhs, %r1231, 27;
	add.u32 	%r1241, %lhs, %rhs;
	}
	add.s32 	%r1242, %r1240, %r1241;
	add.s32 	%r1243, %r1242, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 30;
	shr.b32 	%rhs, %r1219, 2;
	add.u32 	%r1244, %lhs, %rhs;
	}
	xor.b32  	%r1245, %r1066, %r1038;
	xor.b32  	%r1246, %r1245, %r1150;
	xor.b32  	%r1247, %r1246, %r1212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 1;
	shr.b32 	%rhs, %r1247, 31;
	add.u32 	%r1248, %lhs, %rhs;
	}
	add.s32 	%r1249, %r1220, %r1248;
	xor.b32  	%r1250, %r1231, %r1232;
	xor.b32  	%r1251, %r1250, %r1244;
	add.s32 	%r1252, %r1249, %r1251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 5;
	shr.b32 	%rhs, %r1243, 27;
	add.u32 	%r1253, %lhs, %rhs;
	}
	add.s32 	%r1254, %r1252, %r1253;
	add.s32 	%r1255, %r1254, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 30;
	shr.b32 	%rhs, %r1231, 2;
	add.u32 	%r1256, %lhs, %rhs;
	}
	xor.b32  	%r1257, %r1080, %r1052;
	xor.b32  	%r1258, %r1257, %r1164;
	xor.b32  	%r1259, %r1258, %r1224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 1;
	shr.b32 	%rhs, %r1259, 31;
	add.u32 	%r1260, %lhs, %rhs;
	}
	add.s32 	%r1261, %r1232, %r1260;
	xor.b32  	%r1262, %r1243, %r1244;
	xor.b32  	%r1263, %r1262, %r1256;
	add.s32 	%r1264, %r1261, %r1263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 5;
	shr.b32 	%rhs, %r1255, 27;
	add.u32 	%r1265, %lhs, %rhs;
	}
	add.s32 	%r1266, %r1264, %r1265;
	add.s32 	%r1267, %r1266, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 30;
	shr.b32 	%rhs, %r1243, 2;
	add.u32 	%r1268, %lhs, %rhs;
	}
	xor.b32  	%r1269, %r1094, %r1066;
	xor.b32  	%r1270, %r1269, %r1176;
	xor.b32  	%r1271, %r1270, %r1236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1271, 1;
	shr.b32 	%rhs, %r1271, 31;
	add.u32 	%r1272, %lhs, %rhs;
	}
	add.s32 	%r1273, %r1244, %r1272;
	xor.b32  	%r1274, %r1255, %r1256;
	xor.b32  	%r1275, %r1274, %r1268;
	add.s32 	%r1276, %r1273, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 5;
	shr.b32 	%rhs, %r1267, 27;
	add.u32 	%r1277, %lhs, %rhs;
	}
	add.s32 	%r1278, %r1276, %r1277;
	add.s32 	%r1279, %r1278, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 30;
	shr.b32 	%rhs, %r1255, 2;
	add.u32 	%r1280, %lhs, %rhs;
	}
	xor.b32  	%r1281, %r1108, %r1080;
	xor.b32  	%r1282, %r1281, %r1188;
	xor.b32  	%r1283, %r1282, %r1248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 1;
	shr.b32 	%rhs, %r1283, 31;
	add.u32 	%r1284, %lhs, %rhs;
	}
	add.s32 	%r1285, %r1256, %r1284;
	xor.b32  	%r1286, %r1267, %r1268;
	xor.b32  	%r1287, %r1286, %r1280;
	add.s32 	%r1288, %r1285, %r1287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 5;
	shr.b32 	%rhs, %r1279, 27;
	add.u32 	%r1289, %lhs, %rhs;
	}
	add.s32 	%r1290, %r1288, %r1289;
	add.s32 	%r1291, %r1290, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 30;
	shr.b32 	%rhs, %r1267, 2;
	add.u32 	%r1292, %lhs, %rhs;
	}
	xor.b32  	%r1293, %r1122, %r1094;
	xor.b32  	%r1294, %r1293, %r1200;
	xor.b32  	%r1295, %r1294, %r1260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 1;
	shr.b32 	%rhs, %r1295, 31;
	add.u32 	%r1296, %lhs, %rhs;
	}
	add.s32 	%r1297, %r1268, %r1296;
	xor.b32  	%r1298, %r1279, %r1280;
	xor.b32  	%r1299, %r1298, %r1292;
	add.s32 	%r1300, %r1297, %r1299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 5;
	shr.b32 	%rhs, %r1291, 27;
	add.u32 	%r1301, %lhs, %rhs;
	}
	add.s32 	%r1302, %r1300, %r1301;
	add.s32 	%r1303, %r1302, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 30;
	shr.b32 	%rhs, %r1279, 2;
	add.u32 	%r1304, %lhs, %rhs;
	}
	xor.b32  	%r1305, %r1136, %r1108;
	xor.b32  	%r1306, %r1305, %r1212;
	xor.b32  	%r1307, %r1306, %r1272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 1;
	shr.b32 	%rhs, %r1307, 31;
	add.u32 	%r1308, %lhs, %rhs;
	}
	add.s32 	%r1309, %r1280, %r1308;
	xor.b32  	%r1310, %r1291, %r1292;
	xor.b32  	%r1311, %r1310, %r1304;
	add.s32 	%r1312, %r1309, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 5;
	shr.b32 	%rhs, %r1303, 27;
	add.u32 	%r1313, %lhs, %rhs;
	}
	add.s32 	%r1314, %r1312, %r1313;
	add.s32 	%r1315, %r1314, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 30;
	shr.b32 	%rhs, %r1291, 2;
	add.u32 	%r1316, %lhs, %rhs;
	}
	xor.b32  	%r1317, %r1150, %r1122;
	xor.b32  	%r1318, %r1317, %r1224;
	xor.b32  	%r1319, %r1318, %r1284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 1;
	shr.b32 	%rhs, %r1319, 31;
	add.u32 	%r1320, %lhs, %rhs;
	}
	add.s32 	%r1321, %r1292, %r1320;
	xor.b32  	%r1322, %r1303, %r1304;
	xor.b32  	%r1323, %r1322, %r1316;
	add.s32 	%r1324, %r1321, %r1323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 5;
	shr.b32 	%rhs, %r1315, 27;
	add.u32 	%r1325, %lhs, %rhs;
	}
	add.s32 	%r1326, %r1324, %r1325;
	add.s32 	%r1327, %r1326, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 30;
	shr.b32 	%rhs, %r1303, 2;
	add.u32 	%r1328, %lhs, %rhs;
	}
	xor.b32  	%r1329, %r1164, %r1136;
	xor.b32  	%r1330, %r1329, %r1236;
	xor.b32  	%r1331, %r1330, %r1296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1331, 1;
	shr.b32 	%rhs, %r1331, 31;
	add.u32 	%r1332, %lhs, %rhs;
	}
	add.s32 	%r1333, %r1304, %r1332;
	xor.b32  	%r1334, %r1315, %r1316;
	xor.b32  	%r1335, %r1334, %r1328;
	add.s32 	%r1336, %r1333, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 5;
	shr.b32 	%rhs, %r1327, 27;
	add.u32 	%r1337, %lhs, %rhs;
	}
	add.s32 	%r1338, %r1336, %r1337;
	add.s32 	%r1339, %r1338, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 30;
	shr.b32 	%rhs, %r1315, 2;
	add.u32 	%r1340, %lhs, %rhs;
	}
	xor.b32  	%r1341, %r1176, %r1150;
	xor.b32  	%r1342, %r1341, %r1248;
	xor.b32  	%r1343, %r1342, %r1308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 1;
	shr.b32 	%rhs, %r1343, 31;
	add.u32 	%r1344, %lhs, %rhs;
	}
	add.s32 	%r1345, %r1316, %r1344;
	xor.b32  	%r1346, %r1327, %r1328;
	xor.b32  	%r1347, %r1346, %r1340;
	add.s32 	%r1348, %r1345, %r1347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 5;
	shr.b32 	%rhs, %r1339, 27;
	add.u32 	%r1349, %lhs, %rhs;
	}
	add.s32 	%r1350, %r1348, %r1349;
	add.s32 	%r1351, %r1350, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 30;
	shr.b32 	%rhs, %r1327, 2;
	add.u32 	%r1352, %lhs, %rhs;
	}
	xor.b32  	%r1353, %r1188, %r1164;
	xor.b32  	%r1354, %r1353, %r1260;
	xor.b32  	%r1355, %r1354, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 1;
	shr.b32 	%rhs, %r1355, 31;
	add.u32 	%r1356, %lhs, %rhs;
	}
	add.s32 	%r1357, %r1328, %r1356;
	xor.b32  	%r1358, %r1339, %r1340;
	xor.b32  	%r1359, %r1358, %r1352;
	add.s32 	%r1360, %r1357, %r1359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 5;
	shr.b32 	%rhs, %r1351, 27;
	add.u32 	%r1361, %lhs, %rhs;
	}
	add.s32 	%r1362, %r1360, %r1361;
	add.s32 	%r1363, %r1362, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 30;
	shr.b32 	%rhs, %r1339, 2;
	add.u32 	%r1364, %lhs, %rhs;
	}
	xor.b32  	%r1365, %r1200, %r1176;
	xor.b32  	%r1366, %r1365, %r1272;
	xor.b32  	%r1367, %r1366, %r1332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 1;
	shr.b32 	%rhs, %r1367, 31;
	add.u32 	%r1368, %lhs, %rhs;
	}
	add.s32 	%r1369, %r1340, %r1368;
	xor.b32  	%r1370, %r1351, %r1352;
	xor.b32  	%r1371, %r1370, %r1364;
	add.s32 	%r1372, %r1369, %r1371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 5;
	shr.b32 	%rhs, %r1363, 27;
	add.u32 	%r1373, %lhs, %rhs;
	}
	add.s32 	%r1374, %r1372, %r1373;
	add.s32 	%r1375, %r1374, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 30;
	shr.b32 	%rhs, %r1351, 2;
	add.u32 	%r1376, %lhs, %rhs;
	}
	xor.b32  	%r1377, %r1212, %r1188;
	xor.b32  	%r1378, %r1377, %r1284;
	xor.b32  	%r1379, %r1378, %r1344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 1;
	shr.b32 	%rhs, %r1379, 31;
	add.u32 	%r1380, %lhs, %rhs;
	}
	add.s32 	%r1381, %r1352, %r1380;
	xor.b32  	%r1382, %r1363, %r1364;
	xor.b32  	%r1383, %r1382, %r1376;
	add.s32 	%r1384, %r1381, %r1383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 5;
	shr.b32 	%rhs, %r1375, 27;
	add.u32 	%r1385, %lhs, %rhs;
	}
	add.s32 	%r1386, %r1384, %r1385;
	add.s32 	%r1387, %r1386, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 30;
	shr.b32 	%rhs, %r1363, 2;
	add.u32 	%r1388, %lhs, %rhs;
	}
	xor.b32  	%r1389, %r1224, %r1200;
	xor.b32  	%r1390, %r1389, %r1296;
	xor.b32  	%r1391, %r1390, %r1356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 1;
	shr.b32 	%rhs, %r1391, 31;
	add.u32 	%r1392, %lhs, %rhs;
	}
	add.s32 	%r1393, %r1364, %r1392;
	xor.b32  	%r1394, %r1375, %r1376;
	xor.b32  	%r1395, %r1394, %r1388;
	add.s32 	%r1396, %r1393, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 5;
	shr.b32 	%rhs, %r1387, 27;
	add.u32 	%r1397, %lhs, %rhs;
	}
	add.s32 	%r1398, %r1396, %r1397;
	add.s32 	%r1399, %r1398, %r6574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 30;
	shr.b32 	%rhs, %r1375, 2;
	add.u32 	%r1400, %lhs, %rhs;
	}
	add.s32 	%r6574, %r1399, -899497514;
	st.local.u32 	[%rd2], %r6574;
	add.s32 	%r6573, %r6573, %r1387;
	st.local.u32 	[%rd2+4], %r6573;
	add.s32 	%r6572, %r6572, %r1400;
	st.local.u32 	[%rd2+8], %r6572;
	add.s32 	%r6571, %r6571, %r1388;
	st.local.u32 	[%rd2+12], %r6571;
	add.s32 	%r6570, %r6570, %r1376;
	st.local.u32 	[%rd2+16], %r6570;
	mov.u32 	%r6556, 0;
	st.local.u32 	[%rd2+20], %r6556;
	st.local.u32 	[%rd2+24], %r6556;
	st.local.u32 	[%rd2+28], %r6556;
	st.local.u32 	[%rd2+32], %r6556;
	st.local.u32 	[%rd2+36], %r6556;
	st.local.u32 	[%rd2+40], %r6556;
	st.local.u32 	[%rd2+44], %r6556;
	st.local.u32 	[%rd2+48], %r6556;
	st.local.u32 	[%rd2+52], %r6556;
	st.local.u32 	[%rd2+56], %r6556;
	st.local.u32 	[%rd2+60], %r6556;
	st.local.u32 	[%rd2+64], %r6556;
	st.local.u32 	[%rd2+68], %r6556;
	st.local.u32 	[%rd2+72], %r6556;
	st.local.u32 	[%rd2+76], %r6556;
	st.local.u32 	[%rd2+80], %r6556;
	mov.u32 	%r6557, %r6556;
	mov.u32 	%r6558, %r6556;
	mov.u32 	%r6559, %r6556;
	mov.u32 	%r6560, %r6556;
	mov.u32 	%r6561, %r6556;
	mov.u32 	%r6562, %r6556;
	mov.u32 	%r6563, %r6556;
	mov.u32 	%r6564, %r6556;
	mov.u32 	%r6565, %r6556;
	mov.u32 	%r6566, %r6556;
	mov.u32 	%r6567, %r6556;
	mov.u32 	%r6568, %r6556;
	mov.u32 	%r6569, %r6556;

BB5_2:
	mov.u32 	%r1401, 0;
	st.local.u32 	[%rd2+76], %r1401;
	shl.b32 	%r1402, %r1, 3;
	st.local.u32 	[%rd2+80], %r1402;
	xor.b32  	%r1403, %r6571, %r6572;
	and.b32  	%r1404, %r1403, %r6573;
	xor.b32  	%r1405, %r1404, %r6571;
	add.s32 	%r1406, %r6570, %r6569;
	add.s32 	%r1407, %r1406, %r1405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6574, 5;
	shr.b32 	%rhs, %r6574, 27;
	add.u32 	%r1408, %lhs, %rhs;
	}
	add.s32 	%r1409, %r1407, %r1408;
	add.s32 	%r1410, %r1409, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6573, 30;
	shr.b32 	%rhs, %r6573, 2;
	add.u32 	%r1411, %lhs, %rhs;
	}
	xor.b32  	%r1412, %r1411, %r6572;
	and.b32  	%r1413, %r1412, %r6574;
	xor.b32  	%r1414, %r1413, %r6572;
	add.s32 	%r1415, %r6571, %r6568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 5;
	shr.b32 	%rhs, %r1410, 27;
	add.u32 	%r1416, %lhs, %rhs;
	}
	add.s32 	%r1417, %r1415, %r1416;
	add.s32 	%r1418, %r1417, %r1414;
	add.s32 	%r1419, %r1418, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6574, 30;
	shr.b32 	%rhs, %r6574, 2;
	add.u32 	%r1420, %lhs, %rhs;
	}
	xor.b32  	%r1421, %r1420, %r1411;
	and.b32  	%r1422, %r1421, %r1410;
	xor.b32  	%r1423, %r1422, %r1411;
	add.s32 	%r1424, %r6572, %r6567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 5;
	shr.b32 	%rhs, %r1419, 27;
	add.u32 	%r1425, %lhs, %rhs;
	}
	add.s32 	%r1426, %r1424, %r1425;
	add.s32 	%r1427, %r1426, %r1423;
	add.s32 	%r1428, %r1427, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 30;
	shr.b32 	%rhs, %r1410, 2;
	add.u32 	%r1429, %lhs, %rhs;
	}
	xor.b32  	%r1430, %r1429, %r1420;
	and.b32  	%r1431, %r1430, %r1419;
	xor.b32  	%r1432, %r1431, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 5;
	shr.b32 	%rhs, %r1428, 27;
	add.u32 	%r1433, %lhs, %rhs;
	}
	add.s32 	%r1434, %r6566, %r1411;
	add.s32 	%r1435, %r1434, %r1433;
	add.s32 	%r1436, %r1435, %r1432;
	add.s32 	%r1437, %r1436, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 30;
	shr.b32 	%rhs, %r1419, 2;
	add.u32 	%r1438, %lhs, %rhs;
	}
	xor.b32  	%r1439, %r1438, %r1429;
	and.b32  	%r1440, %r1439, %r1428;
	xor.b32  	%r1441, %r1440, %r1429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1437, 5;
	shr.b32 	%rhs, %r1437, 27;
	add.u32 	%r1442, %lhs, %rhs;
	}
	add.s32 	%r1443, %r6565, %r1420;
	add.s32 	%r1444, %r1443, %r1442;
	add.s32 	%r1445, %r1444, %r1441;
	add.s32 	%r1446, %r1445, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 30;
	shr.b32 	%rhs, %r1428, 2;
	add.u32 	%r1447, %lhs, %rhs;
	}
	xor.b32  	%r1448, %r1447, %r1438;
	and.b32  	%r1449, %r1448, %r1437;
	xor.b32  	%r1450, %r1449, %r1438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 5;
	shr.b32 	%rhs, %r1446, 27;
	add.u32 	%r1451, %lhs, %rhs;
	}
	add.s32 	%r1452, %r6564, %r1429;
	add.s32 	%r1453, %r1452, %r1451;
	add.s32 	%r1454, %r1453, %r1450;
	add.s32 	%r1455, %r1454, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1437, 30;
	shr.b32 	%rhs, %r1437, 2;
	add.u32 	%r1456, %lhs, %rhs;
	}
	xor.b32  	%r1457, %r1456, %r1447;
	and.b32  	%r1458, %r1457, %r1446;
	xor.b32  	%r1459, %r1458, %r1447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 5;
	shr.b32 	%rhs, %r1455, 27;
	add.u32 	%r1460, %lhs, %rhs;
	}
	add.s32 	%r1461, %r6563, %r1438;
	add.s32 	%r1462, %r1461, %r1460;
	add.s32 	%r1463, %r1462, %r1459;
	add.s32 	%r1464, %r1463, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 30;
	shr.b32 	%rhs, %r1446, 2;
	add.u32 	%r1465, %lhs, %rhs;
	}
	xor.b32  	%r1466, %r1465, %r1456;
	and.b32  	%r1467, %r1466, %r1455;
	xor.b32  	%r1468, %r1467, %r1456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 5;
	shr.b32 	%rhs, %r1464, 27;
	add.u32 	%r1469, %lhs, %rhs;
	}
	add.s32 	%r1470, %r6562, %r1447;
	add.s32 	%r1471, %r1470, %r1469;
	add.s32 	%r1472, %r1471, %r1468;
	add.s32 	%r1473, %r1472, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 30;
	shr.b32 	%rhs, %r1455, 2;
	add.u32 	%r1474, %lhs, %rhs;
	}
	xor.b32  	%r1475, %r1474, %r1465;
	and.b32  	%r1476, %r1475, %r1464;
	xor.b32  	%r1477, %r1476, %r1465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 5;
	shr.b32 	%rhs, %r1473, 27;
	add.u32 	%r1478, %lhs, %rhs;
	}
	add.s32 	%r1479, %r6561, %r1456;
	add.s32 	%r1480, %r1479, %r1478;
	add.s32 	%r1481, %r1480, %r1477;
	add.s32 	%r1482, %r1481, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 30;
	shr.b32 	%rhs, %r1464, 2;
	add.u32 	%r1483, %lhs, %rhs;
	}
	xor.b32  	%r1484, %r1483, %r1474;
	and.b32  	%r1485, %r1484, %r1473;
	xor.b32  	%r1486, %r1485, %r1474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 5;
	shr.b32 	%rhs, %r1482, 27;
	add.u32 	%r1487, %lhs, %rhs;
	}
	add.s32 	%r1488, %r6560, %r1465;
	add.s32 	%r1489, %r1488, %r1487;
	add.s32 	%r1490, %r1489, %r1486;
	add.s32 	%r1491, %r1490, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1473, 30;
	shr.b32 	%rhs, %r1473, 2;
	add.u32 	%r1492, %lhs, %rhs;
	}
	xor.b32  	%r1493, %r1492, %r1483;
	and.b32  	%r1494, %r1493, %r1482;
	xor.b32  	%r1495, %r1494, %r1483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 5;
	shr.b32 	%rhs, %r1491, 27;
	add.u32 	%r1496, %lhs, %rhs;
	}
	add.s32 	%r1497, %r6559, %r1474;
	add.s32 	%r1498, %r1497, %r1496;
	add.s32 	%r1499, %r1498, %r1495;
	add.s32 	%r1500, %r1499, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 30;
	shr.b32 	%rhs, %r1482, 2;
	add.u32 	%r1501, %lhs, %rhs;
	}
	xor.b32  	%r1502, %r1501, %r1492;
	and.b32  	%r1503, %r1502, %r1491;
	xor.b32  	%r1504, %r1503, %r1492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 5;
	shr.b32 	%rhs, %r1500, 27;
	add.u32 	%r1505, %lhs, %rhs;
	}
	add.s32 	%r1506, %r6558, %r1483;
	add.s32 	%r1507, %r1506, %r1505;
	add.s32 	%r1508, %r1507, %r1504;
	add.s32 	%r1509, %r1508, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1491, 30;
	shr.b32 	%rhs, %r1491, 2;
	add.u32 	%r1510, %lhs, %rhs;
	}
	xor.b32  	%r1511, %r1510, %r1501;
	and.b32  	%r1512, %r1511, %r1500;
	xor.b32  	%r1513, %r1512, %r1501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1509, 5;
	shr.b32 	%rhs, %r1509, 27;
	add.u32 	%r1514, %lhs, %rhs;
	}
	add.s32 	%r1515, %r6557, %r1492;
	add.s32 	%r1516, %r1515, %r1514;
	add.s32 	%r1517, %r1516, %r1513;
	add.s32 	%r1518, %r1517, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 30;
	shr.b32 	%rhs, %r1500, 2;
	add.u32 	%r1519, %lhs, %rhs;
	}
	xor.b32  	%r1520, %r1519, %r1510;
	and.b32  	%r1521, %r1520, %r1509;
	xor.b32  	%r1522, %r1521, %r1510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 5;
	shr.b32 	%rhs, %r1518, 27;
	add.u32 	%r1523, %lhs, %rhs;
	}
	add.s32 	%r1524, %r6556, %r1501;
	add.s32 	%r1525, %r1524, %r1523;
	add.s32 	%r1526, %r1525, %r1522;
	add.s32 	%r1527, %r1526, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1509, 30;
	shr.b32 	%rhs, %r1509, 2;
	add.u32 	%r1528, %lhs, %rhs;
	}
	xor.b32  	%r1529, %r1528, %r1519;
	and.b32  	%r1530, %r1529, %r1518;
	xor.b32  	%r1531, %r1530, %r1519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 5;
	shr.b32 	%rhs, %r1527, 27;
	add.u32 	%r1532, %lhs, %rhs;
	}
	add.s32 	%r1533, %r1510, %r1532;
	add.s32 	%r1534, %r1533, %r1531;
	add.s32 	%r1535, %r1534, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 30;
	shr.b32 	%rhs, %r1518, 2;
	add.u32 	%r1536, %lhs, %rhs;
	}
	xor.b32  	%r1537, %r1536, %r1528;
	and.b32  	%r1538, %r1537, %r1527;
	xor.b32  	%r1539, %r1538, %r1528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1535, 5;
	shr.b32 	%rhs, %r1535, 27;
	add.u32 	%r1540, %lhs, %rhs;
	}
	add.s32 	%r1541, %r1402, %r1519;
	add.s32 	%r1542, %r1541, %r1540;
	add.s32 	%r1543, %r1542, %r1539;
	add.s32 	%r1544, %r1543, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 30;
	shr.b32 	%rhs, %r1527, 2;
	add.u32 	%r1545, %lhs, %rhs;
	}
	xor.b32  	%r1546, %r6567, %r6569;
	xor.b32  	%r1547, %r1546, %r6561;
	xor.b32  	%r1548, %r1547, %r6556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1548, 1;
	shr.b32 	%rhs, %r1548, 31;
	add.u32 	%r1549, %lhs, %rhs;
	}
	add.s32 	%r1550, %r1528, %r1549;
	xor.b32  	%r1551, %r1545, %r1536;
	and.b32  	%r1552, %r1551, %r1535;
	xor.b32  	%r1553, %r1552, %r1536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 5;
	shr.b32 	%rhs, %r1544, 27;
	add.u32 	%r1554, %lhs, %rhs;
	}
	add.s32 	%r1555, %r1550, %r1554;
	add.s32 	%r1556, %r1555, %r1553;
	add.s32 	%r1557, %r1556, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1535, 30;
	shr.b32 	%rhs, %r1535, 2;
	add.u32 	%r1558, %lhs, %rhs;
	}
	xor.b32  	%r1559, %r6566, %r6568;
	xor.b32  	%r1560, %r1559, %r6560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 1;
	shr.b32 	%rhs, %r1560, 31;
	add.u32 	%r1561, %lhs, %rhs;
	}
	add.s32 	%r1562, %r1536, %r1561;
	xor.b32  	%r1563, %r1558, %r1545;
	and.b32  	%r1564, %r1563, %r1544;
	xor.b32  	%r1565, %r1564, %r1545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 5;
	shr.b32 	%rhs, %r1557, 27;
	add.u32 	%r1566, %lhs, %rhs;
	}
	add.s32 	%r1567, %r1562, %r1566;
	add.s32 	%r1568, %r1567, %r1565;
	add.s32 	%r1569, %r1568, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1544, 30;
	shr.b32 	%rhs, %r1544, 2;
	add.u32 	%r1570, %lhs, %rhs;
	}
	xor.b32  	%r1571, %r6565, %r6567;
	xor.b32  	%r1572, %r1571, %r6559;
	xor.b32  	%r1573, %r1572, %r1402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1573, 1;
	shr.b32 	%rhs, %r1573, 31;
	add.u32 	%r1574, %lhs, %rhs;
	}
	add.s32 	%r1575, %r1545, %r1574;
	xor.b32  	%r1576, %r1570, %r1558;
	and.b32  	%r1577, %r1576, %r1557;
	xor.b32  	%r1578, %r1577, %r1558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1569, 5;
	shr.b32 	%rhs, %r1569, 27;
	add.u32 	%r1579, %lhs, %rhs;
	}
	add.s32 	%r1580, %r1575, %r1579;
	add.s32 	%r1581, %r1580, %r1578;
	add.s32 	%r1582, %r1581, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 30;
	shr.b32 	%rhs, %r1557, 2;
	add.u32 	%r1583, %lhs, %rhs;
	}
	xor.b32  	%r1584, %r6564, %r6566;
	xor.b32  	%r1585, %r1584, %r6558;
	xor.b32  	%r1586, %r1585, %r1549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1586, 1;
	shr.b32 	%rhs, %r1586, 31;
	add.u32 	%r1587, %lhs, %rhs;
	}
	add.s32 	%r1588, %r1558, %r1587;
	xor.b32  	%r1589, %r1583, %r1570;
	and.b32  	%r1590, %r1589, %r1569;
	xor.b32  	%r1591, %r1590, %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 5;
	shr.b32 	%rhs, %r1582, 27;
	add.u32 	%r1592, %lhs, %rhs;
	}
	add.s32 	%r1593, %r1588, %r1592;
	add.s32 	%r1594, %r1593, %r1591;
	add.s32 	%r1595, %r1594, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1569, 30;
	shr.b32 	%rhs, %r1569, 2;
	add.u32 	%r1596, %lhs, %rhs;
	}
	xor.b32  	%r1597, %r6563, %r6565;
	xor.b32  	%r1598, %r1597, %r6557;
	xor.b32  	%r1599, %r1598, %r1561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1599, 1;
	shr.b32 	%rhs, %r1599, 31;
	add.u32 	%r1600, %lhs, %rhs;
	}
	add.s32 	%r1601, %r1570, %r1600;
	xor.b32  	%r1602, %r1582, %r1583;
	xor.b32  	%r1603, %r1602, %r1596;
	add.s32 	%r1604, %r1601, %r1603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 5;
	shr.b32 	%rhs, %r1595, 27;
	add.u32 	%r1605, %lhs, %rhs;
	}
	add.s32 	%r1606, %r1604, %r1605;
	add.s32 	%r1607, %r1606, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 30;
	shr.b32 	%rhs, %r1582, 2;
	add.u32 	%r1608, %lhs, %rhs;
	}
	xor.b32  	%r1609, %r6562, %r6564;
	xor.b32  	%r1610, %r1609, %r6556;
	xor.b32  	%r1611, %r1610, %r1574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1611, 1;
	shr.b32 	%rhs, %r1611, 31;
	add.u32 	%r1612, %lhs, %rhs;
	}
	add.s32 	%r1613, %r1583, %r1612;
	xor.b32  	%r1614, %r1595, %r1596;
	xor.b32  	%r1615, %r1614, %r1608;
	add.s32 	%r1616, %r1613, %r1615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1607, 5;
	shr.b32 	%rhs, %r1607, 27;
	add.u32 	%r1617, %lhs, %rhs;
	}
	add.s32 	%r1618, %r1616, %r1617;
	add.s32 	%r1619, %r1618, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1595, 30;
	shr.b32 	%rhs, %r1595, 2;
	add.u32 	%r1620, %lhs, %rhs;
	}
	xor.b32  	%r1621, %r6561, %r6563;
	xor.b32  	%r1622, %r1621, %r1587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1622, 1;
	shr.b32 	%rhs, %r1622, 31;
	add.u32 	%r1623, %lhs, %rhs;
	}
	add.s32 	%r1624, %r1596, %r1623;
	xor.b32  	%r1625, %r1607, %r1608;
	xor.b32  	%r1626, %r1625, %r1620;
	add.s32 	%r1627, %r1624, %r1626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 5;
	shr.b32 	%rhs, %r1619, 27;
	add.u32 	%r1628, %lhs, %rhs;
	}
	add.s32 	%r1629, %r1627, %r1628;
	add.s32 	%r1630, %r1629, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1607, 30;
	shr.b32 	%rhs, %r1607, 2;
	add.u32 	%r1631, %lhs, %rhs;
	}
	xor.b32  	%r1632, %r6560, %r6562;
	xor.b32  	%r1633, %r1632, %r1402;
	xor.b32  	%r1634, %r1633, %r1600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 1;
	shr.b32 	%rhs, %r1634, 31;
	add.u32 	%r1635, %lhs, %rhs;
	}
	add.s32 	%r1636, %r1608, %r1635;
	xor.b32  	%r1637, %r1619, %r1620;
	xor.b32  	%r1638, %r1637, %r1631;
	add.s32 	%r1639, %r1636, %r1638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1630, 5;
	shr.b32 	%rhs, %r1630, 27;
	add.u32 	%r1640, %lhs, %rhs;
	}
	add.s32 	%r1641, %r1639, %r1640;
	add.s32 	%r1642, %r1641, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 30;
	shr.b32 	%rhs, %r1619, 2;
	add.u32 	%r1643, %lhs, %rhs;
	}
	xor.b32  	%r1644, %r6559, %r6561;
	xor.b32  	%r1645, %r1644, %r1549;
	xor.b32  	%r1646, %r1645, %r1612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 1;
	shr.b32 	%rhs, %r1646, 31;
	add.u32 	%r1647, %lhs, %rhs;
	}
	add.s32 	%r1648, %r1620, %r1647;
	xor.b32  	%r1649, %r1630, %r1631;
	xor.b32  	%r1650, %r1649, %r1643;
	add.s32 	%r1651, %r1648, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 5;
	shr.b32 	%rhs, %r1642, 27;
	add.u32 	%r1652, %lhs, %rhs;
	}
	add.s32 	%r1653, %r1651, %r1652;
	add.s32 	%r1654, %r1653, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1630, 30;
	shr.b32 	%rhs, %r1630, 2;
	add.u32 	%r1655, %lhs, %rhs;
	}
	xor.b32  	%r1656, %r6558, %r6560;
	xor.b32  	%r1657, %r1656, %r1561;
	xor.b32  	%r1658, %r1657, %r1623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 1;
	shr.b32 	%rhs, %r1658, 31;
	add.u32 	%r1659, %lhs, %rhs;
	}
	add.s32 	%r1660, %r1631, %r1659;
	xor.b32  	%r1661, %r1642, %r1643;
	xor.b32  	%r1662, %r1661, %r1655;
	add.s32 	%r1663, %r1660, %r1662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 5;
	shr.b32 	%rhs, %r1654, 27;
	add.u32 	%r1664, %lhs, %rhs;
	}
	add.s32 	%r1665, %r1663, %r1664;
	add.s32 	%r1666, %r1665, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 30;
	shr.b32 	%rhs, %r1642, 2;
	add.u32 	%r1667, %lhs, %rhs;
	}
	xor.b32  	%r1668, %r6557, %r6559;
	xor.b32  	%r1669, %r1668, %r1574;
	xor.b32  	%r1670, %r1669, %r1635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 1;
	shr.b32 	%rhs, %r1670, 31;
	add.u32 	%r1671, %lhs, %rhs;
	}
	add.s32 	%r1672, %r1643, %r1671;
	xor.b32  	%r1673, %r1654, %r1655;
	xor.b32  	%r1674, %r1673, %r1667;
	add.s32 	%r1675, %r1672, %r1674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 5;
	shr.b32 	%rhs, %r1666, 27;
	add.u32 	%r1676, %lhs, %rhs;
	}
	add.s32 	%r1677, %r1675, %r1676;
	add.s32 	%r1678, %r1677, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 30;
	shr.b32 	%rhs, %r1654, 2;
	add.u32 	%r1679, %lhs, %rhs;
	}
	xor.b32  	%r1680, %r6556, %r6558;
	xor.b32  	%r1681, %r1680, %r1587;
	xor.b32  	%r1682, %r1681, %r1647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 1;
	shr.b32 	%rhs, %r1682, 31;
	add.u32 	%r1683, %lhs, %rhs;
	}
	add.s32 	%r1684, %r1655, %r1683;
	xor.b32  	%r1685, %r1666, %r1667;
	xor.b32  	%r1686, %r1685, %r1679;
	add.s32 	%r1687, %r1684, %r1686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1678, 5;
	shr.b32 	%rhs, %r1678, 27;
	add.u32 	%r1688, %lhs, %rhs;
	}
	add.s32 	%r1689, %r1687, %r1688;
	add.s32 	%r1690, %r1689, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 30;
	shr.b32 	%rhs, %r1666, 2;
	add.u32 	%r1691, %lhs, %rhs;
	}
	xor.b32  	%r1692, %r6557, %r1600;
	xor.b32  	%r1693, %r1692, %r1659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 1;
	shr.b32 	%rhs, %r1693, 31;
	add.u32 	%r1694, %lhs, %rhs;
	}
	add.s32 	%r1695, %r1667, %r1694;
	xor.b32  	%r1696, %r1678, %r1679;
	xor.b32  	%r1697, %r1696, %r1691;
	add.s32 	%r1698, %r1695, %r1697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1690, 5;
	shr.b32 	%rhs, %r1690, 27;
	add.u32 	%r1699, %lhs, %rhs;
	}
	add.s32 	%r1700, %r1698, %r1699;
	add.s32 	%r1701, %r1700, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1678, 30;
	shr.b32 	%rhs, %r1678, 2;
	add.u32 	%r1702, %lhs, %rhs;
	}
	xor.b32  	%r1703, %r1402, %r6556;
	xor.b32  	%r1704, %r1703, %r1612;
	xor.b32  	%r1705, %r1704, %r1671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 1;
	shr.b32 	%rhs, %r1705, 31;
	add.u32 	%r1706, %lhs, %rhs;
	}
	add.s32 	%r1707, %r1679, %r1706;
	xor.b32  	%r1708, %r1690, %r1691;
	xor.b32  	%r1709, %r1708, %r1702;
	add.s32 	%r1710, %r1707, %r1709;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 5;
	shr.b32 	%rhs, %r1701, 27;
	add.u32 	%r1711, %lhs, %rhs;
	}
	add.s32 	%r1712, %r1710, %r1711;
	add.s32 	%r1713, %r1712, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1690, 30;
	shr.b32 	%rhs, %r1690, 2;
	add.u32 	%r1714, %lhs, %rhs;
	}
	xor.b32  	%r1715, %r1549, %r1623;
	xor.b32  	%r1716, %r1715, %r1683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 1;
	shr.b32 	%rhs, %r1716, 31;
	add.u32 	%r1717, %lhs, %rhs;
	}
	add.s32 	%r1718, %r1691, %r1717;
	xor.b32  	%r1719, %r1701, %r1702;
	xor.b32  	%r1720, %r1719, %r1714;
	add.s32 	%r1721, %r1718, %r1720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 5;
	shr.b32 	%rhs, %r1713, 27;
	add.u32 	%r1722, %lhs, %rhs;
	}
	add.s32 	%r1723, %r1721, %r1722;
	add.s32 	%r1724, %r1723, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 30;
	shr.b32 	%rhs, %r1701, 2;
	add.u32 	%r1725, %lhs, %rhs;
	}
	xor.b32  	%r1726, %r1561, %r1402;
	xor.b32  	%r1727, %r1726, %r1635;
	xor.b32  	%r1728, %r1727, %r1694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 1;
	shr.b32 	%rhs, %r1728, 31;
	add.u32 	%r1729, %lhs, %rhs;
	}
	add.s32 	%r1730, %r1702, %r1729;
	xor.b32  	%r1731, %r1713, %r1714;
	xor.b32  	%r1732, %r1731, %r1725;
	add.s32 	%r1733, %r1730, %r1732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1724, 5;
	shr.b32 	%rhs, %r1724, 27;
	add.u32 	%r1734, %lhs, %rhs;
	}
	add.s32 	%r1735, %r1733, %r1734;
	add.s32 	%r1736, %r1735, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1713, 30;
	shr.b32 	%rhs, %r1713, 2;
	add.u32 	%r1737, %lhs, %rhs;
	}
	xor.b32  	%r1738, %r1574, %r1549;
	xor.b32  	%r1739, %r1738, %r1647;
	xor.b32  	%r1740, %r1739, %r1706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 1;
	shr.b32 	%rhs, %r1740, 31;
	add.u32 	%r1741, %lhs, %rhs;
	}
	add.s32 	%r1742, %r1714, %r1741;
	xor.b32  	%r1743, %r1724, %r1725;
	xor.b32  	%r1744, %r1743, %r1737;
	add.s32 	%r1745, %r1742, %r1744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 5;
	shr.b32 	%rhs, %r1736, 27;
	add.u32 	%r1746, %lhs, %rhs;
	}
	add.s32 	%r1747, %r1745, %r1746;
	add.s32 	%r1748, %r1747, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1724, 30;
	shr.b32 	%rhs, %r1724, 2;
	add.u32 	%r1749, %lhs, %rhs;
	}
	xor.b32  	%r1750, %r1587, %r1561;
	xor.b32  	%r1751, %r1750, %r1659;
	xor.b32  	%r1752, %r1751, %r1717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1752, 1;
	shr.b32 	%rhs, %r1752, 31;
	add.u32 	%r1753, %lhs, %rhs;
	}
	add.s32 	%r1754, %r1725, %r1753;
	xor.b32  	%r1755, %r1736, %r1737;
	xor.b32  	%r1756, %r1755, %r1749;
	add.s32 	%r1757, %r1754, %r1756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 5;
	shr.b32 	%rhs, %r1748, 27;
	add.u32 	%r1758, %lhs, %rhs;
	}
	add.s32 	%r1759, %r1757, %r1758;
	add.s32 	%r1760, %r1759, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1736, 30;
	shr.b32 	%rhs, %r1736, 2;
	add.u32 	%r1761, %lhs, %rhs;
	}
	xor.b32  	%r1762, %r1600, %r1574;
	xor.b32  	%r1763, %r1762, %r1671;
	xor.b32  	%r1764, %r1763, %r1729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1764, 1;
	shr.b32 	%rhs, %r1764, 31;
	add.u32 	%r1765, %lhs, %rhs;
	}
	add.s32 	%r1766, %r1737, %r1765;
	xor.b32  	%r1767, %r1748, %r1749;
	xor.b32  	%r1768, %r1767, %r1761;
	add.s32 	%r1769, %r1766, %r1768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1760, 5;
	shr.b32 	%rhs, %r1760, 27;
	add.u32 	%r1770, %lhs, %rhs;
	}
	add.s32 	%r1771, %r1769, %r1770;
	add.s32 	%r1772, %r1771, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1748, 30;
	shr.b32 	%rhs, %r1748, 2;
	add.u32 	%r1773, %lhs, %rhs;
	}
	xor.b32  	%r1774, %r1612, %r1587;
	xor.b32  	%r1775, %r1774, %r1683;
	xor.b32  	%r1776, %r1775, %r1741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1776, 1;
	shr.b32 	%rhs, %r1776, 31;
	add.u32 	%r1777, %lhs, %rhs;
	}
	add.s32 	%r1778, %r1749, %r1777;
	xor.b32  	%r1779, %r1760, %r1761;
	xor.b32  	%r1780, %r1779, %r1773;
	add.s32 	%r1781, %r1778, %r1780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 5;
	shr.b32 	%rhs, %r1772, 27;
	add.u32 	%r1782, %lhs, %rhs;
	}
	add.s32 	%r1783, %r1781, %r1782;
	add.s32 	%r1784, %r1783, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1760, 30;
	shr.b32 	%rhs, %r1760, 2;
	add.u32 	%r1785, %lhs, %rhs;
	}
	xor.b32  	%r1786, %r1623, %r1600;
	xor.b32  	%r1787, %r1786, %r1694;
	xor.b32  	%r1788, %r1787, %r1753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1788, 1;
	shr.b32 	%rhs, %r1788, 31;
	add.u32 	%r1789, %lhs, %rhs;
	}
	add.s32 	%r1790, %r1761, %r1789;
	xor.b32  	%r1791, %r1772, %r1773;
	xor.b32  	%r1792, %r1791, %r1785;
	add.s32 	%r1793, %r1790, %r1792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1784, 5;
	shr.b32 	%rhs, %r1784, 27;
	add.u32 	%r1794, %lhs, %rhs;
	}
	add.s32 	%r1795, %r1793, %r1794;
	add.s32 	%r1796, %r1795, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1772, 30;
	shr.b32 	%rhs, %r1772, 2;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1635, %r1612;
	xor.b32  	%r1799, %r1798, %r1706;
	xor.b32  	%r1800, %r1799, %r1765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 1;
	shr.b32 	%rhs, %r1800, 31;
	add.u32 	%r1801, %lhs, %rhs;
	}
	add.s32 	%r1802, %r1773, %r1801;
	xor.b32  	%r1803, %r1784, %r1785;
	xor.b32  	%r1804, %r1803, %r1797;
	add.s32 	%r1805, %r1802, %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1796, 5;
	shr.b32 	%rhs, %r1796, 27;
	add.u32 	%r1806, %lhs, %rhs;
	}
	add.s32 	%r1807, %r1805, %r1806;
	add.s32 	%r1808, %r1807, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1784, 30;
	shr.b32 	%rhs, %r1784, 2;
	add.u32 	%r1809, %lhs, %rhs;
	}
	xor.b32  	%r1810, %r1647, %r1623;
	xor.b32  	%r1811, %r1810, %r1717;
	xor.b32  	%r1812, %r1811, %r1777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1812, 1;
	shr.b32 	%rhs, %r1812, 31;
	add.u32 	%r1813, %lhs, %rhs;
	}
	add.s32 	%r1814, %r1785, %r1813;
	xor.b32  	%r1815, %r1796, %r1797;
	xor.b32  	%r1816, %r1815, %r1809;
	add.s32 	%r1817, %r1814, %r1816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 5;
	shr.b32 	%rhs, %r1808, 27;
	add.u32 	%r1818, %lhs, %rhs;
	}
	add.s32 	%r1819, %r1817, %r1818;
	add.s32 	%r1820, %r1819, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1796, 30;
	shr.b32 	%rhs, %r1796, 2;
	add.u32 	%r1821, %lhs, %rhs;
	}
	xor.b32  	%r1822, %r1659, %r1635;
	xor.b32  	%r1823, %r1822, %r1729;
	xor.b32  	%r1824, %r1823, %r1789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1824, 1;
	shr.b32 	%rhs, %r1824, 31;
	add.u32 	%r1825, %lhs, %rhs;
	}
	add.s32 	%r1826, %r1797, %r1825;
	xor.b32  	%r1827, %r1808, %r1809;
	xor.b32  	%r1828, %r1827, %r1821;
	add.s32 	%r1829, %r1826, %r1828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 5;
	shr.b32 	%rhs, %r1820, 27;
	add.u32 	%r1830, %lhs, %rhs;
	}
	add.s32 	%r1831, %r1829, %r1830;
	add.s32 	%r1832, %r1831, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 30;
	shr.b32 	%rhs, %r1808, 2;
	add.u32 	%r1833, %lhs, %rhs;
	}
	xor.b32  	%r1834, %r1671, %r1647;
	xor.b32  	%r1835, %r1834, %r1741;
	xor.b32  	%r1836, %r1835, %r1801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 1;
	shr.b32 	%rhs, %r1836, 31;
	add.u32 	%r1837, %lhs, %rhs;
	}
	add.s32 	%r1838, %r1809, %r1837;
	xor.b32  	%r1839, %r1820, %r1821;
	xor.b32  	%r1840, %r1833, %r1820;
	and.b32  	%r1841, %r1840, %r1839;
	xor.b32  	%r1842, %r1841, %r1820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1832, 5;
	shr.b32 	%rhs, %r1832, 27;
	add.u32 	%r1843, %lhs, %rhs;
	}
	add.s32 	%r1844, %r1838, %r1843;
	add.s32 	%r1845, %r1844, %r1842;
	add.s32 	%r1846, %r1845, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 30;
	shr.b32 	%rhs, %r1820, 2;
	add.u32 	%r1847, %lhs, %rhs;
	}
	xor.b32  	%r1848, %r1683, %r1659;
	xor.b32  	%r1849, %r1848, %r1753;
	xor.b32  	%r1850, %r1849, %r1813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1850, 1;
	shr.b32 	%rhs, %r1850, 31;
	add.u32 	%r1851, %lhs, %rhs;
	}
	add.s32 	%r1852, %r1821, %r1851;
	xor.b32  	%r1853, %r1832, %r1833;
	xor.b32  	%r1854, %r1847, %r1832;
	and.b32  	%r1855, %r1854, %r1853;
	xor.b32  	%r1856, %r1855, %r1832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 5;
	shr.b32 	%rhs, %r1846, 27;
	add.u32 	%r1857, %lhs, %rhs;
	}
	add.s32 	%r1858, %r1852, %r1857;
	add.s32 	%r1859, %r1858, %r1856;
	add.s32 	%r1860, %r1859, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1832, 30;
	shr.b32 	%rhs, %r1832, 2;
	add.u32 	%r1861, %lhs, %rhs;
	}
	xor.b32  	%r1862, %r1694, %r1671;
	xor.b32  	%r1863, %r1862, %r1765;
	xor.b32  	%r1864, %r1863, %r1825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1864, 1;
	shr.b32 	%rhs, %r1864, 31;
	add.u32 	%r1865, %lhs, %rhs;
	}
	add.s32 	%r1866, %r1833, %r1865;
	xor.b32  	%r1867, %r1846, %r1847;
	xor.b32  	%r1868, %r1861, %r1846;
	and.b32  	%r1869, %r1868, %r1867;
	xor.b32  	%r1870, %r1869, %r1846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1860, 5;
	shr.b32 	%rhs, %r1860, 27;
	add.u32 	%r1871, %lhs, %rhs;
	}
	add.s32 	%r1872, %r1866, %r1871;
	add.s32 	%r1873, %r1872, %r1870;
	add.s32 	%r1874, %r1873, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 30;
	shr.b32 	%rhs, %r1846, 2;
	add.u32 	%r1875, %lhs, %rhs;
	}
	xor.b32  	%r1876, %r1706, %r1683;
	xor.b32  	%r1877, %r1876, %r1777;
	xor.b32  	%r1878, %r1877, %r1837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 1;
	shr.b32 	%rhs, %r1878, 31;
	add.u32 	%r1879, %lhs, %rhs;
	}
	add.s32 	%r1880, %r1847, %r1879;
	xor.b32  	%r1881, %r1860, %r1861;
	xor.b32  	%r1882, %r1875, %r1860;
	and.b32  	%r1883, %r1882, %r1881;
	xor.b32  	%r1884, %r1883, %r1860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 5;
	shr.b32 	%rhs, %r1874, 27;
	add.u32 	%r1885, %lhs, %rhs;
	}
	add.s32 	%r1886, %r1880, %r1885;
	add.s32 	%r1887, %r1886, %r1884;
	add.s32 	%r1888, %r1887, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1860, 30;
	shr.b32 	%rhs, %r1860, 2;
	add.u32 	%r1889, %lhs, %rhs;
	}
	xor.b32  	%r1890, %r1717, %r1694;
	xor.b32  	%r1891, %r1890, %r1789;
	xor.b32  	%r1892, %r1891, %r1851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 1;
	shr.b32 	%rhs, %r1892, 31;
	add.u32 	%r1893, %lhs, %rhs;
	}
	add.s32 	%r1894, %r1861, %r1893;
	xor.b32  	%r1895, %r1874, %r1875;
	xor.b32  	%r1896, %r1889, %r1874;
	and.b32  	%r1897, %r1896, %r1895;
	xor.b32  	%r1898, %r1897, %r1874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 5;
	shr.b32 	%rhs, %r1888, 27;
	add.u32 	%r1899, %lhs, %rhs;
	}
	add.s32 	%r1900, %r1894, %r1899;
	add.s32 	%r1901, %r1900, %r1898;
	add.s32 	%r1902, %r1901, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 30;
	shr.b32 	%rhs, %r1874, 2;
	add.u32 	%r1903, %lhs, %rhs;
	}
	xor.b32  	%r1904, %r1729, %r1706;
	xor.b32  	%r1905, %r1904, %r1801;
	xor.b32  	%r1906, %r1905, %r1865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1906, 1;
	shr.b32 	%rhs, %r1906, 31;
	add.u32 	%r1907, %lhs, %rhs;
	}
	add.s32 	%r1908, %r1875, %r1907;
	xor.b32  	%r1909, %r1888, %r1889;
	xor.b32  	%r1910, %r1903, %r1888;
	and.b32  	%r1911, %r1910, %r1909;
	xor.b32  	%r1912, %r1911, %r1888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1902, 5;
	shr.b32 	%rhs, %r1902, 27;
	add.u32 	%r1913, %lhs, %rhs;
	}
	add.s32 	%r1914, %r1908, %r1913;
	add.s32 	%r1915, %r1914, %r1912;
	add.s32 	%r1916, %r1915, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 30;
	shr.b32 	%rhs, %r1888, 2;
	add.u32 	%r1917, %lhs, %rhs;
	}
	xor.b32  	%r1918, %r1741, %r1717;
	xor.b32  	%r1919, %r1918, %r1813;
	xor.b32  	%r1920, %r1919, %r1879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1920, 1;
	shr.b32 	%rhs, %r1920, 31;
	add.u32 	%r1921, %lhs, %rhs;
	}
	add.s32 	%r1922, %r1889, %r1921;
	xor.b32  	%r1923, %r1902, %r1903;
	xor.b32  	%r1924, %r1917, %r1902;
	and.b32  	%r1925, %r1924, %r1923;
	xor.b32  	%r1926, %r1925, %r1902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 5;
	shr.b32 	%rhs, %r1916, 27;
	add.u32 	%r1927, %lhs, %rhs;
	}
	add.s32 	%r1928, %r1922, %r1927;
	add.s32 	%r1929, %r1928, %r1926;
	add.s32 	%r1930, %r1929, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1902, 30;
	shr.b32 	%rhs, %r1902, 2;
	add.u32 	%r1931, %lhs, %rhs;
	}
	xor.b32  	%r1932, %r1753, %r1729;
	xor.b32  	%r1933, %r1932, %r1825;
	xor.b32  	%r1934, %r1933, %r1893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 1;
	shr.b32 	%rhs, %r1934, 31;
	add.u32 	%r1935, %lhs, %rhs;
	}
	add.s32 	%r1936, %r1903, %r1935;
	xor.b32  	%r1937, %r1916, %r1917;
	xor.b32  	%r1938, %r1931, %r1916;
	and.b32  	%r1939, %r1938, %r1937;
	xor.b32  	%r1940, %r1939, %r1916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 5;
	shr.b32 	%rhs, %r1930, 27;
	add.u32 	%r1941, %lhs, %rhs;
	}
	add.s32 	%r1942, %r1936, %r1941;
	add.s32 	%r1943, %r1942, %r1940;
	add.s32 	%r1944, %r1943, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 30;
	shr.b32 	%rhs, %r1916, 2;
	add.u32 	%r1945, %lhs, %rhs;
	}
	xor.b32  	%r1946, %r1765, %r1741;
	xor.b32  	%r1947, %r1946, %r1837;
	xor.b32  	%r1948, %r1947, %r1907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 1;
	shr.b32 	%rhs, %r1948, 31;
	add.u32 	%r1949, %lhs, %rhs;
	}
	add.s32 	%r1950, %r1917, %r1949;
	xor.b32  	%r1951, %r1930, %r1931;
	xor.b32  	%r1952, %r1945, %r1930;
	and.b32  	%r1953, %r1952, %r1951;
	xor.b32  	%r1954, %r1953, %r1930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1944, 5;
	shr.b32 	%rhs, %r1944, 27;
	add.u32 	%r1955, %lhs, %rhs;
	}
	add.s32 	%r1956, %r1950, %r1955;
	add.s32 	%r1957, %r1956, %r1954;
	add.s32 	%r1958, %r1957, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 30;
	shr.b32 	%rhs, %r1930, 2;
	add.u32 	%r1959, %lhs, %rhs;
	}
	xor.b32  	%r1960, %r1777, %r1753;
	xor.b32  	%r1961, %r1960, %r1851;
	xor.b32  	%r1962, %r1961, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 1;
	shr.b32 	%rhs, %r1962, 31;
	add.u32 	%r1963, %lhs, %rhs;
	}
	add.s32 	%r1964, %r1931, %r1963;
	xor.b32  	%r1965, %r1944, %r1945;
	xor.b32  	%r1966, %r1959, %r1944;
	and.b32  	%r1967, %r1966, %r1965;
	xor.b32  	%r1968, %r1967, %r1944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1958, 5;
	shr.b32 	%rhs, %r1958, 27;
	add.u32 	%r1969, %lhs, %rhs;
	}
	add.s32 	%r1970, %r1964, %r1969;
	add.s32 	%r1971, %r1970, %r1968;
	add.s32 	%r1972, %r1971, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1944, 30;
	shr.b32 	%rhs, %r1944, 2;
	add.u32 	%r1973, %lhs, %rhs;
	}
	xor.b32  	%r1974, %r1789, %r1765;
	xor.b32  	%r1975, %r1974, %r1865;
	xor.b32  	%r1976, %r1975, %r1935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 1;
	shr.b32 	%rhs, %r1976, 31;
	add.u32 	%r1977, %lhs, %rhs;
	}
	add.s32 	%r1978, %r1945, %r1977;
	xor.b32  	%r1979, %r1958, %r1959;
	xor.b32  	%r1980, %r1973, %r1958;
	and.b32  	%r1981, %r1980, %r1979;
	xor.b32  	%r1982, %r1981, %r1958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 5;
	shr.b32 	%rhs, %r1972, 27;
	add.u32 	%r1983, %lhs, %rhs;
	}
	add.s32 	%r1984, %r1978, %r1983;
	add.s32 	%r1985, %r1984, %r1982;
	add.s32 	%r1986, %r1985, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1958, 30;
	shr.b32 	%rhs, %r1958, 2;
	add.u32 	%r1987, %lhs, %rhs;
	}
	xor.b32  	%r1988, %r1801, %r1777;
	xor.b32  	%r1989, %r1988, %r1879;
	xor.b32  	%r1990, %r1989, %r1949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1990, 1;
	shr.b32 	%rhs, %r1990, 31;
	add.u32 	%r1991, %lhs, %rhs;
	}
	add.s32 	%r1992, %r1959, %r1991;
	xor.b32  	%r1993, %r1972, %r1973;
	xor.b32  	%r1994, %r1987, %r1972;
	and.b32  	%r1995, %r1994, %r1993;
	xor.b32  	%r1996, %r1995, %r1972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 5;
	shr.b32 	%rhs, %r1986, 27;
	add.u32 	%r1997, %lhs, %rhs;
	}
	add.s32 	%r1998, %r1992, %r1997;
	add.s32 	%r1999, %r1998, %r1996;
	add.s32 	%r2000, %r1999, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1972, 30;
	shr.b32 	%rhs, %r1972, 2;
	add.u32 	%r2001, %lhs, %rhs;
	}
	xor.b32  	%r2002, %r1813, %r1789;
	xor.b32  	%r2003, %r2002, %r1893;
	xor.b32  	%r2004, %r2003, %r1963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2004, 1;
	shr.b32 	%rhs, %r2004, 31;
	add.u32 	%r2005, %lhs, %rhs;
	}
	add.s32 	%r2006, %r1973, %r2005;
	xor.b32  	%r2007, %r1986, %r1987;
	xor.b32  	%r2008, %r2001, %r1986;
	and.b32  	%r2009, %r2008, %r2007;
	xor.b32  	%r2010, %r2009, %r1986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2000, 5;
	shr.b32 	%rhs, %r2000, 27;
	add.u32 	%r2011, %lhs, %rhs;
	}
	add.s32 	%r2012, %r2006, %r2011;
	add.s32 	%r2013, %r2012, %r2010;
	add.s32 	%r2014, %r2013, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 30;
	shr.b32 	%rhs, %r1986, 2;
	add.u32 	%r2015, %lhs, %rhs;
	}
	xor.b32  	%r2016, %r1825, %r1801;
	xor.b32  	%r2017, %r2016, %r1907;
	xor.b32  	%r2018, %r2017, %r1977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2018, 1;
	shr.b32 	%rhs, %r2018, 31;
	add.u32 	%r2019, %lhs, %rhs;
	}
	add.s32 	%r2020, %r1987, %r2019;
	xor.b32  	%r2021, %r2000, %r2001;
	xor.b32  	%r2022, %r2015, %r2000;
	and.b32  	%r2023, %r2022, %r2021;
	xor.b32  	%r2024, %r2023, %r2000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 5;
	shr.b32 	%rhs, %r2014, 27;
	add.u32 	%r2025, %lhs, %rhs;
	}
	add.s32 	%r2026, %r2020, %r2025;
	add.s32 	%r2027, %r2026, %r2024;
	add.s32 	%r2028, %r2027, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2000, 30;
	shr.b32 	%rhs, %r2000, 2;
	add.u32 	%r2029, %lhs, %rhs;
	}
	xor.b32  	%r2030, %r1837, %r1813;
	xor.b32  	%r2031, %r2030, %r1921;
	xor.b32  	%r2032, %r2031, %r1991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2032, 1;
	shr.b32 	%rhs, %r2032, 31;
	add.u32 	%r2033, %lhs, %rhs;
	}
	add.s32 	%r2034, %r2001, %r2033;
	xor.b32  	%r2035, %r2014, %r2015;
	xor.b32  	%r2036, %r2029, %r2014;
	and.b32  	%r2037, %r2036, %r2035;
	xor.b32  	%r2038, %r2037, %r2014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2028, 5;
	shr.b32 	%rhs, %r2028, 27;
	add.u32 	%r2039, %lhs, %rhs;
	}
	add.s32 	%r2040, %r2034, %r2039;
	add.s32 	%r2041, %r2040, %r2038;
	add.s32 	%r2042, %r2041, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2014, 30;
	shr.b32 	%rhs, %r2014, 2;
	add.u32 	%r2043, %lhs, %rhs;
	}
	xor.b32  	%r2044, %r1851, %r1825;
	xor.b32  	%r2045, %r2044, %r1935;
	xor.b32  	%r2046, %r2045, %r2005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 1;
	shr.b32 	%rhs, %r2046, 31;
	add.u32 	%r2047, %lhs, %rhs;
	}
	add.s32 	%r2048, %r2015, %r2047;
	xor.b32  	%r2049, %r2028, %r2029;
	xor.b32  	%r2050, %r2043, %r2028;
	and.b32  	%r2051, %r2050, %r2049;
	xor.b32  	%r2052, %r2051, %r2028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2042, 5;
	shr.b32 	%rhs, %r2042, 27;
	add.u32 	%r2053, %lhs, %rhs;
	}
	add.s32 	%r2054, %r2048, %r2053;
	add.s32 	%r2055, %r2054, %r2052;
	add.s32 	%r2056, %r2055, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2028, 30;
	shr.b32 	%rhs, %r2028, 2;
	add.u32 	%r2057, %lhs, %rhs;
	}
	xor.b32  	%r2058, %r1865, %r1837;
	xor.b32  	%r2059, %r2058, %r1949;
	xor.b32  	%r2060, %r2059, %r2019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 1;
	shr.b32 	%rhs, %r2060, 31;
	add.u32 	%r2061, %lhs, %rhs;
	}
	add.s32 	%r2062, %r2029, %r2061;
	xor.b32  	%r2063, %r2042, %r2043;
	xor.b32  	%r2064, %r2057, %r2042;
	and.b32  	%r2065, %r2064, %r2063;
	xor.b32  	%r2066, %r2065, %r2042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2056, 5;
	shr.b32 	%rhs, %r2056, 27;
	add.u32 	%r2067, %lhs, %rhs;
	}
	add.s32 	%r2068, %r2062, %r2067;
	add.s32 	%r2069, %r2068, %r2066;
	add.s32 	%r2070, %r2069, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2042, 30;
	shr.b32 	%rhs, %r2042, 2;
	add.u32 	%r2071, %lhs, %rhs;
	}
	xor.b32  	%r2072, %r1879, %r1851;
	xor.b32  	%r2073, %r2072, %r1963;
	xor.b32  	%r2074, %r2073, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 1;
	shr.b32 	%rhs, %r2074, 31;
	add.u32 	%r2075, %lhs, %rhs;
	}
	add.s32 	%r2076, %r2043, %r2075;
	xor.b32  	%r2077, %r2056, %r2057;
	xor.b32  	%r2078, %r2071, %r2056;
	and.b32  	%r2079, %r2078, %r2077;
	xor.b32  	%r2080, %r2079, %r2056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2070, 5;
	shr.b32 	%rhs, %r2070, 27;
	add.u32 	%r2081, %lhs, %rhs;
	}
	add.s32 	%r2082, %r2076, %r2081;
	add.s32 	%r2083, %r2082, %r2080;
	add.s32 	%r2084, %r2083, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2056, 30;
	shr.b32 	%rhs, %r2056, 2;
	add.u32 	%r2085, %lhs, %rhs;
	}
	xor.b32  	%r2086, %r1893, %r1865;
	xor.b32  	%r2087, %r2086, %r1977;
	xor.b32  	%r2088, %r2087, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 1;
	shr.b32 	%rhs, %r2088, 31;
	add.u32 	%r2089, %lhs, %rhs;
	}
	add.s32 	%r2090, %r2057, %r2089;
	xor.b32  	%r2091, %r2070, %r2071;
	xor.b32  	%r2092, %r2085, %r2070;
	and.b32  	%r2093, %r2092, %r2091;
	xor.b32  	%r2094, %r2093, %r2070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2084, 5;
	shr.b32 	%rhs, %r2084, 27;
	add.u32 	%r2095, %lhs, %rhs;
	}
	add.s32 	%r2096, %r2090, %r2095;
	add.s32 	%r2097, %r2096, %r2094;
	add.s32 	%r2098, %r2097, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2070, 30;
	shr.b32 	%rhs, %r2070, 2;
	add.u32 	%r2099, %lhs, %rhs;
	}
	xor.b32  	%r2100, %r1907, %r1879;
	xor.b32  	%r2101, %r2100, %r1991;
	xor.b32  	%r2102, %r2101, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 1;
	shr.b32 	%rhs, %r2102, 31;
	add.u32 	%r2103, %lhs, %rhs;
	}
	add.s32 	%r2104, %r2071, %r2103;
	xor.b32  	%r2105, %r2084, %r2085;
	xor.b32  	%r2106, %r2099, %r2084;
	and.b32  	%r2107, %r2106, %r2105;
	xor.b32  	%r2108, %r2107, %r2084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2098, 5;
	shr.b32 	%rhs, %r2098, 27;
	add.u32 	%r2109, %lhs, %rhs;
	}
	add.s32 	%r2110, %r2104, %r2109;
	add.s32 	%r2111, %r2110, %r2108;
	add.s32 	%r2112, %r2111, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2084, 30;
	shr.b32 	%rhs, %r2084, 2;
	add.u32 	%r2113, %lhs, %rhs;
	}
	xor.b32  	%r2114, %r1921, %r1893;
	xor.b32  	%r2115, %r2114, %r2005;
	xor.b32  	%r2116, %r2115, %r2075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2116, 1;
	shr.b32 	%rhs, %r2116, 31;
	add.u32 	%r2117, %lhs, %rhs;
	}
	add.s32 	%r2118, %r2085, %r2117;
	xor.b32  	%r2119, %r2098, %r2099;
	xor.b32  	%r2120, %r2119, %r2113;
	add.s32 	%r2121, %r2118, %r2120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 5;
	shr.b32 	%rhs, %r2112, 27;
	add.u32 	%r2122, %lhs, %rhs;
	}
	add.s32 	%r2123, %r2121, %r2122;
	add.s32 	%r2124, %r2123, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2098, 30;
	shr.b32 	%rhs, %r2098, 2;
	add.u32 	%r2125, %lhs, %rhs;
	}
	xor.b32  	%r2126, %r1935, %r1907;
	xor.b32  	%r2127, %r2126, %r2019;
	xor.b32  	%r2128, %r2127, %r2089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2128, 1;
	shr.b32 	%rhs, %r2128, 31;
	add.u32 	%r2129, %lhs, %rhs;
	}
	add.s32 	%r2130, %r2099, %r2129;
	xor.b32  	%r2131, %r2112, %r2113;
	xor.b32  	%r2132, %r2131, %r2125;
	add.s32 	%r2133, %r2130, %r2132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 5;
	shr.b32 	%rhs, %r2124, 27;
	add.u32 	%r2134, %lhs, %rhs;
	}
	add.s32 	%r2135, %r2133, %r2134;
	add.s32 	%r2136, %r2135, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 30;
	shr.b32 	%rhs, %r2112, 2;
	add.u32 	%r2137, %lhs, %rhs;
	}
	xor.b32  	%r2138, %r1949, %r1921;
	xor.b32  	%r2139, %r2138, %r2033;
	xor.b32  	%r2140, %r2139, %r2103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2140, 1;
	shr.b32 	%rhs, %r2140, 31;
	add.u32 	%r2141, %lhs, %rhs;
	}
	add.s32 	%r2142, %r2113, %r2141;
	xor.b32  	%r2143, %r2124, %r2125;
	xor.b32  	%r2144, %r2143, %r2137;
	add.s32 	%r2145, %r2142, %r2144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 5;
	shr.b32 	%rhs, %r2136, 27;
	add.u32 	%r2146, %lhs, %rhs;
	}
	add.s32 	%r2147, %r2145, %r2146;
	add.s32 	%r2148, %r2147, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 30;
	shr.b32 	%rhs, %r2124, 2;
	add.u32 	%r2149, %lhs, %rhs;
	}
	xor.b32  	%r2150, %r1963, %r1935;
	xor.b32  	%r2151, %r2150, %r2047;
	xor.b32  	%r2152, %r2151, %r2117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 1;
	shr.b32 	%rhs, %r2152, 31;
	add.u32 	%r2153, %lhs, %rhs;
	}
	add.s32 	%r2154, %r2125, %r2153;
	xor.b32  	%r2155, %r2136, %r2137;
	xor.b32  	%r2156, %r2155, %r2149;
	add.s32 	%r2157, %r2154, %r2156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 5;
	shr.b32 	%rhs, %r2148, 27;
	add.u32 	%r2158, %lhs, %rhs;
	}
	add.s32 	%r2159, %r2157, %r2158;
	add.s32 	%r2160, %r2159, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 30;
	shr.b32 	%rhs, %r2136, 2;
	add.u32 	%r2161, %lhs, %rhs;
	}
	xor.b32  	%r2162, %r1977, %r1949;
	xor.b32  	%r2163, %r2162, %r2061;
	xor.b32  	%r2164, %r2163, %r2129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2164, 1;
	shr.b32 	%rhs, %r2164, 31;
	add.u32 	%r2165, %lhs, %rhs;
	}
	add.s32 	%r2166, %r2137, %r2165;
	xor.b32  	%r2167, %r2148, %r2149;
	xor.b32  	%r2168, %r2167, %r2161;
	add.s32 	%r2169, %r2166, %r2168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 5;
	shr.b32 	%rhs, %r2160, 27;
	add.u32 	%r2170, %lhs, %rhs;
	}
	add.s32 	%r2171, %r2169, %r2170;
	add.s32 	%r2172, %r2171, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 30;
	shr.b32 	%rhs, %r2148, 2;
	add.u32 	%r2173, %lhs, %rhs;
	}
	xor.b32  	%r2174, %r1991, %r1963;
	xor.b32  	%r2175, %r2174, %r2075;
	xor.b32  	%r2176, %r2175, %r2141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2176, 1;
	shr.b32 	%rhs, %r2176, 31;
	add.u32 	%r2177, %lhs, %rhs;
	}
	add.s32 	%r2178, %r2149, %r2177;
	xor.b32  	%r2179, %r2160, %r2161;
	xor.b32  	%r2180, %r2179, %r2173;
	add.s32 	%r2181, %r2178, %r2180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 5;
	shr.b32 	%rhs, %r2172, 27;
	add.u32 	%r2182, %lhs, %rhs;
	}
	add.s32 	%r2183, %r2181, %r2182;
	add.s32 	%r2184, %r2183, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 30;
	shr.b32 	%rhs, %r2160, 2;
	add.u32 	%r2185, %lhs, %rhs;
	}
	xor.b32  	%r2186, %r2005, %r1977;
	xor.b32  	%r2187, %r2186, %r2089;
	xor.b32  	%r2188, %r2187, %r2153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 1;
	shr.b32 	%rhs, %r2188, 31;
	add.u32 	%r2189, %lhs, %rhs;
	}
	add.s32 	%r2190, %r2161, %r2189;
	xor.b32  	%r2191, %r2172, %r2173;
	xor.b32  	%r2192, %r2191, %r2185;
	add.s32 	%r2193, %r2190, %r2192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 5;
	shr.b32 	%rhs, %r2184, 27;
	add.u32 	%r2194, %lhs, %rhs;
	}
	add.s32 	%r2195, %r2193, %r2194;
	add.s32 	%r2196, %r2195, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 30;
	shr.b32 	%rhs, %r2172, 2;
	add.u32 	%r2197, %lhs, %rhs;
	}
	xor.b32  	%r2198, %r2019, %r1991;
	xor.b32  	%r2199, %r2198, %r2103;
	xor.b32  	%r2200, %r2199, %r2165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 1;
	shr.b32 	%rhs, %r2200, 31;
	add.u32 	%r2201, %lhs, %rhs;
	}
	add.s32 	%r2202, %r2173, %r2201;
	xor.b32  	%r2203, %r2184, %r2185;
	xor.b32  	%r2204, %r2203, %r2197;
	add.s32 	%r2205, %r2202, %r2204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 5;
	shr.b32 	%rhs, %r2196, 27;
	add.u32 	%r2206, %lhs, %rhs;
	}
	add.s32 	%r2207, %r2205, %r2206;
	add.s32 	%r2208, %r2207, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 30;
	shr.b32 	%rhs, %r2184, 2;
	add.u32 	%r2209, %lhs, %rhs;
	}
	xor.b32  	%r2210, %r2033, %r2005;
	xor.b32  	%r2211, %r2210, %r2117;
	xor.b32  	%r2212, %r2211, %r2177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 1;
	shr.b32 	%rhs, %r2212, 31;
	add.u32 	%r2213, %lhs, %rhs;
	}
	add.s32 	%r2214, %r2185, %r2213;
	xor.b32  	%r2215, %r2196, %r2197;
	xor.b32  	%r2216, %r2215, %r2209;
	add.s32 	%r2217, %r2214, %r2216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2208, 5;
	shr.b32 	%rhs, %r2208, 27;
	add.u32 	%r2218, %lhs, %rhs;
	}
	add.s32 	%r2219, %r2217, %r2218;
	add.s32 	%r2220, %r2219, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 30;
	shr.b32 	%rhs, %r2196, 2;
	add.u32 	%r2221, %lhs, %rhs;
	}
	xor.b32  	%r2222, %r2047, %r2019;
	xor.b32  	%r2223, %r2222, %r2129;
	xor.b32  	%r2224, %r2223, %r2189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 1;
	shr.b32 	%rhs, %r2224, 31;
	add.u32 	%r2225, %lhs, %rhs;
	}
	add.s32 	%r2226, %r2197, %r2225;
	xor.b32  	%r2227, %r2208, %r2209;
	xor.b32  	%r2228, %r2227, %r2221;
	add.s32 	%r2229, %r2226, %r2228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2220, 5;
	shr.b32 	%rhs, %r2220, 27;
	add.u32 	%r2230, %lhs, %rhs;
	}
	add.s32 	%r2231, %r2229, %r2230;
	add.s32 	%r2232, %r2231, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2208, 30;
	shr.b32 	%rhs, %r2208, 2;
	add.u32 	%r2233, %lhs, %rhs;
	}
	xor.b32  	%r2234, %r2061, %r2033;
	xor.b32  	%r2235, %r2234, %r2141;
	xor.b32  	%r2236, %r2235, %r2201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2236, 1;
	shr.b32 	%rhs, %r2236, 31;
	add.u32 	%r2237, %lhs, %rhs;
	}
	add.s32 	%r2238, %r2209, %r2237;
	xor.b32  	%r2239, %r2220, %r2221;
	xor.b32  	%r2240, %r2239, %r2233;
	add.s32 	%r2241, %r2238, %r2240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2232, 5;
	shr.b32 	%rhs, %r2232, 27;
	add.u32 	%r2242, %lhs, %rhs;
	}
	add.s32 	%r2243, %r2241, %r2242;
	add.s32 	%r2244, %r2243, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2220, 30;
	shr.b32 	%rhs, %r2220, 2;
	add.u32 	%r2245, %lhs, %rhs;
	}
	xor.b32  	%r2246, %r2075, %r2047;
	xor.b32  	%r2247, %r2246, %r2153;
	xor.b32  	%r2248, %r2247, %r2213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2248, 1;
	shr.b32 	%rhs, %r2248, 31;
	add.u32 	%r2249, %lhs, %rhs;
	}
	add.s32 	%r2250, %r2221, %r2249;
	xor.b32  	%r2251, %r2232, %r2233;
	xor.b32  	%r2252, %r2251, %r2245;
	add.s32 	%r2253, %r2250, %r2252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2244, 5;
	shr.b32 	%rhs, %r2244, 27;
	add.u32 	%r2254, %lhs, %rhs;
	}
	add.s32 	%r2255, %r2253, %r2254;
	add.s32 	%r2256, %r2255, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2232, 30;
	shr.b32 	%rhs, %r2232, 2;
	add.u32 	%r2257, %lhs, %rhs;
	}
	xor.b32  	%r2258, %r2089, %r2061;
	xor.b32  	%r2259, %r2258, %r2165;
	xor.b32  	%r2260, %r2259, %r2225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 1;
	shr.b32 	%rhs, %r2260, 31;
	add.u32 	%r2261, %lhs, %rhs;
	}
	add.s32 	%r2262, %r2233, %r2261;
	xor.b32  	%r2263, %r2244, %r2245;
	xor.b32  	%r2264, %r2263, %r2257;
	add.s32 	%r2265, %r2262, %r2264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 5;
	shr.b32 	%rhs, %r2256, 27;
	add.u32 	%r2266, %lhs, %rhs;
	}
	add.s32 	%r2267, %r2265, %r2266;
	add.s32 	%r2268, %r2267, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2244, 30;
	shr.b32 	%rhs, %r2244, 2;
	add.u32 	%r2269, %lhs, %rhs;
	}
	xor.b32  	%r2270, %r2103, %r2075;
	xor.b32  	%r2271, %r2270, %r2177;
	xor.b32  	%r2272, %r2271, %r2237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 1;
	shr.b32 	%rhs, %r2272, 31;
	add.u32 	%r2273, %lhs, %rhs;
	}
	add.s32 	%r2274, %r2245, %r2273;
	xor.b32  	%r2275, %r2256, %r2257;
	xor.b32  	%r2276, %r2275, %r2269;
	add.s32 	%r2277, %r2274, %r2276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2268, 5;
	shr.b32 	%rhs, %r2268, 27;
	add.u32 	%r2278, %lhs, %rhs;
	}
	add.s32 	%r2279, %r2277, %r2278;
	add.s32 	%r2280, %r2279, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 30;
	shr.b32 	%rhs, %r2256, 2;
	add.u32 	%r2281, %lhs, %rhs;
	}
	xor.b32  	%r2282, %r2117, %r2089;
	xor.b32  	%r2283, %r2282, %r2189;
	xor.b32  	%r2284, %r2283, %r2249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2284, 1;
	shr.b32 	%rhs, %r2284, 31;
	add.u32 	%r2285, %lhs, %rhs;
	}
	add.s32 	%r2286, %r2257, %r2285;
	xor.b32  	%r2287, %r2268, %r2269;
	xor.b32  	%r2288, %r2287, %r2281;
	add.s32 	%r2289, %r2286, %r2288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 5;
	shr.b32 	%rhs, %r2280, 27;
	add.u32 	%r2290, %lhs, %rhs;
	}
	add.s32 	%r2291, %r2289, %r2290;
	add.s32 	%r2292, %r2291, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2268, 30;
	shr.b32 	%rhs, %r2268, 2;
	add.u32 	%r2293, %lhs, %rhs;
	}
	xor.b32  	%r2294, %r2129, %r2103;
	xor.b32  	%r2295, %r2294, %r2201;
	xor.b32  	%r2296, %r2295, %r2261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2296, 1;
	shr.b32 	%rhs, %r2296, 31;
	add.u32 	%r2297, %lhs, %rhs;
	}
	add.s32 	%r2298, %r2269, %r2297;
	xor.b32  	%r2299, %r2280, %r2281;
	xor.b32  	%r2300, %r2299, %r2293;
	add.s32 	%r2301, %r2298, %r2300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2292, 5;
	shr.b32 	%rhs, %r2292, 27;
	add.u32 	%r2302, %lhs, %rhs;
	}
	add.s32 	%r2303, %r2301, %r2302;
	add.s32 	%r2304, %r2303, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 30;
	shr.b32 	%rhs, %r2280, 2;
	add.u32 	%r2305, %lhs, %rhs;
	}
	xor.b32  	%r2306, %r2141, %r2117;
	xor.b32  	%r2307, %r2306, %r2213;
	xor.b32  	%r2308, %r2307, %r2273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 1;
	shr.b32 	%rhs, %r2308, 31;
	add.u32 	%r2309, %lhs, %rhs;
	}
	add.s32 	%r2310, %r2281, %r2309;
	xor.b32  	%r2311, %r2292, %r2293;
	xor.b32  	%r2312, %r2311, %r2305;
	add.s32 	%r2313, %r2310, %r2312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 5;
	shr.b32 	%rhs, %r2304, 27;
	add.u32 	%r2314, %lhs, %rhs;
	}
	add.s32 	%r2315, %r2313, %r2314;
	add.s32 	%r2316, %r2315, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2292, 30;
	shr.b32 	%rhs, %r2292, 2;
	add.u32 	%r2317, %lhs, %rhs;
	}
	xor.b32  	%r2318, %r2153, %r2129;
	xor.b32  	%r2319, %r2318, %r2225;
	xor.b32  	%r2320, %r2319, %r2285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2320, 1;
	shr.b32 	%rhs, %r2320, 31;
	add.u32 	%r2321, %lhs, %rhs;
	}
	add.s32 	%r2322, %r2293, %r2321;
	xor.b32  	%r2323, %r2304, %r2305;
	xor.b32  	%r2324, %r2323, %r2317;
	add.s32 	%r2325, %r2322, %r2324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 5;
	shr.b32 	%rhs, %r2316, 27;
	add.u32 	%r2326, %lhs, %rhs;
	}
	add.s32 	%r2327, %r2325, %r2326;
	add.s32 	%r2328, %r2327, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 30;
	shr.b32 	%rhs, %r2304, 2;
	add.u32 	%r2329, %lhs, %rhs;
	}
	xor.b32  	%r2330, %r2165, %r2141;
	xor.b32  	%r2331, %r2330, %r2237;
	xor.b32  	%r2332, %r2331, %r2297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2332, 1;
	shr.b32 	%rhs, %r2332, 31;
	add.u32 	%r2333, %lhs, %rhs;
	}
	add.s32 	%r2334, %r2305, %r2333;
	xor.b32  	%r2335, %r2316, %r2317;
	xor.b32  	%r2336, %r2335, %r2329;
	add.s32 	%r2337, %r2334, %r2336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 5;
	shr.b32 	%rhs, %r2328, 27;
	add.u32 	%r2338, %lhs, %rhs;
	}
	add.s32 	%r2339, %r2337, %r2338;
	add.s32 	%r2340, %r2339, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 30;
	shr.b32 	%rhs, %r2316, 2;
	add.u32 	%r2341, %lhs, %rhs;
	}
	xor.b32  	%r2342, %r2177, %r2153;
	xor.b32  	%r2343, %r2342, %r2249;
	xor.b32  	%r2344, %r2343, %r2309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2344, 1;
	shr.b32 	%rhs, %r2344, 31;
	add.u32 	%r2345, %lhs, %rhs;
	}
	add.s32 	%r2346, %r2317, %r2345;
	xor.b32  	%r2347, %r2328, %r2329;
	xor.b32  	%r2348, %r2347, %r2341;
	add.s32 	%r2349, %r2346, %r2348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2340, 5;
	shr.b32 	%rhs, %r2340, 27;
	add.u32 	%r2350, %lhs, %rhs;
	}
	add.s32 	%r2351, %r2349, %r2350;
	add.s32 	%r2352, %r2351, %r6574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 30;
	shr.b32 	%rhs, %r2328, 2;
	add.u32 	%r2353, %lhs, %rhs;
	}
	add.s32 	%r47, %r2352, -899497514;
	st.local.u32 	[%rd2], %r47;
	add.s32 	%r48, %r6573, %r2340;
	st.local.u32 	[%rd2+4], %r48;
	add.s32 	%r49, %r6572, %r2353;
	st.local.u32 	[%rd2+8], %r49;
	add.s32 	%r50, %r6571, %r2341;
	st.local.u32 	[%rd2+12], %r50;
	add.s32 	%r51, %r6570, %r2329;
	st.local.u32 	[%rd2+16], %r51;
	ld.local.u32 	%r2354, [%rd2+172];
	and.b32  	%r2355, %r2354, 63;
	add.s32 	%r52, %r2354, 20;
	st.local.u32 	[%rd2+172], %r52;
	add.s32 	%r2356, %r2355, 20;
	setp.lt.u32	%p10, %r2356, 64;
	bfe.u32 	%r53, %r2354, 2, 4;
	and.b32  	%r2357, %r2354, 3;
	shl.b32 	%r2358, %r2357, 2;
	mov.u32 	%r2359, 1985229328;
	shr.u32 	%r2360, %r2359, %r2358;
	and.b32  	%r54, %r2360, 65535;
	@%p10 bra 	BB5_45;
	bra.uni 	BB5_3;

BB5_45:
	mov.u32 	%r6611, 0;
	setp.gt.s32	%p34, %r53, 7;
	@%p34 bra 	BB5_62;

	setp.gt.s32	%p46, %r53, 3;
	@%p46 bra 	BB5_54;

	setp.gt.s32	%p52, %r53, 1;
	@%p52 bra 	BB5_51;

	setp.eq.s32	%p55, %r53, 0;
	@%p55 bra 	BB5_88;
	bra.uni 	BB5_49;

BB5_88:
	mov.u32 	%r4567, 0;
	// inline asm
	prmt.b32 %r6611, %r4567, %r4567, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r4567, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6607, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6608, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6609, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6610, %r47, %r4567, %r54;
	// inline asm
	mov.u32 	%r6612, %r6611;
	bra.uni 	BB5_89;

BB5_3:
	setp.gt.s32	%p11, %r53, 7;
	@%p11 bra 	BB5_19;

	mov.u32 	%r6575, 0;
	setp.gt.s32	%p23, %r53, 3;
	@%p23 bra 	BB5_12;

	setp.gt.s32	%p29, %r53, 1;
	@%p29 bra 	BB5_9;

	setp.eq.s32	%p32, %r53, 0;
	@%p32 bra 	BB5_43;
	bra.uni 	BB5_7;

BB5_43:
	// inline asm
	prmt.b32 %r6590, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6591, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r49, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r48, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r47, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6595, %r6590;
	mov.u32 	%r6596, %r6590;
	mov.u32 	%r6599, %r6590;
	mov.u32 	%r6600, %r6590;
	mov.u32 	%r6601, %r6590;
	mov.u32 	%r6602, %r6590;
	mov.u32 	%r6603, %r6590;
	mov.u32 	%r6604, %r6590;
	mov.u32 	%r6605, %r6590;
	mov.u32 	%r6606, %r6590;
	bra.uni 	BB5_44;

BB5_62:
	setp.gt.s32	%p35, %r53, 11;
	@%p35 bra 	BB5_70;

	setp.gt.s32	%p41, %r53, 9;
	@%p41 bra 	BB5_67;

	setp.eq.s32	%p44, %r53, 8;
	@%p44 bra 	BB5_84;
	bra.uni 	BB5_65;

BB5_84:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6621, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6622, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6620, %r6619;
	bra.uni 	BB5_90;

BB5_19:
	setp.gt.s32	%p12, %r53, 11;
	@%p12 bra 	BB5_27;

	setp.gt.s32	%p18, %r53, 9;
	@%p18 bra 	BB5_24;

	setp.eq.s32	%p21, %r53, 8;
	@%p21 bra 	BB5_39;
	bra.uni 	BB5_22;

BB5_39:
	mov.u32 	%r6579, 0;
	// inline asm
	prmt.b32 %r6575, %r6579, %r6579, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r6579, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r47, %r6579, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6580, %r6579;
	mov.u32 	%r6581, %r6579;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6579;
	mov.u32 	%r6584, %r6579;
	mov.u32 	%r6585, %r6579;
	mov.u32 	%r6586, %r6579;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6590, %r6575;
	mov.u32 	%r6591, %r6579;
	mov.u32 	%r49, %r6579;
	mov.u32 	%r48, %r6579;
	mov.u32 	%r47, %r6579;
	mov.u32 	%r6595, %r6579;
	mov.u32 	%r6596, %r6579;
	mov.u32 	%r6597, %r6579;
	mov.u32 	%r51, %r6579;
	mov.u32 	%r6603, %r6575;
	mov.u32 	%r6604, %r6575;
	bra.uni 	BB5_44;

BB5_54:
	setp.gt.s32	%p47, %r53, 5;
	@%p47 bra 	BB5_59;

	setp.eq.s32	%p50, %r53, 4;
	@%p50 bra 	BB5_86;
	bra.uni 	BB5_56;

BB5_86:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6615, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6616, %r6615;
	bra.uni 	BB5_58;

BB5_12:
	setp.gt.s32	%p24, %r53, 5;
	@%p24 bra 	BB5_16;

	setp.eq.s32	%p27, %r53, 4;
	@%p27 bra 	BB5_41;
	bra.uni 	BB5_14;

BB5_41:
	// inline asm
	prmt.b32 %r6578, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6578;
	mov.u32 	%r6588, %r6578;
	mov.u32 	%r6589, %r6578;
	mov.u32 	%r6590, %r6578;
	mov.u32 	%r6591, %r6575;
	mov.u32 	%r49, %r6575;
	mov.u32 	%r48, %r6575;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r6599, %r6578;
	mov.u32 	%r6600, %r6578;
	mov.u32 	%r6603, %r6578;
	mov.u32 	%r6604, %r6578;
	mov.u32 	%r6605, %r6578;
	mov.u32 	%r6606, %r6578;
	bra.uni 	BB5_44;

BB5_70:
	setp.gt.s32	%p36, %r53, 13;
	@%p36 bra 	BB5_74;

	setp.eq.s32	%p39, %r53, 12;
	@%p39 bra 	BB5_79;
	bra.uni 	BB5_72;

BB5_79:
	// inline asm
	prmt.b32 %r6619, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6620, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6621, %r48, %r47, %r54;
	// inline asm
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6622, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6615, %r6607;
	bra.uni 	BB5_80;

BB5_27:
	setp.gt.s32	%p13, %r53, 13;
	@%p13 bra 	BB5_31;

	setp.eq.s32	%p16, %r53, 12;
	@%p16 bra 	BB5_36;
	bra.uni 	BB5_29;

BB5_36:
	mov.u32 	%r6583, 0;
	// inline asm
	prmt.b32 %r6575, %r6583, %r6583, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6589, %r6583, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6590, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r47, %r6583, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6584, %r6583;
	mov.u32 	%r6585, %r6583;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6591, %r6583;
	mov.u32 	%r49, %r6583;
	mov.u32 	%r48, %r6583;
	mov.u32 	%r47, %r6583;
	mov.u32 	%r6595, %r6583;
	mov.u32 	%r6596, %r6583;
	mov.u32 	%r6597, %r6583;
	mov.u32 	%r51, %r6583;
	mov.u32 	%r6599, %r6583;
	bra.uni 	BB5_37;

BB5_51:
	setp.eq.s32	%p53, %r53, 2;
	@%p53 bra 	BB5_87;
	bra.uni 	BB5_52;

BB5_87:
	mov.u32 	%r6609, 0;
	// inline asm
	prmt.b32 %r6615, %r6609, %r6609, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r6609, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6607, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6608, %r47, %r6609, %r54;
	// inline asm
	mov.u32 	%r6610, %r6609;
	mov.u32 	%r6616, %r6615;
	mov.u32 	%r6617, %r6615;
	mov.u32 	%r6618, %r6615;
	bra.uni 	BB5_58;

BB5_9:
	setp.eq.s32	%p30, %r53, 2;
	@%p30 bra 	BB5_42;
	bra.uni 	BB5_10;

BB5_42:
	// inline asm
	prmt.b32 %r6588, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6591, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r49, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6589, %r6588;
	mov.u32 	%r6590, %r6588;
	mov.u32 	%r48, %r6575;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r6599, %r6588;
	mov.u32 	%r6600, %r6588;
	mov.u32 	%r6601, %r6588;
	mov.u32 	%r6602, %r6588;
	mov.u32 	%r6603, %r6588;
	mov.u32 	%r6604, %r6588;
	mov.u32 	%r6605, %r6588;
	mov.u32 	%r6606, %r6588;
	bra.uni 	BB5_44;

BB5_67:
	setp.eq.s32	%p42, %r53, 10;
	@%p42 bra 	BB5_83;
	bra.uni 	BB5_68;

BB5_83:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6620, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6621, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6622, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	bra.uni 	BB5_81;

BB5_24:
	setp.eq.s32	%p19, %r53, 10;
	@%p19 bra 	BB5_38;
	bra.uni 	BB5_25;

BB5_38:
	mov.u32 	%r6579, 0;
	// inline asm
	prmt.b32 %r6575, %r6579, %r6579, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r6579, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r47, %r6579, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6579;
	mov.u32 	%r6584, %r6579;
	mov.u32 	%r6585, %r6579;
	mov.u32 	%r6586, %r6579;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6590, %r6575;
	mov.u32 	%r6591, %r6579;
	mov.u32 	%r49, %r6579;
	mov.u32 	%r48, %r6579;
	mov.u32 	%r47, %r6579;
	mov.u32 	%r6595, %r6579;
	mov.u32 	%r6596, %r6579;
	mov.u32 	%r6597, %r6579;
	mov.u32 	%r51, %r6579;
	mov.u32 	%r6601, %r6579;
	mov.u32 	%r6602, %r6579;
	bra.uni 	BB5_44;

BB5_59:
	setp.eq.s32	%p48, %r53, 6;
	@%p48 bra 	BB5_85;
	bra.uni 	BB5_60;

BB5_85:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6620, %r6619;
	mov.u32 	%r6621, %r6619;
	mov.u32 	%r6622, %r6619;
	bra.uni 	BB5_90;

BB5_16:
	setp.eq.s32	%p25, %r53, 6;
	@%p25 bra 	BB5_40;
	bra.uni 	BB5_17;

BB5_40:
	// inline asm
	prmt.b32 %r6576, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6577, %r6576;
	mov.u32 	%r6578, %r6576;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6576;
	mov.u32 	%r6588, %r6576;
	mov.u32 	%r6589, %r6576;
	mov.u32 	%r6590, %r6576;
	mov.u32 	%r6591, %r6575;
	mov.u32 	%r49, %r6575;
	mov.u32 	%r48, %r6575;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r6597, %r6575;
	mov.u32 	%r51, %r6575;
	mov.u32 	%r6603, %r6576;
	mov.u32 	%r6604, %r6576;
	mov.u32 	%r6605, %r6576;
	mov.u32 	%r6606, %r6576;
	bra.uni 	BB5_44;

BB5_74:
	setp.eq.s32	%p37, %r53, 14;
	@%p37 bra 	BB5_78;
	bra.uni 	BB5_75;

BB5_78:
	// inline asm
	prmt.b32 %r6619, %r48, %r47, %r54;
	// inline asm
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6620, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6615, %r6607;
	mov.u32 	%r6616, %r6607;
	mov.u32 	%r6617, %r6607;
	mov.u32 	%r6618, %r6607;
	bra.uni 	BB5_77;

BB5_31:
	setp.eq.s32	%p14, %r53, 14;
	@%p14 bra 	BB5_35;
	bra.uni 	BB5_32;

BB5_35:
	mov.u32 	%r6583, 0;
	// inline asm
	prmt.b32 %r6575, %r6583, %r6583, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6587, %r6583, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6588, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6589, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6590, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r47, %r6583, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6591, %r6583;
	mov.u32 	%r49, %r6583;
	mov.u32 	%r48, %r6583;
	mov.u32 	%r47, %r6583;
	mov.u32 	%r6595, %r6583;
	mov.u32 	%r6596, %r6583;
	mov.u32 	%r6597, %r6583;
	mov.u32 	%r51, %r6583;
	mov.u32 	%r6599, %r6583;
	mov.u32 	%r6600, %r6583;
	mov.u32 	%r6601, %r6583;
	mov.u32 	%r6602, %r6583;
	mov.u32 	%r6605, %r6583;
	mov.u32 	%r6606, %r6583;
	bra.uni 	BB5_44;

BB5_49:
	setp.eq.s32	%p56, %r53, 1;
	@%p56 bra 	BB5_50;
	bra.uni 	BB5_69;

BB5_50:
	mov.u32 	%r6610, 0;
	// inline asm
	prmt.b32 %r6611, %r6610, %r6610, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r6610, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6607, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6608, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6609, %r47, %r6610, %r54;
	// inline asm
	bra.uni 	BB5_89;

BB5_7:
	setp.eq.s32	%p33, %r53, 1;
	@%p33 bra 	BB5_8;
	bra.uni 	BB5_33;

BB5_8:
	mov.u32 	%r6575, 0;
	// inline asm
	prmt.b32 %r6589, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6591, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r49, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r48, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6590, %r6589;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r6595, %r6589;
	mov.u32 	%r6599, %r6589;
	mov.u32 	%r6600, %r6589;
	mov.u32 	%r6601, %r6589;
	mov.u32 	%r6602, %r6589;
	mov.u32 	%r6603, %r6589;
	mov.u32 	%r6604, %r6589;
	mov.u32 	%r6605, %r6589;
	mov.u32 	%r6606, %r6589;
	bra.uni 	BB5_44;

BB5_65:
	setp.eq.s32	%p45, %r53, 9;
	@%p45 bra 	BB5_66;
	bra.uni 	BB5_69;

BB5_66:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6620, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6621, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6622, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6618, %r6607;
	bra.uni 	BB5_90;

BB5_22:
	mov.u32 	%r6575, 0;
	setp.eq.s32	%p22, %r53, 9;
	@%p22 bra 	BB5_23;
	bra.uni 	BB5_33;

BB5_23:
	mov.u32 	%r6579, 0;
	// inline asm
	prmt.b32 %r6575, %r6579, %r6579, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r6579, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r47, %r6579, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6580, %r6579;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6579;
	mov.u32 	%r6584, %r6579;
	mov.u32 	%r6585, %r6579;
	mov.u32 	%r6586, %r6579;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6590, %r6575;
	mov.u32 	%r6591, %r6579;
	mov.u32 	%r49, %r6579;
	mov.u32 	%r48, %r6579;
	mov.u32 	%r47, %r6579;
	mov.u32 	%r6595, %r6579;
	mov.u32 	%r6596, %r6579;
	mov.u32 	%r6597, %r6579;
	mov.u32 	%r51, %r6579;
	mov.u32 	%r6602, %r6579;
	mov.u32 	%r6603, %r6575;
	bra.uni 	BB5_44;

BB5_56:
	setp.eq.s32	%p51, %r53, 5;
	@%p51 bra 	BB5_57;
	bra.uni 	BB5_69;

BB5_57:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6615, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r51, %r6607;
	bra.uni 	BB5_58;

BB5_14:
	setp.eq.s32	%p28, %r53, 5;
	@%p28 bra 	BB5_15;
	bra.uni 	BB5_33;

BB5_15:
	mov.u32 	%r6575, 0;
	// inline asm
	prmt.b32 %r6577, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6578, %r6577;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6577;
	mov.u32 	%r6588, %r6577;
	mov.u32 	%r6589, %r6577;
	mov.u32 	%r6590, %r6577;
	mov.u32 	%r6591, %r6575;
	mov.u32 	%r49, %r6575;
	mov.u32 	%r48, %r6575;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r51, %r6575;
	mov.u32 	%r6599, %r6577;
	mov.u32 	%r6603, %r6577;
	mov.u32 	%r6604, %r6577;
	mov.u32 	%r6605, %r6577;
	mov.u32 	%r6606, %r6577;
	bra.uni 	BB5_44;

BB5_72:
	setp.eq.s32	%p40, %r53, 13;
	@%p40 bra 	BB5_73;
	bra.uni 	BB5_69;

BB5_73:
	// inline asm
	prmt.b32 %r6619, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6620, %r48, %r47, %r54;
	// inline asm
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6621, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6615, %r6607;
	mov.u32 	%r6616, %r6607;
	mov.u32 	%r6617, %r6607;
	mov.u32 	%r6618, %r6607;
	mov.u32 	%r6622, %r6607;
	bra.uni 	BB5_90;

BB5_29:
	mov.u32 	%r6575, 0;
	setp.eq.s32	%p17, %r53, 13;
	@%p17 bra 	BB5_30;
	bra.uni 	BB5_33;

BB5_30:
	mov.u32 	%r6583, 0;
	// inline asm
	prmt.b32 %r6575, %r6583, %r6583, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6588, %r6583, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6589, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6590, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r47, %r6583, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6584, %r6583;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6591, %r6583;
	mov.u32 	%r49, %r6583;
	mov.u32 	%r48, %r6583;
	mov.u32 	%r47, %r6583;
	mov.u32 	%r6595, %r6583;
	mov.u32 	%r6596, %r6583;
	mov.u32 	%r6597, %r6583;
	mov.u32 	%r51, %r6583;
	mov.u32 	%r6599, %r6583;
	mov.u32 	%r6600, %r6583;
	mov.u32 	%r6601, %r6583;
	mov.u32 	%r6602, %r6583;
	mov.u32 	%r6606, %r6583;
	bra.uni 	BB5_44;

BB5_52:
	setp.eq.s32	%p54, %r53, 3;
	@%p54 bra 	BB5_53;
	bra.uni 	BB5_69;

BB5_53:
	mov.u32 	%r6608, 0;
	// inline asm
	prmt.b32 %r6615, %r6608, %r6608, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r6608, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6612, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6613, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6607, %r47, %r6608, %r54;
	// inline asm
	mov.u32 	%r6609, %r6608;
	mov.u32 	%r6610, %r6608;
	mov.u32 	%r6616, %r6615;
	mov.u32 	%r6617, %r6615;

BB5_58:
	mov.u32 	%r6619, %r6615;
	mov.u32 	%r6620, %r6615;
	mov.u32 	%r6621, %r6615;
	mov.u32 	%r6622, %r6615;
	bra.uni 	BB5_90;

BB5_10:
	setp.eq.s32	%p31, %r53, 3;
	@%p31 bra 	BB5_11;
	bra.uni 	BB5_33;

BB5_11:
	mov.u32 	%r6575, 0;
	// inline asm
	prmt.b32 %r6587, %r6575, %r6575, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r6575, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6596, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6597, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r51, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6591, %r47, %r6575, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6588, %r6587;
	mov.u32 	%r6589, %r6587;
	mov.u32 	%r6590, %r6587;
	mov.u32 	%r49, %r6575;
	mov.u32 	%r48, %r6575;
	mov.u32 	%r47, %r6575;
	mov.u32 	%r6599, %r6587;
	mov.u32 	%r6600, %r6587;
	mov.u32 	%r6601, %r6587;
	mov.u32 	%r6603, %r6587;
	mov.u32 	%r6604, %r6587;
	mov.u32 	%r6605, %r6587;
	mov.u32 	%r6606, %r6587;
	bra.uni 	BB5_44;

BB5_68:
	setp.eq.s32	%p43, %r53, 11;
	@%p43 bra 	BB5_82;
	bra.uni 	BB5_69;

BB5_82:
	// inline asm
	prmt.b32 %r6619, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6620, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6621, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6622, %r48, %r47, %r54;
	// inline asm
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6615, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;

BB5_80:
	mov.u32 	%r6616, %r6607;

BB5_81:
	mov.u32 	%r6617, %r6607;
	mov.u32 	%r6618, %r6607;
	bra.uni 	BB5_90;

BB5_25:
	mov.u32 	%r6575, 0;
	setp.eq.s32	%p20, %r53, 11;
	@%p20 bra 	BB5_26;
	bra.uni 	BB5_33;

BB5_26:
	mov.u32 	%r6583, 0;
	// inline asm
	prmt.b32 %r6575, %r6583, %r6583, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6590, %r6583, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6604, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6605, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r47, %r6583, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6584, %r6583;
	mov.u32 	%r6585, %r6583;
	mov.u32 	%r6586, %r6583;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6591, %r6583;
	mov.u32 	%r49, %r6583;
	mov.u32 	%r48, %r6583;
	mov.u32 	%r47, %r6583;
	mov.u32 	%r6595, %r6583;
	mov.u32 	%r6596, %r6583;
	mov.u32 	%r6597, %r6583;
	mov.u32 	%r51, %r6583;

BB5_37:
	mov.u32 	%r6600, %r6583;
	mov.u32 	%r6601, %r6583;
	mov.u32 	%r6602, %r6583;
	bra.uni 	BB5_44;

BB5_60:
	setp.eq.s32	%p49, %r53, 7;
	@%p49 bra 	BB5_61;
	bra.uni 	BB5_69;

BB5_61:
	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r6607, %r6607, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6622, %r6607, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6616, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6617, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6618, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6620, %r6619;
	mov.u32 	%r6621, %r6619;
	bra.uni 	BB5_90;

BB5_17:
	setp.eq.s32	%p26, %r53, 7;
	@%p26 bra 	BB5_18;
	bra.uni 	BB5_33;

BB5_18:
	mov.u32 	%r6579, 0;
	// inline asm
	prmt.b32 %r6575, %r6579, %r6579, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6606, %r6579, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6600, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6601, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6602, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6595, %r47, %r6579, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6580, %r6579;
	mov.u32 	%r6581, %r6579;
	mov.u32 	%r6582, %r6579;
	mov.u32 	%r6583, %r6579;
	mov.u32 	%r6584, %r6579;
	mov.u32 	%r6585, %r6579;
	mov.u32 	%r6586, %r6579;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6590, %r6575;
	mov.u32 	%r6591, %r6579;
	mov.u32 	%r49, %r6579;
	mov.u32 	%r48, %r6579;
	mov.u32 	%r47, %r6579;
	mov.u32 	%r6596, %r6579;
	mov.u32 	%r6597, %r6579;
	mov.u32 	%r51, %r6579;
	mov.u32 	%r6603, %r6575;
	mov.u32 	%r6604, %r6575;
	mov.u32 	%r6605, %r6575;
	bra.uni 	BB5_44;

BB5_75:
	setp.ne.s32	%p38, %r53, 15;
	@%p38 bra 	BB5_69;

	mov.u32 	%r6607, 0;
	// inline asm
	prmt.b32 %r6619, %r47, %r6607, %r54;
	// inline asm
	mov.u32 	%r6608, %r6607;
	mov.u32 	%r6609, %r6607;
	mov.u32 	%r6610, %r6607;
	mov.u32 	%r6611, %r6607;
	mov.u32 	%r6612, %r6607;
	mov.u32 	%r6613, %r6607;
	mov.u32 	%r51, %r6607;
	mov.u32 	%r6615, %r6607;
	mov.u32 	%r6616, %r6607;
	mov.u32 	%r6617, %r6607;
	mov.u32 	%r6618, %r6607;
	mov.u32 	%r6620, %r6607;

BB5_77:
	mov.u32 	%r6621, %r6607;
	mov.u32 	%r6622, %r6607;
	bra.uni 	BB5_90;

BB5_69:
	mov.u32 	%r6607, %r50;
	mov.u32 	%r6608, %r49;
	mov.u32 	%r6609, %r48;
	mov.u32 	%r6610, %r47;
	mov.u32 	%r6612, %r6611;
	mov.u32 	%r6613, %r6611;

BB5_89:
	mov.u32 	%r6615, %r6611;
	mov.u32 	%r6616, %r6611;
	mov.u32 	%r6617, %r6611;
	mov.u32 	%r6618, %r6611;
	mov.u32 	%r6619, %r6611;
	mov.u32 	%r6620, %r6611;
	mov.u32 	%r6621, %r6611;
	mov.u32 	%r6622, %r6611;

BB5_90:
	ld.local.u32 	%r4569, [%rd2+108];
	or.b32  	%r6590, %r4569, %r6610;
	ld.local.u32 	%r4570, [%rd2+112];
	ld.local.u32 	%r4571, [%rd2+116];
	ld.local.u32 	%r4572, [%rd2+120];
	ld.local.u32 	%r4573, [%rd2+124];
	ld.local.u32 	%r4574, [%rd2+128];
	ld.local.u32 	%r4575, [%rd2+132];
	ld.local.u32 	%r4576, [%rd2+136];
	ld.local.u32 	%r4577, [%rd2+140];
	ld.local.u32 	%r4578, [%rd2+144];
	ld.local.u32 	%r4579, [%rd2+148];
	ld.local.u32 	%r4580, [%rd2+152];
	ld.local.u32 	%r4581, [%rd2+156];
	ld.local.u32 	%r4582, [%rd2+160];
	ld.local.u32 	%r4583, [%rd2+164];
	ld.local.u32 	%r4584, [%rd2+168];
	st.local.u32 	[%rd2+108], %r6590;
	or.b32  	%r6589, %r4570, %r6609;
	st.local.u32 	[%rd2+112], %r6589;
	or.b32  	%r6588, %r4571, %r6608;
	st.local.u32 	[%rd2+116], %r6588;
	or.b32  	%r6587, %r4572, %r6607;
	st.local.u32 	[%rd2+120], %r6587;
	or.b32  	%r6578, %r4573, %r51;
	st.local.u32 	[%rd2+124], %r6578;
	or.b32  	%r6577, %r4574, %r6613;
	st.local.u32 	[%rd2+128], %r6577;
	or.b32  	%r6576, %r4575, %r6612;
	st.local.u32 	[%rd2+132], %r6576;
	or.b32  	%r6575, %r4576, %r6611;
	st.local.u32 	[%rd2+136], %r6575;
	or.b32  	%r6582, %r4577, %r6618;
	st.local.u32 	[%rd2+140], %r6582;
	or.b32  	%r6581, %r4578, %r6617;
	st.local.u32 	[%rd2+144], %r6581;
	or.b32  	%r6580, %r4579, %r6616;
	st.local.u32 	[%rd2+148], %r6580;
	or.b32  	%r6579, %r4580, %r6615;
	st.local.u32 	[%rd2+152], %r6579;
	or.b32  	%r6586, %r4581, %r6622;
	st.local.u32 	[%rd2+156], %r6586;
	or.b32  	%r6585, %r4582, %r6621;
	st.local.u32 	[%rd2+160], %r6585;
	or.b32  	%r6584, %r4583, %r6620;
	st.local.u32 	[%rd2+164], %r6584;
	or.b32  	%r6583, %r4584, %r6619;
	bra.uni 	BB5_91;

BB5_32:
	mov.u32 	%r6575, 0;
	setp.ne.s32	%p15, %r53, 15;
	@%p15 bra 	BB5_33;

	mov.u32 	%r6591, 0;
	// inline asm
	prmt.b32 %r6575, %r6591, %r6591, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6578, %r6591, %r51, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6587, %r51, %r50, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6588, %r50, %r49, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6589, %r49, %r48, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6590, %r48, %r47, %r54;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r47, %r6591, %r54;
	// inline asm
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r49, %r6591;
	mov.u32 	%r48, %r6591;
	mov.u32 	%r47, %r6591;
	mov.u32 	%r6595, %r6591;
	mov.u32 	%r6596, %r6591;
	mov.u32 	%r6597, %r6591;
	mov.u32 	%r51, %r6591;
	mov.u32 	%r6599, %r6591;
	mov.u32 	%r6600, %r6591;
	mov.u32 	%r6601, %r6591;
	mov.u32 	%r6602, %r6591;
	mov.u32 	%r6604, %r6591;
	mov.u32 	%r6605, %r6591;
	mov.u32 	%r6606, %r6591;
	bra.uni 	BB5_44;

BB5_33:
	mov.u32 	%r6576, %r6575;
	mov.u32 	%r6577, %r6575;
	mov.u32 	%r6578, %r6575;
	mov.u32 	%r6579, %r6575;
	mov.u32 	%r6580, %r6575;
	mov.u32 	%r6581, %r6575;
	mov.u32 	%r6582, %r6575;
	mov.u32 	%r6583, %r6575;
	mov.u32 	%r6584, %r6575;
	mov.u32 	%r6585, %r6575;
	mov.u32 	%r6586, %r6575;
	mov.u32 	%r6587, %r6575;
	mov.u32 	%r6588, %r6575;
	mov.u32 	%r6589, %r6575;
	mov.u32 	%r6590, %r6575;
	mov.u32 	%r6591, %r50;
	mov.u32 	%r6595, %r6575;
	mov.u32 	%r6596, %r6575;
	mov.u32 	%r6597, %r6575;
	mov.u32 	%r6599, %r6575;
	mov.u32 	%r6600, %r6575;
	mov.u32 	%r6601, %r6575;
	mov.u32 	%r6602, %r6575;
	mov.u32 	%r6603, %r6575;
	mov.u32 	%r6604, %r6575;
	mov.u32 	%r6605, %r6575;
	mov.u32 	%r6606, %r6575;

BB5_44:
	ld.local.u32 	%r3076, [%rd2+108];
	or.b32  	%r3077, %r3076, %r47;
	ld.local.u32 	%r3078, [%rd2+112];
	or.b32  	%r3079, %r3078, %r48;
	ld.local.u32 	%r3080, [%rd2+116];
	or.b32  	%r3081, %r3080, %r49;
	ld.local.u32 	%r3082, [%rd2+120];
	or.b32  	%r3083, %r3082, %r6591;
	ld.local.u32 	%r3084, [%rd2+124];
	or.b32  	%r3085, %r3084, %r51;
	ld.local.u32 	%r3086, [%rd2+128];
	or.b32  	%r3087, %r3086, %r6597;
	ld.local.u32 	%r3088, [%rd2+132];
	or.b32  	%r3089, %r3088, %r6596;
	ld.local.u32 	%r3090, [%rd2+136];
	or.b32  	%r3091, %r3090, %r6595;
	ld.local.u32 	%r3092, [%rd2+140];
	or.b32  	%r3093, %r3092, %r6602;
	ld.local.u32 	%r3094, [%rd2+144];
	or.b32  	%r3095, %r3094, %r6601;
	ld.local.u32 	%r3096, [%rd2+148];
	or.b32  	%r3097, %r3096, %r6600;
	ld.local.u32 	%r3098, [%rd2+152];
	or.b32  	%r3099, %r3098, %r6599;
	ld.local.u32 	%r3100, [%rd2+156];
	or.b32  	%r3101, %r3100, %r6606;
	ld.local.u32 	%r3102, [%rd2+160];
	or.b32  	%r3103, %r3102, %r6605;
	ld.local.u32 	%r3104, [%rd2+164];
	or.b32  	%r3105, %r3104, %r6604;
	ld.local.u32 	%r3106, [%rd2+168];
	or.b32  	%r3107, %r3106, %r6603;
	ld.local.u32 	%r3108, [%rd2+104];
	add.s32 	%r3109, %r3108, %r3077;
	ld.local.u32 	%r3110, [%rd2+100];
	ld.local.u32 	%r3111, [%rd2+96];
	xor.b32  	%r3112, %r3110, %r3111;
	ld.local.u32 	%r3113, [%rd2+92];
	and.b32  	%r3114, %r3112, %r3113;
	xor.b32  	%r3115, %r3114, %r3110;
	add.s32 	%r3116, %r3109, %r3115;
	ld.local.u32 	%r3117, [%rd2+88];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 5;
	shr.b32 	%rhs, %r3117, 27;
	add.u32 	%r3118, %lhs, %rhs;
	}
	add.s32 	%r3119, %r3116, %r3118;
	add.s32 	%r3120, %r3119, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3113, 30;
	shr.b32 	%rhs, %r3113, 2;
	add.u32 	%r3121, %lhs, %rhs;
	}
	add.s32 	%r3122, %r3110, %r3079;
	xor.b32  	%r3123, %r3121, %r3111;
	and.b32  	%r3124, %r3123, %r3117;
	xor.b32  	%r3125, %r3124, %r3111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 5;
	shr.b32 	%rhs, %r3120, 27;
	add.u32 	%r3126, %lhs, %rhs;
	}
	add.s32 	%r3127, %r3122, %r3126;
	add.s32 	%r3128, %r3127, %r3125;
	add.s32 	%r3129, %r3128, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 30;
	shr.b32 	%rhs, %r3117, 2;
	add.u32 	%r3130, %lhs, %rhs;
	}
	add.s32 	%r3131, %r3111, %r3081;
	xor.b32  	%r3132, %r3130, %r3121;
	and.b32  	%r3133, %r3132, %r3120;
	xor.b32  	%r3134, %r3133, %r3121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 5;
	shr.b32 	%rhs, %r3129, 27;
	add.u32 	%r3135, %lhs, %rhs;
	}
	add.s32 	%r3136, %r3131, %r3135;
	add.s32 	%r3137, %r3136, %r3134;
	add.s32 	%r3138, %r3137, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 30;
	shr.b32 	%rhs, %r3120, 2;
	add.u32 	%r3139, %lhs, %rhs;
	}
	xor.b32  	%r3140, %r3139, %r3130;
	and.b32  	%r3141, %r3140, %r3129;
	xor.b32  	%r3142, %r3141, %r3130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3138, 5;
	shr.b32 	%rhs, %r3138, 27;
	add.u32 	%r3143, %lhs, %rhs;
	}
	add.s32 	%r3144, %r3083, %r3121;
	add.s32 	%r3145, %r3144, %r3143;
	add.s32 	%r3146, %r3145, %r3142;
	add.s32 	%r3147, %r3146, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 30;
	shr.b32 	%rhs, %r3129, 2;
	add.u32 	%r3148, %lhs, %rhs;
	}
	xor.b32  	%r3149, %r3148, %r3139;
	and.b32  	%r3150, %r3149, %r3138;
	xor.b32  	%r3151, %r3150, %r3139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3147, 5;
	shr.b32 	%rhs, %r3147, 27;
	add.u32 	%r3152, %lhs, %rhs;
	}
	add.s32 	%r3153, %r3085, %r3130;
	add.s32 	%r3154, %r3153, %r3152;
	add.s32 	%r3155, %r3154, %r3151;
	add.s32 	%r3156, %r3155, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3138, 30;
	shr.b32 	%rhs, %r3138, 2;
	add.u32 	%r3157, %lhs, %rhs;
	}
	xor.b32  	%r3158, %r3157, %r3148;
	and.b32  	%r3159, %r3158, %r3147;
	xor.b32  	%r3160, %r3159, %r3148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 5;
	shr.b32 	%rhs, %r3156, 27;
	add.u32 	%r3161, %lhs, %rhs;
	}
	add.s32 	%r3162, %r3087, %r3139;
	add.s32 	%r3163, %r3162, %r3161;
	add.s32 	%r3164, %r3163, %r3160;
	add.s32 	%r3165, %r3164, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3147, 30;
	shr.b32 	%rhs, %r3147, 2;
	add.u32 	%r3166, %lhs, %rhs;
	}
	xor.b32  	%r3167, %r3166, %r3157;
	and.b32  	%r3168, %r3167, %r3156;
	xor.b32  	%r3169, %r3168, %r3157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3165, 5;
	shr.b32 	%rhs, %r3165, 27;
	add.u32 	%r3170, %lhs, %rhs;
	}
	add.s32 	%r3171, %r3089, %r3148;
	add.s32 	%r3172, %r3171, %r3170;
	add.s32 	%r3173, %r3172, %r3169;
	add.s32 	%r3174, %r3173, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 30;
	shr.b32 	%rhs, %r3156, 2;
	add.u32 	%r3175, %lhs, %rhs;
	}
	xor.b32  	%r3176, %r3175, %r3166;
	and.b32  	%r3177, %r3176, %r3165;
	xor.b32  	%r3178, %r3177, %r3166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3174, 5;
	shr.b32 	%rhs, %r3174, 27;
	add.u32 	%r3179, %lhs, %rhs;
	}
	add.s32 	%r3180, %r3091, %r3157;
	add.s32 	%r3181, %r3180, %r3179;
	add.s32 	%r3182, %r3181, %r3178;
	add.s32 	%r3183, %r3182, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3165, 30;
	shr.b32 	%rhs, %r3165, 2;
	add.u32 	%r3184, %lhs, %rhs;
	}
	xor.b32  	%r3185, %r3184, %r3175;
	and.b32  	%r3186, %r3185, %r3174;
	xor.b32  	%r3187, %r3186, %r3175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 5;
	shr.b32 	%rhs, %r3183, 27;
	add.u32 	%r3188, %lhs, %rhs;
	}
	add.s32 	%r3189, %r3093, %r3166;
	add.s32 	%r3190, %r3189, %r3188;
	add.s32 	%r3191, %r3190, %r3187;
	add.s32 	%r3192, %r3191, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3174, 30;
	shr.b32 	%rhs, %r3174, 2;
	add.u32 	%r3193, %lhs, %rhs;
	}
	xor.b32  	%r3194, %r3193, %r3184;
	and.b32  	%r3195, %r3194, %r3183;
	xor.b32  	%r3196, %r3195, %r3184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3192, 5;
	shr.b32 	%rhs, %r3192, 27;
	add.u32 	%r3197, %lhs, %rhs;
	}
	add.s32 	%r3198, %r3095, %r3175;
	add.s32 	%r3199, %r3198, %r3197;
	add.s32 	%r3200, %r3199, %r3196;
	add.s32 	%r3201, %r3200, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 30;
	shr.b32 	%rhs, %r3183, 2;
	add.u32 	%r3202, %lhs, %rhs;
	}
	xor.b32  	%r3203, %r3202, %r3193;
	and.b32  	%r3204, %r3203, %r3192;
	xor.b32  	%r3205, %r3204, %r3193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3201, 5;
	shr.b32 	%rhs, %r3201, 27;
	add.u32 	%r3206, %lhs, %rhs;
	}
	add.s32 	%r3207, %r3097, %r3184;
	add.s32 	%r3208, %r3207, %r3206;
	add.s32 	%r3209, %r3208, %r3205;
	add.s32 	%r3210, %r3209, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3192, 30;
	shr.b32 	%rhs, %r3192, 2;
	add.u32 	%r3211, %lhs, %rhs;
	}
	xor.b32  	%r3212, %r3211, %r3202;
	and.b32  	%r3213, %r3212, %r3201;
	xor.b32  	%r3214, %r3213, %r3202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 5;
	shr.b32 	%rhs, %r3210, 27;
	add.u32 	%r3215, %lhs, %rhs;
	}
	add.s32 	%r3216, %r3099, %r3193;
	add.s32 	%r3217, %r3216, %r3215;
	add.s32 	%r3218, %r3217, %r3214;
	add.s32 	%r3219, %r3218, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3201, 30;
	shr.b32 	%rhs, %r3201, 2;
	add.u32 	%r3220, %lhs, %rhs;
	}
	xor.b32  	%r3221, %r3220, %r3211;
	and.b32  	%r3222, %r3221, %r3210;
	xor.b32  	%r3223, %r3222, %r3211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3219, 5;
	shr.b32 	%rhs, %r3219, 27;
	add.u32 	%r3224, %lhs, %rhs;
	}
	add.s32 	%r3225, %r3101, %r3202;
	add.s32 	%r3226, %r3225, %r3224;
	add.s32 	%r3227, %r3226, %r3223;
	add.s32 	%r3228, %r3227, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 30;
	shr.b32 	%rhs, %r3210, 2;
	add.u32 	%r3229, %lhs, %rhs;
	}
	xor.b32  	%r3230, %r3229, %r3220;
	and.b32  	%r3231, %r3230, %r3219;
	xor.b32  	%r3232, %r3231, %r3220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 5;
	shr.b32 	%rhs, %r3228, 27;
	add.u32 	%r3233, %lhs, %rhs;
	}
	add.s32 	%r3234, %r3103, %r3211;
	add.s32 	%r3235, %r3234, %r3233;
	add.s32 	%r3236, %r3235, %r3232;
	add.s32 	%r3237, %r3236, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3219, 30;
	shr.b32 	%rhs, %r3219, 2;
	add.u32 	%r3238, %lhs, %rhs;
	}
	xor.b32  	%r3239, %r3238, %r3229;
	and.b32  	%r3240, %r3239, %r3228;
	xor.b32  	%r3241, %r3240, %r3229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 5;
	shr.b32 	%rhs, %r3237, 27;
	add.u32 	%r3242, %lhs, %rhs;
	}
	add.s32 	%r3243, %r3105, %r3220;
	add.s32 	%r3244, %r3243, %r3242;
	add.s32 	%r3245, %r3244, %r3241;
	add.s32 	%r3246, %r3245, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 30;
	shr.b32 	%rhs, %r3228, 2;
	add.u32 	%r3247, %lhs, %rhs;
	}
	xor.b32  	%r3248, %r3247, %r3238;
	and.b32  	%r3249, %r3248, %r3237;
	xor.b32  	%r3250, %r3249, %r3238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 5;
	shr.b32 	%rhs, %r3246, 27;
	add.u32 	%r3251, %lhs, %rhs;
	}
	add.s32 	%r3252, %r3107, %r3229;
	add.s32 	%r3253, %r3252, %r3251;
	add.s32 	%r3254, %r3253, %r3250;
	add.s32 	%r3255, %r3254, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3237, 30;
	shr.b32 	%rhs, %r3237, 2;
	add.u32 	%r3256, %lhs, %rhs;
	}
	xor.b32  	%r3257, %r3081, %r3077;
	xor.b32  	%r3258, %r3257, %r3093;
	xor.b32  	%r3259, %r3258, %r3103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3259, 1;
	shr.b32 	%rhs, %r3259, 31;
	add.u32 	%r3260, %lhs, %rhs;
	}
	add.s32 	%r3261, %r3238, %r3260;
	xor.b32  	%r3262, %r3256, %r3247;
	and.b32  	%r3263, %r3262, %r3246;
	xor.b32  	%r3264, %r3263, %r3247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 5;
	shr.b32 	%rhs, %r3255, 27;
	add.u32 	%r3265, %lhs, %rhs;
	}
	add.s32 	%r3266, %r3261, %r3265;
	add.s32 	%r3267, %r3266, %r3264;
	add.s32 	%r3268, %r3267, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 30;
	shr.b32 	%rhs, %r3246, 2;
	add.u32 	%r3269, %lhs, %rhs;
	}
	xor.b32  	%r3270, %r3083, %r3079;
	xor.b32  	%r3271, %r3270, %r3095;
	xor.b32  	%r3272, %r3271, %r3105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3272, 1;
	shr.b32 	%rhs, %r3272, 31;
	add.u32 	%r3273, %lhs, %rhs;
	}
	add.s32 	%r3274, %r3247, %r3273;
	xor.b32  	%r3275, %r3269, %r3256;
	and.b32  	%r3276, %r3275, %r3255;
	xor.b32  	%r3277, %r3276, %r3256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 5;
	shr.b32 	%rhs, %r3268, 27;
	add.u32 	%r3278, %lhs, %rhs;
	}
	add.s32 	%r3279, %r3274, %r3278;
	add.s32 	%r3280, %r3279, %r3277;
	add.s32 	%r3281, %r3280, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3255, 30;
	shr.b32 	%rhs, %r3255, 2;
	add.u32 	%r3282, %lhs, %rhs;
	}
	xor.b32  	%r3283, %r3085, %r3081;
	xor.b32  	%r3284, %r3283, %r3097;
	xor.b32  	%r3285, %r3284, %r3107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3285, 1;
	shr.b32 	%rhs, %r3285, 31;
	add.u32 	%r3286, %lhs, %rhs;
	}
	add.s32 	%r3287, %r3256, %r3286;
	xor.b32  	%r3288, %r3282, %r3269;
	and.b32  	%r3289, %r3288, %r3268;
	xor.b32  	%r3290, %r3289, %r3269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 5;
	shr.b32 	%rhs, %r3281, 27;
	add.u32 	%r3291, %lhs, %rhs;
	}
	add.s32 	%r3292, %r3287, %r3291;
	add.s32 	%r3293, %r3292, %r3290;
	add.s32 	%r3294, %r3293, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 30;
	shr.b32 	%rhs, %r3268, 2;
	add.u32 	%r3295, %lhs, %rhs;
	}
	xor.b32  	%r3296, %r3087, %r3083;
	xor.b32  	%r3297, %r3296, %r3099;
	xor.b32  	%r3298, %r3297, %r3260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3298, 1;
	shr.b32 	%rhs, %r3298, 31;
	add.u32 	%r3299, %lhs, %rhs;
	}
	add.s32 	%r3300, %r3269, %r3299;
	xor.b32  	%r3301, %r3295, %r3282;
	and.b32  	%r3302, %r3301, %r3281;
	xor.b32  	%r3303, %r3302, %r3282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3294, 5;
	shr.b32 	%rhs, %r3294, 27;
	add.u32 	%r3304, %lhs, %rhs;
	}
	add.s32 	%r3305, %r3300, %r3304;
	add.s32 	%r3306, %r3305, %r3303;
	add.s32 	%r3307, %r3306, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 30;
	shr.b32 	%rhs, %r3281, 2;
	add.u32 	%r3308, %lhs, %rhs;
	}
	xor.b32  	%r3309, %r3089, %r3085;
	xor.b32  	%r3310, %r3309, %r3101;
	xor.b32  	%r3311, %r3310, %r3273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3311, 1;
	shr.b32 	%rhs, %r3311, 31;
	add.u32 	%r3312, %lhs, %rhs;
	}
	add.s32 	%r3313, %r3282, %r3312;
	xor.b32  	%r3314, %r3294, %r3295;
	xor.b32  	%r3315, %r3314, %r3308;
	add.s32 	%r3316, %r3313, %r3315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3307, 5;
	shr.b32 	%rhs, %r3307, 27;
	add.u32 	%r3317, %lhs, %rhs;
	}
	add.s32 	%r3318, %r3316, %r3317;
	add.s32 	%r3319, %r3318, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3294, 30;
	shr.b32 	%rhs, %r3294, 2;
	add.u32 	%r3320, %lhs, %rhs;
	}
	xor.b32  	%r3321, %r3091, %r3087;
	xor.b32  	%r3322, %r3321, %r3103;
	xor.b32  	%r3323, %r3322, %r3286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3323, 1;
	shr.b32 	%rhs, %r3323, 31;
	add.u32 	%r3324, %lhs, %rhs;
	}
	add.s32 	%r3325, %r3295, %r3324;
	xor.b32  	%r3326, %r3307, %r3308;
	xor.b32  	%r3327, %r3326, %r3320;
	add.s32 	%r3328, %r3325, %r3327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3319, 5;
	shr.b32 	%rhs, %r3319, 27;
	add.u32 	%r3329, %lhs, %rhs;
	}
	add.s32 	%r3330, %r3328, %r3329;
	add.s32 	%r3331, %r3330, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3307, 30;
	shr.b32 	%rhs, %r3307, 2;
	add.u32 	%r3332, %lhs, %rhs;
	}
	xor.b32  	%r3333, %r3093, %r3089;
	xor.b32  	%r3334, %r3333, %r3105;
	xor.b32  	%r3335, %r3334, %r3299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3335, 1;
	shr.b32 	%rhs, %r3335, 31;
	add.u32 	%r3336, %lhs, %rhs;
	}
	add.s32 	%r3337, %r3308, %r3336;
	xor.b32  	%r3338, %r3319, %r3320;
	xor.b32  	%r3339, %r3338, %r3332;
	add.s32 	%r3340, %r3337, %r3339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3331, 5;
	shr.b32 	%rhs, %r3331, 27;
	add.u32 	%r3341, %lhs, %rhs;
	}
	add.s32 	%r3342, %r3340, %r3341;
	add.s32 	%r3343, %r3342, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3319, 30;
	shr.b32 	%rhs, %r3319, 2;
	add.u32 	%r3344, %lhs, %rhs;
	}
	xor.b32  	%r3345, %r3095, %r3091;
	xor.b32  	%r3346, %r3345, %r3107;
	xor.b32  	%r3347, %r3346, %r3312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3347, 1;
	shr.b32 	%rhs, %r3347, 31;
	add.u32 	%r3348, %lhs, %rhs;
	}
	add.s32 	%r3349, %r3320, %r3348;
	xor.b32  	%r3350, %r3331, %r3332;
	xor.b32  	%r3351, %r3350, %r3344;
	add.s32 	%r3352, %r3349, %r3351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3343, 5;
	shr.b32 	%rhs, %r3343, 27;
	add.u32 	%r3353, %lhs, %rhs;
	}
	add.s32 	%r3354, %r3352, %r3353;
	add.s32 	%r3355, %r3354, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3331, 30;
	shr.b32 	%rhs, %r3331, 2;
	add.u32 	%r3356, %lhs, %rhs;
	}
	xor.b32  	%r3357, %r3097, %r3093;
	xor.b32  	%r3358, %r3357, %r3260;
	xor.b32  	%r3359, %r3358, %r3324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3359, 1;
	shr.b32 	%rhs, %r3359, 31;
	add.u32 	%r3360, %lhs, %rhs;
	}
	add.s32 	%r3361, %r3332, %r3360;
	xor.b32  	%r3362, %r3343, %r3344;
	xor.b32  	%r3363, %r3362, %r3356;
	add.s32 	%r3364, %r3361, %r3363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 5;
	shr.b32 	%rhs, %r3355, 27;
	add.u32 	%r3365, %lhs, %rhs;
	}
	add.s32 	%r3366, %r3364, %r3365;
	add.s32 	%r3367, %r3366, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3343, 30;
	shr.b32 	%rhs, %r3343, 2;
	add.u32 	%r3368, %lhs, %rhs;
	}
	xor.b32  	%r3369, %r3099, %r3095;
	xor.b32  	%r3370, %r3369, %r3273;
	xor.b32  	%r3371, %r3370, %r3336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3371, 1;
	shr.b32 	%rhs, %r3371, 31;
	add.u32 	%r3372, %lhs, %rhs;
	}
	add.s32 	%r3373, %r3344, %r3372;
	xor.b32  	%r3374, %r3355, %r3356;
	xor.b32  	%r3375, %r3374, %r3368;
	add.s32 	%r3376, %r3373, %r3375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 5;
	shr.b32 	%rhs, %r3367, 27;
	add.u32 	%r3377, %lhs, %rhs;
	}
	add.s32 	%r3378, %r3376, %r3377;
	add.s32 	%r3379, %r3378, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 30;
	shr.b32 	%rhs, %r3355, 2;
	add.u32 	%r3380, %lhs, %rhs;
	}
	xor.b32  	%r3381, %r3101, %r3097;
	xor.b32  	%r3382, %r3381, %r3286;
	xor.b32  	%r3383, %r3382, %r3348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3383, 1;
	shr.b32 	%rhs, %r3383, 31;
	add.u32 	%r3384, %lhs, %rhs;
	}
	add.s32 	%r3385, %r3356, %r3384;
	xor.b32  	%r3386, %r3367, %r3368;
	xor.b32  	%r3387, %r3386, %r3380;
	add.s32 	%r3388, %r3385, %r3387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3379, 5;
	shr.b32 	%rhs, %r3379, 27;
	add.u32 	%r3389, %lhs, %rhs;
	}
	add.s32 	%r3390, %r3388, %r3389;
	add.s32 	%r3391, %r3390, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 30;
	shr.b32 	%rhs, %r3367, 2;
	add.u32 	%r3392, %lhs, %rhs;
	}
	xor.b32  	%r3393, %r3103, %r3099;
	xor.b32  	%r3394, %r3393, %r3299;
	xor.b32  	%r3395, %r3394, %r3360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3395, 1;
	shr.b32 	%rhs, %r3395, 31;
	add.u32 	%r3396, %lhs, %rhs;
	}
	add.s32 	%r3397, %r3368, %r3396;
	xor.b32  	%r3398, %r3379, %r3380;
	xor.b32  	%r3399, %r3398, %r3392;
	add.s32 	%r3400, %r3397, %r3399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3391, 5;
	shr.b32 	%rhs, %r3391, 27;
	add.u32 	%r3401, %lhs, %rhs;
	}
	add.s32 	%r3402, %r3400, %r3401;
	add.s32 	%r3403, %r3402, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3379, 30;
	shr.b32 	%rhs, %r3379, 2;
	add.u32 	%r3404, %lhs, %rhs;
	}
	xor.b32  	%r3405, %r3105, %r3101;
	xor.b32  	%r3406, %r3405, %r3312;
	xor.b32  	%r3407, %r3406, %r3372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3407, 1;
	shr.b32 	%rhs, %r3407, 31;
	add.u32 	%r3408, %lhs, %rhs;
	}
	add.s32 	%r3409, %r3380, %r3408;
	xor.b32  	%r3410, %r3391, %r3392;
	xor.b32  	%r3411, %r3410, %r3404;
	add.s32 	%r3412, %r3409, %r3411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3403, 5;
	shr.b32 	%rhs, %r3403, 27;
	add.u32 	%r3413, %lhs, %rhs;
	}
	add.s32 	%r3414, %r3412, %r3413;
	add.s32 	%r3415, %r3414, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3391, 30;
	shr.b32 	%rhs, %r3391, 2;
	add.u32 	%r3416, %lhs, %rhs;
	}
	xor.b32  	%r3417, %r3107, %r3103;
	xor.b32  	%r3418, %r3417, %r3324;
	xor.b32  	%r3419, %r3418, %r3384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3419, 1;
	shr.b32 	%rhs, %r3419, 31;
	add.u32 	%r3420, %lhs, %rhs;
	}
	add.s32 	%r3421, %r3392, %r3420;
	xor.b32  	%r3422, %r3403, %r3404;
	xor.b32  	%r3423, %r3422, %r3416;
	add.s32 	%r3424, %r3421, %r3423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3415, 5;
	shr.b32 	%rhs, %r3415, 27;
	add.u32 	%r3425, %lhs, %rhs;
	}
	add.s32 	%r3426, %r3424, %r3425;
	add.s32 	%r3427, %r3426, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3403, 30;
	shr.b32 	%rhs, %r3403, 2;
	add.u32 	%r3428, %lhs, %rhs;
	}
	xor.b32  	%r3429, %r3260, %r3105;
	xor.b32  	%r3430, %r3429, %r3336;
	xor.b32  	%r3431, %r3430, %r3396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3431, 1;
	shr.b32 	%rhs, %r3431, 31;
	add.u32 	%r3432, %lhs, %rhs;
	}
	add.s32 	%r3433, %r3404, %r3432;
	xor.b32  	%r3434, %r3415, %r3416;
	xor.b32  	%r3435, %r3434, %r3428;
	add.s32 	%r3436, %r3433, %r3435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 5;
	shr.b32 	%rhs, %r3427, 27;
	add.u32 	%r3437, %lhs, %rhs;
	}
	add.s32 	%r3438, %r3436, %r3437;
	add.s32 	%r3439, %r3438, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3415, 30;
	shr.b32 	%rhs, %r3415, 2;
	add.u32 	%r3440, %lhs, %rhs;
	}
	xor.b32  	%r3441, %r3273, %r3107;
	xor.b32  	%r3442, %r3441, %r3348;
	xor.b32  	%r3443, %r3442, %r3408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 1;
	shr.b32 	%rhs, %r3443, 31;
	add.u32 	%r3444, %lhs, %rhs;
	}
	add.s32 	%r3445, %r3416, %r3444;
	xor.b32  	%r3446, %r3427, %r3428;
	xor.b32  	%r3447, %r3446, %r3440;
	add.s32 	%r3448, %r3445, %r3447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3439, 5;
	shr.b32 	%rhs, %r3439, 27;
	add.u32 	%r3449, %lhs, %rhs;
	}
	add.s32 	%r3450, %r3448, %r3449;
	add.s32 	%r3451, %r3450, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 30;
	shr.b32 	%rhs, %r3427, 2;
	add.u32 	%r3452, %lhs, %rhs;
	}
	xor.b32  	%r3453, %r3286, %r3260;
	xor.b32  	%r3454, %r3453, %r3360;
	xor.b32  	%r3455, %r3454, %r3420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3455, 1;
	shr.b32 	%rhs, %r3455, 31;
	add.u32 	%r3456, %lhs, %rhs;
	}
	add.s32 	%r3457, %r3428, %r3456;
	xor.b32  	%r3458, %r3439, %r3440;
	xor.b32  	%r3459, %r3458, %r3452;
	add.s32 	%r3460, %r3457, %r3459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3451, 5;
	shr.b32 	%rhs, %r3451, 27;
	add.u32 	%r3461, %lhs, %rhs;
	}
	add.s32 	%r3462, %r3460, %r3461;
	add.s32 	%r3463, %r3462, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3439, 30;
	shr.b32 	%rhs, %r3439, 2;
	add.u32 	%r3464, %lhs, %rhs;
	}
	xor.b32  	%r3465, %r3299, %r3273;
	xor.b32  	%r3466, %r3465, %r3372;
	xor.b32  	%r3467, %r3466, %r3432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3467, 1;
	shr.b32 	%rhs, %r3467, 31;
	add.u32 	%r3468, %lhs, %rhs;
	}
	add.s32 	%r3469, %r3440, %r3468;
	xor.b32  	%r3470, %r3451, %r3452;
	xor.b32  	%r3471, %r3470, %r3464;
	add.s32 	%r3472, %r3469, %r3471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 5;
	shr.b32 	%rhs, %r3463, 27;
	add.u32 	%r3473, %lhs, %rhs;
	}
	add.s32 	%r3474, %r3472, %r3473;
	add.s32 	%r3475, %r3474, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3451, 30;
	shr.b32 	%rhs, %r3451, 2;
	add.u32 	%r3476, %lhs, %rhs;
	}
	xor.b32  	%r3477, %r3312, %r3286;
	xor.b32  	%r3478, %r3477, %r3384;
	xor.b32  	%r3479, %r3478, %r3444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3479, 1;
	shr.b32 	%rhs, %r3479, 31;
	add.u32 	%r3480, %lhs, %rhs;
	}
	add.s32 	%r3481, %r3452, %r3480;
	xor.b32  	%r3482, %r3463, %r3464;
	xor.b32  	%r3483, %r3482, %r3476;
	add.s32 	%r3484, %r3481, %r3483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3475, 5;
	shr.b32 	%rhs, %r3475, 27;
	add.u32 	%r3485, %lhs, %rhs;
	}
	add.s32 	%r3486, %r3484, %r3485;
	add.s32 	%r3487, %r3486, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3463, 30;
	shr.b32 	%rhs, %r3463, 2;
	add.u32 	%r3488, %lhs, %rhs;
	}
	xor.b32  	%r3489, %r3324, %r3299;
	xor.b32  	%r3490, %r3489, %r3396;
	xor.b32  	%r3491, %r3490, %r3456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3491, 1;
	shr.b32 	%rhs, %r3491, 31;
	add.u32 	%r3492, %lhs, %rhs;
	}
	add.s32 	%r3493, %r3464, %r3492;
	xor.b32  	%r3494, %r3475, %r3476;
	xor.b32  	%r3495, %r3494, %r3488;
	add.s32 	%r3496, %r3493, %r3495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 5;
	shr.b32 	%rhs, %r3487, 27;
	add.u32 	%r3497, %lhs, %rhs;
	}
	add.s32 	%r3498, %r3496, %r3497;
	add.s32 	%r3499, %r3498, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3475, 30;
	shr.b32 	%rhs, %r3475, 2;
	add.u32 	%r3500, %lhs, %rhs;
	}
	xor.b32  	%r3501, %r3336, %r3312;
	xor.b32  	%r3502, %r3501, %r3408;
	xor.b32  	%r3503, %r3502, %r3468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3503, 1;
	shr.b32 	%rhs, %r3503, 31;
	add.u32 	%r3504, %lhs, %rhs;
	}
	add.s32 	%r3505, %r3476, %r3504;
	xor.b32  	%r3506, %r3487, %r3488;
	xor.b32  	%r3507, %r3506, %r3500;
	add.s32 	%r3508, %r3505, %r3507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3499, 5;
	shr.b32 	%rhs, %r3499, 27;
	add.u32 	%r3509, %lhs, %rhs;
	}
	add.s32 	%r3510, %r3508, %r3509;
	add.s32 	%r3511, %r3510, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 30;
	shr.b32 	%rhs, %r3487, 2;
	add.u32 	%r3512, %lhs, %rhs;
	}
	xor.b32  	%r3513, %r3348, %r3324;
	xor.b32  	%r3514, %r3513, %r3420;
	xor.b32  	%r3515, %r3514, %r3480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3515, 1;
	shr.b32 	%rhs, %r3515, 31;
	add.u32 	%r3516, %lhs, %rhs;
	}
	add.s32 	%r3517, %r3488, %r3516;
	xor.b32  	%r3518, %r3499, %r3500;
	xor.b32  	%r3519, %r3518, %r3512;
	add.s32 	%r3520, %r3517, %r3519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 5;
	shr.b32 	%rhs, %r3511, 27;
	add.u32 	%r3521, %lhs, %rhs;
	}
	add.s32 	%r3522, %r3520, %r3521;
	add.s32 	%r3523, %r3522, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3499, 30;
	shr.b32 	%rhs, %r3499, 2;
	add.u32 	%r3524, %lhs, %rhs;
	}
	xor.b32  	%r3525, %r3360, %r3336;
	xor.b32  	%r3526, %r3525, %r3432;
	xor.b32  	%r3527, %r3526, %r3492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 1;
	shr.b32 	%rhs, %r3527, 31;
	add.u32 	%r3528, %lhs, %rhs;
	}
	add.s32 	%r3529, %r3500, %r3528;
	xor.b32  	%r3530, %r3511, %r3512;
	xor.b32  	%r3531, %r3530, %r3524;
	add.s32 	%r3532, %r3529, %r3531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 5;
	shr.b32 	%rhs, %r3523, 27;
	add.u32 	%r3533, %lhs, %rhs;
	}
	add.s32 	%r3534, %r3532, %r3533;
	add.s32 	%r3535, %r3534, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 30;
	shr.b32 	%rhs, %r3511, 2;
	add.u32 	%r3536, %lhs, %rhs;
	}
	xor.b32  	%r3537, %r3372, %r3348;
	xor.b32  	%r3538, %r3537, %r3444;
	xor.b32  	%r3539, %r3538, %r3504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 1;
	shr.b32 	%rhs, %r3539, 31;
	add.u32 	%r3540, %lhs, %rhs;
	}
	add.s32 	%r3541, %r3512, %r3540;
	xor.b32  	%r3542, %r3523, %r3524;
	xor.b32  	%r3543, %r3542, %r3536;
	add.s32 	%r3544, %r3541, %r3543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3535, 5;
	shr.b32 	%rhs, %r3535, 27;
	add.u32 	%r3545, %lhs, %rhs;
	}
	add.s32 	%r3546, %r3544, %r3545;
	add.s32 	%r3547, %r3546, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 30;
	shr.b32 	%rhs, %r3523, 2;
	add.u32 	%r3548, %lhs, %rhs;
	}
	xor.b32  	%r3549, %r3384, %r3360;
	xor.b32  	%r3550, %r3549, %r3456;
	xor.b32  	%r3551, %r3550, %r3516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3551, 1;
	shr.b32 	%rhs, %r3551, 31;
	add.u32 	%r3552, %lhs, %rhs;
	}
	add.s32 	%r3553, %r3524, %r3552;
	xor.b32  	%r3554, %r3535, %r3536;
	xor.b32  	%r3555, %r3548, %r3535;
	and.b32  	%r3556, %r3555, %r3554;
	xor.b32  	%r3557, %r3556, %r3535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3547, 5;
	shr.b32 	%rhs, %r3547, 27;
	add.u32 	%r3558, %lhs, %rhs;
	}
	add.s32 	%r3559, %r3553, %r3558;
	add.s32 	%r3560, %r3559, %r3557;
	add.s32 	%r3561, %r3560, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3535, 30;
	shr.b32 	%rhs, %r3535, 2;
	add.u32 	%r3562, %lhs, %rhs;
	}
	xor.b32  	%r3563, %r3396, %r3372;
	xor.b32  	%r3564, %r3563, %r3468;
	xor.b32  	%r3565, %r3564, %r3528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3565, 1;
	shr.b32 	%rhs, %r3565, 31;
	add.u32 	%r3566, %lhs, %rhs;
	}
	add.s32 	%r3567, %r3536, %r3566;
	xor.b32  	%r3568, %r3547, %r3548;
	xor.b32  	%r3569, %r3562, %r3547;
	and.b32  	%r3570, %r3569, %r3568;
	xor.b32  	%r3571, %r3570, %r3547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3561, 5;
	shr.b32 	%rhs, %r3561, 27;
	add.u32 	%r3572, %lhs, %rhs;
	}
	add.s32 	%r3573, %r3567, %r3572;
	add.s32 	%r3574, %r3573, %r3571;
	add.s32 	%r3575, %r3574, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3547, 30;
	shr.b32 	%rhs, %r3547, 2;
	add.u32 	%r3576, %lhs, %rhs;
	}
	xor.b32  	%r3577, %r3408, %r3384;
	xor.b32  	%r3578, %r3577, %r3480;
	xor.b32  	%r3579, %r3578, %r3540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 1;
	shr.b32 	%rhs, %r3579, 31;
	add.u32 	%r3580, %lhs, %rhs;
	}
	add.s32 	%r3581, %r3548, %r3580;
	xor.b32  	%r3582, %r3561, %r3562;
	xor.b32  	%r3583, %r3576, %r3561;
	and.b32  	%r3584, %r3583, %r3582;
	xor.b32  	%r3585, %r3584, %r3561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 5;
	shr.b32 	%rhs, %r3575, 27;
	add.u32 	%r3586, %lhs, %rhs;
	}
	add.s32 	%r3587, %r3581, %r3586;
	add.s32 	%r3588, %r3587, %r3585;
	add.s32 	%r3589, %r3588, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3561, 30;
	shr.b32 	%rhs, %r3561, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	xor.b32  	%r3591, %r3420, %r3396;
	xor.b32  	%r3592, %r3591, %r3492;
	xor.b32  	%r3593, %r3592, %r3552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3593, 1;
	shr.b32 	%rhs, %r3593, 31;
	add.u32 	%r3594, %lhs, %rhs;
	}
	add.s32 	%r3595, %r3562, %r3594;
	xor.b32  	%r3596, %r3575, %r3576;
	xor.b32  	%r3597, %r3590, %r3575;
	and.b32  	%r3598, %r3597, %r3596;
	xor.b32  	%r3599, %r3598, %r3575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 5;
	shr.b32 	%rhs, %r3589, 27;
	add.u32 	%r3600, %lhs, %rhs;
	}
	add.s32 	%r3601, %r3595, %r3600;
	add.s32 	%r3602, %r3601, %r3599;
	add.s32 	%r3603, %r3602, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 30;
	shr.b32 	%rhs, %r3575, 2;
	add.u32 	%r3604, %lhs, %rhs;
	}
	xor.b32  	%r3605, %r3432, %r3408;
	xor.b32  	%r3606, %r3605, %r3504;
	xor.b32  	%r3607, %r3606, %r3566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3607, 1;
	shr.b32 	%rhs, %r3607, 31;
	add.u32 	%r3608, %lhs, %rhs;
	}
	add.s32 	%r3609, %r3576, %r3608;
	xor.b32  	%r3610, %r3589, %r3590;
	xor.b32  	%r3611, %r3604, %r3589;
	and.b32  	%r3612, %r3611, %r3610;
	xor.b32  	%r3613, %r3612, %r3589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 5;
	shr.b32 	%rhs, %r3603, 27;
	add.u32 	%r3614, %lhs, %rhs;
	}
	add.s32 	%r3615, %r3609, %r3614;
	add.s32 	%r3616, %r3615, %r3613;
	add.s32 	%r3617, %r3616, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 30;
	shr.b32 	%rhs, %r3589, 2;
	add.u32 	%r3618, %lhs, %rhs;
	}
	xor.b32  	%r3619, %r3444, %r3420;
	xor.b32  	%r3620, %r3619, %r3516;
	xor.b32  	%r3621, %r3620, %r3580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3621, 1;
	shr.b32 	%rhs, %r3621, 31;
	add.u32 	%r3622, %lhs, %rhs;
	}
	add.s32 	%r3623, %r3590, %r3622;
	xor.b32  	%r3624, %r3603, %r3604;
	xor.b32  	%r3625, %r3618, %r3603;
	and.b32  	%r3626, %r3625, %r3624;
	xor.b32  	%r3627, %r3626, %r3603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3617, 5;
	shr.b32 	%rhs, %r3617, 27;
	add.u32 	%r3628, %lhs, %rhs;
	}
	add.s32 	%r3629, %r3623, %r3628;
	add.s32 	%r3630, %r3629, %r3627;
	add.s32 	%r3631, %r3630, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 30;
	shr.b32 	%rhs, %r3603, 2;
	add.u32 	%r3632, %lhs, %rhs;
	}
	xor.b32  	%r3633, %r3456, %r3432;
	xor.b32  	%r3634, %r3633, %r3528;
	xor.b32  	%r3635, %r3634, %r3594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 1;
	shr.b32 	%rhs, %r3635, 31;
	add.u32 	%r3636, %lhs, %rhs;
	}
	add.s32 	%r3637, %r3604, %r3636;
	xor.b32  	%r3638, %r3617, %r3618;
	xor.b32  	%r3639, %r3632, %r3617;
	and.b32  	%r3640, %r3639, %r3638;
	xor.b32  	%r3641, %r3640, %r3617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3631, 5;
	shr.b32 	%rhs, %r3631, 27;
	add.u32 	%r3642, %lhs, %rhs;
	}
	add.s32 	%r3643, %r3637, %r3642;
	add.s32 	%r3644, %r3643, %r3641;
	add.s32 	%r3645, %r3644, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3617, 30;
	shr.b32 	%rhs, %r3617, 2;
	add.u32 	%r3646, %lhs, %rhs;
	}
	xor.b32  	%r3647, %r3468, %r3444;
	xor.b32  	%r3648, %r3647, %r3540;
	xor.b32  	%r3649, %r3648, %r3608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 1;
	shr.b32 	%rhs, %r3649, 31;
	add.u32 	%r3650, %lhs, %rhs;
	}
	add.s32 	%r3651, %r3618, %r3650;
	xor.b32  	%r3652, %r3631, %r3632;
	xor.b32  	%r3653, %r3646, %r3631;
	and.b32  	%r3654, %r3653, %r3652;
	xor.b32  	%r3655, %r3654, %r3631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3645, 5;
	shr.b32 	%rhs, %r3645, 27;
	add.u32 	%r3656, %lhs, %rhs;
	}
	add.s32 	%r3657, %r3651, %r3656;
	add.s32 	%r3658, %r3657, %r3655;
	add.s32 	%r3659, %r3658, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3631, 30;
	shr.b32 	%rhs, %r3631, 2;
	add.u32 	%r3660, %lhs, %rhs;
	}
	xor.b32  	%r3661, %r3480, %r3456;
	xor.b32  	%r3662, %r3661, %r3552;
	xor.b32  	%r3663, %r3662, %r3622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3663, 1;
	shr.b32 	%rhs, %r3663, 31;
	add.u32 	%r3664, %lhs, %rhs;
	}
	add.s32 	%r3665, %r3632, %r3664;
	xor.b32  	%r3666, %r3645, %r3646;
	xor.b32  	%r3667, %r3660, %r3645;
	and.b32  	%r3668, %r3667, %r3666;
	xor.b32  	%r3669, %r3668, %r3645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 5;
	shr.b32 	%rhs, %r3659, 27;
	add.u32 	%r3670, %lhs, %rhs;
	}
	add.s32 	%r3671, %r3665, %r3670;
	add.s32 	%r3672, %r3671, %r3669;
	add.s32 	%r3673, %r3672, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3645, 30;
	shr.b32 	%rhs, %r3645, 2;
	add.u32 	%r3674, %lhs, %rhs;
	}
	xor.b32  	%r3675, %r3492, %r3468;
	xor.b32  	%r3676, %r3675, %r3566;
	xor.b32  	%r3677, %r3676, %r3636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3677, 1;
	shr.b32 	%rhs, %r3677, 31;
	add.u32 	%r3678, %lhs, %rhs;
	}
	add.s32 	%r3679, %r3646, %r3678;
	xor.b32  	%r3680, %r3659, %r3660;
	xor.b32  	%r3681, %r3674, %r3659;
	and.b32  	%r3682, %r3681, %r3680;
	xor.b32  	%r3683, %r3682, %r3659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 5;
	shr.b32 	%rhs, %r3673, 27;
	add.u32 	%r3684, %lhs, %rhs;
	}
	add.s32 	%r3685, %r3679, %r3684;
	add.s32 	%r3686, %r3685, %r3683;
	add.s32 	%r3687, %r3686, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 30;
	shr.b32 	%rhs, %r3659, 2;
	add.u32 	%r3688, %lhs, %rhs;
	}
	xor.b32  	%r3689, %r3504, %r3480;
	xor.b32  	%r3690, %r3689, %r3580;
	xor.b32  	%r3691, %r3690, %r3650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3691, 1;
	shr.b32 	%rhs, %r3691, 31;
	add.u32 	%r3692, %lhs, %rhs;
	}
	add.s32 	%r3693, %r3660, %r3692;
	xor.b32  	%r3694, %r3673, %r3674;
	xor.b32  	%r3695, %r3688, %r3673;
	and.b32  	%r3696, %r3695, %r3694;
	xor.b32  	%r3697, %r3696, %r3673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 5;
	shr.b32 	%rhs, %r3687, 27;
	add.u32 	%r3698, %lhs, %rhs;
	}
	add.s32 	%r3699, %r3693, %r3698;
	add.s32 	%r3700, %r3699, %r3697;
	add.s32 	%r3701, %r3700, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 30;
	shr.b32 	%rhs, %r3673, 2;
	add.u32 	%r3702, %lhs, %rhs;
	}
	xor.b32  	%r3703, %r3516, %r3492;
	xor.b32  	%r3704, %r3703, %r3594;
	xor.b32  	%r3705, %r3704, %r3664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3705, 1;
	shr.b32 	%rhs, %r3705, 31;
	add.u32 	%r3706, %lhs, %rhs;
	}
	add.s32 	%r3707, %r3674, %r3706;
	xor.b32  	%r3708, %r3687, %r3688;
	xor.b32  	%r3709, %r3702, %r3687;
	and.b32  	%r3710, %r3709, %r3708;
	xor.b32  	%r3711, %r3710, %r3687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3701, 5;
	shr.b32 	%rhs, %r3701, 27;
	add.u32 	%r3712, %lhs, %rhs;
	}
	add.s32 	%r3713, %r3707, %r3712;
	add.s32 	%r3714, %r3713, %r3711;
	add.s32 	%r3715, %r3714, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3687, 30;
	shr.b32 	%rhs, %r3687, 2;
	add.u32 	%r3716, %lhs, %rhs;
	}
	xor.b32  	%r3717, %r3528, %r3504;
	xor.b32  	%r3718, %r3717, %r3608;
	xor.b32  	%r3719, %r3718, %r3678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3719, 1;
	shr.b32 	%rhs, %r3719, 31;
	add.u32 	%r3720, %lhs, %rhs;
	}
	add.s32 	%r3721, %r3688, %r3720;
	xor.b32  	%r3722, %r3701, %r3702;
	xor.b32  	%r3723, %r3716, %r3701;
	and.b32  	%r3724, %r3723, %r3722;
	xor.b32  	%r3725, %r3724, %r3701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3715, 5;
	shr.b32 	%rhs, %r3715, 27;
	add.u32 	%r3726, %lhs, %rhs;
	}
	add.s32 	%r3727, %r3721, %r3726;
	add.s32 	%r3728, %r3727, %r3725;
	add.s32 	%r3729, %r3728, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3701, 30;
	shr.b32 	%rhs, %r3701, 2;
	add.u32 	%r3730, %lhs, %rhs;
	}
	xor.b32  	%r3731, %r3540, %r3516;
	xor.b32  	%r3732, %r3731, %r3622;
	xor.b32  	%r3733, %r3732, %r3692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3733, 1;
	shr.b32 	%rhs, %r3733, 31;
	add.u32 	%r3734, %lhs, %rhs;
	}
	add.s32 	%r3735, %r3702, %r3734;
	xor.b32  	%r3736, %r3715, %r3716;
	xor.b32  	%r3737, %r3730, %r3715;
	and.b32  	%r3738, %r3737, %r3736;
	xor.b32  	%r3739, %r3738, %r3715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3729, 5;
	shr.b32 	%rhs, %r3729, 27;
	add.u32 	%r3740, %lhs, %rhs;
	}
	add.s32 	%r3741, %r3735, %r3740;
	add.s32 	%r3742, %r3741, %r3739;
	add.s32 	%r3743, %r3742, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3715, 30;
	shr.b32 	%rhs, %r3715, 2;
	add.u32 	%r3744, %lhs, %rhs;
	}
	xor.b32  	%r3745, %r3552, %r3528;
	xor.b32  	%r3746, %r3745, %r3636;
	xor.b32  	%r3747, %r3746, %r3706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 1;
	shr.b32 	%rhs, %r3747, 31;
	add.u32 	%r3748, %lhs, %rhs;
	}
	add.s32 	%r3749, %r3716, %r3748;
	xor.b32  	%r3750, %r3729, %r3730;
	xor.b32  	%r3751, %r3744, %r3729;
	and.b32  	%r3752, %r3751, %r3750;
	xor.b32  	%r3753, %r3752, %r3729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3743, 5;
	shr.b32 	%rhs, %r3743, 27;
	add.u32 	%r3754, %lhs, %rhs;
	}
	add.s32 	%r3755, %r3749, %r3754;
	add.s32 	%r3756, %r3755, %r3753;
	add.s32 	%r3757, %r3756, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3729, 30;
	shr.b32 	%rhs, %r3729, 2;
	add.u32 	%r3758, %lhs, %rhs;
	}
	xor.b32  	%r3759, %r3566, %r3540;
	xor.b32  	%r3760, %r3759, %r3650;
	xor.b32  	%r3761, %r3760, %r3720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3761, 1;
	shr.b32 	%rhs, %r3761, 31;
	add.u32 	%r3762, %lhs, %rhs;
	}
	add.s32 	%r3763, %r3730, %r3762;
	xor.b32  	%r3764, %r3743, %r3744;
	xor.b32  	%r3765, %r3758, %r3743;
	and.b32  	%r3766, %r3765, %r3764;
	xor.b32  	%r3767, %r3766, %r3743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 5;
	shr.b32 	%rhs, %r3757, 27;
	add.u32 	%r3768, %lhs, %rhs;
	}
	add.s32 	%r3769, %r3763, %r3768;
	add.s32 	%r3770, %r3769, %r3767;
	add.s32 	%r3771, %r3770, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3743, 30;
	shr.b32 	%rhs, %r3743, 2;
	add.u32 	%r3772, %lhs, %rhs;
	}
	xor.b32  	%r3773, %r3580, %r3552;
	xor.b32  	%r3774, %r3773, %r3664;
	xor.b32  	%r3775, %r3774, %r3734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3775, 1;
	shr.b32 	%rhs, %r3775, 31;
	add.u32 	%r3776, %lhs, %rhs;
	}
	add.s32 	%r3777, %r3744, %r3776;
	xor.b32  	%r3778, %r3757, %r3758;
	xor.b32  	%r3779, %r3772, %r3757;
	and.b32  	%r3780, %r3779, %r3778;
	xor.b32  	%r3781, %r3780, %r3757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 5;
	shr.b32 	%rhs, %r3771, 27;
	add.u32 	%r3782, %lhs, %rhs;
	}
	add.s32 	%r3783, %r3777, %r3782;
	add.s32 	%r3784, %r3783, %r3781;
	add.s32 	%r3785, %r3784, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 30;
	shr.b32 	%rhs, %r3757, 2;
	add.u32 	%r3786, %lhs, %rhs;
	}
	xor.b32  	%r3787, %r3594, %r3566;
	xor.b32  	%r3788, %r3787, %r3678;
	xor.b32  	%r3789, %r3788, %r3748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3789, 1;
	shr.b32 	%rhs, %r3789, 31;
	add.u32 	%r3790, %lhs, %rhs;
	}
	add.s32 	%r3791, %r3758, %r3790;
	xor.b32  	%r3792, %r3771, %r3772;
	xor.b32  	%r3793, %r3786, %r3771;
	and.b32  	%r3794, %r3793, %r3792;
	xor.b32  	%r3795, %r3794, %r3771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3785, 5;
	shr.b32 	%rhs, %r3785, 27;
	add.u32 	%r3796, %lhs, %rhs;
	}
	add.s32 	%r3797, %r3791, %r3796;
	add.s32 	%r3798, %r3797, %r3795;
	add.s32 	%r3799, %r3798, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 30;
	shr.b32 	%rhs, %r3771, 2;
	add.u32 	%r3800, %lhs, %rhs;
	}
	xor.b32  	%r3801, %r3608, %r3580;
	xor.b32  	%r3802, %r3801, %r3692;
	xor.b32  	%r3803, %r3802, %r3762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3803, 1;
	shr.b32 	%rhs, %r3803, 31;
	add.u32 	%r3804, %lhs, %rhs;
	}
	add.s32 	%r3805, %r3772, %r3804;
	xor.b32  	%r3806, %r3785, %r3786;
	xor.b32  	%r3807, %r3800, %r3785;
	and.b32  	%r3808, %r3807, %r3806;
	xor.b32  	%r3809, %r3808, %r3785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 5;
	shr.b32 	%rhs, %r3799, 27;
	add.u32 	%r3810, %lhs, %rhs;
	}
	add.s32 	%r3811, %r3805, %r3810;
	add.s32 	%r3812, %r3811, %r3809;
	add.s32 	%r3813, %r3812, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3785, 30;
	shr.b32 	%rhs, %r3785, 2;
	add.u32 	%r3814, %lhs, %rhs;
	}
	xor.b32  	%r3815, %r3622, %r3594;
	xor.b32  	%r3816, %r3815, %r3706;
	xor.b32  	%r3817, %r3816, %r3776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3817, 1;
	shr.b32 	%rhs, %r3817, 31;
	add.u32 	%r3818, %lhs, %rhs;
	}
	add.s32 	%r3819, %r3786, %r3818;
	xor.b32  	%r3820, %r3799, %r3800;
	xor.b32  	%r3821, %r3814, %r3799;
	and.b32  	%r3822, %r3821, %r3820;
	xor.b32  	%r3823, %r3822, %r3799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3813, 5;
	shr.b32 	%rhs, %r3813, 27;
	add.u32 	%r3824, %lhs, %rhs;
	}
	add.s32 	%r3825, %r3819, %r3824;
	add.s32 	%r3826, %r3825, %r3823;
	add.s32 	%r3827, %r3826, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 30;
	shr.b32 	%rhs, %r3799, 2;
	add.u32 	%r3828, %lhs, %rhs;
	}
	xor.b32  	%r3829, %r3636, %r3608;
	xor.b32  	%r3830, %r3829, %r3720;
	xor.b32  	%r3831, %r3830, %r3790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3831, 1;
	shr.b32 	%rhs, %r3831, 31;
	add.u32 	%r3832, %lhs, %rhs;
	}
	add.s32 	%r3833, %r3800, %r3832;
	xor.b32  	%r3834, %r3813, %r3814;
	xor.b32  	%r3835, %r3834, %r3828;
	add.s32 	%r3836, %r3833, %r3835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3827, 5;
	shr.b32 	%rhs, %r3827, 27;
	add.u32 	%r3837, %lhs, %rhs;
	}
	add.s32 	%r3838, %r3836, %r3837;
	add.s32 	%r3839, %r3838, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3813, 30;
	shr.b32 	%rhs, %r3813, 2;
	add.u32 	%r3840, %lhs, %rhs;
	}
	xor.b32  	%r3841, %r3650, %r3622;
	xor.b32  	%r3842, %r3841, %r3734;
	xor.b32  	%r3843, %r3842, %r3804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3843, 1;
	shr.b32 	%rhs, %r3843, 31;
	add.u32 	%r3844, %lhs, %rhs;
	}
	add.s32 	%r3845, %r3814, %r3844;
	xor.b32  	%r3846, %r3827, %r3828;
	xor.b32  	%r3847, %r3846, %r3840;
	add.s32 	%r3848, %r3845, %r3847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3839, 5;
	shr.b32 	%rhs, %r3839, 27;
	add.u32 	%r3849, %lhs, %rhs;
	}
	add.s32 	%r3850, %r3848, %r3849;
	add.s32 	%r3851, %r3850, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3827, 30;
	shr.b32 	%rhs, %r3827, 2;
	add.u32 	%r3852, %lhs, %rhs;
	}
	xor.b32  	%r3853, %r3664, %r3636;
	xor.b32  	%r3854, %r3853, %r3748;
	xor.b32  	%r3855, %r3854, %r3818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3855, 1;
	shr.b32 	%rhs, %r3855, 31;
	add.u32 	%r3856, %lhs, %rhs;
	}
	add.s32 	%r3857, %r3828, %r3856;
	xor.b32  	%r3858, %r3839, %r3840;
	xor.b32  	%r3859, %r3858, %r3852;
	add.s32 	%r3860, %r3857, %r3859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3851, 5;
	shr.b32 	%rhs, %r3851, 27;
	add.u32 	%r3861, %lhs, %rhs;
	}
	add.s32 	%r3862, %r3860, %r3861;
	add.s32 	%r3863, %r3862, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3839, 30;
	shr.b32 	%rhs, %r3839, 2;
	add.u32 	%r3864, %lhs, %rhs;
	}
	xor.b32  	%r3865, %r3678, %r3650;
	xor.b32  	%r3866, %r3865, %r3762;
	xor.b32  	%r3867, %r3866, %r3832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 1;
	shr.b32 	%rhs, %r3867, 31;
	add.u32 	%r3868, %lhs, %rhs;
	}
	add.s32 	%r3869, %r3840, %r3868;
	xor.b32  	%r3870, %r3851, %r3852;
	xor.b32  	%r3871, %r3870, %r3864;
	add.s32 	%r3872, %r3869, %r3871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3863, 5;
	shr.b32 	%rhs, %r3863, 27;
	add.u32 	%r3873, %lhs, %rhs;
	}
	add.s32 	%r3874, %r3872, %r3873;
	add.s32 	%r3875, %r3874, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3851, 30;
	shr.b32 	%rhs, %r3851, 2;
	add.u32 	%r3876, %lhs, %rhs;
	}
	xor.b32  	%r3877, %r3692, %r3664;
	xor.b32  	%r3878, %r3877, %r3776;
	xor.b32  	%r3879, %r3878, %r3844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3879, 1;
	shr.b32 	%rhs, %r3879, 31;
	add.u32 	%r3880, %lhs, %rhs;
	}
	add.s32 	%r3881, %r3852, %r3880;
	xor.b32  	%r3882, %r3863, %r3864;
	xor.b32  	%r3883, %r3882, %r3876;
	add.s32 	%r3884, %r3881, %r3883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3875, 5;
	shr.b32 	%rhs, %r3875, 27;
	add.u32 	%r3885, %lhs, %rhs;
	}
	add.s32 	%r3886, %r3884, %r3885;
	add.s32 	%r3887, %r3886, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3863, 30;
	shr.b32 	%rhs, %r3863, 2;
	add.u32 	%r3888, %lhs, %rhs;
	}
	xor.b32  	%r3889, %r3706, %r3678;
	xor.b32  	%r3890, %r3889, %r3790;
	xor.b32  	%r3891, %r3890, %r3856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3891, 1;
	shr.b32 	%rhs, %r3891, 31;
	add.u32 	%r3892, %lhs, %rhs;
	}
	add.s32 	%r3893, %r3864, %r3892;
	xor.b32  	%r3894, %r3875, %r3876;
	xor.b32  	%r3895, %r3894, %r3888;
	add.s32 	%r3896, %r3893, %r3895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3887, 5;
	shr.b32 	%rhs, %r3887, 27;
	add.u32 	%r3897, %lhs, %rhs;
	}
	add.s32 	%r3898, %r3896, %r3897;
	add.s32 	%r3899, %r3898, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3875, 30;
	shr.b32 	%rhs, %r3875, 2;
	add.u32 	%r3900, %lhs, %rhs;
	}
	xor.b32  	%r3901, %r3720, %r3692;
	xor.b32  	%r3902, %r3901, %r3804;
	xor.b32  	%r3903, %r3902, %r3868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3903, 1;
	shr.b32 	%rhs, %r3903, 31;
	add.u32 	%r3904, %lhs, %rhs;
	}
	add.s32 	%r3905, %r3876, %r3904;
	xor.b32  	%r3906, %r3887, %r3888;
	xor.b32  	%r3907, %r3906, %r3900;
	add.s32 	%r3908, %r3905, %r3907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 5;
	shr.b32 	%rhs, %r3899, 27;
	add.u32 	%r3909, %lhs, %rhs;
	}
	add.s32 	%r3910, %r3908, %r3909;
	add.s32 	%r3911, %r3910, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3887, 30;
	shr.b32 	%rhs, %r3887, 2;
	add.u32 	%r3912, %lhs, %rhs;
	}
	xor.b32  	%r3913, %r3734, %r3706;
	xor.b32  	%r3914, %r3913, %r3818;
	xor.b32  	%r3915, %r3914, %r3880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 1;
	shr.b32 	%rhs, %r3915, 31;
	add.u32 	%r3916, %lhs, %rhs;
	}
	add.s32 	%r3917, %r3888, %r3916;
	xor.b32  	%r3918, %r3899, %r3900;
	xor.b32  	%r3919, %r3918, %r3912;
	add.s32 	%r3920, %r3917, %r3919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 5;
	shr.b32 	%rhs, %r3911, 27;
	add.u32 	%r3921, %lhs, %rhs;
	}
	add.s32 	%r3922, %r3920, %r3921;
	add.s32 	%r3923, %r3922, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 30;
	shr.b32 	%rhs, %r3899, 2;
	add.u32 	%r3924, %lhs, %rhs;
	}
	xor.b32  	%r3925, %r3748, %r3720;
	xor.b32  	%r3926, %r3925, %r3832;
	xor.b32  	%r3927, %r3926, %r3892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3927, 1;
	shr.b32 	%rhs, %r3927, 31;
	add.u32 	%r3928, %lhs, %rhs;
	}
	add.s32 	%r3929, %r3900, %r3928;
	xor.b32  	%r3930, %r3911, %r3912;
	xor.b32  	%r3931, %r3930, %r3924;
	add.s32 	%r3932, %r3929, %r3931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3923, 5;
	shr.b32 	%rhs, %r3923, 27;
	add.u32 	%r3933, %lhs, %rhs;
	}
	add.s32 	%r3934, %r3932, %r3933;
	add.s32 	%r3935, %r3934, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 30;
	shr.b32 	%rhs, %r3911, 2;
	add.u32 	%r3936, %lhs, %rhs;
	}
	xor.b32  	%r3937, %r3762, %r3734;
	xor.b32  	%r3938, %r3937, %r3844;
	xor.b32  	%r3939, %r3938, %r3904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3939, 1;
	shr.b32 	%rhs, %r3939, 31;
	add.u32 	%r3940, %lhs, %rhs;
	}
	add.s32 	%r3941, %r3912, %r3940;
	xor.b32  	%r3942, %r3923, %r3924;
	xor.b32  	%r3943, %r3942, %r3936;
	add.s32 	%r3944, %r3941, %r3943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3935, 5;
	shr.b32 	%rhs, %r3935, 27;
	add.u32 	%r3945, %lhs, %rhs;
	}
	add.s32 	%r3946, %r3944, %r3945;
	add.s32 	%r3947, %r3946, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3923, 30;
	shr.b32 	%rhs, %r3923, 2;
	add.u32 	%r3948, %lhs, %rhs;
	}
	xor.b32  	%r3949, %r3776, %r3748;
	xor.b32  	%r3950, %r3949, %r3856;
	xor.b32  	%r3951, %r3950, %r3916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3951, 1;
	shr.b32 	%rhs, %r3951, 31;
	add.u32 	%r3952, %lhs, %rhs;
	}
	add.s32 	%r3953, %r3924, %r3952;
	xor.b32  	%r3954, %r3935, %r3936;
	xor.b32  	%r3955, %r3954, %r3948;
	add.s32 	%r3956, %r3953, %r3955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3947, 5;
	shr.b32 	%rhs, %r3947, 27;
	add.u32 	%r3957, %lhs, %rhs;
	}
	add.s32 	%r3958, %r3956, %r3957;
	add.s32 	%r3959, %r3958, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3935, 30;
	shr.b32 	%rhs, %r3935, 2;
	add.u32 	%r3960, %lhs, %rhs;
	}
	xor.b32  	%r3961, %r3790, %r3762;
	xor.b32  	%r3962, %r3961, %r3868;
	xor.b32  	%r3963, %r3962, %r3928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 1;
	shr.b32 	%rhs, %r3963, 31;
	add.u32 	%r3964, %lhs, %rhs;
	}
	add.s32 	%r3965, %r3936, %r3964;
	xor.b32  	%r3966, %r3947, %r3948;
	xor.b32  	%r3967, %r3966, %r3960;
	add.s32 	%r3968, %r3965, %r3967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3959, 5;
	shr.b32 	%rhs, %r3959, 27;
	add.u32 	%r3969, %lhs, %rhs;
	}
	add.s32 	%r3970, %r3968, %r3969;
	add.s32 	%r3971, %r3970, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3947, 30;
	shr.b32 	%rhs, %r3947, 2;
	add.u32 	%r3972, %lhs, %rhs;
	}
	xor.b32  	%r3973, %r3804, %r3776;
	xor.b32  	%r3974, %r3973, %r3880;
	xor.b32  	%r3975, %r3974, %r3940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3975, 1;
	shr.b32 	%rhs, %r3975, 31;
	add.u32 	%r3976, %lhs, %rhs;
	}
	add.s32 	%r3977, %r3948, %r3976;
	xor.b32  	%r3978, %r3959, %r3960;
	xor.b32  	%r3979, %r3978, %r3972;
	add.s32 	%r3980, %r3977, %r3979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3971, 5;
	shr.b32 	%rhs, %r3971, 27;
	add.u32 	%r3981, %lhs, %rhs;
	}
	add.s32 	%r3982, %r3980, %r3981;
	add.s32 	%r3983, %r3982, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3959, 30;
	shr.b32 	%rhs, %r3959, 2;
	add.u32 	%r3984, %lhs, %rhs;
	}
	xor.b32  	%r3985, %r3818, %r3790;
	xor.b32  	%r3986, %r3985, %r3892;
	xor.b32  	%r3987, %r3986, %r3952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 1;
	shr.b32 	%rhs, %r3987, 31;
	add.u32 	%r3988, %lhs, %rhs;
	}
	add.s32 	%r3989, %r3960, %r3988;
	xor.b32  	%r3990, %r3971, %r3972;
	xor.b32  	%r3991, %r3990, %r3984;
	add.s32 	%r3992, %r3989, %r3991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3983, 5;
	shr.b32 	%rhs, %r3983, 27;
	add.u32 	%r3993, %lhs, %rhs;
	}
	add.s32 	%r3994, %r3992, %r3993;
	add.s32 	%r3995, %r3994, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3971, 30;
	shr.b32 	%rhs, %r3971, 2;
	add.u32 	%r3996, %lhs, %rhs;
	}
	xor.b32  	%r3997, %r3832, %r3804;
	xor.b32  	%r3998, %r3997, %r3904;
	xor.b32  	%r3999, %r3998, %r3964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3999, 1;
	shr.b32 	%rhs, %r3999, 31;
	add.u32 	%r4000, %lhs, %rhs;
	}
	add.s32 	%r4001, %r3972, %r4000;
	xor.b32  	%r4002, %r3983, %r3984;
	xor.b32  	%r4003, %r4002, %r3996;
	add.s32 	%r4004, %r4001, %r4003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3995, 5;
	shr.b32 	%rhs, %r3995, 27;
	add.u32 	%r4005, %lhs, %rhs;
	}
	add.s32 	%r4006, %r4004, %r4005;
	add.s32 	%r4007, %r4006, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3983, 30;
	shr.b32 	%rhs, %r3983, 2;
	add.u32 	%r4008, %lhs, %rhs;
	}
	xor.b32  	%r4009, %r3844, %r3818;
	xor.b32  	%r4010, %r4009, %r3916;
	xor.b32  	%r4011, %r4010, %r3976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4011, 1;
	shr.b32 	%rhs, %r4011, 31;
	add.u32 	%r4012, %lhs, %rhs;
	}
	add.s32 	%r4013, %r3984, %r4012;
	xor.b32  	%r4014, %r3995, %r3996;
	xor.b32  	%r4015, %r4014, %r4008;
	add.s32 	%r4016, %r4013, %r4015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4007, 5;
	shr.b32 	%rhs, %r4007, 27;
	add.u32 	%r4017, %lhs, %rhs;
	}
	add.s32 	%r4018, %r4016, %r4017;
	add.s32 	%r4019, %r4018, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3995, 30;
	shr.b32 	%rhs, %r3995, 2;
	add.u32 	%r4020, %lhs, %rhs;
	}
	xor.b32  	%r4021, %r3856, %r3832;
	xor.b32  	%r4022, %r4021, %r3928;
	xor.b32  	%r4023, %r4022, %r3988;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4023, 1;
	shr.b32 	%rhs, %r4023, 31;
	add.u32 	%r4024, %lhs, %rhs;
	}
	add.s32 	%r4025, %r3996, %r4024;
	xor.b32  	%r4026, %r4007, %r4008;
	xor.b32  	%r4027, %r4026, %r4020;
	add.s32 	%r4028, %r4025, %r4027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4019, 5;
	shr.b32 	%rhs, %r4019, 27;
	add.u32 	%r4029, %lhs, %rhs;
	}
	add.s32 	%r4030, %r4028, %r4029;
	add.s32 	%r4031, %r4030, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4007, 30;
	shr.b32 	%rhs, %r4007, 2;
	add.u32 	%r4032, %lhs, %rhs;
	}
	xor.b32  	%r4033, %r3868, %r3844;
	xor.b32  	%r4034, %r4033, %r3940;
	xor.b32  	%r4035, %r4034, %r4000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4035, 1;
	shr.b32 	%rhs, %r4035, 31;
	add.u32 	%r4036, %lhs, %rhs;
	}
	add.s32 	%r4037, %r4008, %r4036;
	xor.b32  	%r4038, %r4019, %r4020;
	xor.b32  	%r4039, %r4038, %r4032;
	add.s32 	%r4040, %r4037, %r4039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4031, 5;
	shr.b32 	%rhs, %r4031, 27;
	add.u32 	%r4041, %lhs, %rhs;
	}
	add.s32 	%r4042, %r4040, %r4041;
	add.s32 	%r4043, %r4042, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4019, 30;
	shr.b32 	%rhs, %r4019, 2;
	add.u32 	%r4044, %lhs, %rhs;
	}
	xor.b32  	%r4045, %r3880, %r3856;
	xor.b32  	%r4046, %r4045, %r3952;
	xor.b32  	%r4047, %r4046, %r4012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4047, 1;
	shr.b32 	%rhs, %r4047, 31;
	add.u32 	%r4048, %lhs, %rhs;
	}
	add.s32 	%r4049, %r4020, %r4048;
	xor.b32  	%r4050, %r4031, %r4032;
	xor.b32  	%r4051, %r4050, %r4044;
	add.s32 	%r4052, %r4049, %r4051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4043, 5;
	shr.b32 	%rhs, %r4043, 27;
	add.u32 	%r4053, %lhs, %rhs;
	}
	add.s32 	%r4054, %r4052, %r4053;
	add.s32 	%r4055, %r4054, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4031, 30;
	shr.b32 	%rhs, %r4031, 2;
	add.u32 	%r4056, %lhs, %rhs;
	}
	xor.b32  	%r4057, %r3892, %r3868;
	xor.b32  	%r4058, %r4057, %r3964;
	xor.b32  	%r4059, %r4058, %r4024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4059, 1;
	shr.b32 	%rhs, %r4059, 31;
	add.u32 	%r4060, %lhs, %rhs;
	}
	add.s32 	%r4061, %r4032, %r4060;
	xor.b32  	%r4062, %r4043, %r4044;
	xor.b32  	%r4063, %r4062, %r4056;
	add.s32 	%r4064, %r4061, %r4063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4055, 5;
	shr.b32 	%rhs, %r4055, 27;
	add.u32 	%r4065, %lhs, %rhs;
	}
	add.s32 	%r4066, %r4064, %r4065;
	add.s32 	%r4067, %r4066, %r3117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4043, 30;
	shr.b32 	%rhs, %r4043, 2;
	add.u32 	%r4068, %lhs, %rhs;
	}
	add.s32 	%r4069, %r4067, -899497514;
	st.local.u32 	[%rd2+88], %r4069;
	add.s32 	%r4070, %r3113, %r4055;
	st.local.u32 	[%rd2+92], %r4070;
	add.s32 	%r4071, %r3111, %r4068;
	st.local.u32 	[%rd2+96], %r4071;
	add.s32 	%r4072, %r3110, %r4056;
	st.local.u32 	[%rd2+100], %r4072;
	add.s32 	%r4073, %r3108, %r4044;
	st.local.u32 	[%rd2+104], %r4073;
	st.local.u32 	[%rd2+108], %r6590;
	st.local.u32 	[%rd2+112], %r6589;
	st.local.u32 	[%rd2+116], %r6588;
	st.local.u32 	[%rd2+120], %r6587;
	st.local.u32 	[%rd2+124], %r6578;
	st.local.u32 	[%rd2+128], %r6577;
	st.local.u32 	[%rd2+132], %r6576;
	st.local.u32 	[%rd2+136], %r6575;
	st.local.u32 	[%rd2+140], %r6582;
	st.local.u32 	[%rd2+144], %r6581;
	st.local.u32 	[%rd2+148], %r6580;
	st.local.u32 	[%rd2+152], %r6579;
	st.local.u32 	[%rd2+156], %r6586;
	st.local.u32 	[%rd2+160], %r6585;
	st.local.u32 	[%rd2+164], %r6584;

BB5_91:
	st.local.u32 	[%rd2+168], %r6583;
	add.s32 	%r6547, %r2354, 20;
	mov.u32 	%r6546, 255;
	not.b32 	%r4585, %r6547;
	bfe.u32 	%r4586, %r6547, 2, 2;
	and.b32  	%r4587, %r4585, 3;
	shl.b32 	%r4588, %r4587, 3;
	shl.b32 	%r4590, %r6546, %r4588;
	setp.eq.s32	%p57, %r4586, 0;
	selp.b32	%r4591, %r4590, 0, %p57;
	setp.eq.s32	%p58, %r4586, 1;
	selp.b32	%r4592, %r4590, 0, %p58;
	setp.eq.s32	%p59, %r4586, 2;
	selp.b32	%r4593, %r4590, 0, %p59;
	setp.eq.s32	%p60, %r4586, 3;
	selp.b32	%r4594, %r4590, 0, %p60;
	and.b32  	%r4595, %r6547, 63;
	bfe.u32 	%r4596, %r6547, 4, 2;
	setp.eq.s32	%p61, %r4596, 0;
	selp.b32	%r4597, -2139062144, 0, %p61;
	and.b32  	%r4598, %r4591, %r4597;
	or.b32  	%r6652, %r4598, %r6590;
	st.local.u32 	[%rd2+108], %r6652;
	and.b32  	%r4599, %r4592, %r4597;
	or.b32  	%r6651, %r4599, %r6589;
	st.local.u32 	[%rd2+112], %r6651;
	and.b32  	%r4600, %r4593, %r4597;
	or.b32  	%r6650, %r4600, %r6588;
	st.local.u32 	[%rd2+116], %r6650;
	and.b32  	%r4601, %r4594, %r4597;
	or.b32  	%r6649, %r4601, %r6587;
	st.local.u32 	[%rd2+120], %r6649;
	setp.eq.s32	%p62, %r4596, 1;
	selp.b32	%r4602, -2139062144, 0, %p62;
	and.b32  	%r4603, %r4591, %r4602;
	or.b32  	%r6648, %r4603, %r6578;
	st.local.u32 	[%rd2+124], %r6648;
	and.b32  	%r4604, %r4592, %r4602;
	or.b32  	%r6647, %r6577, %r4604;
	st.local.u32 	[%rd2+128], %r6647;
	and.b32  	%r4605, %r4593, %r4602;
	or.b32  	%r6646, %r6576, %r4605;
	st.local.u32 	[%rd2+132], %r6646;
	and.b32  	%r4606, %r4594, %r4602;
	or.b32  	%r6645, %r6575, %r4606;
	st.local.u32 	[%rd2+136], %r6645;
	setp.eq.s32	%p63, %r4596, 2;
	selp.b32	%r4607, -2139062144, 0, %p63;
	and.b32  	%r4608, %r4591, %r4607;
	or.b32  	%r6644, %r6582, %r4608;
	st.local.u32 	[%rd2+140], %r6644;
	and.b32  	%r4609, %r4592, %r4607;
	or.b32  	%r6643, %r6581, %r4609;
	st.local.u32 	[%rd2+144], %r6643;
	and.b32  	%r4610, %r4593, %r4607;
	or.b32  	%r6642, %r6580, %r4610;
	st.local.u32 	[%rd2+148], %r6642;
	and.b32  	%r4611, %r4594, %r4607;
	or.b32  	%r6641, %r6579, %r4611;
	st.local.u32 	[%rd2+152], %r6641;
	setp.eq.s32	%p64, %r4596, 3;
	selp.b32	%r4612, -2139062144, 0, %p64;
	and.b32  	%r4613, %r4591, %r4612;
	or.b32  	%r6640, %r6586, %r4613;
	st.local.u32 	[%rd2+156], %r6640;
	and.b32  	%r4614, %r4592, %r4612;
	or.b32  	%r6639, %r6585, %r4614;
	st.local.u32 	[%rd2+160], %r6639;
	and.b32  	%r4615, %r4593, %r4612;
	or.b32  	%r352, %r6584, %r4615;
	st.local.u32 	[%rd2+164], %r352;
	and.b32  	%r4616, %r4594, %r4612;
	or.b32  	%r353, %r6583, %r4616;
	st.local.u32 	[%rd2+168], %r353;
	ld.local.u32 	%r6657, [%rd2+88];
	ld.local.u32 	%r6656, [%rd2+92];
	ld.local.u32 	%r6655, [%rd2+96];
	ld.local.u32 	%r6654, [%rd2+100];
	ld.local.u32 	%r6653, [%rd2+104];
	setp.lt.u32	%p65, %r4595, 56;
	@%p65 bra 	BB5_93;

	add.s32 	%r4631, %r6653, %r6652;
	xor.b32  	%r4632, %r6654, %r6655;
	and.b32  	%r4633, %r4632, %r6656;
	xor.b32  	%r4634, %r4633, %r6654;
	add.s32 	%r4635, %r4631, %r4634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 5;
	shr.b32 	%rhs, %r6657, 27;
	add.u32 	%r4636, %lhs, %rhs;
	}
	add.s32 	%r4637, %r4635, %r4636;
	add.s32 	%r4638, %r4637, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6656, 30;
	shr.b32 	%rhs, %r6656, 2;
	add.u32 	%r4639, %lhs, %rhs;
	}
	xor.b32  	%r4640, %r4639, %r6655;
	and.b32  	%r4641, %r4640, %r6657;
	xor.b32  	%r4642, %r4641, %r6655;
	add.s32 	%r4643, %r6654, %r6651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4638, 5;
	shr.b32 	%rhs, %r4638, 27;
	add.u32 	%r4644, %lhs, %rhs;
	}
	add.s32 	%r4645, %r4643, %r4644;
	add.s32 	%r4646, %r4645, %r4642;
	add.s32 	%r4647, %r4646, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 30;
	shr.b32 	%rhs, %r6657, 2;
	add.u32 	%r4648, %lhs, %rhs;
	}
	xor.b32  	%r4649, %r4648, %r4639;
	and.b32  	%r4650, %r4649, %r4638;
	xor.b32  	%r4651, %r4650, %r4639;
	add.s32 	%r4652, %r6655, %r6650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 5;
	shr.b32 	%rhs, %r4647, 27;
	add.u32 	%r4653, %lhs, %rhs;
	}
	add.s32 	%r4654, %r4652, %r4653;
	add.s32 	%r4655, %r4654, %r4651;
	add.s32 	%r4656, %r4655, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4638, 30;
	shr.b32 	%rhs, %r4638, 2;
	add.u32 	%r4657, %lhs, %rhs;
	}
	xor.b32  	%r4658, %r4657, %r4648;
	and.b32  	%r4659, %r4658, %r4647;
	xor.b32  	%r4660, %r4659, %r4648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4656, 5;
	shr.b32 	%rhs, %r4656, 27;
	add.u32 	%r4661, %lhs, %rhs;
	}
	add.s32 	%r4662, %r6649, %r4639;
	add.s32 	%r4663, %r4662, %r4661;
	add.s32 	%r4664, %r4663, %r4660;
	add.s32 	%r4665, %r4664, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 30;
	shr.b32 	%rhs, %r4647, 2;
	add.u32 	%r4666, %lhs, %rhs;
	}
	xor.b32  	%r4667, %r4666, %r4657;
	and.b32  	%r4668, %r4667, %r4656;
	xor.b32  	%r4669, %r4668, %r4657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4665, 5;
	shr.b32 	%rhs, %r4665, 27;
	add.u32 	%r4670, %lhs, %rhs;
	}
	add.s32 	%r4671, %r6648, %r4648;
	add.s32 	%r4672, %r4671, %r4670;
	add.s32 	%r4673, %r4672, %r4669;
	add.s32 	%r4674, %r4673, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4656, 30;
	shr.b32 	%rhs, %r4656, 2;
	add.u32 	%r4675, %lhs, %rhs;
	}
	xor.b32  	%r4676, %r4675, %r4666;
	and.b32  	%r4677, %r4676, %r4665;
	xor.b32  	%r4678, %r4677, %r4666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4674, 5;
	shr.b32 	%rhs, %r4674, 27;
	add.u32 	%r4679, %lhs, %rhs;
	}
	add.s32 	%r4680, %r6647, %r4657;
	add.s32 	%r4681, %r4680, %r4679;
	add.s32 	%r4682, %r4681, %r4678;
	add.s32 	%r4683, %r4682, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4665, 30;
	shr.b32 	%rhs, %r4665, 2;
	add.u32 	%r4684, %lhs, %rhs;
	}
	xor.b32  	%r4685, %r4684, %r4675;
	and.b32  	%r4686, %r4685, %r4674;
	xor.b32  	%r4687, %r4686, %r4675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4683, 5;
	shr.b32 	%rhs, %r4683, 27;
	add.u32 	%r4688, %lhs, %rhs;
	}
	add.s32 	%r4689, %r6646, %r4666;
	add.s32 	%r4690, %r4689, %r4688;
	add.s32 	%r4691, %r4690, %r4687;
	add.s32 	%r4692, %r4691, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4674, 30;
	shr.b32 	%rhs, %r4674, 2;
	add.u32 	%r4693, %lhs, %rhs;
	}
	xor.b32  	%r4694, %r4693, %r4684;
	and.b32  	%r4695, %r4694, %r4683;
	xor.b32  	%r4696, %r4695, %r4684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4692, 5;
	shr.b32 	%rhs, %r4692, 27;
	add.u32 	%r4697, %lhs, %rhs;
	}
	add.s32 	%r4698, %r6645, %r4675;
	add.s32 	%r4699, %r4698, %r4697;
	add.s32 	%r4700, %r4699, %r4696;
	add.s32 	%r4701, %r4700, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4683, 30;
	shr.b32 	%rhs, %r4683, 2;
	add.u32 	%r4702, %lhs, %rhs;
	}
	xor.b32  	%r4703, %r4702, %r4693;
	and.b32  	%r4704, %r4703, %r4692;
	xor.b32  	%r4705, %r4704, %r4693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4701, 5;
	shr.b32 	%rhs, %r4701, 27;
	add.u32 	%r4706, %lhs, %rhs;
	}
	add.s32 	%r4707, %r6644, %r4684;
	add.s32 	%r4708, %r4707, %r4706;
	add.s32 	%r4709, %r4708, %r4705;
	add.s32 	%r4710, %r4709, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4692, 30;
	shr.b32 	%rhs, %r4692, 2;
	add.u32 	%r4711, %lhs, %rhs;
	}
	xor.b32  	%r4712, %r4711, %r4702;
	and.b32  	%r4713, %r4712, %r4701;
	xor.b32  	%r4714, %r4713, %r4702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4710, 5;
	shr.b32 	%rhs, %r4710, 27;
	add.u32 	%r4715, %lhs, %rhs;
	}
	add.s32 	%r4716, %r6643, %r4693;
	add.s32 	%r4717, %r4716, %r4715;
	add.s32 	%r4718, %r4717, %r4714;
	add.s32 	%r4719, %r4718, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4701, 30;
	shr.b32 	%rhs, %r4701, 2;
	add.u32 	%r4720, %lhs, %rhs;
	}
	xor.b32  	%r4721, %r4720, %r4711;
	and.b32  	%r4722, %r4721, %r4710;
	xor.b32  	%r4723, %r4722, %r4711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4719, 5;
	shr.b32 	%rhs, %r4719, 27;
	add.u32 	%r4724, %lhs, %rhs;
	}
	add.s32 	%r4725, %r6642, %r4702;
	add.s32 	%r4726, %r4725, %r4724;
	add.s32 	%r4727, %r4726, %r4723;
	add.s32 	%r4728, %r4727, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4710, 30;
	shr.b32 	%rhs, %r4710, 2;
	add.u32 	%r4729, %lhs, %rhs;
	}
	xor.b32  	%r4730, %r4729, %r4720;
	and.b32  	%r4731, %r4730, %r4719;
	xor.b32  	%r4732, %r4731, %r4720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4728, 5;
	shr.b32 	%rhs, %r4728, 27;
	add.u32 	%r4733, %lhs, %rhs;
	}
	add.s32 	%r4734, %r6641, %r4711;
	add.s32 	%r4735, %r4734, %r4733;
	add.s32 	%r4736, %r4735, %r4732;
	add.s32 	%r4737, %r4736, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4719, 30;
	shr.b32 	%rhs, %r4719, 2;
	add.u32 	%r4738, %lhs, %rhs;
	}
	xor.b32  	%r4739, %r4738, %r4729;
	and.b32  	%r4740, %r4739, %r4728;
	xor.b32  	%r4741, %r4740, %r4729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4737, 5;
	shr.b32 	%rhs, %r4737, 27;
	add.u32 	%r4742, %lhs, %rhs;
	}
	add.s32 	%r4743, %r6640, %r4720;
	add.s32 	%r4744, %r4743, %r4742;
	add.s32 	%r4745, %r4744, %r4741;
	add.s32 	%r4746, %r4745, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4728, 30;
	shr.b32 	%rhs, %r4728, 2;
	add.u32 	%r4747, %lhs, %rhs;
	}
	xor.b32  	%r4748, %r4747, %r4738;
	and.b32  	%r4749, %r4748, %r4737;
	xor.b32  	%r4750, %r4749, %r4738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4746, 5;
	shr.b32 	%rhs, %r4746, 27;
	add.u32 	%r4751, %lhs, %rhs;
	}
	add.s32 	%r4752, %r6639, %r4729;
	add.s32 	%r4753, %r4752, %r4751;
	add.s32 	%r4754, %r4753, %r4750;
	add.s32 	%r4755, %r4754, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4737, 30;
	shr.b32 	%rhs, %r4737, 2;
	add.u32 	%r4756, %lhs, %rhs;
	}
	xor.b32  	%r4757, %r4756, %r4747;
	and.b32  	%r4758, %r4757, %r4746;
	xor.b32  	%r4759, %r4758, %r4747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4755, 5;
	shr.b32 	%rhs, %r4755, 27;
	add.u32 	%r4760, %lhs, %rhs;
	}
	add.s32 	%r4761, %r352, %r4738;
	add.s32 	%r4762, %r4761, %r4760;
	add.s32 	%r4763, %r4762, %r4759;
	add.s32 	%r4764, %r4763, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4746, 30;
	shr.b32 	%rhs, %r4746, 2;
	add.u32 	%r4765, %lhs, %rhs;
	}
	xor.b32  	%r4766, %r4765, %r4756;
	and.b32  	%r4767, %r4766, %r4755;
	xor.b32  	%r4768, %r4767, %r4756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4764, 5;
	shr.b32 	%rhs, %r4764, 27;
	add.u32 	%r4769, %lhs, %rhs;
	}
	add.s32 	%r4770, %r353, %r4747;
	add.s32 	%r4771, %r4770, %r4769;
	add.s32 	%r4772, %r4771, %r4768;
	add.s32 	%r4773, %r4772, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4755, 30;
	shr.b32 	%rhs, %r4755, 2;
	add.u32 	%r4774, %lhs, %rhs;
	}
	xor.b32  	%r4775, %r6650, %r6652;
	xor.b32  	%r4776, %r4775, %r6644;
	xor.b32  	%r4777, %r4776, %r6639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4777, 1;
	shr.b32 	%rhs, %r4777, 31;
	add.u32 	%r4778, %lhs, %rhs;
	}
	add.s32 	%r4779, %r4756, %r4778;
	xor.b32  	%r4780, %r4774, %r4765;
	and.b32  	%r4781, %r4780, %r4764;
	xor.b32  	%r4782, %r4781, %r4765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4773, 5;
	shr.b32 	%rhs, %r4773, 27;
	add.u32 	%r4783, %lhs, %rhs;
	}
	add.s32 	%r4784, %r4779, %r4783;
	add.s32 	%r4785, %r4784, %r4782;
	add.s32 	%r4786, %r4785, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4764, 30;
	shr.b32 	%rhs, %r4764, 2;
	add.u32 	%r4787, %lhs, %rhs;
	}
	xor.b32  	%r4788, %r6649, %r6651;
	xor.b32  	%r4789, %r4788, %r6643;
	xor.b32  	%r4790, %r4789, %r352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4790, 1;
	shr.b32 	%rhs, %r4790, 31;
	add.u32 	%r4791, %lhs, %rhs;
	}
	add.s32 	%r4792, %r4765, %r4791;
	xor.b32  	%r4793, %r4787, %r4774;
	and.b32  	%r4794, %r4793, %r4773;
	xor.b32  	%r4795, %r4794, %r4774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4786, 5;
	shr.b32 	%rhs, %r4786, 27;
	add.u32 	%r4796, %lhs, %rhs;
	}
	add.s32 	%r4797, %r4792, %r4796;
	add.s32 	%r4798, %r4797, %r4795;
	add.s32 	%r4799, %r4798, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4773, 30;
	shr.b32 	%rhs, %r4773, 2;
	add.u32 	%r4800, %lhs, %rhs;
	}
	xor.b32  	%r4801, %r6648, %r6650;
	xor.b32  	%r4802, %r4801, %r6642;
	xor.b32  	%r4803, %r4802, %r353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4803, 1;
	shr.b32 	%rhs, %r4803, 31;
	add.u32 	%r4804, %lhs, %rhs;
	}
	add.s32 	%r4805, %r4774, %r4804;
	xor.b32  	%r4806, %r4800, %r4787;
	and.b32  	%r4807, %r4806, %r4786;
	xor.b32  	%r4808, %r4807, %r4787;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4799, 5;
	shr.b32 	%rhs, %r4799, 27;
	add.u32 	%r4809, %lhs, %rhs;
	}
	add.s32 	%r4810, %r4805, %r4809;
	add.s32 	%r4811, %r4810, %r4808;
	add.s32 	%r4812, %r4811, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4786, 30;
	shr.b32 	%rhs, %r4786, 2;
	add.u32 	%r4813, %lhs, %rhs;
	}
	xor.b32  	%r4814, %r6647, %r6649;
	xor.b32  	%r4815, %r4814, %r6641;
	xor.b32  	%r4816, %r4815, %r4778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 1;
	shr.b32 	%rhs, %r4816, 31;
	add.u32 	%r4817, %lhs, %rhs;
	}
	add.s32 	%r4818, %r4787, %r4817;
	xor.b32  	%r4819, %r4813, %r4800;
	and.b32  	%r4820, %r4819, %r4799;
	xor.b32  	%r4821, %r4820, %r4800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4812, 5;
	shr.b32 	%rhs, %r4812, 27;
	add.u32 	%r4822, %lhs, %rhs;
	}
	add.s32 	%r4823, %r4818, %r4822;
	add.s32 	%r4824, %r4823, %r4821;
	add.s32 	%r4825, %r4824, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4799, 30;
	shr.b32 	%rhs, %r4799, 2;
	add.u32 	%r4826, %lhs, %rhs;
	}
	xor.b32  	%r4827, %r6646, %r6648;
	xor.b32  	%r4828, %r4827, %r6640;
	xor.b32  	%r4829, %r4828, %r4791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4829, 1;
	shr.b32 	%rhs, %r4829, 31;
	add.u32 	%r4830, %lhs, %rhs;
	}
	add.s32 	%r4831, %r4800, %r4830;
	xor.b32  	%r4832, %r4812, %r4813;
	xor.b32  	%r4833, %r4832, %r4826;
	add.s32 	%r4834, %r4831, %r4833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 5;
	shr.b32 	%rhs, %r4825, 27;
	add.u32 	%r4835, %lhs, %rhs;
	}
	add.s32 	%r4836, %r4834, %r4835;
	add.s32 	%r4837, %r4836, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4812, 30;
	shr.b32 	%rhs, %r4812, 2;
	add.u32 	%r4838, %lhs, %rhs;
	}
	xor.b32  	%r4839, %r6645, %r6647;
	xor.b32  	%r4840, %r4839, %r6639;
	xor.b32  	%r4841, %r4840, %r4804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4841, 1;
	shr.b32 	%rhs, %r4841, 31;
	add.u32 	%r4842, %lhs, %rhs;
	}
	add.s32 	%r4843, %r4813, %r4842;
	xor.b32  	%r4844, %r4825, %r4826;
	xor.b32  	%r4845, %r4844, %r4838;
	add.s32 	%r4846, %r4843, %r4845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4837, 5;
	shr.b32 	%rhs, %r4837, 27;
	add.u32 	%r4847, %lhs, %rhs;
	}
	add.s32 	%r4848, %r4846, %r4847;
	add.s32 	%r4849, %r4848, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 30;
	shr.b32 	%rhs, %r4825, 2;
	add.u32 	%r4850, %lhs, %rhs;
	}
	xor.b32  	%r4851, %r6644, %r6646;
	xor.b32  	%r4852, %r4851, %r352;
	xor.b32  	%r4853, %r4852, %r4817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4853, 1;
	shr.b32 	%rhs, %r4853, 31;
	add.u32 	%r4854, %lhs, %rhs;
	}
	add.s32 	%r4855, %r4826, %r4854;
	xor.b32  	%r4856, %r4837, %r4838;
	xor.b32  	%r4857, %r4856, %r4850;
	add.s32 	%r4858, %r4855, %r4857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4849, 5;
	shr.b32 	%rhs, %r4849, 27;
	add.u32 	%r4859, %lhs, %rhs;
	}
	add.s32 	%r4860, %r4858, %r4859;
	add.s32 	%r4861, %r4860, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4837, 30;
	shr.b32 	%rhs, %r4837, 2;
	add.u32 	%r4862, %lhs, %rhs;
	}
	xor.b32  	%r4863, %r6643, %r6645;
	xor.b32  	%r4864, %r4863, %r353;
	xor.b32  	%r4865, %r4864, %r4830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4865, 1;
	shr.b32 	%rhs, %r4865, 31;
	add.u32 	%r4866, %lhs, %rhs;
	}
	add.s32 	%r4867, %r4838, %r4866;
	xor.b32  	%r4868, %r4849, %r4850;
	xor.b32  	%r4869, %r4868, %r4862;
	add.s32 	%r4870, %r4867, %r4869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4861, 5;
	shr.b32 	%rhs, %r4861, 27;
	add.u32 	%r4871, %lhs, %rhs;
	}
	add.s32 	%r4872, %r4870, %r4871;
	add.s32 	%r4873, %r4872, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4849, 30;
	shr.b32 	%rhs, %r4849, 2;
	add.u32 	%r4874, %lhs, %rhs;
	}
	xor.b32  	%r4875, %r6642, %r6644;
	xor.b32  	%r4876, %r4875, %r4778;
	xor.b32  	%r4877, %r4876, %r4842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4877, 1;
	shr.b32 	%rhs, %r4877, 31;
	add.u32 	%r4878, %lhs, %rhs;
	}
	add.s32 	%r4879, %r4850, %r4878;
	xor.b32  	%r4880, %r4861, %r4862;
	xor.b32  	%r4881, %r4880, %r4874;
	add.s32 	%r4882, %r4879, %r4881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4873, 5;
	shr.b32 	%rhs, %r4873, 27;
	add.u32 	%r4883, %lhs, %rhs;
	}
	add.s32 	%r4884, %r4882, %r4883;
	add.s32 	%r4885, %r4884, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4861, 30;
	shr.b32 	%rhs, %r4861, 2;
	add.u32 	%r4886, %lhs, %rhs;
	}
	xor.b32  	%r4887, %r6641, %r6643;
	xor.b32  	%r4888, %r4887, %r4791;
	xor.b32  	%r4889, %r4888, %r4854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4889, 1;
	shr.b32 	%rhs, %r4889, 31;
	add.u32 	%r4890, %lhs, %rhs;
	}
	add.s32 	%r4891, %r4862, %r4890;
	xor.b32  	%r4892, %r4873, %r4874;
	xor.b32  	%r4893, %r4892, %r4886;
	add.s32 	%r4894, %r4891, %r4893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4885, 5;
	shr.b32 	%rhs, %r4885, 27;
	add.u32 	%r4895, %lhs, %rhs;
	}
	add.s32 	%r4896, %r4894, %r4895;
	add.s32 	%r4897, %r4896, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4873, 30;
	shr.b32 	%rhs, %r4873, 2;
	add.u32 	%r4898, %lhs, %rhs;
	}
	xor.b32  	%r4899, %r6640, %r6642;
	xor.b32  	%r4900, %r4899, %r4804;
	xor.b32  	%r4901, %r4900, %r4866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4901, 1;
	shr.b32 	%rhs, %r4901, 31;
	add.u32 	%r4902, %lhs, %rhs;
	}
	add.s32 	%r4903, %r4874, %r4902;
	xor.b32  	%r4904, %r4885, %r4886;
	xor.b32  	%r4905, %r4904, %r4898;
	add.s32 	%r4906, %r4903, %r4905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4897, 5;
	shr.b32 	%rhs, %r4897, 27;
	add.u32 	%r4907, %lhs, %rhs;
	}
	add.s32 	%r4908, %r4906, %r4907;
	add.s32 	%r4909, %r4908, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4885, 30;
	shr.b32 	%rhs, %r4885, 2;
	add.u32 	%r4910, %lhs, %rhs;
	}
	xor.b32  	%r4911, %r6639, %r6641;
	xor.b32  	%r4912, %r4911, %r4817;
	xor.b32  	%r4913, %r4912, %r4878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4913, 1;
	shr.b32 	%rhs, %r4913, 31;
	add.u32 	%r4914, %lhs, %rhs;
	}
	add.s32 	%r4915, %r4886, %r4914;
	xor.b32  	%r4916, %r4897, %r4898;
	xor.b32  	%r4917, %r4916, %r4910;
	add.s32 	%r4918, %r4915, %r4917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4909, 5;
	shr.b32 	%rhs, %r4909, 27;
	add.u32 	%r4919, %lhs, %rhs;
	}
	add.s32 	%r4920, %r4918, %r4919;
	add.s32 	%r4921, %r4920, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4897, 30;
	shr.b32 	%rhs, %r4897, 2;
	add.u32 	%r4922, %lhs, %rhs;
	}
	xor.b32  	%r4923, %r352, %r6640;
	xor.b32  	%r4924, %r4923, %r4830;
	xor.b32  	%r4925, %r4924, %r4890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4925, 1;
	shr.b32 	%rhs, %r4925, 31;
	add.u32 	%r4926, %lhs, %rhs;
	}
	add.s32 	%r4927, %r4898, %r4926;
	xor.b32  	%r4928, %r4909, %r4910;
	xor.b32  	%r4929, %r4928, %r4922;
	add.s32 	%r4930, %r4927, %r4929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4921, 5;
	shr.b32 	%rhs, %r4921, 27;
	add.u32 	%r4931, %lhs, %rhs;
	}
	add.s32 	%r4932, %r4930, %r4931;
	add.s32 	%r4933, %r4932, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4909, 30;
	shr.b32 	%rhs, %r4909, 2;
	add.u32 	%r4934, %lhs, %rhs;
	}
	xor.b32  	%r4935, %r353, %r6639;
	xor.b32  	%r4936, %r4935, %r4842;
	xor.b32  	%r4937, %r4936, %r4902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4937, 1;
	shr.b32 	%rhs, %r4937, 31;
	add.u32 	%r4938, %lhs, %rhs;
	}
	add.s32 	%r4939, %r4910, %r4938;
	xor.b32  	%r4940, %r4921, %r4922;
	xor.b32  	%r4941, %r4940, %r4934;
	add.s32 	%r4942, %r4939, %r4941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4933, 5;
	shr.b32 	%rhs, %r4933, 27;
	add.u32 	%r4943, %lhs, %rhs;
	}
	add.s32 	%r4944, %r4942, %r4943;
	add.s32 	%r4945, %r4944, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4921, 30;
	shr.b32 	%rhs, %r4921, 2;
	add.u32 	%r4946, %lhs, %rhs;
	}
	xor.b32  	%r4947, %r4778, %r352;
	xor.b32  	%r4948, %r4947, %r4854;
	xor.b32  	%r4949, %r4948, %r4914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4949, 1;
	shr.b32 	%rhs, %r4949, 31;
	add.u32 	%r4950, %lhs, %rhs;
	}
	add.s32 	%r4951, %r4922, %r4950;
	xor.b32  	%r4952, %r4933, %r4934;
	xor.b32  	%r4953, %r4952, %r4946;
	add.s32 	%r4954, %r4951, %r4953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4945, 5;
	shr.b32 	%rhs, %r4945, 27;
	add.u32 	%r4955, %lhs, %rhs;
	}
	add.s32 	%r4956, %r4954, %r4955;
	add.s32 	%r4957, %r4956, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4933, 30;
	shr.b32 	%rhs, %r4933, 2;
	add.u32 	%r4958, %lhs, %rhs;
	}
	xor.b32  	%r4959, %r4791, %r353;
	xor.b32  	%r4960, %r4959, %r4866;
	xor.b32  	%r4961, %r4960, %r4926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4961, 1;
	shr.b32 	%rhs, %r4961, 31;
	add.u32 	%r4962, %lhs, %rhs;
	}
	add.s32 	%r4963, %r4934, %r4962;
	xor.b32  	%r4964, %r4945, %r4946;
	xor.b32  	%r4965, %r4964, %r4958;
	add.s32 	%r4966, %r4963, %r4965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4957, 5;
	shr.b32 	%rhs, %r4957, 27;
	add.u32 	%r4967, %lhs, %rhs;
	}
	add.s32 	%r4968, %r4966, %r4967;
	add.s32 	%r4969, %r4968, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4945, 30;
	shr.b32 	%rhs, %r4945, 2;
	add.u32 	%r4970, %lhs, %rhs;
	}
	xor.b32  	%r4971, %r4804, %r4778;
	xor.b32  	%r4972, %r4971, %r4878;
	xor.b32  	%r4973, %r4972, %r4938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4973, 1;
	shr.b32 	%rhs, %r4973, 31;
	add.u32 	%r4974, %lhs, %rhs;
	}
	add.s32 	%r4975, %r4946, %r4974;
	xor.b32  	%r4976, %r4957, %r4958;
	xor.b32  	%r4977, %r4976, %r4970;
	add.s32 	%r4978, %r4975, %r4977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4969, 5;
	shr.b32 	%rhs, %r4969, 27;
	add.u32 	%r4979, %lhs, %rhs;
	}
	add.s32 	%r4980, %r4978, %r4979;
	add.s32 	%r4981, %r4980, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4957, 30;
	shr.b32 	%rhs, %r4957, 2;
	add.u32 	%r4982, %lhs, %rhs;
	}
	xor.b32  	%r4983, %r4817, %r4791;
	xor.b32  	%r4984, %r4983, %r4890;
	xor.b32  	%r4985, %r4984, %r4950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4985, 1;
	shr.b32 	%rhs, %r4985, 31;
	add.u32 	%r4986, %lhs, %rhs;
	}
	add.s32 	%r4987, %r4958, %r4986;
	xor.b32  	%r4988, %r4969, %r4970;
	xor.b32  	%r4989, %r4988, %r4982;
	add.s32 	%r4990, %r4987, %r4989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4981, 5;
	shr.b32 	%rhs, %r4981, 27;
	add.u32 	%r4991, %lhs, %rhs;
	}
	add.s32 	%r4992, %r4990, %r4991;
	add.s32 	%r4993, %r4992, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4969, 30;
	shr.b32 	%rhs, %r4969, 2;
	add.u32 	%r4994, %lhs, %rhs;
	}
	xor.b32  	%r4995, %r4830, %r4804;
	xor.b32  	%r4996, %r4995, %r4902;
	xor.b32  	%r4997, %r4996, %r4962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4997, 1;
	shr.b32 	%rhs, %r4997, 31;
	add.u32 	%r4998, %lhs, %rhs;
	}
	add.s32 	%r4999, %r4970, %r4998;
	xor.b32  	%r5000, %r4981, %r4982;
	xor.b32  	%r5001, %r5000, %r4994;
	add.s32 	%r5002, %r4999, %r5001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4993, 5;
	shr.b32 	%rhs, %r4993, 27;
	add.u32 	%r5003, %lhs, %rhs;
	}
	add.s32 	%r5004, %r5002, %r5003;
	add.s32 	%r5005, %r5004, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4981, 30;
	shr.b32 	%rhs, %r4981, 2;
	add.u32 	%r5006, %lhs, %rhs;
	}
	xor.b32  	%r5007, %r4842, %r4817;
	xor.b32  	%r5008, %r5007, %r4914;
	xor.b32  	%r5009, %r5008, %r4974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5009, 1;
	shr.b32 	%rhs, %r5009, 31;
	add.u32 	%r5010, %lhs, %rhs;
	}
	add.s32 	%r5011, %r4982, %r5010;
	xor.b32  	%r5012, %r4993, %r4994;
	xor.b32  	%r5013, %r5012, %r5006;
	add.s32 	%r5014, %r5011, %r5013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5005, 5;
	shr.b32 	%rhs, %r5005, 27;
	add.u32 	%r5015, %lhs, %rhs;
	}
	add.s32 	%r5016, %r5014, %r5015;
	add.s32 	%r5017, %r5016, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4993, 30;
	shr.b32 	%rhs, %r4993, 2;
	add.u32 	%r5018, %lhs, %rhs;
	}
	xor.b32  	%r5019, %r4854, %r4830;
	xor.b32  	%r5020, %r5019, %r4926;
	xor.b32  	%r5021, %r5020, %r4986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5021, 1;
	shr.b32 	%rhs, %r5021, 31;
	add.u32 	%r5022, %lhs, %rhs;
	}
	add.s32 	%r5023, %r4994, %r5022;
	xor.b32  	%r5024, %r5005, %r5006;
	xor.b32  	%r5025, %r5024, %r5018;
	add.s32 	%r5026, %r5023, %r5025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5017, 5;
	shr.b32 	%rhs, %r5017, 27;
	add.u32 	%r5027, %lhs, %rhs;
	}
	add.s32 	%r5028, %r5026, %r5027;
	add.s32 	%r5029, %r5028, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5005, 30;
	shr.b32 	%rhs, %r5005, 2;
	add.u32 	%r5030, %lhs, %rhs;
	}
	xor.b32  	%r5031, %r4866, %r4842;
	xor.b32  	%r5032, %r5031, %r4938;
	xor.b32  	%r5033, %r5032, %r4998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5033, 1;
	shr.b32 	%rhs, %r5033, 31;
	add.u32 	%r5034, %lhs, %rhs;
	}
	add.s32 	%r5035, %r5006, %r5034;
	xor.b32  	%r5036, %r5017, %r5018;
	xor.b32  	%r5037, %r5036, %r5030;
	add.s32 	%r5038, %r5035, %r5037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5029, 5;
	shr.b32 	%rhs, %r5029, 27;
	add.u32 	%r5039, %lhs, %rhs;
	}
	add.s32 	%r5040, %r5038, %r5039;
	add.s32 	%r5041, %r5040, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5017, 30;
	shr.b32 	%rhs, %r5017, 2;
	add.u32 	%r5042, %lhs, %rhs;
	}
	xor.b32  	%r5043, %r4878, %r4854;
	xor.b32  	%r5044, %r5043, %r4950;
	xor.b32  	%r5045, %r5044, %r5010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5045, 1;
	shr.b32 	%rhs, %r5045, 31;
	add.u32 	%r5046, %lhs, %rhs;
	}
	add.s32 	%r5047, %r5018, %r5046;
	xor.b32  	%r5048, %r5029, %r5030;
	xor.b32  	%r5049, %r5048, %r5042;
	add.s32 	%r5050, %r5047, %r5049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5041, 5;
	shr.b32 	%rhs, %r5041, 27;
	add.u32 	%r5051, %lhs, %rhs;
	}
	add.s32 	%r5052, %r5050, %r5051;
	add.s32 	%r5053, %r5052, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5029, 30;
	shr.b32 	%rhs, %r5029, 2;
	add.u32 	%r5054, %lhs, %rhs;
	}
	xor.b32  	%r5055, %r4890, %r4866;
	xor.b32  	%r5056, %r5055, %r4962;
	xor.b32  	%r5057, %r5056, %r5022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5057, 1;
	shr.b32 	%rhs, %r5057, 31;
	add.u32 	%r5058, %lhs, %rhs;
	}
	add.s32 	%r5059, %r5030, %r5058;
	xor.b32  	%r5060, %r5041, %r5042;
	xor.b32  	%r5061, %r5060, %r5054;
	add.s32 	%r5062, %r5059, %r5061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5053, 5;
	shr.b32 	%rhs, %r5053, 27;
	add.u32 	%r5063, %lhs, %rhs;
	}
	add.s32 	%r5064, %r5062, %r5063;
	add.s32 	%r5065, %r5064, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5041, 30;
	shr.b32 	%rhs, %r5041, 2;
	add.u32 	%r5066, %lhs, %rhs;
	}
	xor.b32  	%r5067, %r4902, %r4878;
	xor.b32  	%r5068, %r5067, %r4974;
	xor.b32  	%r5069, %r5068, %r5034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5069, 1;
	shr.b32 	%rhs, %r5069, 31;
	add.u32 	%r5070, %lhs, %rhs;
	}
	add.s32 	%r5071, %r5042, %r5070;
	xor.b32  	%r5072, %r5053, %r5054;
	xor.b32  	%r5073, %r5066, %r5053;
	and.b32  	%r5074, %r5073, %r5072;
	xor.b32  	%r5075, %r5074, %r5053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5065, 5;
	shr.b32 	%rhs, %r5065, 27;
	add.u32 	%r5076, %lhs, %rhs;
	}
	add.s32 	%r5077, %r5071, %r5076;
	add.s32 	%r5078, %r5077, %r5075;
	add.s32 	%r5079, %r5078, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5053, 30;
	shr.b32 	%rhs, %r5053, 2;
	add.u32 	%r5080, %lhs, %rhs;
	}
	xor.b32  	%r5081, %r4914, %r4890;
	xor.b32  	%r5082, %r5081, %r4986;
	xor.b32  	%r5083, %r5082, %r5046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5083, 1;
	shr.b32 	%rhs, %r5083, 31;
	add.u32 	%r5084, %lhs, %rhs;
	}
	add.s32 	%r5085, %r5054, %r5084;
	xor.b32  	%r5086, %r5065, %r5066;
	xor.b32  	%r5087, %r5080, %r5065;
	and.b32  	%r5088, %r5087, %r5086;
	xor.b32  	%r5089, %r5088, %r5065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5079, 5;
	shr.b32 	%rhs, %r5079, 27;
	add.u32 	%r5090, %lhs, %rhs;
	}
	add.s32 	%r5091, %r5085, %r5090;
	add.s32 	%r5092, %r5091, %r5089;
	add.s32 	%r5093, %r5092, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5065, 30;
	shr.b32 	%rhs, %r5065, 2;
	add.u32 	%r5094, %lhs, %rhs;
	}
	xor.b32  	%r5095, %r4926, %r4902;
	xor.b32  	%r5096, %r5095, %r4998;
	xor.b32  	%r5097, %r5096, %r5058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5097, 1;
	shr.b32 	%rhs, %r5097, 31;
	add.u32 	%r5098, %lhs, %rhs;
	}
	add.s32 	%r5099, %r5066, %r5098;
	xor.b32  	%r5100, %r5079, %r5080;
	xor.b32  	%r5101, %r5094, %r5079;
	and.b32  	%r5102, %r5101, %r5100;
	xor.b32  	%r5103, %r5102, %r5079;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5093, 5;
	shr.b32 	%rhs, %r5093, 27;
	add.u32 	%r5104, %lhs, %rhs;
	}
	add.s32 	%r5105, %r5099, %r5104;
	add.s32 	%r5106, %r5105, %r5103;
	add.s32 	%r5107, %r5106, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5079, 30;
	shr.b32 	%rhs, %r5079, 2;
	add.u32 	%r5108, %lhs, %rhs;
	}
	xor.b32  	%r5109, %r4938, %r4914;
	xor.b32  	%r5110, %r5109, %r5010;
	xor.b32  	%r5111, %r5110, %r5070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5111, 1;
	shr.b32 	%rhs, %r5111, 31;
	add.u32 	%r5112, %lhs, %rhs;
	}
	add.s32 	%r5113, %r5080, %r5112;
	xor.b32  	%r5114, %r5093, %r5094;
	xor.b32  	%r5115, %r5108, %r5093;
	and.b32  	%r5116, %r5115, %r5114;
	xor.b32  	%r5117, %r5116, %r5093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5107, 5;
	shr.b32 	%rhs, %r5107, 27;
	add.u32 	%r5118, %lhs, %rhs;
	}
	add.s32 	%r5119, %r5113, %r5118;
	add.s32 	%r5120, %r5119, %r5117;
	add.s32 	%r5121, %r5120, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5093, 30;
	shr.b32 	%rhs, %r5093, 2;
	add.u32 	%r5122, %lhs, %rhs;
	}
	xor.b32  	%r5123, %r4950, %r4926;
	xor.b32  	%r5124, %r5123, %r5022;
	xor.b32  	%r5125, %r5124, %r5084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5125, 1;
	shr.b32 	%rhs, %r5125, 31;
	add.u32 	%r5126, %lhs, %rhs;
	}
	add.s32 	%r5127, %r5094, %r5126;
	xor.b32  	%r5128, %r5107, %r5108;
	xor.b32  	%r5129, %r5122, %r5107;
	and.b32  	%r5130, %r5129, %r5128;
	xor.b32  	%r5131, %r5130, %r5107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5121, 5;
	shr.b32 	%rhs, %r5121, 27;
	add.u32 	%r5132, %lhs, %rhs;
	}
	add.s32 	%r5133, %r5127, %r5132;
	add.s32 	%r5134, %r5133, %r5131;
	add.s32 	%r5135, %r5134, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5107, 30;
	shr.b32 	%rhs, %r5107, 2;
	add.u32 	%r5136, %lhs, %rhs;
	}
	xor.b32  	%r5137, %r4962, %r4938;
	xor.b32  	%r5138, %r5137, %r5034;
	xor.b32  	%r5139, %r5138, %r5098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5139, 1;
	shr.b32 	%rhs, %r5139, 31;
	add.u32 	%r5140, %lhs, %rhs;
	}
	add.s32 	%r5141, %r5108, %r5140;
	xor.b32  	%r5142, %r5121, %r5122;
	xor.b32  	%r5143, %r5136, %r5121;
	and.b32  	%r5144, %r5143, %r5142;
	xor.b32  	%r5145, %r5144, %r5121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 5;
	shr.b32 	%rhs, %r5135, 27;
	add.u32 	%r5146, %lhs, %rhs;
	}
	add.s32 	%r5147, %r5141, %r5146;
	add.s32 	%r5148, %r5147, %r5145;
	add.s32 	%r5149, %r5148, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5121, 30;
	shr.b32 	%rhs, %r5121, 2;
	add.u32 	%r5150, %lhs, %rhs;
	}
	xor.b32  	%r5151, %r4974, %r4950;
	xor.b32  	%r5152, %r5151, %r5046;
	xor.b32  	%r5153, %r5152, %r5112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5153, 1;
	shr.b32 	%rhs, %r5153, 31;
	add.u32 	%r5154, %lhs, %rhs;
	}
	add.s32 	%r5155, %r5122, %r5154;
	xor.b32  	%r5156, %r5135, %r5136;
	xor.b32  	%r5157, %r5150, %r5135;
	and.b32  	%r5158, %r5157, %r5156;
	xor.b32  	%r5159, %r5158, %r5135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5149, 5;
	shr.b32 	%rhs, %r5149, 27;
	add.u32 	%r5160, %lhs, %rhs;
	}
	add.s32 	%r5161, %r5155, %r5160;
	add.s32 	%r5162, %r5161, %r5159;
	add.s32 	%r5163, %r5162, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 30;
	shr.b32 	%rhs, %r5135, 2;
	add.u32 	%r5164, %lhs, %rhs;
	}
	xor.b32  	%r5165, %r4986, %r4962;
	xor.b32  	%r5166, %r5165, %r5058;
	xor.b32  	%r5167, %r5166, %r5126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5167, 1;
	shr.b32 	%rhs, %r5167, 31;
	add.u32 	%r5168, %lhs, %rhs;
	}
	add.s32 	%r5169, %r5136, %r5168;
	xor.b32  	%r5170, %r5149, %r5150;
	xor.b32  	%r5171, %r5164, %r5149;
	and.b32  	%r5172, %r5171, %r5170;
	xor.b32  	%r5173, %r5172, %r5149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5163, 5;
	shr.b32 	%rhs, %r5163, 27;
	add.u32 	%r5174, %lhs, %rhs;
	}
	add.s32 	%r5175, %r5169, %r5174;
	add.s32 	%r5176, %r5175, %r5173;
	add.s32 	%r5177, %r5176, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5149, 30;
	shr.b32 	%rhs, %r5149, 2;
	add.u32 	%r5178, %lhs, %rhs;
	}
	xor.b32  	%r5179, %r4998, %r4974;
	xor.b32  	%r5180, %r5179, %r5070;
	xor.b32  	%r5181, %r5180, %r5140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5181, 1;
	shr.b32 	%rhs, %r5181, 31;
	add.u32 	%r5182, %lhs, %rhs;
	}
	add.s32 	%r5183, %r5150, %r5182;
	xor.b32  	%r5184, %r5163, %r5164;
	xor.b32  	%r5185, %r5178, %r5163;
	and.b32  	%r5186, %r5185, %r5184;
	xor.b32  	%r5187, %r5186, %r5163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5177, 5;
	shr.b32 	%rhs, %r5177, 27;
	add.u32 	%r5188, %lhs, %rhs;
	}
	add.s32 	%r5189, %r5183, %r5188;
	add.s32 	%r5190, %r5189, %r5187;
	add.s32 	%r5191, %r5190, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5163, 30;
	shr.b32 	%rhs, %r5163, 2;
	add.u32 	%r5192, %lhs, %rhs;
	}
	xor.b32  	%r5193, %r5010, %r4986;
	xor.b32  	%r5194, %r5193, %r5084;
	xor.b32  	%r5195, %r5194, %r5154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5195, 1;
	shr.b32 	%rhs, %r5195, 31;
	add.u32 	%r5196, %lhs, %rhs;
	}
	add.s32 	%r5197, %r5164, %r5196;
	xor.b32  	%r5198, %r5177, %r5178;
	xor.b32  	%r5199, %r5192, %r5177;
	and.b32  	%r5200, %r5199, %r5198;
	xor.b32  	%r5201, %r5200, %r5177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5191, 5;
	shr.b32 	%rhs, %r5191, 27;
	add.u32 	%r5202, %lhs, %rhs;
	}
	add.s32 	%r5203, %r5197, %r5202;
	add.s32 	%r5204, %r5203, %r5201;
	add.s32 	%r5205, %r5204, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5177, 30;
	shr.b32 	%rhs, %r5177, 2;
	add.u32 	%r5206, %lhs, %rhs;
	}
	xor.b32  	%r5207, %r5022, %r4998;
	xor.b32  	%r5208, %r5207, %r5098;
	xor.b32  	%r5209, %r5208, %r5168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5209, 1;
	shr.b32 	%rhs, %r5209, 31;
	add.u32 	%r5210, %lhs, %rhs;
	}
	add.s32 	%r5211, %r5178, %r5210;
	xor.b32  	%r5212, %r5191, %r5192;
	xor.b32  	%r5213, %r5206, %r5191;
	and.b32  	%r5214, %r5213, %r5212;
	xor.b32  	%r5215, %r5214, %r5191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5205, 5;
	shr.b32 	%rhs, %r5205, 27;
	add.u32 	%r5216, %lhs, %rhs;
	}
	add.s32 	%r5217, %r5211, %r5216;
	add.s32 	%r5218, %r5217, %r5215;
	add.s32 	%r5219, %r5218, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5191, 30;
	shr.b32 	%rhs, %r5191, 2;
	add.u32 	%r5220, %lhs, %rhs;
	}
	xor.b32  	%r5221, %r5034, %r5010;
	xor.b32  	%r5222, %r5221, %r5112;
	xor.b32  	%r5223, %r5222, %r5182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5223, 1;
	shr.b32 	%rhs, %r5223, 31;
	add.u32 	%r5224, %lhs, %rhs;
	}
	add.s32 	%r5225, %r5192, %r5224;
	xor.b32  	%r5226, %r5205, %r5206;
	xor.b32  	%r5227, %r5220, %r5205;
	and.b32  	%r5228, %r5227, %r5226;
	xor.b32  	%r5229, %r5228, %r5205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5219, 5;
	shr.b32 	%rhs, %r5219, 27;
	add.u32 	%r5230, %lhs, %rhs;
	}
	add.s32 	%r5231, %r5225, %r5230;
	add.s32 	%r5232, %r5231, %r5229;
	add.s32 	%r5233, %r5232, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5205, 30;
	shr.b32 	%rhs, %r5205, 2;
	add.u32 	%r5234, %lhs, %rhs;
	}
	xor.b32  	%r5235, %r5046, %r5022;
	xor.b32  	%r5236, %r5235, %r5126;
	xor.b32  	%r5237, %r5236, %r5196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5237, 1;
	shr.b32 	%rhs, %r5237, 31;
	add.u32 	%r5238, %lhs, %rhs;
	}
	add.s32 	%r5239, %r5206, %r5238;
	xor.b32  	%r5240, %r5219, %r5220;
	xor.b32  	%r5241, %r5234, %r5219;
	and.b32  	%r5242, %r5241, %r5240;
	xor.b32  	%r5243, %r5242, %r5219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5233, 5;
	shr.b32 	%rhs, %r5233, 27;
	add.u32 	%r5244, %lhs, %rhs;
	}
	add.s32 	%r5245, %r5239, %r5244;
	add.s32 	%r5246, %r5245, %r5243;
	add.s32 	%r5247, %r5246, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5219, 30;
	shr.b32 	%rhs, %r5219, 2;
	add.u32 	%r5248, %lhs, %rhs;
	}
	xor.b32  	%r5249, %r5058, %r5034;
	xor.b32  	%r5250, %r5249, %r5140;
	xor.b32  	%r5251, %r5250, %r5210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5251, 1;
	shr.b32 	%rhs, %r5251, 31;
	add.u32 	%r5252, %lhs, %rhs;
	}
	add.s32 	%r5253, %r5220, %r5252;
	xor.b32  	%r5254, %r5233, %r5234;
	xor.b32  	%r5255, %r5248, %r5233;
	and.b32  	%r5256, %r5255, %r5254;
	xor.b32  	%r5257, %r5256, %r5233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5247, 5;
	shr.b32 	%rhs, %r5247, 27;
	add.u32 	%r5258, %lhs, %rhs;
	}
	add.s32 	%r5259, %r5253, %r5258;
	add.s32 	%r5260, %r5259, %r5257;
	add.s32 	%r5261, %r5260, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5233, 30;
	shr.b32 	%rhs, %r5233, 2;
	add.u32 	%r5262, %lhs, %rhs;
	}
	xor.b32  	%r5263, %r5070, %r5046;
	xor.b32  	%r5264, %r5263, %r5154;
	xor.b32  	%r5265, %r5264, %r5224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5265, 1;
	shr.b32 	%rhs, %r5265, 31;
	add.u32 	%r5266, %lhs, %rhs;
	}
	add.s32 	%r5267, %r5234, %r5266;
	xor.b32  	%r5268, %r5247, %r5248;
	xor.b32  	%r5269, %r5262, %r5247;
	and.b32  	%r5270, %r5269, %r5268;
	xor.b32  	%r5271, %r5270, %r5247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5261, 5;
	shr.b32 	%rhs, %r5261, 27;
	add.u32 	%r5272, %lhs, %rhs;
	}
	add.s32 	%r5273, %r5267, %r5272;
	add.s32 	%r5274, %r5273, %r5271;
	add.s32 	%r5275, %r5274, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5247, 30;
	shr.b32 	%rhs, %r5247, 2;
	add.u32 	%r5276, %lhs, %rhs;
	}
	xor.b32  	%r5277, %r5084, %r5058;
	xor.b32  	%r5278, %r5277, %r5168;
	xor.b32  	%r5279, %r5278, %r5238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5279, 1;
	shr.b32 	%rhs, %r5279, 31;
	add.u32 	%r5280, %lhs, %rhs;
	}
	add.s32 	%r5281, %r5248, %r5280;
	xor.b32  	%r5282, %r5261, %r5262;
	xor.b32  	%r5283, %r5276, %r5261;
	and.b32  	%r5284, %r5283, %r5282;
	xor.b32  	%r5285, %r5284, %r5261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5275, 5;
	shr.b32 	%rhs, %r5275, 27;
	add.u32 	%r5286, %lhs, %rhs;
	}
	add.s32 	%r5287, %r5281, %r5286;
	add.s32 	%r5288, %r5287, %r5285;
	add.s32 	%r5289, %r5288, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5261, 30;
	shr.b32 	%rhs, %r5261, 2;
	add.u32 	%r5290, %lhs, %rhs;
	}
	xor.b32  	%r5291, %r5098, %r5070;
	xor.b32  	%r5292, %r5291, %r5182;
	xor.b32  	%r5293, %r5292, %r5252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5293, 1;
	shr.b32 	%rhs, %r5293, 31;
	add.u32 	%r5294, %lhs, %rhs;
	}
	add.s32 	%r5295, %r5262, %r5294;
	xor.b32  	%r5296, %r5275, %r5276;
	xor.b32  	%r5297, %r5290, %r5275;
	and.b32  	%r5298, %r5297, %r5296;
	xor.b32  	%r5299, %r5298, %r5275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5289, 5;
	shr.b32 	%rhs, %r5289, 27;
	add.u32 	%r5300, %lhs, %rhs;
	}
	add.s32 	%r5301, %r5295, %r5300;
	add.s32 	%r5302, %r5301, %r5299;
	add.s32 	%r5303, %r5302, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5275, 30;
	shr.b32 	%rhs, %r5275, 2;
	add.u32 	%r5304, %lhs, %rhs;
	}
	xor.b32  	%r5305, %r5112, %r5084;
	xor.b32  	%r5306, %r5305, %r5196;
	xor.b32  	%r5307, %r5306, %r5266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5307, 1;
	shr.b32 	%rhs, %r5307, 31;
	add.u32 	%r5308, %lhs, %rhs;
	}
	add.s32 	%r5309, %r5276, %r5308;
	xor.b32  	%r5310, %r5289, %r5290;
	xor.b32  	%r5311, %r5304, %r5289;
	and.b32  	%r5312, %r5311, %r5310;
	xor.b32  	%r5313, %r5312, %r5289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5303, 5;
	shr.b32 	%rhs, %r5303, 27;
	add.u32 	%r5314, %lhs, %rhs;
	}
	add.s32 	%r5315, %r5309, %r5314;
	add.s32 	%r5316, %r5315, %r5313;
	add.s32 	%r5317, %r5316, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5289, 30;
	shr.b32 	%rhs, %r5289, 2;
	add.u32 	%r5318, %lhs, %rhs;
	}
	xor.b32  	%r5319, %r5126, %r5098;
	xor.b32  	%r5320, %r5319, %r5210;
	xor.b32  	%r5321, %r5320, %r5280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5321, 1;
	shr.b32 	%rhs, %r5321, 31;
	add.u32 	%r5322, %lhs, %rhs;
	}
	add.s32 	%r5323, %r5290, %r5322;
	xor.b32  	%r5324, %r5303, %r5304;
	xor.b32  	%r5325, %r5318, %r5303;
	and.b32  	%r5326, %r5325, %r5324;
	xor.b32  	%r5327, %r5326, %r5303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5317, 5;
	shr.b32 	%rhs, %r5317, 27;
	add.u32 	%r5328, %lhs, %rhs;
	}
	add.s32 	%r5329, %r5323, %r5328;
	add.s32 	%r5330, %r5329, %r5327;
	add.s32 	%r5331, %r5330, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5303, 30;
	shr.b32 	%rhs, %r5303, 2;
	add.u32 	%r5332, %lhs, %rhs;
	}
	xor.b32  	%r5333, %r5140, %r5112;
	xor.b32  	%r5334, %r5333, %r5224;
	xor.b32  	%r5335, %r5334, %r5294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5335, 1;
	shr.b32 	%rhs, %r5335, 31;
	add.u32 	%r5336, %lhs, %rhs;
	}
	add.s32 	%r5337, %r5304, %r5336;
	xor.b32  	%r5338, %r5317, %r5318;
	xor.b32  	%r5339, %r5332, %r5317;
	and.b32  	%r5340, %r5339, %r5338;
	xor.b32  	%r5341, %r5340, %r5317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5331, 5;
	shr.b32 	%rhs, %r5331, 27;
	add.u32 	%r5342, %lhs, %rhs;
	}
	add.s32 	%r5343, %r5337, %r5342;
	add.s32 	%r5344, %r5343, %r5341;
	add.s32 	%r5345, %r5344, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5317, 30;
	shr.b32 	%rhs, %r5317, 2;
	add.u32 	%r5346, %lhs, %rhs;
	}
	xor.b32  	%r5347, %r5154, %r5126;
	xor.b32  	%r5348, %r5347, %r5238;
	xor.b32  	%r5349, %r5348, %r5308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5349, 1;
	shr.b32 	%rhs, %r5349, 31;
	add.u32 	%r5350, %lhs, %rhs;
	}
	add.s32 	%r5351, %r5318, %r5350;
	xor.b32  	%r5352, %r5331, %r5332;
	xor.b32  	%r5353, %r5352, %r5346;
	add.s32 	%r5354, %r5351, %r5353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5345, 5;
	shr.b32 	%rhs, %r5345, 27;
	add.u32 	%r5355, %lhs, %rhs;
	}
	add.s32 	%r5356, %r5354, %r5355;
	add.s32 	%r5357, %r5356, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5331, 30;
	shr.b32 	%rhs, %r5331, 2;
	add.u32 	%r5358, %lhs, %rhs;
	}
	xor.b32  	%r5359, %r5168, %r5140;
	xor.b32  	%r5360, %r5359, %r5252;
	xor.b32  	%r5361, %r5360, %r5322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5361, 1;
	shr.b32 	%rhs, %r5361, 31;
	add.u32 	%r5362, %lhs, %rhs;
	}
	add.s32 	%r5363, %r5332, %r5362;
	xor.b32  	%r5364, %r5345, %r5346;
	xor.b32  	%r5365, %r5364, %r5358;
	add.s32 	%r5366, %r5363, %r5365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5357, 5;
	shr.b32 	%rhs, %r5357, 27;
	add.u32 	%r5367, %lhs, %rhs;
	}
	add.s32 	%r5368, %r5366, %r5367;
	add.s32 	%r5369, %r5368, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5345, 30;
	shr.b32 	%rhs, %r5345, 2;
	add.u32 	%r5370, %lhs, %rhs;
	}
	xor.b32  	%r5371, %r5182, %r5154;
	xor.b32  	%r5372, %r5371, %r5266;
	xor.b32  	%r5373, %r5372, %r5336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5373, 1;
	shr.b32 	%rhs, %r5373, 31;
	add.u32 	%r5374, %lhs, %rhs;
	}
	add.s32 	%r5375, %r5346, %r5374;
	xor.b32  	%r5376, %r5357, %r5358;
	xor.b32  	%r5377, %r5376, %r5370;
	add.s32 	%r5378, %r5375, %r5377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5369, 5;
	shr.b32 	%rhs, %r5369, 27;
	add.u32 	%r5379, %lhs, %rhs;
	}
	add.s32 	%r5380, %r5378, %r5379;
	add.s32 	%r5381, %r5380, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5357, 30;
	shr.b32 	%rhs, %r5357, 2;
	add.u32 	%r5382, %lhs, %rhs;
	}
	xor.b32  	%r5383, %r5196, %r5168;
	xor.b32  	%r5384, %r5383, %r5280;
	xor.b32  	%r5385, %r5384, %r5350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5385, 1;
	shr.b32 	%rhs, %r5385, 31;
	add.u32 	%r5386, %lhs, %rhs;
	}
	add.s32 	%r5387, %r5358, %r5386;
	xor.b32  	%r5388, %r5369, %r5370;
	xor.b32  	%r5389, %r5388, %r5382;
	add.s32 	%r5390, %r5387, %r5389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5381, 5;
	shr.b32 	%rhs, %r5381, 27;
	add.u32 	%r5391, %lhs, %rhs;
	}
	add.s32 	%r5392, %r5390, %r5391;
	add.s32 	%r5393, %r5392, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5369, 30;
	shr.b32 	%rhs, %r5369, 2;
	add.u32 	%r5394, %lhs, %rhs;
	}
	xor.b32  	%r5395, %r5210, %r5182;
	xor.b32  	%r5396, %r5395, %r5294;
	xor.b32  	%r5397, %r5396, %r5362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5397, 1;
	shr.b32 	%rhs, %r5397, 31;
	add.u32 	%r5398, %lhs, %rhs;
	}
	add.s32 	%r5399, %r5370, %r5398;
	xor.b32  	%r5400, %r5381, %r5382;
	xor.b32  	%r5401, %r5400, %r5394;
	add.s32 	%r5402, %r5399, %r5401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5393, 5;
	shr.b32 	%rhs, %r5393, 27;
	add.u32 	%r5403, %lhs, %rhs;
	}
	add.s32 	%r5404, %r5402, %r5403;
	add.s32 	%r5405, %r5404, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5381, 30;
	shr.b32 	%rhs, %r5381, 2;
	add.u32 	%r5406, %lhs, %rhs;
	}
	xor.b32  	%r5407, %r5224, %r5196;
	xor.b32  	%r5408, %r5407, %r5308;
	xor.b32  	%r5409, %r5408, %r5374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5409, 1;
	shr.b32 	%rhs, %r5409, 31;
	add.u32 	%r5410, %lhs, %rhs;
	}
	add.s32 	%r5411, %r5382, %r5410;
	xor.b32  	%r5412, %r5393, %r5394;
	xor.b32  	%r5413, %r5412, %r5406;
	add.s32 	%r5414, %r5411, %r5413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5405, 5;
	shr.b32 	%rhs, %r5405, 27;
	add.u32 	%r5415, %lhs, %rhs;
	}
	add.s32 	%r5416, %r5414, %r5415;
	add.s32 	%r5417, %r5416, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5393, 30;
	shr.b32 	%rhs, %r5393, 2;
	add.u32 	%r5418, %lhs, %rhs;
	}
	xor.b32  	%r5419, %r5238, %r5210;
	xor.b32  	%r5420, %r5419, %r5322;
	xor.b32  	%r5421, %r5420, %r5386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5421, 1;
	shr.b32 	%rhs, %r5421, 31;
	add.u32 	%r5422, %lhs, %rhs;
	}
	add.s32 	%r5423, %r5394, %r5422;
	xor.b32  	%r5424, %r5405, %r5406;
	xor.b32  	%r5425, %r5424, %r5418;
	add.s32 	%r5426, %r5423, %r5425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5417, 5;
	shr.b32 	%rhs, %r5417, 27;
	add.u32 	%r5427, %lhs, %rhs;
	}
	add.s32 	%r5428, %r5426, %r5427;
	add.s32 	%r5429, %r5428, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5405, 30;
	shr.b32 	%rhs, %r5405, 2;
	add.u32 	%r5430, %lhs, %rhs;
	}
	xor.b32  	%r5431, %r5252, %r5224;
	xor.b32  	%r5432, %r5431, %r5336;
	xor.b32  	%r5433, %r5432, %r5398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5433, 1;
	shr.b32 	%rhs, %r5433, 31;
	add.u32 	%r5434, %lhs, %rhs;
	}
	add.s32 	%r5435, %r5406, %r5434;
	xor.b32  	%r5436, %r5417, %r5418;
	xor.b32  	%r5437, %r5436, %r5430;
	add.s32 	%r5438, %r5435, %r5437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5429, 5;
	shr.b32 	%rhs, %r5429, 27;
	add.u32 	%r5439, %lhs, %rhs;
	}
	add.s32 	%r5440, %r5438, %r5439;
	add.s32 	%r5441, %r5440, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5417, 30;
	shr.b32 	%rhs, %r5417, 2;
	add.u32 	%r5442, %lhs, %rhs;
	}
	xor.b32  	%r5443, %r5266, %r5238;
	xor.b32  	%r5444, %r5443, %r5350;
	xor.b32  	%r5445, %r5444, %r5410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5445, 1;
	shr.b32 	%rhs, %r5445, 31;
	add.u32 	%r5446, %lhs, %rhs;
	}
	add.s32 	%r5447, %r5418, %r5446;
	xor.b32  	%r5448, %r5429, %r5430;
	xor.b32  	%r5449, %r5448, %r5442;
	add.s32 	%r5450, %r5447, %r5449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5441, 5;
	shr.b32 	%rhs, %r5441, 27;
	add.u32 	%r5451, %lhs, %rhs;
	}
	add.s32 	%r5452, %r5450, %r5451;
	add.s32 	%r5453, %r5452, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5429, 30;
	shr.b32 	%rhs, %r5429, 2;
	add.u32 	%r5454, %lhs, %rhs;
	}
	xor.b32  	%r5455, %r5280, %r5252;
	xor.b32  	%r5456, %r5455, %r5362;
	xor.b32  	%r5457, %r5456, %r5422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5457, 1;
	shr.b32 	%rhs, %r5457, 31;
	add.u32 	%r5458, %lhs, %rhs;
	}
	add.s32 	%r5459, %r5430, %r5458;
	xor.b32  	%r5460, %r5441, %r5442;
	xor.b32  	%r5461, %r5460, %r5454;
	add.s32 	%r5462, %r5459, %r5461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5453, 5;
	shr.b32 	%rhs, %r5453, 27;
	add.u32 	%r5463, %lhs, %rhs;
	}
	add.s32 	%r5464, %r5462, %r5463;
	add.s32 	%r5465, %r5464, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5441, 30;
	shr.b32 	%rhs, %r5441, 2;
	add.u32 	%r5466, %lhs, %rhs;
	}
	xor.b32  	%r5467, %r5294, %r5266;
	xor.b32  	%r5468, %r5467, %r5374;
	xor.b32  	%r5469, %r5468, %r5434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5469, 1;
	shr.b32 	%rhs, %r5469, 31;
	add.u32 	%r5470, %lhs, %rhs;
	}
	add.s32 	%r5471, %r5442, %r5470;
	xor.b32  	%r5472, %r5453, %r5454;
	xor.b32  	%r5473, %r5472, %r5466;
	add.s32 	%r5474, %r5471, %r5473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5465, 5;
	shr.b32 	%rhs, %r5465, 27;
	add.u32 	%r5475, %lhs, %rhs;
	}
	add.s32 	%r5476, %r5474, %r5475;
	add.s32 	%r5477, %r5476, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5453, 30;
	shr.b32 	%rhs, %r5453, 2;
	add.u32 	%r5478, %lhs, %rhs;
	}
	xor.b32  	%r5479, %r5308, %r5280;
	xor.b32  	%r5480, %r5479, %r5386;
	xor.b32  	%r5481, %r5480, %r5446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5481, 1;
	shr.b32 	%rhs, %r5481, 31;
	add.u32 	%r5482, %lhs, %rhs;
	}
	add.s32 	%r5483, %r5454, %r5482;
	xor.b32  	%r5484, %r5465, %r5466;
	xor.b32  	%r5485, %r5484, %r5478;
	add.s32 	%r5486, %r5483, %r5485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5477, 5;
	shr.b32 	%rhs, %r5477, 27;
	add.u32 	%r5487, %lhs, %rhs;
	}
	add.s32 	%r5488, %r5486, %r5487;
	add.s32 	%r5489, %r5488, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5465, 30;
	shr.b32 	%rhs, %r5465, 2;
	add.u32 	%r5490, %lhs, %rhs;
	}
	xor.b32  	%r5491, %r5322, %r5294;
	xor.b32  	%r5492, %r5491, %r5398;
	xor.b32  	%r5493, %r5492, %r5458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5493, 1;
	shr.b32 	%rhs, %r5493, 31;
	add.u32 	%r5494, %lhs, %rhs;
	}
	add.s32 	%r5495, %r5466, %r5494;
	xor.b32  	%r5496, %r5477, %r5478;
	xor.b32  	%r5497, %r5496, %r5490;
	add.s32 	%r5498, %r5495, %r5497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5489, 5;
	shr.b32 	%rhs, %r5489, 27;
	add.u32 	%r5499, %lhs, %rhs;
	}
	add.s32 	%r5500, %r5498, %r5499;
	add.s32 	%r5501, %r5500, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5477, 30;
	shr.b32 	%rhs, %r5477, 2;
	add.u32 	%r5502, %lhs, %rhs;
	}
	xor.b32  	%r5503, %r5336, %r5308;
	xor.b32  	%r5504, %r5503, %r5410;
	xor.b32  	%r5505, %r5504, %r5470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5505, 1;
	shr.b32 	%rhs, %r5505, 31;
	add.u32 	%r5506, %lhs, %rhs;
	}
	add.s32 	%r5507, %r5478, %r5506;
	xor.b32  	%r5508, %r5489, %r5490;
	xor.b32  	%r5509, %r5508, %r5502;
	add.s32 	%r5510, %r5507, %r5509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5501, 5;
	shr.b32 	%rhs, %r5501, 27;
	add.u32 	%r5511, %lhs, %rhs;
	}
	add.s32 	%r5512, %r5510, %r5511;
	add.s32 	%r5513, %r5512, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5489, 30;
	shr.b32 	%rhs, %r5489, 2;
	add.u32 	%r5514, %lhs, %rhs;
	}
	xor.b32  	%r5515, %r5350, %r5322;
	xor.b32  	%r5516, %r5515, %r5422;
	xor.b32  	%r5517, %r5516, %r5482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5517, 1;
	shr.b32 	%rhs, %r5517, 31;
	add.u32 	%r5518, %lhs, %rhs;
	}
	add.s32 	%r5519, %r5490, %r5518;
	xor.b32  	%r5520, %r5501, %r5502;
	xor.b32  	%r5521, %r5520, %r5514;
	add.s32 	%r5522, %r5519, %r5521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5513, 5;
	shr.b32 	%rhs, %r5513, 27;
	add.u32 	%r5523, %lhs, %rhs;
	}
	add.s32 	%r5524, %r5522, %r5523;
	add.s32 	%r5525, %r5524, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5501, 30;
	shr.b32 	%rhs, %r5501, 2;
	add.u32 	%r5526, %lhs, %rhs;
	}
	xor.b32  	%r5527, %r5362, %r5336;
	xor.b32  	%r5528, %r5527, %r5434;
	xor.b32  	%r5529, %r5528, %r5494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5529, 1;
	shr.b32 	%rhs, %r5529, 31;
	add.u32 	%r5530, %lhs, %rhs;
	}
	add.s32 	%r5531, %r5502, %r5530;
	xor.b32  	%r5532, %r5513, %r5514;
	xor.b32  	%r5533, %r5532, %r5526;
	add.s32 	%r5534, %r5531, %r5533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5525, 5;
	shr.b32 	%rhs, %r5525, 27;
	add.u32 	%r5535, %lhs, %rhs;
	}
	add.s32 	%r5536, %r5534, %r5535;
	add.s32 	%r5537, %r5536, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5513, 30;
	shr.b32 	%rhs, %r5513, 2;
	add.u32 	%r5538, %lhs, %rhs;
	}
	xor.b32  	%r5539, %r5374, %r5350;
	xor.b32  	%r5540, %r5539, %r5446;
	xor.b32  	%r5541, %r5540, %r5506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5541, 1;
	shr.b32 	%rhs, %r5541, 31;
	add.u32 	%r5542, %lhs, %rhs;
	}
	add.s32 	%r5543, %r5514, %r5542;
	xor.b32  	%r5544, %r5525, %r5526;
	xor.b32  	%r5545, %r5544, %r5538;
	add.s32 	%r5546, %r5543, %r5545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5537, 5;
	shr.b32 	%rhs, %r5537, 27;
	add.u32 	%r5547, %lhs, %rhs;
	}
	add.s32 	%r5548, %r5546, %r5547;
	add.s32 	%r5549, %r5548, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5525, 30;
	shr.b32 	%rhs, %r5525, 2;
	add.u32 	%r5550, %lhs, %rhs;
	}
	xor.b32  	%r5551, %r5386, %r5362;
	xor.b32  	%r5552, %r5551, %r5458;
	xor.b32  	%r5553, %r5552, %r5518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5553, 1;
	shr.b32 	%rhs, %r5553, 31;
	add.u32 	%r5554, %lhs, %rhs;
	}
	add.s32 	%r5555, %r5526, %r5554;
	xor.b32  	%r5556, %r5537, %r5538;
	xor.b32  	%r5557, %r5556, %r5550;
	add.s32 	%r5558, %r5555, %r5557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5549, 5;
	shr.b32 	%rhs, %r5549, 27;
	add.u32 	%r5559, %lhs, %rhs;
	}
	add.s32 	%r5560, %r5558, %r5559;
	add.s32 	%r5561, %r5560, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5537, 30;
	shr.b32 	%rhs, %r5537, 2;
	add.u32 	%r5562, %lhs, %rhs;
	}
	xor.b32  	%r5563, %r5398, %r5374;
	xor.b32  	%r5564, %r5563, %r5470;
	xor.b32  	%r5565, %r5564, %r5530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5565, 1;
	shr.b32 	%rhs, %r5565, 31;
	add.u32 	%r5566, %lhs, %rhs;
	}
	add.s32 	%r5567, %r5538, %r5566;
	xor.b32  	%r5568, %r5549, %r5550;
	xor.b32  	%r5569, %r5568, %r5562;
	add.s32 	%r5570, %r5567, %r5569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5561, 5;
	shr.b32 	%rhs, %r5561, 27;
	add.u32 	%r5571, %lhs, %rhs;
	}
	add.s32 	%r5572, %r5570, %r5571;
	add.s32 	%r5573, %r5572, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5549, 30;
	shr.b32 	%rhs, %r5549, 2;
	add.u32 	%r5574, %lhs, %rhs;
	}
	xor.b32  	%r5575, %r5410, %r5386;
	xor.b32  	%r5576, %r5575, %r5482;
	xor.b32  	%r5577, %r5576, %r5542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5577, 1;
	shr.b32 	%rhs, %r5577, 31;
	add.u32 	%r5578, %lhs, %rhs;
	}
	add.s32 	%r5579, %r5550, %r5578;
	xor.b32  	%r5580, %r5561, %r5562;
	xor.b32  	%r5581, %r5580, %r5574;
	add.s32 	%r5582, %r5579, %r5581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5573, 5;
	shr.b32 	%rhs, %r5573, 27;
	add.u32 	%r5583, %lhs, %rhs;
	}
	add.s32 	%r5584, %r5582, %r5583;
	add.s32 	%r5585, %r5584, %r6657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5561, 30;
	shr.b32 	%rhs, %r5561, 2;
	add.u32 	%r5586, %lhs, %rhs;
	}
	add.s32 	%r6657, %r5585, -899497514;
	st.local.u32 	[%rd2+88], %r6657;
	add.s32 	%r6656, %r6656, %r5573;
	st.local.u32 	[%rd2+92], %r6656;
	add.s32 	%r6655, %r6655, %r5586;
	st.local.u32 	[%rd2+96], %r6655;
	add.s32 	%r6654, %r6654, %r5574;
	st.local.u32 	[%rd2+100], %r6654;
	add.s32 	%r6653, %r6653, %r5562;
	st.local.u32 	[%rd2+104], %r6653;
	mov.u32 	%r6639, 0;
	st.local.u32 	[%rd2+108], %r6639;
	st.local.u32 	[%rd2+112], %r6639;
	st.local.u32 	[%rd2+116], %r6639;
	st.local.u32 	[%rd2+120], %r6639;
	st.local.u32 	[%rd2+124], %r6639;
	st.local.u32 	[%rd2+128], %r6639;
	st.local.u32 	[%rd2+132], %r6639;
	st.local.u32 	[%rd2+136], %r6639;
	st.local.u32 	[%rd2+140], %r6639;
	st.local.u32 	[%rd2+144], %r6639;
	st.local.u32 	[%rd2+148], %r6639;
	st.local.u32 	[%rd2+152], %r6639;
	st.local.u32 	[%rd2+156], %r6639;
	st.local.u32 	[%rd2+160], %r6639;
	st.local.u32 	[%rd2+164], %r6639;
	st.local.u32 	[%rd2+168], %r6639;
	mov.u32 	%r6640, %r6639;
	mov.u32 	%r6641, %r6639;
	mov.u32 	%r6642, %r6639;
	mov.u32 	%r6643, %r6639;
	mov.u32 	%r6644, %r6639;
	mov.u32 	%r6645, %r6639;
	mov.u32 	%r6646, %r6639;
	mov.u32 	%r6647, %r6639;
	mov.u32 	%r6648, %r6639;
	mov.u32 	%r6649, %r6639;
	mov.u32 	%r6650, %r6639;
	mov.u32 	%r6651, %r6639;
	mov.u32 	%r6652, %r6639;

BB5_93:
	add.s32 	%r6548, %r2354, 20;
	mov.u32 	%r5587, 0;
	st.local.u32 	[%rd2+164], %r5587;
	shl.b32 	%r5588, %r6548, 3;
	st.local.u32 	[%rd2+168], %r5588;
	xor.b32  	%r5589, %r6654, %r6655;
	and.b32  	%r5590, %r5589, %r6656;
	xor.b32  	%r5591, %r5590, %r6654;
	add.s32 	%r5592, %r6653, %r6652;
	add.s32 	%r5593, %r5592, %r5591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 5;
	shr.b32 	%rhs, %r6657, 27;
	add.u32 	%r5594, %lhs, %rhs;
	}
	add.s32 	%r5595, %r5593, %r5594;
	add.s32 	%r5596, %r5595, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6656, 30;
	shr.b32 	%rhs, %r6656, 2;
	add.u32 	%r5597, %lhs, %rhs;
	}
	xor.b32  	%r5598, %r5597, %r6655;
	and.b32  	%r5599, %r5598, %r6657;
	xor.b32  	%r5600, %r5599, %r6655;
	add.s32 	%r5601, %r6654, %r6651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5596, 5;
	shr.b32 	%rhs, %r5596, 27;
	add.u32 	%r5602, %lhs, %rhs;
	}
	add.s32 	%r5603, %r5601, %r5602;
	add.s32 	%r5604, %r5603, %r5600;
	add.s32 	%r5605, %r5604, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 30;
	shr.b32 	%rhs, %r6657, 2;
	add.u32 	%r5606, %lhs, %rhs;
	}
	xor.b32  	%r5607, %r5606, %r5597;
	and.b32  	%r5608, %r5607, %r5596;
	xor.b32  	%r5609, %r5608, %r5597;
	add.s32 	%r5610, %r6655, %r6650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5605, 5;
	shr.b32 	%rhs, %r5605, 27;
	add.u32 	%r5611, %lhs, %rhs;
	}
	add.s32 	%r5612, %r5610, %r5611;
	add.s32 	%r5613, %r5612, %r5609;
	add.s32 	%r5614, %r5613, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5596, 30;
	shr.b32 	%rhs, %r5596, 2;
	add.u32 	%r5615, %lhs, %rhs;
	}
	xor.b32  	%r5616, %r5615, %r5606;
	and.b32  	%r5617, %r5616, %r5605;
	xor.b32  	%r5618, %r5617, %r5606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5614, 5;
	shr.b32 	%rhs, %r5614, 27;
	add.u32 	%r5619, %lhs, %rhs;
	}
	add.s32 	%r5620, %r6649, %r5597;
	add.s32 	%r5621, %r5620, %r5619;
	add.s32 	%r5622, %r5621, %r5618;
	add.s32 	%r5623, %r5622, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5605, 30;
	shr.b32 	%rhs, %r5605, 2;
	add.u32 	%r5624, %lhs, %rhs;
	}
	xor.b32  	%r5625, %r5624, %r5615;
	and.b32  	%r5626, %r5625, %r5614;
	xor.b32  	%r5627, %r5626, %r5615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5623, 5;
	shr.b32 	%rhs, %r5623, 27;
	add.u32 	%r5628, %lhs, %rhs;
	}
	add.s32 	%r5629, %r6648, %r5606;
	add.s32 	%r5630, %r5629, %r5628;
	add.s32 	%r5631, %r5630, %r5627;
	add.s32 	%r5632, %r5631, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5614, 30;
	shr.b32 	%rhs, %r5614, 2;
	add.u32 	%r5633, %lhs, %rhs;
	}
	xor.b32  	%r5634, %r5633, %r5624;
	and.b32  	%r5635, %r5634, %r5623;
	xor.b32  	%r5636, %r5635, %r5624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5632, 5;
	shr.b32 	%rhs, %r5632, 27;
	add.u32 	%r5637, %lhs, %rhs;
	}
	add.s32 	%r5638, %r6647, %r5615;
	add.s32 	%r5639, %r5638, %r5637;
	add.s32 	%r5640, %r5639, %r5636;
	add.s32 	%r5641, %r5640, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5623, 30;
	shr.b32 	%rhs, %r5623, 2;
	add.u32 	%r5642, %lhs, %rhs;
	}
	xor.b32  	%r5643, %r5642, %r5633;
	and.b32  	%r5644, %r5643, %r5632;
	xor.b32  	%r5645, %r5644, %r5633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5641, 5;
	shr.b32 	%rhs, %r5641, 27;
	add.u32 	%r5646, %lhs, %rhs;
	}
	add.s32 	%r5647, %r6646, %r5624;
	add.s32 	%r5648, %r5647, %r5646;
	add.s32 	%r5649, %r5648, %r5645;
	add.s32 	%r5650, %r5649, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5632, 30;
	shr.b32 	%rhs, %r5632, 2;
	add.u32 	%r5651, %lhs, %rhs;
	}
	xor.b32  	%r5652, %r5651, %r5642;
	and.b32  	%r5653, %r5652, %r5641;
	xor.b32  	%r5654, %r5653, %r5642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5650, 5;
	shr.b32 	%rhs, %r5650, 27;
	add.u32 	%r5655, %lhs, %rhs;
	}
	add.s32 	%r5656, %r6645, %r5633;
	add.s32 	%r5657, %r5656, %r5655;
	add.s32 	%r5658, %r5657, %r5654;
	add.s32 	%r5659, %r5658, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5641, 30;
	shr.b32 	%rhs, %r5641, 2;
	add.u32 	%r5660, %lhs, %rhs;
	}
	xor.b32  	%r5661, %r5660, %r5651;
	and.b32  	%r5662, %r5661, %r5650;
	xor.b32  	%r5663, %r5662, %r5651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5659, 5;
	shr.b32 	%rhs, %r5659, 27;
	add.u32 	%r5664, %lhs, %rhs;
	}
	add.s32 	%r5665, %r6644, %r5642;
	add.s32 	%r5666, %r5665, %r5664;
	add.s32 	%r5667, %r5666, %r5663;
	add.s32 	%r5668, %r5667, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5650, 30;
	shr.b32 	%rhs, %r5650, 2;
	add.u32 	%r5669, %lhs, %rhs;
	}
	xor.b32  	%r5670, %r5669, %r5660;
	and.b32  	%r5671, %r5670, %r5659;
	xor.b32  	%r5672, %r5671, %r5660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5668, 5;
	shr.b32 	%rhs, %r5668, 27;
	add.u32 	%r5673, %lhs, %rhs;
	}
	add.s32 	%r5674, %r6643, %r5651;
	add.s32 	%r5675, %r5674, %r5673;
	add.s32 	%r5676, %r5675, %r5672;
	add.s32 	%r5677, %r5676, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5659, 30;
	shr.b32 	%rhs, %r5659, 2;
	add.u32 	%r5678, %lhs, %rhs;
	}
	xor.b32  	%r5679, %r5678, %r5669;
	and.b32  	%r5680, %r5679, %r5668;
	xor.b32  	%r5681, %r5680, %r5669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5677, 5;
	shr.b32 	%rhs, %r5677, 27;
	add.u32 	%r5682, %lhs, %rhs;
	}
	add.s32 	%r5683, %r6642, %r5660;
	add.s32 	%r5684, %r5683, %r5682;
	add.s32 	%r5685, %r5684, %r5681;
	add.s32 	%r5686, %r5685, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5668, 30;
	shr.b32 	%rhs, %r5668, 2;
	add.u32 	%r5687, %lhs, %rhs;
	}
	xor.b32  	%r5688, %r5687, %r5678;
	and.b32  	%r5689, %r5688, %r5677;
	xor.b32  	%r5690, %r5689, %r5678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5686, 5;
	shr.b32 	%rhs, %r5686, 27;
	add.u32 	%r5691, %lhs, %rhs;
	}
	add.s32 	%r5692, %r6641, %r5669;
	add.s32 	%r5693, %r5692, %r5691;
	add.s32 	%r5694, %r5693, %r5690;
	add.s32 	%r5695, %r5694, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5677, 30;
	shr.b32 	%rhs, %r5677, 2;
	add.u32 	%r5696, %lhs, %rhs;
	}
	xor.b32  	%r5697, %r5696, %r5687;
	and.b32  	%r5698, %r5697, %r5686;
	xor.b32  	%r5699, %r5698, %r5687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5695, 5;
	shr.b32 	%rhs, %r5695, 27;
	add.u32 	%r5700, %lhs, %rhs;
	}
	add.s32 	%r5701, %r6640, %r5678;
	add.s32 	%r5702, %r5701, %r5700;
	add.s32 	%r5703, %r5702, %r5699;
	add.s32 	%r5704, %r5703, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5686, 30;
	shr.b32 	%rhs, %r5686, 2;
	add.u32 	%r5705, %lhs, %rhs;
	}
	xor.b32  	%r5706, %r5705, %r5696;
	and.b32  	%r5707, %r5706, %r5695;
	xor.b32  	%r5708, %r5707, %r5696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5704, 5;
	shr.b32 	%rhs, %r5704, 27;
	add.u32 	%r5709, %lhs, %rhs;
	}
	add.s32 	%r5710, %r6639, %r5687;
	add.s32 	%r5711, %r5710, %r5709;
	add.s32 	%r5712, %r5711, %r5708;
	add.s32 	%r5713, %r5712, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5695, 30;
	shr.b32 	%rhs, %r5695, 2;
	add.u32 	%r5714, %lhs, %rhs;
	}
	xor.b32  	%r5715, %r5714, %r5705;
	and.b32  	%r5716, %r5715, %r5704;
	xor.b32  	%r5717, %r5716, %r5705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5713, 5;
	shr.b32 	%rhs, %r5713, 27;
	add.u32 	%r5718, %lhs, %rhs;
	}
	add.s32 	%r5719, %r5696, %r5718;
	add.s32 	%r5720, %r5719, %r5717;
	add.s32 	%r5721, %r5720, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5704, 30;
	shr.b32 	%rhs, %r5704, 2;
	add.u32 	%r5722, %lhs, %rhs;
	}
	xor.b32  	%r5723, %r5722, %r5714;
	and.b32  	%r5724, %r5723, %r5713;
	xor.b32  	%r5725, %r5724, %r5714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5721, 5;
	shr.b32 	%rhs, %r5721, 27;
	add.u32 	%r5726, %lhs, %rhs;
	}
	add.s32 	%r5727, %r5588, %r5705;
	add.s32 	%r5728, %r5727, %r5726;
	add.s32 	%r5729, %r5728, %r5725;
	add.s32 	%r5730, %r5729, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5713, 30;
	shr.b32 	%rhs, %r5713, 2;
	add.u32 	%r5731, %lhs, %rhs;
	}
	xor.b32  	%r5732, %r6650, %r6652;
	xor.b32  	%r5733, %r5732, %r6644;
	xor.b32  	%r5734, %r5733, %r6639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5734, 1;
	shr.b32 	%rhs, %r5734, 31;
	add.u32 	%r5735, %lhs, %rhs;
	}
	add.s32 	%r5736, %r5714, %r5735;
	xor.b32  	%r5737, %r5731, %r5722;
	and.b32  	%r5738, %r5737, %r5721;
	xor.b32  	%r5739, %r5738, %r5722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5730, 5;
	shr.b32 	%rhs, %r5730, 27;
	add.u32 	%r5740, %lhs, %rhs;
	}
	add.s32 	%r5741, %r5736, %r5740;
	add.s32 	%r5742, %r5741, %r5739;
	add.s32 	%r5743, %r5742, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5721, 30;
	shr.b32 	%rhs, %r5721, 2;
	add.u32 	%r5744, %lhs, %rhs;
	}
	xor.b32  	%r5745, %r6649, %r6651;
	xor.b32  	%r5746, %r5745, %r6643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5746, 1;
	shr.b32 	%rhs, %r5746, 31;
	add.u32 	%r5747, %lhs, %rhs;
	}
	add.s32 	%r5748, %r5722, %r5747;
	xor.b32  	%r5749, %r5744, %r5731;
	and.b32  	%r5750, %r5749, %r5730;
	xor.b32  	%r5751, %r5750, %r5731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5743, 5;
	shr.b32 	%rhs, %r5743, 27;
	add.u32 	%r5752, %lhs, %rhs;
	}
	add.s32 	%r5753, %r5748, %r5752;
	add.s32 	%r5754, %r5753, %r5751;
	add.s32 	%r5755, %r5754, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5730, 30;
	shr.b32 	%rhs, %r5730, 2;
	add.u32 	%r5756, %lhs, %rhs;
	}
	xor.b32  	%r5757, %r6648, %r6650;
	xor.b32  	%r5758, %r5757, %r6642;
	xor.b32  	%r5759, %r5758, %r5588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5759, 1;
	shr.b32 	%rhs, %r5759, 31;
	add.u32 	%r5760, %lhs, %rhs;
	}
	add.s32 	%r5761, %r5731, %r5760;
	xor.b32  	%r5762, %r5756, %r5744;
	and.b32  	%r5763, %r5762, %r5743;
	xor.b32  	%r5764, %r5763, %r5744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5755, 5;
	shr.b32 	%rhs, %r5755, 27;
	add.u32 	%r5765, %lhs, %rhs;
	}
	add.s32 	%r5766, %r5761, %r5765;
	add.s32 	%r5767, %r5766, %r5764;
	add.s32 	%r5768, %r5767, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5743, 30;
	shr.b32 	%rhs, %r5743, 2;
	add.u32 	%r5769, %lhs, %rhs;
	}
	xor.b32  	%r5770, %r6647, %r6649;
	xor.b32  	%r5771, %r5770, %r6641;
	xor.b32  	%r5772, %r5771, %r5735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5772, 1;
	shr.b32 	%rhs, %r5772, 31;
	add.u32 	%r5773, %lhs, %rhs;
	}
	add.s32 	%r5774, %r5744, %r5773;
	xor.b32  	%r5775, %r5769, %r5756;
	and.b32  	%r5776, %r5775, %r5755;
	xor.b32  	%r5777, %r5776, %r5756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5768, 5;
	shr.b32 	%rhs, %r5768, 27;
	add.u32 	%r5778, %lhs, %rhs;
	}
	add.s32 	%r5779, %r5774, %r5778;
	add.s32 	%r5780, %r5779, %r5777;
	add.s32 	%r5781, %r5780, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5755, 30;
	shr.b32 	%rhs, %r5755, 2;
	add.u32 	%r5782, %lhs, %rhs;
	}
	xor.b32  	%r5783, %r6646, %r6648;
	xor.b32  	%r5784, %r5783, %r6640;
	xor.b32  	%r5785, %r5784, %r5747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5785, 1;
	shr.b32 	%rhs, %r5785, 31;
	add.u32 	%r5786, %lhs, %rhs;
	}
	add.s32 	%r5787, %r5756, %r5786;
	xor.b32  	%r5788, %r5768, %r5769;
	xor.b32  	%r5789, %r5788, %r5782;
	add.s32 	%r5790, %r5787, %r5789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5781, 5;
	shr.b32 	%rhs, %r5781, 27;
	add.u32 	%r5791, %lhs, %rhs;
	}
	add.s32 	%r5792, %r5790, %r5791;
	add.s32 	%r5793, %r5792, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5768, 30;
	shr.b32 	%rhs, %r5768, 2;
	add.u32 	%r5794, %lhs, %rhs;
	}
	xor.b32  	%r5795, %r6645, %r6647;
	xor.b32  	%r5796, %r5795, %r6639;
	xor.b32  	%r5797, %r5796, %r5760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5797, 1;
	shr.b32 	%rhs, %r5797, 31;
	add.u32 	%r5798, %lhs, %rhs;
	}
	add.s32 	%r5799, %r5769, %r5798;
	xor.b32  	%r5800, %r5781, %r5782;
	xor.b32  	%r5801, %r5800, %r5794;
	add.s32 	%r5802, %r5799, %r5801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5793, 5;
	shr.b32 	%rhs, %r5793, 27;
	add.u32 	%r5803, %lhs, %rhs;
	}
	add.s32 	%r5804, %r5802, %r5803;
	add.s32 	%r5805, %r5804, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5781, 30;
	shr.b32 	%rhs, %r5781, 2;
	add.u32 	%r5806, %lhs, %rhs;
	}
	xor.b32  	%r5807, %r6644, %r6646;
	xor.b32  	%r5808, %r5807, %r5773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5808, 1;
	shr.b32 	%rhs, %r5808, 31;
	add.u32 	%r5809, %lhs, %rhs;
	}
	add.s32 	%r5810, %r5782, %r5809;
	xor.b32  	%r5811, %r5793, %r5794;
	xor.b32  	%r5812, %r5811, %r5806;
	add.s32 	%r5813, %r5810, %r5812;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5805, 5;
	shr.b32 	%rhs, %r5805, 27;
	add.u32 	%r5814, %lhs, %rhs;
	}
	add.s32 	%r5815, %r5813, %r5814;
	add.s32 	%r5816, %r5815, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5793, 30;
	shr.b32 	%rhs, %r5793, 2;
	add.u32 	%r5817, %lhs, %rhs;
	}
	xor.b32  	%r5818, %r6643, %r6645;
	xor.b32  	%r5819, %r5818, %r5588;
	xor.b32  	%r5820, %r5819, %r5786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5820, 1;
	shr.b32 	%rhs, %r5820, 31;
	add.u32 	%r5821, %lhs, %rhs;
	}
	add.s32 	%r5822, %r5794, %r5821;
	xor.b32  	%r5823, %r5805, %r5806;
	xor.b32  	%r5824, %r5823, %r5817;
	add.s32 	%r5825, %r5822, %r5824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5816, 5;
	shr.b32 	%rhs, %r5816, 27;
	add.u32 	%r5826, %lhs, %rhs;
	}
	add.s32 	%r5827, %r5825, %r5826;
	add.s32 	%r5828, %r5827, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5805, 30;
	shr.b32 	%rhs, %r5805, 2;
	add.u32 	%r5829, %lhs, %rhs;
	}
	xor.b32  	%r5830, %r6642, %r6644;
	xor.b32  	%r5831, %r5830, %r5735;
	xor.b32  	%r5832, %r5831, %r5798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5832, 1;
	shr.b32 	%rhs, %r5832, 31;
	add.u32 	%r5833, %lhs, %rhs;
	}
	add.s32 	%r5834, %r5806, %r5833;
	xor.b32  	%r5835, %r5816, %r5817;
	xor.b32  	%r5836, %r5835, %r5829;
	add.s32 	%r5837, %r5834, %r5836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5828, 5;
	shr.b32 	%rhs, %r5828, 27;
	add.u32 	%r5838, %lhs, %rhs;
	}
	add.s32 	%r5839, %r5837, %r5838;
	add.s32 	%r5840, %r5839, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5816, 30;
	shr.b32 	%rhs, %r5816, 2;
	add.u32 	%r5841, %lhs, %rhs;
	}
	xor.b32  	%r5842, %r6641, %r6643;
	xor.b32  	%r5843, %r5842, %r5747;
	xor.b32  	%r5844, %r5843, %r5809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5844, 1;
	shr.b32 	%rhs, %r5844, 31;
	add.u32 	%r5845, %lhs, %rhs;
	}
	add.s32 	%r5846, %r5817, %r5845;
	xor.b32  	%r5847, %r5828, %r5829;
	xor.b32  	%r5848, %r5847, %r5841;
	add.s32 	%r5849, %r5846, %r5848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5840, 5;
	shr.b32 	%rhs, %r5840, 27;
	add.u32 	%r5850, %lhs, %rhs;
	}
	add.s32 	%r5851, %r5849, %r5850;
	add.s32 	%r5852, %r5851, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5828, 30;
	shr.b32 	%rhs, %r5828, 2;
	add.u32 	%r5853, %lhs, %rhs;
	}
	xor.b32  	%r5854, %r6640, %r6642;
	xor.b32  	%r5855, %r5854, %r5760;
	xor.b32  	%r5856, %r5855, %r5821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5856, 1;
	shr.b32 	%rhs, %r5856, 31;
	add.u32 	%r5857, %lhs, %rhs;
	}
	add.s32 	%r5858, %r5829, %r5857;
	xor.b32  	%r5859, %r5840, %r5841;
	xor.b32  	%r5860, %r5859, %r5853;
	add.s32 	%r5861, %r5858, %r5860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5852, 5;
	shr.b32 	%rhs, %r5852, 27;
	add.u32 	%r5862, %lhs, %rhs;
	}
	add.s32 	%r5863, %r5861, %r5862;
	add.s32 	%r5864, %r5863, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5840, 30;
	shr.b32 	%rhs, %r5840, 2;
	add.u32 	%r5865, %lhs, %rhs;
	}
	xor.b32  	%r5866, %r6639, %r6641;
	xor.b32  	%r5867, %r5866, %r5773;
	xor.b32  	%r5868, %r5867, %r5833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5868, 1;
	shr.b32 	%rhs, %r5868, 31;
	add.u32 	%r5869, %lhs, %rhs;
	}
	add.s32 	%r5870, %r5841, %r5869;
	xor.b32  	%r5871, %r5852, %r5853;
	xor.b32  	%r5872, %r5871, %r5865;
	add.s32 	%r5873, %r5870, %r5872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5864, 5;
	shr.b32 	%rhs, %r5864, 27;
	add.u32 	%r5874, %lhs, %rhs;
	}
	add.s32 	%r5875, %r5873, %r5874;
	add.s32 	%r5876, %r5875, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5852, 30;
	shr.b32 	%rhs, %r5852, 2;
	add.u32 	%r5877, %lhs, %rhs;
	}
	xor.b32  	%r5878, %r6640, %r5786;
	xor.b32  	%r5879, %r5878, %r5845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5879, 1;
	shr.b32 	%rhs, %r5879, 31;
	add.u32 	%r5880, %lhs, %rhs;
	}
	add.s32 	%r5881, %r5853, %r5880;
	xor.b32  	%r5882, %r5864, %r5865;
	xor.b32  	%r5883, %r5882, %r5877;
	add.s32 	%r5884, %r5881, %r5883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5876, 5;
	shr.b32 	%rhs, %r5876, 27;
	add.u32 	%r5885, %lhs, %rhs;
	}
	add.s32 	%r5886, %r5884, %r5885;
	add.s32 	%r5887, %r5886, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5864, 30;
	shr.b32 	%rhs, %r5864, 2;
	add.u32 	%r5888, %lhs, %rhs;
	}
	xor.b32  	%r5889, %r5588, %r6639;
	xor.b32  	%r5890, %r5889, %r5798;
	xor.b32  	%r5891, %r5890, %r5857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5891, 1;
	shr.b32 	%rhs, %r5891, 31;
	add.u32 	%r5892, %lhs, %rhs;
	}
	add.s32 	%r5893, %r5865, %r5892;
	xor.b32  	%r5894, %r5876, %r5877;
	xor.b32  	%r5895, %r5894, %r5888;
	add.s32 	%r5896, %r5893, %r5895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5887, 5;
	shr.b32 	%rhs, %r5887, 27;
	add.u32 	%r5897, %lhs, %rhs;
	}
	add.s32 	%r5898, %r5896, %r5897;
	add.s32 	%r5899, %r5898, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5876, 30;
	shr.b32 	%rhs, %r5876, 2;
	add.u32 	%r5900, %lhs, %rhs;
	}
	xor.b32  	%r5901, %r5735, %r5809;
	xor.b32  	%r5902, %r5901, %r5869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5902, 1;
	shr.b32 	%rhs, %r5902, 31;
	add.u32 	%r5903, %lhs, %rhs;
	}
	add.s32 	%r5904, %r5877, %r5903;
	xor.b32  	%r5905, %r5887, %r5888;
	xor.b32  	%r5906, %r5905, %r5900;
	add.s32 	%r5907, %r5904, %r5906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5899, 5;
	shr.b32 	%rhs, %r5899, 27;
	add.u32 	%r5908, %lhs, %rhs;
	}
	add.s32 	%r5909, %r5907, %r5908;
	add.s32 	%r5910, %r5909, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5887, 30;
	shr.b32 	%rhs, %r5887, 2;
	add.u32 	%r5911, %lhs, %rhs;
	}
	xor.b32  	%r5912, %r5747, %r5588;
	xor.b32  	%r5913, %r5912, %r5821;
	xor.b32  	%r5914, %r5913, %r5880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5914, 1;
	shr.b32 	%rhs, %r5914, 31;
	add.u32 	%r5915, %lhs, %rhs;
	}
	add.s32 	%r5916, %r5888, %r5915;
	xor.b32  	%r5917, %r5899, %r5900;
	xor.b32  	%r5918, %r5917, %r5911;
	add.s32 	%r5919, %r5916, %r5918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5910, 5;
	shr.b32 	%rhs, %r5910, 27;
	add.u32 	%r5920, %lhs, %rhs;
	}
	add.s32 	%r5921, %r5919, %r5920;
	add.s32 	%r5922, %r5921, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5899, 30;
	shr.b32 	%rhs, %r5899, 2;
	add.u32 	%r5923, %lhs, %rhs;
	}
	xor.b32  	%r5924, %r5760, %r5735;
	xor.b32  	%r5925, %r5924, %r5833;
	xor.b32  	%r5926, %r5925, %r5892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5926, 1;
	shr.b32 	%rhs, %r5926, 31;
	add.u32 	%r5927, %lhs, %rhs;
	}
	add.s32 	%r5928, %r5900, %r5927;
	xor.b32  	%r5929, %r5910, %r5911;
	xor.b32  	%r5930, %r5929, %r5923;
	add.s32 	%r5931, %r5928, %r5930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5922, 5;
	shr.b32 	%rhs, %r5922, 27;
	add.u32 	%r5932, %lhs, %rhs;
	}
	add.s32 	%r5933, %r5931, %r5932;
	add.s32 	%r5934, %r5933, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5910, 30;
	shr.b32 	%rhs, %r5910, 2;
	add.u32 	%r5935, %lhs, %rhs;
	}
	xor.b32  	%r5936, %r5773, %r5747;
	xor.b32  	%r5937, %r5936, %r5845;
	xor.b32  	%r5938, %r5937, %r5903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5938, 1;
	shr.b32 	%rhs, %r5938, 31;
	add.u32 	%r5939, %lhs, %rhs;
	}
	add.s32 	%r5940, %r5911, %r5939;
	xor.b32  	%r5941, %r5922, %r5923;
	xor.b32  	%r5942, %r5941, %r5935;
	add.s32 	%r5943, %r5940, %r5942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5934, 5;
	shr.b32 	%rhs, %r5934, 27;
	add.u32 	%r5944, %lhs, %rhs;
	}
	add.s32 	%r5945, %r5943, %r5944;
	add.s32 	%r5946, %r5945, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5922, 30;
	shr.b32 	%rhs, %r5922, 2;
	add.u32 	%r5947, %lhs, %rhs;
	}
	xor.b32  	%r5948, %r5786, %r5760;
	xor.b32  	%r5949, %r5948, %r5857;
	xor.b32  	%r5950, %r5949, %r5915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5950, 1;
	shr.b32 	%rhs, %r5950, 31;
	add.u32 	%r5951, %lhs, %rhs;
	}
	add.s32 	%r5952, %r5923, %r5951;
	xor.b32  	%r5953, %r5934, %r5935;
	xor.b32  	%r5954, %r5953, %r5947;
	add.s32 	%r5955, %r5952, %r5954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5946, 5;
	shr.b32 	%rhs, %r5946, 27;
	add.u32 	%r5956, %lhs, %rhs;
	}
	add.s32 	%r5957, %r5955, %r5956;
	add.s32 	%r5958, %r5957, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5934, 30;
	shr.b32 	%rhs, %r5934, 2;
	add.u32 	%r5959, %lhs, %rhs;
	}
	xor.b32  	%r5960, %r5798, %r5773;
	xor.b32  	%r5961, %r5960, %r5869;
	xor.b32  	%r5962, %r5961, %r5927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5962, 1;
	shr.b32 	%rhs, %r5962, 31;
	add.u32 	%r5963, %lhs, %rhs;
	}
	add.s32 	%r5964, %r5935, %r5963;
	xor.b32  	%r5965, %r5946, %r5947;
	xor.b32  	%r5966, %r5965, %r5959;
	add.s32 	%r5967, %r5964, %r5966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5958, 5;
	shr.b32 	%rhs, %r5958, 27;
	add.u32 	%r5968, %lhs, %rhs;
	}
	add.s32 	%r5969, %r5967, %r5968;
	add.s32 	%r5970, %r5969, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5946, 30;
	shr.b32 	%rhs, %r5946, 2;
	add.u32 	%r5971, %lhs, %rhs;
	}
	xor.b32  	%r5972, %r5809, %r5786;
	xor.b32  	%r5973, %r5972, %r5880;
	xor.b32  	%r5974, %r5973, %r5939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5974, 1;
	shr.b32 	%rhs, %r5974, 31;
	add.u32 	%r5975, %lhs, %rhs;
	}
	add.s32 	%r5976, %r5947, %r5975;
	xor.b32  	%r5977, %r5958, %r5959;
	xor.b32  	%r5978, %r5977, %r5971;
	add.s32 	%r5979, %r5976, %r5978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5970, 5;
	shr.b32 	%rhs, %r5970, 27;
	add.u32 	%r5980, %lhs, %rhs;
	}
	add.s32 	%r5981, %r5979, %r5980;
	add.s32 	%r5982, %r5981, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5958, 30;
	shr.b32 	%rhs, %r5958, 2;
	add.u32 	%r5983, %lhs, %rhs;
	}
	xor.b32  	%r5984, %r5821, %r5798;
	xor.b32  	%r5985, %r5984, %r5892;
	xor.b32  	%r5986, %r5985, %r5951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5986, 1;
	shr.b32 	%rhs, %r5986, 31;
	add.u32 	%r5987, %lhs, %rhs;
	}
	add.s32 	%r5988, %r5959, %r5987;
	xor.b32  	%r5989, %r5970, %r5971;
	xor.b32  	%r5990, %r5989, %r5983;
	add.s32 	%r5991, %r5988, %r5990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5982, 5;
	shr.b32 	%rhs, %r5982, 27;
	add.u32 	%r5992, %lhs, %rhs;
	}
	add.s32 	%r5993, %r5991, %r5992;
	add.s32 	%r5994, %r5993, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5970, 30;
	shr.b32 	%rhs, %r5970, 2;
	add.u32 	%r5995, %lhs, %rhs;
	}
	xor.b32  	%r5996, %r5833, %r5809;
	xor.b32  	%r5997, %r5996, %r5903;
	xor.b32  	%r5998, %r5997, %r5963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5998, 1;
	shr.b32 	%rhs, %r5998, 31;
	add.u32 	%r5999, %lhs, %rhs;
	}
	add.s32 	%r6000, %r5971, %r5999;
	xor.b32  	%r6001, %r5982, %r5983;
	xor.b32  	%r6002, %r6001, %r5995;
	add.s32 	%r6003, %r6000, %r6002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5994, 5;
	shr.b32 	%rhs, %r5994, 27;
	add.u32 	%r6004, %lhs, %rhs;
	}
	add.s32 	%r6005, %r6003, %r6004;
	add.s32 	%r6006, %r6005, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5982, 30;
	shr.b32 	%rhs, %r5982, 2;
	add.u32 	%r6007, %lhs, %rhs;
	}
	xor.b32  	%r6008, %r5845, %r5821;
	xor.b32  	%r6009, %r6008, %r5915;
	xor.b32  	%r6010, %r6009, %r5975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6010, 1;
	shr.b32 	%rhs, %r6010, 31;
	add.u32 	%r6011, %lhs, %rhs;
	}
	add.s32 	%r6012, %r5983, %r6011;
	xor.b32  	%r6013, %r5994, %r5995;
	xor.b32  	%r6014, %r6013, %r6007;
	add.s32 	%r6015, %r6012, %r6014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6006, 5;
	shr.b32 	%rhs, %r6006, 27;
	add.u32 	%r6016, %lhs, %rhs;
	}
	add.s32 	%r6017, %r6015, %r6016;
	add.s32 	%r6018, %r6017, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5994, 30;
	shr.b32 	%rhs, %r5994, 2;
	add.u32 	%r6019, %lhs, %rhs;
	}
	xor.b32  	%r6020, %r5857, %r5833;
	xor.b32  	%r6021, %r6020, %r5927;
	xor.b32  	%r6022, %r6021, %r5987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6022, 1;
	shr.b32 	%rhs, %r6022, 31;
	add.u32 	%r6023, %lhs, %rhs;
	}
	add.s32 	%r6024, %r5995, %r6023;
	xor.b32  	%r6025, %r6006, %r6007;
	xor.b32  	%r6026, %r6019, %r6006;
	and.b32  	%r6027, %r6026, %r6025;
	xor.b32  	%r6028, %r6027, %r6006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6018, 5;
	shr.b32 	%rhs, %r6018, 27;
	add.u32 	%r6029, %lhs, %rhs;
	}
	add.s32 	%r6030, %r6024, %r6029;
	add.s32 	%r6031, %r6030, %r6028;
	add.s32 	%r6032, %r6031, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6006, 30;
	shr.b32 	%rhs, %r6006, 2;
	add.u32 	%r6033, %lhs, %rhs;
	}
	xor.b32  	%r6034, %r5869, %r5845;
	xor.b32  	%r6035, %r6034, %r5939;
	xor.b32  	%r6036, %r6035, %r5999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6036, 1;
	shr.b32 	%rhs, %r6036, 31;
	add.u32 	%r6037, %lhs, %rhs;
	}
	add.s32 	%r6038, %r6007, %r6037;
	xor.b32  	%r6039, %r6018, %r6019;
	xor.b32  	%r6040, %r6033, %r6018;
	and.b32  	%r6041, %r6040, %r6039;
	xor.b32  	%r6042, %r6041, %r6018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6032, 5;
	shr.b32 	%rhs, %r6032, 27;
	add.u32 	%r6043, %lhs, %rhs;
	}
	add.s32 	%r6044, %r6038, %r6043;
	add.s32 	%r6045, %r6044, %r6042;
	add.s32 	%r6046, %r6045, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6018, 30;
	shr.b32 	%rhs, %r6018, 2;
	add.u32 	%r6047, %lhs, %rhs;
	}
	xor.b32  	%r6048, %r5880, %r5857;
	xor.b32  	%r6049, %r6048, %r5951;
	xor.b32  	%r6050, %r6049, %r6011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6050, 1;
	shr.b32 	%rhs, %r6050, 31;
	add.u32 	%r6051, %lhs, %rhs;
	}
	add.s32 	%r6052, %r6019, %r6051;
	xor.b32  	%r6053, %r6032, %r6033;
	xor.b32  	%r6054, %r6047, %r6032;
	and.b32  	%r6055, %r6054, %r6053;
	xor.b32  	%r6056, %r6055, %r6032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6046, 5;
	shr.b32 	%rhs, %r6046, 27;
	add.u32 	%r6057, %lhs, %rhs;
	}
	add.s32 	%r6058, %r6052, %r6057;
	add.s32 	%r6059, %r6058, %r6056;
	add.s32 	%r6060, %r6059, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6032, 30;
	shr.b32 	%rhs, %r6032, 2;
	add.u32 	%r6061, %lhs, %rhs;
	}
	xor.b32  	%r6062, %r5892, %r5869;
	xor.b32  	%r6063, %r6062, %r5963;
	xor.b32  	%r6064, %r6063, %r6023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6064, 1;
	shr.b32 	%rhs, %r6064, 31;
	add.u32 	%r6065, %lhs, %rhs;
	}
	add.s32 	%r6066, %r6033, %r6065;
	xor.b32  	%r6067, %r6046, %r6047;
	xor.b32  	%r6068, %r6061, %r6046;
	and.b32  	%r6069, %r6068, %r6067;
	xor.b32  	%r6070, %r6069, %r6046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6060, 5;
	shr.b32 	%rhs, %r6060, 27;
	add.u32 	%r6071, %lhs, %rhs;
	}
	add.s32 	%r6072, %r6066, %r6071;
	add.s32 	%r6073, %r6072, %r6070;
	add.s32 	%r6074, %r6073, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6046, 30;
	shr.b32 	%rhs, %r6046, 2;
	add.u32 	%r6075, %lhs, %rhs;
	}
	xor.b32  	%r6076, %r5903, %r5880;
	xor.b32  	%r6077, %r6076, %r5975;
	xor.b32  	%r6078, %r6077, %r6037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6078, 1;
	shr.b32 	%rhs, %r6078, 31;
	add.u32 	%r6079, %lhs, %rhs;
	}
	add.s32 	%r6080, %r6047, %r6079;
	xor.b32  	%r6081, %r6060, %r6061;
	xor.b32  	%r6082, %r6075, %r6060;
	and.b32  	%r6083, %r6082, %r6081;
	xor.b32  	%r6084, %r6083, %r6060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6074, 5;
	shr.b32 	%rhs, %r6074, 27;
	add.u32 	%r6085, %lhs, %rhs;
	}
	add.s32 	%r6086, %r6080, %r6085;
	add.s32 	%r6087, %r6086, %r6084;
	add.s32 	%r6088, %r6087, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6060, 30;
	shr.b32 	%rhs, %r6060, 2;
	add.u32 	%r6089, %lhs, %rhs;
	}
	xor.b32  	%r6090, %r5915, %r5892;
	xor.b32  	%r6091, %r6090, %r5987;
	xor.b32  	%r6092, %r6091, %r6051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6092, 1;
	shr.b32 	%rhs, %r6092, 31;
	add.u32 	%r6093, %lhs, %rhs;
	}
	add.s32 	%r6094, %r6061, %r6093;
	xor.b32  	%r6095, %r6074, %r6075;
	xor.b32  	%r6096, %r6089, %r6074;
	and.b32  	%r6097, %r6096, %r6095;
	xor.b32  	%r6098, %r6097, %r6074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6088, 5;
	shr.b32 	%rhs, %r6088, 27;
	add.u32 	%r6099, %lhs, %rhs;
	}
	add.s32 	%r6100, %r6094, %r6099;
	add.s32 	%r6101, %r6100, %r6098;
	add.s32 	%r6102, %r6101, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6074, 30;
	shr.b32 	%rhs, %r6074, 2;
	add.u32 	%r6103, %lhs, %rhs;
	}
	xor.b32  	%r6104, %r5927, %r5903;
	xor.b32  	%r6105, %r6104, %r5999;
	xor.b32  	%r6106, %r6105, %r6065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6106, 1;
	shr.b32 	%rhs, %r6106, 31;
	add.u32 	%r6107, %lhs, %rhs;
	}
	add.s32 	%r6108, %r6075, %r6107;
	xor.b32  	%r6109, %r6088, %r6089;
	xor.b32  	%r6110, %r6103, %r6088;
	and.b32  	%r6111, %r6110, %r6109;
	xor.b32  	%r6112, %r6111, %r6088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6102, 5;
	shr.b32 	%rhs, %r6102, 27;
	add.u32 	%r6113, %lhs, %rhs;
	}
	add.s32 	%r6114, %r6108, %r6113;
	add.s32 	%r6115, %r6114, %r6112;
	add.s32 	%r6116, %r6115, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6088, 30;
	shr.b32 	%rhs, %r6088, 2;
	add.u32 	%r6117, %lhs, %rhs;
	}
	xor.b32  	%r6118, %r5939, %r5915;
	xor.b32  	%r6119, %r6118, %r6011;
	xor.b32  	%r6120, %r6119, %r6079;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6120, 1;
	shr.b32 	%rhs, %r6120, 31;
	add.u32 	%r6121, %lhs, %rhs;
	}
	add.s32 	%r6122, %r6089, %r6121;
	xor.b32  	%r6123, %r6102, %r6103;
	xor.b32  	%r6124, %r6117, %r6102;
	and.b32  	%r6125, %r6124, %r6123;
	xor.b32  	%r6126, %r6125, %r6102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6116, 5;
	shr.b32 	%rhs, %r6116, 27;
	add.u32 	%r6127, %lhs, %rhs;
	}
	add.s32 	%r6128, %r6122, %r6127;
	add.s32 	%r6129, %r6128, %r6126;
	add.s32 	%r6130, %r6129, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6102, 30;
	shr.b32 	%rhs, %r6102, 2;
	add.u32 	%r6131, %lhs, %rhs;
	}
	xor.b32  	%r6132, %r5951, %r5927;
	xor.b32  	%r6133, %r6132, %r6023;
	xor.b32  	%r6134, %r6133, %r6093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6134, 1;
	shr.b32 	%rhs, %r6134, 31;
	add.u32 	%r6135, %lhs, %rhs;
	}
	add.s32 	%r6136, %r6103, %r6135;
	xor.b32  	%r6137, %r6116, %r6117;
	xor.b32  	%r6138, %r6131, %r6116;
	and.b32  	%r6139, %r6138, %r6137;
	xor.b32  	%r6140, %r6139, %r6116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6130, 5;
	shr.b32 	%rhs, %r6130, 27;
	add.u32 	%r6141, %lhs, %rhs;
	}
	add.s32 	%r6142, %r6136, %r6141;
	add.s32 	%r6143, %r6142, %r6140;
	add.s32 	%r6144, %r6143, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6116, 30;
	shr.b32 	%rhs, %r6116, 2;
	add.u32 	%r6145, %lhs, %rhs;
	}
	xor.b32  	%r6146, %r5963, %r5939;
	xor.b32  	%r6147, %r6146, %r6037;
	xor.b32  	%r6148, %r6147, %r6107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6148, 1;
	shr.b32 	%rhs, %r6148, 31;
	add.u32 	%r6149, %lhs, %rhs;
	}
	add.s32 	%r6150, %r6117, %r6149;
	xor.b32  	%r6151, %r6130, %r6131;
	xor.b32  	%r6152, %r6145, %r6130;
	and.b32  	%r6153, %r6152, %r6151;
	xor.b32  	%r6154, %r6153, %r6130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6144, 5;
	shr.b32 	%rhs, %r6144, 27;
	add.u32 	%r6155, %lhs, %rhs;
	}
	add.s32 	%r6156, %r6150, %r6155;
	add.s32 	%r6157, %r6156, %r6154;
	add.s32 	%r6158, %r6157, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6130, 30;
	shr.b32 	%rhs, %r6130, 2;
	add.u32 	%r6159, %lhs, %rhs;
	}
	xor.b32  	%r6160, %r5975, %r5951;
	xor.b32  	%r6161, %r6160, %r6051;
	xor.b32  	%r6162, %r6161, %r6121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6162, 1;
	shr.b32 	%rhs, %r6162, 31;
	add.u32 	%r6163, %lhs, %rhs;
	}
	add.s32 	%r6164, %r6131, %r6163;
	xor.b32  	%r6165, %r6144, %r6145;
	xor.b32  	%r6166, %r6159, %r6144;
	and.b32  	%r6167, %r6166, %r6165;
	xor.b32  	%r6168, %r6167, %r6144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6158, 5;
	shr.b32 	%rhs, %r6158, 27;
	add.u32 	%r6169, %lhs, %rhs;
	}
	add.s32 	%r6170, %r6164, %r6169;
	add.s32 	%r6171, %r6170, %r6168;
	add.s32 	%r6172, %r6171, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6144, 30;
	shr.b32 	%rhs, %r6144, 2;
	add.u32 	%r6173, %lhs, %rhs;
	}
	xor.b32  	%r6174, %r5987, %r5963;
	xor.b32  	%r6175, %r6174, %r6065;
	xor.b32  	%r6176, %r6175, %r6135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6176, 1;
	shr.b32 	%rhs, %r6176, 31;
	add.u32 	%r6177, %lhs, %rhs;
	}
	add.s32 	%r6178, %r6145, %r6177;
	xor.b32  	%r6179, %r6158, %r6159;
	xor.b32  	%r6180, %r6173, %r6158;
	and.b32  	%r6181, %r6180, %r6179;
	xor.b32  	%r6182, %r6181, %r6158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6172, 5;
	shr.b32 	%rhs, %r6172, 27;
	add.u32 	%r6183, %lhs, %rhs;
	}
	add.s32 	%r6184, %r6178, %r6183;
	add.s32 	%r6185, %r6184, %r6182;
	add.s32 	%r6186, %r6185, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6158, 30;
	shr.b32 	%rhs, %r6158, 2;
	add.u32 	%r6187, %lhs, %rhs;
	}
	xor.b32  	%r6188, %r5999, %r5975;
	xor.b32  	%r6189, %r6188, %r6079;
	xor.b32  	%r6190, %r6189, %r6149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6190, 1;
	shr.b32 	%rhs, %r6190, 31;
	add.u32 	%r6191, %lhs, %rhs;
	}
	add.s32 	%r6192, %r6159, %r6191;
	xor.b32  	%r6193, %r6172, %r6173;
	xor.b32  	%r6194, %r6187, %r6172;
	and.b32  	%r6195, %r6194, %r6193;
	xor.b32  	%r6196, %r6195, %r6172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6186, 5;
	shr.b32 	%rhs, %r6186, 27;
	add.u32 	%r6197, %lhs, %rhs;
	}
	add.s32 	%r6198, %r6192, %r6197;
	add.s32 	%r6199, %r6198, %r6196;
	add.s32 	%r6200, %r6199, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6172, 30;
	shr.b32 	%rhs, %r6172, 2;
	add.u32 	%r6201, %lhs, %rhs;
	}
	xor.b32  	%r6202, %r6011, %r5987;
	xor.b32  	%r6203, %r6202, %r6093;
	xor.b32  	%r6204, %r6203, %r6163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6204, 1;
	shr.b32 	%rhs, %r6204, 31;
	add.u32 	%r6205, %lhs, %rhs;
	}
	add.s32 	%r6206, %r6173, %r6205;
	xor.b32  	%r6207, %r6186, %r6187;
	xor.b32  	%r6208, %r6201, %r6186;
	and.b32  	%r6209, %r6208, %r6207;
	xor.b32  	%r6210, %r6209, %r6186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6200, 5;
	shr.b32 	%rhs, %r6200, 27;
	add.u32 	%r6211, %lhs, %rhs;
	}
	add.s32 	%r6212, %r6206, %r6211;
	add.s32 	%r6213, %r6212, %r6210;
	add.s32 	%r6214, %r6213, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6186, 30;
	shr.b32 	%rhs, %r6186, 2;
	add.u32 	%r6215, %lhs, %rhs;
	}
	xor.b32  	%r6216, %r6023, %r5999;
	xor.b32  	%r6217, %r6216, %r6107;
	xor.b32  	%r6218, %r6217, %r6177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6218, 1;
	shr.b32 	%rhs, %r6218, 31;
	add.u32 	%r6219, %lhs, %rhs;
	}
	add.s32 	%r6220, %r6187, %r6219;
	xor.b32  	%r6221, %r6200, %r6201;
	xor.b32  	%r6222, %r6215, %r6200;
	and.b32  	%r6223, %r6222, %r6221;
	xor.b32  	%r6224, %r6223, %r6200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6214, 5;
	shr.b32 	%rhs, %r6214, 27;
	add.u32 	%r6225, %lhs, %rhs;
	}
	add.s32 	%r6226, %r6220, %r6225;
	add.s32 	%r6227, %r6226, %r6224;
	add.s32 	%r6228, %r6227, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6200, 30;
	shr.b32 	%rhs, %r6200, 2;
	add.u32 	%r6229, %lhs, %rhs;
	}
	xor.b32  	%r6230, %r6037, %r6011;
	xor.b32  	%r6231, %r6230, %r6121;
	xor.b32  	%r6232, %r6231, %r6191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6232, 1;
	shr.b32 	%rhs, %r6232, 31;
	add.u32 	%r6233, %lhs, %rhs;
	}
	add.s32 	%r6234, %r6201, %r6233;
	xor.b32  	%r6235, %r6214, %r6215;
	xor.b32  	%r6236, %r6229, %r6214;
	and.b32  	%r6237, %r6236, %r6235;
	xor.b32  	%r6238, %r6237, %r6214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6228, 5;
	shr.b32 	%rhs, %r6228, 27;
	add.u32 	%r6239, %lhs, %rhs;
	}
	add.s32 	%r6240, %r6234, %r6239;
	add.s32 	%r6241, %r6240, %r6238;
	add.s32 	%r6242, %r6241, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6214, 30;
	shr.b32 	%rhs, %r6214, 2;
	add.u32 	%r6243, %lhs, %rhs;
	}
	xor.b32  	%r6244, %r6051, %r6023;
	xor.b32  	%r6245, %r6244, %r6135;
	xor.b32  	%r6246, %r6245, %r6205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6246, 1;
	shr.b32 	%rhs, %r6246, 31;
	add.u32 	%r6247, %lhs, %rhs;
	}
	add.s32 	%r6248, %r6215, %r6247;
	xor.b32  	%r6249, %r6228, %r6229;
	xor.b32  	%r6250, %r6243, %r6228;
	and.b32  	%r6251, %r6250, %r6249;
	xor.b32  	%r6252, %r6251, %r6228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6242, 5;
	shr.b32 	%rhs, %r6242, 27;
	add.u32 	%r6253, %lhs, %rhs;
	}
	add.s32 	%r6254, %r6248, %r6253;
	add.s32 	%r6255, %r6254, %r6252;
	add.s32 	%r6256, %r6255, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6228, 30;
	shr.b32 	%rhs, %r6228, 2;
	add.u32 	%r6257, %lhs, %rhs;
	}
	xor.b32  	%r6258, %r6065, %r6037;
	xor.b32  	%r6259, %r6258, %r6149;
	xor.b32  	%r6260, %r6259, %r6219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6260, 1;
	shr.b32 	%rhs, %r6260, 31;
	add.u32 	%r6261, %lhs, %rhs;
	}
	add.s32 	%r6262, %r6229, %r6261;
	xor.b32  	%r6263, %r6242, %r6243;
	xor.b32  	%r6264, %r6257, %r6242;
	and.b32  	%r6265, %r6264, %r6263;
	xor.b32  	%r6266, %r6265, %r6242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6256, 5;
	shr.b32 	%rhs, %r6256, 27;
	add.u32 	%r6267, %lhs, %rhs;
	}
	add.s32 	%r6268, %r6262, %r6267;
	add.s32 	%r6269, %r6268, %r6266;
	add.s32 	%r6270, %r6269, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6242, 30;
	shr.b32 	%rhs, %r6242, 2;
	add.u32 	%r6271, %lhs, %rhs;
	}
	xor.b32  	%r6272, %r6079, %r6051;
	xor.b32  	%r6273, %r6272, %r6163;
	xor.b32  	%r6274, %r6273, %r6233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6274, 1;
	shr.b32 	%rhs, %r6274, 31;
	add.u32 	%r6275, %lhs, %rhs;
	}
	add.s32 	%r6276, %r6243, %r6275;
	xor.b32  	%r6277, %r6256, %r6257;
	xor.b32  	%r6278, %r6271, %r6256;
	and.b32  	%r6279, %r6278, %r6277;
	xor.b32  	%r6280, %r6279, %r6256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6270, 5;
	shr.b32 	%rhs, %r6270, 27;
	add.u32 	%r6281, %lhs, %rhs;
	}
	add.s32 	%r6282, %r6276, %r6281;
	add.s32 	%r6283, %r6282, %r6280;
	add.s32 	%r6284, %r6283, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6256, 30;
	shr.b32 	%rhs, %r6256, 2;
	add.u32 	%r6285, %lhs, %rhs;
	}
	xor.b32  	%r6286, %r6093, %r6065;
	xor.b32  	%r6287, %r6286, %r6177;
	xor.b32  	%r6288, %r6287, %r6247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6288, 1;
	shr.b32 	%rhs, %r6288, 31;
	add.u32 	%r6289, %lhs, %rhs;
	}
	add.s32 	%r6290, %r6257, %r6289;
	xor.b32  	%r6291, %r6270, %r6271;
	xor.b32  	%r6292, %r6285, %r6270;
	and.b32  	%r6293, %r6292, %r6291;
	xor.b32  	%r6294, %r6293, %r6270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6284, 5;
	shr.b32 	%rhs, %r6284, 27;
	add.u32 	%r6295, %lhs, %rhs;
	}
	add.s32 	%r6296, %r6290, %r6295;
	add.s32 	%r6297, %r6296, %r6294;
	add.s32 	%r6298, %r6297, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6270, 30;
	shr.b32 	%rhs, %r6270, 2;
	add.u32 	%r6299, %lhs, %rhs;
	}
	xor.b32  	%r6300, %r6107, %r6079;
	xor.b32  	%r6301, %r6300, %r6191;
	xor.b32  	%r6302, %r6301, %r6261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6302, 1;
	shr.b32 	%rhs, %r6302, 31;
	add.u32 	%r6303, %lhs, %rhs;
	}
	add.s32 	%r6304, %r6271, %r6303;
	xor.b32  	%r6305, %r6284, %r6285;
	xor.b32  	%r6306, %r6305, %r6299;
	add.s32 	%r6307, %r6304, %r6306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6298, 5;
	shr.b32 	%rhs, %r6298, 27;
	add.u32 	%r6308, %lhs, %rhs;
	}
	add.s32 	%r6309, %r6307, %r6308;
	add.s32 	%r6310, %r6309, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6284, 30;
	shr.b32 	%rhs, %r6284, 2;
	add.u32 	%r6311, %lhs, %rhs;
	}
	xor.b32  	%r6312, %r6121, %r6093;
	xor.b32  	%r6313, %r6312, %r6205;
	xor.b32  	%r6314, %r6313, %r6275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6314, 1;
	shr.b32 	%rhs, %r6314, 31;
	add.u32 	%r6315, %lhs, %rhs;
	}
	add.s32 	%r6316, %r6285, %r6315;
	xor.b32  	%r6317, %r6298, %r6299;
	xor.b32  	%r6318, %r6317, %r6311;
	add.s32 	%r6319, %r6316, %r6318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6310, 5;
	shr.b32 	%rhs, %r6310, 27;
	add.u32 	%r6320, %lhs, %rhs;
	}
	add.s32 	%r6321, %r6319, %r6320;
	add.s32 	%r6322, %r6321, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6298, 30;
	shr.b32 	%rhs, %r6298, 2;
	add.u32 	%r6323, %lhs, %rhs;
	}
	xor.b32  	%r6324, %r6135, %r6107;
	xor.b32  	%r6325, %r6324, %r6219;
	xor.b32  	%r6326, %r6325, %r6289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6326, 1;
	shr.b32 	%rhs, %r6326, 31;
	add.u32 	%r6327, %lhs, %rhs;
	}
	add.s32 	%r6328, %r6299, %r6327;
	xor.b32  	%r6329, %r6310, %r6311;
	xor.b32  	%r6330, %r6329, %r6323;
	add.s32 	%r6331, %r6328, %r6330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6322, 5;
	shr.b32 	%rhs, %r6322, 27;
	add.u32 	%r6332, %lhs, %rhs;
	}
	add.s32 	%r6333, %r6331, %r6332;
	add.s32 	%r6334, %r6333, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6310, 30;
	shr.b32 	%rhs, %r6310, 2;
	add.u32 	%r6335, %lhs, %rhs;
	}
	xor.b32  	%r6336, %r6149, %r6121;
	xor.b32  	%r6337, %r6336, %r6233;
	xor.b32  	%r6338, %r6337, %r6303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6338, 1;
	shr.b32 	%rhs, %r6338, 31;
	add.u32 	%r6339, %lhs, %rhs;
	}
	add.s32 	%r6340, %r6311, %r6339;
	xor.b32  	%r6341, %r6322, %r6323;
	xor.b32  	%r6342, %r6341, %r6335;
	add.s32 	%r6343, %r6340, %r6342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6334, 5;
	shr.b32 	%rhs, %r6334, 27;
	add.u32 	%r6344, %lhs, %rhs;
	}
	add.s32 	%r6345, %r6343, %r6344;
	add.s32 	%r6346, %r6345, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6322, 30;
	shr.b32 	%rhs, %r6322, 2;
	add.u32 	%r6347, %lhs, %rhs;
	}
	xor.b32  	%r6348, %r6163, %r6135;
	xor.b32  	%r6349, %r6348, %r6247;
	xor.b32  	%r6350, %r6349, %r6315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6350, 1;
	shr.b32 	%rhs, %r6350, 31;
	add.u32 	%r6351, %lhs, %rhs;
	}
	add.s32 	%r6352, %r6323, %r6351;
	xor.b32  	%r6353, %r6334, %r6335;
	xor.b32  	%r6354, %r6353, %r6347;
	add.s32 	%r6355, %r6352, %r6354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6346, 5;
	shr.b32 	%rhs, %r6346, 27;
	add.u32 	%r6356, %lhs, %rhs;
	}
	add.s32 	%r6357, %r6355, %r6356;
	add.s32 	%r6358, %r6357, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6334, 30;
	shr.b32 	%rhs, %r6334, 2;
	add.u32 	%r6359, %lhs, %rhs;
	}
	xor.b32  	%r6360, %r6177, %r6149;
	xor.b32  	%r6361, %r6360, %r6261;
	xor.b32  	%r6362, %r6361, %r6327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6362, 1;
	shr.b32 	%rhs, %r6362, 31;
	add.u32 	%r6363, %lhs, %rhs;
	}
	add.s32 	%r6364, %r6335, %r6363;
	xor.b32  	%r6365, %r6346, %r6347;
	xor.b32  	%r6366, %r6365, %r6359;
	add.s32 	%r6367, %r6364, %r6366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6358, 5;
	shr.b32 	%rhs, %r6358, 27;
	add.u32 	%r6368, %lhs, %rhs;
	}
	add.s32 	%r6369, %r6367, %r6368;
	add.s32 	%r6370, %r6369, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6346, 30;
	shr.b32 	%rhs, %r6346, 2;
	add.u32 	%r6371, %lhs, %rhs;
	}
	xor.b32  	%r6372, %r6191, %r6163;
	xor.b32  	%r6373, %r6372, %r6275;
	xor.b32  	%r6374, %r6373, %r6339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6374, 1;
	shr.b32 	%rhs, %r6374, 31;
	add.u32 	%r6375, %lhs, %rhs;
	}
	add.s32 	%r6376, %r6347, %r6375;
	xor.b32  	%r6377, %r6358, %r6359;
	xor.b32  	%r6378, %r6377, %r6371;
	add.s32 	%r6379, %r6376, %r6378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6370, 5;
	shr.b32 	%rhs, %r6370, 27;
	add.u32 	%r6380, %lhs, %rhs;
	}
	add.s32 	%r6381, %r6379, %r6380;
	add.s32 	%r6382, %r6381, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6358, 30;
	shr.b32 	%rhs, %r6358, 2;
	add.u32 	%r6383, %lhs, %rhs;
	}
	xor.b32  	%r6384, %r6205, %r6177;
	xor.b32  	%r6385, %r6384, %r6289;
	xor.b32  	%r6386, %r6385, %r6351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6386, 1;
	shr.b32 	%rhs, %r6386, 31;
	add.u32 	%r6387, %lhs, %rhs;
	}
	add.s32 	%r6388, %r6359, %r6387;
	xor.b32  	%r6389, %r6370, %r6371;
	xor.b32  	%r6390, %r6389, %r6383;
	add.s32 	%r6391, %r6388, %r6390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6382, 5;
	shr.b32 	%rhs, %r6382, 27;
	add.u32 	%r6392, %lhs, %rhs;
	}
	add.s32 	%r6393, %r6391, %r6392;
	add.s32 	%r6394, %r6393, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6370, 30;
	shr.b32 	%rhs, %r6370, 2;
	add.u32 	%r6395, %lhs, %rhs;
	}
	xor.b32  	%r6396, %r6219, %r6191;
	xor.b32  	%r6397, %r6396, %r6303;
	xor.b32  	%r6398, %r6397, %r6363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6398, 1;
	shr.b32 	%rhs, %r6398, 31;
	add.u32 	%r6399, %lhs, %rhs;
	}
	add.s32 	%r6400, %r6371, %r6399;
	xor.b32  	%r6401, %r6382, %r6383;
	xor.b32  	%r6402, %r6401, %r6395;
	add.s32 	%r6403, %r6400, %r6402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6394, 5;
	shr.b32 	%rhs, %r6394, 27;
	add.u32 	%r6404, %lhs, %rhs;
	}
	add.s32 	%r6405, %r6403, %r6404;
	add.s32 	%r6406, %r6405, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6382, 30;
	shr.b32 	%rhs, %r6382, 2;
	add.u32 	%r6407, %lhs, %rhs;
	}
	xor.b32  	%r6408, %r6233, %r6205;
	xor.b32  	%r6409, %r6408, %r6315;
	xor.b32  	%r6410, %r6409, %r6375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6410, 1;
	shr.b32 	%rhs, %r6410, 31;
	add.u32 	%r6411, %lhs, %rhs;
	}
	add.s32 	%r6412, %r6383, %r6411;
	xor.b32  	%r6413, %r6394, %r6395;
	xor.b32  	%r6414, %r6413, %r6407;
	add.s32 	%r6415, %r6412, %r6414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6406, 5;
	shr.b32 	%rhs, %r6406, 27;
	add.u32 	%r6416, %lhs, %rhs;
	}
	add.s32 	%r6417, %r6415, %r6416;
	add.s32 	%r6418, %r6417, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6394, 30;
	shr.b32 	%rhs, %r6394, 2;
	add.u32 	%r6419, %lhs, %rhs;
	}
	xor.b32  	%r6420, %r6247, %r6219;
	xor.b32  	%r6421, %r6420, %r6327;
	xor.b32  	%r6422, %r6421, %r6387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6422, 1;
	shr.b32 	%rhs, %r6422, 31;
	add.u32 	%r6423, %lhs, %rhs;
	}
	add.s32 	%r6424, %r6395, %r6423;
	xor.b32  	%r6425, %r6406, %r6407;
	xor.b32  	%r6426, %r6425, %r6419;
	add.s32 	%r6427, %r6424, %r6426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6418, 5;
	shr.b32 	%rhs, %r6418, 27;
	add.u32 	%r6428, %lhs, %rhs;
	}
	add.s32 	%r6429, %r6427, %r6428;
	add.s32 	%r6430, %r6429, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6406, 30;
	shr.b32 	%rhs, %r6406, 2;
	add.u32 	%r6431, %lhs, %rhs;
	}
	xor.b32  	%r6432, %r6261, %r6233;
	xor.b32  	%r6433, %r6432, %r6339;
	xor.b32  	%r6434, %r6433, %r6399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6434, 1;
	shr.b32 	%rhs, %r6434, 31;
	add.u32 	%r6435, %lhs, %rhs;
	}
	add.s32 	%r6436, %r6407, %r6435;
	xor.b32  	%r6437, %r6418, %r6419;
	xor.b32  	%r6438, %r6437, %r6431;
	add.s32 	%r6439, %r6436, %r6438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6430, 5;
	shr.b32 	%rhs, %r6430, 27;
	add.u32 	%r6440, %lhs, %rhs;
	}
	add.s32 	%r6441, %r6439, %r6440;
	add.s32 	%r6442, %r6441, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6418, 30;
	shr.b32 	%rhs, %r6418, 2;
	add.u32 	%r6443, %lhs, %rhs;
	}
	xor.b32  	%r6444, %r6275, %r6247;
	xor.b32  	%r6445, %r6444, %r6351;
	xor.b32  	%r6446, %r6445, %r6411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6446, 1;
	shr.b32 	%rhs, %r6446, 31;
	add.u32 	%r6447, %lhs, %rhs;
	}
	add.s32 	%r6448, %r6419, %r6447;
	xor.b32  	%r6449, %r6430, %r6431;
	xor.b32  	%r6450, %r6449, %r6443;
	add.s32 	%r6451, %r6448, %r6450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6442, 5;
	shr.b32 	%rhs, %r6442, 27;
	add.u32 	%r6452, %lhs, %rhs;
	}
	add.s32 	%r6453, %r6451, %r6452;
	add.s32 	%r6454, %r6453, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6430, 30;
	shr.b32 	%rhs, %r6430, 2;
	add.u32 	%r6455, %lhs, %rhs;
	}
	xor.b32  	%r6456, %r6289, %r6261;
	xor.b32  	%r6457, %r6456, %r6363;
	xor.b32  	%r6458, %r6457, %r6423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6458, 1;
	shr.b32 	%rhs, %r6458, 31;
	add.u32 	%r6459, %lhs, %rhs;
	}
	add.s32 	%r6460, %r6431, %r6459;
	xor.b32  	%r6461, %r6442, %r6443;
	xor.b32  	%r6462, %r6461, %r6455;
	add.s32 	%r6463, %r6460, %r6462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6454, 5;
	shr.b32 	%rhs, %r6454, 27;
	add.u32 	%r6464, %lhs, %rhs;
	}
	add.s32 	%r6465, %r6463, %r6464;
	add.s32 	%r6466, %r6465, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6442, 30;
	shr.b32 	%rhs, %r6442, 2;
	add.u32 	%r6467, %lhs, %rhs;
	}
	xor.b32  	%r6468, %r6303, %r6275;
	xor.b32  	%r6469, %r6468, %r6375;
	xor.b32  	%r6470, %r6469, %r6435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6470, 1;
	shr.b32 	%rhs, %r6470, 31;
	add.u32 	%r6471, %lhs, %rhs;
	}
	add.s32 	%r6472, %r6443, %r6471;
	xor.b32  	%r6473, %r6454, %r6455;
	xor.b32  	%r6474, %r6473, %r6467;
	add.s32 	%r6475, %r6472, %r6474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6466, 5;
	shr.b32 	%rhs, %r6466, 27;
	add.u32 	%r6476, %lhs, %rhs;
	}
	add.s32 	%r6477, %r6475, %r6476;
	add.s32 	%r6478, %r6477, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6454, 30;
	shr.b32 	%rhs, %r6454, 2;
	add.u32 	%r6479, %lhs, %rhs;
	}
	xor.b32  	%r6480, %r6315, %r6289;
	xor.b32  	%r6481, %r6480, %r6387;
	xor.b32  	%r6482, %r6481, %r6447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6482, 1;
	shr.b32 	%rhs, %r6482, 31;
	add.u32 	%r6483, %lhs, %rhs;
	}
	add.s32 	%r6484, %r6455, %r6483;
	xor.b32  	%r6485, %r6466, %r6467;
	xor.b32  	%r6486, %r6485, %r6479;
	add.s32 	%r6487, %r6484, %r6486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6478, 5;
	shr.b32 	%rhs, %r6478, 27;
	add.u32 	%r6488, %lhs, %rhs;
	}
	add.s32 	%r6489, %r6487, %r6488;
	add.s32 	%r6490, %r6489, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6466, 30;
	shr.b32 	%rhs, %r6466, 2;
	add.u32 	%r6491, %lhs, %rhs;
	}
	xor.b32  	%r6492, %r6327, %r6303;
	xor.b32  	%r6493, %r6492, %r6399;
	xor.b32  	%r6494, %r6493, %r6459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6494, 1;
	shr.b32 	%rhs, %r6494, 31;
	add.u32 	%r6495, %lhs, %rhs;
	}
	add.s32 	%r6496, %r6467, %r6495;
	xor.b32  	%r6497, %r6478, %r6479;
	xor.b32  	%r6498, %r6497, %r6491;
	add.s32 	%r6499, %r6496, %r6498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6490, 5;
	shr.b32 	%rhs, %r6490, 27;
	add.u32 	%r6500, %lhs, %rhs;
	}
	add.s32 	%r6501, %r6499, %r6500;
	add.s32 	%r6502, %r6501, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6478, 30;
	shr.b32 	%rhs, %r6478, 2;
	add.u32 	%r6503, %lhs, %rhs;
	}
	xor.b32  	%r6504, %r6339, %r6315;
	xor.b32  	%r6505, %r6504, %r6411;
	xor.b32  	%r6506, %r6505, %r6471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6506, 1;
	shr.b32 	%rhs, %r6506, 31;
	add.u32 	%r6507, %lhs, %rhs;
	}
	add.s32 	%r6508, %r6479, %r6507;
	xor.b32  	%r6509, %r6490, %r6491;
	xor.b32  	%r6510, %r6509, %r6503;
	add.s32 	%r6511, %r6508, %r6510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6502, 5;
	shr.b32 	%rhs, %r6502, 27;
	add.u32 	%r6512, %lhs, %rhs;
	}
	add.s32 	%r6513, %r6511, %r6512;
	add.s32 	%r6514, %r6513, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6490, 30;
	shr.b32 	%rhs, %r6490, 2;
	add.u32 	%r6515, %lhs, %rhs;
	}
	xor.b32  	%r6516, %r6351, %r6327;
	xor.b32  	%r6517, %r6516, %r6423;
	xor.b32  	%r6518, %r6517, %r6483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6518, 1;
	shr.b32 	%rhs, %r6518, 31;
	add.u32 	%r6519, %lhs, %rhs;
	}
	add.s32 	%r6520, %r6491, %r6519;
	xor.b32  	%r6521, %r6502, %r6503;
	xor.b32  	%r6522, %r6521, %r6515;
	add.s32 	%r6523, %r6520, %r6522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6514, 5;
	shr.b32 	%rhs, %r6514, 27;
	add.u32 	%r6524, %lhs, %rhs;
	}
	add.s32 	%r6525, %r6523, %r6524;
	add.s32 	%r6526, %r6525, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6502, 30;
	shr.b32 	%rhs, %r6502, 2;
	add.u32 	%r6527, %lhs, %rhs;
	}
	xor.b32  	%r6528, %r6363, %r6339;
	xor.b32  	%r6529, %r6528, %r6435;
	xor.b32  	%r6530, %r6529, %r6495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6530, 1;
	shr.b32 	%rhs, %r6530, 31;
	add.u32 	%r6531, %lhs, %rhs;
	}
	add.s32 	%r6532, %r6503, %r6531;
	xor.b32  	%r6533, %r6514, %r6515;
	xor.b32  	%r6534, %r6533, %r6527;
	add.s32 	%r6535, %r6532, %r6534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6526, 5;
	shr.b32 	%rhs, %r6526, 27;
	add.u32 	%r6536, %lhs, %rhs;
	}
	add.s32 	%r6537, %r6535, %r6536;
	add.s32 	%r6538, %r6537, %r6657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6514, 30;
	shr.b32 	%rhs, %r6514, 2;
	add.u32 	%r6539, %lhs, %rhs;
	}
	add.s32 	%r6540, %r6538, -899497514;
	st.local.u32 	[%rd2+88], %r6540;
	add.s32 	%r6541, %r6656, %r6526;
	st.local.u32 	[%rd2+92], %r6541;
	add.s32 	%r6542, %r6655, %r6539;
	st.local.u32 	[%rd2+96], %r6542;
	add.s32 	%r6543, %r6654, %r6527;
	st.local.u32 	[%rd2+100], %r6543;
	add.s32 	%r6544, %r6653, %r6515;
	st.local.u32 	[%rd2+104], %r6544;
	ret;
}

	// .globl	m15300_init
.entry m15300_init(
	.param .u64 .ptr .global .align 4 m15300_init_param_0,
	.param .u64 .ptr .global .align 4 m15300_init_param_1,
	.param .u64 .ptr .global .align 4 m15300_init_param_2,
	.param .u64 .ptr .global .align 4 m15300_init_param_3,
	.param .u64 .ptr .global .align 4 m15300_init_param_4,
	.param .u64 .ptr .global .align 1 m15300_init_param_5,
	.param .u64 .ptr .global .align 4 m15300_init_param_6,
	.param .u64 .ptr .global .align 4 m15300_init_param_7,
	.param .u64 .ptr .global .align 4 m15300_init_param_8,
	.param .u64 .ptr .global .align 4 m15300_init_param_9,
	.param .u64 .ptr .global .align 4 m15300_init_param_10,
	.param .u64 .ptr .global .align 4 m15300_init_param_11,
	.param .u64 .ptr .global .align 4 m15300_init_param_12,
	.param .u64 .ptr .global .align 4 m15300_init_param_13,
	.param .u64 .ptr .global .align 8 m15300_init_param_14,
	.param .u64 .ptr .global .align 4 m15300_init_param_15,
	.param .u64 .ptr .global .align 4 m15300_init_param_16,
	.param .u64 .ptr .global .align 4 m15300_init_param_17,
	.param .u64 .ptr .global .align 4 m15300_init_param_18,
	.param .u64 .ptr .global .align 4 m15300_init_param_19,
	.param .u64 .ptr .global .align 16 m15300_init_param_20,
	.param .u64 .ptr .global .align 16 m15300_init_param_21,
	.param .u64 .ptr .global .align 16 m15300_init_param_22,
	.param .u64 .ptr .global .align 16 m15300_init_param_23,
	.param .u32 m15300_init_param_24,
	.param .u32 m15300_init_param_25,
	.param .u32 m15300_init_param_26,
	.param .u32 m15300_init_param_27,
	.param .u32 m15300_init_param_28,
	.param .u32 m15300_init_param_29,
	.param .u32 m15300_init_param_30,
	.param .u32 m15300_init_param_31,
	.param .u32 m15300_init_param_32,
	.param .u32 m15300_init_param_33,
	.param .u64 m15300_init_param_34
)
{
	.local .align 4 .b8 	__local_depot6[324];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<96>;
	.reg .b32 	%r<15386>;
	.reg .b64 	%rd<57>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd12, [m15300_init_param_0];
	ld.param.u64 	%rd13, [m15300_init_param_4];
	ld.param.u64 	%rd14, [m15300_init_param_18];
	ld.param.u32 	%r1006, [m15300_init_param_32];
	ld.param.u64 	%rd15, [m15300_init_param_34];
	mov.u32 	%r1007, %ctaid.x;
	mov.u32 	%r1008, %ntid.x;
	mov.b32	%r1009, %envreg3;
	mad.lo.s32 	%r1010, %r1007, %r1008, %r1009;
	mov.u32 	%r1011, %tid.x;
	add.s32 	%r1, %r1010, %r1011;
	cvt.s64.s32	%rd16, %r1;
	setp.ge.u64	%p1, %rd16, %rd15;
	@%p1 bra 	BB6_117;

	cvt.u64.u32	%rd1, %r1006;
	mul.wide.u32 	%rd17, %r1006, 672;
	add.s64 	%rd2, %rd14, %rd17;
	ld.global.u32 	%r1014, [%rd2];
	mul.wide.s32 	%rd18, %r1, 260;
	add.s64 	%rd19, %rd12, %rd18;
	add.s64 	%rd3, %rd19, 256;
	mov.u32 	%r15301, 0;
	setp.eq.s32	%p2, %r1014, 1;
	@%p2 bra 	BB6_6;
	bra.uni 	BB6_2;

BB6_6:
	ld.global.u8 	%r49, [%rd3];
	mov.u32 	%r1731, 0;
	mov.u32 	%r56, 1732584193;
	mov.u32 	%r55, -271733879;
	mov.u32 	%r54, -1732584194;
	mov.u32 	%r53, 271733878;
	mov.u32 	%r52, -1009589776;
	mov.u32 	%r15247, %r1731;
	mov.u32 	%r15248, %r1731;
	mov.u32 	%r15254, %r1731;
	mov.u32 	%r15255, %r1731;
	bra.uni 	BB6_7;

BB6_162:
	add.s32 	%r15247, %r15247, 64;
	mov.u32 	%r4825, 0;
	// inline asm
	prmt.b32 %r15248, %r4825, %r1826, %r1891;
	// inline asm
	xor.b32  	%r4828, %r54, %r53;
	and.b32  	%r4829, %r4828, %r55;
	xor.b32  	%r4830, %r4829, %r53;
	add.s32 	%r4831, %r52, %r4830;
	add.s32 	%r4832, %r4831, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 5;
	shr.b32 	%rhs, %r56, 27;
	add.u32 	%r4833, %lhs, %rhs;
	}
	add.s32 	%r4834, %r4832, %r4833;
	add.s32 	%r4835, %r4834, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 30;
	shr.b32 	%rhs, %r55, 2;
	add.u32 	%r4836, %lhs, %rhs;
	}
	xor.b32  	%r4837, %r4836, %r54;
	and.b32  	%r4838, %r4837, %r56;
	xor.b32  	%r4839, %r4838, %r54;
	add.s32 	%r4840, %r53, %r15270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4835, 5;
	shr.b32 	%rhs, %r4835, 27;
	add.u32 	%r4841, %lhs, %rhs;
	}
	add.s32 	%r4842, %r4840, %r4841;
	add.s32 	%r4843, %r4842, %r4839;
	add.s32 	%r4844, %r4843, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 30;
	shr.b32 	%rhs, %r56, 2;
	add.u32 	%r4845, %lhs, %rhs;
	}
	xor.b32  	%r4846, %r4845, %r4836;
	and.b32  	%r4847, %r4846, %r4835;
	xor.b32  	%r4848, %r4847, %r4836;
	add.s32 	%r4849, %r54, %r15269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4844, 5;
	shr.b32 	%rhs, %r4844, 27;
	add.u32 	%r4850, %lhs, %rhs;
	}
	add.s32 	%r4851, %r4849, %r4850;
	add.s32 	%r4852, %r4851, %r4848;
	add.s32 	%r4853, %r4852, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4835, 30;
	shr.b32 	%rhs, %r4835, 2;
	add.u32 	%r4854, %lhs, %rhs;
	}
	xor.b32  	%r4855, %r4854, %r4845;
	and.b32  	%r4856, %r4855, %r4844;
	xor.b32  	%r4857, %r4856, %r4845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4853, 5;
	shr.b32 	%rhs, %r4853, 27;
	add.u32 	%r4858, %lhs, %rhs;
	}
	add.s32 	%r4859, %r15268, %r4836;
	add.s32 	%r4860, %r4859, %r4858;
	add.s32 	%r4861, %r4860, %r4857;
	add.s32 	%r4862, %r4861, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4844, 30;
	shr.b32 	%rhs, %r4844, 2;
	add.u32 	%r4863, %lhs, %rhs;
	}
	xor.b32  	%r4864, %r4863, %r4854;
	and.b32  	%r4865, %r4864, %r4853;
	xor.b32  	%r4866, %r4865, %r4854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 5;
	shr.b32 	%rhs, %r4862, 27;
	add.u32 	%r4867, %lhs, %rhs;
	}
	add.s32 	%r4868, %r15267, %r4845;
	add.s32 	%r4869, %r4868, %r4867;
	add.s32 	%r4870, %r4869, %r4866;
	add.s32 	%r4871, %r4870, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4853, 30;
	shr.b32 	%rhs, %r4853, 2;
	add.u32 	%r4872, %lhs, %rhs;
	}
	xor.b32  	%r4873, %r4872, %r4863;
	and.b32  	%r4874, %r4873, %r4862;
	xor.b32  	%r4875, %r4874, %r4863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4871, 5;
	shr.b32 	%rhs, %r4871, 27;
	add.u32 	%r4876, %lhs, %rhs;
	}
	add.s32 	%r4877, %r15266, %r4854;
	add.s32 	%r4878, %r4877, %r4876;
	add.s32 	%r4879, %r4878, %r4875;
	add.s32 	%r4880, %r4879, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 30;
	shr.b32 	%rhs, %r4862, 2;
	add.u32 	%r4881, %lhs, %rhs;
	}
	xor.b32  	%r4882, %r4881, %r4872;
	and.b32  	%r4883, %r4882, %r4871;
	xor.b32  	%r4884, %r4883, %r4872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4880, 5;
	shr.b32 	%rhs, %r4880, 27;
	add.u32 	%r4885, %lhs, %rhs;
	}
	add.s32 	%r4886, %r15265, %r4863;
	add.s32 	%r4887, %r4886, %r4885;
	add.s32 	%r4888, %r4887, %r4884;
	add.s32 	%r4889, %r4888, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4871, 30;
	shr.b32 	%rhs, %r4871, 2;
	add.u32 	%r4890, %lhs, %rhs;
	}
	xor.b32  	%r4891, %r4890, %r4881;
	and.b32  	%r4892, %r4891, %r4880;
	xor.b32  	%r4893, %r4892, %r4881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4889, 5;
	shr.b32 	%rhs, %r4889, 27;
	add.u32 	%r4894, %lhs, %rhs;
	}
	add.s32 	%r4895, %r15264, %r4872;
	add.s32 	%r4896, %r4895, %r4894;
	add.s32 	%r4897, %r4896, %r4893;
	add.s32 	%r4898, %r4897, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4880, 30;
	shr.b32 	%rhs, %r4880, 2;
	add.u32 	%r4899, %lhs, %rhs;
	}
	xor.b32  	%r4900, %r4899, %r4890;
	and.b32  	%r4901, %r4900, %r4889;
	xor.b32  	%r4902, %r4901, %r4890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4898, 5;
	shr.b32 	%rhs, %r4898, 27;
	add.u32 	%r4903, %lhs, %rhs;
	}
	add.s32 	%r4904, %r15263, %r4881;
	add.s32 	%r4905, %r4904, %r4903;
	add.s32 	%r4906, %r4905, %r4902;
	add.s32 	%r4907, %r4906, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4889, 30;
	shr.b32 	%rhs, %r4889, 2;
	add.u32 	%r4908, %lhs, %rhs;
	}
	xor.b32  	%r4909, %r4908, %r4899;
	and.b32  	%r4910, %r4909, %r4898;
	xor.b32  	%r4911, %r4910, %r4899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4907, 5;
	shr.b32 	%rhs, %r4907, 27;
	add.u32 	%r4912, %lhs, %rhs;
	}
	add.s32 	%r4913, %r15262, %r4890;
	add.s32 	%r4914, %r4913, %r4912;
	add.s32 	%r4915, %r4914, %r4911;
	add.s32 	%r4916, %r4915, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4898, 30;
	shr.b32 	%rhs, %r4898, 2;
	add.u32 	%r4917, %lhs, %rhs;
	}
	xor.b32  	%r4918, %r4917, %r4908;
	and.b32  	%r4919, %r4918, %r4907;
	xor.b32  	%r4920, %r4919, %r4908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4916, 5;
	shr.b32 	%rhs, %r4916, 27;
	add.u32 	%r4921, %lhs, %rhs;
	}
	add.s32 	%r4922, %r15261, %r4899;
	add.s32 	%r4923, %r4922, %r4921;
	add.s32 	%r4924, %r4923, %r4920;
	add.s32 	%r4925, %r4924, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4907, 30;
	shr.b32 	%rhs, %r4907, 2;
	add.u32 	%r4926, %lhs, %rhs;
	}
	xor.b32  	%r4927, %r4926, %r4917;
	and.b32  	%r4928, %r4927, %r4916;
	xor.b32  	%r4929, %r4928, %r4917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4925, 5;
	shr.b32 	%rhs, %r4925, 27;
	add.u32 	%r4930, %lhs, %rhs;
	}
	add.s32 	%r4931, %r15260, %r4908;
	add.s32 	%r4932, %r4931, %r4930;
	add.s32 	%r4933, %r4932, %r4929;
	add.s32 	%r4934, %r4933, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4916, 30;
	shr.b32 	%rhs, %r4916, 2;
	add.u32 	%r4935, %lhs, %rhs;
	}
	xor.b32  	%r4936, %r4935, %r4926;
	and.b32  	%r4937, %r4936, %r4925;
	xor.b32  	%r4938, %r4937, %r4926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4934, 5;
	shr.b32 	%rhs, %r4934, 27;
	add.u32 	%r4939, %lhs, %rhs;
	}
	add.s32 	%r4940, %r15259, %r4917;
	add.s32 	%r4941, %r4940, %r4939;
	add.s32 	%r4942, %r4941, %r4938;
	add.s32 	%r4943, %r4942, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4925, 30;
	shr.b32 	%rhs, %r4925, 2;
	add.u32 	%r4944, %lhs, %rhs;
	}
	xor.b32  	%r4945, %r4944, %r4935;
	and.b32  	%r4946, %r4945, %r4934;
	xor.b32  	%r4947, %r4946, %r4935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 5;
	shr.b32 	%rhs, %r4943, 27;
	add.u32 	%r4948, %lhs, %rhs;
	}
	add.s32 	%r4949, %r15258, %r4926;
	add.s32 	%r4950, %r4949, %r4948;
	add.s32 	%r4951, %r4950, %r4947;
	add.s32 	%r4952, %r4951, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4934, 30;
	shr.b32 	%rhs, %r4934, 2;
	add.u32 	%r4953, %lhs, %rhs;
	}
	xor.b32  	%r4954, %r4953, %r4944;
	and.b32  	%r4955, %r4954, %r4943;
	xor.b32  	%r4956, %r4955, %r4944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 5;
	shr.b32 	%rhs, %r4952, 27;
	add.u32 	%r4957, %lhs, %rhs;
	}
	add.s32 	%r4958, %r15257, %r4935;
	add.s32 	%r4959, %r4958, %r4957;
	add.s32 	%r4960, %r4959, %r4956;
	add.s32 	%r4961, %r4960, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 30;
	shr.b32 	%rhs, %r4943, 2;
	add.u32 	%r4962, %lhs, %rhs;
	}
	xor.b32  	%r4963, %r4962, %r4953;
	and.b32  	%r4964, %r4963, %r4952;
	xor.b32  	%r4965, %r4964, %r4953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4961, 5;
	shr.b32 	%rhs, %r4961, 27;
	add.u32 	%r4966, %lhs, %rhs;
	}
	add.s32 	%r4967, %r1828, %r4944;
	add.s32 	%r4968, %r4967, %r4966;
	add.s32 	%r4969, %r4968, %r4965;
	add.s32 	%r4970, %r4969, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 30;
	shr.b32 	%rhs, %r4952, 2;
	add.u32 	%r4971, %lhs, %rhs;
	}
	xor.b32  	%r4972, %r15263, %r15258;
	xor.b32  	%r4973, %r4972, %r15269;
	xor.b32  	%r4974, %r4973, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4974, 1;
	shr.b32 	%rhs, %r4974, 31;
	add.u32 	%r4975, %lhs, %rhs;
	}
	add.s32 	%r4976, %r4953, %r4975;
	xor.b32  	%r4977, %r4971, %r4962;
	and.b32  	%r4978, %r4977, %r4961;
	xor.b32  	%r4979, %r4978, %r4962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4970, 5;
	shr.b32 	%rhs, %r4970, 27;
	add.u32 	%r4980, %lhs, %rhs;
	}
	add.s32 	%r4981, %r4976, %r4980;
	add.s32 	%r4982, %r4981, %r4979;
	add.s32 	%r4983, %r4982, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4961, 30;
	shr.b32 	%rhs, %r4961, 2;
	add.u32 	%r4984, %lhs, %rhs;
	}
	xor.b32  	%r4985, %r15262, %r15257;
	xor.b32  	%r4986, %r4985, %r15268;
	xor.b32  	%r4987, %r4986, %r15270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4987, 1;
	shr.b32 	%rhs, %r4987, 31;
	add.u32 	%r4988, %lhs, %rhs;
	}
	add.s32 	%r4989, %r4962, %r4988;
	xor.b32  	%r4990, %r4984, %r4971;
	and.b32  	%r4991, %r4990, %r4970;
	xor.b32  	%r4992, %r4991, %r4971;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4983, 5;
	shr.b32 	%rhs, %r4983, 27;
	add.u32 	%r4993, %lhs, %rhs;
	}
	add.s32 	%r4994, %r4989, %r4993;
	add.s32 	%r4995, %r4994, %r4992;
	add.s32 	%r4996, %r4995, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4970, 30;
	shr.b32 	%rhs, %r4970, 2;
	add.u32 	%r4997, %lhs, %rhs;
	}
	xor.b32  	%r4998, %r15261, %r1828;
	xor.b32  	%r4999, %r4998, %r15267;
	xor.b32  	%r5000, %r4999, %r15269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5000, 1;
	shr.b32 	%rhs, %r5000, 31;
	add.u32 	%r5001, %lhs, %rhs;
	}
	add.s32 	%r5002, %r4971, %r5001;
	xor.b32  	%r5003, %r4997, %r4984;
	and.b32  	%r5004, %r5003, %r4983;
	xor.b32  	%r5005, %r5004, %r4984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4996, 5;
	shr.b32 	%rhs, %r4996, 27;
	add.u32 	%r5006, %lhs, %rhs;
	}
	add.s32 	%r5007, %r5002, %r5006;
	add.s32 	%r5008, %r5007, %r5005;
	add.s32 	%r5009, %r5008, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4983, 30;
	shr.b32 	%rhs, %r4983, 2;
	add.u32 	%r5010, %lhs, %rhs;
	}
	xor.b32  	%r5011, %r15266, %r15260;
	xor.b32  	%r5012, %r5011, %r15268;
	xor.b32  	%r5013, %r5012, %r4975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5013, 1;
	shr.b32 	%rhs, %r5013, 31;
	add.u32 	%r5014, %lhs, %rhs;
	}
	add.s32 	%r5015, %r4984, %r5014;
	xor.b32  	%r5016, %r5010, %r4997;
	and.b32  	%r5017, %r5016, %r4996;
	xor.b32  	%r5018, %r5017, %r4997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5009, 5;
	shr.b32 	%rhs, %r5009, 27;
	add.u32 	%r5019, %lhs, %rhs;
	}
	add.s32 	%r5020, %r5015, %r5019;
	add.s32 	%r5021, %r5020, %r5018;
	add.s32 	%r5022, %r5021, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4996, 30;
	shr.b32 	%rhs, %r4996, 2;
	add.u32 	%r5023, %lhs, %rhs;
	}
	xor.b32  	%r5024, %r15265, %r15259;
	xor.b32  	%r5025, %r5024, %r15267;
	xor.b32  	%r5026, %r5025, %r4988;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5026, 1;
	shr.b32 	%rhs, %r5026, 31;
	add.u32 	%r5027, %lhs, %rhs;
	}
	add.s32 	%r5028, %r4997, %r5027;
	xor.b32  	%r5029, %r5009, %r5010;
	xor.b32  	%r5030, %r5029, %r5023;
	add.s32 	%r5031, %r5028, %r5030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5022, 5;
	shr.b32 	%rhs, %r5022, 27;
	add.u32 	%r5032, %lhs, %rhs;
	}
	add.s32 	%r5033, %r5031, %r5032;
	add.s32 	%r5034, %r5033, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5009, 30;
	shr.b32 	%rhs, %r5009, 2;
	add.u32 	%r5035, %lhs, %rhs;
	}
	xor.b32  	%r5036, %r15264, %r15258;
	xor.b32  	%r5037, %r5036, %r15266;
	xor.b32  	%r5038, %r5037, %r5001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5038, 1;
	shr.b32 	%rhs, %r5038, 31;
	add.u32 	%r5039, %lhs, %rhs;
	}
	add.s32 	%r5040, %r5010, %r5039;
	xor.b32  	%r5041, %r5022, %r5023;
	xor.b32  	%r5042, %r5041, %r5035;
	add.s32 	%r5043, %r5040, %r5042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5034, 5;
	shr.b32 	%rhs, %r5034, 27;
	add.u32 	%r5044, %lhs, %rhs;
	}
	add.s32 	%r5045, %r5043, %r5044;
	add.s32 	%r5046, %r5045, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5022, 30;
	shr.b32 	%rhs, %r5022, 2;
	add.u32 	%r5047, %lhs, %rhs;
	}
	xor.b32  	%r5048, %r15263, %r15257;
	xor.b32  	%r5049, %r5048, %r15265;
	xor.b32  	%r5050, %r5049, %r5014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5050, 1;
	shr.b32 	%rhs, %r5050, 31;
	add.u32 	%r5051, %lhs, %rhs;
	}
	add.s32 	%r5052, %r5023, %r5051;
	xor.b32  	%r5053, %r5034, %r5035;
	xor.b32  	%r5054, %r5053, %r5047;
	add.s32 	%r5055, %r5052, %r5054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5046, 5;
	shr.b32 	%rhs, %r5046, 27;
	add.u32 	%r5056, %lhs, %rhs;
	}
	add.s32 	%r5057, %r5055, %r5056;
	add.s32 	%r5058, %r5057, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5034, 30;
	shr.b32 	%rhs, %r5034, 2;
	add.u32 	%r5059, %lhs, %rhs;
	}
	xor.b32  	%r5060, %r15262, %r1828;
	xor.b32  	%r5061, %r5060, %r15264;
	xor.b32  	%r5062, %r5061, %r5027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5062, 1;
	shr.b32 	%rhs, %r5062, 31;
	add.u32 	%r5063, %lhs, %rhs;
	}
	add.s32 	%r5064, %r5035, %r5063;
	xor.b32  	%r5065, %r5046, %r5047;
	xor.b32  	%r5066, %r5065, %r5059;
	add.s32 	%r5067, %r5064, %r5066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5058, 5;
	shr.b32 	%rhs, %r5058, 27;
	add.u32 	%r5068, %lhs, %rhs;
	}
	add.s32 	%r5069, %r5067, %r5068;
	add.s32 	%r5070, %r5069, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5046, 30;
	shr.b32 	%rhs, %r5046, 2;
	add.u32 	%r5071, %lhs, %rhs;
	}
	xor.b32  	%r5072, %r15263, %r15261;
	xor.b32  	%r5073, %r5072, %r4975;
	xor.b32  	%r5074, %r5073, %r5039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5074, 1;
	shr.b32 	%rhs, %r5074, 31;
	add.u32 	%r5075, %lhs, %rhs;
	}
	add.s32 	%r5076, %r5047, %r5075;
	xor.b32  	%r5077, %r5058, %r5059;
	xor.b32  	%r5078, %r5077, %r5071;
	add.s32 	%r5079, %r5076, %r5078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5070, 5;
	shr.b32 	%rhs, %r5070, 27;
	add.u32 	%r5080, %lhs, %rhs;
	}
	add.s32 	%r5081, %r5079, %r5080;
	add.s32 	%r5082, %r5081, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5058, 30;
	shr.b32 	%rhs, %r5058, 2;
	add.u32 	%r5083, %lhs, %rhs;
	}
	xor.b32  	%r5084, %r15262, %r15260;
	xor.b32  	%r5085, %r5084, %r4988;
	xor.b32  	%r5086, %r5085, %r5051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5086, 1;
	shr.b32 	%rhs, %r5086, 31;
	add.u32 	%r5087, %lhs, %rhs;
	}
	add.s32 	%r5088, %r5059, %r5087;
	xor.b32  	%r5089, %r5070, %r5071;
	xor.b32  	%r5090, %r5089, %r5083;
	add.s32 	%r5091, %r5088, %r5090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5082, 5;
	shr.b32 	%rhs, %r5082, 27;
	add.u32 	%r5092, %lhs, %rhs;
	}
	add.s32 	%r5093, %r5091, %r5092;
	add.s32 	%r5094, %r5093, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5070, 30;
	shr.b32 	%rhs, %r5070, 2;
	add.u32 	%r5095, %lhs, %rhs;
	}
	xor.b32  	%r5096, %r15261, %r15259;
	xor.b32  	%r5097, %r5096, %r5001;
	xor.b32  	%r5098, %r5097, %r5063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5098, 1;
	shr.b32 	%rhs, %r5098, 31;
	add.u32 	%r5099, %lhs, %rhs;
	}
	add.s32 	%r5100, %r5071, %r5099;
	xor.b32  	%r5101, %r5082, %r5083;
	xor.b32  	%r5102, %r5101, %r5095;
	add.s32 	%r5103, %r5100, %r5102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5094, 5;
	shr.b32 	%rhs, %r5094, 27;
	add.u32 	%r5104, %lhs, %rhs;
	}
	add.s32 	%r5105, %r5103, %r5104;
	add.s32 	%r5106, %r5105, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5082, 30;
	shr.b32 	%rhs, %r5082, 2;
	add.u32 	%r5107, %lhs, %rhs;
	}
	xor.b32  	%r5108, %r15260, %r15258;
	xor.b32  	%r5109, %r5108, %r5014;
	xor.b32  	%r5110, %r5109, %r5075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5110, 1;
	shr.b32 	%rhs, %r5110, 31;
	add.u32 	%r5111, %lhs, %rhs;
	}
	add.s32 	%r5112, %r5083, %r5111;
	xor.b32  	%r5113, %r5094, %r5095;
	xor.b32  	%r5114, %r5113, %r5107;
	add.s32 	%r5115, %r5112, %r5114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5106, 5;
	shr.b32 	%rhs, %r5106, 27;
	add.u32 	%r5116, %lhs, %rhs;
	}
	add.s32 	%r5117, %r5115, %r5116;
	add.s32 	%r5118, %r5117, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5094, 30;
	shr.b32 	%rhs, %r5094, 2;
	add.u32 	%r5119, %lhs, %rhs;
	}
	xor.b32  	%r5120, %r15259, %r15257;
	xor.b32  	%r5121, %r5120, %r5027;
	xor.b32  	%r5122, %r5121, %r5087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5122, 1;
	shr.b32 	%rhs, %r5122, 31;
	add.u32 	%r5123, %lhs, %rhs;
	}
	add.s32 	%r5124, %r5095, %r5123;
	xor.b32  	%r5125, %r5106, %r5107;
	xor.b32  	%r5126, %r5125, %r5119;
	add.s32 	%r5127, %r5124, %r5126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5118, 5;
	shr.b32 	%rhs, %r5118, 27;
	add.u32 	%r5128, %lhs, %rhs;
	}
	add.s32 	%r5129, %r5127, %r5128;
	add.s32 	%r5130, %r5129, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5106, 30;
	shr.b32 	%rhs, %r5106, 2;
	add.u32 	%r5131, %lhs, %rhs;
	}
	xor.b32  	%r5132, %r15258, %r1828;
	xor.b32  	%r5133, %r5132, %r5039;
	xor.b32  	%r5134, %r5133, %r5099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5134, 1;
	shr.b32 	%rhs, %r5134, 31;
	add.u32 	%r5135, %lhs, %rhs;
	}
	add.s32 	%r5136, %r5107, %r5135;
	xor.b32  	%r5137, %r5118, %r5119;
	xor.b32  	%r5138, %r5137, %r5131;
	add.s32 	%r5139, %r5136, %r5138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5130, 5;
	shr.b32 	%rhs, %r5130, 27;
	add.u32 	%r5140, %lhs, %rhs;
	}
	add.s32 	%r5141, %r5139, %r5140;
	add.s32 	%r5142, %r5141, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5118, 30;
	shr.b32 	%rhs, %r5118, 2;
	add.u32 	%r5143, %lhs, %rhs;
	}
	xor.b32  	%r5144, %r4975, %r15257;
	xor.b32  	%r5145, %r5144, %r5051;
	xor.b32  	%r5146, %r5145, %r5111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5146, 1;
	shr.b32 	%rhs, %r5146, 31;
	add.u32 	%r5147, %lhs, %rhs;
	}
	add.s32 	%r5148, %r5119, %r5147;
	xor.b32  	%r5149, %r5130, %r5131;
	xor.b32  	%r5150, %r5149, %r5143;
	add.s32 	%r5151, %r5148, %r5150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5142, 5;
	shr.b32 	%rhs, %r5142, 27;
	add.u32 	%r5152, %lhs, %rhs;
	}
	add.s32 	%r5153, %r5151, %r5152;
	add.s32 	%r5154, %r5153, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5130, 30;
	shr.b32 	%rhs, %r5130, 2;
	add.u32 	%r5155, %lhs, %rhs;
	}
	xor.b32  	%r5156, %r4988, %r1828;
	xor.b32  	%r5157, %r5156, %r5063;
	xor.b32  	%r5158, %r5157, %r5123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5158, 1;
	shr.b32 	%rhs, %r5158, 31;
	add.u32 	%r5159, %lhs, %rhs;
	}
	add.s32 	%r5160, %r5131, %r5159;
	xor.b32  	%r5161, %r5142, %r5143;
	xor.b32  	%r5162, %r5161, %r5155;
	add.s32 	%r5163, %r5160, %r5162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5154, 5;
	shr.b32 	%rhs, %r5154, 27;
	add.u32 	%r5164, %lhs, %rhs;
	}
	add.s32 	%r5165, %r5163, %r5164;
	add.s32 	%r5166, %r5165, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5142, 30;
	shr.b32 	%rhs, %r5142, 2;
	add.u32 	%r5167, %lhs, %rhs;
	}
	xor.b32  	%r5168, %r5001, %r4975;
	xor.b32  	%r5169, %r5168, %r5075;
	xor.b32  	%r5170, %r5169, %r5135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5170, 1;
	shr.b32 	%rhs, %r5170, 31;
	add.u32 	%r5171, %lhs, %rhs;
	}
	add.s32 	%r5172, %r5143, %r5171;
	xor.b32  	%r5173, %r5154, %r5155;
	xor.b32  	%r5174, %r5173, %r5167;
	add.s32 	%r5175, %r5172, %r5174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5166, 5;
	shr.b32 	%rhs, %r5166, 27;
	add.u32 	%r5176, %lhs, %rhs;
	}
	add.s32 	%r5177, %r5175, %r5176;
	add.s32 	%r5178, %r5177, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5154, 30;
	shr.b32 	%rhs, %r5154, 2;
	add.u32 	%r5179, %lhs, %rhs;
	}
	xor.b32  	%r5180, %r5014, %r4988;
	xor.b32  	%r5181, %r5180, %r5087;
	xor.b32  	%r5182, %r5181, %r5147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5182, 1;
	shr.b32 	%rhs, %r5182, 31;
	add.u32 	%r5183, %lhs, %rhs;
	}
	add.s32 	%r5184, %r5155, %r5183;
	xor.b32  	%r5185, %r5166, %r5167;
	xor.b32  	%r5186, %r5185, %r5179;
	add.s32 	%r5187, %r5184, %r5186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5178, 5;
	shr.b32 	%rhs, %r5178, 27;
	add.u32 	%r5188, %lhs, %rhs;
	}
	add.s32 	%r5189, %r5187, %r5188;
	add.s32 	%r5190, %r5189, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5166, 30;
	shr.b32 	%rhs, %r5166, 2;
	add.u32 	%r5191, %lhs, %rhs;
	}
	xor.b32  	%r5192, %r5027, %r5001;
	xor.b32  	%r5193, %r5192, %r5099;
	xor.b32  	%r5194, %r5193, %r5159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5194, 1;
	shr.b32 	%rhs, %r5194, 31;
	add.u32 	%r5195, %lhs, %rhs;
	}
	add.s32 	%r5196, %r5167, %r5195;
	xor.b32  	%r5197, %r5178, %r5179;
	xor.b32  	%r5198, %r5197, %r5191;
	add.s32 	%r5199, %r5196, %r5198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5190, 5;
	shr.b32 	%rhs, %r5190, 27;
	add.u32 	%r5200, %lhs, %rhs;
	}
	add.s32 	%r5201, %r5199, %r5200;
	add.s32 	%r5202, %r5201, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5178, 30;
	shr.b32 	%rhs, %r5178, 2;
	add.u32 	%r5203, %lhs, %rhs;
	}
	xor.b32  	%r5204, %r5039, %r5014;
	xor.b32  	%r5205, %r5204, %r5111;
	xor.b32  	%r5206, %r5205, %r5171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5206, 1;
	shr.b32 	%rhs, %r5206, 31;
	add.u32 	%r5207, %lhs, %rhs;
	}
	add.s32 	%r5208, %r5179, %r5207;
	xor.b32  	%r5209, %r5190, %r5191;
	xor.b32  	%r5210, %r5209, %r5203;
	add.s32 	%r5211, %r5208, %r5210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5202, 5;
	shr.b32 	%rhs, %r5202, 27;
	add.u32 	%r5212, %lhs, %rhs;
	}
	add.s32 	%r5213, %r5211, %r5212;
	add.s32 	%r5214, %r5213, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5190, 30;
	shr.b32 	%rhs, %r5190, 2;
	add.u32 	%r5215, %lhs, %rhs;
	}
	xor.b32  	%r5216, %r5051, %r5027;
	xor.b32  	%r5217, %r5216, %r5123;
	xor.b32  	%r5218, %r5217, %r5183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5218, 1;
	shr.b32 	%rhs, %r5218, 31;
	add.u32 	%r5219, %lhs, %rhs;
	}
	add.s32 	%r5220, %r5191, %r5219;
	xor.b32  	%r5221, %r5202, %r5203;
	xor.b32  	%r5222, %r5221, %r5215;
	add.s32 	%r5223, %r5220, %r5222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5214, 5;
	shr.b32 	%rhs, %r5214, 27;
	add.u32 	%r5224, %lhs, %rhs;
	}
	add.s32 	%r5225, %r5223, %r5224;
	add.s32 	%r5226, %r5225, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5202, 30;
	shr.b32 	%rhs, %r5202, 2;
	add.u32 	%r5227, %lhs, %rhs;
	}
	xor.b32  	%r5228, %r5063, %r5039;
	xor.b32  	%r5229, %r5228, %r5135;
	xor.b32  	%r5230, %r5229, %r5195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5230, 1;
	shr.b32 	%rhs, %r5230, 31;
	add.u32 	%r5231, %lhs, %rhs;
	}
	add.s32 	%r5232, %r5203, %r5231;
	xor.b32  	%r5233, %r5214, %r5215;
	xor.b32  	%r5234, %r5233, %r5227;
	add.s32 	%r5235, %r5232, %r5234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5226, 5;
	shr.b32 	%rhs, %r5226, 27;
	add.u32 	%r5236, %lhs, %rhs;
	}
	add.s32 	%r5237, %r5235, %r5236;
	add.s32 	%r5238, %r5237, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5214, 30;
	shr.b32 	%rhs, %r5214, 2;
	add.u32 	%r5239, %lhs, %rhs;
	}
	xor.b32  	%r5240, %r5075, %r5051;
	xor.b32  	%r5241, %r5240, %r5147;
	xor.b32  	%r5242, %r5241, %r5207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5242, 1;
	shr.b32 	%rhs, %r5242, 31;
	add.u32 	%r5243, %lhs, %rhs;
	}
	add.s32 	%r5244, %r5215, %r5243;
	xor.b32  	%r5245, %r5226, %r5227;
	xor.b32  	%r5246, %r5245, %r5239;
	add.s32 	%r5247, %r5244, %r5246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5238, 5;
	shr.b32 	%rhs, %r5238, 27;
	add.u32 	%r5248, %lhs, %rhs;
	}
	add.s32 	%r5249, %r5247, %r5248;
	add.s32 	%r5250, %r5249, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5226, 30;
	shr.b32 	%rhs, %r5226, 2;
	add.u32 	%r5251, %lhs, %rhs;
	}
	xor.b32  	%r5252, %r5087, %r5063;
	xor.b32  	%r5253, %r5252, %r5159;
	xor.b32  	%r5254, %r5253, %r5219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5254, 1;
	shr.b32 	%rhs, %r5254, 31;
	add.u32 	%r5255, %lhs, %rhs;
	}
	add.s32 	%r5256, %r5227, %r5255;
	xor.b32  	%r5257, %r5238, %r5239;
	xor.b32  	%r5258, %r5257, %r5251;
	add.s32 	%r5259, %r5256, %r5258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5250, 5;
	shr.b32 	%rhs, %r5250, 27;
	add.u32 	%r5260, %lhs, %rhs;
	}
	add.s32 	%r5261, %r5259, %r5260;
	add.s32 	%r5262, %r5261, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5238, 30;
	shr.b32 	%rhs, %r5238, 2;
	add.u32 	%r5263, %lhs, %rhs;
	}
	xor.b32  	%r5264, %r5099, %r5075;
	xor.b32  	%r5265, %r5264, %r5171;
	xor.b32  	%r5266, %r5265, %r5231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5266, 1;
	shr.b32 	%rhs, %r5266, 31;
	add.u32 	%r5267, %lhs, %rhs;
	}
	add.s32 	%r5268, %r5239, %r5267;
	xor.b32  	%r5269, %r5250, %r5251;
	xor.b32  	%r5270, %r5263, %r5250;
	and.b32  	%r5271, %r5270, %r5269;
	xor.b32  	%r5272, %r5271, %r5250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5262, 5;
	shr.b32 	%rhs, %r5262, 27;
	add.u32 	%r5273, %lhs, %rhs;
	}
	add.s32 	%r5274, %r5268, %r5273;
	add.s32 	%r5275, %r5274, %r5272;
	add.s32 	%r5276, %r5275, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5250, 30;
	shr.b32 	%rhs, %r5250, 2;
	add.u32 	%r5277, %lhs, %rhs;
	}
	xor.b32  	%r5278, %r5111, %r5087;
	xor.b32  	%r5279, %r5278, %r5183;
	xor.b32  	%r5280, %r5279, %r5243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5280, 1;
	shr.b32 	%rhs, %r5280, 31;
	add.u32 	%r5281, %lhs, %rhs;
	}
	add.s32 	%r5282, %r5251, %r5281;
	xor.b32  	%r5283, %r5262, %r5263;
	xor.b32  	%r5284, %r5277, %r5262;
	and.b32  	%r5285, %r5284, %r5283;
	xor.b32  	%r5286, %r5285, %r5262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 5;
	shr.b32 	%rhs, %r5276, 27;
	add.u32 	%r5287, %lhs, %rhs;
	}
	add.s32 	%r5288, %r5282, %r5287;
	add.s32 	%r5289, %r5288, %r5286;
	add.s32 	%r5290, %r5289, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5262, 30;
	shr.b32 	%rhs, %r5262, 2;
	add.u32 	%r5291, %lhs, %rhs;
	}
	xor.b32  	%r5292, %r5123, %r5099;
	xor.b32  	%r5293, %r5292, %r5195;
	xor.b32  	%r5294, %r5293, %r5255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5294, 1;
	shr.b32 	%rhs, %r5294, 31;
	add.u32 	%r5295, %lhs, %rhs;
	}
	add.s32 	%r5296, %r5263, %r5295;
	xor.b32  	%r5297, %r5276, %r5277;
	xor.b32  	%r5298, %r5291, %r5276;
	and.b32  	%r5299, %r5298, %r5297;
	xor.b32  	%r5300, %r5299, %r5276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5290, 5;
	shr.b32 	%rhs, %r5290, 27;
	add.u32 	%r5301, %lhs, %rhs;
	}
	add.s32 	%r5302, %r5296, %r5301;
	add.s32 	%r5303, %r5302, %r5300;
	add.s32 	%r5304, %r5303, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 30;
	shr.b32 	%rhs, %r5276, 2;
	add.u32 	%r5305, %lhs, %rhs;
	}
	xor.b32  	%r5306, %r5135, %r5111;
	xor.b32  	%r5307, %r5306, %r5207;
	xor.b32  	%r5308, %r5307, %r5267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5308, 1;
	shr.b32 	%rhs, %r5308, 31;
	add.u32 	%r5309, %lhs, %rhs;
	}
	add.s32 	%r5310, %r5277, %r5309;
	xor.b32  	%r5311, %r5290, %r5291;
	xor.b32  	%r5312, %r5305, %r5290;
	and.b32  	%r5313, %r5312, %r5311;
	xor.b32  	%r5314, %r5313, %r5290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5304, 5;
	shr.b32 	%rhs, %r5304, 27;
	add.u32 	%r5315, %lhs, %rhs;
	}
	add.s32 	%r5316, %r5310, %r5315;
	add.s32 	%r5317, %r5316, %r5314;
	add.s32 	%r5318, %r5317, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5290, 30;
	shr.b32 	%rhs, %r5290, 2;
	add.u32 	%r5319, %lhs, %rhs;
	}
	xor.b32  	%r5320, %r5147, %r5123;
	xor.b32  	%r5321, %r5320, %r5219;
	xor.b32  	%r5322, %r5321, %r5281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5322, 1;
	shr.b32 	%rhs, %r5322, 31;
	add.u32 	%r5323, %lhs, %rhs;
	}
	add.s32 	%r5324, %r5291, %r5323;
	xor.b32  	%r5325, %r5304, %r5305;
	xor.b32  	%r5326, %r5319, %r5304;
	and.b32  	%r5327, %r5326, %r5325;
	xor.b32  	%r5328, %r5327, %r5304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5318, 5;
	shr.b32 	%rhs, %r5318, 27;
	add.u32 	%r5329, %lhs, %rhs;
	}
	add.s32 	%r5330, %r5324, %r5329;
	add.s32 	%r5331, %r5330, %r5328;
	add.s32 	%r5332, %r5331, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5304, 30;
	shr.b32 	%rhs, %r5304, 2;
	add.u32 	%r5333, %lhs, %rhs;
	}
	xor.b32  	%r5334, %r5159, %r5135;
	xor.b32  	%r5335, %r5334, %r5231;
	xor.b32  	%r5336, %r5335, %r5295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5336, 1;
	shr.b32 	%rhs, %r5336, 31;
	add.u32 	%r5337, %lhs, %rhs;
	}
	add.s32 	%r5338, %r5305, %r5337;
	xor.b32  	%r5339, %r5318, %r5319;
	xor.b32  	%r5340, %r5333, %r5318;
	and.b32  	%r5341, %r5340, %r5339;
	xor.b32  	%r5342, %r5341, %r5318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5332, 5;
	shr.b32 	%rhs, %r5332, 27;
	add.u32 	%r5343, %lhs, %rhs;
	}
	add.s32 	%r5344, %r5338, %r5343;
	add.s32 	%r5345, %r5344, %r5342;
	add.s32 	%r5346, %r5345, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5318, 30;
	shr.b32 	%rhs, %r5318, 2;
	add.u32 	%r5347, %lhs, %rhs;
	}
	xor.b32  	%r5348, %r5171, %r5147;
	xor.b32  	%r5349, %r5348, %r5243;
	xor.b32  	%r5350, %r5349, %r5309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5350, 1;
	shr.b32 	%rhs, %r5350, 31;
	add.u32 	%r5351, %lhs, %rhs;
	}
	add.s32 	%r5352, %r5319, %r5351;
	xor.b32  	%r5353, %r5332, %r5333;
	xor.b32  	%r5354, %r5347, %r5332;
	and.b32  	%r5355, %r5354, %r5353;
	xor.b32  	%r5356, %r5355, %r5332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5346, 5;
	shr.b32 	%rhs, %r5346, 27;
	add.u32 	%r5357, %lhs, %rhs;
	}
	add.s32 	%r5358, %r5352, %r5357;
	add.s32 	%r5359, %r5358, %r5356;
	add.s32 	%r5360, %r5359, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5332, 30;
	shr.b32 	%rhs, %r5332, 2;
	add.u32 	%r5361, %lhs, %rhs;
	}
	xor.b32  	%r5362, %r5183, %r5159;
	xor.b32  	%r5363, %r5362, %r5255;
	xor.b32  	%r5364, %r5363, %r5323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5364, 1;
	shr.b32 	%rhs, %r5364, 31;
	add.u32 	%r5365, %lhs, %rhs;
	}
	add.s32 	%r5366, %r5333, %r5365;
	xor.b32  	%r5367, %r5346, %r5347;
	xor.b32  	%r5368, %r5361, %r5346;
	and.b32  	%r5369, %r5368, %r5367;
	xor.b32  	%r5370, %r5369, %r5346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5360, 5;
	shr.b32 	%rhs, %r5360, 27;
	add.u32 	%r5371, %lhs, %rhs;
	}
	add.s32 	%r5372, %r5366, %r5371;
	add.s32 	%r5373, %r5372, %r5370;
	add.s32 	%r5374, %r5373, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5346, 30;
	shr.b32 	%rhs, %r5346, 2;
	add.u32 	%r5375, %lhs, %rhs;
	}
	xor.b32  	%r5376, %r5195, %r5171;
	xor.b32  	%r5377, %r5376, %r5267;
	xor.b32  	%r5378, %r5377, %r5337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5378, 1;
	shr.b32 	%rhs, %r5378, 31;
	add.u32 	%r5379, %lhs, %rhs;
	}
	add.s32 	%r5380, %r5347, %r5379;
	xor.b32  	%r5381, %r5360, %r5361;
	xor.b32  	%r5382, %r5375, %r5360;
	and.b32  	%r5383, %r5382, %r5381;
	xor.b32  	%r5384, %r5383, %r5360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5374, 5;
	shr.b32 	%rhs, %r5374, 27;
	add.u32 	%r5385, %lhs, %rhs;
	}
	add.s32 	%r5386, %r5380, %r5385;
	add.s32 	%r5387, %r5386, %r5384;
	add.s32 	%r5388, %r5387, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5360, 30;
	shr.b32 	%rhs, %r5360, 2;
	add.u32 	%r5389, %lhs, %rhs;
	}
	xor.b32  	%r5390, %r5207, %r5183;
	xor.b32  	%r5391, %r5390, %r5281;
	xor.b32  	%r5392, %r5391, %r5351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5392, 1;
	shr.b32 	%rhs, %r5392, 31;
	add.u32 	%r5393, %lhs, %rhs;
	}
	add.s32 	%r5394, %r5361, %r5393;
	xor.b32  	%r5395, %r5374, %r5375;
	xor.b32  	%r5396, %r5389, %r5374;
	and.b32  	%r5397, %r5396, %r5395;
	xor.b32  	%r5398, %r5397, %r5374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5388, 5;
	shr.b32 	%rhs, %r5388, 27;
	add.u32 	%r5399, %lhs, %rhs;
	}
	add.s32 	%r5400, %r5394, %r5399;
	add.s32 	%r5401, %r5400, %r5398;
	add.s32 	%r5402, %r5401, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5374, 30;
	shr.b32 	%rhs, %r5374, 2;
	add.u32 	%r5403, %lhs, %rhs;
	}
	xor.b32  	%r5404, %r5219, %r5195;
	xor.b32  	%r5405, %r5404, %r5295;
	xor.b32  	%r5406, %r5405, %r5365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5406, 1;
	shr.b32 	%rhs, %r5406, 31;
	add.u32 	%r5407, %lhs, %rhs;
	}
	add.s32 	%r5408, %r5375, %r5407;
	xor.b32  	%r5409, %r5388, %r5389;
	xor.b32  	%r5410, %r5403, %r5388;
	and.b32  	%r5411, %r5410, %r5409;
	xor.b32  	%r5412, %r5411, %r5388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5402, 5;
	shr.b32 	%rhs, %r5402, 27;
	add.u32 	%r5413, %lhs, %rhs;
	}
	add.s32 	%r5414, %r5408, %r5413;
	add.s32 	%r5415, %r5414, %r5412;
	add.s32 	%r5416, %r5415, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5388, 30;
	shr.b32 	%rhs, %r5388, 2;
	add.u32 	%r5417, %lhs, %rhs;
	}
	xor.b32  	%r5418, %r5231, %r5207;
	xor.b32  	%r5419, %r5418, %r5309;
	xor.b32  	%r5420, %r5419, %r5379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5420, 1;
	shr.b32 	%rhs, %r5420, 31;
	add.u32 	%r5421, %lhs, %rhs;
	}
	add.s32 	%r5422, %r5389, %r5421;
	xor.b32  	%r5423, %r5402, %r5403;
	xor.b32  	%r5424, %r5417, %r5402;
	and.b32  	%r5425, %r5424, %r5423;
	xor.b32  	%r5426, %r5425, %r5402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5416, 5;
	shr.b32 	%rhs, %r5416, 27;
	add.u32 	%r5427, %lhs, %rhs;
	}
	add.s32 	%r5428, %r5422, %r5427;
	add.s32 	%r5429, %r5428, %r5426;
	add.s32 	%r5430, %r5429, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5402, 30;
	shr.b32 	%rhs, %r5402, 2;
	add.u32 	%r5431, %lhs, %rhs;
	}
	xor.b32  	%r5432, %r5243, %r5219;
	xor.b32  	%r5433, %r5432, %r5323;
	xor.b32  	%r5434, %r5433, %r5393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5434, 1;
	shr.b32 	%rhs, %r5434, 31;
	add.u32 	%r5435, %lhs, %rhs;
	}
	add.s32 	%r5436, %r5403, %r5435;
	xor.b32  	%r5437, %r5416, %r5417;
	xor.b32  	%r5438, %r5431, %r5416;
	and.b32  	%r5439, %r5438, %r5437;
	xor.b32  	%r5440, %r5439, %r5416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5430, 5;
	shr.b32 	%rhs, %r5430, 27;
	add.u32 	%r5441, %lhs, %rhs;
	}
	add.s32 	%r5442, %r5436, %r5441;
	add.s32 	%r5443, %r5442, %r5440;
	add.s32 	%r5444, %r5443, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5416, 30;
	shr.b32 	%rhs, %r5416, 2;
	add.u32 	%r5445, %lhs, %rhs;
	}
	xor.b32  	%r5446, %r5255, %r5231;
	xor.b32  	%r5447, %r5446, %r5337;
	xor.b32  	%r5448, %r5447, %r5407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5448, 1;
	shr.b32 	%rhs, %r5448, 31;
	add.u32 	%r5449, %lhs, %rhs;
	}
	add.s32 	%r5450, %r5417, %r5449;
	xor.b32  	%r5451, %r5430, %r5431;
	xor.b32  	%r5452, %r5445, %r5430;
	and.b32  	%r5453, %r5452, %r5451;
	xor.b32  	%r5454, %r5453, %r5430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5444, 5;
	shr.b32 	%rhs, %r5444, 27;
	add.u32 	%r5455, %lhs, %rhs;
	}
	add.s32 	%r5456, %r5450, %r5455;
	add.s32 	%r5457, %r5456, %r5454;
	add.s32 	%r5458, %r5457, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5430, 30;
	shr.b32 	%rhs, %r5430, 2;
	add.u32 	%r5459, %lhs, %rhs;
	}
	xor.b32  	%r5460, %r5267, %r5243;
	xor.b32  	%r5461, %r5460, %r5351;
	xor.b32  	%r5462, %r5461, %r5421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5462, 1;
	shr.b32 	%rhs, %r5462, 31;
	add.u32 	%r5463, %lhs, %rhs;
	}
	add.s32 	%r5464, %r5431, %r5463;
	xor.b32  	%r5465, %r5444, %r5445;
	xor.b32  	%r5466, %r5459, %r5444;
	and.b32  	%r5467, %r5466, %r5465;
	xor.b32  	%r5468, %r5467, %r5444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5458, 5;
	shr.b32 	%rhs, %r5458, 27;
	add.u32 	%r5469, %lhs, %rhs;
	}
	add.s32 	%r5470, %r5464, %r5469;
	add.s32 	%r5471, %r5470, %r5468;
	add.s32 	%r5472, %r5471, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5444, 30;
	shr.b32 	%rhs, %r5444, 2;
	add.u32 	%r5473, %lhs, %rhs;
	}
	xor.b32  	%r5474, %r5281, %r5255;
	xor.b32  	%r5475, %r5474, %r5365;
	xor.b32  	%r5476, %r5475, %r5435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5476, 1;
	shr.b32 	%rhs, %r5476, 31;
	add.u32 	%r5477, %lhs, %rhs;
	}
	add.s32 	%r5478, %r5445, %r5477;
	xor.b32  	%r5479, %r5458, %r5459;
	xor.b32  	%r5480, %r5473, %r5458;
	and.b32  	%r5481, %r5480, %r5479;
	xor.b32  	%r5482, %r5481, %r5458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5472, 5;
	shr.b32 	%rhs, %r5472, 27;
	add.u32 	%r5483, %lhs, %rhs;
	}
	add.s32 	%r5484, %r5478, %r5483;
	add.s32 	%r5485, %r5484, %r5482;
	add.s32 	%r5486, %r5485, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5458, 30;
	shr.b32 	%rhs, %r5458, 2;
	add.u32 	%r5487, %lhs, %rhs;
	}
	xor.b32  	%r5488, %r5295, %r5267;
	xor.b32  	%r5489, %r5488, %r5379;
	xor.b32  	%r5490, %r5489, %r5449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5490, 1;
	shr.b32 	%rhs, %r5490, 31;
	add.u32 	%r5491, %lhs, %rhs;
	}
	add.s32 	%r5492, %r5459, %r5491;
	xor.b32  	%r5493, %r5472, %r5473;
	xor.b32  	%r5494, %r5487, %r5472;
	and.b32  	%r5495, %r5494, %r5493;
	xor.b32  	%r5496, %r5495, %r5472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5486, 5;
	shr.b32 	%rhs, %r5486, 27;
	add.u32 	%r5497, %lhs, %rhs;
	}
	add.s32 	%r5498, %r5492, %r5497;
	add.s32 	%r5499, %r5498, %r5496;
	add.s32 	%r5500, %r5499, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5472, 30;
	shr.b32 	%rhs, %r5472, 2;
	add.u32 	%r5501, %lhs, %rhs;
	}
	xor.b32  	%r5502, %r5309, %r5281;
	xor.b32  	%r5503, %r5502, %r5393;
	xor.b32  	%r5504, %r5503, %r5463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5504, 1;
	shr.b32 	%rhs, %r5504, 31;
	add.u32 	%r5505, %lhs, %rhs;
	}
	add.s32 	%r5506, %r5473, %r5505;
	xor.b32  	%r5507, %r5486, %r5487;
	xor.b32  	%r5508, %r5501, %r5486;
	and.b32  	%r5509, %r5508, %r5507;
	xor.b32  	%r5510, %r5509, %r5486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 5;
	shr.b32 	%rhs, %r5500, 27;
	add.u32 	%r5511, %lhs, %rhs;
	}
	add.s32 	%r5512, %r5506, %r5511;
	add.s32 	%r5513, %r5512, %r5510;
	add.s32 	%r5514, %r5513, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5486, 30;
	shr.b32 	%rhs, %r5486, 2;
	add.u32 	%r5515, %lhs, %rhs;
	}
	xor.b32  	%r5516, %r5323, %r5295;
	xor.b32  	%r5517, %r5516, %r5407;
	xor.b32  	%r5518, %r5517, %r5477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5518, 1;
	shr.b32 	%rhs, %r5518, 31;
	add.u32 	%r5519, %lhs, %rhs;
	}
	add.s32 	%r5520, %r5487, %r5519;
	xor.b32  	%r5521, %r5500, %r5501;
	xor.b32  	%r5522, %r5515, %r5500;
	and.b32  	%r5523, %r5522, %r5521;
	xor.b32  	%r5524, %r5523, %r5500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5514, 5;
	shr.b32 	%rhs, %r5514, 27;
	add.u32 	%r5525, %lhs, %rhs;
	}
	add.s32 	%r5526, %r5520, %r5525;
	add.s32 	%r5527, %r5526, %r5524;
	add.s32 	%r5528, %r5527, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 30;
	shr.b32 	%rhs, %r5500, 2;
	add.u32 	%r5529, %lhs, %rhs;
	}
	xor.b32  	%r5530, %r5337, %r5309;
	xor.b32  	%r5531, %r5530, %r5421;
	xor.b32  	%r5532, %r5531, %r5491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5532, 1;
	shr.b32 	%rhs, %r5532, 31;
	add.u32 	%r5533, %lhs, %rhs;
	}
	add.s32 	%r5534, %r5501, %r5533;
	xor.b32  	%r5535, %r5514, %r5515;
	xor.b32  	%r5536, %r5529, %r5514;
	and.b32  	%r5537, %r5536, %r5535;
	xor.b32  	%r5538, %r5537, %r5514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5528, 5;
	shr.b32 	%rhs, %r5528, 27;
	add.u32 	%r5539, %lhs, %rhs;
	}
	add.s32 	%r5540, %r5534, %r5539;
	add.s32 	%r5541, %r5540, %r5538;
	add.s32 	%r5542, %r5541, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5514, 30;
	shr.b32 	%rhs, %r5514, 2;
	add.u32 	%r5543, %lhs, %rhs;
	}
	xor.b32  	%r5544, %r5351, %r5323;
	xor.b32  	%r5545, %r5544, %r5435;
	xor.b32  	%r5546, %r5545, %r5505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5546, 1;
	shr.b32 	%rhs, %r5546, 31;
	add.u32 	%r5547, %lhs, %rhs;
	}
	add.s32 	%r5548, %r5515, %r5547;
	xor.b32  	%r5549, %r5528, %r5529;
	xor.b32  	%r5550, %r5549, %r5543;
	add.s32 	%r5551, %r5548, %r5550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5542, 5;
	shr.b32 	%rhs, %r5542, 27;
	add.u32 	%r5552, %lhs, %rhs;
	}
	add.s32 	%r5553, %r5551, %r5552;
	add.s32 	%r5554, %r5553, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5528, 30;
	shr.b32 	%rhs, %r5528, 2;
	add.u32 	%r5555, %lhs, %rhs;
	}
	xor.b32  	%r5556, %r5365, %r5337;
	xor.b32  	%r5557, %r5556, %r5449;
	xor.b32  	%r5558, %r5557, %r5519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5558, 1;
	shr.b32 	%rhs, %r5558, 31;
	add.u32 	%r5559, %lhs, %rhs;
	}
	add.s32 	%r5560, %r5529, %r5559;
	xor.b32  	%r5561, %r5542, %r5543;
	xor.b32  	%r5562, %r5561, %r5555;
	add.s32 	%r5563, %r5560, %r5562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5554, 5;
	shr.b32 	%rhs, %r5554, 27;
	add.u32 	%r5564, %lhs, %rhs;
	}
	add.s32 	%r5565, %r5563, %r5564;
	add.s32 	%r5566, %r5565, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5542, 30;
	shr.b32 	%rhs, %r5542, 2;
	add.u32 	%r5567, %lhs, %rhs;
	}
	xor.b32  	%r5568, %r5379, %r5351;
	xor.b32  	%r5569, %r5568, %r5463;
	xor.b32  	%r5570, %r5569, %r5533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5570, 1;
	shr.b32 	%rhs, %r5570, 31;
	add.u32 	%r5571, %lhs, %rhs;
	}
	add.s32 	%r5572, %r5543, %r5571;
	xor.b32  	%r5573, %r5554, %r5555;
	xor.b32  	%r5574, %r5573, %r5567;
	add.s32 	%r5575, %r5572, %r5574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5566, 5;
	shr.b32 	%rhs, %r5566, 27;
	add.u32 	%r5576, %lhs, %rhs;
	}
	add.s32 	%r5577, %r5575, %r5576;
	add.s32 	%r5578, %r5577, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5554, 30;
	shr.b32 	%rhs, %r5554, 2;
	add.u32 	%r5579, %lhs, %rhs;
	}
	xor.b32  	%r5580, %r5393, %r5365;
	xor.b32  	%r5581, %r5580, %r5477;
	xor.b32  	%r5582, %r5581, %r5547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5582, 1;
	shr.b32 	%rhs, %r5582, 31;
	add.u32 	%r5583, %lhs, %rhs;
	}
	add.s32 	%r5584, %r5555, %r5583;
	xor.b32  	%r5585, %r5566, %r5567;
	xor.b32  	%r5586, %r5585, %r5579;
	add.s32 	%r5587, %r5584, %r5586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5578, 5;
	shr.b32 	%rhs, %r5578, 27;
	add.u32 	%r5588, %lhs, %rhs;
	}
	add.s32 	%r5589, %r5587, %r5588;
	add.s32 	%r5590, %r5589, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5566, 30;
	shr.b32 	%rhs, %r5566, 2;
	add.u32 	%r5591, %lhs, %rhs;
	}
	xor.b32  	%r5592, %r5407, %r5379;
	xor.b32  	%r5593, %r5592, %r5491;
	xor.b32  	%r5594, %r5593, %r5559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5594, 1;
	shr.b32 	%rhs, %r5594, 31;
	add.u32 	%r5595, %lhs, %rhs;
	}
	add.s32 	%r5596, %r5567, %r5595;
	xor.b32  	%r5597, %r5578, %r5579;
	xor.b32  	%r5598, %r5597, %r5591;
	add.s32 	%r5599, %r5596, %r5598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5590, 5;
	shr.b32 	%rhs, %r5590, 27;
	add.u32 	%r5600, %lhs, %rhs;
	}
	add.s32 	%r5601, %r5599, %r5600;
	add.s32 	%r5602, %r5601, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5578, 30;
	shr.b32 	%rhs, %r5578, 2;
	add.u32 	%r5603, %lhs, %rhs;
	}
	xor.b32  	%r5604, %r5421, %r5393;
	xor.b32  	%r5605, %r5604, %r5505;
	xor.b32  	%r5606, %r5605, %r5571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5606, 1;
	shr.b32 	%rhs, %r5606, 31;
	add.u32 	%r5607, %lhs, %rhs;
	}
	add.s32 	%r5608, %r5579, %r5607;
	xor.b32  	%r5609, %r5590, %r5591;
	xor.b32  	%r5610, %r5609, %r5603;
	add.s32 	%r5611, %r5608, %r5610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5602, 5;
	shr.b32 	%rhs, %r5602, 27;
	add.u32 	%r5612, %lhs, %rhs;
	}
	add.s32 	%r5613, %r5611, %r5612;
	add.s32 	%r5614, %r5613, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5590, 30;
	shr.b32 	%rhs, %r5590, 2;
	add.u32 	%r5615, %lhs, %rhs;
	}
	xor.b32  	%r5616, %r5435, %r5407;
	xor.b32  	%r5617, %r5616, %r5519;
	xor.b32  	%r5618, %r5617, %r5583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5618, 1;
	shr.b32 	%rhs, %r5618, 31;
	add.u32 	%r5619, %lhs, %rhs;
	}
	add.s32 	%r5620, %r5591, %r5619;
	xor.b32  	%r5621, %r5602, %r5603;
	xor.b32  	%r5622, %r5621, %r5615;
	add.s32 	%r5623, %r5620, %r5622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5614, 5;
	shr.b32 	%rhs, %r5614, 27;
	add.u32 	%r5624, %lhs, %rhs;
	}
	add.s32 	%r5625, %r5623, %r5624;
	add.s32 	%r5626, %r5625, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5602, 30;
	shr.b32 	%rhs, %r5602, 2;
	add.u32 	%r5627, %lhs, %rhs;
	}
	xor.b32  	%r5628, %r5449, %r5421;
	xor.b32  	%r5629, %r5628, %r5533;
	xor.b32  	%r5630, %r5629, %r5595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5630, 1;
	shr.b32 	%rhs, %r5630, 31;
	add.u32 	%r5631, %lhs, %rhs;
	}
	add.s32 	%r5632, %r5603, %r5631;
	xor.b32  	%r5633, %r5614, %r5615;
	xor.b32  	%r5634, %r5633, %r5627;
	add.s32 	%r5635, %r5632, %r5634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5626, 5;
	shr.b32 	%rhs, %r5626, 27;
	add.u32 	%r5636, %lhs, %rhs;
	}
	add.s32 	%r5637, %r5635, %r5636;
	add.s32 	%r5638, %r5637, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5614, 30;
	shr.b32 	%rhs, %r5614, 2;
	add.u32 	%r5639, %lhs, %rhs;
	}
	xor.b32  	%r5640, %r5463, %r5435;
	xor.b32  	%r5641, %r5640, %r5547;
	xor.b32  	%r5642, %r5641, %r5607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5642, 1;
	shr.b32 	%rhs, %r5642, 31;
	add.u32 	%r5643, %lhs, %rhs;
	}
	add.s32 	%r5644, %r5615, %r5643;
	xor.b32  	%r5645, %r5626, %r5627;
	xor.b32  	%r5646, %r5645, %r5639;
	add.s32 	%r5647, %r5644, %r5646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5638, 5;
	shr.b32 	%rhs, %r5638, 27;
	add.u32 	%r5648, %lhs, %rhs;
	}
	add.s32 	%r5649, %r5647, %r5648;
	add.s32 	%r5650, %r5649, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5626, 30;
	shr.b32 	%rhs, %r5626, 2;
	add.u32 	%r5651, %lhs, %rhs;
	}
	xor.b32  	%r5652, %r5477, %r5449;
	xor.b32  	%r5653, %r5652, %r5559;
	xor.b32  	%r5654, %r5653, %r5619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5654, 1;
	shr.b32 	%rhs, %r5654, 31;
	add.u32 	%r5655, %lhs, %rhs;
	}
	add.s32 	%r5656, %r5627, %r5655;
	xor.b32  	%r5657, %r5638, %r5639;
	xor.b32  	%r5658, %r5657, %r5651;
	add.s32 	%r5659, %r5656, %r5658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5650, 5;
	shr.b32 	%rhs, %r5650, 27;
	add.u32 	%r5660, %lhs, %rhs;
	}
	add.s32 	%r5661, %r5659, %r5660;
	add.s32 	%r5662, %r5661, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5638, 30;
	shr.b32 	%rhs, %r5638, 2;
	add.u32 	%r5663, %lhs, %rhs;
	}
	xor.b32  	%r5664, %r5491, %r5463;
	xor.b32  	%r5665, %r5664, %r5571;
	xor.b32  	%r5666, %r5665, %r5631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5666, 1;
	shr.b32 	%rhs, %r5666, 31;
	add.u32 	%r5667, %lhs, %rhs;
	}
	add.s32 	%r5668, %r5639, %r5667;
	xor.b32  	%r5669, %r5650, %r5651;
	xor.b32  	%r5670, %r5669, %r5663;
	add.s32 	%r5671, %r5668, %r5670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5662, 5;
	shr.b32 	%rhs, %r5662, 27;
	add.u32 	%r5672, %lhs, %rhs;
	}
	add.s32 	%r5673, %r5671, %r5672;
	add.s32 	%r5674, %r5673, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5650, 30;
	shr.b32 	%rhs, %r5650, 2;
	add.u32 	%r5675, %lhs, %rhs;
	}
	xor.b32  	%r5676, %r5505, %r5477;
	xor.b32  	%r5677, %r5676, %r5583;
	xor.b32  	%r5678, %r5677, %r5643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5678, 1;
	shr.b32 	%rhs, %r5678, 31;
	add.u32 	%r5679, %lhs, %rhs;
	}
	add.s32 	%r5680, %r5651, %r5679;
	xor.b32  	%r5681, %r5662, %r5663;
	xor.b32  	%r5682, %r5681, %r5675;
	add.s32 	%r5683, %r5680, %r5682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5674, 5;
	shr.b32 	%rhs, %r5674, 27;
	add.u32 	%r5684, %lhs, %rhs;
	}
	add.s32 	%r5685, %r5683, %r5684;
	add.s32 	%r5686, %r5685, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5662, 30;
	shr.b32 	%rhs, %r5662, 2;
	add.u32 	%r5687, %lhs, %rhs;
	}
	xor.b32  	%r5688, %r5519, %r5491;
	xor.b32  	%r5689, %r5688, %r5595;
	xor.b32  	%r5690, %r5689, %r5655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5690, 1;
	shr.b32 	%rhs, %r5690, 31;
	add.u32 	%r5691, %lhs, %rhs;
	}
	add.s32 	%r5692, %r5663, %r5691;
	xor.b32  	%r5693, %r5674, %r5675;
	xor.b32  	%r5694, %r5693, %r5687;
	add.s32 	%r5695, %r5692, %r5694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5686, 5;
	shr.b32 	%rhs, %r5686, 27;
	add.u32 	%r5696, %lhs, %rhs;
	}
	add.s32 	%r5697, %r5695, %r5696;
	add.s32 	%r5698, %r5697, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5674, 30;
	shr.b32 	%rhs, %r5674, 2;
	add.u32 	%r5699, %lhs, %rhs;
	}
	xor.b32  	%r5700, %r5533, %r5505;
	xor.b32  	%r5701, %r5700, %r5607;
	xor.b32  	%r5702, %r5701, %r5667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5702, 1;
	shr.b32 	%rhs, %r5702, 31;
	add.u32 	%r5703, %lhs, %rhs;
	}
	add.s32 	%r5704, %r5675, %r5703;
	xor.b32  	%r5705, %r5686, %r5687;
	xor.b32  	%r5706, %r5705, %r5699;
	add.s32 	%r5707, %r5704, %r5706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5698, 5;
	shr.b32 	%rhs, %r5698, 27;
	add.u32 	%r5708, %lhs, %rhs;
	}
	add.s32 	%r5709, %r5707, %r5708;
	add.s32 	%r5710, %r5709, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5686, 30;
	shr.b32 	%rhs, %r5686, 2;
	add.u32 	%r5711, %lhs, %rhs;
	}
	xor.b32  	%r5712, %r5547, %r5519;
	xor.b32  	%r5713, %r5712, %r5619;
	xor.b32  	%r5714, %r5713, %r5679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5714, 1;
	shr.b32 	%rhs, %r5714, 31;
	add.u32 	%r5715, %lhs, %rhs;
	}
	add.s32 	%r5716, %r5687, %r5715;
	xor.b32  	%r5717, %r5698, %r5699;
	xor.b32  	%r5718, %r5717, %r5711;
	add.s32 	%r5719, %r5716, %r5718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5710, 5;
	shr.b32 	%rhs, %r5710, 27;
	add.u32 	%r5720, %lhs, %rhs;
	}
	add.s32 	%r5721, %r5719, %r5720;
	add.s32 	%r5722, %r5721, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5698, 30;
	shr.b32 	%rhs, %r5698, 2;
	add.u32 	%r5723, %lhs, %rhs;
	}
	xor.b32  	%r5724, %r5559, %r5533;
	xor.b32  	%r5725, %r5724, %r5631;
	xor.b32  	%r5726, %r5725, %r5691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5726, 1;
	shr.b32 	%rhs, %r5726, 31;
	add.u32 	%r5727, %lhs, %rhs;
	}
	add.s32 	%r5728, %r5699, %r5727;
	xor.b32  	%r5729, %r5710, %r5711;
	xor.b32  	%r5730, %r5729, %r5723;
	add.s32 	%r5731, %r5728, %r5730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5722, 5;
	shr.b32 	%rhs, %r5722, 27;
	add.u32 	%r5732, %lhs, %rhs;
	}
	add.s32 	%r5733, %r5731, %r5732;
	add.s32 	%r5734, %r5733, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5710, 30;
	shr.b32 	%rhs, %r5710, 2;
	add.u32 	%r5735, %lhs, %rhs;
	}
	xor.b32  	%r5736, %r5571, %r5547;
	xor.b32  	%r5737, %r5736, %r5643;
	xor.b32  	%r5738, %r5737, %r5703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5738, 1;
	shr.b32 	%rhs, %r5738, 31;
	add.u32 	%r5739, %lhs, %rhs;
	}
	add.s32 	%r5740, %r5711, %r5739;
	xor.b32  	%r5741, %r5722, %r5723;
	xor.b32  	%r5742, %r5741, %r5735;
	add.s32 	%r5743, %r5740, %r5742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5734, 5;
	shr.b32 	%rhs, %r5734, 27;
	add.u32 	%r5744, %lhs, %rhs;
	}
	add.s32 	%r5745, %r5743, %r5744;
	add.s32 	%r5746, %r5745, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5722, 30;
	shr.b32 	%rhs, %r5722, 2;
	add.u32 	%r5747, %lhs, %rhs;
	}
	xor.b32  	%r5748, %r5583, %r5559;
	xor.b32  	%r5749, %r5748, %r5655;
	xor.b32  	%r5750, %r5749, %r5715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5750, 1;
	shr.b32 	%rhs, %r5750, 31;
	add.u32 	%r5751, %lhs, %rhs;
	}
	add.s32 	%r5752, %r5723, %r5751;
	xor.b32  	%r5753, %r5734, %r5735;
	xor.b32  	%r5754, %r5753, %r5747;
	add.s32 	%r5755, %r5752, %r5754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5746, 5;
	shr.b32 	%rhs, %r5746, 27;
	add.u32 	%r5756, %lhs, %rhs;
	}
	add.s32 	%r5757, %r5755, %r5756;
	add.s32 	%r5758, %r5757, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5734, 30;
	shr.b32 	%rhs, %r5734, 2;
	add.u32 	%r5759, %lhs, %rhs;
	}
	xor.b32  	%r5760, %r5595, %r5571;
	xor.b32  	%r5761, %r5760, %r5667;
	xor.b32  	%r5762, %r5761, %r5727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5762, 1;
	shr.b32 	%rhs, %r5762, 31;
	add.u32 	%r5763, %lhs, %rhs;
	}
	add.s32 	%r5764, %r5735, %r5763;
	xor.b32  	%r5765, %r5746, %r5747;
	xor.b32  	%r5766, %r5765, %r5759;
	add.s32 	%r5767, %r5764, %r5766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5758, 5;
	shr.b32 	%rhs, %r5758, 27;
	add.u32 	%r5768, %lhs, %rhs;
	}
	add.s32 	%r5769, %r5767, %r5768;
	add.s32 	%r5770, %r5769, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5746, 30;
	shr.b32 	%rhs, %r5746, 2;
	add.u32 	%r5771, %lhs, %rhs;
	}
	xor.b32  	%r5772, %r5607, %r5583;
	xor.b32  	%r5773, %r5772, %r5679;
	xor.b32  	%r5774, %r5773, %r5739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5774, 1;
	shr.b32 	%rhs, %r5774, 31;
	add.u32 	%r5775, %lhs, %rhs;
	}
	xor.b32  	%r5776, %r5758, %r5759;
	xor.b32  	%r5777, %r5776, %r5771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5770, 5;
	shr.b32 	%rhs, %r5770, 27;
	add.u32 	%r5778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5758, 30;
	shr.b32 	%rhs, %r5758, 2;
	add.u32 	%r5779, %lhs, %rhs;
	}
	add.s32 	%r5780, %r56, %r5747;
	add.s32 	%r5781, %r5780, %r5775;
	add.s32 	%r5782, %r5781, %r5777;
	add.s32 	%r5783, %r5782, %r5778;
	add.s32 	%r56, %r5783, -899497514;
	add.s32 	%r55, %r5770, %r55;
	add.s32 	%r54, %r5779, %r54;
	add.s32 	%r53, %r5771, %r53;
	add.s32 	%r52, %r5759, %r52;
	add.s32 	%r15254, %r15254, 32;
	add.s32 	%r15255, %r15255, 8;

BB6_7:
	add.s32 	%r1892, %r49, -32;
	setp.lt.s32	%p13, %r15254, %r1892;
	mul.wide.s32 	%rd30, %r15255, 4;
	add.s64 	%rd31, %rd19, %rd30;
	ld.global.u32 	%r1789, [%rd31];
	ld.global.u32 	%r1781, [%rd31+4];
	ld.global.u32 	%r1773, [%rd31+8];
	ld.global.u32 	%r1765, [%rd31+12];
	ld.global.u32 	%r1757, [%rd31+16];
	ld.global.u32 	%r1749, [%rd31+20];
	ld.global.u32 	%r1741, [%rd31+24];
	ld.global.u32 	%r1733, [%rd31+28];
	mov.u32 	%r1791, 29554;
	// inline asm
	prmt.b32 %r1732, %r1733, %r1731, %r1791;
	// inline asm
	mov.u32 	%r1795, 29040;
	// inline asm
	prmt.b32 %r1736, %r1733, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1740, %r1741, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1744, %r1741, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1748, %r1749, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1752, %r1749, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1756, %r1757, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1760, %r1757, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1764, %r1765, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1768, %r1765, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1772, %r1773, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1776, %r1773, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1780, %r1781, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1784, %r1781, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1788, %r1789, %r1731, %r1791;
	// inline asm
	// inline asm
	prmt.b32 %r1792, %r1789, %r1731, %r1795;
	// inline asm
	// inline asm
	prmt.b32 %r1796, %r1792, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1798, %r1788, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1800, %r1784, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1802, %r1780, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1804, %r1776, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1806, %r1772, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1808, %r1768, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1810, %r1764, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1812, %r1760, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1814, %r1756, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1816, %r1752, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1818, %r1748, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1820, %r1744, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1822, %r1740, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1824, %r1736, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r1826, %r1732, 0, 0x0123;
	// inline asm
	mov.u32 	%r1891, 12816;
	// inline asm
	prmt.b32 %r1828, %r1826, %r1824, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15257, %r1824, %r1822, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15258, %r1822, %r1820, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15259, %r1820, %r1818, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15260, %r1818, %r1816, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15261, %r1816, %r1814, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15262, %r1814, %r1812, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15263, %r1812, %r1810, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15264, %r1810, %r1808, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15265, %r1808, %r1806, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15266, %r1806, %r1804, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15267, %r1804, %r1802, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15268, %r1802, %r1800, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15269, %r1800, %r1798, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r15270, %r1798, %r1796, %r1891;
	// inline asm
	// inline asm
	prmt.b32 %r1888, %r1796, %r1731, %r1891;
	// inline asm
	or.b32  	%r75, %r1888, %r15248;
	@%p13 bra 	BB6_162;

	sub.s32 	%r1893, %r49, %r15254;
	shl.b32 	%r1894, %r1893, 1;
	add.s32 	%r76, %r1894, %r15247;
	setp.lt.s32	%p14, %r1894, 64;
	@%p14 bra 	BB6_9;
	bra.uni 	BB6_10;

BB6_9:
	mov.u32 	%r15256, %r1828;
	mov.u32 	%r15271, %r75;
	bra.uni 	BB6_11;

BB6_2:
	setp.ne.s32	%p3, %r1014, 2;
	mov.u32 	%r15296, %r15301;
	@%p3 bra 	BB6_14;

	add.u64 	%rd20, %SP, 240;
	cvta.to.local.u64 	%rd4, %rd20;
	mov.u64 	%rd21, 4023233417;
	st.local.u32 	[%rd4+4], %rd21;
	mov.u64 	%rd22, 1732584193;
	st.local.u32 	[%rd4], %rd22;
	mov.u64 	%rd23, 271733878;
	st.local.u32 	[%rd4+12], %rd23;
	mov.u64 	%rd24, 2562383102;
	st.local.u32 	[%rd4+8], %rd24;
	mov.u64 	%rd25, 0;
	st.local.u32 	[%rd4+20], %rd25;
	st.local.u32 	[%rd4+16], %rd25;
	st.local.u32 	[%rd4+28], %rd25;
	st.local.u32 	[%rd4+24], %rd25;
	st.local.u32 	[%rd4+36], %rd25;
	st.local.u32 	[%rd4+32], %rd25;
	st.local.u32 	[%rd4+44], %rd25;
	st.local.u32 	[%rd4+40], %rd25;
	st.local.u32 	[%rd4+52], %rd25;
	st.local.u32 	[%rd4+48], %rd25;
	st.local.u32 	[%rd4+60], %rd25;
	st.local.u32 	[%rd4+56], %rd25;
	st.local.u32 	[%rd4+68], %rd25;
	st.local.u32 	[%rd4+64], %rd25;
	st.local.u32 	[%rd4+76], %rd25;
	st.local.u32 	[%rd4+72], %rd25;
	mov.u32 	%r15296, 0;
	st.local.u32 	[%rd4+80], %r15296;
	ld.global.u8 	%r1016, [%rd3];
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd20;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32	[param2+0], %r1016;
	call.uni 
	md4_update_global_utf16le, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r2, [%rd4+80];
	and.b32  	%r1017, %r2, 63;
	bfe.u32 	%r1018, %r2, 2, 2;
	and.b32  	%r1019, %r2, 3;
	shl.b32 	%r1020, %r1019, 3;
	mov.u32 	%r1021, 255;
	shl.b32 	%r1022, %r1021, %r1020;
	setp.eq.s32	%p4, %r1018, 0;
	selp.b32	%r1023, %r1022, 0, %p4;
	setp.eq.s32	%p5, %r1018, 1;
	selp.b32	%r1024, %r1022, 0, %p5;
	setp.eq.s32	%p6, %r1018, 2;
	selp.b32	%r1025, %r1022, 0, %p6;
	setp.eq.s32	%p7, %r1018, 3;
	selp.b32	%r1026, %r1022, 0, %p7;
	bfe.u32 	%r1027, %r2, 4, 2;
	setp.eq.s32	%p8, %r1027, 0;
	selp.b32	%r1028, -2139062144, 0, %p8;
	and.b32  	%r1029, %r1023, %r1028;
	ld.local.u32 	%r1030, [%rd4+16];
	or.b32  	%r15242, %r1029, %r1030;
	ld.local.u32 	%r1031, [%rd4+20];
	ld.local.u32 	%r1032, [%rd4+24];
	ld.local.u32 	%r1033, [%rd4+28];
	ld.local.u32 	%r1034, [%rd4+32];
	ld.local.u32 	%r1035, [%rd4+36];
	ld.local.u32 	%r1036, [%rd4+40];
	ld.local.u32 	%r1037, [%rd4+44];
	ld.local.u32 	%r1038, [%rd4+48];
	ld.local.u32 	%r1039, [%rd4+52];
	ld.local.u32 	%r1040, [%rd4+56];
	ld.local.u32 	%r1041, [%rd4+60];
	ld.local.u32 	%r1042, [%rd4+64];
	ld.local.u32 	%r1043, [%rd4+68];
	ld.local.u32 	%r1044, [%rd4+72];
	ld.local.u32 	%r1045, [%rd4+76];
	ld.local.u32 	%r15246, [%rd4];
	ld.local.u32 	%r15245, [%rd4+4];
	ld.local.u32 	%r15244, [%rd4+8];
	ld.local.u32 	%r15243, [%rd4+12];
	st.local.u32 	[%rd4+16], %r15242;
	and.b32  	%r1046, %r1024, %r1028;
	or.b32  	%r15241, %r1046, %r1031;
	st.local.u32 	[%rd4+20], %r15241;
	and.b32  	%r1047, %r1025, %r1028;
	or.b32  	%r15240, %r1047, %r1032;
	st.local.u32 	[%rd4+24], %r15240;
	and.b32  	%r1048, %r1026, %r1028;
	or.b32  	%r15239, %r1048, %r1033;
	st.local.u32 	[%rd4+28], %r15239;
	setp.eq.s32	%p9, %r1027, 1;
	selp.b32	%r1049, -2139062144, 0, %p9;
	and.b32  	%r1050, %r1023, %r1049;
	or.b32  	%r15238, %r1034, %r1050;
	st.local.u32 	[%rd4+32], %r15238;
	and.b32  	%r1051, %r1024, %r1049;
	or.b32  	%r15237, %r1035, %r1051;
	st.local.u32 	[%rd4+36], %r15237;
	and.b32  	%r1052, %r1025, %r1049;
	or.b32  	%r15236, %r1036, %r1052;
	st.local.u32 	[%rd4+40], %r15236;
	and.b32  	%r1053, %r1026, %r1049;
	or.b32  	%r15235, %r1037, %r1053;
	st.local.u32 	[%rd4+44], %r15235;
	setp.eq.s32	%p10, %r1027, 2;
	selp.b32	%r1054, -2139062144, 0, %p10;
	and.b32  	%r1055, %r1023, %r1054;
	or.b32  	%r15234, %r1038, %r1055;
	st.local.u32 	[%rd4+48], %r15234;
	and.b32  	%r1056, %r1024, %r1054;
	or.b32  	%r15233, %r1039, %r1056;
	st.local.u32 	[%rd4+52], %r15233;
	and.b32  	%r1057, %r1025, %r1054;
	or.b32  	%r15232, %r1040, %r1057;
	st.local.u32 	[%rd4+56], %r15232;
	and.b32  	%r1058, %r1026, %r1054;
	or.b32  	%r15231, %r1041, %r1058;
	st.local.u32 	[%rd4+60], %r15231;
	setp.eq.s32	%p11, %r1027, 3;
	selp.b32	%r1059, -2139062144, 0, %p11;
	and.b32  	%r1060, %r1023, %r1059;
	or.b32  	%r15230, %r1042, %r1060;
	st.local.u32 	[%rd4+64], %r15230;
	and.b32  	%r1061, %r1024, %r1059;
	or.b32  	%r15229, %r1043, %r1061;
	st.local.u32 	[%rd4+68], %r15229;
	and.b32  	%r1062, %r1025, %r1059;
	or.b32  	%r17, %r1044, %r1062;
	st.local.u32 	[%rd4+72], %r17;
	and.b32  	%r1063, %r1026, %r1059;
	or.b32  	%r18, %r1045, %r1063;
	st.local.u32 	[%rd4+76], %r18;
	setp.lt.u32	%p12, %r1017, 56;
	@%p12 bra 	BB6_5;

	xor.b32  	%r1078, %r15243, %r15244;
	and.b32  	%r1079, %r1078, %r15245;
	xor.b32  	%r1080, %r1079, %r15243;
	add.s32 	%r1081, %r15242, %r15246;
	add.s32 	%r1082, %r1081, %r1080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 3;
	shr.b32 	%rhs, %r1082, 29;
	add.u32 	%r1083, %lhs, %rhs;
	}
	xor.b32  	%r1084, %r15244, %r15245;
	and.b32  	%r1085, %r1083, %r1084;
	xor.b32  	%r1086, %r1085, %r15244;
	add.s32 	%r1087, %r15241, %r15243;
	add.s32 	%r1088, %r1087, %r1086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 7;
	shr.b32 	%rhs, %r1088, 25;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1083, %r15245;
	and.b32  	%r1091, %r1089, %r1090;
	xor.b32  	%r1092, %r1091, %r15245;
	add.s32 	%r1093, %r15240, %r15244;
	add.s32 	%r1094, %r1093, %r1092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 11;
	shr.b32 	%rhs, %r1094, 21;
	add.u32 	%r1095, %lhs, %rhs;
	}
	xor.b32  	%r1096, %r1089, %r1083;
	and.b32  	%r1097, %r1095, %r1096;
	xor.b32  	%r1098, %r1097, %r1083;
	add.s32 	%r1099, %r15239, %r15245;
	add.s32 	%r1100, %r1099, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 19;
	shr.b32 	%rhs, %r1100, 13;
	add.u32 	%r1101, %lhs, %rhs;
	}
	xor.b32  	%r1102, %r1095, %r1089;
	and.b32  	%r1103, %r1101, %r1102;
	xor.b32  	%r1104, %r1103, %r1089;
	add.s32 	%r1105, %r15238, %r1083;
	add.s32 	%r1106, %r1105, %r1104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1106, 3;
	shr.b32 	%rhs, %r1106, 29;
	add.u32 	%r1107, %lhs, %rhs;
	}
	xor.b32  	%r1108, %r1101, %r1095;
	and.b32  	%r1109, %r1107, %r1108;
	xor.b32  	%r1110, %r1109, %r1095;
	add.s32 	%r1111, %r15237, %r1089;
	add.s32 	%r1112, %r1111, %r1110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 7;
	shr.b32 	%rhs, %r1112, 25;
	add.u32 	%r1113, %lhs, %rhs;
	}
	xor.b32  	%r1114, %r1107, %r1101;
	and.b32  	%r1115, %r1113, %r1114;
	xor.b32  	%r1116, %r1115, %r1101;
	add.s32 	%r1117, %r15236, %r1095;
	add.s32 	%r1118, %r1117, %r1116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1118, 11;
	shr.b32 	%rhs, %r1118, 21;
	add.u32 	%r1119, %lhs, %rhs;
	}
	xor.b32  	%r1120, %r1113, %r1107;
	and.b32  	%r1121, %r1119, %r1120;
	xor.b32  	%r1122, %r1121, %r1107;
	add.s32 	%r1123, %r15235, %r1101;
	add.s32 	%r1124, %r1123, %r1122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 19;
	shr.b32 	%rhs, %r1124, 13;
	add.u32 	%r1125, %lhs, %rhs;
	}
	xor.b32  	%r1126, %r1119, %r1113;
	and.b32  	%r1127, %r1125, %r1126;
	xor.b32  	%r1128, %r1127, %r1113;
	add.s32 	%r1129, %r15234, %r1107;
	add.s32 	%r1130, %r1129, %r1128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 3;
	shr.b32 	%rhs, %r1130, 29;
	add.u32 	%r1131, %lhs, %rhs;
	}
	xor.b32  	%r1132, %r1125, %r1119;
	and.b32  	%r1133, %r1131, %r1132;
	xor.b32  	%r1134, %r1133, %r1119;
	add.s32 	%r1135, %r15233, %r1113;
	add.s32 	%r1136, %r1135, %r1134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 7;
	shr.b32 	%rhs, %r1136, 25;
	add.u32 	%r1137, %lhs, %rhs;
	}
	xor.b32  	%r1138, %r1131, %r1125;
	and.b32  	%r1139, %r1137, %r1138;
	xor.b32  	%r1140, %r1139, %r1125;
	add.s32 	%r1141, %r15232, %r1119;
	add.s32 	%r1142, %r1141, %r1140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 11;
	shr.b32 	%rhs, %r1142, 21;
	add.u32 	%r1143, %lhs, %rhs;
	}
	xor.b32  	%r1144, %r1137, %r1131;
	and.b32  	%r1145, %r1143, %r1144;
	xor.b32  	%r1146, %r1145, %r1131;
	add.s32 	%r1147, %r15231, %r1125;
	add.s32 	%r1148, %r1147, %r1146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 19;
	shr.b32 	%rhs, %r1148, 13;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1143, %r1137;
	and.b32  	%r1151, %r1149, %r1150;
	xor.b32  	%r1152, %r1151, %r1137;
	add.s32 	%r1153, %r15230, %r1131;
	add.s32 	%r1154, %r1153, %r1152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 3;
	shr.b32 	%rhs, %r1154, 29;
	add.u32 	%r1155, %lhs, %rhs;
	}
	xor.b32  	%r1156, %r1149, %r1143;
	and.b32  	%r1157, %r1155, %r1156;
	xor.b32  	%r1158, %r1157, %r1143;
	add.s32 	%r1159, %r15229, %r1137;
	add.s32 	%r1160, %r1159, %r1158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1160, 7;
	shr.b32 	%rhs, %r1160, 25;
	add.u32 	%r1161, %lhs, %rhs;
	}
	xor.b32  	%r1162, %r1155, %r1149;
	and.b32  	%r1163, %r1161, %r1162;
	xor.b32  	%r1164, %r1163, %r1149;
	add.s32 	%r1165, %r17, %r1143;
	add.s32 	%r1166, %r1165, %r1164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 11;
	shr.b32 	%rhs, %r1166, 21;
	add.u32 	%r1167, %lhs, %rhs;
	}
	xor.b32  	%r1168, %r1161, %r1155;
	and.b32  	%r1169, %r1167, %r1168;
	xor.b32  	%r1170, %r1169, %r1155;
	add.s32 	%r1171, %r18, %r1149;
	add.s32 	%r1172, %r1171, %r1170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 19;
	shr.b32 	%rhs, %r1172, 13;
	add.u32 	%r1173, %lhs, %rhs;
	}
	add.s32 	%r1174, %r1155, %r15242;
	xor.b32  	%r1175, %r1173, %r1161;
	xor.b32  	%r1176, %r1173, %r1167;
	and.b32  	%r1177, %r1176, %r1175;
	xor.b32  	%r1178, %r1177, %r1173;
	add.s32 	%r1179, %r1174, %r1178;
	add.s32 	%r1180, %r1179, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1180, 3;
	shr.b32 	%rhs, %r1180, 29;
	add.u32 	%r1181, %lhs, %rhs;
	}
	add.s32 	%r1182, %r1161, %r15238;
	xor.b32  	%r1183, %r1181, %r1167;
	xor.b32  	%r1184, %r1181, %r1173;
	and.b32  	%r1185, %r1184, %r1183;
	xor.b32  	%r1186, %r1185, %r1181;
	add.s32 	%r1187, %r1182, %r1186;
	add.s32 	%r1188, %r1187, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 5;
	shr.b32 	%rhs, %r1188, 27;
	add.u32 	%r1189, %lhs, %rhs;
	}
	add.s32 	%r1190, %r1167, %r15234;
	xor.b32  	%r1191, %r1189, %r1173;
	xor.b32  	%r1192, %r1189, %r1181;
	and.b32  	%r1193, %r1192, %r1191;
	xor.b32  	%r1194, %r1193, %r1189;
	add.s32 	%r1195, %r1190, %r1194;
	add.s32 	%r1196, %r1195, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 9;
	shr.b32 	%rhs, %r1196, 23;
	add.u32 	%r1197, %lhs, %rhs;
	}
	add.s32 	%r1198, %r1173, %r15230;
	xor.b32  	%r1199, %r1197, %r1181;
	xor.b32  	%r1200, %r1197, %r1189;
	and.b32  	%r1201, %r1200, %r1199;
	xor.b32  	%r1202, %r1201, %r1197;
	add.s32 	%r1203, %r1198, %r1202;
	add.s32 	%r1204, %r1203, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 13;
	shr.b32 	%rhs, %r1204, 19;
	add.u32 	%r1205, %lhs, %rhs;
	}
	add.s32 	%r1206, %r1181, %r15241;
	xor.b32  	%r1207, %r1205, %r1189;
	xor.b32  	%r1208, %r1205, %r1197;
	and.b32  	%r1209, %r1208, %r1207;
	xor.b32  	%r1210, %r1209, %r1205;
	add.s32 	%r1211, %r1206, %r1210;
	add.s32 	%r1212, %r1211, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1212, 3;
	shr.b32 	%rhs, %r1212, 29;
	add.u32 	%r1213, %lhs, %rhs;
	}
	add.s32 	%r1214, %r1189, %r15237;
	xor.b32  	%r1215, %r1213, %r1197;
	xor.b32  	%r1216, %r1213, %r1205;
	and.b32  	%r1217, %r1216, %r1215;
	xor.b32  	%r1218, %r1217, %r1213;
	add.s32 	%r1219, %r1214, %r1218;
	add.s32 	%r1220, %r1219, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1220, 5;
	shr.b32 	%rhs, %r1220, 27;
	add.u32 	%r1221, %lhs, %rhs;
	}
	add.s32 	%r1222, %r1197, %r15233;
	xor.b32  	%r1223, %r1221, %r1205;
	xor.b32  	%r1224, %r1221, %r1213;
	and.b32  	%r1225, %r1224, %r1223;
	xor.b32  	%r1226, %r1225, %r1221;
	add.s32 	%r1227, %r1222, %r1226;
	add.s32 	%r1228, %r1227, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 9;
	shr.b32 	%rhs, %r1228, 23;
	add.u32 	%r1229, %lhs, %rhs;
	}
	add.s32 	%r1230, %r1205, %r15229;
	xor.b32  	%r1231, %r1229, %r1213;
	xor.b32  	%r1232, %r1229, %r1221;
	and.b32  	%r1233, %r1232, %r1231;
	xor.b32  	%r1234, %r1233, %r1229;
	add.s32 	%r1235, %r1230, %r1234;
	add.s32 	%r1236, %r1235, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 13;
	shr.b32 	%rhs, %r1236, 19;
	add.u32 	%r1237, %lhs, %rhs;
	}
	add.s32 	%r1238, %r1213, %r15240;
	xor.b32  	%r1239, %r1237, %r1221;
	xor.b32  	%r1240, %r1237, %r1229;
	and.b32  	%r1241, %r1240, %r1239;
	xor.b32  	%r1242, %r1241, %r1237;
	add.s32 	%r1243, %r1238, %r1242;
	add.s32 	%r1244, %r1243, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 3;
	shr.b32 	%rhs, %r1244, 29;
	add.u32 	%r1245, %lhs, %rhs;
	}
	add.s32 	%r1246, %r1221, %r15236;
	xor.b32  	%r1247, %r1245, %r1229;
	xor.b32  	%r1248, %r1245, %r1237;
	and.b32  	%r1249, %r1248, %r1247;
	xor.b32  	%r1250, %r1249, %r1245;
	add.s32 	%r1251, %r1246, %r1250;
	add.s32 	%r1252, %r1251, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 5;
	shr.b32 	%rhs, %r1252, 27;
	add.u32 	%r1253, %lhs, %rhs;
	}
	add.s32 	%r1254, %r1229, %r15232;
	xor.b32  	%r1255, %r1253, %r1237;
	xor.b32  	%r1256, %r1253, %r1245;
	and.b32  	%r1257, %r1256, %r1255;
	xor.b32  	%r1258, %r1257, %r1253;
	add.s32 	%r1259, %r1254, %r1258;
	add.s32 	%r1260, %r1259, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1260, 9;
	shr.b32 	%rhs, %r1260, 23;
	add.u32 	%r1261, %lhs, %rhs;
	}
	add.s32 	%r1262, %r1237, %r17;
	xor.b32  	%r1263, %r1261, %r1245;
	xor.b32  	%r1264, %r1261, %r1253;
	and.b32  	%r1265, %r1264, %r1263;
	xor.b32  	%r1266, %r1265, %r1261;
	add.s32 	%r1267, %r1262, %r1266;
	add.s32 	%r1268, %r1267, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 13;
	shr.b32 	%rhs, %r1268, 19;
	add.u32 	%r1269, %lhs, %rhs;
	}
	add.s32 	%r1270, %r1245, %r15239;
	xor.b32  	%r1271, %r1269, %r1253;
	xor.b32  	%r1272, %r1269, %r1261;
	and.b32  	%r1273, %r1272, %r1271;
	xor.b32  	%r1274, %r1273, %r1269;
	add.s32 	%r1275, %r1270, %r1274;
	add.s32 	%r1276, %r1275, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 3;
	shr.b32 	%rhs, %r1276, 29;
	add.u32 	%r1277, %lhs, %rhs;
	}
	add.s32 	%r1278, %r1253, %r15235;
	xor.b32  	%r1279, %r1277, %r1261;
	xor.b32  	%r1280, %r1277, %r1269;
	and.b32  	%r1281, %r1280, %r1279;
	xor.b32  	%r1282, %r1281, %r1277;
	add.s32 	%r1283, %r1278, %r1282;
	add.s32 	%r1284, %r1283, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 5;
	shr.b32 	%rhs, %r1284, 27;
	add.u32 	%r1285, %lhs, %rhs;
	}
	add.s32 	%r1286, %r1261, %r15231;
	xor.b32  	%r1287, %r1285, %r1269;
	xor.b32  	%r1288, %r1285, %r1277;
	and.b32  	%r1289, %r1288, %r1287;
	xor.b32  	%r1290, %r1289, %r1285;
	add.s32 	%r1291, %r1286, %r1290;
	add.s32 	%r1292, %r1291, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 9;
	shr.b32 	%rhs, %r1292, 23;
	add.u32 	%r1293, %lhs, %rhs;
	}
	add.s32 	%r1294, %r1269, %r18;
	xor.b32  	%r1295, %r1293, %r1277;
	xor.b32  	%r1296, %r1293, %r1285;
	and.b32  	%r1297, %r1296, %r1295;
	xor.b32  	%r1298, %r1297, %r1293;
	add.s32 	%r1299, %r1294, %r1298;
	add.s32 	%r1300, %r1299, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1300, 13;
	shr.b32 	%rhs, %r1300, 19;
	add.u32 	%r1301, %lhs, %rhs;
	}
	add.s32 	%r1302, %r1277, %r15242;
	xor.b32  	%r1303, %r1296, %r1301;
	add.s32 	%r1304, %r1302, %r1303;
	add.s32 	%r1305, %r1304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 3;
	shr.b32 	%rhs, %r1305, 29;
	add.u32 	%r1306, %lhs, %rhs;
	}
	add.s32 	%r1307, %r1285, %r15234;
	xor.b32  	%r1308, %r1301, %r1293;
	xor.b32  	%r1309, %r1308, %r1306;
	add.s32 	%r1310, %r1307, %r1309;
	add.s32 	%r1311, %r1310, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 9;
	shr.b32 	%rhs, %r1311, 23;
	add.u32 	%r1312, %lhs, %rhs;
	}
	add.s32 	%r1313, %r1293, %r15238;
	xor.b32  	%r1314, %r1306, %r1301;
	xor.b32  	%r1315, %r1314, %r1312;
	add.s32 	%r1316, %r1313, %r1315;
	add.s32 	%r1317, %r1316, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 11;
	shr.b32 	%rhs, %r1317, 21;
	add.u32 	%r1318, %lhs, %rhs;
	}
	add.s32 	%r1319, %r1301, %r15230;
	xor.b32  	%r1320, %r1312, %r1306;
	xor.b32  	%r1321, %r1320, %r1318;
	add.s32 	%r1322, %r1319, %r1321;
	add.s32 	%r1323, %r1322, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 15;
	shr.b32 	%rhs, %r1323, 17;
	add.u32 	%r1324, %lhs, %rhs;
	}
	add.s32 	%r1325, %r1306, %r15240;
	xor.b32  	%r1326, %r1318, %r1312;
	xor.b32  	%r1327, %r1326, %r1324;
	add.s32 	%r1328, %r1325, %r1327;
	add.s32 	%r1329, %r1328, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1329, 3;
	shr.b32 	%rhs, %r1329, 29;
	add.u32 	%r1330, %lhs, %rhs;
	}
	add.s32 	%r1331, %r1312, %r15232;
	xor.b32  	%r1332, %r1324, %r1318;
	xor.b32  	%r1333, %r1332, %r1330;
	add.s32 	%r1334, %r1331, %r1333;
	add.s32 	%r1335, %r1334, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1335, 9;
	shr.b32 	%rhs, %r1335, 23;
	add.u32 	%r1336, %lhs, %rhs;
	}
	add.s32 	%r1337, %r1318, %r15236;
	xor.b32  	%r1338, %r1330, %r1324;
	xor.b32  	%r1339, %r1338, %r1336;
	add.s32 	%r1340, %r1337, %r1339;
	add.s32 	%r1341, %r1340, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 11;
	shr.b32 	%rhs, %r1341, 21;
	add.u32 	%r1342, %lhs, %rhs;
	}
	add.s32 	%r1343, %r1324, %r17;
	xor.b32  	%r1344, %r1336, %r1330;
	xor.b32  	%r1345, %r1344, %r1342;
	add.s32 	%r1346, %r1343, %r1345;
	add.s32 	%r1347, %r1346, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 15;
	shr.b32 	%rhs, %r1347, 17;
	add.u32 	%r1348, %lhs, %rhs;
	}
	add.s32 	%r1349, %r1330, %r15241;
	xor.b32  	%r1350, %r1342, %r1336;
	xor.b32  	%r1351, %r1350, %r1348;
	add.s32 	%r1352, %r1349, %r1351;
	add.s32 	%r1353, %r1352, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1353, 3;
	shr.b32 	%rhs, %r1353, 29;
	add.u32 	%r1354, %lhs, %rhs;
	}
	add.s32 	%r1355, %r1336, %r15233;
	xor.b32  	%r1356, %r1348, %r1342;
	xor.b32  	%r1357, %r1356, %r1354;
	add.s32 	%r1358, %r1355, %r1357;
	add.s32 	%r1359, %r1358, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 9;
	shr.b32 	%rhs, %r1359, 23;
	add.u32 	%r1360, %lhs, %rhs;
	}
	add.s32 	%r1361, %r1342, %r15237;
	xor.b32  	%r1362, %r1354, %r1348;
	xor.b32  	%r1363, %r1362, %r1360;
	add.s32 	%r1364, %r1361, %r1363;
	add.s32 	%r1365, %r1364, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1365, 11;
	shr.b32 	%rhs, %r1365, 21;
	add.u32 	%r1366, %lhs, %rhs;
	}
	add.s32 	%r1367, %r1348, %r15229;
	xor.b32  	%r1368, %r1360, %r1354;
	xor.b32  	%r1369, %r1368, %r1366;
	add.s32 	%r1370, %r1367, %r1369;
	add.s32 	%r1371, %r1370, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1371, 15;
	shr.b32 	%rhs, %r1371, 17;
	add.u32 	%r1372, %lhs, %rhs;
	}
	add.s32 	%r1373, %r1354, %r15239;
	xor.b32  	%r1374, %r1366, %r1360;
	xor.b32  	%r1375, %r1374, %r1372;
	add.s32 	%r1376, %r1373, %r1375;
	add.s32 	%r1377, %r1376, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 3;
	shr.b32 	%rhs, %r1377, 29;
	add.u32 	%r1378, %lhs, %rhs;
	}
	add.s32 	%r1379, %r1360, %r15231;
	xor.b32  	%r1380, %r1372, %r1366;
	xor.b32  	%r1381, %r1380, %r1378;
	add.s32 	%r1382, %r1379, %r1381;
	add.s32 	%r1383, %r1382, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1383, 9;
	shr.b32 	%rhs, %r1383, 23;
	add.u32 	%r1384, %lhs, %rhs;
	}
	add.s32 	%r1385, %r1366, %r15235;
	xor.b32  	%r1386, %r1378, %r1372;
	xor.b32  	%r1387, %r1386, %r1384;
	add.s32 	%r1388, %r1385, %r1387;
	add.s32 	%r1389, %r1388, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1389, 11;
	shr.b32 	%rhs, %r1389, 21;
	add.u32 	%r1390, %lhs, %rhs;
	}
	add.s32 	%r1391, %r1372, %r18;
	xor.b32  	%r1392, %r1384, %r1378;
	xor.b32  	%r1393, %r1392, %r1390;
	add.s32 	%r1394, %r1391, %r1393;
	add.s32 	%r1395, %r1394, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 15;
	shr.b32 	%rhs, %r1395, 17;
	add.u32 	%r1396, %lhs, %rhs;
	}
	add.s32 	%r15246, %r15246, %r1378;
	st.local.u32 	[%rd4], %r15246;
	add.s32 	%r15245, %r15245, %r1396;
	st.local.u32 	[%rd4+4], %r15245;
	add.s32 	%r15244, %r15244, %r1390;
	st.local.u32 	[%rd4+8], %r15244;
	add.s32 	%r15243, %r15243, %r1384;
	st.local.u32 	[%rd4+12], %r15243;
	mov.u32 	%r15229, 0;
	st.local.u32 	[%rd4+16], %r15229;
	st.local.u32 	[%rd4+20], %r15229;
	st.local.u32 	[%rd4+24], %r15229;
	st.local.u32 	[%rd4+28], %r15229;
	st.local.u32 	[%rd4+32], %r15229;
	st.local.u32 	[%rd4+36], %r15229;
	st.local.u32 	[%rd4+40], %r15229;
	st.local.u32 	[%rd4+44], %r15229;
	st.local.u32 	[%rd4+48], %r15229;
	st.local.u32 	[%rd4+52], %r15229;
	st.local.u32 	[%rd4+56], %r15229;
	st.local.u32 	[%rd4+60], %r15229;
	st.local.u32 	[%rd4+64], %r15229;
	st.local.u32 	[%rd4+68], %r15229;
	st.local.u32 	[%rd4+72], %r15229;
	st.local.u32 	[%rd4+76], %r15229;
	mov.u32 	%r15230, %r15229;
	mov.u32 	%r15231, %r15229;
	mov.u32 	%r15232, %r15229;
	mov.u32 	%r15233, %r15229;
	mov.u32 	%r15234, %r15229;
	mov.u32 	%r15235, %r15229;
	mov.u32 	%r15236, %r15229;
	mov.u32 	%r15237, %r15229;
	mov.u32 	%r15238, %r15229;
	mov.u32 	%r15239, %r15229;
	mov.u32 	%r15240, %r15229;
	mov.u32 	%r15241, %r15229;
	mov.u32 	%r15242, %r15229;

BB6_5:
	shl.b32 	%r1406, %r2, 3;
	st.local.u32 	[%rd4+72], %r1406;
	st.local.u32 	[%rd4+76], %r15296;
	xor.b32  	%r1407, %r15243, %r15244;
	and.b32  	%r1408, %r1407, %r15245;
	xor.b32  	%r1409, %r1408, %r15243;
	add.s32 	%r1410, %r15242, %r15246;
	add.s32 	%r1411, %r1410, %r1409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 3;
	shr.b32 	%rhs, %r1411, 29;
	add.u32 	%r1412, %lhs, %rhs;
	}
	xor.b32  	%r1413, %r15244, %r15245;
	and.b32  	%r1414, %r1412, %r1413;
	xor.b32  	%r1415, %r1414, %r15244;
	add.s32 	%r1416, %r15241, %r15243;
	add.s32 	%r1417, %r1416, %r1415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1417, 7;
	shr.b32 	%rhs, %r1417, 25;
	add.u32 	%r1418, %lhs, %rhs;
	}
	xor.b32  	%r1419, %r1412, %r15245;
	and.b32  	%r1420, %r1418, %r1419;
	xor.b32  	%r1421, %r1420, %r15245;
	add.s32 	%r1422, %r15240, %r15244;
	add.s32 	%r1423, %r1422, %r1421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 11;
	shr.b32 	%rhs, %r1423, 21;
	add.u32 	%r1424, %lhs, %rhs;
	}
	xor.b32  	%r1425, %r1418, %r1412;
	and.b32  	%r1426, %r1424, %r1425;
	xor.b32  	%r1427, %r1426, %r1412;
	add.s32 	%r1428, %r15239, %r15245;
	add.s32 	%r1429, %r1428, %r1427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1429, 19;
	shr.b32 	%rhs, %r1429, 13;
	add.u32 	%r1430, %lhs, %rhs;
	}
	xor.b32  	%r1431, %r1424, %r1418;
	and.b32  	%r1432, %r1430, %r1431;
	xor.b32  	%r1433, %r1432, %r1418;
	add.s32 	%r1434, %r15238, %r1412;
	add.s32 	%r1435, %r1434, %r1433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 3;
	shr.b32 	%rhs, %r1435, 29;
	add.u32 	%r1436, %lhs, %rhs;
	}
	xor.b32  	%r1437, %r1430, %r1424;
	and.b32  	%r1438, %r1436, %r1437;
	xor.b32  	%r1439, %r1438, %r1424;
	add.s32 	%r1440, %r15237, %r1418;
	add.s32 	%r1441, %r1440, %r1439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 7;
	shr.b32 	%rhs, %r1441, 25;
	add.u32 	%r1442, %lhs, %rhs;
	}
	xor.b32  	%r1443, %r1436, %r1430;
	and.b32  	%r1444, %r1442, %r1443;
	xor.b32  	%r1445, %r1444, %r1430;
	add.s32 	%r1446, %r15236, %r1424;
	add.s32 	%r1447, %r1446, %r1445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 11;
	shr.b32 	%rhs, %r1447, 21;
	add.u32 	%r1448, %lhs, %rhs;
	}
	xor.b32  	%r1449, %r1442, %r1436;
	and.b32  	%r1450, %r1448, %r1449;
	xor.b32  	%r1451, %r1450, %r1436;
	add.s32 	%r1452, %r15235, %r1430;
	add.s32 	%r1453, %r1452, %r1451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 19;
	shr.b32 	%rhs, %r1453, 13;
	add.u32 	%r1454, %lhs, %rhs;
	}
	xor.b32  	%r1455, %r1448, %r1442;
	and.b32  	%r1456, %r1454, %r1455;
	xor.b32  	%r1457, %r1456, %r1442;
	add.s32 	%r1458, %r15234, %r1436;
	add.s32 	%r1459, %r1458, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 3;
	shr.b32 	%rhs, %r1459, 29;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r1454, %r1448;
	and.b32  	%r1462, %r1460, %r1461;
	xor.b32  	%r1463, %r1462, %r1448;
	add.s32 	%r1464, %r15233, %r1442;
	add.s32 	%r1465, %r1464, %r1463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 7;
	shr.b32 	%rhs, %r1465, 25;
	add.u32 	%r1466, %lhs, %rhs;
	}
	xor.b32  	%r1467, %r1460, %r1454;
	and.b32  	%r1468, %r1466, %r1467;
	xor.b32  	%r1469, %r1468, %r1454;
	add.s32 	%r1470, %r15232, %r1448;
	add.s32 	%r1471, %r1470, %r1469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 11;
	shr.b32 	%rhs, %r1471, 21;
	add.u32 	%r1472, %lhs, %rhs;
	}
	xor.b32  	%r1473, %r1466, %r1460;
	and.b32  	%r1474, %r1472, %r1473;
	xor.b32  	%r1475, %r1474, %r1460;
	add.s32 	%r1476, %r15231, %r1454;
	add.s32 	%r1477, %r1476, %r1475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 19;
	shr.b32 	%rhs, %r1477, 13;
	add.u32 	%r1478, %lhs, %rhs;
	}
	xor.b32  	%r1479, %r1472, %r1466;
	and.b32  	%r1480, %r1478, %r1479;
	xor.b32  	%r1481, %r1480, %r1466;
	add.s32 	%r1482, %r15230, %r1460;
	add.s32 	%r1483, %r1482, %r1481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 3;
	shr.b32 	%rhs, %r1483, 29;
	add.u32 	%r1484, %lhs, %rhs;
	}
	xor.b32  	%r1485, %r1478, %r1472;
	and.b32  	%r1486, %r1484, %r1485;
	xor.b32  	%r1487, %r1486, %r1472;
	add.s32 	%r1488, %r15229, %r1466;
	add.s32 	%r1489, %r1488, %r1487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1489, 7;
	shr.b32 	%rhs, %r1489, 25;
	add.u32 	%r1490, %lhs, %rhs;
	}
	xor.b32  	%r1491, %r1484, %r1478;
	and.b32  	%r1492, %r1490, %r1491;
	xor.b32  	%r1493, %r1492, %r1478;
	add.s32 	%r1494, %r1406, %r1472;
	add.s32 	%r1495, %r1494, %r1493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1495, 11;
	shr.b32 	%rhs, %r1495, 21;
	add.u32 	%r1496, %lhs, %rhs;
	}
	xor.b32  	%r1497, %r1490, %r1484;
	and.b32  	%r1498, %r1496, %r1497;
	xor.b32  	%r1499, %r1498, %r1484;
	add.s32 	%r1500, %r1478, %r1499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 19;
	shr.b32 	%rhs, %r1500, 13;
	add.u32 	%r1501, %lhs, %rhs;
	}
	add.s32 	%r1502, %r1484, %r15242;
	xor.b32  	%r1503, %r1501, %r1490;
	xor.b32  	%r1504, %r1501, %r1496;
	and.b32  	%r1505, %r1504, %r1503;
	xor.b32  	%r1506, %r1505, %r1501;
	add.s32 	%r1507, %r1502, %r1506;
	add.s32 	%r1508, %r1507, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 3;
	shr.b32 	%rhs, %r1508, 29;
	add.u32 	%r1509, %lhs, %rhs;
	}
	add.s32 	%r1510, %r1490, %r15238;
	xor.b32  	%r1511, %r1509, %r1496;
	xor.b32  	%r1512, %r1509, %r1501;
	and.b32  	%r1513, %r1512, %r1511;
	xor.b32  	%r1514, %r1513, %r1509;
	add.s32 	%r1515, %r1510, %r1514;
	add.s32 	%r1516, %r1515, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1516, 5;
	shr.b32 	%rhs, %r1516, 27;
	add.u32 	%r1517, %lhs, %rhs;
	}
	add.s32 	%r1518, %r1496, %r15234;
	xor.b32  	%r1519, %r1517, %r1501;
	xor.b32  	%r1520, %r1517, %r1509;
	and.b32  	%r1521, %r1520, %r1519;
	xor.b32  	%r1522, %r1521, %r1517;
	add.s32 	%r1523, %r1518, %r1522;
	add.s32 	%r1524, %r1523, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 9;
	shr.b32 	%rhs, %r1524, 23;
	add.u32 	%r1525, %lhs, %rhs;
	}
	add.s32 	%r1526, %r1501, %r15230;
	xor.b32  	%r1527, %r1525, %r1509;
	xor.b32  	%r1528, %r1525, %r1517;
	and.b32  	%r1529, %r1528, %r1527;
	xor.b32  	%r1530, %r1529, %r1525;
	add.s32 	%r1531, %r1526, %r1530;
	add.s32 	%r1532, %r1531, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 13;
	shr.b32 	%rhs, %r1532, 19;
	add.u32 	%r1533, %lhs, %rhs;
	}
	add.s32 	%r1534, %r1509, %r15241;
	xor.b32  	%r1535, %r1533, %r1517;
	xor.b32  	%r1536, %r1533, %r1525;
	and.b32  	%r1537, %r1536, %r1535;
	xor.b32  	%r1538, %r1537, %r1533;
	add.s32 	%r1539, %r1534, %r1538;
	add.s32 	%r1540, %r1539, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1540, 3;
	shr.b32 	%rhs, %r1540, 29;
	add.u32 	%r1541, %lhs, %rhs;
	}
	add.s32 	%r1542, %r1517, %r15237;
	xor.b32  	%r1543, %r1541, %r1525;
	xor.b32  	%r1544, %r1541, %r1533;
	and.b32  	%r1545, %r1544, %r1543;
	xor.b32  	%r1546, %r1545, %r1541;
	add.s32 	%r1547, %r1542, %r1546;
	add.s32 	%r1548, %r1547, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1548, 5;
	shr.b32 	%rhs, %r1548, 27;
	add.u32 	%r1549, %lhs, %rhs;
	}
	add.s32 	%r1550, %r1525, %r15233;
	xor.b32  	%r1551, %r1549, %r1533;
	xor.b32  	%r1552, %r1549, %r1541;
	and.b32  	%r1553, %r1552, %r1551;
	xor.b32  	%r1554, %r1553, %r1549;
	add.s32 	%r1555, %r1550, %r1554;
	add.s32 	%r1556, %r1555, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1556, 9;
	shr.b32 	%rhs, %r1556, 23;
	add.u32 	%r1557, %lhs, %rhs;
	}
	add.s32 	%r1558, %r1533, %r15229;
	xor.b32  	%r1559, %r1557, %r1541;
	xor.b32  	%r1560, %r1557, %r1549;
	and.b32  	%r1561, %r1560, %r1559;
	xor.b32  	%r1562, %r1561, %r1557;
	add.s32 	%r1563, %r1558, %r1562;
	add.s32 	%r1564, %r1563, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 13;
	shr.b32 	%rhs, %r1564, 19;
	add.u32 	%r1565, %lhs, %rhs;
	}
	add.s32 	%r1566, %r1541, %r15240;
	xor.b32  	%r1567, %r1565, %r1549;
	xor.b32  	%r1568, %r1565, %r1557;
	and.b32  	%r1569, %r1568, %r1567;
	xor.b32  	%r1570, %r1569, %r1565;
	add.s32 	%r1571, %r1566, %r1570;
	add.s32 	%r1572, %r1571, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1572, 3;
	shr.b32 	%rhs, %r1572, 29;
	add.u32 	%r1573, %lhs, %rhs;
	}
	add.s32 	%r1574, %r1549, %r15236;
	xor.b32  	%r1575, %r1573, %r1557;
	xor.b32  	%r1576, %r1573, %r1565;
	and.b32  	%r1577, %r1576, %r1575;
	xor.b32  	%r1578, %r1577, %r1573;
	add.s32 	%r1579, %r1574, %r1578;
	add.s32 	%r1580, %r1579, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 5;
	shr.b32 	%rhs, %r1580, 27;
	add.u32 	%r1581, %lhs, %rhs;
	}
	add.s32 	%r1582, %r1557, %r15232;
	xor.b32  	%r1583, %r1581, %r1565;
	xor.b32  	%r1584, %r1581, %r1573;
	and.b32  	%r1585, %r1584, %r1583;
	xor.b32  	%r1586, %r1585, %r1581;
	add.s32 	%r1587, %r1582, %r1586;
	add.s32 	%r1588, %r1587, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1588, 9;
	shr.b32 	%rhs, %r1588, 23;
	add.u32 	%r1589, %lhs, %rhs;
	}
	add.s32 	%r1590, %r1565, %r1406;
	xor.b32  	%r1591, %r1589, %r1573;
	xor.b32  	%r1592, %r1589, %r1581;
	and.b32  	%r1593, %r1592, %r1591;
	xor.b32  	%r1594, %r1593, %r1589;
	add.s32 	%r1595, %r1590, %r1594;
	add.s32 	%r1596, %r1595, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 13;
	shr.b32 	%rhs, %r1596, 19;
	add.u32 	%r1597, %lhs, %rhs;
	}
	add.s32 	%r1598, %r1573, %r15239;
	xor.b32  	%r1599, %r1597, %r1581;
	xor.b32  	%r1600, %r1597, %r1589;
	and.b32  	%r1601, %r1600, %r1599;
	xor.b32  	%r1602, %r1601, %r1597;
	add.s32 	%r1603, %r1598, %r1602;
	add.s32 	%r1604, %r1603, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1604, 3;
	shr.b32 	%rhs, %r1604, 29;
	add.u32 	%r1605, %lhs, %rhs;
	}
	add.s32 	%r1606, %r1581, %r15235;
	xor.b32  	%r1607, %r1605, %r1589;
	xor.b32  	%r1608, %r1605, %r1597;
	and.b32  	%r1609, %r1608, %r1607;
	xor.b32  	%r1610, %r1609, %r1605;
	add.s32 	%r1611, %r1606, %r1610;
	add.s32 	%r1612, %r1611, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1612, 5;
	shr.b32 	%rhs, %r1612, 27;
	add.u32 	%r1613, %lhs, %rhs;
	}
	add.s32 	%r1614, %r1589, %r15231;
	xor.b32  	%r1615, %r1613, %r1597;
	xor.b32  	%r1616, %r1613, %r1605;
	and.b32  	%r1617, %r1616, %r1615;
	xor.b32  	%r1618, %r1617, %r1613;
	add.s32 	%r1619, %r1614, %r1618;
	add.s32 	%r1620, %r1619, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1620, 9;
	shr.b32 	%rhs, %r1620, 23;
	add.u32 	%r1621, %lhs, %rhs;
	}
	xor.b32  	%r1622, %r1621, %r1605;
	xor.b32  	%r1623, %r1621, %r1613;
	and.b32  	%r1624, %r1623, %r1622;
	xor.b32  	%r1625, %r1624, %r1621;
	add.s32 	%r1626, %r1597, %r1625;
	add.s32 	%r1627, %r1626, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1627, 13;
	shr.b32 	%rhs, %r1627, 19;
	add.u32 	%r1628, %lhs, %rhs;
	}
	add.s32 	%r1629, %r1605, %r15242;
	xor.b32  	%r1630, %r1623, %r1628;
	add.s32 	%r1631, %r1629, %r1630;
	add.s32 	%r1632, %r1631, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 3;
	shr.b32 	%rhs, %r1632, 29;
	add.u32 	%r1633, %lhs, %rhs;
	}
	add.s32 	%r1634, %r1613, %r15234;
	xor.b32  	%r1635, %r1628, %r1621;
	xor.b32  	%r1636, %r1635, %r1633;
	add.s32 	%r1637, %r1634, %r1636;
	add.s32 	%r1638, %r1637, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 9;
	shr.b32 	%rhs, %r1638, 23;
	add.u32 	%r1639, %lhs, %rhs;
	}
	add.s32 	%r1640, %r1621, %r15238;
	xor.b32  	%r1641, %r1633, %r1628;
	xor.b32  	%r1642, %r1641, %r1639;
	add.s32 	%r1643, %r1640, %r1642;
	add.s32 	%r1644, %r1643, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1644, 11;
	shr.b32 	%rhs, %r1644, 21;
	add.u32 	%r1645, %lhs, %rhs;
	}
	add.s32 	%r1646, %r1628, %r15230;
	xor.b32  	%r1647, %r1639, %r1633;
	xor.b32  	%r1648, %r1647, %r1645;
	add.s32 	%r1649, %r1646, %r1648;
	add.s32 	%r1650, %r1649, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1650, 15;
	shr.b32 	%rhs, %r1650, 17;
	add.u32 	%r1651, %lhs, %rhs;
	}
	add.s32 	%r1652, %r1633, %r15240;
	xor.b32  	%r1653, %r1645, %r1639;
	xor.b32  	%r1654, %r1653, %r1651;
	add.s32 	%r1655, %r1652, %r1654;
	add.s32 	%r1656, %r1655, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1656, 3;
	shr.b32 	%rhs, %r1656, 29;
	add.u32 	%r1657, %lhs, %rhs;
	}
	add.s32 	%r1658, %r1639, %r15232;
	xor.b32  	%r1659, %r1651, %r1645;
	xor.b32  	%r1660, %r1659, %r1657;
	add.s32 	%r1661, %r1658, %r1660;
	add.s32 	%r1662, %r1661, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1662, 9;
	shr.b32 	%rhs, %r1662, 23;
	add.u32 	%r1663, %lhs, %rhs;
	}
	add.s32 	%r1664, %r1645, %r15236;
	xor.b32  	%r1665, %r1657, %r1651;
	xor.b32  	%r1666, %r1665, %r1663;
	add.s32 	%r1667, %r1664, %r1666;
	add.s32 	%r1668, %r1667, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 11;
	shr.b32 	%rhs, %r1668, 21;
	add.u32 	%r1669, %lhs, %rhs;
	}
	add.s32 	%r1670, %r1651, %r1406;
	xor.b32  	%r1671, %r1663, %r1657;
	xor.b32  	%r1672, %r1671, %r1669;
	add.s32 	%r1673, %r1670, %r1672;
	add.s32 	%r1674, %r1673, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 15;
	shr.b32 	%rhs, %r1674, 17;
	add.u32 	%r1675, %lhs, %rhs;
	}
	add.s32 	%r1676, %r1657, %r15241;
	xor.b32  	%r1677, %r1669, %r1663;
	xor.b32  	%r1678, %r1677, %r1675;
	add.s32 	%r1679, %r1676, %r1678;
	add.s32 	%r1680, %r1679, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 3;
	shr.b32 	%rhs, %r1680, 29;
	add.u32 	%r1681, %lhs, %rhs;
	}
	add.s32 	%r1682, %r1663, %r15233;
	xor.b32  	%r1683, %r1675, %r1669;
	xor.b32  	%r1684, %r1683, %r1681;
	add.s32 	%r1685, %r1682, %r1684;
	add.s32 	%r1686, %r1685, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 9;
	shr.b32 	%rhs, %r1686, 23;
	add.u32 	%r1687, %lhs, %rhs;
	}
	add.s32 	%r1688, %r1669, %r15237;
	xor.b32  	%r1689, %r1681, %r1675;
	xor.b32  	%r1690, %r1689, %r1687;
	add.s32 	%r1691, %r1688, %r1690;
	add.s32 	%r1692, %r1691, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1692, 11;
	shr.b32 	%rhs, %r1692, 21;
	add.u32 	%r1693, %lhs, %rhs;
	}
	add.s32 	%r1694, %r1675, %r15229;
	xor.b32  	%r1695, %r1687, %r1681;
	xor.b32  	%r1696, %r1695, %r1693;
	add.s32 	%r1697, %r1694, %r1696;
	add.s32 	%r1698, %r1697, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1698, 15;
	shr.b32 	%rhs, %r1698, 17;
	add.u32 	%r1699, %lhs, %rhs;
	}
	add.s32 	%r1700, %r1681, %r15239;
	xor.b32  	%r1701, %r1693, %r1687;
	xor.b32  	%r1702, %r1701, %r1699;
	add.s32 	%r1703, %r1700, %r1702;
	add.s32 	%r1704, %r1703, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1704, 3;
	shr.b32 	%rhs, %r1704, 29;
	add.u32 	%r1705, %lhs, %rhs;
	}
	add.s32 	%r1706, %r1687, %r15231;
	xor.b32  	%r1707, %r1699, %r1693;
	xor.b32  	%r1708, %r1707, %r1705;
	add.s32 	%r1709, %r1706, %r1708;
	add.s32 	%r1710, %r1709, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 9;
	shr.b32 	%rhs, %r1710, 23;
	add.u32 	%r1711, %lhs, %rhs;
	}
	add.s32 	%r1712, %r1693, %r15235;
	xor.b32  	%r1713, %r1705, %r1699;
	xor.b32  	%r1714, %r1713, %r1711;
	add.s32 	%r1715, %r1712, %r1714;
	add.s32 	%r1716, %r1715, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 11;
	shr.b32 	%rhs, %r1716, 21;
	add.u32 	%r1717, %lhs, %rhs;
	}
	xor.b32  	%r1718, %r1711, %r1705;
	xor.b32  	%r1719, %r1718, %r1717;
	add.s32 	%r1720, %r1699, %r1719;
	add.s32 	%r1721, %r1720, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1721, 15;
	shr.b32 	%rhs, %r1721, 17;
	add.u32 	%r1722, %lhs, %rhs;
	}
	add.s32 	%r1398, %r15246, %r1705;
	st.local.u32 	[%rd4], %r1398;
	add.s32 	%r1400, %r15245, %r1722;
	st.local.u32 	[%rd4+4], %r1400;
	add.s32 	%r1402, %r15244, %r1717;
	st.local.u32 	[%rd4+8], %r1402;
	add.s32 	%r1404, %r15243, %r1711;
	st.local.u32 	[%rd4+12], %r1404;
	// inline asm
	prmt.b32 %r15300, %r1398, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r15299, %r1400, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r15298, %r1402, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r15297, %r1404, 0, 0x0123;
	// inline asm
	bra.uni 	BB6_14;

BB6_10:
	mov.u32 	%r15256, 0;
	// inline asm
	prmt.b32 %r15271, %r15256, %r1826, %r1891;
	// inline asm
	xor.b32  	%r1914, %r54, %r53;
	and.b32  	%r1915, %r1914, %r55;
	xor.b32  	%r1916, %r1915, %r53;
	add.s32 	%r1917, %r52, %r1916;
	add.s32 	%r1918, %r1917, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 5;
	shr.b32 	%rhs, %r56, 27;
	add.u32 	%r1919, %lhs, %rhs;
	}
	add.s32 	%r1920, %r1918, %r1919;
	add.s32 	%r1921, %r1920, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 30;
	shr.b32 	%rhs, %r55, 2;
	add.u32 	%r1922, %lhs, %rhs;
	}
	xor.b32  	%r1923, %r1922, %r54;
	and.b32  	%r1924, %r1923, %r56;
	xor.b32  	%r1925, %r1924, %r54;
	add.s32 	%r1926, %r53, %r15270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1921, 5;
	shr.b32 	%rhs, %r1921, 27;
	add.u32 	%r1927, %lhs, %rhs;
	}
	add.s32 	%r1928, %r1926, %r1927;
	add.s32 	%r1929, %r1928, %r1925;
	add.s32 	%r1930, %r1929, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 30;
	shr.b32 	%rhs, %r56, 2;
	add.u32 	%r1931, %lhs, %rhs;
	}
	xor.b32  	%r1932, %r1931, %r1922;
	and.b32  	%r1933, %r1932, %r1921;
	xor.b32  	%r1934, %r1933, %r1922;
	add.s32 	%r1935, %r54, %r15269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 5;
	shr.b32 	%rhs, %r1930, 27;
	add.u32 	%r1936, %lhs, %rhs;
	}
	add.s32 	%r1937, %r1935, %r1936;
	add.s32 	%r1938, %r1937, %r1934;
	add.s32 	%r1939, %r1938, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1921, 30;
	shr.b32 	%rhs, %r1921, 2;
	add.u32 	%r1940, %lhs, %rhs;
	}
	xor.b32  	%r1941, %r1940, %r1931;
	and.b32  	%r1942, %r1941, %r1930;
	xor.b32  	%r1943, %r1942, %r1931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 5;
	shr.b32 	%rhs, %r1939, 27;
	add.u32 	%r1944, %lhs, %rhs;
	}
	add.s32 	%r1945, %r15268, %r1922;
	add.s32 	%r1946, %r1945, %r1944;
	add.s32 	%r1947, %r1946, %r1943;
	add.s32 	%r1948, %r1947, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1930, 30;
	shr.b32 	%rhs, %r1930, 2;
	add.u32 	%r1949, %lhs, %rhs;
	}
	xor.b32  	%r1950, %r1949, %r1940;
	and.b32  	%r1951, %r1950, %r1939;
	xor.b32  	%r1952, %r1951, %r1940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 5;
	shr.b32 	%rhs, %r1948, 27;
	add.u32 	%r1953, %lhs, %rhs;
	}
	add.s32 	%r1954, %r15267, %r1931;
	add.s32 	%r1955, %r1954, %r1953;
	add.s32 	%r1956, %r1955, %r1952;
	add.s32 	%r1957, %r1956, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 30;
	shr.b32 	%rhs, %r1939, 2;
	add.u32 	%r1958, %lhs, %rhs;
	}
	xor.b32  	%r1959, %r1958, %r1949;
	and.b32  	%r1960, %r1959, %r1948;
	xor.b32  	%r1961, %r1960, %r1949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 5;
	shr.b32 	%rhs, %r1957, 27;
	add.u32 	%r1962, %lhs, %rhs;
	}
	add.s32 	%r1963, %r15266, %r1940;
	add.s32 	%r1964, %r1963, %r1962;
	add.s32 	%r1965, %r1964, %r1961;
	add.s32 	%r1966, %r1965, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 30;
	shr.b32 	%rhs, %r1948, 2;
	add.u32 	%r1967, %lhs, %rhs;
	}
	xor.b32  	%r1968, %r1967, %r1958;
	and.b32  	%r1969, %r1968, %r1957;
	xor.b32  	%r1970, %r1969, %r1958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 5;
	shr.b32 	%rhs, %r1966, 27;
	add.u32 	%r1971, %lhs, %rhs;
	}
	add.s32 	%r1972, %r15265, %r1949;
	add.s32 	%r1973, %r1972, %r1971;
	add.s32 	%r1974, %r1973, %r1970;
	add.s32 	%r1975, %r1974, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 30;
	shr.b32 	%rhs, %r1957, 2;
	add.u32 	%r1976, %lhs, %rhs;
	}
	xor.b32  	%r1977, %r1976, %r1967;
	and.b32  	%r1978, %r1977, %r1966;
	xor.b32  	%r1979, %r1978, %r1967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 5;
	shr.b32 	%rhs, %r1975, 27;
	add.u32 	%r1980, %lhs, %rhs;
	}
	add.s32 	%r1981, %r15264, %r1958;
	add.s32 	%r1982, %r1981, %r1980;
	add.s32 	%r1983, %r1982, %r1979;
	add.s32 	%r1984, %r1983, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 30;
	shr.b32 	%rhs, %r1966, 2;
	add.u32 	%r1985, %lhs, %rhs;
	}
	xor.b32  	%r1986, %r1985, %r1976;
	and.b32  	%r1987, %r1986, %r1975;
	xor.b32  	%r1988, %r1987, %r1976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 5;
	shr.b32 	%rhs, %r1984, 27;
	add.u32 	%r1989, %lhs, %rhs;
	}
	add.s32 	%r1990, %r15263, %r1967;
	add.s32 	%r1991, %r1990, %r1989;
	add.s32 	%r1992, %r1991, %r1988;
	add.s32 	%r1993, %r1992, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 30;
	shr.b32 	%rhs, %r1975, 2;
	add.u32 	%r1994, %lhs, %rhs;
	}
	xor.b32  	%r1995, %r1994, %r1985;
	and.b32  	%r1996, %r1995, %r1984;
	xor.b32  	%r1997, %r1996, %r1985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 5;
	shr.b32 	%rhs, %r1993, 27;
	add.u32 	%r1998, %lhs, %rhs;
	}
	add.s32 	%r1999, %r15262, %r1976;
	add.s32 	%r2000, %r1999, %r1998;
	add.s32 	%r2001, %r2000, %r1997;
	add.s32 	%r2002, %r2001, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1984, 30;
	shr.b32 	%rhs, %r1984, 2;
	add.u32 	%r2003, %lhs, %rhs;
	}
	xor.b32  	%r2004, %r2003, %r1994;
	and.b32  	%r2005, %r2004, %r1993;
	xor.b32  	%r2006, %r2005, %r1994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2002, 5;
	shr.b32 	%rhs, %r2002, 27;
	add.u32 	%r2007, %lhs, %rhs;
	}
	add.s32 	%r2008, %r15261, %r1985;
	add.s32 	%r2009, %r2008, %r2007;
	add.s32 	%r2010, %r2009, %r2006;
	add.s32 	%r2011, %r2010, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1993, 30;
	shr.b32 	%rhs, %r1993, 2;
	add.u32 	%r2012, %lhs, %rhs;
	}
	xor.b32  	%r2013, %r2012, %r2003;
	and.b32  	%r2014, %r2013, %r2002;
	xor.b32  	%r2015, %r2014, %r2003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 5;
	shr.b32 	%rhs, %r2011, 27;
	add.u32 	%r2016, %lhs, %rhs;
	}
	add.s32 	%r2017, %r15260, %r1994;
	add.s32 	%r2018, %r2017, %r2016;
	add.s32 	%r2019, %r2018, %r2015;
	add.s32 	%r2020, %r2019, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2002, 30;
	shr.b32 	%rhs, %r2002, 2;
	add.u32 	%r2021, %lhs, %rhs;
	}
	xor.b32  	%r2022, %r2021, %r2012;
	and.b32  	%r2023, %r2022, %r2011;
	xor.b32  	%r2024, %r2023, %r2012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 5;
	shr.b32 	%rhs, %r2020, 27;
	add.u32 	%r2025, %lhs, %rhs;
	}
	add.s32 	%r2026, %r15259, %r2003;
	add.s32 	%r2027, %r2026, %r2025;
	add.s32 	%r2028, %r2027, %r2024;
	add.s32 	%r2029, %r2028, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 30;
	shr.b32 	%rhs, %r2011, 2;
	add.u32 	%r2030, %lhs, %rhs;
	}
	xor.b32  	%r2031, %r2030, %r2021;
	and.b32  	%r2032, %r2031, %r2020;
	xor.b32  	%r2033, %r2032, %r2021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 5;
	shr.b32 	%rhs, %r2029, 27;
	add.u32 	%r2034, %lhs, %rhs;
	}
	add.s32 	%r2035, %r15258, %r2012;
	add.s32 	%r2036, %r2035, %r2034;
	add.s32 	%r2037, %r2036, %r2033;
	add.s32 	%r2038, %r2037, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 30;
	shr.b32 	%rhs, %r2020, 2;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2039, %r2030;
	and.b32  	%r2041, %r2040, %r2029;
	xor.b32  	%r2042, %r2041, %r2030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2038, 5;
	shr.b32 	%rhs, %r2038, 27;
	add.u32 	%r2043, %lhs, %rhs;
	}
	add.s32 	%r2044, %r15257, %r2021;
	add.s32 	%r2045, %r2044, %r2043;
	add.s32 	%r2046, %r2045, %r2042;
	add.s32 	%r2047, %r2046, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2029, 30;
	shr.b32 	%rhs, %r2029, 2;
	add.u32 	%r2048, %lhs, %rhs;
	}
	xor.b32  	%r2049, %r2048, %r2039;
	and.b32  	%r2050, %r2049, %r2038;
	xor.b32  	%r2051, %r2050, %r2039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2047, 5;
	shr.b32 	%rhs, %r2047, 27;
	add.u32 	%r2052, %lhs, %rhs;
	}
	add.s32 	%r2053, %r1828, %r2030;
	add.s32 	%r2054, %r2053, %r2052;
	add.s32 	%r2055, %r2054, %r2051;
	add.s32 	%r2056, %r2055, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2038, 30;
	shr.b32 	%rhs, %r2038, 2;
	add.u32 	%r2057, %lhs, %rhs;
	}
	xor.b32  	%r2058, %r15263, %r15258;
	xor.b32  	%r2059, %r2058, %r15269;
	xor.b32  	%r2060, %r2059, %r75;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2060, 1;
	shr.b32 	%rhs, %r2060, 31;
	add.u32 	%r2061, %lhs, %rhs;
	}
	add.s32 	%r2062, %r2039, %r2061;
	xor.b32  	%r2063, %r2057, %r2048;
	and.b32  	%r2064, %r2063, %r2047;
	xor.b32  	%r2065, %r2064, %r2048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2056, 5;
	shr.b32 	%rhs, %r2056, 27;
	add.u32 	%r2066, %lhs, %rhs;
	}
	add.s32 	%r2067, %r2062, %r2066;
	add.s32 	%r2068, %r2067, %r2065;
	add.s32 	%r2069, %r2068, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2047, 30;
	shr.b32 	%rhs, %r2047, 2;
	add.u32 	%r2070, %lhs, %rhs;
	}
	xor.b32  	%r2071, %r15262, %r15257;
	xor.b32  	%r2072, %r2071, %r15268;
	xor.b32  	%r2073, %r2072, %r15270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 1;
	shr.b32 	%rhs, %r2073, 31;
	add.u32 	%r2074, %lhs, %rhs;
	}
	add.s32 	%r2075, %r2048, %r2074;
	xor.b32  	%r2076, %r2070, %r2057;
	and.b32  	%r2077, %r2076, %r2056;
	xor.b32  	%r2078, %r2077, %r2057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2069, 5;
	shr.b32 	%rhs, %r2069, 27;
	add.u32 	%r2079, %lhs, %rhs;
	}
	add.s32 	%r2080, %r2075, %r2079;
	add.s32 	%r2081, %r2080, %r2078;
	add.s32 	%r2082, %r2081, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2056, 30;
	shr.b32 	%rhs, %r2056, 2;
	add.u32 	%r2083, %lhs, %rhs;
	}
	xor.b32  	%r2084, %r15261, %r1828;
	xor.b32  	%r2085, %r2084, %r15267;
	xor.b32  	%r2086, %r2085, %r15269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 1;
	shr.b32 	%rhs, %r2086, 31;
	add.u32 	%r2087, %lhs, %rhs;
	}
	add.s32 	%r2088, %r2057, %r2087;
	xor.b32  	%r2089, %r2083, %r2070;
	and.b32  	%r2090, %r2089, %r2069;
	xor.b32  	%r2091, %r2090, %r2070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2082, 5;
	shr.b32 	%rhs, %r2082, 27;
	add.u32 	%r2092, %lhs, %rhs;
	}
	add.s32 	%r2093, %r2088, %r2092;
	add.s32 	%r2094, %r2093, %r2091;
	add.s32 	%r2095, %r2094, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2069, 30;
	shr.b32 	%rhs, %r2069, 2;
	add.u32 	%r2096, %lhs, %rhs;
	}
	xor.b32  	%r2097, %r15266, %r15260;
	xor.b32  	%r2098, %r2097, %r15268;
	xor.b32  	%r2099, %r2098, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 1;
	shr.b32 	%rhs, %r2099, 31;
	add.u32 	%r2100, %lhs, %rhs;
	}
	add.s32 	%r2101, %r2070, %r2100;
	xor.b32  	%r2102, %r2096, %r2083;
	and.b32  	%r2103, %r2102, %r2082;
	xor.b32  	%r2104, %r2103, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 5;
	shr.b32 	%rhs, %r2095, 27;
	add.u32 	%r2105, %lhs, %rhs;
	}
	add.s32 	%r2106, %r2101, %r2105;
	add.s32 	%r2107, %r2106, %r2104;
	add.s32 	%r2108, %r2107, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2082, 30;
	shr.b32 	%rhs, %r2082, 2;
	add.u32 	%r2109, %lhs, %rhs;
	}
	xor.b32  	%r2110, %r15265, %r15259;
	xor.b32  	%r2111, %r2110, %r15267;
	xor.b32  	%r2112, %r2111, %r2074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 1;
	shr.b32 	%rhs, %r2112, 31;
	add.u32 	%r2113, %lhs, %rhs;
	}
	add.s32 	%r2114, %r2083, %r2113;
	xor.b32  	%r2115, %r2095, %r2096;
	xor.b32  	%r2116, %r2115, %r2109;
	add.s32 	%r2117, %r2114, %r2116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2108, 5;
	shr.b32 	%rhs, %r2108, 27;
	add.u32 	%r2118, %lhs, %rhs;
	}
	add.s32 	%r2119, %r2117, %r2118;
	add.s32 	%r2120, %r2119, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 30;
	shr.b32 	%rhs, %r2095, 2;
	add.u32 	%r2121, %lhs, %rhs;
	}
	xor.b32  	%r2122, %r15264, %r15258;
	xor.b32  	%r2123, %r2122, %r15266;
	xor.b32  	%r2124, %r2123, %r2087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 1;
	shr.b32 	%rhs, %r2124, 31;
	add.u32 	%r2125, %lhs, %rhs;
	}
	add.s32 	%r2126, %r2096, %r2125;
	xor.b32  	%r2127, %r2108, %r2109;
	xor.b32  	%r2128, %r2127, %r2121;
	add.s32 	%r2129, %r2126, %r2128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 5;
	shr.b32 	%rhs, %r2120, 27;
	add.u32 	%r2130, %lhs, %rhs;
	}
	add.s32 	%r2131, %r2129, %r2130;
	add.s32 	%r2132, %r2131, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2108, 30;
	shr.b32 	%rhs, %r2108, 2;
	add.u32 	%r2133, %lhs, %rhs;
	}
	xor.b32  	%r2134, %r15263, %r15257;
	xor.b32  	%r2135, %r2134, %r15265;
	xor.b32  	%r2136, %r2135, %r2100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 1;
	shr.b32 	%rhs, %r2136, 31;
	add.u32 	%r2137, %lhs, %rhs;
	}
	add.s32 	%r2138, %r2109, %r2137;
	xor.b32  	%r2139, %r2120, %r2121;
	xor.b32  	%r2140, %r2139, %r2133;
	add.s32 	%r2141, %r2138, %r2140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 5;
	shr.b32 	%rhs, %r2132, 27;
	add.u32 	%r2142, %lhs, %rhs;
	}
	add.s32 	%r2143, %r2141, %r2142;
	add.s32 	%r2144, %r2143, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 30;
	shr.b32 	%rhs, %r2120, 2;
	add.u32 	%r2145, %lhs, %rhs;
	}
	xor.b32  	%r2146, %r15262, %r1828;
	xor.b32  	%r2147, %r2146, %r15264;
	xor.b32  	%r2148, %r2147, %r2113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 1;
	shr.b32 	%rhs, %r2148, 31;
	add.u32 	%r2149, %lhs, %rhs;
	}
	add.s32 	%r2150, %r2121, %r2149;
	xor.b32  	%r2151, %r2132, %r2133;
	xor.b32  	%r2152, %r2151, %r2145;
	add.s32 	%r2153, %r2150, %r2152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 5;
	shr.b32 	%rhs, %r2144, 27;
	add.u32 	%r2154, %lhs, %rhs;
	}
	add.s32 	%r2155, %r2153, %r2154;
	add.s32 	%r2156, %r2155, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 30;
	shr.b32 	%rhs, %r2132, 2;
	add.u32 	%r2157, %lhs, %rhs;
	}
	xor.b32  	%r2158, %r15263, %r15261;
	xor.b32  	%r2159, %r2158, %r2061;
	xor.b32  	%r2160, %r2159, %r2125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 1;
	shr.b32 	%rhs, %r2160, 31;
	add.u32 	%r2161, %lhs, %rhs;
	}
	add.s32 	%r2162, %r2133, %r2161;
	xor.b32  	%r2163, %r2144, %r2145;
	xor.b32  	%r2164, %r2163, %r2157;
	add.s32 	%r2165, %r2162, %r2164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 5;
	shr.b32 	%rhs, %r2156, 27;
	add.u32 	%r2166, %lhs, %rhs;
	}
	add.s32 	%r2167, %r2165, %r2166;
	add.s32 	%r2168, %r2167, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2144, 30;
	shr.b32 	%rhs, %r2144, 2;
	add.u32 	%r2169, %lhs, %rhs;
	}
	xor.b32  	%r2170, %r15262, %r15260;
	xor.b32  	%r2171, %r2170, %r2074;
	xor.b32  	%r2172, %r2171, %r2137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 1;
	shr.b32 	%rhs, %r2172, 31;
	add.u32 	%r2173, %lhs, %rhs;
	}
	add.s32 	%r2174, %r2145, %r2173;
	xor.b32  	%r2175, %r2156, %r2157;
	xor.b32  	%r2176, %r2175, %r2169;
	add.s32 	%r2177, %r2174, %r2176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 5;
	shr.b32 	%rhs, %r2168, 27;
	add.u32 	%r2178, %lhs, %rhs;
	}
	add.s32 	%r2179, %r2177, %r2178;
	add.s32 	%r2180, %r2179, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 30;
	shr.b32 	%rhs, %r2156, 2;
	add.u32 	%r2181, %lhs, %rhs;
	}
	xor.b32  	%r2182, %r15261, %r15259;
	xor.b32  	%r2183, %r2182, %r2087;
	xor.b32  	%r2184, %r2183, %r2149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 1;
	shr.b32 	%rhs, %r2184, 31;
	add.u32 	%r2185, %lhs, %rhs;
	}
	add.s32 	%r2186, %r2157, %r2185;
	xor.b32  	%r2187, %r2168, %r2169;
	xor.b32  	%r2188, %r2187, %r2181;
	add.s32 	%r2189, %r2186, %r2188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 5;
	shr.b32 	%rhs, %r2180, 27;
	add.u32 	%r2190, %lhs, %rhs;
	}
	add.s32 	%r2191, %r2189, %r2190;
	add.s32 	%r2192, %r2191, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 30;
	shr.b32 	%rhs, %r2168, 2;
	add.u32 	%r2193, %lhs, %rhs;
	}
	xor.b32  	%r2194, %r15260, %r15258;
	xor.b32  	%r2195, %r2194, %r2100;
	xor.b32  	%r2196, %r2195, %r2161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 1;
	shr.b32 	%rhs, %r2196, 31;
	add.u32 	%r2197, %lhs, %rhs;
	}
	add.s32 	%r2198, %r2169, %r2197;
	xor.b32  	%r2199, %r2180, %r2181;
	xor.b32  	%r2200, %r2199, %r2193;
	add.s32 	%r2201, %r2198, %r2200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2192, 5;
	shr.b32 	%rhs, %r2192, 27;
	add.u32 	%r2202, %lhs, %rhs;
	}
	add.s32 	%r2203, %r2201, %r2202;
	add.s32 	%r2204, %r2203, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2180, 30;
	shr.b32 	%rhs, %r2180, 2;
	add.u32 	%r2205, %lhs, %rhs;
	}
	xor.b32  	%r2206, %r15259, %r15257;
	xor.b32  	%r2207, %r2206, %r2113;
	xor.b32  	%r2208, %r2207, %r2173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2208, 1;
	shr.b32 	%rhs, %r2208, 31;
	add.u32 	%r2209, %lhs, %rhs;
	}
	add.s32 	%r2210, %r2181, %r2209;
	xor.b32  	%r2211, %r2192, %r2193;
	xor.b32  	%r2212, %r2211, %r2205;
	add.s32 	%r2213, %r2210, %r2212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 5;
	shr.b32 	%rhs, %r2204, 27;
	add.u32 	%r2214, %lhs, %rhs;
	}
	add.s32 	%r2215, %r2213, %r2214;
	add.s32 	%r2216, %r2215, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2192, 30;
	shr.b32 	%rhs, %r2192, 2;
	add.u32 	%r2217, %lhs, %rhs;
	}
	xor.b32  	%r2218, %r15258, %r1828;
	xor.b32  	%r2219, %r2218, %r2125;
	xor.b32  	%r2220, %r2219, %r2185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2220, 1;
	shr.b32 	%rhs, %r2220, 31;
	add.u32 	%r2221, %lhs, %rhs;
	}
	add.s32 	%r2222, %r2193, %r2221;
	xor.b32  	%r2223, %r2204, %r2205;
	xor.b32  	%r2224, %r2223, %r2217;
	add.s32 	%r2225, %r2222, %r2224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2216, 5;
	shr.b32 	%rhs, %r2216, 27;
	add.u32 	%r2226, %lhs, %rhs;
	}
	add.s32 	%r2227, %r2225, %r2226;
	add.s32 	%r2228, %r2227, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 30;
	shr.b32 	%rhs, %r2204, 2;
	add.u32 	%r2229, %lhs, %rhs;
	}
	xor.b32  	%r2230, %r2061, %r15257;
	xor.b32  	%r2231, %r2230, %r2137;
	xor.b32  	%r2232, %r2231, %r2197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2232, 1;
	shr.b32 	%rhs, %r2232, 31;
	add.u32 	%r2233, %lhs, %rhs;
	}
	add.s32 	%r2234, %r2205, %r2233;
	xor.b32  	%r2235, %r2216, %r2217;
	xor.b32  	%r2236, %r2235, %r2229;
	add.s32 	%r2237, %r2234, %r2236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 5;
	shr.b32 	%rhs, %r2228, 27;
	add.u32 	%r2238, %lhs, %rhs;
	}
	add.s32 	%r2239, %r2237, %r2238;
	add.s32 	%r2240, %r2239, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2216, 30;
	shr.b32 	%rhs, %r2216, 2;
	add.u32 	%r2241, %lhs, %rhs;
	}
	xor.b32  	%r2242, %r2074, %r1828;
	xor.b32  	%r2243, %r2242, %r2149;
	xor.b32  	%r2244, %r2243, %r2209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2244, 1;
	shr.b32 	%rhs, %r2244, 31;
	add.u32 	%r2245, %lhs, %rhs;
	}
	add.s32 	%r2246, %r2217, %r2245;
	xor.b32  	%r2247, %r2228, %r2229;
	xor.b32  	%r2248, %r2247, %r2241;
	add.s32 	%r2249, %r2246, %r2248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2240, 5;
	shr.b32 	%rhs, %r2240, 27;
	add.u32 	%r2250, %lhs, %rhs;
	}
	add.s32 	%r2251, %r2249, %r2250;
	add.s32 	%r2252, %r2251, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 30;
	shr.b32 	%rhs, %r2228, 2;
	add.u32 	%r2253, %lhs, %rhs;
	}
	xor.b32  	%r2254, %r2087, %r2061;
	xor.b32  	%r2255, %r2254, %r2161;
	xor.b32  	%r2256, %r2255, %r2221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2256, 1;
	shr.b32 	%rhs, %r2256, 31;
	add.u32 	%r2257, %lhs, %rhs;
	}
	add.s32 	%r2258, %r2229, %r2257;
	xor.b32  	%r2259, %r2240, %r2241;
	xor.b32  	%r2260, %r2259, %r2253;
	add.s32 	%r2261, %r2258, %r2260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2252, 5;
	shr.b32 	%rhs, %r2252, 27;
	add.u32 	%r2262, %lhs, %rhs;
	}
	add.s32 	%r2263, %r2261, %r2262;
	add.s32 	%r2264, %r2263, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2240, 30;
	shr.b32 	%rhs, %r2240, 2;
	add.u32 	%r2265, %lhs, %rhs;
	}
	xor.b32  	%r2266, %r2100, %r2074;
	xor.b32  	%r2267, %r2266, %r2173;
	xor.b32  	%r2268, %r2267, %r2233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2268, 1;
	shr.b32 	%rhs, %r2268, 31;
	add.u32 	%r2269, %lhs, %rhs;
	}
	add.s32 	%r2270, %r2241, %r2269;
	xor.b32  	%r2271, %r2252, %r2253;
	xor.b32  	%r2272, %r2271, %r2265;
	add.s32 	%r2273, %r2270, %r2272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2264, 5;
	shr.b32 	%rhs, %r2264, 27;
	add.u32 	%r2274, %lhs, %rhs;
	}
	add.s32 	%r2275, %r2273, %r2274;
	add.s32 	%r2276, %r2275, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2252, 30;
	shr.b32 	%rhs, %r2252, 2;
	add.u32 	%r2277, %lhs, %rhs;
	}
	xor.b32  	%r2278, %r2113, %r2087;
	xor.b32  	%r2279, %r2278, %r2185;
	xor.b32  	%r2280, %r2279, %r2245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 1;
	shr.b32 	%rhs, %r2280, 31;
	add.u32 	%r2281, %lhs, %rhs;
	}
	add.s32 	%r2282, %r2253, %r2281;
	xor.b32  	%r2283, %r2264, %r2265;
	xor.b32  	%r2284, %r2283, %r2277;
	add.s32 	%r2285, %r2282, %r2284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 5;
	shr.b32 	%rhs, %r2276, 27;
	add.u32 	%r2286, %lhs, %rhs;
	}
	add.s32 	%r2287, %r2285, %r2286;
	add.s32 	%r2288, %r2287, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2264, 30;
	shr.b32 	%rhs, %r2264, 2;
	add.u32 	%r2289, %lhs, %rhs;
	}
	xor.b32  	%r2290, %r2125, %r2100;
	xor.b32  	%r2291, %r2290, %r2197;
	xor.b32  	%r2292, %r2291, %r2257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2292, 1;
	shr.b32 	%rhs, %r2292, 31;
	add.u32 	%r2293, %lhs, %rhs;
	}
	add.s32 	%r2294, %r2265, %r2293;
	xor.b32  	%r2295, %r2276, %r2277;
	xor.b32  	%r2296, %r2295, %r2289;
	add.s32 	%r2297, %r2294, %r2296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2288, 5;
	shr.b32 	%rhs, %r2288, 27;
	add.u32 	%r2298, %lhs, %rhs;
	}
	add.s32 	%r2299, %r2297, %r2298;
	add.s32 	%r2300, %r2299, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 30;
	shr.b32 	%rhs, %r2276, 2;
	add.u32 	%r2301, %lhs, %rhs;
	}
	xor.b32  	%r2302, %r2137, %r2113;
	xor.b32  	%r2303, %r2302, %r2209;
	xor.b32  	%r2304, %r2303, %r2269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 1;
	shr.b32 	%rhs, %r2304, 31;
	add.u32 	%r2305, %lhs, %rhs;
	}
	add.s32 	%r2306, %r2277, %r2305;
	xor.b32  	%r2307, %r2288, %r2289;
	xor.b32  	%r2308, %r2307, %r2301;
	add.s32 	%r2309, %r2306, %r2308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 5;
	shr.b32 	%rhs, %r2300, 27;
	add.u32 	%r2310, %lhs, %rhs;
	}
	add.s32 	%r2311, %r2309, %r2310;
	add.s32 	%r2312, %r2311, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2288, 30;
	shr.b32 	%rhs, %r2288, 2;
	add.u32 	%r2313, %lhs, %rhs;
	}
	xor.b32  	%r2314, %r2149, %r2125;
	xor.b32  	%r2315, %r2314, %r2221;
	xor.b32  	%r2316, %r2315, %r2281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2316, 1;
	shr.b32 	%rhs, %r2316, 31;
	add.u32 	%r2317, %lhs, %rhs;
	}
	add.s32 	%r2318, %r2289, %r2317;
	xor.b32  	%r2319, %r2300, %r2301;
	xor.b32  	%r2320, %r2319, %r2313;
	add.s32 	%r2321, %r2318, %r2320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2312, 5;
	shr.b32 	%rhs, %r2312, 27;
	add.u32 	%r2322, %lhs, %rhs;
	}
	add.s32 	%r2323, %r2321, %r2322;
	add.s32 	%r2324, %r2323, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2300, 30;
	shr.b32 	%rhs, %r2300, 2;
	add.u32 	%r2325, %lhs, %rhs;
	}
	xor.b32  	%r2326, %r2161, %r2137;
	xor.b32  	%r2327, %r2326, %r2233;
	xor.b32  	%r2328, %r2327, %r2293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 1;
	shr.b32 	%rhs, %r2328, 31;
	add.u32 	%r2329, %lhs, %rhs;
	}
	add.s32 	%r2330, %r2301, %r2329;
	xor.b32  	%r2331, %r2312, %r2313;
	xor.b32  	%r2332, %r2331, %r2325;
	add.s32 	%r2333, %r2330, %r2332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 5;
	shr.b32 	%rhs, %r2324, 27;
	add.u32 	%r2334, %lhs, %rhs;
	}
	add.s32 	%r2335, %r2333, %r2334;
	add.s32 	%r2336, %r2335, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2312, 30;
	shr.b32 	%rhs, %r2312, 2;
	add.u32 	%r2337, %lhs, %rhs;
	}
	xor.b32  	%r2338, %r2173, %r2149;
	xor.b32  	%r2339, %r2338, %r2245;
	xor.b32  	%r2340, %r2339, %r2305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2340, 1;
	shr.b32 	%rhs, %r2340, 31;
	add.u32 	%r2341, %lhs, %rhs;
	}
	add.s32 	%r2342, %r2313, %r2341;
	xor.b32  	%r2343, %r2324, %r2325;
	xor.b32  	%r2344, %r2343, %r2337;
	add.s32 	%r2345, %r2342, %r2344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2336, 5;
	shr.b32 	%rhs, %r2336, 27;
	add.u32 	%r2346, %lhs, %rhs;
	}
	add.s32 	%r2347, %r2345, %r2346;
	add.s32 	%r2348, %r2347, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 30;
	shr.b32 	%rhs, %r2324, 2;
	add.u32 	%r2349, %lhs, %rhs;
	}
	xor.b32  	%r2350, %r2185, %r2161;
	xor.b32  	%r2351, %r2350, %r2257;
	xor.b32  	%r2352, %r2351, %r2317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 1;
	shr.b32 	%rhs, %r2352, 31;
	add.u32 	%r2353, %lhs, %rhs;
	}
	add.s32 	%r2354, %r2325, %r2353;
	xor.b32  	%r2355, %r2336, %r2337;
	xor.b32  	%r2356, %r2349, %r2336;
	and.b32  	%r2357, %r2356, %r2355;
	xor.b32  	%r2358, %r2357, %r2336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 5;
	shr.b32 	%rhs, %r2348, 27;
	add.u32 	%r2359, %lhs, %rhs;
	}
	add.s32 	%r2360, %r2354, %r2359;
	add.s32 	%r2361, %r2360, %r2358;
	add.s32 	%r2362, %r2361, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2336, 30;
	shr.b32 	%rhs, %r2336, 2;
	add.u32 	%r2363, %lhs, %rhs;
	}
	xor.b32  	%r2364, %r2197, %r2173;
	xor.b32  	%r2365, %r2364, %r2269;
	xor.b32  	%r2366, %r2365, %r2329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2366, 1;
	shr.b32 	%rhs, %r2366, 31;
	add.u32 	%r2367, %lhs, %rhs;
	}
	add.s32 	%r2368, %r2337, %r2367;
	xor.b32  	%r2369, %r2348, %r2349;
	xor.b32  	%r2370, %r2363, %r2348;
	and.b32  	%r2371, %r2370, %r2369;
	xor.b32  	%r2372, %r2371, %r2348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2362, 5;
	shr.b32 	%rhs, %r2362, 27;
	add.u32 	%r2373, %lhs, %rhs;
	}
	add.s32 	%r2374, %r2368, %r2373;
	add.s32 	%r2375, %r2374, %r2372;
	add.s32 	%r2376, %r2375, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 30;
	shr.b32 	%rhs, %r2348, 2;
	add.u32 	%r2377, %lhs, %rhs;
	}
	xor.b32  	%r2378, %r2209, %r2185;
	xor.b32  	%r2379, %r2378, %r2281;
	xor.b32  	%r2380, %r2379, %r2341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 1;
	shr.b32 	%rhs, %r2380, 31;
	add.u32 	%r2381, %lhs, %rhs;
	}
	add.s32 	%r2382, %r2349, %r2381;
	xor.b32  	%r2383, %r2362, %r2363;
	xor.b32  	%r2384, %r2377, %r2362;
	and.b32  	%r2385, %r2384, %r2383;
	xor.b32  	%r2386, %r2385, %r2362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 5;
	shr.b32 	%rhs, %r2376, 27;
	add.u32 	%r2387, %lhs, %rhs;
	}
	add.s32 	%r2388, %r2382, %r2387;
	add.s32 	%r2389, %r2388, %r2386;
	add.s32 	%r2390, %r2389, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2362, 30;
	shr.b32 	%rhs, %r2362, 2;
	add.u32 	%r2391, %lhs, %rhs;
	}
	xor.b32  	%r2392, %r2221, %r2197;
	xor.b32  	%r2393, %r2392, %r2293;
	xor.b32  	%r2394, %r2393, %r2353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 1;
	shr.b32 	%rhs, %r2394, 31;
	add.u32 	%r2395, %lhs, %rhs;
	}
	add.s32 	%r2396, %r2363, %r2395;
	xor.b32  	%r2397, %r2376, %r2377;
	xor.b32  	%r2398, %r2391, %r2376;
	and.b32  	%r2399, %r2398, %r2397;
	xor.b32  	%r2400, %r2399, %r2376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 5;
	shr.b32 	%rhs, %r2390, 27;
	add.u32 	%r2401, %lhs, %rhs;
	}
	add.s32 	%r2402, %r2396, %r2401;
	add.s32 	%r2403, %r2402, %r2400;
	add.s32 	%r2404, %r2403, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 30;
	shr.b32 	%rhs, %r2376, 2;
	add.u32 	%r2405, %lhs, %rhs;
	}
	xor.b32  	%r2406, %r2233, %r2209;
	xor.b32  	%r2407, %r2406, %r2305;
	xor.b32  	%r2408, %r2407, %r2367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 1;
	shr.b32 	%rhs, %r2408, 31;
	add.u32 	%r2409, %lhs, %rhs;
	}
	add.s32 	%r2410, %r2377, %r2409;
	xor.b32  	%r2411, %r2390, %r2391;
	xor.b32  	%r2412, %r2405, %r2390;
	and.b32  	%r2413, %r2412, %r2411;
	xor.b32  	%r2414, %r2413, %r2390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 5;
	shr.b32 	%rhs, %r2404, 27;
	add.u32 	%r2415, %lhs, %rhs;
	}
	add.s32 	%r2416, %r2410, %r2415;
	add.s32 	%r2417, %r2416, %r2414;
	add.s32 	%r2418, %r2417, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2390, 30;
	shr.b32 	%rhs, %r2390, 2;
	add.u32 	%r2419, %lhs, %rhs;
	}
	xor.b32  	%r2420, %r2245, %r2221;
	xor.b32  	%r2421, %r2420, %r2317;
	xor.b32  	%r2422, %r2421, %r2381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 1;
	shr.b32 	%rhs, %r2422, 31;
	add.u32 	%r2423, %lhs, %rhs;
	}
	add.s32 	%r2424, %r2391, %r2423;
	xor.b32  	%r2425, %r2404, %r2405;
	xor.b32  	%r2426, %r2419, %r2404;
	and.b32  	%r2427, %r2426, %r2425;
	xor.b32  	%r2428, %r2427, %r2404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 5;
	shr.b32 	%rhs, %r2418, 27;
	add.u32 	%r2429, %lhs, %rhs;
	}
	add.s32 	%r2430, %r2424, %r2429;
	add.s32 	%r2431, %r2430, %r2428;
	add.s32 	%r2432, %r2431, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 30;
	shr.b32 	%rhs, %r2404, 2;
	add.u32 	%r2433, %lhs, %rhs;
	}
	xor.b32  	%r2434, %r2257, %r2233;
	xor.b32  	%r2435, %r2434, %r2329;
	xor.b32  	%r2436, %r2435, %r2395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2436, 1;
	shr.b32 	%rhs, %r2436, 31;
	add.u32 	%r2437, %lhs, %rhs;
	}
	add.s32 	%r2438, %r2405, %r2437;
	xor.b32  	%r2439, %r2418, %r2419;
	xor.b32  	%r2440, %r2433, %r2418;
	and.b32  	%r2441, %r2440, %r2439;
	xor.b32  	%r2442, %r2441, %r2418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 5;
	shr.b32 	%rhs, %r2432, 27;
	add.u32 	%r2443, %lhs, %rhs;
	}
	add.s32 	%r2444, %r2438, %r2443;
	add.s32 	%r2445, %r2444, %r2442;
	add.s32 	%r2446, %r2445, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 30;
	shr.b32 	%rhs, %r2418, 2;
	add.u32 	%r2447, %lhs, %rhs;
	}
	xor.b32  	%r2448, %r2269, %r2245;
	xor.b32  	%r2449, %r2448, %r2341;
	xor.b32  	%r2450, %r2449, %r2409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2450, 1;
	shr.b32 	%rhs, %r2450, 31;
	add.u32 	%r2451, %lhs, %rhs;
	}
	add.s32 	%r2452, %r2419, %r2451;
	xor.b32  	%r2453, %r2432, %r2433;
	xor.b32  	%r2454, %r2447, %r2432;
	and.b32  	%r2455, %r2454, %r2453;
	xor.b32  	%r2456, %r2455, %r2432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2446, 5;
	shr.b32 	%rhs, %r2446, 27;
	add.u32 	%r2457, %lhs, %rhs;
	}
	add.s32 	%r2458, %r2452, %r2457;
	add.s32 	%r2459, %r2458, %r2456;
	add.s32 	%r2460, %r2459, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 30;
	shr.b32 	%rhs, %r2432, 2;
	add.u32 	%r2461, %lhs, %rhs;
	}
	xor.b32  	%r2462, %r2281, %r2257;
	xor.b32  	%r2463, %r2462, %r2353;
	xor.b32  	%r2464, %r2463, %r2423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2464, 1;
	shr.b32 	%rhs, %r2464, 31;
	add.u32 	%r2465, %lhs, %rhs;
	}
	add.s32 	%r2466, %r2433, %r2465;
	xor.b32  	%r2467, %r2446, %r2447;
	xor.b32  	%r2468, %r2461, %r2446;
	and.b32  	%r2469, %r2468, %r2467;
	xor.b32  	%r2470, %r2469, %r2446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 5;
	shr.b32 	%rhs, %r2460, 27;
	add.u32 	%r2471, %lhs, %rhs;
	}
	add.s32 	%r2472, %r2466, %r2471;
	add.s32 	%r2473, %r2472, %r2470;
	add.s32 	%r2474, %r2473, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2446, 30;
	shr.b32 	%rhs, %r2446, 2;
	add.u32 	%r2475, %lhs, %rhs;
	}
	xor.b32  	%r2476, %r2293, %r2269;
	xor.b32  	%r2477, %r2476, %r2367;
	xor.b32  	%r2478, %r2477, %r2437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2478, 1;
	shr.b32 	%rhs, %r2478, 31;
	add.u32 	%r2479, %lhs, %rhs;
	}
	add.s32 	%r2480, %r2447, %r2479;
	xor.b32  	%r2481, %r2460, %r2461;
	xor.b32  	%r2482, %r2475, %r2460;
	and.b32  	%r2483, %r2482, %r2481;
	xor.b32  	%r2484, %r2483, %r2460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 5;
	shr.b32 	%rhs, %r2474, 27;
	add.u32 	%r2485, %lhs, %rhs;
	}
	add.s32 	%r2486, %r2480, %r2485;
	add.s32 	%r2487, %r2486, %r2484;
	add.s32 	%r2488, %r2487, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 30;
	shr.b32 	%rhs, %r2460, 2;
	add.u32 	%r2489, %lhs, %rhs;
	}
	xor.b32  	%r2490, %r2305, %r2281;
	xor.b32  	%r2491, %r2490, %r2381;
	xor.b32  	%r2492, %r2491, %r2451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 1;
	shr.b32 	%rhs, %r2492, 31;
	add.u32 	%r2493, %lhs, %rhs;
	}
	add.s32 	%r2494, %r2461, %r2493;
	xor.b32  	%r2495, %r2474, %r2475;
	xor.b32  	%r2496, %r2489, %r2474;
	and.b32  	%r2497, %r2496, %r2495;
	xor.b32  	%r2498, %r2497, %r2474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 5;
	shr.b32 	%rhs, %r2488, 27;
	add.u32 	%r2499, %lhs, %rhs;
	}
	add.s32 	%r2500, %r2494, %r2499;
	add.s32 	%r2501, %r2500, %r2498;
	add.s32 	%r2502, %r2501, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 30;
	shr.b32 	%rhs, %r2474, 2;
	add.u32 	%r2503, %lhs, %rhs;
	}
	xor.b32  	%r2504, %r2317, %r2293;
	xor.b32  	%r2505, %r2504, %r2395;
	xor.b32  	%r2506, %r2505, %r2465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2506, 1;
	shr.b32 	%rhs, %r2506, 31;
	add.u32 	%r2507, %lhs, %rhs;
	}
	add.s32 	%r2508, %r2475, %r2507;
	xor.b32  	%r2509, %r2488, %r2489;
	xor.b32  	%r2510, %r2503, %r2488;
	and.b32  	%r2511, %r2510, %r2509;
	xor.b32  	%r2512, %r2511, %r2488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 5;
	shr.b32 	%rhs, %r2502, 27;
	add.u32 	%r2513, %lhs, %rhs;
	}
	add.s32 	%r2514, %r2508, %r2513;
	add.s32 	%r2515, %r2514, %r2512;
	add.s32 	%r2516, %r2515, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 30;
	shr.b32 	%rhs, %r2488, 2;
	add.u32 	%r2517, %lhs, %rhs;
	}
	xor.b32  	%r2518, %r2329, %r2305;
	xor.b32  	%r2519, %r2518, %r2409;
	xor.b32  	%r2520, %r2519, %r2479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2520, 1;
	shr.b32 	%rhs, %r2520, 31;
	add.u32 	%r2521, %lhs, %rhs;
	}
	add.s32 	%r2522, %r2489, %r2521;
	xor.b32  	%r2523, %r2502, %r2503;
	xor.b32  	%r2524, %r2517, %r2502;
	and.b32  	%r2525, %r2524, %r2523;
	xor.b32  	%r2526, %r2525, %r2502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 5;
	shr.b32 	%rhs, %r2516, 27;
	add.u32 	%r2527, %lhs, %rhs;
	}
	add.s32 	%r2528, %r2522, %r2527;
	add.s32 	%r2529, %r2528, %r2526;
	add.s32 	%r2530, %r2529, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 30;
	shr.b32 	%rhs, %r2502, 2;
	add.u32 	%r2531, %lhs, %rhs;
	}
	xor.b32  	%r2532, %r2341, %r2317;
	xor.b32  	%r2533, %r2532, %r2423;
	xor.b32  	%r2534, %r2533, %r2493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2534, 1;
	shr.b32 	%rhs, %r2534, 31;
	add.u32 	%r2535, %lhs, %rhs;
	}
	add.s32 	%r2536, %r2503, %r2535;
	xor.b32  	%r2537, %r2516, %r2517;
	xor.b32  	%r2538, %r2531, %r2516;
	and.b32  	%r2539, %r2538, %r2537;
	xor.b32  	%r2540, %r2539, %r2516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 5;
	shr.b32 	%rhs, %r2530, 27;
	add.u32 	%r2541, %lhs, %rhs;
	}
	add.s32 	%r2542, %r2536, %r2541;
	add.s32 	%r2543, %r2542, %r2540;
	add.s32 	%r2544, %r2543, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 30;
	shr.b32 	%rhs, %r2516, 2;
	add.u32 	%r2545, %lhs, %rhs;
	}
	xor.b32  	%r2546, %r2353, %r2329;
	xor.b32  	%r2547, %r2546, %r2437;
	xor.b32  	%r2548, %r2547, %r2507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 1;
	shr.b32 	%rhs, %r2548, 31;
	add.u32 	%r2549, %lhs, %rhs;
	}
	add.s32 	%r2550, %r2517, %r2549;
	xor.b32  	%r2551, %r2530, %r2531;
	xor.b32  	%r2552, %r2545, %r2530;
	and.b32  	%r2553, %r2552, %r2551;
	xor.b32  	%r2554, %r2553, %r2530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 5;
	shr.b32 	%rhs, %r2544, 27;
	add.u32 	%r2555, %lhs, %rhs;
	}
	add.s32 	%r2556, %r2550, %r2555;
	add.s32 	%r2557, %r2556, %r2554;
	add.s32 	%r2558, %r2557, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 30;
	shr.b32 	%rhs, %r2530, 2;
	add.u32 	%r2559, %lhs, %rhs;
	}
	xor.b32  	%r2560, %r2367, %r2341;
	xor.b32  	%r2561, %r2560, %r2451;
	xor.b32  	%r2562, %r2561, %r2521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2562, 1;
	shr.b32 	%rhs, %r2562, 31;
	add.u32 	%r2563, %lhs, %rhs;
	}
	add.s32 	%r2564, %r2531, %r2563;
	xor.b32  	%r2565, %r2544, %r2545;
	xor.b32  	%r2566, %r2559, %r2544;
	and.b32  	%r2567, %r2566, %r2565;
	xor.b32  	%r2568, %r2567, %r2544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 5;
	shr.b32 	%rhs, %r2558, 27;
	add.u32 	%r2569, %lhs, %rhs;
	}
	add.s32 	%r2570, %r2564, %r2569;
	add.s32 	%r2571, %r2570, %r2568;
	add.s32 	%r2572, %r2571, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 30;
	shr.b32 	%rhs, %r2544, 2;
	add.u32 	%r2573, %lhs, %rhs;
	}
	xor.b32  	%r2574, %r2381, %r2353;
	xor.b32  	%r2575, %r2574, %r2465;
	xor.b32  	%r2576, %r2575, %r2535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2576, 1;
	shr.b32 	%rhs, %r2576, 31;
	add.u32 	%r2577, %lhs, %rhs;
	}
	add.s32 	%r2578, %r2545, %r2577;
	xor.b32  	%r2579, %r2558, %r2559;
	xor.b32  	%r2580, %r2573, %r2558;
	and.b32  	%r2581, %r2580, %r2579;
	xor.b32  	%r2582, %r2581, %r2558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 5;
	shr.b32 	%rhs, %r2572, 27;
	add.u32 	%r2583, %lhs, %rhs;
	}
	add.s32 	%r2584, %r2578, %r2583;
	add.s32 	%r2585, %r2584, %r2582;
	add.s32 	%r2586, %r2585, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 30;
	shr.b32 	%rhs, %r2558, 2;
	add.u32 	%r2587, %lhs, %rhs;
	}
	xor.b32  	%r2588, %r2395, %r2367;
	xor.b32  	%r2589, %r2588, %r2479;
	xor.b32  	%r2590, %r2589, %r2549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 1;
	shr.b32 	%rhs, %r2590, 31;
	add.u32 	%r2591, %lhs, %rhs;
	}
	add.s32 	%r2592, %r2559, %r2591;
	xor.b32  	%r2593, %r2572, %r2573;
	xor.b32  	%r2594, %r2587, %r2572;
	and.b32  	%r2595, %r2594, %r2593;
	xor.b32  	%r2596, %r2595, %r2572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2586, 5;
	shr.b32 	%rhs, %r2586, 27;
	add.u32 	%r2597, %lhs, %rhs;
	}
	add.s32 	%r2598, %r2592, %r2597;
	add.s32 	%r2599, %r2598, %r2596;
	add.s32 	%r2600, %r2599, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 30;
	shr.b32 	%rhs, %r2572, 2;
	add.u32 	%r2601, %lhs, %rhs;
	}
	xor.b32  	%r2602, %r2409, %r2381;
	xor.b32  	%r2603, %r2602, %r2493;
	xor.b32  	%r2604, %r2603, %r2563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 1;
	shr.b32 	%rhs, %r2604, 31;
	add.u32 	%r2605, %lhs, %rhs;
	}
	add.s32 	%r2606, %r2573, %r2605;
	xor.b32  	%r2607, %r2586, %r2587;
	xor.b32  	%r2608, %r2601, %r2586;
	and.b32  	%r2609, %r2608, %r2607;
	xor.b32  	%r2610, %r2609, %r2586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2600, 5;
	shr.b32 	%rhs, %r2600, 27;
	add.u32 	%r2611, %lhs, %rhs;
	}
	add.s32 	%r2612, %r2606, %r2611;
	add.s32 	%r2613, %r2612, %r2610;
	add.s32 	%r2614, %r2613, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2586, 30;
	shr.b32 	%rhs, %r2586, 2;
	add.u32 	%r2615, %lhs, %rhs;
	}
	xor.b32  	%r2616, %r2423, %r2395;
	xor.b32  	%r2617, %r2616, %r2507;
	xor.b32  	%r2618, %r2617, %r2577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 1;
	shr.b32 	%rhs, %r2618, 31;
	add.u32 	%r2619, %lhs, %rhs;
	}
	add.s32 	%r2620, %r2587, %r2619;
	xor.b32  	%r2621, %r2600, %r2601;
	xor.b32  	%r2622, %r2615, %r2600;
	and.b32  	%r2623, %r2622, %r2621;
	xor.b32  	%r2624, %r2623, %r2600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 5;
	shr.b32 	%rhs, %r2614, 27;
	add.u32 	%r2625, %lhs, %rhs;
	}
	add.s32 	%r2626, %r2620, %r2625;
	add.s32 	%r2627, %r2626, %r2624;
	add.s32 	%r2628, %r2627, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2600, 30;
	shr.b32 	%rhs, %r2600, 2;
	add.u32 	%r2629, %lhs, %rhs;
	}
	xor.b32  	%r2630, %r2437, %r2409;
	xor.b32  	%r2631, %r2630, %r2521;
	xor.b32  	%r2632, %r2631, %r2591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2632, 1;
	shr.b32 	%rhs, %r2632, 31;
	add.u32 	%r2633, %lhs, %rhs;
	}
	add.s32 	%r2634, %r2601, %r2633;
	xor.b32  	%r2635, %r2614, %r2615;
	xor.b32  	%r2636, %r2635, %r2629;
	add.s32 	%r2637, %r2634, %r2636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 5;
	shr.b32 	%rhs, %r2628, 27;
	add.u32 	%r2638, %lhs, %rhs;
	}
	add.s32 	%r2639, %r2637, %r2638;
	add.s32 	%r2640, %r2639, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2614, 30;
	shr.b32 	%rhs, %r2614, 2;
	add.u32 	%r2641, %lhs, %rhs;
	}
	xor.b32  	%r2642, %r2451, %r2423;
	xor.b32  	%r2643, %r2642, %r2535;
	xor.b32  	%r2644, %r2643, %r2605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 1;
	shr.b32 	%rhs, %r2644, 31;
	add.u32 	%r2645, %lhs, %rhs;
	}
	add.s32 	%r2646, %r2615, %r2645;
	xor.b32  	%r2647, %r2628, %r2629;
	xor.b32  	%r2648, %r2647, %r2641;
	add.s32 	%r2649, %r2646, %r2648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 5;
	shr.b32 	%rhs, %r2640, 27;
	add.u32 	%r2650, %lhs, %rhs;
	}
	add.s32 	%r2651, %r2649, %r2650;
	add.s32 	%r2652, %r2651, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 30;
	shr.b32 	%rhs, %r2628, 2;
	add.u32 	%r2653, %lhs, %rhs;
	}
	xor.b32  	%r2654, %r2465, %r2437;
	xor.b32  	%r2655, %r2654, %r2549;
	xor.b32  	%r2656, %r2655, %r2619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2656, 1;
	shr.b32 	%rhs, %r2656, 31;
	add.u32 	%r2657, %lhs, %rhs;
	}
	add.s32 	%r2658, %r2629, %r2657;
	xor.b32  	%r2659, %r2640, %r2641;
	xor.b32  	%r2660, %r2659, %r2653;
	add.s32 	%r2661, %r2658, %r2660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 5;
	shr.b32 	%rhs, %r2652, 27;
	add.u32 	%r2662, %lhs, %rhs;
	}
	add.s32 	%r2663, %r2661, %r2662;
	add.s32 	%r2664, %r2663, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 30;
	shr.b32 	%rhs, %r2640, 2;
	add.u32 	%r2665, %lhs, %rhs;
	}
	xor.b32  	%r2666, %r2479, %r2451;
	xor.b32  	%r2667, %r2666, %r2563;
	xor.b32  	%r2668, %r2667, %r2633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2668, 1;
	shr.b32 	%rhs, %r2668, 31;
	add.u32 	%r2669, %lhs, %rhs;
	}
	add.s32 	%r2670, %r2641, %r2669;
	xor.b32  	%r2671, %r2652, %r2653;
	xor.b32  	%r2672, %r2671, %r2665;
	add.s32 	%r2673, %r2670, %r2672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 5;
	shr.b32 	%rhs, %r2664, 27;
	add.u32 	%r2674, %lhs, %rhs;
	}
	add.s32 	%r2675, %r2673, %r2674;
	add.s32 	%r2676, %r2675, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2652, 30;
	shr.b32 	%rhs, %r2652, 2;
	add.u32 	%r2677, %lhs, %rhs;
	}
	xor.b32  	%r2678, %r2493, %r2465;
	xor.b32  	%r2679, %r2678, %r2577;
	xor.b32  	%r2680, %r2679, %r2645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 1;
	shr.b32 	%rhs, %r2680, 31;
	add.u32 	%r2681, %lhs, %rhs;
	}
	add.s32 	%r2682, %r2653, %r2681;
	xor.b32  	%r2683, %r2664, %r2665;
	xor.b32  	%r2684, %r2683, %r2677;
	add.s32 	%r2685, %r2682, %r2684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2676, 5;
	shr.b32 	%rhs, %r2676, 27;
	add.u32 	%r2686, %lhs, %rhs;
	}
	add.s32 	%r2687, %r2685, %r2686;
	add.s32 	%r2688, %r2687, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 30;
	shr.b32 	%rhs, %r2664, 2;
	add.u32 	%r2689, %lhs, %rhs;
	}
	xor.b32  	%r2690, %r2507, %r2479;
	xor.b32  	%r2691, %r2690, %r2591;
	xor.b32  	%r2692, %r2691, %r2657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 1;
	shr.b32 	%rhs, %r2692, 31;
	add.u32 	%r2693, %lhs, %rhs;
	}
	add.s32 	%r2694, %r2665, %r2693;
	xor.b32  	%r2695, %r2676, %r2677;
	xor.b32  	%r2696, %r2695, %r2689;
	add.s32 	%r2697, %r2694, %r2696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 5;
	shr.b32 	%rhs, %r2688, 27;
	add.u32 	%r2698, %lhs, %rhs;
	}
	add.s32 	%r2699, %r2697, %r2698;
	add.s32 	%r2700, %r2699, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2676, 30;
	shr.b32 	%rhs, %r2676, 2;
	add.u32 	%r2701, %lhs, %rhs;
	}
	xor.b32  	%r2702, %r2521, %r2493;
	xor.b32  	%r2703, %r2702, %r2605;
	xor.b32  	%r2704, %r2703, %r2669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 1;
	shr.b32 	%rhs, %r2704, 31;
	add.u32 	%r2705, %lhs, %rhs;
	}
	add.s32 	%r2706, %r2677, %r2705;
	xor.b32  	%r2707, %r2688, %r2689;
	xor.b32  	%r2708, %r2707, %r2701;
	add.s32 	%r2709, %r2706, %r2708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2700, 5;
	shr.b32 	%rhs, %r2700, 27;
	add.u32 	%r2710, %lhs, %rhs;
	}
	add.s32 	%r2711, %r2709, %r2710;
	add.s32 	%r2712, %r2711, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 30;
	shr.b32 	%rhs, %r2688, 2;
	add.u32 	%r2713, %lhs, %rhs;
	}
	xor.b32  	%r2714, %r2535, %r2507;
	xor.b32  	%r2715, %r2714, %r2619;
	xor.b32  	%r2716, %r2715, %r2681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 1;
	shr.b32 	%rhs, %r2716, 31;
	add.u32 	%r2717, %lhs, %rhs;
	}
	add.s32 	%r2718, %r2689, %r2717;
	xor.b32  	%r2719, %r2700, %r2701;
	xor.b32  	%r2720, %r2719, %r2713;
	add.s32 	%r2721, %r2718, %r2720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2712, 5;
	shr.b32 	%rhs, %r2712, 27;
	add.u32 	%r2722, %lhs, %rhs;
	}
	add.s32 	%r2723, %r2721, %r2722;
	add.s32 	%r2724, %r2723, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2700, 30;
	shr.b32 	%rhs, %r2700, 2;
	add.u32 	%r2725, %lhs, %rhs;
	}
	xor.b32  	%r2726, %r2549, %r2521;
	xor.b32  	%r2727, %r2726, %r2633;
	xor.b32  	%r2728, %r2727, %r2693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 1;
	shr.b32 	%rhs, %r2728, 31;
	add.u32 	%r2729, %lhs, %rhs;
	}
	add.s32 	%r2730, %r2701, %r2729;
	xor.b32  	%r2731, %r2712, %r2713;
	xor.b32  	%r2732, %r2731, %r2725;
	add.s32 	%r2733, %r2730, %r2732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2724, 5;
	shr.b32 	%rhs, %r2724, 27;
	add.u32 	%r2734, %lhs, %rhs;
	}
	add.s32 	%r2735, %r2733, %r2734;
	add.s32 	%r2736, %r2735, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2712, 30;
	shr.b32 	%rhs, %r2712, 2;
	add.u32 	%r2737, %lhs, %rhs;
	}
	xor.b32  	%r2738, %r2563, %r2535;
	xor.b32  	%r2739, %r2738, %r2645;
	xor.b32  	%r2740, %r2739, %r2705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2740, 1;
	shr.b32 	%rhs, %r2740, 31;
	add.u32 	%r2741, %lhs, %rhs;
	}
	add.s32 	%r2742, %r2713, %r2741;
	xor.b32  	%r2743, %r2724, %r2725;
	xor.b32  	%r2744, %r2743, %r2737;
	add.s32 	%r2745, %r2742, %r2744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 5;
	shr.b32 	%rhs, %r2736, 27;
	add.u32 	%r2746, %lhs, %rhs;
	}
	add.s32 	%r2747, %r2745, %r2746;
	add.s32 	%r2748, %r2747, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2724, 30;
	shr.b32 	%rhs, %r2724, 2;
	add.u32 	%r2749, %lhs, %rhs;
	}
	xor.b32  	%r2750, %r2577, %r2549;
	xor.b32  	%r2751, %r2750, %r2657;
	xor.b32  	%r2752, %r2751, %r2717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 1;
	shr.b32 	%rhs, %r2752, 31;
	add.u32 	%r2753, %lhs, %rhs;
	}
	add.s32 	%r2754, %r2725, %r2753;
	xor.b32  	%r2755, %r2736, %r2737;
	xor.b32  	%r2756, %r2755, %r2749;
	add.s32 	%r2757, %r2754, %r2756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2748, 5;
	shr.b32 	%rhs, %r2748, 27;
	add.u32 	%r2758, %lhs, %rhs;
	}
	add.s32 	%r2759, %r2757, %r2758;
	add.s32 	%r2760, %r2759, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 30;
	shr.b32 	%rhs, %r2736, 2;
	add.u32 	%r2761, %lhs, %rhs;
	}
	xor.b32  	%r2762, %r2591, %r2563;
	xor.b32  	%r2763, %r2762, %r2669;
	xor.b32  	%r2764, %r2763, %r2729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2764, 1;
	shr.b32 	%rhs, %r2764, 31;
	add.u32 	%r2765, %lhs, %rhs;
	}
	add.s32 	%r2766, %r2737, %r2765;
	xor.b32  	%r2767, %r2748, %r2749;
	xor.b32  	%r2768, %r2767, %r2761;
	add.s32 	%r2769, %r2766, %r2768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2760, 5;
	shr.b32 	%rhs, %r2760, 27;
	add.u32 	%r2770, %lhs, %rhs;
	}
	add.s32 	%r2771, %r2769, %r2770;
	add.s32 	%r2772, %r2771, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2748, 30;
	shr.b32 	%rhs, %r2748, 2;
	add.u32 	%r2773, %lhs, %rhs;
	}
	xor.b32  	%r2774, %r2605, %r2577;
	xor.b32  	%r2775, %r2774, %r2681;
	xor.b32  	%r2776, %r2775, %r2741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2776, 1;
	shr.b32 	%rhs, %r2776, 31;
	add.u32 	%r2777, %lhs, %rhs;
	}
	add.s32 	%r2778, %r2749, %r2777;
	xor.b32  	%r2779, %r2760, %r2761;
	xor.b32  	%r2780, %r2779, %r2773;
	add.s32 	%r2781, %r2778, %r2780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2772, 5;
	shr.b32 	%rhs, %r2772, 27;
	add.u32 	%r2782, %lhs, %rhs;
	}
	add.s32 	%r2783, %r2781, %r2782;
	add.s32 	%r2784, %r2783, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2760, 30;
	shr.b32 	%rhs, %r2760, 2;
	add.u32 	%r2785, %lhs, %rhs;
	}
	xor.b32  	%r2786, %r2619, %r2591;
	xor.b32  	%r2787, %r2786, %r2693;
	xor.b32  	%r2788, %r2787, %r2753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 1;
	shr.b32 	%rhs, %r2788, 31;
	add.u32 	%r2789, %lhs, %rhs;
	}
	add.s32 	%r2790, %r2761, %r2789;
	xor.b32  	%r2791, %r2772, %r2773;
	xor.b32  	%r2792, %r2791, %r2785;
	add.s32 	%r2793, %r2790, %r2792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2784, 5;
	shr.b32 	%rhs, %r2784, 27;
	add.u32 	%r2794, %lhs, %rhs;
	}
	add.s32 	%r2795, %r2793, %r2794;
	add.s32 	%r2796, %r2795, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2772, 30;
	shr.b32 	%rhs, %r2772, 2;
	add.u32 	%r2797, %lhs, %rhs;
	}
	xor.b32  	%r2798, %r2633, %r2605;
	xor.b32  	%r2799, %r2798, %r2705;
	xor.b32  	%r2800, %r2799, %r2765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 1;
	shr.b32 	%rhs, %r2800, 31;
	add.u32 	%r2801, %lhs, %rhs;
	}
	add.s32 	%r2802, %r2773, %r2801;
	xor.b32  	%r2803, %r2784, %r2785;
	xor.b32  	%r2804, %r2803, %r2797;
	add.s32 	%r2805, %r2802, %r2804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2796, 5;
	shr.b32 	%rhs, %r2796, 27;
	add.u32 	%r2806, %lhs, %rhs;
	}
	add.s32 	%r2807, %r2805, %r2806;
	add.s32 	%r2808, %r2807, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2784, 30;
	shr.b32 	%rhs, %r2784, 2;
	add.u32 	%r2809, %lhs, %rhs;
	}
	xor.b32  	%r2810, %r2645, %r2619;
	xor.b32  	%r2811, %r2810, %r2717;
	xor.b32  	%r2812, %r2811, %r2777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2812, 1;
	shr.b32 	%rhs, %r2812, 31;
	add.u32 	%r2813, %lhs, %rhs;
	}
	add.s32 	%r2814, %r2785, %r2813;
	xor.b32  	%r2815, %r2796, %r2797;
	xor.b32  	%r2816, %r2815, %r2809;
	add.s32 	%r2817, %r2814, %r2816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 5;
	shr.b32 	%rhs, %r2808, 27;
	add.u32 	%r2818, %lhs, %rhs;
	}
	add.s32 	%r2819, %r2817, %r2818;
	add.s32 	%r2820, %r2819, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2796, 30;
	shr.b32 	%rhs, %r2796, 2;
	add.u32 	%r2821, %lhs, %rhs;
	}
	xor.b32  	%r2822, %r2657, %r2633;
	xor.b32  	%r2823, %r2822, %r2729;
	xor.b32  	%r2824, %r2823, %r2789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 1;
	shr.b32 	%rhs, %r2824, 31;
	add.u32 	%r2825, %lhs, %rhs;
	}
	add.s32 	%r2826, %r2797, %r2825;
	xor.b32  	%r2827, %r2808, %r2809;
	xor.b32  	%r2828, %r2827, %r2821;
	add.s32 	%r2829, %r2826, %r2828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2820, 5;
	shr.b32 	%rhs, %r2820, 27;
	add.u32 	%r2830, %lhs, %rhs;
	}
	add.s32 	%r2831, %r2829, %r2830;
	add.s32 	%r2832, %r2831, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 30;
	shr.b32 	%rhs, %r2808, 2;
	add.u32 	%r2833, %lhs, %rhs;
	}
	xor.b32  	%r2834, %r2669, %r2645;
	xor.b32  	%r2835, %r2834, %r2741;
	xor.b32  	%r2836, %r2835, %r2801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 1;
	shr.b32 	%rhs, %r2836, 31;
	add.u32 	%r2837, %lhs, %rhs;
	}
	add.s32 	%r2838, %r2809, %r2837;
	xor.b32  	%r2839, %r2820, %r2821;
	xor.b32  	%r2840, %r2839, %r2833;
	add.s32 	%r2841, %r2838, %r2840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 5;
	shr.b32 	%rhs, %r2832, 27;
	add.u32 	%r2842, %lhs, %rhs;
	}
	add.s32 	%r2843, %r2841, %r2842;
	add.s32 	%r2844, %r2843, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2820, 30;
	shr.b32 	%rhs, %r2820, 2;
	add.u32 	%r2845, %lhs, %rhs;
	}
	xor.b32  	%r2846, %r2681, %r2657;
	xor.b32  	%r2847, %r2846, %r2753;
	xor.b32  	%r2848, %r2847, %r2813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2848, 1;
	shr.b32 	%rhs, %r2848, 31;
	add.u32 	%r2849, %lhs, %rhs;
	}
	add.s32 	%r2850, %r2821, %r2849;
	xor.b32  	%r2851, %r2832, %r2833;
	xor.b32  	%r2852, %r2851, %r2845;
	add.s32 	%r2853, %r2850, %r2852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2844, 5;
	shr.b32 	%rhs, %r2844, 27;
	add.u32 	%r2854, %lhs, %rhs;
	}
	add.s32 	%r2855, %r2853, %r2854;
	add.s32 	%r2856, %r2855, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 30;
	shr.b32 	%rhs, %r2832, 2;
	add.u32 	%r2857, %lhs, %rhs;
	}
	xor.b32  	%r2858, %r2693, %r2669;
	xor.b32  	%r2859, %r2858, %r2765;
	xor.b32  	%r2860, %r2859, %r2825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2860, 1;
	shr.b32 	%rhs, %r2860, 31;
	add.u32 	%r2861, %lhs, %rhs;
	}
	xor.b32  	%r2862, %r2844, %r2845;
	xor.b32  	%r2863, %r2862, %r2857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 5;
	shr.b32 	%rhs, %r2856, 27;
	add.u32 	%r2864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2844, 30;
	shr.b32 	%rhs, %r2844, 2;
	add.u32 	%r2865, %lhs, %rhs;
	}
	add.s32 	%r2866, %r56, %r2833;
	add.s32 	%r2867, %r2866, %r2861;
	add.s32 	%r2868, %r2867, %r2863;
	add.s32 	%r2869, %r2868, %r2864;
	add.s32 	%r56, %r2869, -899497514;
	add.s32 	%r55, %r2856, %r55;
	add.s32 	%r54, %r2865, %r54;
	add.s32 	%r53, %r2857, %r53;
	add.s32 	%r52, %r2845, %r52;
	mov.u32 	%r15257, %r15256;
	mov.u32 	%r15258, %r15256;
	mov.u32 	%r15259, %r15256;
	mov.u32 	%r15260, %r15256;
	mov.u32 	%r15261, %r15256;
	mov.u32 	%r15262, %r15256;
	mov.u32 	%r15263, %r15256;
	mov.u32 	%r15264, %r15256;
	mov.u32 	%r15265, %r15256;
	mov.u32 	%r15266, %r15256;
	mov.u32 	%r15267, %r15256;
	mov.u32 	%r15268, %r15256;
	mov.u32 	%r15269, %r15256;
	mov.u32 	%r15270, %r15256;

BB6_11:
	bfe.u32 	%r2870, %r76, 2, 2;
	and.b32  	%r2871, %r76, 2;
	xor.b32  	%r2872, %r2871, 3;
	shl.b32 	%r2873, %r2872, 3;
	mov.u32 	%r2874, 255;
	shl.b32 	%r2875, %r2874, %r2873;
	setp.eq.s32	%p15, %r2870, 0;
	selp.b32	%r2876, %r2875, 0, %p15;
	setp.eq.s32	%p16, %r2870, 1;
	selp.b32	%r2877, %r2875, 0, %p16;
	setp.eq.s32	%p17, %r2870, 2;
	selp.b32	%r2878, %r2875, 0, %p17;
	setp.eq.s32	%p18, %r2870, 3;
	selp.b32	%r2879, %r2875, 0, %p18;
	and.b32  	%r2880, %r76, 62;
	bfe.u32 	%r2881, %r76, 4, 2;
	setp.eq.s32	%p19, %r2881, 0;
	selp.b32	%r2882, -2139062144, 0, %p19;
	and.b32  	%r2883, %r2876, %r2882;
	or.b32  	%r15290, %r15271, %r2883;
	and.b32  	%r2884, %r2877, %r2882;
	or.b32  	%r15289, %r15270, %r2884;
	and.b32  	%r2885, %r2878, %r2882;
	or.b32  	%r15288, %r15269, %r2885;
	and.b32  	%r2886, %r2879, %r2882;
	or.b32  	%r15287, %r15268, %r2886;
	setp.eq.s32	%p20, %r2881, 1;
	selp.b32	%r2887, -2139062144, 0, %p20;
	and.b32  	%r2888, %r2876, %r2887;
	or.b32  	%r15286, %r15267, %r2888;
	and.b32  	%r2889, %r2877, %r2887;
	or.b32  	%r15285, %r15266, %r2889;
	and.b32  	%r2890, %r2878, %r2887;
	or.b32  	%r15284, %r15265, %r2890;
	and.b32  	%r2891, %r2879, %r2887;
	or.b32  	%r15283, %r15264, %r2891;
	setp.eq.s32	%p21, %r2881, 2;
	selp.b32	%r2892, -2139062144, 0, %p21;
	and.b32  	%r2893, %r2876, %r2892;
	or.b32  	%r15282, %r15263, %r2893;
	and.b32  	%r2894, %r2877, %r2892;
	or.b32  	%r15281, %r15262, %r2894;
	and.b32  	%r2895, %r2878, %r2892;
	or.b32  	%r15280, %r15261, %r2895;
	and.b32  	%r2896, %r2879, %r2892;
	or.b32  	%r15279, %r15260, %r2896;
	setp.eq.s32	%p22, %r2881, 3;
	selp.b32	%r2897, -2139062144, 0, %p22;
	and.b32  	%r2898, %r2876, %r2897;
	or.b32  	%r15278, %r15259, %r2898;
	and.b32  	%r2899, %r2877, %r2897;
	or.b32  	%r15277, %r15258, %r2899;
	and.b32  	%r2900, %r2878, %r2897;
	or.b32  	%r118, %r15257, %r2900;
	and.b32  	%r2901, %r2879, %r2897;
	or.b32  	%r119, %r15256, %r2901;
	setp.lt.u32	%p23, %r2880, 56;
	@%p23 bra 	BB6_13;

	add.s32 	%r2916, %r52, %r15290;
	xor.b32  	%r2917, %r54, %r53;
	and.b32  	%r2918, %r2917, %r55;
	xor.b32  	%r2919, %r2918, %r53;
	add.s32 	%r2920, %r2916, %r2919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 5;
	shr.b32 	%rhs, %r56, 27;
	add.u32 	%r2921, %lhs, %rhs;
	}
	add.s32 	%r2922, %r2920, %r2921;
	add.s32 	%r2923, %r2922, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 30;
	shr.b32 	%rhs, %r55, 2;
	add.u32 	%r2924, %lhs, %rhs;
	}
	xor.b32  	%r2925, %r2924, %r54;
	and.b32  	%r2926, %r2925, %r56;
	xor.b32  	%r2927, %r2926, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 5;
	shr.b32 	%rhs, %r2923, 27;
	add.u32 	%r2928, %lhs, %rhs;
	}
	add.s32 	%r2929, %r15289, %r53;
	add.s32 	%r2930, %r2929, %r2928;
	add.s32 	%r2931, %r2930, %r2927;
	add.s32 	%r2932, %r2931, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 30;
	shr.b32 	%rhs, %r56, 2;
	add.u32 	%r2933, %lhs, %rhs;
	}
	xor.b32  	%r2934, %r2933, %r2924;
	and.b32  	%r2935, %r2934, %r2923;
	xor.b32  	%r2936, %r2935, %r2924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 5;
	shr.b32 	%rhs, %r2932, 27;
	add.u32 	%r2937, %lhs, %rhs;
	}
	add.s32 	%r2938, %r15288, %r54;
	add.s32 	%r2939, %r2938, %r2937;
	add.s32 	%r2940, %r2939, %r2936;
	add.s32 	%r2941, %r2940, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 30;
	shr.b32 	%rhs, %r2923, 2;
	add.u32 	%r2942, %lhs, %rhs;
	}
	xor.b32  	%r2943, %r2942, %r2933;
	and.b32  	%r2944, %r2943, %r2932;
	xor.b32  	%r2945, %r2944, %r2933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2941, 5;
	shr.b32 	%rhs, %r2941, 27;
	add.u32 	%r2946, %lhs, %rhs;
	}
	add.s32 	%r2947, %r15287, %r2924;
	add.s32 	%r2948, %r2947, %r2946;
	add.s32 	%r2949, %r2948, %r2945;
	add.s32 	%r2950, %r2949, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 30;
	shr.b32 	%rhs, %r2932, 2;
	add.u32 	%r2951, %lhs, %rhs;
	}
	xor.b32  	%r2952, %r2951, %r2942;
	and.b32  	%r2953, %r2952, %r2941;
	xor.b32  	%r2954, %r2953, %r2942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2950, 5;
	shr.b32 	%rhs, %r2950, 27;
	add.u32 	%r2955, %lhs, %rhs;
	}
	add.s32 	%r2956, %r15286, %r2933;
	add.s32 	%r2957, %r2956, %r2955;
	add.s32 	%r2958, %r2957, %r2954;
	add.s32 	%r2959, %r2958, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2941, 30;
	shr.b32 	%rhs, %r2941, 2;
	add.u32 	%r2960, %lhs, %rhs;
	}
	xor.b32  	%r2961, %r2960, %r2951;
	and.b32  	%r2962, %r2961, %r2950;
	xor.b32  	%r2963, %r2962, %r2951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2959, 5;
	shr.b32 	%rhs, %r2959, 27;
	add.u32 	%r2964, %lhs, %rhs;
	}
	add.s32 	%r2965, %r15285, %r2942;
	add.s32 	%r2966, %r2965, %r2964;
	add.s32 	%r2967, %r2966, %r2963;
	add.s32 	%r2968, %r2967, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2950, 30;
	shr.b32 	%rhs, %r2950, 2;
	add.u32 	%r2969, %lhs, %rhs;
	}
	xor.b32  	%r2970, %r2969, %r2960;
	and.b32  	%r2971, %r2970, %r2959;
	xor.b32  	%r2972, %r2971, %r2960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 5;
	shr.b32 	%rhs, %r2968, 27;
	add.u32 	%r2973, %lhs, %rhs;
	}
	add.s32 	%r2974, %r15284, %r2951;
	add.s32 	%r2975, %r2974, %r2973;
	add.s32 	%r2976, %r2975, %r2972;
	add.s32 	%r2977, %r2976, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2959, 30;
	shr.b32 	%rhs, %r2959, 2;
	add.u32 	%r2978, %lhs, %rhs;
	}
	xor.b32  	%r2979, %r2978, %r2969;
	and.b32  	%r2980, %r2979, %r2968;
	xor.b32  	%r2981, %r2980, %r2969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 5;
	shr.b32 	%rhs, %r2977, 27;
	add.u32 	%r2982, %lhs, %rhs;
	}
	add.s32 	%r2983, %r15283, %r2960;
	add.s32 	%r2984, %r2983, %r2982;
	add.s32 	%r2985, %r2984, %r2981;
	add.s32 	%r2986, %r2985, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2968, 30;
	shr.b32 	%rhs, %r2968, 2;
	add.u32 	%r2987, %lhs, %rhs;
	}
	xor.b32  	%r2988, %r2987, %r2978;
	and.b32  	%r2989, %r2988, %r2977;
	xor.b32  	%r2990, %r2989, %r2978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2986, 5;
	shr.b32 	%rhs, %r2986, 27;
	add.u32 	%r2991, %lhs, %rhs;
	}
	add.s32 	%r2992, %r15282, %r2969;
	add.s32 	%r2993, %r2992, %r2991;
	add.s32 	%r2994, %r2993, %r2990;
	add.s32 	%r2995, %r2994, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 30;
	shr.b32 	%rhs, %r2977, 2;
	add.u32 	%r2996, %lhs, %rhs;
	}
	xor.b32  	%r2997, %r2996, %r2987;
	and.b32  	%r2998, %r2997, %r2986;
	xor.b32  	%r2999, %r2998, %r2987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 5;
	shr.b32 	%rhs, %r2995, 27;
	add.u32 	%r3000, %lhs, %rhs;
	}
	add.s32 	%r3001, %r15281, %r2978;
	add.s32 	%r3002, %r3001, %r3000;
	add.s32 	%r3003, %r3002, %r2999;
	add.s32 	%r3004, %r3003, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2986, 30;
	shr.b32 	%rhs, %r2986, 2;
	add.u32 	%r3005, %lhs, %rhs;
	}
	xor.b32  	%r3006, %r3005, %r2996;
	and.b32  	%r3007, %r3006, %r2995;
	xor.b32  	%r3008, %r3007, %r2996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3004, 5;
	shr.b32 	%rhs, %r3004, 27;
	add.u32 	%r3009, %lhs, %rhs;
	}
	add.s32 	%r3010, %r15280, %r2987;
	add.s32 	%r3011, %r3010, %r3009;
	add.s32 	%r3012, %r3011, %r3008;
	add.s32 	%r3013, %r3012, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 30;
	shr.b32 	%rhs, %r2995, 2;
	add.u32 	%r3014, %lhs, %rhs;
	}
	xor.b32  	%r3015, %r3014, %r3005;
	and.b32  	%r3016, %r3015, %r3004;
	xor.b32  	%r3017, %r3016, %r3005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 5;
	shr.b32 	%rhs, %r3013, 27;
	add.u32 	%r3018, %lhs, %rhs;
	}
	add.s32 	%r3019, %r15279, %r2996;
	add.s32 	%r3020, %r3019, %r3018;
	add.s32 	%r3021, %r3020, %r3017;
	add.s32 	%r3022, %r3021, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3004, 30;
	shr.b32 	%rhs, %r3004, 2;
	add.u32 	%r3023, %lhs, %rhs;
	}
	xor.b32  	%r3024, %r3023, %r3014;
	and.b32  	%r3025, %r3024, %r3013;
	xor.b32  	%r3026, %r3025, %r3014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3022, 5;
	shr.b32 	%rhs, %r3022, 27;
	add.u32 	%r3027, %lhs, %rhs;
	}
	add.s32 	%r3028, %r15278, %r3005;
	add.s32 	%r3029, %r3028, %r3027;
	add.s32 	%r3030, %r3029, %r3026;
	add.s32 	%r3031, %r3030, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 30;
	shr.b32 	%rhs, %r3013, 2;
	add.u32 	%r3032, %lhs, %rhs;
	}
	xor.b32  	%r3033, %r3032, %r3023;
	and.b32  	%r3034, %r3033, %r3022;
	xor.b32  	%r3035, %r3034, %r3023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3031, 5;
	shr.b32 	%rhs, %r3031, 27;
	add.u32 	%r3036, %lhs, %rhs;
	}
	add.s32 	%r3037, %r15277, %r3014;
	add.s32 	%r3038, %r3037, %r3036;
	add.s32 	%r3039, %r3038, %r3035;
	add.s32 	%r3040, %r3039, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3022, 30;
	shr.b32 	%rhs, %r3022, 2;
	add.u32 	%r3041, %lhs, %rhs;
	}
	xor.b32  	%r3042, %r3041, %r3032;
	and.b32  	%r3043, %r3042, %r3031;
	xor.b32  	%r3044, %r3043, %r3032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3040, 5;
	shr.b32 	%rhs, %r3040, 27;
	add.u32 	%r3045, %lhs, %rhs;
	}
	add.s32 	%r3046, %r118, %r3023;
	add.s32 	%r3047, %r3046, %r3045;
	add.s32 	%r3048, %r3047, %r3044;
	add.s32 	%r3049, %r3048, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3031, 30;
	shr.b32 	%rhs, %r3031, 2;
	add.u32 	%r3050, %lhs, %rhs;
	}
	xor.b32  	%r3051, %r3050, %r3041;
	and.b32  	%r3052, %r3051, %r3040;
	xor.b32  	%r3053, %r3052, %r3041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3049, 5;
	shr.b32 	%rhs, %r3049, 27;
	add.u32 	%r3054, %lhs, %rhs;
	}
	add.s32 	%r3055, %r119, %r3032;
	add.s32 	%r3056, %r3055, %r3054;
	add.s32 	%r3057, %r3056, %r3053;
	add.s32 	%r3058, %r3057, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3040, 30;
	shr.b32 	%rhs, %r3040, 2;
	add.u32 	%r3059, %lhs, %rhs;
	}
	xor.b32  	%r3060, %r15282, %r15277;
	xor.b32  	%r3061, %r3060, %r15288;
	xor.b32  	%r3062, %r3061, %r15290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3062, 1;
	shr.b32 	%rhs, %r3062, 31;
	add.u32 	%r3063, %lhs, %rhs;
	}
	add.s32 	%r3064, %r3041, %r3063;
	xor.b32  	%r3065, %r3059, %r3050;
	and.b32  	%r3066, %r3065, %r3049;
	xor.b32  	%r3067, %r3066, %r3050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 5;
	shr.b32 	%rhs, %r3058, 27;
	add.u32 	%r3068, %lhs, %rhs;
	}
	add.s32 	%r3069, %r3064, %r3068;
	add.s32 	%r3070, %r3069, %r3067;
	add.s32 	%r3071, %r3070, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3049, 30;
	shr.b32 	%rhs, %r3049, 2;
	add.u32 	%r3072, %lhs, %rhs;
	}
	xor.b32  	%r3073, %r15281, %r118;
	xor.b32  	%r3074, %r3073, %r15287;
	xor.b32  	%r3075, %r3074, %r15289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3075, 1;
	shr.b32 	%rhs, %r3075, 31;
	add.u32 	%r3076, %lhs, %rhs;
	}
	add.s32 	%r3077, %r3050, %r3076;
	xor.b32  	%r3078, %r3072, %r3059;
	and.b32  	%r3079, %r3078, %r3058;
	xor.b32  	%r3080, %r3079, %r3059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3071, 5;
	shr.b32 	%rhs, %r3071, 27;
	add.u32 	%r3081, %lhs, %rhs;
	}
	add.s32 	%r3082, %r3077, %r3081;
	add.s32 	%r3083, %r3082, %r3080;
	add.s32 	%r3084, %r3083, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 30;
	shr.b32 	%rhs, %r3058, 2;
	add.u32 	%r3085, %lhs, %rhs;
	}
	xor.b32  	%r3086, %r15280, %r119;
	xor.b32  	%r3087, %r3086, %r15286;
	xor.b32  	%r3088, %r3087, %r15288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3088, 1;
	shr.b32 	%rhs, %r3088, 31;
	add.u32 	%r3089, %lhs, %rhs;
	}
	add.s32 	%r3090, %r3059, %r3089;
	xor.b32  	%r3091, %r3085, %r3072;
	and.b32  	%r3092, %r3091, %r3071;
	xor.b32  	%r3093, %r3092, %r3072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 5;
	shr.b32 	%rhs, %r3084, 27;
	add.u32 	%r3094, %lhs, %rhs;
	}
	add.s32 	%r3095, %r3090, %r3094;
	add.s32 	%r3096, %r3095, %r3093;
	add.s32 	%r3097, %r3096, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3071, 30;
	shr.b32 	%rhs, %r3071, 2;
	add.u32 	%r3098, %lhs, %rhs;
	}
	xor.b32  	%r3099, %r15285, %r15279;
	xor.b32  	%r3100, %r3099, %r15287;
	xor.b32  	%r3101, %r3100, %r3063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 1;
	shr.b32 	%rhs, %r3101, 31;
	add.u32 	%r3102, %lhs, %rhs;
	}
	add.s32 	%r3103, %r3072, %r3102;
	xor.b32  	%r3104, %r3098, %r3085;
	and.b32  	%r3105, %r3104, %r3084;
	xor.b32  	%r3106, %r3105, %r3085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3097, 5;
	shr.b32 	%rhs, %r3097, 27;
	add.u32 	%r3107, %lhs, %rhs;
	}
	add.s32 	%r3108, %r3103, %r3107;
	add.s32 	%r3109, %r3108, %r3106;
	add.s32 	%r3110, %r3109, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3084, 30;
	shr.b32 	%rhs, %r3084, 2;
	add.u32 	%r3111, %lhs, %rhs;
	}
	xor.b32  	%r3112, %r15284, %r15278;
	xor.b32  	%r3113, %r3112, %r15286;
	xor.b32  	%r3114, %r3113, %r3076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3114, 1;
	shr.b32 	%rhs, %r3114, 31;
	add.u32 	%r3115, %lhs, %rhs;
	}
	add.s32 	%r3116, %r3085, %r3115;
	xor.b32  	%r3117, %r3097, %r3098;
	xor.b32  	%r3118, %r3117, %r3111;
	add.s32 	%r3119, %r3116, %r3118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3110, 5;
	shr.b32 	%rhs, %r3110, 27;
	add.u32 	%r3120, %lhs, %rhs;
	}
	add.s32 	%r3121, %r3119, %r3120;
	add.s32 	%r3122, %r3121, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3097, 30;
	shr.b32 	%rhs, %r3097, 2;
	add.u32 	%r3123, %lhs, %rhs;
	}
	xor.b32  	%r3124, %r15283, %r15277;
	xor.b32  	%r3125, %r3124, %r15285;
	xor.b32  	%r3126, %r3125, %r3089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3126, 1;
	shr.b32 	%rhs, %r3126, 31;
	add.u32 	%r3127, %lhs, %rhs;
	}
	add.s32 	%r3128, %r3098, %r3127;
	xor.b32  	%r3129, %r3110, %r3111;
	xor.b32  	%r3130, %r3129, %r3123;
	add.s32 	%r3131, %r3128, %r3130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3122, 5;
	shr.b32 	%rhs, %r3122, 27;
	add.u32 	%r3132, %lhs, %rhs;
	}
	add.s32 	%r3133, %r3131, %r3132;
	add.s32 	%r3134, %r3133, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3110, 30;
	shr.b32 	%rhs, %r3110, 2;
	add.u32 	%r3135, %lhs, %rhs;
	}
	xor.b32  	%r3136, %r15282, %r118;
	xor.b32  	%r3137, %r3136, %r15284;
	xor.b32  	%r3138, %r3137, %r3102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3138, 1;
	shr.b32 	%rhs, %r3138, 31;
	add.u32 	%r3139, %lhs, %rhs;
	}
	add.s32 	%r3140, %r3111, %r3139;
	xor.b32  	%r3141, %r3122, %r3123;
	xor.b32  	%r3142, %r3141, %r3135;
	add.s32 	%r3143, %r3140, %r3142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3134, 5;
	shr.b32 	%rhs, %r3134, 27;
	add.u32 	%r3144, %lhs, %rhs;
	}
	add.s32 	%r3145, %r3143, %r3144;
	add.s32 	%r3146, %r3145, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3122, 30;
	shr.b32 	%rhs, %r3122, 2;
	add.u32 	%r3147, %lhs, %rhs;
	}
	xor.b32  	%r3148, %r15281, %r119;
	xor.b32  	%r3149, %r3148, %r15283;
	xor.b32  	%r3150, %r3149, %r3115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3150, 1;
	shr.b32 	%rhs, %r3150, 31;
	add.u32 	%r3151, %lhs, %rhs;
	}
	add.s32 	%r3152, %r3123, %r3151;
	xor.b32  	%r3153, %r3134, %r3135;
	xor.b32  	%r3154, %r3153, %r3147;
	add.s32 	%r3155, %r3152, %r3154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 5;
	shr.b32 	%rhs, %r3146, 27;
	add.u32 	%r3156, %lhs, %rhs;
	}
	add.s32 	%r3157, %r3155, %r3156;
	add.s32 	%r3158, %r3157, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3134, 30;
	shr.b32 	%rhs, %r3134, 2;
	add.u32 	%r3159, %lhs, %rhs;
	}
	xor.b32  	%r3160, %r15282, %r15280;
	xor.b32  	%r3161, %r3160, %r3063;
	xor.b32  	%r3162, %r3161, %r3127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3162, 1;
	shr.b32 	%rhs, %r3162, 31;
	add.u32 	%r3163, %lhs, %rhs;
	}
	add.s32 	%r3164, %r3135, %r3163;
	xor.b32  	%r3165, %r3146, %r3147;
	xor.b32  	%r3166, %r3165, %r3159;
	add.s32 	%r3167, %r3164, %r3166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3158, 5;
	shr.b32 	%rhs, %r3158, 27;
	add.u32 	%r3168, %lhs, %rhs;
	}
	add.s32 	%r3169, %r3167, %r3168;
	add.s32 	%r3170, %r3169, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 30;
	shr.b32 	%rhs, %r3146, 2;
	add.u32 	%r3171, %lhs, %rhs;
	}
	xor.b32  	%r3172, %r15281, %r15279;
	xor.b32  	%r3173, %r3172, %r3076;
	xor.b32  	%r3174, %r3173, %r3139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3174, 1;
	shr.b32 	%rhs, %r3174, 31;
	add.u32 	%r3175, %lhs, %rhs;
	}
	add.s32 	%r3176, %r3147, %r3175;
	xor.b32  	%r3177, %r3158, %r3159;
	xor.b32  	%r3178, %r3177, %r3171;
	add.s32 	%r3179, %r3176, %r3178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 5;
	shr.b32 	%rhs, %r3170, 27;
	add.u32 	%r3180, %lhs, %rhs;
	}
	add.s32 	%r3181, %r3179, %r3180;
	add.s32 	%r3182, %r3181, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3158, 30;
	shr.b32 	%rhs, %r3158, 2;
	add.u32 	%r3183, %lhs, %rhs;
	}
	xor.b32  	%r3184, %r15280, %r15278;
	xor.b32  	%r3185, %r3184, %r3089;
	xor.b32  	%r3186, %r3185, %r3151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3186, 1;
	shr.b32 	%rhs, %r3186, 31;
	add.u32 	%r3187, %lhs, %rhs;
	}
	add.s32 	%r3188, %r3159, %r3187;
	xor.b32  	%r3189, %r3170, %r3171;
	xor.b32  	%r3190, %r3189, %r3183;
	add.s32 	%r3191, %r3188, %r3190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 5;
	shr.b32 	%rhs, %r3182, 27;
	add.u32 	%r3192, %lhs, %rhs;
	}
	add.s32 	%r3193, %r3191, %r3192;
	add.s32 	%r3194, %r3193, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 30;
	shr.b32 	%rhs, %r3170, 2;
	add.u32 	%r3195, %lhs, %rhs;
	}
	xor.b32  	%r3196, %r15279, %r15277;
	xor.b32  	%r3197, %r3196, %r3102;
	xor.b32  	%r3198, %r3197, %r3163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3198, 1;
	shr.b32 	%rhs, %r3198, 31;
	add.u32 	%r3199, %lhs, %rhs;
	}
	add.s32 	%r3200, %r3171, %r3199;
	xor.b32  	%r3201, %r3182, %r3183;
	xor.b32  	%r3202, %r3201, %r3195;
	add.s32 	%r3203, %r3200, %r3202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 5;
	shr.b32 	%rhs, %r3194, 27;
	add.u32 	%r3204, %lhs, %rhs;
	}
	add.s32 	%r3205, %r3203, %r3204;
	add.s32 	%r3206, %r3205, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 30;
	shr.b32 	%rhs, %r3182, 2;
	add.u32 	%r3207, %lhs, %rhs;
	}
	xor.b32  	%r3208, %r15278, %r118;
	xor.b32  	%r3209, %r3208, %r3115;
	xor.b32  	%r3210, %r3209, %r3175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 1;
	shr.b32 	%rhs, %r3210, 31;
	add.u32 	%r3211, %lhs, %rhs;
	}
	add.s32 	%r3212, %r3183, %r3211;
	xor.b32  	%r3213, %r3194, %r3195;
	xor.b32  	%r3214, %r3213, %r3207;
	add.s32 	%r3215, %r3212, %r3214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 5;
	shr.b32 	%rhs, %r3206, 27;
	add.u32 	%r3216, %lhs, %rhs;
	}
	add.s32 	%r3217, %r3215, %r3216;
	add.s32 	%r3218, %r3217, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 30;
	shr.b32 	%rhs, %r3194, 2;
	add.u32 	%r3219, %lhs, %rhs;
	}
	xor.b32  	%r3220, %r15277, %r119;
	xor.b32  	%r3221, %r3220, %r3127;
	xor.b32  	%r3222, %r3221, %r3187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 1;
	shr.b32 	%rhs, %r3222, 31;
	add.u32 	%r3223, %lhs, %rhs;
	}
	add.s32 	%r3224, %r3195, %r3223;
	xor.b32  	%r3225, %r3206, %r3207;
	xor.b32  	%r3226, %r3225, %r3219;
	add.s32 	%r3227, %r3224, %r3226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 5;
	shr.b32 	%rhs, %r3218, 27;
	add.u32 	%r3228, %lhs, %rhs;
	}
	add.s32 	%r3229, %r3227, %r3228;
	add.s32 	%r3230, %r3229, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 30;
	shr.b32 	%rhs, %r3206, 2;
	add.u32 	%r3231, %lhs, %rhs;
	}
	xor.b32  	%r3232, %r3063, %r118;
	xor.b32  	%r3233, %r3232, %r3139;
	xor.b32  	%r3234, %r3233, %r3199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3234, 1;
	shr.b32 	%rhs, %r3234, 31;
	add.u32 	%r3235, %lhs, %rhs;
	}
	add.s32 	%r3236, %r3207, %r3235;
	xor.b32  	%r3237, %r3218, %r3219;
	xor.b32  	%r3238, %r3237, %r3231;
	add.s32 	%r3239, %r3236, %r3238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3230, 5;
	shr.b32 	%rhs, %r3230, 27;
	add.u32 	%r3240, %lhs, %rhs;
	}
	add.s32 	%r3241, %r3239, %r3240;
	add.s32 	%r3242, %r3241, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 30;
	shr.b32 	%rhs, %r3218, 2;
	add.u32 	%r3243, %lhs, %rhs;
	}
	xor.b32  	%r3244, %r3076, %r119;
	xor.b32  	%r3245, %r3244, %r3151;
	xor.b32  	%r3246, %r3245, %r3211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 1;
	shr.b32 	%rhs, %r3246, 31;
	add.u32 	%r3247, %lhs, %rhs;
	}
	add.s32 	%r3248, %r3219, %r3247;
	xor.b32  	%r3249, %r3230, %r3231;
	xor.b32  	%r3250, %r3249, %r3243;
	add.s32 	%r3251, %r3248, %r3250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 5;
	shr.b32 	%rhs, %r3242, 27;
	add.u32 	%r3252, %lhs, %rhs;
	}
	add.s32 	%r3253, %r3251, %r3252;
	add.s32 	%r3254, %r3253, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3230, 30;
	shr.b32 	%rhs, %r3230, 2;
	add.u32 	%r3255, %lhs, %rhs;
	}
	xor.b32  	%r3256, %r3089, %r3063;
	xor.b32  	%r3257, %r3256, %r3163;
	xor.b32  	%r3258, %r3257, %r3223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3258, 1;
	shr.b32 	%rhs, %r3258, 31;
	add.u32 	%r3259, %lhs, %rhs;
	}
	add.s32 	%r3260, %r3231, %r3259;
	xor.b32  	%r3261, %r3242, %r3243;
	xor.b32  	%r3262, %r3261, %r3255;
	add.s32 	%r3263, %r3260, %r3262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3254, 5;
	shr.b32 	%rhs, %r3254, 27;
	add.u32 	%r3264, %lhs, %rhs;
	}
	add.s32 	%r3265, %r3263, %r3264;
	add.s32 	%r3266, %r3265, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 30;
	shr.b32 	%rhs, %r3242, 2;
	add.u32 	%r3267, %lhs, %rhs;
	}
	xor.b32  	%r3268, %r3102, %r3076;
	xor.b32  	%r3269, %r3268, %r3175;
	xor.b32  	%r3270, %r3269, %r3235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3270, 1;
	shr.b32 	%rhs, %r3270, 31;
	add.u32 	%r3271, %lhs, %rhs;
	}
	add.s32 	%r3272, %r3243, %r3271;
	xor.b32  	%r3273, %r3254, %r3255;
	xor.b32  	%r3274, %r3273, %r3267;
	add.s32 	%r3275, %r3272, %r3274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 5;
	shr.b32 	%rhs, %r3266, 27;
	add.u32 	%r3276, %lhs, %rhs;
	}
	add.s32 	%r3277, %r3275, %r3276;
	add.s32 	%r3278, %r3277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3254, 30;
	shr.b32 	%rhs, %r3254, 2;
	add.u32 	%r3279, %lhs, %rhs;
	}
	xor.b32  	%r3280, %r3115, %r3089;
	xor.b32  	%r3281, %r3280, %r3187;
	xor.b32  	%r3282, %r3281, %r3247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3282, 1;
	shr.b32 	%rhs, %r3282, 31;
	add.u32 	%r3283, %lhs, %rhs;
	}
	add.s32 	%r3284, %r3255, %r3283;
	xor.b32  	%r3285, %r3266, %r3267;
	xor.b32  	%r3286, %r3285, %r3279;
	add.s32 	%r3287, %r3284, %r3286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 5;
	shr.b32 	%rhs, %r3278, 27;
	add.u32 	%r3288, %lhs, %rhs;
	}
	add.s32 	%r3289, %r3287, %r3288;
	add.s32 	%r3290, %r3289, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 30;
	shr.b32 	%rhs, %r3266, 2;
	add.u32 	%r3291, %lhs, %rhs;
	}
	xor.b32  	%r3292, %r3127, %r3102;
	xor.b32  	%r3293, %r3292, %r3199;
	xor.b32  	%r3294, %r3293, %r3259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3294, 1;
	shr.b32 	%rhs, %r3294, 31;
	add.u32 	%r3295, %lhs, %rhs;
	}
	add.s32 	%r3296, %r3267, %r3295;
	xor.b32  	%r3297, %r3278, %r3279;
	xor.b32  	%r3298, %r3297, %r3291;
	add.s32 	%r3299, %r3296, %r3298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 5;
	shr.b32 	%rhs, %r3290, 27;
	add.u32 	%r3300, %lhs, %rhs;
	}
	add.s32 	%r3301, %r3299, %r3300;
	add.s32 	%r3302, %r3301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 30;
	shr.b32 	%rhs, %r3278, 2;
	add.u32 	%r3303, %lhs, %rhs;
	}
	xor.b32  	%r3304, %r3139, %r3115;
	xor.b32  	%r3305, %r3304, %r3211;
	xor.b32  	%r3306, %r3305, %r3271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3306, 1;
	shr.b32 	%rhs, %r3306, 31;
	add.u32 	%r3307, %lhs, %rhs;
	}
	add.s32 	%r3308, %r3279, %r3307;
	xor.b32  	%r3309, %r3290, %r3291;
	xor.b32  	%r3310, %r3309, %r3303;
	add.s32 	%r3311, %r3308, %r3310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 5;
	shr.b32 	%rhs, %r3302, 27;
	add.u32 	%r3312, %lhs, %rhs;
	}
	add.s32 	%r3313, %r3311, %r3312;
	add.s32 	%r3314, %r3313, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 30;
	shr.b32 	%rhs, %r3290, 2;
	add.u32 	%r3315, %lhs, %rhs;
	}
	xor.b32  	%r3316, %r3151, %r3127;
	xor.b32  	%r3317, %r3316, %r3223;
	xor.b32  	%r3318, %r3317, %r3283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3318, 1;
	shr.b32 	%rhs, %r3318, 31;
	add.u32 	%r3319, %lhs, %rhs;
	}
	add.s32 	%r3320, %r3291, %r3319;
	xor.b32  	%r3321, %r3302, %r3303;
	xor.b32  	%r3322, %r3321, %r3315;
	add.s32 	%r3323, %r3320, %r3322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 5;
	shr.b32 	%rhs, %r3314, 27;
	add.u32 	%r3324, %lhs, %rhs;
	}
	add.s32 	%r3325, %r3323, %r3324;
	add.s32 	%r3326, %r3325, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 30;
	shr.b32 	%rhs, %r3302, 2;
	add.u32 	%r3327, %lhs, %rhs;
	}
	xor.b32  	%r3328, %r3163, %r3139;
	xor.b32  	%r3329, %r3328, %r3235;
	xor.b32  	%r3330, %r3329, %r3295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3330, 1;
	shr.b32 	%rhs, %r3330, 31;
	add.u32 	%r3331, %lhs, %rhs;
	}
	add.s32 	%r3332, %r3303, %r3331;
	xor.b32  	%r3333, %r3314, %r3315;
	xor.b32  	%r3334, %r3333, %r3327;
	add.s32 	%r3335, %r3332, %r3334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 5;
	shr.b32 	%rhs, %r3326, 27;
	add.u32 	%r3336, %lhs, %rhs;
	}
	add.s32 	%r3337, %r3335, %r3336;
	add.s32 	%r3338, %r3337, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r3339, %lhs, %rhs;
	}
	xor.b32  	%r3340, %r3175, %r3151;
	xor.b32  	%r3341, %r3340, %r3247;
	xor.b32  	%r3342, %r3341, %r3307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 1;
	shr.b32 	%rhs, %r3342, 31;
	add.u32 	%r3343, %lhs, %rhs;
	}
	add.s32 	%r3344, %r3315, %r3343;
	xor.b32  	%r3345, %r3326, %r3327;
	xor.b32  	%r3346, %r3345, %r3339;
	add.s32 	%r3347, %r3344, %r3346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 5;
	shr.b32 	%rhs, %r3338, 27;
	add.u32 	%r3348, %lhs, %rhs;
	}
	add.s32 	%r3349, %r3347, %r3348;
	add.s32 	%r3350, %r3349, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 30;
	shr.b32 	%rhs, %r3326, 2;
	add.u32 	%r3351, %lhs, %rhs;
	}
	xor.b32  	%r3352, %r3187, %r3163;
	xor.b32  	%r3353, %r3352, %r3259;
	xor.b32  	%r3354, %r3353, %r3319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 1;
	shr.b32 	%rhs, %r3354, 31;
	add.u32 	%r3355, %lhs, %rhs;
	}
	add.s32 	%r3356, %r3327, %r3355;
	xor.b32  	%r3357, %r3338, %r3339;
	xor.b32  	%r3358, %r3351, %r3338;
	and.b32  	%r3359, %r3358, %r3357;
	xor.b32  	%r3360, %r3359, %r3338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 5;
	shr.b32 	%rhs, %r3350, 27;
	add.u32 	%r3361, %lhs, %rhs;
	}
	add.s32 	%r3362, %r3356, %r3361;
	add.s32 	%r3363, %r3362, %r3360;
	add.s32 	%r3364, %r3363, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 30;
	shr.b32 	%rhs, %r3338, 2;
	add.u32 	%r3365, %lhs, %rhs;
	}
	xor.b32  	%r3366, %r3199, %r3175;
	xor.b32  	%r3367, %r3366, %r3271;
	xor.b32  	%r3368, %r3367, %r3331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3368, 1;
	shr.b32 	%rhs, %r3368, 31;
	add.u32 	%r3369, %lhs, %rhs;
	}
	add.s32 	%r3370, %r3339, %r3369;
	xor.b32  	%r3371, %r3350, %r3351;
	xor.b32  	%r3372, %r3365, %r3350;
	and.b32  	%r3373, %r3372, %r3371;
	xor.b32  	%r3374, %r3373, %r3350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3364, 5;
	shr.b32 	%rhs, %r3364, 27;
	add.u32 	%r3375, %lhs, %rhs;
	}
	add.s32 	%r3376, %r3370, %r3375;
	add.s32 	%r3377, %r3376, %r3374;
	add.s32 	%r3378, %r3377, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 30;
	shr.b32 	%rhs, %r3350, 2;
	add.u32 	%r3379, %lhs, %rhs;
	}
	xor.b32  	%r3380, %r3211, %r3187;
	xor.b32  	%r3381, %r3380, %r3283;
	xor.b32  	%r3382, %r3381, %r3343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3382, 1;
	shr.b32 	%rhs, %r3382, 31;
	add.u32 	%r3383, %lhs, %rhs;
	}
	add.s32 	%r3384, %r3351, %r3383;
	xor.b32  	%r3385, %r3364, %r3365;
	xor.b32  	%r3386, %r3379, %r3364;
	and.b32  	%r3387, %r3386, %r3385;
	xor.b32  	%r3388, %r3387, %r3364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 5;
	shr.b32 	%rhs, %r3378, 27;
	add.u32 	%r3389, %lhs, %rhs;
	}
	add.s32 	%r3390, %r3384, %r3389;
	add.s32 	%r3391, %r3390, %r3388;
	add.s32 	%r3392, %r3391, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3364, 30;
	shr.b32 	%rhs, %r3364, 2;
	add.u32 	%r3393, %lhs, %rhs;
	}
	xor.b32  	%r3394, %r3223, %r3199;
	xor.b32  	%r3395, %r3394, %r3295;
	xor.b32  	%r3396, %r3395, %r3355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3396, 1;
	shr.b32 	%rhs, %r3396, 31;
	add.u32 	%r3397, %lhs, %rhs;
	}
	add.s32 	%r3398, %r3365, %r3397;
	xor.b32  	%r3399, %r3378, %r3379;
	xor.b32  	%r3400, %r3393, %r3378;
	and.b32  	%r3401, %r3400, %r3399;
	xor.b32  	%r3402, %r3401, %r3378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 5;
	shr.b32 	%rhs, %r3392, 27;
	add.u32 	%r3403, %lhs, %rhs;
	}
	add.s32 	%r3404, %r3398, %r3403;
	add.s32 	%r3405, %r3404, %r3402;
	add.s32 	%r3406, %r3405, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 30;
	shr.b32 	%rhs, %r3378, 2;
	add.u32 	%r3407, %lhs, %rhs;
	}
	xor.b32  	%r3408, %r3235, %r3211;
	xor.b32  	%r3409, %r3408, %r3307;
	xor.b32  	%r3410, %r3409, %r3369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 1;
	shr.b32 	%rhs, %r3410, 31;
	add.u32 	%r3411, %lhs, %rhs;
	}
	add.s32 	%r3412, %r3379, %r3411;
	xor.b32  	%r3413, %r3392, %r3393;
	xor.b32  	%r3414, %r3407, %r3392;
	and.b32  	%r3415, %r3414, %r3413;
	xor.b32  	%r3416, %r3415, %r3392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 5;
	shr.b32 	%rhs, %r3406, 27;
	add.u32 	%r3417, %lhs, %rhs;
	}
	add.s32 	%r3418, %r3412, %r3417;
	add.s32 	%r3419, %r3418, %r3416;
	add.s32 	%r3420, %r3419, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 30;
	shr.b32 	%rhs, %r3392, 2;
	add.u32 	%r3421, %lhs, %rhs;
	}
	xor.b32  	%r3422, %r3247, %r3223;
	xor.b32  	%r3423, %r3422, %r3319;
	xor.b32  	%r3424, %r3423, %r3383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 1;
	shr.b32 	%rhs, %r3424, 31;
	add.u32 	%r3425, %lhs, %rhs;
	}
	add.s32 	%r3426, %r3393, %r3425;
	xor.b32  	%r3427, %r3406, %r3407;
	xor.b32  	%r3428, %r3421, %r3406;
	and.b32  	%r3429, %r3428, %r3427;
	xor.b32  	%r3430, %r3429, %r3406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3420, 5;
	shr.b32 	%rhs, %r3420, 27;
	add.u32 	%r3431, %lhs, %rhs;
	}
	add.s32 	%r3432, %r3426, %r3431;
	add.s32 	%r3433, %r3432, %r3430;
	add.s32 	%r3434, %r3433, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 30;
	shr.b32 	%rhs, %r3406, 2;
	add.u32 	%r3435, %lhs, %rhs;
	}
	xor.b32  	%r3436, %r3259, %r3235;
	xor.b32  	%r3437, %r3436, %r3331;
	xor.b32  	%r3438, %r3437, %r3397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3438, 1;
	shr.b32 	%rhs, %r3438, 31;
	add.u32 	%r3439, %lhs, %rhs;
	}
	add.s32 	%r3440, %r3407, %r3439;
	xor.b32  	%r3441, %r3420, %r3421;
	xor.b32  	%r3442, %r3435, %r3420;
	and.b32  	%r3443, %r3442, %r3441;
	xor.b32  	%r3444, %r3443, %r3420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 5;
	shr.b32 	%rhs, %r3434, 27;
	add.u32 	%r3445, %lhs, %rhs;
	}
	add.s32 	%r3446, %r3440, %r3445;
	add.s32 	%r3447, %r3446, %r3444;
	add.s32 	%r3448, %r3447, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3420, 30;
	shr.b32 	%rhs, %r3420, 2;
	add.u32 	%r3449, %lhs, %rhs;
	}
	xor.b32  	%r3450, %r3271, %r3247;
	xor.b32  	%r3451, %r3450, %r3343;
	xor.b32  	%r3452, %r3451, %r3411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3452, 1;
	shr.b32 	%rhs, %r3452, 31;
	add.u32 	%r3453, %lhs, %rhs;
	}
	add.s32 	%r3454, %r3421, %r3453;
	xor.b32  	%r3455, %r3434, %r3435;
	xor.b32  	%r3456, %r3449, %r3434;
	and.b32  	%r3457, %r3456, %r3455;
	xor.b32  	%r3458, %r3457, %r3434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3448, 5;
	shr.b32 	%rhs, %r3448, 27;
	add.u32 	%r3459, %lhs, %rhs;
	}
	add.s32 	%r3460, %r3454, %r3459;
	add.s32 	%r3461, %r3460, %r3458;
	add.s32 	%r3462, %r3461, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 30;
	shr.b32 	%rhs, %r3434, 2;
	add.u32 	%r3463, %lhs, %rhs;
	}
	xor.b32  	%r3464, %r3283, %r3259;
	xor.b32  	%r3465, %r3464, %r3355;
	xor.b32  	%r3466, %r3465, %r3425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 1;
	shr.b32 	%rhs, %r3466, 31;
	add.u32 	%r3467, %lhs, %rhs;
	}
	add.s32 	%r3468, %r3435, %r3467;
	xor.b32  	%r3469, %r3448, %r3449;
	xor.b32  	%r3470, %r3463, %r3448;
	and.b32  	%r3471, %r3470, %r3469;
	xor.b32  	%r3472, %r3471, %r3448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3462, 5;
	shr.b32 	%rhs, %r3462, 27;
	add.u32 	%r3473, %lhs, %rhs;
	}
	add.s32 	%r3474, %r3468, %r3473;
	add.s32 	%r3475, %r3474, %r3472;
	add.s32 	%r3476, %r3475, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3448, 30;
	shr.b32 	%rhs, %r3448, 2;
	add.u32 	%r3477, %lhs, %rhs;
	}
	xor.b32  	%r3478, %r3295, %r3271;
	xor.b32  	%r3479, %r3478, %r3369;
	xor.b32  	%r3480, %r3479, %r3439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 1;
	shr.b32 	%rhs, %r3480, 31;
	add.u32 	%r3481, %lhs, %rhs;
	}
	add.s32 	%r3482, %r3449, %r3481;
	xor.b32  	%r3483, %r3462, %r3463;
	xor.b32  	%r3484, %r3477, %r3462;
	and.b32  	%r3485, %r3484, %r3483;
	xor.b32  	%r3486, %r3485, %r3462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3476, 5;
	shr.b32 	%rhs, %r3476, 27;
	add.u32 	%r3487, %lhs, %rhs;
	}
	add.s32 	%r3488, %r3482, %r3487;
	add.s32 	%r3489, %r3488, %r3486;
	add.s32 	%r3490, %r3489, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3462, 30;
	shr.b32 	%rhs, %r3462, 2;
	add.u32 	%r3491, %lhs, %rhs;
	}
	xor.b32  	%r3492, %r3307, %r3283;
	xor.b32  	%r3493, %r3492, %r3383;
	xor.b32  	%r3494, %r3493, %r3453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3494, 1;
	shr.b32 	%rhs, %r3494, 31;
	add.u32 	%r3495, %lhs, %rhs;
	}
	add.s32 	%r3496, %r3463, %r3495;
	xor.b32  	%r3497, %r3476, %r3477;
	xor.b32  	%r3498, %r3491, %r3476;
	and.b32  	%r3499, %r3498, %r3497;
	xor.b32  	%r3500, %r3499, %r3476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 5;
	shr.b32 	%rhs, %r3490, 27;
	add.u32 	%r3501, %lhs, %rhs;
	}
	add.s32 	%r3502, %r3496, %r3501;
	add.s32 	%r3503, %r3502, %r3500;
	add.s32 	%r3504, %r3503, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3476, 30;
	shr.b32 	%rhs, %r3476, 2;
	add.u32 	%r3505, %lhs, %rhs;
	}
	xor.b32  	%r3506, %r3319, %r3295;
	xor.b32  	%r3507, %r3506, %r3397;
	xor.b32  	%r3508, %r3507, %r3467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3508, 1;
	shr.b32 	%rhs, %r3508, 31;
	add.u32 	%r3509, %lhs, %rhs;
	}
	add.s32 	%r3510, %r3477, %r3509;
	xor.b32  	%r3511, %r3490, %r3491;
	xor.b32  	%r3512, %r3505, %r3490;
	and.b32  	%r3513, %r3512, %r3511;
	xor.b32  	%r3514, %r3513, %r3490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 5;
	shr.b32 	%rhs, %r3504, 27;
	add.u32 	%r3515, %lhs, %rhs;
	}
	add.s32 	%r3516, %r3510, %r3515;
	add.s32 	%r3517, %r3516, %r3514;
	add.s32 	%r3518, %r3517, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 30;
	shr.b32 	%rhs, %r3490, 2;
	add.u32 	%r3519, %lhs, %rhs;
	}
	xor.b32  	%r3520, %r3331, %r3307;
	xor.b32  	%r3521, %r3520, %r3411;
	xor.b32  	%r3522, %r3521, %r3481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 1;
	shr.b32 	%rhs, %r3522, 31;
	add.u32 	%r3523, %lhs, %rhs;
	}
	add.s32 	%r3524, %r3491, %r3523;
	xor.b32  	%r3525, %r3504, %r3505;
	xor.b32  	%r3526, %r3519, %r3504;
	and.b32  	%r3527, %r3526, %r3525;
	xor.b32  	%r3528, %r3527, %r3504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3518, 5;
	shr.b32 	%rhs, %r3518, 27;
	add.u32 	%r3529, %lhs, %rhs;
	}
	add.s32 	%r3530, %r3524, %r3529;
	add.s32 	%r3531, %r3530, %r3528;
	add.s32 	%r3532, %r3531, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 30;
	shr.b32 	%rhs, %r3504, 2;
	add.u32 	%r3533, %lhs, %rhs;
	}
	xor.b32  	%r3534, %r3343, %r3319;
	xor.b32  	%r3535, %r3534, %r3425;
	xor.b32  	%r3536, %r3535, %r3495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 1;
	shr.b32 	%rhs, %r3536, 31;
	add.u32 	%r3537, %lhs, %rhs;
	}
	add.s32 	%r3538, %r3505, %r3537;
	xor.b32  	%r3539, %r3518, %r3519;
	xor.b32  	%r3540, %r3533, %r3518;
	and.b32  	%r3541, %r3540, %r3539;
	xor.b32  	%r3542, %r3541, %r3518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3532, 5;
	shr.b32 	%rhs, %r3532, 27;
	add.u32 	%r3543, %lhs, %rhs;
	}
	add.s32 	%r3544, %r3538, %r3543;
	add.s32 	%r3545, %r3544, %r3542;
	add.s32 	%r3546, %r3545, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3518, 30;
	shr.b32 	%rhs, %r3518, 2;
	add.u32 	%r3547, %lhs, %rhs;
	}
	xor.b32  	%r3548, %r3355, %r3331;
	xor.b32  	%r3549, %r3548, %r3439;
	xor.b32  	%r3550, %r3549, %r3509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 1;
	shr.b32 	%rhs, %r3550, 31;
	add.u32 	%r3551, %lhs, %rhs;
	}
	add.s32 	%r3552, %r3519, %r3551;
	xor.b32  	%r3553, %r3532, %r3533;
	xor.b32  	%r3554, %r3547, %r3532;
	and.b32  	%r3555, %r3554, %r3553;
	xor.b32  	%r3556, %r3555, %r3532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3546, 5;
	shr.b32 	%rhs, %r3546, 27;
	add.u32 	%r3557, %lhs, %rhs;
	}
	add.s32 	%r3558, %r3552, %r3557;
	add.s32 	%r3559, %r3558, %r3556;
	add.s32 	%r3560, %r3559, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3532, 30;
	shr.b32 	%rhs, %r3532, 2;
	add.u32 	%r3561, %lhs, %rhs;
	}
	xor.b32  	%r3562, %r3369, %r3343;
	xor.b32  	%r3563, %r3562, %r3453;
	xor.b32  	%r3564, %r3563, %r3523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 1;
	shr.b32 	%rhs, %r3564, 31;
	add.u32 	%r3565, %lhs, %rhs;
	}
	add.s32 	%r3566, %r3533, %r3565;
	xor.b32  	%r3567, %r3546, %r3547;
	xor.b32  	%r3568, %r3561, %r3546;
	and.b32  	%r3569, %r3568, %r3567;
	xor.b32  	%r3570, %r3569, %r3546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 5;
	shr.b32 	%rhs, %r3560, 27;
	add.u32 	%r3571, %lhs, %rhs;
	}
	add.s32 	%r3572, %r3566, %r3571;
	add.s32 	%r3573, %r3572, %r3570;
	add.s32 	%r3574, %r3573, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3546, 30;
	shr.b32 	%rhs, %r3546, 2;
	add.u32 	%r3575, %lhs, %rhs;
	}
	xor.b32  	%r3576, %r3383, %r3355;
	xor.b32  	%r3577, %r3576, %r3467;
	xor.b32  	%r3578, %r3577, %r3537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 1;
	shr.b32 	%rhs, %r3578, 31;
	add.u32 	%r3579, %lhs, %rhs;
	}
	add.s32 	%r3580, %r3547, %r3579;
	xor.b32  	%r3581, %r3560, %r3561;
	xor.b32  	%r3582, %r3575, %r3560;
	and.b32  	%r3583, %r3582, %r3581;
	xor.b32  	%r3584, %r3583, %r3560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 5;
	shr.b32 	%rhs, %r3574, 27;
	add.u32 	%r3585, %lhs, %rhs;
	}
	add.s32 	%r3586, %r3580, %r3585;
	add.s32 	%r3587, %r3586, %r3584;
	add.s32 	%r3588, %r3587, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 30;
	shr.b32 	%rhs, %r3560, 2;
	add.u32 	%r3589, %lhs, %rhs;
	}
	xor.b32  	%r3590, %r3397, %r3369;
	xor.b32  	%r3591, %r3590, %r3481;
	xor.b32  	%r3592, %r3591, %r3551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3592, 1;
	shr.b32 	%rhs, %r3592, 31;
	add.u32 	%r3593, %lhs, %rhs;
	}
	add.s32 	%r3594, %r3561, %r3593;
	xor.b32  	%r3595, %r3574, %r3575;
	xor.b32  	%r3596, %r3589, %r3574;
	and.b32  	%r3597, %r3596, %r3595;
	xor.b32  	%r3598, %r3597, %r3574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3588, 5;
	shr.b32 	%rhs, %r3588, 27;
	add.u32 	%r3599, %lhs, %rhs;
	}
	add.s32 	%r3600, %r3594, %r3599;
	add.s32 	%r3601, %r3600, %r3598;
	add.s32 	%r3602, %r3601, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3574, 30;
	shr.b32 	%rhs, %r3574, 2;
	add.u32 	%r3603, %lhs, %rhs;
	}
	xor.b32  	%r3604, %r3411, %r3383;
	xor.b32  	%r3605, %r3604, %r3495;
	xor.b32  	%r3606, %r3605, %r3565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3606, 1;
	shr.b32 	%rhs, %r3606, 31;
	add.u32 	%r3607, %lhs, %rhs;
	}
	add.s32 	%r3608, %r3575, %r3607;
	xor.b32  	%r3609, %r3588, %r3589;
	xor.b32  	%r3610, %r3603, %r3588;
	and.b32  	%r3611, %r3610, %r3609;
	xor.b32  	%r3612, %r3611, %r3588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 5;
	shr.b32 	%rhs, %r3602, 27;
	add.u32 	%r3613, %lhs, %rhs;
	}
	add.s32 	%r3614, %r3608, %r3613;
	add.s32 	%r3615, %r3614, %r3612;
	add.s32 	%r3616, %r3615, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3588, 30;
	shr.b32 	%rhs, %r3588, 2;
	add.u32 	%r3617, %lhs, %rhs;
	}
	xor.b32  	%r3618, %r3425, %r3397;
	xor.b32  	%r3619, %r3618, %r3509;
	xor.b32  	%r3620, %r3619, %r3579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3620, 1;
	shr.b32 	%rhs, %r3620, 31;
	add.u32 	%r3621, %lhs, %rhs;
	}
	add.s32 	%r3622, %r3589, %r3621;
	xor.b32  	%r3623, %r3602, %r3603;
	xor.b32  	%r3624, %r3617, %r3602;
	and.b32  	%r3625, %r3624, %r3623;
	xor.b32  	%r3626, %r3625, %r3602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3616, 5;
	shr.b32 	%rhs, %r3616, 27;
	add.u32 	%r3627, %lhs, %rhs;
	}
	add.s32 	%r3628, %r3622, %r3627;
	add.s32 	%r3629, %r3628, %r3626;
	add.s32 	%r3630, %r3629, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 30;
	shr.b32 	%rhs, %r3602, 2;
	add.u32 	%r3631, %lhs, %rhs;
	}
	xor.b32  	%r3632, %r3439, %r3411;
	xor.b32  	%r3633, %r3632, %r3523;
	xor.b32  	%r3634, %r3633, %r3593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3634, 1;
	shr.b32 	%rhs, %r3634, 31;
	add.u32 	%r3635, %lhs, %rhs;
	}
	add.s32 	%r3636, %r3603, %r3635;
	xor.b32  	%r3637, %r3616, %r3617;
	xor.b32  	%r3638, %r3637, %r3631;
	add.s32 	%r3639, %r3636, %r3638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3630, 5;
	shr.b32 	%rhs, %r3630, 27;
	add.u32 	%r3640, %lhs, %rhs;
	}
	add.s32 	%r3641, %r3639, %r3640;
	add.s32 	%r3642, %r3641, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3616, 30;
	shr.b32 	%rhs, %r3616, 2;
	add.u32 	%r3643, %lhs, %rhs;
	}
	xor.b32  	%r3644, %r3453, %r3425;
	xor.b32  	%r3645, %r3644, %r3537;
	xor.b32  	%r3646, %r3645, %r3607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3646, 1;
	shr.b32 	%rhs, %r3646, 31;
	add.u32 	%r3647, %lhs, %rhs;
	}
	add.s32 	%r3648, %r3617, %r3647;
	xor.b32  	%r3649, %r3630, %r3631;
	xor.b32  	%r3650, %r3649, %r3643;
	add.s32 	%r3651, %r3648, %r3650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3642, 5;
	shr.b32 	%rhs, %r3642, 27;
	add.u32 	%r3652, %lhs, %rhs;
	}
	add.s32 	%r3653, %r3651, %r3652;
	add.s32 	%r3654, %r3653, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3630, 30;
	shr.b32 	%rhs, %r3630, 2;
	add.u32 	%r3655, %lhs, %rhs;
	}
	xor.b32  	%r3656, %r3467, %r3439;
	xor.b32  	%r3657, %r3656, %r3551;
	xor.b32  	%r3658, %r3657, %r3621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3658, 1;
	shr.b32 	%rhs, %r3658, 31;
	add.u32 	%r3659, %lhs, %rhs;
	}
	add.s32 	%r3660, %r3631, %r3659;
	xor.b32  	%r3661, %r3642, %r3643;
	xor.b32  	%r3662, %r3661, %r3655;
	add.s32 	%r3663, %r3660, %r3662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3654, 5;
	shr.b32 	%rhs, %r3654, 27;
	add.u32 	%r3664, %lhs, %rhs;
	}
	add.s32 	%r3665, %r3663, %r3664;
	add.s32 	%r3666, %r3665, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3642, 30;
	shr.b32 	%rhs, %r3642, 2;
	add.u32 	%r3667, %lhs, %rhs;
	}
	xor.b32  	%r3668, %r3481, %r3453;
	xor.b32  	%r3669, %r3668, %r3565;
	xor.b32  	%r3670, %r3669, %r3635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3670, 1;
	shr.b32 	%rhs, %r3670, 31;
	add.u32 	%r3671, %lhs, %rhs;
	}
	add.s32 	%r3672, %r3643, %r3671;
	xor.b32  	%r3673, %r3654, %r3655;
	xor.b32  	%r3674, %r3673, %r3667;
	add.s32 	%r3675, %r3672, %r3674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 5;
	shr.b32 	%rhs, %r3666, 27;
	add.u32 	%r3676, %lhs, %rhs;
	}
	add.s32 	%r3677, %r3675, %r3676;
	add.s32 	%r3678, %r3677, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3654, 30;
	shr.b32 	%rhs, %r3654, 2;
	add.u32 	%r3679, %lhs, %rhs;
	}
	xor.b32  	%r3680, %r3495, %r3467;
	xor.b32  	%r3681, %r3680, %r3579;
	xor.b32  	%r3682, %r3681, %r3647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3682, 1;
	shr.b32 	%rhs, %r3682, 31;
	add.u32 	%r3683, %lhs, %rhs;
	}
	add.s32 	%r3684, %r3655, %r3683;
	xor.b32  	%r3685, %r3666, %r3667;
	xor.b32  	%r3686, %r3685, %r3679;
	add.s32 	%r3687, %r3684, %r3686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3678, 5;
	shr.b32 	%rhs, %r3678, 27;
	add.u32 	%r3688, %lhs, %rhs;
	}
	add.s32 	%r3689, %r3687, %r3688;
	add.s32 	%r3690, %r3689, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 30;
	shr.b32 	%rhs, %r3666, 2;
	add.u32 	%r3691, %lhs, %rhs;
	}
	xor.b32  	%r3692, %r3509, %r3481;
	xor.b32  	%r3693, %r3692, %r3593;
	xor.b32  	%r3694, %r3693, %r3659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3694, 1;
	shr.b32 	%rhs, %r3694, 31;
	add.u32 	%r3695, %lhs, %rhs;
	}
	add.s32 	%r3696, %r3667, %r3695;
	xor.b32  	%r3697, %r3678, %r3679;
	xor.b32  	%r3698, %r3697, %r3691;
	add.s32 	%r3699, %r3696, %r3698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 5;
	shr.b32 	%rhs, %r3690, 27;
	add.u32 	%r3700, %lhs, %rhs;
	}
	add.s32 	%r3701, %r3699, %r3700;
	add.s32 	%r3702, %r3701, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3678, 30;
	shr.b32 	%rhs, %r3678, 2;
	add.u32 	%r3703, %lhs, %rhs;
	}
	xor.b32  	%r3704, %r3523, %r3495;
	xor.b32  	%r3705, %r3704, %r3607;
	xor.b32  	%r3706, %r3705, %r3671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3706, 1;
	shr.b32 	%rhs, %r3706, 31;
	add.u32 	%r3707, %lhs, %rhs;
	}
	add.s32 	%r3708, %r3679, %r3707;
	xor.b32  	%r3709, %r3690, %r3691;
	xor.b32  	%r3710, %r3709, %r3703;
	add.s32 	%r3711, %r3708, %r3710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3702, 5;
	shr.b32 	%rhs, %r3702, 27;
	add.u32 	%r3712, %lhs, %rhs;
	}
	add.s32 	%r3713, %r3711, %r3712;
	add.s32 	%r3714, %r3713, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 30;
	shr.b32 	%rhs, %r3690, 2;
	add.u32 	%r3715, %lhs, %rhs;
	}
	xor.b32  	%r3716, %r3537, %r3509;
	xor.b32  	%r3717, %r3716, %r3621;
	xor.b32  	%r3718, %r3717, %r3683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3718, 1;
	shr.b32 	%rhs, %r3718, 31;
	add.u32 	%r3719, %lhs, %rhs;
	}
	add.s32 	%r3720, %r3691, %r3719;
	xor.b32  	%r3721, %r3702, %r3703;
	xor.b32  	%r3722, %r3721, %r3715;
	add.s32 	%r3723, %r3720, %r3722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 5;
	shr.b32 	%rhs, %r3714, 27;
	add.u32 	%r3724, %lhs, %rhs;
	}
	add.s32 	%r3725, %r3723, %r3724;
	add.s32 	%r3726, %r3725, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3702, 30;
	shr.b32 	%rhs, %r3702, 2;
	add.u32 	%r3727, %lhs, %rhs;
	}
	xor.b32  	%r3728, %r3551, %r3523;
	xor.b32  	%r3729, %r3728, %r3635;
	xor.b32  	%r3730, %r3729, %r3695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 1;
	shr.b32 	%rhs, %r3730, 31;
	add.u32 	%r3731, %lhs, %rhs;
	}
	add.s32 	%r3732, %r3703, %r3731;
	xor.b32  	%r3733, %r3714, %r3715;
	xor.b32  	%r3734, %r3733, %r3727;
	add.s32 	%r3735, %r3732, %r3734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3726, 5;
	shr.b32 	%rhs, %r3726, 27;
	add.u32 	%r3736, %lhs, %rhs;
	}
	add.s32 	%r3737, %r3735, %r3736;
	add.s32 	%r3738, %r3737, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 30;
	shr.b32 	%rhs, %r3714, 2;
	add.u32 	%r3739, %lhs, %rhs;
	}
	xor.b32  	%r3740, %r3565, %r3537;
	xor.b32  	%r3741, %r3740, %r3647;
	xor.b32  	%r3742, %r3741, %r3707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3742, 1;
	shr.b32 	%rhs, %r3742, 31;
	add.u32 	%r3743, %lhs, %rhs;
	}
	add.s32 	%r3744, %r3715, %r3743;
	xor.b32  	%r3745, %r3726, %r3727;
	xor.b32  	%r3746, %r3745, %r3739;
	add.s32 	%r3747, %r3744, %r3746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 5;
	shr.b32 	%rhs, %r3738, 27;
	add.u32 	%r3748, %lhs, %rhs;
	}
	add.s32 	%r3749, %r3747, %r3748;
	add.s32 	%r3750, %r3749, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3726, 30;
	shr.b32 	%rhs, %r3726, 2;
	add.u32 	%r3751, %lhs, %rhs;
	}
	xor.b32  	%r3752, %r3579, %r3551;
	xor.b32  	%r3753, %r3752, %r3659;
	xor.b32  	%r3754, %r3753, %r3719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3754, 1;
	shr.b32 	%rhs, %r3754, 31;
	add.u32 	%r3755, %lhs, %rhs;
	}
	add.s32 	%r3756, %r3727, %r3755;
	xor.b32  	%r3757, %r3738, %r3739;
	xor.b32  	%r3758, %r3757, %r3751;
	add.s32 	%r3759, %r3756, %r3758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3750, 5;
	shr.b32 	%rhs, %r3750, 27;
	add.u32 	%r3760, %lhs, %rhs;
	}
	add.s32 	%r3761, %r3759, %r3760;
	add.s32 	%r3762, %r3761, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 30;
	shr.b32 	%rhs, %r3738, 2;
	add.u32 	%r3763, %lhs, %rhs;
	}
	xor.b32  	%r3764, %r3593, %r3565;
	xor.b32  	%r3765, %r3764, %r3671;
	xor.b32  	%r3766, %r3765, %r3731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3766, 1;
	shr.b32 	%rhs, %r3766, 31;
	add.u32 	%r3767, %lhs, %rhs;
	}
	add.s32 	%r3768, %r3739, %r3767;
	xor.b32  	%r3769, %r3750, %r3751;
	xor.b32  	%r3770, %r3769, %r3763;
	add.s32 	%r3771, %r3768, %r3770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 5;
	shr.b32 	%rhs, %r3762, 27;
	add.u32 	%r3772, %lhs, %rhs;
	}
	add.s32 	%r3773, %r3771, %r3772;
	add.s32 	%r3774, %r3773, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3750, 30;
	shr.b32 	%rhs, %r3750, 2;
	add.u32 	%r3775, %lhs, %rhs;
	}
	xor.b32  	%r3776, %r3607, %r3579;
	xor.b32  	%r3777, %r3776, %r3683;
	xor.b32  	%r3778, %r3777, %r3743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3778, 1;
	shr.b32 	%rhs, %r3778, 31;
	add.u32 	%r3779, %lhs, %rhs;
	}
	add.s32 	%r3780, %r3751, %r3779;
	xor.b32  	%r3781, %r3762, %r3763;
	xor.b32  	%r3782, %r3781, %r3775;
	add.s32 	%r3783, %r3780, %r3782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3774, 5;
	shr.b32 	%rhs, %r3774, 27;
	add.u32 	%r3784, %lhs, %rhs;
	}
	add.s32 	%r3785, %r3783, %r3784;
	add.s32 	%r3786, %r3785, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 30;
	shr.b32 	%rhs, %r3762, 2;
	add.u32 	%r3787, %lhs, %rhs;
	}
	xor.b32  	%r3788, %r3621, %r3593;
	xor.b32  	%r3789, %r3788, %r3695;
	xor.b32  	%r3790, %r3789, %r3755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3790, 1;
	shr.b32 	%rhs, %r3790, 31;
	add.u32 	%r3791, %lhs, %rhs;
	}
	add.s32 	%r3792, %r3763, %r3791;
	xor.b32  	%r3793, %r3774, %r3775;
	xor.b32  	%r3794, %r3793, %r3787;
	add.s32 	%r3795, %r3792, %r3794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 5;
	shr.b32 	%rhs, %r3786, 27;
	add.u32 	%r3796, %lhs, %rhs;
	}
	add.s32 	%r3797, %r3795, %r3796;
	add.s32 	%r3798, %r3797, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3774, 30;
	shr.b32 	%rhs, %r3774, 2;
	add.u32 	%r3799, %lhs, %rhs;
	}
	xor.b32  	%r3800, %r3635, %r3607;
	xor.b32  	%r3801, %r3800, %r3707;
	xor.b32  	%r3802, %r3801, %r3767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3802, 1;
	shr.b32 	%rhs, %r3802, 31;
	add.u32 	%r3803, %lhs, %rhs;
	}
	add.s32 	%r3804, %r3775, %r3803;
	xor.b32  	%r3805, %r3786, %r3787;
	xor.b32  	%r3806, %r3805, %r3799;
	add.s32 	%r3807, %r3804, %r3806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 5;
	shr.b32 	%rhs, %r3798, 27;
	add.u32 	%r3808, %lhs, %rhs;
	}
	add.s32 	%r3809, %r3807, %r3808;
	add.s32 	%r3810, %r3809, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 30;
	shr.b32 	%rhs, %r3786, 2;
	add.u32 	%r3811, %lhs, %rhs;
	}
	xor.b32  	%r3812, %r3647, %r3621;
	xor.b32  	%r3813, %r3812, %r3719;
	xor.b32  	%r3814, %r3813, %r3779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3814, 1;
	shr.b32 	%rhs, %r3814, 31;
	add.u32 	%r3815, %lhs, %rhs;
	}
	add.s32 	%r3816, %r3787, %r3815;
	xor.b32  	%r3817, %r3798, %r3799;
	xor.b32  	%r3818, %r3817, %r3811;
	add.s32 	%r3819, %r3816, %r3818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3810, 5;
	shr.b32 	%rhs, %r3810, 27;
	add.u32 	%r3820, %lhs, %rhs;
	}
	add.s32 	%r3821, %r3819, %r3820;
	add.s32 	%r3822, %r3821, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 30;
	shr.b32 	%rhs, %r3798, 2;
	add.u32 	%r3823, %lhs, %rhs;
	}
	xor.b32  	%r3824, %r3659, %r3635;
	xor.b32  	%r3825, %r3824, %r3731;
	xor.b32  	%r3826, %r3825, %r3791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3826, 1;
	shr.b32 	%rhs, %r3826, 31;
	add.u32 	%r3827, %lhs, %rhs;
	}
	add.s32 	%r3828, %r3799, %r3827;
	xor.b32  	%r3829, %r3810, %r3811;
	xor.b32  	%r3830, %r3829, %r3823;
	add.s32 	%r3831, %r3828, %r3830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3822, 5;
	shr.b32 	%rhs, %r3822, 27;
	add.u32 	%r3832, %lhs, %rhs;
	}
	add.s32 	%r3833, %r3831, %r3832;
	add.s32 	%r3834, %r3833, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3810, 30;
	shr.b32 	%rhs, %r3810, 2;
	add.u32 	%r3835, %lhs, %rhs;
	}
	xor.b32  	%r3836, %r3671, %r3647;
	xor.b32  	%r3837, %r3836, %r3743;
	xor.b32  	%r3838, %r3837, %r3803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3838, 1;
	shr.b32 	%rhs, %r3838, 31;
	add.u32 	%r3839, %lhs, %rhs;
	}
	add.s32 	%r3840, %r3811, %r3839;
	xor.b32  	%r3841, %r3822, %r3823;
	xor.b32  	%r3842, %r3841, %r3835;
	add.s32 	%r3843, %r3840, %r3842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 5;
	shr.b32 	%rhs, %r3834, 27;
	add.u32 	%r3844, %lhs, %rhs;
	}
	add.s32 	%r3845, %r3843, %r3844;
	add.s32 	%r3846, %r3845, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3822, 30;
	shr.b32 	%rhs, %r3822, 2;
	add.u32 	%r3847, %lhs, %rhs;
	}
	xor.b32  	%r3848, %r3683, %r3659;
	xor.b32  	%r3849, %r3848, %r3755;
	xor.b32  	%r3850, %r3849, %r3815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3850, 1;
	shr.b32 	%rhs, %r3850, 31;
	add.u32 	%r3851, %lhs, %rhs;
	}
	add.s32 	%r3852, %r3823, %r3851;
	xor.b32  	%r3853, %r3834, %r3835;
	xor.b32  	%r3854, %r3853, %r3847;
	add.s32 	%r3855, %r3852, %r3854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 5;
	shr.b32 	%rhs, %r3846, 27;
	add.u32 	%r3856, %lhs, %rhs;
	}
	add.s32 	%r3857, %r3855, %r3856;
	add.s32 	%r3858, %r3857, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 30;
	shr.b32 	%rhs, %r3834, 2;
	add.u32 	%r3859, %lhs, %rhs;
	}
	xor.b32  	%r3860, %r3695, %r3671;
	xor.b32  	%r3861, %r3860, %r3767;
	xor.b32  	%r3862, %r3861, %r3827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3862, 1;
	shr.b32 	%rhs, %r3862, 31;
	add.u32 	%r3863, %lhs, %rhs;
	}
	xor.b32  	%r3864, %r3846, %r3847;
	xor.b32  	%r3865, %r3864, %r3859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3858, 5;
	shr.b32 	%rhs, %r3858, 27;
	add.u32 	%r3866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 30;
	shr.b32 	%rhs, %r3846, 2;
	add.u32 	%r3867, %lhs, %rhs;
	}
	add.s32 	%r3868, %r56, %r3835;
	add.s32 	%r3869, %r3868, %r3863;
	add.s32 	%r3870, %r3869, %r3865;
	add.s32 	%r3871, %r3870, %r3866;
	add.s32 	%r56, %r3871, -899497514;
	add.s32 	%r55, %r3858, %r55;
	add.s32 	%r54, %r3867, %r54;
	add.s32 	%r53, %r3859, %r53;
	add.s32 	%r52, %r3847, %r52;
	mov.u32 	%r15277, 0;
	mov.u32 	%r15278, %r15277;
	mov.u32 	%r15279, %r15277;
	mov.u32 	%r15280, %r15277;
	mov.u32 	%r15281, %r15277;
	mov.u32 	%r15282, %r15277;
	mov.u32 	%r15283, %r15277;
	mov.u32 	%r15284, %r15277;
	mov.u32 	%r15285, %r15277;
	mov.u32 	%r15286, %r15277;
	mov.u32 	%r15287, %r15277;
	mov.u32 	%r15288, %r15277;
	mov.u32 	%r15289, %r15277;
	mov.u32 	%r15290, %r15277;

BB6_13:
	xor.b32  	%r3872, %r54, %r53;
	and.b32  	%r3873, %r3872, %r55;
	xor.b32  	%r3874, %r3873, %r53;
	add.s32 	%r3875, %r15290, %r52;
	add.s32 	%r3876, %r3875, %r3874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 5;
	shr.b32 	%rhs, %r56, 27;
	add.u32 	%r3877, %lhs, %rhs;
	}
	add.s32 	%r3878, %r3876, %r3877;
	add.s32 	%r3879, %r3878, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r55, 30;
	shr.b32 	%rhs, %r55, 2;
	add.u32 	%r3880, %lhs, %rhs;
	}
	xor.b32  	%r3881, %r3880, %r54;
	and.b32  	%r3882, %r3881, %r56;
	xor.b32  	%r3883, %r3882, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3879, 5;
	shr.b32 	%rhs, %r3879, 27;
	add.u32 	%r3884, %lhs, %rhs;
	}
	add.s32 	%r3885, %r15289, %r53;
	add.s32 	%r3886, %r3885, %r3884;
	add.s32 	%r3887, %r3886, %r3883;
	add.s32 	%r3888, %r3887, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r56, 30;
	shr.b32 	%rhs, %r56, 2;
	add.u32 	%r3889, %lhs, %rhs;
	}
	xor.b32  	%r3890, %r3889, %r3880;
	and.b32  	%r3891, %r3890, %r3879;
	xor.b32  	%r3892, %r3891, %r3880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3888, 5;
	shr.b32 	%rhs, %r3888, 27;
	add.u32 	%r3893, %lhs, %rhs;
	}
	add.s32 	%r3894, %r15288, %r54;
	add.s32 	%r3895, %r3894, %r3893;
	add.s32 	%r3896, %r3895, %r3892;
	add.s32 	%r3897, %r3896, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3879, 30;
	shr.b32 	%rhs, %r3879, 2;
	add.u32 	%r3898, %lhs, %rhs;
	}
	xor.b32  	%r3899, %r3898, %r3889;
	and.b32  	%r3900, %r3899, %r3888;
	xor.b32  	%r3901, %r3900, %r3889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 5;
	shr.b32 	%rhs, %r3897, 27;
	add.u32 	%r3902, %lhs, %rhs;
	}
	add.s32 	%r3903, %r15287, %r3880;
	add.s32 	%r3904, %r3903, %r3902;
	add.s32 	%r3905, %r3904, %r3901;
	add.s32 	%r3906, %r3905, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3888, 30;
	shr.b32 	%rhs, %r3888, 2;
	add.u32 	%r3907, %lhs, %rhs;
	}
	xor.b32  	%r3908, %r3907, %r3898;
	and.b32  	%r3909, %r3908, %r3897;
	xor.b32  	%r3910, %r3909, %r3898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3906, 5;
	shr.b32 	%rhs, %r3906, 27;
	add.u32 	%r3911, %lhs, %rhs;
	}
	add.s32 	%r3912, %r15286, %r3889;
	add.s32 	%r3913, %r3912, %r3911;
	add.s32 	%r3914, %r3913, %r3910;
	add.s32 	%r3915, %r3914, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 30;
	shr.b32 	%rhs, %r3897, 2;
	add.u32 	%r3916, %lhs, %rhs;
	}
	xor.b32  	%r3917, %r3916, %r3907;
	and.b32  	%r3918, %r3917, %r3906;
	xor.b32  	%r3919, %r3918, %r3907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 5;
	shr.b32 	%rhs, %r3915, 27;
	add.u32 	%r3920, %lhs, %rhs;
	}
	add.s32 	%r3921, %r15285, %r3898;
	add.s32 	%r3922, %r3921, %r3920;
	add.s32 	%r3923, %r3922, %r3919;
	add.s32 	%r3924, %r3923, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3906, 30;
	shr.b32 	%rhs, %r3906, 2;
	add.u32 	%r3925, %lhs, %rhs;
	}
	xor.b32  	%r3926, %r3925, %r3916;
	and.b32  	%r3927, %r3926, %r3915;
	xor.b32  	%r3928, %r3927, %r3916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3924, 5;
	shr.b32 	%rhs, %r3924, 27;
	add.u32 	%r3929, %lhs, %rhs;
	}
	add.s32 	%r3930, %r15284, %r3907;
	add.s32 	%r3931, %r3930, %r3929;
	add.s32 	%r3932, %r3931, %r3928;
	add.s32 	%r3933, %r3932, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 30;
	shr.b32 	%rhs, %r3915, 2;
	add.u32 	%r3934, %lhs, %rhs;
	}
	xor.b32  	%r3935, %r3934, %r3925;
	and.b32  	%r3936, %r3935, %r3924;
	xor.b32  	%r3937, %r3936, %r3925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 5;
	shr.b32 	%rhs, %r3933, 27;
	add.u32 	%r3938, %lhs, %rhs;
	}
	add.s32 	%r3939, %r15283, %r3916;
	add.s32 	%r3940, %r3939, %r3938;
	add.s32 	%r3941, %r3940, %r3937;
	add.s32 	%r3942, %r3941, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3924, 30;
	shr.b32 	%rhs, %r3924, 2;
	add.u32 	%r3943, %lhs, %rhs;
	}
	xor.b32  	%r3944, %r3943, %r3934;
	and.b32  	%r3945, %r3944, %r3933;
	xor.b32  	%r3946, %r3945, %r3934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3942, 5;
	shr.b32 	%rhs, %r3942, 27;
	add.u32 	%r3947, %lhs, %rhs;
	}
	add.s32 	%r3948, %r15282, %r3925;
	add.s32 	%r3949, %r3948, %r3947;
	add.s32 	%r3950, %r3949, %r3946;
	add.s32 	%r3951, %r3950, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 30;
	shr.b32 	%rhs, %r3933, 2;
	add.u32 	%r3952, %lhs, %rhs;
	}
	xor.b32  	%r3953, %r3952, %r3943;
	and.b32  	%r3954, %r3953, %r3942;
	xor.b32  	%r3955, %r3954, %r3943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3951, 5;
	shr.b32 	%rhs, %r3951, 27;
	add.u32 	%r3956, %lhs, %rhs;
	}
	add.s32 	%r3957, %r15281, %r3934;
	add.s32 	%r3958, %r3957, %r3956;
	add.s32 	%r3959, %r3958, %r3955;
	add.s32 	%r3960, %r3959, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3942, 30;
	shr.b32 	%rhs, %r3942, 2;
	add.u32 	%r3961, %lhs, %rhs;
	}
	xor.b32  	%r3962, %r3961, %r3952;
	and.b32  	%r3963, %r3962, %r3951;
	xor.b32  	%r3964, %r3963, %r3952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 5;
	shr.b32 	%rhs, %r3960, 27;
	add.u32 	%r3965, %lhs, %rhs;
	}
	add.s32 	%r3966, %r15280, %r3943;
	add.s32 	%r3967, %r3966, %r3965;
	add.s32 	%r3968, %r3967, %r3964;
	add.s32 	%r3969, %r3968, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3951, 30;
	shr.b32 	%rhs, %r3951, 2;
	add.u32 	%r3970, %lhs, %rhs;
	}
	xor.b32  	%r3971, %r3970, %r3961;
	and.b32  	%r3972, %r3971, %r3960;
	xor.b32  	%r3973, %r3972, %r3961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 5;
	shr.b32 	%rhs, %r3969, 27;
	add.u32 	%r3974, %lhs, %rhs;
	}
	add.s32 	%r3975, %r15279, %r3952;
	add.s32 	%r3976, %r3975, %r3974;
	add.s32 	%r3977, %r3976, %r3973;
	add.s32 	%r3978, %r3977, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 30;
	shr.b32 	%rhs, %r3960, 2;
	add.u32 	%r3979, %lhs, %rhs;
	}
	xor.b32  	%r3980, %r3979, %r3970;
	and.b32  	%r3981, %r3980, %r3969;
	xor.b32  	%r3982, %r3981, %r3970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3978, 5;
	shr.b32 	%rhs, %r3978, 27;
	add.u32 	%r3983, %lhs, %rhs;
	}
	add.s32 	%r3984, %r15278, %r3961;
	add.s32 	%r3985, %r3984, %r3983;
	add.s32 	%r3986, %r3985, %r3982;
	add.s32 	%r3987, %r3986, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 30;
	shr.b32 	%rhs, %r3969, 2;
	add.u32 	%r3988, %lhs, %rhs;
	}
	xor.b32  	%r3989, %r3988, %r3979;
	and.b32  	%r3990, %r3989, %r3978;
	xor.b32  	%r3991, %r3990, %r3979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 5;
	shr.b32 	%rhs, %r3987, 27;
	add.u32 	%r3992, %lhs, %rhs;
	}
	add.s32 	%r3993, %r15277, %r3970;
	add.s32 	%r3994, %r3993, %r3992;
	add.s32 	%r3995, %r3994, %r3991;
	add.s32 	%r3996, %r3995, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3978, 30;
	shr.b32 	%rhs, %r3978, 2;
	add.u32 	%r3997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3996, 5;
	shr.b32 	%rhs, %r3996, 27;
	add.u32 	%r3998, %lhs, %rhs;
	}
	add.s32 	%r3999, %r3979, %r3998;
	xor.b32  	%r4000, %r3997, %r3988;
	and.b32  	%r4001, %r4000, %r3987;
	xor.b32  	%r4002, %r4001, %r3988;
	add.s32 	%r4003, %r3999, %r4002;
	add.s32 	%r4004, %r4003, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 30;
	shr.b32 	%rhs, %r3987, 2;
	add.u32 	%r4005, %lhs, %rhs;
	}
	xor.b32  	%r4006, %r4005, %r3997;
	and.b32  	%r4007, %r4006, %r3996;
	xor.b32  	%r4008, %r4007, %r3997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 5;
	shr.b32 	%rhs, %r4004, 27;
	add.u32 	%r4009, %lhs, %rhs;
	}
	shl.b32 	%r4010, %r76, 3;
	add.s32 	%r4011, %r4010, %r3988;
	add.s32 	%r4012, %r4011, %r4009;
	add.s32 	%r4013, %r4012, %r4008;
	add.s32 	%r4014, %r4013, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3996, 30;
	shr.b32 	%rhs, %r3996, 2;
	add.u32 	%r4015, %lhs, %rhs;
	}
	xor.b32  	%r4016, %r15282, %r15277;
	xor.b32  	%r4017, %r4016, %r15288;
	xor.b32  	%r4018, %r4017, %r15290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4018, 1;
	shr.b32 	%rhs, %r4018, 31;
	add.u32 	%r4019, %lhs, %rhs;
	}
	add.s32 	%r4020, %r3997, %r4019;
	xor.b32  	%r4021, %r4015, %r4005;
	and.b32  	%r4022, %r4021, %r4004;
	xor.b32  	%r4023, %r4022, %r4005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4014, 5;
	shr.b32 	%rhs, %r4014, 27;
	add.u32 	%r4024, %lhs, %rhs;
	}
	add.s32 	%r4025, %r4020, %r4024;
	add.s32 	%r4026, %r4025, %r4023;
	add.s32 	%r4027, %r4026, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 30;
	shr.b32 	%rhs, %r4004, 2;
	add.u32 	%r4028, %lhs, %rhs;
	}
	xor.b32  	%r4029, %r15287, %r15281;
	xor.b32  	%r4030, %r4029, %r15289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 1;
	shr.b32 	%rhs, %r4030, 31;
	add.u32 	%r4031, %lhs, %rhs;
	}
	add.s32 	%r4032, %r4005, %r4031;
	xor.b32  	%r4033, %r4028, %r4015;
	and.b32  	%r4034, %r4033, %r4014;
	xor.b32  	%r4035, %r4034, %r4015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4027, 5;
	shr.b32 	%rhs, %r4027, 27;
	add.u32 	%r4036, %lhs, %rhs;
	}
	add.s32 	%r4037, %r4032, %r4036;
	add.s32 	%r4038, %r4037, %r4035;
	add.s32 	%r4039, %r4038, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4014, 30;
	shr.b32 	%rhs, %r4014, 2;
	add.u32 	%r4040, %lhs, %rhs;
	}
	xor.b32  	%r4041, %r15280, %r4010;
	xor.b32  	%r4042, %r4041, %r15286;
	xor.b32  	%r4043, %r4042, %r15288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4043, 1;
	shr.b32 	%rhs, %r4043, 31;
	add.u32 	%r4044, %lhs, %rhs;
	}
	add.s32 	%r4045, %r4015, %r4044;
	xor.b32  	%r4046, %r4040, %r4028;
	and.b32  	%r4047, %r4046, %r4027;
	xor.b32  	%r4048, %r4047, %r4028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4039, 5;
	shr.b32 	%rhs, %r4039, 27;
	add.u32 	%r4049, %lhs, %rhs;
	}
	add.s32 	%r4050, %r4045, %r4049;
	add.s32 	%r4051, %r4050, %r4048;
	add.s32 	%r4052, %r4051, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4027, 30;
	shr.b32 	%rhs, %r4027, 2;
	add.u32 	%r4053, %lhs, %rhs;
	}
	xor.b32  	%r4054, %r15285, %r15279;
	xor.b32  	%r4055, %r4054, %r15287;
	xor.b32  	%r4056, %r4055, %r4019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4056, 1;
	shr.b32 	%rhs, %r4056, 31;
	add.u32 	%r4057, %lhs, %rhs;
	}
	add.s32 	%r4058, %r4028, %r4057;
	xor.b32  	%r4059, %r4053, %r4040;
	and.b32  	%r4060, %r4059, %r4039;
	xor.b32  	%r4061, %r4060, %r4040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4052, 5;
	shr.b32 	%rhs, %r4052, 27;
	add.u32 	%r4062, %lhs, %rhs;
	}
	add.s32 	%r4063, %r4058, %r4062;
	add.s32 	%r4064, %r4063, %r4061;
	add.s32 	%r4065, %r4064, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4039, 30;
	shr.b32 	%rhs, %r4039, 2;
	add.u32 	%r4066, %lhs, %rhs;
	}
	xor.b32  	%r4067, %r15284, %r15278;
	xor.b32  	%r4068, %r4067, %r15286;
	xor.b32  	%r4069, %r4068, %r4031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 1;
	shr.b32 	%rhs, %r4069, 31;
	add.u32 	%r4070, %lhs, %rhs;
	}
	add.s32 	%r4071, %r4040, %r4070;
	xor.b32  	%r4072, %r4052, %r4053;
	xor.b32  	%r4073, %r4072, %r4066;
	add.s32 	%r4074, %r4071, %r4073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4065, 5;
	shr.b32 	%rhs, %r4065, 27;
	add.u32 	%r4075, %lhs, %rhs;
	}
	add.s32 	%r4076, %r4074, %r4075;
	add.s32 	%r4077, %r4076, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4052, 30;
	shr.b32 	%rhs, %r4052, 2;
	add.u32 	%r4078, %lhs, %rhs;
	}
	xor.b32  	%r4079, %r15283, %r15277;
	xor.b32  	%r4080, %r4079, %r15285;
	xor.b32  	%r4081, %r4080, %r4044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4081, 1;
	shr.b32 	%rhs, %r4081, 31;
	add.u32 	%r4082, %lhs, %rhs;
	}
	add.s32 	%r4083, %r4053, %r4082;
	xor.b32  	%r4084, %r4065, %r4066;
	xor.b32  	%r4085, %r4084, %r4078;
	add.s32 	%r4086, %r4083, %r4085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4077, 5;
	shr.b32 	%rhs, %r4077, 27;
	add.u32 	%r4087, %lhs, %rhs;
	}
	add.s32 	%r4088, %r4086, %r4087;
	add.s32 	%r4089, %r4088, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4065, 30;
	shr.b32 	%rhs, %r4065, 2;
	add.u32 	%r4090, %lhs, %rhs;
	}
	xor.b32  	%r4091, %r15284, %r15282;
	xor.b32  	%r4092, %r4091, %r4057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4092, 1;
	shr.b32 	%rhs, %r4092, 31;
	add.u32 	%r4093, %lhs, %rhs;
	}
	add.s32 	%r4094, %r4066, %r4093;
	xor.b32  	%r4095, %r4077, %r4078;
	xor.b32  	%r4096, %r4095, %r4090;
	add.s32 	%r4097, %r4094, %r4096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4089, 5;
	shr.b32 	%rhs, %r4089, 27;
	add.u32 	%r4098, %lhs, %rhs;
	}
	add.s32 	%r4099, %r4097, %r4098;
	add.s32 	%r4100, %r4099, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4077, 30;
	shr.b32 	%rhs, %r4077, 2;
	add.u32 	%r4101, %lhs, %rhs;
	}
	xor.b32  	%r4102, %r15281, %r4010;
	xor.b32  	%r4103, %r4102, %r15283;
	xor.b32  	%r4104, %r4103, %r4070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4104, 1;
	shr.b32 	%rhs, %r4104, 31;
	add.u32 	%r4105, %lhs, %rhs;
	}
	add.s32 	%r4106, %r4078, %r4105;
	xor.b32  	%r4107, %r4089, %r4090;
	xor.b32  	%r4108, %r4107, %r4101;
	add.s32 	%r4109, %r4106, %r4108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4100, 5;
	shr.b32 	%rhs, %r4100, 27;
	add.u32 	%r4110, %lhs, %rhs;
	}
	add.s32 	%r4111, %r4109, %r4110;
	add.s32 	%r4112, %r4111, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4089, 30;
	shr.b32 	%rhs, %r4089, 2;
	add.u32 	%r4113, %lhs, %rhs;
	}
	xor.b32  	%r4114, %r15282, %r15280;
	xor.b32  	%r4115, %r4114, %r4019;
	xor.b32  	%r4116, %r4115, %r4082;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4116, 1;
	shr.b32 	%rhs, %r4116, 31;
	add.u32 	%r4117, %lhs, %rhs;
	}
	add.s32 	%r4118, %r4090, %r4117;
	xor.b32  	%r4119, %r4100, %r4101;
	xor.b32  	%r4120, %r4119, %r4113;
	add.s32 	%r4121, %r4118, %r4120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 5;
	shr.b32 	%rhs, %r4112, 27;
	add.u32 	%r4122, %lhs, %rhs;
	}
	add.s32 	%r4123, %r4121, %r4122;
	add.s32 	%r4124, %r4123, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4100, 30;
	shr.b32 	%rhs, %r4100, 2;
	add.u32 	%r4125, %lhs, %rhs;
	}
	xor.b32  	%r4126, %r15281, %r15279;
	xor.b32  	%r4127, %r4126, %r4031;
	xor.b32  	%r4128, %r4127, %r4093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4128, 1;
	shr.b32 	%rhs, %r4128, 31;
	add.u32 	%r4129, %lhs, %rhs;
	}
	add.s32 	%r4130, %r4101, %r4129;
	xor.b32  	%r4131, %r4112, %r4113;
	xor.b32  	%r4132, %r4131, %r4125;
	add.s32 	%r4133, %r4130, %r4132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4124, 5;
	shr.b32 	%rhs, %r4124, 27;
	add.u32 	%r4134, %lhs, %rhs;
	}
	add.s32 	%r4135, %r4133, %r4134;
	add.s32 	%r4136, %r4135, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 30;
	shr.b32 	%rhs, %r4112, 2;
	add.u32 	%r4137, %lhs, %rhs;
	}
	xor.b32  	%r4138, %r15280, %r15278;
	xor.b32  	%r4139, %r4138, %r4044;
	xor.b32  	%r4140, %r4139, %r4105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4140, 1;
	shr.b32 	%rhs, %r4140, 31;
	add.u32 	%r4141, %lhs, %rhs;
	}
	add.s32 	%r4142, %r4113, %r4141;
	xor.b32  	%r4143, %r4124, %r4125;
	xor.b32  	%r4144, %r4143, %r4137;
	add.s32 	%r4145, %r4142, %r4144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 5;
	shr.b32 	%rhs, %r4136, 27;
	add.u32 	%r4146, %lhs, %rhs;
	}
	add.s32 	%r4147, %r4145, %r4146;
	add.s32 	%r4148, %r4147, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4124, 30;
	shr.b32 	%rhs, %r4124, 2;
	add.u32 	%r4149, %lhs, %rhs;
	}
	xor.b32  	%r4150, %r15279, %r15277;
	xor.b32  	%r4151, %r4150, %r4057;
	xor.b32  	%r4152, %r4151, %r4117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4152, 1;
	shr.b32 	%rhs, %r4152, 31;
	add.u32 	%r4153, %lhs, %rhs;
	}
	add.s32 	%r4154, %r4125, %r4153;
	xor.b32  	%r4155, %r4136, %r4137;
	xor.b32  	%r4156, %r4155, %r4149;
	add.s32 	%r4157, %r4154, %r4156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4148, 5;
	shr.b32 	%rhs, %r4148, 27;
	add.u32 	%r4158, %lhs, %rhs;
	}
	add.s32 	%r4159, %r4157, %r4158;
	add.s32 	%r4160, %r4159, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 30;
	shr.b32 	%rhs, %r4136, 2;
	add.u32 	%r4161, %lhs, %rhs;
	}
	xor.b32  	%r4162, %r4070, %r15278;
	xor.b32  	%r4163, %r4162, %r4129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4163, 1;
	shr.b32 	%rhs, %r4163, 31;
	add.u32 	%r4164, %lhs, %rhs;
	}
	add.s32 	%r4165, %r4137, %r4164;
	xor.b32  	%r4166, %r4148, %r4149;
	xor.b32  	%r4167, %r4166, %r4161;
	add.s32 	%r4168, %r4165, %r4167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4160, 5;
	shr.b32 	%rhs, %r4160, 27;
	add.u32 	%r4169, %lhs, %rhs;
	}
	add.s32 	%r4170, %r4168, %r4169;
	add.s32 	%r4171, %r4170, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4148, 30;
	shr.b32 	%rhs, %r4148, 2;
	add.u32 	%r4172, %lhs, %rhs;
	}
	xor.b32  	%r4173, %r15277, %r4010;
	xor.b32  	%r4174, %r4173, %r4082;
	xor.b32  	%r4175, %r4174, %r4141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4175, 1;
	shr.b32 	%rhs, %r4175, 31;
	add.u32 	%r4176, %lhs, %rhs;
	}
	add.s32 	%r4177, %r4149, %r4176;
	xor.b32  	%r4178, %r4160, %r4161;
	xor.b32  	%r4179, %r4178, %r4172;
	add.s32 	%r4180, %r4177, %r4179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4171, 5;
	shr.b32 	%rhs, %r4171, 27;
	add.u32 	%r4181, %lhs, %rhs;
	}
	add.s32 	%r4182, %r4180, %r4181;
	add.s32 	%r4183, %r4182, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4160, 30;
	shr.b32 	%rhs, %r4160, 2;
	add.u32 	%r4184, %lhs, %rhs;
	}
	xor.b32  	%r4185, %r4093, %r4019;
	xor.b32  	%r4186, %r4185, %r4153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4186, 1;
	shr.b32 	%rhs, %r4186, 31;
	add.u32 	%r4187, %lhs, %rhs;
	}
	add.s32 	%r4188, %r4161, %r4187;
	xor.b32  	%r4189, %r4171, %r4172;
	xor.b32  	%r4190, %r4189, %r4184;
	add.s32 	%r4191, %r4188, %r4190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4183, 5;
	shr.b32 	%rhs, %r4183, 27;
	add.u32 	%r4192, %lhs, %rhs;
	}
	add.s32 	%r4193, %r4191, %r4192;
	add.s32 	%r4194, %r4193, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4171, 30;
	shr.b32 	%rhs, %r4171, 2;
	add.u32 	%r4195, %lhs, %rhs;
	}
	xor.b32  	%r4196, %r4031, %r4010;
	xor.b32  	%r4197, %r4196, %r4105;
	xor.b32  	%r4198, %r4197, %r4164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4198, 1;
	shr.b32 	%rhs, %r4198, 31;
	add.u32 	%r4199, %lhs, %rhs;
	}
	add.s32 	%r4200, %r4172, %r4199;
	xor.b32  	%r4201, %r4183, %r4184;
	xor.b32  	%r4202, %r4201, %r4195;
	add.s32 	%r4203, %r4200, %r4202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 5;
	shr.b32 	%rhs, %r4194, 27;
	add.u32 	%r4204, %lhs, %rhs;
	}
	add.s32 	%r4205, %r4203, %r4204;
	add.s32 	%r4206, %r4205, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4183, 30;
	shr.b32 	%rhs, %r4183, 2;
	add.u32 	%r4207, %lhs, %rhs;
	}
	xor.b32  	%r4208, %r4044, %r4019;
	xor.b32  	%r4209, %r4208, %r4117;
	xor.b32  	%r4210, %r4209, %r4176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4210, 1;
	shr.b32 	%rhs, %r4210, 31;
	add.u32 	%r4211, %lhs, %rhs;
	}
	add.s32 	%r4212, %r4184, %r4211;
	xor.b32  	%r4213, %r4194, %r4195;
	xor.b32  	%r4214, %r4213, %r4207;
	add.s32 	%r4215, %r4212, %r4214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 5;
	shr.b32 	%rhs, %r4206, 27;
	add.u32 	%r4216, %lhs, %rhs;
	}
	add.s32 	%r4217, %r4215, %r4216;
	add.s32 	%r4218, %r4217, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 30;
	shr.b32 	%rhs, %r4194, 2;
	add.u32 	%r4219, %lhs, %rhs;
	}
	xor.b32  	%r4220, %r4057, %r4031;
	xor.b32  	%r4221, %r4220, %r4129;
	xor.b32  	%r4222, %r4221, %r4187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 1;
	shr.b32 	%rhs, %r4222, 31;
	add.u32 	%r4223, %lhs, %rhs;
	}
	add.s32 	%r4224, %r4195, %r4223;
	xor.b32  	%r4225, %r4206, %r4207;
	xor.b32  	%r4226, %r4225, %r4219;
	add.s32 	%r4227, %r4224, %r4226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4218, 5;
	shr.b32 	%rhs, %r4218, 27;
	add.u32 	%r4228, %lhs, %rhs;
	}
	add.s32 	%r4229, %r4227, %r4228;
	add.s32 	%r4230, %r4229, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 30;
	shr.b32 	%rhs, %r4206, 2;
	add.u32 	%r4231, %lhs, %rhs;
	}
	xor.b32  	%r4232, %r4070, %r4044;
	xor.b32  	%r4233, %r4232, %r4141;
	xor.b32  	%r4234, %r4233, %r4199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4234, 1;
	shr.b32 	%rhs, %r4234, 31;
	add.u32 	%r4235, %lhs, %rhs;
	}
	add.s32 	%r4236, %r4207, %r4235;
	xor.b32  	%r4237, %r4218, %r4219;
	xor.b32  	%r4238, %r4237, %r4231;
	add.s32 	%r4239, %r4236, %r4238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4230, 5;
	shr.b32 	%rhs, %r4230, 27;
	add.u32 	%r4240, %lhs, %rhs;
	}
	add.s32 	%r4241, %r4239, %r4240;
	add.s32 	%r4242, %r4241, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4218, 30;
	shr.b32 	%rhs, %r4218, 2;
	add.u32 	%r4243, %lhs, %rhs;
	}
	xor.b32  	%r4244, %r4082, %r4057;
	xor.b32  	%r4245, %r4244, %r4153;
	xor.b32  	%r4246, %r4245, %r4211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4246, 1;
	shr.b32 	%rhs, %r4246, 31;
	add.u32 	%r4247, %lhs, %rhs;
	}
	add.s32 	%r4248, %r4219, %r4247;
	xor.b32  	%r4249, %r4230, %r4231;
	xor.b32  	%r4250, %r4249, %r4243;
	add.s32 	%r4251, %r4248, %r4250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4242, 5;
	shr.b32 	%rhs, %r4242, 27;
	add.u32 	%r4252, %lhs, %rhs;
	}
	add.s32 	%r4253, %r4251, %r4252;
	add.s32 	%r4254, %r4253, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4230, 30;
	shr.b32 	%rhs, %r4230, 2;
	add.u32 	%r4255, %lhs, %rhs;
	}
	xor.b32  	%r4256, %r4093, %r4070;
	xor.b32  	%r4257, %r4256, %r4164;
	xor.b32  	%r4258, %r4257, %r4223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4258, 1;
	shr.b32 	%rhs, %r4258, 31;
	add.u32 	%r4259, %lhs, %rhs;
	}
	add.s32 	%r4260, %r4231, %r4259;
	xor.b32  	%r4261, %r4242, %r4243;
	xor.b32  	%r4262, %r4261, %r4255;
	add.s32 	%r4263, %r4260, %r4262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4254, 5;
	shr.b32 	%rhs, %r4254, 27;
	add.u32 	%r4264, %lhs, %rhs;
	}
	add.s32 	%r4265, %r4263, %r4264;
	add.s32 	%r4266, %r4265, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4242, 30;
	shr.b32 	%rhs, %r4242, 2;
	add.u32 	%r4267, %lhs, %rhs;
	}
	xor.b32  	%r4268, %r4105, %r4082;
	xor.b32  	%r4269, %r4268, %r4176;
	xor.b32  	%r4270, %r4269, %r4235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4270, 1;
	shr.b32 	%rhs, %r4270, 31;
	add.u32 	%r4271, %lhs, %rhs;
	}
	add.s32 	%r4272, %r4243, %r4271;
	xor.b32  	%r4273, %r4254, %r4255;
	xor.b32  	%r4274, %r4273, %r4267;
	add.s32 	%r4275, %r4272, %r4274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4266, 5;
	shr.b32 	%rhs, %r4266, 27;
	add.u32 	%r4276, %lhs, %rhs;
	}
	add.s32 	%r4277, %r4275, %r4276;
	add.s32 	%r4278, %r4277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4254, 30;
	shr.b32 	%rhs, %r4254, 2;
	add.u32 	%r4279, %lhs, %rhs;
	}
	xor.b32  	%r4280, %r4117, %r4093;
	xor.b32  	%r4281, %r4280, %r4187;
	xor.b32  	%r4282, %r4281, %r4247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4282, 1;
	shr.b32 	%rhs, %r4282, 31;
	add.u32 	%r4283, %lhs, %rhs;
	}
	add.s32 	%r4284, %r4255, %r4283;
	xor.b32  	%r4285, %r4266, %r4267;
	xor.b32  	%r4286, %r4285, %r4279;
	add.s32 	%r4287, %r4284, %r4286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4278, 5;
	shr.b32 	%rhs, %r4278, 27;
	add.u32 	%r4288, %lhs, %rhs;
	}
	add.s32 	%r4289, %r4287, %r4288;
	add.s32 	%r4290, %r4289, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4266, 30;
	shr.b32 	%rhs, %r4266, 2;
	add.u32 	%r4291, %lhs, %rhs;
	}
	xor.b32  	%r4292, %r4129, %r4105;
	xor.b32  	%r4293, %r4292, %r4199;
	xor.b32  	%r4294, %r4293, %r4259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4294, 1;
	shr.b32 	%rhs, %r4294, 31;
	add.u32 	%r4295, %lhs, %rhs;
	}
	add.s32 	%r4296, %r4267, %r4295;
	xor.b32  	%r4297, %r4278, %r4279;
	xor.b32  	%r4298, %r4297, %r4291;
	add.s32 	%r4299, %r4296, %r4298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4290, 5;
	shr.b32 	%rhs, %r4290, 27;
	add.u32 	%r4300, %lhs, %rhs;
	}
	add.s32 	%r4301, %r4299, %r4300;
	add.s32 	%r4302, %r4301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4278, 30;
	shr.b32 	%rhs, %r4278, 2;
	add.u32 	%r4303, %lhs, %rhs;
	}
	xor.b32  	%r4304, %r4141, %r4117;
	xor.b32  	%r4305, %r4304, %r4211;
	xor.b32  	%r4306, %r4305, %r4271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4306, 1;
	shr.b32 	%rhs, %r4306, 31;
	add.u32 	%r4307, %lhs, %rhs;
	}
	add.s32 	%r4308, %r4279, %r4307;
	xor.b32  	%r4309, %r4290, %r4291;
	xor.b32  	%r4310, %r4303, %r4290;
	and.b32  	%r4311, %r4310, %r4309;
	xor.b32  	%r4312, %r4311, %r4290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4302, 5;
	shr.b32 	%rhs, %r4302, 27;
	add.u32 	%r4313, %lhs, %rhs;
	}
	add.s32 	%r4314, %r4308, %r4313;
	add.s32 	%r4315, %r4314, %r4312;
	add.s32 	%r4316, %r4315, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4290, 30;
	shr.b32 	%rhs, %r4290, 2;
	add.u32 	%r4317, %lhs, %rhs;
	}
	xor.b32  	%r4318, %r4153, %r4129;
	xor.b32  	%r4319, %r4318, %r4223;
	xor.b32  	%r4320, %r4319, %r4283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4320, 1;
	shr.b32 	%rhs, %r4320, 31;
	add.u32 	%r4321, %lhs, %rhs;
	}
	add.s32 	%r4322, %r4291, %r4321;
	xor.b32  	%r4323, %r4302, %r4303;
	xor.b32  	%r4324, %r4317, %r4302;
	and.b32  	%r4325, %r4324, %r4323;
	xor.b32  	%r4326, %r4325, %r4302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4316, 5;
	shr.b32 	%rhs, %r4316, 27;
	add.u32 	%r4327, %lhs, %rhs;
	}
	add.s32 	%r4328, %r4322, %r4327;
	add.s32 	%r4329, %r4328, %r4326;
	add.s32 	%r4330, %r4329, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4302, 30;
	shr.b32 	%rhs, %r4302, 2;
	add.u32 	%r4331, %lhs, %rhs;
	}
	xor.b32  	%r4332, %r4164, %r4141;
	xor.b32  	%r4333, %r4332, %r4235;
	xor.b32  	%r4334, %r4333, %r4295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4334, 1;
	shr.b32 	%rhs, %r4334, 31;
	add.u32 	%r4335, %lhs, %rhs;
	}
	add.s32 	%r4336, %r4303, %r4335;
	xor.b32  	%r4337, %r4316, %r4317;
	xor.b32  	%r4338, %r4331, %r4316;
	and.b32  	%r4339, %r4338, %r4337;
	xor.b32  	%r4340, %r4339, %r4316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4330, 5;
	shr.b32 	%rhs, %r4330, 27;
	add.u32 	%r4341, %lhs, %rhs;
	}
	add.s32 	%r4342, %r4336, %r4341;
	add.s32 	%r4343, %r4342, %r4340;
	add.s32 	%r4344, %r4343, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4316, 30;
	shr.b32 	%rhs, %r4316, 2;
	add.u32 	%r4345, %lhs, %rhs;
	}
	xor.b32  	%r4346, %r4176, %r4153;
	xor.b32  	%r4347, %r4346, %r4247;
	xor.b32  	%r4348, %r4347, %r4307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4348, 1;
	shr.b32 	%rhs, %r4348, 31;
	add.u32 	%r4349, %lhs, %rhs;
	}
	add.s32 	%r4350, %r4317, %r4349;
	xor.b32  	%r4351, %r4330, %r4331;
	xor.b32  	%r4352, %r4345, %r4330;
	and.b32  	%r4353, %r4352, %r4351;
	xor.b32  	%r4354, %r4353, %r4330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 5;
	shr.b32 	%rhs, %r4344, 27;
	add.u32 	%r4355, %lhs, %rhs;
	}
	add.s32 	%r4356, %r4350, %r4355;
	add.s32 	%r4357, %r4356, %r4354;
	add.s32 	%r4358, %r4357, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4330, 30;
	shr.b32 	%rhs, %r4330, 2;
	add.u32 	%r4359, %lhs, %rhs;
	}
	xor.b32  	%r4360, %r4187, %r4164;
	xor.b32  	%r4361, %r4360, %r4259;
	xor.b32  	%r4362, %r4361, %r4321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4362, 1;
	shr.b32 	%rhs, %r4362, 31;
	add.u32 	%r4363, %lhs, %rhs;
	}
	add.s32 	%r4364, %r4331, %r4363;
	xor.b32  	%r4365, %r4344, %r4345;
	xor.b32  	%r4366, %r4359, %r4344;
	and.b32  	%r4367, %r4366, %r4365;
	xor.b32  	%r4368, %r4367, %r4344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 5;
	shr.b32 	%rhs, %r4358, 27;
	add.u32 	%r4369, %lhs, %rhs;
	}
	add.s32 	%r4370, %r4364, %r4369;
	add.s32 	%r4371, %r4370, %r4368;
	add.s32 	%r4372, %r4371, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 30;
	shr.b32 	%rhs, %r4344, 2;
	add.u32 	%r4373, %lhs, %rhs;
	}
	xor.b32  	%r4374, %r4199, %r4176;
	xor.b32  	%r4375, %r4374, %r4271;
	xor.b32  	%r4376, %r4375, %r4335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4376, 1;
	shr.b32 	%rhs, %r4376, 31;
	add.u32 	%r4377, %lhs, %rhs;
	}
	add.s32 	%r4378, %r4345, %r4377;
	xor.b32  	%r4379, %r4358, %r4359;
	xor.b32  	%r4380, %r4373, %r4358;
	and.b32  	%r4381, %r4380, %r4379;
	xor.b32  	%r4382, %r4381, %r4358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4372, 5;
	shr.b32 	%rhs, %r4372, 27;
	add.u32 	%r4383, %lhs, %rhs;
	}
	add.s32 	%r4384, %r4378, %r4383;
	add.s32 	%r4385, %r4384, %r4382;
	add.s32 	%r4386, %r4385, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 30;
	shr.b32 	%rhs, %r4358, 2;
	add.u32 	%r4387, %lhs, %rhs;
	}
	xor.b32  	%r4388, %r4211, %r4187;
	xor.b32  	%r4389, %r4388, %r4283;
	xor.b32  	%r4390, %r4389, %r4349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4390, 1;
	shr.b32 	%rhs, %r4390, 31;
	add.u32 	%r4391, %lhs, %rhs;
	}
	add.s32 	%r4392, %r4359, %r4391;
	xor.b32  	%r4393, %r4372, %r4373;
	xor.b32  	%r4394, %r4387, %r4372;
	and.b32  	%r4395, %r4394, %r4393;
	xor.b32  	%r4396, %r4395, %r4372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4386, 5;
	shr.b32 	%rhs, %r4386, 27;
	add.u32 	%r4397, %lhs, %rhs;
	}
	add.s32 	%r4398, %r4392, %r4397;
	add.s32 	%r4399, %r4398, %r4396;
	add.s32 	%r4400, %r4399, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4372, 30;
	shr.b32 	%rhs, %r4372, 2;
	add.u32 	%r4401, %lhs, %rhs;
	}
	xor.b32  	%r4402, %r4223, %r4199;
	xor.b32  	%r4403, %r4402, %r4295;
	xor.b32  	%r4404, %r4403, %r4363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4404, 1;
	shr.b32 	%rhs, %r4404, 31;
	add.u32 	%r4405, %lhs, %rhs;
	}
	add.s32 	%r4406, %r4373, %r4405;
	xor.b32  	%r4407, %r4386, %r4387;
	xor.b32  	%r4408, %r4401, %r4386;
	and.b32  	%r4409, %r4408, %r4407;
	xor.b32  	%r4410, %r4409, %r4386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4400, 5;
	shr.b32 	%rhs, %r4400, 27;
	add.u32 	%r4411, %lhs, %rhs;
	}
	add.s32 	%r4412, %r4406, %r4411;
	add.s32 	%r4413, %r4412, %r4410;
	add.s32 	%r4414, %r4413, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4386, 30;
	shr.b32 	%rhs, %r4386, 2;
	add.u32 	%r4415, %lhs, %rhs;
	}
	xor.b32  	%r4416, %r4235, %r4211;
	xor.b32  	%r4417, %r4416, %r4307;
	xor.b32  	%r4418, %r4417, %r4377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4418, 1;
	shr.b32 	%rhs, %r4418, 31;
	add.u32 	%r4419, %lhs, %rhs;
	}
	add.s32 	%r4420, %r4387, %r4419;
	xor.b32  	%r4421, %r4400, %r4401;
	xor.b32  	%r4422, %r4415, %r4400;
	and.b32  	%r4423, %r4422, %r4421;
	xor.b32  	%r4424, %r4423, %r4400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4414, 5;
	shr.b32 	%rhs, %r4414, 27;
	add.u32 	%r4425, %lhs, %rhs;
	}
	add.s32 	%r4426, %r4420, %r4425;
	add.s32 	%r4427, %r4426, %r4424;
	add.s32 	%r4428, %r4427, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4400, 30;
	shr.b32 	%rhs, %r4400, 2;
	add.u32 	%r4429, %lhs, %rhs;
	}
	xor.b32  	%r4430, %r4247, %r4223;
	xor.b32  	%r4431, %r4430, %r4321;
	xor.b32  	%r4432, %r4431, %r4391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4432, 1;
	shr.b32 	%rhs, %r4432, 31;
	add.u32 	%r4433, %lhs, %rhs;
	}
	add.s32 	%r4434, %r4401, %r4433;
	xor.b32  	%r4435, %r4414, %r4415;
	xor.b32  	%r4436, %r4429, %r4414;
	and.b32  	%r4437, %r4436, %r4435;
	xor.b32  	%r4438, %r4437, %r4414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4428, 5;
	shr.b32 	%rhs, %r4428, 27;
	add.u32 	%r4439, %lhs, %rhs;
	}
	add.s32 	%r4440, %r4434, %r4439;
	add.s32 	%r4441, %r4440, %r4438;
	add.s32 	%r4442, %r4441, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4414, 30;
	shr.b32 	%rhs, %r4414, 2;
	add.u32 	%r4443, %lhs, %rhs;
	}
	xor.b32  	%r4444, %r4259, %r4235;
	xor.b32  	%r4445, %r4444, %r4335;
	xor.b32  	%r4446, %r4445, %r4405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4446, 1;
	shr.b32 	%rhs, %r4446, 31;
	add.u32 	%r4447, %lhs, %rhs;
	}
	add.s32 	%r4448, %r4415, %r4447;
	xor.b32  	%r4449, %r4428, %r4429;
	xor.b32  	%r4450, %r4443, %r4428;
	and.b32  	%r4451, %r4450, %r4449;
	xor.b32  	%r4452, %r4451, %r4428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4442, 5;
	shr.b32 	%rhs, %r4442, 27;
	add.u32 	%r4453, %lhs, %rhs;
	}
	add.s32 	%r4454, %r4448, %r4453;
	add.s32 	%r4455, %r4454, %r4452;
	add.s32 	%r4456, %r4455, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4428, 30;
	shr.b32 	%rhs, %r4428, 2;
	add.u32 	%r4457, %lhs, %rhs;
	}
	xor.b32  	%r4458, %r4271, %r4247;
	xor.b32  	%r4459, %r4458, %r4349;
	xor.b32  	%r4460, %r4459, %r4419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4460, 1;
	shr.b32 	%rhs, %r4460, 31;
	add.u32 	%r4461, %lhs, %rhs;
	}
	add.s32 	%r4462, %r4429, %r4461;
	xor.b32  	%r4463, %r4442, %r4443;
	xor.b32  	%r4464, %r4457, %r4442;
	and.b32  	%r4465, %r4464, %r4463;
	xor.b32  	%r4466, %r4465, %r4442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4456, 5;
	shr.b32 	%rhs, %r4456, 27;
	add.u32 	%r4467, %lhs, %rhs;
	}
	add.s32 	%r4468, %r4462, %r4467;
	add.s32 	%r4469, %r4468, %r4466;
	add.s32 	%r4470, %r4469, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4442, 30;
	shr.b32 	%rhs, %r4442, 2;
	add.u32 	%r4471, %lhs, %rhs;
	}
	xor.b32  	%r4472, %r4283, %r4259;
	xor.b32  	%r4473, %r4472, %r4363;
	xor.b32  	%r4474, %r4473, %r4433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4474, 1;
	shr.b32 	%rhs, %r4474, 31;
	add.u32 	%r4475, %lhs, %rhs;
	}
	add.s32 	%r4476, %r4443, %r4475;
	xor.b32  	%r4477, %r4456, %r4457;
	xor.b32  	%r4478, %r4471, %r4456;
	and.b32  	%r4479, %r4478, %r4477;
	xor.b32  	%r4480, %r4479, %r4456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4470, 5;
	shr.b32 	%rhs, %r4470, 27;
	add.u32 	%r4481, %lhs, %rhs;
	}
	add.s32 	%r4482, %r4476, %r4481;
	add.s32 	%r4483, %r4482, %r4480;
	add.s32 	%r4484, %r4483, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4456, 30;
	shr.b32 	%rhs, %r4456, 2;
	add.u32 	%r4485, %lhs, %rhs;
	}
	xor.b32  	%r4486, %r4295, %r4271;
	xor.b32  	%r4487, %r4486, %r4377;
	xor.b32  	%r4488, %r4487, %r4447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4488, 1;
	shr.b32 	%rhs, %r4488, 31;
	add.u32 	%r4489, %lhs, %rhs;
	}
	add.s32 	%r4490, %r4457, %r4489;
	xor.b32  	%r4491, %r4470, %r4471;
	xor.b32  	%r4492, %r4485, %r4470;
	and.b32  	%r4493, %r4492, %r4491;
	xor.b32  	%r4494, %r4493, %r4470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4484, 5;
	shr.b32 	%rhs, %r4484, 27;
	add.u32 	%r4495, %lhs, %rhs;
	}
	add.s32 	%r4496, %r4490, %r4495;
	add.s32 	%r4497, %r4496, %r4494;
	add.s32 	%r4498, %r4497, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4470, 30;
	shr.b32 	%rhs, %r4470, 2;
	add.u32 	%r4499, %lhs, %rhs;
	}
	xor.b32  	%r4500, %r4307, %r4283;
	xor.b32  	%r4501, %r4500, %r4391;
	xor.b32  	%r4502, %r4501, %r4461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4502, 1;
	shr.b32 	%rhs, %r4502, 31;
	add.u32 	%r4503, %lhs, %rhs;
	}
	add.s32 	%r4504, %r4471, %r4503;
	xor.b32  	%r4505, %r4484, %r4485;
	xor.b32  	%r4506, %r4499, %r4484;
	and.b32  	%r4507, %r4506, %r4505;
	xor.b32  	%r4508, %r4507, %r4484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4498, 5;
	shr.b32 	%rhs, %r4498, 27;
	add.u32 	%r4509, %lhs, %rhs;
	}
	add.s32 	%r4510, %r4504, %r4509;
	add.s32 	%r4511, %r4510, %r4508;
	add.s32 	%r4512, %r4511, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4484, 30;
	shr.b32 	%rhs, %r4484, 2;
	add.u32 	%r4513, %lhs, %rhs;
	}
	xor.b32  	%r4514, %r4321, %r4295;
	xor.b32  	%r4515, %r4514, %r4405;
	xor.b32  	%r4516, %r4515, %r4475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4516, 1;
	shr.b32 	%rhs, %r4516, 31;
	add.u32 	%r4517, %lhs, %rhs;
	}
	add.s32 	%r4518, %r4485, %r4517;
	xor.b32  	%r4519, %r4498, %r4499;
	xor.b32  	%r4520, %r4513, %r4498;
	and.b32  	%r4521, %r4520, %r4519;
	xor.b32  	%r4522, %r4521, %r4498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4512, 5;
	shr.b32 	%rhs, %r4512, 27;
	add.u32 	%r4523, %lhs, %rhs;
	}
	add.s32 	%r4524, %r4518, %r4523;
	add.s32 	%r4525, %r4524, %r4522;
	add.s32 	%r4526, %r4525, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4498, 30;
	shr.b32 	%rhs, %r4498, 2;
	add.u32 	%r4527, %lhs, %rhs;
	}
	xor.b32  	%r4528, %r4335, %r4307;
	xor.b32  	%r4529, %r4528, %r4419;
	xor.b32  	%r4530, %r4529, %r4489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4530, 1;
	shr.b32 	%rhs, %r4530, 31;
	add.u32 	%r4531, %lhs, %rhs;
	}
	add.s32 	%r4532, %r4499, %r4531;
	xor.b32  	%r4533, %r4512, %r4513;
	xor.b32  	%r4534, %r4527, %r4512;
	and.b32  	%r4535, %r4534, %r4533;
	xor.b32  	%r4536, %r4535, %r4512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4526, 5;
	shr.b32 	%rhs, %r4526, 27;
	add.u32 	%r4537, %lhs, %rhs;
	}
	add.s32 	%r4538, %r4532, %r4537;
	add.s32 	%r4539, %r4538, %r4536;
	add.s32 	%r4540, %r4539, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4512, 30;
	shr.b32 	%rhs, %r4512, 2;
	add.u32 	%r4541, %lhs, %rhs;
	}
	xor.b32  	%r4542, %r4349, %r4321;
	xor.b32  	%r4543, %r4542, %r4433;
	xor.b32  	%r4544, %r4543, %r4503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4544, 1;
	shr.b32 	%rhs, %r4544, 31;
	add.u32 	%r4545, %lhs, %rhs;
	}
	add.s32 	%r4546, %r4513, %r4545;
	xor.b32  	%r4547, %r4526, %r4527;
	xor.b32  	%r4548, %r4541, %r4526;
	and.b32  	%r4549, %r4548, %r4547;
	xor.b32  	%r4550, %r4549, %r4526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4540, 5;
	shr.b32 	%rhs, %r4540, 27;
	add.u32 	%r4551, %lhs, %rhs;
	}
	add.s32 	%r4552, %r4546, %r4551;
	add.s32 	%r4553, %r4552, %r4550;
	add.s32 	%r4554, %r4553, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4526, 30;
	shr.b32 	%rhs, %r4526, 2;
	add.u32 	%r4555, %lhs, %rhs;
	}
	xor.b32  	%r4556, %r4363, %r4335;
	xor.b32  	%r4557, %r4556, %r4447;
	xor.b32  	%r4558, %r4557, %r4517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4558, 1;
	shr.b32 	%rhs, %r4558, 31;
	add.u32 	%r4559, %lhs, %rhs;
	}
	add.s32 	%r4560, %r4527, %r4559;
	xor.b32  	%r4561, %r4540, %r4541;
	xor.b32  	%r4562, %r4555, %r4540;
	and.b32  	%r4563, %r4562, %r4561;
	xor.b32  	%r4564, %r4563, %r4540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4554, 5;
	shr.b32 	%rhs, %r4554, 27;
	add.u32 	%r4565, %lhs, %rhs;
	}
	add.s32 	%r4566, %r4560, %r4565;
	add.s32 	%r4567, %r4566, %r4564;
	add.s32 	%r4568, %r4567, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4540, 30;
	shr.b32 	%rhs, %r4540, 2;
	add.u32 	%r4569, %lhs, %rhs;
	}
	xor.b32  	%r4570, %r4377, %r4349;
	xor.b32  	%r4571, %r4570, %r4461;
	xor.b32  	%r4572, %r4571, %r4531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4572, 1;
	shr.b32 	%rhs, %r4572, 31;
	add.u32 	%r4573, %lhs, %rhs;
	}
	add.s32 	%r4574, %r4541, %r4573;
	xor.b32  	%r4575, %r4554, %r4555;
	xor.b32  	%r4576, %r4569, %r4554;
	and.b32  	%r4577, %r4576, %r4575;
	xor.b32  	%r4578, %r4577, %r4554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4568, 5;
	shr.b32 	%rhs, %r4568, 27;
	add.u32 	%r4579, %lhs, %rhs;
	}
	add.s32 	%r4580, %r4574, %r4579;
	add.s32 	%r4581, %r4580, %r4578;
	add.s32 	%r4582, %r4581, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4554, 30;
	shr.b32 	%rhs, %r4554, 2;
	add.u32 	%r4583, %lhs, %rhs;
	}
	xor.b32  	%r4584, %r4391, %r4363;
	xor.b32  	%r4585, %r4584, %r4475;
	xor.b32  	%r4586, %r4585, %r4545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4586, 1;
	shr.b32 	%rhs, %r4586, 31;
	add.u32 	%r4587, %lhs, %rhs;
	}
	add.s32 	%r4588, %r4555, %r4587;
	xor.b32  	%r4589, %r4568, %r4569;
	xor.b32  	%r4590, %r4589, %r4583;
	add.s32 	%r4591, %r4588, %r4590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4582, 5;
	shr.b32 	%rhs, %r4582, 27;
	add.u32 	%r4592, %lhs, %rhs;
	}
	add.s32 	%r4593, %r4591, %r4592;
	add.s32 	%r4594, %r4593, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4568, 30;
	shr.b32 	%rhs, %r4568, 2;
	add.u32 	%r4595, %lhs, %rhs;
	}
	xor.b32  	%r4596, %r4405, %r4377;
	xor.b32  	%r4597, %r4596, %r4489;
	xor.b32  	%r4598, %r4597, %r4559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4598, 1;
	shr.b32 	%rhs, %r4598, 31;
	add.u32 	%r4599, %lhs, %rhs;
	}
	add.s32 	%r4600, %r4569, %r4599;
	xor.b32  	%r4601, %r4582, %r4583;
	xor.b32  	%r4602, %r4601, %r4595;
	add.s32 	%r4603, %r4600, %r4602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4594, 5;
	shr.b32 	%rhs, %r4594, 27;
	add.u32 	%r4604, %lhs, %rhs;
	}
	add.s32 	%r4605, %r4603, %r4604;
	add.s32 	%r4606, %r4605, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4582, 30;
	shr.b32 	%rhs, %r4582, 2;
	add.u32 	%r4607, %lhs, %rhs;
	}
	xor.b32  	%r4608, %r4419, %r4391;
	xor.b32  	%r4609, %r4608, %r4503;
	xor.b32  	%r4610, %r4609, %r4573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4610, 1;
	shr.b32 	%rhs, %r4610, 31;
	add.u32 	%r4611, %lhs, %rhs;
	}
	add.s32 	%r4612, %r4583, %r4611;
	xor.b32  	%r4613, %r4594, %r4595;
	xor.b32  	%r4614, %r4613, %r4607;
	add.s32 	%r4615, %r4612, %r4614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4606, 5;
	shr.b32 	%rhs, %r4606, 27;
	add.u32 	%r4616, %lhs, %rhs;
	}
	add.s32 	%r4617, %r4615, %r4616;
	add.s32 	%r4618, %r4617, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4594, 30;
	shr.b32 	%rhs, %r4594, 2;
	add.u32 	%r4619, %lhs, %rhs;
	}
	xor.b32  	%r4620, %r4433, %r4405;
	xor.b32  	%r4621, %r4620, %r4517;
	xor.b32  	%r4622, %r4621, %r4587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4622, 1;
	shr.b32 	%rhs, %r4622, 31;
	add.u32 	%r4623, %lhs, %rhs;
	}
	add.s32 	%r4624, %r4595, %r4623;
	xor.b32  	%r4625, %r4606, %r4607;
	xor.b32  	%r4626, %r4625, %r4619;
	add.s32 	%r4627, %r4624, %r4626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4618, 5;
	shr.b32 	%rhs, %r4618, 27;
	add.u32 	%r4628, %lhs, %rhs;
	}
	add.s32 	%r4629, %r4627, %r4628;
	add.s32 	%r4630, %r4629, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4606, 30;
	shr.b32 	%rhs, %r4606, 2;
	add.u32 	%r4631, %lhs, %rhs;
	}
	xor.b32  	%r4632, %r4447, %r4419;
	xor.b32  	%r4633, %r4632, %r4531;
	xor.b32  	%r4634, %r4633, %r4599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4634, 1;
	shr.b32 	%rhs, %r4634, 31;
	add.u32 	%r4635, %lhs, %rhs;
	}
	add.s32 	%r4636, %r4607, %r4635;
	xor.b32  	%r4637, %r4618, %r4619;
	xor.b32  	%r4638, %r4637, %r4631;
	add.s32 	%r4639, %r4636, %r4638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4630, 5;
	shr.b32 	%rhs, %r4630, 27;
	add.u32 	%r4640, %lhs, %rhs;
	}
	add.s32 	%r4641, %r4639, %r4640;
	add.s32 	%r4642, %r4641, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4618, 30;
	shr.b32 	%rhs, %r4618, 2;
	add.u32 	%r4643, %lhs, %rhs;
	}
	xor.b32  	%r4644, %r4461, %r4433;
	xor.b32  	%r4645, %r4644, %r4545;
	xor.b32  	%r4646, %r4645, %r4611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4646, 1;
	shr.b32 	%rhs, %r4646, 31;
	add.u32 	%r4647, %lhs, %rhs;
	}
	add.s32 	%r4648, %r4619, %r4647;
	xor.b32  	%r4649, %r4630, %r4631;
	xor.b32  	%r4650, %r4649, %r4643;
	add.s32 	%r4651, %r4648, %r4650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4642, 5;
	shr.b32 	%rhs, %r4642, 27;
	add.u32 	%r4652, %lhs, %rhs;
	}
	add.s32 	%r4653, %r4651, %r4652;
	add.s32 	%r4654, %r4653, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4630, 30;
	shr.b32 	%rhs, %r4630, 2;
	add.u32 	%r4655, %lhs, %rhs;
	}
	xor.b32  	%r4656, %r4475, %r4447;
	xor.b32  	%r4657, %r4656, %r4559;
	xor.b32  	%r4658, %r4657, %r4623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4658, 1;
	shr.b32 	%rhs, %r4658, 31;
	add.u32 	%r4659, %lhs, %rhs;
	}
	add.s32 	%r4660, %r4631, %r4659;
	xor.b32  	%r4661, %r4642, %r4643;
	xor.b32  	%r4662, %r4661, %r4655;
	add.s32 	%r4663, %r4660, %r4662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 5;
	shr.b32 	%rhs, %r4654, 27;
	add.u32 	%r4664, %lhs, %rhs;
	}
	add.s32 	%r4665, %r4663, %r4664;
	add.s32 	%r4666, %r4665, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4642, 30;
	shr.b32 	%rhs, %r4642, 2;
	add.u32 	%r4667, %lhs, %rhs;
	}
	xor.b32  	%r4668, %r4489, %r4461;
	xor.b32  	%r4669, %r4668, %r4573;
	xor.b32  	%r4670, %r4669, %r4635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4670, 1;
	shr.b32 	%rhs, %r4670, 31;
	add.u32 	%r4671, %lhs, %rhs;
	}
	add.s32 	%r4672, %r4643, %r4671;
	xor.b32  	%r4673, %r4654, %r4655;
	xor.b32  	%r4674, %r4673, %r4667;
	add.s32 	%r4675, %r4672, %r4674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4666, 5;
	shr.b32 	%rhs, %r4666, 27;
	add.u32 	%r4676, %lhs, %rhs;
	}
	add.s32 	%r4677, %r4675, %r4676;
	add.s32 	%r4678, %r4677, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 30;
	shr.b32 	%rhs, %r4654, 2;
	add.u32 	%r4679, %lhs, %rhs;
	}
	xor.b32  	%r4680, %r4503, %r4475;
	xor.b32  	%r4681, %r4680, %r4587;
	xor.b32  	%r4682, %r4681, %r4647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4682, 1;
	shr.b32 	%rhs, %r4682, 31;
	add.u32 	%r4683, %lhs, %rhs;
	}
	add.s32 	%r4684, %r4655, %r4683;
	xor.b32  	%r4685, %r4666, %r4667;
	xor.b32  	%r4686, %r4685, %r4679;
	add.s32 	%r4687, %r4684, %r4686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4678, 5;
	shr.b32 	%rhs, %r4678, 27;
	add.u32 	%r4688, %lhs, %rhs;
	}
	add.s32 	%r4689, %r4687, %r4688;
	add.s32 	%r4690, %r4689, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4666, 30;
	shr.b32 	%rhs, %r4666, 2;
	add.u32 	%r4691, %lhs, %rhs;
	}
	xor.b32  	%r4692, %r4517, %r4489;
	xor.b32  	%r4693, %r4692, %r4599;
	xor.b32  	%r4694, %r4693, %r4659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4694, 1;
	shr.b32 	%rhs, %r4694, 31;
	add.u32 	%r4695, %lhs, %rhs;
	}
	add.s32 	%r4696, %r4667, %r4695;
	xor.b32  	%r4697, %r4678, %r4679;
	xor.b32  	%r4698, %r4697, %r4691;
	add.s32 	%r4699, %r4696, %r4698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4690, 5;
	shr.b32 	%rhs, %r4690, 27;
	add.u32 	%r4700, %lhs, %rhs;
	}
	add.s32 	%r4701, %r4699, %r4700;
	add.s32 	%r4702, %r4701, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4678, 30;
	shr.b32 	%rhs, %r4678, 2;
	add.u32 	%r4703, %lhs, %rhs;
	}
	xor.b32  	%r4704, %r4531, %r4503;
	xor.b32  	%r4705, %r4704, %r4611;
	xor.b32  	%r4706, %r4705, %r4671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4706, 1;
	shr.b32 	%rhs, %r4706, 31;
	add.u32 	%r4707, %lhs, %rhs;
	}
	add.s32 	%r4708, %r4679, %r4707;
	xor.b32  	%r4709, %r4690, %r4691;
	xor.b32  	%r4710, %r4709, %r4703;
	add.s32 	%r4711, %r4708, %r4710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4702, 5;
	shr.b32 	%rhs, %r4702, 27;
	add.u32 	%r4712, %lhs, %rhs;
	}
	add.s32 	%r4713, %r4711, %r4712;
	add.s32 	%r4714, %r4713, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4690, 30;
	shr.b32 	%rhs, %r4690, 2;
	add.u32 	%r4715, %lhs, %rhs;
	}
	xor.b32  	%r4716, %r4545, %r4517;
	xor.b32  	%r4717, %r4716, %r4623;
	xor.b32  	%r4718, %r4717, %r4683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4718, 1;
	shr.b32 	%rhs, %r4718, 31;
	add.u32 	%r4719, %lhs, %rhs;
	}
	add.s32 	%r4720, %r4691, %r4719;
	xor.b32  	%r4721, %r4702, %r4703;
	xor.b32  	%r4722, %r4721, %r4715;
	add.s32 	%r4723, %r4720, %r4722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 5;
	shr.b32 	%rhs, %r4714, 27;
	add.u32 	%r4724, %lhs, %rhs;
	}
	add.s32 	%r4725, %r4723, %r4724;
	add.s32 	%r4726, %r4725, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4702, 30;
	shr.b32 	%rhs, %r4702, 2;
	add.u32 	%r4727, %lhs, %rhs;
	}
	xor.b32  	%r4728, %r4559, %r4531;
	xor.b32  	%r4729, %r4728, %r4635;
	xor.b32  	%r4730, %r4729, %r4695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4730, 1;
	shr.b32 	%rhs, %r4730, 31;
	add.u32 	%r4731, %lhs, %rhs;
	}
	add.s32 	%r4732, %r4703, %r4731;
	xor.b32  	%r4733, %r4714, %r4715;
	xor.b32  	%r4734, %r4733, %r4727;
	add.s32 	%r4735, %r4732, %r4734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4726, 5;
	shr.b32 	%rhs, %r4726, 27;
	add.u32 	%r4736, %lhs, %rhs;
	}
	add.s32 	%r4737, %r4735, %r4736;
	add.s32 	%r4738, %r4737, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 30;
	shr.b32 	%rhs, %r4714, 2;
	add.u32 	%r4739, %lhs, %rhs;
	}
	xor.b32  	%r4740, %r4573, %r4545;
	xor.b32  	%r4741, %r4740, %r4647;
	xor.b32  	%r4742, %r4741, %r4707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4742, 1;
	shr.b32 	%rhs, %r4742, 31;
	add.u32 	%r4743, %lhs, %rhs;
	}
	add.s32 	%r4744, %r4715, %r4743;
	xor.b32  	%r4745, %r4726, %r4727;
	xor.b32  	%r4746, %r4745, %r4739;
	add.s32 	%r4747, %r4744, %r4746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4738, 5;
	shr.b32 	%rhs, %r4738, 27;
	add.u32 	%r4748, %lhs, %rhs;
	}
	add.s32 	%r4749, %r4747, %r4748;
	add.s32 	%r4750, %r4749, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4726, 30;
	shr.b32 	%rhs, %r4726, 2;
	add.u32 	%r4751, %lhs, %rhs;
	}
	xor.b32  	%r4752, %r4587, %r4559;
	xor.b32  	%r4753, %r4752, %r4659;
	xor.b32  	%r4754, %r4753, %r4719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4754, 1;
	shr.b32 	%rhs, %r4754, 31;
	add.u32 	%r4755, %lhs, %rhs;
	}
	add.s32 	%r4756, %r4727, %r4755;
	xor.b32  	%r4757, %r4738, %r4739;
	xor.b32  	%r4758, %r4757, %r4751;
	add.s32 	%r4759, %r4756, %r4758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4750, 5;
	shr.b32 	%rhs, %r4750, 27;
	add.u32 	%r4760, %lhs, %rhs;
	}
	add.s32 	%r4761, %r4759, %r4760;
	add.s32 	%r4762, %r4761, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4738, 30;
	shr.b32 	%rhs, %r4738, 2;
	add.u32 	%r4763, %lhs, %rhs;
	}
	xor.b32  	%r4764, %r4599, %r4573;
	xor.b32  	%r4765, %r4764, %r4671;
	xor.b32  	%r4766, %r4765, %r4731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4766, 1;
	shr.b32 	%rhs, %r4766, 31;
	add.u32 	%r4767, %lhs, %rhs;
	}
	add.s32 	%r4768, %r4739, %r4767;
	xor.b32  	%r4769, %r4750, %r4751;
	xor.b32  	%r4770, %r4769, %r4763;
	add.s32 	%r4771, %r4768, %r4770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4762, 5;
	shr.b32 	%rhs, %r4762, 27;
	add.u32 	%r4772, %lhs, %rhs;
	}
	add.s32 	%r4773, %r4771, %r4772;
	add.s32 	%r4774, %r4773, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4750, 30;
	shr.b32 	%rhs, %r4750, 2;
	add.u32 	%r4775, %lhs, %rhs;
	}
	xor.b32  	%r4776, %r4611, %r4587;
	xor.b32  	%r4777, %r4776, %r4683;
	xor.b32  	%r4778, %r4777, %r4743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4778, 1;
	shr.b32 	%rhs, %r4778, 31;
	add.u32 	%r4779, %lhs, %rhs;
	}
	add.s32 	%r4780, %r4751, %r4779;
	xor.b32  	%r4781, %r4762, %r4763;
	xor.b32  	%r4782, %r4781, %r4775;
	add.s32 	%r4783, %r4780, %r4782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4774, 5;
	shr.b32 	%rhs, %r4774, 27;
	add.u32 	%r4784, %lhs, %rhs;
	}
	add.s32 	%r4785, %r4783, %r4784;
	add.s32 	%r4786, %r4785, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4762, 30;
	shr.b32 	%rhs, %r4762, 2;
	add.u32 	%r4787, %lhs, %rhs;
	}
	xor.b32  	%r4788, %r4623, %r4599;
	xor.b32  	%r4789, %r4788, %r4695;
	xor.b32  	%r4790, %r4789, %r4755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4790, 1;
	shr.b32 	%rhs, %r4790, 31;
	add.u32 	%r4791, %lhs, %rhs;
	}
	add.s32 	%r4792, %r4763, %r4791;
	xor.b32  	%r4793, %r4774, %r4775;
	xor.b32  	%r4794, %r4793, %r4787;
	add.s32 	%r4795, %r4792, %r4794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4786, 5;
	shr.b32 	%rhs, %r4786, 27;
	add.u32 	%r4796, %lhs, %rhs;
	}
	add.s32 	%r4797, %r4795, %r4796;
	add.s32 	%r4798, %r4797, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4774, 30;
	shr.b32 	%rhs, %r4774, 2;
	add.u32 	%r4799, %lhs, %rhs;
	}
	xor.b32  	%r4800, %r4635, %r4611;
	xor.b32  	%r4801, %r4800, %r4707;
	xor.b32  	%r4802, %r4801, %r4767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4802, 1;
	shr.b32 	%rhs, %r4802, 31;
	add.u32 	%r4803, %lhs, %rhs;
	}
	add.s32 	%r4804, %r4775, %r4803;
	xor.b32  	%r4805, %r4786, %r4787;
	xor.b32  	%r4806, %r4805, %r4799;
	add.s32 	%r4807, %r4804, %r4806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4798, 5;
	shr.b32 	%rhs, %r4798, 27;
	add.u32 	%r4808, %lhs, %rhs;
	}
	add.s32 	%r4809, %r4807, %r4808;
	add.s32 	%r4810, %r4809, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4786, 30;
	shr.b32 	%rhs, %r4786, 2;
	add.u32 	%r4811, %lhs, %rhs;
	}
	xor.b32  	%r4812, %r4647, %r4623;
	xor.b32  	%r4813, %r4812, %r4719;
	xor.b32  	%r4814, %r4813, %r4779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4814, 1;
	shr.b32 	%rhs, %r4814, 31;
	add.u32 	%r4815, %lhs, %rhs;
	}
	xor.b32  	%r4816, %r4798, %r4799;
	xor.b32  	%r4817, %r4816, %r4811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4810, 5;
	shr.b32 	%rhs, %r4810, 27;
	add.u32 	%r4818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4798, 30;
	shr.b32 	%rhs, %r4798, 2;
	add.u32 	%r4819, %lhs, %rhs;
	}
	add.s32 	%r4820, %r56, %r4787;
	add.s32 	%r4821, %r4820, %r4815;
	add.s32 	%r4822, %r4821, %r4817;
	add.s32 	%r4823, %r4822, %r4818;
	add.s32 	%r15300, %r4823, -899497514;
	add.s32 	%r15299, %r4810, %r55;
	add.s32 	%r15298, %r4819, %r54;
	add.s32 	%r15297, %r4811, %r53;
	add.s32 	%r15296, %r4799, %r52;

BB6_14:
	add.u64 	%rd32, %SP, 176;
	cvta.to.local.u64 	%rd5, %rd32;
	st.local.u32 	[%rd5], %r15300;
	st.local.u32 	[%rd5+4], %r15299;
	st.local.u32 	[%rd5+8], %r15298;
	st.local.u32 	[%rd5+12], %r15297;
	add.u64 	%rd33, %SP, 192;
	cvta.to.local.u64 	%rd6, %rd33;
	st.local.u32 	[%rd6], %r15296;
	st.local.u32 	[%rd6+4], %r15301;
	st.local.u32 	[%rd6+8], %r15301;
	st.local.u32 	[%rd6+12], %r15301;
	add.u64 	%rd34, %SP, 208;
	cvta.to.local.u64 	%rd7, %rd34;
	st.local.u32 	[%rd7], %r15301;
	st.local.u32 	[%rd7+4], %r15301;
	st.local.u32 	[%rd7+8], %r15301;
	st.local.u32 	[%rd7+12], %r15301;
	add.u64 	%rd35, %SP, 224;
	cvta.to.local.u64 	%rd8, %rd35;
	mov.u64 	%rd36, 0;
	st.local.u32 	[%rd8+4], %rd36;
	st.local.u32 	[%rd8], %rd36;
	st.local.u32 	[%rd8+12], %rd36;
	st.local.u32 	[%rd8+8], %rd36;
	add.u64 	%rd37, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd32;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd33;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd34;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd35;
	call.uni 
	sha1_hmac_init_64, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1
	ld.global.u32 	%r163, [%rd2+132];
	add.s32 	%r164, %r163, -64;
	cvta.to.local.u64 	%rd10, %rd37;
	mul.lo.s64 	%rd38, %rd1, 672;
	add.s64 	%rd39, %rd14, %rd38;
	mov.u32 	%r15302, %r15301;
	bra.uni 	BB6_15;

BB6_161:
	ld.local.u32 	%r14231, [%rd10+20];
	or.b32  	%r14232, %r14231, %r167;
	ld.local.u32 	%r14233, [%rd10+24];
	or.b32  	%r14234, %r14233, %r168;
	ld.local.u32 	%r14235, [%rd10+28];
	or.b32  	%r14236, %r14235, %r169;
	ld.local.u32 	%r14237, [%rd10+32];
	or.b32  	%r14238, %r14237, %r15370;
	ld.local.u32 	%r14239, [%rd10+36];
	or.b32  	%r14240, %r14239, %r171;
	ld.local.u32 	%r14241, [%rd10+40];
	or.b32  	%r14242, %r14241, %r172;
	ld.local.u32 	%r14243, [%rd10+44];
	or.b32  	%r14244, %r14243, %r173;
	ld.local.u32 	%r14245, [%rd10+48];
	or.b32  	%r14246, %r14245, %r174;
	ld.local.u32 	%r14247, [%rd10+52];
	or.b32  	%r14248, %r14247, %r175;
	ld.local.u32 	%r14249, [%rd10+56];
	or.b32  	%r14250, %r14249, %r176;
	ld.local.u32 	%r14251, [%rd10+60];
	or.b32  	%r14252, %r14251, %r177;
	ld.local.u32 	%r14253, [%rd10+64];
	or.b32  	%r14254, %r14253, %r178;
	ld.local.u32 	%r14255, [%rd10+68];
	or.b32  	%r14256, %r14255, %r179;
	ld.local.u32 	%r14257, [%rd10+72];
	or.b32  	%r14258, %r14257, %r180;
	ld.local.u32 	%r14259, [%rd10+76];
	or.b32  	%r14260, %r14259, %r181;
	ld.local.u32 	%r14261, [%rd10+80];
	or.b32  	%r14262, %r14261, %r182;
	ld.local.u32 	%r14263, [%rd10+12];
	ld.local.u32 	%r14264, [%rd10+8];
	xor.b32  	%r14265, %r14263, %r14264;
	ld.local.u32 	%r14266, [%rd10+4];
	and.b32  	%r14267, %r14265, %r14266;
	xor.b32  	%r14268, %r14267, %r14263;
	ld.local.u32 	%r14269, [%rd10];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14269, 5;
	shr.b32 	%rhs, %r14269, 27;
	add.u32 	%r14270, %lhs, %rhs;
	}
	ld.local.u32 	%r14271, [%rd10+16];
	add.s32 	%r14272, %r14232, %r14271;
	add.s32 	%r14273, %r14272, %r14270;
	add.s32 	%r14274, %r14273, %r14268;
	add.s32 	%r14275, %r14274, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14266, 30;
	shr.b32 	%rhs, %r14266, 2;
	add.u32 	%r14276, %lhs, %rhs;
	}
	xor.b32  	%r14277, %r14276, %r14264;
	and.b32  	%r14278, %r14277, %r14269;
	xor.b32  	%r14279, %r14278, %r14264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14275, 5;
	shr.b32 	%rhs, %r14275, 27;
	add.u32 	%r14280, %lhs, %rhs;
	}
	add.s32 	%r14281, %r14234, %r14263;
	add.s32 	%r14282, %r14281, %r14280;
	add.s32 	%r14283, %r14282, %r14279;
	add.s32 	%r14284, %r14283, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14269, 30;
	shr.b32 	%rhs, %r14269, 2;
	add.u32 	%r14285, %lhs, %rhs;
	}
	xor.b32  	%r14286, %r14285, %r14276;
	and.b32  	%r14287, %r14286, %r14275;
	xor.b32  	%r14288, %r14287, %r14276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14284, 5;
	shr.b32 	%rhs, %r14284, 27;
	add.u32 	%r14289, %lhs, %rhs;
	}
	add.s32 	%r14290, %r14236, %r14264;
	add.s32 	%r14291, %r14290, %r14289;
	add.s32 	%r14292, %r14291, %r14288;
	add.s32 	%r14293, %r14292, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14275, 30;
	shr.b32 	%rhs, %r14275, 2;
	add.u32 	%r14294, %lhs, %rhs;
	}
	xor.b32  	%r14295, %r14294, %r14285;
	and.b32  	%r14296, %r14295, %r14284;
	xor.b32  	%r14297, %r14296, %r14285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14293, 5;
	shr.b32 	%rhs, %r14293, 27;
	add.u32 	%r14298, %lhs, %rhs;
	}
	add.s32 	%r14299, %r14238, %r14276;
	add.s32 	%r14300, %r14299, %r14298;
	add.s32 	%r14301, %r14300, %r14297;
	add.s32 	%r14302, %r14301, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14284, 30;
	shr.b32 	%rhs, %r14284, 2;
	add.u32 	%r14303, %lhs, %rhs;
	}
	xor.b32  	%r14304, %r14303, %r14294;
	and.b32  	%r14305, %r14304, %r14293;
	xor.b32  	%r14306, %r14305, %r14294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14302, 5;
	shr.b32 	%rhs, %r14302, 27;
	add.u32 	%r14307, %lhs, %rhs;
	}
	add.s32 	%r14308, %r14240, %r14285;
	add.s32 	%r14309, %r14308, %r14307;
	add.s32 	%r14310, %r14309, %r14306;
	add.s32 	%r14311, %r14310, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14293, 30;
	shr.b32 	%rhs, %r14293, 2;
	add.u32 	%r14312, %lhs, %rhs;
	}
	xor.b32  	%r14313, %r14312, %r14303;
	and.b32  	%r14314, %r14313, %r14302;
	xor.b32  	%r14315, %r14314, %r14303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14311, 5;
	shr.b32 	%rhs, %r14311, 27;
	add.u32 	%r14316, %lhs, %rhs;
	}
	add.s32 	%r14317, %r14242, %r14294;
	add.s32 	%r14318, %r14317, %r14316;
	add.s32 	%r14319, %r14318, %r14315;
	add.s32 	%r14320, %r14319, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14302, 30;
	shr.b32 	%rhs, %r14302, 2;
	add.u32 	%r14321, %lhs, %rhs;
	}
	xor.b32  	%r14322, %r14321, %r14312;
	and.b32  	%r14323, %r14322, %r14311;
	xor.b32  	%r14324, %r14323, %r14312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14320, 5;
	shr.b32 	%rhs, %r14320, 27;
	add.u32 	%r14325, %lhs, %rhs;
	}
	add.s32 	%r14326, %r14244, %r14303;
	add.s32 	%r14327, %r14326, %r14325;
	add.s32 	%r14328, %r14327, %r14324;
	add.s32 	%r14329, %r14328, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14311, 30;
	shr.b32 	%rhs, %r14311, 2;
	add.u32 	%r14330, %lhs, %rhs;
	}
	xor.b32  	%r14331, %r14330, %r14321;
	and.b32  	%r14332, %r14331, %r14320;
	xor.b32  	%r14333, %r14332, %r14321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14329, 5;
	shr.b32 	%rhs, %r14329, 27;
	add.u32 	%r14334, %lhs, %rhs;
	}
	add.s32 	%r14335, %r14246, %r14312;
	add.s32 	%r14336, %r14335, %r14334;
	add.s32 	%r14337, %r14336, %r14333;
	add.s32 	%r14338, %r14337, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14320, 30;
	shr.b32 	%rhs, %r14320, 2;
	add.u32 	%r14339, %lhs, %rhs;
	}
	xor.b32  	%r14340, %r14339, %r14330;
	and.b32  	%r14341, %r14340, %r14329;
	xor.b32  	%r14342, %r14341, %r14330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14338, 5;
	shr.b32 	%rhs, %r14338, 27;
	add.u32 	%r14343, %lhs, %rhs;
	}
	add.s32 	%r14344, %r14248, %r14321;
	add.s32 	%r14345, %r14344, %r14343;
	add.s32 	%r14346, %r14345, %r14342;
	add.s32 	%r14347, %r14346, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14329, 30;
	shr.b32 	%rhs, %r14329, 2;
	add.u32 	%r14348, %lhs, %rhs;
	}
	xor.b32  	%r14349, %r14348, %r14339;
	and.b32  	%r14350, %r14349, %r14338;
	xor.b32  	%r14351, %r14350, %r14339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14347, 5;
	shr.b32 	%rhs, %r14347, 27;
	add.u32 	%r14352, %lhs, %rhs;
	}
	add.s32 	%r14353, %r14250, %r14330;
	add.s32 	%r14354, %r14353, %r14352;
	add.s32 	%r14355, %r14354, %r14351;
	add.s32 	%r14356, %r14355, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14338, 30;
	shr.b32 	%rhs, %r14338, 2;
	add.u32 	%r14357, %lhs, %rhs;
	}
	xor.b32  	%r14358, %r14357, %r14348;
	and.b32  	%r14359, %r14358, %r14347;
	xor.b32  	%r14360, %r14359, %r14348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14356, 5;
	shr.b32 	%rhs, %r14356, 27;
	add.u32 	%r14361, %lhs, %rhs;
	}
	add.s32 	%r14362, %r14252, %r14339;
	add.s32 	%r14363, %r14362, %r14361;
	add.s32 	%r14364, %r14363, %r14360;
	add.s32 	%r14365, %r14364, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14347, 30;
	shr.b32 	%rhs, %r14347, 2;
	add.u32 	%r14366, %lhs, %rhs;
	}
	xor.b32  	%r14367, %r14366, %r14357;
	and.b32  	%r14368, %r14367, %r14356;
	xor.b32  	%r14369, %r14368, %r14357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14365, 5;
	shr.b32 	%rhs, %r14365, 27;
	add.u32 	%r14370, %lhs, %rhs;
	}
	add.s32 	%r14371, %r14254, %r14348;
	add.s32 	%r14372, %r14371, %r14370;
	add.s32 	%r14373, %r14372, %r14369;
	add.s32 	%r14374, %r14373, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14356, 30;
	shr.b32 	%rhs, %r14356, 2;
	add.u32 	%r14375, %lhs, %rhs;
	}
	xor.b32  	%r14376, %r14375, %r14366;
	and.b32  	%r14377, %r14376, %r14365;
	xor.b32  	%r14378, %r14377, %r14366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14374, 5;
	shr.b32 	%rhs, %r14374, 27;
	add.u32 	%r14379, %lhs, %rhs;
	}
	add.s32 	%r14380, %r14256, %r14357;
	add.s32 	%r14381, %r14380, %r14379;
	add.s32 	%r14382, %r14381, %r14378;
	add.s32 	%r14383, %r14382, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14365, 30;
	shr.b32 	%rhs, %r14365, 2;
	add.u32 	%r14384, %lhs, %rhs;
	}
	xor.b32  	%r14385, %r14384, %r14375;
	and.b32  	%r14386, %r14385, %r14374;
	xor.b32  	%r14387, %r14386, %r14375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14383, 5;
	shr.b32 	%rhs, %r14383, 27;
	add.u32 	%r14388, %lhs, %rhs;
	}
	add.s32 	%r14389, %r14258, %r14366;
	add.s32 	%r14390, %r14389, %r14388;
	add.s32 	%r14391, %r14390, %r14387;
	add.s32 	%r14392, %r14391, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14374, 30;
	shr.b32 	%rhs, %r14374, 2;
	add.u32 	%r14393, %lhs, %rhs;
	}
	xor.b32  	%r14394, %r14393, %r14384;
	and.b32  	%r14395, %r14394, %r14383;
	xor.b32  	%r14396, %r14395, %r14384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14392, 5;
	shr.b32 	%rhs, %r14392, 27;
	add.u32 	%r14397, %lhs, %rhs;
	}
	add.s32 	%r14398, %r14260, %r14375;
	add.s32 	%r14399, %r14398, %r14397;
	add.s32 	%r14400, %r14399, %r14396;
	add.s32 	%r14401, %r14400, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14383, 30;
	shr.b32 	%rhs, %r14383, 2;
	add.u32 	%r14402, %lhs, %rhs;
	}
	xor.b32  	%r14403, %r14402, %r14393;
	and.b32  	%r14404, %r14403, %r14392;
	xor.b32  	%r14405, %r14404, %r14393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14401, 5;
	shr.b32 	%rhs, %r14401, 27;
	add.u32 	%r14406, %lhs, %rhs;
	}
	add.s32 	%r14407, %r14262, %r14384;
	add.s32 	%r14408, %r14407, %r14406;
	add.s32 	%r14409, %r14408, %r14405;
	add.s32 	%r14410, %r14409, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14392, 30;
	shr.b32 	%rhs, %r14392, 2;
	add.u32 	%r14411, %lhs, %rhs;
	}
	xor.b32  	%r14412, %r14236, %r14232;
	xor.b32  	%r14413, %r14412, %r14248;
	xor.b32  	%r14414, %r14413, %r14258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14414, 1;
	shr.b32 	%rhs, %r14414, 31;
	add.u32 	%r14415, %lhs, %rhs;
	}
	add.s32 	%r14416, %r14393, %r14415;
	xor.b32  	%r14417, %r14411, %r14402;
	and.b32  	%r14418, %r14417, %r14401;
	xor.b32  	%r14419, %r14418, %r14402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14410, 5;
	shr.b32 	%rhs, %r14410, 27;
	add.u32 	%r14420, %lhs, %rhs;
	}
	add.s32 	%r14421, %r14416, %r14420;
	add.s32 	%r14422, %r14421, %r14419;
	add.s32 	%r14423, %r14422, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14401, 30;
	shr.b32 	%rhs, %r14401, 2;
	add.u32 	%r14424, %lhs, %rhs;
	}
	xor.b32  	%r14425, %r14238, %r14234;
	xor.b32  	%r14426, %r14425, %r14250;
	xor.b32  	%r14427, %r14426, %r14260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14427, 1;
	shr.b32 	%rhs, %r14427, 31;
	add.u32 	%r14428, %lhs, %rhs;
	}
	add.s32 	%r14429, %r14402, %r14428;
	xor.b32  	%r14430, %r14424, %r14411;
	and.b32  	%r14431, %r14430, %r14410;
	xor.b32  	%r14432, %r14431, %r14411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14423, 5;
	shr.b32 	%rhs, %r14423, 27;
	add.u32 	%r14433, %lhs, %rhs;
	}
	add.s32 	%r14434, %r14429, %r14433;
	add.s32 	%r14435, %r14434, %r14432;
	add.s32 	%r14436, %r14435, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14410, 30;
	shr.b32 	%rhs, %r14410, 2;
	add.u32 	%r14437, %lhs, %rhs;
	}
	xor.b32  	%r14438, %r14240, %r14236;
	xor.b32  	%r14439, %r14438, %r14252;
	xor.b32  	%r14440, %r14439, %r14262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14440, 1;
	shr.b32 	%rhs, %r14440, 31;
	add.u32 	%r14441, %lhs, %rhs;
	}
	add.s32 	%r14442, %r14411, %r14441;
	xor.b32  	%r14443, %r14437, %r14424;
	and.b32  	%r14444, %r14443, %r14423;
	xor.b32  	%r14445, %r14444, %r14424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14436, 5;
	shr.b32 	%rhs, %r14436, 27;
	add.u32 	%r14446, %lhs, %rhs;
	}
	add.s32 	%r14447, %r14442, %r14446;
	add.s32 	%r14448, %r14447, %r14445;
	add.s32 	%r14449, %r14448, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14423, 30;
	shr.b32 	%rhs, %r14423, 2;
	add.u32 	%r14450, %lhs, %rhs;
	}
	xor.b32  	%r14451, %r14242, %r14238;
	xor.b32  	%r14452, %r14451, %r14254;
	xor.b32  	%r14453, %r14452, %r14415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14453, 1;
	shr.b32 	%rhs, %r14453, 31;
	add.u32 	%r14454, %lhs, %rhs;
	}
	add.s32 	%r14455, %r14424, %r14454;
	xor.b32  	%r14456, %r14450, %r14437;
	and.b32  	%r14457, %r14456, %r14436;
	xor.b32  	%r14458, %r14457, %r14437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14449, 5;
	shr.b32 	%rhs, %r14449, 27;
	add.u32 	%r14459, %lhs, %rhs;
	}
	add.s32 	%r14460, %r14455, %r14459;
	add.s32 	%r14461, %r14460, %r14458;
	add.s32 	%r14462, %r14461, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14436, 30;
	shr.b32 	%rhs, %r14436, 2;
	add.u32 	%r14463, %lhs, %rhs;
	}
	xor.b32  	%r14464, %r14244, %r14240;
	xor.b32  	%r14465, %r14464, %r14256;
	xor.b32  	%r14466, %r14465, %r14428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14466, 1;
	shr.b32 	%rhs, %r14466, 31;
	add.u32 	%r14467, %lhs, %rhs;
	}
	add.s32 	%r14468, %r14437, %r14467;
	xor.b32  	%r14469, %r14449, %r14450;
	xor.b32  	%r14470, %r14469, %r14463;
	add.s32 	%r14471, %r14468, %r14470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14462, 5;
	shr.b32 	%rhs, %r14462, 27;
	add.u32 	%r14472, %lhs, %rhs;
	}
	add.s32 	%r14473, %r14471, %r14472;
	add.s32 	%r14474, %r14473, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14449, 30;
	shr.b32 	%rhs, %r14449, 2;
	add.u32 	%r14475, %lhs, %rhs;
	}
	xor.b32  	%r14476, %r14246, %r14242;
	xor.b32  	%r14477, %r14476, %r14258;
	xor.b32  	%r14478, %r14477, %r14441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14478, 1;
	shr.b32 	%rhs, %r14478, 31;
	add.u32 	%r14479, %lhs, %rhs;
	}
	add.s32 	%r14480, %r14450, %r14479;
	xor.b32  	%r14481, %r14462, %r14463;
	xor.b32  	%r14482, %r14481, %r14475;
	add.s32 	%r14483, %r14480, %r14482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14474, 5;
	shr.b32 	%rhs, %r14474, 27;
	add.u32 	%r14484, %lhs, %rhs;
	}
	add.s32 	%r14485, %r14483, %r14484;
	add.s32 	%r14486, %r14485, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14462, 30;
	shr.b32 	%rhs, %r14462, 2;
	add.u32 	%r14487, %lhs, %rhs;
	}
	xor.b32  	%r14488, %r14248, %r14244;
	xor.b32  	%r14489, %r14488, %r14260;
	xor.b32  	%r14490, %r14489, %r14454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14490, 1;
	shr.b32 	%rhs, %r14490, 31;
	add.u32 	%r14491, %lhs, %rhs;
	}
	add.s32 	%r14492, %r14463, %r14491;
	xor.b32  	%r14493, %r14474, %r14475;
	xor.b32  	%r14494, %r14493, %r14487;
	add.s32 	%r14495, %r14492, %r14494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14486, 5;
	shr.b32 	%rhs, %r14486, 27;
	add.u32 	%r14496, %lhs, %rhs;
	}
	add.s32 	%r14497, %r14495, %r14496;
	add.s32 	%r14498, %r14497, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14474, 30;
	shr.b32 	%rhs, %r14474, 2;
	add.u32 	%r14499, %lhs, %rhs;
	}
	xor.b32  	%r14500, %r14250, %r14246;
	xor.b32  	%r14501, %r14500, %r14262;
	xor.b32  	%r14502, %r14501, %r14467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14502, 1;
	shr.b32 	%rhs, %r14502, 31;
	add.u32 	%r14503, %lhs, %rhs;
	}
	add.s32 	%r14504, %r14475, %r14503;
	xor.b32  	%r14505, %r14486, %r14487;
	xor.b32  	%r14506, %r14505, %r14499;
	add.s32 	%r14507, %r14504, %r14506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14498, 5;
	shr.b32 	%rhs, %r14498, 27;
	add.u32 	%r14508, %lhs, %rhs;
	}
	add.s32 	%r14509, %r14507, %r14508;
	add.s32 	%r14510, %r14509, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14486, 30;
	shr.b32 	%rhs, %r14486, 2;
	add.u32 	%r14511, %lhs, %rhs;
	}
	xor.b32  	%r14512, %r14252, %r14248;
	xor.b32  	%r14513, %r14512, %r14415;
	xor.b32  	%r14514, %r14513, %r14479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14514, 1;
	shr.b32 	%rhs, %r14514, 31;
	add.u32 	%r14515, %lhs, %rhs;
	}
	add.s32 	%r14516, %r14487, %r14515;
	xor.b32  	%r14517, %r14498, %r14499;
	xor.b32  	%r14518, %r14517, %r14511;
	add.s32 	%r14519, %r14516, %r14518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14510, 5;
	shr.b32 	%rhs, %r14510, 27;
	add.u32 	%r14520, %lhs, %rhs;
	}
	add.s32 	%r14521, %r14519, %r14520;
	add.s32 	%r14522, %r14521, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14498, 30;
	shr.b32 	%rhs, %r14498, 2;
	add.u32 	%r14523, %lhs, %rhs;
	}
	xor.b32  	%r14524, %r14254, %r14250;
	xor.b32  	%r14525, %r14524, %r14428;
	xor.b32  	%r14526, %r14525, %r14491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14526, 1;
	shr.b32 	%rhs, %r14526, 31;
	add.u32 	%r14527, %lhs, %rhs;
	}
	add.s32 	%r14528, %r14499, %r14527;
	xor.b32  	%r14529, %r14510, %r14511;
	xor.b32  	%r14530, %r14529, %r14523;
	add.s32 	%r14531, %r14528, %r14530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14522, 5;
	shr.b32 	%rhs, %r14522, 27;
	add.u32 	%r14532, %lhs, %rhs;
	}
	add.s32 	%r14533, %r14531, %r14532;
	add.s32 	%r14534, %r14533, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14510, 30;
	shr.b32 	%rhs, %r14510, 2;
	add.u32 	%r14535, %lhs, %rhs;
	}
	xor.b32  	%r14536, %r14256, %r14252;
	xor.b32  	%r14537, %r14536, %r14441;
	xor.b32  	%r14538, %r14537, %r14503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14538, 1;
	shr.b32 	%rhs, %r14538, 31;
	add.u32 	%r14539, %lhs, %rhs;
	}
	add.s32 	%r14540, %r14511, %r14539;
	xor.b32  	%r14541, %r14522, %r14523;
	xor.b32  	%r14542, %r14541, %r14535;
	add.s32 	%r14543, %r14540, %r14542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14534, 5;
	shr.b32 	%rhs, %r14534, 27;
	add.u32 	%r14544, %lhs, %rhs;
	}
	add.s32 	%r14545, %r14543, %r14544;
	add.s32 	%r14546, %r14545, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14522, 30;
	shr.b32 	%rhs, %r14522, 2;
	add.u32 	%r14547, %lhs, %rhs;
	}
	xor.b32  	%r14548, %r14258, %r14254;
	xor.b32  	%r14549, %r14548, %r14454;
	xor.b32  	%r14550, %r14549, %r14515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14550, 1;
	shr.b32 	%rhs, %r14550, 31;
	add.u32 	%r14551, %lhs, %rhs;
	}
	add.s32 	%r14552, %r14523, %r14551;
	xor.b32  	%r14553, %r14534, %r14535;
	xor.b32  	%r14554, %r14553, %r14547;
	add.s32 	%r14555, %r14552, %r14554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14546, 5;
	shr.b32 	%rhs, %r14546, 27;
	add.u32 	%r14556, %lhs, %rhs;
	}
	add.s32 	%r14557, %r14555, %r14556;
	add.s32 	%r14558, %r14557, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14534, 30;
	shr.b32 	%rhs, %r14534, 2;
	add.u32 	%r14559, %lhs, %rhs;
	}
	xor.b32  	%r14560, %r14260, %r14256;
	xor.b32  	%r14561, %r14560, %r14467;
	xor.b32  	%r14562, %r14561, %r14527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14562, 1;
	shr.b32 	%rhs, %r14562, 31;
	add.u32 	%r14563, %lhs, %rhs;
	}
	add.s32 	%r14564, %r14535, %r14563;
	xor.b32  	%r14565, %r14546, %r14547;
	xor.b32  	%r14566, %r14565, %r14559;
	add.s32 	%r14567, %r14564, %r14566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14558, 5;
	shr.b32 	%rhs, %r14558, 27;
	add.u32 	%r14568, %lhs, %rhs;
	}
	add.s32 	%r14569, %r14567, %r14568;
	add.s32 	%r14570, %r14569, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14546, 30;
	shr.b32 	%rhs, %r14546, 2;
	add.u32 	%r14571, %lhs, %rhs;
	}
	xor.b32  	%r14572, %r14262, %r14258;
	xor.b32  	%r14573, %r14572, %r14479;
	xor.b32  	%r14574, %r14573, %r14539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14574, 1;
	shr.b32 	%rhs, %r14574, 31;
	add.u32 	%r14575, %lhs, %rhs;
	}
	add.s32 	%r14576, %r14547, %r14575;
	xor.b32  	%r14577, %r14558, %r14559;
	xor.b32  	%r14578, %r14577, %r14571;
	add.s32 	%r14579, %r14576, %r14578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14570, 5;
	shr.b32 	%rhs, %r14570, 27;
	add.u32 	%r14580, %lhs, %rhs;
	}
	add.s32 	%r14581, %r14579, %r14580;
	add.s32 	%r14582, %r14581, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14558, 30;
	shr.b32 	%rhs, %r14558, 2;
	add.u32 	%r14583, %lhs, %rhs;
	}
	xor.b32  	%r14584, %r14415, %r14260;
	xor.b32  	%r14585, %r14584, %r14491;
	xor.b32  	%r14586, %r14585, %r14551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14586, 1;
	shr.b32 	%rhs, %r14586, 31;
	add.u32 	%r14587, %lhs, %rhs;
	}
	add.s32 	%r14588, %r14559, %r14587;
	xor.b32  	%r14589, %r14570, %r14571;
	xor.b32  	%r14590, %r14589, %r14583;
	add.s32 	%r14591, %r14588, %r14590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14582, 5;
	shr.b32 	%rhs, %r14582, 27;
	add.u32 	%r14592, %lhs, %rhs;
	}
	add.s32 	%r14593, %r14591, %r14592;
	add.s32 	%r14594, %r14593, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14570, 30;
	shr.b32 	%rhs, %r14570, 2;
	add.u32 	%r14595, %lhs, %rhs;
	}
	xor.b32  	%r14596, %r14428, %r14262;
	xor.b32  	%r14597, %r14596, %r14503;
	xor.b32  	%r14598, %r14597, %r14563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14598, 1;
	shr.b32 	%rhs, %r14598, 31;
	add.u32 	%r14599, %lhs, %rhs;
	}
	add.s32 	%r14600, %r14571, %r14599;
	xor.b32  	%r14601, %r14582, %r14583;
	xor.b32  	%r14602, %r14601, %r14595;
	add.s32 	%r14603, %r14600, %r14602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14594, 5;
	shr.b32 	%rhs, %r14594, 27;
	add.u32 	%r14604, %lhs, %rhs;
	}
	add.s32 	%r14605, %r14603, %r14604;
	add.s32 	%r14606, %r14605, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14582, 30;
	shr.b32 	%rhs, %r14582, 2;
	add.u32 	%r14607, %lhs, %rhs;
	}
	xor.b32  	%r14608, %r14441, %r14415;
	xor.b32  	%r14609, %r14608, %r14515;
	xor.b32  	%r14610, %r14609, %r14575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14610, 1;
	shr.b32 	%rhs, %r14610, 31;
	add.u32 	%r14611, %lhs, %rhs;
	}
	add.s32 	%r14612, %r14583, %r14611;
	xor.b32  	%r14613, %r14594, %r14595;
	xor.b32  	%r14614, %r14613, %r14607;
	add.s32 	%r14615, %r14612, %r14614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14606, 5;
	shr.b32 	%rhs, %r14606, 27;
	add.u32 	%r14616, %lhs, %rhs;
	}
	add.s32 	%r14617, %r14615, %r14616;
	add.s32 	%r14618, %r14617, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14594, 30;
	shr.b32 	%rhs, %r14594, 2;
	add.u32 	%r14619, %lhs, %rhs;
	}
	xor.b32  	%r14620, %r14454, %r14428;
	xor.b32  	%r14621, %r14620, %r14527;
	xor.b32  	%r14622, %r14621, %r14587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14622, 1;
	shr.b32 	%rhs, %r14622, 31;
	add.u32 	%r14623, %lhs, %rhs;
	}
	add.s32 	%r14624, %r14595, %r14623;
	xor.b32  	%r14625, %r14606, %r14607;
	xor.b32  	%r14626, %r14625, %r14619;
	add.s32 	%r14627, %r14624, %r14626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14618, 5;
	shr.b32 	%rhs, %r14618, 27;
	add.u32 	%r14628, %lhs, %rhs;
	}
	add.s32 	%r14629, %r14627, %r14628;
	add.s32 	%r14630, %r14629, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14606, 30;
	shr.b32 	%rhs, %r14606, 2;
	add.u32 	%r14631, %lhs, %rhs;
	}
	xor.b32  	%r14632, %r14467, %r14441;
	xor.b32  	%r14633, %r14632, %r14539;
	xor.b32  	%r14634, %r14633, %r14599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14634, 1;
	shr.b32 	%rhs, %r14634, 31;
	add.u32 	%r14635, %lhs, %rhs;
	}
	add.s32 	%r14636, %r14607, %r14635;
	xor.b32  	%r14637, %r14618, %r14619;
	xor.b32  	%r14638, %r14637, %r14631;
	add.s32 	%r14639, %r14636, %r14638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14630, 5;
	shr.b32 	%rhs, %r14630, 27;
	add.u32 	%r14640, %lhs, %rhs;
	}
	add.s32 	%r14641, %r14639, %r14640;
	add.s32 	%r14642, %r14641, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14618, 30;
	shr.b32 	%rhs, %r14618, 2;
	add.u32 	%r14643, %lhs, %rhs;
	}
	xor.b32  	%r14644, %r14479, %r14454;
	xor.b32  	%r14645, %r14644, %r14551;
	xor.b32  	%r14646, %r14645, %r14611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14646, 1;
	shr.b32 	%rhs, %r14646, 31;
	add.u32 	%r14647, %lhs, %rhs;
	}
	add.s32 	%r14648, %r14619, %r14647;
	xor.b32  	%r14649, %r14630, %r14631;
	xor.b32  	%r14650, %r14649, %r14643;
	add.s32 	%r14651, %r14648, %r14650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14642, 5;
	shr.b32 	%rhs, %r14642, 27;
	add.u32 	%r14652, %lhs, %rhs;
	}
	add.s32 	%r14653, %r14651, %r14652;
	add.s32 	%r14654, %r14653, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14630, 30;
	shr.b32 	%rhs, %r14630, 2;
	add.u32 	%r14655, %lhs, %rhs;
	}
	xor.b32  	%r14656, %r14491, %r14467;
	xor.b32  	%r14657, %r14656, %r14563;
	xor.b32  	%r14658, %r14657, %r14623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14658, 1;
	shr.b32 	%rhs, %r14658, 31;
	add.u32 	%r14659, %lhs, %rhs;
	}
	add.s32 	%r14660, %r14631, %r14659;
	xor.b32  	%r14661, %r14642, %r14643;
	xor.b32  	%r14662, %r14661, %r14655;
	add.s32 	%r14663, %r14660, %r14662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14654, 5;
	shr.b32 	%rhs, %r14654, 27;
	add.u32 	%r14664, %lhs, %rhs;
	}
	add.s32 	%r14665, %r14663, %r14664;
	add.s32 	%r14666, %r14665, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14642, 30;
	shr.b32 	%rhs, %r14642, 2;
	add.u32 	%r14667, %lhs, %rhs;
	}
	xor.b32  	%r14668, %r14503, %r14479;
	xor.b32  	%r14669, %r14668, %r14575;
	xor.b32  	%r14670, %r14669, %r14635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14670, 1;
	shr.b32 	%rhs, %r14670, 31;
	add.u32 	%r14671, %lhs, %rhs;
	}
	add.s32 	%r14672, %r14643, %r14671;
	xor.b32  	%r14673, %r14654, %r14655;
	xor.b32  	%r14674, %r14673, %r14667;
	add.s32 	%r14675, %r14672, %r14674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14666, 5;
	shr.b32 	%rhs, %r14666, 27;
	add.u32 	%r14676, %lhs, %rhs;
	}
	add.s32 	%r14677, %r14675, %r14676;
	add.s32 	%r14678, %r14677, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14654, 30;
	shr.b32 	%rhs, %r14654, 2;
	add.u32 	%r14679, %lhs, %rhs;
	}
	xor.b32  	%r14680, %r14515, %r14491;
	xor.b32  	%r14681, %r14680, %r14587;
	xor.b32  	%r14682, %r14681, %r14647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14682, 1;
	shr.b32 	%rhs, %r14682, 31;
	add.u32 	%r14683, %lhs, %rhs;
	}
	add.s32 	%r14684, %r14655, %r14683;
	xor.b32  	%r14685, %r14666, %r14667;
	xor.b32  	%r14686, %r14685, %r14679;
	add.s32 	%r14687, %r14684, %r14686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14678, 5;
	shr.b32 	%rhs, %r14678, 27;
	add.u32 	%r14688, %lhs, %rhs;
	}
	add.s32 	%r14689, %r14687, %r14688;
	add.s32 	%r14690, %r14689, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14666, 30;
	shr.b32 	%rhs, %r14666, 2;
	add.u32 	%r14691, %lhs, %rhs;
	}
	xor.b32  	%r14692, %r14527, %r14503;
	xor.b32  	%r14693, %r14692, %r14599;
	xor.b32  	%r14694, %r14693, %r14659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14694, 1;
	shr.b32 	%rhs, %r14694, 31;
	add.u32 	%r14695, %lhs, %rhs;
	}
	add.s32 	%r14696, %r14667, %r14695;
	xor.b32  	%r14697, %r14678, %r14679;
	xor.b32  	%r14698, %r14697, %r14691;
	add.s32 	%r14699, %r14696, %r14698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14690, 5;
	shr.b32 	%rhs, %r14690, 27;
	add.u32 	%r14700, %lhs, %rhs;
	}
	add.s32 	%r14701, %r14699, %r14700;
	add.s32 	%r14702, %r14701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14678, 30;
	shr.b32 	%rhs, %r14678, 2;
	add.u32 	%r14703, %lhs, %rhs;
	}
	xor.b32  	%r14704, %r14539, %r14515;
	xor.b32  	%r14705, %r14704, %r14611;
	xor.b32  	%r14706, %r14705, %r14671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14706, 1;
	shr.b32 	%rhs, %r14706, 31;
	add.u32 	%r14707, %lhs, %rhs;
	}
	add.s32 	%r14708, %r14679, %r14707;
	xor.b32  	%r14709, %r14690, %r14691;
	xor.b32  	%r14710, %r14703, %r14690;
	and.b32  	%r14711, %r14710, %r14709;
	xor.b32  	%r14712, %r14711, %r14690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14702, 5;
	shr.b32 	%rhs, %r14702, 27;
	add.u32 	%r14713, %lhs, %rhs;
	}
	add.s32 	%r14714, %r14708, %r14713;
	add.s32 	%r14715, %r14714, %r14712;
	add.s32 	%r14716, %r14715, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14690, 30;
	shr.b32 	%rhs, %r14690, 2;
	add.u32 	%r14717, %lhs, %rhs;
	}
	xor.b32  	%r14718, %r14551, %r14527;
	xor.b32  	%r14719, %r14718, %r14623;
	xor.b32  	%r14720, %r14719, %r14683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14720, 1;
	shr.b32 	%rhs, %r14720, 31;
	add.u32 	%r14721, %lhs, %rhs;
	}
	add.s32 	%r14722, %r14691, %r14721;
	xor.b32  	%r14723, %r14702, %r14703;
	xor.b32  	%r14724, %r14717, %r14702;
	and.b32  	%r14725, %r14724, %r14723;
	xor.b32  	%r14726, %r14725, %r14702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14716, 5;
	shr.b32 	%rhs, %r14716, 27;
	add.u32 	%r14727, %lhs, %rhs;
	}
	add.s32 	%r14728, %r14722, %r14727;
	add.s32 	%r14729, %r14728, %r14726;
	add.s32 	%r14730, %r14729, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14702, 30;
	shr.b32 	%rhs, %r14702, 2;
	add.u32 	%r14731, %lhs, %rhs;
	}
	xor.b32  	%r14732, %r14563, %r14539;
	xor.b32  	%r14733, %r14732, %r14635;
	xor.b32  	%r14734, %r14733, %r14695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14734, 1;
	shr.b32 	%rhs, %r14734, 31;
	add.u32 	%r14735, %lhs, %rhs;
	}
	add.s32 	%r14736, %r14703, %r14735;
	xor.b32  	%r14737, %r14716, %r14717;
	xor.b32  	%r14738, %r14731, %r14716;
	and.b32  	%r14739, %r14738, %r14737;
	xor.b32  	%r14740, %r14739, %r14716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14730, 5;
	shr.b32 	%rhs, %r14730, 27;
	add.u32 	%r14741, %lhs, %rhs;
	}
	add.s32 	%r14742, %r14736, %r14741;
	add.s32 	%r14743, %r14742, %r14740;
	add.s32 	%r14744, %r14743, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14716, 30;
	shr.b32 	%rhs, %r14716, 2;
	add.u32 	%r14745, %lhs, %rhs;
	}
	xor.b32  	%r14746, %r14575, %r14551;
	xor.b32  	%r14747, %r14746, %r14647;
	xor.b32  	%r14748, %r14747, %r14707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14748, 1;
	shr.b32 	%rhs, %r14748, 31;
	add.u32 	%r14749, %lhs, %rhs;
	}
	add.s32 	%r14750, %r14717, %r14749;
	xor.b32  	%r14751, %r14730, %r14731;
	xor.b32  	%r14752, %r14745, %r14730;
	and.b32  	%r14753, %r14752, %r14751;
	xor.b32  	%r14754, %r14753, %r14730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14744, 5;
	shr.b32 	%rhs, %r14744, 27;
	add.u32 	%r14755, %lhs, %rhs;
	}
	add.s32 	%r14756, %r14750, %r14755;
	add.s32 	%r14757, %r14756, %r14754;
	add.s32 	%r14758, %r14757, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14730, 30;
	shr.b32 	%rhs, %r14730, 2;
	add.u32 	%r14759, %lhs, %rhs;
	}
	xor.b32  	%r14760, %r14587, %r14563;
	xor.b32  	%r14761, %r14760, %r14659;
	xor.b32  	%r14762, %r14761, %r14721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14762, 1;
	shr.b32 	%rhs, %r14762, 31;
	add.u32 	%r14763, %lhs, %rhs;
	}
	add.s32 	%r14764, %r14731, %r14763;
	xor.b32  	%r14765, %r14744, %r14745;
	xor.b32  	%r14766, %r14759, %r14744;
	and.b32  	%r14767, %r14766, %r14765;
	xor.b32  	%r14768, %r14767, %r14744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14758, 5;
	shr.b32 	%rhs, %r14758, 27;
	add.u32 	%r14769, %lhs, %rhs;
	}
	add.s32 	%r14770, %r14764, %r14769;
	add.s32 	%r14771, %r14770, %r14768;
	add.s32 	%r14772, %r14771, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14744, 30;
	shr.b32 	%rhs, %r14744, 2;
	add.u32 	%r14773, %lhs, %rhs;
	}
	xor.b32  	%r14774, %r14599, %r14575;
	xor.b32  	%r14775, %r14774, %r14671;
	xor.b32  	%r14776, %r14775, %r14735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14776, 1;
	shr.b32 	%rhs, %r14776, 31;
	add.u32 	%r14777, %lhs, %rhs;
	}
	add.s32 	%r14778, %r14745, %r14777;
	xor.b32  	%r14779, %r14758, %r14759;
	xor.b32  	%r14780, %r14773, %r14758;
	and.b32  	%r14781, %r14780, %r14779;
	xor.b32  	%r14782, %r14781, %r14758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14772, 5;
	shr.b32 	%rhs, %r14772, 27;
	add.u32 	%r14783, %lhs, %rhs;
	}
	add.s32 	%r14784, %r14778, %r14783;
	add.s32 	%r14785, %r14784, %r14782;
	add.s32 	%r14786, %r14785, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14758, 30;
	shr.b32 	%rhs, %r14758, 2;
	add.u32 	%r14787, %lhs, %rhs;
	}
	xor.b32  	%r14788, %r14611, %r14587;
	xor.b32  	%r14789, %r14788, %r14683;
	xor.b32  	%r14790, %r14789, %r14749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14790, 1;
	shr.b32 	%rhs, %r14790, 31;
	add.u32 	%r14791, %lhs, %rhs;
	}
	add.s32 	%r14792, %r14759, %r14791;
	xor.b32  	%r14793, %r14772, %r14773;
	xor.b32  	%r14794, %r14787, %r14772;
	and.b32  	%r14795, %r14794, %r14793;
	xor.b32  	%r14796, %r14795, %r14772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14786, 5;
	shr.b32 	%rhs, %r14786, 27;
	add.u32 	%r14797, %lhs, %rhs;
	}
	add.s32 	%r14798, %r14792, %r14797;
	add.s32 	%r14799, %r14798, %r14796;
	add.s32 	%r14800, %r14799, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14772, 30;
	shr.b32 	%rhs, %r14772, 2;
	add.u32 	%r14801, %lhs, %rhs;
	}
	xor.b32  	%r14802, %r14623, %r14599;
	xor.b32  	%r14803, %r14802, %r14695;
	xor.b32  	%r14804, %r14803, %r14763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14804, 1;
	shr.b32 	%rhs, %r14804, 31;
	add.u32 	%r14805, %lhs, %rhs;
	}
	add.s32 	%r14806, %r14773, %r14805;
	xor.b32  	%r14807, %r14786, %r14787;
	xor.b32  	%r14808, %r14801, %r14786;
	and.b32  	%r14809, %r14808, %r14807;
	xor.b32  	%r14810, %r14809, %r14786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14800, 5;
	shr.b32 	%rhs, %r14800, 27;
	add.u32 	%r14811, %lhs, %rhs;
	}
	add.s32 	%r14812, %r14806, %r14811;
	add.s32 	%r14813, %r14812, %r14810;
	add.s32 	%r14814, %r14813, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14786, 30;
	shr.b32 	%rhs, %r14786, 2;
	add.u32 	%r14815, %lhs, %rhs;
	}
	xor.b32  	%r14816, %r14635, %r14611;
	xor.b32  	%r14817, %r14816, %r14707;
	xor.b32  	%r14818, %r14817, %r14777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14818, 1;
	shr.b32 	%rhs, %r14818, 31;
	add.u32 	%r14819, %lhs, %rhs;
	}
	add.s32 	%r14820, %r14787, %r14819;
	xor.b32  	%r14821, %r14800, %r14801;
	xor.b32  	%r14822, %r14815, %r14800;
	and.b32  	%r14823, %r14822, %r14821;
	xor.b32  	%r14824, %r14823, %r14800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14814, 5;
	shr.b32 	%rhs, %r14814, 27;
	add.u32 	%r14825, %lhs, %rhs;
	}
	add.s32 	%r14826, %r14820, %r14825;
	add.s32 	%r14827, %r14826, %r14824;
	add.s32 	%r14828, %r14827, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14800, 30;
	shr.b32 	%rhs, %r14800, 2;
	add.u32 	%r14829, %lhs, %rhs;
	}
	xor.b32  	%r14830, %r14647, %r14623;
	xor.b32  	%r14831, %r14830, %r14721;
	xor.b32  	%r14832, %r14831, %r14791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14832, 1;
	shr.b32 	%rhs, %r14832, 31;
	add.u32 	%r14833, %lhs, %rhs;
	}
	add.s32 	%r14834, %r14801, %r14833;
	xor.b32  	%r14835, %r14814, %r14815;
	xor.b32  	%r14836, %r14829, %r14814;
	and.b32  	%r14837, %r14836, %r14835;
	xor.b32  	%r14838, %r14837, %r14814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14828, 5;
	shr.b32 	%rhs, %r14828, 27;
	add.u32 	%r14839, %lhs, %rhs;
	}
	add.s32 	%r14840, %r14834, %r14839;
	add.s32 	%r14841, %r14840, %r14838;
	add.s32 	%r14842, %r14841, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14814, 30;
	shr.b32 	%rhs, %r14814, 2;
	add.u32 	%r14843, %lhs, %rhs;
	}
	xor.b32  	%r14844, %r14659, %r14635;
	xor.b32  	%r14845, %r14844, %r14735;
	xor.b32  	%r14846, %r14845, %r14805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14846, 1;
	shr.b32 	%rhs, %r14846, 31;
	add.u32 	%r14847, %lhs, %rhs;
	}
	add.s32 	%r14848, %r14815, %r14847;
	xor.b32  	%r14849, %r14828, %r14829;
	xor.b32  	%r14850, %r14843, %r14828;
	and.b32  	%r14851, %r14850, %r14849;
	xor.b32  	%r14852, %r14851, %r14828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14842, 5;
	shr.b32 	%rhs, %r14842, 27;
	add.u32 	%r14853, %lhs, %rhs;
	}
	add.s32 	%r14854, %r14848, %r14853;
	add.s32 	%r14855, %r14854, %r14852;
	add.s32 	%r14856, %r14855, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14828, 30;
	shr.b32 	%rhs, %r14828, 2;
	add.u32 	%r14857, %lhs, %rhs;
	}
	xor.b32  	%r14858, %r14671, %r14647;
	xor.b32  	%r14859, %r14858, %r14749;
	xor.b32  	%r14860, %r14859, %r14819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14860, 1;
	shr.b32 	%rhs, %r14860, 31;
	add.u32 	%r14861, %lhs, %rhs;
	}
	add.s32 	%r14862, %r14829, %r14861;
	xor.b32  	%r14863, %r14842, %r14843;
	xor.b32  	%r14864, %r14857, %r14842;
	and.b32  	%r14865, %r14864, %r14863;
	xor.b32  	%r14866, %r14865, %r14842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14856, 5;
	shr.b32 	%rhs, %r14856, 27;
	add.u32 	%r14867, %lhs, %rhs;
	}
	add.s32 	%r14868, %r14862, %r14867;
	add.s32 	%r14869, %r14868, %r14866;
	add.s32 	%r14870, %r14869, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14842, 30;
	shr.b32 	%rhs, %r14842, 2;
	add.u32 	%r14871, %lhs, %rhs;
	}
	xor.b32  	%r14872, %r14683, %r14659;
	xor.b32  	%r14873, %r14872, %r14763;
	xor.b32  	%r14874, %r14873, %r14833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14874, 1;
	shr.b32 	%rhs, %r14874, 31;
	add.u32 	%r14875, %lhs, %rhs;
	}
	add.s32 	%r14876, %r14843, %r14875;
	xor.b32  	%r14877, %r14856, %r14857;
	xor.b32  	%r14878, %r14871, %r14856;
	and.b32  	%r14879, %r14878, %r14877;
	xor.b32  	%r14880, %r14879, %r14856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14870, 5;
	shr.b32 	%rhs, %r14870, 27;
	add.u32 	%r14881, %lhs, %rhs;
	}
	add.s32 	%r14882, %r14876, %r14881;
	add.s32 	%r14883, %r14882, %r14880;
	add.s32 	%r14884, %r14883, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14856, 30;
	shr.b32 	%rhs, %r14856, 2;
	add.u32 	%r14885, %lhs, %rhs;
	}
	xor.b32  	%r14886, %r14695, %r14671;
	xor.b32  	%r14887, %r14886, %r14777;
	xor.b32  	%r14888, %r14887, %r14847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14888, 1;
	shr.b32 	%rhs, %r14888, 31;
	add.u32 	%r14889, %lhs, %rhs;
	}
	add.s32 	%r14890, %r14857, %r14889;
	xor.b32  	%r14891, %r14870, %r14871;
	xor.b32  	%r14892, %r14885, %r14870;
	and.b32  	%r14893, %r14892, %r14891;
	xor.b32  	%r14894, %r14893, %r14870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14884, 5;
	shr.b32 	%rhs, %r14884, 27;
	add.u32 	%r14895, %lhs, %rhs;
	}
	add.s32 	%r14896, %r14890, %r14895;
	add.s32 	%r14897, %r14896, %r14894;
	add.s32 	%r14898, %r14897, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14870, 30;
	shr.b32 	%rhs, %r14870, 2;
	add.u32 	%r14899, %lhs, %rhs;
	}
	xor.b32  	%r14900, %r14707, %r14683;
	xor.b32  	%r14901, %r14900, %r14791;
	xor.b32  	%r14902, %r14901, %r14861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14902, 1;
	shr.b32 	%rhs, %r14902, 31;
	add.u32 	%r14903, %lhs, %rhs;
	}
	add.s32 	%r14904, %r14871, %r14903;
	xor.b32  	%r14905, %r14884, %r14885;
	xor.b32  	%r14906, %r14899, %r14884;
	and.b32  	%r14907, %r14906, %r14905;
	xor.b32  	%r14908, %r14907, %r14884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14898, 5;
	shr.b32 	%rhs, %r14898, 27;
	add.u32 	%r14909, %lhs, %rhs;
	}
	add.s32 	%r14910, %r14904, %r14909;
	add.s32 	%r14911, %r14910, %r14908;
	add.s32 	%r14912, %r14911, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14884, 30;
	shr.b32 	%rhs, %r14884, 2;
	add.u32 	%r14913, %lhs, %rhs;
	}
	xor.b32  	%r14914, %r14721, %r14695;
	xor.b32  	%r14915, %r14914, %r14805;
	xor.b32  	%r14916, %r14915, %r14875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14916, 1;
	shr.b32 	%rhs, %r14916, 31;
	add.u32 	%r14917, %lhs, %rhs;
	}
	add.s32 	%r14918, %r14885, %r14917;
	xor.b32  	%r14919, %r14898, %r14899;
	xor.b32  	%r14920, %r14913, %r14898;
	and.b32  	%r14921, %r14920, %r14919;
	xor.b32  	%r14922, %r14921, %r14898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14912, 5;
	shr.b32 	%rhs, %r14912, 27;
	add.u32 	%r14923, %lhs, %rhs;
	}
	add.s32 	%r14924, %r14918, %r14923;
	add.s32 	%r14925, %r14924, %r14922;
	add.s32 	%r14926, %r14925, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14898, 30;
	shr.b32 	%rhs, %r14898, 2;
	add.u32 	%r14927, %lhs, %rhs;
	}
	xor.b32  	%r14928, %r14735, %r14707;
	xor.b32  	%r14929, %r14928, %r14819;
	xor.b32  	%r14930, %r14929, %r14889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14930, 1;
	shr.b32 	%rhs, %r14930, 31;
	add.u32 	%r14931, %lhs, %rhs;
	}
	add.s32 	%r14932, %r14899, %r14931;
	xor.b32  	%r14933, %r14912, %r14913;
	xor.b32  	%r14934, %r14927, %r14912;
	and.b32  	%r14935, %r14934, %r14933;
	xor.b32  	%r14936, %r14935, %r14912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14926, 5;
	shr.b32 	%rhs, %r14926, 27;
	add.u32 	%r14937, %lhs, %rhs;
	}
	add.s32 	%r14938, %r14932, %r14937;
	add.s32 	%r14939, %r14938, %r14936;
	add.s32 	%r14940, %r14939, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14912, 30;
	shr.b32 	%rhs, %r14912, 2;
	add.u32 	%r14941, %lhs, %rhs;
	}
	xor.b32  	%r14942, %r14749, %r14721;
	xor.b32  	%r14943, %r14942, %r14833;
	xor.b32  	%r14944, %r14943, %r14903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14944, 1;
	shr.b32 	%rhs, %r14944, 31;
	add.u32 	%r14945, %lhs, %rhs;
	}
	add.s32 	%r14946, %r14913, %r14945;
	xor.b32  	%r14947, %r14926, %r14927;
	xor.b32  	%r14948, %r14941, %r14926;
	and.b32  	%r14949, %r14948, %r14947;
	xor.b32  	%r14950, %r14949, %r14926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14940, 5;
	shr.b32 	%rhs, %r14940, 27;
	add.u32 	%r14951, %lhs, %rhs;
	}
	add.s32 	%r14952, %r14946, %r14951;
	add.s32 	%r14953, %r14952, %r14950;
	add.s32 	%r14954, %r14953, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14926, 30;
	shr.b32 	%rhs, %r14926, 2;
	add.u32 	%r14955, %lhs, %rhs;
	}
	xor.b32  	%r14956, %r14763, %r14735;
	xor.b32  	%r14957, %r14956, %r14847;
	xor.b32  	%r14958, %r14957, %r14917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14958, 1;
	shr.b32 	%rhs, %r14958, 31;
	add.u32 	%r14959, %lhs, %rhs;
	}
	add.s32 	%r14960, %r14927, %r14959;
	xor.b32  	%r14961, %r14940, %r14941;
	xor.b32  	%r14962, %r14955, %r14940;
	and.b32  	%r14963, %r14962, %r14961;
	xor.b32  	%r14964, %r14963, %r14940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14954, 5;
	shr.b32 	%rhs, %r14954, 27;
	add.u32 	%r14965, %lhs, %rhs;
	}
	add.s32 	%r14966, %r14960, %r14965;
	add.s32 	%r14967, %r14966, %r14964;
	add.s32 	%r14968, %r14967, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14940, 30;
	shr.b32 	%rhs, %r14940, 2;
	add.u32 	%r14969, %lhs, %rhs;
	}
	xor.b32  	%r14970, %r14777, %r14749;
	xor.b32  	%r14971, %r14970, %r14861;
	xor.b32  	%r14972, %r14971, %r14931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14972, 1;
	shr.b32 	%rhs, %r14972, 31;
	add.u32 	%r14973, %lhs, %rhs;
	}
	add.s32 	%r14974, %r14941, %r14973;
	xor.b32  	%r14975, %r14954, %r14955;
	xor.b32  	%r14976, %r14969, %r14954;
	and.b32  	%r14977, %r14976, %r14975;
	xor.b32  	%r14978, %r14977, %r14954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14968, 5;
	shr.b32 	%rhs, %r14968, 27;
	add.u32 	%r14979, %lhs, %rhs;
	}
	add.s32 	%r14980, %r14974, %r14979;
	add.s32 	%r14981, %r14980, %r14978;
	add.s32 	%r14982, %r14981, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14954, 30;
	shr.b32 	%rhs, %r14954, 2;
	add.u32 	%r14983, %lhs, %rhs;
	}
	xor.b32  	%r14984, %r14791, %r14763;
	xor.b32  	%r14985, %r14984, %r14875;
	xor.b32  	%r14986, %r14985, %r14945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14986, 1;
	shr.b32 	%rhs, %r14986, 31;
	add.u32 	%r14987, %lhs, %rhs;
	}
	add.s32 	%r14988, %r14955, %r14987;
	xor.b32  	%r14989, %r14968, %r14969;
	xor.b32  	%r14990, %r14989, %r14983;
	add.s32 	%r14991, %r14988, %r14990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14982, 5;
	shr.b32 	%rhs, %r14982, 27;
	add.u32 	%r14992, %lhs, %rhs;
	}
	add.s32 	%r14993, %r14991, %r14992;
	add.s32 	%r14994, %r14993, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14968, 30;
	shr.b32 	%rhs, %r14968, 2;
	add.u32 	%r14995, %lhs, %rhs;
	}
	xor.b32  	%r14996, %r14805, %r14777;
	xor.b32  	%r14997, %r14996, %r14889;
	xor.b32  	%r14998, %r14997, %r14959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14998, 1;
	shr.b32 	%rhs, %r14998, 31;
	add.u32 	%r14999, %lhs, %rhs;
	}
	add.s32 	%r15000, %r14969, %r14999;
	xor.b32  	%r15001, %r14982, %r14983;
	xor.b32  	%r15002, %r15001, %r14995;
	add.s32 	%r15003, %r15000, %r15002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14994, 5;
	shr.b32 	%rhs, %r14994, 27;
	add.u32 	%r15004, %lhs, %rhs;
	}
	add.s32 	%r15005, %r15003, %r15004;
	add.s32 	%r15006, %r15005, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14982, 30;
	shr.b32 	%rhs, %r14982, 2;
	add.u32 	%r15007, %lhs, %rhs;
	}
	xor.b32  	%r15008, %r14819, %r14791;
	xor.b32  	%r15009, %r15008, %r14903;
	xor.b32  	%r15010, %r15009, %r14973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15010, 1;
	shr.b32 	%rhs, %r15010, 31;
	add.u32 	%r15011, %lhs, %rhs;
	}
	add.s32 	%r15012, %r14983, %r15011;
	xor.b32  	%r15013, %r14994, %r14995;
	xor.b32  	%r15014, %r15013, %r15007;
	add.s32 	%r15015, %r15012, %r15014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15006, 5;
	shr.b32 	%rhs, %r15006, 27;
	add.u32 	%r15016, %lhs, %rhs;
	}
	add.s32 	%r15017, %r15015, %r15016;
	add.s32 	%r15018, %r15017, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14994, 30;
	shr.b32 	%rhs, %r14994, 2;
	add.u32 	%r15019, %lhs, %rhs;
	}
	xor.b32  	%r15020, %r14833, %r14805;
	xor.b32  	%r15021, %r15020, %r14917;
	xor.b32  	%r15022, %r15021, %r14987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15022, 1;
	shr.b32 	%rhs, %r15022, 31;
	add.u32 	%r15023, %lhs, %rhs;
	}
	add.s32 	%r15024, %r14995, %r15023;
	xor.b32  	%r15025, %r15006, %r15007;
	xor.b32  	%r15026, %r15025, %r15019;
	add.s32 	%r15027, %r15024, %r15026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15018, 5;
	shr.b32 	%rhs, %r15018, 27;
	add.u32 	%r15028, %lhs, %rhs;
	}
	add.s32 	%r15029, %r15027, %r15028;
	add.s32 	%r15030, %r15029, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15006, 30;
	shr.b32 	%rhs, %r15006, 2;
	add.u32 	%r15031, %lhs, %rhs;
	}
	xor.b32  	%r15032, %r14847, %r14819;
	xor.b32  	%r15033, %r15032, %r14931;
	xor.b32  	%r15034, %r15033, %r14999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15034, 1;
	shr.b32 	%rhs, %r15034, 31;
	add.u32 	%r15035, %lhs, %rhs;
	}
	add.s32 	%r15036, %r15007, %r15035;
	xor.b32  	%r15037, %r15018, %r15019;
	xor.b32  	%r15038, %r15037, %r15031;
	add.s32 	%r15039, %r15036, %r15038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15030, 5;
	shr.b32 	%rhs, %r15030, 27;
	add.u32 	%r15040, %lhs, %rhs;
	}
	add.s32 	%r15041, %r15039, %r15040;
	add.s32 	%r15042, %r15041, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15018, 30;
	shr.b32 	%rhs, %r15018, 2;
	add.u32 	%r15043, %lhs, %rhs;
	}
	xor.b32  	%r15044, %r14861, %r14833;
	xor.b32  	%r15045, %r15044, %r14945;
	xor.b32  	%r15046, %r15045, %r15011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15046, 1;
	shr.b32 	%rhs, %r15046, 31;
	add.u32 	%r15047, %lhs, %rhs;
	}
	add.s32 	%r15048, %r15019, %r15047;
	xor.b32  	%r15049, %r15030, %r15031;
	xor.b32  	%r15050, %r15049, %r15043;
	add.s32 	%r15051, %r15048, %r15050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15042, 5;
	shr.b32 	%rhs, %r15042, 27;
	add.u32 	%r15052, %lhs, %rhs;
	}
	add.s32 	%r15053, %r15051, %r15052;
	add.s32 	%r15054, %r15053, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15030, 30;
	shr.b32 	%rhs, %r15030, 2;
	add.u32 	%r15055, %lhs, %rhs;
	}
	xor.b32  	%r15056, %r14875, %r14847;
	xor.b32  	%r15057, %r15056, %r14959;
	xor.b32  	%r15058, %r15057, %r15023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15058, 1;
	shr.b32 	%rhs, %r15058, 31;
	add.u32 	%r15059, %lhs, %rhs;
	}
	add.s32 	%r15060, %r15031, %r15059;
	xor.b32  	%r15061, %r15042, %r15043;
	xor.b32  	%r15062, %r15061, %r15055;
	add.s32 	%r15063, %r15060, %r15062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15054, 5;
	shr.b32 	%rhs, %r15054, 27;
	add.u32 	%r15064, %lhs, %rhs;
	}
	add.s32 	%r15065, %r15063, %r15064;
	add.s32 	%r15066, %r15065, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15042, 30;
	shr.b32 	%rhs, %r15042, 2;
	add.u32 	%r15067, %lhs, %rhs;
	}
	xor.b32  	%r15068, %r14889, %r14861;
	xor.b32  	%r15069, %r15068, %r14973;
	xor.b32  	%r15070, %r15069, %r15035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15070, 1;
	shr.b32 	%rhs, %r15070, 31;
	add.u32 	%r15071, %lhs, %rhs;
	}
	add.s32 	%r15072, %r15043, %r15071;
	xor.b32  	%r15073, %r15054, %r15055;
	xor.b32  	%r15074, %r15073, %r15067;
	add.s32 	%r15075, %r15072, %r15074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15066, 5;
	shr.b32 	%rhs, %r15066, 27;
	add.u32 	%r15076, %lhs, %rhs;
	}
	add.s32 	%r15077, %r15075, %r15076;
	add.s32 	%r15078, %r15077, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15054, 30;
	shr.b32 	%rhs, %r15054, 2;
	add.u32 	%r15079, %lhs, %rhs;
	}
	xor.b32  	%r15080, %r14903, %r14875;
	xor.b32  	%r15081, %r15080, %r14987;
	xor.b32  	%r15082, %r15081, %r15047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15082, 1;
	shr.b32 	%rhs, %r15082, 31;
	add.u32 	%r15083, %lhs, %rhs;
	}
	add.s32 	%r15084, %r15055, %r15083;
	xor.b32  	%r15085, %r15066, %r15067;
	xor.b32  	%r15086, %r15085, %r15079;
	add.s32 	%r15087, %r15084, %r15086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15078, 5;
	shr.b32 	%rhs, %r15078, 27;
	add.u32 	%r15088, %lhs, %rhs;
	}
	add.s32 	%r15089, %r15087, %r15088;
	add.s32 	%r15090, %r15089, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15066, 30;
	shr.b32 	%rhs, %r15066, 2;
	add.u32 	%r15091, %lhs, %rhs;
	}
	xor.b32  	%r15092, %r14917, %r14889;
	xor.b32  	%r15093, %r15092, %r14999;
	xor.b32  	%r15094, %r15093, %r15059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15094, 1;
	shr.b32 	%rhs, %r15094, 31;
	add.u32 	%r15095, %lhs, %rhs;
	}
	add.s32 	%r15096, %r15067, %r15095;
	xor.b32  	%r15097, %r15078, %r15079;
	xor.b32  	%r15098, %r15097, %r15091;
	add.s32 	%r15099, %r15096, %r15098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15090, 5;
	shr.b32 	%rhs, %r15090, 27;
	add.u32 	%r15100, %lhs, %rhs;
	}
	add.s32 	%r15101, %r15099, %r15100;
	add.s32 	%r15102, %r15101, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15078, 30;
	shr.b32 	%rhs, %r15078, 2;
	add.u32 	%r15103, %lhs, %rhs;
	}
	xor.b32  	%r15104, %r14931, %r14903;
	xor.b32  	%r15105, %r15104, %r15011;
	xor.b32  	%r15106, %r15105, %r15071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15106, 1;
	shr.b32 	%rhs, %r15106, 31;
	add.u32 	%r15107, %lhs, %rhs;
	}
	add.s32 	%r15108, %r15079, %r15107;
	xor.b32  	%r15109, %r15090, %r15091;
	xor.b32  	%r15110, %r15109, %r15103;
	add.s32 	%r15111, %r15108, %r15110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15102, 5;
	shr.b32 	%rhs, %r15102, 27;
	add.u32 	%r15112, %lhs, %rhs;
	}
	add.s32 	%r15113, %r15111, %r15112;
	add.s32 	%r15114, %r15113, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15090, 30;
	shr.b32 	%rhs, %r15090, 2;
	add.u32 	%r15115, %lhs, %rhs;
	}
	xor.b32  	%r15116, %r14945, %r14917;
	xor.b32  	%r15117, %r15116, %r15023;
	xor.b32  	%r15118, %r15117, %r15083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15118, 1;
	shr.b32 	%rhs, %r15118, 31;
	add.u32 	%r15119, %lhs, %rhs;
	}
	add.s32 	%r15120, %r15091, %r15119;
	xor.b32  	%r15121, %r15102, %r15103;
	xor.b32  	%r15122, %r15121, %r15115;
	add.s32 	%r15123, %r15120, %r15122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15114, 5;
	shr.b32 	%rhs, %r15114, 27;
	add.u32 	%r15124, %lhs, %rhs;
	}
	add.s32 	%r15125, %r15123, %r15124;
	add.s32 	%r15126, %r15125, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15102, 30;
	shr.b32 	%rhs, %r15102, 2;
	add.u32 	%r15127, %lhs, %rhs;
	}
	xor.b32  	%r15128, %r14959, %r14931;
	xor.b32  	%r15129, %r15128, %r15035;
	xor.b32  	%r15130, %r15129, %r15095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15130, 1;
	shr.b32 	%rhs, %r15130, 31;
	add.u32 	%r15131, %lhs, %rhs;
	}
	add.s32 	%r15132, %r15103, %r15131;
	xor.b32  	%r15133, %r15114, %r15115;
	xor.b32  	%r15134, %r15133, %r15127;
	add.s32 	%r15135, %r15132, %r15134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15126, 5;
	shr.b32 	%rhs, %r15126, 27;
	add.u32 	%r15136, %lhs, %rhs;
	}
	add.s32 	%r15137, %r15135, %r15136;
	add.s32 	%r15138, %r15137, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15114, 30;
	shr.b32 	%rhs, %r15114, 2;
	add.u32 	%r15139, %lhs, %rhs;
	}
	xor.b32  	%r15140, %r14973, %r14945;
	xor.b32  	%r15141, %r15140, %r15047;
	xor.b32  	%r15142, %r15141, %r15107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15142, 1;
	shr.b32 	%rhs, %r15142, 31;
	add.u32 	%r15143, %lhs, %rhs;
	}
	add.s32 	%r15144, %r15115, %r15143;
	xor.b32  	%r15145, %r15126, %r15127;
	xor.b32  	%r15146, %r15145, %r15139;
	add.s32 	%r15147, %r15144, %r15146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15138, 5;
	shr.b32 	%rhs, %r15138, 27;
	add.u32 	%r15148, %lhs, %rhs;
	}
	add.s32 	%r15149, %r15147, %r15148;
	add.s32 	%r15150, %r15149, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15126, 30;
	shr.b32 	%rhs, %r15126, 2;
	add.u32 	%r15151, %lhs, %rhs;
	}
	xor.b32  	%r15152, %r14987, %r14959;
	xor.b32  	%r15153, %r15152, %r15059;
	xor.b32  	%r15154, %r15153, %r15119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15154, 1;
	shr.b32 	%rhs, %r15154, 31;
	add.u32 	%r15155, %lhs, %rhs;
	}
	add.s32 	%r15156, %r15127, %r15155;
	xor.b32  	%r15157, %r15138, %r15139;
	xor.b32  	%r15158, %r15157, %r15151;
	add.s32 	%r15159, %r15156, %r15158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15150, 5;
	shr.b32 	%rhs, %r15150, 27;
	add.u32 	%r15160, %lhs, %rhs;
	}
	add.s32 	%r15161, %r15159, %r15160;
	add.s32 	%r15162, %r15161, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15138, 30;
	shr.b32 	%rhs, %r15138, 2;
	add.u32 	%r15163, %lhs, %rhs;
	}
	xor.b32  	%r15164, %r14999, %r14973;
	xor.b32  	%r15165, %r15164, %r15071;
	xor.b32  	%r15166, %r15165, %r15131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15166, 1;
	shr.b32 	%rhs, %r15166, 31;
	add.u32 	%r15167, %lhs, %rhs;
	}
	add.s32 	%r15168, %r15139, %r15167;
	xor.b32  	%r15169, %r15150, %r15151;
	xor.b32  	%r15170, %r15169, %r15163;
	add.s32 	%r15171, %r15168, %r15170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15162, 5;
	shr.b32 	%rhs, %r15162, 27;
	add.u32 	%r15172, %lhs, %rhs;
	}
	add.s32 	%r15173, %r15171, %r15172;
	add.s32 	%r15174, %r15173, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15150, 30;
	shr.b32 	%rhs, %r15150, 2;
	add.u32 	%r15175, %lhs, %rhs;
	}
	xor.b32  	%r15176, %r15011, %r14987;
	xor.b32  	%r15177, %r15176, %r15083;
	xor.b32  	%r15178, %r15177, %r15143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15178, 1;
	shr.b32 	%rhs, %r15178, 31;
	add.u32 	%r15179, %lhs, %rhs;
	}
	add.s32 	%r15180, %r15151, %r15179;
	xor.b32  	%r15181, %r15162, %r15163;
	xor.b32  	%r15182, %r15181, %r15175;
	add.s32 	%r15183, %r15180, %r15182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15174, 5;
	shr.b32 	%rhs, %r15174, 27;
	add.u32 	%r15184, %lhs, %rhs;
	}
	add.s32 	%r15185, %r15183, %r15184;
	add.s32 	%r15186, %r15185, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15162, 30;
	shr.b32 	%rhs, %r15162, 2;
	add.u32 	%r15187, %lhs, %rhs;
	}
	xor.b32  	%r15188, %r15023, %r14999;
	xor.b32  	%r15189, %r15188, %r15095;
	xor.b32  	%r15190, %r15189, %r15155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15190, 1;
	shr.b32 	%rhs, %r15190, 31;
	add.u32 	%r15191, %lhs, %rhs;
	}
	add.s32 	%r15192, %r15163, %r15191;
	xor.b32  	%r15193, %r15174, %r15175;
	xor.b32  	%r15194, %r15193, %r15187;
	add.s32 	%r15195, %r15192, %r15194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15186, 5;
	shr.b32 	%rhs, %r15186, 27;
	add.u32 	%r15196, %lhs, %rhs;
	}
	add.s32 	%r15197, %r15195, %r15196;
	add.s32 	%r15198, %r15197, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15174, 30;
	shr.b32 	%rhs, %r15174, 2;
	add.u32 	%r15199, %lhs, %rhs;
	}
	xor.b32  	%r15200, %r15035, %r15011;
	xor.b32  	%r15201, %r15200, %r15107;
	xor.b32  	%r15202, %r15201, %r15167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15202, 1;
	shr.b32 	%rhs, %r15202, 31;
	add.u32 	%r15203, %lhs, %rhs;
	}
	add.s32 	%r15204, %r15175, %r15203;
	xor.b32  	%r15205, %r15186, %r15187;
	xor.b32  	%r15206, %r15205, %r15199;
	add.s32 	%r15207, %r15204, %r15206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15198, 5;
	shr.b32 	%rhs, %r15198, 27;
	add.u32 	%r15208, %lhs, %rhs;
	}
	add.s32 	%r15209, %r15207, %r15208;
	add.s32 	%r15210, %r15209, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15186, 30;
	shr.b32 	%rhs, %r15186, 2;
	add.u32 	%r15211, %lhs, %rhs;
	}
	xor.b32  	%r15212, %r15047, %r15023;
	xor.b32  	%r15213, %r15212, %r15119;
	xor.b32  	%r15214, %r15213, %r15179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15214, 1;
	shr.b32 	%rhs, %r15214, 31;
	add.u32 	%r15215, %lhs, %rhs;
	}
	xor.b32  	%r15216, %r15198, %r15199;
	xor.b32  	%r15217, %r15216, %r15211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15210, 5;
	shr.b32 	%rhs, %r15210, 27;
	add.u32 	%r15218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15198, 30;
	shr.b32 	%rhs, %r15198, 2;
	add.u32 	%r15219, %lhs, %rhs;
	}
	add.s32 	%r15220, %r14269, %r15187;
	add.s32 	%r15221, %r15220, %r15215;
	add.s32 	%r15222, %r15221, %r15217;
	add.s32 	%r15223, %r15222, %r15218;
	add.s32 	%r15224, %r15223, -899497514;
	st.local.u32 	[%rd10], %r15224;
	add.s32 	%r15225, %r15210, %r14266;
	st.local.u32 	[%rd10+4], %r15225;
	add.s32 	%r15226, %r15219, %r14264;
	st.local.u32 	[%rd10+8], %r15226;
	add.s32 	%r15227, %r15211, %r14263;
	st.local.u32 	[%rd10+12], %r15227;
	add.s32 	%r15228, %r15199, %r14271;
	st.local.u32 	[%rd10+16], %r15228;
	st.local.u32 	[%rd10+20], %r15357;
	st.local.u32 	[%rd10+24], %r15356;
	st.local.u32 	[%rd10+28], %r15355;
	st.local.u32 	[%rd10+32], %r15354;
	st.local.u32 	[%rd10+36], %r15361;
	st.local.u32 	[%rd10+40], %r15360;
	st.local.u32 	[%rd10+44], %r15359;
	st.local.u32 	[%rd10+48], %r15358;
	st.local.u32 	[%rd10+52], %r15365;
	st.local.u32 	[%rd10+56], %r15364;
	st.local.u32 	[%rd10+60], %r15363;
	st.local.u32 	[%rd10+64], %r15362;
	st.local.u32 	[%rd10+68], %r15369;
	st.local.u32 	[%rd10+72], %r15368;
	st.local.u32 	[%rd10+76], %r15367;
	st.local.u32 	[%rd10+80], %r15366;
	add.s32 	%r15301, %r15301, 64;
	add.s32 	%r15302, %r15302, 16;

BB6_15:
	mul.wide.s32 	%rd40, %r15302, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.u32 	%r167, [%rd41+4];
	ld.global.u32 	%r168, [%rd41+8];
	ld.global.u32 	%r169, [%rd41+12];
	ld.global.u32 	%r170, [%rd41+16];
	ld.global.u32 	%r171, [%rd41+20];
	ld.global.u32 	%r172, [%rd41+24];
	ld.global.u32 	%r173, [%rd41+28];
	ld.global.u32 	%r174, [%rd41+32];
	ld.global.u32 	%r175, [%rd41+36];
	ld.global.u32 	%r176, [%rd41+40];
	ld.global.u32 	%r177, [%rd41+44];
	ld.global.u32 	%r178, [%rd41+48];
	ld.global.u32 	%r179, [%rd41+52];
	ld.global.u32 	%r180, [%rd41+56];
	ld.global.u32 	%r181, [%rd41+60];
	ld.global.u32 	%r182, [%rd41+64];
	setp.lt.s32	%p24, %r15301, %r164;
	@%p24 bra 	BB6_118;
	bra.uni 	BB6_16;

BB6_118:
	ld.local.u32 	%r12897, [%rd10+84];
	add.s32 	%r12898, %r12897, 64;
	st.local.u32 	[%rd10+84], %r12898;
	bfe.u32 	%r12896, %r12897, 2, 4;
	and.b32  	%r12899, %r12897, 3;
	shl.b32 	%r12900, %r12899, 2;
	mov.u32 	%r12901, 1985229328;
	shr.u32 	%r12902, %r12901, %r12900;
	and.b32  	%r699, %r12902, 65535;
	mov.u32 	%r15354, 0;
	setp.gt.s32	%p73, %r12896, 7;
	@%p73 bra 	BB6_134;

	setp.gt.s32	%p85, %r12896, 3;
	@%p85 bra 	BB6_127;

	setp.gt.s32	%p91, %r12896, 1;
	@%p91 bra 	BB6_124;

	setp.eq.s32	%p94, %r12896, 0;
	@%p94 bra 	BB6_160;
	bra.uni 	BB6_122;

BB6_160:
	mov.u32 	%r15354, 0;
	// inline asm
	prmt.b32 %r15357, %r15354, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15370, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r168, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r167, %r167, %r15354, %r699;
	// inline asm
	mov.u32 	%r15355, %r15354;
	mov.u32 	%r15356, %r15354;
	mov.u32 	%r15358, %r15354;
	mov.u32 	%r15359, %r15354;
	mov.u32 	%r15360, %r15354;
	mov.u32 	%r15361, %r15354;
	mov.u32 	%r15362, %r15354;
	mov.u32 	%r15363, %r15354;
	mov.u32 	%r15364, %r15354;
	mov.u32 	%r15365, %r15354;
	mov.u32 	%r15366, %r15354;
	mov.u32 	%r15367, %r15354;
	mov.u32 	%r15368, %r15354;
	mov.u32 	%r15369, %r15354;
	bra.uni 	BB6_161;

BB6_134:
	setp.gt.s32	%p74, %r12896, 11;
	@%p74 bra 	BB6_142;

	setp.gt.s32	%p80, %r12896, 9;
	@%p80 bra 	BB6_139;

	setp.eq.s32	%p83, %r12896, 8;
	@%p83 bra 	BB6_154;
	bra.uni 	BB6_137;

BB6_154:
	mov.u32 	%r15362, 0;
	// inline asm
	prmt.b32 %r15365, %r15362, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r167, %r15362, %r699;
	// inline asm
	mov.u32 	%r15363, %r15362;
	mov.u32 	%r15364, %r15362;
	mov.u32 	%r15366, %r15362;
	mov.u32 	%r15367, %r15362;
	mov.u32 	%r15368, %r15362;
	mov.u32 	%r15369, %r15362;
	mov.u32 	%r15370, %r15362;
	mov.u32 	%r169, %r15362;
	mov.u32 	%r168, %r15362;
	mov.u32 	%r167, %r15362;
	mov.u32 	%r174, %r15362;
	bra.uni 	BB6_155;

BB6_127:
	setp.gt.s32	%p86, %r12896, 5;
	@%p86 bra 	BB6_131;

	setp.eq.s32	%p89, %r12896, 4;
	@%p89 bra 	BB6_157;
	bra.uni 	BB6_129;

BB6_157:
	mov.u32 	%r15358, 0;
	// inline asm
	prmt.b32 %r15361, %r15358, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r167, %r15358, %r699;
	// inline asm
	mov.u32 	%r15359, %r15358;
	mov.u32 	%r15360, %r15358;
	mov.u32 	%r15362, %r15358;
	mov.u32 	%r15363, %r15358;
	mov.u32 	%r15364, %r15358;
	mov.u32 	%r15365, %r15358;
	mov.u32 	%r15366, %r15358;
	mov.u32 	%r15367, %r15358;
	mov.u32 	%r15368, %r15358;
	mov.u32 	%r15369, %r15358;
	mov.u32 	%r15370, %r15358;
	bra.uni 	BB6_158;

BB6_142:
	setp.gt.s32	%p75, %r12896, 13;
	@%p75 bra 	BB6_146;

	setp.eq.s32	%p78, %r12896, 12;
	@%p78 bra 	BB6_151;
	bra.uni 	BB6_144;

BB6_151:
	mov.u32 	%r15366, 0;
	// inline asm
	prmt.b32 %r15369, %r15366, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15362, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15363, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r167, %r15366, %r699;
	// inline asm
	mov.u32 	%r15367, %r15366;
	mov.u32 	%r15368, %r15366;
	mov.u32 	%r15370, %r15366;
	mov.u32 	%r169, %r15366;
	mov.u32 	%r168, %r15366;
	mov.u32 	%r167, %r15366;
	mov.u32 	%r174, %r15366;
	mov.u32 	%r173, %r15366;
	mov.u32 	%r172, %r15366;
	mov.u32 	%r171, %r15366;
	mov.u32 	%r178, %r15366;
	bra.uni 	BB6_152;

BB6_124:
	setp.eq.s32	%p92, %r12896, 2;
	@%p92 bra 	BB6_159;
	bra.uni 	BB6_125;

BB6_159:
	mov.u32 	%r15354, 0;
	// inline asm
	prmt.b32 %r15355, %r15354, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15370, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r167, %r15354, %r699;
	// inline asm
	mov.u32 	%r15358, %r15354;
	mov.u32 	%r15359, %r15354;
	mov.u32 	%r15360, %r15354;
	mov.u32 	%r15361, %r15354;
	mov.u32 	%r15362, %r15354;
	mov.u32 	%r15363, %r15354;
	mov.u32 	%r15364, %r15354;
	mov.u32 	%r15365, %r15354;
	mov.u32 	%r15366, %r15354;
	mov.u32 	%r15367, %r15354;
	mov.u32 	%r15368, %r15354;
	mov.u32 	%r15369, %r15354;
	mov.u32 	%r168, %r15354;
	mov.u32 	%r167, %r15354;
	bra.uni 	BB6_161;

BB6_139:
	setp.eq.s32	%p81, %r12896, 10;
	@%p81 bra 	BB6_153;
	bra.uni 	BB6_140;

BB6_153:
	mov.u32 	%r15362, 0;
	// inline asm
	prmt.b32 %r15363, %r15362, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r167, %r15362, %r699;
	// inline asm
	mov.u32 	%r15366, %r15362;
	mov.u32 	%r15367, %r15362;
	mov.u32 	%r15368, %r15362;
	mov.u32 	%r15369, %r15362;
	mov.u32 	%r15370, %r15362;
	mov.u32 	%r169, %r15362;
	mov.u32 	%r168, %r15362;
	mov.u32 	%r167, %r15362;
	mov.u32 	%r174, %r15362;
	mov.u32 	%r173, %r15362;
	mov.u32 	%r172, %r15362;
	mov.u32 	%r171, %r15362;
	mov.u32 	%r176, %r15362;
	mov.u32 	%r175, %r15362;
	bra.uni 	BB6_161;

BB6_131:
	setp.eq.s32	%p87, %r12896, 6;
	@%p87 bra 	BB6_156;
	bra.uni 	BB6_132;

BB6_156:
	mov.u32 	%r15358, 0;
	// inline asm
	prmt.b32 %r15359, %r15358, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r167, %r15358, %r699;
	// inline asm
	mov.u32 	%r15362, %r15358;
	mov.u32 	%r15363, %r15358;
	mov.u32 	%r15364, %r15358;
	mov.u32 	%r15365, %r15358;
	mov.u32 	%r15366, %r15358;
	mov.u32 	%r15367, %r15358;
	mov.u32 	%r15368, %r15358;
	mov.u32 	%r15369, %r15358;
	mov.u32 	%r15370, %r15358;
	mov.u32 	%r169, %r15358;
	mov.u32 	%r168, %r15358;
	mov.u32 	%r167, %r15358;
	mov.u32 	%r172, %r15358;
	mov.u32 	%r171, %r15358;
	bra.uni 	BB6_161;

BB6_146:
	setp.eq.s32	%p76, %r12896, 14;
	@%p76 bra 	BB6_150;
	bra.uni 	BB6_147;

BB6_150:
	mov.u32 	%r15366, 0;
	// inline asm
	prmt.b32 %r15367, %r15366, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15368, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15369, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15362, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15363, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r167, %r15366, %r699;
	// inline asm
	mov.u32 	%r15370, %r15366;
	mov.u32 	%r169, %r15366;
	mov.u32 	%r168, %r15366;
	mov.u32 	%r167, %r15366;
	mov.u32 	%r174, %r15366;
	mov.u32 	%r173, %r15366;
	mov.u32 	%r172, %r15366;
	mov.u32 	%r171, %r15366;
	mov.u32 	%r178, %r15366;
	mov.u32 	%r177, %r15366;
	mov.u32 	%r176, %r15366;
	mov.u32 	%r175, %r15366;
	mov.u32 	%r180, %r15366;
	mov.u32 	%r179, %r15366;
	bra.uni 	BB6_161;

BB6_122:
	setp.eq.s32	%p95, %r12896, 1;
	@%p95 bra 	BB6_123;
	bra.uni 	BB6_148;

BB6_123:
	mov.u32 	%r15354, 0;
	// inline asm
	prmt.b32 %r15356, %r15354, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15370, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r168, %r167, %r15354, %r699;
	// inline asm
	mov.u32 	%r15355, %r15354;
	mov.u32 	%r15358, %r15354;
	mov.u32 	%r15359, %r15354;
	mov.u32 	%r15360, %r15354;
	mov.u32 	%r15361, %r15354;
	mov.u32 	%r15362, %r15354;
	mov.u32 	%r15363, %r15354;
	mov.u32 	%r15364, %r15354;
	mov.u32 	%r15365, %r15354;
	mov.u32 	%r15366, %r15354;
	mov.u32 	%r15367, %r15354;
	mov.u32 	%r15368, %r15354;
	mov.u32 	%r15369, %r15354;
	mov.u32 	%r167, %r15354;
	bra.uni 	BB6_161;

BB6_137:
	setp.eq.s32	%p84, %r12896, 9;
	@%p84 bra 	BB6_138;
	bra.uni 	BB6_148;

BB6_138:
	mov.u32 	%r15362, 0;
	// inline asm
	prmt.b32 %r15364, %r15362, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r167, %r15362, %r699;
	// inline asm
	mov.u32 	%r15363, %r15362;
	mov.u32 	%r15366, %r15362;
	mov.u32 	%r15367, %r15362;
	mov.u32 	%r15368, %r15362;
	mov.u32 	%r15369, %r15362;
	mov.u32 	%r15370, %r15362;
	mov.u32 	%r169, %r15362;
	mov.u32 	%r168, %r15362;
	mov.u32 	%r167, %r15362;
	mov.u32 	%r174, %r15362;
	mov.u32 	%r173, %r15362;
	mov.u32 	%r172, %r15362;
	mov.u32 	%r171, %r15362;
	mov.u32 	%r175, %r15362;
	bra.uni 	BB6_161;

BB6_129:
	setp.eq.s32	%p90, %r12896, 5;
	@%p90 bra 	BB6_130;
	bra.uni 	BB6_148;

BB6_130:
	mov.u32 	%r15358, 0;
	// inline asm
	prmt.b32 %r15360, %r15358, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r167, %r15358, %r699;
	// inline asm
	mov.u32 	%r15359, %r15358;
	mov.u32 	%r15362, %r15358;
	mov.u32 	%r15363, %r15358;
	mov.u32 	%r15364, %r15358;
	mov.u32 	%r15365, %r15358;
	mov.u32 	%r15366, %r15358;
	mov.u32 	%r15367, %r15358;
	mov.u32 	%r15368, %r15358;
	mov.u32 	%r15369, %r15358;
	mov.u32 	%r15370, %r15358;
	mov.u32 	%r169, %r15358;
	mov.u32 	%r168, %r15358;
	mov.u32 	%r167, %r15358;
	mov.u32 	%r171, %r15358;
	bra.uni 	BB6_161;

BB6_144:
	setp.eq.s32	%p79, %r12896, 13;
	@%p79 bra 	BB6_145;
	bra.uni 	BB6_148;

BB6_145:
	mov.u32 	%r15366, 0;
	// inline asm
	prmt.b32 %r15368, %r15366, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15369, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15362, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15363, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r167, %r15366, %r699;
	// inline asm
	mov.u32 	%r15367, %r15366;
	mov.u32 	%r15370, %r15366;
	mov.u32 	%r169, %r15366;
	mov.u32 	%r168, %r15366;
	mov.u32 	%r167, %r15366;
	mov.u32 	%r174, %r15366;
	mov.u32 	%r173, %r15366;
	mov.u32 	%r172, %r15366;
	mov.u32 	%r171, %r15366;
	mov.u32 	%r178, %r15366;
	mov.u32 	%r177, %r15366;
	mov.u32 	%r176, %r15366;
	mov.u32 	%r175, %r15366;
	mov.u32 	%r179, %r15366;
	bra.uni 	BB6_161;

BB6_125:
	setp.eq.s32	%p93, %r12896, 3;
	@%p93 bra 	BB6_126;
	bra.uni 	BB6_148;

BB6_126:
	mov.u32 	%r15358, 0;
	// inline asm
	prmt.b32 %r15354, %r15358, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15370, %r167, %r15358, %r699;
	// inline asm
	mov.u32 	%r15359, %r15358;
	mov.u32 	%r15360, %r15358;
	mov.u32 	%r15361, %r15358;
	mov.u32 	%r15362, %r15358;
	mov.u32 	%r15363, %r15358;
	mov.u32 	%r15364, %r15358;
	mov.u32 	%r15365, %r15358;
	mov.u32 	%r15366, %r15358;
	mov.u32 	%r15367, %r15358;
	mov.u32 	%r15368, %r15358;
	mov.u32 	%r15369, %r15358;

BB6_158:
	mov.u32 	%r169, %r15358;
	mov.u32 	%r168, %r15358;
	mov.u32 	%r167, %r15358;
	bra.uni 	BB6_161;

BB6_140:
	setp.eq.s32	%p82, %r12896, 11;
	@%p82 bra 	BB6_141;
	bra.uni 	BB6_148;

BB6_141:
	mov.u32 	%r15366, 0;
	// inline asm
	prmt.b32 %r15362, %r15366, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15363, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r167, %r15366, %r699;
	// inline asm
	mov.u32 	%r15367, %r15366;
	mov.u32 	%r15368, %r15366;
	mov.u32 	%r15369, %r15366;
	mov.u32 	%r15370, %r15366;
	mov.u32 	%r169, %r15366;
	mov.u32 	%r168, %r15366;
	mov.u32 	%r167, %r15366;
	mov.u32 	%r174, %r15366;
	mov.u32 	%r173, %r15366;
	mov.u32 	%r172, %r15366;
	mov.u32 	%r171, %r15366;

BB6_152:
	mov.u32 	%r177, %r15366;
	mov.u32 	%r176, %r15366;
	mov.u32 	%r175, %r15366;
	bra.uni 	BB6_161;

BB6_132:
	setp.eq.s32	%p88, %r12896, 7;
	@%p88 bra 	BB6_133;
	bra.uni 	BB6_148;

BB6_133:
	mov.u32 	%r15362, 0;
	// inline asm
	prmt.b32 %r15358, %r15362, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r167, %r15362, %r699;
	// inline asm
	mov.u32 	%r15363, %r15362;
	mov.u32 	%r15364, %r15362;
	mov.u32 	%r15365, %r15362;
	mov.u32 	%r15366, %r15362;
	mov.u32 	%r15367, %r15362;
	mov.u32 	%r15368, %r15362;
	mov.u32 	%r15369, %r15362;
	mov.u32 	%r15370, %r15362;
	mov.u32 	%r169, %r15362;
	mov.u32 	%r168, %r15362;
	mov.u32 	%r167, %r15362;

BB6_155:
	mov.u32 	%r173, %r15362;
	mov.u32 	%r172, %r15362;
	mov.u32 	%r171, %r15362;
	bra.uni 	BB6_161;

BB6_147:
	setp.ne.s32	%p77, %r12896, 15;
	@%p77 bra 	BB6_148;

	mov.u32 	%r15370, 0;
	// inline asm
	prmt.b32 %r15366, %r15370, %r182, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15367, %r182, %r181, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15368, %r181, %r180, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15369, %r180, %r179, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15362, %r179, %r178, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15363, %r178, %r177, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15364, %r177, %r176, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15365, %r176, %r175, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15358, %r175, %r174, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15359, %r174, %r173, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15360, %r173, %r172, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15361, %r172, %r171, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r171, %r170, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15355, %r170, %r169, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15356, %r169, %r168, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r15357, %r168, %r167, %r699;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r167, %r15370, %r699;
	// inline asm
	mov.u32 	%r169, %r15370;
	mov.u32 	%r168, %r15370;
	mov.u32 	%r167, %r15370;
	mov.u32 	%r174, %r15370;
	mov.u32 	%r173, %r15370;
	mov.u32 	%r172, %r15370;
	mov.u32 	%r171, %r15370;
	mov.u32 	%r178, %r15370;
	mov.u32 	%r177, %r15370;
	mov.u32 	%r176, %r15370;
	mov.u32 	%r175, %r15370;
	mov.u32 	%r181, %r15370;
	mov.u32 	%r180, %r15370;
	mov.u32 	%r179, %r15370;
	bra.uni 	BB6_161;

BB6_148:
	mov.u32 	%r15355, %r15354;
	mov.u32 	%r15356, %r15354;
	mov.u32 	%r15357, %r15354;
	mov.u32 	%r15358, %r15354;
	mov.u32 	%r15359, %r15354;
	mov.u32 	%r15360, %r15354;
	mov.u32 	%r15361, %r15354;
	mov.u32 	%r15362, %r15354;
	mov.u32 	%r15363, %r15354;
	mov.u32 	%r15364, %r15354;
	mov.u32 	%r15365, %r15354;
	mov.u32 	%r15366, %r15354;
	mov.u32 	%r15367, %r15354;
	mov.u32 	%r15368, %r15354;
	mov.u32 	%r15369, %r15354;
	mov.u32 	%r15370, %r170;
	bra.uni 	BB6_161;

BB6_16:
	sub.s32 	%r5786, %r163, %r15301;
	ld.local.u32 	%r5787, [%rd10+84];
	and.b32  	%r5788, %r5787, 63;
	add.s32 	%r5789, %r5787, %r5786;
	st.local.u32 	[%rd10+84], %r5789;
	add.s32 	%r5790, %r5788, %r5786;
	setp.lt.s32	%p25, %r5790, 64;
	bfe.u32 	%r183, %r5787, 2, 4;
	and.b32  	%r5791, %r5787, 3;
	shl.b32 	%r5792, %r5791, 2;
	mov.u32 	%r5793, 1985229328;
	shr.u32 	%r5794, %r5793, %r5792;
	and.b32  	%r184, %r5794, 65535;
	@%p25 bra 	BB6_61;
	bra.uni 	BB6_17;

BB6_61:
	setp.gt.s32	%p49, %r183, 7;
	@%p49 bra 	BB6_77;

	setp.gt.s32	%p61, %r183, 3;
	@%p61 bra 	BB6_70;

	setp.gt.s32	%p67, %r183, 1;
	@%p67 bra 	BB6_67;

	setp.eq.s32	%p70, %r183, 0;
	@%p70 bra 	BB6_112;
	bra.uni 	BB6_65;

BB6_112:
	// inline asm
	prmt.b32 %r182, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r170, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r168, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r8799, 0;
	// inline asm
	prmt.b32 %r15338, %r167, %r8799, %r184;
	// inline asm
	bra.uni 	BB6_113;

BB6_17:
	mov.u32 	%r15303, 0;
	setp.gt.s32	%p26, %r183, 7;
	@%p26 bra 	BB6_33;

	setp.gt.s32	%p38, %r183, 3;
	@%p38 bra 	BB6_26;

	setp.gt.s32	%p44, %r183, 1;
	@%p44 bra 	BB6_23;

	setp.eq.s32	%p47, %r183, 0;
	@%p47 bra 	BB6_59;
	bra.uni 	BB6_21;

BB6_59:
	mov.u32 	%r15303, 0;
	// inline asm
	prmt.b32 %r15306, %r15303, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15319, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r168, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r167, %r167, %r15303, %r184;
	// inline asm
	mov.u32 	%r15304, %r15303;
	mov.u32 	%r15305, %r15303;
	mov.u32 	%r15307, %r15303;
	mov.u32 	%r15308, %r15303;
	mov.u32 	%r15309, %r15303;
	mov.u32 	%r15310, %r15303;
	mov.u32 	%r15311, %r15303;
	mov.u32 	%r15312, %r15303;
	mov.u32 	%r15313, %r15303;
	mov.u32 	%r15314, %r15303;
	mov.u32 	%r15315, %r15303;
	mov.u32 	%r15316, %r15303;
	mov.u32 	%r15317, %r15303;
	mov.u32 	%r15318, %r15303;
	bra.uni 	BB6_60;

BB6_77:
	setp.gt.s32	%p50, %r183, 11;
	@%p50 bra 	BB6_85;

	setp.gt.s32	%p56, %r183, 9;
	@%p56 bra 	BB6_82;

	setp.eq.s32	%p59, %r183, 8;
	@%p59 bra 	BB6_102;
	bra.uni 	BB6_80;

BB6_102:
	// inline asm
	prmt.b32 %r182, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r175, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	bra.uni 	BB6_103;

BB6_33:
	setp.gt.s32	%p27, %r183, 11;
	@%p27 bra 	BB6_41;

	setp.gt.s32	%p33, %r183, 9;
	@%p33 bra 	BB6_38;

	setp.eq.s32	%p36, %r183, 8;
	@%p36 bra 	BB6_53;
	bra.uni 	BB6_36;

BB6_53:
	mov.u32 	%r15311, 0;
	// inline asm
	prmt.b32 %r15314, %r15311, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r167, %r15311, %r184;
	// inline asm
	mov.u32 	%r15312, %r15311;
	mov.u32 	%r15313, %r15311;
	mov.u32 	%r15315, %r15311;
	mov.u32 	%r15316, %r15311;
	mov.u32 	%r15317, %r15311;
	mov.u32 	%r15318, %r15311;
	mov.u32 	%r15319, %r15311;
	mov.u32 	%r169, %r15311;
	mov.u32 	%r168, %r15311;
	mov.u32 	%r167, %r15311;
	mov.u32 	%r174, %r15311;
	bra.uni 	BB6_54;

BB6_70:
	setp.gt.s32	%p62, %r183, 5;
	@%p62 bra 	BB6_74;

	setp.eq.s32	%p65, %r183, 4;
	@%p65 bra 	BB6_108;
	bra.uni 	BB6_72;

BB6_108:
	// inline asm
	prmt.b32 %r182, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r171, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	bra.uni 	BB6_113;

BB6_26:
	setp.gt.s32	%p39, %r183, 5;
	@%p39 bra 	BB6_30;

	setp.eq.s32	%p42, %r183, 4;
	@%p42 bra 	BB6_56;
	bra.uni 	BB6_28;

BB6_56:
	mov.u32 	%r15307, 0;
	// inline asm
	prmt.b32 %r15310, %r15307, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r167, %r15307, %r184;
	// inline asm
	mov.u32 	%r15308, %r15307;
	mov.u32 	%r15309, %r15307;
	mov.u32 	%r15311, %r15307;
	mov.u32 	%r15312, %r15307;
	mov.u32 	%r15313, %r15307;
	mov.u32 	%r15314, %r15307;
	mov.u32 	%r15315, %r15307;
	mov.u32 	%r15316, %r15307;
	mov.u32 	%r15317, %r15307;
	mov.u32 	%r15318, %r15307;
	mov.u32 	%r15319, %r15307;
	bra.uni 	BB6_57;

BB6_85:
	setp.gt.s32	%p51, %r183, 13;
	@%p51 bra 	BB6_89;

	setp.eq.s32	%p54, %r183, 12;
	@%p54 bra 	BB6_96;
	bra.uni 	BB6_87;

BB6_96:
	// inline asm
	prmt.b32 %r182, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r179, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	mov.u32 	%r178, %r170;
	bra.uni 	BB6_97;

BB6_41:
	setp.gt.s32	%p28, %r183, 13;
	@%p28 bra 	BB6_45;

	setp.eq.s32	%p31, %r183, 12;
	@%p31 bra 	BB6_50;
	bra.uni 	BB6_43;

BB6_50:
	mov.u32 	%r15315, 0;
	// inline asm
	prmt.b32 %r15318, %r15315, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15311, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15312, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r167, %r15315, %r184;
	// inline asm
	mov.u32 	%r15316, %r15315;
	mov.u32 	%r15317, %r15315;
	mov.u32 	%r15319, %r15315;
	mov.u32 	%r169, %r15315;
	mov.u32 	%r168, %r15315;
	mov.u32 	%r167, %r15315;
	mov.u32 	%r174, %r15315;
	mov.u32 	%r173, %r15315;
	mov.u32 	%r172, %r15315;
	mov.u32 	%r171, %r15315;
	mov.u32 	%r178, %r15315;
	bra.uni 	BB6_51;

BB6_67:
	setp.eq.s32	%p68, %r183, 2;
	@%p68 bra 	BB6_110;
	bra.uni 	BB6_68;

BB6_110:
	// inline asm
	prmt.b32 %r182, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r170, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r168, 0;
	// inline asm
	prmt.b32 %r169, %r167, %r168, %r184;
	// inline asm
	mov.u32 	%r15338, %r168;
	bra.uni 	BB6_113;

BB6_23:
	setp.eq.s32	%p45, %r183, 2;
	@%p45 bra 	BB6_58;
	bra.uni 	BB6_24;

BB6_58:
	mov.u32 	%r15303, 0;
	// inline asm
	prmt.b32 %r15304, %r15303, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15319, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r167, %r15303, %r184;
	// inline asm
	mov.u32 	%r15307, %r15303;
	mov.u32 	%r15308, %r15303;
	mov.u32 	%r15309, %r15303;
	mov.u32 	%r15310, %r15303;
	mov.u32 	%r15311, %r15303;
	mov.u32 	%r15312, %r15303;
	mov.u32 	%r15313, %r15303;
	mov.u32 	%r15314, %r15303;
	mov.u32 	%r15315, %r15303;
	mov.u32 	%r15316, %r15303;
	mov.u32 	%r15317, %r15303;
	mov.u32 	%r15318, %r15303;
	mov.u32 	%r168, %r15303;
	mov.u32 	%r167, %r15303;
	bra.uni 	BB6_60;

BB6_82:
	setp.eq.s32	%p57, %r183, 10;
	@%p57 bra 	BB6_100;
	bra.uni 	BB6_83;

BB6_100:
	// inline asm
	prmt.b32 %r182, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r177, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	bra.uni 	BB6_98;

BB6_38:
	setp.eq.s32	%p34, %r183, 10;
	@%p34 bra 	BB6_52;
	bra.uni 	BB6_39;

BB6_52:
	mov.u32 	%r15311, 0;
	// inline asm
	prmt.b32 %r15312, %r15311, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r167, %r15311, %r184;
	// inline asm
	mov.u32 	%r15315, %r15311;
	mov.u32 	%r15316, %r15311;
	mov.u32 	%r15317, %r15311;
	mov.u32 	%r15318, %r15311;
	mov.u32 	%r15319, %r15311;
	mov.u32 	%r169, %r15311;
	mov.u32 	%r168, %r15311;
	mov.u32 	%r167, %r15311;
	mov.u32 	%r174, %r15311;
	mov.u32 	%r173, %r15311;
	mov.u32 	%r172, %r15311;
	mov.u32 	%r171, %r15311;
	mov.u32 	%r176, %r15311;
	mov.u32 	%r175, %r15311;
	bra.uni 	BB6_60;

BB6_74:
	setp.eq.s32	%p63, %r183, 6;
	@%p63 bra 	BB6_106;
	bra.uni 	BB6_75;

BB6_106:
	// inline asm
	prmt.b32 %r182, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r173, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	bra.uni 	BB6_104;

BB6_30:
	setp.eq.s32	%p40, %r183, 6;
	@%p40 bra 	BB6_55;
	bra.uni 	BB6_31;

BB6_55:
	mov.u32 	%r15307, 0;
	// inline asm
	prmt.b32 %r15308, %r15307, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r167, %r15307, %r184;
	// inline asm
	mov.u32 	%r15311, %r15307;
	mov.u32 	%r15312, %r15307;
	mov.u32 	%r15313, %r15307;
	mov.u32 	%r15314, %r15307;
	mov.u32 	%r15315, %r15307;
	mov.u32 	%r15316, %r15307;
	mov.u32 	%r15317, %r15307;
	mov.u32 	%r15318, %r15307;
	mov.u32 	%r15319, %r15307;
	mov.u32 	%r169, %r15307;
	mov.u32 	%r168, %r15307;
	mov.u32 	%r167, %r15307;
	mov.u32 	%r172, %r15307;
	mov.u32 	%r171, %r15307;
	bra.uni 	BB6_60;

BB6_89:
	setp.eq.s32	%p52, %r183, 14;
	@%p52 bra 	BB6_94;
	bra.uni 	BB6_90;

BB6_94:
	// inline asm
	prmt.b32 %r182, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r181, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	mov.u32 	%r178, %r170;
	mov.u32 	%r177, %r170;
	mov.u32 	%r176, %r170;
	mov.u32 	%r175, %r170;
	bra.uni 	BB6_93;

BB6_45:
	setp.eq.s32	%p29, %r183, 14;
	@%p29 bra 	BB6_49;
	bra.uni 	BB6_46;

BB6_49:
	mov.u32 	%r15315, 0;
	// inline asm
	prmt.b32 %r15316, %r15315, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15317, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15318, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15311, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15312, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r167, %r15315, %r184;
	// inline asm
	mov.u32 	%r15319, %r15315;
	mov.u32 	%r169, %r15315;
	mov.u32 	%r168, %r15315;
	mov.u32 	%r167, %r15315;
	mov.u32 	%r174, %r15315;
	mov.u32 	%r173, %r15315;
	mov.u32 	%r172, %r15315;
	mov.u32 	%r171, %r15315;
	mov.u32 	%r178, %r15315;
	mov.u32 	%r177, %r15315;
	mov.u32 	%r176, %r15315;
	mov.u32 	%r175, %r15315;
	mov.u32 	%r180, %r15315;
	mov.u32 	%r179, %r15315;
	bra.uni 	BB6_60;

BB6_65:
	setp.eq.s32	%p71, %r183, 1;
	@%p71 bra 	BB6_111;
	bra.uni 	BB6_66;

BB6_111:
	// inline asm
	prmt.b32 %r182, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r170, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r15338, 0;
	// inline asm
	prmt.b32 %r168, %r167, %r15338, %r184;
	// inline asm
	bra.uni 	BB6_113;

BB6_21:
	setp.eq.s32	%p48, %r183, 1;
	@%p48 bra 	BB6_22;
	bra.uni 	BB6_47;

BB6_22:
	mov.u32 	%r15303, 0;
	// inline asm
	prmt.b32 %r15305, %r15303, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15319, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r169, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r168, %r167, %r15303, %r184;
	// inline asm
	mov.u32 	%r15304, %r15303;
	mov.u32 	%r15307, %r15303;
	mov.u32 	%r15308, %r15303;
	mov.u32 	%r15309, %r15303;
	mov.u32 	%r15310, %r15303;
	mov.u32 	%r15311, %r15303;
	mov.u32 	%r15312, %r15303;
	mov.u32 	%r15313, %r15303;
	mov.u32 	%r15314, %r15303;
	mov.u32 	%r15315, %r15303;
	mov.u32 	%r15316, %r15303;
	mov.u32 	%r15317, %r15303;
	mov.u32 	%r15318, %r15303;
	mov.u32 	%r167, %r15303;
	bra.uni 	BB6_60;

BB6_80:
	setp.eq.s32	%p60, %r183, 9;
	@%p60 bra 	BB6_101;
	bra.uni 	BB6_81;

BB6_101:
	// inline asm
	prmt.b32 %r182, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r176, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	mov.u32 	%r175, %r170;
	bra.uni 	BB6_113;

BB6_36:
	setp.eq.s32	%p37, %r183, 9;
	@%p37 bra 	BB6_37;
	bra.uni 	BB6_47;

BB6_37:
	mov.u32 	%r15311, 0;
	// inline asm
	prmt.b32 %r15313, %r15311, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r167, %r15311, %r184;
	// inline asm
	mov.u32 	%r15312, %r15311;
	mov.u32 	%r15315, %r15311;
	mov.u32 	%r15316, %r15311;
	mov.u32 	%r15317, %r15311;
	mov.u32 	%r15318, %r15311;
	mov.u32 	%r15319, %r15311;
	mov.u32 	%r169, %r15311;
	mov.u32 	%r168, %r15311;
	mov.u32 	%r167, %r15311;
	mov.u32 	%r174, %r15311;
	mov.u32 	%r173, %r15311;
	mov.u32 	%r172, %r15311;
	mov.u32 	%r171, %r15311;
	mov.u32 	%r175, %r15311;
	bra.uni 	BB6_60;

BB6_72:
	setp.eq.s32	%p66, %r183, 5;
	@%p66 bra 	BB6_107;
	bra.uni 	BB6_73;

BB6_107:
	// inline asm
	prmt.b32 %r182, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r172, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r171, %r170;
	bra.uni 	BB6_113;

BB6_28:
	setp.eq.s32	%p43, %r183, 5;
	@%p43 bra 	BB6_29;
	bra.uni 	BB6_47;

BB6_29:
	mov.u32 	%r15307, 0;
	// inline asm
	prmt.b32 %r15309, %r15307, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r167, %r15307, %r184;
	// inline asm
	mov.u32 	%r15308, %r15307;
	mov.u32 	%r15311, %r15307;
	mov.u32 	%r15312, %r15307;
	mov.u32 	%r15313, %r15307;
	mov.u32 	%r15314, %r15307;
	mov.u32 	%r15315, %r15307;
	mov.u32 	%r15316, %r15307;
	mov.u32 	%r15317, %r15307;
	mov.u32 	%r15318, %r15307;
	mov.u32 	%r15319, %r15307;
	mov.u32 	%r169, %r15307;
	mov.u32 	%r168, %r15307;
	mov.u32 	%r167, %r15307;
	mov.u32 	%r171, %r15307;
	bra.uni 	BB6_60;

BB6_87:
	setp.eq.s32	%p55, %r183, 13;
	@%p55 bra 	BB6_95;
	bra.uni 	BB6_88;

BB6_95:
	// inline asm
	prmt.b32 %r182, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r180, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	mov.u32 	%r178, %r170;
	mov.u32 	%r177, %r170;
	mov.u32 	%r176, %r170;
	mov.u32 	%r175, %r170;
	mov.u32 	%r179, %r170;
	bra.uni 	BB6_113;

BB6_43:
	setp.eq.s32	%p32, %r183, 13;
	@%p32 bra 	BB6_44;
	bra.uni 	BB6_47;

BB6_44:
	mov.u32 	%r15315, 0;
	// inline asm
	prmt.b32 %r15317, %r15315, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15318, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15311, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15312, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r167, %r15315, %r184;
	// inline asm
	mov.u32 	%r15316, %r15315;
	mov.u32 	%r15319, %r15315;
	mov.u32 	%r169, %r15315;
	mov.u32 	%r168, %r15315;
	mov.u32 	%r167, %r15315;
	mov.u32 	%r174, %r15315;
	mov.u32 	%r173, %r15315;
	mov.u32 	%r172, %r15315;
	mov.u32 	%r171, %r15315;
	mov.u32 	%r178, %r15315;
	mov.u32 	%r177, %r15315;
	mov.u32 	%r176, %r15315;
	mov.u32 	%r175, %r15315;
	mov.u32 	%r179, %r15315;
	bra.uni 	BB6_60;

BB6_68:
	setp.eq.s32	%p69, %r183, 3;
	@%p69 bra 	BB6_109;
	bra.uni 	BB6_69;

BB6_109:
	// inline asm
	prmt.b32 %r182, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r169, 0;
	// inline asm
	prmt.b32 %r170, %r167, %r169, %r184;
	// inline asm
	mov.u32 	%r168, %r169;
	mov.u32 	%r15338, %r169;
	bra.uni 	BB6_113;

BB6_24:
	setp.eq.s32	%p46, %r183, 3;
	@%p46 bra 	BB6_25;
	bra.uni 	BB6_47;

BB6_25:
	mov.u32 	%r15307, 0;
	// inline asm
	prmt.b32 %r15303, %r15307, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r173, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r172, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r171, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15319, %r167, %r15307, %r184;
	// inline asm
	mov.u32 	%r15308, %r15307;
	mov.u32 	%r15309, %r15307;
	mov.u32 	%r15310, %r15307;
	mov.u32 	%r15311, %r15307;
	mov.u32 	%r15312, %r15307;
	mov.u32 	%r15313, %r15307;
	mov.u32 	%r15314, %r15307;
	mov.u32 	%r15315, %r15307;
	mov.u32 	%r15316, %r15307;
	mov.u32 	%r15317, %r15307;
	mov.u32 	%r15318, %r15307;

BB6_57:
	mov.u32 	%r169, %r15307;
	mov.u32 	%r168, %r15307;
	mov.u32 	%r167, %r15307;
	bra.uni 	BB6_60;

BB6_83:
	setp.eq.s32	%p58, %r183, 11;
	@%p58 bra 	BB6_99;
	bra.uni 	BB6_84;

BB6_99:
	// inline asm
	prmt.b32 %r182, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r178, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;

BB6_97:
	mov.u32 	%r177, %r170;

BB6_98:
	mov.u32 	%r176, %r170;
	mov.u32 	%r175, %r170;
	bra.uni 	BB6_113;

BB6_39:
	setp.eq.s32	%p35, %r183, 11;
	@%p35 bra 	BB6_40;
	bra.uni 	BB6_47;

BB6_40:
	mov.u32 	%r15315, 0;
	// inline asm
	prmt.b32 %r15311, %r15315, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15312, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r167, %r15315, %r184;
	// inline asm
	mov.u32 	%r15316, %r15315;
	mov.u32 	%r15317, %r15315;
	mov.u32 	%r15318, %r15315;
	mov.u32 	%r15319, %r15315;
	mov.u32 	%r169, %r15315;
	mov.u32 	%r168, %r15315;
	mov.u32 	%r167, %r15315;
	mov.u32 	%r174, %r15315;
	mov.u32 	%r173, %r15315;
	mov.u32 	%r172, %r15315;
	mov.u32 	%r171, %r15315;

BB6_51:
	mov.u32 	%r177, %r15315;
	mov.u32 	%r176, %r15315;
	mov.u32 	%r175, %r15315;
	bra.uni 	BB6_60;

BB6_75:
	setp.eq.s32	%p64, %r183, 7;
	@%p64 bra 	BB6_105;
	bra.uni 	BB6_76;

BB6_105:
	// inline asm
	prmt.b32 %r182, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r168, %r167, %r184;
	// inline asm
	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r174, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;

BB6_103:
	mov.u32 	%r173, %r170;

BB6_104:
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	bra.uni 	BB6_113;

BB6_31:
	setp.eq.s32	%p41, %r183, 7;
	@%p41 bra 	BB6_32;
	bra.uni 	BB6_47;

BB6_32:
	mov.u32 	%r15311, 0;
	// inline asm
	prmt.b32 %r15307, %r15311, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r181, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r180, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r179, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r178, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r177, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r176, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r175, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r174, %r167, %r15311, %r184;
	// inline asm
	mov.u32 	%r15312, %r15311;
	mov.u32 	%r15313, %r15311;
	mov.u32 	%r15314, %r15311;
	mov.u32 	%r15315, %r15311;
	mov.u32 	%r15316, %r15311;
	mov.u32 	%r15317, %r15311;
	mov.u32 	%r15318, %r15311;
	mov.u32 	%r15319, %r15311;
	mov.u32 	%r169, %r15311;
	mov.u32 	%r168, %r15311;
	mov.u32 	%r167, %r15311;

BB6_54:
	mov.u32 	%r173, %r15311;
	mov.u32 	%r172, %r15311;
	mov.u32 	%r171, %r15311;
	bra.uni 	BB6_60;

BB6_90:
	setp.ne.s32	%p53, %r183, 15;
	@%p53 bra 	BB6_91;

	mov.u32 	%r170, 0;
	// inline asm
	prmt.b32 %r182, %r167, %r170, %r184;
	// inline asm
	mov.u32 	%r169, %r170;
	mov.u32 	%r168, %r170;
	mov.u32 	%r15338, %r170;
	mov.u32 	%r174, %r170;
	mov.u32 	%r173, %r170;
	mov.u32 	%r172, %r170;
	mov.u32 	%r171, %r170;
	mov.u32 	%r178, %r170;
	mov.u32 	%r177, %r170;
	mov.u32 	%r176, %r170;
	mov.u32 	%r175, %r170;
	mov.u32 	%r181, %r170;

BB6_93:
	mov.u32 	%r180, %r170;
	mov.u32 	%r179, %r170;
	bra.uni 	BB6_113;

BB6_46:
	setp.ne.s32	%p30, %r183, 15;
	@%p30 bra 	BB6_47;

	mov.u32 	%r15319, 0;
	// inline asm
	prmt.b32 %r15315, %r15319, %r182, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15316, %r182, %r181, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15317, %r181, %r180, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15318, %r180, %r179, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15311, %r179, %r178, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15312, %r178, %r177, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15313, %r177, %r176, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r176, %r175, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15307, %r175, %r174, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15308, %r174, %r173, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15309, %r173, %r172, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r172, %r171, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15303, %r171, %r170, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15304, %r170, %r169, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15305, %r169, %r168, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r168, %r167, %r184;
	// inline asm
	// inline asm
	prmt.b32 %r182, %r167, %r15319, %r184;
	// inline asm
	mov.u32 	%r169, %r15319;
	mov.u32 	%r168, %r15319;
	mov.u32 	%r167, %r15319;
	mov.u32 	%r174, %r15319;
	mov.u32 	%r173, %r15319;
	mov.u32 	%r172, %r15319;
	mov.u32 	%r171, %r15319;
	mov.u32 	%r178, %r15319;
	mov.u32 	%r177, %r15319;
	mov.u32 	%r176, %r15319;
	mov.u32 	%r175, %r15319;
	mov.u32 	%r181, %r15319;
	mov.u32 	%r180, %r15319;
	mov.u32 	%r179, %r15319;
	bra.uni 	BB6_60;

BB6_47:
	mov.u32 	%r15304, %r15303;
	mov.u32 	%r15305, %r15303;
	mov.u32 	%r15306, %r15303;
	mov.u32 	%r15307, %r15303;
	mov.u32 	%r15308, %r15303;
	mov.u32 	%r15309, %r15303;
	mov.u32 	%r15310, %r15303;
	mov.u32 	%r15311, %r15303;
	mov.u32 	%r15312, %r15303;
	mov.u32 	%r15313, %r15303;
	mov.u32 	%r15314, %r15303;
	mov.u32 	%r15315, %r15303;
	mov.u32 	%r15316, %r15303;
	mov.u32 	%r15317, %r15303;
	mov.u32 	%r15318, %r15303;
	mov.u32 	%r15319, %r170;

BB6_60:
	ld.local.u32 	%r7139, [%rd10+20];
	or.b32  	%r7140, %r7139, %r167;
	ld.local.u32 	%r7141, [%rd10+24];
	or.b32  	%r7142, %r7141, %r168;
	ld.local.u32 	%r7143, [%rd10+28];
	or.b32  	%r7144, %r7143, %r169;
	ld.local.u32 	%r7145, [%rd10+32];
	or.b32  	%r7146, %r7145, %r15319;
	ld.local.u32 	%r7147, [%rd10+36];
	or.b32  	%r7148, %r7147, %r171;
	ld.local.u32 	%r7149, [%rd10+40];
	or.b32  	%r7150, %r7149, %r172;
	ld.local.u32 	%r7151, [%rd10+44];
	or.b32  	%r7152, %r7151, %r173;
	ld.local.u32 	%r7153, [%rd10+48];
	or.b32  	%r7154, %r7153, %r174;
	ld.local.u32 	%r7155, [%rd10+52];
	or.b32  	%r7156, %r7155, %r175;
	ld.local.u32 	%r7157, [%rd10+56];
	or.b32  	%r7158, %r7157, %r176;
	ld.local.u32 	%r7159, [%rd10+60];
	or.b32  	%r7160, %r7159, %r177;
	ld.local.u32 	%r7161, [%rd10+64];
	or.b32  	%r7162, %r7161, %r178;
	ld.local.u32 	%r7163, [%rd10+68];
	or.b32  	%r7164, %r7163, %r179;
	ld.local.u32 	%r7165, [%rd10+72];
	or.b32  	%r7166, %r7165, %r180;
	ld.local.u32 	%r7167, [%rd10+76];
	or.b32  	%r7168, %r7167, %r181;
	ld.local.u32 	%r7169, [%rd10+80];
	or.b32  	%r7170, %r7169, %r182;
	ld.local.u32 	%r7171, [%rd10+12];
	ld.local.u32 	%r7172, [%rd10+8];
	ld.local.u32 	%r7173, [%rd10+4];
	ld.local.u32 	%r7174, [%rd10];
	ld.local.u32 	%r7175, [%rd10+16];
	st.local.u32 	[%rd10+80], %r7170;
	xor.b32  	%r7176, %r7171, %r7172;
	and.b32  	%r7177, %r7176, %r7173;
	xor.b32  	%r7178, %r7177, %r7171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7174, 5;
	shr.b32 	%rhs, %r7174, 27;
	add.u32 	%r7179, %lhs, %rhs;
	}
	add.s32 	%r7180, %r7140, %r7175;
	add.s32 	%r7181, %r7180, %r7179;
	add.s32 	%r7182, %r7181, %r7178;
	add.s32 	%r7183, %r7182, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7173, 30;
	shr.b32 	%rhs, %r7173, 2;
	add.u32 	%r7184, %lhs, %rhs;
	}
	xor.b32  	%r7185, %r7184, %r7172;
	and.b32  	%r7186, %r7185, %r7174;
	xor.b32  	%r7187, %r7186, %r7172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7183, 5;
	shr.b32 	%rhs, %r7183, 27;
	add.u32 	%r7188, %lhs, %rhs;
	}
	add.s32 	%r7189, %r7142, %r7171;
	add.s32 	%r7190, %r7189, %r7188;
	add.s32 	%r7191, %r7190, %r7187;
	add.s32 	%r7192, %r7191, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7174, 30;
	shr.b32 	%rhs, %r7174, 2;
	add.u32 	%r7193, %lhs, %rhs;
	}
	xor.b32  	%r7194, %r7193, %r7184;
	and.b32  	%r7195, %r7194, %r7183;
	xor.b32  	%r7196, %r7195, %r7184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7192, 5;
	shr.b32 	%rhs, %r7192, 27;
	add.u32 	%r7197, %lhs, %rhs;
	}
	add.s32 	%r7198, %r7144, %r7172;
	add.s32 	%r7199, %r7198, %r7197;
	add.s32 	%r7200, %r7199, %r7196;
	add.s32 	%r7201, %r7200, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7183, 30;
	shr.b32 	%rhs, %r7183, 2;
	add.u32 	%r7202, %lhs, %rhs;
	}
	xor.b32  	%r7203, %r7202, %r7193;
	and.b32  	%r7204, %r7203, %r7192;
	xor.b32  	%r7205, %r7204, %r7193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7201, 5;
	shr.b32 	%rhs, %r7201, 27;
	add.u32 	%r7206, %lhs, %rhs;
	}
	add.s32 	%r7207, %r7146, %r7184;
	add.s32 	%r7208, %r7207, %r7206;
	add.s32 	%r7209, %r7208, %r7205;
	add.s32 	%r7210, %r7209, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7192, 30;
	shr.b32 	%rhs, %r7192, 2;
	add.u32 	%r7211, %lhs, %rhs;
	}
	xor.b32  	%r7212, %r7211, %r7202;
	and.b32  	%r7213, %r7212, %r7201;
	xor.b32  	%r7214, %r7213, %r7202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7210, 5;
	shr.b32 	%rhs, %r7210, 27;
	add.u32 	%r7215, %lhs, %rhs;
	}
	add.s32 	%r7216, %r7148, %r7193;
	add.s32 	%r7217, %r7216, %r7215;
	add.s32 	%r7218, %r7217, %r7214;
	add.s32 	%r7219, %r7218, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7201, 30;
	shr.b32 	%rhs, %r7201, 2;
	add.u32 	%r7220, %lhs, %rhs;
	}
	xor.b32  	%r7221, %r7220, %r7211;
	and.b32  	%r7222, %r7221, %r7210;
	xor.b32  	%r7223, %r7222, %r7211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7219, 5;
	shr.b32 	%rhs, %r7219, 27;
	add.u32 	%r7224, %lhs, %rhs;
	}
	add.s32 	%r7225, %r7150, %r7202;
	add.s32 	%r7226, %r7225, %r7224;
	add.s32 	%r7227, %r7226, %r7223;
	add.s32 	%r7228, %r7227, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7210, 30;
	shr.b32 	%rhs, %r7210, 2;
	add.u32 	%r7229, %lhs, %rhs;
	}
	xor.b32  	%r7230, %r7229, %r7220;
	and.b32  	%r7231, %r7230, %r7219;
	xor.b32  	%r7232, %r7231, %r7220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7228, 5;
	shr.b32 	%rhs, %r7228, 27;
	add.u32 	%r7233, %lhs, %rhs;
	}
	add.s32 	%r7234, %r7152, %r7211;
	add.s32 	%r7235, %r7234, %r7233;
	add.s32 	%r7236, %r7235, %r7232;
	add.s32 	%r7237, %r7236, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7219, 30;
	shr.b32 	%rhs, %r7219, 2;
	add.u32 	%r7238, %lhs, %rhs;
	}
	xor.b32  	%r7239, %r7238, %r7229;
	and.b32  	%r7240, %r7239, %r7228;
	xor.b32  	%r7241, %r7240, %r7229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7237, 5;
	shr.b32 	%rhs, %r7237, 27;
	add.u32 	%r7242, %lhs, %rhs;
	}
	add.s32 	%r7243, %r7154, %r7220;
	add.s32 	%r7244, %r7243, %r7242;
	add.s32 	%r7245, %r7244, %r7241;
	add.s32 	%r7246, %r7245, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7228, 30;
	shr.b32 	%rhs, %r7228, 2;
	add.u32 	%r7247, %lhs, %rhs;
	}
	xor.b32  	%r7248, %r7247, %r7238;
	and.b32  	%r7249, %r7248, %r7237;
	xor.b32  	%r7250, %r7249, %r7238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7246, 5;
	shr.b32 	%rhs, %r7246, 27;
	add.u32 	%r7251, %lhs, %rhs;
	}
	add.s32 	%r7252, %r7156, %r7229;
	add.s32 	%r7253, %r7252, %r7251;
	add.s32 	%r7254, %r7253, %r7250;
	add.s32 	%r7255, %r7254, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7237, 30;
	shr.b32 	%rhs, %r7237, 2;
	add.u32 	%r7256, %lhs, %rhs;
	}
	xor.b32  	%r7257, %r7256, %r7247;
	and.b32  	%r7258, %r7257, %r7246;
	xor.b32  	%r7259, %r7258, %r7247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7255, 5;
	shr.b32 	%rhs, %r7255, 27;
	add.u32 	%r7260, %lhs, %rhs;
	}
	add.s32 	%r7261, %r7158, %r7238;
	add.s32 	%r7262, %r7261, %r7260;
	add.s32 	%r7263, %r7262, %r7259;
	add.s32 	%r7264, %r7263, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7246, 30;
	shr.b32 	%rhs, %r7246, 2;
	add.u32 	%r7265, %lhs, %rhs;
	}
	xor.b32  	%r7266, %r7265, %r7256;
	and.b32  	%r7267, %r7266, %r7255;
	xor.b32  	%r7268, %r7267, %r7256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7264, 5;
	shr.b32 	%rhs, %r7264, 27;
	add.u32 	%r7269, %lhs, %rhs;
	}
	add.s32 	%r7270, %r7160, %r7247;
	add.s32 	%r7271, %r7270, %r7269;
	add.s32 	%r7272, %r7271, %r7268;
	add.s32 	%r7273, %r7272, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7255, 30;
	shr.b32 	%rhs, %r7255, 2;
	add.u32 	%r7274, %lhs, %rhs;
	}
	xor.b32  	%r7275, %r7274, %r7265;
	and.b32  	%r7276, %r7275, %r7264;
	xor.b32  	%r7277, %r7276, %r7265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7273, 5;
	shr.b32 	%rhs, %r7273, 27;
	add.u32 	%r7278, %lhs, %rhs;
	}
	add.s32 	%r7279, %r7162, %r7256;
	add.s32 	%r7280, %r7279, %r7278;
	add.s32 	%r7281, %r7280, %r7277;
	add.s32 	%r7282, %r7281, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7264, 30;
	shr.b32 	%rhs, %r7264, 2;
	add.u32 	%r7283, %lhs, %rhs;
	}
	xor.b32  	%r7284, %r7283, %r7274;
	and.b32  	%r7285, %r7284, %r7273;
	xor.b32  	%r7286, %r7285, %r7274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 5;
	shr.b32 	%rhs, %r7282, 27;
	add.u32 	%r7287, %lhs, %rhs;
	}
	add.s32 	%r7288, %r7164, %r7265;
	add.s32 	%r7289, %r7288, %r7287;
	add.s32 	%r7290, %r7289, %r7286;
	add.s32 	%r7291, %r7290, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7273, 30;
	shr.b32 	%rhs, %r7273, 2;
	add.u32 	%r7292, %lhs, %rhs;
	}
	xor.b32  	%r7293, %r7292, %r7283;
	and.b32  	%r7294, %r7293, %r7282;
	xor.b32  	%r7295, %r7294, %r7283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7291, 5;
	shr.b32 	%rhs, %r7291, 27;
	add.u32 	%r7296, %lhs, %rhs;
	}
	add.s32 	%r7297, %r7166, %r7274;
	add.s32 	%r7298, %r7297, %r7296;
	add.s32 	%r7299, %r7298, %r7295;
	add.s32 	%r7300, %r7299, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 30;
	shr.b32 	%rhs, %r7282, 2;
	add.u32 	%r7301, %lhs, %rhs;
	}
	xor.b32  	%r7302, %r7301, %r7292;
	and.b32  	%r7303, %r7302, %r7291;
	xor.b32  	%r7304, %r7303, %r7292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7300, 5;
	shr.b32 	%rhs, %r7300, 27;
	add.u32 	%r7305, %lhs, %rhs;
	}
	add.s32 	%r7306, %r7168, %r7283;
	add.s32 	%r7307, %r7306, %r7305;
	add.s32 	%r7308, %r7307, %r7304;
	add.s32 	%r7309, %r7308, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7291, 30;
	shr.b32 	%rhs, %r7291, 2;
	add.u32 	%r7310, %lhs, %rhs;
	}
	xor.b32  	%r7311, %r7310, %r7301;
	and.b32  	%r7312, %r7311, %r7300;
	xor.b32  	%r7313, %r7312, %r7301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7309, 5;
	shr.b32 	%rhs, %r7309, 27;
	add.u32 	%r7314, %lhs, %rhs;
	}
	add.s32 	%r7315, %r7170, %r7292;
	add.s32 	%r7316, %r7315, %r7314;
	add.s32 	%r7317, %r7316, %r7313;
	add.s32 	%r7318, %r7317, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7300, 30;
	shr.b32 	%rhs, %r7300, 2;
	add.u32 	%r7319, %lhs, %rhs;
	}
	xor.b32  	%r7320, %r7144, %r7140;
	xor.b32  	%r7321, %r7320, %r7156;
	xor.b32  	%r7322, %r7321, %r7166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7322, 1;
	shr.b32 	%rhs, %r7322, 31;
	add.u32 	%r7323, %lhs, %rhs;
	}
	add.s32 	%r7324, %r7301, %r7323;
	xor.b32  	%r7325, %r7319, %r7310;
	and.b32  	%r7326, %r7325, %r7309;
	xor.b32  	%r7327, %r7326, %r7310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7318, 5;
	shr.b32 	%rhs, %r7318, 27;
	add.u32 	%r7328, %lhs, %rhs;
	}
	add.s32 	%r7329, %r7324, %r7328;
	add.s32 	%r7330, %r7329, %r7327;
	add.s32 	%r7331, %r7330, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7309, 30;
	shr.b32 	%rhs, %r7309, 2;
	add.u32 	%r7332, %lhs, %rhs;
	}
	xor.b32  	%r7333, %r7146, %r7142;
	xor.b32  	%r7334, %r7333, %r7158;
	xor.b32  	%r7335, %r7334, %r7168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7335, 1;
	shr.b32 	%rhs, %r7335, 31;
	add.u32 	%r7336, %lhs, %rhs;
	}
	add.s32 	%r7337, %r7310, %r7336;
	xor.b32  	%r7338, %r7332, %r7319;
	and.b32  	%r7339, %r7338, %r7318;
	xor.b32  	%r7340, %r7339, %r7319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7331, 5;
	shr.b32 	%rhs, %r7331, 27;
	add.u32 	%r7341, %lhs, %rhs;
	}
	add.s32 	%r7342, %r7337, %r7341;
	add.s32 	%r7343, %r7342, %r7340;
	add.s32 	%r7344, %r7343, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7318, 30;
	shr.b32 	%rhs, %r7318, 2;
	add.u32 	%r7345, %lhs, %rhs;
	}
	xor.b32  	%r7346, %r7148, %r7144;
	xor.b32  	%r7347, %r7346, %r7160;
	xor.b32  	%r7348, %r7347, %r7170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7348, 1;
	shr.b32 	%rhs, %r7348, 31;
	add.u32 	%r7349, %lhs, %rhs;
	}
	add.s32 	%r7350, %r7319, %r7349;
	xor.b32  	%r7351, %r7345, %r7332;
	and.b32  	%r7352, %r7351, %r7331;
	xor.b32  	%r7353, %r7352, %r7332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7344, 5;
	shr.b32 	%rhs, %r7344, 27;
	add.u32 	%r7354, %lhs, %rhs;
	}
	add.s32 	%r7355, %r7350, %r7354;
	add.s32 	%r7356, %r7355, %r7353;
	add.s32 	%r7357, %r7356, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7331, 30;
	shr.b32 	%rhs, %r7331, 2;
	add.u32 	%r7358, %lhs, %rhs;
	}
	xor.b32  	%r7359, %r7150, %r7146;
	xor.b32  	%r7360, %r7359, %r7162;
	xor.b32  	%r7361, %r7360, %r7323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7361, 1;
	shr.b32 	%rhs, %r7361, 31;
	add.u32 	%r7362, %lhs, %rhs;
	}
	add.s32 	%r7363, %r7332, %r7362;
	xor.b32  	%r7364, %r7358, %r7345;
	and.b32  	%r7365, %r7364, %r7344;
	xor.b32  	%r7366, %r7365, %r7345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7357, 5;
	shr.b32 	%rhs, %r7357, 27;
	add.u32 	%r7367, %lhs, %rhs;
	}
	add.s32 	%r7368, %r7363, %r7367;
	add.s32 	%r7369, %r7368, %r7366;
	add.s32 	%r7370, %r7369, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7344, 30;
	shr.b32 	%rhs, %r7344, 2;
	add.u32 	%r7371, %lhs, %rhs;
	}
	xor.b32  	%r7372, %r7152, %r7148;
	xor.b32  	%r7373, %r7372, %r7164;
	xor.b32  	%r7374, %r7373, %r7336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7374, 1;
	shr.b32 	%rhs, %r7374, 31;
	add.u32 	%r7375, %lhs, %rhs;
	}
	add.s32 	%r7376, %r7345, %r7375;
	xor.b32  	%r7377, %r7357, %r7358;
	xor.b32  	%r7378, %r7377, %r7371;
	add.s32 	%r7379, %r7376, %r7378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 5;
	shr.b32 	%rhs, %r7370, 27;
	add.u32 	%r7380, %lhs, %rhs;
	}
	add.s32 	%r7381, %r7379, %r7380;
	add.s32 	%r7382, %r7381, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7357, 30;
	shr.b32 	%rhs, %r7357, 2;
	add.u32 	%r7383, %lhs, %rhs;
	}
	xor.b32  	%r7384, %r7154, %r7150;
	xor.b32  	%r7385, %r7384, %r7166;
	xor.b32  	%r7386, %r7385, %r7349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7386, 1;
	shr.b32 	%rhs, %r7386, 31;
	add.u32 	%r7387, %lhs, %rhs;
	}
	add.s32 	%r7388, %r7358, %r7387;
	xor.b32  	%r7389, %r7370, %r7371;
	xor.b32  	%r7390, %r7389, %r7383;
	add.s32 	%r7391, %r7388, %r7390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7382, 5;
	shr.b32 	%rhs, %r7382, 27;
	add.u32 	%r7392, %lhs, %rhs;
	}
	add.s32 	%r7393, %r7391, %r7392;
	add.s32 	%r7394, %r7393, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 30;
	shr.b32 	%rhs, %r7370, 2;
	add.u32 	%r7395, %lhs, %rhs;
	}
	xor.b32  	%r7396, %r7156, %r7152;
	xor.b32  	%r7397, %r7396, %r7168;
	xor.b32  	%r7398, %r7397, %r7362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7398, 1;
	shr.b32 	%rhs, %r7398, 31;
	add.u32 	%r7399, %lhs, %rhs;
	}
	add.s32 	%r7400, %r7371, %r7399;
	xor.b32  	%r7401, %r7382, %r7383;
	xor.b32  	%r7402, %r7401, %r7395;
	add.s32 	%r7403, %r7400, %r7402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7394, 5;
	shr.b32 	%rhs, %r7394, 27;
	add.u32 	%r7404, %lhs, %rhs;
	}
	add.s32 	%r7405, %r7403, %r7404;
	add.s32 	%r7406, %r7405, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7382, 30;
	shr.b32 	%rhs, %r7382, 2;
	add.u32 	%r7407, %lhs, %rhs;
	}
	xor.b32  	%r7408, %r7158, %r7154;
	xor.b32  	%r7409, %r7408, %r7170;
	xor.b32  	%r7410, %r7409, %r7375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7410, 1;
	shr.b32 	%rhs, %r7410, 31;
	add.u32 	%r7411, %lhs, %rhs;
	}
	add.s32 	%r7412, %r7383, %r7411;
	xor.b32  	%r7413, %r7394, %r7395;
	xor.b32  	%r7414, %r7413, %r7407;
	add.s32 	%r7415, %r7412, %r7414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7406, 5;
	shr.b32 	%rhs, %r7406, 27;
	add.u32 	%r7416, %lhs, %rhs;
	}
	add.s32 	%r7417, %r7415, %r7416;
	add.s32 	%r7418, %r7417, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7394, 30;
	shr.b32 	%rhs, %r7394, 2;
	add.u32 	%r7419, %lhs, %rhs;
	}
	xor.b32  	%r7420, %r7160, %r7156;
	xor.b32  	%r7421, %r7420, %r7323;
	xor.b32  	%r7422, %r7421, %r7387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7422, 1;
	shr.b32 	%rhs, %r7422, 31;
	add.u32 	%r7423, %lhs, %rhs;
	}
	add.s32 	%r7424, %r7395, %r7423;
	xor.b32  	%r7425, %r7406, %r7407;
	xor.b32  	%r7426, %r7425, %r7419;
	add.s32 	%r7427, %r7424, %r7426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7418, 5;
	shr.b32 	%rhs, %r7418, 27;
	add.u32 	%r7428, %lhs, %rhs;
	}
	add.s32 	%r7429, %r7427, %r7428;
	add.s32 	%r7430, %r7429, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7406, 30;
	shr.b32 	%rhs, %r7406, 2;
	add.u32 	%r7431, %lhs, %rhs;
	}
	xor.b32  	%r7432, %r7162, %r7158;
	xor.b32  	%r7433, %r7432, %r7336;
	xor.b32  	%r7434, %r7433, %r7399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7434, 1;
	shr.b32 	%rhs, %r7434, 31;
	add.u32 	%r7435, %lhs, %rhs;
	}
	add.s32 	%r7436, %r7407, %r7435;
	xor.b32  	%r7437, %r7418, %r7419;
	xor.b32  	%r7438, %r7437, %r7431;
	add.s32 	%r7439, %r7436, %r7438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 5;
	shr.b32 	%rhs, %r7430, 27;
	add.u32 	%r7440, %lhs, %rhs;
	}
	add.s32 	%r7441, %r7439, %r7440;
	add.s32 	%r7442, %r7441, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7418, 30;
	shr.b32 	%rhs, %r7418, 2;
	add.u32 	%r7443, %lhs, %rhs;
	}
	xor.b32  	%r7444, %r7164, %r7160;
	xor.b32  	%r7445, %r7444, %r7349;
	xor.b32  	%r7446, %r7445, %r7411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7446, 1;
	shr.b32 	%rhs, %r7446, 31;
	add.u32 	%r7447, %lhs, %rhs;
	}
	add.s32 	%r7448, %r7419, %r7447;
	xor.b32  	%r7449, %r7430, %r7431;
	xor.b32  	%r7450, %r7449, %r7443;
	add.s32 	%r7451, %r7448, %r7450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7442, 5;
	shr.b32 	%rhs, %r7442, 27;
	add.u32 	%r7452, %lhs, %rhs;
	}
	add.s32 	%r7453, %r7451, %r7452;
	add.s32 	%r7454, %r7453, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 30;
	shr.b32 	%rhs, %r7430, 2;
	add.u32 	%r7455, %lhs, %rhs;
	}
	xor.b32  	%r7456, %r7166, %r7162;
	xor.b32  	%r7457, %r7456, %r7362;
	xor.b32  	%r7458, %r7457, %r7423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7458, 1;
	shr.b32 	%rhs, %r7458, 31;
	add.u32 	%r7459, %lhs, %rhs;
	}
	add.s32 	%r7460, %r7431, %r7459;
	xor.b32  	%r7461, %r7442, %r7443;
	xor.b32  	%r7462, %r7461, %r7455;
	add.s32 	%r7463, %r7460, %r7462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7454, 5;
	shr.b32 	%rhs, %r7454, 27;
	add.u32 	%r7464, %lhs, %rhs;
	}
	add.s32 	%r7465, %r7463, %r7464;
	add.s32 	%r7466, %r7465, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7442, 30;
	shr.b32 	%rhs, %r7442, 2;
	add.u32 	%r7467, %lhs, %rhs;
	}
	xor.b32  	%r7468, %r7168, %r7164;
	xor.b32  	%r7469, %r7468, %r7375;
	xor.b32  	%r7470, %r7469, %r7435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7470, 1;
	shr.b32 	%rhs, %r7470, 31;
	add.u32 	%r7471, %lhs, %rhs;
	}
	add.s32 	%r7472, %r7443, %r7471;
	xor.b32  	%r7473, %r7454, %r7455;
	xor.b32  	%r7474, %r7473, %r7467;
	add.s32 	%r7475, %r7472, %r7474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7466, 5;
	shr.b32 	%rhs, %r7466, 27;
	add.u32 	%r7476, %lhs, %rhs;
	}
	add.s32 	%r7477, %r7475, %r7476;
	add.s32 	%r7478, %r7477, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7454, 30;
	shr.b32 	%rhs, %r7454, 2;
	add.u32 	%r7479, %lhs, %rhs;
	}
	xor.b32  	%r7480, %r7170, %r7166;
	xor.b32  	%r7481, %r7480, %r7387;
	xor.b32  	%r7482, %r7481, %r7447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7482, 1;
	shr.b32 	%rhs, %r7482, 31;
	add.u32 	%r7483, %lhs, %rhs;
	}
	add.s32 	%r7484, %r7455, %r7483;
	xor.b32  	%r7485, %r7466, %r7467;
	xor.b32  	%r7486, %r7485, %r7479;
	add.s32 	%r7487, %r7484, %r7486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7478, 5;
	shr.b32 	%rhs, %r7478, 27;
	add.u32 	%r7488, %lhs, %rhs;
	}
	add.s32 	%r7489, %r7487, %r7488;
	add.s32 	%r7490, %r7489, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7466, 30;
	shr.b32 	%rhs, %r7466, 2;
	add.u32 	%r7491, %lhs, %rhs;
	}
	xor.b32  	%r7492, %r7323, %r7168;
	xor.b32  	%r7493, %r7492, %r7399;
	xor.b32  	%r7494, %r7493, %r7459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7494, 1;
	shr.b32 	%rhs, %r7494, 31;
	add.u32 	%r7495, %lhs, %rhs;
	}
	add.s32 	%r7496, %r7467, %r7495;
	xor.b32  	%r7497, %r7478, %r7479;
	xor.b32  	%r7498, %r7497, %r7491;
	add.s32 	%r7499, %r7496, %r7498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7490, 5;
	shr.b32 	%rhs, %r7490, 27;
	add.u32 	%r7500, %lhs, %rhs;
	}
	add.s32 	%r7501, %r7499, %r7500;
	add.s32 	%r7502, %r7501, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7478, 30;
	shr.b32 	%rhs, %r7478, 2;
	add.u32 	%r7503, %lhs, %rhs;
	}
	xor.b32  	%r7504, %r7336, %r7170;
	xor.b32  	%r7505, %r7504, %r7411;
	xor.b32  	%r7506, %r7505, %r7471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7506, 1;
	shr.b32 	%rhs, %r7506, 31;
	add.u32 	%r7507, %lhs, %rhs;
	}
	add.s32 	%r7508, %r7479, %r7507;
	xor.b32  	%r7509, %r7490, %r7491;
	xor.b32  	%r7510, %r7509, %r7503;
	add.s32 	%r7511, %r7508, %r7510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7502, 5;
	shr.b32 	%rhs, %r7502, 27;
	add.u32 	%r7512, %lhs, %rhs;
	}
	add.s32 	%r7513, %r7511, %r7512;
	add.s32 	%r7514, %r7513, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7490, 30;
	shr.b32 	%rhs, %r7490, 2;
	add.u32 	%r7515, %lhs, %rhs;
	}
	xor.b32  	%r7516, %r7349, %r7323;
	xor.b32  	%r7517, %r7516, %r7423;
	xor.b32  	%r7518, %r7517, %r7483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7518, 1;
	shr.b32 	%rhs, %r7518, 31;
	add.u32 	%r7519, %lhs, %rhs;
	}
	add.s32 	%r7520, %r7491, %r7519;
	xor.b32  	%r7521, %r7502, %r7503;
	xor.b32  	%r7522, %r7521, %r7515;
	add.s32 	%r7523, %r7520, %r7522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7514, 5;
	shr.b32 	%rhs, %r7514, 27;
	add.u32 	%r7524, %lhs, %rhs;
	}
	add.s32 	%r7525, %r7523, %r7524;
	add.s32 	%r7526, %r7525, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7502, 30;
	shr.b32 	%rhs, %r7502, 2;
	add.u32 	%r7527, %lhs, %rhs;
	}
	xor.b32  	%r7528, %r7362, %r7336;
	xor.b32  	%r7529, %r7528, %r7435;
	xor.b32  	%r7530, %r7529, %r7495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7530, 1;
	shr.b32 	%rhs, %r7530, 31;
	add.u32 	%r7531, %lhs, %rhs;
	}
	add.s32 	%r7532, %r7503, %r7531;
	xor.b32  	%r7533, %r7514, %r7515;
	xor.b32  	%r7534, %r7533, %r7527;
	add.s32 	%r7535, %r7532, %r7534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7526, 5;
	shr.b32 	%rhs, %r7526, 27;
	add.u32 	%r7536, %lhs, %rhs;
	}
	add.s32 	%r7537, %r7535, %r7536;
	add.s32 	%r7538, %r7537, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7514, 30;
	shr.b32 	%rhs, %r7514, 2;
	add.u32 	%r7539, %lhs, %rhs;
	}
	xor.b32  	%r7540, %r7375, %r7349;
	xor.b32  	%r7541, %r7540, %r7447;
	xor.b32  	%r7542, %r7541, %r7507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7542, 1;
	shr.b32 	%rhs, %r7542, 31;
	add.u32 	%r7543, %lhs, %rhs;
	}
	add.s32 	%r7544, %r7515, %r7543;
	xor.b32  	%r7545, %r7526, %r7527;
	xor.b32  	%r7546, %r7545, %r7539;
	add.s32 	%r7547, %r7544, %r7546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7538, 5;
	shr.b32 	%rhs, %r7538, 27;
	add.u32 	%r7548, %lhs, %rhs;
	}
	add.s32 	%r7549, %r7547, %r7548;
	add.s32 	%r7550, %r7549, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7526, 30;
	shr.b32 	%rhs, %r7526, 2;
	add.u32 	%r7551, %lhs, %rhs;
	}
	xor.b32  	%r7552, %r7387, %r7362;
	xor.b32  	%r7553, %r7552, %r7459;
	xor.b32  	%r7554, %r7553, %r7519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7554, 1;
	shr.b32 	%rhs, %r7554, 31;
	add.u32 	%r7555, %lhs, %rhs;
	}
	add.s32 	%r7556, %r7527, %r7555;
	xor.b32  	%r7557, %r7538, %r7539;
	xor.b32  	%r7558, %r7557, %r7551;
	add.s32 	%r7559, %r7556, %r7558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7550, 5;
	shr.b32 	%rhs, %r7550, 27;
	add.u32 	%r7560, %lhs, %rhs;
	}
	add.s32 	%r7561, %r7559, %r7560;
	add.s32 	%r7562, %r7561, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7538, 30;
	shr.b32 	%rhs, %r7538, 2;
	add.u32 	%r7563, %lhs, %rhs;
	}
	xor.b32  	%r7564, %r7399, %r7375;
	xor.b32  	%r7565, %r7564, %r7471;
	xor.b32  	%r7566, %r7565, %r7531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7566, 1;
	shr.b32 	%rhs, %r7566, 31;
	add.u32 	%r7567, %lhs, %rhs;
	}
	add.s32 	%r7568, %r7539, %r7567;
	xor.b32  	%r7569, %r7550, %r7551;
	xor.b32  	%r7570, %r7569, %r7563;
	add.s32 	%r7571, %r7568, %r7570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7562, 5;
	shr.b32 	%rhs, %r7562, 27;
	add.u32 	%r7572, %lhs, %rhs;
	}
	add.s32 	%r7573, %r7571, %r7572;
	add.s32 	%r7574, %r7573, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7550, 30;
	shr.b32 	%rhs, %r7550, 2;
	add.u32 	%r7575, %lhs, %rhs;
	}
	xor.b32  	%r7576, %r7411, %r7387;
	xor.b32  	%r7577, %r7576, %r7483;
	xor.b32  	%r7578, %r7577, %r7543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 1;
	shr.b32 	%rhs, %r7578, 31;
	add.u32 	%r7579, %lhs, %rhs;
	}
	add.s32 	%r7580, %r7551, %r7579;
	xor.b32  	%r7581, %r7562, %r7563;
	xor.b32  	%r7582, %r7581, %r7575;
	add.s32 	%r7583, %r7580, %r7582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7574, 5;
	shr.b32 	%rhs, %r7574, 27;
	add.u32 	%r7584, %lhs, %rhs;
	}
	add.s32 	%r7585, %r7583, %r7584;
	add.s32 	%r7586, %r7585, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7562, 30;
	shr.b32 	%rhs, %r7562, 2;
	add.u32 	%r7587, %lhs, %rhs;
	}
	xor.b32  	%r7588, %r7423, %r7399;
	xor.b32  	%r7589, %r7588, %r7495;
	xor.b32  	%r7590, %r7589, %r7555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7590, 1;
	shr.b32 	%rhs, %r7590, 31;
	add.u32 	%r7591, %lhs, %rhs;
	}
	add.s32 	%r7592, %r7563, %r7591;
	xor.b32  	%r7593, %r7574, %r7575;
	xor.b32  	%r7594, %r7593, %r7587;
	add.s32 	%r7595, %r7592, %r7594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7586, 5;
	shr.b32 	%rhs, %r7586, 27;
	add.u32 	%r7596, %lhs, %rhs;
	}
	add.s32 	%r7597, %r7595, %r7596;
	add.s32 	%r7598, %r7597, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7574, 30;
	shr.b32 	%rhs, %r7574, 2;
	add.u32 	%r7599, %lhs, %rhs;
	}
	xor.b32  	%r7600, %r7435, %r7411;
	xor.b32  	%r7601, %r7600, %r7507;
	xor.b32  	%r7602, %r7601, %r7567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7602, 1;
	shr.b32 	%rhs, %r7602, 31;
	add.u32 	%r7603, %lhs, %rhs;
	}
	add.s32 	%r7604, %r7575, %r7603;
	xor.b32  	%r7605, %r7586, %r7587;
	xor.b32  	%r7606, %r7605, %r7599;
	add.s32 	%r7607, %r7604, %r7606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7598, 5;
	shr.b32 	%rhs, %r7598, 27;
	add.u32 	%r7608, %lhs, %rhs;
	}
	add.s32 	%r7609, %r7607, %r7608;
	add.s32 	%r7610, %r7609, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7586, 30;
	shr.b32 	%rhs, %r7586, 2;
	add.u32 	%r7611, %lhs, %rhs;
	}
	xor.b32  	%r7612, %r7447, %r7423;
	xor.b32  	%r7613, %r7612, %r7519;
	xor.b32  	%r7614, %r7613, %r7579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7614, 1;
	shr.b32 	%rhs, %r7614, 31;
	add.u32 	%r7615, %lhs, %rhs;
	}
	add.s32 	%r7616, %r7587, %r7615;
	xor.b32  	%r7617, %r7598, %r7599;
	xor.b32  	%r7618, %r7611, %r7598;
	and.b32  	%r7619, %r7618, %r7617;
	xor.b32  	%r7620, %r7619, %r7598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7610, 5;
	shr.b32 	%rhs, %r7610, 27;
	add.u32 	%r7621, %lhs, %rhs;
	}
	add.s32 	%r7622, %r7616, %r7621;
	add.s32 	%r7623, %r7622, %r7620;
	add.s32 	%r7624, %r7623, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7598, 30;
	shr.b32 	%rhs, %r7598, 2;
	add.u32 	%r7625, %lhs, %rhs;
	}
	xor.b32  	%r7626, %r7459, %r7435;
	xor.b32  	%r7627, %r7626, %r7531;
	xor.b32  	%r7628, %r7627, %r7591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7628, 1;
	shr.b32 	%rhs, %r7628, 31;
	add.u32 	%r7629, %lhs, %rhs;
	}
	add.s32 	%r7630, %r7599, %r7629;
	xor.b32  	%r7631, %r7610, %r7611;
	xor.b32  	%r7632, %r7625, %r7610;
	and.b32  	%r7633, %r7632, %r7631;
	xor.b32  	%r7634, %r7633, %r7610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7624, 5;
	shr.b32 	%rhs, %r7624, 27;
	add.u32 	%r7635, %lhs, %rhs;
	}
	add.s32 	%r7636, %r7630, %r7635;
	add.s32 	%r7637, %r7636, %r7634;
	add.s32 	%r7638, %r7637, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7610, 30;
	shr.b32 	%rhs, %r7610, 2;
	add.u32 	%r7639, %lhs, %rhs;
	}
	xor.b32  	%r7640, %r7471, %r7447;
	xor.b32  	%r7641, %r7640, %r7543;
	xor.b32  	%r7642, %r7641, %r7603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7642, 1;
	shr.b32 	%rhs, %r7642, 31;
	add.u32 	%r7643, %lhs, %rhs;
	}
	add.s32 	%r7644, %r7611, %r7643;
	xor.b32  	%r7645, %r7624, %r7625;
	xor.b32  	%r7646, %r7639, %r7624;
	and.b32  	%r7647, %r7646, %r7645;
	xor.b32  	%r7648, %r7647, %r7624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7638, 5;
	shr.b32 	%rhs, %r7638, 27;
	add.u32 	%r7649, %lhs, %rhs;
	}
	add.s32 	%r7650, %r7644, %r7649;
	add.s32 	%r7651, %r7650, %r7648;
	add.s32 	%r7652, %r7651, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7624, 30;
	shr.b32 	%rhs, %r7624, 2;
	add.u32 	%r7653, %lhs, %rhs;
	}
	xor.b32  	%r7654, %r7483, %r7459;
	xor.b32  	%r7655, %r7654, %r7555;
	xor.b32  	%r7656, %r7655, %r7615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7656, 1;
	shr.b32 	%rhs, %r7656, 31;
	add.u32 	%r7657, %lhs, %rhs;
	}
	add.s32 	%r7658, %r7625, %r7657;
	xor.b32  	%r7659, %r7638, %r7639;
	xor.b32  	%r7660, %r7653, %r7638;
	and.b32  	%r7661, %r7660, %r7659;
	xor.b32  	%r7662, %r7661, %r7638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 5;
	shr.b32 	%rhs, %r7652, 27;
	add.u32 	%r7663, %lhs, %rhs;
	}
	add.s32 	%r7664, %r7658, %r7663;
	add.s32 	%r7665, %r7664, %r7662;
	add.s32 	%r7666, %r7665, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7638, 30;
	shr.b32 	%rhs, %r7638, 2;
	add.u32 	%r7667, %lhs, %rhs;
	}
	xor.b32  	%r7668, %r7495, %r7471;
	xor.b32  	%r7669, %r7668, %r7567;
	xor.b32  	%r7670, %r7669, %r7629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7670, 1;
	shr.b32 	%rhs, %r7670, 31;
	add.u32 	%r7671, %lhs, %rhs;
	}
	add.s32 	%r7672, %r7639, %r7671;
	xor.b32  	%r7673, %r7652, %r7653;
	xor.b32  	%r7674, %r7667, %r7652;
	and.b32  	%r7675, %r7674, %r7673;
	xor.b32  	%r7676, %r7675, %r7652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 5;
	shr.b32 	%rhs, %r7666, 27;
	add.u32 	%r7677, %lhs, %rhs;
	}
	add.s32 	%r7678, %r7672, %r7677;
	add.s32 	%r7679, %r7678, %r7676;
	add.s32 	%r7680, %r7679, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 30;
	shr.b32 	%rhs, %r7652, 2;
	add.u32 	%r7681, %lhs, %rhs;
	}
	xor.b32  	%r7682, %r7507, %r7483;
	xor.b32  	%r7683, %r7682, %r7579;
	xor.b32  	%r7684, %r7683, %r7643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7684, 1;
	shr.b32 	%rhs, %r7684, 31;
	add.u32 	%r7685, %lhs, %rhs;
	}
	add.s32 	%r7686, %r7653, %r7685;
	xor.b32  	%r7687, %r7666, %r7667;
	xor.b32  	%r7688, %r7681, %r7666;
	and.b32  	%r7689, %r7688, %r7687;
	xor.b32  	%r7690, %r7689, %r7666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7680, 5;
	shr.b32 	%rhs, %r7680, 27;
	add.u32 	%r7691, %lhs, %rhs;
	}
	add.s32 	%r7692, %r7686, %r7691;
	add.s32 	%r7693, %r7692, %r7690;
	add.s32 	%r7694, %r7693, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 30;
	shr.b32 	%rhs, %r7666, 2;
	add.u32 	%r7695, %lhs, %rhs;
	}
	xor.b32  	%r7696, %r7519, %r7495;
	xor.b32  	%r7697, %r7696, %r7591;
	xor.b32  	%r7698, %r7697, %r7657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7698, 1;
	shr.b32 	%rhs, %r7698, 31;
	add.u32 	%r7699, %lhs, %rhs;
	}
	add.s32 	%r7700, %r7667, %r7699;
	xor.b32  	%r7701, %r7680, %r7681;
	xor.b32  	%r7702, %r7695, %r7680;
	and.b32  	%r7703, %r7702, %r7701;
	xor.b32  	%r7704, %r7703, %r7680;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7694, 5;
	shr.b32 	%rhs, %r7694, 27;
	add.u32 	%r7705, %lhs, %rhs;
	}
	add.s32 	%r7706, %r7700, %r7705;
	add.s32 	%r7707, %r7706, %r7704;
	add.s32 	%r7708, %r7707, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7680, 30;
	shr.b32 	%rhs, %r7680, 2;
	add.u32 	%r7709, %lhs, %rhs;
	}
	xor.b32  	%r7710, %r7531, %r7507;
	xor.b32  	%r7711, %r7710, %r7603;
	xor.b32  	%r7712, %r7711, %r7671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7712, 1;
	shr.b32 	%rhs, %r7712, 31;
	add.u32 	%r7713, %lhs, %rhs;
	}
	add.s32 	%r7714, %r7681, %r7713;
	xor.b32  	%r7715, %r7694, %r7695;
	xor.b32  	%r7716, %r7709, %r7694;
	and.b32  	%r7717, %r7716, %r7715;
	xor.b32  	%r7718, %r7717, %r7694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7708, 5;
	shr.b32 	%rhs, %r7708, 27;
	add.u32 	%r7719, %lhs, %rhs;
	}
	add.s32 	%r7720, %r7714, %r7719;
	add.s32 	%r7721, %r7720, %r7718;
	add.s32 	%r7722, %r7721, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7694, 30;
	shr.b32 	%rhs, %r7694, 2;
	add.u32 	%r7723, %lhs, %rhs;
	}
	xor.b32  	%r7724, %r7543, %r7519;
	xor.b32  	%r7725, %r7724, %r7615;
	xor.b32  	%r7726, %r7725, %r7685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 1;
	shr.b32 	%rhs, %r7726, 31;
	add.u32 	%r7727, %lhs, %rhs;
	}
	add.s32 	%r7728, %r7695, %r7727;
	xor.b32  	%r7729, %r7708, %r7709;
	xor.b32  	%r7730, %r7723, %r7708;
	and.b32  	%r7731, %r7730, %r7729;
	xor.b32  	%r7732, %r7731, %r7708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7722, 5;
	shr.b32 	%rhs, %r7722, 27;
	add.u32 	%r7733, %lhs, %rhs;
	}
	add.s32 	%r7734, %r7728, %r7733;
	add.s32 	%r7735, %r7734, %r7732;
	add.s32 	%r7736, %r7735, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7708, 30;
	shr.b32 	%rhs, %r7708, 2;
	add.u32 	%r7737, %lhs, %rhs;
	}
	xor.b32  	%r7738, %r7555, %r7531;
	xor.b32  	%r7739, %r7738, %r7629;
	xor.b32  	%r7740, %r7739, %r7699;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7740, 1;
	shr.b32 	%rhs, %r7740, 31;
	add.u32 	%r7741, %lhs, %rhs;
	}
	add.s32 	%r7742, %r7709, %r7741;
	xor.b32  	%r7743, %r7722, %r7723;
	xor.b32  	%r7744, %r7737, %r7722;
	and.b32  	%r7745, %r7744, %r7743;
	xor.b32  	%r7746, %r7745, %r7722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7736, 5;
	shr.b32 	%rhs, %r7736, 27;
	add.u32 	%r7747, %lhs, %rhs;
	}
	add.s32 	%r7748, %r7742, %r7747;
	add.s32 	%r7749, %r7748, %r7746;
	add.s32 	%r7750, %r7749, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7722, 30;
	shr.b32 	%rhs, %r7722, 2;
	add.u32 	%r7751, %lhs, %rhs;
	}
	xor.b32  	%r7752, %r7567, %r7543;
	xor.b32  	%r7753, %r7752, %r7643;
	xor.b32  	%r7754, %r7753, %r7713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7754, 1;
	shr.b32 	%rhs, %r7754, 31;
	add.u32 	%r7755, %lhs, %rhs;
	}
	add.s32 	%r7756, %r7723, %r7755;
	xor.b32  	%r7757, %r7736, %r7737;
	xor.b32  	%r7758, %r7751, %r7736;
	and.b32  	%r7759, %r7758, %r7757;
	xor.b32  	%r7760, %r7759, %r7736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7750, 5;
	shr.b32 	%rhs, %r7750, 27;
	add.u32 	%r7761, %lhs, %rhs;
	}
	add.s32 	%r7762, %r7756, %r7761;
	add.s32 	%r7763, %r7762, %r7760;
	add.s32 	%r7764, %r7763, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7736, 30;
	shr.b32 	%rhs, %r7736, 2;
	add.u32 	%r7765, %lhs, %rhs;
	}
	xor.b32  	%r7766, %r7579, %r7555;
	xor.b32  	%r7767, %r7766, %r7657;
	xor.b32  	%r7768, %r7767, %r7727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7768, 1;
	shr.b32 	%rhs, %r7768, 31;
	add.u32 	%r7769, %lhs, %rhs;
	}
	add.s32 	%r7770, %r7737, %r7769;
	xor.b32  	%r7771, %r7750, %r7751;
	xor.b32  	%r7772, %r7765, %r7750;
	and.b32  	%r7773, %r7772, %r7771;
	xor.b32  	%r7774, %r7773, %r7750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7764, 5;
	shr.b32 	%rhs, %r7764, 27;
	add.u32 	%r7775, %lhs, %rhs;
	}
	add.s32 	%r7776, %r7770, %r7775;
	add.s32 	%r7777, %r7776, %r7774;
	add.s32 	%r7778, %r7777, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7750, 30;
	shr.b32 	%rhs, %r7750, 2;
	add.u32 	%r7779, %lhs, %rhs;
	}
	xor.b32  	%r7780, %r7591, %r7567;
	xor.b32  	%r7781, %r7780, %r7671;
	xor.b32  	%r7782, %r7781, %r7741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7782, 1;
	shr.b32 	%rhs, %r7782, 31;
	add.u32 	%r7783, %lhs, %rhs;
	}
	add.s32 	%r7784, %r7751, %r7783;
	xor.b32  	%r7785, %r7764, %r7765;
	xor.b32  	%r7786, %r7779, %r7764;
	and.b32  	%r7787, %r7786, %r7785;
	xor.b32  	%r7788, %r7787, %r7764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7778, 5;
	shr.b32 	%rhs, %r7778, 27;
	add.u32 	%r7789, %lhs, %rhs;
	}
	add.s32 	%r7790, %r7784, %r7789;
	add.s32 	%r7791, %r7790, %r7788;
	add.s32 	%r7792, %r7791, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7764, 30;
	shr.b32 	%rhs, %r7764, 2;
	add.u32 	%r7793, %lhs, %rhs;
	}
	xor.b32  	%r7794, %r7603, %r7579;
	xor.b32  	%r7795, %r7794, %r7685;
	xor.b32  	%r7796, %r7795, %r7755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7796, 1;
	shr.b32 	%rhs, %r7796, 31;
	add.u32 	%r7797, %lhs, %rhs;
	}
	add.s32 	%r7798, %r7765, %r7797;
	xor.b32  	%r7799, %r7778, %r7779;
	xor.b32  	%r7800, %r7793, %r7778;
	and.b32  	%r7801, %r7800, %r7799;
	xor.b32  	%r7802, %r7801, %r7778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7792, 5;
	shr.b32 	%rhs, %r7792, 27;
	add.u32 	%r7803, %lhs, %rhs;
	}
	add.s32 	%r7804, %r7798, %r7803;
	add.s32 	%r7805, %r7804, %r7802;
	add.s32 	%r7806, %r7805, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7778, 30;
	shr.b32 	%rhs, %r7778, 2;
	add.u32 	%r7807, %lhs, %rhs;
	}
	xor.b32  	%r7808, %r7615, %r7591;
	xor.b32  	%r7809, %r7808, %r7699;
	xor.b32  	%r7810, %r7809, %r7769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7810, 1;
	shr.b32 	%rhs, %r7810, 31;
	add.u32 	%r7811, %lhs, %rhs;
	}
	add.s32 	%r7812, %r7779, %r7811;
	xor.b32  	%r7813, %r7792, %r7793;
	xor.b32  	%r7814, %r7807, %r7792;
	and.b32  	%r7815, %r7814, %r7813;
	xor.b32  	%r7816, %r7815, %r7792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7806, 5;
	shr.b32 	%rhs, %r7806, 27;
	add.u32 	%r7817, %lhs, %rhs;
	}
	add.s32 	%r7818, %r7812, %r7817;
	add.s32 	%r7819, %r7818, %r7816;
	add.s32 	%r7820, %r7819, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7792, 30;
	shr.b32 	%rhs, %r7792, 2;
	add.u32 	%r7821, %lhs, %rhs;
	}
	xor.b32  	%r7822, %r7629, %r7603;
	xor.b32  	%r7823, %r7822, %r7713;
	xor.b32  	%r7824, %r7823, %r7783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7824, 1;
	shr.b32 	%rhs, %r7824, 31;
	add.u32 	%r7825, %lhs, %rhs;
	}
	add.s32 	%r7826, %r7793, %r7825;
	xor.b32  	%r7827, %r7806, %r7807;
	xor.b32  	%r7828, %r7821, %r7806;
	and.b32  	%r7829, %r7828, %r7827;
	xor.b32  	%r7830, %r7829, %r7806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7820, 5;
	shr.b32 	%rhs, %r7820, 27;
	add.u32 	%r7831, %lhs, %rhs;
	}
	add.s32 	%r7832, %r7826, %r7831;
	add.s32 	%r7833, %r7832, %r7830;
	add.s32 	%r7834, %r7833, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7806, 30;
	shr.b32 	%rhs, %r7806, 2;
	add.u32 	%r7835, %lhs, %rhs;
	}
	xor.b32  	%r7836, %r7643, %r7615;
	xor.b32  	%r7837, %r7836, %r7727;
	xor.b32  	%r7838, %r7837, %r7797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7838, 1;
	shr.b32 	%rhs, %r7838, 31;
	add.u32 	%r7839, %lhs, %rhs;
	}
	add.s32 	%r7840, %r7807, %r7839;
	xor.b32  	%r7841, %r7820, %r7821;
	xor.b32  	%r7842, %r7835, %r7820;
	and.b32  	%r7843, %r7842, %r7841;
	xor.b32  	%r7844, %r7843, %r7820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7834, 5;
	shr.b32 	%rhs, %r7834, 27;
	add.u32 	%r7845, %lhs, %rhs;
	}
	add.s32 	%r7846, %r7840, %r7845;
	add.s32 	%r7847, %r7846, %r7844;
	add.s32 	%r7848, %r7847, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7820, 30;
	shr.b32 	%rhs, %r7820, 2;
	add.u32 	%r7849, %lhs, %rhs;
	}
	xor.b32  	%r7850, %r7657, %r7629;
	xor.b32  	%r7851, %r7850, %r7741;
	xor.b32  	%r7852, %r7851, %r7811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7852, 1;
	shr.b32 	%rhs, %r7852, 31;
	add.u32 	%r7853, %lhs, %rhs;
	}
	add.s32 	%r7854, %r7821, %r7853;
	xor.b32  	%r7855, %r7834, %r7835;
	xor.b32  	%r7856, %r7849, %r7834;
	and.b32  	%r7857, %r7856, %r7855;
	xor.b32  	%r7858, %r7857, %r7834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7848, 5;
	shr.b32 	%rhs, %r7848, 27;
	add.u32 	%r7859, %lhs, %rhs;
	}
	add.s32 	%r7860, %r7854, %r7859;
	add.s32 	%r7861, %r7860, %r7858;
	add.s32 	%r7862, %r7861, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7834, 30;
	shr.b32 	%rhs, %r7834, 2;
	add.u32 	%r7863, %lhs, %rhs;
	}
	xor.b32  	%r7864, %r7671, %r7643;
	xor.b32  	%r7865, %r7864, %r7755;
	xor.b32  	%r7866, %r7865, %r7825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7866, 1;
	shr.b32 	%rhs, %r7866, 31;
	add.u32 	%r7867, %lhs, %rhs;
	}
	add.s32 	%r7868, %r7835, %r7867;
	xor.b32  	%r7869, %r7848, %r7849;
	xor.b32  	%r7870, %r7863, %r7848;
	and.b32  	%r7871, %r7870, %r7869;
	xor.b32  	%r7872, %r7871, %r7848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7862, 5;
	shr.b32 	%rhs, %r7862, 27;
	add.u32 	%r7873, %lhs, %rhs;
	}
	add.s32 	%r7874, %r7868, %r7873;
	add.s32 	%r7875, %r7874, %r7872;
	add.s32 	%r7876, %r7875, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7848, 30;
	shr.b32 	%rhs, %r7848, 2;
	add.u32 	%r7877, %lhs, %rhs;
	}
	xor.b32  	%r7878, %r7685, %r7657;
	xor.b32  	%r7879, %r7878, %r7769;
	xor.b32  	%r7880, %r7879, %r7839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7880, 1;
	shr.b32 	%rhs, %r7880, 31;
	add.u32 	%r7881, %lhs, %rhs;
	}
	add.s32 	%r7882, %r7849, %r7881;
	xor.b32  	%r7883, %r7862, %r7863;
	xor.b32  	%r7884, %r7877, %r7862;
	and.b32  	%r7885, %r7884, %r7883;
	xor.b32  	%r7886, %r7885, %r7862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7876, 5;
	shr.b32 	%rhs, %r7876, 27;
	add.u32 	%r7887, %lhs, %rhs;
	}
	add.s32 	%r7888, %r7882, %r7887;
	add.s32 	%r7889, %r7888, %r7886;
	add.s32 	%r7890, %r7889, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7862, 30;
	shr.b32 	%rhs, %r7862, 2;
	add.u32 	%r7891, %lhs, %rhs;
	}
	xor.b32  	%r7892, %r7699, %r7671;
	xor.b32  	%r7893, %r7892, %r7783;
	xor.b32  	%r7894, %r7893, %r7853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7894, 1;
	shr.b32 	%rhs, %r7894, 31;
	add.u32 	%r7895, %lhs, %rhs;
	}
	add.s32 	%r7896, %r7863, %r7895;
	xor.b32  	%r7897, %r7876, %r7877;
	xor.b32  	%r7898, %r7897, %r7891;
	add.s32 	%r7899, %r7896, %r7898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7890, 5;
	shr.b32 	%rhs, %r7890, 27;
	add.u32 	%r7900, %lhs, %rhs;
	}
	add.s32 	%r7901, %r7899, %r7900;
	add.s32 	%r7902, %r7901, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7876, 30;
	shr.b32 	%rhs, %r7876, 2;
	add.u32 	%r7903, %lhs, %rhs;
	}
	xor.b32  	%r7904, %r7713, %r7685;
	xor.b32  	%r7905, %r7904, %r7797;
	xor.b32  	%r7906, %r7905, %r7867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7906, 1;
	shr.b32 	%rhs, %r7906, 31;
	add.u32 	%r7907, %lhs, %rhs;
	}
	add.s32 	%r7908, %r7877, %r7907;
	xor.b32  	%r7909, %r7890, %r7891;
	xor.b32  	%r7910, %r7909, %r7903;
	add.s32 	%r7911, %r7908, %r7910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7902, 5;
	shr.b32 	%rhs, %r7902, 27;
	add.u32 	%r7912, %lhs, %rhs;
	}
	add.s32 	%r7913, %r7911, %r7912;
	add.s32 	%r7914, %r7913, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7890, 30;
	shr.b32 	%rhs, %r7890, 2;
	add.u32 	%r7915, %lhs, %rhs;
	}
	xor.b32  	%r7916, %r7727, %r7699;
	xor.b32  	%r7917, %r7916, %r7811;
	xor.b32  	%r7918, %r7917, %r7881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7918, 1;
	shr.b32 	%rhs, %r7918, 31;
	add.u32 	%r7919, %lhs, %rhs;
	}
	add.s32 	%r7920, %r7891, %r7919;
	xor.b32  	%r7921, %r7902, %r7903;
	xor.b32  	%r7922, %r7921, %r7915;
	add.s32 	%r7923, %r7920, %r7922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7914, 5;
	shr.b32 	%rhs, %r7914, 27;
	add.u32 	%r7924, %lhs, %rhs;
	}
	add.s32 	%r7925, %r7923, %r7924;
	add.s32 	%r7926, %r7925, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7902, 30;
	shr.b32 	%rhs, %r7902, 2;
	add.u32 	%r7927, %lhs, %rhs;
	}
	xor.b32  	%r7928, %r7741, %r7713;
	xor.b32  	%r7929, %r7928, %r7825;
	xor.b32  	%r7930, %r7929, %r7895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7930, 1;
	shr.b32 	%rhs, %r7930, 31;
	add.u32 	%r7931, %lhs, %rhs;
	}
	add.s32 	%r7932, %r7903, %r7931;
	xor.b32  	%r7933, %r7914, %r7915;
	xor.b32  	%r7934, %r7933, %r7927;
	add.s32 	%r7935, %r7932, %r7934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7926, 5;
	shr.b32 	%rhs, %r7926, 27;
	add.u32 	%r7936, %lhs, %rhs;
	}
	add.s32 	%r7937, %r7935, %r7936;
	add.s32 	%r7938, %r7937, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7914, 30;
	shr.b32 	%rhs, %r7914, 2;
	add.u32 	%r7939, %lhs, %rhs;
	}
	xor.b32  	%r7940, %r7755, %r7727;
	xor.b32  	%r7941, %r7940, %r7839;
	xor.b32  	%r7942, %r7941, %r7907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7942, 1;
	shr.b32 	%rhs, %r7942, 31;
	add.u32 	%r7943, %lhs, %rhs;
	}
	add.s32 	%r7944, %r7915, %r7943;
	xor.b32  	%r7945, %r7926, %r7927;
	xor.b32  	%r7946, %r7945, %r7939;
	add.s32 	%r7947, %r7944, %r7946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7938, 5;
	shr.b32 	%rhs, %r7938, 27;
	add.u32 	%r7948, %lhs, %rhs;
	}
	add.s32 	%r7949, %r7947, %r7948;
	add.s32 	%r7950, %r7949, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7926, 30;
	shr.b32 	%rhs, %r7926, 2;
	add.u32 	%r7951, %lhs, %rhs;
	}
	xor.b32  	%r7952, %r7769, %r7741;
	xor.b32  	%r7953, %r7952, %r7853;
	xor.b32  	%r7954, %r7953, %r7919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7954, 1;
	shr.b32 	%rhs, %r7954, 31;
	add.u32 	%r7955, %lhs, %rhs;
	}
	add.s32 	%r7956, %r7927, %r7955;
	xor.b32  	%r7957, %r7938, %r7939;
	xor.b32  	%r7958, %r7957, %r7951;
	add.s32 	%r7959, %r7956, %r7958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7950, 5;
	shr.b32 	%rhs, %r7950, 27;
	add.u32 	%r7960, %lhs, %rhs;
	}
	add.s32 	%r7961, %r7959, %r7960;
	add.s32 	%r7962, %r7961, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7938, 30;
	shr.b32 	%rhs, %r7938, 2;
	add.u32 	%r7963, %lhs, %rhs;
	}
	xor.b32  	%r7964, %r7783, %r7755;
	xor.b32  	%r7965, %r7964, %r7867;
	xor.b32  	%r7966, %r7965, %r7931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7966, 1;
	shr.b32 	%rhs, %r7966, 31;
	add.u32 	%r7967, %lhs, %rhs;
	}
	add.s32 	%r7968, %r7939, %r7967;
	xor.b32  	%r7969, %r7950, %r7951;
	xor.b32  	%r7970, %r7969, %r7963;
	add.s32 	%r7971, %r7968, %r7970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7962, 5;
	shr.b32 	%rhs, %r7962, 27;
	add.u32 	%r7972, %lhs, %rhs;
	}
	add.s32 	%r7973, %r7971, %r7972;
	add.s32 	%r7974, %r7973, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7950, 30;
	shr.b32 	%rhs, %r7950, 2;
	add.u32 	%r7975, %lhs, %rhs;
	}
	xor.b32  	%r7976, %r7797, %r7769;
	xor.b32  	%r7977, %r7976, %r7881;
	xor.b32  	%r7978, %r7977, %r7943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7978, 1;
	shr.b32 	%rhs, %r7978, 31;
	add.u32 	%r7979, %lhs, %rhs;
	}
	add.s32 	%r7980, %r7951, %r7979;
	xor.b32  	%r7981, %r7962, %r7963;
	xor.b32  	%r7982, %r7981, %r7975;
	add.s32 	%r7983, %r7980, %r7982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7974, 5;
	shr.b32 	%rhs, %r7974, 27;
	add.u32 	%r7984, %lhs, %rhs;
	}
	add.s32 	%r7985, %r7983, %r7984;
	add.s32 	%r7986, %r7985, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7962, 30;
	shr.b32 	%rhs, %r7962, 2;
	add.u32 	%r7987, %lhs, %rhs;
	}
	xor.b32  	%r7988, %r7811, %r7783;
	xor.b32  	%r7989, %r7988, %r7895;
	xor.b32  	%r7990, %r7989, %r7955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7990, 1;
	shr.b32 	%rhs, %r7990, 31;
	add.u32 	%r7991, %lhs, %rhs;
	}
	add.s32 	%r7992, %r7963, %r7991;
	xor.b32  	%r7993, %r7974, %r7975;
	xor.b32  	%r7994, %r7993, %r7987;
	add.s32 	%r7995, %r7992, %r7994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7986, 5;
	shr.b32 	%rhs, %r7986, 27;
	add.u32 	%r7996, %lhs, %rhs;
	}
	add.s32 	%r7997, %r7995, %r7996;
	add.s32 	%r7998, %r7997, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7974, 30;
	shr.b32 	%rhs, %r7974, 2;
	add.u32 	%r7999, %lhs, %rhs;
	}
	xor.b32  	%r8000, %r7825, %r7797;
	xor.b32  	%r8001, %r8000, %r7907;
	xor.b32  	%r8002, %r8001, %r7967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8002, 1;
	shr.b32 	%rhs, %r8002, 31;
	add.u32 	%r8003, %lhs, %rhs;
	}
	add.s32 	%r8004, %r7975, %r8003;
	xor.b32  	%r8005, %r7986, %r7987;
	xor.b32  	%r8006, %r8005, %r7999;
	add.s32 	%r8007, %r8004, %r8006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7998, 5;
	shr.b32 	%rhs, %r7998, 27;
	add.u32 	%r8008, %lhs, %rhs;
	}
	add.s32 	%r8009, %r8007, %r8008;
	add.s32 	%r8010, %r8009, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7986, 30;
	shr.b32 	%rhs, %r7986, 2;
	add.u32 	%r8011, %lhs, %rhs;
	}
	xor.b32  	%r8012, %r7839, %r7811;
	xor.b32  	%r8013, %r8012, %r7919;
	xor.b32  	%r8014, %r8013, %r7979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8014, 1;
	shr.b32 	%rhs, %r8014, 31;
	add.u32 	%r8015, %lhs, %rhs;
	}
	add.s32 	%r8016, %r7987, %r8015;
	xor.b32  	%r8017, %r7998, %r7999;
	xor.b32  	%r8018, %r8017, %r8011;
	add.s32 	%r8019, %r8016, %r8018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8010, 5;
	shr.b32 	%rhs, %r8010, 27;
	add.u32 	%r8020, %lhs, %rhs;
	}
	add.s32 	%r8021, %r8019, %r8020;
	add.s32 	%r8022, %r8021, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7998, 30;
	shr.b32 	%rhs, %r7998, 2;
	add.u32 	%r8023, %lhs, %rhs;
	}
	xor.b32  	%r8024, %r7853, %r7825;
	xor.b32  	%r8025, %r8024, %r7931;
	xor.b32  	%r8026, %r8025, %r7991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8026, 1;
	shr.b32 	%rhs, %r8026, 31;
	add.u32 	%r8027, %lhs, %rhs;
	}
	add.s32 	%r8028, %r7999, %r8027;
	xor.b32  	%r8029, %r8010, %r8011;
	xor.b32  	%r8030, %r8029, %r8023;
	add.s32 	%r8031, %r8028, %r8030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8022, 5;
	shr.b32 	%rhs, %r8022, 27;
	add.u32 	%r8032, %lhs, %rhs;
	}
	add.s32 	%r8033, %r8031, %r8032;
	add.s32 	%r8034, %r8033, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8010, 30;
	shr.b32 	%rhs, %r8010, 2;
	add.u32 	%r8035, %lhs, %rhs;
	}
	xor.b32  	%r8036, %r7867, %r7839;
	xor.b32  	%r8037, %r8036, %r7943;
	xor.b32  	%r8038, %r8037, %r8003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8038, 1;
	shr.b32 	%rhs, %r8038, 31;
	add.u32 	%r8039, %lhs, %rhs;
	}
	add.s32 	%r8040, %r8011, %r8039;
	xor.b32  	%r8041, %r8022, %r8023;
	xor.b32  	%r8042, %r8041, %r8035;
	add.s32 	%r8043, %r8040, %r8042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8034, 5;
	shr.b32 	%rhs, %r8034, 27;
	add.u32 	%r8044, %lhs, %rhs;
	}
	add.s32 	%r8045, %r8043, %r8044;
	add.s32 	%r8046, %r8045, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8022, 30;
	shr.b32 	%rhs, %r8022, 2;
	add.u32 	%r8047, %lhs, %rhs;
	}
	xor.b32  	%r8048, %r7881, %r7853;
	xor.b32  	%r8049, %r8048, %r7955;
	xor.b32  	%r8050, %r8049, %r8015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8050, 1;
	shr.b32 	%rhs, %r8050, 31;
	add.u32 	%r8051, %lhs, %rhs;
	}
	add.s32 	%r8052, %r8023, %r8051;
	xor.b32  	%r8053, %r8034, %r8035;
	xor.b32  	%r8054, %r8053, %r8047;
	add.s32 	%r8055, %r8052, %r8054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8046, 5;
	shr.b32 	%rhs, %r8046, 27;
	add.u32 	%r8056, %lhs, %rhs;
	}
	add.s32 	%r8057, %r8055, %r8056;
	add.s32 	%r8058, %r8057, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8034, 30;
	shr.b32 	%rhs, %r8034, 2;
	add.u32 	%r8059, %lhs, %rhs;
	}
	xor.b32  	%r8060, %r7895, %r7867;
	xor.b32  	%r8061, %r8060, %r7967;
	xor.b32  	%r8062, %r8061, %r8027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8062, 1;
	shr.b32 	%rhs, %r8062, 31;
	add.u32 	%r8063, %lhs, %rhs;
	}
	add.s32 	%r8064, %r8035, %r8063;
	xor.b32  	%r8065, %r8046, %r8047;
	xor.b32  	%r8066, %r8065, %r8059;
	add.s32 	%r8067, %r8064, %r8066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8058, 5;
	shr.b32 	%rhs, %r8058, 27;
	add.u32 	%r8068, %lhs, %rhs;
	}
	add.s32 	%r8069, %r8067, %r8068;
	add.s32 	%r8070, %r8069, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8046, 30;
	shr.b32 	%rhs, %r8046, 2;
	add.u32 	%r8071, %lhs, %rhs;
	}
	xor.b32  	%r8072, %r7907, %r7881;
	xor.b32  	%r8073, %r8072, %r7979;
	xor.b32  	%r8074, %r8073, %r8039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8074, 1;
	shr.b32 	%rhs, %r8074, 31;
	add.u32 	%r8075, %lhs, %rhs;
	}
	add.s32 	%r8076, %r8047, %r8075;
	xor.b32  	%r8077, %r8058, %r8059;
	xor.b32  	%r8078, %r8077, %r8071;
	add.s32 	%r8079, %r8076, %r8078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8070, 5;
	shr.b32 	%rhs, %r8070, 27;
	add.u32 	%r8080, %lhs, %rhs;
	}
	add.s32 	%r8081, %r8079, %r8080;
	add.s32 	%r8082, %r8081, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8058, 30;
	shr.b32 	%rhs, %r8058, 2;
	add.u32 	%r8083, %lhs, %rhs;
	}
	xor.b32  	%r8084, %r7919, %r7895;
	xor.b32  	%r8085, %r8084, %r7991;
	xor.b32  	%r8086, %r8085, %r8051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8086, 1;
	shr.b32 	%rhs, %r8086, 31;
	add.u32 	%r8087, %lhs, %rhs;
	}
	add.s32 	%r8088, %r8059, %r8087;
	xor.b32  	%r8089, %r8070, %r8071;
	xor.b32  	%r8090, %r8089, %r8083;
	add.s32 	%r8091, %r8088, %r8090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8082, 5;
	shr.b32 	%rhs, %r8082, 27;
	add.u32 	%r8092, %lhs, %rhs;
	}
	add.s32 	%r8093, %r8091, %r8092;
	add.s32 	%r8094, %r8093, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8070, 30;
	shr.b32 	%rhs, %r8070, 2;
	add.u32 	%r8095, %lhs, %rhs;
	}
	xor.b32  	%r8096, %r7931, %r7907;
	xor.b32  	%r8097, %r8096, %r8003;
	xor.b32  	%r8098, %r8097, %r8063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8098, 1;
	shr.b32 	%rhs, %r8098, 31;
	add.u32 	%r8099, %lhs, %rhs;
	}
	add.s32 	%r8100, %r8071, %r8099;
	xor.b32  	%r8101, %r8082, %r8083;
	xor.b32  	%r8102, %r8101, %r8095;
	add.s32 	%r8103, %r8100, %r8102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8094, 5;
	shr.b32 	%rhs, %r8094, 27;
	add.u32 	%r8104, %lhs, %rhs;
	}
	add.s32 	%r8105, %r8103, %r8104;
	add.s32 	%r8106, %r8105, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8082, 30;
	shr.b32 	%rhs, %r8082, 2;
	add.u32 	%r8107, %lhs, %rhs;
	}
	xor.b32  	%r8108, %r7943, %r7919;
	xor.b32  	%r8109, %r8108, %r8015;
	xor.b32  	%r8110, %r8109, %r8075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8110, 1;
	shr.b32 	%rhs, %r8110, 31;
	add.u32 	%r8111, %lhs, %rhs;
	}
	add.s32 	%r8112, %r8083, %r8111;
	xor.b32  	%r8113, %r8094, %r8095;
	xor.b32  	%r8114, %r8113, %r8107;
	add.s32 	%r8115, %r8112, %r8114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8106, 5;
	shr.b32 	%rhs, %r8106, 27;
	add.u32 	%r8116, %lhs, %rhs;
	}
	add.s32 	%r8117, %r8115, %r8116;
	add.s32 	%r8118, %r8117, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8094, 30;
	shr.b32 	%rhs, %r8094, 2;
	add.u32 	%r8119, %lhs, %rhs;
	}
	xor.b32  	%r8120, %r7955, %r7931;
	xor.b32  	%r8121, %r8120, %r8027;
	xor.b32  	%r8122, %r8121, %r8087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8122, 1;
	shr.b32 	%rhs, %r8122, 31;
	add.u32 	%r8123, %lhs, %rhs;
	}
	xor.b32  	%r8124, %r8106, %r8107;
	xor.b32  	%r8125, %r8124, %r8119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8118, 5;
	shr.b32 	%rhs, %r8118, 27;
	add.u32 	%r8126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8106, 30;
	shr.b32 	%rhs, %r8106, 2;
	add.u32 	%r8127, %lhs, %rhs;
	}
	add.s32 	%r8128, %r7174, %r8095;
	add.s32 	%r8129, %r8128, %r8123;
	add.s32 	%r8130, %r8129, %r8125;
	add.s32 	%r8131, %r8130, %r8126;
	add.s32 	%r8132, %r8131, -899497514;
	st.local.u32 	[%rd10], %r8132;
	add.s32 	%r8133, %r8118, %r7173;
	st.local.u32 	[%rd10+4], %r8133;
	add.s32 	%r8134, %r8127, %r7172;
	st.local.u32 	[%rd10+8], %r8134;
	add.s32 	%r8135, %r8119, %r7171;
	st.local.u32 	[%rd10+12], %r8135;
	add.s32 	%r8136, %r8107, %r7175;
	st.local.u32 	[%rd10+16], %r8136;
	st.local.u32 	[%rd10+20], %r15306;
	st.local.u32 	[%rd10+24], %r15305;
	st.local.u32 	[%rd10+28], %r15304;
	st.local.u32 	[%rd10+32], %r15303;
	st.local.u32 	[%rd10+36], %r15310;
	st.local.u32 	[%rd10+40], %r15309;
	st.local.u32 	[%rd10+44], %r15308;
	st.local.u32 	[%rd10+48], %r15307;
	st.local.u32 	[%rd10+52], %r15314;
	st.local.u32 	[%rd10+56], %r15313;
	st.local.u32 	[%rd10+60], %r15312;
	st.local.u32 	[%rd10+64], %r15311;
	st.local.u32 	[%rd10+68], %r15318;
	st.local.u32 	[%rd10+72], %r15317;
	st.local.u32 	[%rd10+76], %r15316;
	bra.uni 	BB6_114;

BB6_66:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_81:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_73:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_88:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_69:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_84:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_76:
	mov.u32 	%r15338, %r167;
	bra.uni 	BB6_113;

BB6_91:
	mov.u32 	%r15338, %r167;

BB6_113:
	ld.local.u32 	%r8801, [%rd10+20];
	or.b32  	%r8802, %r8801, %r15338;
	ld.local.u32 	%r8803, [%rd10+24];
	ld.local.u32 	%r8804, [%rd10+28];
	ld.local.u32 	%r8805, [%rd10+32];
	ld.local.u32 	%r8806, [%rd10+36];
	ld.local.u32 	%r8807, [%rd10+40];
	ld.local.u32 	%r8808, [%rd10+44];
	ld.local.u32 	%r8809, [%rd10+48];
	ld.local.u32 	%r8810, [%rd10+52];
	ld.local.u32 	%r8811, [%rd10+56];
	ld.local.u32 	%r8812, [%rd10+60];
	ld.local.u32 	%r8813, [%rd10+64];
	ld.local.u32 	%r8814, [%rd10+68];
	ld.local.u32 	%r8815, [%rd10+72];
	ld.local.u32 	%r8816, [%rd10+76];
	ld.local.u32 	%r8817, [%rd10+80];
	st.local.u32 	[%rd10+20], %r8802;
	or.b32  	%r8818, %r8803, %r168;
	st.local.u32 	[%rd10+24], %r8818;
	or.b32  	%r8819, %r8804, %r169;
	st.local.u32 	[%rd10+28], %r8819;
	or.b32  	%r8820, %r8805, %r170;
	st.local.u32 	[%rd10+32], %r8820;
	or.b32  	%r8821, %r8806, %r171;
	st.local.u32 	[%rd10+36], %r8821;
	or.b32  	%r8822, %r8807, %r172;
	st.local.u32 	[%rd10+40], %r8822;
	or.b32  	%r8823, %r8808, %r173;
	st.local.u32 	[%rd10+44], %r8823;
	or.b32  	%r8824, %r8809, %r174;
	st.local.u32 	[%rd10+48], %r8824;
	or.b32  	%r8825, %r8810, %r175;
	st.local.u32 	[%rd10+52], %r8825;
	or.b32  	%r8826, %r8811, %r176;
	st.local.u32 	[%rd10+56], %r8826;
	or.b32  	%r8827, %r8812, %r177;
	st.local.u32 	[%rd10+60], %r8827;
	or.b32  	%r8828, %r8813, %r178;
	st.local.u32 	[%rd10+64], %r8828;
	or.b32  	%r8829, %r8814, %r179;
	st.local.u32 	[%rd10+68], %r8829;
	or.b32  	%r8830, %r8815, %r180;
	st.local.u32 	[%rd10+72], %r8830;
	or.b32  	%r8831, %r8816, %r181;
	st.local.u32 	[%rd10+76], %r8831;
	or.b32  	%r15315, %r8817, %r182;

BB6_114:
	st.local.u32 	[%rd10+80], %r15315;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd37;
	call.uni 
	sha1_hmac_final, 
	(
	param0
	);
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r9034, [%rd10+88];
	ld.local.u32 	%r9035, [%rd10+92];
	ld.local.u32 	%r9036, [%rd10+96];
	ld.local.u32 	%r9037, [%rd10+100];
	ld.local.u32 	%r9038, [%rd10+104];
	mul.wide.s32 	%rd43, %r1, 140;
	add.s64 	%rd44, %rd13, %rd43;
	st.global.u32 	[%rd44+120], %r9034;
	st.global.u32 	[%rd44+124], %r9035;
	st.global.u32 	[%rd44+128], %r9036;
	st.global.u32 	[%rd44+132], %r9037;
	st.global.u32 	[%rd44+136], %r9038;
	xor.b32  	%r8897, %r9034, 909522486;
	xor.b32  	%r8893, %r9035, 909522486;
	xor.b32  	%r8889, %r9036, 909522486;
	xor.b32  	%r8885, %r9037, 909522486;
	xor.b32  	%r8881, %r9038, 909522486;
	mov.u32 	%r9033, 0;
	mov.u32 	%r8877, 909522486;
	mov.u32 	%r9031, 12816;
	// inline asm
	prmt.b32 %r8832, %r9033, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8836, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8840, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8844, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8848, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8852, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8856, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8860, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8864, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8868, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8872, %r8877, %r8877, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8876, %r8877, %r8881, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8880, %r8881, %r8885, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8884, %r8885, %r8889, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8888, %r8889, %r8893, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8892, %r8893, %r8897, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8896, %r8897, %r9033, %r9031;
	// inline asm
	mov.u32 	%r9039, 1732584193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9039, 5;
	shr.b32 	%rhs, %r9039, 27;
	add.u32 	%r9040, %lhs, %rhs;
	}
	add.s32 	%r9041, %r8896, %r9040;
	add.s32 	%r9042, %r9041, -1223673721;
	mov.u32 	%r9043, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9043, 30;
	shr.b32 	%rhs, %r9043, 2;
	add.u32 	%r9044, %lhs, %rhs;
	}
	or.b32  	%r9045, %r9044, -1732584194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9042, 5;
	shr.b32 	%rhs, %r9042, 27;
	add.u32 	%r9046, %lhs, %rhs;
	}
	add.s32 	%r9047, %r8892, %r9046;
	add.s32 	%r9048, %r9047, %r9045;
	add.s32 	%r9049, %r9048, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9039, 30;
	shr.b32 	%rhs, %r9039, 2;
	add.u32 	%r9050, %lhs, %rhs;
	}
	xor.b32  	%r9051, %r9050, %r9044;
	and.b32  	%r9052, %r9051, %r9042;
	xor.b32  	%r9053, %r9052, %r9044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9049, 5;
	shr.b32 	%rhs, %r9049, 27;
	add.u32 	%r9054, %lhs, %rhs;
	}
	add.s32 	%r9055, %r8888, %r9054;
	add.s32 	%r9056, %r9055, %r9053;
	add.s32 	%r9057, %r9056, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9042, 30;
	shr.b32 	%rhs, %r9042, 2;
	add.u32 	%r9058, %lhs, %rhs;
	}
	xor.b32  	%r9059, %r9058, %r9050;
	and.b32  	%r9060, %r9059, %r9049;
	xor.b32  	%r9061, %r9060, %r9050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9057, 5;
	shr.b32 	%rhs, %r9057, 27;
	add.u32 	%r9062, %lhs, %rhs;
	}
	add.s32 	%r9063, %r8884, %r9044;
	add.s32 	%r9064, %r9063, %r9062;
	add.s32 	%r9065, %r9064, %r9061;
	add.s32 	%r9066, %r9065, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9049, 30;
	shr.b32 	%rhs, %r9049, 2;
	add.u32 	%r9067, %lhs, %rhs;
	}
	xor.b32  	%r9068, %r9067, %r9058;
	and.b32  	%r9069, %r9068, %r9057;
	xor.b32  	%r9070, %r9069, %r9058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9066, 5;
	shr.b32 	%rhs, %r9066, 27;
	add.u32 	%r9071, %lhs, %rhs;
	}
	add.s32 	%r9072, %r8880, %r9050;
	add.s32 	%r9073, %r9072, %r9071;
	add.s32 	%r9074, %r9073, %r9070;
	add.s32 	%r9075, %r9074, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9057, 30;
	shr.b32 	%rhs, %r9057, 2;
	add.u32 	%r9076, %lhs, %rhs;
	}
	xor.b32  	%r9077, %r9076, %r9067;
	and.b32  	%r9078, %r9077, %r9066;
	xor.b32  	%r9079, %r9078, %r9067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9075, 5;
	shr.b32 	%rhs, %r9075, 27;
	add.u32 	%r9080, %lhs, %rhs;
	}
	add.s32 	%r9081, %r8876, %r9058;
	add.s32 	%r9082, %r9081, %r9080;
	add.s32 	%r9083, %r9082, %r9079;
	add.s32 	%r9084, %r9083, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9066, 30;
	shr.b32 	%rhs, %r9066, 2;
	add.u32 	%r9085, %lhs, %rhs;
	}
	xor.b32  	%r9086, %r9085, %r9076;
	and.b32  	%r9087, %r9086, %r9075;
	xor.b32  	%r9088, %r9087, %r9076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9084, 5;
	shr.b32 	%rhs, %r9084, 27;
	add.u32 	%r9089, %lhs, %rhs;
	}
	add.s32 	%r9090, %r8872, %r9067;
	add.s32 	%r9091, %r9090, %r9089;
	add.s32 	%r9092, %r9091, %r9088;
	add.s32 	%r9093, %r9092, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9075, 30;
	shr.b32 	%rhs, %r9075, 2;
	add.u32 	%r9094, %lhs, %rhs;
	}
	xor.b32  	%r9095, %r9094, %r9085;
	and.b32  	%r9096, %r9095, %r9084;
	xor.b32  	%r9097, %r9096, %r9085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9093, 5;
	shr.b32 	%rhs, %r9093, 27;
	add.u32 	%r9098, %lhs, %rhs;
	}
	add.s32 	%r9099, %r8868, %r9076;
	add.s32 	%r9100, %r9099, %r9098;
	add.s32 	%r9101, %r9100, %r9097;
	add.s32 	%r9102, %r9101, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9084, 30;
	shr.b32 	%rhs, %r9084, 2;
	add.u32 	%r9103, %lhs, %rhs;
	}
	xor.b32  	%r9104, %r9103, %r9094;
	and.b32  	%r9105, %r9104, %r9093;
	xor.b32  	%r9106, %r9105, %r9094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9102, 5;
	shr.b32 	%rhs, %r9102, 27;
	add.u32 	%r9107, %lhs, %rhs;
	}
	add.s32 	%r9108, %r8864, %r9085;
	add.s32 	%r9109, %r9108, %r9107;
	add.s32 	%r9110, %r9109, %r9106;
	add.s32 	%r9111, %r9110, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9093, 30;
	shr.b32 	%rhs, %r9093, 2;
	add.u32 	%r9112, %lhs, %rhs;
	}
	xor.b32  	%r9113, %r9112, %r9103;
	and.b32  	%r9114, %r9113, %r9102;
	xor.b32  	%r9115, %r9114, %r9103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9111, 5;
	shr.b32 	%rhs, %r9111, 27;
	add.u32 	%r9116, %lhs, %rhs;
	}
	add.s32 	%r9117, %r8860, %r9094;
	add.s32 	%r9118, %r9117, %r9116;
	add.s32 	%r9119, %r9118, %r9115;
	add.s32 	%r9120, %r9119, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9102, 30;
	shr.b32 	%rhs, %r9102, 2;
	add.u32 	%r9121, %lhs, %rhs;
	}
	xor.b32  	%r9122, %r9121, %r9112;
	and.b32  	%r9123, %r9122, %r9111;
	xor.b32  	%r9124, %r9123, %r9112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9120, 5;
	shr.b32 	%rhs, %r9120, 27;
	add.u32 	%r9125, %lhs, %rhs;
	}
	add.s32 	%r9126, %r8856, %r9103;
	add.s32 	%r9127, %r9126, %r9125;
	add.s32 	%r9128, %r9127, %r9124;
	add.s32 	%r9129, %r9128, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9111, 30;
	shr.b32 	%rhs, %r9111, 2;
	add.u32 	%r9130, %lhs, %rhs;
	}
	xor.b32  	%r9131, %r9130, %r9121;
	and.b32  	%r9132, %r9131, %r9120;
	xor.b32  	%r9133, %r9132, %r9121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9129, 5;
	shr.b32 	%rhs, %r9129, 27;
	add.u32 	%r9134, %lhs, %rhs;
	}
	add.s32 	%r9135, %r8852, %r9112;
	add.s32 	%r9136, %r9135, %r9134;
	add.s32 	%r9137, %r9136, %r9133;
	add.s32 	%r9138, %r9137, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9120, 30;
	shr.b32 	%rhs, %r9120, 2;
	add.u32 	%r9139, %lhs, %rhs;
	}
	xor.b32  	%r9140, %r9139, %r9130;
	and.b32  	%r9141, %r9140, %r9129;
	xor.b32  	%r9142, %r9141, %r9130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9138, 5;
	shr.b32 	%rhs, %r9138, 27;
	add.u32 	%r9143, %lhs, %rhs;
	}
	add.s32 	%r9144, %r8848, %r9121;
	add.s32 	%r9145, %r9144, %r9143;
	add.s32 	%r9146, %r9145, %r9142;
	add.s32 	%r9147, %r9146, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9129, 30;
	shr.b32 	%rhs, %r9129, 2;
	add.u32 	%r9148, %lhs, %rhs;
	}
	xor.b32  	%r9149, %r9148, %r9139;
	and.b32  	%r9150, %r9149, %r9138;
	xor.b32  	%r9151, %r9150, %r9139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9147, 5;
	shr.b32 	%rhs, %r9147, 27;
	add.u32 	%r9152, %lhs, %rhs;
	}
	add.s32 	%r9153, %r8844, %r9130;
	add.s32 	%r9154, %r9153, %r9152;
	add.s32 	%r9155, %r9154, %r9151;
	add.s32 	%r9156, %r9155, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9138, 30;
	shr.b32 	%rhs, %r9138, 2;
	add.u32 	%r9157, %lhs, %rhs;
	}
	xor.b32  	%r9158, %r9157, %r9148;
	and.b32  	%r9159, %r9158, %r9147;
	xor.b32  	%r9160, %r9159, %r9148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9156, 5;
	shr.b32 	%rhs, %r9156, 27;
	add.u32 	%r9161, %lhs, %rhs;
	}
	add.s32 	%r9162, %r8840, %r9139;
	add.s32 	%r9163, %r9162, %r9161;
	add.s32 	%r9164, %r9163, %r9160;
	add.s32 	%r9165, %r9164, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9147, 30;
	shr.b32 	%rhs, %r9147, 2;
	add.u32 	%r9166, %lhs, %rhs;
	}
	xor.b32  	%r9167, %r9166, %r9157;
	and.b32  	%r9168, %r9167, %r9156;
	xor.b32  	%r9169, %r9168, %r9157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9165, 5;
	shr.b32 	%rhs, %r9165, 27;
	add.u32 	%r9170, %lhs, %rhs;
	}
	add.s32 	%r9171, %r8836, %r9148;
	add.s32 	%r9172, %r9171, %r9170;
	add.s32 	%r9173, %r9172, %r9169;
	add.s32 	%r9174, %r9173, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9156, 30;
	shr.b32 	%rhs, %r9156, 2;
	add.u32 	%r9175, %lhs, %rhs;
	}
	xor.b32  	%r9176, %r8864, %r8844;
	xor.b32  	%r9177, %r9176, %r8888;
	xor.b32  	%r9178, %r9177, %r8896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9178, 1;
	shr.b32 	%rhs, %r9178, 31;
	add.u32 	%r9179, %lhs, %rhs;
	}
	add.s32 	%r9180, %r9157, %r9179;
	xor.b32  	%r9181, %r9175, %r9166;
	and.b32  	%r9182, %r9181, %r9165;
	xor.b32  	%r9183, %r9182, %r9166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9174, 5;
	shr.b32 	%rhs, %r9174, 27;
	add.u32 	%r9184, %lhs, %rhs;
	}
	add.s32 	%r9185, %r9180, %r9184;
	add.s32 	%r9186, %r9185, %r9183;
	add.s32 	%r9187, %r9186, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9165, 30;
	shr.b32 	%rhs, %r9165, 2;
	add.u32 	%r9188, %lhs, %rhs;
	}
	xor.b32  	%r9189, %r8860, %r8840;
	xor.b32  	%r9190, %r9189, %r8884;
	xor.b32  	%r9191, %r9190, %r8892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9191, 1;
	shr.b32 	%rhs, %r9191, 31;
	add.u32 	%r9192, %lhs, %rhs;
	}
	add.s32 	%r9193, %r9166, %r9192;
	xor.b32  	%r9194, %r9188, %r9175;
	and.b32  	%r9195, %r9194, %r9174;
	xor.b32  	%r9196, %r9195, %r9175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9187, 5;
	shr.b32 	%rhs, %r9187, 27;
	add.u32 	%r9197, %lhs, %rhs;
	}
	add.s32 	%r9198, %r9193, %r9197;
	add.s32 	%r9199, %r9198, %r9196;
	add.s32 	%r9200, %r9199, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9174, 30;
	shr.b32 	%rhs, %r9174, 2;
	add.u32 	%r9201, %lhs, %rhs;
	}
	xor.b32  	%r9202, %r8856, %r8836;
	xor.b32  	%r9203, %r9202, %r8880;
	xor.b32  	%r9204, %r9203, %r8888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9204, 1;
	shr.b32 	%rhs, %r9204, 31;
	add.u32 	%r9205, %lhs, %rhs;
	}
	add.s32 	%r9206, %r9175, %r9205;
	xor.b32  	%r9207, %r9201, %r9188;
	and.b32  	%r9208, %r9207, %r9187;
	xor.b32  	%r9209, %r9208, %r9188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9200, 5;
	shr.b32 	%rhs, %r9200, 27;
	add.u32 	%r9210, %lhs, %rhs;
	}
	add.s32 	%r9211, %r9206, %r9210;
	add.s32 	%r9212, %r9211, %r9209;
	add.s32 	%r9213, %r9212, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9187, 30;
	shr.b32 	%rhs, %r9187, 2;
	add.u32 	%r9214, %lhs, %rhs;
	}
	xor.b32  	%r9215, %r8876, %r8852;
	xor.b32  	%r9216, %r9215, %r8884;
	xor.b32  	%r9217, %r9216, %r9179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9217, 1;
	shr.b32 	%rhs, %r9217, 31;
	add.u32 	%r9218, %lhs, %rhs;
	}
	add.s32 	%r9219, %r9188, %r9218;
	xor.b32  	%r9220, %r9214, %r9201;
	and.b32  	%r9221, %r9220, %r9200;
	xor.b32  	%r9222, %r9221, %r9201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9213, 5;
	shr.b32 	%rhs, %r9213, 27;
	add.u32 	%r9223, %lhs, %rhs;
	}
	add.s32 	%r9224, %r9219, %r9223;
	add.s32 	%r9225, %r9224, %r9222;
	add.s32 	%r9226, %r9225, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9200, 30;
	shr.b32 	%rhs, %r9200, 2;
	add.u32 	%r9227, %lhs, %rhs;
	}
	xor.b32  	%r9228, %r8872, %r8848;
	xor.b32  	%r9229, %r9228, %r8880;
	xor.b32  	%r9230, %r9229, %r9192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9230, 1;
	shr.b32 	%rhs, %r9230, 31;
	add.u32 	%r9231, %lhs, %rhs;
	}
	add.s32 	%r9232, %r9201, %r9231;
	xor.b32  	%r9233, %r9213, %r9214;
	xor.b32  	%r9234, %r9233, %r9227;
	add.s32 	%r9235, %r9232, %r9234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9226, 5;
	shr.b32 	%rhs, %r9226, 27;
	add.u32 	%r9236, %lhs, %rhs;
	}
	add.s32 	%r9237, %r9235, %r9236;
	add.s32 	%r9238, %r9237, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9213, 30;
	shr.b32 	%rhs, %r9213, 2;
	add.u32 	%r9239, %lhs, %rhs;
	}
	xor.b32  	%r9240, %r8868, %r8844;
	xor.b32  	%r9241, %r9240, %r8876;
	xor.b32  	%r9242, %r9241, %r9205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9242, 1;
	shr.b32 	%rhs, %r9242, 31;
	add.u32 	%r9243, %lhs, %rhs;
	}
	add.s32 	%r9244, %r9214, %r9243;
	xor.b32  	%r9245, %r9226, %r9227;
	xor.b32  	%r9246, %r9245, %r9239;
	add.s32 	%r9247, %r9244, %r9246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9238, 5;
	shr.b32 	%rhs, %r9238, 27;
	add.u32 	%r9248, %lhs, %rhs;
	}
	add.s32 	%r9249, %r9247, %r9248;
	add.s32 	%r9250, %r9249, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9226, 30;
	shr.b32 	%rhs, %r9226, 2;
	add.u32 	%r9251, %lhs, %rhs;
	}
	xor.b32  	%r9252, %r8864, %r8840;
	xor.b32  	%r9253, %r9252, %r8872;
	xor.b32  	%r9254, %r9253, %r9218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9254, 1;
	shr.b32 	%rhs, %r9254, 31;
	add.u32 	%r9255, %lhs, %rhs;
	}
	add.s32 	%r9256, %r9227, %r9255;
	xor.b32  	%r9257, %r9238, %r9239;
	xor.b32  	%r9258, %r9257, %r9251;
	add.s32 	%r9259, %r9256, %r9258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9250, 5;
	shr.b32 	%rhs, %r9250, 27;
	add.u32 	%r9260, %lhs, %rhs;
	}
	add.s32 	%r9261, %r9259, %r9260;
	add.s32 	%r9262, %r9261, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9238, 30;
	shr.b32 	%rhs, %r9238, 2;
	add.u32 	%r9263, %lhs, %rhs;
	}
	xor.b32  	%r9264, %r8860, %r8836;
	xor.b32  	%r9265, %r9264, %r8868;
	xor.b32  	%r9266, %r9265, %r9231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9266, 1;
	shr.b32 	%rhs, %r9266, 31;
	add.u32 	%r9267, %lhs, %rhs;
	}
	add.s32 	%r9268, %r9239, %r9267;
	xor.b32  	%r9269, %r9250, %r9251;
	xor.b32  	%r9270, %r9269, %r9263;
	add.s32 	%r9271, %r9268, %r9270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9262, 5;
	shr.b32 	%rhs, %r9262, 27;
	add.u32 	%r9272, %lhs, %rhs;
	}
	add.s32 	%r9273, %r9271, %r9272;
	add.s32 	%r9274, %r9273, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9250, 30;
	shr.b32 	%rhs, %r9250, 2;
	add.u32 	%r9275, %lhs, %rhs;
	}
	xor.b32  	%r9276, %r8864, %r8856;
	xor.b32  	%r9277, %r9276, %r9179;
	xor.b32  	%r9278, %r9277, %r9243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9278, 1;
	shr.b32 	%rhs, %r9278, 31;
	add.u32 	%r9279, %lhs, %rhs;
	}
	add.s32 	%r9280, %r9251, %r9279;
	xor.b32  	%r9281, %r9262, %r9263;
	xor.b32  	%r9282, %r9281, %r9275;
	add.s32 	%r9283, %r9280, %r9282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9274, 5;
	shr.b32 	%rhs, %r9274, 27;
	add.u32 	%r9284, %lhs, %rhs;
	}
	add.s32 	%r9285, %r9283, %r9284;
	add.s32 	%r9286, %r9285, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9262, 30;
	shr.b32 	%rhs, %r9262, 2;
	add.u32 	%r9287, %lhs, %rhs;
	}
	xor.b32  	%r9288, %r8860, %r8852;
	xor.b32  	%r9289, %r9288, %r9192;
	xor.b32  	%r9290, %r9289, %r9255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9290, 1;
	shr.b32 	%rhs, %r9290, 31;
	add.u32 	%r9291, %lhs, %rhs;
	}
	add.s32 	%r9292, %r9263, %r9291;
	xor.b32  	%r9293, %r9274, %r9275;
	xor.b32  	%r9294, %r9293, %r9287;
	add.s32 	%r9295, %r9292, %r9294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9286, 5;
	shr.b32 	%rhs, %r9286, 27;
	add.u32 	%r9296, %lhs, %rhs;
	}
	add.s32 	%r9297, %r9295, %r9296;
	add.s32 	%r9298, %r9297, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9274, 30;
	shr.b32 	%rhs, %r9274, 2;
	add.u32 	%r9299, %lhs, %rhs;
	}
	xor.b32  	%r9300, %r8856, %r8848;
	xor.b32  	%r9301, %r9300, %r9205;
	xor.b32  	%r9302, %r9301, %r9267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9302, 1;
	shr.b32 	%rhs, %r9302, 31;
	add.u32 	%r9303, %lhs, %rhs;
	}
	add.s32 	%r9304, %r9275, %r9303;
	xor.b32  	%r9305, %r9286, %r9287;
	xor.b32  	%r9306, %r9305, %r9299;
	add.s32 	%r9307, %r9304, %r9306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9298, 5;
	shr.b32 	%rhs, %r9298, 27;
	add.u32 	%r9308, %lhs, %rhs;
	}
	add.s32 	%r9309, %r9307, %r9308;
	add.s32 	%r9310, %r9309, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9286, 30;
	shr.b32 	%rhs, %r9286, 2;
	add.u32 	%r9311, %lhs, %rhs;
	}
	xor.b32  	%r9312, %r8852, %r8844;
	xor.b32  	%r9313, %r9312, %r9218;
	xor.b32  	%r9314, %r9313, %r9279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9314, 1;
	shr.b32 	%rhs, %r9314, 31;
	add.u32 	%r9315, %lhs, %rhs;
	}
	add.s32 	%r9316, %r9287, %r9315;
	xor.b32  	%r9317, %r9298, %r9299;
	xor.b32  	%r9318, %r9317, %r9311;
	add.s32 	%r9319, %r9316, %r9318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9310, 5;
	shr.b32 	%rhs, %r9310, 27;
	add.u32 	%r9320, %lhs, %rhs;
	}
	add.s32 	%r9321, %r9319, %r9320;
	add.s32 	%r9322, %r9321, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9298, 30;
	shr.b32 	%rhs, %r9298, 2;
	add.u32 	%r9323, %lhs, %rhs;
	}
	xor.b32  	%r9324, %r8848, %r8840;
	xor.b32  	%r9325, %r9324, %r9231;
	xor.b32  	%r9326, %r9325, %r9291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9326, 1;
	shr.b32 	%rhs, %r9326, 31;
	add.u32 	%r9327, %lhs, %rhs;
	}
	add.s32 	%r9328, %r9299, %r9327;
	xor.b32  	%r9329, %r9310, %r9311;
	xor.b32  	%r9330, %r9329, %r9323;
	add.s32 	%r9331, %r9328, %r9330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9322, 5;
	shr.b32 	%rhs, %r9322, 27;
	add.u32 	%r9332, %lhs, %rhs;
	}
	add.s32 	%r9333, %r9331, %r9332;
	add.s32 	%r9334, %r9333, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9310, 30;
	shr.b32 	%rhs, %r9310, 2;
	add.u32 	%r9335, %lhs, %rhs;
	}
	xor.b32  	%r9336, %r8844, %r8836;
	xor.b32  	%r9337, %r9336, %r9243;
	xor.b32  	%r9338, %r9337, %r9303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9338, 1;
	shr.b32 	%rhs, %r9338, 31;
	add.u32 	%r9339, %lhs, %rhs;
	}
	add.s32 	%r9340, %r9311, %r9339;
	xor.b32  	%r9341, %r9322, %r9323;
	xor.b32  	%r9342, %r9341, %r9335;
	add.s32 	%r9343, %r9340, %r9342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9334, 5;
	shr.b32 	%rhs, %r9334, 27;
	add.u32 	%r9344, %lhs, %rhs;
	}
	add.s32 	%r9345, %r9343, %r9344;
	add.s32 	%r9346, %r9345, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9322, 30;
	shr.b32 	%rhs, %r9322, 2;
	add.u32 	%r9347, %lhs, %rhs;
	}
	xor.b32  	%r9348, %r9179, %r8840;
	xor.b32  	%r9349, %r9348, %r9255;
	xor.b32  	%r9350, %r9349, %r9315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9350, 1;
	shr.b32 	%rhs, %r9350, 31;
	add.u32 	%r9351, %lhs, %rhs;
	}
	add.s32 	%r9352, %r9323, %r9351;
	xor.b32  	%r9353, %r9334, %r9335;
	xor.b32  	%r9354, %r9353, %r9347;
	add.s32 	%r9355, %r9352, %r9354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9346, 5;
	shr.b32 	%rhs, %r9346, 27;
	add.u32 	%r9356, %lhs, %rhs;
	}
	add.s32 	%r9357, %r9355, %r9356;
	add.s32 	%r9358, %r9357, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9334, 30;
	shr.b32 	%rhs, %r9334, 2;
	add.u32 	%r9359, %lhs, %rhs;
	}
	xor.b32  	%r9360, %r9192, %r8836;
	xor.b32  	%r9361, %r9360, %r9267;
	xor.b32  	%r9362, %r9361, %r9327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9362, 1;
	shr.b32 	%rhs, %r9362, 31;
	add.u32 	%r9363, %lhs, %rhs;
	}
	add.s32 	%r9364, %r9335, %r9363;
	xor.b32  	%r9365, %r9346, %r9347;
	xor.b32  	%r9366, %r9365, %r9359;
	add.s32 	%r9367, %r9364, %r9366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9358, 5;
	shr.b32 	%rhs, %r9358, 27;
	add.u32 	%r9368, %lhs, %rhs;
	}
	add.s32 	%r9369, %r9367, %r9368;
	add.s32 	%r9370, %r9369, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9346, 30;
	shr.b32 	%rhs, %r9346, 2;
	add.u32 	%r9371, %lhs, %rhs;
	}
	xor.b32  	%r9372, %r9205, %r9179;
	xor.b32  	%r9373, %r9372, %r9279;
	xor.b32  	%r9374, %r9373, %r9339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9374, 1;
	shr.b32 	%rhs, %r9374, 31;
	add.u32 	%r9375, %lhs, %rhs;
	}
	add.s32 	%r9376, %r9347, %r9375;
	xor.b32  	%r9377, %r9358, %r9359;
	xor.b32  	%r9378, %r9377, %r9371;
	add.s32 	%r9379, %r9376, %r9378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9370, 5;
	shr.b32 	%rhs, %r9370, 27;
	add.u32 	%r9380, %lhs, %rhs;
	}
	add.s32 	%r9381, %r9379, %r9380;
	add.s32 	%r9382, %r9381, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9358, 30;
	shr.b32 	%rhs, %r9358, 2;
	add.u32 	%r9383, %lhs, %rhs;
	}
	xor.b32  	%r9384, %r9218, %r9192;
	xor.b32  	%r9385, %r9384, %r9291;
	xor.b32  	%r9386, %r9385, %r9351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9386, 1;
	shr.b32 	%rhs, %r9386, 31;
	add.u32 	%r9387, %lhs, %rhs;
	}
	add.s32 	%r9388, %r9359, %r9387;
	xor.b32  	%r9389, %r9370, %r9371;
	xor.b32  	%r9390, %r9389, %r9383;
	add.s32 	%r9391, %r9388, %r9390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9382, 5;
	shr.b32 	%rhs, %r9382, 27;
	add.u32 	%r9392, %lhs, %rhs;
	}
	add.s32 	%r9393, %r9391, %r9392;
	add.s32 	%r9394, %r9393, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9370, 30;
	shr.b32 	%rhs, %r9370, 2;
	add.u32 	%r9395, %lhs, %rhs;
	}
	xor.b32  	%r9396, %r9231, %r9205;
	xor.b32  	%r9397, %r9396, %r9303;
	xor.b32  	%r9398, %r9397, %r9363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9398, 1;
	shr.b32 	%rhs, %r9398, 31;
	add.u32 	%r9399, %lhs, %rhs;
	}
	add.s32 	%r9400, %r9371, %r9399;
	xor.b32  	%r9401, %r9382, %r9383;
	xor.b32  	%r9402, %r9401, %r9395;
	add.s32 	%r9403, %r9400, %r9402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9394, 5;
	shr.b32 	%rhs, %r9394, 27;
	add.u32 	%r9404, %lhs, %rhs;
	}
	add.s32 	%r9405, %r9403, %r9404;
	add.s32 	%r9406, %r9405, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9382, 30;
	shr.b32 	%rhs, %r9382, 2;
	add.u32 	%r9407, %lhs, %rhs;
	}
	xor.b32  	%r9408, %r9243, %r9218;
	xor.b32  	%r9409, %r9408, %r9315;
	xor.b32  	%r9410, %r9409, %r9375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9410, 1;
	shr.b32 	%rhs, %r9410, 31;
	add.u32 	%r9411, %lhs, %rhs;
	}
	add.s32 	%r9412, %r9383, %r9411;
	xor.b32  	%r9413, %r9394, %r9395;
	xor.b32  	%r9414, %r9413, %r9407;
	add.s32 	%r9415, %r9412, %r9414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9406, 5;
	shr.b32 	%rhs, %r9406, 27;
	add.u32 	%r9416, %lhs, %rhs;
	}
	add.s32 	%r9417, %r9415, %r9416;
	add.s32 	%r9418, %r9417, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9394, 30;
	shr.b32 	%rhs, %r9394, 2;
	add.u32 	%r9419, %lhs, %rhs;
	}
	xor.b32  	%r9420, %r9255, %r9231;
	xor.b32  	%r9421, %r9420, %r9327;
	xor.b32  	%r9422, %r9421, %r9387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9422, 1;
	shr.b32 	%rhs, %r9422, 31;
	add.u32 	%r9423, %lhs, %rhs;
	}
	add.s32 	%r9424, %r9395, %r9423;
	xor.b32  	%r9425, %r9406, %r9407;
	xor.b32  	%r9426, %r9425, %r9419;
	add.s32 	%r9427, %r9424, %r9426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9418, 5;
	shr.b32 	%rhs, %r9418, 27;
	add.u32 	%r9428, %lhs, %rhs;
	}
	add.s32 	%r9429, %r9427, %r9428;
	add.s32 	%r9430, %r9429, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9406, 30;
	shr.b32 	%rhs, %r9406, 2;
	add.u32 	%r9431, %lhs, %rhs;
	}
	xor.b32  	%r9432, %r9267, %r9243;
	xor.b32  	%r9433, %r9432, %r9339;
	xor.b32  	%r9434, %r9433, %r9399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9434, 1;
	shr.b32 	%rhs, %r9434, 31;
	add.u32 	%r9435, %lhs, %rhs;
	}
	add.s32 	%r9436, %r9407, %r9435;
	xor.b32  	%r9437, %r9418, %r9419;
	xor.b32  	%r9438, %r9437, %r9431;
	add.s32 	%r9439, %r9436, %r9438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9430, 5;
	shr.b32 	%rhs, %r9430, 27;
	add.u32 	%r9440, %lhs, %rhs;
	}
	add.s32 	%r9441, %r9439, %r9440;
	add.s32 	%r9442, %r9441, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9418, 30;
	shr.b32 	%rhs, %r9418, 2;
	add.u32 	%r9443, %lhs, %rhs;
	}
	xor.b32  	%r9444, %r9279, %r9255;
	xor.b32  	%r9445, %r9444, %r9351;
	xor.b32  	%r9446, %r9445, %r9411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9446, 1;
	shr.b32 	%rhs, %r9446, 31;
	add.u32 	%r9447, %lhs, %rhs;
	}
	add.s32 	%r9448, %r9419, %r9447;
	xor.b32  	%r9449, %r9430, %r9431;
	xor.b32  	%r9450, %r9449, %r9443;
	add.s32 	%r9451, %r9448, %r9450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9442, 5;
	shr.b32 	%rhs, %r9442, 27;
	add.u32 	%r9452, %lhs, %rhs;
	}
	add.s32 	%r9453, %r9451, %r9452;
	add.s32 	%r9454, %r9453, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9430, 30;
	shr.b32 	%rhs, %r9430, 2;
	add.u32 	%r9455, %lhs, %rhs;
	}
	xor.b32  	%r9456, %r9291, %r9267;
	xor.b32  	%r9457, %r9456, %r9363;
	xor.b32  	%r9458, %r9457, %r9423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9458, 1;
	shr.b32 	%rhs, %r9458, 31;
	add.u32 	%r9459, %lhs, %rhs;
	}
	add.s32 	%r9460, %r9431, %r9459;
	xor.b32  	%r9461, %r9442, %r9443;
	xor.b32  	%r9462, %r9461, %r9455;
	add.s32 	%r9463, %r9460, %r9462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9454, 5;
	shr.b32 	%rhs, %r9454, 27;
	add.u32 	%r9464, %lhs, %rhs;
	}
	add.s32 	%r9465, %r9463, %r9464;
	add.s32 	%r9466, %r9465, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9442, 30;
	shr.b32 	%rhs, %r9442, 2;
	add.u32 	%r9467, %lhs, %rhs;
	}
	xor.b32  	%r9468, %r9303, %r9279;
	xor.b32  	%r9469, %r9468, %r9375;
	xor.b32  	%r9470, %r9469, %r9435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9470, 1;
	shr.b32 	%rhs, %r9470, 31;
	add.u32 	%r9471, %lhs, %rhs;
	}
	add.s32 	%r9472, %r9443, %r9471;
	xor.b32  	%r9473, %r9454, %r9455;
	xor.b32  	%r9474, %r9467, %r9454;
	and.b32  	%r9475, %r9474, %r9473;
	xor.b32  	%r9476, %r9475, %r9454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9466, 5;
	shr.b32 	%rhs, %r9466, 27;
	add.u32 	%r9477, %lhs, %rhs;
	}
	add.s32 	%r9478, %r9472, %r9477;
	add.s32 	%r9479, %r9478, %r9476;
	add.s32 	%r9480, %r9479, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9454, 30;
	shr.b32 	%rhs, %r9454, 2;
	add.u32 	%r9481, %lhs, %rhs;
	}
	xor.b32  	%r9482, %r9315, %r9291;
	xor.b32  	%r9483, %r9482, %r9387;
	xor.b32  	%r9484, %r9483, %r9447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9484, 1;
	shr.b32 	%rhs, %r9484, 31;
	add.u32 	%r9485, %lhs, %rhs;
	}
	add.s32 	%r9486, %r9455, %r9485;
	xor.b32  	%r9487, %r9466, %r9467;
	xor.b32  	%r9488, %r9481, %r9466;
	and.b32  	%r9489, %r9488, %r9487;
	xor.b32  	%r9490, %r9489, %r9466;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9480, 5;
	shr.b32 	%rhs, %r9480, 27;
	add.u32 	%r9491, %lhs, %rhs;
	}
	add.s32 	%r9492, %r9486, %r9491;
	add.s32 	%r9493, %r9492, %r9490;
	add.s32 	%r9494, %r9493, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9466, 30;
	shr.b32 	%rhs, %r9466, 2;
	add.u32 	%r9495, %lhs, %rhs;
	}
	xor.b32  	%r9496, %r9327, %r9303;
	xor.b32  	%r9497, %r9496, %r9399;
	xor.b32  	%r9498, %r9497, %r9459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9498, 1;
	shr.b32 	%rhs, %r9498, 31;
	add.u32 	%r9499, %lhs, %rhs;
	}
	add.s32 	%r9500, %r9467, %r9499;
	xor.b32  	%r9501, %r9480, %r9481;
	xor.b32  	%r9502, %r9495, %r9480;
	and.b32  	%r9503, %r9502, %r9501;
	xor.b32  	%r9504, %r9503, %r9480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9494, 5;
	shr.b32 	%rhs, %r9494, 27;
	add.u32 	%r9505, %lhs, %rhs;
	}
	add.s32 	%r9506, %r9500, %r9505;
	add.s32 	%r9507, %r9506, %r9504;
	add.s32 	%r9508, %r9507, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9480, 30;
	shr.b32 	%rhs, %r9480, 2;
	add.u32 	%r9509, %lhs, %rhs;
	}
	xor.b32  	%r9510, %r9339, %r9315;
	xor.b32  	%r9511, %r9510, %r9411;
	xor.b32  	%r9512, %r9511, %r9471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9512, 1;
	shr.b32 	%rhs, %r9512, 31;
	add.u32 	%r9513, %lhs, %rhs;
	}
	add.s32 	%r9514, %r9481, %r9513;
	xor.b32  	%r9515, %r9494, %r9495;
	xor.b32  	%r9516, %r9509, %r9494;
	and.b32  	%r9517, %r9516, %r9515;
	xor.b32  	%r9518, %r9517, %r9494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9508, 5;
	shr.b32 	%rhs, %r9508, 27;
	add.u32 	%r9519, %lhs, %rhs;
	}
	add.s32 	%r9520, %r9514, %r9519;
	add.s32 	%r9521, %r9520, %r9518;
	add.s32 	%r9522, %r9521, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9494, 30;
	shr.b32 	%rhs, %r9494, 2;
	add.u32 	%r9523, %lhs, %rhs;
	}
	xor.b32  	%r9524, %r9351, %r9327;
	xor.b32  	%r9525, %r9524, %r9423;
	xor.b32  	%r9526, %r9525, %r9485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9526, 1;
	shr.b32 	%rhs, %r9526, 31;
	add.u32 	%r9527, %lhs, %rhs;
	}
	add.s32 	%r9528, %r9495, %r9527;
	xor.b32  	%r9529, %r9508, %r9509;
	xor.b32  	%r9530, %r9523, %r9508;
	and.b32  	%r9531, %r9530, %r9529;
	xor.b32  	%r9532, %r9531, %r9508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9522, 5;
	shr.b32 	%rhs, %r9522, 27;
	add.u32 	%r9533, %lhs, %rhs;
	}
	add.s32 	%r9534, %r9528, %r9533;
	add.s32 	%r9535, %r9534, %r9532;
	add.s32 	%r9536, %r9535, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9508, 30;
	shr.b32 	%rhs, %r9508, 2;
	add.u32 	%r9537, %lhs, %rhs;
	}
	xor.b32  	%r9538, %r9363, %r9339;
	xor.b32  	%r9539, %r9538, %r9435;
	xor.b32  	%r9540, %r9539, %r9499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9540, 1;
	shr.b32 	%rhs, %r9540, 31;
	add.u32 	%r9541, %lhs, %rhs;
	}
	add.s32 	%r9542, %r9509, %r9541;
	xor.b32  	%r9543, %r9522, %r9523;
	xor.b32  	%r9544, %r9537, %r9522;
	and.b32  	%r9545, %r9544, %r9543;
	xor.b32  	%r9546, %r9545, %r9522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9536, 5;
	shr.b32 	%rhs, %r9536, 27;
	add.u32 	%r9547, %lhs, %rhs;
	}
	add.s32 	%r9548, %r9542, %r9547;
	add.s32 	%r9549, %r9548, %r9546;
	add.s32 	%r9550, %r9549, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9522, 30;
	shr.b32 	%rhs, %r9522, 2;
	add.u32 	%r9551, %lhs, %rhs;
	}
	xor.b32  	%r9552, %r9375, %r9351;
	xor.b32  	%r9553, %r9552, %r9447;
	xor.b32  	%r9554, %r9553, %r9513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9554, 1;
	shr.b32 	%rhs, %r9554, 31;
	add.u32 	%r9555, %lhs, %rhs;
	}
	add.s32 	%r9556, %r9523, %r9555;
	xor.b32  	%r9557, %r9536, %r9537;
	xor.b32  	%r9558, %r9551, %r9536;
	and.b32  	%r9559, %r9558, %r9557;
	xor.b32  	%r9560, %r9559, %r9536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9550, 5;
	shr.b32 	%rhs, %r9550, 27;
	add.u32 	%r9561, %lhs, %rhs;
	}
	add.s32 	%r9562, %r9556, %r9561;
	add.s32 	%r9563, %r9562, %r9560;
	add.s32 	%r9564, %r9563, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9536, 30;
	shr.b32 	%rhs, %r9536, 2;
	add.u32 	%r9565, %lhs, %rhs;
	}
	xor.b32  	%r9566, %r9387, %r9363;
	xor.b32  	%r9567, %r9566, %r9459;
	xor.b32  	%r9568, %r9567, %r9527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9568, 1;
	shr.b32 	%rhs, %r9568, 31;
	add.u32 	%r9569, %lhs, %rhs;
	}
	add.s32 	%r9570, %r9537, %r9569;
	xor.b32  	%r9571, %r9550, %r9551;
	xor.b32  	%r9572, %r9565, %r9550;
	and.b32  	%r9573, %r9572, %r9571;
	xor.b32  	%r9574, %r9573, %r9550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9564, 5;
	shr.b32 	%rhs, %r9564, 27;
	add.u32 	%r9575, %lhs, %rhs;
	}
	add.s32 	%r9576, %r9570, %r9575;
	add.s32 	%r9577, %r9576, %r9574;
	add.s32 	%r9578, %r9577, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9550, 30;
	shr.b32 	%rhs, %r9550, 2;
	add.u32 	%r9579, %lhs, %rhs;
	}
	xor.b32  	%r9580, %r9399, %r9375;
	xor.b32  	%r9581, %r9580, %r9471;
	xor.b32  	%r9582, %r9581, %r9541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9582, 1;
	shr.b32 	%rhs, %r9582, 31;
	add.u32 	%r9583, %lhs, %rhs;
	}
	add.s32 	%r9584, %r9551, %r9583;
	xor.b32  	%r9585, %r9564, %r9565;
	xor.b32  	%r9586, %r9579, %r9564;
	and.b32  	%r9587, %r9586, %r9585;
	xor.b32  	%r9588, %r9587, %r9564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9578, 5;
	shr.b32 	%rhs, %r9578, 27;
	add.u32 	%r9589, %lhs, %rhs;
	}
	add.s32 	%r9590, %r9584, %r9589;
	add.s32 	%r9591, %r9590, %r9588;
	add.s32 	%r9592, %r9591, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9564, 30;
	shr.b32 	%rhs, %r9564, 2;
	add.u32 	%r9593, %lhs, %rhs;
	}
	xor.b32  	%r9594, %r9411, %r9387;
	xor.b32  	%r9595, %r9594, %r9485;
	xor.b32  	%r9596, %r9595, %r9555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9596, 1;
	shr.b32 	%rhs, %r9596, 31;
	add.u32 	%r9597, %lhs, %rhs;
	}
	add.s32 	%r9598, %r9565, %r9597;
	xor.b32  	%r9599, %r9578, %r9579;
	xor.b32  	%r9600, %r9593, %r9578;
	and.b32  	%r9601, %r9600, %r9599;
	xor.b32  	%r9602, %r9601, %r9578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9592, 5;
	shr.b32 	%rhs, %r9592, 27;
	add.u32 	%r9603, %lhs, %rhs;
	}
	add.s32 	%r9604, %r9598, %r9603;
	add.s32 	%r9605, %r9604, %r9602;
	add.s32 	%r9606, %r9605, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9578, 30;
	shr.b32 	%rhs, %r9578, 2;
	add.u32 	%r9607, %lhs, %rhs;
	}
	xor.b32  	%r9608, %r9423, %r9399;
	xor.b32  	%r9609, %r9608, %r9499;
	xor.b32  	%r9610, %r9609, %r9569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9610, 1;
	shr.b32 	%rhs, %r9610, 31;
	add.u32 	%r9611, %lhs, %rhs;
	}
	add.s32 	%r9612, %r9579, %r9611;
	xor.b32  	%r9613, %r9592, %r9593;
	xor.b32  	%r9614, %r9607, %r9592;
	and.b32  	%r9615, %r9614, %r9613;
	xor.b32  	%r9616, %r9615, %r9592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9606, 5;
	shr.b32 	%rhs, %r9606, 27;
	add.u32 	%r9617, %lhs, %rhs;
	}
	add.s32 	%r9618, %r9612, %r9617;
	add.s32 	%r9619, %r9618, %r9616;
	add.s32 	%r9620, %r9619, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9592, 30;
	shr.b32 	%rhs, %r9592, 2;
	add.u32 	%r9621, %lhs, %rhs;
	}
	xor.b32  	%r9622, %r9435, %r9411;
	xor.b32  	%r9623, %r9622, %r9513;
	xor.b32  	%r9624, %r9623, %r9583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9624, 1;
	shr.b32 	%rhs, %r9624, 31;
	add.u32 	%r9625, %lhs, %rhs;
	}
	add.s32 	%r9626, %r9593, %r9625;
	xor.b32  	%r9627, %r9606, %r9607;
	xor.b32  	%r9628, %r9621, %r9606;
	and.b32  	%r9629, %r9628, %r9627;
	xor.b32  	%r9630, %r9629, %r9606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9620, 5;
	shr.b32 	%rhs, %r9620, 27;
	add.u32 	%r9631, %lhs, %rhs;
	}
	add.s32 	%r9632, %r9626, %r9631;
	add.s32 	%r9633, %r9632, %r9630;
	add.s32 	%r9634, %r9633, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9606, 30;
	shr.b32 	%rhs, %r9606, 2;
	add.u32 	%r9635, %lhs, %rhs;
	}
	xor.b32  	%r9636, %r9447, %r9423;
	xor.b32  	%r9637, %r9636, %r9527;
	xor.b32  	%r9638, %r9637, %r9597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9638, 1;
	shr.b32 	%rhs, %r9638, 31;
	add.u32 	%r9639, %lhs, %rhs;
	}
	add.s32 	%r9640, %r9607, %r9639;
	xor.b32  	%r9641, %r9620, %r9621;
	xor.b32  	%r9642, %r9635, %r9620;
	and.b32  	%r9643, %r9642, %r9641;
	xor.b32  	%r9644, %r9643, %r9620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9634, 5;
	shr.b32 	%rhs, %r9634, 27;
	add.u32 	%r9645, %lhs, %rhs;
	}
	add.s32 	%r9646, %r9640, %r9645;
	add.s32 	%r9647, %r9646, %r9644;
	add.s32 	%r9648, %r9647, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9620, 30;
	shr.b32 	%rhs, %r9620, 2;
	add.u32 	%r9649, %lhs, %rhs;
	}
	xor.b32  	%r9650, %r9459, %r9435;
	xor.b32  	%r9651, %r9650, %r9541;
	xor.b32  	%r9652, %r9651, %r9611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9652, 1;
	shr.b32 	%rhs, %r9652, 31;
	add.u32 	%r9653, %lhs, %rhs;
	}
	add.s32 	%r9654, %r9621, %r9653;
	xor.b32  	%r9655, %r9634, %r9635;
	xor.b32  	%r9656, %r9649, %r9634;
	and.b32  	%r9657, %r9656, %r9655;
	xor.b32  	%r9658, %r9657, %r9634;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9648, 5;
	shr.b32 	%rhs, %r9648, 27;
	add.u32 	%r9659, %lhs, %rhs;
	}
	add.s32 	%r9660, %r9654, %r9659;
	add.s32 	%r9661, %r9660, %r9658;
	add.s32 	%r9662, %r9661, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9634, 30;
	shr.b32 	%rhs, %r9634, 2;
	add.u32 	%r9663, %lhs, %rhs;
	}
	xor.b32  	%r9664, %r9471, %r9447;
	xor.b32  	%r9665, %r9664, %r9555;
	xor.b32  	%r9666, %r9665, %r9625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9666, 1;
	shr.b32 	%rhs, %r9666, 31;
	add.u32 	%r9667, %lhs, %rhs;
	}
	add.s32 	%r9668, %r9635, %r9667;
	xor.b32  	%r9669, %r9648, %r9649;
	xor.b32  	%r9670, %r9663, %r9648;
	and.b32  	%r9671, %r9670, %r9669;
	xor.b32  	%r9672, %r9671, %r9648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9662, 5;
	shr.b32 	%rhs, %r9662, 27;
	add.u32 	%r9673, %lhs, %rhs;
	}
	add.s32 	%r9674, %r9668, %r9673;
	add.s32 	%r9675, %r9674, %r9672;
	add.s32 	%r9676, %r9675, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9648, 30;
	shr.b32 	%rhs, %r9648, 2;
	add.u32 	%r9677, %lhs, %rhs;
	}
	xor.b32  	%r9678, %r9485, %r9459;
	xor.b32  	%r9679, %r9678, %r9569;
	xor.b32  	%r9680, %r9679, %r9639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9680, 1;
	shr.b32 	%rhs, %r9680, 31;
	add.u32 	%r9681, %lhs, %rhs;
	}
	add.s32 	%r9682, %r9649, %r9681;
	xor.b32  	%r9683, %r9662, %r9663;
	xor.b32  	%r9684, %r9677, %r9662;
	and.b32  	%r9685, %r9684, %r9683;
	xor.b32  	%r9686, %r9685, %r9662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9676, 5;
	shr.b32 	%rhs, %r9676, 27;
	add.u32 	%r9687, %lhs, %rhs;
	}
	add.s32 	%r9688, %r9682, %r9687;
	add.s32 	%r9689, %r9688, %r9686;
	add.s32 	%r9690, %r9689, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9662, 30;
	shr.b32 	%rhs, %r9662, 2;
	add.u32 	%r9691, %lhs, %rhs;
	}
	xor.b32  	%r9692, %r9499, %r9471;
	xor.b32  	%r9693, %r9692, %r9583;
	xor.b32  	%r9694, %r9693, %r9653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9694, 1;
	shr.b32 	%rhs, %r9694, 31;
	add.u32 	%r9695, %lhs, %rhs;
	}
	add.s32 	%r9696, %r9663, %r9695;
	xor.b32  	%r9697, %r9676, %r9677;
	xor.b32  	%r9698, %r9691, %r9676;
	and.b32  	%r9699, %r9698, %r9697;
	xor.b32  	%r9700, %r9699, %r9676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9690, 5;
	shr.b32 	%rhs, %r9690, 27;
	add.u32 	%r9701, %lhs, %rhs;
	}
	add.s32 	%r9702, %r9696, %r9701;
	add.s32 	%r9703, %r9702, %r9700;
	add.s32 	%r9704, %r9703, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9676, 30;
	shr.b32 	%rhs, %r9676, 2;
	add.u32 	%r9705, %lhs, %rhs;
	}
	xor.b32  	%r9706, %r9513, %r9485;
	xor.b32  	%r9707, %r9706, %r9597;
	xor.b32  	%r9708, %r9707, %r9667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9708, 1;
	shr.b32 	%rhs, %r9708, 31;
	add.u32 	%r9709, %lhs, %rhs;
	}
	add.s32 	%r9710, %r9677, %r9709;
	xor.b32  	%r9711, %r9690, %r9691;
	xor.b32  	%r9712, %r9705, %r9690;
	and.b32  	%r9713, %r9712, %r9711;
	xor.b32  	%r9714, %r9713, %r9690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9704, 5;
	shr.b32 	%rhs, %r9704, 27;
	add.u32 	%r9715, %lhs, %rhs;
	}
	add.s32 	%r9716, %r9710, %r9715;
	add.s32 	%r9717, %r9716, %r9714;
	add.s32 	%r9718, %r9717, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9690, 30;
	shr.b32 	%rhs, %r9690, 2;
	add.u32 	%r9719, %lhs, %rhs;
	}
	xor.b32  	%r9720, %r9527, %r9499;
	xor.b32  	%r9721, %r9720, %r9611;
	xor.b32  	%r9722, %r9721, %r9681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9722, 1;
	shr.b32 	%rhs, %r9722, 31;
	add.u32 	%r9723, %lhs, %rhs;
	}
	add.s32 	%r9724, %r9691, %r9723;
	xor.b32  	%r9725, %r9704, %r9705;
	xor.b32  	%r9726, %r9719, %r9704;
	and.b32  	%r9727, %r9726, %r9725;
	xor.b32  	%r9728, %r9727, %r9704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9718, 5;
	shr.b32 	%rhs, %r9718, 27;
	add.u32 	%r9729, %lhs, %rhs;
	}
	add.s32 	%r9730, %r9724, %r9729;
	add.s32 	%r9731, %r9730, %r9728;
	add.s32 	%r9732, %r9731, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9704, 30;
	shr.b32 	%rhs, %r9704, 2;
	add.u32 	%r9733, %lhs, %rhs;
	}
	xor.b32  	%r9734, %r9541, %r9513;
	xor.b32  	%r9735, %r9734, %r9625;
	xor.b32  	%r9736, %r9735, %r9695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9736, 1;
	shr.b32 	%rhs, %r9736, 31;
	add.u32 	%r9737, %lhs, %rhs;
	}
	add.s32 	%r9738, %r9705, %r9737;
	xor.b32  	%r9739, %r9718, %r9719;
	xor.b32  	%r9740, %r9733, %r9718;
	and.b32  	%r9741, %r9740, %r9739;
	xor.b32  	%r9742, %r9741, %r9718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9732, 5;
	shr.b32 	%rhs, %r9732, 27;
	add.u32 	%r9743, %lhs, %rhs;
	}
	add.s32 	%r9744, %r9738, %r9743;
	add.s32 	%r9745, %r9744, %r9742;
	add.s32 	%r9746, %r9745, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9718, 30;
	shr.b32 	%rhs, %r9718, 2;
	add.u32 	%r9747, %lhs, %rhs;
	}
	xor.b32  	%r9748, %r9555, %r9527;
	xor.b32  	%r9749, %r9748, %r9639;
	xor.b32  	%r9750, %r9749, %r9709;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9750, 1;
	shr.b32 	%rhs, %r9750, 31;
	add.u32 	%r9751, %lhs, %rhs;
	}
	add.s32 	%r9752, %r9719, %r9751;
	xor.b32  	%r9753, %r9732, %r9733;
	xor.b32  	%r9754, %r9753, %r9747;
	add.s32 	%r9755, %r9752, %r9754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9746, 5;
	shr.b32 	%rhs, %r9746, 27;
	add.u32 	%r9756, %lhs, %rhs;
	}
	add.s32 	%r9757, %r9755, %r9756;
	add.s32 	%r9758, %r9757, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9732, 30;
	shr.b32 	%rhs, %r9732, 2;
	add.u32 	%r9759, %lhs, %rhs;
	}
	xor.b32  	%r9760, %r9569, %r9541;
	xor.b32  	%r9761, %r9760, %r9653;
	xor.b32  	%r9762, %r9761, %r9723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9762, 1;
	shr.b32 	%rhs, %r9762, 31;
	add.u32 	%r9763, %lhs, %rhs;
	}
	add.s32 	%r9764, %r9733, %r9763;
	xor.b32  	%r9765, %r9746, %r9747;
	xor.b32  	%r9766, %r9765, %r9759;
	add.s32 	%r9767, %r9764, %r9766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9758, 5;
	shr.b32 	%rhs, %r9758, 27;
	add.u32 	%r9768, %lhs, %rhs;
	}
	add.s32 	%r9769, %r9767, %r9768;
	add.s32 	%r9770, %r9769, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9746, 30;
	shr.b32 	%rhs, %r9746, 2;
	add.u32 	%r9771, %lhs, %rhs;
	}
	xor.b32  	%r9772, %r9583, %r9555;
	xor.b32  	%r9773, %r9772, %r9667;
	xor.b32  	%r9774, %r9773, %r9737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9774, 1;
	shr.b32 	%rhs, %r9774, 31;
	add.u32 	%r9775, %lhs, %rhs;
	}
	add.s32 	%r9776, %r9747, %r9775;
	xor.b32  	%r9777, %r9758, %r9759;
	xor.b32  	%r9778, %r9777, %r9771;
	add.s32 	%r9779, %r9776, %r9778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9770, 5;
	shr.b32 	%rhs, %r9770, 27;
	add.u32 	%r9780, %lhs, %rhs;
	}
	add.s32 	%r9781, %r9779, %r9780;
	add.s32 	%r9782, %r9781, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9758, 30;
	shr.b32 	%rhs, %r9758, 2;
	add.u32 	%r9783, %lhs, %rhs;
	}
	xor.b32  	%r9784, %r9597, %r9569;
	xor.b32  	%r9785, %r9784, %r9681;
	xor.b32  	%r9786, %r9785, %r9751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9786, 1;
	shr.b32 	%rhs, %r9786, 31;
	add.u32 	%r9787, %lhs, %rhs;
	}
	add.s32 	%r9788, %r9759, %r9787;
	xor.b32  	%r9789, %r9770, %r9771;
	xor.b32  	%r9790, %r9789, %r9783;
	add.s32 	%r9791, %r9788, %r9790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9782, 5;
	shr.b32 	%rhs, %r9782, 27;
	add.u32 	%r9792, %lhs, %rhs;
	}
	add.s32 	%r9793, %r9791, %r9792;
	add.s32 	%r9794, %r9793, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9770, 30;
	shr.b32 	%rhs, %r9770, 2;
	add.u32 	%r9795, %lhs, %rhs;
	}
	xor.b32  	%r9796, %r9611, %r9583;
	xor.b32  	%r9797, %r9796, %r9695;
	xor.b32  	%r9798, %r9797, %r9763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9798, 1;
	shr.b32 	%rhs, %r9798, 31;
	add.u32 	%r9799, %lhs, %rhs;
	}
	add.s32 	%r9800, %r9771, %r9799;
	xor.b32  	%r9801, %r9782, %r9783;
	xor.b32  	%r9802, %r9801, %r9795;
	add.s32 	%r9803, %r9800, %r9802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9794, 5;
	shr.b32 	%rhs, %r9794, 27;
	add.u32 	%r9804, %lhs, %rhs;
	}
	add.s32 	%r9805, %r9803, %r9804;
	add.s32 	%r9806, %r9805, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9782, 30;
	shr.b32 	%rhs, %r9782, 2;
	add.u32 	%r9807, %lhs, %rhs;
	}
	xor.b32  	%r9808, %r9625, %r9597;
	xor.b32  	%r9809, %r9808, %r9709;
	xor.b32  	%r9810, %r9809, %r9775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9810, 1;
	shr.b32 	%rhs, %r9810, 31;
	add.u32 	%r9811, %lhs, %rhs;
	}
	add.s32 	%r9812, %r9783, %r9811;
	xor.b32  	%r9813, %r9794, %r9795;
	xor.b32  	%r9814, %r9813, %r9807;
	add.s32 	%r9815, %r9812, %r9814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9806, 5;
	shr.b32 	%rhs, %r9806, 27;
	add.u32 	%r9816, %lhs, %rhs;
	}
	add.s32 	%r9817, %r9815, %r9816;
	add.s32 	%r9818, %r9817, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9794, 30;
	shr.b32 	%rhs, %r9794, 2;
	add.u32 	%r9819, %lhs, %rhs;
	}
	xor.b32  	%r9820, %r9639, %r9611;
	xor.b32  	%r9821, %r9820, %r9723;
	xor.b32  	%r9822, %r9821, %r9787;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9822, 1;
	shr.b32 	%rhs, %r9822, 31;
	add.u32 	%r9823, %lhs, %rhs;
	}
	add.s32 	%r9824, %r9795, %r9823;
	xor.b32  	%r9825, %r9806, %r9807;
	xor.b32  	%r9826, %r9825, %r9819;
	add.s32 	%r9827, %r9824, %r9826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9818, 5;
	shr.b32 	%rhs, %r9818, 27;
	add.u32 	%r9828, %lhs, %rhs;
	}
	add.s32 	%r9829, %r9827, %r9828;
	add.s32 	%r9830, %r9829, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9806, 30;
	shr.b32 	%rhs, %r9806, 2;
	add.u32 	%r9831, %lhs, %rhs;
	}
	xor.b32  	%r9832, %r9653, %r9625;
	xor.b32  	%r9833, %r9832, %r9737;
	xor.b32  	%r9834, %r9833, %r9799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9834, 1;
	shr.b32 	%rhs, %r9834, 31;
	add.u32 	%r9835, %lhs, %rhs;
	}
	add.s32 	%r9836, %r9807, %r9835;
	xor.b32  	%r9837, %r9818, %r9819;
	xor.b32  	%r9838, %r9837, %r9831;
	add.s32 	%r9839, %r9836, %r9838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9830, 5;
	shr.b32 	%rhs, %r9830, 27;
	add.u32 	%r9840, %lhs, %rhs;
	}
	add.s32 	%r9841, %r9839, %r9840;
	add.s32 	%r9842, %r9841, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9818, 30;
	shr.b32 	%rhs, %r9818, 2;
	add.u32 	%r9843, %lhs, %rhs;
	}
	xor.b32  	%r9844, %r9667, %r9639;
	xor.b32  	%r9845, %r9844, %r9751;
	xor.b32  	%r9846, %r9845, %r9811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9846, 1;
	shr.b32 	%rhs, %r9846, 31;
	add.u32 	%r9847, %lhs, %rhs;
	}
	add.s32 	%r9848, %r9819, %r9847;
	xor.b32  	%r9849, %r9830, %r9831;
	xor.b32  	%r9850, %r9849, %r9843;
	add.s32 	%r9851, %r9848, %r9850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9842, 5;
	shr.b32 	%rhs, %r9842, 27;
	add.u32 	%r9852, %lhs, %rhs;
	}
	add.s32 	%r9853, %r9851, %r9852;
	add.s32 	%r9854, %r9853, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9830, 30;
	shr.b32 	%rhs, %r9830, 2;
	add.u32 	%r9855, %lhs, %rhs;
	}
	xor.b32  	%r9856, %r9681, %r9653;
	xor.b32  	%r9857, %r9856, %r9763;
	xor.b32  	%r9858, %r9857, %r9823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9858, 1;
	shr.b32 	%rhs, %r9858, 31;
	add.u32 	%r9859, %lhs, %rhs;
	}
	add.s32 	%r9860, %r9831, %r9859;
	xor.b32  	%r9861, %r9842, %r9843;
	xor.b32  	%r9862, %r9861, %r9855;
	add.s32 	%r9863, %r9860, %r9862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9854, 5;
	shr.b32 	%rhs, %r9854, 27;
	add.u32 	%r9864, %lhs, %rhs;
	}
	add.s32 	%r9865, %r9863, %r9864;
	add.s32 	%r9866, %r9865, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9842, 30;
	shr.b32 	%rhs, %r9842, 2;
	add.u32 	%r9867, %lhs, %rhs;
	}
	xor.b32  	%r9868, %r9695, %r9667;
	xor.b32  	%r9869, %r9868, %r9775;
	xor.b32  	%r9870, %r9869, %r9835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9870, 1;
	shr.b32 	%rhs, %r9870, 31;
	add.u32 	%r9871, %lhs, %rhs;
	}
	add.s32 	%r9872, %r9843, %r9871;
	xor.b32  	%r9873, %r9854, %r9855;
	xor.b32  	%r9874, %r9873, %r9867;
	add.s32 	%r9875, %r9872, %r9874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9866, 5;
	shr.b32 	%rhs, %r9866, 27;
	add.u32 	%r9876, %lhs, %rhs;
	}
	add.s32 	%r9877, %r9875, %r9876;
	add.s32 	%r9878, %r9877, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9854, 30;
	shr.b32 	%rhs, %r9854, 2;
	add.u32 	%r9879, %lhs, %rhs;
	}
	xor.b32  	%r9880, %r9709, %r9681;
	xor.b32  	%r9881, %r9880, %r9787;
	xor.b32  	%r9882, %r9881, %r9847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9882, 1;
	shr.b32 	%rhs, %r9882, 31;
	add.u32 	%r9883, %lhs, %rhs;
	}
	add.s32 	%r9884, %r9855, %r9883;
	xor.b32  	%r9885, %r9866, %r9867;
	xor.b32  	%r9886, %r9885, %r9879;
	add.s32 	%r9887, %r9884, %r9886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9878, 5;
	shr.b32 	%rhs, %r9878, 27;
	add.u32 	%r9888, %lhs, %rhs;
	}
	add.s32 	%r9889, %r9887, %r9888;
	add.s32 	%r9890, %r9889, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9866, 30;
	shr.b32 	%rhs, %r9866, 2;
	add.u32 	%r9891, %lhs, %rhs;
	}
	xor.b32  	%r9892, %r9723, %r9695;
	xor.b32  	%r9893, %r9892, %r9799;
	xor.b32  	%r9894, %r9893, %r9859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9894, 1;
	shr.b32 	%rhs, %r9894, 31;
	add.u32 	%r9895, %lhs, %rhs;
	}
	add.s32 	%r9896, %r9867, %r9895;
	xor.b32  	%r9897, %r9878, %r9879;
	xor.b32  	%r9898, %r9897, %r9891;
	add.s32 	%r9899, %r9896, %r9898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9890, 5;
	shr.b32 	%rhs, %r9890, 27;
	add.u32 	%r9900, %lhs, %rhs;
	}
	add.s32 	%r9901, %r9899, %r9900;
	add.s32 	%r9902, %r9901, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9878, 30;
	shr.b32 	%rhs, %r9878, 2;
	add.u32 	%r9903, %lhs, %rhs;
	}
	xor.b32  	%r9904, %r9737, %r9709;
	xor.b32  	%r9905, %r9904, %r9811;
	xor.b32  	%r9906, %r9905, %r9871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9906, 1;
	shr.b32 	%rhs, %r9906, 31;
	add.u32 	%r9907, %lhs, %rhs;
	}
	add.s32 	%r9908, %r9879, %r9907;
	xor.b32  	%r9909, %r9890, %r9891;
	xor.b32  	%r9910, %r9909, %r9903;
	add.s32 	%r9911, %r9908, %r9910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9902, 5;
	shr.b32 	%rhs, %r9902, 27;
	add.u32 	%r9912, %lhs, %rhs;
	}
	add.s32 	%r9913, %r9911, %r9912;
	add.s32 	%r9914, %r9913, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9890, 30;
	shr.b32 	%rhs, %r9890, 2;
	add.u32 	%r9915, %lhs, %rhs;
	}
	xor.b32  	%r9916, %r9751, %r9723;
	xor.b32  	%r9917, %r9916, %r9823;
	xor.b32  	%r9918, %r9917, %r9883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9918, 1;
	shr.b32 	%rhs, %r9918, 31;
	add.u32 	%r9919, %lhs, %rhs;
	}
	add.s32 	%r9920, %r9891, %r9919;
	xor.b32  	%r9921, %r9902, %r9903;
	xor.b32  	%r9922, %r9921, %r9915;
	add.s32 	%r9923, %r9920, %r9922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9914, 5;
	shr.b32 	%rhs, %r9914, 27;
	add.u32 	%r9924, %lhs, %rhs;
	}
	add.s32 	%r9925, %r9923, %r9924;
	add.s32 	%r9926, %r9925, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9902, 30;
	shr.b32 	%rhs, %r9902, 2;
	add.u32 	%r9927, %lhs, %rhs;
	}
	xor.b32  	%r9928, %r9763, %r9737;
	xor.b32  	%r9929, %r9928, %r9835;
	xor.b32  	%r9930, %r9929, %r9895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9930, 1;
	shr.b32 	%rhs, %r9930, 31;
	add.u32 	%r9931, %lhs, %rhs;
	}
	add.s32 	%r9932, %r9903, %r9931;
	xor.b32  	%r9933, %r9914, %r9915;
	xor.b32  	%r9934, %r9933, %r9927;
	add.s32 	%r9935, %r9932, %r9934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9926, 5;
	shr.b32 	%rhs, %r9926, 27;
	add.u32 	%r9936, %lhs, %rhs;
	}
	add.s32 	%r9937, %r9935, %r9936;
	add.s32 	%r9938, %r9937, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9914, 30;
	shr.b32 	%rhs, %r9914, 2;
	add.u32 	%r9939, %lhs, %rhs;
	}
	xor.b32  	%r9940, %r9775, %r9751;
	xor.b32  	%r9941, %r9940, %r9847;
	xor.b32  	%r9942, %r9941, %r9907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9942, 1;
	shr.b32 	%rhs, %r9942, 31;
	add.u32 	%r9943, %lhs, %rhs;
	}
	add.s32 	%r9944, %r9915, %r9943;
	xor.b32  	%r9945, %r9926, %r9927;
	xor.b32  	%r9946, %r9945, %r9939;
	add.s32 	%r9947, %r9944, %r9946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9938, 5;
	shr.b32 	%rhs, %r9938, 27;
	add.u32 	%r9948, %lhs, %rhs;
	}
	add.s32 	%r9949, %r9947, %r9948;
	add.s32 	%r9950, %r9949, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9926, 30;
	shr.b32 	%rhs, %r9926, 2;
	add.u32 	%r9951, %lhs, %rhs;
	}
	xor.b32  	%r9952, %r9787, %r9763;
	xor.b32  	%r9953, %r9952, %r9859;
	xor.b32  	%r9954, %r9953, %r9919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9954, 1;
	shr.b32 	%rhs, %r9954, 31;
	add.u32 	%r9955, %lhs, %rhs;
	}
	add.s32 	%r9956, %r9927, %r9955;
	xor.b32  	%r9957, %r9938, %r9939;
	xor.b32  	%r9958, %r9957, %r9951;
	add.s32 	%r9959, %r9956, %r9958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9950, 5;
	shr.b32 	%rhs, %r9950, 27;
	add.u32 	%r9960, %lhs, %rhs;
	}
	add.s32 	%r9961, %r9959, %r9960;
	add.s32 	%r9962, %r9961, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9938, 30;
	shr.b32 	%rhs, %r9938, 2;
	add.u32 	%r9963, %lhs, %rhs;
	}
	xor.b32  	%r9964, %r9799, %r9775;
	xor.b32  	%r9965, %r9964, %r9871;
	xor.b32  	%r9966, %r9965, %r9931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9966, 1;
	shr.b32 	%rhs, %r9966, 31;
	add.u32 	%r9967, %lhs, %rhs;
	}
	add.s32 	%r9968, %r9939, %r9967;
	xor.b32  	%r9969, %r9950, %r9951;
	xor.b32  	%r9970, %r9969, %r9963;
	add.s32 	%r9971, %r9968, %r9970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9962, 5;
	shr.b32 	%rhs, %r9962, 27;
	add.u32 	%r9972, %lhs, %rhs;
	}
	add.s32 	%r9973, %r9971, %r9972;
	add.s32 	%r9974, %r9973, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9950, 30;
	shr.b32 	%rhs, %r9950, 2;
	add.u32 	%r9975, %lhs, %rhs;
	}
	xor.b32  	%r9976, %r9811, %r9787;
	xor.b32  	%r9977, %r9976, %r9883;
	xor.b32  	%r9978, %r9977, %r9943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9978, 1;
	shr.b32 	%rhs, %r9978, 31;
	add.u32 	%r9979, %lhs, %rhs;
	}
	xor.b32  	%r9980, %r9962, %r9963;
	xor.b32  	%r9981, %r9980, %r9975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9974, 5;
	shr.b32 	%rhs, %r9974, 27;
	add.u32 	%r9982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9962, 30;
	shr.b32 	%rhs, %r9962, 2;
	add.u32 	%r9983, %lhs, %rhs;
	}
	add.s32 	%r9984, %r9951, %r9979;
	add.s32 	%r9985, %r9984, %r9981;
	add.s32 	%r9986, %r9985, %r9982;
	add.s32 	%r9987, %r9986, 833086679;
	add.s32 	%r643, %r9973, -1171231393;
	add.s32 	%r644, %r9983, -1732584194;
	add.s32 	%r645, %r9975, 271733878;
	add.s32 	%r646, %r9963, -1009589776;
	xor.b32  	%r8965, %r9034, 1549556828;
	xor.b32  	%r8961, %r9035, 1549556828;
	xor.b32  	%r8957, %r9036, 1549556828;
	xor.b32  	%r8953, %r9037, 1549556828;
	xor.b32  	%r8949, %r9038, 1549556828;
	mov.u32 	%r8945, 1549556828;
	// inline asm
	prmt.b32 %r8900, %r9033, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8904, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8908, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8912, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8916, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8920, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8924, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8928, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8932, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8936, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8940, %r8945, %r8945, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8944, %r8945, %r8949, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8948, %r8949, %r8953, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8952, %r8953, %r8957, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8956, %r8957, %r8961, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8960, %r8961, %r8965, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r8964, %r8965, %r9033, %r9031;
	// inline asm
	add.s32 	%r9988, %r9040, %r8964;
	add.s32 	%r9989, %r9988, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9989, 5;
	shr.b32 	%rhs, %r9989, 27;
	add.u32 	%r9990, %lhs, %rhs;
	}
	add.s32 	%r9991, %r9045, %r8960;
	add.s32 	%r9992, %r9991, %r9990;
	add.s32 	%r9993, %r9992, 1790234127;
	and.b32  	%r9994, %r9989, %r9051;
	xor.b32  	%r9995, %r9994, %r9044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9993, 5;
	shr.b32 	%rhs, %r9993, 27;
	add.u32 	%r9996, %lhs, %rhs;
	}
	add.s32 	%r9997, %r8956, %r9996;
	add.s32 	%r9998, %r9997, %r9995;
	add.s32 	%r9999, %r9998, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9989, 30;
	shr.b32 	%rhs, %r9989, 2;
	add.u32 	%r10000, %lhs, %rhs;
	}
	xor.b32  	%r10001, %r10000, %r9050;
	and.b32  	%r10002, %r10001, %r9993;
	xor.b32  	%r10003, %r10002, %r9050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9999, 5;
	shr.b32 	%rhs, %r9999, 27;
	add.u32 	%r10004, %lhs, %rhs;
	}
	add.s32 	%r10005, %r9044, %r8952;
	add.s32 	%r10006, %r10005, %r10004;
	add.s32 	%r10007, %r10006, %r10003;
	add.s32 	%r10008, %r10007, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9993, 30;
	shr.b32 	%rhs, %r9993, 2;
	add.u32 	%r10009, %lhs, %rhs;
	}
	xor.b32  	%r10010, %r10009, %r10000;
	and.b32  	%r10011, %r10010, %r9999;
	xor.b32  	%r10012, %r10011, %r10000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10008, 5;
	shr.b32 	%rhs, %r10008, 27;
	add.u32 	%r10013, %lhs, %rhs;
	}
	add.s32 	%r10014, %r9050, %r8948;
	add.s32 	%r10015, %r10014, %r10013;
	add.s32 	%r10016, %r10015, %r10012;
	add.s32 	%r10017, %r10016, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9999, 30;
	shr.b32 	%rhs, %r9999, 2;
	add.u32 	%r10018, %lhs, %rhs;
	}
	xor.b32  	%r10019, %r10018, %r10009;
	and.b32  	%r10020, %r10019, %r10008;
	xor.b32  	%r10021, %r10020, %r10009;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10017, 5;
	shr.b32 	%rhs, %r10017, 27;
	add.u32 	%r10022, %lhs, %rhs;
	}
	add.s32 	%r10023, %r8944, %r10000;
	add.s32 	%r10024, %r10023, %r10022;
	add.s32 	%r10025, %r10024, %r10021;
	add.s32 	%r10026, %r10025, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10008, 30;
	shr.b32 	%rhs, %r10008, 2;
	add.u32 	%r10027, %lhs, %rhs;
	}
	xor.b32  	%r10028, %r10027, %r10018;
	and.b32  	%r10029, %r10028, %r10017;
	xor.b32  	%r10030, %r10029, %r10018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10026, 5;
	shr.b32 	%rhs, %r10026, 27;
	add.u32 	%r10031, %lhs, %rhs;
	}
	add.s32 	%r10032, %r8940, %r10009;
	add.s32 	%r10033, %r10032, %r10031;
	add.s32 	%r10034, %r10033, %r10030;
	add.s32 	%r10035, %r10034, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10017, 30;
	shr.b32 	%rhs, %r10017, 2;
	add.u32 	%r10036, %lhs, %rhs;
	}
	xor.b32  	%r10037, %r10036, %r10027;
	and.b32  	%r10038, %r10037, %r10026;
	xor.b32  	%r10039, %r10038, %r10027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10035, 5;
	shr.b32 	%rhs, %r10035, 27;
	add.u32 	%r10040, %lhs, %rhs;
	}
	add.s32 	%r10041, %r8936, %r10018;
	add.s32 	%r10042, %r10041, %r10040;
	add.s32 	%r10043, %r10042, %r10039;
	add.s32 	%r10044, %r10043, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10026, 30;
	shr.b32 	%rhs, %r10026, 2;
	add.u32 	%r10045, %lhs, %rhs;
	}
	xor.b32  	%r10046, %r10045, %r10036;
	and.b32  	%r10047, %r10046, %r10035;
	xor.b32  	%r10048, %r10047, %r10036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10044, 5;
	shr.b32 	%rhs, %r10044, 27;
	add.u32 	%r10049, %lhs, %rhs;
	}
	add.s32 	%r10050, %r8932, %r10027;
	add.s32 	%r10051, %r10050, %r10049;
	add.s32 	%r10052, %r10051, %r10048;
	add.s32 	%r10053, %r10052, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10035, 30;
	shr.b32 	%rhs, %r10035, 2;
	add.u32 	%r10054, %lhs, %rhs;
	}
	xor.b32  	%r10055, %r10054, %r10045;
	and.b32  	%r10056, %r10055, %r10044;
	xor.b32  	%r10057, %r10056, %r10045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10053, 5;
	shr.b32 	%rhs, %r10053, 27;
	add.u32 	%r10058, %lhs, %rhs;
	}
	add.s32 	%r10059, %r8928, %r10036;
	add.s32 	%r10060, %r10059, %r10058;
	add.s32 	%r10061, %r10060, %r10057;
	add.s32 	%r10062, %r10061, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10044, 30;
	shr.b32 	%rhs, %r10044, 2;
	add.u32 	%r10063, %lhs, %rhs;
	}
	xor.b32  	%r10064, %r10063, %r10054;
	and.b32  	%r10065, %r10064, %r10053;
	xor.b32  	%r10066, %r10065, %r10054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10062, 5;
	shr.b32 	%rhs, %r10062, 27;
	add.u32 	%r10067, %lhs, %rhs;
	}
	add.s32 	%r10068, %r8924, %r10045;
	add.s32 	%r10069, %r10068, %r10067;
	add.s32 	%r10070, %r10069, %r10066;
	add.s32 	%r10071, %r10070, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10053, 30;
	shr.b32 	%rhs, %r10053, 2;
	add.u32 	%r10072, %lhs, %rhs;
	}
	xor.b32  	%r10073, %r10072, %r10063;
	and.b32  	%r10074, %r10073, %r10062;
	xor.b32  	%r10075, %r10074, %r10063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10071, 5;
	shr.b32 	%rhs, %r10071, 27;
	add.u32 	%r10076, %lhs, %rhs;
	}
	add.s32 	%r10077, %r8920, %r10054;
	add.s32 	%r10078, %r10077, %r10076;
	add.s32 	%r10079, %r10078, %r10075;
	add.s32 	%r10080, %r10079, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10062, 30;
	shr.b32 	%rhs, %r10062, 2;
	add.u32 	%r10081, %lhs, %rhs;
	}
	xor.b32  	%r10082, %r10081, %r10072;
	and.b32  	%r10083, %r10082, %r10071;
	xor.b32  	%r10084, %r10083, %r10072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10080, 5;
	shr.b32 	%rhs, %r10080, 27;
	add.u32 	%r10085, %lhs, %rhs;
	}
	add.s32 	%r10086, %r8916, %r10063;
	add.s32 	%r10087, %r10086, %r10085;
	add.s32 	%r10088, %r10087, %r10084;
	add.s32 	%r10089, %r10088, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10071, 30;
	shr.b32 	%rhs, %r10071, 2;
	add.u32 	%r10090, %lhs, %rhs;
	}
	xor.b32  	%r10091, %r10090, %r10081;
	and.b32  	%r10092, %r10091, %r10080;
	xor.b32  	%r10093, %r10092, %r10081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10089, 5;
	shr.b32 	%rhs, %r10089, 27;
	add.u32 	%r10094, %lhs, %rhs;
	}
	add.s32 	%r10095, %r8912, %r10072;
	add.s32 	%r10096, %r10095, %r10094;
	add.s32 	%r10097, %r10096, %r10093;
	add.s32 	%r10098, %r10097, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10080, 30;
	shr.b32 	%rhs, %r10080, 2;
	add.u32 	%r10099, %lhs, %rhs;
	}
	xor.b32  	%r10100, %r10099, %r10090;
	and.b32  	%r10101, %r10100, %r10089;
	xor.b32  	%r10102, %r10101, %r10090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10098, 5;
	shr.b32 	%rhs, %r10098, 27;
	add.u32 	%r10103, %lhs, %rhs;
	}
	add.s32 	%r10104, %r8908, %r10081;
	add.s32 	%r10105, %r10104, %r10103;
	add.s32 	%r10106, %r10105, %r10102;
	add.s32 	%r10107, %r10106, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10089, 30;
	shr.b32 	%rhs, %r10089, 2;
	add.u32 	%r10108, %lhs, %rhs;
	}
	xor.b32  	%r10109, %r10108, %r10099;
	and.b32  	%r10110, %r10109, %r10098;
	xor.b32  	%r10111, %r10110, %r10099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10107, 5;
	shr.b32 	%rhs, %r10107, 27;
	add.u32 	%r10112, %lhs, %rhs;
	}
	add.s32 	%r10113, %r8904, %r10090;
	add.s32 	%r10114, %r10113, %r10112;
	add.s32 	%r10115, %r10114, %r10111;
	add.s32 	%r10116, %r10115, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10098, 30;
	shr.b32 	%rhs, %r10098, 2;
	add.u32 	%r10117, %lhs, %rhs;
	}
	xor.b32  	%r10118, %r8932, %r8912;
	xor.b32  	%r10119, %r10118, %r8956;
	xor.b32  	%r10120, %r10119, %r8964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10120, 1;
	shr.b32 	%rhs, %r10120, 31;
	add.u32 	%r10121, %lhs, %rhs;
	}
	add.s32 	%r10122, %r10099, %r10121;
	xor.b32  	%r10123, %r10117, %r10108;
	and.b32  	%r10124, %r10123, %r10107;
	xor.b32  	%r10125, %r10124, %r10108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10116, 5;
	shr.b32 	%rhs, %r10116, 27;
	add.u32 	%r10126, %lhs, %rhs;
	}
	add.s32 	%r10127, %r10122, %r10126;
	add.s32 	%r10128, %r10127, %r10125;
	add.s32 	%r10129, %r10128, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10107, 30;
	shr.b32 	%rhs, %r10107, 2;
	add.u32 	%r10130, %lhs, %rhs;
	}
	xor.b32  	%r10131, %r8928, %r8908;
	xor.b32  	%r10132, %r10131, %r8952;
	xor.b32  	%r10133, %r10132, %r8960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10133, 1;
	shr.b32 	%rhs, %r10133, 31;
	add.u32 	%r10134, %lhs, %rhs;
	}
	add.s32 	%r10135, %r10108, %r10134;
	xor.b32  	%r10136, %r10130, %r10117;
	and.b32  	%r10137, %r10136, %r10116;
	xor.b32  	%r10138, %r10137, %r10117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10129, 5;
	shr.b32 	%rhs, %r10129, 27;
	add.u32 	%r10139, %lhs, %rhs;
	}
	add.s32 	%r10140, %r10135, %r10139;
	add.s32 	%r10141, %r10140, %r10138;
	add.s32 	%r10142, %r10141, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10116, 30;
	shr.b32 	%rhs, %r10116, 2;
	add.u32 	%r10143, %lhs, %rhs;
	}
	xor.b32  	%r10144, %r8924, %r8904;
	xor.b32  	%r10145, %r10144, %r8948;
	xor.b32  	%r10146, %r10145, %r8956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10146, 1;
	shr.b32 	%rhs, %r10146, 31;
	add.u32 	%r10147, %lhs, %rhs;
	}
	add.s32 	%r10148, %r10117, %r10147;
	xor.b32  	%r10149, %r10143, %r10130;
	and.b32  	%r10150, %r10149, %r10129;
	xor.b32  	%r10151, %r10150, %r10130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10142, 5;
	shr.b32 	%rhs, %r10142, 27;
	add.u32 	%r10152, %lhs, %rhs;
	}
	add.s32 	%r10153, %r10148, %r10152;
	add.s32 	%r10154, %r10153, %r10151;
	add.s32 	%r10155, %r10154, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10129, 30;
	shr.b32 	%rhs, %r10129, 2;
	add.u32 	%r10156, %lhs, %rhs;
	}
	xor.b32  	%r10157, %r8944, %r8920;
	xor.b32  	%r10158, %r10157, %r8952;
	xor.b32  	%r10159, %r10158, %r10121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10159, 1;
	shr.b32 	%rhs, %r10159, 31;
	add.u32 	%r10160, %lhs, %rhs;
	}
	add.s32 	%r10161, %r10130, %r10160;
	xor.b32  	%r10162, %r10156, %r10143;
	and.b32  	%r10163, %r10162, %r10142;
	xor.b32  	%r10164, %r10163, %r10143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10155, 5;
	shr.b32 	%rhs, %r10155, 27;
	add.u32 	%r10165, %lhs, %rhs;
	}
	add.s32 	%r10166, %r10161, %r10165;
	add.s32 	%r10167, %r10166, %r10164;
	add.s32 	%r10168, %r10167, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10142, 30;
	shr.b32 	%rhs, %r10142, 2;
	add.u32 	%r10169, %lhs, %rhs;
	}
	xor.b32  	%r10170, %r8940, %r8916;
	xor.b32  	%r10171, %r10170, %r8948;
	xor.b32  	%r10172, %r10171, %r10134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10172, 1;
	shr.b32 	%rhs, %r10172, 31;
	add.u32 	%r10173, %lhs, %rhs;
	}
	add.s32 	%r10174, %r10143, %r10173;
	xor.b32  	%r10175, %r10155, %r10156;
	xor.b32  	%r10176, %r10175, %r10169;
	add.s32 	%r10177, %r10174, %r10176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10168, 5;
	shr.b32 	%rhs, %r10168, 27;
	add.u32 	%r10178, %lhs, %rhs;
	}
	add.s32 	%r10179, %r10177, %r10178;
	add.s32 	%r10180, %r10179, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10155, 30;
	shr.b32 	%rhs, %r10155, 2;
	add.u32 	%r10181, %lhs, %rhs;
	}
	xor.b32  	%r10182, %r8936, %r8912;
	xor.b32  	%r10183, %r10182, %r8944;
	xor.b32  	%r10184, %r10183, %r10147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10184, 1;
	shr.b32 	%rhs, %r10184, 31;
	add.u32 	%r10185, %lhs, %rhs;
	}
	add.s32 	%r10186, %r10156, %r10185;
	xor.b32  	%r10187, %r10168, %r10169;
	xor.b32  	%r10188, %r10187, %r10181;
	add.s32 	%r10189, %r10186, %r10188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10180, 5;
	shr.b32 	%rhs, %r10180, 27;
	add.u32 	%r10190, %lhs, %rhs;
	}
	add.s32 	%r10191, %r10189, %r10190;
	add.s32 	%r10192, %r10191, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10168, 30;
	shr.b32 	%rhs, %r10168, 2;
	add.u32 	%r10193, %lhs, %rhs;
	}
	xor.b32  	%r10194, %r8932, %r8908;
	xor.b32  	%r10195, %r10194, %r8940;
	xor.b32  	%r10196, %r10195, %r10160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10196, 1;
	shr.b32 	%rhs, %r10196, 31;
	add.u32 	%r10197, %lhs, %rhs;
	}
	add.s32 	%r10198, %r10169, %r10197;
	xor.b32  	%r10199, %r10180, %r10181;
	xor.b32  	%r10200, %r10199, %r10193;
	add.s32 	%r10201, %r10198, %r10200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10192, 5;
	shr.b32 	%rhs, %r10192, 27;
	add.u32 	%r10202, %lhs, %rhs;
	}
	add.s32 	%r10203, %r10201, %r10202;
	add.s32 	%r10204, %r10203, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10180, 30;
	shr.b32 	%rhs, %r10180, 2;
	add.u32 	%r10205, %lhs, %rhs;
	}
	xor.b32  	%r10206, %r8928, %r8904;
	xor.b32  	%r10207, %r10206, %r8936;
	xor.b32  	%r10208, %r10207, %r10173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10208, 1;
	shr.b32 	%rhs, %r10208, 31;
	add.u32 	%r10209, %lhs, %rhs;
	}
	add.s32 	%r10210, %r10181, %r10209;
	xor.b32  	%r10211, %r10192, %r10193;
	xor.b32  	%r10212, %r10211, %r10205;
	add.s32 	%r10213, %r10210, %r10212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10204, 5;
	shr.b32 	%rhs, %r10204, 27;
	add.u32 	%r10214, %lhs, %rhs;
	}
	add.s32 	%r10215, %r10213, %r10214;
	add.s32 	%r10216, %r10215, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10192, 30;
	shr.b32 	%rhs, %r10192, 2;
	add.u32 	%r10217, %lhs, %rhs;
	}
	xor.b32  	%r10218, %r8932, %r8924;
	xor.b32  	%r10219, %r10218, %r10121;
	xor.b32  	%r10220, %r10219, %r10185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10220, 1;
	shr.b32 	%rhs, %r10220, 31;
	add.u32 	%r10221, %lhs, %rhs;
	}
	add.s32 	%r10222, %r10193, %r10221;
	xor.b32  	%r10223, %r10204, %r10205;
	xor.b32  	%r10224, %r10223, %r10217;
	add.s32 	%r10225, %r10222, %r10224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10216, 5;
	shr.b32 	%rhs, %r10216, 27;
	add.u32 	%r10226, %lhs, %rhs;
	}
	add.s32 	%r10227, %r10225, %r10226;
	add.s32 	%r10228, %r10227, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10204, 30;
	shr.b32 	%rhs, %r10204, 2;
	add.u32 	%r10229, %lhs, %rhs;
	}
	xor.b32  	%r10230, %r8928, %r8920;
	xor.b32  	%r10231, %r10230, %r10134;
	xor.b32  	%r10232, %r10231, %r10197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10232, 1;
	shr.b32 	%rhs, %r10232, 31;
	add.u32 	%r10233, %lhs, %rhs;
	}
	add.s32 	%r10234, %r10205, %r10233;
	xor.b32  	%r10235, %r10216, %r10217;
	xor.b32  	%r10236, %r10235, %r10229;
	add.s32 	%r10237, %r10234, %r10236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10228, 5;
	shr.b32 	%rhs, %r10228, 27;
	add.u32 	%r10238, %lhs, %rhs;
	}
	add.s32 	%r10239, %r10237, %r10238;
	add.s32 	%r10240, %r10239, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10216, 30;
	shr.b32 	%rhs, %r10216, 2;
	add.u32 	%r10241, %lhs, %rhs;
	}
	xor.b32  	%r10242, %r8924, %r8916;
	xor.b32  	%r10243, %r10242, %r10147;
	xor.b32  	%r10244, %r10243, %r10209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10244, 1;
	shr.b32 	%rhs, %r10244, 31;
	add.u32 	%r10245, %lhs, %rhs;
	}
	add.s32 	%r10246, %r10217, %r10245;
	xor.b32  	%r10247, %r10228, %r10229;
	xor.b32  	%r10248, %r10247, %r10241;
	add.s32 	%r10249, %r10246, %r10248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10240, 5;
	shr.b32 	%rhs, %r10240, 27;
	add.u32 	%r10250, %lhs, %rhs;
	}
	add.s32 	%r10251, %r10249, %r10250;
	add.s32 	%r10252, %r10251, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10228, 30;
	shr.b32 	%rhs, %r10228, 2;
	add.u32 	%r10253, %lhs, %rhs;
	}
	xor.b32  	%r10254, %r8920, %r8912;
	xor.b32  	%r10255, %r10254, %r10160;
	xor.b32  	%r10256, %r10255, %r10221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10256, 1;
	shr.b32 	%rhs, %r10256, 31;
	add.u32 	%r10257, %lhs, %rhs;
	}
	add.s32 	%r10258, %r10229, %r10257;
	xor.b32  	%r10259, %r10240, %r10241;
	xor.b32  	%r10260, %r10259, %r10253;
	add.s32 	%r10261, %r10258, %r10260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10252, 5;
	shr.b32 	%rhs, %r10252, 27;
	add.u32 	%r10262, %lhs, %rhs;
	}
	add.s32 	%r10263, %r10261, %r10262;
	add.s32 	%r10264, %r10263, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10240, 30;
	shr.b32 	%rhs, %r10240, 2;
	add.u32 	%r10265, %lhs, %rhs;
	}
	xor.b32  	%r10266, %r8916, %r8908;
	xor.b32  	%r10267, %r10266, %r10173;
	xor.b32  	%r10268, %r10267, %r10233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10268, 1;
	shr.b32 	%rhs, %r10268, 31;
	add.u32 	%r10269, %lhs, %rhs;
	}
	add.s32 	%r10270, %r10241, %r10269;
	xor.b32  	%r10271, %r10252, %r10253;
	xor.b32  	%r10272, %r10271, %r10265;
	add.s32 	%r10273, %r10270, %r10272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10264, 5;
	shr.b32 	%rhs, %r10264, 27;
	add.u32 	%r10274, %lhs, %rhs;
	}
	add.s32 	%r10275, %r10273, %r10274;
	add.s32 	%r10276, %r10275, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10252, 30;
	shr.b32 	%rhs, %r10252, 2;
	add.u32 	%r10277, %lhs, %rhs;
	}
	xor.b32  	%r10278, %r8912, %r8904;
	xor.b32  	%r10279, %r10278, %r10185;
	xor.b32  	%r10280, %r10279, %r10245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10280, 1;
	shr.b32 	%rhs, %r10280, 31;
	add.u32 	%r10281, %lhs, %rhs;
	}
	add.s32 	%r10282, %r10253, %r10281;
	xor.b32  	%r10283, %r10264, %r10265;
	xor.b32  	%r10284, %r10283, %r10277;
	add.s32 	%r10285, %r10282, %r10284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10276, 5;
	shr.b32 	%rhs, %r10276, 27;
	add.u32 	%r10286, %lhs, %rhs;
	}
	add.s32 	%r10287, %r10285, %r10286;
	add.s32 	%r10288, %r10287, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10264, 30;
	shr.b32 	%rhs, %r10264, 2;
	add.u32 	%r10289, %lhs, %rhs;
	}
	xor.b32  	%r10290, %r10121, %r8908;
	xor.b32  	%r10291, %r10290, %r10197;
	xor.b32  	%r10292, %r10291, %r10257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10292, 1;
	shr.b32 	%rhs, %r10292, 31;
	add.u32 	%r10293, %lhs, %rhs;
	}
	add.s32 	%r10294, %r10265, %r10293;
	xor.b32  	%r10295, %r10276, %r10277;
	xor.b32  	%r10296, %r10295, %r10289;
	add.s32 	%r10297, %r10294, %r10296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10288, 5;
	shr.b32 	%rhs, %r10288, 27;
	add.u32 	%r10298, %lhs, %rhs;
	}
	add.s32 	%r10299, %r10297, %r10298;
	add.s32 	%r10300, %r10299, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10276, 30;
	shr.b32 	%rhs, %r10276, 2;
	add.u32 	%r10301, %lhs, %rhs;
	}
	xor.b32  	%r10302, %r10134, %r8904;
	xor.b32  	%r10303, %r10302, %r10209;
	xor.b32  	%r10304, %r10303, %r10269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10304, 1;
	shr.b32 	%rhs, %r10304, 31;
	add.u32 	%r10305, %lhs, %rhs;
	}
	add.s32 	%r10306, %r10277, %r10305;
	xor.b32  	%r10307, %r10288, %r10289;
	xor.b32  	%r10308, %r10307, %r10301;
	add.s32 	%r10309, %r10306, %r10308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10300, 5;
	shr.b32 	%rhs, %r10300, 27;
	add.u32 	%r10310, %lhs, %rhs;
	}
	add.s32 	%r10311, %r10309, %r10310;
	add.s32 	%r10312, %r10311, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10288, 30;
	shr.b32 	%rhs, %r10288, 2;
	add.u32 	%r10313, %lhs, %rhs;
	}
	xor.b32  	%r10314, %r10147, %r10121;
	xor.b32  	%r10315, %r10314, %r10221;
	xor.b32  	%r10316, %r10315, %r10281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10316, 1;
	shr.b32 	%rhs, %r10316, 31;
	add.u32 	%r10317, %lhs, %rhs;
	}
	add.s32 	%r10318, %r10289, %r10317;
	xor.b32  	%r10319, %r10300, %r10301;
	xor.b32  	%r10320, %r10319, %r10313;
	add.s32 	%r10321, %r10318, %r10320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10312, 5;
	shr.b32 	%rhs, %r10312, 27;
	add.u32 	%r10322, %lhs, %rhs;
	}
	add.s32 	%r10323, %r10321, %r10322;
	add.s32 	%r10324, %r10323, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10300, 30;
	shr.b32 	%rhs, %r10300, 2;
	add.u32 	%r10325, %lhs, %rhs;
	}
	xor.b32  	%r10326, %r10160, %r10134;
	xor.b32  	%r10327, %r10326, %r10233;
	xor.b32  	%r10328, %r10327, %r10293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10328, 1;
	shr.b32 	%rhs, %r10328, 31;
	add.u32 	%r10329, %lhs, %rhs;
	}
	add.s32 	%r10330, %r10301, %r10329;
	xor.b32  	%r10331, %r10312, %r10313;
	xor.b32  	%r10332, %r10331, %r10325;
	add.s32 	%r10333, %r10330, %r10332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10324, 5;
	shr.b32 	%rhs, %r10324, 27;
	add.u32 	%r10334, %lhs, %rhs;
	}
	add.s32 	%r10335, %r10333, %r10334;
	add.s32 	%r10336, %r10335, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10312, 30;
	shr.b32 	%rhs, %r10312, 2;
	add.u32 	%r10337, %lhs, %rhs;
	}
	xor.b32  	%r10338, %r10173, %r10147;
	xor.b32  	%r10339, %r10338, %r10245;
	xor.b32  	%r10340, %r10339, %r10305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10340, 1;
	shr.b32 	%rhs, %r10340, 31;
	add.u32 	%r10341, %lhs, %rhs;
	}
	add.s32 	%r10342, %r10313, %r10341;
	xor.b32  	%r10343, %r10324, %r10325;
	xor.b32  	%r10344, %r10343, %r10337;
	add.s32 	%r10345, %r10342, %r10344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10336, 5;
	shr.b32 	%rhs, %r10336, 27;
	add.u32 	%r10346, %lhs, %rhs;
	}
	add.s32 	%r10347, %r10345, %r10346;
	add.s32 	%r10348, %r10347, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10324, 30;
	shr.b32 	%rhs, %r10324, 2;
	add.u32 	%r10349, %lhs, %rhs;
	}
	xor.b32  	%r10350, %r10185, %r10160;
	xor.b32  	%r10351, %r10350, %r10257;
	xor.b32  	%r10352, %r10351, %r10317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10352, 1;
	shr.b32 	%rhs, %r10352, 31;
	add.u32 	%r10353, %lhs, %rhs;
	}
	add.s32 	%r10354, %r10325, %r10353;
	xor.b32  	%r10355, %r10336, %r10337;
	xor.b32  	%r10356, %r10355, %r10349;
	add.s32 	%r10357, %r10354, %r10356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10348, 5;
	shr.b32 	%rhs, %r10348, 27;
	add.u32 	%r10358, %lhs, %rhs;
	}
	add.s32 	%r10359, %r10357, %r10358;
	add.s32 	%r10360, %r10359, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10336, 30;
	shr.b32 	%rhs, %r10336, 2;
	add.u32 	%r10361, %lhs, %rhs;
	}
	xor.b32  	%r10362, %r10197, %r10173;
	xor.b32  	%r10363, %r10362, %r10269;
	xor.b32  	%r10364, %r10363, %r10329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10364, 1;
	shr.b32 	%rhs, %r10364, 31;
	add.u32 	%r10365, %lhs, %rhs;
	}
	add.s32 	%r10366, %r10337, %r10365;
	xor.b32  	%r10367, %r10348, %r10349;
	xor.b32  	%r10368, %r10367, %r10361;
	add.s32 	%r10369, %r10366, %r10368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10360, 5;
	shr.b32 	%rhs, %r10360, 27;
	add.u32 	%r10370, %lhs, %rhs;
	}
	add.s32 	%r10371, %r10369, %r10370;
	add.s32 	%r10372, %r10371, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10348, 30;
	shr.b32 	%rhs, %r10348, 2;
	add.u32 	%r10373, %lhs, %rhs;
	}
	xor.b32  	%r10374, %r10209, %r10185;
	xor.b32  	%r10375, %r10374, %r10281;
	xor.b32  	%r10376, %r10375, %r10341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10376, 1;
	shr.b32 	%rhs, %r10376, 31;
	add.u32 	%r10377, %lhs, %rhs;
	}
	add.s32 	%r10378, %r10349, %r10377;
	xor.b32  	%r10379, %r10360, %r10361;
	xor.b32  	%r10380, %r10379, %r10373;
	add.s32 	%r10381, %r10378, %r10380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10372, 5;
	shr.b32 	%rhs, %r10372, 27;
	add.u32 	%r10382, %lhs, %rhs;
	}
	add.s32 	%r10383, %r10381, %r10382;
	add.s32 	%r10384, %r10383, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10360, 30;
	shr.b32 	%rhs, %r10360, 2;
	add.u32 	%r10385, %lhs, %rhs;
	}
	xor.b32  	%r10386, %r10221, %r10197;
	xor.b32  	%r10387, %r10386, %r10293;
	xor.b32  	%r10388, %r10387, %r10353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10388, 1;
	shr.b32 	%rhs, %r10388, 31;
	add.u32 	%r10389, %lhs, %rhs;
	}
	add.s32 	%r10390, %r10361, %r10389;
	xor.b32  	%r10391, %r10372, %r10373;
	xor.b32  	%r10392, %r10391, %r10385;
	add.s32 	%r10393, %r10390, %r10392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10384, 5;
	shr.b32 	%rhs, %r10384, 27;
	add.u32 	%r10394, %lhs, %rhs;
	}
	add.s32 	%r10395, %r10393, %r10394;
	add.s32 	%r10396, %r10395, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10372, 30;
	shr.b32 	%rhs, %r10372, 2;
	add.u32 	%r10397, %lhs, %rhs;
	}
	xor.b32  	%r10398, %r10233, %r10209;
	xor.b32  	%r10399, %r10398, %r10305;
	xor.b32  	%r10400, %r10399, %r10365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10400, 1;
	shr.b32 	%rhs, %r10400, 31;
	add.u32 	%r10401, %lhs, %rhs;
	}
	add.s32 	%r10402, %r10373, %r10401;
	xor.b32  	%r10403, %r10384, %r10385;
	xor.b32  	%r10404, %r10403, %r10397;
	add.s32 	%r10405, %r10402, %r10404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10396, 5;
	shr.b32 	%rhs, %r10396, 27;
	add.u32 	%r10406, %lhs, %rhs;
	}
	add.s32 	%r10407, %r10405, %r10406;
	add.s32 	%r10408, %r10407, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10384, 30;
	shr.b32 	%rhs, %r10384, 2;
	add.u32 	%r10409, %lhs, %rhs;
	}
	xor.b32  	%r10410, %r10245, %r10221;
	xor.b32  	%r10411, %r10410, %r10317;
	xor.b32  	%r10412, %r10411, %r10377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10412, 1;
	shr.b32 	%rhs, %r10412, 31;
	add.u32 	%r10413, %lhs, %rhs;
	}
	add.s32 	%r10414, %r10385, %r10413;
	xor.b32  	%r10415, %r10396, %r10397;
	xor.b32  	%r10416, %r10409, %r10396;
	and.b32  	%r10417, %r10416, %r10415;
	xor.b32  	%r10418, %r10417, %r10396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10408, 5;
	shr.b32 	%rhs, %r10408, 27;
	add.u32 	%r10419, %lhs, %rhs;
	}
	add.s32 	%r10420, %r10414, %r10419;
	add.s32 	%r10421, %r10420, %r10418;
	add.s32 	%r10422, %r10421, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10396, 30;
	shr.b32 	%rhs, %r10396, 2;
	add.u32 	%r10423, %lhs, %rhs;
	}
	xor.b32  	%r10424, %r10257, %r10233;
	xor.b32  	%r10425, %r10424, %r10329;
	xor.b32  	%r10426, %r10425, %r10389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10426, 1;
	shr.b32 	%rhs, %r10426, 31;
	add.u32 	%r10427, %lhs, %rhs;
	}
	add.s32 	%r10428, %r10397, %r10427;
	xor.b32  	%r10429, %r10408, %r10409;
	xor.b32  	%r10430, %r10423, %r10408;
	and.b32  	%r10431, %r10430, %r10429;
	xor.b32  	%r10432, %r10431, %r10408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10422, 5;
	shr.b32 	%rhs, %r10422, 27;
	add.u32 	%r10433, %lhs, %rhs;
	}
	add.s32 	%r10434, %r10428, %r10433;
	add.s32 	%r10435, %r10434, %r10432;
	add.s32 	%r10436, %r10435, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10408, 30;
	shr.b32 	%rhs, %r10408, 2;
	add.u32 	%r10437, %lhs, %rhs;
	}
	xor.b32  	%r10438, %r10269, %r10245;
	xor.b32  	%r10439, %r10438, %r10341;
	xor.b32  	%r10440, %r10439, %r10401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10440, 1;
	shr.b32 	%rhs, %r10440, 31;
	add.u32 	%r10441, %lhs, %rhs;
	}
	add.s32 	%r10442, %r10409, %r10441;
	xor.b32  	%r10443, %r10422, %r10423;
	xor.b32  	%r10444, %r10437, %r10422;
	and.b32  	%r10445, %r10444, %r10443;
	xor.b32  	%r10446, %r10445, %r10422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10436, 5;
	shr.b32 	%rhs, %r10436, 27;
	add.u32 	%r10447, %lhs, %rhs;
	}
	add.s32 	%r10448, %r10442, %r10447;
	add.s32 	%r10449, %r10448, %r10446;
	add.s32 	%r10450, %r10449, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10422, 30;
	shr.b32 	%rhs, %r10422, 2;
	add.u32 	%r10451, %lhs, %rhs;
	}
	xor.b32  	%r10452, %r10281, %r10257;
	xor.b32  	%r10453, %r10452, %r10353;
	xor.b32  	%r10454, %r10453, %r10413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10454, 1;
	shr.b32 	%rhs, %r10454, 31;
	add.u32 	%r10455, %lhs, %rhs;
	}
	add.s32 	%r10456, %r10423, %r10455;
	xor.b32  	%r10457, %r10436, %r10437;
	xor.b32  	%r10458, %r10451, %r10436;
	and.b32  	%r10459, %r10458, %r10457;
	xor.b32  	%r10460, %r10459, %r10436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10450, 5;
	shr.b32 	%rhs, %r10450, 27;
	add.u32 	%r10461, %lhs, %rhs;
	}
	add.s32 	%r10462, %r10456, %r10461;
	add.s32 	%r10463, %r10462, %r10460;
	add.s32 	%r10464, %r10463, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10436, 30;
	shr.b32 	%rhs, %r10436, 2;
	add.u32 	%r10465, %lhs, %rhs;
	}
	xor.b32  	%r10466, %r10293, %r10269;
	xor.b32  	%r10467, %r10466, %r10365;
	xor.b32  	%r10468, %r10467, %r10427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10468, 1;
	shr.b32 	%rhs, %r10468, 31;
	add.u32 	%r10469, %lhs, %rhs;
	}
	add.s32 	%r10470, %r10437, %r10469;
	xor.b32  	%r10471, %r10450, %r10451;
	xor.b32  	%r10472, %r10465, %r10450;
	and.b32  	%r10473, %r10472, %r10471;
	xor.b32  	%r10474, %r10473, %r10450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10464, 5;
	shr.b32 	%rhs, %r10464, 27;
	add.u32 	%r10475, %lhs, %rhs;
	}
	add.s32 	%r10476, %r10470, %r10475;
	add.s32 	%r10477, %r10476, %r10474;
	add.s32 	%r10478, %r10477, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10450, 30;
	shr.b32 	%rhs, %r10450, 2;
	add.u32 	%r10479, %lhs, %rhs;
	}
	xor.b32  	%r10480, %r10305, %r10281;
	xor.b32  	%r10481, %r10480, %r10377;
	xor.b32  	%r10482, %r10481, %r10441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10482, 1;
	shr.b32 	%rhs, %r10482, 31;
	add.u32 	%r10483, %lhs, %rhs;
	}
	add.s32 	%r10484, %r10451, %r10483;
	xor.b32  	%r10485, %r10464, %r10465;
	xor.b32  	%r10486, %r10479, %r10464;
	and.b32  	%r10487, %r10486, %r10485;
	xor.b32  	%r10488, %r10487, %r10464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10478, 5;
	shr.b32 	%rhs, %r10478, 27;
	add.u32 	%r10489, %lhs, %rhs;
	}
	add.s32 	%r10490, %r10484, %r10489;
	add.s32 	%r10491, %r10490, %r10488;
	add.s32 	%r10492, %r10491, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10464, 30;
	shr.b32 	%rhs, %r10464, 2;
	add.u32 	%r10493, %lhs, %rhs;
	}
	xor.b32  	%r10494, %r10317, %r10293;
	xor.b32  	%r10495, %r10494, %r10389;
	xor.b32  	%r10496, %r10495, %r10455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10496, 1;
	shr.b32 	%rhs, %r10496, 31;
	add.u32 	%r10497, %lhs, %rhs;
	}
	add.s32 	%r10498, %r10465, %r10497;
	xor.b32  	%r10499, %r10478, %r10479;
	xor.b32  	%r10500, %r10493, %r10478;
	and.b32  	%r10501, %r10500, %r10499;
	xor.b32  	%r10502, %r10501, %r10478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10492, 5;
	shr.b32 	%rhs, %r10492, 27;
	add.u32 	%r10503, %lhs, %rhs;
	}
	add.s32 	%r10504, %r10498, %r10503;
	add.s32 	%r10505, %r10504, %r10502;
	add.s32 	%r10506, %r10505, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10478, 30;
	shr.b32 	%rhs, %r10478, 2;
	add.u32 	%r10507, %lhs, %rhs;
	}
	xor.b32  	%r10508, %r10329, %r10305;
	xor.b32  	%r10509, %r10508, %r10401;
	xor.b32  	%r10510, %r10509, %r10469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10510, 1;
	shr.b32 	%rhs, %r10510, 31;
	add.u32 	%r10511, %lhs, %rhs;
	}
	add.s32 	%r10512, %r10479, %r10511;
	xor.b32  	%r10513, %r10492, %r10493;
	xor.b32  	%r10514, %r10507, %r10492;
	and.b32  	%r10515, %r10514, %r10513;
	xor.b32  	%r10516, %r10515, %r10492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10506, 5;
	shr.b32 	%rhs, %r10506, 27;
	add.u32 	%r10517, %lhs, %rhs;
	}
	add.s32 	%r10518, %r10512, %r10517;
	add.s32 	%r10519, %r10518, %r10516;
	add.s32 	%r10520, %r10519, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10492, 30;
	shr.b32 	%rhs, %r10492, 2;
	add.u32 	%r10521, %lhs, %rhs;
	}
	xor.b32  	%r10522, %r10341, %r10317;
	xor.b32  	%r10523, %r10522, %r10413;
	xor.b32  	%r10524, %r10523, %r10483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10524, 1;
	shr.b32 	%rhs, %r10524, 31;
	add.u32 	%r10525, %lhs, %rhs;
	}
	add.s32 	%r10526, %r10493, %r10525;
	xor.b32  	%r10527, %r10506, %r10507;
	xor.b32  	%r10528, %r10521, %r10506;
	and.b32  	%r10529, %r10528, %r10527;
	xor.b32  	%r10530, %r10529, %r10506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10520, 5;
	shr.b32 	%rhs, %r10520, 27;
	add.u32 	%r10531, %lhs, %rhs;
	}
	add.s32 	%r10532, %r10526, %r10531;
	add.s32 	%r10533, %r10532, %r10530;
	add.s32 	%r10534, %r10533, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10506, 30;
	shr.b32 	%rhs, %r10506, 2;
	add.u32 	%r10535, %lhs, %rhs;
	}
	xor.b32  	%r10536, %r10353, %r10329;
	xor.b32  	%r10537, %r10536, %r10427;
	xor.b32  	%r10538, %r10537, %r10497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10538, 1;
	shr.b32 	%rhs, %r10538, 31;
	add.u32 	%r10539, %lhs, %rhs;
	}
	add.s32 	%r10540, %r10507, %r10539;
	xor.b32  	%r10541, %r10520, %r10521;
	xor.b32  	%r10542, %r10535, %r10520;
	and.b32  	%r10543, %r10542, %r10541;
	xor.b32  	%r10544, %r10543, %r10520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10534, 5;
	shr.b32 	%rhs, %r10534, 27;
	add.u32 	%r10545, %lhs, %rhs;
	}
	add.s32 	%r10546, %r10540, %r10545;
	add.s32 	%r10547, %r10546, %r10544;
	add.s32 	%r10548, %r10547, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10520, 30;
	shr.b32 	%rhs, %r10520, 2;
	add.u32 	%r10549, %lhs, %rhs;
	}
	xor.b32  	%r10550, %r10365, %r10341;
	xor.b32  	%r10551, %r10550, %r10441;
	xor.b32  	%r10552, %r10551, %r10511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10552, 1;
	shr.b32 	%rhs, %r10552, 31;
	add.u32 	%r10553, %lhs, %rhs;
	}
	add.s32 	%r10554, %r10521, %r10553;
	xor.b32  	%r10555, %r10534, %r10535;
	xor.b32  	%r10556, %r10549, %r10534;
	and.b32  	%r10557, %r10556, %r10555;
	xor.b32  	%r10558, %r10557, %r10534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10548, 5;
	shr.b32 	%rhs, %r10548, 27;
	add.u32 	%r10559, %lhs, %rhs;
	}
	add.s32 	%r10560, %r10554, %r10559;
	add.s32 	%r10561, %r10560, %r10558;
	add.s32 	%r10562, %r10561, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10534, 30;
	shr.b32 	%rhs, %r10534, 2;
	add.u32 	%r10563, %lhs, %rhs;
	}
	xor.b32  	%r10564, %r10377, %r10353;
	xor.b32  	%r10565, %r10564, %r10455;
	xor.b32  	%r10566, %r10565, %r10525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10566, 1;
	shr.b32 	%rhs, %r10566, 31;
	add.u32 	%r10567, %lhs, %rhs;
	}
	add.s32 	%r10568, %r10535, %r10567;
	xor.b32  	%r10569, %r10548, %r10549;
	xor.b32  	%r10570, %r10563, %r10548;
	and.b32  	%r10571, %r10570, %r10569;
	xor.b32  	%r10572, %r10571, %r10548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10562, 5;
	shr.b32 	%rhs, %r10562, 27;
	add.u32 	%r10573, %lhs, %rhs;
	}
	add.s32 	%r10574, %r10568, %r10573;
	add.s32 	%r10575, %r10574, %r10572;
	add.s32 	%r10576, %r10575, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10548, 30;
	shr.b32 	%rhs, %r10548, 2;
	add.u32 	%r10577, %lhs, %rhs;
	}
	xor.b32  	%r10578, %r10389, %r10365;
	xor.b32  	%r10579, %r10578, %r10469;
	xor.b32  	%r10580, %r10579, %r10539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10580, 1;
	shr.b32 	%rhs, %r10580, 31;
	add.u32 	%r10581, %lhs, %rhs;
	}
	add.s32 	%r10582, %r10549, %r10581;
	xor.b32  	%r10583, %r10562, %r10563;
	xor.b32  	%r10584, %r10577, %r10562;
	and.b32  	%r10585, %r10584, %r10583;
	xor.b32  	%r10586, %r10585, %r10562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10576, 5;
	shr.b32 	%rhs, %r10576, 27;
	add.u32 	%r10587, %lhs, %rhs;
	}
	add.s32 	%r10588, %r10582, %r10587;
	add.s32 	%r10589, %r10588, %r10586;
	add.s32 	%r10590, %r10589, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10562, 30;
	shr.b32 	%rhs, %r10562, 2;
	add.u32 	%r10591, %lhs, %rhs;
	}
	xor.b32  	%r10592, %r10401, %r10377;
	xor.b32  	%r10593, %r10592, %r10483;
	xor.b32  	%r10594, %r10593, %r10553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10594, 1;
	shr.b32 	%rhs, %r10594, 31;
	add.u32 	%r10595, %lhs, %rhs;
	}
	add.s32 	%r10596, %r10563, %r10595;
	xor.b32  	%r10597, %r10576, %r10577;
	xor.b32  	%r10598, %r10591, %r10576;
	and.b32  	%r10599, %r10598, %r10597;
	xor.b32  	%r10600, %r10599, %r10576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10590, 5;
	shr.b32 	%rhs, %r10590, 27;
	add.u32 	%r10601, %lhs, %rhs;
	}
	add.s32 	%r10602, %r10596, %r10601;
	add.s32 	%r10603, %r10602, %r10600;
	add.s32 	%r10604, %r10603, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10576, 30;
	shr.b32 	%rhs, %r10576, 2;
	add.u32 	%r10605, %lhs, %rhs;
	}
	xor.b32  	%r10606, %r10413, %r10389;
	xor.b32  	%r10607, %r10606, %r10497;
	xor.b32  	%r10608, %r10607, %r10567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10608, 1;
	shr.b32 	%rhs, %r10608, 31;
	add.u32 	%r10609, %lhs, %rhs;
	}
	add.s32 	%r10610, %r10577, %r10609;
	xor.b32  	%r10611, %r10590, %r10591;
	xor.b32  	%r10612, %r10605, %r10590;
	and.b32  	%r10613, %r10612, %r10611;
	xor.b32  	%r10614, %r10613, %r10590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10604, 5;
	shr.b32 	%rhs, %r10604, 27;
	add.u32 	%r10615, %lhs, %rhs;
	}
	add.s32 	%r10616, %r10610, %r10615;
	add.s32 	%r10617, %r10616, %r10614;
	add.s32 	%r10618, %r10617, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10590, 30;
	shr.b32 	%rhs, %r10590, 2;
	add.u32 	%r10619, %lhs, %rhs;
	}
	xor.b32  	%r10620, %r10427, %r10401;
	xor.b32  	%r10621, %r10620, %r10511;
	xor.b32  	%r10622, %r10621, %r10581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10622, 1;
	shr.b32 	%rhs, %r10622, 31;
	add.u32 	%r10623, %lhs, %rhs;
	}
	add.s32 	%r10624, %r10591, %r10623;
	xor.b32  	%r10625, %r10604, %r10605;
	xor.b32  	%r10626, %r10619, %r10604;
	and.b32  	%r10627, %r10626, %r10625;
	xor.b32  	%r10628, %r10627, %r10604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10618, 5;
	shr.b32 	%rhs, %r10618, 27;
	add.u32 	%r10629, %lhs, %rhs;
	}
	add.s32 	%r10630, %r10624, %r10629;
	add.s32 	%r10631, %r10630, %r10628;
	add.s32 	%r10632, %r10631, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10604, 30;
	shr.b32 	%rhs, %r10604, 2;
	add.u32 	%r10633, %lhs, %rhs;
	}
	xor.b32  	%r10634, %r10441, %r10413;
	xor.b32  	%r10635, %r10634, %r10525;
	xor.b32  	%r10636, %r10635, %r10595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10636, 1;
	shr.b32 	%rhs, %r10636, 31;
	add.u32 	%r10637, %lhs, %rhs;
	}
	add.s32 	%r10638, %r10605, %r10637;
	xor.b32  	%r10639, %r10618, %r10619;
	xor.b32  	%r10640, %r10633, %r10618;
	and.b32  	%r10641, %r10640, %r10639;
	xor.b32  	%r10642, %r10641, %r10618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10632, 5;
	shr.b32 	%rhs, %r10632, 27;
	add.u32 	%r10643, %lhs, %rhs;
	}
	add.s32 	%r10644, %r10638, %r10643;
	add.s32 	%r10645, %r10644, %r10642;
	add.s32 	%r10646, %r10645, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10618, 30;
	shr.b32 	%rhs, %r10618, 2;
	add.u32 	%r10647, %lhs, %rhs;
	}
	xor.b32  	%r10648, %r10455, %r10427;
	xor.b32  	%r10649, %r10648, %r10539;
	xor.b32  	%r10650, %r10649, %r10609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10650, 1;
	shr.b32 	%rhs, %r10650, 31;
	add.u32 	%r10651, %lhs, %rhs;
	}
	add.s32 	%r10652, %r10619, %r10651;
	xor.b32  	%r10653, %r10632, %r10633;
	xor.b32  	%r10654, %r10647, %r10632;
	and.b32  	%r10655, %r10654, %r10653;
	xor.b32  	%r10656, %r10655, %r10632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10646, 5;
	shr.b32 	%rhs, %r10646, 27;
	add.u32 	%r10657, %lhs, %rhs;
	}
	add.s32 	%r10658, %r10652, %r10657;
	add.s32 	%r10659, %r10658, %r10656;
	add.s32 	%r10660, %r10659, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10632, 30;
	shr.b32 	%rhs, %r10632, 2;
	add.u32 	%r10661, %lhs, %rhs;
	}
	xor.b32  	%r10662, %r10469, %r10441;
	xor.b32  	%r10663, %r10662, %r10553;
	xor.b32  	%r10664, %r10663, %r10623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10664, 1;
	shr.b32 	%rhs, %r10664, 31;
	add.u32 	%r10665, %lhs, %rhs;
	}
	add.s32 	%r10666, %r10633, %r10665;
	xor.b32  	%r10667, %r10646, %r10647;
	xor.b32  	%r10668, %r10661, %r10646;
	and.b32  	%r10669, %r10668, %r10667;
	xor.b32  	%r10670, %r10669, %r10646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10660, 5;
	shr.b32 	%rhs, %r10660, 27;
	add.u32 	%r10671, %lhs, %rhs;
	}
	add.s32 	%r10672, %r10666, %r10671;
	add.s32 	%r10673, %r10672, %r10670;
	add.s32 	%r10674, %r10673, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10646, 30;
	shr.b32 	%rhs, %r10646, 2;
	add.u32 	%r10675, %lhs, %rhs;
	}
	xor.b32  	%r10676, %r10483, %r10455;
	xor.b32  	%r10677, %r10676, %r10567;
	xor.b32  	%r10678, %r10677, %r10637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10678, 1;
	shr.b32 	%rhs, %r10678, 31;
	add.u32 	%r10679, %lhs, %rhs;
	}
	add.s32 	%r10680, %r10647, %r10679;
	xor.b32  	%r10681, %r10660, %r10661;
	xor.b32  	%r10682, %r10675, %r10660;
	and.b32  	%r10683, %r10682, %r10681;
	xor.b32  	%r10684, %r10683, %r10660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10674, 5;
	shr.b32 	%rhs, %r10674, 27;
	add.u32 	%r10685, %lhs, %rhs;
	}
	add.s32 	%r10686, %r10680, %r10685;
	add.s32 	%r10687, %r10686, %r10684;
	add.s32 	%r10688, %r10687, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10660, 30;
	shr.b32 	%rhs, %r10660, 2;
	add.u32 	%r10689, %lhs, %rhs;
	}
	xor.b32  	%r10690, %r10497, %r10469;
	xor.b32  	%r10691, %r10690, %r10581;
	xor.b32  	%r10692, %r10691, %r10651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10692, 1;
	shr.b32 	%rhs, %r10692, 31;
	add.u32 	%r10693, %lhs, %rhs;
	}
	add.s32 	%r10694, %r10661, %r10693;
	xor.b32  	%r10695, %r10674, %r10675;
	xor.b32  	%r10696, %r10695, %r10689;
	add.s32 	%r10697, %r10694, %r10696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10688, 5;
	shr.b32 	%rhs, %r10688, 27;
	add.u32 	%r10698, %lhs, %rhs;
	}
	add.s32 	%r10699, %r10697, %r10698;
	add.s32 	%r10700, %r10699, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10674, 30;
	shr.b32 	%rhs, %r10674, 2;
	add.u32 	%r10701, %lhs, %rhs;
	}
	xor.b32  	%r10702, %r10511, %r10483;
	xor.b32  	%r10703, %r10702, %r10595;
	xor.b32  	%r10704, %r10703, %r10665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10704, 1;
	shr.b32 	%rhs, %r10704, 31;
	add.u32 	%r10705, %lhs, %rhs;
	}
	add.s32 	%r10706, %r10675, %r10705;
	xor.b32  	%r10707, %r10688, %r10689;
	xor.b32  	%r10708, %r10707, %r10701;
	add.s32 	%r10709, %r10706, %r10708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10700, 5;
	shr.b32 	%rhs, %r10700, 27;
	add.u32 	%r10710, %lhs, %rhs;
	}
	add.s32 	%r10711, %r10709, %r10710;
	add.s32 	%r10712, %r10711, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10688, 30;
	shr.b32 	%rhs, %r10688, 2;
	add.u32 	%r10713, %lhs, %rhs;
	}
	xor.b32  	%r10714, %r10525, %r10497;
	xor.b32  	%r10715, %r10714, %r10609;
	xor.b32  	%r10716, %r10715, %r10679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10716, 1;
	shr.b32 	%rhs, %r10716, 31;
	add.u32 	%r10717, %lhs, %rhs;
	}
	add.s32 	%r10718, %r10689, %r10717;
	xor.b32  	%r10719, %r10700, %r10701;
	xor.b32  	%r10720, %r10719, %r10713;
	add.s32 	%r10721, %r10718, %r10720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10712, 5;
	shr.b32 	%rhs, %r10712, 27;
	add.u32 	%r10722, %lhs, %rhs;
	}
	add.s32 	%r10723, %r10721, %r10722;
	add.s32 	%r10724, %r10723, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10700, 30;
	shr.b32 	%rhs, %r10700, 2;
	add.u32 	%r10725, %lhs, %rhs;
	}
	xor.b32  	%r10726, %r10539, %r10511;
	xor.b32  	%r10727, %r10726, %r10623;
	xor.b32  	%r10728, %r10727, %r10693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10728, 1;
	shr.b32 	%rhs, %r10728, 31;
	add.u32 	%r10729, %lhs, %rhs;
	}
	add.s32 	%r10730, %r10701, %r10729;
	xor.b32  	%r10731, %r10712, %r10713;
	xor.b32  	%r10732, %r10731, %r10725;
	add.s32 	%r10733, %r10730, %r10732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10724, 5;
	shr.b32 	%rhs, %r10724, 27;
	add.u32 	%r10734, %lhs, %rhs;
	}
	add.s32 	%r10735, %r10733, %r10734;
	add.s32 	%r10736, %r10735, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10712, 30;
	shr.b32 	%rhs, %r10712, 2;
	add.u32 	%r10737, %lhs, %rhs;
	}
	xor.b32  	%r10738, %r10553, %r10525;
	xor.b32  	%r10739, %r10738, %r10637;
	xor.b32  	%r10740, %r10739, %r10705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10740, 1;
	shr.b32 	%rhs, %r10740, 31;
	add.u32 	%r10741, %lhs, %rhs;
	}
	add.s32 	%r10742, %r10713, %r10741;
	xor.b32  	%r10743, %r10724, %r10725;
	xor.b32  	%r10744, %r10743, %r10737;
	add.s32 	%r10745, %r10742, %r10744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10736, 5;
	shr.b32 	%rhs, %r10736, 27;
	add.u32 	%r10746, %lhs, %rhs;
	}
	add.s32 	%r10747, %r10745, %r10746;
	add.s32 	%r10748, %r10747, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10724, 30;
	shr.b32 	%rhs, %r10724, 2;
	add.u32 	%r10749, %lhs, %rhs;
	}
	xor.b32  	%r10750, %r10567, %r10539;
	xor.b32  	%r10751, %r10750, %r10651;
	xor.b32  	%r10752, %r10751, %r10717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10752, 1;
	shr.b32 	%rhs, %r10752, 31;
	add.u32 	%r10753, %lhs, %rhs;
	}
	add.s32 	%r10754, %r10725, %r10753;
	xor.b32  	%r10755, %r10736, %r10737;
	xor.b32  	%r10756, %r10755, %r10749;
	add.s32 	%r10757, %r10754, %r10756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10748, 5;
	shr.b32 	%rhs, %r10748, 27;
	add.u32 	%r10758, %lhs, %rhs;
	}
	add.s32 	%r10759, %r10757, %r10758;
	add.s32 	%r10760, %r10759, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10736, 30;
	shr.b32 	%rhs, %r10736, 2;
	add.u32 	%r10761, %lhs, %rhs;
	}
	xor.b32  	%r10762, %r10581, %r10553;
	xor.b32  	%r10763, %r10762, %r10665;
	xor.b32  	%r10764, %r10763, %r10729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10764, 1;
	shr.b32 	%rhs, %r10764, 31;
	add.u32 	%r10765, %lhs, %rhs;
	}
	add.s32 	%r10766, %r10737, %r10765;
	xor.b32  	%r10767, %r10748, %r10749;
	xor.b32  	%r10768, %r10767, %r10761;
	add.s32 	%r10769, %r10766, %r10768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10760, 5;
	shr.b32 	%rhs, %r10760, 27;
	add.u32 	%r10770, %lhs, %rhs;
	}
	add.s32 	%r10771, %r10769, %r10770;
	add.s32 	%r10772, %r10771, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10748, 30;
	shr.b32 	%rhs, %r10748, 2;
	add.u32 	%r10773, %lhs, %rhs;
	}
	xor.b32  	%r10774, %r10595, %r10567;
	xor.b32  	%r10775, %r10774, %r10679;
	xor.b32  	%r10776, %r10775, %r10741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10776, 1;
	shr.b32 	%rhs, %r10776, 31;
	add.u32 	%r10777, %lhs, %rhs;
	}
	add.s32 	%r10778, %r10749, %r10777;
	xor.b32  	%r10779, %r10760, %r10761;
	xor.b32  	%r10780, %r10779, %r10773;
	add.s32 	%r10781, %r10778, %r10780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10772, 5;
	shr.b32 	%rhs, %r10772, 27;
	add.u32 	%r10782, %lhs, %rhs;
	}
	add.s32 	%r10783, %r10781, %r10782;
	add.s32 	%r10784, %r10783, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10760, 30;
	shr.b32 	%rhs, %r10760, 2;
	add.u32 	%r10785, %lhs, %rhs;
	}
	xor.b32  	%r10786, %r10609, %r10581;
	xor.b32  	%r10787, %r10786, %r10693;
	xor.b32  	%r10788, %r10787, %r10753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10788, 1;
	shr.b32 	%rhs, %r10788, 31;
	add.u32 	%r10789, %lhs, %rhs;
	}
	add.s32 	%r10790, %r10761, %r10789;
	xor.b32  	%r10791, %r10772, %r10773;
	xor.b32  	%r10792, %r10791, %r10785;
	add.s32 	%r10793, %r10790, %r10792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10784, 5;
	shr.b32 	%rhs, %r10784, 27;
	add.u32 	%r10794, %lhs, %rhs;
	}
	add.s32 	%r10795, %r10793, %r10794;
	add.s32 	%r10796, %r10795, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10772, 30;
	shr.b32 	%rhs, %r10772, 2;
	add.u32 	%r10797, %lhs, %rhs;
	}
	xor.b32  	%r10798, %r10623, %r10595;
	xor.b32  	%r10799, %r10798, %r10705;
	xor.b32  	%r10800, %r10799, %r10765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10800, 1;
	shr.b32 	%rhs, %r10800, 31;
	add.u32 	%r10801, %lhs, %rhs;
	}
	add.s32 	%r10802, %r10773, %r10801;
	xor.b32  	%r10803, %r10784, %r10785;
	xor.b32  	%r10804, %r10803, %r10797;
	add.s32 	%r10805, %r10802, %r10804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10796, 5;
	shr.b32 	%rhs, %r10796, 27;
	add.u32 	%r10806, %lhs, %rhs;
	}
	add.s32 	%r10807, %r10805, %r10806;
	add.s32 	%r10808, %r10807, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10784, 30;
	shr.b32 	%rhs, %r10784, 2;
	add.u32 	%r10809, %lhs, %rhs;
	}
	xor.b32  	%r10810, %r10637, %r10609;
	xor.b32  	%r10811, %r10810, %r10717;
	xor.b32  	%r10812, %r10811, %r10777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10812, 1;
	shr.b32 	%rhs, %r10812, 31;
	add.u32 	%r10813, %lhs, %rhs;
	}
	add.s32 	%r10814, %r10785, %r10813;
	xor.b32  	%r10815, %r10796, %r10797;
	xor.b32  	%r10816, %r10815, %r10809;
	add.s32 	%r10817, %r10814, %r10816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10808, 5;
	shr.b32 	%rhs, %r10808, 27;
	add.u32 	%r10818, %lhs, %rhs;
	}
	add.s32 	%r10819, %r10817, %r10818;
	add.s32 	%r10820, %r10819, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10796, 30;
	shr.b32 	%rhs, %r10796, 2;
	add.u32 	%r10821, %lhs, %rhs;
	}
	xor.b32  	%r10822, %r10651, %r10623;
	xor.b32  	%r10823, %r10822, %r10729;
	xor.b32  	%r10824, %r10823, %r10789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10824, 1;
	shr.b32 	%rhs, %r10824, 31;
	add.u32 	%r10825, %lhs, %rhs;
	}
	add.s32 	%r10826, %r10797, %r10825;
	xor.b32  	%r10827, %r10808, %r10809;
	xor.b32  	%r10828, %r10827, %r10821;
	add.s32 	%r10829, %r10826, %r10828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10820, 5;
	shr.b32 	%rhs, %r10820, 27;
	add.u32 	%r10830, %lhs, %rhs;
	}
	add.s32 	%r10831, %r10829, %r10830;
	add.s32 	%r10832, %r10831, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10808, 30;
	shr.b32 	%rhs, %r10808, 2;
	add.u32 	%r10833, %lhs, %rhs;
	}
	xor.b32  	%r10834, %r10665, %r10637;
	xor.b32  	%r10835, %r10834, %r10741;
	xor.b32  	%r10836, %r10835, %r10801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10836, 1;
	shr.b32 	%rhs, %r10836, 31;
	add.u32 	%r10837, %lhs, %rhs;
	}
	add.s32 	%r10838, %r10809, %r10837;
	xor.b32  	%r10839, %r10820, %r10821;
	xor.b32  	%r10840, %r10839, %r10833;
	add.s32 	%r10841, %r10838, %r10840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10832, 5;
	shr.b32 	%rhs, %r10832, 27;
	add.u32 	%r10842, %lhs, %rhs;
	}
	add.s32 	%r10843, %r10841, %r10842;
	add.s32 	%r10844, %r10843, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10820, 30;
	shr.b32 	%rhs, %r10820, 2;
	add.u32 	%r10845, %lhs, %rhs;
	}
	xor.b32  	%r10846, %r10679, %r10651;
	xor.b32  	%r10847, %r10846, %r10753;
	xor.b32  	%r10848, %r10847, %r10813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10848, 1;
	shr.b32 	%rhs, %r10848, 31;
	add.u32 	%r10849, %lhs, %rhs;
	}
	add.s32 	%r10850, %r10821, %r10849;
	xor.b32  	%r10851, %r10832, %r10833;
	xor.b32  	%r10852, %r10851, %r10845;
	add.s32 	%r10853, %r10850, %r10852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10844, 5;
	shr.b32 	%rhs, %r10844, 27;
	add.u32 	%r10854, %lhs, %rhs;
	}
	add.s32 	%r10855, %r10853, %r10854;
	add.s32 	%r10856, %r10855, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10832, 30;
	shr.b32 	%rhs, %r10832, 2;
	add.u32 	%r10857, %lhs, %rhs;
	}
	xor.b32  	%r10858, %r10693, %r10665;
	xor.b32  	%r10859, %r10858, %r10765;
	xor.b32  	%r10860, %r10859, %r10825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10860, 1;
	shr.b32 	%rhs, %r10860, 31;
	add.u32 	%r10861, %lhs, %rhs;
	}
	add.s32 	%r10862, %r10833, %r10861;
	xor.b32  	%r10863, %r10844, %r10845;
	xor.b32  	%r10864, %r10863, %r10857;
	add.s32 	%r10865, %r10862, %r10864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10856, 5;
	shr.b32 	%rhs, %r10856, 27;
	add.u32 	%r10866, %lhs, %rhs;
	}
	add.s32 	%r10867, %r10865, %r10866;
	add.s32 	%r10868, %r10867, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10844, 30;
	shr.b32 	%rhs, %r10844, 2;
	add.u32 	%r10869, %lhs, %rhs;
	}
	xor.b32  	%r10870, %r10705, %r10679;
	xor.b32  	%r10871, %r10870, %r10777;
	xor.b32  	%r10872, %r10871, %r10837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10872, 1;
	shr.b32 	%rhs, %r10872, 31;
	add.u32 	%r10873, %lhs, %rhs;
	}
	add.s32 	%r10874, %r10845, %r10873;
	xor.b32  	%r10875, %r10856, %r10857;
	xor.b32  	%r10876, %r10875, %r10869;
	add.s32 	%r10877, %r10874, %r10876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10868, 5;
	shr.b32 	%rhs, %r10868, 27;
	add.u32 	%r10878, %lhs, %rhs;
	}
	add.s32 	%r10879, %r10877, %r10878;
	add.s32 	%r10880, %r10879, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10856, 30;
	shr.b32 	%rhs, %r10856, 2;
	add.u32 	%r10881, %lhs, %rhs;
	}
	xor.b32  	%r10882, %r10717, %r10693;
	xor.b32  	%r10883, %r10882, %r10789;
	xor.b32  	%r10884, %r10883, %r10849;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10884, 1;
	shr.b32 	%rhs, %r10884, 31;
	add.u32 	%r10885, %lhs, %rhs;
	}
	add.s32 	%r10886, %r10857, %r10885;
	xor.b32  	%r10887, %r10868, %r10869;
	xor.b32  	%r10888, %r10887, %r10881;
	add.s32 	%r10889, %r10886, %r10888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10880, 5;
	shr.b32 	%rhs, %r10880, 27;
	add.u32 	%r10890, %lhs, %rhs;
	}
	add.s32 	%r10891, %r10889, %r10890;
	add.s32 	%r10892, %r10891, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10868, 30;
	shr.b32 	%rhs, %r10868, 2;
	add.u32 	%r10893, %lhs, %rhs;
	}
	xor.b32  	%r10894, %r10729, %r10705;
	xor.b32  	%r10895, %r10894, %r10801;
	xor.b32  	%r10896, %r10895, %r10861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10896, 1;
	shr.b32 	%rhs, %r10896, 31;
	add.u32 	%r10897, %lhs, %rhs;
	}
	add.s32 	%r10898, %r10869, %r10897;
	xor.b32  	%r10899, %r10880, %r10881;
	xor.b32  	%r10900, %r10899, %r10893;
	add.s32 	%r10901, %r10898, %r10900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10892, 5;
	shr.b32 	%rhs, %r10892, 27;
	add.u32 	%r10902, %lhs, %rhs;
	}
	add.s32 	%r10903, %r10901, %r10902;
	add.s32 	%r10904, %r10903, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10880, 30;
	shr.b32 	%rhs, %r10880, 2;
	add.u32 	%r10905, %lhs, %rhs;
	}
	xor.b32  	%r10906, %r10741, %r10717;
	xor.b32  	%r10907, %r10906, %r10813;
	xor.b32  	%r10908, %r10907, %r10873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10908, 1;
	shr.b32 	%rhs, %r10908, 31;
	add.u32 	%r10909, %lhs, %rhs;
	}
	add.s32 	%r10910, %r10881, %r10909;
	xor.b32  	%r10911, %r10892, %r10893;
	xor.b32  	%r10912, %r10911, %r10905;
	add.s32 	%r10913, %r10910, %r10912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10904, 5;
	shr.b32 	%rhs, %r10904, 27;
	add.u32 	%r10914, %lhs, %rhs;
	}
	add.s32 	%r10915, %r10913, %r10914;
	add.s32 	%r10916, %r10915, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10892, 30;
	shr.b32 	%rhs, %r10892, 2;
	add.u32 	%r10917, %lhs, %rhs;
	}
	xor.b32  	%r10918, %r10753, %r10729;
	xor.b32  	%r10919, %r10918, %r10825;
	xor.b32  	%r10920, %r10919, %r10885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10920, 1;
	shr.b32 	%rhs, %r10920, 31;
	add.u32 	%r10921, %lhs, %rhs;
	}
	xor.b32  	%r10922, %r10904, %r10905;
	xor.b32  	%r10923, %r10922, %r10917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10916, 5;
	shr.b32 	%rhs, %r10916, 27;
	add.u32 	%r10924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10904, 30;
	shr.b32 	%rhs, %r10904, 2;
	add.u32 	%r10925, %lhs, %rhs;
	}
	add.s32 	%r10926, %r10893, %r10921;
	add.s32 	%r10927, %r10926, %r10923;
	add.s32 	%r10928, %r10927, %r10924;
	add.s32 	%r10929, %r10928, 833086679;
	add.s32 	%r648, %r10915, -1171231393;
	add.s32 	%r649, %r10925, -1732584194;
	add.s32 	%r650, %r10917, 271733878;
	add.s32 	%r651, %r10905, -1009589776;
	st.global.u32 	[%rd44], %r9987;
	st.global.u32 	[%rd44+4], %r643;
	st.global.u32 	[%rd44+8], %r644;
	st.global.u32 	[%rd44+12], %r645;
	st.global.u32 	[%rd44+16], %r646;
	st.global.u32 	[%rd44+20], %r10929;
	st.global.u32 	[%rd44+24], %r648;
	st.global.u32 	[%rd44+28], %r649;
	st.global.u32 	[%rd44+32], %r650;
	st.global.u32 	[%rd44+36], %r651;
	ld.global.u32 	%r9026, [%rd2+140];
	ld.global.u32 	%r9022, [%rd2+144];
	ld.global.u32 	%r9018, [%rd2+148];
	ld.global.u32 	%r9014, [%rd2+152];
	// inline asm
	prmt.b32 %r8968, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd8+12], %r8968;
	// inline asm
	prmt.b32 %r8972, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd8+8], %r8972;
	// inline asm
	prmt.b32 %r8976, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd8+4], %r8976;
	// inline asm
	prmt.b32 %r8980, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd8], %r8980;
	// inline asm
	prmt.b32 %r8984, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd7+12], %r8984;
	// inline asm
	prmt.b32 %r8988, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd7+8], %r8988;
	// inline asm
	prmt.b32 %r8992, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd7+4], %r8992;
	// inline asm
	prmt.b32 %r8996, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd7], %r8996;
	// inline asm
	prmt.b32 %r9000, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd6+12], %r9000;
	// inline asm
	prmt.b32 %r9004, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd6+8], %r9004;
	// inline asm
	prmt.b32 %r9008, %r9033, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd6+4], %r9008;
	// inline asm
	prmt.b32 %r9012, %r9033, %r9014, %r9031;
	// inline asm
	st.local.u32 	[%rd6], %r9012;
	// inline asm
	prmt.b32 %r9016, %r9014, %r9018, %r9031;
	// inline asm
	st.local.u32 	[%rd5+12], %r9016;
	// inline asm
	prmt.b32 %r9020, %r9018, %r9022, %r9031;
	// inline asm
	st.local.u32 	[%rd5+8], %r9020;
	// inline asm
	prmt.b32 %r9024, %r9022, %r9026, %r9031;
	// inline asm
	st.local.u32 	[%rd5+4], %r9024;
	// inline asm
	prmt.b32 %r9028, %r9026, %r9033, %r9031;
	// inline asm
	st.local.u32 	[%rd5], %r9028;
	or.b32  	%r10930, %r9028, %r8832;
	xor.b32  	%r10931, %r644, %r645;
	and.b32  	%r10932, %r10931, %r643;
	xor.b32  	%r10933, %r10932, %r645;
	add.s32 	%r10934, %r9963, %r10933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9987, 5;
	shr.b32 	%rhs, %r9987, 27;
	add.u32 	%r10935, %lhs, %rhs;
	}
	add.s32 	%r10936, %r10934, %r10930;
	add.s32 	%r10937, %r10936, %r10935;
	add.s32 	%r10938, %r10937, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 30;
	shr.b32 	%rhs, %r643, 2;
	add.u32 	%r10939, %lhs, %rhs;
	}
	add.s32 	%r10940, %r9975, %r9024;
	xor.b32  	%r10941, %r10939, %r644;
	and.b32  	%r10942, %r10941, %r9987;
	xor.b32  	%r10943, %r10942, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10938, 5;
	shr.b32 	%rhs, %r10938, 27;
	add.u32 	%r10944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9987, 30;
	shr.b32 	%rhs, %r9987, 2;
	add.u32 	%r663, %lhs, %rhs;
	}
	add.s32 	%r10945, %r9983, %r9020;
	xor.b32  	%r10946, %r663, %r10939;
	and.b32  	%r10947, %r10946, %r10938;
	xor.b32  	%r10948, %r10947, %r10939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10938, 30;
	shr.b32 	%rhs, %r10938, 2;
	add.u32 	%r664, %lhs, %rhs;
	}
	xor.b32  	%r10949, %r664, %r663;
	add.s32 	%r665, %r9986, -66410835;
	xor.b32  	%r10950, %r649, %r650;
	and.b32  	%r10951, %r10950, %r648;
	xor.b32  	%r10952, %r10951, %r650;
	add.s32 	%r10953, %r10905, %r10952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10929, 5;
	shr.b32 	%rhs, %r10929, 27;
	add.u32 	%r666, %lhs, %rhs;
	}
	add.s32 	%r667, %r10953, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 30;
	shr.b32 	%rhs, %r648, 2;
	add.u32 	%r668, %lhs, %rhs;
	}
	xor.b32  	%r10954, %r668, %r649;
	and.b32  	%r10955, %r10954, %r10929;
	xor.b32  	%r669, %r10955, %r649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10929, 30;
	shr.b32 	%rhs, %r10929, 2;
	add.u32 	%r670, %lhs, %rhs;
	}
	xor.b32  	%r671, %r670, %r668;
	add.s32 	%r672, %r10928, -66410835;
	add.s32 	%r10956, %r10940, %r10944;
	add.s32 	%r10957, %r10956, %r10943;
	add.s32 	%r10958, %r10957, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10958, 5;
	shr.b32 	%rhs, %r10958, 27;
	add.u32 	%r10959, %lhs, %rhs;
	}
	add.s32 	%r10960, %r10945, %r10959;
	add.s32 	%r10961, %r10960, %r10948;
	add.s32 	%r10962, %r10961, -214083945;
	and.b32  	%r10963, %r10949, %r10958;
	xor.b32  	%r10964, %r10963, %r663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10962, 5;
	shr.b32 	%rhs, %r10962, 27;
	add.u32 	%r10965, %lhs, %rhs;
	}
	add.s32 	%r10966, %r9016, %r10939;
	add.s32 	%r10967, %r10966, %r10965;
	add.s32 	%r10968, %r10967, %r10964;
	add.s32 	%r10969, %r10968, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10958, 30;
	shr.b32 	%rhs, %r10958, 2;
	add.u32 	%r673, %lhs, %rhs;
	}
	xor.b32  	%r10970, %r673, %r664;
	and.b32  	%r10971, %r10970, %r10962;
	xor.b32  	%r674, %r10971, %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10969, 5;
	shr.b32 	%rhs, %r10969, 27;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10962, 30;
	shr.b32 	%rhs, %r10962, 2;
	add.u32 	%r676, %lhs, %rhs;
	}
	xor.b32  	%r10972, %r676, %r673;
	and.b32  	%r10973, %r10972, %r10969;
	xor.b32  	%r677, %r10973, %r673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10969, 30;
	shr.b32 	%rhs, %r10969, 2;
	add.u32 	%r678, %lhs, %rhs;
	}
	xor.b32  	%r679, %r678, %r676;
	xor.b32  	%r680, %r9020, %r10930;
	xor.b32  	%r681, %r9016, %r9024;
	xor.b32  	%r682, %r9020, 672;
	mov.u32 	%r15352, 1;
	mov.u32 	%r15353, %r9033;

BB6_115:
	// inline asm
	prmt.b32 %r10974, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10978, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10982, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10986, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10990, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10994, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r10998, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11002, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11006, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11010, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11014, %r9033, %r15352, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11018, %r15352, %r9033, %r9031;
	// inline asm
	or.b32  	%r11050, %r11018, %r9012;
	or.b32  	%r11051, %r11010, %r9004;
	or.b32  	%r11052, %r11006, %r9000;
	or.b32  	%r11053, %r11002, %r8996;
	or.b32  	%r11054, %r10998, %r8992;
	or.b32  	%r11055, %r10994, %r8988;
	or.b32  	%r11056, %r10990, %r8984;
	or.b32  	%r11057, %r10986, %r8980;
	or.b32  	%r11058, %r10982, %r8976;
	or.b32  	%r11059, %r9008, %r11014;
	or.b32  	%r11060, %r11059, -2147483648;
	add.s32 	%r11061, %r11050, %r663;
	add.s32 	%r11062, %r11061, %r675;
	add.s32 	%r11063, %r11062, %r674;
	add.s32 	%r11064, %r11063, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11064, 5;
	shr.b32 	%rhs, %r11064, 27;
	add.u32 	%r11065, %lhs, %rhs;
	}
	add.s32 	%r11066, %r11060, %r664;
	add.s32 	%r11067, %r11066, %r11065;
	add.s32 	%r11068, %r11067, %r677;
	add.s32 	%r11069, %r11068, 1518500249;
	and.b32  	%r11070, %r679, %r11064;
	xor.b32  	%r11071, %r11070, %r676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11069, 5;
	shr.b32 	%rhs, %r11069, 27;
	add.u32 	%r11072, %lhs, %rhs;
	}
	add.s32 	%r11073, %r11051, %r673;
	add.s32 	%r11074, %r11073, %r11072;
	add.s32 	%r11075, %r11074, %r11071;
	add.s32 	%r11076, %r11075, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11064, 30;
	shr.b32 	%rhs, %r11064, 2;
	add.u32 	%r11077, %lhs, %rhs;
	}
	xor.b32  	%r11078, %r11077, %r678;
	and.b32  	%r11079, %r11078, %r11069;
	xor.b32  	%r11080, %r11079, %r678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11076, 5;
	shr.b32 	%rhs, %r11076, 27;
	add.u32 	%r11081, %lhs, %rhs;
	}
	add.s32 	%r11082, %r11052, %r676;
	add.s32 	%r11083, %r11082, %r11081;
	add.s32 	%r11084, %r11083, %r11080;
	add.s32 	%r11085, %r11084, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11069, 30;
	shr.b32 	%rhs, %r11069, 2;
	add.u32 	%r11086, %lhs, %rhs;
	}
	xor.b32  	%r11087, %r11086, %r11077;
	and.b32  	%r11088, %r11087, %r11076;
	xor.b32  	%r11089, %r11088, %r11077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11085, 5;
	shr.b32 	%rhs, %r11085, 27;
	add.u32 	%r11090, %lhs, %rhs;
	}
	add.s32 	%r11091, %r11053, %r678;
	add.s32 	%r11092, %r11091, %r11090;
	add.s32 	%r11093, %r11092, %r11089;
	add.s32 	%r11094, %r11093, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11076, 30;
	shr.b32 	%rhs, %r11076, 2;
	add.u32 	%r11095, %lhs, %rhs;
	}
	xor.b32  	%r11096, %r11095, %r11086;
	and.b32  	%r11097, %r11096, %r11085;
	xor.b32  	%r11098, %r11097, %r11086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11094, 5;
	shr.b32 	%rhs, %r11094, 27;
	add.u32 	%r11099, %lhs, %rhs;
	}
	add.s32 	%r11100, %r11054, %r11077;
	add.s32 	%r11101, %r11100, %r11099;
	add.s32 	%r11102, %r11101, %r11098;
	add.s32 	%r11103, %r11102, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11085, 30;
	shr.b32 	%rhs, %r11085, 2;
	add.u32 	%r11104, %lhs, %rhs;
	}
	xor.b32  	%r11105, %r11104, %r11095;
	and.b32  	%r11106, %r11105, %r11094;
	xor.b32  	%r11107, %r11106, %r11095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11103, 5;
	shr.b32 	%rhs, %r11103, 27;
	add.u32 	%r11108, %lhs, %rhs;
	}
	add.s32 	%r11109, %r11055, %r11086;
	add.s32 	%r11110, %r11109, %r11108;
	add.s32 	%r11111, %r11110, %r11107;
	add.s32 	%r11112, %r11111, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11094, 30;
	shr.b32 	%rhs, %r11094, 2;
	add.u32 	%r11113, %lhs, %rhs;
	}
	xor.b32  	%r11114, %r11113, %r11104;
	and.b32  	%r11115, %r11114, %r11103;
	xor.b32  	%r11116, %r11115, %r11104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11112, 5;
	shr.b32 	%rhs, %r11112, 27;
	add.u32 	%r11117, %lhs, %rhs;
	}
	add.s32 	%r11118, %r11056, %r11095;
	add.s32 	%r11119, %r11118, %r11117;
	add.s32 	%r11120, %r11119, %r11116;
	add.s32 	%r11121, %r11120, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11103, 30;
	shr.b32 	%rhs, %r11103, 2;
	add.u32 	%r11122, %lhs, %rhs;
	}
	xor.b32  	%r11123, %r11122, %r11113;
	and.b32  	%r11124, %r11123, %r11112;
	xor.b32  	%r11125, %r11124, %r11113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11121, 5;
	shr.b32 	%rhs, %r11121, 27;
	add.u32 	%r11126, %lhs, %rhs;
	}
	add.s32 	%r11127, %r11057, %r11104;
	add.s32 	%r11128, %r11127, %r11126;
	add.s32 	%r11129, %r11128, %r11125;
	add.s32 	%r11130, %r11129, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11112, 30;
	shr.b32 	%rhs, %r11112, 2;
	add.u32 	%r11131, %lhs, %rhs;
	}
	xor.b32  	%r11132, %r11131, %r11122;
	and.b32  	%r11133, %r11132, %r11121;
	xor.b32  	%r11134, %r11133, %r11122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11130, 5;
	shr.b32 	%rhs, %r11130, 27;
	add.u32 	%r11135, %lhs, %rhs;
	}
	add.s32 	%r11136, %r11058, %r11113;
	add.s32 	%r11137, %r11136, %r11135;
	add.s32 	%r11138, %r11137, %r11134;
	add.s32 	%r11139, %r11138, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11121, 30;
	shr.b32 	%rhs, %r11121, 2;
	add.u32 	%r11140, %lhs, %rhs;
	}
	xor.b32  	%r11141, %r11140, %r11131;
	and.b32  	%r11142, %r11141, %r11130;
	xor.b32  	%r11143, %r11142, %r11131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11139, 5;
	shr.b32 	%rhs, %r11139, 27;
	add.u32 	%r11144, %lhs, %rhs;
	}
	add.s32 	%r11145, %r11122, %r11144;
	add.s32 	%r11146, %r11145, %r11143;
	add.s32 	%r11147, %r11146, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11130, 30;
	shr.b32 	%rhs, %r11130, 2;
	add.u32 	%r11148, %lhs, %rhs;
	}
	xor.b32  	%r11149, %r11148, %r11140;
	and.b32  	%r11150, %r11149, %r11139;
	xor.b32  	%r11151, %r11150, %r11140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11147, 5;
	shr.b32 	%rhs, %r11147, 27;
	add.u32 	%r11152, %lhs, %rhs;
	}
	add.s32 	%r11153, %r11131, %r11152;
	add.s32 	%r11154, %r11153, %r11151;
	add.s32 	%r11155, %r11154, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11139, 30;
	shr.b32 	%rhs, %r11139, 2;
	add.u32 	%r11156, %lhs, %rhs;
	}
	xor.b32  	%r11157, %r680, %r11053;
	xor.b32  	%r11158, %r11157, %r11058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11158, 1;
	shr.b32 	%rhs, %r11158, 31;
	add.u32 	%r11159, %lhs, %rhs;
	}
	add.s32 	%r11160, %r11140, %r11159;
	xor.b32  	%r11161, %r11156, %r11148;
	and.b32  	%r11162, %r11161, %r11147;
	xor.b32  	%r11163, %r11162, %r11148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11155, 5;
	shr.b32 	%rhs, %r11155, 27;
	add.u32 	%r11164, %lhs, %rhs;
	}
	add.s32 	%r11165, %r11160, %r11164;
	add.s32 	%r11166, %r11165, %r11163;
	add.s32 	%r11167, %r11166, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11147, 30;
	shr.b32 	%rhs, %r11147, 2;
	add.u32 	%r11168, %lhs, %rhs;
	}
	xor.b32  	%r11169, %r681, %r11054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11169, 1;
	shr.b32 	%rhs, %r11169, 31;
	add.u32 	%r11170, %lhs, %rhs;
	}
	add.s32 	%r11171, %r11148, %r11170;
	xor.b32  	%r11172, %r11168, %r11156;
	and.b32  	%r11173, %r11172, %r11155;
	xor.b32  	%r11174, %r11173, %r11156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11167, 5;
	shr.b32 	%rhs, %r11167, 27;
	add.u32 	%r11175, %lhs, %rhs;
	}
	add.s32 	%r11176, %r11171, %r11175;
	add.s32 	%r11177, %r11176, %r11174;
	add.s32 	%r11178, %r11177, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11155, 30;
	shr.b32 	%rhs, %r11155, 2;
	add.u32 	%r11179, %lhs, %rhs;
	}
	xor.b32  	%r11180, %r682, %r11050;
	xor.b32  	%r11181, %r11180, %r11055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11181, 1;
	shr.b32 	%rhs, %r11181, 31;
	add.u32 	%r11182, %lhs, %rhs;
	}
	add.s32 	%r11183, %r11156, %r11182;
	xor.b32  	%r11184, %r11179, %r11168;
	and.b32  	%r11185, %r11184, %r11167;
	xor.b32  	%r11186, %r11185, %r11168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11178, 5;
	shr.b32 	%rhs, %r11178, 27;
	add.u32 	%r11187, %lhs, %rhs;
	}
	add.s32 	%r11188, %r11183, %r11187;
	add.s32 	%r11189, %r11188, %r11186;
	add.s32 	%r11190, %r11189, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11167, 30;
	shr.b32 	%rhs, %r11167, 2;
	add.u32 	%r11191, %lhs, %rhs;
	}
	xor.b32  	%r11192, %r11060, %r9016;
	xor.b32  	%r11193, %r11192, %r11056;
	xor.b32  	%r11194, %r11193, %r11159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11194, 1;
	shr.b32 	%rhs, %r11194, 31;
	add.u32 	%r11195, %lhs, %rhs;
	}
	add.s32 	%r11196, %r11168, %r11195;
	xor.b32  	%r11197, %r11191, %r11179;
	and.b32  	%r11198, %r11197, %r11178;
	xor.b32  	%r11199, %r11198, %r11179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11190, 5;
	shr.b32 	%rhs, %r11190, 27;
	add.u32 	%r11200, %lhs, %rhs;
	}
	add.s32 	%r11201, %r11196, %r11200;
	add.s32 	%r11202, %r11201, %r11199;
	add.s32 	%r11203, %r11202, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11178, 30;
	shr.b32 	%rhs, %r11178, 2;
	add.u32 	%r11204, %lhs, %rhs;
	}
	xor.b32  	%r11205, %r11051, %r11050;
	xor.b32  	%r11206, %r11205, %r11057;
	xor.b32  	%r11207, %r11206, %r11170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11207, 1;
	shr.b32 	%rhs, %r11207, 31;
	add.u32 	%r11208, %lhs, %rhs;
	}
	add.s32 	%r11209, %r11179, %r11208;
	xor.b32  	%r11210, %r11190, %r11191;
	xor.b32  	%r11211, %r11210, %r11204;
	add.s32 	%r11212, %r11209, %r11211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11203, 5;
	shr.b32 	%rhs, %r11203, 27;
	add.u32 	%r11213, %lhs, %rhs;
	}
	add.s32 	%r11214, %r11212, %r11213;
	add.s32 	%r11215, %r11214, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11190, 30;
	shr.b32 	%rhs, %r11190, 2;
	add.u32 	%r11216, %lhs, %rhs;
	}
	xor.b32  	%r11217, %r11052, %r11060;
	xor.b32  	%r11218, %r11217, %r11058;
	xor.b32  	%r11219, %r11218, %r11182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11219, 1;
	shr.b32 	%rhs, %r11219, 31;
	add.u32 	%r11220, %lhs, %rhs;
	}
	add.s32 	%r11221, %r11191, %r11220;
	xor.b32  	%r11222, %r11203, %r11204;
	xor.b32  	%r11223, %r11222, %r11216;
	add.s32 	%r11224, %r11221, %r11223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11215, 5;
	shr.b32 	%rhs, %r11215, 27;
	add.u32 	%r11225, %lhs, %rhs;
	}
	add.s32 	%r11226, %r11224, %r11225;
	add.s32 	%r11227, %r11226, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11203, 30;
	shr.b32 	%rhs, %r11203, 2;
	add.u32 	%r11228, %lhs, %rhs;
	}
	xor.b32  	%r11229, %r11053, %r11051;
	xor.b32  	%r11230, %r11229, %r11195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11230, 1;
	shr.b32 	%rhs, %r11230, 31;
	add.u32 	%r11231, %lhs, %rhs;
	}
	add.s32 	%r11232, %r11204, %r11231;
	xor.b32  	%r11233, %r11215, %r11216;
	xor.b32  	%r11234, %r11233, %r11228;
	add.s32 	%r11235, %r11232, %r11234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11227, 5;
	shr.b32 	%rhs, %r11227, 27;
	add.u32 	%r11236, %lhs, %rhs;
	}
	add.s32 	%r11237, %r11235, %r11236;
	add.s32 	%r11238, %r11237, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11215, 30;
	shr.b32 	%rhs, %r11215, 2;
	add.u32 	%r11239, %lhs, %rhs;
	}
	xor.b32  	%r11240, %r11052, %r11054;
	xor.b32  	%r11241, %r11240, %r11208;
	xor.b32  	%r11242, %r11241, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11242, 1;
	shr.b32 	%rhs, %r11242, 31;
	add.u32 	%r11243, %lhs, %rhs;
	}
	add.s32 	%r11244, %r11216, %r11243;
	xor.b32  	%r11245, %r11227, %r11228;
	xor.b32  	%r11246, %r11245, %r11239;
	add.s32 	%r11247, %r11244, %r11246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11238, 5;
	shr.b32 	%rhs, %r11238, 27;
	add.u32 	%r11248, %lhs, %rhs;
	}
	add.s32 	%r11249, %r11247, %r11248;
	add.s32 	%r11250, %r11249, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11227, 30;
	shr.b32 	%rhs, %r11227, 2;
	add.u32 	%r11251, %lhs, %rhs;
	}
	xor.b32  	%r11252, %r11055, %r11053;
	xor.b32  	%r11253, %r11252, %r11159;
	xor.b32  	%r11254, %r11253, %r11220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11254, 1;
	shr.b32 	%rhs, %r11254, 31;
	add.u32 	%r11255, %lhs, %rhs;
	}
	add.s32 	%r11256, %r11228, %r11255;
	xor.b32  	%r11257, %r11238, %r11239;
	xor.b32  	%r11258, %r11257, %r11251;
	add.s32 	%r11259, %r11256, %r11258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11250, 5;
	shr.b32 	%rhs, %r11250, 27;
	add.u32 	%r11260, %lhs, %rhs;
	}
	add.s32 	%r11261, %r11259, %r11260;
	add.s32 	%r11262, %r11261, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11238, 30;
	shr.b32 	%rhs, %r11238, 2;
	add.u32 	%r11263, %lhs, %rhs;
	}
	xor.b32  	%r11264, %r11056, %r11054;
	xor.b32  	%r11265, %r11264, %r11170;
	xor.b32  	%r11266, %r11265, %r11231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11266, 1;
	shr.b32 	%rhs, %r11266, 31;
	add.u32 	%r11267, %lhs, %rhs;
	}
	add.s32 	%r11268, %r11239, %r11267;
	xor.b32  	%r11269, %r11250, %r11251;
	xor.b32  	%r11270, %r11269, %r11263;
	add.s32 	%r11271, %r11268, %r11270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11262, 5;
	shr.b32 	%rhs, %r11262, 27;
	add.u32 	%r11272, %lhs, %rhs;
	}
	add.s32 	%r11273, %r11271, %r11272;
	add.s32 	%r11274, %r11273, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11250, 30;
	shr.b32 	%rhs, %r11250, 2;
	add.u32 	%r11275, %lhs, %rhs;
	}
	xor.b32  	%r11276, %r11057, %r11055;
	xor.b32  	%r11277, %r11276, %r11182;
	xor.b32  	%r11278, %r11277, %r11243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11278, 1;
	shr.b32 	%rhs, %r11278, 31;
	add.u32 	%r11279, %lhs, %rhs;
	}
	add.s32 	%r11280, %r11251, %r11279;
	xor.b32  	%r11281, %r11262, %r11263;
	xor.b32  	%r11282, %r11281, %r11275;
	add.s32 	%r11283, %r11280, %r11282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11274, 5;
	shr.b32 	%rhs, %r11274, 27;
	add.u32 	%r11284, %lhs, %rhs;
	}
	add.s32 	%r11285, %r11283, %r11284;
	add.s32 	%r11286, %r11285, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11262, 30;
	shr.b32 	%rhs, %r11262, 2;
	add.u32 	%r11287, %lhs, %rhs;
	}
	xor.b32  	%r11288, %r11058, %r11056;
	xor.b32  	%r11289, %r11288, %r11195;
	xor.b32  	%r11290, %r11289, %r11255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11290, 1;
	shr.b32 	%rhs, %r11290, 31;
	add.u32 	%r11291, %lhs, %rhs;
	}
	add.s32 	%r11292, %r11263, %r11291;
	xor.b32  	%r11293, %r11274, %r11275;
	xor.b32  	%r11294, %r11293, %r11287;
	add.s32 	%r11295, %r11292, %r11294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11286, 5;
	shr.b32 	%rhs, %r11286, 27;
	add.u32 	%r11296, %lhs, %rhs;
	}
	add.s32 	%r11297, %r11295, %r11296;
	add.s32 	%r11298, %r11297, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11274, 30;
	shr.b32 	%rhs, %r11274, 2;
	add.u32 	%r11299, %lhs, %rhs;
	}
	xor.b32  	%r11300, %r11208, %r11057;
	xor.b32  	%r11301, %r11300, %r11267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11301, 1;
	shr.b32 	%rhs, %r11301, 31;
	add.u32 	%r11302, %lhs, %rhs;
	}
	add.s32 	%r11303, %r11275, %r11302;
	xor.b32  	%r11304, %r11286, %r11287;
	xor.b32  	%r11305, %r11304, %r11299;
	add.s32 	%r11306, %r11303, %r11305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11298, 5;
	shr.b32 	%rhs, %r11298, 27;
	add.u32 	%r11307, %lhs, %rhs;
	}
	add.s32 	%r11308, %r11306, %r11307;
	add.s32 	%r11309, %r11308, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11286, 30;
	shr.b32 	%rhs, %r11286, 2;
	add.u32 	%r11310, %lhs, %rhs;
	}
	xor.b32  	%r11311, %r11058, %r11220;
	xor.b32  	%r11312, %r11311, %r11279;
	xor.b32  	%r11313, %r11312, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11313, 1;
	shr.b32 	%rhs, %r11313, 31;
	add.u32 	%r11314, %lhs, %rhs;
	}
	add.s32 	%r11315, %r11287, %r11314;
	xor.b32  	%r11316, %r11298, %r11299;
	xor.b32  	%r11317, %r11316, %r11310;
	add.s32 	%r11318, %r11315, %r11317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11309, 5;
	shr.b32 	%rhs, %r11309, 27;
	add.u32 	%r11319, %lhs, %rhs;
	}
	add.s32 	%r11320, %r11318, %r11319;
	add.s32 	%r11321, %r11320, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11298, 30;
	shr.b32 	%rhs, %r11298, 2;
	add.u32 	%r11322, %lhs, %rhs;
	}
	xor.b32  	%r11323, %r11231, %r11159;
	xor.b32  	%r11324, %r11323, %r11291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11324, 1;
	shr.b32 	%rhs, %r11324, 31;
	add.u32 	%r11325, %lhs, %rhs;
	}
	add.s32 	%r11326, %r11299, %r11325;
	xor.b32  	%r11327, %r11309, %r11310;
	xor.b32  	%r11328, %r11327, %r11322;
	add.s32 	%r11329, %r11326, %r11328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11321, 5;
	shr.b32 	%rhs, %r11321, 27;
	add.u32 	%r11330, %lhs, %rhs;
	}
	add.s32 	%r11331, %r11329, %r11330;
	add.s32 	%r11332, %r11331, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11309, 30;
	shr.b32 	%rhs, %r11309, 2;
	add.u32 	%r11333, %lhs, %rhs;
	}
	xor.b32  	%r11334, %r11170, %r11243;
	xor.b32  	%r11335, %r11334, %r11302;
	xor.b32  	%r11336, %r11335, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11336, 1;
	shr.b32 	%rhs, %r11336, 31;
	add.u32 	%r11337, %lhs, %rhs;
	}
	add.s32 	%r11338, %r11310, %r11337;
	xor.b32  	%r11339, %r11321, %r11322;
	xor.b32  	%r11340, %r11339, %r11333;
	add.s32 	%r11341, %r11338, %r11340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11332, 5;
	shr.b32 	%rhs, %r11332, 27;
	add.u32 	%r11342, %lhs, %rhs;
	}
	add.s32 	%r11343, %r11341, %r11342;
	add.s32 	%r11344, %r11343, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11321, 30;
	shr.b32 	%rhs, %r11321, 2;
	add.u32 	%r11345, %lhs, %rhs;
	}
	xor.b32  	%r11346, %r11182, %r11159;
	xor.b32  	%r11347, %r11346, %r11255;
	xor.b32  	%r11348, %r11347, %r11314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11348, 1;
	shr.b32 	%rhs, %r11348, 31;
	add.u32 	%r11349, %lhs, %rhs;
	}
	add.s32 	%r11350, %r11322, %r11349;
	xor.b32  	%r11351, %r11332, %r11333;
	xor.b32  	%r11352, %r11351, %r11345;
	add.s32 	%r11353, %r11350, %r11352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11344, 5;
	shr.b32 	%rhs, %r11344, 27;
	add.u32 	%r11354, %lhs, %rhs;
	}
	add.s32 	%r11355, %r11353, %r11354;
	add.s32 	%r11356, %r11355, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11332, 30;
	shr.b32 	%rhs, %r11332, 2;
	add.u32 	%r11357, %lhs, %rhs;
	}
	xor.b32  	%r11358, %r11195, %r11170;
	xor.b32  	%r11359, %r11358, %r11267;
	xor.b32  	%r11360, %r11359, %r11325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11360, 1;
	shr.b32 	%rhs, %r11360, 31;
	add.u32 	%r11361, %lhs, %rhs;
	}
	add.s32 	%r11362, %r11333, %r11361;
	xor.b32  	%r11363, %r11344, %r11345;
	xor.b32  	%r11364, %r11363, %r11357;
	add.s32 	%r11365, %r11362, %r11364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11356, 5;
	shr.b32 	%rhs, %r11356, 27;
	add.u32 	%r11366, %lhs, %rhs;
	}
	add.s32 	%r11367, %r11365, %r11366;
	add.s32 	%r11368, %r11367, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11344, 30;
	shr.b32 	%rhs, %r11344, 2;
	add.u32 	%r11369, %lhs, %rhs;
	}
	xor.b32  	%r11370, %r11208, %r11182;
	xor.b32  	%r11371, %r11370, %r11279;
	xor.b32  	%r11372, %r11371, %r11337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11372, 1;
	shr.b32 	%rhs, %r11372, 31;
	add.u32 	%r11373, %lhs, %rhs;
	}
	add.s32 	%r11374, %r11345, %r11373;
	xor.b32  	%r11375, %r11356, %r11357;
	xor.b32  	%r11376, %r11375, %r11369;
	add.s32 	%r11377, %r11374, %r11376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11368, 5;
	shr.b32 	%rhs, %r11368, 27;
	add.u32 	%r11378, %lhs, %rhs;
	}
	add.s32 	%r11379, %r11377, %r11378;
	add.s32 	%r11380, %r11379, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11356, 30;
	shr.b32 	%rhs, %r11356, 2;
	add.u32 	%r11381, %lhs, %rhs;
	}
	xor.b32  	%r11382, %r11220, %r11195;
	xor.b32  	%r11383, %r11382, %r11291;
	xor.b32  	%r11384, %r11383, %r11349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11384, 1;
	shr.b32 	%rhs, %r11384, 31;
	add.u32 	%r11385, %lhs, %rhs;
	}
	add.s32 	%r11386, %r11357, %r11385;
	xor.b32  	%r11387, %r11368, %r11369;
	xor.b32  	%r11388, %r11387, %r11381;
	add.s32 	%r11389, %r11386, %r11388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11380, 5;
	shr.b32 	%rhs, %r11380, 27;
	add.u32 	%r11390, %lhs, %rhs;
	}
	add.s32 	%r11391, %r11389, %r11390;
	add.s32 	%r11392, %r11391, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11368, 30;
	shr.b32 	%rhs, %r11368, 2;
	add.u32 	%r11393, %lhs, %rhs;
	}
	xor.b32  	%r11394, %r11231, %r11208;
	xor.b32  	%r11395, %r11394, %r11302;
	xor.b32  	%r11396, %r11395, %r11361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11396, 1;
	shr.b32 	%rhs, %r11396, 31;
	add.u32 	%r11397, %lhs, %rhs;
	}
	add.s32 	%r11398, %r11369, %r11397;
	xor.b32  	%r11399, %r11380, %r11381;
	xor.b32  	%r11400, %r11399, %r11393;
	add.s32 	%r11401, %r11398, %r11400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11392, 5;
	shr.b32 	%rhs, %r11392, 27;
	add.u32 	%r11402, %lhs, %rhs;
	}
	add.s32 	%r11403, %r11401, %r11402;
	add.s32 	%r11404, %r11403, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11380, 30;
	shr.b32 	%rhs, %r11380, 2;
	add.u32 	%r11405, %lhs, %rhs;
	}
	xor.b32  	%r11406, %r11243, %r11220;
	xor.b32  	%r11407, %r11406, %r11314;
	xor.b32  	%r11408, %r11407, %r11373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11408, 1;
	shr.b32 	%rhs, %r11408, 31;
	add.u32 	%r11409, %lhs, %rhs;
	}
	add.s32 	%r11410, %r11381, %r11409;
	xor.b32  	%r11411, %r11392, %r11393;
	xor.b32  	%r11412, %r11411, %r11405;
	add.s32 	%r11413, %r11410, %r11412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11404, 5;
	shr.b32 	%rhs, %r11404, 27;
	add.u32 	%r11414, %lhs, %rhs;
	}
	add.s32 	%r11415, %r11413, %r11414;
	add.s32 	%r11416, %r11415, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11392, 30;
	shr.b32 	%rhs, %r11392, 2;
	add.u32 	%r11417, %lhs, %rhs;
	}
	xor.b32  	%r11418, %r11255, %r11231;
	xor.b32  	%r11419, %r11418, %r11325;
	xor.b32  	%r11420, %r11419, %r11385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11420, 1;
	shr.b32 	%rhs, %r11420, 31;
	add.u32 	%r11421, %lhs, %rhs;
	}
	add.s32 	%r11422, %r11393, %r11421;
	xor.b32  	%r11423, %r11404, %r11405;
	xor.b32  	%r11424, %r11423, %r11417;
	add.s32 	%r11425, %r11422, %r11424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11416, 5;
	shr.b32 	%rhs, %r11416, 27;
	add.u32 	%r11426, %lhs, %rhs;
	}
	add.s32 	%r11427, %r11425, %r11426;
	add.s32 	%r11428, %r11427, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11404, 30;
	shr.b32 	%rhs, %r11404, 2;
	add.u32 	%r11429, %lhs, %rhs;
	}
	xor.b32  	%r11430, %r11267, %r11243;
	xor.b32  	%r11431, %r11430, %r11337;
	xor.b32  	%r11432, %r11431, %r11397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11432, 1;
	shr.b32 	%rhs, %r11432, 31;
	add.u32 	%r11433, %lhs, %rhs;
	}
	add.s32 	%r11434, %r11405, %r11433;
	xor.b32  	%r11435, %r11416, %r11417;
	xor.b32  	%r11436, %r11435, %r11429;
	add.s32 	%r11437, %r11434, %r11436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11428, 5;
	shr.b32 	%rhs, %r11428, 27;
	add.u32 	%r11438, %lhs, %rhs;
	}
	add.s32 	%r11439, %r11437, %r11438;
	add.s32 	%r11440, %r11439, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11416, 30;
	shr.b32 	%rhs, %r11416, 2;
	add.u32 	%r11441, %lhs, %rhs;
	}
	xor.b32  	%r11442, %r11279, %r11255;
	xor.b32  	%r11443, %r11442, %r11349;
	xor.b32  	%r11444, %r11443, %r11409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11444, 1;
	shr.b32 	%rhs, %r11444, 31;
	add.u32 	%r11445, %lhs, %rhs;
	}
	add.s32 	%r11446, %r11417, %r11445;
	xor.b32  	%r11447, %r11428, %r11429;
	xor.b32  	%r11448, %r11441, %r11428;
	and.b32  	%r11449, %r11448, %r11447;
	xor.b32  	%r11450, %r11449, %r11428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11440, 5;
	shr.b32 	%rhs, %r11440, 27;
	add.u32 	%r11451, %lhs, %rhs;
	}
	add.s32 	%r11452, %r11446, %r11451;
	add.s32 	%r11453, %r11452, %r11450;
	add.s32 	%r11454, %r11453, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11428, 30;
	shr.b32 	%rhs, %r11428, 2;
	add.u32 	%r11455, %lhs, %rhs;
	}
	xor.b32  	%r11456, %r11291, %r11267;
	xor.b32  	%r11457, %r11456, %r11361;
	xor.b32  	%r11458, %r11457, %r11421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11458, 1;
	shr.b32 	%rhs, %r11458, 31;
	add.u32 	%r11459, %lhs, %rhs;
	}
	add.s32 	%r11460, %r11429, %r11459;
	xor.b32  	%r11461, %r11440, %r11441;
	xor.b32  	%r11462, %r11455, %r11440;
	and.b32  	%r11463, %r11462, %r11461;
	xor.b32  	%r11464, %r11463, %r11440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11454, 5;
	shr.b32 	%rhs, %r11454, 27;
	add.u32 	%r11465, %lhs, %rhs;
	}
	add.s32 	%r11466, %r11460, %r11465;
	add.s32 	%r11467, %r11466, %r11464;
	add.s32 	%r11468, %r11467, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11440, 30;
	shr.b32 	%rhs, %r11440, 2;
	add.u32 	%r11469, %lhs, %rhs;
	}
	xor.b32  	%r11470, %r11302, %r11279;
	xor.b32  	%r11471, %r11470, %r11373;
	xor.b32  	%r11472, %r11471, %r11433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11472, 1;
	shr.b32 	%rhs, %r11472, 31;
	add.u32 	%r11473, %lhs, %rhs;
	}
	add.s32 	%r11474, %r11441, %r11473;
	xor.b32  	%r11475, %r11454, %r11455;
	xor.b32  	%r11476, %r11469, %r11454;
	and.b32  	%r11477, %r11476, %r11475;
	xor.b32  	%r11478, %r11477, %r11454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11468, 5;
	shr.b32 	%rhs, %r11468, 27;
	add.u32 	%r11479, %lhs, %rhs;
	}
	add.s32 	%r11480, %r11474, %r11479;
	add.s32 	%r11481, %r11480, %r11478;
	add.s32 	%r11482, %r11481, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11454, 30;
	shr.b32 	%rhs, %r11454, 2;
	add.u32 	%r11483, %lhs, %rhs;
	}
	xor.b32  	%r11484, %r11314, %r11291;
	xor.b32  	%r11485, %r11484, %r11385;
	xor.b32  	%r11486, %r11485, %r11445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11486, 1;
	shr.b32 	%rhs, %r11486, 31;
	add.u32 	%r11487, %lhs, %rhs;
	}
	add.s32 	%r11488, %r11455, %r11487;
	xor.b32  	%r11489, %r11468, %r11469;
	xor.b32  	%r11490, %r11483, %r11468;
	and.b32  	%r11491, %r11490, %r11489;
	xor.b32  	%r11492, %r11491, %r11468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11482, 5;
	shr.b32 	%rhs, %r11482, 27;
	add.u32 	%r11493, %lhs, %rhs;
	}
	add.s32 	%r11494, %r11488, %r11493;
	add.s32 	%r11495, %r11494, %r11492;
	add.s32 	%r11496, %r11495, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11468, 30;
	shr.b32 	%rhs, %r11468, 2;
	add.u32 	%r11497, %lhs, %rhs;
	}
	xor.b32  	%r11498, %r11325, %r11302;
	xor.b32  	%r11499, %r11498, %r11397;
	xor.b32  	%r11500, %r11499, %r11459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11500, 1;
	shr.b32 	%rhs, %r11500, 31;
	add.u32 	%r11501, %lhs, %rhs;
	}
	add.s32 	%r11502, %r11469, %r11501;
	xor.b32  	%r11503, %r11482, %r11483;
	xor.b32  	%r11504, %r11497, %r11482;
	and.b32  	%r11505, %r11504, %r11503;
	xor.b32  	%r11506, %r11505, %r11482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11496, 5;
	shr.b32 	%rhs, %r11496, 27;
	add.u32 	%r11507, %lhs, %rhs;
	}
	add.s32 	%r11508, %r11502, %r11507;
	add.s32 	%r11509, %r11508, %r11506;
	add.s32 	%r11510, %r11509, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11482, 30;
	shr.b32 	%rhs, %r11482, 2;
	add.u32 	%r11511, %lhs, %rhs;
	}
	xor.b32  	%r11512, %r11337, %r11314;
	xor.b32  	%r11513, %r11512, %r11409;
	xor.b32  	%r11514, %r11513, %r11473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11514, 1;
	shr.b32 	%rhs, %r11514, 31;
	add.u32 	%r11515, %lhs, %rhs;
	}
	add.s32 	%r11516, %r11483, %r11515;
	xor.b32  	%r11517, %r11496, %r11497;
	xor.b32  	%r11518, %r11511, %r11496;
	and.b32  	%r11519, %r11518, %r11517;
	xor.b32  	%r11520, %r11519, %r11496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11510, 5;
	shr.b32 	%rhs, %r11510, 27;
	add.u32 	%r11521, %lhs, %rhs;
	}
	add.s32 	%r11522, %r11516, %r11521;
	add.s32 	%r11523, %r11522, %r11520;
	add.s32 	%r11524, %r11523, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11496, 30;
	shr.b32 	%rhs, %r11496, 2;
	add.u32 	%r11525, %lhs, %rhs;
	}
	xor.b32  	%r11526, %r11349, %r11325;
	xor.b32  	%r11527, %r11526, %r11421;
	xor.b32  	%r11528, %r11527, %r11487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11528, 1;
	shr.b32 	%rhs, %r11528, 31;
	add.u32 	%r11529, %lhs, %rhs;
	}
	add.s32 	%r11530, %r11497, %r11529;
	xor.b32  	%r11531, %r11510, %r11511;
	xor.b32  	%r11532, %r11525, %r11510;
	and.b32  	%r11533, %r11532, %r11531;
	xor.b32  	%r11534, %r11533, %r11510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11524, 5;
	shr.b32 	%rhs, %r11524, 27;
	add.u32 	%r11535, %lhs, %rhs;
	}
	add.s32 	%r11536, %r11530, %r11535;
	add.s32 	%r11537, %r11536, %r11534;
	add.s32 	%r11538, %r11537, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11510, 30;
	shr.b32 	%rhs, %r11510, 2;
	add.u32 	%r11539, %lhs, %rhs;
	}
	xor.b32  	%r11540, %r11361, %r11337;
	xor.b32  	%r11541, %r11540, %r11433;
	xor.b32  	%r11542, %r11541, %r11501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11542, 1;
	shr.b32 	%rhs, %r11542, 31;
	add.u32 	%r11543, %lhs, %rhs;
	}
	add.s32 	%r11544, %r11511, %r11543;
	xor.b32  	%r11545, %r11524, %r11525;
	xor.b32  	%r11546, %r11539, %r11524;
	and.b32  	%r11547, %r11546, %r11545;
	xor.b32  	%r11548, %r11547, %r11524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11538, 5;
	shr.b32 	%rhs, %r11538, 27;
	add.u32 	%r11549, %lhs, %rhs;
	}
	add.s32 	%r11550, %r11544, %r11549;
	add.s32 	%r11551, %r11550, %r11548;
	add.s32 	%r11552, %r11551, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11524, 30;
	shr.b32 	%rhs, %r11524, 2;
	add.u32 	%r11553, %lhs, %rhs;
	}
	xor.b32  	%r11554, %r11373, %r11349;
	xor.b32  	%r11555, %r11554, %r11445;
	xor.b32  	%r11556, %r11555, %r11515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11556, 1;
	shr.b32 	%rhs, %r11556, 31;
	add.u32 	%r11557, %lhs, %rhs;
	}
	add.s32 	%r11558, %r11525, %r11557;
	xor.b32  	%r11559, %r11538, %r11539;
	xor.b32  	%r11560, %r11553, %r11538;
	and.b32  	%r11561, %r11560, %r11559;
	xor.b32  	%r11562, %r11561, %r11538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11552, 5;
	shr.b32 	%rhs, %r11552, 27;
	add.u32 	%r11563, %lhs, %rhs;
	}
	add.s32 	%r11564, %r11558, %r11563;
	add.s32 	%r11565, %r11564, %r11562;
	add.s32 	%r11566, %r11565, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11538, 30;
	shr.b32 	%rhs, %r11538, 2;
	add.u32 	%r11567, %lhs, %rhs;
	}
	xor.b32  	%r11568, %r11385, %r11361;
	xor.b32  	%r11569, %r11568, %r11459;
	xor.b32  	%r11570, %r11569, %r11529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11570, 1;
	shr.b32 	%rhs, %r11570, 31;
	add.u32 	%r11571, %lhs, %rhs;
	}
	add.s32 	%r11572, %r11539, %r11571;
	xor.b32  	%r11573, %r11552, %r11553;
	xor.b32  	%r11574, %r11567, %r11552;
	and.b32  	%r11575, %r11574, %r11573;
	xor.b32  	%r11576, %r11575, %r11552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11566, 5;
	shr.b32 	%rhs, %r11566, 27;
	add.u32 	%r11577, %lhs, %rhs;
	}
	add.s32 	%r11578, %r11572, %r11577;
	add.s32 	%r11579, %r11578, %r11576;
	add.s32 	%r11580, %r11579, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11552, 30;
	shr.b32 	%rhs, %r11552, 2;
	add.u32 	%r11581, %lhs, %rhs;
	}
	xor.b32  	%r11582, %r11397, %r11373;
	xor.b32  	%r11583, %r11582, %r11473;
	xor.b32  	%r11584, %r11583, %r11543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11584, 1;
	shr.b32 	%rhs, %r11584, 31;
	add.u32 	%r11585, %lhs, %rhs;
	}
	add.s32 	%r11586, %r11553, %r11585;
	xor.b32  	%r11587, %r11566, %r11567;
	xor.b32  	%r11588, %r11581, %r11566;
	and.b32  	%r11589, %r11588, %r11587;
	xor.b32  	%r11590, %r11589, %r11566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11580, 5;
	shr.b32 	%rhs, %r11580, 27;
	add.u32 	%r11591, %lhs, %rhs;
	}
	add.s32 	%r11592, %r11586, %r11591;
	add.s32 	%r11593, %r11592, %r11590;
	add.s32 	%r11594, %r11593, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11566, 30;
	shr.b32 	%rhs, %r11566, 2;
	add.u32 	%r11595, %lhs, %rhs;
	}
	xor.b32  	%r11596, %r11409, %r11385;
	xor.b32  	%r11597, %r11596, %r11487;
	xor.b32  	%r11598, %r11597, %r11557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11598, 1;
	shr.b32 	%rhs, %r11598, 31;
	add.u32 	%r11599, %lhs, %rhs;
	}
	add.s32 	%r11600, %r11567, %r11599;
	xor.b32  	%r11601, %r11580, %r11581;
	xor.b32  	%r11602, %r11595, %r11580;
	and.b32  	%r11603, %r11602, %r11601;
	xor.b32  	%r11604, %r11603, %r11580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11594, 5;
	shr.b32 	%rhs, %r11594, 27;
	add.u32 	%r11605, %lhs, %rhs;
	}
	add.s32 	%r11606, %r11600, %r11605;
	add.s32 	%r11607, %r11606, %r11604;
	add.s32 	%r11608, %r11607, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11580, 30;
	shr.b32 	%rhs, %r11580, 2;
	add.u32 	%r11609, %lhs, %rhs;
	}
	xor.b32  	%r11610, %r11421, %r11397;
	xor.b32  	%r11611, %r11610, %r11501;
	xor.b32  	%r11612, %r11611, %r11571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11612, 1;
	shr.b32 	%rhs, %r11612, 31;
	add.u32 	%r11613, %lhs, %rhs;
	}
	add.s32 	%r11614, %r11581, %r11613;
	xor.b32  	%r11615, %r11594, %r11595;
	xor.b32  	%r11616, %r11609, %r11594;
	and.b32  	%r11617, %r11616, %r11615;
	xor.b32  	%r11618, %r11617, %r11594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11608, 5;
	shr.b32 	%rhs, %r11608, 27;
	add.u32 	%r11619, %lhs, %rhs;
	}
	add.s32 	%r11620, %r11614, %r11619;
	add.s32 	%r11621, %r11620, %r11618;
	add.s32 	%r11622, %r11621, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11594, 30;
	shr.b32 	%rhs, %r11594, 2;
	add.u32 	%r11623, %lhs, %rhs;
	}
	xor.b32  	%r11624, %r11433, %r11409;
	xor.b32  	%r11625, %r11624, %r11515;
	xor.b32  	%r11626, %r11625, %r11585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11626, 1;
	shr.b32 	%rhs, %r11626, 31;
	add.u32 	%r11627, %lhs, %rhs;
	}
	add.s32 	%r11628, %r11595, %r11627;
	xor.b32  	%r11629, %r11608, %r11609;
	xor.b32  	%r11630, %r11623, %r11608;
	and.b32  	%r11631, %r11630, %r11629;
	xor.b32  	%r11632, %r11631, %r11608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11622, 5;
	shr.b32 	%rhs, %r11622, 27;
	add.u32 	%r11633, %lhs, %rhs;
	}
	add.s32 	%r11634, %r11628, %r11633;
	add.s32 	%r11635, %r11634, %r11632;
	add.s32 	%r11636, %r11635, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11608, 30;
	shr.b32 	%rhs, %r11608, 2;
	add.u32 	%r11637, %lhs, %rhs;
	}
	xor.b32  	%r11638, %r11445, %r11421;
	xor.b32  	%r11639, %r11638, %r11529;
	xor.b32  	%r11640, %r11639, %r11599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11640, 1;
	shr.b32 	%rhs, %r11640, 31;
	add.u32 	%r11641, %lhs, %rhs;
	}
	add.s32 	%r11642, %r11609, %r11641;
	xor.b32  	%r11643, %r11622, %r11623;
	xor.b32  	%r11644, %r11637, %r11622;
	and.b32  	%r11645, %r11644, %r11643;
	xor.b32  	%r11646, %r11645, %r11622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11636, 5;
	shr.b32 	%rhs, %r11636, 27;
	add.u32 	%r11647, %lhs, %rhs;
	}
	add.s32 	%r11648, %r11642, %r11647;
	add.s32 	%r11649, %r11648, %r11646;
	add.s32 	%r11650, %r11649, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11622, 30;
	shr.b32 	%rhs, %r11622, 2;
	add.u32 	%r11651, %lhs, %rhs;
	}
	xor.b32  	%r11652, %r11459, %r11433;
	xor.b32  	%r11653, %r11652, %r11543;
	xor.b32  	%r11654, %r11653, %r11613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11654, 1;
	shr.b32 	%rhs, %r11654, 31;
	add.u32 	%r11655, %lhs, %rhs;
	}
	add.s32 	%r11656, %r11623, %r11655;
	xor.b32  	%r11657, %r11636, %r11637;
	xor.b32  	%r11658, %r11651, %r11636;
	and.b32  	%r11659, %r11658, %r11657;
	xor.b32  	%r11660, %r11659, %r11636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11650, 5;
	shr.b32 	%rhs, %r11650, 27;
	add.u32 	%r11661, %lhs, %rhs;
	}
	add.s32 	%r11662, %r11656, %r11661;
	add.s32 	%r11663, %r11662, %r11660;
	add.s32 	%r11664, %r11663, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11636, 30;
	shr.b32 	%rhs, %r11636, 2;
	add.u32 	%r11665, %lhs, %rhs;
	}
	xor.b32  	%r11666, %r11473, %r11445;
	xor.b32  	%r11667, %r11666, %r11557;
	xor.b32  	%r11668, %r11667, %r11627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11668, 1;
	shr.b32 	%rhs, %r11668, 31;
	add.u32 	%r11669, %lhs, %rhs;
	}
	add.s32 	%r11670, %r11637, %r11669;
	xor.b32  	%r11671, %r11650, %r11651;
	xor.b32  	%r11672, %r11665, %r11650;
	and.b32  	%r11673, %r11672, %r11671;
	xor.b32  	%r11674, %r11673, %r11650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11664, 5;
	shr.b32 	%rhs, %r11664, 27;
	add.u32 	%r11675, %lhs, %rhs;
	}
	add.s32 	%r11676, %r11670, %r11675;
	add.s32 	%r11677, %r11676, %r11674;
	add.s32 	%r11678, %r11677, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11650, 30;
	shr.b32 	%rhs, %r11650, 2;
	add.u32 	%r11679, %lhs, %rhs;
	}
	xor.b32  	%r11680, %r11487, %r11459;
	xor.b32  	%r11681, %r11680, %r11571;
	xor.b32  	%r11682, %r11681, %r11641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11682, 1;
	shr.b32 	%rhs, %r11682, 31;
	add.u32 	%r11683, %lhs, %rhs;
	}
	add.s32 	%r11684, %r11651, %r11683;
	xor.b32  	%r11685, %r11664, %r11665;
	xor.b32  	%r11686, %r11679, %r11664;
	and.b32  	%r11687, %r11686, %r11685;
	xor.b32  	%r11688, %r11687, %r11664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11678, 5;
	shr.b32 	%rhs, %r11678, 27;
	add.u32 	%r11689, %lhs, %rhs;
	}
	add.s32 	%r11690, %r11684, %r11689;
	add.s32 	%r11691, %r11690, %r11688;
	add.s32 	%r11692, %r11691, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11664, 30;
	shr.b32 	%rhs, %r11664, 2;
	add.u32 	%r11693, %lhs, %rhs;
	}
	xor.b32  	%r11694, %r11501, %r11473;
	xor.b32  	%r11695, %r11694, %r11585;
	xor.b32  	%r11696, %r11695, %r11655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11696, 1;
	shr.b32 	%rhs, %r11696, 31;
	add.u32 	%r11697, %lhs, %rhs;
	}
	add.s32 	%r11698, %r11665, %r11697;
	xor.b32  	%r11699, %r11678, %r11679;
	xor.b32  	%r11700, %r11693, %r11678;
	and.b32  	%r11701, %r11700, %r11699;
	xor.b32  	%r11702, %r11701, %r11678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11692, 5;
	shr.b32 	%rhs, %r11692, 27;
	add.u32 	%r11703, %lhs, %rhs;
	}
	add.s32 	%r11704, %r11698, %r11703;
	add.s32 	%r11705, %r11704, %r11702;
	add.s32 	%r11706, %r11705, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11678, 30;
	shr.b32 	%rhs, %r11678, 2;
	add.u32 	%r11707, %lhs, %rhs;
	}
	xor.b32  	%r11708, %r11515, %r11487;
	xor.b32  	%r11709, %r11708, %r11599;
	xor.b32  	%r11710, %r11709, %r11669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11710, 1;
	shr.b32 	%rhs, %r11710, 31;
	add.u32 	%r11711, %lhs, %rhs;
	}
	add.s32 	%r11712, %r11679, %r11711;
	xor.b32  	%r11713, %r11692, %r11693;
	xor.b32  	%r11714, %r11707, %r11692;
	and.b32  	%r11715, %r11714, %r11713;
	xor.b32  	%r11716, %r11715, %r11692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11706, 5;
	shr.b32 	%rhs, %r11706, 27;
	add.u32 	%r11717, %lhs, %rhs;
	}
	add.s32 	%r11718, %r11712, %r11717;
	add.s32 	%r11719, %r11718, %r11716;
	add.s32 	%r11720, %r11719, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11692, 30;
	shr.b32 	%rhs, %r11692, 2;
	add.u32 	%r11721, %lhs, %rhs;
	}
	xor.b32  	%r11722, %r11529, %r11501;
	xor.b32  	%r11723, %r11722, %r11613;
	xor.b32  	%r11724, %r11723, %r11683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11724, 1;
	shr.b32 	%rhs, %r11724, 31;
	add.u32 	%r11725, %lhs, %rhs;
	}
	add.s32 	%r11726, %r11693, %r11725;
	xor.b32  	%r11727, %r11706, %r11707;
	xor.b32  	%r11728, %r11727, %r11721;
	add.s32 	%r11729, %r11726, %r11728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11720, 5;
	shr.b32 	%rhs, %r11720, 27;
	add.u32 	%r11730, %lhs, %rhs;
	}
	add.s32 	%r11731, %r11729, %r11730;
	add.s32 	%r11732, %r11731, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11706, 30;
	shr.b32 	%rhs, %r11706, 2;
	add.u32 	%r11733, %lhs, %rhs;
	}
	xor.b32  	%r11734, %r11543, %r11515;
	xor.b32  	%r11735, %r11734, %r11627;
	xor.b32  	%r11736, %r11735, %r11697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11736, 1;
	shr.b32 	%rhs, %r11736, 31;
	add.u32 	%r11737, %lhs, %rhs;
	}
	add.s32 	%r11738, %r11707, %r11737;
	xor.b32  	%r11739, %r11720, %r11721;
	xor.b32  	%r11740, %r11739, %r11733;
	add.s32 	%r11741, %r11738, %r11740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11732, 5;
	shr.b32 	%rhs, %r11732, 27;
	add.u32 	%r11742, %lhs, %rhs;
	}
	add.s32 	%r11743, %r11741, %r11742;
	add.s32 	%r11744, %r11743, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11720, 30;
	shr.b32 	%rhs, %r11720, 2;
	add.u32 	%r11745, %lhs, %rhs;
	}
	xor.b32  	%r11746, %r11557, %r11529;
	xor.b32  	%r11747, %r11746, %r11641;
	xor.b32  	%r11748, %r11747, %r11711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11748, 1;
	shr.b32 	%rhs, %r11748, 31;
	add.u32 	%r11749, %lhs, %rhs;
	}
	add.s32 	%r11750, %r11721, %r11749;
	xor.b32  	%r11751, %r11732, %r11733;
	xor.b32  	%r11752, %r11751, %r11745;
	add.s32 	%r11753, %r11750, %r11752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11744, 5;
	shr.b32 	%rhs, %r11744, 27;
	add.u32 	%r11754, %lhs, %rhs;
	}
	add.s32 	%r11755, %r11753, %r11754;
	add.s32 	%r11756, %r11755, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11732, 30;
	shr.b32 	%rhs, %r11732, 2;
	add.u32 	%r11757, %lhs, %rhs;
	}
	xor.b32  	%r11758, %r11571, %r11543;
	xor.b32  	%r11759, %r11758, %r11655;
	xor.b32  	%r11760, %r11759, %r11725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11760, 1;
	shr.b32 	%rhs, %r11760, 31;
	add.u32 	%r11761, %lhs, %rhs;
	}
	add.s32 	%r11762, %r11733, %r11761;
	xor.b32  	%r11763, %r11744, %r11745;
	xor.b32  	%r11764, %r11763, %r11757;
	add.s32 	%r11765, %r11762, %r11764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11756, 5;
	shr.b32 	%rhs, %r11756, 27;
	add.u32 	%r11766, %lhs, %rhs;
	}
	add.s32 	%r11767, %r11765, %r11766;
	add.s32 	%r11768, %r11767, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11744, 30;
	shr.b32 	%rhs, %r11744, 2;
	add.u32 	%r11769, %lhs, %rhs;
	}
	xor.b32  	%r11770, %r11585, %r11557;
	xor.b32  	%r11771, %r11770, %r11669;
	xor.b32  	%r11772, %r11771, %r11737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11772, 1;
	shr.b32 	%rhs, %r11772, 31;
	add.u32 	%r11773, %lhs, %rhs;
	}
	add.s32 	%r11774, %r11745, %r11773;
	xor.b32  	%r11775, %r11756, %r11757;
	xor.b32  	%r11776, %r11775, %r11769;
	add.s32 	%r11777, %r11774, %r11776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11768, 5;
	shr.b32 	%rhs, %r11768, 27;
	add.u32 	%r11778, %lhs, %rhs;
	}
	add.s32 	%r11779, %r11777, %r11778;
	add.s32 	%r11780, %r11779, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11756, 30;
	shr.b32 	%rhs, %r11756, 2;
	add.u32 	%r11781, %lhs, %rhs;
	}
	xor.b32  	%r11782, %r11599, %r11571;
	xor.b32  	%r11783, %r11782, %r11683;
	xor.b32  	%r11784, %r11783, %r11749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11784, 1;
	shr.b32 	%rhs, %r11784, 31;
	add.u32 	%r11785, %lhs, %rhs;
	}
	add.s32 	%r11786, %r11757, %r11785;
	xor.b32  	%r11787, %r11768, %r11769;
	xor.b32  	%r11788, %r11787, %r11781;
	add.s32 	%r11789, %r11786, %r11788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11780, 5;
	shr.b32 	%rhs, %r11780, 27;
	add.u32 	%r11790, %lhs, %rhs;
	}
	add.s32 	%r11791, %r11789, %r11790;
	add.s32 	%r11792, %r11791, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11768, 30;
	shr.b32 	%rhs, %r11768, 2;
	add.u32 	%r11793, %lhs, %rhs;
	}
	xor.b32  	%r11794, %r11613, %r11585;
	xor.b32  	%r11795, %r11794, %r11697;
	xor.b32  	%r11796, %r11795, %r11761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11796, 1;
	shr.b32 	%rhs, %r11796, 31;
	add.u32 	%r11797, %lhs, %rhs;
	}
	add.s32 	%r11798, %r11769, %r11797;
	xor.b32  	%r11799, %r11780, %r11781;
	xor.b32  	%r11800, %r11799, %r11793;
	add.s32 	%r11801, %r11798, %r11800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11792, 5;
	shr.b32 	%rhs, %r11792, 27;
	add.u32 	%r11802, %lhs, %rhs;
	}
	add.s32 	%r11803, %r11801, %r11802;
	add.s32 	%r11804, %r11803, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11780, 30;
	shr.b32 	%rhs, %r11780, 2;
	add.u32 	%r11805, %lhs, %rhs;
	}
	xor.b32  	%r11806, %r11627, %r11599;
	xor.b32  	%r11807, %r11806, %r11711;
	xor.b32  	%r11808, %r11807, %r11773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11808, 1;
	shr.b32 	%rhs, %r11808, 31;
	add.u32 	%r11809, %lhs, %rhs;
	}
	add.s32 	%r11810, %r11781, %r11809;
	xor.b32  	%r11811, %r11792, %r11793;
	xor.b32  	%r11812, %r11811, %r11805;
	add.s32 	%r11813, %r11810, %r11812;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11804, 5;
	shr.b32 	%rhs, %r11804, 27;
	add.u32 	%r11814, %lhs, %rhs;
	}
	add.s32 	%r11815, %r11813, %r11814;
	add.s32 	%r11816, %r11815, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11792, 30;
	shr.b32 	%rhs, %r11792, 2;
	add.u32 	%r11817, %lhs, %rhs;
	}
	xor.b32  	%r11818, %r11641, %r11613;
	xor.b32  	%r11819, %r11818, %r11725;
	xor.b32  	%r11820, %r11819, %r11785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11820, 1;
	shr.b32 	%rhs, %r11820, 31;
	add.u32 	%r11821, %lhs, %rhs;
	}
	add.s32 	%r11822, %r11793, %r11821;
	xor.b32  	%r11823, %r11804, %r11805;
	xor.b32  	%r11824, %r11823, %r11817;
	add.s32 	%r11825, %r11822, %r11824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11816, 5;
	shr.b32 	%rhs, %r11816, 27;
	add.u32 	%r11826, %lhs, %rhs;
	}
	add.s32 	%r11827, %r11825, %r11826;
	add.s32 	%r11828, %r11827, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11804, 30;
	shr.b32 	%rhs, %r11804, 2;
	add.u32 	%r11829, %lhs, %rhs;
	}
	xor.b32  	%r11830, %r11655, %r11627;
	xor.b32  	%r11831, %r11830, %r11737;
	xor.b32  	%r11832, %r11831, %r11797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11832, 1;
	shr.b32 	%rhs, %r11832, 31;
	add.u32 	%r11833, %lhs, %rhs;
	}
	add.s32 	%r11834, %r11805, %r11833;
	xor.b32  	%r11835, %r11816, %r11817;
	xor.b32  	%r11836, %r11835, %r11829;
	add.s32 	%r11837, %r11834, %r11836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11828, 5;
	shr.b32 	%rhs, %r11828, 27;
	add.u32 	%r11838, %lhs, %rhs;
	}
	add.s32 	%r11839, %r11837, %r11838;
	add.s32 	%r11840, %r11839, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11816, 30;
	shr.b32 	%rhs, %r11816, 2;
	add.u32 	%r11841, %lhs, %rhs;
	}
	xor.b32  	%r11842, %r11669, %r11641;
	xor.b32  	%r11843, %r11842, %r11749;
	xor.b32  	%r11844, %r11843, %r11809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11844, 1;
	shr.b32 	%rhs, %r11844, 31;
	add.u32 	%r11845, %lhs, %rhs;
	}
	add.s32 	%r11846, %r11817, %r11845;
	xor.b32  	%r11847, %r11828, %r11829;
	xor.b32  	%r11848, %r11847, %r11841;
	add.s32 	%r11849, %r11846, %r11848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11840, 5;
	shr.b32 	%rhs, %r11840, 27;
	add.u32 	%r11850, %lhs, %rhs;
	}
	add.s32 	%r11851, %r11849, %r11850;
	add.s32 	%r11852, %r11851, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11828, 30;
	shr.b32 	%rhs, %r11828, 2;
	add.u32 	%r11853, %lhs, %rhs;
	}
	xor.b32  	%r11854, %r11683, %r11655;
	xor.b32  	%r11855, %r11854, %r11761;
	xor.b32  	%r11856, %r11855, %r11821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11856, 1;
	shr.b32 	%rhs, %r11856, 31;
	add.u32 	%r11857, %lhs, %rhs;
	}
	add.s32 	%r11858, %r11829, %r11857;
	xor.b32  	%r11859, %r11840, %r11841;
	xor.b32  	%r11860, %r11859, %r11853;
	add.s32 	%r11861, %r11858, %r11860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11852, 5;
	shr.b32 	%rhs, %r11852, 27;
	add.u32 	%r11862, %lhs, %rhs;
	}
	add.s32 	%r11863, %r11861, %r11862;
	add.s32 	%r11864, %r11863, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11840, 30;
	shr.b32 	%rhs, %r11840, 2;
	add.u32 	%r11865, %lhs, %rhs;
	}
	xor.b32  	%r11866, %r11697, %r11669;
	xor.b32  	%r11867, %r11866, %r11773;
	xor.b32  	%r11868, %r11867, %r11833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11868, 1;
	shr.b32 	%rhs, %r11868, 31;
	add.u32 	%r11869, %lhs, %rhs;
	}
	add.s32 	%r11870, %r11841, %r11869;
	xor.b32  	%r11871, %r11852, %r11853;
	xor.b32  	%r11872, %r11871, %r11865;
	add.s32 	%r11873, %r11870, %r11872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11864, 5;
	shr.b32 	%rhs, %r11864, 27;
	add.u32 	%r11874, %lhs, %rhs;
	}
	add.s32 	%r11875, %r11873, %r11874;
	add.s32 	%r11876, %r11875, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11852, 30;
	shr.b32 	%rhs, %r11852, 2;
	add.u32 	%r11877, %lhs, %rhs;
	}
	xor.b32  	%r11878, %r11711, %r11683;
	xor.b32  	%r11879, %r11878, %r11785;
	xor.b32  	%r11880, %r11879, %r11845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11880, 1;
	shr.b32 	%rhs, %r11880, 31;
	add.u32 	%r11881, %lhs, %rhs;
	}
	add.s32 	%r11882, %r11853, %r11881;
	xor.b32  	%r11883, %r11864, %r11865;
	xor.b32  	%r11884, %r11883, %r11877;
	add.s32 	%r11885, %r11882, %r11884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11876, 5;
	shr.b32 	%rhs, %r11876, 27;
	add.u32 	%r11886, %lhs, %rhs;
	}
	add.s32 	%r11887, %r11885, %r11886;
	add.s32 	%r11888, %r11887, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11864, 30;
	shr.b32 	%rhs, %r11864, 2;
	add.u32 	%r11889, %lhs, %rhs;
	}
	xor.b32  	%r11890, %r11725, %r11697;
	xor.b32  	%r11891, %r11890, %r11797;
	xor.b32  	%r11892, %r11891, %r11857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11892, 1;
	shr.b32 	%rhs, %r11892, 31;
	add.u32 	%r11893, %lhs, %rhs;
	}
	add.s32 	%r11894, %r11865, %r11893;
	xor.b32  	%r11895, %r11876, %r11877;
	xor.b32  	%r11896, %r11895, %r11889;
	add.s32 	%r11897, %r11894, %r11896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11888, 5;
	shr.b32 	%rhs, %r11888, 27;
	add.u32 	%r11898, %lhs, %rhs;
	}
	add.s32 	%r11899, %r11897, %r11898;
	add.s32 	%r11900, %r11899, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11876, 30;
	shr.b32 	%rhs, %r11876, 2;
	add.u32 	%r11901, %lhs, %rhs;
	}
	xor.b32  	%r11902, %r11737, %r11711;
	xor.b32  	%r11903, %r11902, %r11809;
	xor.b32  	%r11904, %r11903, %r11869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11904, 1;
	shr.b32 	%rhs, %r11904, 31;
	add.u32 	%r11905, %lhs, %rhs;
	}
	add.s32 	%r11906, %r11877, %r11905;
	xor.b32  	%r11907, %r11888, %r11889;
	xor.b32  	%r11908, %r11907, %r11901;
	add.s32 	%r11909, %r11906, %r11908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11900, 5;
	shr.b32 	%rhs, %r11900, 27;
	add.u32 	%r11910, %lhs, %rhs;
	}
	add.s32 	%r11911, %r11909, %r11910;
	add.s32 	%r11912, %r11911, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11888, 30;
	shr.b32 	%rhs, %r11888, 2;
	add.u32 	%r11913, %lhs, %rhs;
	}
	xor.b32  	%r11914, %r11749, %r11725;
	xor.b32  	%r11915, %r11914, %r11821;
	xor.b32  	%r11916, %r11915, %r11881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11916, 1;
	shr.b32 	%rhs, %r11916, 31;
	add.u32 	%r11917, %lhs, %rhs;
	}
	add.s32 	%r11918, %r11889, %r11917;
	xor.b32  	%r11919, %r11900, %r11901;
	xor.b32  	%r11920, %r11919, %r11913;
	add.s32 	%r11921, %r11918, %r11920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11912, 5;
	shr.b32 	%rhs, %r11912, 27;
	add.u32 	%r11922, %lhs, %rhs;
	}
	add.s32 	%r11923, %r11921, %r11922;
	add.s32 	%r11924, %r11923, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11900, 30;
	shr.b32 	%rhs, %r11900, 2;
	add.u32 	%r11925, %lhs, %rhs;
	}
	xor.b32  	%r11926, %r11761, %r11737;
	xor.b32  	%r11927, %r11926, %r11833;
	xor.b32  	%r11928, %r11927, %r11893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11928, 1;
	shr.b32 	%rhs, %r11928, 31;
	add.u32 	%r11929, %lhs, %rhs;
	}
	add.s32 	%r11930, %r11901, %r11929;
	xor.b32  	%r11931, %r11912, %r11913;
	xor.b32  	%r11932, %r11931, %r11925;
	add.s32 	%r11933, %r11930, %r11932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11924, 5;
	shr.b32 	%rhs, %r11924, 27;
	add.u32 	%r11934, %lhs, %rhs;
	}
	add.s32 	%r11935, %r11933, %r11934;
	add.s32 	%r11936, %r11935, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11912, 30;
	shr.b32 	%rhs, %r11912, 2;
	add.u32 	%r11937, %lhs, %rhs;
	}
	xor.b32  	%r11938, %r11773, %r11749;
	xor.b32  	%r11939, %r11938, %r11845;
	xor.b32  	%r11940, %r11939, %r11905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11940, 1;
	shr.b32 	%rhs, %r11940, 31;
	add.u32 	%r11941, %lhs, %rhs;
	}
	add.s32 	%r11942, %r11913, %r11941;
	xor.b32  	%r11943, %r11924, %r11925;
	xor.b32  	%r11944, %r11943, %r11937;
	add.s32 	%r11945, %r11942, %r11944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11936, 5;
	shr.b32 	%rhs, %r11936, 27;
	add.u32 	%r11946, %lhs, %rhs;
	}
	add.s32 	%r11947, %r11945, %r11946;
	add.s32 	%r11948, %r11947, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11924, 30;
	shr.b32 	%rhs, %r11924, 2;
	add.u32 	%r11949, %lhs, %rhs;
	}
	xor.b32  	%r11950, %r11785, %r11761;
	xor.b32  	%r11951, %r11950, %r11857;
	xor.b32  	%r11952, %r11951, %r11917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11952, 1;
	shr.b32 	%rhs, %r11952, 31;
	add.u32 	%r11953, %lhs, %rhs;
	}
	xor.b32  	%r11954, %r11936, %r11937;
	xor.b32  	%r11955, %r11954, %r11949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11948, 5;
	shr.b32 	%rhs, %r11948, 27;
	add.u32 	%r11956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11936, 30;
	shr.b32 	%rhs, %r11936, 2;
	add.u32 	%r11957, %lhs, %rhs;
	}
	add.s32 	%r11958, %r665, %r11925;
	add.s32 	%r11959, %r11958, %r11953;
	add.s32 	%r11960, %r11959, %r11955;
	add.s32 	%r11047, %r11960, %r11956;
	add.s32 	%r11043, %r11948, %r643;
	add.s32 	%r11039, %r11957, %r644;
	add.s32 	%r11035, %r11949, %r645;
	add.s32 	%r11031, %r11937, %r646;
	// inline asm
	prmt.b32 %r11022, %r9033, %r9033, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11026, %r9033, %r11031, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11030, %r11031, %r11035, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11034, %r11035, %r11039, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11038, %r11039, %r11043, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11042, %r11043, %r11047, %r9031;
	// inline asm
	// inline asm
	prmt.b32 %r11046, %r11047, %r9033, %r9031;
	// inline asm
	or.b32  	%r11961, %r11046, %r8900;
	or.b32  	%r11962, %r11026, -2147483648;
	add.s32 	%r11963, %r667, %r11961;
	add.s32 	%r11964, %r11963, %r666;
	add.s32 	%r11965, %r650, %r11042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11964, 5;
	shr.b32 	%rhs, %r11964, 27;
	add.u32 	%r11966, %lhs, %rhs;
	}
	add.s32 	%r11967, %r11965, %r11966;
	add.s32 	%r11968, %r11967, %r669;
	add.s32 	%r11969, %r11968, 1518500249;
	and.b32  	%r11970, %r671, %r11964;
	xor.b32  	%r11971, %r11970, %r668;
	add.s32 	%r11972, %r649, %r11038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11969, 5;
	shr.b32 	%rhs, %r11969, 27;
	add.u32 	%r11973, %lhs, %rhs;
	}
	add.s32 	%r11974, %r11972, %r11973;
	add.s32 	%r11975, %r11974, %r11971;
	add.s32 	%r11976, %r11975, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11964, 30;
	shr.b32 	%rhs, %r11964, 2;
	add.u32 	%r11977, %lhs, %rhs;
	}
	xor.b32  	%r11978, %r11977, %r670;
	and.b32  	%r11979, %r11978, %r11969;
	xor.b32  	%r11980, %r11979, %r670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11976, 5;
	shr.b32 	%rhs, %r11976, 27;
	add.u32 	%r11981, %lhs, %rhs;
	}
	add.s32 	%r11982, %r11034, %r668;
	add.s32 	%r11983, %r11982, %r11981;
	add.s32 	%r11984, %r11983, %r11980;
	add.s32 	%r11985, %r11984, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11969, 30;
	shr.b32 	%rhs, %r11969, 2;
	add.u32 	%r11986, %lhs, %rhs;
	}
	xor.b32  	%r11987, %r11986, %r11977;
	and.b32  	%r11988, %r11987, %r11976;
	xor.b32  	%r11989, %r11988, %r11977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11985, 5;
	shr.b32 	%rhs, %r11985, 27;
	add.u32 	%r11990, %lhs, %rhs;
	}
	add.s32 	%r11991, %r11030, %r670;
	add.s32 	%r11992, %r11991, %r11990;
	add.s32 	%r11993, %r11992, %r11989;
	add.s32 	%r11994, %r11993, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11976, 30;
	shr.b32 	%rhs, %r11976, 2;
	add.u32 	%r11995, %lhs, %rhs;
	}
	xor.b32  	%r11996, %r11995, %r11986;
	and.b32  	%r11997, %r11996, %r11985;
	xor.b32  	%r11998, %r11997, %r11986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11994, 5;
	shr.b32 	%rhs, %r11994, 27;
	add.u32 	%r11999, %lhs, %rhs;
	}
	add.s32 	%r12000, %r11962, %r11977;
	add.s32 	%r12001, %r12000, %r11999;
	add.s32 	%r12002, %r12001, %r11998;
	add.s32 	%r12003, %r12002, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11985, 30;
	shr.b32 	%rhs, %r11985, 2;
	add.u32 	%r12004, %lhs, %rhs;
	}
	xor.b32  	%r12005, %r12004, %r11995;
	and.b32  	%r12006, %r12005, %r11994;
	xor.b32  	%r12007, %r12006, %r11995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12003, 5;
	shr.b32 	%rhs, %r12003, 27;
	add.u32 	%r12008, %lhs, %rhs;
	}
	add.s32 	%r12009, %r11022, 1518500249;
	add.s32 	%r12010, %r12009, %r11986;
	add.s32 	%r12011, %r12010, %r12008;
	add.s32 	%r12012, %r12011, %r12007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11994, 30;
	shr.b32 	%rhs, %r11994, 2;
	add.u32 	%r12013, %lhs, %rhs;
	}
	xor.b32  	%r12014, %r12013, %r12004;
	and.b32  	%r12015, %r12014, %r12003;
	xor.b32  	%r12016, %r12015, %r12004;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12012, 5;
	shr.b32 	%rhs, %r12012, 27;
	add.u32 	%r12017, %lhs, %rhs;
	}
	add.s32 	%r12018, %r12009, %r11995;
	add.s32 	%r12019, %r12018, %r12017;
	add.s32 	%r12020, %r12019, %r12016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12003, 30;
	shr.b32 	%rhs, %r12003, 2;
	add.u32 	%r12021, %lhs, %rhs;
	}
	xor.b32  	%r12022, %r12021, %r12013;
	and.b32  	%r12023, %r12022, %r12012;
	xor.b32  	%r12024, %r12023, %r12013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12020, 5;
	shr.b32 	%rhs, %r12020, 27;
	add.u32 	%r12025, %lhs, %rhs;
	}
	add.s32 	%r12026, %r12009, %r12004;
	add.s32 	%r12027, %r12026, %r12025;
	add.s32 	%r12028, %r12027, %r12024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12012, 30;
	shr.b32 	%rhs, %r12012, 2;
	add.u32 	%r12029, %lhs, %rhs;
	}
	xor.b32  	%r12030, %r12029, %r12021;
	and.b32  	%r12031, %r12030, %r12020;
	xor.b32  	%r12032, %r12031, %r12021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12028, 5;
	shr.b32 	%rhs, %r12028, 27;
	add.u32 	%r12033, %lhs, %rhs;
	}
	add.s32 	%r12034, %r12009, %r12013;
	add.s32 	%r12035, %r12034, %r12033;
	add.s32 	%r12036, %r12035, %r12032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12020, 30;
	shr.b32 	%rhs, %r12020, 2;
	add.u32 	%r12037, %lhs, %rhs;
	}
	xor.b32  	%r12038, %r12037, %r12029;
	and.b32  	%r12039, %r12038, %r12028;
	xor.b32  	%r12040, %r12039, %r12029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12036, 5;
	shr.b32 	%rhs, %r12036, 27;
	add.u32 	%r12041, %lhs, %rhs;
	}
	add.s32 	%r12042, %r12009, %r12021;
	add.s32 	%r12043, %r12042, %r12041;
	add.s32 	%r12044, %r12043, %r12040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12028, 30;
	shr.b32 	%rhs, %r12028, 2;
	add.u32 	%r12045, %lhs, %rhs;
	}
	xor.b32  	%r12046, %r12045, %r12037;
	and.b32  	%r12047, %r12046, %r12036;
	xor.b32  	%r12048, %r12047, %r12037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12044, 5;
	shr.b32 	%rhs, %r12044, 27;
	add.u32 	%r12049, %lhs, %rhs;
	}
	add.s32 	%r12050, %r12009, %r12029;
	add.s32 	%r12051, %r12050, %r12049;
	add.s32 	%r12052, %r12051, %r12048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12036, 30;
	shr.b32 	%rhs, %r12036, 2;
	add.u32 	%r12053, %lhs, %rhs;
	}
	xor.b32  	%r12054, %r12053, %r12045;
	and.b32  	%r12055, %r12054, %r12044;
	xor.b32  	%r12056, %r12055, %r12045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12052, 5;
	shr.b32 	%rhs, %r12052, 27;
	add.u32 	%r12057, %lhs, %rhs;
	}
	add.s32 	%r12058, %r12009, %r12037;
	add.s32 	%r12059, %r12058, %r12057;
	add.s32 	%r12060, %r12059, %r12056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12044, 30;
	shr.b32 	%rhs, %r12044, 2;
	add.u32 	%r12061, %lhs, %rhs;
	}
	xor.b32  	%r12062, %r12061, %r12053;
	and.b32  	%r12063, %r12062, %r12052;
	xor.b32  	%r12064, %r12063, %r12053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12060, 5;
	shr.b32 	%rhs, %r12060, 27;
	add.u32 	%r12065, %lhs, %rhs;
	}
	add.s32 	%r12066, %r12009, %r12045;
	add.s32 	%r12067, %r12066, %r12065;
	add.s32 	%r12068, %r12067, %r12064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12052, 30;
	shr.b32 	%rhs, %r12052, 2;
	add.u32 	%r12069, %lhs, %rhs;
	}
	xor.b32  	%r12070, %r12069, %r12061;
	and.b32  	%r12071, %r12070, %r12060;
	xor.b32  	%r12072, %r12071, %r12061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12068, 5;
	shr.b32 	%rhs, %r12068, 27;
	add.u32 	%r12073, %lhs, %rhs;
	}
	add.s32 	%r12074, %r12053, %r12073;
	add.s32 	%r12075, %r12074, %r12072;
	add.s32 	%r12076, %r12075, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12060, 30;
	shr.b32 	%rhs, %r12060, 2;
	add.u32 	%r12077, %lhs, %rhs;
	}
	xor.b32  	%r12078, %r12077, %r12069;
	and.b32  	%r12079, %r12078, %r12068;
	xor.b32  	%r12080, %r12079, %r12069;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12076, 5;
	shr.b32 	%rhs, %r12076, 27;
	add.u32 	%r12081, %lhs, %rhs;
	}
	add.s32 	%r12082, %r12061, %r12081;
	add.s32 	%r12083, %r12082, %r12080;
	add.s32 	%r12084, %r12083, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12068, 30;
	shr.b32 	%rhs, %r12068, 2;
	add.u32 	%r12085, %lhs, %rhs;
	}
	xor.b32  	%r12086, %r11961, %r11038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12086, 1;
	shr.b32 	%rhs, %r12086, 31;
	add.u32 	%r12087, %lhs, %rhs;
	}
	add.s32 	%r12088, %r12069, %r12087;
	xor.b32  	%r12089, %r12085, %r12077;
	and.b32  	%r12090, %r12089, %r12076;
	xor.b32  	%r12091, %r12090, %r12077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12084, 5;
	shr.b32 	%rhs, %r12084, 27;
	add.u32 	%r12092, %lhs, %rhs;
	}
	add.s32 	%r12093, %r12088, %r12092;
	add.s32 	%r12094, %r12093, %r12091;
	add.s32 	%r12095, %r12094, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12076, 30;
	shr.b32 	%rhs, %r12076, 2;
	add.u32 	%r12096, %lhs, %rhs;
	}
	xor.b32  	%r12097, %r11034, %r11022;
	xor.b32  	%r12098, %r12097, %r11042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12098, 1;
	shr.b32 	%rhs, %r12098, 31;
	add.u32 	%r12099, %lhs, %rhs;
	}
	add.s32 	%r12100, %r12077, %r12099;
	xor.b32  	%r12101, %r12096, %r12085;
	and.b32  	%r12102, %r12101, %r12084;
	xor.b32  	%r12103, %r12102, %r12085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12095, 5;
	shr.b32 	%rhs, %r12095, 27;
	add.u32 	%r12104, %lhs, %rhs;
	}
	add.s32 	%r12105, %r12100, %r12104;
	add.s32 	%r12106, %r12105, %r12103;
	add.s32 	%r12107, %r12106, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12084, 30;
	shr.b32 	%rhs, %r12084, 2;
	add.u32 	%r12108, %lhs, %rhs;
	}
	xor.b32  	%r12109, %r11022, 672;
	xor.b32  	%r12110, %r12109, %r11030;
	xor.b32  	%r12111, %r12110, %r11038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12111, 1;
	shr.b32 	%rhs, %r12111, 31;
	add.u32 	%r12112, %lhs, %rhs;
	}
	add.s32 	%r12113, %r12085, %r12112;
	xor.b32  	%r12114, %r12108, %r12096;
	and.b32  	%r12115, %r12114, %r12095;
	xor.b32  	%r12116, %r12115, %r12096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12107, 5;
	shr.b32 	%rhs, %r12107, 27;
	add.u32 	%r12117, %lhs, %rhs;
	}
	add.s32 	%r12118, %r12113, %r12117;
	add.s32 	%r12119, %r12118, %r12116;
	add.s32 	%r12120, %r12119, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12095, 30;
	shr.b32 	%rhs, %r12095, 2;
	add.u32 	%r12121, %lhs, %rhs;
	}
	xor.b32  	%r12122, %r11962, %r11022;
	xor.b32  	%r12123, %r12122, %r11034;
	xor.b32  	%r12124, %r12123, %r12087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12124, 1;
	shr.b32 	%rhs, %r12124, 31;
	add.u32 	%r12125, %lhs, %rhs;
	}
	add.s32 	%r12126, %r12096, %r12125;
	xor.b32  	%r12127, %r12121, %r12108;
	and.b32  	%r12128, %r12127, %r12107;
	xor.b32  	%r12129, %r12128, %r12108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12120, 5;
	shr.b32 	%rhs, %r12120, 27;
	add.u32 	%r12130, %lhs, %rhs;
	}
	add.s32 	%r12131, %r12126, %r12130;
	add.s32 	%r12132, %r12131, %r12129;
	add.s32 	%r12133, %r12132, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12107, 30;
	shr.b32 	%rhs, %r12107, 2;
	add.u32 	%r12134, %lhs, %rhs;
	}
	xor.b32  	%r12135, %r12099, %r11030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12135, 1;
	shr.b32 	%rhs, %r12135, 31;
	add.u32 	%r12136, %lhs, %rhs;
	}
	add.s32 	%r12137, %r12108, %r12136;
	xor.b32  	%r12138, %r12120, %r12121;
	xor.b32  	%r12139, %r12138, %r12134;
	add.s32 	%r12140, %r12137, %r12139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12133, 5;
	shr.b32 	%rhs, %r12133, 27;
	add.u32 	%r12141, %lhs, %rhs;
	}
	add.s32 	%r12142, %r12140, %r12141;
	add.s32 	%r12143, %r12142, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12120, 30;
	shr.b32 	%rhs, %r12120, 2;
	add.u32 	%r12144, %lhs, %rhs;
	}
	xor.b32  	%r12145, %r12112, %r11962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12145, 1;
	shr.b32 	%rhs, %r12145, 31;
	add.u32 	%r12146, %lhs, %rhs;
	}
	add.s32 	%r12147, %r12121, %r12146;
	xor.b32  	%r12148, %r12133, %r12134;
	xor.b32  	%r12149, %r12148, %r12144;
	add.s32 	%r12150, %r12147, %r12149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12143, 5;
	shr.b32 	%rhs, %r12143, 27;
	add.u32 	%r12151, %lhs, %rhs;
	}
	add.s32 	%r12152, %r12150, %r12151;
	add.s32 	%r12153, %r12152, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12133, 30;
	shr.b32 	%rhs, %r12133, 2;
	add.u32 	%r12154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12125, 1;
	shr.b32 	%rhs, %r12125, 31;
	add.u32 	%r12155, %lhs, %rhs;
	}
	add.s32 	%r12156, %r12134, %r12155;
	xor.b32  	%r12157, %r12143, %r12144;
	xor.b32  	%r12158, %r12157, %r12154;
	add.s32 	%r12159, %r12156, %r12158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12153, 5;
	shr.b32 	%rhs, %r12153, 27;
	add.u32 	%r12160, %lhs, %rhs;
	}
	add.s32 	%r12161, %r12159, %r12160;
	add.s32 	%r12162, %r12161, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12143, 30;
	shr.b32 	%rhs, %r12143, 2;
	add.u32 	%r12163, %lhs, %rhs;
	}
	xor.b32  	%r12164, %r12136, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12164, 1;
	shr.b32 	%rhs, %r12164, 31;
	add.u32 	%r12165, %lhs, %rhs;
	}
	add.s32 	%r12166, %r12144, %r12165;
	xor.b32  	%r12167, %r12153, %r12154;
	xor.b32  	%r12168, %r12167, %r12163;
	add.s32 	%r12169, %r12166, %r12168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12162, 5;
	shr.b32 	%rhs, %r12162, 27;
	add.u32 	%r12170, %lhs, %rhs;
	}
	add.s32 	%r12171, %r12169, %r12170;
	add.s32 	%r12172, %r12171, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12153, 30;
	shr.b32 	%rhs, %r12153, 2;
	add.u32 	%r12173, %lhs, %rhs;
	}
	xor.b32  	%r12174, %r12146, %r12087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12174, 1;
	shr.b32 	%rhs, %r12174, 31;
	add.u32 	%r12175, %lhs, %rhs;
	}
	add.s32 	%r12176, %r12154, %r12175;
	xor.b32  	%r12177, %r12162, %r12163;
	xor.b32  	%r12178, %r12177, %r12173;
	add.s32 	%r12179, %r12176, %r12178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12172, 5;
	shr.b32 	%rhs, %r12172, 27;
	add.u32 	%r12180, %lhs, %rhs;
	}
	add.s32 	%r12181, %r12179, %r12180;
	add.s32 	%r12182, %r12181, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12162, 30;
	shr.b32 	%rhs, %r12162, 2;
	add.u32 	%r12183, %lhs, %rhs;
	}
	xor.b32  	%r12184, %r12155, %r12099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12184, 1;
	shr.b32 	%rhs, %r12184, 31;
	add.u32 	%r12185, %lhs, %rhs;
	}
	add.s32 	%r12186, %r12163, %r12185;
	xor.b32  	%r12187, %r12172, %r12173;
	xor.b32  	%r12188, %r12187, %r12183;
	add.s32 	%r12189, %r12186, %r12188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12182, 5;
	shr.b32 	%rhs, %r12182, 27;
	add.u32 	%r12190, %lhs, %rhs;
	}
	add.s32 	%r12191, %r12189, %r12190;
	add.s32 	%r12192, %r12191, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12172, 30;
	shr.b32 	%rhs, %r12172, 2;
	add.u32 	%r12193, %lhs, %rhs;
	}
	xor.b32  	%r12194, %r12165, %r12112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12194, 1;
	shr.b32 	%rhs, %r12194, 31;
	add.u32 	%r12195, %lhs, %rhs;
	}
	add.s32 	%r12196, %r12173, %r12195;
	xor.b32  	%r12197, %r12182, %r12183;
	xor.b32  	%r12198, %r12197, %r12193;
	add.s32 	%r12199, %r12196, %r12198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12192, 5;
	shr.b32 	%rhs, %r12192, 27;
	add.u32 	%r12200, %lhs, %rhs;
	}
	add.s32 	%r12201, %r12199, %r12200;
	add.s32 	%r12202, %r12201, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12182, 30;
	shr.b32 	%rhs, %r12182, 2;
	add.u32 	%r12203, %lhs, %rhs;
	}
	xor.b32  	%r12204, %r12175, %r12125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12204, 1;
	shr.b32 	%rhs, %r12204, 31;
	add.u32 	%r12205, %lhs, %rhs;
	}
	add.s32 	%r12206, %r12183, %r12205;
	xor.b32  	%r12207, %r12192, %r12193;
	xor.b32  	%r12208, %r12207, %r12203;
	add.s32 	%r12209, %r12206, %r12208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12202, 5;
	shr.b32 	%rhs, %r12202, 27;
	add.u32 	%r12210, %lhs, %rhs;
	}
	add.s32 	%r12211, %r12209, %r12210;
	add.s32 	%r12212, %r12211, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12192, 30;
	shr.b32 	%rhs, %r12192, 2;
	add.u32 	%r12213, %lhs, %rhs;
	}
	xor.b32  	%r12214, %r12136, %r11022;
	xor.b32  	%r12215, %r12214, %r12185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12215, 1;
	shr.b32 	%rhs, %r12215, 31;
	add.u32 	%r12216, %lhs, %rhs;
	}
	add.s32 	%r12217, %r12193, %r12216;
	xor.b32  	%r12218, %r12202, %r12203;
	xor.b32  	%r12219, %r12218, %r12213;
	add.s32 	%r12220, %r12217, %r12219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12212, 5;
	shr.b32 	%rhs, %r12212, 27;
	add.u32 	%r12221, %lhs, %rhs;
	}
	add.s32 	%r12222, %r12220, %r12221;
	add.s32 	%r12223, %r12222, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12202, 30;
	shr.b32 	%rhs, %r12202, 2;
	add.u32 	%r12224, %lhs, %rhs;
	}
	xor.b32  	%r12225, %r12109, %r12146;
	xor.b32  	%r12226, %r12225, %r12195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12226, 1;
	shr.b32 	%rhs, %r12226, 31;
	add.u32 	%r12227, %lhs, %rhs;
	}
	add.s32 	%r12228, %r12203, %r12227;
	xor.b32  	%r12229, %r12212, %r12213;
	xor.b32  	%r12230, %r12229, %r12224;
	add.s32 	%r12231, %r12228, %r12230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12223, 5;
	shr.b32 	%rhs, %r12223, 27;
	add.u32 	%r12232, %lhs, %rhs;
	}
	add.s32 	%r12233, %r12231, %r12232;
	add.s32 	%r12234, %r12233, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12212, 30;
	shr.b32 	%rhs, %r12212, 2;
	add.u32 	%r12235, %lhs, %rhs;
	}
	xor.b32  	%r12236, %r12155, %r12087;
	xor.b32  	%r12237, %r12236, %r12205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12237, 1;
	shr.b32 	%rhs, %r12237, 31;
	add.u32 	%r12238, %lhs, %rhs;
	}
	add.s32 	%r12239, %r12213, %r12238;
	xor.b32  	%r12240, %r12223, %r12224;
	xor.b32  	%r12241, %r12240, %r12235;
	add.s32 	%r12242, %r12239, %r12241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12234, 5;
	shr.b32 	%rhs, %r12234, 27;
	add.u32 	%r12243, %lhs, %rhs;
	}
	add.s32 	%r12244, %r12242, %r12243;
	add.s32 	%r12245, %r12244, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12223, 30;
	shr.b32 	%rhs, %r12223, 2;
	add.u32 	%r12246, %lhs, %rhs;
	}
	xor.b32  	%r12247, %r12099, %r12165;
	xor.b32  	%r12248, %r12247, %r12216;
	xor.b32  	%r12249, %r12248, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12249, 1;
	shr.b32 	%rhs, %r12249, 31;
	add.u32 	%r12250, %lhs, %rhs;
	}
	add.s32 	%r12251, %r12224, %r12250;
	xor.b32  	%r12252, %r12234, %r12235;
	xor.b32  	%r12253, %r12252, %r12246;
	add.s32 	%r12254, %r12251, %r12253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12245, 5;
	shr.b32 	%rhs, %r12245, 27;
	add.u32 	%r12255, %lhs, %rhs;
	}
	add.s32 	%r12256, %r12254, %r12255;
	add.s32 	%r12257, %r12256, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12234, 30;
	shr.b32 	%rhs, %r12234, 2;
	add.u32 	%r12258, %lhs, %rhs;
	}
	xor.b32  	%r12259, %r12112, %r12087;
	xor.b32  	%r12260, %r12259, %r12175;
	xor.b32  	%r12261, %r12260, %r12227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12261, 1;
	shr.b32 	%rhs, %r12261, 31;
	add.u32 	%r12262, %lhs, %rhs;
	}
	add.s32 	%r12263, %r12235, %r12262;
	xor.b32  	%r12264, %r12245, %r12246;
	xor.b32  	%r12265, %r12264, %r12258;
	add.s32 	%r12266, %r12263, %r12265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12257, 5;
	shr.b32 	%rhs, %r12257, 27;
	add.u32 	%r12267, %lhs, %rhs;
	}
	add.s32 	%r12268, %r12266, %r12267;
	add.s32 	%r12269, %r12268, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12245, 30;
	shr.b32 	%rhs, %r12245, 2;
	add.u32 	%r12270, %lhs, %rhs;
	}
	xor.b32  	%r12271, %r12125, %r12099;
	xor.b32  	%r12272, %r12271, %r12185;
	xor.b32  	%r12273, %r12272, %r12238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12273, 1;
	shr.b32 	%rhs, %r12273, 31;
	add.u32 	%r12274, %lhs, %rhs;
	}
	add.s32 	%r12275, %r12246, %r12274;
	xor.b32  	%r12276, %r12257, %r12258;
	xor.b32  	%r12277, %r12276, %r12270;
	add.s32 	%r12278, %r12275, %r12277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12269, 5;
	shr.b32 	%rhs, %r12269, 27;
	add.u32 	%r12279, %lhs, %rhs;
	}
	add.s32 	%r12280, %r12278, %r12279;
	add.s32 	%r12281, %r12280, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12257, 30;
	shr.b32 	%rhs, %r12257, 2;
	add.u32 	%r12282, %lhs, %rhs;
	}
	xor.b32  	%r12283, %r12136, %r12112;
	xor.b32  	%r12284, %r12283, %r12195;
	xor.b32  	%r12285, %r12284, %r12250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12285, 1;
	shr.b32 	%rhs, %r12285, 31;
	add.u32 	%r12286, %lhs, %rhs;
	}
	add.s32 	%r12287, %r12258, %r12286;
	xor.b32  	%r12288, %r12269, %r12270;
	xor.b32  	%r12289, %r12288, %r12282;
	add.s32 	%r12290, %r12287, %r12289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12281, 5;
	shr.b32 	%rhs, %r12281, 27;
	add.u32 	%r12291, %lhs, %rhs;
	}
	add.s32 	%r12292, %r12290, %r12291;
	add.s32 	%r12293, %r12292, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12269, 30;
	shr.b32 	%rhs, %r12269, 2;
	add.u32 	%r12294, %lhs, %rhs;
	}
	xor.b32  	%r12295, %r12146, %r12125;
	xor.b32  	%r12296, %r12295, %r12205;
	xor.b32  	%r12297, %r12296, %r12262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12297, 1;
	shr.b32 	%rhs, %r12297, 31;
	add.u32 	%r12298, %lhs, %rhs;
	}
	add.s32 	%r12299, %r12270, %r12298;
	xor.b32  	%r12300, %r12281, %r12282;
	xor.b32  	%r12301, %r12300, %r12294;
	add.s32 	%r12302, %r12299, %r12301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12293, 5;
	shr.b32 	%rhs, %r12293, 27;
	add.u32 	%r12303, %lhs, %rhs;
	}
	add.s32 	%r12304, %r12302, %r12303;
	add.s32 	%r12305, %r12304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12281, 30;
	shr.b32 	%rhs, %r12281, 2;
	add.u32 	%r12306, %lhs, %rhs;
	}
	xor.b32  	%r12307, %r12155, %r12136;
	xor.b32  	%r12308, %r12307, %r12216;
	xor.b32  	%r12309, %r12308, %r12274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12309, 1;
	shr.b32 	%rhs, %r12309, 31;
	add.u32 	%r12310, %lhs, %rhs;
	}
	add.s32 	%r12311, %r12282, %r12310;
	xor.b32  	%r12312, %r12293, %r12294;
	xor.b32  	%r12313, %r12312, %r12306;
	add.s32 	%r12314, %r12311, %r12313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12305, 5;
	shr.b32 	%rhs, %r12305, 27;
	add.u32 	%r12315, %lhs, %rhs;
	}
	add.s32 	%r12316, %r12314, %r12315;
	add.s32 	%r12317, %r12316, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12293, 30;
	shr.b32 	%rhs, %r12293, 2;
	add.u32 	%r12318, %lhs, %rhs;
	}
	xor.b32  	%r12319, %r12165, %r12146;
	xor.b32  	%r12320, %r12319, %r12227;
	xor.b32  	%r12321, %r12320, %r12286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12321, 1;
	shr.b32 	%rhs, %r12321, 31;
	add.u32 	%r12322, %lhs, %rhs;
	}
	add.s32 	%r12323, %r12294, %r12322;
	xor.b32  	%r12324, %r12305, %r12306;
	xor.b32  	%r12325, %r12324, %r12318;
	add.s32 	%r12326, %r12323, %r12325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12317, 5;
	shr.b32 	%rhs, %r12317, 27;
	add.u32 	%r12327, %lhs, %rhs;
	}
	add.s32 	%r12328, %r12326, %r12327;
	add.s32 	%r12329, %r12328, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12305, 30;
	shr.b32 	%rhs, %r12305, 2;
	add.u32 	%r12330, %lhs, %rhs;
	}
	xor.b32  	%r12331, %r12175, %r12155;
	xor.b32  	%r12332, %r12331, %r12238;
	xor.b32  	%r12333, %r12332, %r12298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12333, 1;
	shr.b32 	%rhs, %r12333, 31;
	add.u32 	%r12334, %lhs, %rhs;
	}
	add.s32 	%r12335, %r12306, %r12334;
	xor.b32  	%r12336, %r12317, %r12318;
	xor.b32  	%r12337, %r12336, %r12330;
	add.s32 	%r12338, %r12335, %r12337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12329, 5;
	shr.b32 	%rhs, %r12329, 27;
	add.u32 	%r12339, %lhs, %rhs;
	}
	add.s32 	%r12340, %r12338, %r12339;
	add.s32 	%r12341, %r12340, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12317, 30;
	shr.b32 	%rhs, %r12317, 2;
	add.u32 	%r12342, %lhs, %rhs;
	}
	xor.b32  	%r12343, %r12185, %r12165;
	xor.b32  	%r12344, %r12343, %r12250;
	xor.b32  	%r12345, %r12344, %r12310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12345, 1;
	shr.b32 	%rhs, %r12345, 31;
	add.u32 	%r12346, %lhs, %rhs;
	}
	add.s32 	%r12347, %r12318, %r12346;
	xor.b32  	%r12348, %r12329, %r12330;
	xor.b32  	%r12349, %r12348, %r12342;
	add.s32 	%r12350, %r12347, %r12349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12341, 5;
	shr.b32 	%rhs, %r12341, 27;
	add.u32 	%r12351, %lhs, %rhs;
	}
	add.s32 	%r12352, %r12350, %r12351;
	add.s32 	%r12353, %r12352, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12329, 30;
	shr.b32 	%rhs, %r12329, 2;
	add.u32 	%r12354, %lhs, %rhs;
	}
	xor.b32  	%r12355, %r12195, %r12175;
	xor.b32  	%r12356, %r12355, %r12262;
	xor.b32  	%r12357, %r12356, %r12322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12357, 1;
	shr.b32 	%rhs, %r12357, 31;
	add.u32 	%r12358, %lhs, %rhs;
	}
	add.s32 	%r12359, %r12330, %r12358;
	xor.b32  	%r12360, %r12341, %r12342;
	xor.b32  	%r12361, %r12354, %r12341;
	and.b32  	%r12362, %r12361, %r12360;
	xor.b32  	%r12363, %r12362, %r12341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12353, 5;
	shr.b32 	%rhs, %r12353, 27;
	add.u32 	%r12364, %lhs, %rhs;
	}
	add.s32 	%r12365, %r12359, %r12364;
	add.s32 	%r12366, %r12365, %r12363;
	add.s32 	%r12367, %r12366, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12341, 30;
	shr.b32 	%rhs, %r12341, 2;
	add.u32 	%r12368, %lhs, %rhs;
	}
	xor.b32  	%r12369, %r12205, %r12185;
	xor.b32  	%r12370, %r12369, %r12274;
	xor.b32  	%r12371, %r12370, %r12334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12371, 1;
	shr.b32 	%rhs, %r12371, 31;
	add.u32 	%r12372, %lhs, %rhs;
	}
	add.s32 	%r12373, %r12342, %r12372;
	xor.b32  	%r12374, %r12353, %r12354;
	xor.b32  	%r12375, %r12368, %r12353;
	and.b32  	%r12376, %r12375, %r12374;
	xor.b32  	%r12377, %r12376, %r12353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12367, 5;
	shr.b32 	%rhs, %r12367, 27;
	add.u32 	%r12378, %lhs, %rhs;
	}
	add.s32 	%r12379, %r12373, %r12378;
	add.s32 	%r12380, %r12379, %r12377;
	add.s32 	%r12381, %r12380, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12353, 30;
	shr.b32 	%rhs, %r12353, 2;
	add.u32 	%r12382, %lhs, %rhs;
	}
	xor.b32  	%r12383, %r12216, %r12195;
	xor.b32  	%r12384, %r12383, %r12286;
	xor.b32  	%r12385, %r12384, %r12346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12385, 1;
	shr.b32 	%rhs, %r12385, 31;
	add.u32 	%r12386, %lhs, %rhs;
	}
	add.s32 	%r12387, %r12354, %r12386;
	xor.b32  	%r12388, %r12367, %r12368;
	xor.b32  	%r12389, %r12382, %r12367;
	and.b32  	%r12390, %r12389, %r12388;
	xor.b32  	%r12391, %r12390, %r12367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12381, 5;
	shr.b32 	%rhs, %r12381, 27;
	add.u32 	%r12392, %lhs, %rhs;
	}
	add.s32 	%r12393, %r12387, %r12392;
	add.s32 	%r12394, %r12393, %r12391;
	add.s32 	%r12395, %r12394, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12367, 30;
	shr.b32 	%rhs, %r12367, 2;
	add.u32 	%r12396, %lhs, %rhs;
	}
	xor.b32  	%r12397, %r12227, %r12205;
	xor.b32  	%r12398, %r12397, %r12298;
	xor.b32  	%r12399, %r12398, %r12358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12399, 1;
	shr.b32 	%rhs, %r12399, 31;
	add.u32 	%r12400, %lhs, %rhs;
	}
	add.s32 	%r12401, %r12368, %r12400;
	xor.b32  	%r12402, %r12381, %r12382;
	xor.b32  	%r12403, %r12396, %r12381;
	and.b32  	%r12404, %r12403, %r12402;
	xor.b32  	%r12405, %r12404, %r12381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12395, 5;
	shr.b32 	%rhs, %r12395, 27;
	add.u32 	%r12406, %lhs, %rhs;
	}
	add.s32 	%r12407, %r12401, %r12406;
	add.s32 	%r12408, %r12407, %r12405;
	add.s32 	%r12409, %r12408, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12381, 30;
	shr.b32 	%rhs, %r12381, 2;
	add.u32 	%r12410, %lhs, %rhs;
	}
	xor.b32  	%r12411, %r12238, %r12216;
	xor.b32  	%r12412, %r12411, %r12310;
	xor.b32  	%r12413, %r12412, %r12372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12413, 1;
	shr.b32 	%rhs, %r12413, 31;
	add.u32 	%r12414, %lhs, %rhs;
	}
	add.s32 	%r12415, %r12382, %r12414;
	xor.b32  	%r12416, %r12395, %r12396;
	xor.b32  	%r12417, %r12410, %r12395;
	and.b32  	%r12418, %r12417, %r12416;
	xor.b32  	%r12419, %r12418, %r12395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12409, 5;
	shr.b32 	%rhs, %r12409, 27;
	add.u32 	%r12420, %lhs, %rhs;
	}
	add.s32 	%r12421, %r12415, %r12420;
	add.s32 	%r12422, %r12421, %r12419;
	add.s32 	%r12423, %r12422, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12395, 30;
	shr.b32 	%rhs, %r12395, 2;
	add.u32 	%r12424, %lhs, %rhs;
	}
	xor.b32  	%r12425, %r12250, %r12227;
	xor.b32  	%r12426, %r12425, %r12322;
	xor.b32  	%r12427, %r12426, %r12386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12427, 1;
	shr.b32 	%rhs, %r12427, 31;
	add.u32 	%r12428, %lhs, %rhs;
	}
	add.s32 	%r12429, %r12396, %r12428;
	xor.b32  	%r12430, %r12409, %r12410;
	xor.b32  	%r12431, %r12424, %r12409;
	and.b32  	%r12432, %r12431, %r12430;
	xor.b32  	%r12433, %r12432, %r12409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12423, 5;
	shr.b32 	%rhs, %r12423, 27;
	add.u32 	%r12434, %lhs, %rhs;
	}
	add.s32 	%r12435, %r12429, %r12434;
	add.s32 	%r12436, %r12435, %r12433;
	add.s32 	%r12437, %r12436, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12409, 30;
	shr.b32 	%rhs, %r12409, 2;
	add.u32 	%r12438, %lhs, %rhs;
	}
	xor.b32  	%r12439, %r12262, %r12238;
	xor.b32  	%r12440, %r12439, %r12334;
	xor.b32  	%r12441, %r12440, %r12400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12441, 1;
	shr.b32 	%rhs, %r12441, 31;
	add.u32 	%r12442, %lhs, %rhs;
	}
	add.s32 	%r12443, %r12410, %r12442;
	xor.b32  	%r12444, %r12423, %r12424;
	xor.b32  	%r12445, %r12438, %r12423;
	and.b32  	%r12446, %r12445, %r12444;
	xor.b32  	%r12447, %r12446, %r12423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12437, 5;
	shr.b32 	%rhs, %r12437, 27;
	add.u32 	%r12448, %lhs, %rhs;
	}
	add.s32 	%r12449, %r12443, %r12448;
	add.s32 	%r12450, %r12449, %r12447;
	add.s32 	%r12451, %r12450, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12423, 30;
	shr.b32 	%rhs, %r12423, 2;
	add.u32 	%r12452, %lhs, %rhs;
	}
	xor.b32  	%r12453, %r12274, %r12250;
	xor.b32  	%r12454, %r12453, %r12346;
	xor.b32  	%r12455, %r12454, %r12414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12455, 1;
	shr.b32 	%rhs, %r12455, 31;
	add.u32 	%r12456, %lhs, %rhs;
	}
	add.s32 	%r12457, %r12424, %r12456;
	xor.b32  	%r12458, %r12437, %r12438;
	xor.b32  	%r12459, %r12452, %r12437;
	and.b32  	%r12460, %r12459, %r12458;
	xor.b32  	%r12461, %r12460, %r12437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12451, 5;
	shr.b32 	%rhs, %r12451, 27;
	add.u32 	%r12462, %lhs, %rhs;
	}
	add.s32 	%r12463, %r12457, %r12462;
	add.s32 	%r12464, %r12463, %r12461;
	add.s32 	%r12465, %r12464, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12437, 30;
	shr.b32 	%rhs, %r12437, 2;
	add.u32 	%r12466, %lhs, %rhs;
	}
	xor.b32  	%r12467, %r12286, %r12262;
	xor.b32  	%r12468, %r12467, %r12358;
	xor.b32  	%r12469, %r12468, %r12428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12469, 1;
	shr.b32 	%rhs, %r12469, 31;
	add.u32 	%r12470, %lhs, %rhs;
	}
	add.s32 	%r12471, %r12438, %r12470;
	xor.b32  	%r12472, %r12451, %r12452;
	xor.b32  	%r12473, %r12466, %r12451;
	and.b32  	%r12474, %r12473, %r12472;
	xor.b32  	%r12475, %r12474, %r12451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12465, 5;
	shr.b32 	%rhs, %r12465, 27;
	add.u32 	%r12476, %lhs, %rhs;
	}
	add.s32 	%r12477, %r12471, %r12476;
	add.s32 	%r12478, %r12477, %r12475;
	add.s32 	%r12479, %r12478, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12451, 30;
	shr.b32 	%rhs, %r12451, 2;
	add.u32 	%r12480, %lhs, %rhs;
	}
	xor.b32  	%r12481, %r12298, %r12274;
	xor.b32  	%r12482, %r12481, %r12372;
	xor.b32  	%r12483, %r12482, %r12442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12483, 1;
	shr.b32 	%rhs, %r12483, 31;
	add.u32 	%r12484, %lhs, %rhs;
	}
	add.s32 	%r12485, %r12452, %r12484;
	xor.b32  	%r12486, %r12465, %r12466;
	xor.b32  	%r12487, %r12480, %r12465;
	and.b32  	%r12488, %r12487, %r12486;
	xor.b32  	%r12489, %r12488, %r12465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12479, 5;
	shr.b32 	%rhs, %r12479, 27;
	add.u32 	%r12490, %lhs, %rhs;
	}
	add.s32 	%r12491, %r12485, %r12490;
	add.s32 	%r12492, %r12491, %r12489;
	add.s32 	%r12493, %r12492, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12465, 30;
	shr.b32 	%rhs, %r12465, 2;
	add.u32 	%r12494, %lhs, %rhs;
	}
	xor.b32  	%r12495, %r12310, %r12286;
	xor.b32  	%r12496, %r12495, %r12386;
	xor.b32  	%r12497, %r12496, %r12456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12497, 1;
	shr.b32 	%rhs, %r12497, 31;
	add.u32 	%r12498, %lhs, %rhs;
	}
	add.s32 	%r12499, %r12466, %r12498;
	xor.b32  	%r12500, %r12479, %r12480;
	xor.b32  	%r12501, %r12494, %r12479;
	and.b32  	%r12502, %r12501, %r12500;
	xor.b32  	%r12503, %r12502, %r12479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12493, 5;
	shr.b32 	%rhs, %r12493, 27;
	add.u32 	%r12504, %lhs, %rhs;
	}
	add.s32 	%r12505, %r12499, %r12504;
	add.s32 	%r12506, %r12505, %r12503;
	add.s32 	%r12507, %r12506, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12479, 30;
	shr.b32 	%rhs, %r12479, 2;
	add.u32 	%r12508, %lhs, %rhs;
	}
	xor.b32  	%r12509, %r12322, %r12298;
	xor.b32  	%r12510, %r12509, %r12400;
	xor.b32  	%r12511, %r12510, %r12470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12511, 1;
	shr.b32 	%rhs, %r12511, 31;
	add.u32 	%r12512, %lhs, %rhs;
	}
	add.s32 	%r12513, %r12480, %r12512;
	xor.b32  	%r12514, %r12493, %r12494;
	xor.b32  	%r12515, %r12508, %r12493;
	and.b32  	%r12516, %r12515, %r12514;
	xor.b32  	%r12517, %r12516, %r12493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12507, 5;
	shr.b32 	%rhs, %r12507, 27;
	add.u32 	%r12518, %lhs, %rhs;
	}
	add.s32 	%r12519, %r12513, %r12518;
	add.s32 	%r12520, %r12519, %r12517;
	add.s32 	%r12521, %r12520, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12493, 30;
	shr.b32 	%rhs, %r12493, 2;
	add.u32 	%r12522, %lhs, %rhs;
	}
	xor.b32  	%r12523, %r12334, %r12310;
	xor.b32  	%r12524, %r12523, %r12414;
	xor.b32  	%r12525, %r12524, %r12484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12525, 1;
	shr.b32 	%rhs, %r12525, 31;
	add.u32 	%r12526, %lhs, %rhs;
	}
	add.s32 	%r12527, %r12494, %r12526;
	xor.b32  	%r12528, %r12507, %r12508;
	xor.b32  	%r12529, %r12522, %r12507;
	and.b32  	%r12530, %r12529, %r12528;
	xor.b32  	%r12531, %r12530, %r12507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12521, 5;
	shr.b32 	%rhs, %r12521, 27;
	add.u32 	%r12532, %lhs, %rhs;
	}
	add.s32 	%r12533, %r12527, %r12532;
	add.s32 	%r12534, %r12533, %r12531;
	add.s32 	%r12535, %r12534, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12507, 30;
	shr.b32 	%rhs, %r12507, 2;
	add.u32 	%r12536, %lhs, %rhs;
	}
	xor.b32  	%r12537, %r12346, %r12322;
	xor.b32  	%r12538, %r12537, %r12428;
	xor.b32  	%r12539, %r12538, %r12498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12539, 1;
	shr.b32 	%rhs, %r12539, 31;
	add.u32 	%r12540, %lhs, %rhs;
	}
	add.s32 	%r12541, %r12508, %r12540;
	xor.b32  	%r12542, %r12521, %r12522;
	xor.b32  	%r12543, %r12536, %r12521;
	and.b32  	%r12544, %r12543, %r12542;
	xor.b32  	%r12545, %r12544, %r12521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12535, 5;
	shr.b32 	%rhs, %r12535, 27;
	add.u32 	%r12546, %lhs, %rhs;
	}
	add.s32 	%r12547, %r12541, %r12546;
	add.s32 	%r12548, %r12547, %r12545;
	add.s32 	%r12549, %r12548, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12521, 30;
	shr.b32 	%rhs, %r12521, 2;
	add.u32 	%r12550, %lhs, %rhs;
	}
	xor.b32  	%r12551, %r12358, %r12334;
	xor.b32  	%r12552, %r12551, %r12442;
	xor.b32  	%r12553, %r12552, %r12512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12553, 1;
	shr.b32 	%rhs, %r12553, 31;
	add.u32 	%r12554, %lhs, %rhs;
	}
	add.s32 	%r12555, %r12522, %r12554;
	xor.b32  	%r12556, %r12535, %r12536;
	xor.b32  	%r12557, %r12550, %r12535;
	and.b32  	%r12558, %r12557, %r12556;
	xor.b32  	%r12559, %r12558, %r12535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12549, 5;
	shr.b32 	%rhs, %r12549, 27;
	add.u32 	%r12560, %lhs, %rhs;
	}
	add.s32 	%r12561, %r12555, %r12560;
	add.s32 	%r12562, %r12561, %r12559;
	add.s32 	%r12563, %r12562, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12535, 30;
	shr.b32 	%rhs, %r12535, 2;
	add.u32 	%r12564, %lhs, %rhs;
	}
	xor.b32  	%r12565, %r12372, %r12346;
	xor.b32  	%r12566, %r12565, %r12456;
	xor.b32  	%r12567, %r12566, %r12526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12567, 1;
	shr.b32 	%rhs, %r12567, 31;
	add.u32 	%r12568, %lhs, %rhs;
	}
	add.s32 	%r12569, %r12536, %r12568;
	xor.b32  	%r12570, %r12549, %r12550;
	xor.b32  	%r12571, %r12564, %r12549;
	and.b32  	%r12572, %r12571, %r12570;
	xor.b32  	%r12573, %r12572, %r12549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12563, 5;
	shr.b32 	%rhs, %r12563, 27;
	add.u32 	%r12574, %lhs, %rhs;
	}
	add.s32 	%r12575, %r12569, %r12574;
	add.s32 	%r12576, %r12575, %r12573;
	add.s32 	%r12577, %r12576, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12549, 30;
	shr.b32 	%rhs, %r12549, 2;
	add.u32 	%r12578, %lhs, %rhs;
	}
	xor.b32  	%r12579, %r12386, %r12358;
	xor.b32  	%r12580, %r12579, %r12470;
	xor.b32  	%r12581, %r12580, %r12540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12581, 1;
	shr.b32 	%rhs, %r12581, 31;
	add.u32 	%r12582, %lhs, %rhs;
	}
	add.s32 	%r12583, %r12550, %r12582;
	xor.b32  	%r12584, %r12563, %r12564;
	xor.b32  	%r12585, %r12578, %r12563;
	and.b32  	%r12586, %r12585, %r12584;
	xor.b32  	%r12587, %r12586, %r12563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12577, 5;
	shr.b32 	%rhs, %r12577, 27;
	add.u32 	%r12588, %lhs, %rhs;
	}
	add.s32 	%r12589, %r12583, %r12588;
	add.s32 	%r12590, %r12589, %r12587;
	add.s32 	%r12591, %r12590, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12563, 30;
	shr.b32 	%rhs, %r12563, 2;
	add.u32 	%r12592, %lhs, %rhs;
	}
	xor.b32  	%r12593, %r12400, %r12372;
	xor.b32  	%r12594, %r12593, %r12484;
	xor.b32  	%r12595, %r12594, %r12554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12595, 1;
	shr.b32 	%rhs, %r12595, 31;
	add.u32 	%r12596, %lhs, %rhs;
	}
	add.s32 	%r12597, %r12564, %r12596;
	xor.b32  	%r12598, %r12577, %r12578;
	xor.b32  	%r12599, %r12592, %r12577;
	and.b32  	%r12600, %r12599, %r12598;
	xor.b32  	%r12601, %r12600, %r12577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12591, 5;
	shr.b32 	%rhs, %r12591, 27;
	add.u32 	%r12602, %lhs, %rhs;
	}
	add.s32 	%r12603, %r12597, %r12602;
	add.s32 	%r12604, %r12603, %r12601;
	add.s32 	%r12605, %r12604, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12577, 30;
	shr.b32 	%rhs, %r12577, 2;
	add.u32 	%r12606, %lhs, %rhs;
	}
	xor.b32  	%r12607, %r12414, %r12386;
	xor.b32  	%r12608, %r12607, %r12498;
	xor.b32  	%r12609, %r12608, %r12568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12609, 1;
	shr.b32 	%rhs, %r12609, 31;
	add.u32 	%r12610, %lhs, %rhs;
	}
	add.s32 	%r12611, %r12578, %r12610;
	xor.b32  	%r12612, %r12591, %r12592;
	xor.b32  	%r12613, %r12606, %r12591;
	and.b32  	%r12614, %r12613, %r12612;
	xor.b32  	%r12615, %r12614, %r12591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12605, 5;
	shr.b32 	%rhs, %r12605, 27;
	add.u32 	%r12616, %lhs, %rhs;
	}
	add.s32 	%r12617, %r12611, %r12616;
	add.s32 	%r12618, %r12617, %r12615;
	add.s32 	%r12619, %r12618, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12591, 30;
	shr.b32 	%rhs, %r12591, 2;
	add.u32 	%r12620, %lhs, %rhs;
	}
	xor.b32  	%r12621, %r12428, %r12400;
	xor.b32  	%r12622, %r12621, %r12512;
	xor.b32  	%r12623, %r12622, %r12582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12623, 1;
	shr.b32 	%rhs, %r12623, 31;
	add.u32 	%r12624, %lhs, %rhs;
	}
	add.s32 	%r12625, %r12592, %r12624;
	xor.b32  	%r12626, %r12605, %r12606;
	xor.b32  	%r12627, %r12620, %r12605;
	and.b32  	%r12628, %r12627, %r12626;
	xor.b32  	%r12629, %r12628, %r12605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12619, 5;
	shr.b32 	%rhs, %r12619, 27;
	add.u32 	%r12630, %lhs, %rhs;
	}
	add.s32 	%r12631, %r12625, %r12630;
	add.s32 	%r12632, %r12631, %r12629;
	add.s32 	%r12633, %r12632, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12605, 30;
	shr.b32 	%rhs, %r12605, 2;
	add.u32 	%r12634, %lhs, %rhs;
	}
	xor.b32  	%r12635, %r12442, %r12414;
	xor.b32  	%r12636, %r12635, %r12526;
	xor.b32  	%r12637, %r12636, %r12596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12637, 1;
	shr.b32 	%rhs, %r12637, 31;
	add.u32 	%r12638, %lhs, %rhs;
	}
	add.s32 	%r12639, %r12606, %r12638;
	xor.b32  	%r12640, %r12619, %r12620;
	xor.b32  	%r12641, %r12640, %r12634;
	add.s32 	%r12642, %r12639, %r12641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12633, 5;
	shr.b32 	%rhs, %r12633, 27;
	add.u32 	%r12643, %lhs, %rhs;
	}
	add.s32 	%r12644, %r12642, %r12643;
	add.s32 	%r12645, %r12644, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12619, 30;
	shr.b32 	%rhs, %r12619, 2;
	add.u32 	%r12646, %lhs, %rhs;
	}
	xor.b32  	%r12647, %r12456, %r12428;
	xor.b32  	%r12648, %r12647, %r12540;
	xor.b32  	%r12649, %r12648, %r12610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12649, 1;
	shr.b32 	%rhs, %r12649, 31;
	add.u32 	%r12650, %lhs, %rhs;
	}
	add.s32 	%r12651, %r12620, %r12650;
	xor.b32  	%r12652, %r12633, %r12634;
	xor.b32  	%r12653, %r12652, %r12646;
	add.s32 	%r12654, %r12651, %r12653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12645, 5;
	shr.b32 	%rhs, %r12645, 27;
	add.u32 	%r12655, %lhs, %rhs;
	}
	add.s32 	%r12656, %r12654, %r12655;
	add.s32 	%r12657, %r12656, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12633, 30;
	shr.b32 	%rhs, %r12633, 2;
	add.u32 	%r12658, %lhs, %rhs;
	}
	xor.b32  	%r12659, %r12470, %r12442;
	xor.b32  	%r12660, %r12659, %r12554;
	xor.b32  	%r12661, %r12660, %r12624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12661, 1;
	shr.b32 	%rhs, %r12661, 31;
	add.u32 	%r12662, %lhs, %rhs;
	}
	add.s32 	%r12663, %r12634, %r12662;
	xor.b32  	%r12664, %r12645, %r12646;
	xor.b32  	%r12665, %r12664, %r12658;
	add.s32 	%r12666, %r12663, %r12665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12657, 5;
	shr.b32 	%rhs, %r12657, 27;
	add.u32 	%r12667, %lhs, %rhs;
	}
	add.s32 	%r12668, %r12666, %r12667;
	add.s32 	%r12669, %r12668, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12645, 30;
	shr.b32 	%rhs, %r12645, 2;
	add.u32 	%r12670, %lhs, %rhs;
	}
	xor.b32  	%r12671, %r12484, %r12456;
	xor.b32  	%r12672, %r12671, %r12568;
	xor.b32  	%r12673, %r12672, %r12638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12673, 1;
	shr.b32 	%rhs, %r12673, 31;
	add.u32 	%r12674, %lhs, %rhs;
	}
	add.s32 	%r12675, %r12646, %r12674;
	xor.b32  	%r12676, %r12657, %r12658;
	xor.b32  	%r12677, %r12676, %r12670;
	add.s32 	%r12678, %r12675, %r12677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12669, 5;
	shr.b32 	%rhs, %r12669, 27;
	add.u32 	%r12679, %lhs, %rhs;
	}
	add.s32 	%r12680, %r12678, %r12679;
	add.s32 	%r12681, %r12680, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12657, 30;
	shr.b32 	%rhs, %r12657, 2;
	add.u32 	%r12682, %lhs, %rhs;
	}
	xor.b32  	%r12683, %r12498, %r12470;
	xor.b32  	%r12684, %r12683, %r12582;
	xor.b32  	%r12685, %r12684, %r12650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12685, 1;
	shr.b32 	%rhs, %r12685, 31;
	add.u32 	%r12686, %lhs, %rhs;
	}
	add.s32 	%r12687, %r12658, %r12686;
	xor.b32  	%r12688, %r12669, %r12670;
	xor.b32  	%r12689, %r12688, %r12682;
	add.s32 	%r12690, %r12687, %r12689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12681, 5;
	shr.b32 	%rhs, %r12681, 27;
	add.u32 	%r12691, %lhs, %rhs;
	}
	add.s32 	%r12692, %r12690, %r12691;
	add.s32 	%r12693, %r12692, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12669, 30;
	shr.b32 	%rhs, %r12669, 2;
	add.u32 	%r12694, %lhs, %rhs;
	}
	xor.b32  	%r12695, %r12512, %r12484;
	xor.b32  	%r12696, %r12695, %r12596;
	xor.b32  	%r12697, %r12696, %r12662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12697, 1;
	shr.b32 	%rhs, %r12697, 31;
	add.u32 	%r12698, %lhs, %rhs;
	}
	add.s32 	%r12699, %r12670, %r12698;
	xor.b32  	%r12700, %r12681, %r12682;
	xor.b32  	%r12701, %r12700, %r12694;
	add.s32 	%r12702, %r12699, %r12701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12693, 5;
	shr.b32 	%rhs, %r12693, 27;
	add.u32 	%r12703, %lhs, %rhs;
	}
	add.s32 	%r12704, %r12702, %r12703;
	add.s32 	%r12705, %r12704, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12681, 30;
	shr.b32 	%rhs, %r12681, 2;
	add.u32 	%r12706, %lhs, %rhs;
	}
	xor.b32  	%r12707, %r12526, %r12498;
	xor.b32  	%r12708, %r12707, %r12610;
	xor.b32  	%r12709, %r12708, %r12674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12709, 1;
	shr.b32 	%rhs, %r12709, 31;
	add.u32 	%r12710, %lhs, %rhs;
	}
	add.s32 	%r12711, %r12682, %r12710;
	xor.b32  	%r12712, %r12693, %r12694;
	xor.b32  	%r12713, %r12712, %r12706;
	add.s32 	%r12714, %r12711, %r12713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12705, 5;
	shr.b32 	%rhs, %r12705, 27;
	add.u32 	%r12715, %lhs, %rhs;
	}
	add.s32 	%r12716, %r12714, %r12715;
	add.s32 	%r12717, %r12716, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12693, 30;
	shr.b32 	%rhs, %r12693, 2;
	add.u32 	%r12718, %lhs, %rhs;
	}
	xor.b32  	%r12719, %r12540, %r12512;
	xor.b32  	%r12720, %r12719, %r12624;
	xor.b32  	%r12721, %r12720, %r12686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12721, 1;
	shr.b32 	%rhs, %r12721, 31;
	add.u32 	%r12722, %lhs, %rhs;
	}
	add.s32 	%r12723, %r12694, %r12722;
	xor.b32  	%r12724, %r12705, %r12706;
	xor.b32  	%r12725, %r12724, %r12718;
	add.s32 	%r12726, %r12723, %r12725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12717, 5;
	shr.b32 	%rhs, %r12717, 27;
	add.u32 	%r12727, %lhs, %rhs;
	}
	add.s32 	%r12728, %r12726, %r12727;
	add.s32 	%r12729, %r12728, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12705, 30;
	shr.b32 	%rhs, %r12705, 2;
	add.u32 	%r12730, %lhs, %rhs;
	}
	xor.b32  	%r12731, %r12554, %r12526;
	xor.b32  	%r12732, %r12731, %r12638;
	xor.b32  	%r12733, %r12732, %r12698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12733, 1;
	shr.b32 	%rhs, %r12733, 31;
	add.u32 	%r12734, %lhs, %rhs;
	}
	add.s32 	%r12735, %r12706, %r12734;
	xor.b32  	%r12736, %r12717, %r12718;
	xor.b32  	%r12737, %r12736, %r12730;
	add.s32 	%r12738, %r12735, %r12737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12729, 5;
	shr.b32 	%rhs, %r12729, 27;
	add.u32 	%r12739, %lhs, %rhs;
	}
	add.s32 	%r12740, %r12738, %r12739;
	add.s32 	%r12741, %r12740, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12717, 30;
	shr.b32 	%rhs, %r12717, 2;
	add.u32 	%r12742, %lhs, %rhs;
	}
	xor.b32  	%r12743, %r12568, %r12540;
	xor.b32  	%r12744, %r12743, %r12650;
	xor.b32  	%r12745, %r12744, %r12710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12745, 1;
	shr.b32 	%rhs, %r12745, 31;
	add.u32 	%r12746, %lhs, %rhs;
	}
	add.s32 	%r12747, %r12718, %r12746;
	xor.b32  	%r12748, %r12729, %r12730;
	xor.b32  	%r12749, %r12748, %r12742;
	add.s32 	%r12750, %r12747, %r12749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12741, 5;
	shr.b32 	%rhs, %r12741, 27;
	add.u32 	%r12751, %lhs, %rhs;
	}
	add.s32 	%r12752, %r12750, %r12751;
	add.s32 	%r12753, %r12752, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12729, 30;
	shr.b32 	%rhs, %r12729, 2;
	add.u32 	%r12754, %lhs, %rhs;
	}
	xor.b32  	%r12755, %r12582, %r12554;
	xor.b32  	%r12756, %r12755, %r12662;
	xor.b32  	%r12757, %r12756, %r12722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12757, 1;
	shr.b32 	%rhs, %r12757, 31;
	add.u32 	%r12758, %lhs, %rhs;
	}
	add.s32 	%r12759, %r12730, %r12758;
	xor.b32  	%r12760, %r12741, %r12742;
	xor.b32  	%r12761, %r12760, %r12754;
	add.s32 	%r12762, %r12759, %r12761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12753, 5;
	shr.b32 	%rhs, %r12753, 27;
	add.u32 	%r12763, %lhs, %rhs;
	}
	add.s32 	%r12764, %r12762, %r12763;
	add.s32 	%r12765, %r12764, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12741, 30;
	shr.b32 	%rhs, %r12741, 2;
	add.u32 	%r12766, %lhs, %rhs;
	}
	xor.b32  	%r12767, %r12596, %r12568;
	xor.b32  	%r12768, %r12767, %r12674;
	xor.b32  	%r12769, %r12768, %r12734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12769, 1;
	shr.b32 	%rhs, %r12769, 31;
	add.u32 	%r12770, %lhs, %rhs;
	}
	add.s32 	%r12771, %r12742, %r12770;
	xor.b32  	%r12772, %r12753, %r12754;
	xor.b32  	%r12773, %r12772, %r12766;
	add.s32 	%r12774, %r12771, %r12773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12765, 5;
	shr.b32 	%rhs, %r12765, 27;
	add.u32 	%r12775, %lhs, %rhs;
	}
	add.s32 	%r12776, %r12774, %r12775;
	add.s32 	%r12777, %r12776, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12753, 30;
	shr.b32 	%rhs, %r12753, 2;
	add.u32 	%r12778, %lhs, %rhs;
	}
	xor.b32  	%r12779, %r12610, %r12582;
	xor.b32  	%r12780, %r12779, %r12686;
	xor.b32  	%r12781, %r12780, %r12746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12781, 1;
	shr.b32 	%rhs, %r12781, 31;
	add.u32 	%r12782, %lhs, %rhs;
	}
	add.s32 	%r12783, %r12754, %r12782;
	xor.b32  	%r12784, %r12765, %r12766;
	xor.b32  	%r12785, %r12784, %r12778;
	add.s32 	%r12786, %r12783, %r12785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12777, 5;
	shr.b32 	%rhs, %r12777, 27;
	add.u32 	%r12787, %lhs, %rhs;
	}
	add.s32 	%r12788, %r12786, %r12787;
	add.s32 	%r12789, %r12788, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12765, 30;
	shr.b32 	%rhs, %r12765, 2;
	add.u32 	%r12790, %lhs, %rhs;
	}
	xor.b32  	%r12791, %r12624, %r12596;
	xor.b32  	%r12792, %r12791, %r12698;
	xor.b32  	%r12793, %r12792, %r12758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12793, 1;
	shr.b32 	%rhs, %r12793, 31;
	add.u32 	%r12794, %lhs, %rhs;
	}
	add.s32 	%r12795, %r12766, %r12794;
	xor.b32  	%r12796, %r12777, %r12778;
	xor.b32  	%r12797, %r12796, %r12790;
	add.s32 	%r12798, %r12795, %r12797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12789, 5;
	shr.b32 	%rhs, %r12789, 27;
	add.u32 	%r12799, %lhs, %rhs;
	}
	add.s32 	%r12800, %r12798, %r12799;
	add.s32 	%r12801, %r12800, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12777, 30;
	shr.b32 	%rhs, %r12777, 2;
	add.u32 	%r12802, %lhs, %rhs;
	}
	xor.b32  	%r12803, %r12638, %r12610;
	xor.b32  	%r12804, %r12803, %r12710;
	xor.b32  	%r12805, %r12804, %r12770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12805, 1;
	shr.b32 	%rhs, %r12805, 31;
	add.u32 	%r12806, %lhs, %rhs;
	}
	add.s32 	%r12807, %r12778, %r12806;
	xor.b32  	%r12808, %r12789, %r12790;
	xor.b32  	%r12809, %r12808, %r12802;
	add.s32 	%r12810, %r12807, %r12809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12801, 5;
	shr.b32 	%rhs, %r12801, 27;
	add.u32 	%r12811, %lhs, %rhs;
	}
	add.s32 	%r12812, %r12810, %r12811;
	add.s32 	%r12813, %r12812, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12789, 30;
	shr.b32 	%rhs, %r12789, 2;
	add.u32 	%r12814, %lhs, %rhs;
	}
	xor.b32  	%r12815, %r12650, %r12624;
	xor.b32  	%r12816, %r12815, %r12722;
	xor.b32  	%r12817, %r12816, %r12782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12817, 1;
	shr.b32 	%rhs, %r12817, 31;
	add.u32 	%r12818, %lhs, %rhs;
	}
	add.s32 	%r12819, %r12790, %r12818;
	xor.b32  	%r12820, %r12801, %r12802;
	xor.b32  	%r12821, %r12820, %r12814;
	add.s32 	%r12822, %r12819, %r12821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12813, 5;
	shr.b32 	%rhs, %r12813, 27;
	add.u32 	%r12823, %lhs, %rhs;
	}
	add.s32 	%r12824, %r12822, %r12823;
	add.s32 	%r12825, %r12824, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12801, 30;
	shr.b32 	%rhs, %r12801, 2;
	add.u32 	%r12826, %lhs, %rhs;
	}
	xor.b32  	%r12827, %r12662, %r12638;
	xor.b32  	%r12828, %r12827, %r12734;
	xor.b32  	%r12829, %r12828, %r12794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12829, 1;
	shr.b32 	%rhs, %r12829, 31;
	add.u32 	%r12830, %lhs, %rhs;
	}
	add.s32 	%r12831, %r12802, %r12830;
	xor.b32  	%r12832, %r12813, %r12814;
	xor.b32  	%r12833, %r12832, %r12826;
	add.s32 	%r12834, %r12831, %r12833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12825, 5;
	shr.b32 	%rhs, %r12825, 27;
	add.u32 	%r12835, %lhs, %rhs;
	}
	add.s32 	%r12836, %r12834, %r12835;
	add.s32 	%r12837, %r12836, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12813, 30;
	shr.b32 	%rhs, %r12813, 2;
	add.u32 	%r12838, %lhs, %rhs;
	}
	xor.b32  	%r12839, %r12674, %r12650;
	xor.b32  	%r12840, %r12839, %r12746;
	xor.b32  	%r12841, %r12840, %r12806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12841, 1;
	shr.b32 	%rhs, %r12841, 31;
	add.u32 	%r12842, %lhs, %rhs;
	}
	add.s32 	%r12843, %r12814, %r12842;
	xor.b32  	%r12844, %r12825, %r12826;
	xor.b32  	%r12845, %r12844, %r12838;
	add.s32 	%r12846, %r12843, %r12845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12837, 5;
	shr.b32 	%rhs, %r12837, 27;
	add.u32 	%r12847, %lhs, %rhs;
	}
	add.s32 	%r12848, %r12846, %r12847;
	add.s32 	%r12849, %r12848, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12825, 30;
	shr.b32 	%rhs, %r12825, 2;
	add.u32 	%r12850, %lhs, %rhs;
	}
	xor.b32  	%r12851, %r12686, %r12662;
	xor.b32  	%r12852, %r12851, %r12758;
	xor.b32  	%r12853, %r12852, %r12818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12853, 1;
	shr.b32 	%rhs, %r12853, 31;
	add.u32 	%r12854, %lhs, %rhs;
	}
	add.s32 	%r12855, %r12826, %r12854;
	xor.b32  	%r12856, %r12837, %r12838;
	xor.b32  	%r12857, %r12856, %r12850;
	add.s32 	%r12858, %r12855, %r12857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12849, 5;
	shr.b32 	%rhs, %r12849, 27;
	add.u32 	%r12859, %lhs, %rhs;
	}
	add.s32 	%r12860, %r12858, %r12859;
	add.s32 	%r12861, %r12860, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12837, 30;
	shr.b32 	%rhs, %r12837, 2;
	add.u32 	%r12862, %lhs, %rhs;
	}
	xor.b32  	%r12863, %r12698, %r12674;
	xor.b32  	%r12864, %r12863, %r12770;
	xor.b32  	%r12865, %r12864, %r12830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12865, 1;
	shr.b32 	%rhs, %r12865, 31;
	add.u32 	%r12866, %lhs, %rhs;
	}
	xor.b32  	%r12867, %r12849, %r12850;
	xor.b32  	%r12868, %r12867, %r12862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12861, 5;
	shr.b32 	%rhs, %r12861, 27;
	add.u32 	%r12869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12849, 30;
	shr.b32 	%rhs, %r12849, 2;
	add.u32 	%r12870, %lhs, %rhs;
	}
	add.s32 	%r12871, %r672, %r12838;
	add.s32 	%r12872, %r12871, %r12866;
	add.s32 	%r12873, %r12872, %r12868;
	add.s32 	%r12874, %r12873, %r12869;
	add.s32 	%r12875, %r12861, %r648;
	add.s32 	%r12876, %r12870, %r649;
	add.s32 	%r12877, %r12862, %r650;
	add.s32 	%r12878, %r12850, %r651;
	mul.wide.u32 	%rd47, %r15353, 4;
	add.s64 	%rd48, %rd44, %rd47;
	st.global.u32 	[%rd48+40], %r12874;
	st.global.u32 	[%rd48+44], %r12875;
	st.global.u32 	[%rd48+48], %r12876;
	st.global.u32 	[%rd48+52], %r12877;
	st.global.u32 	[%rd48+56], %r12878;
	st.global.u32 	[%rd48+80], %r12874;
	st.global.u32 	[%rd48+84], %r12875;
	st.global.u32 	[%rd48+88], %r12876;
	st.global.u32 	[%rd48+92], %r12877;
	st.global.u32 	[%rd48+96], %r12878;
	add.s32 	%r15352, %r15352, 1;
	add.s32 	%r15353, %r15353, 5;
	setp.lt.u32	%p72, %r15353, 8;
	@%p72 bra 	BB6_115;

	add.u64 	%rd56, %SP, 176;
	cvta.to.local.u64 	%rd55, %rd56;
	add.u64 	%rd54, %SP, 192;
	cvta.to.local.u64 	%rd53, %rd54;
	add.u64 	%rd52, %SP, 208;
	cvta.to.local.u64 	%rd51, %rd52;
	add.u64 	%rd50, %SP, 224;
	cvta.to.local.u64 	%rd49, %rd50;
	mov.u32 	%r12879, 0;
	st.local.u32 	[%rd55], %r12879;
	st.local.u32 	[%rd55+4], %r12879;
	st.local.u32 	[%rd55+8], %r12879;
	st.local.u32 	[%rd55+12], %r12879;
	st.local.u32 	[%rd53], %r11018;
	st.local.u32 	[%rd53+4], %r11014;
	st.local.u32 	[%rd53+8], %r11010;
	st.local.u32 	[%rd53+12], %r11006;
	st.local.u32 	[%rd51], %r11002;
	st.local.u32 	[%rd51+4], %r10998;
	st.local.u32 	[%rd51+8], %r10994;
	st.local.u32 	[%rd51+12], %r10990;
	st.local.u32 	[%rd49], %r10986;
	st.local.u32 	[%rd49+4], %r10982;
	st.local.u32 	[%rd49+8], %r10978;
	st.local.u32 	[%rd49+12], %r10974;

BB6_117:
	ret;
}

	// .globl	m15300_loop
.entry m15300_loop(
	.param .u64 .ptr .global .align 4 m15300_loop_param_0,
	.param .u64 .ptr .global .align 4 m15300_loop_param_1,
	.param .u64 .ptr .global .align 4 m15300_loop_param_2,
	.param .u64 .ptr .global .align 4 m15300_loop_param_3,
	.param .u64 .ptr .global .align 4 m15300_loop_param_4,
	.param .u64 .ptr .global .align 1 m15300_loop_param_5,
	.param .u64 .ptr .global .align 4 m15300_loop_param_6,
	.param .u64 .ptr .global .align 4 m15300_loop_param_7,
	.param .u64 .ptr .global .align 4 m15300_loop_param_8,
	.param .u64 .ptr .global .align 4 m15300_loop_param_9,
	.param .u64 .ptr .global .align 4 m15300_loop_param_10,
	.param .u64 .ptr .global .align 4 m15300_loop_param_11,
	.param .u64 .ptr .global .align 4 m15300_loop_param_12,
	.param .u64 .ptr .global .align 4 m15300_loop_param_13,
	.param .u64 .ptr .global .align 8 m15300_loop_param_14,
	.param .u64 .ptr .global .align 4 m15300_loop_param_15,
	.param .u64 .ptr .global .align 4 m15300_loop_param_16,
	.param .u64 .ptr .global .align 4 m15300_loop_param_17,
	.param .u64 .ptr .global .align 4 m15300_loop_param_18,
	.param .u64 .ptr .global .align 4 m15300_loop_param_19,
	.param .u64 .ptr .global .align 16 m15300_loop_param_20,
	.param .u64 .ptr .global .align 16 m15300_loop_param_21,
	.param .u64 .ptr .global .align 16 m15300_loop_param_22,
	.param .u64 .ptr .global .align 16 m15300_loop_param_23,
	.param .u32 m15300_loop_param_24,
	.param .u32 m15300_loop_param_25,
	.param .u32 m15300_loop_param_26,
	.param .u32 m15300_loop_param_27,
	.param .u32 m15300_loop_param_28,
	.param .u32 m15300_loop_param_29,
	.param .u32 m15300_loop_param_30,
	.param .u32 m15300_loop_param_31,
	.param .u32 m15300_loop_param_32,
	.param .u32 m15300_loop_param_33,
	.param .u64 m15300_loop_param_34
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<1923>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [m15300_loop_param_4];
	ld.param.u32 	%r57, [m15300_loop_param_29];
	ld.param.u64 	%rd3, [m15300_loop_param_34];
	mov.b32	%r58, %envreg3;
	mov.u32 	%r59, %ctaid.x;
	mov.u32 	%r60, %ntid.x;
	mad.lo.s32 	%r61, %r59, %r60, %r58;
	mov.u32 	%r62, %tid.x;
	add.s32 	%r1, %r61, %r62;
	cvt.s64.s32	%rd4, %r1;
	setp.ge.u64	%p1, %rd4, %rd3;
	@%p1 bra 	BB7_6;

	mul.wide.s32 	%rd5, %r1, 140;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.u32 	%r2, [%rd6];
	ld.global.u32 	%r3, [%rd6+20];
	ld.global.u32 	%r4, [%rd6+16];
	ld.global.u32 	%r5, [%rd6+12];
	ld.global.u32 	%r6, [%rd6+8];
	ld.global.u32 	%r7, [%rd6+4];
	ld.global.u32 	%r8, [%rd6+36];
	ld.global.u32 	%r9, [%rd6+32];
	ld.global.u32 	%r10, [%rd6+28];
	ld.global.u32 	%r11, [%rd6+24];
	mov.u32 	%r1906, 0;

BB7_2:
	mul.wide.u32 	%rd9, %r1906, 4;
	add.s64 	%rd10, %rd6, %rd9;
	add.s64 	%rd1, %rd10, 40;
	ld.global.u32 	%r1917, [%rd10+40];
	ld.global.u32 	%r1916, [%rd10+44];
	ld.global.u32 	%r1915, [%rd10+48];
	ld.global.u32 	%r1914, [%rd10+52];
	ld.global.u32 	%r1913, [%rd10+56];
	ld.global.u32 	%r1922, [%rd10+80];
	ld.global.u32 	%r1921, [%rd10+84];
	ld.global.u32 	%r1920, [%rd10+88];
	ld.global.u32 	%r1919, [%rd10+92];
	ld.global.u32 	%r1918, [%rd10+96];
	setp.eq.s32	%p2, %r57, 0;
	@%p2 bra 	BB7_5;

	mov.u32 	%r1907, 0;

BB7_4:
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 30;
	shr.b32 	%rhs, %r3, 2;
	add.u32 	%r1905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11, 30;
	shr.b32 	%rhs, %r11, 2;
	add.u32 	%r1904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 5;
	shr.b32 	%rhs, %r3, 27;
	add.u32 	%r1903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 30;
	shr.b32 	%rhs, %r2, 2;
	add.u32 	%r1902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 30;
	shr.b32 	%rhs, %r7, 2;
	add.u32 	%r1901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 5;
	shr.b32 	%rhs, %r2, 27;
	add.u32 	%r1900, %lhs, %rhs;
	}
	xor.b32  	%r65, %r5, %r6;
	and.b32  	%r66, %r65, %r7;
	xor.b32  	%r67, %r66, %r5;
	add.s32 	%r68, %r4, %r67;
	add.s32 	%r69, %r68, %r1922;
	add.s32 	%r70, %r69, %r1900;
	add.s32 	%r71, %r70, 1518500249;
	add.s32 	%r72, %r5, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 5;
	shr.b32 	%rhs, %r71, 27;
	add.u32 	%r73, %lhs, %rhs;
	}
	add.s32 	%r74, %r72, %r73;
	xor.b32  	%r75, %r1901, %r6;
	and.b32  	%r76, %r75, %r2;
	xor.b32  	%r77, %r76, %r6;
	add.s32 	%r78, %r74, %r77;
	add.s32 	%r79, %r78, 1518500249;
	xor.b32  	%r80, %r1902, %r1901;
	and.b32  	%r81, %r80, %r71;
	xor.b32  	%r82, %r81, %r1901;
	add.s32 	%r83, %r6, %r1920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r79, 5;
	shr.b32 	%rhs, %r79, 27;
	add.u32 	%r84, %lhs, %rhs;
	}
	add.s32 	%r85, %r83, %r84;
	add.s32 	%r86, %r85, %r82;
	add.s32 	%r87, %r86, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 30;
	shr.b32 	%rhs, %r71, 2;
	add.u32 	%r88, %lhs, %rhs;
	}
	xor.b32  	%r89, %r88, %r1902;
	and.b32  	%r90, %r89, %r79;
	xor.b32  	%r91, %r90, %r1902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 5;
	shr.b32 	%rhs, %r87, 27;
	add.u32 	%r92, %lhs, %rhs;
	}
	add.s32 	%r93, %r1919, %r1901;
	add.s32 	%r94, %r93, %r92;
	add.s32 	%r95, %r94, %r91;
	add.s32 	%r96, %r95, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r79, 30;
	shr.b32 	%rhs, %r79, 2;
	add.u32 	%r97, %lhs, %rhs;
	}
	xor.b32  	%r98, %r97, %r88;
	and.b32  	%r99, %r98, %r87;
	xor.b32  	%r100, %r99, %r88;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r96, 5;
	shr.b32 	%rhs, %r96, 27;
	add.u32 	%r101, %lhs, %rhs;
	}
	add.s32 	%r102, %r1918, %r1902;
	add.s32 	%r103, %r102, %r101;
	add.s32 	%r104, %r103, %r100;
	add.s32 	%r105, %r104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r87, 30;
	shr.b32 	%rhs, %r87, 2;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r107, %r106, %r97;
	and.b32  	%r108, %r107, %r96;
	xor.b32  	%r109, %r108, %r97;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r105, 5;
	shr.b32 	%rhs, %r105, 27;
	add.u32 	%r110, %lhs, %rhs;
	}
	add.s32 	%r111, %r88, %r110;
	add.s32 	%r112, %r111, %r109;
	add.s32 	%r113, %r112, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r96, 30;
	shr.b32 	%rhs, %r96, 2;
	add.u32 	%r114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r113, 5;
	shr.b32 	%rhs, %r113, 27;
	add.u32 	%r115, %lhs, %rhs;
	}
	add.s32 	%r116, %r97, %r115;
	xor.b32  	%r117, %r114, %r106;
	and.b32  	%r118, %r117, %r105;
	xor.b32  	%r119, %r118, %r106;
	add.s32 	%r120, %r116, %r119;
	add.s32 	%r121, %r120, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r105, 30;
	shr.b32 	%rhs, %r105, 2;
	add.u32 	%r122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 5;
	shr.b32 	%rhs, %r121, 27;
	add.u32 	%r123, %lhs, %rhs;
	}
	add.s32 	%r124, %r106, %r123;
	xor.b32  	%r125, %r122, %r114;
	and.b32  	%r126, %r125, %r113;
	xor.b32  	%r127, %r126, %r114;
	add.s32 	%r128, %r124, %r127;
	add.s32 	%r129, %r128, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r113, 30;
	shr.b32 	%rhs, %r113, 2;
	add.u32 	%r130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 5;
	shr.b32 	%rhs, %r129, 27;
	add.u32 	%r131, %lhs, %rhs;
	}
	add.s32 	%r132, %r114, %r131;
	xor.b32  	%r133, %r130, %r122;
	and.b32  	%r134, %r133, %r121;
	xor.b32  	%r135, %r134, %r122;
	add.s32 	%r136, %r132, %r135;
	add.s32 	%r137, %r136, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 30;
	shr.b32 	%rhs, %r121, 2;
	add.u32 	%r138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r137, 5;
	shr.b32 	%rhs, %r137, 27;
	add.u32 	%r139, %lhs, %rhs;
	}
	add.s32 	%r140, %r122, %r139;
	xor.b32  	%r141, %r138, %r130;
	and.b32  	%r142, %r141, %r129;
	xor.b32  	%r143, %r142, %r130;
	add.s32 	%r144, %r140, %r143;
	add.s32 	%r145, %r144, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 30;
	shr.b32 	%rhs, %r129, 2;
	add.u32 	%r146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r145, 5;
	shr.b32 	%rhs, %r145, 27;
	add.u32 	%r147, %lhs, %rhs;
	}
	add.s32 	%r148, %r130, %r147;
	xor.b32  	%r149, %r146, %r138;
	and.b32  	%r150, %r149, %r137;
	xor.b32  	%r151, %r150, %r138;
	add.s32 	%r152, %r148, %r151;
	add.s32 	%r153, %r152, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r137, 30;
	shr.b32 	%rhs, %r137, 2;
	add.u32 	%r154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r153, 5;
	shr.b32 	%rhs, %r153, 27;
	add.u32 	%r155, %lhs, %rhs;
	}
	add.s32 	%r156, %r138, %r155;
	xor.b32  	%r157, %r154, %r146;
	and.b32  	%r158, %r157, %r145;
	xor.b32  	%r159, %r158, %r146;
	add.s32 	%r160, %r156, %r159;
	add.s32 	%r161, %r160, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r145, 30;
	shr.b32 	%rhs, %r145, 2;
	add.u32 	%r162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 5;
	shr.b32 	%rhs, %r161, 27;
	add.u32 	%r163, %lhs, %rhs;
	}
	add.s32 	%r164, %r146, %r163;
	xor.b32  	%r165, %r162, %r154;
	and.b32  	%r166, %r165, %r153;
	xor.b32  	%r167, %r166, %r154;
	add.s32 	%r168, %r164, %r167;
	add.s32 	%r169, %r168, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r153, 30;
	shr.b32 	%rhs, %r153, 2;
	add.u32 	%r170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r169, 5;
	shr.b32 	%rhs, %r169, 27;
	add.u32 	%r171, %lhs, %rhs;
	}
	add.s32 	%r172, %r154, %r171;
	xor.b32  	%r173, %r170, %r162;
	and.b32  	%r174, %r173, %r161;
	xor.b32  	%r175, %r174, %r162;
	add.s32 	%r176, %r172, %r175;
	add.s32 	%r177, %r176, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 30;
	shr.b32 	%rhs, %r161, 2;
	add.u32 	%r178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 5;
	shr.b32 	%rhs, %r177, 27;
	add.u32 	%r179, %lhs, %rhs;
	}
	add.s32 	%r180, %r162, %r179;
	xor.b32  	%r181, %r178, %r170;
	and.b32  	%r182, %r181, %r169;
	xor.b32  	%r183, %r182, %r170;
	add.s32 	%r184, %r180, %r183;
	add.s32 	%r185, %r184, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r169, 30;
	shr.b32 	%rhs, %r169, 2;
	add.u32 	%r186, %lhs, %rhs;
	}
	xor.b32  	%r187, %r186, %r178;
	and.b32  	%r188, %r187, %r177;
	xor.b32  	%r189, %r188, %r178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 5;
	shr.b32 	%rhs, %r185, 27;
	add.u32 	%r190, %lhs, %rhs;
	}
	add.s32 	%r191, %r170, %r190;
	add.s32 	%r192, %r191, %r189;
	add.s32 	%r193, %r192, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 30;
	shr.b32 	%rhs, %r177, 2;
	add.u32 	%r194, %lhs, %rhs;
	}
	xor.b32  	%r195, %r1920, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r195, 1;
	shr.b32 	%rhs, %r195, 31;
	add.u32 	%r196, %lhs, %rhs;
	}
	add.s32 	%r197, %r178, %r196;
	xor.b32  	%r198, %r194, %r186;
	and.b32  	%r199, %r198, %r185;
	xor.b32  	%r200, %r199, %r186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r193, 5;
	shr.b32 	%rhs, %r193, 27;
	add.u32 	%r201, %lhs, %rhs;
	}
	add.s32 	%r202, %r197, %r201;
	add.s32 	%r203, %r202, %r200;
	add.s32 	%r204, %r203, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 30;
	shr.b32 	%rhs, %r185, 2;
	add.u32 	%r205, %lhs, %rhs;
	}
	xor.b32  	%r206, %r1919, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r206, 1;
	shr.b32 	%rhs, %r206, 31;
	add.u32 	%r207, %lhs, %rhs;
	}
	add.s32 	%r208, %r186, %r207;
	xor.b32  	%r209, %r205, %r194;
	and.b32  	%r210, %r209, %r193;
	xor.b32  	%r211, %r210, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 5;
	shr.b32 	%rhs, %r204, 27;
	add.u32 	%r212, %lhs, %rhs;
	}
	add.s32 	%r213, %r208, %r212;
	add.s32 	%r214, %r213, %r211;
	add.s32 	%r215, %r214, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r193, 30;
	shr.b32 	%rhs, %r193, 2;
	add.u32 	%r216, %lhs, %rhs;
	}
	xor.b32  	%r217, %r1920, %r1918;
	xor.b32  	%r218, %r217, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r218, 1;
	shr.b32 	%rhs, %r218, 31;
	add.u32 	%r219, %lhs, %rhs;
	}
	add.s32 	%r220, %r194, %r219;
	xor.b32  	%r221, %r216, %r205;
	and.b32  	%r222, %r221, %r204;
	xor.b32  	%r223, %r222, %r205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r215, 5;
	shr.b32 	%rhs, %r215, 27;
	add.u32 	%r224, %lhs, %rhs;
	}
	add.s32 	%r225, %r220, %r224;
	add.s32 	%r226, %r225, %r223;
	add.s32 	%r227, %r226, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 30;
	shr.b32 	%rhs, %r204, 2;
	add.u32 	%r228, %lhs, %rhs;
	}
	xor.b32  	%r229, %r1919, %r196;
	xor.b32  	%r230, %r229, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r230, 1;
	shr.b32 	%rhs, %r230, 31;
	add.u32 	%r231, %lhs, %rhs;
	}
	add.s32 	%r232, %r205, %r231;
	xor.b32  	%r233, %r228, %r216;
	and.b32  	%r234, %r233, %r215;
	xor.b32  	%r235, %r234, %r216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 5;
	shr.b32 	%rhs, %r227, 27;
	add.u32 	%r236, %lhs, %rhs;
	}
	add.s32 	%r237, %r232, %r236;
	add.s32 	%r238, %r237, %r235;
	add.s32 	%r239, %r238, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r215, 30;
	shr.b32 	%rhs, %r215, 2;
	add.u32 	%r240, %lhs, %rhs;
	}
	xor.b32  	%r241, %r207, %r1918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r241, 1;
	shr.b32 	%rhs, %r241, 31;
	add.u32 	%r242, %lhs, %rhs;
	}
	add.s32 	%r243, %r216, %r242;
	xor.b32  	%r244, %r227, %r228;
	xor.b32  	%r245, %r244, %r240;
	add.s32 	%r246, %r243, %r245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 5;
	shr.b32 	%rhs, %r239, 27;
	add.u32 	%r247, %lhs, %rhs;
	}
	add.s32 	%r248, %r246, %r247;
	add.s32 	%r249, %r248, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 30;
	shr.b32 	%rhs, %r227, 2;
	add.u32 	%r250, %lhs, %rhs;
	}
	xor.b32  	%r251, %r219, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 1;
	shr.b32 	%rhs, %r251, 31;
	add.u32 	%r252, %lhs, %rhs;
	}
	add.s32 	%r253, %r228, %r252;
	xor.b32  	%r254, %r239, %r240;
	xor.b32  	%r255, %r254, %r250;
	add.s32 	%r256, %r253, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 5;
	shr.b32 	%rhs, %r249, 27;
	add.u32 	%r257, %lhs, %rhs;
	}
	add.s32 	%r258, %r256, %r257;
	add.s32 	%r259, %r258, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 30;
	shr.b32 	%rhs, %r239, 2;
	add.u32 	%r260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 1;
	shr.b32 	%rhs, %r231, 31;
	add.u32 	%r261, %lhs, %rhs;
	}
	add.s32 	%r262, %r240, %r261;
	xor.b32  	%r263, %r249, %r250;
	xor.b32  	%r264, %r263, %r260;
	add.s32 	%r265, %r262, %r264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 5;
	shr.b32 	%rhs, %r259, 27;
	add.u32 	%r266, %lhs, %rhs;
	}
	add.s32 	%r267, %r265, %r266;
	add.s32 	%r268, %r267, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 30;
	shr.b32 	%rhs, %r249, 2;
	add.u32 	%r269, %lhs, %rhs;
	}
	xor.b32  	%r270, %r242, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 1;
	shr.b32 	%rhs, %r270, 31;
	add.u32 	%r271, %lhs, %rhs;
	}
	add.s32 	%r272, %r250, %r271;
	xor.b32  	%r273, %r259, %r260;
	xor.b32  	%r274, %r273, %r269;
	add.s32 	%r275, %r272, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 5;
	shr.b32 	%rhs, %r268, 27;
	add.u32 	%r276, %lhs, %rhs;
	}
	add.s32 	%r277, %r275, %r276;
	add.s32 	%r278, %r277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 30;
	shr.b32 	%rhs, %r259, 2;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r280, %r252, %r196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 1;
	shr.b32 	%rhs, %r280, 31;
	add.u32 	%r281, %lhs, %rhs;
	}
	add.s32 	%r282, %r260, %r281;
	xor.b32  	%r283, %r268, %r269;
	xor.b32  	%r284, %r283, %r279;
	add.s32 	%r285, %r282, %r284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 5;
	shr.b32 	%rhs, %r278, 27;
	add.u32 	%r286, %lhs, %rhs;
	}
	add.s32 	%r287, %r285, %r286;
	add.s32 	%r288, %r287, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 30;
	shr.b32 	%rhs, %r268, 2;
	add.u32 	%r289, %lhs, %rhs;
	}
	xor.b32  	%r290, %r261, %r207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r290, 1;
	shr.b32 	%rhs, %r290, 31;
	add.u32 	%r291, %lhs, %rhs;
	}
	add.s32 	%r292, %r269, %r291;
	xor.b32  	%r293, %r278, %r279;
	xor.b32  	%r294, %r293, %r289;
	add.s32 	%r295, %r292, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 5;
	shr.b32 	%rhs, %r288, 27;
	add.u32 	%r296, %lhs, %rhs;
	}
	add.s32 	%r297, %r295, %r296;
	add.s32 	%r298, %r297, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 30;
	shr.b32 	%rhs, %r278, 2;
	add.u32 	%r299, %lhs, %rhs;
	}
	xor.b32  	%r300, %r271, %r219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 1;
	shr.b32 	%rhs, %r300, 31;
	add.u32 	%r301, %lhs, %rhs;
	}
	add.s32 	%r302, %r279, %r301;
	xor.b32  	%r303, %r288, %r289;
	xor.b32  	%r304, %r303, %r299;
	add.s32 	%r305, %r302, %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 5;
	shr.b32 	%rhs, %r298, 27;
	add.u32 	%r306, %lhs, %rhs;
	}
	add.s32 	%r307, %r305, %r306;
	add.s32 	%r308, %r307, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 30;
	shr.b32 	%rhs, %r288, 2;
	add.u32 	%r309, %lhs, %rhs;
	}
	xor.b32  	%r310, %r281, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 1;
	shr.b32 	%rhs, %r310, 31;
	add.u32 	%r311, %lhs, %rhs;
	}
	add.s32 	%r312, %r289, %r311;
	xor.b32  	%r313, %r298, %r299;
	xor.b32  	%r314, %r313, %r309;
	add.s32 	%r315, %r312, %r314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r308, 5;
	shr.b32 	%rhs, %r308, 27;
	add.u32 	%r316, %lhs, %rhs;
	}
	add.s32 	%r317, %r315, %r316;
	add.s32 	%r318, %r317, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 30;
	shr.b32 	%rhs, %r298, 2;
	add.u32 	%r319, %lhs, %rhs;
	}
	xor.b32  	%r320, %r291, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 1;
	shr.b32 	%rhs, %r320, 31;
	add.u32 	%r321, %lhs, %rhs;
	}
	add.s32 	%r322, %r299, %r321;
	xor.b32  	%r323, %r308, %r309;
	xor.b32  	%r324, %r323, %r319;
	add.s32 	%r325, %r322, %r324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 5;
	shr.b32 	%rhs, %r318, 27;
	add.u32 	%r326, %lhs, %rhs;
	}
	add.s32 	%r327, %r325, %r326;
	add.s32 	%r328, %r327, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r308, 30;
	shr.b32 	%rhs, %r308, 2;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r330, %r252, %r301;
	xor.b32  	%r331, %r330, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 1;
	shr.b32 	%rhs, %r331, 31;
	add.u32 	%r332, %lhs, %rhs;
	}
	add.s32 	%r333, %r309, %r332;
	xor.b32  	%r334, %r318, %r319;
	xor.b32  	%r335, %r334, %r329;
	add.s32 	%r336, %r333, %r335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 5;
	shr.b32 	%rhs, %r328, 27;
	add.u32 	%r337, %lhs, %rhs;
	}
	add.s32 	%r338, %r336, %r337;
	add.s32 	%r339, %r338, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 30;
	shr.b32 	%rhs, %r318, 2;
	add.u32 	%r340, %lhs, %rhs;
	}
	xor.b32  	%r341, %r261, %r196;
	xor.b32  	%r342, %r341, %r311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 1;
	shr.b32 	%rhs, %r342, 31;
	add.u32 	%r343, %lhs, %rhs;
	}
	add.s32 	%r344, %r319, %r343;
	xor.b32  	%r345, %r328, %r329;
	xor.b32  	%r346, %r345, %r340;
	add.s32 	%r347, %r344, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 5;
	shr.b32 	%rhs, %r339, 27;
	add.u32 	%r348, %lhs, %rhs;
	}
	add.s32 	%r349, %r347, %r348;
	add.s32 	%r350, %r349, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r328, 30;
	shr.b32 	%rhs, %r328, 2;
	add.u32 	%r351, %lhs, %rhs;
	}
	xor.b32  	%r352, %r207, %r271;
	xor.b32  	%r353, %r352, %r321;
	xor.b32  	%r354, %r353, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 1;
	shr.b32 	%rhs, %r354, 31;
	add.u32 	%r355, %lhs, %rhs;
	}
	add.s32 	%r356, %r329, %r355;
	xor.b32  	%r357, %r339, %r340;
	xor.b32  	%r358, %r357, %r351;
	add.s32 	%r359, %r356, %r358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 5;
	shr.b32 	%rhs, %r350, 27;
	add.u32 	%r360, %lhs, %rhs;
	}
	add.s32 	%r361, %r359, %r360;
	add.s32 	%r362, %r361, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 30;
	shr.b32 	%rhs, %r339, 2;
	add.u32 	%r363, %lhs, %rhs;
	}
	xor.b32  	%r364, %r219, %r196;
	xor.b32  	%r365, %r364, %r281;
	xor.b32  	%r366, %r365, %r332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 1;
	shr.b32 	%rhs, %r366, 31;
	add.u32 	%r367, %lhs, %rhs;
	}
	add.s32 	%r368, %r340, %r367;
	xor.b32  	%r369, %r350, %r351;
	xor.b32  	%r370, %r369, %r363;
	add.s32 	%r371, %r368, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 5;
	shr.b32 	%rhs, %r362, 27;
	add.u32 	%r372, %lhs, %rhs;
	}
	add.s32 	%r373, %r371, %r372;
	add.s32 	%r374, %r373, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 30;
	shr.b32 	%rhs, %r350, 2;
	add.u32 	%r375, %lhs, %rhs;
	}
	xor.b32  	%r376, %r231, %r207;
	xor.b32  	%r377, %r376, %r291;
	xor.b32  	%r378, %r377, %r343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r378, 1;
	shr.b32 	%rhs, %r378, 31;
	add.u32 	%r379, %lhs, %rhs;
	}
	add.s32 	%r380, %r351, %r379;
	xor.b32  	%r381, %r362, %r363;
	xor.b32  	%r382, %r381, %r375;
	add.s32 	%r383, %r380, %r382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 5;
	shr.b32 	%rhs, %r374, 27;
	add.u32 	%r384, %lhs, %rhs;
	}
	add.s32 	%r385, %r383, %r384;
	add.s32 	%r386, %r385, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 30;
	shr.b32 	%rhs, %r362, 2;
	add.u32 	%r387, %lhs, %rhs;
	}
	xor.b32  	%r388, %r242, %r219;
	xor.b32  	%r389, %r388, %r301;
	xor.b32  	%r390, %r389, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 1;
	shr.b32 	%rhs, %r390, 31;
	add.u32 	%r391, %lhs, %rhs;
	}
	add.s32 	%r392, %r363, %r391;
	xor.b32  	%r393, %r374, %r375;
	xor.b32  	%r394, %r393, %r387;
	add.s32 	%r395, %r392, %r394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 5;
	shr.b32 	%rhs, %r386, 27;
	add.u32 	%r396, %lhs, %rhs;
	}
	add.s32 	%r397, %r395, %r396;
	add.s32 	%r398, %r397, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 30;
	shr.b32 	%rhs, %r374, 2;
	add.u32 	%r399, %lhs, %rhs;
	}
	xor.b32  	%r400, %r252, %r231;
	xor.b32  	%r401, %r400, %r311;
	xor.b32  	%r402, %r401, %r367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 1;
	shr.b32 	%rhs, %r402, 31;
	add.u32 	%r403, %lhs, %rhs;
	}
	add.s32 	%r404, %r375, %r403;
	xor.b32  	%r405, %r386, %r387;
	xor.b32  	%r406, %r405, %r399;
	add.s32 	%r407, %r404, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 5;
	shr.b32 	%rhs, %r398, 27;
	add.u32 	%r408, %lhs, %rhs;
	}
	add.s32 	%r409, %r407, %r408;
	add.s32 	%r410, %r409, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 30;
	shr.b32 	%rhs, %r386, 2;
	add.u32 	%r411, %lhs, %rhs;
	}
	xor.b32  	%r412, %r261, %r242;
	xor.b32  	%r413, %r412, %r321;
	xor.b32  	%r414, %r413, %r379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 1;
	shr.b32 	%rhs, %r414, 31;
	add.u32 	%r415, %lhs, %rhs;
	}
	add.s32 	%r416, %r387, %r415;
	xor.b32  	%r417, %r398, %r399;
	xor.b32  	%r418, %r417, %r411;
	add.s32 	%r419, %r416, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 5;
	shr.b32 	%rhs, %r410, 27;
	add.u32 	%r420, %lhs, %rhs;
	}
	add.s32 	%r421, %r419, %r420;
	add.s32 	%r422, %r421, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 30;
	shr.b32 	%rhs, %r398, 2;
	add.u32 	%r423, %lhs, %rhs;
	}
	xor.b32  	%r424, %r271, %r252;
	xor.b32  	%r425, %r424, %r332;
	xor.b32  	%r426, %r425, %r391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 1;
	shr.b32 	%rhs, %r426, 31;
	add.u32 	%r427, %lhs, %rhs;
	}
	add.s32 	%r428, %r399, %r427;
	xor.b32  	%r429, %r410, %r411;
	xor.b32  	%r430, %r429, %r423;
	add.s32 	%r431, %r428, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 5;
	shr.b32 	%rhs, %r422, 27;
	add.u32 	%r432, %lhs, %rhs;
	}
	add.s32 	%r433, %r431, %r432;
	add.s32 	%r434, %r433, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 30;
	shr.b32 	%rhs, %r410, 2;
	add.u32 	%r435, %lhs, %rhs;
	}
	xor.b32  	%r436, %r281, %r261;
	xor.b32  	%r437, %r436, %r343;
	xor.b32  	%r438, %r437, %r403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 1;
	shr.b32 	%rhs, %r438, 31;
	add.u32 	%r439, %lhs, %rhs;
	}
	add.s32 	%r440, %r411, %r439;
	xor.b32  	%r441, %r422, %r423;
	xor.b32  	%r442, %r441, %r435;
	add.s32 	%r443, %r440, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 5;
	shr.b32 	%rhs, %r434, 27;
	add.u32 	%r444, %lhs, %rhs;
	}
	add.s32 	%r445, %r443, %r444;
	add.s32 	%r446, %r445, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 30;
	shr.b32 	%rhs, %r422, 2;
	add.u32 	%r447, %lhs, %rhs;
	}
	xor.b32  	%r448, %r291, %r271;
	xor.b32  	%r449, %r448, %r355;
	xor.b32  	%r450, %r449, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 1;
	shr.b32 	%rhs, %r450, 31;
	add.u32 	%r451, %lhs, %rhs;
	}
	add.s32 	%r452, %r423, %r451;
	xor.b32  	%r453, %r434, %r435;
	xor.b32  	%r454, %r453, %r447;
	add.s32 	%r455, %r452, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 5;
	shr.b32 	%rhs, %r446, 27;
	add.u32 	%r456, %lhs, %rhs;
	}
	add.s32 	%r457, %r455, %r456;
	add.s32 	%r458, %r457, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 30;
	shr.b32 	%rhs, %r434, 2;
	add.u32 	%r459, %lhs, %rhs;
	}
	xor.b32  	%r460, %r301, %r281;
	xor.b32  	%r461, %r460, %r367;
	xor.b32  	%r462, %r461, %r427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 1;
	shr.b32 	%rhs, %r462, 31;
	add.u32 	%r463, %lhs, %rhs;
	}
	add.s32 	%r464, %r435, %r463;
	xor.b32  	%r465, %r446, %r447;
	xor.b32  	%r466, %r459, %r446;
	and.b32  	%r467, %r466, %r465;
	xor.b32  	%r468, %r467, %r446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 5;
	shr.b32 	%rhs, %r458, 27;
	add.u32 	%r469, %lhs, %rhs;
	}
	add.s32 	%r470, %r464, %r469;
	add.s32 	%r471, %r470, %r468;
	add.s32 	%r472, %r471, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 30;
	shr.b32 	%rhs, %r446, 2;
	add.u32 	%r473, %lhs, %rhs;
	}
	xor.b32  	%r474, %r311, %r291;
	xor.b32  	%r475, %r474, %r379;
	xor.b32  	%r476, %r475, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 1;
	shr.b32 	%rhs, %r476, 31;
	add.u32 	%r477, %lhs, %rhs;
	}
	add.s32 	%r478, %r447, %r477;
	xor.b32  	%r479, %r458, %r459;
	xor.b32  	%r480, %r473, %r458;
	and.b32  	%r481, %r480, %r479;
	xor.b32  	%r482, %r481, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r472, 5;
	shr.b32 	%rhs, %r472, 27;
	add.u32 	%r483, %lhs, %rhs;
	}
	add.s32 	%r484, %r478, %r483;
	add.s32 	%r485, %r484, %r482;
	add.s32 	%r486, %r485, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 30;
	shr.b32 	%rhs, %r458, 2;
	add.u32 	%r487, %lhs, %rhs;
	}
	xor.b32  	%r488, %r321, %r301;
	xor.b32  	%r489, %r488, %r391;
	xor.b32  	%r490, %r489, %r451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 1;
	shr.b32 	%rhs, %r490, 31;
	add.u32 	%r491, %lhs, %rhs;
	}
	add.s32 	%r492, %r459, %r491;
	xor.b32  	%r493, %r472, %r473;
	xor.b32  	%r494, %r487, %r472;
	and.b32  	%r495, %r494, %r493;
	xor.b32  	%r496, %r495, %r472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 5;
	shr.b32 	%rhs, %r486, 27;
	add.u32 	%r497, %lhs, %rhs;
	}
	add.s32 	%r498, %r492, %r497;
	add.s32 	%r499, %r498, %r496;
	add.s32 	%r500, %r499, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r472, 30;
	shr.b32 	%rhs, %r472, 2;
	add.u32 	%r501, %lhs, %rhs;
	}
	xor.b32  	%r502, %r332, %r311;
	xor.b32  	%r503, %r502, %r403;
	xor.b32  	%r504, %r503, %r463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 1;
	shr.b32 	%rhs, %r504, 31;
	add.u32 	%r505, %lhs, %rhs;
	}
	add.s32 	%r506, %r473, %r505;
	xor.b32  	%r507, %r486, %r487;
	xor.b32  	%r508, %r501, %r486;
	and.b32  	%r509, %r508, %r507;
	xor.b32  	%r510, %r509, %r486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 5;
	shr.b32 	%rhs, %r500, 27;
	add.u32 	%r511, %lhs, %rhs;
	}
	add.s32 	%r512, %r506, %r511;
	add.s32 	%r513, %r512, %r510;
	add.s32 	%r514, %r513, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 30;
	shr.b32 	%rhs, %r486, 2;
	add.u32 	%r515, %lhs, %rhs;
	}
	xor.b32  	%r516, %r343, %r321;
	xor.b32  	%r517, %r516, %r415;
	xor.b32  	%r518, %r517, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 1;
	shr.b32 	%rhs, %r518, 31;
	add.u32 	%r519, %lhs, %rhs;
	}
	add.s32 	%r520, %r487, %r519;
	xor.b32  	%r521, %r500, %r501;
	xor.b32  	%r522, %r515, %r500;
	and.b32  	%r523, %r522, %r521;
	xor.b32  	%r524, %r523, %r500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 5;
	shr.b32 	%rhs, %r514, 27;
	add.u32 	%r525, %lhs, %rhs;
	}
	add.s32 	%r526, %r520, %r525;
	add.s32 	%r527, %r526, %r524;
	add.s32 	%r528, %r527, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r500, 30;
	shr.b32 	%rhs, %r500, 2;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r355, %r332;
	xor.b32  	%r531, %r530, %r427;
	xor.b32  	%r532, %r531, %r491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 1;
	shr.b32 	%rhs, %r532, 31;
	add.u32 	%r533, %lhs, %rhs;
	}
	add.s32 	%r534, %r501, %r533;
	xor.b32  	%r535, %r514, %r515;
	xor.b32  	%r536, %r529, %r514;
	and.b32  	%r537, %r536, %r535;
	xor.b32  	%r538, %r537, %r514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 5;
	shr.b32 	%rhs, %r528, 27;
	add.u32 	%r539, %lhs, %rhs;
	}
	add.s32 	%r540, %r534, %r539;
	add.s32 	%r541, %r540, %r538;
	add.s32 	%r542, %r541, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 30;
	shr.b32 	%rhs, %r514, 2;
	add.u32 	%r543, %lhs, %rhs;
	}
	xor.b32  	%r544, %r367, %r343;
	xor.b32  	%r545, %r544, %r439;
	xor.b32  	%r546, %r545, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 1;
	shr.b32 	%rhs, %r546, 31;
	add.u32 	%r547, %lhs, %rhs;
	}
	add.s32 	%r548, %r515, %r547;
	xor.b32  	%r549, %r528, %r529;
	xor.b32  	%r550, %r543, %r528;
	and.b32  	%r551, %r550, %r549;
	xor.b32  	%r552, %r551, %r528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 5;
	shr.b32 	%rhs, %r542, 27;
	add.u32 	%r553, %lhs, %rhs;
	}
	add.s32 	%r554, %r548, %r553;
	add.s32 	%r555, %r554, %r552;
	add.s32 	%r556, %r555, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 30;
	shr.b32 	%rhs, %r528, 2;
	add.u32 	%r557, %lhs, %rhs;
	}
	xor.b32  	%r558, %r379, %r355;
	xor.b32  	%r559, %r558, %r451;
	xor.b32  	%r560, %r559, %r519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 1;
	shr.b32 	%rhs, %r560, 31;
	add.u32 	%r561, %lhs, %rhs;
	}
	add.s32 	%r562, %r529, %r561;
	xor.b32  	%r563, %r542, %r543;
	xor.b32  	%r564, %r557, %r542;
	and.b32  	%r565, %r564, %r563;
	xor.b32  	%r566, %r565, %r542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 5;
	shr.b32 	%rhs, %r556, 27;
	add.u32 	%r567, %lhs, %rhs;
	}
	add.s32 	%r568, %r562, %r567;
	add.s32 	%r569, %r568, %r566;
	add.s32 	%r570, %r569, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 30;
	shr.b32 	%rhs, %r542, 2;
	add.u32 	%r571, %lhs, %rhs;
	}
	xor.b32  	%r572, %r391, %r367;
	xor.b32  	%r573, %r572, %r463;
	xor.b32  	%r574, %r573, %r533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 1;
	shr.b32 	%rhs, %r574, 31;
	add.u32 	%r575, %lhs, %rhs;
	}
	add.s32 	%r576, %r543, %r575;
	xor.b32  	%r577, %r556, %r557;
	xor.b32  	%r578, %r571, %r556;
	and.b32  	%r579, %r578, %r577;
	xor.b32  	%r580, %r579, %r556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 5;
	shr.b32 	%rhs, %r570, 27;
	add.u32 	%r581, %lhs, %rhs;
	}
	add.s32 	%r582, %r576, %r581;
	add.s32 	%r583, %r582, %r580;
	add.s32 	%r584, %r583, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 30;
	shr.b32 	%rhs, %r556, 2;
	add.u32 	%r585, %lhs, %rhs;
	}
	xor.b32  	%r586, %r403, %r379;
	xor.b32  	%r587, %r586, %r477;
	xor.b32  	%r588, %r587, %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 1;
	shr.b32 	%rhs, %r588, 31;
	add.u32 	%r589, %lhs, %rhs;
	}
	add.s32 	%r590, %r557, %r589;
	xor.b32  	%r591, %r570, %r571;
	xor.b32  	%r592, %r585, %r570;
	and.b32  	%r593, %r592, %r591;
	xor.b32  	%r594, %r593, %r570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 5;
	shr.b32 	%rhs, %r584, 27;
	add.u32 	%r595, %lhs, %rhs;
	}
	add.s32 	%r596, %r590, %r595;
	add.s32 	%r597, %r596, %r594;
	add.s32 	%r598, %r597, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 30;
	shr.b32 	%rhs, %r570, 2;
	add.u32 	%r599, %lhs, %rhs;
	}
	xor.b32  	%r600, %r415, %r391;
	xor.b32  	%r601, %r600, %r491;
	xor.b32  	%r602, %r601, %r561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 1;
	shr.b32 	%rhs, %r602, 31;
	add.u32 	%r603, %lhs, %rhs;
	}
	add.s32 	%r604, %r571, %r603;
	xor.b32  	%r605, %r584, %r585;
	xor.b32  	%r606, %r599, %r584;
	and.b32  	%r607, %r606, %r605;
	xor.b32  	%r608, %r607, %r584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 5;
	shr.b32 	%rhs, %r598, 27;
	add.u32 	%r609, %lhs, %rhs;
	}
	add.s32 	%r610, %r604, %r609;
	add.s32 	%r611, %r610, %r608;
	add.s32 	%r612, %r611, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 30;
	shr.b32 	%rhs, %r584, 2;
	add.u32 	%r613, %lhs, %rhs;
	}
	xor.b32  	%r614, %r427, %r403;
	xor.b32  	%r615, %r614, %r505;
	xor.b32  	%r616, %r615, %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 1;
	shr.b32 	%rhs, %r616, 31;
	add.u32 	%r617, %lhs, %rhs;
	}
	add.s32 	%r618, %r585, %r617;
	xor.b32  	%r619, %r598, %r599;
	xor.b32  	%r620, %r613, %r598;
	and.b32  	%r621, %r620, %r619;
	xor.b32  	%r622, %r621, %r598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 5;
	shr.b32 	%rhs, %r612, 27;
	add.u32 	%r623, %lhs, %rhs;
	}
	add.s32 	%r624, %r618, %r623;
	add.s32 	%r625, %r624, %r622;
	add.s32 	%r626, %r625, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 30;
	shr.b32 	%rhs, %r598, 2;
	add.u32 	%r627, %lhs, %rhs;
	}
	xor.b32  	%r628, %r439, %r415;
	xor.b32  	%r629, %r628, %r519;
	xor.b32  	%r630, %r629, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 1;
	shr.b32 	%rhs, %r630, 31;
	add.u32 	%r631, %lhs, %rhs;
	}
	add.s32 	%r632, %r599, %r631;
	xor.b32  	%r633, %r612, %r613;
	xor.b32  	%r634, %r627, %r612;
	and.b32  	%r635, %r634, %r633;
	xor.b32  	%r636, %r635, %r612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 5;
	shr.b32 	%rhs, %r626, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	add.s32 	%r638, %r632, %r637;
	add.s32 	%r639, %r638, %r636;
	add.s32 	%r640, %r639, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 30;
	shr.b32 	%rhs, %r612, 2;
	add.u32 	%r641, %lhs, %rhs;
	}
	xor.b32  	%r642, %r451, %r427;
	xor.b32  	%r643, %r642, %r533;
	xor.b32  	%r644, %r643, %r603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r644, 1;
	shr.b32 	%rhs, %r644, 31;
	add.u32 	%r645, %lhs, %rhs;
	}
	add.s32 	%r646, %r613, %r645;
	xor.b32  	%r647, %r626, %r627;
	xor.b32  	%r648, %r641, %r626;
	and.b32  	%r649, %r648, %r647;
	xor.b32  	%r650, %r649, %r626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 5;
	shr.b32 	%rhs, %r640, 27;
	add.u32 	%r651, %lhs, %rhs;
	}
	add.s32 	%r652, %r646, %r651;
	add.s32 	%r653, %r652, %r650;
	add.s32 	%r654, %r653, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 30;
	shr.b32 	%rhs, %r626, 2;
	add.u32 	%r655, %lhs, %rhs;
	}
	xor.b32  	%r656, %r463, %r439;
	xor.b32  	%r657, %r656, %r547;
	xor.b32  	%r658, %r657, %r617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 1;
	shr.b32 	%rhs, %r658, 31;
	add.u32 	%r659, %lhs, %rhs;
	}
	add.s32 	%r660, %r627, %r659;
	xor.b32  	%r661, %r640, %r641;
	xor.b32  	%r662, %r655, %r640;
	and.b32  	%r663, %r662, %r661;
	xor.b32  	%r664, %r663, %r640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 5;
	shr.b32 	%rhs, %r654, 27;
	add.u32 	%r665, %lhs, %rhs;
	}
	add.s32 	%r666, %r660, %r665;
	add.s32 	%r667, %r666, %r664;
	add.s32 	%r668, %r667, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 30;
	shr.b32 	%rhs, %r640, 2;
	add.u32 	%r669, %lhs, %rhs;
	}
	xor.b32  	%r670, %r477, %r451;
	xor.b32  	%r671, %r670, %r561;
	xor.b32  	%r672, %r671, %r631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 1;
	shr.b32 	%rhs, %r672, 31;
	add.u32 	%r673, %lhs, %rhs;
	}
	add.s32 	%r674, %r641, %r673;
	xor.b32  	%r675, %r654, %r655;
	xor.b32  	%r676, %r669, %r654;
	and.b32  	%r677, %r676, %r675;
	xor.b32  	%r678, %r677, %r654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 5;
	shr.b32 	%rhs, %r668, 27;
	add.u32 	%r679, %lhs, %rhs;
	}
	add.s32 	%r680, %r674, %r679;
	add.s32 	%r681, %r680, %r678;
	add.s32 	%r682, %r681, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 30;
	shr.b32 	%rhs, %r654, 2;
	add.u32 	%r683, %lhs, %rhs;
	}
	xor.b32  	%r684, %r491, %r463;
	xor.b32  	%r685, %r684, %r575;
	xor.b32  	%r686, %r685, %r645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 1;
	shr.b32 	%rhs, %r686, 31;
	add.u32 	%r687, %lhs, %rhs;
	}
	add.s32 	%r688, %r655, %r687;
	xor.b32  	%r689, %r668, %r669;
	xor.b32  	%r690, %r683, %r668;
	and.b32  	%r691, %r690, %r689;
	xor.b32  	%r692, %r691, %r668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 5;
	shr.b32 	%rhs, %r682, 27;
	add.u32 	%r693, %lhs, %rhs;
	}
	add.s32 	%r694, %r688, %r693;
	add.s32 	%r695, %r694, %r692;
	add.s32 	%r696, %r695, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 30;
	shr.b32 	%rhs, %r668, 2;
	add.u32 	%r697, %lhs, %rhs;
	}
	xor.b32  	%r698, %r505, %r477;
	xor.b32  	%r699, %r698, %r589;
	xor.b32  	%r700, %r699, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 1;
	shr.b32 	%rhs, %r700, 31;
	add.u32 	%r701, %lhs, %rhs;
	}
	add.s32 	%r702, %r669, %r701;
	xor.b32  	%r703, %r682, %r683;
	xor.b32  	%r704, %r697, %r682;
	and.b32  	%r705, %r704, %r703;
	xor.b32  	%r706, %r705, %r682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 5;
	shr.b32 	%rhs, %r696, 27;
	add.u32 	%r707, %lhs, %rhs;
	}
	add.s32 	%r708, %r702, %r707;
	add.s32 	%r709, %r708, %r706;
	add.s32 	%r710, %r709, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 30;
	shr.b32 	%rhs, %r682, 2;
	add.u32 	%r711, %lhs, %rhs;
	}
	xor.b32  	%r712, %r519, %r491;
	xor.b32  	%r713, %r712, %r603;
	xor.b32  	%r714, %r713, %r673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 1;
	shr.b32 	%rhs, %r714, 31;
	add.u32 	%r715, %lhs, %rhs;
	}
	add.s32 	%r716, %r683, %r715;
	xor.b32  	%r717, %r696, %r697;
	xor.b32  	%r718, %r711, %r696;
	and.b32  	%r719, %r718, %r717;
	xor.b32  	%r720, %r719, %r696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 5;
	shr.b32 	%rhs, %r710, 27;
	add.u32 	%r721, %lhs, %rhs;
	}
	add.s32 	%r722, %r716, %r721;
	add.s32 	%r723, %r722, %r720;
	add.s32 	%r724, %r723, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 30;
	shr.b32 	%rhs, %r696, 2;
	add.u32 	%r725, %lhs, %rhs;
	}
	xor.b32  	%r726, %r533, %r505;
	xor.b32  	%r727, %r726, %r617;
	xor.b32  	%r728, %r727, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 1;
	shr.b32 	%rhs, %r728, 31;
	add.u32 	%r729, %lhs, %rhs;
	}
	add.s32 	%r730, %r697, %r729;
	xor.b32  	%r731, %r710, %r711;
	xor.b32  	%r732, %r725, %r710;
	and.b32  	%r733, %r732, %r731;
	xor.b32  	%r734, %r733, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 5;
	shr.b32 	%rhs, %r724, 27;
	add.u32 	%r735, %lhs, %rhs;
	}
	add.s32 	%r736, %r730, %r735;
	add.s32 	%r737, %r736, %r734;
	add.s32 	%r738, %r737, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 30;
	shr.b32 	%rhs, %r710, 2;
	add.u32 	%r739, %lhs, %rhs;
	}
	xor.b32  	%r740, %r547, %r519;
	xor.b32  	%r741, %r740, %r631;
	xor.b32  	%r742, %r741, %r701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 1;
	shr.b32 	%rhs, %r742, 31;
	add.u32 	%r743, %lhs, %rhs;
	}
	add.s32 	%r744, %r711, %r743;
	xor.b32  	%r745, %r724, %r725;
	xor.b32  	%r746, %r745, %r739;
	add.s32 	%r747, %r744, %r746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 5;
	shr.b32 	%rhs, %r738, 27;
	add.u32 	%r748, %lhs, %rhs;
	}
	add.s32 	%r749, %r747, %r748;
	add.s32 	%r750, %r749, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 30;
	shr.b32 	%rhs, %r724, 2;
	add.u32 	%r751, %lhs, %rhs;
	}
	xor.b32  	%r752, %r561, %r533;
	xor.b32  	%r753, %r752, %r645;
	xor.b32  	%r754, %r753, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 1;
	shr.b32 	%rhs, %r754, 31;
	add.u32 	%r755, %lhs, %rhs;
	}
	add.s32 	%r756, %r725, %r755;
	xor.b32  	%r757, %r738, %r739;
	xor.b32  	%r758, %r757, %r751;
	add.s32 	%r759, %r756, %r758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r760, %lhs, %rhs;
	}
	add.s32 	%r761, %r759, %r760;
	add.s32 	%r762, %r761, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 30;
	shr.b32 	%rhs, %r738, 2;
	add.u32 	%r763, %lhs, %rhs;
	}
	xor.b32  	%r764, %r575, %r547;
	xor.b32  	%r765, %r764, %r659;
	xor.b32  	%r766, %r765, %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 1;
	shr.b32 	%rhs, %r766, 31;
	add.u32 	%r767, %lhs, %rhs;
	}
	add.s32 	%r768, %r739, %r767;
	xor.b32  	%r769, %r750, %r751;
	xor.b32  	%r770, %r769, %r763;
	add.s32 	%r771, %r768, %r770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 5;
	shr.b32 	%rhs, %r762, 27;
	add.u32 	%r772, %lhs, %rhs;
	}
	add.s32 	%r773, %r771, %r772;
	add.s32 	%r774, %r773, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 30;
	shr.b32 	%rhs, %r750, 2;
	add.u32 	%r775, %lhs, %rhs;
	}
	xor.b32  	%r776, %r589, %r561;
	xor.b32  	%r777, %r776, %r673;
	xor.b32  	%r778, %r777, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 1;
	shr.b32 	%rhs, %r778, 31;
	add.u32 	%r779, %lhs, %rhs;
	}
	add.s32 	%r780, %r751, %r779;
	xor.b32  	%r781, %r762, %r763;
	xor.b32  	%r782, %r781, %r775;
	add.s32 	%r783, %r780, %r782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 5;
	shr.b32 	%rhs, %r774, 27;
	add.u32 	%r784, %lhs, %rhs;
	}
	add.s32 	%r785, %r783, %r784;
	add.s32 	%r786, %r785, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 30;
	shr.b32 	%rhs, %r762, 2;
	add.u32 	%r787, %lhs, %rhs;
	}
	xor.b32  	%r788, %r603, %r575;
	xor.b32  	%r789, %r788, %r687;
	xor.b32  	%r790, %r789, %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 1;
	shr.b32 	%rhs, %r790, 31;
	add.u32 	%r791, %lhs, %rhs;
	}
	add.s32 	%r792, %r763, %r791;
	xor.b32  	%r793, %r774, %r775;
	xor.b32  	%r794, %r793, %r787;
	add.s32 	%r795, %r792, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r786, 5;
	shr.b32 	%rhs, %r786, 27;
	add.u32 	%r796, %lhs, %rhs;
	}
	add.s32 	%r797, %r795, %r796;
	add.s32 	%r798, %r797, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 30;
	shr.b32 	%rhs, %r774, 2;
	add.u32 	%r799, %lhs, %rhs;
	}
	xor.b32  	%r800, %r617, %r589;
	xor.b32  	%r801, %r800, %r701;
	xor.b32  	%r802, %r801, %r767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 1;
	shr.b32 	%rhs, %r802, 31;
	add.u32 	%r803, %lhs, %rhs;
	}
	add.s32 	%r804, %r775, %r803;
	xor.b32  	%r805, %r786, %r787;
	xor.b32  	%r806, %r805, %r799;
	add.s32 	%r807, %r804, %r806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 5;
	shr.b32 	%rhs, %r798, 27;
	add.u32 	%r808, %lhs, %rhs;
	}
	add.s32 	%r809, %r807, %r808;
	add.s32 	%r810, %r809, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r786, 30;
	shr.b32 	%rhs, %r786, 2;
	add.u32 	%r811, %lhs, %rhs;
	}
	xor.b32  	%r812, %r631, %r603;
	xor.b32  	%r813, %r812, %r715;
	xor.b32  	%r814, %r813, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 1;
	shr.b32 	%rhs, %r814, 31;
	add.u32 	%r815, %lhs, %rhs;
	}
	add.s32 	%r816, %r787, %r815;
	xor.b32  	%r817, %r798, %r799;
	xor.b32  	%r818, %r817, %r811;
	add.s32 	%r819, %r816, %r818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 5;
	shr.b32 	%rhs, %r810, 27;
	add.u32 	%r820, %lhs, %rhs;
	}
	add.s32 	%r821, %r819, %r820;
	add.s32 	%r822, %r821, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 30;
	shr.b32 	%rhs, %r798, 2;
	add.u32 	%r823, %lhs, %rhs;
	}
	xor.b32  	%r824, %r645, %r617;
	xor.b32  	%r825, %r824, %r729;
	xor.b32  	%r826, %r825, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 1;
	shr.b32 	%rhs, %r826, 31;
	add.u32 	%r827, %lhs, %rhs;
	}
	add.s32 	%r828, %r799, %r827;
	xor.b32  	%r829, %r810, %r811;
	xor.b32  	%r830, %r829, %r823;
	add.s32 	%r831, %r828, %r830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 5;
	shr.b32 	%rhs, %r822, 27;
	add.u32 	%r832, %lhs, %rhs;
	}
	add.s32 	%r833, %r831, %r832;
	add.s32 	%r834, %r833, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 30;
	shr.b32 	%rhs, %r810, 2;
	add.u32 	%r835, %lhs, %rhs;
	}
	xor.b32  	%r836, %r659, %r631;
	xor.b32  	%r837, %r836, %r743;
	xor.b32  	%r838, %r837, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 1;
	shr.b32 	%rhs, %r838, 31;
	add.u32 	%r839, %lhs, %rhs;
	}
	add.s32 	%r840, %r811, %r839;
	xor.b32  	%r841, %r822, %r823;
	xor.b32  	%r842, %r841, %r835;
	add.s32 	%r843, %r840, %r842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 5;
	shr.b32 	%rhs, %r834, 27;
	add.u32 	%r844, %lhs, %rhs;
	}
	add.s32 	%r845, %r843, %r844;
	add.s32 	%r846, %r845, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 30;
	shr.b32 	%rhs, %r822, 2;
	add.u32 	%r847, %lhs, %rhs;
	}
	xor.b32  	%r848, %r673, %r645;
	xor.b32  	%r849, %r848, %r755;
	xor.b32  	%r850, %r849, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 1;
	shr.b32 	%rhs, %r850, 31;
	add.u32 	%r851, %lhs, %rhs;
	}
	add.s32 	%r852, %r823, %r851;
	xor.b32  	%r853, %r834, %r835;
	xor.b32  	%r854, %r853, %r847;
	add.s32 	%r855, %r852, %r854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 5;
	shr.b32 	%rhs, %r846, 27;
	add.u32 	%r856, %lhs, %rhs;
	}
	add.s32 	%r857, %r855, %r856;
	add.s32 	%r858, %r857, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 30;
	shr.b32 	%rhs, %r834, 2;
	add.u32 	%r859, %lhs, %rhs;
	}
	xor.b32  	%r860, %r687, %r659;
	xor.b32  	%r861, %r860, %r767;
	xor.b32  	%r862, %r861, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 1;
	shr.b32 	%rhs, %r862, 31;
	add.u32 	%r863, %lhs, %rhs;
	}
	add.s32 	%r864, %r835, %r863;
	xor.b32  	%r865, %r846, %r847;
	xor.b32  	%r866, %r865, %r859;
	add.s32 	%r867, %r864, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 5;
	shr.b32 	%rhs, %r858, 27;
	add.u32 	%r868, %lhs, %rhs;
	}
	add.s32 	%r869, %r867, %r868;
	add.s32 	%r870, %r869, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 30;
	shr.b32 	%rhs, %r846, 2;
	add.u32 	%r871, %lhs, %rhs;
	}
	xor.b32  	%r872, %r701, %r673;
	xor.b32  	%r873, %r872, %r779;
	xor.b32  	%r874, %r873, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 1;
	shr.b32 	%rhs, %r874, 31;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r847, %r875;
	xor.b32  	%r877, %r858, %r859;
	xor.b32  	%r878, %r877, %r871;
	add.s32 	%r879, %r876, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 5;
	shr.b32 	%rhs, %r870, 27;
	add.u32 	%r880, %lhs, %rhs;
	}
	add.s32 	%r881, %r879, %r880;
	add.s32 	%r882, %r881, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 30;
	shr.b32 	%rhs, %r858, 2;
	add.u32 	%r883, %lhs, %rhs;
	}
	xor.b32  	%r884, %r715, %r687;
	xor.b32  	%r885, %r884, %r791;
	xor.b32  	%r886, %r885, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 1;
	shr.b32 	%rhs, %r886, 31;
	add.u32 	%r887, %lhs, %rhs;
	}
	add.s32 	%r888, %r859, %r887;
	xor.b32  	%r889, %r870, %r871;
	xor.b32  	%r890, %r889, %r883;
	add.s32 	%r891, %r888, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r882, 5;
	shr.b32 	%rhs, %r882, 27;
	add.u32 	%r892, %lhs, %rhs;
	}
	add.s32 	%r893, %r891, %r892;
	add.s32 	%r894, %r893, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 30;
	shr.b32 	%rhs, %r870, 2;
	add.u32 	%r895, %lhs, %rhs;
	}
	xor.b32  	%r896, %r729, %r701;
	xor.b32  	%r897, %r896, %r803;
	xor.b32  	%r898, %r897, %r863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 1;
	shr.b32 	%rhs, %r898, 31;
	add.u32 	%r899, %lhs, %rhs;
	}
	add.s32 	%r900, %r871, %r899;
	xor.b32  	%r901, %r882, %r883;
	xor.b32  	%r902, %r901, %r895;
	add.s32 	%r903, %r900, %r902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r894, 5;
	shr.b32 	%rhs, %r894, 27;
	add.u32 	%r904, %lhs, %rhs;
	}
	add.s32 	%r905, %r903, %r904;
	add.s32 	%r906, %r905, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r882, 30;
	shr.b32 	%rhs, %r882, 2;
	add.u32 	%r907, %lhs, %rhs;
	}
	xor.b32  	%r908, %r743, %r715;
	xor.b32  	%r909, %r908, %r815;
	xor.b32  	%r910, %r909, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 1;
	shr.b32 	%rhs, %r910, 31;
	add.u32 	%r911, %lhs, %rhs;
	}
	add.s32 	%r912, %r883, %r911;
	xor.b32  	%r913, %r894, %r895;
	xor.b32  	%r914, %r913, %r907;
	add.s32 	%r915, %r912, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 5;
	shr.b32 	%rhs, %r906, 27;
	add.u32 	%r916, %lhs, %rhs;
	}
	add.s32 	%r917, %r915, %r916;
	add.s32 	%r918, %r917, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r894, 30;
	shr.b32 	%rhs, %r894, 2;
	add.u32 	%r919, %lhs, %rhs;
	}
	xor.b32  	%r920, %r755, %r729;
	xor.b32  	%r921, %r920, %r827;
	xor.b32  	%r922, %r921, %r887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 1;
	shr.b32 	%rhs, %r922, 31;
	add.u32 	%r923, %lhs, %rhs;
	}
	add.s32 	%r924, %r895, %r923;
	xor.b32  	%r925, %r906, %r907;
	xor.b32  	%r926, %r925, %r919;
	add.s32 	%r927, %r924, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 5;
	shr.b32 	%rhs, %r918, 27;
	add.u32 	%r928, %lhs, %rhs;
	}
	add.s32 	%r929, %r927, %r928;
	add.s32 	%r930, %r929, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 30;
	shr.b32 	%rhs, %r906, 2;
	add.u32 	%r931, %lhs, %rhs;
	}
	xor.b32  	%r932, %r767, %r743;
	xor.b32  	%r933, %r932, %r839;
	xor.b32  	%r934, %r933, %r899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 1;
	shr.b32 	%rhs, %r934, 31;
	add.u32 	%r935, %lhs, %rhs;
	}
	add.s32 	%r936, %r907, %r935;
	xor.b32  	%r937, %r918, %r919;
	xor.b32  	%r938, %r937, %r931;
	add.s32 	%r939, %r936, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r930, 5;
	shr.b32 	%rhs, %r930, 27;
	add.u32 	%r940, %lhs, %rhs;
	}
	add.s32 	%r941, %r939, %r940;
	add.s32 	%r942, %r941, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 30;
	shr.b32 	%rhs, %r918, 2;
	add.u32 	%r943, %lhs, %rhs;
	}
	xor.b32  	%r944, %r779, %r755;
	xor.b32  	%r945, %r944, %r851;
	xor.b32  	%r946, %r945, %r911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 1;
	shr.b32 	%rhs, %r946, 31;
	add.u32 	%r947, %lhs, %rhs;
	}
	add.s32 	%r948, %r919, %r947;
	xor.b32  	%r949, %r930, %r931;
	xor.b32  	%r950, %r949, %r943;
	add.s32 	%r951, %r948, %r950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r952, %lhs, %rhs;
	}
	add.s32 	%r953, %r951, %r952;
	add.s32 	%r954, %r953, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r930, 30;
	shr.b32 	%rhs, %r930, 2;
	add.u32 	%r955, %lhs, %rhs;
	}
	xor.b32  	%r956, %r791, %r767;
	xor.b32  	%r957, %r956, %r863;
	xor.b32  	%r958, %r957, %r923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 1;
	shr.b32 	%rhs, %r958, 31;
	add.u32 	%r959, %lhs, %rhs;
	}
	add.s32 	%r960, %r931, %r959;
	xor.b32  	%r961, %r942, %r943;
	xor.b32  	%r962, %r961, %r955;
	add.s32 	%r963, %r960, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 5;
	shr.b32 	%rhs, %r954, 27;
	add.u32 	%r964, %lhs, %rhs;
	}
	add.s32 	%r965, %r963, %r964;
	add.s32 	%r966, %r965, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 30;
	shr.b32 	%rhs, %r942, 2;
	add.u32 	%r967, %lhs, %rhs;
	}
	xor.b32  	%r968, %r803, %r779;
	xor.b32  	%r969, %r968, %r875;
	xor.b32  	%r970, %r969, %r935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 1;
	shr.b32 	%rhs, %r970, 31;
	add.u32 	%r971, %lhs, %rhs;
	}
	xor.b32  	%r972, %r954, %r955;
	xor.b32  	%r973, %r972, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 5;
	shr.b32 	%rhs, %r966, 27;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 30;
	shr.b32 	%rhs, %r954, 2;
	add.u32 	%r975, %lhs, %rhs;
	}
	add.s32 	%r976, %r2, %r943;
	add.s32 	%r977, %r976, %r971;
	add.s32 	%r978, %r977, %r973;
	add.s32 	%r979, %r978, %r974;
	add.s32 	%r980, %r979, -899497514;
	add.s32 	%r981, %r966, %r7;
	add.s32 	%r982, %r975, %r6;
	add.s32 	%r983, %r967, %r5;
	add.s32 	%r984, %r955, %r4;
	xor.b32  	%r985, %r9, %r10;
	and.b32  	%r986, %r985, %r11;
	xor.b32  	%r987, %r986, %r9;
	add.s32 	%r988, %r8, %r987;
	add.s32 	%r989, %r988, %r980;
	add.s32 	%r990, %r989, %r1903;
	add.s32 	%r991, %r990, 1518500249;
	add.s32 	%r992, %r9, %r981;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 5;
	shr.b32 	%rhs, %r991, 27;
	add.u32 	%r993, %lhs, %rhs;
	}
	add.s32 	%r994, %r992, %r993;
	xor.b32  	%r995, %r1904, %r10;
	and.b32  	%r996, %r995, %r3;
	xor.b32  	%r997, %r996, %r10;
	add.s32 	%r998, %r994, %r997;
	add.s32 	%r999, %r998, 1518500249;
	xor.b32  	%r1000, %r1905, %r1904;
	and.b32  	%r1001, %r1000, %r991;
	xor.b32  	%r1002, %r1001, %r1904;
	add.s32 	%r1003, %r10, %r982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 5;
	shr.b32 	%rhs, %r999, 27;
	add.u32 	%r1004, %lhs, %rhs;
	}
	add.s32 	%r1005, %r1003, %r1004;
	add.s32 	%r1006, %r1005, %r1002;
	add.s32 	%r1007, %r1006, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 30;
	shr.b32 	%rhs, %r991, 2;
	add.u32 	%r1008, %lhs, %rhs;
	}
	xor.b32  	%r1009, %r1008, %r1905;
	and.b32  	%r1010, %r1009, %r999;
	xor.b32  	%r1011, %r1010, %r1905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 5;
	shr.b32 	%rhs, %r1007, 27;
	add.u32 	%r1012, %lhs, %rhs;
	}
	add.s32 	%r1013, %r983, %r1904;
	add.s32 	%r1014, %r1013, %r1012;
	add.s32 	%r1015, %r1014, %r1011;
	add.s32 	%r1016, %r1015, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 30;
	shr.b32 	%rhs, %r999, 2;
	add.u32 	%r1017, %lhs, %rhs;
	}
	xor.b32  	%r1018, %r1017, %r1008;
	and.b32  	%r1019, %r1018, %r1007;
	xor.b32  	%r1020, %r1019, %r1008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 5;
	shr.b32 	%rhs, %r1016, 27;
	add.u32 	%r1021, %lhs, %rhs;
	}
	add.s32 	%r1022, %r984, %r1905;
	add.s32 	%r1023, %r1022, %r1021;
	add.s32 	%r1024, %r1023, %r1020;
	add.s32 	%r1025, %r1024, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 30;
	shr.b32 	%rhs, %r1007, 2;
	add.u32 	%r1026, %lhs, %rhs;
	}
	xor.b32  	%r1027, %r1026, %r1017;
	and.b32  	%r1028, %r1027, %r1016;
	xor.b32  	%r1029, %r1028, %r1017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 5;
	shr.b32 	%rhs, %r1025, 27;
	add.u32 	%r1030, %lhs, %rhs;
	}
	add.s32 	%r1031, %r1008, %r1030;
	add.s32 	%r1032, %r1031, %r1029;
	add.s32 	%r1033, %r1032, -628983399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 30;
	shr.b32 	%rhs, %r1016, 2;
	add.u32 	%r1034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 5;
	shr.b32 	%rhs, %r1033, 27;
	add.u32 	%r1035, %lhs, %rhs;
	}
	add.s32 	%r1036, %r1017, %r1035;
	xor.b32  	%r1037, %r1034, %r1026;
	and.b32  	%r1038, %r1037, %r1025;
	xor.b32  	%r1039, %r1038, %r1026;
	add.s32 	%r1040, %r1036, %r1039;
	add.s32 	%r1041, %r1040, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 30;
	shr.b32 	%rhs, %r1025, 2;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 5;
	shr.b32 	%rhs, %r1041, 27;
	add.u32 	%r1043, %lhs, %rhs;
	}
	add.s32 	%r1044, %r1026, %r1043;
	xor.b32  	%r1045, %r1042, %r1034;
	and.b32  	%r1046, %r1045, %r1033;
	xor.b32  	%r1047, %r1046, %r1034;
	add.s32 	%r1048, %r1044, %r1047;
	add.s32 	%r1049, %r1048, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 30;
	shr.b32 	%rhs, %r1033, 2;
	add.u32 	%r1050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1049, 5;
	shr.b32 	%rhs, %r1049, 27;
	add.u32 	%r1051, %lhs, %rhs;
	}
	add.s32 	%r1052, %r1034, %r1051;
	xor.b32  	%r1053, %r1050, %r1042;
	and.b32  	%r1054, %r1053, %r1041;
	xor.b32  	%r1055, %r1054, %r1042;
	add.s32 	%r1056, %r1052, %r1055;
	add.s32 	%r1057, %r1056, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 30;
	shr.b32 	%rhs, %r1041, 2;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 5;
	shr.b32 	%rhs, %r1057, 27;
	add.u32 	%r1059, %lhs, %rhs;
	}
	add.s32 	%r1060, %r1042, %r1059;
	xor.b32  	%r1061, %r1058, %r1050;
	and.b32  	%r1062, %r1061, %r1049;
	xor.b32  	%r1063, %r1062, %r1050;
	add.s32 	%r1064, %r1060, %r1063;
	add.s32 	%r1065, %r1064, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1049, 30;
	shr.b32 	%rhs, %r1049, 2;
	add.u32 	%r1066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 5;
	shr.b32 	%rhs, %r1065, 27;
	add.u32 	%r1067, %lhs, %rhs;
	}
	add.s32 	%r1068, %r1050, %r1067;
	xor.b32  	%r1069, %r1066, %r1058;
	and.b32  	%r1070, %r1069, %r1057;
	xor.b32  	%r1071, %r1070, %r1058;
	add.s32 	%r1072, %r1068, %r1071;
	add.s32 	%r1073, %r1072, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 30;
	shr.b32 	%rhs, %r1057, 2;
	add.u32 	%r1074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 5;
	shr.b32 	%rhs, %r1073, 27;
	add.u32 	%r1075, %lhs, %rhs;
	}
	add.s32 	%r1076, %r1058, %r1075;
	xor.b32  	%r1077, %r1074, %r1066;
	and.b32  	%r1078, %r1077, %r1065;
	xor.b32  	%r1079, %r1078, %r1066;
	add.s32 	%r1080, %r1076, %r1079;
	add.s32 	%r1081, %r1080, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 30;
	shr.b32 	%rhs, %r1065, 2;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 5;
	shr.b32 	%rhs, %r1081, 27;
	add.u32 	%r1083, %lhs, %rhs;
	}
	add.s32 	%r1084, %r1066, %r1083;
	xor.b32  	%r1085, %r1082, %r1074;
	and.b32  	%r1086, %r1085, %r1073;
	xor.b32  	%r1087, %r1086, %r1074;
	add.s32 	%r1088, %r1084, %r1087;
	add.s32 	%r1089, %r1088, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 30;
	shr.b32 	%rhs, %r1073, 2;
	add.u32 	%r1090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 5;
	shr.b32 	%rhs, %r1089, 27;
	add.u32 	%r1091, %lhs, %rhs;
	}
	add.s32 	%r1092, %r1074, %r1091;
	xor.b32  	%r1093, %r1090, %r1082;
	and.b32  	%r1094, %r1093, %r1081;
	xor.b32  	%r1095, %r1094, %r1082;
	add.s32 	%r1096, %r1092, %r1095;
	add.s32 	%r1097, %r1096, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 30;
	shr.b32 	%rhs, %r1081, 2;
	add.u32 	%r1098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 5;
	shr.b32 	%rhs, %r1097, 27;
	add.u32 	%r1099, %lhs, %rhs;
	}
	add.s32 	%r1100, %r1082, %r1099;
	xor.b32  	%r1101, %r1098, %r1090;
	and.b32  	%r1102, %r1101, %r1089;
	xor.b32  	%r1103, %r1102, %r1090;
	add.s32 	%r1104, %r1100, %r1103;
	add.s32 	%r1105, %r1104, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1089, 30;
	shr.b32 	%rhs, %r1089, 2;
	add.u32 	%r1106, %lhs, %rhs;
	}
	xor.b32  	%r1107, %r1106, %r1098;
	and.b32  	%r1108, %r1107, %r1097;
	xor.b32  	%r1109, %r1108, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 5;
	shr.b32 	%rhs, %r1105, 27;
	add.u32 	%r1110, %lhs, %rhs;
	}
	add.s32 	%r1111, %r1090, %r1110;
	add.s32 	%r1112, %r1111, %r1109;
	add.s32 	%r1113, %r1112, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 30;
	shr.b32 	%rhs, %r1097, 2;
	add.u32 	%r1114, %lhs, %rhs;
	}
	xor.b32  	%r1115, %r982, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 1;
	shr.b32 	%rhs, %r1115, 31;
	add.u32 	%r1116, %lhs, %rhs;
	}
	add.s32 	%r1117, %r1098, %r1116;
	xor.b32  	%r1118, %r1114, %r1106;
	and.b32  	%r1119, %r1118, %r1105;
	xor.b32  	%r1120, %r1119, %r1106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 5;
	shr.b32 	%rhs, %r1113, 27;
	add.u32 	%r1121, %lhs, %rhs;
	}
	add.s32 	%r1122, %r1117, %r1121;
	add.s32 	%r1123, %r1122, %r1120;
	add.s32 	%r1124, %r1123, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 30;
	shr.b32 	%rhs, %r1105, 2;
	add.u32 	%r1125, %lhs, %rhs;
	}
	xor.b32  	%r1126, %r981, %r983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 1;
	shr.b32 	%rhs, %r1126, 31;
	add.u32 	%r1127, %lhs, %rhs;
	}
	add.s32 	%r1128, %r1106, %r1127;
	xor.b32  	%r1129, %r1125, %r1114;
	and.b32  	%r1130, %r1129, %r1113;
	xor.b32  	%r1131, %r1130, %r1114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 5;
	shr.b32 	%rhs, %r1124, 27;
	add.u32 	%r1132, %lhs, %rhs;
	}
	add.s32 	%r1133, %r1128, %r1132;
	add.s32 	%r1134, %r1133, %r1131;
	add.s32 	%r1135, %r1134, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 30;
	shr.b32 	%rhs, %r1113, 2;
	add.u32 	%r1136, %lhs, %rhs;
	}
	xor.b32  	%r1137, %r984, %r982;
	xor.b32  	%r1138, %r1137, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 1;
	shr.b32 	%rhs, %r1138, 31;
	add.u32 	%r1139, %lhs, %rhs;
	}
	add.s32 	%r1140, %r1114, %r1139;
	xor.b32  	%r1141, %r1136, %r1125;
	and.b32  	%r1142, %r1141, %r1124;
	xor.b32  	%r1143, %r1142, %r1125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 5;
	shr.b32 	%rhs, %r1135, 27;
	add.u32 	%r1144, %lhs, %rhs;
	}
	add.s32 	%r1145, %r1140, %r1144;
	add.s32 	%r1146, %r1145, %r1143;
	add.s32 	%r1147, %r1146, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 30;
	shr.b32 	%rhs, %r1124, 2;
	add.u32 	%r1148, %lhs, %rhs;
	}
	xor.b32  	%r1149, %r983, %r1116;
	xor.b32  	%r1150, %r1149, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 1;
	shr.b32 	%rhs, %r1150, 31;
	add.u32 	%r1151, %lhs, %rhs;
	}
	add.s32 	%r1152, %r1125, %r1151;
	xor.b32  	%r1153, %r1148, %r1136;
	and.b32  	%r1154, %r1153, %r1135;
	xor.b32  	%r1155, %r1154, %r1136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 5;
	shr.b32 	%rhs, %r1147, 27;
	add.u32 	%r1156, %lhs, %rhs;
	}
	add.s32 	%r1157, %r1152, %r1156;
	add.s32 	%r1158, %r1157, %r1155;
	add.s32 	%r1159, %r1158, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 30;
	shr.b32 	%rhs, %r1135, 2;
	add.u32 	%r1160, %lhs, %rhs;
	}
	xor.b32  	%r1161, %r1127, %r984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 1;
	shr.b32 	%rhs, %r1161, 31;
	add.u32 	%r1162, %lhs, %rhs;
	}
	add.s32 	%r1163, %r1136, %r1162;
	xor.b32  	%r1164, %r1147, %r1148;
	xor.b32  	%r1165, %r1164, %r1160;
	add.s32 	%r1166, %r1163, %r1165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 5;
	shr.b32 	%rhs, %r1159, 27;
	add.u32 	%r1167, %lhs, %rhs;
	}
	add.s32 	%r1168, %r1166, %r1167;
	add.s32 	%r1169, %r1168, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 30;
	shr.b32 	%rhs, %r1147, 2;
	add.u32 	%r1170, %lhs, %rhs;
	}
	xor.b32  	%r1171, %r1139, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 1;
	shr.b32 	%rhs, %r1171, 31;
	add.u32 	%r1172, %lhs, %rhs;
	}
	add.s32 	%r1173, %r1148, %r1172;
	xor.b32  	%r1174, %r1159, %r1160;
	xor.b32  	%r1175, %r1174, %r1170;
	add.s32 	%r1176, %r1173, %r1175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1169, 5;
	shr.b32 	%rhs, %r1169, 27;
	add.u32 	%r1177, %lhs, %rhs;
	}
	add.s32 	%r1178, %r1176, %r1177;
	add.s32 	%r1179, %r1178, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 30;
	shr.b32 	%rhs, %r1159, 2;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1151, 1;
	shr.b32 	%rhs, %r1151, 31;
	add.u32 	%r1181, %lhs, %rhs;
	}
	add.s32 	%r1182, %r1160, %r1181;
	xor.b32  	%r1183, %r1169, %r1170;
	xor.b32  	%r1184, %r1183, %r1180;
	add.s32 	%r1185, %r1182, %r1184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 5;
	shr.b32 	%rhs, %r1179, 27;
	add.u32 	%r1186, %lhs, %rhs;
	}
	add.s32 	%r1187, %r1185, %r1186;
	add.s32 	%r1188, %r1187, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1169, 30;
	shr.b32 	%rhs, %r1169, 2;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1162, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1190, 1;
	shr.b32 	%rhs, %r1190, 31;
	add.u32 	%r1191, %lhs, %rhs;
	}
	add.s32 	%r1192, %r1170, %r1191;
	xor.b32  	%r1193, %r1179, %r1180;
	xor.b32  	%r1194, %r1193, %r1189;
	add.s32 	%r1195, %r1192, %r1194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 5;
	shr.b32 	%rhs, %r1188, 27;
	add.u32 	%r1196, %lhs, %rhs;
	}
	add.s32 	%r1197, %r1195, %r1196;
	add.s32 	%r1198, %r1197, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 30;
	shr.b32 	%rhs, %r1179, 2;
	add.u32 	%r1199, %lhs, %rhs;
	}
	xor.b32  	%r1200, %r1172, %r1116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1200, 1;
	shr.b32 	%rhs, %r1200, 31;
	add.u32 	%r1201, %lhs, %rhs;
	}
	add.s32 	%r1202, %r1180, %r1201;
	xor.b32  	%r1203, %r1188, %r1189;
	xor.b32  	%r1204, %r1203, %r1199;
	add.s32 	%r1205, %r1202, %r1204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 5;
	shr.b32 	%rhs, %r1198, 27;
	add.u32 	%r1206, %lhs, %rhs;
	}
	add.s32 	%r1207, %r1205, %r1206;
	add.s32 	%r1208, %r1207, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 30;
	shr.b32 	%rhs, %r1188, 2;
	add.u32 	%r1209, %lhs, %rhs;
	}
	xor.b32  	%r1210, %r1181, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 1;
	shr.b32 	%rhs, %r1210, 31;
	add.u32 	%r1211, %lhs, %rhs;
	}
	add.s32 	%r1212, %r1189, %r1211;
	xor.b32  	%r1213, %r1198, %r1199;
	xor.b32  	%r1214, %r1213, %r1209;
	add.s32 	%r1215, %r1212, %r1214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 5;
	shr.b32 	%rhs, %r1208, 27;
	add.u32 	%r1216, %lhs, %rhs;
	}
	add.s32 	%r1217, %r1215, %r1216;
	add.s32 	%r1218, %r1217, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 30;
	shr.b32 	%rhs, %r1198, 2;
	add.u32 	%r1219, %lhs, %rhs;
	}
	xor.b32  	%r1220, %r1191, %r1139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1220, 1;
	shr.b32 	%rhs, %r1220, 31;
	add.u32 	%r1221, %lhs, %rhs;
	}
	add.s32 	%r1222, %r1199, %r1221;
	xor.b32  	%r1223, %r1208, %r1209;
	xor.b32  	%r1224, %r1223, %r1219;
	add.s32 	%r1225, %r1222, %r1224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 5;
	shr.b32 	%rhs, %r1218, 27;
	add.u32 	%r1226, %lhs, %rhs;
	}
	add.s32 	%r1227, %r1225, %r1226;
	add.s32 	%r1228, %r1227, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 30;
	shr.b32 	%rhs, %r1208, 2;
	add.u32 	%r1229, %lhs, %rhs;
	}
	xor.b32  	%r1230, %r1201, %r1151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 1;
	shr.b32 	%rhs, %r1230, 31;
	add.u32 	%r1231, %lhs, %rhs;
	}
	add.s32 	%r1232, %r1209, %r1231;
	xor.b32  	%r1233, %r1218, %r1219;
	xor.b32  	%r1234, %r1233, %r1229;
	add.s32 	%r1235, %r1232, %r1234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 5;
	shr.b32 	%rhs, %r1228, 27;
	add.u32 	%r1236, %lhs, %rhs;
	}
	add.s32 	%r1237, %r1235, %r1236;
	add.s32 	%r1238, %r1237, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 30;
	shr.b32 	%rhs, %r1218, 2;
	add.u32 	%r1239, %lhs, %rhs;
	}
	xor.b32  	%r1240, %r1211, %r1162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1240, 1;
	shr.b32 	%rhs, %r1240, 31;
	add.u32 	%r1241, %lhs, %rhs;
	}
	add.s32 	%r1242, %r1219, %r1241;
	xor.b32  	%r1243, %r1228, %r1229;
	xor.b32  	%r1244, %r1243, %r1239;
	add.s32 	%r1245, %r1242, %r1244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 5;
	shr.b32 	%rhs, %r1238, 27;
	add.u32 	%r1246, %lhs, %rhs;
	}
	add.s32 	%r1247, %r1245, %r1246;
	add.s32 	%r1248, %r1247, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 30;
	shr.b32 	%rhs, %r1228, 2;
	add.u32 	%r1249, %lhs, %rhs;
	}
	xor.b32  	%r1250, %r1172, %r1221;
	xor.b32  	%r1251, %r1250, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1251, 1;
	shr.b32 	%rhs, %r1251, 31;
	add.u32 	%r1252, %lhs, %rhs;
	}
	add.s32 	%r1253, %r1229, %r1252;
	xor.b32  	%r1254, %r1238, %r1239;
	xor.b32  	%r1255, %r1254, %r1249;
	add.s32 	%r1256, %r1253, %r1255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 5;
	shr.b32 	%rhs, %r1248, 27;
	add.u32 	%r1257, %lhs, %rhs;
	}
	add.s32 	%r1258, %r1256, %r1257;
	add.s32 	%r1259, %r1258, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 30;
	shr.b32 	%rhs, %r1238, 2;
	add.u32 	%r1260, %lhs, %rhs;
	}
	xor.b32  	%r1261, %r1181, %r1116;
	xor.b32  	%r1262, %r1261, %r1231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 1;
	shr.b32 	%rhs, %r1262, 31;
	add.u32 	%r1263, %lhs, %rhs;
	}
	add.s32 	%r1264, %r1239, %r1263;
	xor.b32  	%r1265, %r1248, %r1249;
	xor.b32  	%r1266, %r1265, %r1260;
	add.s32 	%r1267, %r1264, %r1266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 5;
	shr.b32 	%rhs, %r1259, 27;
	add.u32 	%r1268, %lhs, %rhs;
	}
	add.s32 	%r1269, %r1267, %r1268;
	add.s32 	%r1270, %r1269, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 30;
	shr.b32 	%rhs, %r1248, 2;
	add.u32 	%r1271, %lhs, %rhs;
	}
	xor.b32  	%r1272, %r1127, %r1191;
	xor.b32  	%r1273, %r1272, %r1241;
	xor.b32  	%r1274, %r1273, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 1;
	shr.b32 	%rhs, %r1274, 31;
	add.u32 	%r1275, %lhs, %rhs;
	}
	add.s32 	%r1276, %r1249, %r1275;
	xor.b32  	%r1277, %r1259, %r1260;
	xor.b32  	%r1278, %r1277, %r1271;
	add.s32 	%r1279, %r1276, %r1278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 5;
	shr.b32 	%rhs, %r1270, 27;
	add.u32 	%r1280, %lhs, %rhs;
	}
	add.s32 	%r1281, %r1279, %r1280;
	add.s32 	%r1282, %r1281, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 30;
	shr.b32 	%rhs, %r1259, 2;
	add.u32 	%r1283, %lhs, %rhs;
	}
	xor.b32  	%r1284, %r1139, %r1116;
	xor.b32  	%r1285, %r1284, %r1201;
	xor.b32  	%r1286, %r1285, %r1252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 1;
	shr.b32 	%rhs, %r1286, 31;
	add.u32 	%r1287, %lhs, %rhs;
	}
	add.s32 	%r1288, %r1260, %r1287;
	xor.b32  	%r1289, %r1270, %r1271;
	xor.b32  	%r1290, %r1289, %r1283;
	add.s32 	%r1291, %r1288, %r1290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 5;
	shr.b32 	%rhs, %r1282, 27;
	add.u32 	%r1292, %lhs, %rhs;
	}
	add.s32 	%r1293, %r1291, %r1292;
	add.s32 	%r1294, %r1293, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 30;
	shr.b32 	%rhs, %r1270, 2;
	add.u32 	%r1295, %lhs, %rhs;
	}
	xor.b32  	%r1296, %r1151, %r1127;
	xor.b32  	%r1297, %r1296, %r1211;
	xor.b32  	%r1298, %r1297, %r1263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 1;
	shr.b32 	%rhs, %r1298, 31;
	add.u32 	%r1299, %lhs, %rhs;
	}
	add.s32 	%r1300, %r1271, %r1299;
	xor.b32  	%r1301, %r1282, %r1283;
	xor.b32  	%r1302, %r1301, %r1295;
	add.s32 	%r1303, %r1300, %r1302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 5;
	shr.b32 	%rhs, %r1294, 27;
	add.u32 	%r1304, %lhs, %rhs;
	}
	add.s32 	%r1305, %r1303, %r1304;
	add.s32 	%r1306, %r1305, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 30;
	shr.b32 	%rhs, %r1282, 2;
	add.u32 	%r1307, %lhs, %rhs;
	}
	xor.b32  	%r1308, %r1162, %r1139;
	xor.b32  	%r1309, %r1308, %r1221;
	xor.b32  	%r1310, %r1309, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 1;
	shr.b32 	%rhs, %r1310, 31;
	add.u32 	%r1311, %lhs, %rhs;
	}
	add.s32 	%r1312, %r1283, %r1311;
	xor.b32  	%r1313, %r1294, %r1295;
	xor.b32  	%r1314, %r1313, %r1307;
	add.s32 	%r1315, %r1312, %r1314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 5;
	shr.b32 	%rhs, %r1306, 27;
	add.u32 	%r1316, %lhs, %rhs;
	}
	add.s32 	%r1317, %r1315, %r1316;
	add.s32 	%r1318, %r1317, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 30;
	shr.b32 	%rhs, %r1294, 2;
	add.u32 	%r1319, %lhs, %rhs;
	}
	xor.b32  	%r1320, %r1172, %r1151;
	xor.b32  	%r1321, %r1320, %r1231;
	xor.b32  	%r1322, %r1321, %r1287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 1;
	shr.b32 	%rhs, %r1322, 31;
	add.u32 	%r1323, %lhs, %rhs;
	}
	add.s32 	%r1324, %r1295, %r1323;
	xor.b32  	%r1325, %r1306, %r1307;
	xor.b32  	%r1326, %r1325, %r1319;
	add.s32 	%r1327, %r1324, %r1326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 5;
	shr.b32 	%rhs, %r1318, 27;
	add.u32 	%r1328, %lhs, %rhs;
	}
	add.s32 	%r1329, %r1327, %r1328;
	add.s32 	%r1330, %r1329, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 30;
	shr.b32 	%rhs, %r1306, 2;
	add.u32 	%r1331, %lhs, %rhs;
	}
	xor.b32  	%r1332, %r1181, %r1162;
	xor.b32  	%r1333, %r1332, %r1241;
	xor.b32  	%r1334, %r1333, %r1299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 1;
	shr.b32 	%rhs, %r1334, 31;
	add.u32 	%r1335, %lhs, %rhs;
	}
	add.s32 	%r1336, %r1307, %r1335;
	xor.b32  	%r1337, %r1318, %r1319;
	xor.b32  	%r1338, %r1337, %r1331;
	add.s32 	%r1339, %r1336, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 5;
	shr.b32 	%rhs, %r1330, 27;
	add.u32 	%r1340, %lhs, %rhs;
	}
	add.s32 	%r1341, %r1339, %r1340;
	add.s32 	%r1342, %r1341, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 30;
	shr.b32 	%rhs, %r1318, 2;
	add.u32 	%r1343, %lhs, %rhs;
	}
	xor.b32  	%r1344, %r1191, %r1172;
	xor.b32  	%r1345, %r1344, %r1252;
	xor.b32  	%r1346, %r1345, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1346, 1;
	shr.b32 	%rhs, %r1346, 31;
	add.u32 	%r1347, %lhs, %rhs;
	}
	add.s32 	%r1348, %r1319, %r1347;
	xor.b32  	%r1349, %r1330, %r1331;
	xor.b32  	%r1350, %r1349, %r1343;
	add.s32 	%r1351, %r1348, %r1350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 5;
	shr.b32 	%rhs, %r1342, 27;
	add.u32 	%r1352, %lhs, %rhs;
	}
	add.s32 	%r1353, %r1351, %r1352;
	add.s32 	%r1354, %r1353, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1330, 30;
	shr.b32 	%rhs, %r1330, 2;
	add.u32 	%r1355, %lhs, %rhs;
	}
	xor.b32  	%r1356, %r1201, %r1181;
	xor.b32  	%r1357, %r1356, %r1263;
	xor.b32  	%r1358, %r1357, %r1323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 1;
	shr.b32 	%rhs, %r1358, 31;
	add.u32 	%r1359, %lhs, %rhs;
	}
	add.s32 	%r1360, %r1331, %r1359;
	xor.b32  	%r1361, %r1342, %r1343;
	xor.b32  	%r1362, %r1361, %r1355;
	add.s32 	%r1363, %r1360, %r1362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 5;
	shr.b32 	%rhs, %r1354, 27;
	add.u32 	%r1364, %lhs, %rhs;
	}
	add.s32 	%r1365, %r1363, %r1364;
	add.s32 	%r1366, %r1365, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 30;
	shr.b32 	%rhs, %r1342, 2;
	add.u32 	%r1367, %lhs, %rhs;
	}
	xor.b32  	%r1368, %r1211, %r1191;
	xor.b32  	%r1369, %r1368, %r1275;
	xor.b32  	%r1370, %r1369, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1370, 1;
	shr.b32 	%rhs, %r1370, 31;
	add.u32 	%r1371, %lhs, %rhs;
	}
	add.s32 	%r1372, %r1343, %r1371;
	xor.b32  	%r1373, %r1354, %r1355;
	xor.b32  	%r1374, %r1373, %r1367;
	add.s32 	%r1375, %r1372, %r1374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 5;
	shr.b32 	%rhs, %r1366, 27;
	add.u32 	%r1376, %lhs, %rhs;
	}
	add.s32 	%r1377, %r1375, %r1376;
	add.s32 	%r1378, %r1377, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 30;
	shr.b32 	%rhs, %r1354, 2;
	add.u32 	%r1379, %lhs, %rhs;
	}
	xor.b32  	%r1380, %r1221, %r1201;
	xor.b32  	%r1381, %r1380, %r1287;
	xor.b32  	%r1382, %r1381, %r1347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1382, 1;
	shr.b32 	%rhs, %r1382, 31;
	add.u32 	%r1383, %lhs, %rhs;
	}
	add.s32 	%r1384, %r1355, %r1383;
	xor.b32  	%r1385, %r1366, %r1367;
	xor.b32  	%r1386, %r1379, %r1366;
	and.b32  	%r1387, %r1386, %r1385;
	xor.b32  	%r1388, %r1387, %r1366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 5;
	shr.b32 	%rhs, %r1378, 27;
	add.u32 	%r1389, %lhs, %rhs;
	}
	add.s32 	%r1390, %r1384, %r1389;
	add.s32 	%r1391, %r1390, %r1388;
	add.s32 	%r1392, %r1391, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 30;
	shr.b32 	%rhs, %r1366, 2;
	add.u32 	%r1393, %lhs, %rhs;
	}
	xor.b32  	%r1394, %r1231, %r1211;
	xor.b32  	%r1395, %r1394, %r1299;
	xor.b32  	%r1396, %r1395, %r1359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 1;
	shr.b32 	%rhs, %r1396, 31;
	add.u32 	%r1397, %lhs, %rhs;
	}
	add.s32 	%r1398, %r1367, %r1397;
	xor.b32  	%r1399, %r1378, %r1379;
	xor.b32  	%r1400, %r1393, %r1378;
	and.b32  	%r1401, %r1400, %r1399;
	xor.b32  	%r1402, %r1401, %r1378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 5;
	shr.b32 	%rhs, %r1392, 27;
	add.u32 	%r1403, %lhs, %rhs;
	}
	add.s32 	%r1404, %r1398, %r1403;
	add.s32 	%r1405, %r1404, %r1402;
	add.s32 	%r1406, %r1405, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 30;
	shr.b32 	%rhs, %r1378, 2;
	add.u32 	%r1407, %lhs, %rhs;
	}
	xor.b32  	%r1408, %r1241, %r1221;
	xor.b32  	%r1409, %r1408, %r1311;
	xor.b32  	%r1410, %r1409, %r1371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 1;
	shr.b32 	%rhs, %r1410, 31;
	add.u32 	%r1411, %lhs, %rhs;
	}
	add.s32 	%r1412, %r1379, %r1411;
	xor.b32  	%r1413, %r1392, %r1393;
	xor.b32  	%r1414, %r1407, %r1392;
	and.b32  	%r1415, %r1414, %r1413;
	xor.b32  	%r1416, %r1415, %r1392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 5;
	shr.b32 	%rhs, %r1406, 27;
	add.u32 	%r1417, %lhs, %rhs;
	}
	add.s32 	%r1418, %r1412, %r1417;
	add.s32 	%r1419, %r1418, %r1416;
	add.s32 	%r1420, %r1419, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 30;
	shr.b32 	%rhs, %r1392, 2;
	add.u32 	%r1421, %lhs, %rhs;
	}
	xor.b32  	%r1422, %r1252, %r1231;
	xor.b32  	%r1423, %r1422, %r1323;
	xor.b32  	%r1424, %r1423, %r1383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 1;
	shr.b32 	%rhs, %r1424, 31;
	add.u32 	%r1425, %lhs, %rhs;
	}
	add.s32 	%r1426, %r1393, %r1425;
	xor.b32  	%r1427, %r1406, %r1407;
	xor.b32  	%r1428, %r1421, %r1406;
	and.b32  	%r1429, %r1428, %r1427;
	xor.b32  	%r1430, %r1429, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1420, 5;
	shr.b32 	%rhs, %r1420, 27;
	add.u32 	%r1431, %lhs, %rhs;
	}
	add.s32 	%r1432, %r1426, %r1431;
	add.s32 	%r1433, %r1432, %r1430;
	add.s32 	%r1434, %r1433, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 30;
	shr.b32 	%rhs, %r1406, 2;
	add.u32 	%r1435, %lhs, %rhs;
	}
	xor.b32  	%r1436, %r1263, %r1241;
	xor.b32  	%r1437, %r1436, %r1335;
	xor.b32  	%r1438, %r1437, %r1397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 1;
	shr.b32 	%rhs, %r1438, 31;
	add.u32 	%r1439, %lhs, %rhs;
	}
	add.s32 	%r1440, %r1407, %r1439;
	xor.b32  	%r1441, %r1420, %r1421;
	xor.b32  	%r1442, %r1435, %r1420;
	and.b32  	%r1443, %r1442, %r1441;
	xor.b32  	%r1444, %r1443, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 5;
	shr.b32 	%rhs, %r1434, 27;
	add.u32 	%r1445, %lhs, %rhs;
	}
	add.s32 	%r1446, %r1440, %r1445;
	add.s32 	%r1447, %r1446, %r1444;
	add.s32 	%r1448, %r1447, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1420, 30;
	shr.b32 	%rhs, %r1420, 2;
	add.u32 	%r1449, %lhs, %rhs;
	}
	xor.b32  	%r1450, %r1275, %r1252;
	xor.b32  	%r1451, %r1450, %r1347;
	xor.b32  	%r1452, %r1451, %r1411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1452, 1;
	shr.b32 	%rhs, %r1452, 31;
	add.u32 	%r1453, %lhs, %rhs;
	}
	add.s32 	%r1454, %r1421, %r1453;
	xor.b32  	%r1455, %r1434, %r1435;
	xor.b32  	%r1456, %r1449, %r1434;
	and.b32  	%r1457, %r1456, %r1455;
	xor.b32  	%r1458, %r1457, %r1434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 5;
	shr.b32 	%rhs, %r1448, 27;
	add.u32 	%r1459, %lhs, %rhs;
	}
	add.s32 	%r1460, %r1454, %r1459;
	add.s32 	%r1461, %r1460, %r1458;
	add.s32 	%r1462, %r1461, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 30;
	shr.b32 	%rhs, %r1434, 2;
	add.u32 	%r1463, %lhs, %rhs;
	}
	xor.b32  	%r1464, %r1287, %r1263;
	xor.b32  	%r1465, %r1464, %r1359;
	xor.b32  	%r1466, %r1465, %r1425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 1;
	shr.b32 	%rhs, %r1466, 31;
	add.u32 	%r1467, %lhs, %rhs;
	}
	add.s32 	%r1468, %r1435, %r1467;
	xor.b32  	%r1469, %r1448, %r1449;
	xor.b32  	%r1470, %r1463, %r1448;
	and.b32  	%r1471, %r1470, %r1469;
	xor.b32  	%r1472, %r1471, %r1448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1462, 5;
	shr.b32 	%rhs, %r1462, 27;
	add.u32 	%r1473, %lhs, %rhs;
	}
	add.s32 	%r1474, %r1468, %r1473;
	add.s32 	%r1475, %r1474, %r1472;
	add.s32 	%r1476, %r1475, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 30;
	shr.b32 	%rhs, %r1448, 2;
	add.u32 	%r1477, %lhs, %rhs;
	}
	xor.b32  	%r1478, %r1299, %r1275;
	xor.b32  	%r1479, %r1478, %r1371;
	xor.b32  	%r1480, %r1479, %r1439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1480, 1;
	shr.b32 	%rhs, %r1480, 31;
	add.u32 	%r1481, %lhs, %rhs;
	}
	add.s32 	%r1482, %r1449, %r1481;
	xor.b32  	%r1483, %r1462, %r1463;
	xor.b32  	%r1484, %r1477, %r1462;
	and.b32  	%r1485, %r1484, %r1483;
	xor.b32  	%r1486, %r1485, %r1462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 5;
	shr.b32 	%rhs, %r1476, 27;
	add.u32 	%r1487, %lhs, %rhs;
	}
	add.s32 	%r1488, %r1482, %r1487;
	add.s32 	%r1489, %r1488, %r1486;
	add.s32 	%r1490, %r1489, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1462, 30;
	shr.b32 	%rhs, %r1462, 2;
	add.u32 	%r1491, %lhs, %rhs;
	}
	xor.b32  	%r1492, %r1311, %r1287;
	xor.b32  	%r1493, %r1492, %r1383;
	xor.b32  	%r1494, %r1493, %r1453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1494, 1;
	shr.b32 	%rhs, %r1494, 31;
	add.u32 	%r1495, %lhs, %rhs;
	}
	add.s32 	%r1496, %r1463, %r1495;
	xor.b32  	%r1497, %r1476, %r1477;
	xor.b32  	%r1498, %r1491, %r1476;
	and.b32  	%r1499, %r1498, %r1497;
	xor.b32  	%r1500, %r1499, %r1476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 5;
	shr.b32 	%rhs, %r1490, 27;
	add.u32 	%r1501, %lhs, %rhs;
	}
	add.s32 	%r1502, %r1496, %r1501;
	add.s32 	%r1503, %r1502, %r1500;
	add.s32 	%r1504, %r1503, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 30;
	shr.b32 	%rhs, %r1476, 2;
	add.u32 	%r1505, %lhs, %rhs;
	}
	xor.b32  	%r1506, %r1323, %r1299;
	xor.b32  	%r1507, %r1506, %r1397;
	xor.b32  	%r1508, %r1507, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 1;
	shr.b32 	%rhs, %r1508, 31;
	add.u32 	%r1509, %lhs, %rhs;
	}
	add.s32 	%r1510, %r1477, %r1509;
	xor.b32  	%r1511, %r1490, %r1491;
	xor.b32  	%r1512, %r1505, %r1490;
	and.b32  	%r1513, %r1512, %r1511;
	xor.b32  	%r1514, %r1513, %r1490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 5;
	shr.b32 	%rhs, %r1504, 27;
	add.u32 	%r1515, %lhs, %rhs;
	}
	add.s32 	%r1516, %r1510, %r1515;
	add.s32 	%r1517, %r1516, %r1514;
	add.s32 	%r1518, %r1517, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 30;
	shr.b32 	%rhs, %r1490, 2;
	add.u32 	%r1519, %lhs, %rhs;
	}
	xor.b32  	%r1520, %r1335, %r1311;
	xor.b32  	%r1521, %r1520, %r1411;
	xor.b32  	%r1522, %r1521, %r1481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 1;
	shr.b32 	%rhs, %r1522, 31;
	add.u32 	%r1523, %lhs, %rhs;
	}
	add.s32 	%r1524, %r1491, %r1523;
	xor.b32  	%r1525, %r1504, %r1505;
	xor.b32  	%r1526, %r1519, %r1504;
	and.b32  	%r1527, %r1526, %r1525;
	xor.b32  	%r1528, %r1527, %r1504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 5;
	shr.b32 	%rhs, %r1518, 27;
	add.u32 	%r1529, %lhs, %rhs;
	}
	add.s32 	%r1530, %r1524, %r1529;
	add.s32 	%r1531, %r1530, %r1528;
	add.s32 	%r1532, %r1531, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 30;
	shr.b32 	%rhs, %r1504, 2;
	add.u32 	%r1533, %lhs, %rhs;
	}
	xor.b32  	%r1534, %r1347, %r1323;
	xor.b32  	%r1535, %r1534, %r1425;
	xor.b32  	%r1536, %r1535, %r1495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1536, 1;
	shr.b32 	%rhs, %r1536, 31;
	add.u32 	%r1537, %lhs, %rhs;
	}
	add.s32 	%r1538, %r1505, %r1537;
	xor.b32  	%r1539, %r1518, %r1519;
	xor.b32  	%r1540, %r1533, %r1518;
	and.b32  	%r1541, %r1540, %r1539;
	xor.b32  	%r1542, %r1541, %r1518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 5;
	shr.b32 	%rhs, %r1532, 27;
	add.u32 	%r1543, %lhs, %rhs;
	}
	add.s32 	%r1544, %r1538, %r1543;
	add.s32 	%r1545, %r1544, %r1542;
	add.s32 	%r1546, %r1545, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 30;
	shr.b32 	%rhs, %r1518, 2;
	add.u32 	%r1547, %lhs, %rhs;
	}
	xor.b32  	%r1548, %r1359, %r1335;
	xor.b32  	%r1549, %r1548, %r1439;
	xor.b32  	%r1550, %r1549, %r1509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 1;
	shr.b32 	%rhs, %r1550, 31;
	add.u32 	%r1551, %lhs, %rhs;
	}
	add.s32 	%r1552, %r1519, %r1551;
	xor.b32  	%r1553, %r1532, %r1533;
	xor.b32  	%r1554, %r1547, %r1532;
	and.b32  	%r1555, %r1554, %r1553;
	xor.b32  	%r1556, %r1555, %r1532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1546, 5;
	shr.b32 	%rhs, %r1546, 27;
	add.u32 	%r1557, %lhs, %rhs;
	}
	add.s32 	%r1558, %r1552, %r1557;
	add.s32 	%r1559, %r1558, %r1556;
	add.s32 	%r1560, %r1559, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 30;
	shr.b32 	%rhs, %r1532, 2;
	add.u32 	%r1561, %lhs, %rhs;
	}
	xor.b32  	%r1562, %r1371, %r1347;
	xor.b32  	%r1563, %r1562, %r1453;
	xor.b32  	%r1564, %r1563, %r1523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 1;
	shr.b32 	%rhs, %r1564, 31;
	add.u32 	%r1565, %lhs, %rhs;
	}
	add.s32 	%r1566, %r1533, %r1565;
	xor.b32  	%r1567, %r1546, %r1547;
	xor.b32  	%r1568, %r1561, %r1546;
	and.b32  	%r1569, %r1568, %r1567;
	xor.b32  	%r1570, %r1569, %r1546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 5;
	shr.b32 	%rhs, %r1560, 27;
	add.u32 	%r1571, %lhs, %rhs;
	}
	add.s32 	%r1572, %r1566, %r1571;
	add.s32 	%r1573, %r1572, %r1570;
	add.s32 	%r1574, %r1573, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1546, 30;
	shr.b32 	%rhs, %r1546, 2;
	add.u32 	%r1575, %lhs, %rhs;
	}
	xor.b32  	%r1576, %r1383, %r1359;
	xor.b32  	%r1577, %r1576, %r1467;
	xor.b32  	%r1578, %r1577, %r1537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 1;
	shr.b32 	%rhs, %r1578, 31;
	add.u32 	%r1579, %lhs, %rhs;
	}
	add.s32 	%r1580, %r1547, %r1579;
	xor.b32  	%r1581, %r1560, %r1561;
	xor.b32  	%r1582, %r1575, %r1560;
	and.b32  	%r1583, %r1582, %r1581;
	xor.b32  	%r1584, %r1583, %r1560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 5;
	shr.b32 	%rhs, %r1574, 27;
	add.u32 	%r1585, %lhs, %rhs;
	}
	add.s32 	%r1586, %r1580, %r1585;
	add.s32 	%r1587, %r1586, %r1584;
	add.s32 	%r1588, %r1587, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1560, 30;
	shr.b32 	%rhs, %r1560, 2;
	add.u32 	%r1589, %lhs, %rhs;
	}
	xor.b32  	%r1590, %r1397, %r1371;
	xor.b32  	%r1591, %r1590, %r1481;
	xor.b32  	%r1592, %r1591, %r1551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 1;
	shr.b32 	%rhs, %r1592, 31;
	add.u32 	%r1593, %lhs, %rhs;
	}
	add.s32 	%r1594, %r1561, %r1593;
	xor.b32  	%r1595, %r1574, %r1575;
	xor.b32  	%r1596, %r1589, %r1574;
	and.b32  	%r1597, %r1596, %r1595;
	xor.b32  	%r1598, %r1597, %r1574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1588, 5;
	shr.b32 	%rhs, %r1588, 27;
	add.u32 	%r1599, %lhs, %rhs;
	}
	add.s32 	%r1600, %r1594, %r1599;
	add.s32 	%r1601, %r1600, %r1598;
	add.s32 	%r1602, %r1601, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 30;
	shr.b32 	%rhs, %r1574, 2;
	add.u32 	%r1603, %lhs, %rhs;
	}
	xor.b32  	%r1604, %r1411, %r1383;
	xor.b32  	%r1605, %r1604, %r1495;
	xor.b32  	%r1606, %r1605, %r1565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 1;
	shr.b32 	%rhs, %r1606, 31;
	add.u32 	%r1607, %lhs, %rhs;
	}
	add.s32 	%r1608, %r1575, %r1607;
	xor.b32  	%r1609, %r1588, %r1589;
	xor.b32  	%r1610, %r1603, %r1588;
	and.b32  	%r1611, %r1610, %r1609;
	xor.b32  	%r1612, %r1611, %r1588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 5;
	shr.b32 	%rhs, %r1602, 27;
	add.u32 	%r1613, %lhs, %rhs;
	}
	add.s32 	%r1614, %r1608, %r1613;
	add.s32 	%r1615, %r1614, %r1612;
	add.s32 	%r1616, %r1615, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1588, 30;
	shr.b32 	%rhs, %r1588, 2;
	add.u32 	%r1617, %lhs, %rhs;
	}
	xor.b32  	%r1618, %r1425, %r1397;
	xor.b32  	%r1619, %r1618, %r1509;
	xor.b32  	%r1620, %r1619, %r1579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1620, 1;
	shr.b32 	%rhs, %r1620, 31;
	add.u32 	%r1621, %lhs, %rhs;
	}
	add.s32 	%r1622, %r1589, %r1621;
	xor.b32  	%r1623, %r1602, %r1603;
	xor.b32  	%r1624, %r1617, %r1602;
	and.b32  	%r1625, %r1624, %r1623;
	xor.b32  	%r1626, %r1625, %r1602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 5;
	shr.b32 	%rhs, %r1616, 27;
	add.u32 	%r1627, %lhs, %rhs;
	}
	add.s32 	%r1628, %r1622, %r1627;
	add.s32 	%r1629, %r1628, %r1626;
	add.s32 	%r1630, %r1629, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1602, 30;
	shr.b32 	%rhs, %r1602, 2;
	add.u32 	%r1631, %lhs, %rhs;
	}
	xor.b32  	%r1632, %r1439, %r1411;
	xor.b32  	%r1633, %r1632, %r1523;
	xor.b32  	%r1634, %r1633, %r1593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 1;
	shr.b32 	%rhs, %r1634, 31;
	add.u32 	%r1635, %lhs, %rhs;
	}
	add.s32 	%r1636, %r1603, %r1635;
	xor.b32  	%r1637, %r1616, %r1617;
	xor.b32  	%r1638, %r1631, %r1616;
	and.b32  	%r1639, %r1638, %r1637;
	xor.b32  	%r1640, %r1639, %r1616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1630, 5;
	shr.b32 	%rhs, %r1630, 27;
	add.u32 	%r1641, %lhs, %rhs;
	}
	add.s32 	%r1642, %r1636, %r1641;
	add.s32 	%r1643, %r1642, %r1640;
	add.s32 	%r1644, %r1643, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 30;
	shr.b32 	%rhs, %r1616, 2;
	add.u32 	%r1645, %lhs, %rhs;
	}
	xor.b32  	%r1646, %r1453, %r1425;
	xor.b32  	%r1647, %r1646, %r1537;
	xor.b32  	%r1648, %r1647, %r1607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 1;
	shr.b32 	%rhs, %r1648, 31;
	add.u32 	%r1649, %lhs, %rhs;
	}
	add.s32 	%r1650, %r1617, %r1649;
	xor.b32  	%r1651, %r1630, %r1631;
	xor.b32  	%r1652, %r1645, %r1630;
	and.b32  	%r1653, %r1652, %r1651;
	xor.b32  	%r1654, %r1653, %r1630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1644, 5;
	shr.b32 	%rhs, %r1644, 27;
	add.u32 	%r1655, %lhs, %rhs;
	}
	add.s32 	%r1656, %r1650, %r1655;
	add.s32 	%r1657, %r1656, %r1654;
	add.s32 	%r1658, %r1657, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1630, 30;
	shr.b32 	%rhs, %r1630, 2;
	add.u32 	%r1659, %lhs, %rhs;
	}
	xor.b32  	%r1660, %r1467, %r1439;
	xor.b32  	%r1661, %r1660, %r1551;
	xor.b32  	%r1662, %r1661, %r1621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1662, 1;
	shr.b32 	%rhs, %r1662, 31;
	add.u32 	%r1663, %lhs, %rhs;
	}
	add.s32 	%r1664, %r1631, %r1663;
	xor.b32  	%r1665, %r1644, %r1645;
	xor.b32  	%r1666, %r1665, %r1659;
	add.s32 	%r1667, %r1664, %r1666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 5;
	shr.b32 	%rhs, %r1658, 27;
	add.u32 	%r1668, %lhs, %rhs;
	}
	add.s32 	%r1669, %r1667, %r1668;
	add.s32 	%r1670, %r1669, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1644, 30;
	shr.b32 	%rhs, %r1644, 2;
	add.u32 	%r1671, %lhs, %rhs;
	}
	xor.b32  	%r1672, %r1481, %r1453;
	xor.b32  	%r1673, %r1672, %r1565;
	xor.b32  	%r1674, %r1673, %r1635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 1;
	shr.b32 	%rhs, %r1674, 31;
	add.u32 	%r1675, %lhs, %rhs;
	}
	add.s32 	%r1676, %r1645, %r1675;
	xor.b32  	%r1677, %r1658, %r1659;
	xor.b32  	%r1678, %r1677, %r1671;
	add.s32 	%r1679, %r1676, %r1678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 5;
	shr.b32 	%rhs, %r1670, 27;
	add.u32 	%r1680, %lhs, %rhs;
	}
	add.s32 	%r1681, %r1679, %r1680;
	add.s32 	%r1682, %r1681, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 30;
	shr.b32 	%rhs, %r1658, 2;
	add.u32 	%r1683, %lhs, %rhs;
	}
	xor.b32  	%r1684, %r1495, %r1467;
	xor.b32  	%r1685, %r1684, %r1579;
	xor.b32  	%r1686, %r1685, %r1649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 1;
	shr.b32 	%rhs, %r1686, 31;
	add.u32 	%r1687, %lhs, %rhs;
	}
	add.s32 	%r1688, %r1659, %r1687;
	xor.b32  	%r1689, %r1670, %r1671;
	xor.b32  	%r1690, %r1689, %r1683;
	add.s32 	%r1691, %r1688, %r1690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 5;
	shr.b32 	%rhs, %r1682, 27;
	add.u32 	%r1692, %lhs, %rhs;
	}
	add.s32 	%r1693, %r1691, %r1692;
	add.s32 	%r1694, %r1693, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 30;
	shr.b32 	%rhs, %r1670, 2;
	add.u32 	%r1695, %lhs, %rhs;
	}
	xor.b32  	%r1696, %r1509, %r1481;
	xor.b32  	%r1697, %r1696, %r1593;
	xor.b32  	%r1698, %r1697, %r1663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1698, 1;
	shr.b32 	%rhs, %r1698, 31;
	add.u32 	%r1699, %lhs, %rhs;
	}
	add.s32 	%r1700, %r1671, %r1699;
	xor.b32  	%r1701, %r1682, %r1683;
	xor.b32  	%r1702, %r1701, %r1695;
	add.s32 	%r1703, %r1700, %r1702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1694, 5;
	shr.b32 	%rhs, %r1694, 27;
	add.u32 	%r1704, %lhs, %rhs;
	}
	add.s32 	%r1705, %r1703, %r1704;
	add.s32 	%r1706, %r1705, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 30;
	shr.b32 	%rhs, %r1682, 2;
	add.u32 	%r1707, %lhs, %rhs;
	}
	xor.b32  	%r1708, %r1523, %r1495;
	xor.b32  	%r1709, %r1708, %r1607;
	xor.b32  	%r1710, %r1709, %r1675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 1;
	shr.b32 	%rhs, %r1710, 31;
	add.u32 	%r1711, %lhs, %rhs;
	}
	add.s32 	%r1712, %r1683, %r1711;
	xor.b32  	%r1713, %r1694, %r1695;
	xor.b32  	%r1714, %r1713, %r1707;
	add.s32 	%r1715, %r1712, %r1714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 5;
	shr.b32 	%rhs, %r1706, 27;
	add.u32 	%r1716, %lhs, %rhs;
	}
	add.s32 	%r1717, %r1715, %r1716;
	add.s32 	%r1718, %r1717, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1694, 30;
	shr.b32 	%rhs, %r1694, 2;
	add.u32 	%r1719, %lhs, %rhs;
	}
	xor.b32  	%r1720, %r1537, %r1509;
	xor.b32  	%r1721, %r1720, %r1621;
	xor.b32  	%r1722, %r1721, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1722, 1;
	shr.b32 	%rhs, %r1722, 31;
	add.u32 	%r1723, %lhs, %rhs;
	}
	add.s32 	%r1724, %r1695, %r1723;
	xor.b32  	%r1725, %r1706, %r1707;
	xor.b32  	%r1726, %r1725, %r1719;
	add.s32 	%r1727, %r1724, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1718, 5;
	shr.b32 	%rhs, %r1718, 27;
	add.u32 	%r1728, %lhs, %rhs;
	}
	add.s32 	%r1729, %r1727, %r1728;
	add.s32 	%r1730, %r1729, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1706, 30;
	shr.b32 	%rhs, %r1706, 2;
	add.u32 	%r1731, %lhs, %rhs;
	}
	xor.b32  	%r1732, %r1551, %r1523;
	xor.b32  	%r1733, %r1732, %r1635;
	xor.b32  	%r1734, %r1733, %r1699;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1734, 1;
	shr.b32 	%rhs, %r1734, 31;
	add.u32 	%r1735, %lhs, %rhs;
	}
	add.s32 	%r1736, %r1707, %r1735;
	xor.b32  	%r1737, %r1718, %r1719;
	xor.b32  	%r1738, %r1737, %r1731;
	add.s32 	%r1739, %r1736, %r1738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 5;
	shr.b32 	%rhs, %r1730, 27;
	add.u32 	%r1740, %lhs, %rhs;
	}
	add.s32 	%r1741, %r1739, %r1740;
	add.s32 	%r1742, %r1741, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1718, 30;
	shr.b32 	%rhs, %r1718, 2;
	add.u32 	%r1743, %lhs, %rhs;
	}
	xor.b32  	%r1744, %r1565, %r1537;
	xor.b32  	%r1745, %r1744, %r1649;
	xor.b32  	%r1746, %r1745, %r1711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1746, 1;
	shr.b32 	%rhs, %r1746, 31;
	add.u32 	%r1747, %lhs, %rhs;
	}
	add.s32 	%r1748, %r1719, %r1747;
	xor.b32  	%r1749, %r1730, %r1731;
	xor.b32  	%r1750, %r1749, %r1743;
	add.s32 	%r1751, %r1748, %r1750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 5;
	shr.b32 	%rhs, %r1742, 27;
	add.u32 	%r1752, %lhs, %rhs;
	}
	add.s32 	%r1753, %r1751, %r1752;
	add.s32 	%r1754, %r1753, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 30;
	shr.b32 	%rhs, %r1730, 2;
	add.u32 	%r1755, %lhs, %rhs;
	}
	xor.b32  	%r1756, %r1579, %r1551;
	xor.b32  	%r1757, %r1756, %r1663;
	xor.b32  	%r1758, %r1757, %r1723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1758, 1;
	shr.b32 	%rhs, %r1758, 31;
	add.u32 	%r1759, %lhs, %rhs;
	}
	add.s32 	%r1760, %r1731, %r1759;
	xor.b32  	%r1761, %r1742, %r1743;
	xor.b32  	%r1762, %r1761, %r1755;
	add.s32 	%r1763, %r1760, %r1762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 5;
	shr.b32 	%rhs, %r1754, 27;
	add.u32 	%r1764, %lhs, %rhs;
	}
	add.s32 	%r1765, %r1763, %r1764;
	add.s32 	%r1766, %r1765, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 30;
	shr.b32 	%rhs, %r1742, 2;
	add.u32 	%r1767, %lhs, %rhs;
	}
	xor.b32  	%r1768, %r1593, %r1565;
	xor.b32  	%r1769, %r1768, %r1675;
	xor.b32  	%r1770, %r1769, %r1735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1770, 1;
	shr.b32 	%rhs, %r1770, 31;
	add.u32 	%r1771, %lhs, %rhs;
	}
	add.s32 	%r1772, %r1743, %r1771;
	xor.b32  	%r1773, %r1754, %r1755;
	xor.b32  	%r1774, %r1773, %r1767;
	add.s32 	%r1775, %r1772, %r1774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 5;
	shr.b32 	%rhs, %r1766, 27;
	add.u32 	%r1776, %lhs, %rhs;
	}
	add.s32 	%r1777, %r1775, %r1776;
	add.s32 	%r1778, %r1777, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 30;
	shr.b32 	%rhs, %r1754, 2;
	add.u32 	%r1779, %lhs, %rhs;
	}
	xor.b32  	%r1780, %r1607, %r1579;
	xor.b32  	%r1781, %r1780, %r1687;
	xor.b32  	%r1782, %r1781, %r1747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1782, 1;
	shr.b32 	%rhs, %r1782, 31;
	add.u32 	%r1783, %lhs, %rhs;
	}
	add.s32 	%r1784, %r1755, %r1783;
	xor.b32  	%r1785, %r1766, %r1767;
	xor.b32  	%r1786, %r1785, %r1779;
	add.s32 	%r1787, %r1784, %r1786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 5;
	shr.b32 	%rhs, %r1778, 27;
	add.u32 	%r1788, %lhs, %rhs;
	}
	add.s32 	%r1789, %r1787, %r1788;
	add.s32 	%r1790, %r1789, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 30;
	shr.b32 	%rhs, %r1766, 2;
	add.u32 	%r1791, %lhs, %rhs;
	}
	xor.b32  	%r1792, %r1621, %r1593;
	xor.b32  	%r1793, %r1792, %r1699;
	xor.b32  	%r1794, %r1793, %r1759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1794, 1;
	shr.b32 	%rhs, %r1794, 31;
	add.u32 	%r1795, %lhs, %rhs;
	}
	add.s32 	%r1796, %r1767, %r1795;
	xor.b32  	%r1797, %r1778, %r1779;
	xor.b32  	%r1798, %r1797, %r1791;
	add.s32 	%r1799, %r1796, %r1798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 5;
	shr.b32 	%rhs, %r1790, 27;
	add.u32 	%r1800, %lhs, %rhs;
	}
	add.s32 	%r1801, %r1799, %r1800;
	add.s32 	%r1802, %r1801, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1778, 30;
	shr.b32 	%rhs, %r1778, 2;
	add.u32 	%r1803, %lhs, %rhs;
	}
	xor.b32  	%r1804, %r1635, %r1607;
	xor.b32  	%r1805, %r1804, %r1711;
	xor.b32  	%r1806, %r1805, %r1771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 1;
	shr.b32 	%rhs, %r1806, 31;
	add.u32 	%r1807, %lhs, %rhs;
	}
	add.s32 	%r1808, %r1779, %r1807;
	xor.b32  	%r1809, %r1790, %r1791;
	xor.b32  	%r1810, %r1809, %r1803;
	add.s32 	%r1811, %r1808, %r1810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 5;
	shr.b32 	%rhs, %r1802, 27;
	add.u32 	%r1812, %lhs, %rhs;
	}
	add.s32 	%r1813, %r1811, %r1812;
	add.s32 	%r1814, %r1813, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 30;
	shr.b32 	%rhs, %r1790, 2;
	add.u32 	%r1815, %lhs, %rhs;
	}
	xor.b32  	%r1816, %r1649, %r1621;
	xor.b32  	%r1817, %r1816, %r1723;
	xor.b32  	%r1818, %r1817, %r1783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 1;
	shr.b32 	%rhs, %r1818, 31;
	add.u32 	%r1819, %lhs, %rhs;
	}
	add.s32 	%r1820, %r1791, %r1819;
	xor.b32  	%r1821, %r1802, %r1803;
	xor.b32  	%r1822, %r1821, %r1815;
	add.s32 	%r1823, %r1820, %r1822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 5;
	shr.b32 	%rhs, %r1814, 27;
	add.u32 	%r1824, %lhs, %rhs;
	}
	add.s32 	%r1825, %r1823, %r1824;
	add.s32 	%r1826, %r1825, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 30;
	shr.b32 	%rhs, %r1802, 2;
	add.u32 	%r1827, %lhs, %rhs;
	}
	xor.b32  	%r1828, %r1663, %r1635;
	xor.b32  	%r1829, %r1828, %r1735;
	xor.b32  	%r1830, %r1829, %r1795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 1;
	shr.b32 	%rhs, %r1830, 31;
	add.u32 	%r1831, %lhs, %rhs;
	}
	add.s32 	%r1832, %r1803, %r1831;
	xor.b32  	%r1833, %r1814, %r1815;
	xor.b32  	%r1834, %r1833, %r1827;
	add.s32 	%r1835, %r1832, %r1834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 5;
	shr.b32 	%rhs, %r1826, 27;
	add.u32 	%r1836, %lhs, %rhs;
	}
	add.s32 	%r1837, %r1835, %r1836;
	add.s32 	%r1838, %r1837, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 30;
	shr.b32 	%rhs, %r1814, 2;
	add.u32 	%r1839, %lhs, %rhs;
	}
	xor.b32  	%r1840, %r1675, %r1649;
	xor.b32  	%r1841, %r1840, %r1747;
	xor.b32  	%r1842, %r1841, %r1807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1842, 1;
	shr.b32 	%rhs, %r1842, 31;
	add.u32 	%r1843, %lhs, %rhs;
	}
	add.s32 	%r1844, %r1815, %r1843;
	xor.b32  	%r1845, %r1826, %r1827;
	xor.b32  	%r1846, %r1845, %r1839;
	add.s32 	%r1847, %r1844, %r1846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 5;
	shr.b32 	%rhs, %r1838, 27;
	add.u32 	%r1848, %lhs, %rhs;
	}
	add.s32 	%r1849, %r1847, %r1848;
	add.s32 	%r1850, %r1849, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 30;
	shr.b32 	%rhs, %r1826, 2;
	add.u32 	%r1851, %lhs, %rhs;
	}
	xor.b32  	%r1852, %r1687, %r1663;
	xor.b32  	%r1853, %r1852, %r1759;
	xor.b32  	%r1854, %r1853, %r1819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1854, 1;
	shr.b32 	%rhs, %r1854, 31;
	add.u32 	%r1855, %lhs, %rhs;
	}
	add.s32 	%r1856, %r1827, %r1855;
	xor.b32  	%r1857, %r1838, %r1839;
	xor.b32  	%r1858, %r1857, %r1851;
	add.s32 	%r1859, %r1856, %r1858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1850, 5;
	shr.b32 	%rhs, %r1850, 27;
	add.u32 	%r1860, %lhs, %rhs;
	}
	add.s32 	%r1861, %r1859, %r1860;
	add.s32 	%r1862, %r1861, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1838, 30;
	shr.b32 	%rhs, %r1838, 2;
	add.u32 	%r1863, %lhs, %rhs;
	}
	xor.b32  	%r1864, %r1699, %r1675;
	xor.b32  	%r1865, %r1864, %r1771;
	xor.b32  	%r1866, %r1865, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1866, 1;
	shr.b32 	%rhs, %r1866, 31;
	add.u32 	%r1867, %lhs, %rhs;
	}
	add.s32 	%r1868, %r1839, %r1867;
	xor.b32  	%r1869, %r1850, %r1851;
	xor.b32  	%r1870, %r1869, %r1863;
	add.s32 	%r1871, %r1868, %r1870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1862, 5;
	shr.b32 	%rhs, %r1862, 27;
	add.u32 	%r1872, %lhs, %rhs;
	}
	add.s32 	%r1873, %r1871, %r1872;
	add.s32 	%r1874, %r1873, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1850, 30;
	shr.b32 	%rhs, %r1850, 2;
	add.u32 	%r1875, %lhs, %rhs;
	}
	xor.b32  	%r1876, %r1711, %r1687;
	xor.b32  	%r1877, %r1876, %r1783;
	xor.b32  	%r1878, %r1877, %r1843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 1;
	shr.b32 	%rhs, %r1878, 31;
	add.u32 	%r1879, %lhs, %rhs;
	}
	add.s32 	%r1880, %r1851, %r1879;
	xor.b32  	%r1881, %r1862, %r1863;
	xor.b32  	%r1882, %r1881, %r1875;
	add.s32 	%r1883, %r1880, %r1882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 5;
	shr.b32 	%rhs, %r1874, 27;
	add.u32 	%r1884, %lhs, %rhs;
	}
	add.s32 	%r1885, %r1883, %r1884;
	add.s32 	%r1886, %r1885, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1862, 30;
	shr.b32 	%rhs, %r1862, 2;
	add.u32 	%r1887, %lhs, %rhs;
	}
	xor.b32  	%r1888, %r1723, %r1699;
	xor.b32  	%r1889, %r1888, %r1795;
	xor.b32  	%r1890, %r1889, %r1855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1890, 1;
	shr.b32 	%rhs, %r1890, 31;
	add.u32 	%r1891, %lhs, %rhs;
	}
	xor.b32  	%r1892, %r1874, %r1875;
	xor.b32  	%r1893, %r1892, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1886, 5;
	shr.b32 	%rhs, %r1886, 27;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 30;
	shr.b32 	%rhs, %r1874, 2;
	add.u32 	%r1895, %lhs, %rhs;
	}
	add.s32 	%r1896, %r3, %r1863;
	add.s32 	%r1897, %r1896, %r1891;
	add.s32 	%r1898, %r1897, %r1893;
	add.s32 	%r1899, %r1898, %r1894;
	add.s32 	%r1917, %r1899, -899497514;
	add.s32 	%r1916, %r1886, %r11;
	add.s32 	%r1915, %r1895, %r10;
	add.s32 	%r1914, %r1887, %r9;
	add.s32 	%r1913, %r1875, %r8;
	xor.b32  	%r1922, %r1917, %r1922;
	xor.b32  	%r1921, %r1916, %r1921;
	xor.b32  	%r1920, %r1915, %r1920;
	xor.b32  	%r1919, %r1914, %r1919;
	xor.b32  	%r1918, %r1913, %r1918;
	add.s32 	%r1907, %r1907, 1;
	setp.lt.u32	%p3, %r1907, %r57;
	@%p3 bra 	BB7_4;

BB7_5:
	st.global.u32 	[%rd1], %r1917;
	st.global.u32 	[%rd1+4], %r1916;
	st.global.u32 	[%rd1+8], %r1915;
	st.global.u32 	[%rd1+12], %r1914;
	st.global.u32 	[%rd1+16], %r1913;
	st.global.u32 	[%rd1+40], %r1922;
	st.global.u32 	[%rd1+44], %r1921;
	st.global.u32 	[%rd1+48], %r1920;
	st.global.u32 	[%rd1+52], %r1919;
	st.global.u32 	[%rd1+56], %r1918;
	add.s32 	%r1906, %r1906, 5;
	setp.lt.u32	%p4, %r1906, 8;
	@%p4 bra 	BB7_2;

BB7_6:
	ret;
}

	// .globl	m15300_comp
.entry m15300_comp(
	.param .u64 .ptr .global .align 4 m15300_comp_param_0,
	.param .u64 .ptr .global .align 4 m15300_comp_param_1,
	.param .u64 .ptr .global .align 4 m15300_comp_param_2,
	.param .u64 .ptr .global .align 4 m15300_comp_param_3,
	.param .u64 .ptr .global .align 4 m15300_comp_param_4,
	.param .u64 .ptr .global .align 1 m15300_comp_param_5,
	.param .u64 .ptr .global .align 4 m15300_comp_param_6,
	.param .u64 .ptr .global .align 4 m15300_comp_param_7,
	.param .u64 .ptr .global .align 4 m15300_comp_param_8,
	.param .u64 .ptr .global .align 4 m15300_comp_param_9,
	.param .u64 .ptr .global .align 4 m15300_comp_param_10,
	.param .u64 .ptr .global .align 4 m15300_comp_param_11,
	.param .u64 .ptr .global .align 4 m15300_comp_param_12,
	.param .u64 .ptr .global .align 4 m15300_comp_param_13,
	.param .u64 .ptr .global .align 8 m15300_comp_param_14,
	.param .u64 .ptr .global .align 4 m15300_comp_param_15,
	.param .u64 .ptr .global .align 4 m15300_comp_param_16,
	.param .u64 .ptr .global .align 4 m15300_comp_param_17,
	.param .u64 .ptr .global .align 4 m15300_comp_param_18,
	.param .u64 .ptr .global .align 4 m15300_comp_param_19,
	.param .u64 .ptr .global .align 16 m15300_comp_param_20,
	.param .u64 .ptr .global .align 16 m15300_comp_param_21,
	.param .u64 .ptr .global .align 16 m15300_comp_param_22,
	.param .u64 .ptr .global .align 16 m15300_comp_param_23,
	.param .u32 m15300_comp_param_24,
	.param .u32 m15300_comp_param_25,
	.param .u32 m15300_comp_param_26,
	.param .u32 m15300_comp_param_27,
	.param .u32 m15300_comp_param_28,
	.param .u32 m15300_comp_param_29,
	.param .u32 m15300_comp_param_30,
	.param .u32 m15300_comp_param_31,
	.param .u32 m15300_comp_param_32,
	.param .u32 m15300_comp_param_33,
	.param .u64 m15300_comp_param_34
)
{
	.local .align 8 .b8 	__local_depot8[104];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b32 	%r<13280>;
	.reg .b64 	%rd<1603>;
	// demoted variable
	.shared .align 4 .b8 m15300_comp$s_SPtrans[2048];
	// demoted variable
	.shared .align 4 .b8 m15300_comp$s_skb[2048];

	mov.u64 	%SPL, __local_depot8;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [m15300_comp_param_4];
	ld.param.u64 	%rd10, [m15300_comp_param_18];
	ld.param.u32 	%r115, [m15300_comp_param_32];
	ld.param.u64 	%rd12, [m15300_comp_param_34];
	add.u64 	%rd13, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd13;
	mov.u32 	%r116, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.b32	%r117, %envreg3;
	mad.lo.s32 	%r118, %r116, %r1, %r117;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r118, %r2;
	cvt.s64.s32	%rd2, %r3;
	setp.gt.u32	%p1, %r2, 63;
	@%p1 bra 	BB8_3;

	cvt.s64.s32	%rd1602, %r2;
	cvt.s64.s32	%rd4, %r1;

BB8_2:
	and.b64  	%rd14, %rd1602, 4294967295;
	shl.b64 	%rd15, %rd14, 2;
	mov.u64 	%rd16, c_SPtrans;
	add.s64 	%rd17, %rd16, %rd15;
	ld.const.u32 	%r119, [%rd17];
	mov.u64 	%rd18, m15300_comp$s_SPtrans;
	add.s64 	%rd19, %rd18, %rd15;
	st.shared.u32 	[%rd19], %r119;
	ld.const.u32 	%r120, [%rd17+256];
	st.shared.u32 	[%rd19+256], %r120;
	ld.const.u32 	%r121, [%rd17+512];
	st.shared.u32 	[%rd19+512], %r121;
	ld.const.u32 	%r122, [%rd17+768];
	st.shared.u32 	[%rd19+768], %r122;
	ld.const.u32 	%r123, [%rd17+1024];
	st.shared.u32 	[%rd19+1024], %r123;
	ld.const.u32 	%r124, [%rd17+1280];
	st.shared.u32 	[%rd19+1280], %r124;
	ld.const.u32 	%r125, [%rd17+1536];
	st.shared.u32 	[%rd19+1536], %r125;
	ld.const.u32 	%r126, [%rd17+1792];
	st.shared.u32 	[%rd19+1792], %r126;
	mov.u64 	%rd20, c_skb;
	add.s64 	%rd21, %rd20, %rd15;
	ld.const.u32 	%r127, [%rd21];
	mov.u64 	%rd22, m15300_comp$s_skb;
	add.s64 	%rd23, %rd22, %rd15;
	st.shared.u32 	[%rd23], %r127;
	ld.const.u32 	%r128, [%rd21+256];
	st.shared.u32 	[%rd23+256], %r128;
	ld.const.u32 	%r129, [%rd21+512];
	st.shared.u32 	[%rd23+512], %r129;
	ld.const.u32 	%r130, [%rd21+768];
	st.shared.u32 	[%rd23+768], %r130;
	ld.const.u32 	%r131, [%rd21+1024];
	st.shared.u32 	[%rd23+1024], %r131;
	ld.const.u32 	%r132, [%rd21+1280];
	st.shared.u32 	[%rd23+1280], %r132;
	ld.const.u32 	%r133, [%rd21+1536];
	st.shared.u32 	[%rd23+1536], %r133;
	ld.const.u32 	%r134, [%rd21+1792];
	st.shared.u32 	[%rd23+1792], %r134;
	add.s64 	%rd1602, %rd14, %rd4;
	cvt.u32.u64	%r135, %rd1602;
	setp.lt.u32	%p2, %r135, 64;
	@%p2 bra 	BB8_2;

BB8_3:
	bar.sync 	0;
	setp.ge.u64	%p3, %rd2, %rd12;
	@%p3 bra 	BB8_12;

	mul.wide.s32 	%rd24, %r3, 140;
	add.s64 	%rd25, %rd7, %rd24;
	ld.global.u32 	%r137, [%rd25+80];
	// inline asm
	prmt.b32 %r136, %r137, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r139, [%rd25+84];
	// inline asm
	prmt.b32 %r138, %r139, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r141, [%rd25+88];
	// inline asm
	prmt.b32 %r140, %r141, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r143, [%rd25+92];
	// inline asm
	prmt.b32 %r142, %r143, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r145, [%rd25+96];
	// inline asm
	prmt.b32 %r144, %r145, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r147, [%rd25+100];
	// inline asm
	prmt.b32 %r146, %r147, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r149, [%rd25+104];
	// inline asm
	prmt.b32 %r13278, %r149, 0, 0x0123;
	// inline asm
	ld.global.u32 	%r151, [%rd25+108];
	// inline asm
	prmt.b32 %r13279, %r151, 0, 0x0123;
	// inline asm
	shr.u32 	%r155, %r138, 4;
	xor.b32  	%r156, %r155, %r136;
	and.b32  	%r157, %r156, 252645135;
	xor.b32  	%r158, %r157, %r136;
	shl.b32 	%r159, %r157, 4;
	xor.b32  	%r160, %r159, %r138;
	shl.b32 	%r161, %r158, 18;
	xor.b32  	%r162, %r161, %r158;
	and.b32  	%r163, %r162, -859045888;
	xor.b32  	%r164, %r163, %r158;
	shr.u32 	%r165, %r163, 18;
	xor.b32  	%r166, %r164, %r165;
	shl.b32 	%r167, %r160, 18;
	xor.b32  	%r168, %r167, %r160;
	and.b32  	%r169, %r168, -859045888;
	xor.b32  	%r170, %r169, %r160;
	shr.u32 	%r171, %r169, 18;
	xor.b32  	%r172, %r170, %r171;
	shr.u32 	%r173, %r172, 1;
	xor.b32  	%r174, %r173, %r166;
	and.b32  	%r175, %r174, 1431655765;
	xor.b32  	%r176, %r175, %r166;
	shl.b32 	%r177, %r175, 1;
	xor.b32  	%r178, %r177, %r172;
	shr.u32 	%r179, %r176, 8;
	xor.b32  	%r180, %r179, %r178;
	and.b32  	%r181, %r180, 16711935;
	xor.b32  	%r182, %r181, %r178;
	shl.b32 	%r183, %r181, 8;
	xor.b32  	%r184, %r183, %r176;
	shr.u32 	%r185, %r182, 1;
	xor.b32  	%r186, %r185, %r184;
	and.b32  	%r187, %r186, 1431655765;
	xor.b32  	%r188, %r187, %r184;
	shl.b32 	%r189, %r187, 1;
	xor.b32  	%r190, %r189, %r182;
	and.b32  	%r191, %r190, 255;
	shl.b32 	%r192, %r191, 16;
	and.b32  	%r193, %r190, 65280;
	and.b32  	%r194, %r190, 16711680;
	bfe.u32 	%r195, %r190, 16, 8;
	and.b32  	%r196, %r188, -268435456;
	shr.u32 	%r197, %r196, 4;
	or.b32  	%r198, %r197, %r193;
	or.b32  	%r199, %r198, %r192;
	or.b32  	%r200, %r199, %r195;
	and.b32  	%r201, %r188, 268435454;
	bfe.u32 	%r202, %r188, 1, 27;
	shl.b32 	%r203, %r188, 27;
	or.b32  	%r204, %r202, %r203;
	shr.u32 	%r205, %r200, 9;
	shr.u32 	%r206, %r200, 1;
	shl.b32 	%r207, %r194, 11;
	or.b32  	%r208, %r206, %r207;
	shr.u32 	%r209, %r204, 22;
	shr.u32 	%r210, %r188, 8;
	shr.u32 	%r211, %r204, 21;
	bfe.u32 	%r212, %r201, 1, 6;
	mul.wide.u32 	%rd26, %r212, 4;
	mov.u64 	%rd27, m15300_comp$s_skb;
	add.s64 	%rd28, %rd27, %rd26;
	bfe.u32 	%r213, %r204, 6, 2;
	and.b32  	%r214, %r210, 60;
	or.b32  	%r215, %r213, %r214;
	mul.wide.u32 	%rd29, %r215, 4;
	add.s64 	%rd30, %rd27, 256;
	add.s64 	%rd31, %rd30, %rd29;
	ld.shared.u32 	%r216, [%rd31];
	ld.shared.u32 	%r217, [%rd28];
	or.b32  	%r218, %r216, %r217;
	bfe.u32 	%r219, %r204, 13, 4;
	shr.u32 	%r220, %r188, 15;
	and.b32  	%r221, %r220, 48;
	or.b32  	%r222, %r219, %r221;
	mul.wide.u32 	%rd32, %r222, 4;
	add.s64 	%rd33, %rd27, 512;
	add.s64 	%rd34, %rd33, %rd32;
	ld.shared.u32 	%r223, [%rd34];
	or.b32  	%r224, %r218, %r223;
	bfe.u32 	%r225, %r136, 21, 1;
	and.b32  	%r226, %r211, 6;
	or.b32  	%r227, %r226, %r225;
	and.b32  	%r228, %r209, 56;
	or.b32  	%r229, %r227, %r228;
	mul.wide.u32 	%rd35, %r229, 4;
	add.s64 	%rd36, %rd27, 768;
	add.s64 	%rd37, %rd36, %rd35;
	ld.shared.u32 	%r230, [%rd37];
	or.b32  	%r231, %r224, %r230;
	shr.u32 	%r232, %r208, 22;
	bfe.u32 	%r233, %r200, 1, 6;
	mul.wide.u32 	%rd38, %r233, 4;
	add.s64 	%rd39, %rd27, 1024;
	add.s64 	%rd40, %rd39, %rd38;
	bfe.u32 	%r234, %r208, 7, 2;
	and.b32  	%r235, %r205, 60;
	or.b32  	%r236, %r235, %r234;
	mul.wide.u32 	%rd41, %r236, 4;
	add.s64 	%rd42, %rd27, 1280;
	add.s64 	%rd43, %rd42, %rd41;
	ld.shared.u32 	%r237, [%rd43];
	ld.shared.u32 	%r238, [%rd40];
	or.b32  	%r239, %r237, %r238;
	bfe.u32 	%r240, %r208, 15, 6;
	mul.wide.u32 	%rd44, %r240, 4;
	add.s64 	%rd45, %rd27, 1536;
	add.s64 	%rd46, %rd45, %rd44;
	ld.shared.u32 	%r241, [%rd46];
	or.b32  	%r242, %r239, %r241;
	bfe.u32 	%r243, %r199, 22, 4;
	and.b32  	%r244, %r232, 48;
	or.b32  	%r245, %r243, %r244;
	mul.wide.u32 	%rd47, %r245, 4;
	add.s64 	%rd48, %rd27, 1792;
	add.s64 	%rd49, %rd48, %rd47;
	ld.shared.u32 	%r246, [%rd49];
	or.b32  	%r247, %r242, %r246;
	and.b32  	%r248, %r231, 65535;
	prmt.b32 	%r249, %r247, %r248, 4180;
	shr.u32 	%r250, %r231, 16;
	and.b32  	%r251, %r247, -65536;
	or.b32  	%r252, %r251, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 2;
	shr.b32 	%rhs, %r249, 30;
	add.u32 	%r6, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r252, 2;
	shr.b32 	%rhs, %r252, 30;
	add.u32 	%r7, %lhs, %rhs;
	}
	and.b32  	%r253, %r208, 268435454;
	and.b32  	%r254, %r204, 268435454;
	bfe.u32 	%r255, %r204, 1, 27;
	shl.b32 	%r256, %r201, 26;
	or.b32  	%r257, %r255, %r256;
	bfe.u32 	%r258, %r208, 9, 19;
	bfe.u32 	%r259, %r208, 1, 27;
	shl.b32 	%r260, %r206, 27;
	or.b32  	%r261, %r259, %r260;
	shr.u32 	%r262, %r257, 22;
	shr.u32 	%r263, %r188, 9;
	shr.u32 	%r264, %r257, 21;
	shr.u32 	%r265, %r188, 22;
	bfe.u32 	%r266, %r254, 1, 6;
	mul.wide.u32 	%rd50, %r266, 4;
	add.s64 	%rd51, %rd27, %rd50;
	bfe.u32 	%r267, %r257, 6, 2;
	and.b32  	%r268, %r263, 60;
	or.b32  	%r269, %r267, %r268;
	mul.wide.u32 	%rd52, %r269, 4;
	add.s64 	%rd53, %rd30, %rd52;
	ld.shared.u32 	%r270, [%rd53];
	ld.shared.u32 	%r271, [%rd51];
	or.b32  	%r272, %r270, %r271;
	bfe.u32 	%r273, %r257, 13, 4;
	shr.u32 	%r274, %r188, 16;
	and.b32  	%r275, %r274, 48;
	or.b32  	%r276, %r273, %r275;
	mul.wide.u32 	%rd54, %r276, 4;
	add.s64 	%rd55, %rd33, %rd54;
	ld.shared.u32 	%r277, [%rd55];
	or.b32  	%r278, %r272, %r277;
	bfe.u32 	%r279, %r188, 22, 1;
	and.b32  	%r280, %r264, 6;
	or.b32  	%r281, %r280, %r279;
	and.b32  	%r282, %r262, 56;
	or.b32  	%r283, %r281, %r282;
	mul.wide.u32 	%rd56, %r283, 4;
	add.s64 	%rd57, %rd36, %rd56;
	ld.shared.u32 	%r284, [%rd57];
	or.b32  	%r285, %r278, %r284;
	shr.u32 	%r286, %r261, 22;
	bfe.u32 	%r287, %r253, 1, 6;
	mul.wide.u32 	%rd58, %r287, 4;
	add.s64 	%rd59, %rd39, %rd58;
	bfe.u32 	%r288, %r261, 7, 2;
	and.b32  	%r289, %r258, 60;
	or.b32  	%r290, %r289, %r288;
	mul.wide.u32 	%rd60, %r290, 4;
	add.s64 	%rd61, %rd42, %rd60;
	ld.shared.u32 	%r291, [%rd61];
	ld.shared.u32 	%r292, [%rd59];
	or.b32  	%r293, %r291, %r292;
	bfe.u32 	%r294, %r261, 15, 6;
	mul.wide.u32 	%rd62, %r294, 4;
	add.s64 	%rd63, %rd45, %rd62;
	ld.shared.u32 	%r295, [%rd63];
	or.b32  	%r296, %r293, %r295;
	bfe.u32 	%r297, %r199, 23, 4;
	and.b32  	%r298, %r286, 48;
	or.b32  	%r299, %r297, %r298;
	mul.wide.u32 	%rd64, %r299, 4;
	add.s64 	%rd65, %rd48, %rd64;
	ld.shared.u32 	%r300, [%rd65];
	or.b32  	%r301, %r296, %r300;
	and.b32  	%r302, %r285, 65535;
	prmt.b32 	%r303, %r301, %r302, 4180;
	shr.u32 	%r304, %r285, 16;
	and.b32  	%r305, %r301, -65536;
	or.b32  	%r306, %r305, %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 2;
	shr.b32 	%rhs, %r303, 30;
	add.u32 	%r8, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 2;
	shr.b32 	%rhs, %r306, 30;
	add.u32 	%r9, %lhs, %rhs;
	}
	and.b32  	%r307, %r261, 268435452;
	and.b32  	%r308, %r257, 268435452;
	bfe.u32 	%r309, %r257, 2, 26;
	shl.b32 	%r310, %r254, 25;
	or.b32  	%r311, %r309, %r310;
	bfe.u32 	%r312, %r261, 10, 18;
	bfe.u32 	%r313, %r261, 2, 26;
	shl.b32 	%r314, %r253, 25;
	or.b32  	%r315, %r313, %r314;
	shr.u32 	%r316, %r311, 22;
	shr.u32 	%r317, %r188, 11;
	shr.u32 	%r318, %r311, 21;
	bfe.u32 	%r319, %r308, 2, 6;
	mul.wide.u32 	%rd66, %r319, 4;
	add.s64 	%rd67, %rd27, %rd66;
	bfe.u32 	%r320, %r311, 6, 2;
	and.b32  	%r321, %r317, 60;
	or.b32  	%r322, %r320, %r321;
	mul.wide.u32 	%rd68, %r322, 4;
	add.s64 	%rd69, %rd30, %rd68;
	ld.shared.u32 	%r323, [%rd69];
	ld.shared.u32 	%r324, [%rd67];
	or.b32  	%r325, %r323, %r324;
	bfe.u32 	%r326, %r311, 13, 4;
	shr.u32 	%r327, %r188, 18;
	and.b32  	%r328, %r327, 48;
	or.b32  	%r329, %r326, %r328;
	mul.wide.u32 	%rd70, %r329, 4;
	add.s64 	%rd71, %rd33, %rd70;
	ld.shared.u32 	%r330, [%rd71];
	or.b32  	%r331, %r325, %r330;
	bfe.u32 	%r332, %r188, 24, 1;
	and.b32  	%r333, %r318, 6;
	or.b32  	%r334, %r333, %r332;
	and.b32  	%r335, %r316, 56;
	or.b32  	%r336, %r334, %r335;
	mul.wide.u32 	%rd72, %r336, 4;
	add.s64 	%rd73, %rd36, %rd72;
	ld.shared.u32 	%r337, [%rd73];
	or.b32  	%r338, %r331, %r337;
	bfe.u32 	%r339, %r208, 24, 4;
	shl.b32 	%r340, %r200, 2;
	bfe.u32 	%r341, %r307, 2, 6;
	mul.wide.u32 	%rd74, %r341, 4;
	add.s64 	%rd75, %rd39, %rd74;
	bfe.u32 	%r342, %r315, 7, 2;
	and.b32  	%r343, %r312, 60;
	or.b32  	%r344, %r343, %r342;
	mul.wide.u32 	%rd76, %r344, 4;
	add.s64 	%rd77, %rd42, %rd76;
	ld.shared.u32 	%r345, [%rd77];
	ld.shared.u32 	%r346, [%rd75];
	or.b32  	%r347, %r345, %r346;
	bfe.u32 	%r348, %r315, 15, 6;
	mul.wide.u32 	%rd78, %r348, 4;
	add.s64 	%rd79, %rd45, %rd78;
	ld.shared.u32 	%r349, [%rd79];
	or.b32  	%r350, %r347, %r349;
	and.b32  	%r351, %r340, 48;
	or.b32  	%r352, %r339, %r351;
	mul.wide.u32 	%rd80, %r352, 4;
	add.s64 	%rd81, %rd48, %rd80;
	ld.shared.u32 	%r353, [%rd81];
	or.b32  	%r354, %r350, %r353;
	and.b32  	%r355, %r338, 65535;
	prmt.b32 	%r356, %r354, %r355, 4180;
	shr.u32 	%r357, %r338, 16;
	and.b32  	%r358, %r354, -65536;
	or.b32  	%r359, %r358, %r357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 2;
	shr.b32 	%rhs, %r356, 30;
	add.u32 	%r10, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 2;
	shr.b32 	%rhs, %r359, 30;
	add.u32 	%r11, %lhs, %rhs;
	}
	and.b32  	%r360, %r315, 268435452;
	and.b32  	%r361, %r311, 268435452;
	bfe.u32 	%r362, %r311, 2, 26;
	shl.b32 	%r363, %r308, 24;
	or.b32  	%r364, %r362, %r363;
	bfe.u32 	%r365, %r315, 10, 18;
	bfe.u32 	%r366, %r315, 2, 26;
	shl.b32 	%r367, %r307, 24;
	or.b32  	%r368, %r366, %r367;
	shr.u32 	%r369, %r364, 22;
	shr.u32 	%r370, %r188, 13;
	shr.u32 	%r371, %r364, 21;
	bfe.u32 	%r372, %r361, 2, 6;
	mul.wide.u32 	%rd82, %r372, 4;
	add.s64 	%rd83, %rd27, %rd82;
	bfe.u32 	%r373, %r364, 6, 2;
	and.b32  	%r374, %r370, 60;
	or.b32  	%r375, %r373, %r374;
	mul.wide.u32 	%rd84, %r375, 4;
	add.s64 	%rd85, %rd30, %rd84;
	ld.shared.u32 	%r376, [%rd85];
	ld.shared.u32 	%r377, [%rd83];
	or.b32  	%r378, %r376, %r377;
	bfe.u32 	%r379, %r364, 13, 4;
	shr.u32 	%r380, %r188, 20;
	and.b32  	%r381, %r380, 48;
	or.b32  	%r382, %r379, %r381;
	mul.wide.u32 	%rd86, %r382, 4;
	add.s64 	%rd87, %rd33, %rd86;
	ld.shared.u32 	%r383, [%rd87];
	or.b32  	%r384, %r378, %r383;
	bfe.u32 	%r385, %r188, 26, 1;
	and.b32  	%r386, %r371, 6;
	or.b32  	%r387, %r386, %r385;
	and.b32  	%r388, %r369, 56;
	or.b32  	%r389, %r387, %r388;
	mul.wide.u32 	%rd88, %r389, 4;
	add.s64 	%rd89, %rd36, %rd88;
	ld.shared.u32 	%r390, [%rd89];
	or.b32  	%r391, %r384, %r390;
	bfe.u32 	%r392, %r360, 2, 6;
	mul.wide.u32 	%rd90, %r392, 4;
	add.s64 	%rd91, %rd39, %rd90;
	bfe.u32 	%r393, %r368, 7, 2;
	and.b32  	%r394, %r365, 60;
	or.b32  	%r395, %r394, %r393;
	mul.wide.u32 	%rd92, %r395, 4;
	add.s64 	%rd93, %rd42, %rd92;
	ld.shared.u32 	%r396, [%rd93];
	ld.shared.u32 	%r397, [%rd91];
	or.b32  	%r398, %r396, %r397;
	bfe.u32 	%r399, %r368, 15, 6;
	mul.wide.u32 	%rd94, %r399, 4;
	add.s64 	%rd95, %rd45, %rd94;
	ld.shared.u32 	%r400, [%rd95];
	or.b32  	%r401, %r398, %r400;
	bfe.u32 	%r402, %r315, 23, 4;
	and.b32  	%r403, %r195, 48;
	or.b32  	%r404, %r402, %r403;
	mul.wide.u32 	%rd96, %r404, 4;
	add.s64 	%rd97, %rd48, %rd96;
	ld.shared.u32 	%r405, [%rd97];
	or.b32  	%r406, %r401, %r405;
	and.b32  	%r407, %r391, 65535;
	prmt.b32 	%r408, %r406, %r407, 4180;
	shr.u32 	%r409, %r391, 16;
	and.b32  	%r410, %r406, -65536;
	or.b32  	%r411, %r410, %r409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 2;
	shr.b32 	%rhs, %r408, 30;
	add.u32 	%r12, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 2;
	shr.b32 	%rhs, %r411, 30;
	add.u32 	%r13, %lhs, %rhs;
	}
	and.b32  	%r412, %r368, 268435452;
	and.b32  	%r413, %r364, 268435452;
	bfe.u32 	%r414, %r364, 2, 26;
	shl.b32 	%r415, %r361, 24;
	or.b32  	%r416, %r414, %r415;
	bfe.u32 	%r417, %r368, 10, 18;
	bfe.u32 	%r418, %r368, 2, 26;
	shl.b32 	%r419, %r360, 24;
	or.b32  	%r420, %r418, %r419;
	shr.u32 	%r421, %r416, 22;
	shr.u32 	%r422, %r416, 21;
	bfe.u32 	%r423, %r204, 27, 1;
	bfe.u32 	%r424, %r413, 2, 6;
	mul.wide.u32 	%rd98, %r424, 4;
	add.s64 	%rd99, %rd27, %rd98;
	bfe.u32 	%r425, %r416, 6, 2;
	and.b32  	%r426, %r220, 60;
	or.b32  	%r427, %r425, %r426;
	mul.wide.u32 	%rd100, %r427, 4;
	add.s64 	%rd101, %rd30, %rd100;
	ld.shared.u32 	%r428, [%rd101];
	ld.shared.u32 	%r429, [%rd99];
	or.b32  	%r430, %r428, %r429;
	bfe.u32 	%r431, %r416, 13, 4;
	and.b32  	%r432, %r265, 48;
	or.b32  	%r433, %r431, %r432;
	mul.wide.u32 	%rd102, %r433, 4;
	add.s64 	%rd103, %rd33, %rd102;
	ld.shared.u32 	%r434, [%rd103];
	or.b32  	%r435, %r430, %r434;
	and.b32  	%r436, %r422, 6;
	or.b32  	%r437, %r436, %r423;
	and.b32  	%r438, %r421, 56;
	or.b32  	%r439, %r437, %r438;
	mul.wide.u32 	%rd104, %r439, 4;
	add.s64 	%rd105, %rd36, %rd104;
	ld.shared.u32 	%r440, [%rd105];
	or.b32  	%r441, %r435, %r440;
	bfe.u32 	%r442, %r412, 2, 6;
	mul.wide.u32 	%rd106, %r442, 4;
	add.s64 	%rd107, %rd39, %rd106;
	bfe.u32 	%r443, %r420, 7, 2;
	and.b32  	%r444, %r417, 60;
	or.b32  	%r445, %r444, %r443;
	mul.wide.u32 	%rd108, %r445, 4;
	add.s64 	%rd109, %rd42, %rd108;
	ld.shared.u32 	%r446, [%rd109];
	ld.shared.u32 	%r447, [%rd107];
	or.b32  	%r448, %r446, %r447;
	bfe.u32 	%r449, %r420, 15, 6;
	mul.wide.u32 	%rd110, %r449, 4;
	add.s64 	%rd111, %rd45, %rd110;
	ld.shared.u32 	%r450, [%rd111];
	or.b32  	%r451, %r448, %r450;
	bfe.u32 	%r452, %r368, 23, 4;
	and.b32  	%r453, %r259, 48;
	or.b32  	%r454, %r452, %r453;
	mul.wide.u32 	%rd112, %r454, 4;
	add.s64 	%rd113, %rd48, %rd112;
	ld.shared.u32 	%r455, [%rd113];
	or.b32  	%r456, %r451, %r455;
	and.b32  	%r457, %r441, 65535;
	prmt.b32 	%r458, %r456, %r457, 4180;
	shr.u32 	%r459, %r441, 16;
	and.b32  	%r460, %r456, -65536;
	or.b32  	%r461, %r460, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 2;
	shr.b32 	%rhs, %r458, 30;
	add.u32 	%r14, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 2;
	shr.b32 	%rhs, %r461, 30;
	add.u32 	%r15, %lhs, %rhs;
	}
	and.b32  	%r462, %r420, 268435452;
	and.b32  	%r463, %r416, 268435452;
	bfe.u32 	%r464, %r416, 2, 26;
	shl.b32 	%r465, %r413, 24;
	or.b32  	%r466, %r464, %r465;
	bfe.u32 	%r467, %r420, 10, 18;
	bfe.u32 	%r468, %r420, 2, 26;
	shl.b32 	%r469, %r412, 24;
	or.b32  	%r470, %r468, %r469;
	shr.u32 	%r471, %r466, 22;
	shr.u32 	%r472, %r188, 17;
	shr.u32 	%r473, %r466, 21;
	bfe.u32 	%r474, %r463, 2, 6;
	mul.wide.u32 	%rd114, %r474, 4;
	add.s64 	%rd115, %rd27, %rd114;
	bfe.u32 	%r475, %r466, 6, 2;
	and.b32  	%r476, %r472, 60;
	or.b32  	%r477, %r475, %r476;
	mul.wide.u32 	%rd116, %r477, 4;
	add.s64 	%rd117, %rd30, %rd116;
	ld.shared.u32 	%r478, [%rd117];
	ld.shared.u32 	%r479, [%rd115];
	or.b32  	%r480, %r478, %r479;
	bfe.u32 	%r481, %r466, 13, 4;
	and.b32  	%r482, %r262, 48;
	or.b32  	%r483, %r481, %r482;
	mul.wide.u32 	%rd118, %r483, 4;
	add.s64 	%rd119, %rd33, %rd118;
	ld.shared.u32 	%r484, [%rd119];
	or.b32  	%r485, %r480, %r484;
	bfe.u32 	%r486, %r188, 2, 1;
	and.b32  	%r487, %r473, 6;
	or.b32  	%r488, %r487, %r486;
	and.b32  	%r489, %r471, 56;
	or.b32  	%r490, %r488, %r489;
	mul.wide.u32 	%rd120, %r490, 4;
	add.s64 	%rd121, %rd36, %rd120;
	ld.shared.u32 	%r491, [%rd121];
	or.b32  	%r492, %r485, %r491;
	bfe.u32 	%r493, %r462, 2, 6;
	mul.wide.u32 	%rd122, %r493, 4;
	add.s64 	%rd123, %rd39, %rd122;
	bfe.u32 	%r494, %r470, 7, 2;
	and.b32  	%r495, %r467, 60;
	or.b32  	%r496, %r495, %r494;
	mul.wide.u32 	%rd124, %r496, 4;
	add.s64 	%rd125, %rd42, %rd124;
	ld.shared.u32 	%r497, [%rd125];
	ld.shared.u32 	%r498, [%rd123];
	or.b32  	%r499, %r497, %r498;
	bfe.u32 	%r500, %r470, 15, 6;
	mul.wide.u32 	%rd126, %r500, 4;
	add.s64 	%rd127, %rd45, %rd126;
	ld.shared.u32 	%r501, [%rd127];
	or.b32  	%r502, %r499, %r501;
	bfe.u32 	%r503, %r420, 23, 4;
	and.b32  	%r504, %r313, 48;
	or.b32  	%r505, %r503, %r504;
	mul.wide.u32 	%rd128, %r505, 4;
	add.s64 	%rd129, %rd48, %rd128;
	ld.shared.u32 	%r506, [%rd129];
	or.b32  	%r507, %r502, %r506;
	and.b32  	%r508, %r492, 65535;
	prmt.b32 	%r509, %r507, %r508, 4180;
	shr.u32 	%r510, %r492, 16;
	and.b32  	%r511, %r507, -65536;
	or.b32  	%r512, %r511, %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 2;
	shr.b32 	%rhs, %r509, 30;
	add.u32 	%r16, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 2;
	shr.b32 	%rhs, %r512, 30;
	add.u32 	%r17, %lhs, %rhs;
	}
	and.b32  	%r513, %r470, 268435452;
	and.b32  	%r514, %r466, 268435452;
	bfe.u32 	%r515, %r466, 2, 26;
	shl.b32 	%r516, %r463, 24;
	or.b32  	%r517, %r515, %r516;
	bfe.u32 	%r518, %r470, 10, 18;
	bfe.u32 	%r519, %r470, 2, 26;
	shl.b32 	%r520, %r462, 24;
	or.b32  	%r521, %r519, %r520;
	shr.u32 	%r522, %r517, 22;
	shr.u32 	%r523, %r188, 19;
	shr.u32 	%r524, %r517, 21;
	bfe.u32 	%r525, %r514, 2, 6;
	mul.wide.u32 	%rd130, %r525, 4;
	add.s64 	%rd131, %rd27, %rd130;
	bfe.u32 	%r526, %r517, 6, 2;
	and.b32  	%r527, %r523, 60;
	or.b32  	%r528, %r526, %r527;
	mul.wide.u32 	%rd132, %r528, 4;
	add.s64 	%rd133, %rd30, %rd132;
	ld.shared.u32 	%r529, [%rd133];
	ld.shared.u32 	%r530, [%rd131];
	or.b32  	%r531, %r529, %r530;
	bfe.u32 	%r532, %r517, 13, 4;
	shl.b32 	%r533, %r188, 2;
	and.b32  	%r534, %r533, 48;
	or.b32  	%r535, %r532, %r534;
	mul.wide.u32 	%rd134, %r535, 4;
	add.s64 	%rd135, %rd33, %rd134;
	ld.shared.u32 	%r536, [%rd135];
	or.b32  	%r537, %r531, %r536;
	bfe.u32 	%r538, %r188, 4, 1;
	and.b32  	%r539, %r524, 6;
	or.b32  	%r540, %r539, %r538;
	and.b32  	%r541, %r522, 56;
	or.b32  	%r542, %r540, %r541;
	mul.wide.u32 	%rd136, %r542, 4;
	add.s64 	%rd137, %rd36, %rd136;
	ld.shared.u32 	%r543, [%rd137];
	or.b32  	%r544, %r537, %r543;
	bfe.u32 	%r545, %r513, 2, 6;
	mul.wide.u32 	%rd138, %r545, 4;
	add.s64 	%rd139, %rd39, %rd138;
	bfe.u32 	%r546, %r521, 7, 2;
	and.b32  	%r547, %r518, 60;
	or.b32  	%r548, %r547, %r546;
	mul.wide.u32 	%rd140, %r548, 4;
	add.s64 	%rd141, %rd42, %rd140;
	ld.shared.u32 	%r549, [%rd141];
	ld.shared.u32 	%r550, [%rd139];
	or.b32  	%r551, %r549, %r550;
	bfe.u32 	%r552, %r521, 15, 6;
	mul.wide.u32 	%rd142, %r552, 4;
	add.s64 	%rd143, %rd45, %rd142;
	ld.shared.u32 	%r553, [%rd143];
	or.b32  	%r554, %r551, %r553;
	bfe.u32 	%r555, %r470, 23, 4;
	and.b32  	%r556, %r366, 48;
	or.b32  	%r557, %r555, %r556;
	mul.wide.u32 	%rd144, %r557, 4;
	add.s64 	%rd145, %rd48, %rd144;
	ld.shared.u32 	%r558, [%rd145];
	or.b32  	%r559, %r554, %r558;
	and.b32  	%r560, %r544, 65535;
	prmt.b32 	%r561, %r559, %r560, 4180;
	shr.u32 	%r562, %r544, 16;
	and.b32  	%r563, %r559, -65536;
	or.b32  	%r564, %r563, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r561, 2;
	shr.b32 	%rhs, %r561, 30;
	add.u32 	%r18, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 2;
	shr.b32 	%rhs, %r564, 30;
	add.u32 	%r19, %lhs, %rhs;
	}
	and.b32  	%r565, %r521, 268435452;
	and.b32  	%r566, %r517, 268435452;
	bfe.u32 	%r567, %r517, 2, 26;
	shl.b32 	%r568, %r514, 24;
	or.b32  	%r569, %r567, %r568;
	bfe.u32 	%r570, %r521, 10, 18;
	bfe.u32 	%r571, %r521, 2, 26;
	shl.b32 	%r572, %r513, 24;
	or.b32  	%r573, %r571, %r572;
	shr.u32 	%r574, %r569, 22;
	shr.u32 	%r575, %r188, 21;
	shr.u32 	%r576, %r569, 21;
	bfe.u32 	%r577, %r566, 2, 6;
	mul.wide.u32 	%rd146, %r577, 4;
	add.s64 	%rd147, %rd27, %rd146;
	bfe.u32 	%r578, %r569, 6, 2;
	and.b32  	%r579, %r575, 60;
	or.b32  	%r580, %r578, %r579;
	mul.wide.u32 	%rd148, %r580, 4;
	add.s64 	%rd149, %rd30, %rd148;
	ld.shared.u32 	%r581, [%rd149];
	ld.shared.u32 	%r582, [%rd147];
	or.b32  	%r583, %r581, %r582;
	bfe.u32 	%r584, %r569, 13, 4;
	and.b32  	%r585, %r188, 48;
	or.b32  	%r586, %r584, %r585;
	mul.wide.u32 	%rd150, %r586, 4;
	add.s64 	%rd151, %rd33, %rd150;
	ld.shared.u32 	%r587, [%rd151];
	or.b32  	%r588, %r583, %r587;
	bfe.u32 	%r589, %r188, 6, 1;
	and.b32  	%r590, %r576, 6;
	or.b32  	%r591, %r590, %r589;
	and.b32  	%r592, %r574, 56;
	or.b32  	%r593, %r591, %r592;
	mul.wide.u32 	%rd152, %r593, 4;
	add.s64 	%rd153, %rd36, %rd152;
	ld.shared.u32 	%r594, [%rd153];
	or.b32  	%r595, %r588, %r594;
	bfe.u32 	%r596, %r565, 2, 6;
	mul.wide.u32 	%rd154, %r596, 4;
	add.s64 	%rd155, %rd39, %rd154;
	bfe.u32 	%r597, %r573, 7, 2;
	and.b32  	%r598, %r570, 60;
	or.b32  	%r599, %r598, %r597;
	mul.wide.u32 	%rd156, %r599, 4;
	add.s64 	%rd157, %rd42, %rd156;
	ld.shared.u32 	%r600, [%rd157];
	ld.shared.u32 	%r601, [%rd155];
	or.b32  	%r602, %r600, %r601;
	bfe.u32 	%r603, %r573, 15, 6;
	mul.wide.u32 	%rd158, %r603, 4;
	add.s64 	%rd159, %rd45, %rd158;
	ld.shared.u32 	%r604, [%rd159];
	or.b32  	%r605, %r602, %r604;
	bfe.u32 	%r606, %r521, 23, 4;
	and.b32  	%r607, %r418, 48;
	or.b32  	%r608, %r606, %r607;
	mul.wide.u32 	%rd160, %r608, 4;
	add.s64 	%rd161, %rd48, %rd160;
	ld.shared.u32 	%r609, [%rd161];
	or.b32  	%r610, %r605, %r609;
	and.b32  	%r611, %r595, 65535;
	prmt.b32 	%r612, %r610, %r611, 4180;
	shr.u32 	%r613, %r595, 16;
	and.b32  	%r614, %r610, -65536;
	or.b32  	%r615, %r614, %r613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 2;
	shr.b32 	%rhs, %r612, 30;
	add.u32 	%r20, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 2;
	shr.b32 	%rhs, %r615, 30;
	add.u32 	%r21, %lhs, %rhs;
	}
	and.b32  	%r616, %r573, 268435454;
	and.b32  	%r617, %r569, 268435454;
	bfe.u32 	%r618, %r569, 1, 27;
	shl.b32 	%r619, %r566, 25;
	or.b32  	%r620, %r618, %r619;
	bfe.u32 	%r621, %r573, 9, 19;
	bfe.u32 	%r622, %r573, 1, 27;
	shl.b32 	%r623, %r565, 25;
	or.b32  	%r624, %r622, %r623;
	shr.u32 	%r625, %r620, 22;
	shr.u32 	%r626, %r620, 21;
	bfe.u32 	%r627, %r416, 27, 1;
	bfe.u32 	%r628, %r617, 1, 6;
	mul.wide.u32 	%rd162, %r628, 4;
	add.s64 	%rd163, %rd27, %rd162;
	bfe.u32 	%r629, %r620, 6, 2;
	and.b32  	%r630, %r265, 60;
	or.b32  	%r631, %r629, %r630;
	mul.wide.u32 	%rd164, %r631, 4;
	add.s64 	%rd165, %rd30, %rd164;
	ld.shared.u32 	%r632, [%rd165];
	ld.shared.u32 	%r633, [%rd163];
	or.b32  	%r634, %r632, %r633;
	bfe.u32 	%r635, %r620, 13, 4;
	and.b32  	%r636, %r422, 48;
	or.b32  	%r637, %r635, %r636;
	mul.wide.u32 	%rd166, %r637, 4;
	add.s64 	%rd167, %rd33, %rd166;
	ld.shared.u32 	%r638, [%rd167];
	or.b32  	%r639, %r634, %r638;
	and.b32  	%r640, %r626, 6;
	or.b32  	%r641, %r640, %r627;
	and.b32  	%r642, %r625, 56;
	or.b32  	%r643, %r641, %r642;
	mul.wide.u32 	%rd168, %r643, 4;
	add.s64 	%rd169, %rd36, %rd168;
	ld.shared.u32 	%r644, [%rd169];
	or.b32  	%r645, %r639, %r644;
	bfe.u32 	%r646, %r521, 24, 4;
	shr.u32 	%r647, %r624, 22;
	bfe.u32 	%r648, %r616, 1, 6;
	mul.wide.u32 	%rd170, %r648, 4;
	add.s64 	%rd171, %rd39, %rd170;
	bfe.u32 	%r649, %r624, 7, 2;
	and.b32  	%r650, %r621, 60;
	or.b32  	%r651, %r650, %r649;
	mul.wide.u32 	%rd172, %r651, 4;
	add.s64 	%rd173, %rd42, %rd172;
	ld.shared.u32 	%r652, [%rd173];
	ld.shared.u32 	%r653, [%rd171];
	or.b32  	%r654, %r652, %r653;
	bfe.u32 	%r655, %r624, 15, 6;
	mul.wide.u32 	%rd174, %r655, 4;
	add.s64 	%rd175, %rd45, %rd174;
	ld.shared.u32 	%r656, [%rd175];
	or.b32  	%r657, %r654, %r656;
	and.b32  	%r658, %r647, 48;
	or.b32  	%r659, %r646, %r658;
	mul.wide.u32 	%rd176, %r659, 4;
	add.s64 	%rd177, %rd48, %rd176;
	ld.shared.u32 	%r660, [%rd177];
	or.b32  	%r661, %r657, %r660;
	and.b32  	%r662, %r645, 65535;
	prmt.b32 	%r663, %r661, %r662, 4180;
	shr.u32 	%r664, %r645, 16;
	and.b32  	%r665, %r661, -65536;
	or.b32  	%r666, %r665, %r664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 2;
	shr.b32 	%rhs, %r663, 30;
	add.u32 	%r22, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 2;
	shr.b32 	%rhs, %r666, 30;
	add.u32 	%r23, %lhs, %rhs;
	}
	and.b32  	%r667, %r624, 268435452;
	and.b32  	%r668, %r620, 268435452;
	bfe.u32 	%r669, %r620, 2, 26;
	shl.b32 	%r670, %r617, 25;
	or.b32  	%r671, %r669, %r670;
	bfe.u32 	%r672, %r624, 10, 18;
	bfe.u32 	%r673, %r624, 2, 26;
	shl.b32 	%r674, %r616, 25;
	or.b32  	%r675, %r673, %r674;
	shr.u32 	%r676, %r671, 22;
	shr.u32 	%r677, %r671, 21;
	bfe.u32 	%r678, %r466, 27, 1;
	bfe.u32 	%r679, %r668, 2, 6;
	mul.wide.u32 	%rd178, %r679, 4;
	add.s64 	%rd179, %rd27, %rd178;
	bfe.u32 	%r680, %r671, 6, 2;
	and.b32  	%r681, %r262, 60;
	or.b32  	%r682, %r680, %r681;
	mul.wide.u32 	%rd180, %r682, 4;
	add.s64 	%rd181, %rd30, %rd180;
	ld.shared.u32 	%r683, [%rd181];
	ld.shared.u32 	%r684, [%rd179];
	or.b32  	%r685, %r683, %r684;
	bfe.u32 	%r686, %r671, 13, 4;
	and.b32  	%r687, %r473, 48;
	or.b32  	%r688, %r686, %r687;
	mul.wide.u32 	%rd182, %r688, 4;
	add.s64 	%rd183, %rd33, %rd182;
	ld.shared.u32 	%r689, [%rd183];
	or.b32  	%r690, %r685, %r689;
	and.b32  	%r691, %r677, 6;
	or.b32  	%r692, %r691, %r678;
	and.b32  	%r693, %r676, 56;
	or.b32  	%r694, %r692, %r693;
	mul.wide.u32 	%rd184, %r694, 4;
	add.s64 	%rd185, %rd36, %rd184;
	ld.shared.u32 	%r695, [%rd185];
	or.b32  	%r696, %r690, %r695;
	bfe.u32 	%r697, %r573, 24, 4;
	shr.u32 	%r698, %r513, 1;
	bfe.u32 	%r699, %r667, 2, 6;
	mul.wide.u32 	%rd186, %r699, 4;
	add.s64 	%rd187, %rd39, %rd186;
	bfe.u32 	%r700, %r675, 7, 2;
	and.b32  	%r701, %r672, 60;
	or.b32  	%r702, %r701, %r700;
	mul.wide.u32 	%rd188, %r702, 4;
	add.s64 	%rd189, %rd42, %rd188;
	ld.shared.u32 	%r703, [%rd189];
	ld.shared.u32 	%r704, [%rd187];
	or.b32  	%r705, %r703, %r704;
	bfe.u32 	%r706, %r675, 15, 6;
	mul.wide.u32 	%rd190, %r706, 4;
	add.s64 	%rd191, %rd45, %rd190;
	ld.shared.u32 	%r707, [%rd191];
	or.b32  	%r708, %r705, %r707;
	and.b32  	%r709, %r698, 48;
	or.b32  	%r710, %r697, %r709;
	mul.wide.u32 	%rd192, %r710, 4;
	add.s64 	%rd193, %rd48, %rd192;
	ld.shared.u32 	%r711, [%rd193];
	or.b32  	%r712, %r708, %r711;
	and.b32  	%r713, %r696, 65535;
	prmt.b32 	%r714, %r712, %r713, 4180;
	shr.u32 	%r715, %r696, 16;
	and.b32  	%r716, %r712, -65536;
	or.b32  	%r717, %r716, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 2;
	shr.b32 	%rhs, %r714, 30;
	add.u32 	%r24, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 2;
	shr.b32 	%rhs, %r717, 30;
	add.u32 	%r25, %lhs, %rhs;
	}
	and.b32  	%r718, %r675, 268435452;
	and.b32  	%r719, %r671, 268435452;
	bfe.u32 	%r720, %r671, 2, 26;
	shl.b32 	%r721, %r668, 24;
	or.b32  	%r722, %r720, %r721;
	bfe.u32 	%r723, %r675, 10, 18;
	bfe.u32 	%r724, %r675, 2, 26;
	shl.b32 	%r725, %r667, 24;
	or.b32  	%r726, %r724, %r725;
	shr.u32 	%r727, %r722, 22;
	shr.u32 	%r728, %r722, 21;
	bfe.u32 	%r729, %r517, 27, 1;
	bfe.u32 	%r730, %r719, 2, 6;
	mul.wide.u32 	%rd194, %r730, 4;
	add.s64 	%rd195, %rd27, %rd194;
	bfe.u32 	%r731, %r722, 6, 2;
	and.b32  	%r732, %r316, 60;
	or.b32  	%r733, %r731, %r732;
	mul.wide.u32 	%rd196, %r733, 4;
	add.s64 	%rd197, %rd30, %rd196;
	ld.shared.u32 	%r734, [%rd197];
	ld.shared.u32 	%r735, [%rd195];
	or.b32  	%r736, %r734, %r735;
	bfe.u32 	%r737, %r722, 13, 4;
	and.b32  	%r738, %r524, 48;
	or.b32  	%r739, %r737, %r738;
	mul.wide.u32 	%rd198, %r739, 4;
	add.s64 	%rd199, %rd33, %rd198;
	ld.shared.u32 	%r740, [%rd199];
	or.b32  	%r741, %r736, %r740;
	and.b32  	%r742, %r728, 6;
	or.b32  	%r743, %r742, %r729;
	and.b32  	%r744, %r727, 56;
	or.b32  	%r745, %r743, %r744;
	mul.wide.u32 	%rd200, %r745, 4;
	add.s64 	%rd201, %rd36, %rd200;
	ld.shared.u32 	%r746, [%rd201];
	or.b32  	%r747, %r741, %r746;
	shr.u32 	%r748, %r565, 1;
	bfe.u32 	%r749, %r718, 2, 6;
	mul.wide.u32 	%rd202, %r749, 4;
	add.s64 	%rd203, %rd39, %rd202;
	bfe.u32 	%r750, %r726, 7, 2;
	and.b32  	%r751, %r723, 60;
	or.b32  	%r752, %r751, %r750;
	mul.wide.u32 	%rd204, %r752, 4;
	add.s64 	%rd205, %rd42, %rd204;
	ld.shared.u32 	%r753, [%rd205];
	ld.shared.u32 	%r754, [%rd203];
	or.b32  	%r755, %r753, %r754;
	bfe.u32 	%r756, %r726, 15, 6;
	mul.wide.u32 	%rd206, %r756, 4;
	add.s64 	%rd207, %rd45, %rd206;
	ld.shared.u32 	%r757, [%rd207];
	or.b32  	%r758, %r755, %r757;
	bfe.u32 	%r759, %r675, 23, 4;
	and.b32  	%r760, %r748, 48;
	or.b32  	%r761, %r759, %r760;
	mul.wide.u32 	%rd208, %r761, 4;
	add.s64 	%rd209, %rd48, %rd208;
	ld.shared.u32 	%r762, [%rd209];
	or.b32  	%r763, %r758, %r762;
	and.b32  	%r764, %r747, 65535;
	prmt.b32 	%r765, %r763, %r764, 4180;
	shr.u32 	%r766, %r747, 16;
	and.b32  	%r767, %r763, -65536;
	or.b32  	%r768, %r767, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 2;
	shr.b32 	%rhs, %r765, 30;
	add.u32 	%r26, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 2;
	shr.b32 	%rhs, %r768, 30;
	add.u32 	%r27, %lhs, %rhs;
	}
	and.b32  	%r769, %r726, 268435452;
	and.b32  	%r770, %r722, 268435452;
	bfe.u32 	%r771, %r722, 2, 26;
	shl.b32 	%r772, %r719, 24;
	or.b32  	%r773, %r771, %r772;
	bfe.u32 	%r774, %r726, 10, 18;
	bfe.u32 	%r775, %r726, 2, 26;
	shl.b32 	%r776, %r718, 24;
	or.b32  	%r777, %r775, %r776;
	shr.u32 	%r778, %r773, 22;
	shr.u32 	%r779, %r773, 21;
	bfe.u32 	%r780, %r569, 27, 1;
	bfe.u32 	%r781, %r770, 2, 6;
	mul.wide.u32 	%rd210, %r781, 4;
	add.s64 	%rd211, %rd27, %rd210;
	bfe.u32 	%r782, %r773, 6, 2;
	and.b32  	%r783, %r369, 60;
	or.b32  	%r784, %r782, %r783;
	mul.wide.u32 	%rd212, %r784, 4;
	add.s64 	%rd213, %rd30, %rd212;
	ld.shared.u32 	%r785, [%rd213];
	ld.shared.u32 	%r786, [%rd211];
	or.b32  	%r787, %r785, %r786;
	bfe.u32 	%r788, %r773, 13, 4;
	and.b32  	%r789, %r576, 48;
	or.b32  	%r790, %r788, %r789;
	mul.wide.u32 	%rd214, %r790, 4;
	add.s64 	%rd215, %rd33, %rd214;
	ld.shared.u32 	%r791, [%rd215];
	or.b32  	%r792, %r787, %r791;
	and.b32  	%r793, %r779, 6;
	or.b32  	%r794, %r793, %r780;
	and.b32  	%r795, %r778, 56;
	or.b32  	%r796, %r794, %r795;
	mul.wide.u32 	%rd216, %r796, 4;
	add.s64 	%rd217, %rd36, %rd216;
	ld.shared.u32 	%r797, [%rd217];
	or.b32  	%r798, %r792, %r797;
	bfe.u32 	%r799, %r769, 2, 6;
	mul.wide.u32 	%rd218, %r799, 4;
	add.s64 	%rd219, %rd39, %rd218;
	bfe.u32 	%r800, %r777, 7, 2;
	and.b32  	%r801, %r774, 60;
	or.b32  	%r802, %r801, %r800;
	mul.wide.u32 	%rd220, %r802, 4;
	add.s64 	%rd221, %rd42, %rd220;
	ld.shared.u32 	%r803, [%rd221];
	ld.shared.u32 	%r804, [%rd219];
	or.b32  	%r805, %r803, %r804;
	bfe.u32 	%r806, %r777, 15, 6;
	mul.wide.u32 	%rd222, %r806, 4;
	add.s64 	%rd223, %rd45, %rd222;
	ld.shared.u32 	%r807, [%rd223];
	or.b32  	%r808, %r805, %r807;
	bfe.u32 	%r809, %r726, 23, 4;
	and.b32  	%r810, %r622, 48;
	or.b32  	%r811, %r809, %r810;
	mul.wide.u32 	%rd224, %r811, 4;
	add.s64 	%rd225, %rd48, %rd224;
	ld.shared.u32 	%r812, [%rd225];
	or.b32  	%r813, %r808, %r812;
	and.b32  	%r814, %r798, 65535;
	prmt.b32 	%r815, %r813, %r814, 4180;
	shr.u32 	%r816, %r798, 16;
	and.b32  	%r817, %r813, -65536;
	or.b32  	%r818, %r817, %r816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 2;
	shr.b32 	%rhs, %r815, 30;
	add.u32 	%r28, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 2;
	shr.b32 	%rhs, %r818, 30;
	add.u32 	%r29, %lhs, %rhs;
	}
	and.b32  	%r819, %r777, 268435452;
	and.b32  	%r820, %r773, 268435452;
	bfe.u32 	%r821, %r773, 2, 26;
	shl.b32 	%r822, %r770, 24;
	or.b32  	%r823, %r821, %r822;
	bfe.u32 	%r824, %r777, 10, 18;
	bfe.u32 	%r825, %r777, 2, 26;
	shl.b32 	%r826, %r769, 24;
	or.b32  	%r827, %r825, %r826;
	shr.u32 	%r828, %r823, 22;
	shr.u32 	%r829, %r823, 21;
	bfe.u32 	%r830, %r820, 2, 6;
	mul.wide.u32 	%rd226, %r830, 4;
	add.s64 	%rd227, %rd27, %rd226;
	bfe.u32 	%r831, %r823, 6, 2;
	and.b32  	%r832, %r421, 60;
	or.b32  	%r833, %r831, %r832;
	mul.wide.u32 	%rd228, %r833, 4;
	add.s64 	%rd229, %rd30, %rd228;
	ld.shared.u32 	%r834, [%rd229];
	ld.shared.u32 	%r835, [%rd227];
	or.b32  	%r836, %r834, %r835;
	bfe.u32 	%r837, %r823, 13, 4;
	and.b32  	%r838, %r625, 48;
	or.b32  	%r839, %r837, %r838;
	mul.wide.u32 	%rd230, %r839, 4;
	add.s64 	%rd231, %rd33, %rd230;
	ld.shared.u32 	%r840, [%rd231];
	or.b32  	%r841, %r836, %r840;
	bfe.u32 	%r842, %r184, 15, 1;
	and.b32  	%r843, %r829, 6;
	or.b32  	%r844, %r843, %r842;
	and.b32  	%r845, %r828, 56;
	or.b32  	%r846, %r844, %r845;
	mul.wide.u32 	%rd232, %r846, 4;
	add.s64 	%rd233, %rd36, %rd232;
	ld.shared.u32 	%r847, [%rd233];
	or.b32  	%r848, %r841, %r847;
	bfe.u32 	%r849, %r819, 2, 6;
	mul.wide.u32 	%rd234, %r849, 4;
	add.s64 	%rd235, %rd39, %rd234;
	bfe.u32 	%r850, %r827, 7, 2;
	and.b32  	%r851, %r824, 60;
	or.b32  	%r852, %r851, %r850;
	mul.wide.u32 	%rd236, %r852, 4;
	add.s64 	%rd237, %rd42, %rd236;
	ld.shared.u32 	%r853, [%rd237];
	ld.shared.u32 	%r854, [%rd235];
	or.b32  	%r855, %r853, %r854;
	bfe.u32 	%r856, %r827, 15, 6;
	mul.wide.u32 	%rd238, %r856, 4;
	add.s64 	%rd239, %rd45, %rd238;
	ld.shared.u32 	%r857, [%rd239];
	or.b32  	%r858, %r855, %r857;
	bfe.u32 	%r859, %r777, 23, 4;
	and.b32  	%r860, %r673, 48;
	or.b32  	%r861, %r859, %r860;
	mul.wide.u32 	%rd240, %r861, 4;
	add.s64 	%rd241, %rd48, %rd240;
	ld.shared.u32 	%r862, [%rd241];
	or.b32  	%r863, %r858, %r862;
	and.b32  	%r864, %r848, 65535;
	prmt.b32 	%r865, %r863, %r864, 4180;
	shr.u32 	%r866, %r848, 16;
	and.b32  	%r867, %r863, -65536;
	or.b32  	%r868, %r867, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 2;
	shr.b32 	%rhs, %r865, 30;
	add.u32 	%r30, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 2;
	shr.b32 	%rhs, %r868, 30;
	add.u32 	%r31, %lhs, %rhs;
	}
	and.b32  	%r869, %r827, 268435452;
	and.b32  	%r870, %r823, 268435452;
	bfe.u32 	%r871, %r823, 2, 26;
	shl.b32 	%r872, %r820, 24;
	or.b32  	%r873, %r871, %r872;
	bfe.u32 	%r874, %r827, 10, 18;
	bfe.u32 	%r875, %r827, 2, 26;
	shl.b32 	%r876, %r819, 24;
	or.b32  	%r877, %r875, %r876;
	shr.u32 	%r878, %r873, 22;
	shr.u32 	%r879, %r873, 21;
	bfe.u32 	%r880, %r870, 2, 6;
	mul.wide.u32 	%rd242, %r880, 4;
	add.s64 	%rd243, %rd27, %rd242;
	bfe.u32 	%r881, %r873, 6, 2;
	and.b32  	%r882, %r471, 60;
	or.b32  	%r883, %r881, %r882;
	mul.wide.u32 	%rd244, %r883, 4;
	add.s64 	%rd245, %rd30, %rd244;
	ld.shared.u32 	%r884, [%rd245];
	ld.shared.u32 	%r885, [%rd243];
	or.b32  	%r886, %r884, %r885;
	bfe.u32 	%r887, %r873, 13, 4;
	shr.u32 	%r888, %r514, 1;
	and.b32  	%r889, %r888, 48;
	or.b32  	%r890, %r887, %r889;
	mul.wide.u32 	%rd246, %r890, 4;
	add.s64 	%rd247, %rd33, %rd246;
	ld.shared.u32 	%r891, [%rd247];
	or.b32  	%r892, %r886, %r891;
	bfe.u32 	%r893, %r158, 17, 1;
	and.b32  	%r894, %r879, 6;
	or.b32  	%r895, %r894, %r893;
	and.b32  	%r896, %r878, 56;
	or.b32  	%r897, %r895, %r896;
	mul.wide.u32 	%rd248, %r897, 4;
	add.s64 	%rd249, %rd36, %rd248;
	ld.shared.u32 	%r898, [%rd249];
	or.b32  	%r899, %r892, %r898;
	bfe.u32 	%r900, %r869, 2, 6;
	mul.wide.u32 	%rd250, %r900, 4;
	add.s64 	%rd251, %rd39, %rd250;
	bfe.u32 	%r901, %r877, 7, 2;
	and.b32  	%r902, %r874, 60;
	or.b32  	%r903, %r902, %r901;
	mul.wide.u32 	%rd252, %r903, 4;
	add.s64 	%rd253, %rd42, %rd252;
	ld.shared.u32 	%r904, [%rd253];
	ld.shared.u32 	%r905, [%rd251];
	or.b32  	%r906, %r904, %r905;
	bfe.u32 	%r907, %r877, 15, 6;
	mul.wide.u32 	%rd254, %r907, 4;
	add.s64 	%rd255, %rd45, %rd254;
	ld.shared.u32 	%r908, [%rd255];
	or.b32  	%r909, %r906, %r908;
	bfe.u32 	%r910, %r827, 23, 4;
	and.b32  	%r911, %r724, 48;
	or.b32  	%r912, %r910, %r911;
	mul.wide.u32 	%rd256, %r912, 4;
	add.s64 	%rd257, %rd48, %rd256;
	ld.shared.u32 	%r913, [%rd257];
	or.b32  	%r914, %r909, %r913;
	and.b32  	%r915, %r899, 65535;
	prmt.b32 	%r916, %r914, %r915, 4180;
	shr.u32 	%r917, %r899, 16;
	and.b32  	%r918, %r914, -65536;
	or.b32  	%r919, %r918, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 2;
	shr.b32 	%rhs, %r916, 30;
	add.u32 	%r32, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 2;
	shr.b32 	%rhs, %r919, 30;
	add.u32 	%r33, %lhs, %rhs;
	}
	and.b32  	%r920, %r877, 268435452;
	and.b32  	%r921, %r873, 268435452;
	bfe.u32 	%r922, %r873, 2, 26;
	shl.b32 	%r923, %r870, 24;
	or.b32  	%r924, %r922, %r923;
	bfe.u32 	%r925, %r877, 10, 18;
	bfe.u32 	%r926, %r877, 2, 26;
	shl.b32 	%r927, %r869, 24;
	or.b32  	%r928, %r926, %r927;
	shr.u32 	%r929, %r924, 22;
	shr.u32 	%r930, %r924, 21;
	bfe.u32 	%r931, %r921, 2, 6;
	mul.wide.u32 	%rd258, %r931, 4;
	add.s64 	%rd259, %rd27, %rd258;
	bfe.u32 	%r932, %r924, 6, 2;
	and.b32  	%r933, %r522, 60;
	or.b32  	%r934, %r932, %r933;
	mul.wide.u32 	%rd260, %r934, 4;
	add.s64 	%rd261, %rd30, %rd260;
	ld.shared.u32 	%r935, [%rd261];
	ld.shared.u32 	%r936, [%rd259];
	or.b32  	%r937, %r935, %r936;
	bfe.u32 	%r938, %r924, 13, 4;
	shr.u32 	%r939, %r566, 1;
	and.b32  	%r940, %r939, 48;
	or.b32  	%r941, %r938, %r940;
	mul.wide.u32 	%rd262, %r941, 4;
	add.s64 	%rd263, %rd33, %rd262;
	ld.shared.u32 	%r942, [%rd263];
	or.b32  	%r943, %r937, %r942;
	bfe.u32 	%r944, %r164, 19, 1;
	and.b32  	%r945, %r930, 6;
	or.b32  	%r946, %r945, %r944;
	and.b32  	%r947, %r929, 56;
	or.b32  	%r948, %r946, %r947;
	mul.wide.u32 	%rd264, %r948, 4;
	add.s64 	%rd265, %rd36, %rd264;
	ld.shared.u32 	%r949, [%rd265];
	or.b32  	%r950, %r943, %r949;
	bfe.u32 	%r951, %r920, 2, 6;
	mul.wide.u32 	%rd266, %r951, 4;
	add.s64 	%rd267, %rd39, %rd266;
	bfe.u32 	%r952, %r928, 7, 2;
	and.b32  	%r953, %r925, 60;
	or.b32  	%r954, %r953, %r952;
	mul.wide.u32 	%rd268, %r954, 4;
	add.s64 	%rd269, %rd42, %rd268;
	ld.shared.u32 	%r955, [%rd269];
	ld.shared.u32 	%r956, [%rd267];
	or.b32  	%r957, %r955, %r956;
	bfe.u32 	%r958, %r928, 15, 6;
	mul.wide.u32 	%rd270, %r958, 4;
	add.s64 	%rd271, %rd45, %rd270;
	ld.shared.u32 	%r959, [%rd271];
	or.b32  	%r960, %r957, %r959;
	bfe.u32 	%r961, %r877, 23, 4;
	and.b32  	%r962, %r775, 48;
	or.b32  	%r963, %r961, %r962;
	mul.wide.u32 	%rd272, %r963, 4;
	add.s64 	%rd273, %rd48, %rd272;
	ld.shared.u32 	%r964, [%rd273];
	or.b32  	%r965, %r960, %r964;
	and.b32  	%r966, %r950, 65535;
	prmt.b32 	%r967, %r965, %r966, 4180;
	shr.u32 	%r968, %r950, 16;
	and.b32  	%r969, %r965, -65536;
	or.b32  	%r970, %r969, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 2;
	shr.b32 	%rhs, %r967, 30;
	add.u32 	%r34, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 2;
	shr.b32 	%rhs, %r970, 30;
	add.u32 	%r35, %lhs, %rhs;
	}
	and.b32  	%r971, %r928, 268435454;
	and.b32  	%r972, %r924, 268435454;
	bfe.u32 	%r973, %r924, 1, 27;
	shl.b32 	%r974, %r921, 25;
	or.b32  	%r975, %r973, %r974;
	bfe.u32 	%r976, %r928, 9, 19;
	bfe.u32 	%r977, %r928, 1, 27;
	shl.b32 	%r978, %r920, 25;
	or.b32  	%r979, %r977, %r978;
	shr.u32 	%r980, %r975, 22;
	shr.u32 	%r981, %r975, 21;
	bfe.u32 	%r982, %r773, 27, 1;
	bfe.u32 	%r983, %r972, 1, 6;
	mul.wide.u32 	%rd274, %r983, 4;
	add.s64 	%rd275, %rd27, %rd274;
	bfe.u32 	%r984, %r975, 6, 2;
	and.b32  	%r985, %r576, 60;
	or.b32  	%r986, %r984, %r985;
	mul.wide.u32 	%rd276, %r986, 4;
	add.s64 	%rd277, %rd30, %rd276;
	ld.shared.u32 	%r987, [%rd277];
	ld.shared.u32 	%r988, [%rd275];
	or.b32  	%r989, %r987, %r988;
	bfe.u32 	%r990, %r975, 13, 4;
	and.b32  	%r991, %r779, 48;
	or.b32  	%r992, %r990, %r991;
	mul.wide.u32 	%rd278, %r992, 4;
	add.s64 	%rd279, %rd33, %rd278;
	ld.shared.u32 	%r993, [%rd279];
	or.b32  	%r994, %r989, %r993;
	and.b32  	%r995, %r981, 6;
	or.b32  	%r996, %r995, %r982;
	and.b32  	%r997, %r980, 56;
	or.b32  	%r998, %r996, %r997;
	mul.wide.u32 	%rd280, %r998, 4;
	add.s64 	%rd281, %rd36, %rd280;
	ld.shared.u32 	%r999, [%rd281];
	or.b32  	%r1000, %r994, %r999;
	bfe.u32 	%r1001, %r877, 24, 4;
	shr.u32 	%r1002, %r979, 22;
	bfe.u32 	%r1003, %r971, 1, 6;
	mul.wide.u32 	%rd282, %r1003, 4;
	add.s64 	%rd283, %rd39, %rd282;
	bfe.u32 	%r1004, %r979, 7, 2;
	and.b32  	%r1005, %r976, 60;
	or.b32  	%r1006, %r1005, %r1004;
	mul.wide.u32 	%rd284, %r1006, 4;
	add.s64 	%rd285, %rd42, %rd284;
	ld.shared.u32 	%r1007, [%rd285];
	ld.shared.u32 	%r1008, [%rd283];
	or.b32  	%r1009, %r1007, %r1008;
	bfe.u32 	%r1010, %r979, 15, 6;
	mul.wide.u32 	%rd286, %r1010, 4;
	add.s64 	%rd287, %rd45, %rd286;
	ld.shared.u32 	%r1011, [%rd287];
	or.b32  	%r1012, %r1009, %r1011;
	and.b32  	%r1013, %r1002, 48;
	or.b32  	%r1014, %r1001, %r1013;
	mul.wide.u32 	%rd288, %r1014, 4;
	add.s64 	%rd289, %rd48, %rd288;
	ld.shared.u32 	%r1015, [%rd289];
	or.b32  	%r1016, %r1012, %r1015;
	and.b32  	%r1017, %r1000, 65535;
	prmt.b32 	%r1018, %r1016, %r1017, 4180;
	shr.u32 	%r1019, %r1000, 16;
	and.b32  	%r1020, %r1016, -65536;
	or.b32  	%r1021, %r1020, %r1019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1018, 2;
	shr.b32 	%rhs, %r1018, 30;
	add.u32 	%r36, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 2;
	shr.b32 	%rhs, %r1021, 30;
	add.u32 	%r37, %lhs, %rhs;
	}
	shr.u32 	%r1022, %r142, 4;
	xor.b32  	%r1023, %r1022, %r140;
	and.b32  	%r1024, %r1023, 252645135;
	xor.b32  	%r1025, %r1024, %r140;
	shl.b32 	%r1026, %r1024, 4;
	xor.b32  	%r1027, %r1026, %r142;
	shl.b32 	%r1028, %r1025, 18;
	xor.b32  	%r1029, %r1028, %r1025;
	and.b32  	%r1030, %r1029, -859045888;
	xor.b32  	%r1031, %r1030, %r1025;
	shr.u32 	%r1032, %r1030, 18;
	xor.b32  	%r1033, %r1031, %r1032;
	shl.b32 	%r1034, %r1027, 18;
	xor.b32  	%r1035, %r1034, %r1027;
	and.b32  	%r1036, %r1035, -859045888;
	xor.b32  	%r1037, %r1036, %r1027;
	shr.u32 	%r1038, %r1036, 18;
	xor.b32  	%r1039, %r1037, %r1038;
	shr.u32 	%r1040, %r1039, 1;
	xor.b32  	%r1041, %r1040, %r1033;
	and.b32  	%r1042, %r1041, 1431655765;
	xor.b32  	%r1043, %r1042, %r1033;
	shl.b32 	%r1044, %r1042, 1;
	xor.b32  	%r1045, %r1044, %r1039;
	shr.u32 	%r1046, %r1043, 8;
	xor.b32  	%r1047, %r1046, %r1045;
	and.b32  	%r1048, %r1047, 16711935;
	xor.b32  	%r1049, %r1048, %r1045;
	shl.b32 	%r1050, %r1048, 8;
	xor.b32  	%r1051, %r1050, %r1043;
	shr.u32 	%r1052, %r1049, 1;
	xor.b32  	%r1053, %r1052, %r1051;
	and.b32  	%r1054, %r1053, 1431655765;
	xor.b32  	%r1055, %r1054, %r1051;
	shl.b32 	%r1056, %r1054, 1;
	xor.b32  	%r1057, %r1056, %r1049;
	and.b32  	%r1058, %r1057, 255;
	shl.b32 	%r1059, %r1058, 16;
	and.b32  	%r1060, %r1057, 65280;
	and.b32  	%r1061, %r1057, 16711680;
	bfe.u32 	%r1062, %r1057, 16, 8;
	and.b32  	%r1063, %r1055, -268435456;
	shr.u32 	%r1064, %r1063, 4;
	or.b32  	%r1065, %r1064, %r1060;
	or.b32  	%r1066, %r1065, %r1059;
	or.b32  	%r1067, %r1066, %r1062;
	and.b32  	%r1068, %r1055, 268435454;
	bfe.u32 	%r1069, %r1055, 1, 27;
	shl.b32 	%r1070, %r1055, 27;
	or.b32  	%r1071, %r1069, %r1070;
	shr.u32 	%r1072, %r1067, 9;
	shr.u32 	%r1073, %r1067, 1;
	shl.b32 	%r1074, %r1061, 11;
	or.b32  	%r1075, %r1073, %r1074;
	shr.u32 	%r1076, %r1071, 22;
	shr.u32 	%r1077, %r1055, 8;
	shr.u32 	%r1078, %r1071, 21;
	bfe.u32 	%r1079, %r1068, 1, 6;
	mul.wide.u32 	%rd290, %r1079, 4;
	add.s64 	%rd291, %rd27, %rd290;
	bfe.u32 	%r1080, %r1071, 6, 2;
	and.b32  	%r1081, %r1077, 60;
	or.b32  	%r1082, %r1080, %r1081;
	mul.wide.u32 	%rd292, %r1082, 4;
	add.s64 	%rd293, %rd30, %rd292;
	ld.shared.u32 	%r1083, [%rd293];
	ld.shared.u32 	%r1084, [%rd291];
	or.b32  	%r1085, %r1083, %r1084;
	bfe.u32 	%r1086, %r1071, 13, 4;
	shr.u32 	%r1087, %r1055, 15;
	and.b32  	%r1088, %r1087, 48;
	or.b32  	%r1089, %r1086, %r1088;
	mul.wide.u32 	%rd294, %r1089, 4;
	add.s64 	%rd295, %rd33, %rd294;
	ld.shared.u32 	%r1090, [%rd295];
	or.b32  	%r1091, %r1085, %r1090;
	bfe.u32 	%r1092, %r140, 21, 1;
	and.b32  	%r1093, %r1078, 6;
	or.b32  	%r1094, %r1093, %r1092;
	and.b32  	%r1095, %r1076, 56;
	or.b32  	%r1096, %r1094, %r1095;
	mul.wide.u32 	%rd296, %r1096, 4;
	add.s64 	%rd297, %rd36, %rd296;
	ld.shared.u32 	%r1097, [%rd297];
	or.b32  	%r1098, %r1091, %r1097;
	shr.u32 	%r1099, %r1075, 22;
	bfe.u32 	%r1100, %r1067, 1, 6;
	mul.wide.u32 	%rd298, %r1100, 4;
	add.s64 	%rd299, %rd39, %rd298;
	bfe.u32 	%r1101, %r1075, 7, 2;
	and.b32  	%r1102, %r1072, 60;
	or.b32  	%r1103, %r1102, %r1101;
	mul.wide.u32 	%rd300, %r1103, 4;
	add.s64 	%rd301, %rd42, %rd300;
	ld.shared.u32 	%r1104, [%rd301];
	ld.shared.u32 	%r1105, [%rd299];
	or.b32  	%r1106, %r1104, %r1105;
	bfe.u32 	%r1107, %r1075, 15, 6;
	mul.wide.u32 	%rd302, %r1107, 4;
	add.s64 	%rd303, %rd45, %rd302;
	ld.shared.u32 	%r1108, [%rd303];
	or.b32  	%r1109, %r1106, %r1108;
	bfe.u32 	%r1110, %r1066, 22, 4;
	and.b32  	%r1111, %r1099, 48;
	or.b32  	%r1112, %r1110, %r1111;
	mul.wide.u32 	%rd304, %r1112, 4;
	add.s64 	%rd305, %rd48, %rd304;
	ld.shared.u32 	%r1113, [%rd305];
	or.b32  	%r1114, %r1109, %r1113;
	and.b32  	%r1115, %r1098, 65535;
	prmt.b32 	%r1116, %r1114, %r1115, 4180;
	shr.u32 	%r1117, %r1098, 16;
	and.b32  	%r1118, %r1114, -65536;
	or.b32  	%r1119, %r1118, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 2;
	shr.b32 	%rhs, %r1116, 30;
	add.u32 	%r38, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 2;
	shr.b32 	%rhs, %r1119, 30;
	add.u32 	%r39, %lhs, %rhs;
	}
	and.b32  	%r1120, %r1075, 268435454;
	and.b32  	%r1121, %r1071, 268435454;
	bfe.u32 	%r1122, %r1071, 1, 27;
	shl.b32 	%r1123, %r1068, 26;
	or.b32  	%r1124, %r1122, %r1123;
	bfe.u32 	%r1125, %r1075, 9, 19;
	bfe.u32 	%r1126, %r1075, 1, 27;
	shl.b32 	%r1127, %r1073, 27;
	or.b32  	%r1128, %r1126, %r1127;
	shr.u32 	%r1129, %r1124, 22;
	shr.u32 	%r1130, %r1055, 9;
	shr.u32 	%r1131, %r1124, 21;
	shr.u32 	%r1132, %r1055, 22;
	bfe.u32 	%r1133, %r1121, 1, 6;
	mul.wide.u32 	%rd306, %r1133, 4;
	add.s64 	%rd307, %rd27, %rd306;
	bfe.u32 	%r1134, %r1124, 6, 2;
	and.b32  	%r1135, %r1130, 60;
	or.b32  	%r1136, %r1134, %r1135;
	mul.wide.u32 	%rd308, %r1136, 4;
	add.s64 	%rd309, %rd30, %rd308;
	ld.shared.u32 	%r1137, [%rd309];
	ld.shared.u32 	%r1138, [%rd307];
	or.b32  	%r1139, %r1137, %r1138;
	bfe.u32 	%r1140, %r1124, 13, 4;
	shr.u32 	%r1141, %r1055, 16;
	and.b32  	%r1142, %r1141, 48;
	or.b32  	%r1143, %r1140, %r1142;
	mul.wide.u32 	%rd310, %r1143, 4;
	add.s64 	%rd311, %rd33, %rd310;
	ld.shared.u32 	%r1144, [%rd311];
	or.b32  	%r1145, %r1139, %r1144;
	bfe.u32 	%r1146, %r1055, 22, 1;
	and.b32  	%r1147, %r1131, 6;
	or.b32  	%r1148, %r1147, %r1146;
	and.b32  	%r1149, %r1129, 56;
	or.b32  	%r1150, %r1148, %r1149;
	mul.wide.u32 	%rd312, %r1150, 4;
	add.s64 	%rd313, %rd36, %rd312;
	ld.shared.u32 	%r1151, [%rd313];
	or.b32  	%r1152, %r1145, %r1151;
	shr.u32 	%r1153, %r1128, 22;
	bfe.u32 	%r1154, %r1120, 1, 6;
	mul.wide.u32 	%rd314, %r1154, 4;
	add.s64 	%rd315, %rd39, %rd314;
	bfe.u32 	%r1155, %r1128, 7, 2;
	and.b32  	%r1156, %r1125, 60;
	or.b32  	%r1157, %r1156, %r1155;
	mul.wide.u32 	%rd316, %r1157, 4;
	add.s64 	%rd317, %rd42, %rd316;
	ld.shared.u32 	%r1158, [%rd317];
	ld.shared.u32 	%r1159, [%rd315];
	or.b32  	%r1160, %r1158, %r1159;
	bfe.u32 	%r1161, %r1128, 15, 6;
	mul.wide.u32 	%rd318, %r1161, 4;
	add.s64 	%rd319, %rd45, %rd318;
	ld.shared.u32 	%r1162, [%rd319];
	or.b32  	%r1163, %r1160, %r1162;
	bfe.u32 	%r1164, %r1066, 23, 4;
	and.b32  	%r1165, %r1153, 48;
	or.b32  	%r1166, %r1164, %r1165;
	mul.wide.u32 	%rd320, %r1166, 4;
	add.s64 	%rd321, %rd48, %rd320;
	ld.shared.u32 	%r1167, [%rd321];
	or.b32  	%r1168, %r1163, %r1167;
	and.b32  	%r1169, %r1152, 65535;
	prmt.b32 	%r1170, %r1168, %r1169, 4180;
	shr.u32 	%r1171, %r1152, 16;
	and.b32  	%r1172, %r1168, -65536;
	or.b32  	%r1173, %r1172, %r1171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 2;
	shr.b32 	%rhs, %r1170, 30;
	add.u32 	%r40, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 2;
	shr.b32 	%rhs, %r1173, 30;
	add.u32 	%r41, %lhs, %rhs;
	}
	and.b32  	%r1174, %r1128, 268435452;
	and.b32  	%r1175, %r1124, 268435452;
	bfe.u32 	%r1176, %r1124, 2, 26;
	shl.b32 	%r1177, %r1121, 25;
	or.b32  	%r1178, %r1176, %r1177;
	bfe.u32 	%r1179, %r1128, 10, 18;
	bfe.u32 	%r1180, %r1128, 2, 26;
	shl.b32 	%r1181, %r1120, 25;
	or.b32  	%r1182, %r1180, %r1181;
	shr.u32 	%r1183, %r1178, 22;
	shr.u32 	%r1184, %r1055, 11;
	shr.u32 	%r1185, %r1178, 21;
	bfe.u32 	%r1186, %r1175, 2, 6;
	mul.wide.u32 	%rd322, %r1186, 4;
	add.s64 	%rd323, %rd27, %rd322;
	bfe.u32 	%r1187, %r1178, 6, 2;
	and.b32  	%r1188, %r1184, 60;
	or.b32  	%r1189, %r1187, %r1188;
	mul.wide.u32 	%rd324, %r1189, 4;
	add.s64 	%rd325, %rd30, %rd324;
	ld.shared.u32 	%r1190, [%rd325];
	ld.shared.u32 	%r1191, [%rd323];
	or.b32  	%r1192, %r1190, %r1191;
	bfe.u32 	%r1193, %r1178, 13, 4;
	shr.u32 	%r1194, %r1055, 18;
	and.b32  	%r1195, %r1194, 48;
	or.b32  	%r1196, %r1193, %r1195;
	mul.wide.u32 	%rd326, %r1196, 4;
	add.s64 	%rd327, %rd33, %rd326;
	ld.shared.u32 	%r1197, [%rd327];
	or.b32  	%r1198, %r1192, %r1197;
	bfe.u32 	%r1199, %r1055, 24, 1;
	and.b32  	%r1200, %r1185, 6;
	or.b32  	%r1201, %r1200, %r1199;
	and.b32  	%r1202, %r1183, 56;
	or.b32  	%r1203, %r1201, %r1202;
	mul.wide.u32 	%rd328, %r1203, 4;
	add.s64 	%rd329, %rd36, %rd328;
	ld.shared.u32 	%r1204, [%rd329];
	or.b32  	%r1205, %r1198, %r1204;
	bfe.u32 	%r1206, %r1075, 24, 4;
	shl.b32 	%r1207, %r1067, 2;
	bfe.u32 	%r1208, %r1174, 2, 6;
	mul.wide.u32 	%rd330, %r1208, 4;
	add.s64 	%rd331, %rd39, %rd330;
	bfe.u32 	%r1209, %r1182, 7, 2;
	and.b32  	%r1210, %r1179, 60;
	or.b32  	%r1211, %r1210, %r1209;
	mul.wide.u32 	%rd332, %r1211, 4;
	add.s64 	%rd333, %rd42, %rd332;
	ld.shared.u32 	%r1212, [%rd333];
	ld.shared.u32 	%r1213, [%rd331];
	or.b32  	%r1214, %r1212, %r1213;
	bfe.u32 	%r1215, %r1182, 15, 6;
	mul.wide.u32 	%rd334, %r1215, 4;
	add.s64 	%rd335, %rd45, %rd334;
	ld.shared.u32 	%r1216, [%rd335];
	or.b32  	%r1217, %r1214, %r1216;
	and.b32  	%r1218, %r1207, 48;
	or.b32  	%r1219, %r1206, %r1218;
	mul.wide.u32 	%rd336, %r1219, 4;
	add.s64 	%rd337, %rd48, %rd336;
	ld.shared.u32 	%r1220, [%rd337];
	or.b32  	%r1221, %r1217, %r1220;
	and.b32  	%r1222, %r1205, 65535;
	prmt.b32 	%r1223, %r1221, %r1222, 4180;
	shr.u32 	%r1224, %r1205, 16;
	and.b32  	%r1225, %r1221, -65536;
	or.b32  	%r1226, %r1225, %r1224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 2;
	shr.b32 	%rhs, %r1223, 30;
	add.u32 	%r42, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 2;
	shr.b32 	%rhs, %r1226, 30;
	add.u32 	%r43, %lhs, %rhs;
	}
	and.b32  	%r1227, %r1182, 268435452;
	and.b32  	%r1228, %r1178, 268435452;
	bfe.u32 	%r1229, %r1178, 2, 26;
	shl.b32 	%r1230, %r1175, 24;
	or.b32  	%r1231, %r1229, %r1230;
	bfe.u32 	%r1232, %r1182, 10, 18;
	bfe.u32 	%r1233, %r1182, 2, 26;
	shl.b32 	%r1234, %r1174, 24;
	or.b32  	%r1235, %r1233, %r1234;
	shr.u32 	%r1236, %r1231, 22;
	shr.u32 	%r1237, %r1055, 13;
	shr.u32 	%r1238, %r1231, 21;
	bfe.u32 	%r1239, %r1228, 2, 6;
	mul.wide.u32 	%rd338, %r1239, 4;
	add.s64 	%rd339, %rd27, %rd338;
	bfe.u32 	%r1240, %r1231, 6, 2;
	and.b32  	%r1241, %r1237, 60;
	or.b32  	%r1242, %r1240, %r1241;
	mul.wide.u32 	%rd340, %r1242, 4;
	add.s64 	%rd341, %rd30, %rd340;
	ld.shared.u32 	%r1243, [%rd341];
	ld.shared.u32 	%r1244, [%rd339];
	or.b32  	%r1245, %r1243, %r1244;
	bfe.u32 	%r1246, %r1231, 13, 4;
	shr.u32 	%r1247, %r1055, 20;
	and.b32  	%r1248, %r1247, 48;
	or.b32  	%r1249, %r1246, %r1248;
	mul.wide.u32 	%rd342, %r1249, 4;
	add.s64 	%rd343, %rd33, %rd342;
	ld.shared.u32 	%r1250, [%rd343];
	or.b32  	%r1251, %r1245, %r1250;
	bfe.u32 	%r1252, %r1055, 26, 1;
	and.b32  	%r1253, %r1238, 6;
	or.b32  	%r1254, %r1253, %r1252;
	and.b32  	%r1255, %r1236, 56;
	or.b32  	%r1256, %r1254, %r1255;
	mul.wide.u32 	%rd344, %r1256, 4;
	add.s64 	%rd345, %rd36, %rd344;
	ld.shared.u32 	%r1257, [%rd345];
	or.b32  	%r1258, %r1251, %r1257;
	bfe.u32 	%r1259, %r1227, 2, 6;
	mul.wide.u32 	%rd346, %r1259, 4;
	add.s64 	%rd347, %rd39, %rd346;
	bfe.u32 	%r1260, %r1235, 7, 2;
	and.b32  	%r1261, %r1232, 60;
	or.b32  	%r1262, %r1261, %r1260;
	mul.wide.u32 	%rd348, %r1262, 4;
	add.s64 	%rd349, %rd42, %rd348;
	ld.shared.u32 	%r1263, [%rd349];
	ld.shared.u32 	%r1264, [%rd347];
	or.b32  	%r1265, %r1263, %r1264;
	bfe.u32 	%r1266, %r1235, 15, 6;
	mul.wide.u32 	%rd350, %r1266, 4;
	add.s64 	%rd351, %rd45, %rd350;
	ld.shared.u32 	%r1267, [%rd351];
	or.b32  	%r1268, %r1265, %r1267;
	bfe.u32 	%r1269, %r1182, 23, 4;
	and.b32  	%r1270, %r1062, 48;
	or.b32  	%r1271, %r1269, %r1270;
	mul.wide.u32 	%rd352, %r1271, 4;
	add.s64 	%rd353, %rd48, %rd352;
	ld.shared.u32 	%r1272, [%rd353];
	or.b32  	%r1273, %r1268, %r1272;
	and.b32  	%r1274, %r1258, 65535;
	prmt.b32 	%r1275, %r1273, %r1274, 4180;
	shr.u32 	%r1276, %r1258, 16;
	and.b32  	%r1277, %r1273, -65536;
	or.b32  	%r1278, %r1277, %r1276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 2;
	shr.b32 	%rhs, %r1275, 30;
	add.u32 	%r44, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1278, 2;
	shr.b32 	%rhs, %r1278, 30;
	add.u32 	%r45, %lhs, %rhs;
	}
	and.b32  	%r1279, %r1235, 268435452;
	and.b32  	%r1280, %r1231, 268435452;
	bfe.u32 	%r1281, %r1231, 2, 26;
	shl.b32 	%r1282, %r1228, 24;
	or.b32  	%r1283, %r1281, %r1282;
	bfe.u32 	%r1284, %r1235, 10, 18;
	bfe.u32 	%r1285, %r1235, 2, 26;
	shl.b32 	%r1286, %r1227, 24;
	or.b32  	%r1287, %r1285, %r1286;
	shr.u32 	%r1288, %r1283, 22;
	shr.u32 	%r1289, %r1283, 21;
	bfe.u32 	%r1290, %r1071, 27, 1;
	bfe.u32 	%r1291, %r1280, 2, 6;
	mul.wide.u32 	%rd354, %r1291, 4;
	add.s64 	%rd355, %rd27, %rd354;
	bfe.u32 	%r1292, %r1283, 6, 2;
	and.b32  	%r1293, %r1087, 60;
	or.b32  	%r1294, %r1292, %r1293;
	mul.wide.u32 	%rd356, %r1294, 4;
	add.s64 	%rd357, %rd30, %rd356;
	ld.shared.u32 	%r1295, [%rd357];
	ld.shared.u32 	%r1296, [%rd355];
	or.b32  	%r1297, %r1295, %r1296;
	bfe.u32 	%r1298, %r1283, 13, 4;
	and.b32  	%r1299, %r1132, 48;
	or.b32  	%r1300, %r1298, %r1299;
	mul.wide.u32 	%rd358, %r1300, 4;
	add.s64 	%rd359, %rd33, %rd358;
	ld.shared.u32 	%r1301, [%rd359];
	or.b32  	%r1302, %r1297, %r1301;
	and.b32  	%r1303, %r1289, 6;
	or.b32  	%r1304, %r1303, %r1290;
	and.b32  	%r1305, %r1288, 56;
	or.b32  	%r1306, %r1304, %r1305;
	mul.wide.u32 	%rd360, %r1306, 4;
	add.s64 	%rd361, %rd36, %rd360;
	ld.shared.u32 	%r1307, [%rd361];
	or.b32  	%r1308, %r1302, %r1307;
	bfe.u32 	%r1309, %r1279, 2, 6;
	mul.wide.u32 	%rd362, %r1309, 4;
	add.s64 	%rd363, %rd39, %rd362;
	bfe.u32 	%r1310, %r1287, 7, 2;
	and.b32  	%r1311, %r1284, 60;
	or.b32  	%r1312, %r1311, %r1310;
	mul.wide.u32 	%rd364, %r1312, 4;
	add.s64 	%rd365, %rd42, %rd364;
	ld.shared.u32 	%r1313, [%rd365];
	ld.shared.u32 	%r1314, [%rd363];
	or.b32  	%r1315, %r1313, %r1314;
	bfe.u32 	%r1316, %r1287, 15, 6;
	mul.wide.u32 	%rd366, %r1316, 4;
	add.s64 	%rd367, %rd45, %rd366;
	ld.shared.u32 	%r1317, [%rd367];
	or.b32  	%r1318, %r1315, %r1317;
	bfe.u32 	%r1319, %r1235, 23, 4;
	and.b32  	%r1320, %r1126, 48;
	or.b32  	%r1321, %r1319, %r1320;
	mul.wide.u32 	%rd368, %r1321, 4;
	add.s64 	%rd369, %rd48, %rd368;
	ld.shared.u32 	%r1322, [%rd369];
	or.b32  	%r1323, %r1318, %r1322;
	and.b32  	%r1324, %r1308, 65535;
	prmt.b32 	%r1325, %r1323, %r1324, 4180;
	shr.u32 	%r1326, %r1308, 16;
	and.b32  	%r1327, %r1323, -65536;
	or.b32  	%r1328, %r1327, %r1326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 2;
	shr.b32 	%rhs, %r1325, 30;
	add.u32 	%r46, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 2;
	shr.b32 	%rhs, %r1328, 30;
	add.u32 	%r47, %lhs, %rhs;
	}
	and.b32  	%r1329, %r1287, 268435452;
	and.b32  	%r1330, %r1283, 268435452;
	bfe.u32 	%r1331, %r1283, 2, 26;
	shl.b32 	%r1332, %r1280, 24;
	or.b32  	%r1333, %r1331, %r1332;
	bfe.u32 	%r1334, %r1287, 10, 18;
	bfe.u32 	%r1335, %r1287, 2, 26;
	shl.b32 	%r1336, %r1279, 24;
	or.b32  	%r1337, %r1335, %r1336;
	shr.u32 	%r1338, %r1333, 22;
	shr.u32 	%r1339, %r1055, 17;
	shr.u32 	%r1340, %r1333, 21;
	bfe.u32 	%r1341, %r1330, 2, 6;
	mul.wide.u32 	%rd370, %r1341, 4;
	add.s64 	%rd371, %rd27, %rd370;
	bfe.u32 	%r1342, %r1333, 6, 2;
	and.b32  	%r1343, %r1339, 60;
	or.b32  	%r1344, %r1342, %r1343;
	mul.wide.u32 	%rd372, %r1344, 4;
	add.s64 	%rd373, %rd30, %rd372;
	ld.shared.u32 	%r1345, [%rd373];
	ld.shared.u32 	%r1346, [%rd371];
	or.b32  	%r1347, %r1345, %r1346;
	bfe.u32 	%r1348, %r1333, 13, 4;
	and.b32  	%r1349, %r1129, 48;
	or.b32  	%r1350, %r1348, %r1349;
	mul.wide.u32 	%rd374, %r1350, 4;
	add.s64 	%rd375, %rd33, %rd374;
	ld.shared.u32 	%r1351, [%rd375];
	or.b32  	%r1352, %r1347, %r1351;
	bfe.u32 	%r1353, %r1055, 2, 1;
	and.b32  	%r1354, %r1340, 6;
	or.b32  	%r1355, %r1354, %r1353;
	and.b32  	%r1356, %r1338, 56;
	or.b32  	%r1357, %r1355, %r1356;
	mul.wide.u32 	%rd376, %r1357, 4;
	add.s64 	%rd377, %rd36, %rd376;
	ld.shared.u32 	%r1358, [%rd377];
	or.b32  	%r1359, %r1352, %r1358;
	bfe.u32 	%r1360, %r1329, 2, 6;
	mul.wide.u32 	%rd378, %r1360, 4;
	add.s64 	%rd379, %rd39, %rd378;
	bfe.u32 	%r1361, %r1337, 7, 2;
	and.b32  	%r1362, %r1334, 60;
	or.b32  	%r1363, %r1362, %r1361;
	mul.wide.u32 	%rd380, %r1363, 4;
	add.s64 	%rd381, %rd42, %rd380;
	ld.shared.u32 	%r1364, [%rd381];
	ld.shared.u32 	%r1365, [%rd379];
	or.b32  	%r1366, %r1364, %r1365;
	bfe.u32 	%r1367, %r1337, 15, 6;
	mul.wide.u32 	%rd382, %r1367, 4;
	add.s64 	%rd383, %rd45, %rd382;
	ld.shared.u32 	%r1368, [%rd383];
	or.b32  	%r1369, %r1366, %r1368;
	bfe.u32 	%r1370, %r1287, 23, 4;
	and.b32  	%r1371, %r1180, 48;
	or.b32  	%r1372, %r1370, %r1371;
	mul.wide.u32 	%rd384, %r1372, 4;
	add.s64 	%rd385, %rd48, %rd384;
	ld.shared.u32 	%r1373, [%rd385];
	or.b32  	%r1374, %r1369, %r1373;
	and.b32  	%r1375, %r1359, 65535;
	prmt.b32 	%r1376, %r1374, %r1375, 4180;
	shr.u32 	%r1377, %r1359, 16;
	and.b32  	%r1378, %r1374, -65536;
	or.b32  	%r1379, %r1378, %r1377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1376, 2;
	shr.b32 	%rhs, %r1376, 30;
	add.u32 	%r48, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 2;
	shr.b32 	%rhs, %r1379, 30;
	add.u32 	%r49, %lhs, %rhs;
	}
	and.b32  	%r1380, %r1337, 268435452;
	and.b32  	%r1381, %r1333, 268435452;
	bfe.u32 	%r1382, %r1333, 2, 26;
	shl.b32 	%r1383, %r1330, 24;
	or.b32  	%r1384, %r1382, %r1383;
	bfe.u32 	%r1385, %r1337, 10, 18;
	bfe.u32 	%r1386, %r1337, 2, 26;
	shl.b32 	%r1387, %r1329, 24;
	or.b32  	%r1388, %r1386, %r1387;
	shr.u32 	%r1389, %r1384, 22;
	shr.u32 	%r1390, %r1055, 19;
	shr.u32 	%r1391, %r1384, 21;
	bfe.u32 	%r1392, %r1381, 2, 6;
	mul.wide.u32 	%rd386, %r1392, 4;
	add.s64 	%rd387, %rd27, %rd386;
	bfe.u32 	%r1393, %r1384, 6, 2;
	and.b32  	%r1394, %r1390, 60;
	or.b32  	%r1395, %r1393, %r1394;
	mul.wide.u32 	%rd388, %r1395, 4;
	add.s64 	%rd389, %rd30, %rd388;
	ld.shared.u32 	%r1396, [%rd389];
	ld.shared.u32 	%r1397, [%rd387];
	or.b32  	%r1398, %r1396, %r1397;
	bfe.u32 	%r1399, %r1384, 13, 4;
	shl.b32 	%r1400, %r1055, 2;
	and.b32  	%r1401, %r1400, 48;
	or.b32  	%r1402, %r1399, %r1401;
	mul.wide.u32 	%rd390, %r1402, 4;
	add.s64 	%rd391, %rd33, %rd390;
	ld.shared.u32 	%r1403, [%rd391];
	or.b32  	%r1404, %r1398, %r1403;
	bfe.u32 	%r1405, %r1055, 4, 1;
	and.b32  	%r1406, %r1391, 6;
	or.b32  	%r1407, %r1406, %r1405;
	and.b32  	%r1408, %r1389, 56;
	or.b32  	%r1409, %r1407, %r1408;
	mul.wide.u32 	%rd392, %r1409, 4;
	add.s64 	%rd393, %rd36, %rd392;
	ld.shared.u32 	%r1410, [%rd393];
	or.b32  	%r1411, %r1404, %r1410;
	bfe.u32 	%r1412, %r1380, 2, 6;
	mul.wide.u32 	%rd394, %r1412, 4;
	add.s64 	%rd395, %rd39, %rd394;
	bfe.u32 	%r1413, %r1388, 7, 2;
	and.b32  	%r1414, %r1385, 60;
	or.b32  	%r1415, %r1414, %r1413;
	mul.wide.u32 	%rd396, %r1415, 4;
	add.s64 	%rd397, %rd42, %rd396;
	ld.shared.u32 	%r1416, [%rd397];
	ld.shared.u32 	%r1417, [%rd395];
	or.b32  	%r1418, %r1416, %r1417;
	bfe.u32 	%r1419, %r1388, 15, 6;
	mul.wide.u32 	%rd398, %r1419, 4;
	add.s64 	%rd399, %rd45, %rd398;
	ld.shared.u32 	%r1420, [%rd399];
	or.b32  	%r1421, %r1418, %r1420;
	bfe.u32 	%r1422, %r1337, 23, 4;
	and.b32  	%r1423, %r1233, 48;
	or.b32  	%r1424, %r1422, %r1423;
	mul.wide.u32 	%rd400, %r1424, 4;
	add.s64 	%rd401, %rd48, %rd400;
	ld.shared.u32 	%r1425, [%rd401];
	or.b32  	%r1426, %r1421, %r1425;
	and.b32  	%r1427, %r1411, 65535;
	prmt.b32 	%r1428, %r1426, %r1427, 4180;
	shr.u32 	%r1429, %r1411, 16;
	and.b32  	%r1430, %r1426, -65536;
	or.b32  	%r1431, %r1430, %r1429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1428, 2;
	shr.b32 	%rhs, %r1428, 30;
	add.u32 	%r50, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1431, 2;
	shr.b32 	%rhs, %r1431, 30;
	add.u32 	%r51, %lhs, %rhs;
	}
	and.b32  	%r1432, %r1388, 268435452;
	and.b32  	%r1433, %r1384, 268435452;
	bfe.u32 	%r1434, %r1384, 2, 26;
	shl.b32 	%r1435, %r1381, 24;
	or.b32  	%r1436, %r1434, %r1435;
	bfe.u32 	%r1437, %r1388, 10, 18;
	bfe.u32 	%r1438, %r1388, 2, 26;
	shl.b32 	%r1439, %r1380, 24;
	or.b32  	%r1440, %r1438, %r1439;
	shr.u32 	%r1441, %r1436, 22;
	shr.u32 	%r1442, %r1055, 21;
	shr.u32 	%r1443, %r1436, 21;
	bfe.u32 	%r1444, %r1433, 2, 6;
	mul.wide.u32 	%rd402, %r1444, 4;
	add.s64 	%rd403, %rd27, %rd402;
	bfe.u32 	%r1445, %r1436, 6, 2;
	and.b32  	%r1446, %r1442, 60;
	or.b32  	%r1447, %r1445, %r1446;
	mul.wide.u32 	%rd404, %r1447, 4;
	add.s64 	%rd405, %rd30, %rd404;
	ld.shared.u32 	%r1448, [%rd405];
	ld.shared.u32 	%r1449, [%rd403];
	or.b32  	%r1450, %r1448, %r1449;
	bfe.u32 	%r1451, %r1436, 13, 4;
	and.b32  	%r1452, %r1055, 48;
	or.b32  	%r1453, %r1451, %r1452;
	mul.wide.u32 	%rd406, %r1453, 4;
	add.s64 	%rd407, %rd33, %rd406;
	ld.shared.u32 	%r1454, [%rd407];
	or.b32  	%r1455, %r1450, %r1454;
	bfe.u32 	%r1456, %r1055, 6, 1;
	and.b32  	%r1457, %r1443, 6;
	or.b32  	%r1458, %r1457, %r1456;
	and.b32  	%r1459, %r1441, 56;
	or.b32  	%r1460, %r1458, %r1459;
	mul.wide.u32 	%rd408, %r1460, 4;
	add.s64 	%rd409, %rd36, %rd408;
	ld.shared.u32 	%r1461, [%rd409];
	or.b32  	%r1462, %r1455, %r1461;
	bfe.u32 	%r1463, %r1432, 2, 6;
	mul.wide.u32 	%rd410, %r1463, 4;
	add.s64 	%rd411, %rd39, %rd410;
	bfe.u32 	%r1464, %r1440, 7, 2;
	and.b32  	%r1465, %r1437, 60;
	or.b32  	%r1466, %r1465, %r1464;
	mul.wide.u32 	%rd412, %r1466, 4;
	add.s64 	%rd413, %rd42, %rd412;
	ld.shared.u32 	%r1467, [%rd413];
	ld.shared.u32 	%r1468, [%rd411];
	or.b32  	%r1469, %r1467, %r1468;
	bfe.u32 	%r1470, %r1440, 15, 6;
	mul.wide.u32 	%rd414, %r1470, 4;
	add.s64 	%rd415, %rd45, %rd414;
	ld.shared.u32 	%r1471, [%rd415];
	or.b32  	%r1472, %r1469, %r1471;
	bfe.u32 	%r1473, %r1388, 23, 4;
	and.b32  	%r1474, %r1285, 48;
	or.b32  	%r1475, %r1473, %r1474;
	mul.wide.u32 	%rd416, %r1475, 4;
	add.s64 	%rd417, %rd48, %rd416;
	ld.shared.u32 	%r1476, [%rd417];
	or.b32  	%r1477, %r1472, %r1476;
	and.b32  	%r1478, %r1462, 65535;
	prmt.b32 	%r1479, %r1477, %r1478, 4180;
	shr.u32 	%r1480, %r1462, 16;
	and.b32  	%r1481, %r1477, -65536;
	or.b32  	%r1482, %r1481, %r1480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1479, 2;
	shr.b32 	%rhs, %r1479, 30;
	add.u32 	%r52, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 2;
	shr.b32 	%rhs, %r1482, 30;
	add.u32 	%r53, %lhs, %rhs;
	}
	and.b32  	%r1483, %r1440, 268435454;
	and.b32  	%r1484, %r1436, 268435454;
	bfe.u32 	%r1485, %r1436, 1, 27;
	shl.b32 	%r1486, %r1433, 25;
	or.b32  	%r1487, %r1485, %r1486;
	bfe.u32 	%r1488, %r1440, 9, 19;
	bfe.u32 	%r1489, %r1440, 1, 27;
	shl.b32 	%r1490, %r1432, 25;
	or.b32  	%r1491, %r1489, %r1490;
	shr.u32 	%r1492, %r1487, 22;
	shr.u32 	%r1493, %r1487, 21;
	bfe.u32 	%r1494, %r1283, 27, 1;
	bfe.u32 	%r1495, %r1484, 1, 6;
	mul.wide.u32 	%rd418, %r1495, 4;
	add.s64 	%rd419, %rd27, %rd418;
	bfe.u32 	%r1496, %r1487, 6, 2;
	and.b32  	%r1497, %r1132, 60;
	or.b32  	%r1498, %r1496, %r1497;
	mul.wide.u32 	%rd420, %r1498, 4;
	add.s64 	%rd421, %rd30, %rd420;
	ld.shared.u32 	%r1499, [%rd421];
	ld.shared.u32 	%r1500, [%rd419];
	or.b32  	%r1501, %r1499, %r1500;
	bfe.u32 	%r1502, %r1487, 13, 4;
	and.b32  	%r1503, %r1289, 48;
	or.b32  	%r1504, %r1502, %r1503;
	mul.wide.u32 	%rd422, %r1504, 4;
	add.s64 	%rd423, %rd33, %rd422;
	ld.shared.u32 	%r1505, [%rd423];
	or.b32  	%r1506, %r1501, %r1505;
	and.b32  	%r1507, %r1493, 6;
	or.b32  	%r1508, %r1507, %r1494;
	and.b32  	%r1509, %r1492, 56;
	or.b32  	%r1510, %r1508, %r1509;
	mul.wide.u32 	%rd424, %r1510, 4;
	add.s64 	%rd425, %rd36, %rd424;
	ld.shared.u32 	%r1511, [%rd425];
	or.b32  	%r1512, %r1506, %r1511;
	bfe.u32 	%r1513, %r1388, 24, 4;
	shr.u32 	%r1514, %r1491, 22;
	bfe.u32 	%r1515, %r1483, 1, 6;
	mul.wide.u32 	%rd426, %r1515, 4;
	add.s64 	%rd427, %rd39, %rd426;
	bfe.u32 	%r1516, %r1491, 7, 2;
	and.b32  	%r1517, %r1488, 60;
	or.b32  	%r1518, %r1517, %r1516;
	mul.wide.u32 	%rd428, %r1518, 4;
	add.s64 	%rd429, %rd42, %rd428;
	ld.shared.u32 	%r1519, [%rd429];
	ld.shared.u32 	%r1520, [%rd427];
	or.b32  	%r1521, %r1519, %r1520;
	bfe.u32 	%r1522, %r1491, 15, 6;
	mul.wide.u32 	%rd430, %r1522, 4;
	add.s64 	%rd431, %rd45, %rd430;
	ld.shared.u32 	%r1523, [%rd431];
	or.b32  	%r1524, %r1521, %r1523;
	and.b32  	%r1525, %r1514, 48;
	or.b32  	%r1526, %r1513, %r1525;
	mul.wide.u32 	%rd432, %r1526, 4;
	add.s64 	%rd433, %rd48, %rd432;
	ld.shared.u32 	%r1527, [%rd433];
	or.b32  	%r1528, %r1524, %r1527;
	and.b32  	%r1529, %r1512, 65535;
	prmt.b32 	%r1530, %r1528, %r1529, 4180;
	shr.u32 	%r1531, %r1512, 16;
	and.b32  	%r1532, %r1528, -65536;
	or.b32  	%r1533, %r1532, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1530, 2;
	shr.b32 	%rhs, %r1530, 30;
	add.u32 	%r54, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1533, 2;
	shr.b32 	%rhs, %r1533, 30;
	add.u32 	%r55, %lhs, %rhs;
	}
	and.b32  	%r1534, %r1491, 268435452;
	and.b32  	%r1535, %r1487, 268435452;
	bfe.u32 	%r1536, %r1487, 2, 26;
	shl.b32 	%r1537, %r1484, 25;
	or.b32  	%r1538, %r1536, %r1537;
	bfe.u32 	%r1539, %r1491, 10, 18;
	bfe.u32 	%r1540, %r1491, 2, 26;
	shl.b32 	%r1541, %r1483, 25;
	or.b32  	%r1542, %r1540, %r1541;
	shr.u32 	%r1543, %r1538, 22;
	shr.u32 	%r1544, %r1538, 21;
	bfe.u32 	%r1545, %r1333, 27, 1;
	bfe.u32 	%r1546, %r1535, 2, 6;
	mul.wide.u32 	%rd434, %r1546, 4;
	add.s64 	%rd435, %rd27, %rd434;
	bfe.u32 	%r1547, %r1538, 6, 2;
	and.b32  	%r1548, %r1129, 60;
	or.b32  	%r1549, %r1547, %r1548;
	mul.wide.u32 	%rd436, %r1549, 4;
	add.s64 	%rd437, %rd30, %rd436;
	ld.shared.u32 	%r1550, [%rd437];
	ld.shared.u32 	%r1551, [%rd435];
	or.b32  	%r1552, %r1550, %r1551;
	bfe.u32 	%r1553, %r1538, 13, 4;
	and.b32  	%r1554, %r1340, 48;
	or.b32  	%r1555, %r1553, %r1554;
	mul.wide.u32 	%rd438, %r1555, 4;
	add.s64 	%rd439, %rd33, %rd438;
	ld.shared.u32 	%r1556, [%rd439];
	or.b32  	%r1557, %r1552, %r1556;
	and.b32  	%r1558, %r1544, 6;
	or.b32  	%r1559, %r1558, %r1545;
	and.b32  	%r1560, %r1543, 56;
	or.b32  	%r1561, %r1559, %r1560;
	mul.wide.u32 	%rd440, %r1561, 4;
	add.s64 	%rd441, %rd36, %rd440;
	ld.shared.u32 	%r1562, [%rd441];
	or.b32  	%r1563, %r1557, %r1562;
	bfe.u32 	%r1564, %r1440, 24, 4;
	shr.u32 	%r1565, %r1380, 1;
	bfe.u32 	%r1566, %r1534, 2, 6;
	mul.wide.u32 	%rd442, %r1566, 4;
	add.s64 	%rd443, %rd39, %rd442;
	bfe.u32 	%r1567, %r1542, 7, 2;
	and.b32  	%r1568, %r1539, 60;
	or.b32  	%r1569, %r1568, %r1567;
	mul.wide.u32 	%rd444, %r1569, 4;
	add.s64 	%rd445, %rd42, %rd444;
	ld.shared.u32 	%r1570, [%rd445];
	ld.shared.u32 	%r1571, [%rd443];
	or.b32  	%r1572, %r1570, %r1571;
	bfe.u32 	%r1573, %r1542, 15, 6;
	mul.wide.u32 	%rd446, %r1573, 4;
	add.s64 	%rd447, %rd45, %rd446;
	ld.shared.u32 	%r1574, [%rd447];
	or.b32  	%r1575, %r1572, %r1574;
	and.b32  	%r1576, %r1565, 48;
	or.b32  	%r1577, %r1564, %r1576;
	mul.wide.u32 	%rd448, %r1577, 4;
	add.s64 	%rd449, %rd48, %rd448;
	ld.shared.u32 	%r1578, [%rd449];
	or.b32  	%r1579, %r1575, %r1578;
	and.b32  	%r1580, %r1563, 65535;
	prmt.b32 	%r1581, %r1579, %r1580, 4180;
	shr.u32 	%r1582, %r1563, 16;
	and.b32  	%r1583, %r1579, -65536;
	or.b32  	%r1584, %r1583, %r1582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1581, 2;
	shr.b32 	%rhs, %r1581, 30;
	add.u32 	%r56, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1584, 2;
	shr.b32 	%rhs, %r1584, 30;
	add.u32 	%r57, %lhs, %rhs;
	}
	and.b32  	%r1585, %r1542, 268435452;
	and.b32  	%r1586, %r1538, 268435452;
	bfe.u32 	%r1587, %r1538, 2, 26;
	shl.b32 	%r1588, %r1535, 24;
	or.b32  	%r1589, %r1587, %r1588;
	bfe.u32 	%r1590, %r1542, 10, 18;
	bfe.u32 	%r1591, %r1542, 2, 26;
	shl.b32 	%r1592, %r1534, 24;
	or.b32  	%r1593, %r1591, %r1592;
	shr.u32 	%r1594, %r1589, 22;
	shr.u32 	%r1595, %r1589, 21;
	bfe.u32 	%r1596, %r1384, 27, 1;
	bfe.u32 	%r1597, %r1586, 2, 6;
	mul.wide.u32 	%rd450, %r1597, 4;
	add.s64 	%rd451, %rd27, %rd450;
	bfe.u32 	%r1598, %r1589, 6, 2;
	and.b32  	%r1599, %r1183, 60;
	or.b32  	%r1600, %r1598, %r1599;
	mul.wide.u32 	%rd452, %r1600, 4;
	add.s64 	%rd453, %rd30, %rd452;
	ld.shared.u32 	%r1601, [%rd453];
	ld.shared.u32 	%r1602, [%rd451];
	or.b32  	%r1603, %r1601, %r1602;
	bfe.u32 	%r1604, %r1589, 13, 4;
	and.b32  	%r1605, %r1391, 48;
	or.b32  	%r1606, %r1604, %r1605;
	mul.wide.u32 	%rd454, %r1606, 4;
	add.s64 	%rd455, %rd33, %rd454;
	ld.shared.u32 	%r1607, [%rd455];
	or.b32  	%r1608, %r1603, %r1607;
	and.b32  	%r1609, %r1595, 6;
	or.b32  	%r1610, %r1609, %r1596;
	and.b32  	%r1611, %r1594, 56;
	or.b32  	%r1612, %r1610, %r1611;
	mul.wide.u32 	%rd456, %r1612, 4;
	add.s64 	%rd457, %rd36, %rd456;
	ld.shared.u32 	%r1613, [%rd457];
	or.b32  	%r1614, %r1608, %r1613;
	shr.u32 	%r1615, %r1432, 1;
	bfe.u32 	%r1616, %r1585, 2, 6;
	mul.wide.u32 	%rd458, %r1616, 4;
	add.s64 	%rd459, %rd39, %rd458;
	bfe.u32 	%r1617, %r1593, 7, 2;
	and.b32  	%r1618, %r1590, 60;
	or.b32  	%r1619, %r1618, %r1617;
	mul.wide.u32 	%rd460, %r1619, 4;
	add.s64 	%rd461, %rd42, %rd460;
	ld.shared.u32 	%r1620, [%rd461];
	ld.shared.u32 	%r1621, [%rd459];
	or.b32  	%r1622, %r1620, %r1621;
	bfe.u32 	%r1623, %r1593, 15, 6;
	mul.wide.u32 	%rd462, %r1623, 4;
	add.s64 	%rd463, %rd45, %rd462;
	ld.shared.u32 	%r1624, [%rd463];
	or.b32  	%r1625, %r1622, %r1624;
	bfe.u32 	%r1626, %r1542, 23, 4;
	and.b32  	%r1627, %r1615, 48;
	or.b32  	%r1628, %r1626, %r1627;
	mul.wide.u32 	%rd464, %r1628, 4;
	add.s64 	%rd465, %rd48, %rd464;
	ld.shared.u32 	%r1629, [%rd465];
	or.b32  	%r1630, %r1625, %r1629;
	and.b32  	%r1631, %r1614, 65535;
	prmt.b32 	%r1632, %r1630, %r1631, 4180;
	shr.u32 	%r1633, %r1614, 16;
	and.b32  	%r1634, %r1630, -65536;
	or.b32  	%r1635, %r1634, %r1633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1632, 2;
	shr.b32 	%rhs, %r1632, 30;
	add.u32 	%r58, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1635, 2;
	shr.b32 	%rhs, %r1635, 30;
	add.u32 	%r59, %lhs, %rhs;
	}
	and.b32  	%r1636, %r1593, 268435452;
	and.b32  	%r1637, %r1589, 268435452;
	bfe.u32 	%r1638, %r1589, 2, 26;
	shl.b32 	%r1639, %r1586, 24;
	or.b32  	%r1640, %r1638, %r1639;
	bfe.u32 	%r1641, %r1593, 10, 18;
	bfe.u32 	%r1642, %r1593, 2, 26;
	shl.b32 	%r1643, %r1585, 24;
	or.b32  	%r1644, %r1642, %r1643;
	shr.u32 	%r1645, %r1640, 22;
	shr.u32 	%r1646, %r1640, 21;
	bfe.u32 	%r1647, %r1436, 27, 1;
	bfe.u32 	%r1648, %r1637, 2, 6;
	mul.wide.u32 	%rd466, %r1648, 4;
	add.s64 	%rd467, %rd27, %rd466;
	bfe.u32 	%r1649, %r1640, 6, 2;
	and.b32  	%r1650, %r1236, 60;
	or.b32  	%r1651, %r1649, %r1650;
	mul.wide.u32 	%rd468, %r1651, 4;
	add.s64 	%rd469, %rd30, %rd468;
	ld.shared.u32 	%r1652, [%rd469];
	ld.shared.u32 	%r1653, [%rd467];
	or.b32  	%r1654, %r1652, %r1653;
	bfe.u32 	%r1655, %r1640, 13, 4;
	and.b32  	%r1656, %r1443, 48;
	or.b32  	%r1657, %r1655, %r1656;
	mul.wide.u32 	%rd470, %r1657, 4;
	add.s64 	%rd471, %rd33, %rd470;
	ld.shared.u32 	%r1658, [%rd471];
	or.b32  	%r1659, %r1654, %r1658;
	and.b32  	%r1660, %r1646, 6;
	or.b32  	%r1661, %r1660, %r1647;
	and.b32  	%r1662, %r1645, 56;
	or.b32  	%r1663, %r1661, %r1662;
	mul.wide.u32 	%rd472, %r1663, 4;
	add.s64 	%rd473, %rd36, %rd472;
	ld.shared.u32 	%r1664, [%rd473];
	or.b32  	%r1665, %r1659, %r1664;
	bfe.u32 	%r1666, %r1636, 2, 6;
	mul.wide.u32 	%rd474, %r1666, 4;
	add.s64 	%rd475, %rd39, %rd474;
	bfe.u32 	%r1667, %r1644, 7, 2;
	and.b32  	%r1668, %r1641, 60;
	or.b32  	%r1669, %r1668, %r1667;
	mul.wide.u32 	%rd476, %r1669, 4;
	add.s64 	%rd477, %rd42, %rd476;
	ld.shared.u32 	%r1670, [%rd477];
	ld.shared.u32 	%r1671, [%rd475];
	or.b32  	%r1672, %r1670, %r1671;
	bfe.u32 	%r1673, %r1644, 15, 6;
	mul.wide.u32 	%rd478, %r1673, 4;
	add.s64 	%rd479, %rd45, %rd478;
	ld.shared.u32 	%r1674, [%rd479];
	or.b32  	%r1675, %r1672, %r1674;
	bfe.u32 	%r1676, %r1593, 23, 4;
	and.b32  	%r1677, %r1489, 48;
	or.b32  	%r1678, %r1676, %r1677;
	mul.wide.u32 	%rd480, %r1678, 4;
	add.s64 	%rd481, %rd48, %rd480;
	ld.shared.u32 	%r1679, [%rd481];
	or.b32  	%r1680, %r1675, %r1679;
	and.b32  	%r1681, %r1665, 65535;
	prmt.b32 	%r1682, %r1680, %r1681, 4180;
	shr.u32 	%r1683, %r1665, 16;
	and.b32  	%r1684, %r1680, -65536;
	or.b32  	%r1685, %r1684, %r1683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 2;
	shr.b32 	%rhs, %r1682, 30;
	add.u32 	%r60, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1685, 2;
	shr.b32 	%rhs, %r1685, 30;
	add.u32 	%r61, %lhs, %rhs;
	}
	and.b32  	%r1686, %r1644, 268435452;
	and.b32  	%r1687, %r1640, 268435452;
	bfe.u32 	%r1688, %r1640, 2, 26;
	shl.b32 	%r1689, %r1637, 24;
	or.b32  	%r1690, %r1688, %r1689;
	bfe.u32 	%r1691, %r1644, 10, 18;
	bfe.u32 	%r1692, %r1644, 2, 26;
	shl.b32 	%r1693, %r1636, 24;
	or.b32  	%r1694, %r1692, %r1693;
	shr.u32 	%r1695, %r1690, 22;
	shr.u32 	%r1696, %r1690, 21;
	bfe.u32 	%r1697, %r1687, 2, 6;
	mul.wide.u32 	%rd482, %r1697, 4;
	add.s64 	%rd483, %rd27, %rd482;
	bfe.u32 	%r1698, %r1690, 6, 2;
	and.b32  	%r1699, %r1288, 60;
	or.b32  	%r1700, %r1698, %r1699;
	mul.wide.u32 	%rd484, %r1700, 4;
	add.s64 	%rd485, %rd30, %rd484;
	ld.shared.u32 	%r1701, [%rd485];
	ld.shared.u32 	%r1702, [%rd483];
	or.b32  	%r1703, %r1701, %r1702;
	bfe.u32 	%r1704, %r1690, 13, 4;
	and.b32  	%r1705, %r1492, 48;
	or.b32  	%r1706, %r1704, %r1705;
	mul.wide.u32 	%rd486, %r1706, 4;
	add.s64 	%rd487, %rd33, %rd486;
	ld.shared.u32 	%r1707, [%rd487];
	or.b32  	%r1708, %r1703, %r1707;
	bfe.u32 	%r1709, %r1051, 15, 1;
	and.b32  	%r1710, %r1696, 6;
	or.b32  	%r1711, %r1710, %r1709;
	and.b32  	%r1712, %r1695, 56;
	or.b32  	%r1713, %r1711, %r1712;
	mul.wide.u32 	%rd488, %r1713, 4;
	add.s64 	%rd489, %rd36, %rd488;
	ld.shared.u32 	%r1714, [%rd489];
	or.b32  	%r1715, %r1708, %r1714;
	bfe.u32 	%r1716, %r1686, 2, 6;
	mul.wide.u32 	%rd490, %r1716, 4;
	add.s64 	%rd491, %rd39, %rd490;
	bfe.u32 	%r1717, %r1694, 7, 2;
	and.b32  	%r1718, %r1691, 60;
	or.b32  	%r1719, %r1718, %r1717;
	mul.wide.u32 	%rd492, %r1719, 4;
	add.s64 	%rd493, %rd42, %rd492;
	ld.shared.u32 	%r1720, [%rd493];
	ld.shared.u32 	%r1721, [%rd491];
	or.b32  	%r1722, %r1720, %r1721;
	bfe.u32 	%r1723, %r1694, 15, 6;
	mul.wide.u32 	%rd494, %r1723, 4;
	add.s64 	%rd495, %rd45, %rd494;
	ld.shared.u32 	%r1724, [%rd495];
	or.b32  	%r1725, %r1722, %r1724;
	bfe.u32 	%r1726, %r1644, 23, 4;
	and.b32  	%r1727, %r1540, 48;
	or.b32  	%r1728, %r1726, %r1727;
	mul.wide.u32 	%rd496, %r1728, 4;
	add.s64 	%rd497, %rd48, %rd496;
	ld.shared.u32 	%r1729, [%rd497];
	or.b32  	%r1730, %r1725, %r1729;
	and.b32  	%r1731, %r1715, 65535;
	prmt.b32 	%r1732, %r1730, %r1731, 4180;
	shr.u32 	%r1733, %r1715, 16;
	and.b32  	%r1734, %r1730, -65536;
	or.b32  	%r1735, %r1734, %r1733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 2;
	shr.b32 	%rhs, %r1732, 30;
	add.u32 	%r62, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1735, 2;
	shr.b32 	%rhs, %r1735, 30;
	add.u32 	%r63, %lhs, %rhs;
	}
	and.b32  	%r1736, %r1694, 268435452;
	and.b32  	%r1737, %r1690, 268435452;
	bfe.u32 	%r1738, %r1690, 2, 26;
	shl.b32 	%r1739, %r1687, 24;
	or.b32  	%r1740, %r1738, %r1739;
	bfe.u32 	%r1741, %r1694, 10, 18;
	bfe.u32 	%r1742, %r1694, 2, 26;
	shl.b32 	%r1743, %r1686, 24;
	or.b32  	%r1744, %r1742, %r1743;
	shr.u32 	%r1745, %r1740, 22;
	shr.u32 	%r1746, %r1740, 21;
	bfe.u32 	%r1747, %r1737, 2, 6;
	mul.wide.u32 	%rd498, %r1747, 4;
	add.s64 	%rd499, %rd27, %rd498;
	bfe.u32 	%r1748, %r1740, 6, 2;
	and.b32  	%r1749, %r1338, 60;
	or.b32  	%r1750, %r1748, %r1749;
	mul.wide.u32 	%rd500, %r1750, 4;
	add.s64 	%rd501, %rd30, %rd500;
	ld.shared.u32 	%r1751, [%rd501];
	ld.shared.u32 	%r1752, [%rd499];
	or.b32  	%r1753, %r1751, %r1752;
	bfe.u32 	%r1754, %r1740, 13, 4;
	shr.u32 	%r1755, %r1381, 1;
	and.b32  	%r1756, %r1755, 48;
	or.b32  	%r1757, %r1754, %r1756;
	mul.wide.u32 	%rd502, %r1757, 4;
	add.s64 	%rd503, %rd33, %rd502;
	ld.shared.u32 	%r1758, [%rd503];
	or.b32  	%r1759, %r1753, %r1758;
	bfe.u32 	%r1760, %r1025, 17, 1;
	and.b32  	%r1761, %r1746, 6;
	or.b32  	%r1762, %r1761, %r1760;
	and.b32  	%r1763, %r1745, 56;
	or.b32  	%r1764, %r1762, %r1763;
	mul.wide.u32 	%rd504, %r1764, 4;
	add.s64 	%rd505, %rd36, %rd504;
	ld.shared.u32 	%r1765, [%rd505];
	or.b32  	%r1766, %r1759, %r1765;
	bfe.u32 	%r1767, %r1736, 2, 6;
	mul.wide.u32 	%rd506, %r1767, 4;
	add.s64 	%rd507, %rd39, %rd506;
	bfe.u32 	%r1768, %r1744, 7, 2;
	and.b32  	%r1769, %r1741, 60;
	or.b32  	%r1770, %r1769, %r1768;
	mul.wide.u32 	%rd508, %r1770, 4;
	add.s64 	%rd509, %rd42, %rd508;
	ld.shared.u32 	%r1771, [%rd509];
	ld.shared.u32 	%r1772, [%rd507];
	or.b32  	%r1773, %r1771, %r1772;
	bfe.u32 	%r1774, %r1744, 15, 6;
	mul.wide.u32 	%rd510, %r1774, 4;
	add.s64 	%rd511, %rd45, %rd510;
	ld.shared.u32 	%r1775, [%rd511];
	or.b32  	%r1776, %r1773, %r1775;
	bfe.u32 	%r1777, %r1694, 23, 4;
	and.b32  	%r1778, %r1591, 48;
	or.b32  	%r1779, %r1777, %r1778;
	mul.wide.u32 	%rd512, %r1779, 4;
	add.s64 	%rd513, %rd48, %rd512;
	ld.shared.u32 	%r1780, [%rd513];
	or.b32  	%r1781, %r1776, %r1780;
	and.b32  	%r1782, %r1766, 65535;
	prmt.b32 	%r1783, %r1781, %r1782, 4180;
	shr.u32 	%r1784, %r1766, 16;
	and.b32  	%r1785, %r1781, -65536;
	or.b32  	%r1786, %r1785, %r1784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 2;
	shr.b32 	%rhs, %r1783, 30;
	add.u32 	%r64, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1786, 2;
	shr.b32 	%rhs, %r1786, 30;
	add.u32 	%r65, %lhs, %rhs;
	}
	and.b32  	%r1787, %r1744, 268435452;
	and.b32  	%r1788, %r1740, 268435452;
	bfe.u32 	%r1789, %r1740, 2, 26;
	shl.b32 	%r1790, %r1737, 24;
	or.b32  	%r1791, %r1789, %r1790;
	bfe.u32 	%r1792, %r1744, 10, 18;
	bfe.u32 	%r1793, %r1744, 2, 26;
	shl.b32 	%r1794, %r1736, 24;
	or.b32  	%r1795, %r1793, %r1794;
	shr.u32 	%r1796, %r1791, 22;
	shr.u32 	%r1797, %r1791, 21;
	bfe.u32 	%r1798, %r1788, 2, 6;
	mul.wide.u32 	%rd514, %r1798, 4;
	add.s64 	%rd515, %rd27, %rd514;
	bfe.u32 	%r1799, %r1791, 6, 2;
	and.b32  	%r1800, %r1389, 60;
	or.b32  	%r1801, %r1799, %r1800;
	mul.wide.u32 	%rd516, %r1801, 4;
	add.s64 	%rd517, %rd30, %rd516;
	ld.shared.u32 	%r1802, [%rd517];
	ld.shared.u32 	%r1803, [%rd515];
	or.b32  	%r1804, %r1802, %r1803;
	bfe.u32 	%r1805, %r1791, 13, 4;
	shr.u32 	%r1806, %r1433, 1;
	and.b32  	%r1807, %r1806, 48;
	or.b32  	%r1808, %r1805, %r1807;
	mul.wide.u32 	%rd518, %r1808, 4;
	add.s64 	%rd519, %rd33, %rd518;
	ld.shared.u32 	%r1809, [%rd519];
	or.b32  	%r1810, %r1804, %r1809;
	bfe.u32 	%r1811, %r1031, 19, 1;
	and.b32  	%r1812, %r1797, 6;
	or.b32  	%r1813, %r1812, %r1811;
	and.b32  	%r1814, %r1796, 56;
	or.b32  	%r1815, %r1813, %r1814;
	mul.wide.u32 	%rd520, %r1815, 4;
	add.s64 	%rd521, %rd36, %rd520;
	ld.shared.u32 	%r1816, [%rd521];
	or.b32  	%r1817, %r1810, %r1816;
	bfe.u32 	%r1818, %r1787, 2, 6;
	mul.wide.u32 	%rd522, %r1818, 4;
	add.s64 	%rd523, %rd39, %rd522;
	bfe.u32 	%r1819, %r1795, 7, 2;
	and.b32  	%r1820, %r1792, 60;
	or.b32  	%r1821, %r1820, %r1819;
	mul.wide.u32 	%rd524, %r1821, 4;
	add.s64 	%rd525, %rd42, %rd524;
	ld.shared.u32 	%r1822, [%rd525];
	ld.shared.u32 	%r1823, [%rd523];
	or.b32  	%r1824, %r1822, %r1823;
	bfe.u32 	%r1825, %r1795, 15, 6;
	mul.wide.u32 	%rd526, %r1825, 4;
	add.s64 	%rd527, %rd45, %rd526;
	ld.shared.u32 	%r1826, [%rd527];
	or.b32  	%r1827, %r1824, %r1826;
	bfe.u32 	%r1828, %r1744, 23, 4;
	and.b32  	%r1829, %r1642, 48;
	or.b32  	%r1830, %r1828, %r1829;
	mul.wide.u32 	%rd528, %r1830, 4;
	add.s64 	%rd529, %rd48, %rd528;
	ld.shared.u32 	%r1831, [%rd529];
	or.b32  	%r1832, %r1827, %r1831;
	and.b32  	%r1833, %r1817, 65535;
	prmt.b32 	%r1834, %r1832, %r1833, 4180;
	shr.u32 	%r1835, %r1817, 16;
	and.b32  	%r1836, %r1832, -65536;
	or.b32  	%r1837, %r1836, %r1835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1834, 2;
	shr.b32 	%rhs, %r1834, 30;
	add.u32 	%r66, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 2;
	shr.b32 	%rhs, %r1837, 30;
	add.u32 	%r67, %lhs, %rhs;
	}
	and.b32  	%r1838, %r1795, 268435454;
	and.b32  	%r1839, %r1791, 268435454;
	bfe.u32 	%r1840, %r1791, 1, 27;
	shl.b32 	%r1841, %r1788, 25;
	or.b32  	%r1842, %r1840, %r1841;
	bfe.u32 	%r1843, %r1795, 9, 19;
	bfe.u32 	%r1844, %r1795, 1, 27;
	shl.b32 	%r1845, %r1787, 25;
	or.b32  	%r1846, %r1844, %r1845;
	shr.u32 	%r1847, %r1842, 22;
	shr.u32 	%r1848, %r1842, 21;
	bfe.u32 	%r1849, %r1640, 27, 1;
	bfe.u32 	%r1850, %r1839, 1, 6;
	mul.wide.u32 	%rd530, %r1850, 4;
	add.s64 	%rd531, %rd27, %rd530;
	bfe.u32 	%r1851, %r1842, 6, 2;
	and.b32  	%r1852, %r1443, 60;
	or.b32  	%r1853, %r1851, %r1852;
	mul.wide.u32 	%rd532, %r1853, 4;
	add.s64 	%rd533, %rd30, %rd532;
	ld.shared.u32 	%r1854, [%rd533];
	ld.shared.u32 	%r1855, [%rd531];
	or.b32  	%r1856, %r1854, %r1855;
	bfe.u32 	%r1857, %r1842, 13, 4;
	and.b32  	%r1858, %r1646, 48;
	or.b32  	%r1859, %r1857, %r1858;
	mul.wide.u32 	%rd534, %r1859, 4;
	add.s64 	%rd535, %rd33, %rd534;
	ld.shared.u32 	%r1860, [%rd535];
	or.b32  	%r1861, %r1856, %r1860;
	and.b32  	%r1862, %r1848, 6;
	or.b32  	%r1863, %r1862, %r1849;
	and.b32  	%r1864, %r1847, 56;
	or.b32  	%r1865, %r1863, %r1864;
	mul.wide.u32 	%rd536, %r1865, 4;
	add.s64 	%rd537, %rd36, %rd536;
	ld.shared.u32 	%r1866, [%rd537];
	or.b32  	%r1867, %r1861, %r1866;
	bfe.u32 	%r1868, %r1744, 24, 4;
	shr.u32 	%r1869, %r1846, 22;
	bfe.u32 	%r1870, %r1838, 1, 6;
	mul.wide.u32 	%rd538, %r1870, 4;
	add.s64 	%rd539, %rd39, %rd538;
	bfe.u32 	%r1871, %r1846, 7, 2;
	and.b32  	%r1872, %r1843, 60;
	or.b32  	%r1873, %r1872, %r1871;
	mul.wide.u32 	%rd540, %r1873, 4;
	add.s64 	%rd541, %rd42, %rd540;
	ld.shared.u32 	%r1874, [%rd541];
	ld.shared.u32 	%r1875, [%rd539];
	or.b32  	%r1876, %r1874, %r1875;
	bfe.u32 	%r1877, %r1846, 15, 6;
	mul.wide.u32 	%rd542, %r1877, 4;
	add.s64 	%rd543, %rd45, %rd542;
	ld.shared.u32 	%r1878, [%rd543];
	or.b32  	%r1879, %r1876, %r1878;
	and.b32  	%r1880, %r1869, 48;
	or.b32  	%r1881, %r1868, %r1880;
	mul.wide.u32 	%rd544, %r1881, 4;
	add.s64 	%rd545, %rd48, %rd544;
	ld.shared.u32 	%r1882, [%rd545];
	or.b32  	%r1883, %r1879, %r1882;
	and.b32  	%r1884, %r1867, 65535;
	prmt.b32 	%r1885, %r1883, %r1884, 4180;
	shr.u32 	%r1886, %r1867, 16;
	and.b32  	%r1887, %r1883, -65536;
	or.b32  	%r1888, %r1887, %r1886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1885, 2;
	shr.b32 	%rhs, %r1885, 30;
	add.u32 	%r68, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 2;
	shr.b32 	%rhs, %r1888, 30;
	add.u32 	%r69, %lhs, %rhs;
	}
	shr.u32 	%r1889, %r146, 4;
	xor.b32  	%r1890, %r1889, %r144;
	and.b32  	%r1891, %r1890, 252645135;
	xor.b32  	%r1892, %r1891, %r144;
	shl.b32 	%r1893, %r1891, 4;
	xor.b32  	%r1894, %r1893, %r146;
	shl.b32 	%r1895, %r1892, 18;
	xor.b32  	%r1896, %r1895, %r1892;
	and.b32  	%r1897, %r1896, -859045888;
	xor.b32  	%r1898, %r1897, %r1892;
	shr.u32 	%r1899, %r1897, 18;
	xor.b32  	%r1900, %r1898, %r1899;
	shl.b32 	%r1901, %r1894, 18;
	xor.b32  	%r1902, %r1901, %r1894;
	and.b32  	%r1903, %r1902, -859045888;
	xor.b32  	%r1904, %r1903, %r1894;
	shr.u32 	%r1905, %r1903, 18;
	xor.b32  	%r1906, %r1904, %r1905;
	shr.u32 	%r1907, %r1906, 1;
	xor.b32  	%r1908, %r1907, %r1900;
	and.b32  	%r1909, %r1908, 1431655765;
	xor.b32  	%r1910, %r1909, %r1900;
	shl.b32 	%r1911, %r1909, 1;
	xor.b32  	%r1912, %r1911, %r1906;
	shr.u32 	%r1913, %r1910, 8;
	xor.b32  	%r1914, %r1913, %r1912;
	and.b32  	%r1915, %r1914, 16711935;
	xor.b32  	%r1916, %r1915, %r1912;
	shl.b32 	%r1917, %r1915, 8;
	xor.b32  	%r1918, %r1917, %r1910;
	shr.u32 	%r1919, %r1916, 1;
	xor.b32  	%r1920, %r1919, %r1918;
	and.b32  	%r1921, %r1920, 1431655765;
	xor.b32  	%r1922, %r1921, %r1918;
	shl.b32 	%r1923, %r1921, 1;
	xor.b32  	%r1924, %r1923, %r1916;
	and.b32  	%r1925, %r1924, 255;
	shl.b32 	%r1926, %r1925, 16;
	and.b32  	%r1927, %r1924, 65280;
	and.b32  	%r1928, %r1924, 16711680;
	bfe.u32 	%r1929, %r1924, 16, 8;
	and.b32  	%r1930, %r1922, -268435456;
	shr.u32 	%r1931, %r1930, 4;
	or.b32  	%r1932, %r1931, %r1927;
	or.b32  	%r1933, %r1932, %r1926;
	or.b32  	%r1934, %r1933, %r1929;
	and.b32  	%r1935, %r1922, 268435454;
	bfe.u32 	%r1936, %r1922, 1, 27;
	shl.b32 	%r1937, %r1922, 27;
	or.b32  	%r1938, %r1936, %r1937;
	shr.u32 	%r1939, %r1934, 9;
	shr.u32 	%r1940, %r1934, 1;
	shl.b32 	%r1941, %r1928, 11;
	or.b32  	%r1942, %r1940, %r1941;
	shr.u32 	%r1943, %r1938, 22;
	shr.u32 	%r1944, %r1922, 8;
	shr.u32 	%r1945, %r1938, 21;
	bfe.u32 	%r1946, %r1935, 1, 6;
	mul.wide.u32 	%rd546, %r1946, 4;
	add.s64 	%rd547, %rd27, %rd546;
	bfe.u32 	%r1947, %r1938, 6, 2;
	and.b32  	%r1948, %r1944, 60;
	or.b32  	%r1949, %r1947, %r1948;
	mul.wide.u32 	%rd548, %r1949, 4;
	add.s64 	%rd549, %rd30, %rd548;
	ld.shared.u32 	%r1950, [%rd549];
	ld.shared.u32 	%r1951, [%rd547];
	or.b32  	%r1952, %r1950, %r1951;
	bfe.u32 	%r1953, %r1938, 13, 4;
	shr.u32 	%r1954, %r1922, 15;
	and.b32  	%r1955, %r1954, 48;
	or.b32  	%r1956, %r1953, %r1955;
	mul.wide.u32 	%rd550, %r1956, 4;
	add.s64 	%rd551, %rd33, %rd550;
	ld.shared.u32 	%r1957, [%rd551];
	or.b32  	%r1958, %r1952, %r1957;
	bfe.u32 	%r1959, %r144, 21, 1;
	and.b32  	%r1960, %r1945, 6;
	or.b32  	%r1961, %r1960, %r1959;
	and.b32  	%r1962, %r1943, 56;
	or.b32  	%r1963, %r1961, %r1962;
	mul.wide.u32 	%rd552, %r1963, 4;
	add.s64 	%rd553, %rd36, %rd552;
	ld.shared.u32 	%r1964, [%rd553];
	or.b32  	%r1965, %r1958, %r1964;
	shr.u32 	%r1966, %r1942, 22;
	bfe.u32 	%r1967, %r1934, 1, 6;
	mul.wide.u32 	%rd554, %r1967, 4;
	add.s64 	%rd555, %rd39, %rd554;
	bfe.u32 	%r1968, %r1942, 7, 2;
	and.b32  	%r1969, %r1939, 60;
	or.b32  	%r1970, %r1969, %r1968;
	mul.wide.u32 	%rd556, %r1970, 4;
	add.s64 	%rd557, %rd42, %rd556;
	ld.shared.u32 	%r1971, [%rd557];
	ld.shared.u32 	%r1972, [%rd555];
	or.b32  	%r1973, %r1971, %r1972;
	bfe.u32 	%r1974, %r1942, 15, 6;
	mul.wide.u32 	%rd558, %r1974, 4;
	add.s64 	%rd559, %rd45, %rd558;
	ld.shared.u32 	%r1975, [%rd559];
	or.b32  	%r1976, %r1973, %r1975;
	bfe.u32 	%r1977, %r1933, 22, 4;
	and.b32  	%r1978, %r1966, 48;
	or.b32  	%r1979, %r1977, %r1978;
	mul.wide.u32 	%rd560, %r1979, 4;
	add.s64 	%rd561, %rd48, %rd560;
	ld.shared.u32 	%r1980, [%rd561];
	or.b32  	%r1981, %r1976, %r1980;
	and.b32  	%r1982, %r1965, 65535;
	prmt.b32 	%r1983, %r1981, %r1982, 4180;
	shr.u32 	%r1984, %r1965, 16;
	and.b32  	%r1985, %r1981, -65536;
	or.b32  	%r1986, %r1985, %r1984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1983, 2;
	shr.b32 	%rhs, %r1983, 30;
	add.u32 	%r70, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1986, 2;
	shr.b32 	%rhs, %r1986, 30;
	add.u32 	%r71, %lhs, %rhs;
	}
	and.b32  	%r1987, %r1942, 268435454;
	and.b32  	%r1988, %r1938, 268435454;
	bfe.u32 	%r1989, %r1938, 1, 27;
	shl.b32 	%r1990, %r1935, 26;
	or.b32  	%r1991, %r1989, %r1990;
	bfe.u32 	%r1992, %r1942, 9, 19;
	bfe.u32 	%r1993, %r1942, 1, 27;
	shl.b32 	%r1994, %r1940, 27;
	or.b32  	%r1995, %r1993, %r1994;
	shr.u32 	%r1996, %r1991, 22;
	shr.u32 	%r1997, %r1922, 9;
	shr.u32 	%r1998, %r1991, 21;
	shr.u32 	%r1999, %r1922, 22;
	bfe.u32 	%r2000, %r1988, 1, 6;
	mul.wide.u32 	%rd562, %r2000, 4;
	add.s64 	%rd563, %rd27, %rd562;
	bfe.u32 	%r2001, %r1991, 6, 2;
	and.b32  	%r2002, %r1997, 60;
	or.b32  	%r2003, %r2001, %r2002;
	mul.wide.u32 	%rd564, %r2003, 4;
	add.s64 	%rd565, %rd30, %rd564;
	ld.shared.u32 	%r2004, [%rd565];
	ld.shared.u32 	%r2005, [%rd563];
	or.b32  	%r2006, %r2004, %r2005;
	bfe.u32 	%r2007, %r1991, 13, 4;
	shr.u32 	%r2008, %r1922, 16;
	and.b32  	%r2009, %r2008, 48;
	or.b32  	%r2010, %r2007, %r2009;
	mul.wide.u32 	%rd566, %r2010, 4;
	add.s64 	%rd567, %rd33, %rd566;
	ld.shared.u32 	%r2011, [%rd567];
	or.b32  	%r2012, %r2006, %r2011;
	bfe.u32 	%r2013, %r1922, 22, 1;
	and.b32  	%r2014, %r1998, 6;
	or.b32  	%r2015, %r2014, %r2013;
	and.b32  	%r2016, %r1996, 56;
	or.b32  	%r2017, %r2015, %r2016;
	mul.wide.u32 	%rd568, %r2017, 4;
	add.s64 	%rd569, %rd36, %rd568;
	ld.shared.u32 	%r2018, [%rd569];
	or.b32  	%r2019, %r2012, %r2018;
	shr.u32 	%r2020, %r1995, 22;
	bfe.u32 	%r2021, %r1987, 1, 6;
	mul.wide.u32 	%rd570, %r2021, 4;
	add.s64 	%rd571, %rd39, %rd570;
	bfe.u32 	%r2022, %r1995, 7, 2;
	and.b32  	%r2023, %r1992, 60;
	or.b32  	%r2024, %r2023, %r2022;
	mul.wide.u32 	%rd572, %r2024, 4;
	add.s64 	%rd573, %rd42, %rd572;
	ld.shared.u32 	%r2025, [%rd573];
	ld.shared.u32 	%r2026, [%rd571];
	or.b32  	%r2027, %r2025, %r2026;
	bfe.u32 	%r2028, %r1995, 15, 6;
	mul.wide.u32 	%rd574, %r2028, 4;
	add.s64 	%rd575, %rd45, %rd574;
	ld.shared.u32 	%r2029, [%rd575];
	or.b32  	%r2030, %r2027, %r2029;
	bfe.u32 	%r2031, %r1933, 23, 4;
	and.b32  	%r2032, %r2020, 48;
	or.b32  	%r2033, %r2031, %r2032;
	mul.wide.u32 	%rd576, %r2033, 4;
	add.s64 	%rd577, %rd48, %rd576;
	ld.shared.u32 	%r2034, [%rd577];
	or.b32  	%r2035, %r2030, %r2034;
	and.b32  	%r2036, %r2019, 65535;
	prmt.b32 	%r2037, %r2035, %r2036, 4180;
	shr.u32 	%r2038, %r2019, 16;
	and.b32  	%r2039, %r2035, -65536;
	or.b32  	%r2040, %r2039, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2037, 2;
	shr.b32 	%rhs, %r2037, 30;
	add.u32 	%r72, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 2;
	shr.b32 	%rhs, %r2040, 30;
	add.u32 	%r73, %lhs, %rhs;
	}
	and.b32  	%r2041, %r1995, 268435452;
	and.b32  	%r2042, %r1991, 268435452;
	bfe.u32 	%r2043, %r1991, 2, 26;
	shl.b32 	%r2044, %r1988, 25;
	or.b32  	%r2045, %r2043, %r2044;
	bfe.u32 	%r2046, %r1995, 10, 18;
	bfe.u32 	%r2047, %r1995, 2, 26;
	shl.b32 	%r2048, %r1987, 25;
	or.b32  	%r2049, %r2047, %r2048;
	shr.u32 	%r2050, %r2045, 22;
	shr.u32 	%r2051, %r1922, 11;
	shr.u32 	%r2052, %r2045, 21;
	bfe.u32 	%r2053, %r2042, 2, 6;
	mul.wide.u32 	%rd578, %r2053, 4;
	add.s64 	%rd579, %rd27, %rd578;
	bfe.u32 	%r2054, %r2045, 6, 2;
	and.b32  	%r2055, %r2051, 60;
	or.b32  	%r2056, %r2054, %r2055;
	mul.wide.u32 	%rd580, %r2056, 4;
	add.s64 	%rd581, %rd30, %rd580;
	ld.shared.u32 	%r2057, [%rd581];
	ld.shared.u32 	%r2058, [%rd579];
	or.b32  	%r2059, %r2057, %r2058;
	bfe.u32 	%r2060, %r2045, 13, 4;
	shr.u32 	%r2061, %r1922, 18;
	and.b32  	%r2062, %r2061, 48;
	or.b32  	%r2063, %r2060, %r2062;
	mul.wide.u32 	%rd582, %r2063, 4;
	add.s64 	%rd583, %rd33, %rd582;
	ld.shared.u32 	%r2064, [%rd583];
	or.b32  	%r2065, %r2059, %r2064;
	bfe.u32 	%r2066, %r1922, 24, 1;
	and.b32  	%r2067, %r2052, 6;
	or.b32  	%r2068, %r2067, %r2066;
	and.b32  	%r2069, %r2050, 56;
	or.b32  	%r2070, %r2068, %r2069;
	mul.wide.u32 	%rd584, %r2070, 4;
	add.s64 	%rd585, %rd36, %rd584;
	ld.shared.u32 	%r2071, [%rd585];
	or.b32  	%r2072, %r2065, %r2071;
	bfe.u32 	%r2073, %r1942, 24, 4;
	shl.b32 	%r2074, %r1934, 2;
	bfe.u32 	%r2075, %r2041, 2, 6;
	mul.wide.u32 	%rd586, %r2075, 4;
	add.s64 	%rd587, %rd39, %rd586;
	bfe.u32 	%r2076, %r2049, 7, 2;
	and.b32  	%r2077, %r2046, 60;
	or.b32  	%r2078, %r2077, %r2076;
	mul.wide.u32 	%rd588, %r2078, 4;
	add.s64 	%rd589, %rd42, %rd588;
	ld.shared.u32 	%r2079, [%rd589];
	ld.shared.u32 	%r2080, [%rd587];
	or.b32  	%r2081, %r2079, %r2080;
	bfe.u32 	%r2082, %r2049, 15, 6;
	mul.wide.u32 	%rd590, %r2082, 4;
	add.s64 	%rd591, %rd45, %rd590;
	ld.shared.u32 	%r2083, [%rd591];
	or.b32  	%r2084, %r2081, %r2083;
	and.b32  	%r2085, %r2074, 48;
	or.b32  	%r2086, %r2073, %r2085;
	mul.wide.u32 	%rd592, %r2086, 4;
	add.s64 	%rd593, %rd48, %rd592;
	ld.shared.u32 	%r2087, [%rd593];
	or.b32  	%r2088, %r2084, %r2087;
	and.b32  	%r2089, %r2072, 65535;
	prmt.b32 	%r2090, %r2088, %r2089, 4180;
	shr.u32 	%r2091, %r2072, 16;
	and.b32  	%r2092, %r2088, -65536;
	or.b32  	%r2093, %r2092, %r2091;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2090, 2;
	shr.b32 	%rhs, %r2090, 30;
	add.u32 	%r74, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2093, 2;
	shr.b32 	%rhs, %r2093, 30;
	add.u32 	%r75, %lhs, %rhs;
	}
	and.b32  	%r2094, %r2049, 268435452;
	and.b32  	%r2095, %r2045, 268435452;
	bfe.u32 	%r2096, %r2045, 2, 26;
	shl.b32 	%r2097, %r2042, 24;
	or.b32  	%r2098, %r2096, %r2097;
	bfe.u32 	%r2099, %r2049, 10, 18;
	bfe.u32 	%r2100, %r2049, 2, 26;
	shl.b32 	%r2101, %r2041, 24;
	or.b32  	%r2102, %r2100, %r2101;
	shr.u32 	%r2103, %r2098, 22;
	shr.u32 	%r2104, %r1922, 13;
	shr.u32 	%r2105, %r2098, 21;
	bfe.u32 	%r2106, %r2095, 2, 6;
	mul.wide.u32 	%rd594, %r2106, 4;
	add.s64 	%rd595, %rd27, %rd594;
	bfe.u32 	%r2107, %r2098, 6, 2;
	and.b32  	%r2108, %r2104, 60;
	or.b32  	%r2109, %r2107, %r2108;
	mul.wide.u32 	%rd596, %r2109, 4;
	add.s64 	%rd597, %rd30, %rd596;
	ld.shared.u32 	%r2110, [%rd597];
	ld.shared.u32 	%r2111, [%rd595];
	or.b32  	%r2112, %r2110, %r2111;
	bfe.u32 	%r2113, %r2098, 13, 4;
	shr.u32 	%r2114, %r1922, 20;
	and.b32  	%r2115, %r2114, 48;
	or.b32  	%r2116, %r2113, %r2115;
	mul.wide.u32 	%rd598, %r2116, 4;
	add.s64 	%rd599, %rd33, %rd598;
	ld.shared.u32 	%r2117, [%rd599];
	or.b32  	%r2118, %r2112, %r2117;
	bfe.u32 	%r2119, %r1922, 26, 1;
	and.b32  	%r2120, %r2105, 6;
	or.b32  	%r2121, %r2120, %r2119;
	and.b32  	%r2122, %r2103, 56;
	or.b32  	%r2123, %r2121, %r2122;
	mul.wide.u32 	%rd600, %r2123, 4;
	add.s64 	%rd601, %rd36, %rd600;
	ld.shared.u32 	%r2124, [%rd601];
	or.b32  	%r2125, %r2118, %r2124;
	bfe.u32 	%r2126, %r2094, 2, 6;
	mul.wide.u32 	%rd602, %r2126, 4;
	add.s64 	%rd603, %rd39, %rd602;
	bfe.u32 	%r2127, %r2102, 7, 2;
	and.b32  	%r2128, %r2099, 60;
	or.b32  	%r2129, %r2128, %r2127;
	mul.wide.u32 	%rd604, %r2129, 4;
	add.s64 	%rd605, %rd42, %rd604;
	ld.shared.u32 	%r2130, [%rd605];
	ld.shared.u32 	%r2131, [%rd603];
	or.b32  	%r2132, %r2130, %r2131;
	bfe.u32 	%r2133, %r2102, 15, 6;
	mul.wide.u32 	%rd606, %r2133, 4;
	add.s64 	%rd607, %rd45, %rd606;
	ld.shared.u32 	%r2134, [%rd607];
	or.b32  	%r2135, %r2132, %r2134;
	bfe.u32 	%r2136, %r2049, 23, 4;
	and.b32  	%r2137, %r1929, 48;
	or.b32  	%r2138, %r2136, %r2137;
	mul.wide.u32 	%rd608, %r2138, 4;
	add.s64 	%rd609, %rd48, %rd608;
	ld.shared.u32 	%r2139, [%rd609];
	or.b32  	%r2140, %r2135, %r2139;
	and.b32  	%r2141, %r2125, 65535;
	prmt.b32 	%r2142, %r2140, %r2141, 4180;
	shr.u32 	%r2143, %r2125, 16;
	and.b32  	%r2144, %r2140, -65536;
	or.b32  	%r2145, %r2144, %r2143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2142, 2;
	shr.b32 	%rhs, %r2142, 30;
	add.u32 	%r76, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 2;
	shr.b32 	%rhs, %r2145, 30;
	add.u32 	%r77, %lhs, %rhs;
	}
	and.b32  	%r2146, %r2102, 268435452;
	and.b32  	%r2147, %r2098, 268435452;
	bfe.u32 	%r2148, %r2098, 2, 26;
	shl.b32 	%r2149, %r2095, 24;
	or.b32  	%r2150, %r2148, %r2149;
	bfe.u32 	%r2151, %r2102, 10, 18;
	bfe.u32 	%r2152, %r2102, 2, 26;
	shl.b32 	%r2153, %r2094, 24;
	or.b32  	%r2154, %r2152, %r2153;
	shr.u32 	%r2155, %r2150, 22;
	shr.u32 	%r2156, %r2150, 21;
	bfe.u32 	%r2157, %r1938, 27, 1;
	bfe.u32 	%r2158, %r2147, 2, 6;
	mul.wide.u32 	%rd610, %r2158, 4;
	add.s64 	%rd611, %rd27, %rd610;
	bfe.u32 	%r2159, %r2150, 6, 2;
	and.b32  	%r2160, %r1954, 60;
	or.b32  	%r2161, %r2159, %r2160;
	mul.wide.u32 	%rd612, %r2161, 4;
	add.s64 	%rd613, %rd30, %rd612;
	ld.shared.u32 	%r2162, [%rd613];
	ld.shared.u32 	%r2163, [%rd611];
	or.b32  	%r2164, %r2162, %r2163;
	bfe.u32 	%r2165, %r2150, 13, 4;
	and.b32  	%r2166, %r1999, 48;
	or.b32  	%r2167, %r2165, %r2166;
	mul.wide.u32 	%rd614, %r2167, 4;
	add.s64 	%rd615, %rd33, %rd614;
	ld.shared.u32 	%r2168, [%rd615];
	or.b32  	%r2169, %r2164, %r2168;
	and.b32  	%r2170, %r2156, 6;
	or.b32  	%r2171, %r2170, %r2157;
	and.b32  	%r2172, %r2155, 56;
	or.b32  	%r2173, %r2171, %r2172;
	mul.wide.u32 	%rd616, %r2173, 4;
	add.s64 	%rd617, %rd36, %rd616;
	ld.shared.u32 	%r2174, [%rd617];
	or.b32  	%r2175, %r2169, %r2174;
	bfe.u32 	%r2176, %r2146, 2, 6;
	mul.wide.u32 	%rd618, %r2176, 4;
	add.s64 	%rd619, %rd39, %rd618;
	bfe.u32 	%r2177, %r2154, 7, 2;
	and.b32  	%r2178, %r2151, 60;
	or.b32  	%r2179, %r2178, %r2177;
	mul.wide.u32 	%rd620, %r2179, 4;
	add.s64 	%rd621, %rd42, %rd620;
	ld.shared.u32 	%r2180, [%rd621];
	ld.shared.u32 	%r2181, [%rd619];
	or.b32  	%r2182, %r2180, %r2181;
	bfe.u32 	%r2183, %r2154, 15, 6;
	mul.wide.u32 	%rd622, %r2183, 4;
	add.s64 	%rd623, %rd45, %rd622;
	ld.shared.u32 	%r2184, [%rd623];
	or.b32  	%r2185, %r2182, %r2184;
	bfe.u32 	%r2186, %r2102, 23, 4;
	and.b32  	%r2187, %r1993, 48;
	or.b32  	%r2188, %r2186, %r2187;
	mul.wide.u32 	%rd624, %r2188, 4;
	add.s64 	%rd625, %rd48, %rd624;
	ld.shared.u32 	%r2189, [%rd625];
	or.b32  	%r2190, %r2185, %r2189;
	and.b32  	%r2191, %r2175, 65535;
	prmt.b32 	%r2192, %r2190, %r2191, 4180;
	shr.u32 	%r2193, %r2175, 16;
	and.b32  	%r2194, %r2190, -65536;
	or.b32  	%r2195, %r2194, %r2193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2192, 2;
	shr.b32 	%rhs, %r2192, 30;
	add.u32 	%r78, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2195, 2;
	shr.b32 	%rhs, %r2195, 30;
	add.u32 	%r79, %lhs, %rhs;
	}
	and.b32  	%r2196, %r2154, 268435452;
	and.b32  	%r2197, %r2150, 268435452;
	bfe.u32 	%r2198, %r2150, 2, 26;
	shl.b32 	%r2199, %r2147, 24;
	or.b32  	%r2200, %r2198, %r2199;
	bfe.u32 	%r2201, %r2154, 10, 18;
	bfe.u32 	%r2202, %r2154, 2, 26;
	shl.b32 	%r2203, %r2146, 24;
	or.b32  	%r2204, %r2202, %r2203;
	shr.u32 	%r2205, %r2200, 22;
	shr.u32 	%r2206, %r1922, 17;
	shr.u32 	%r2207, %r2200, 21;
	bfe.u32 	%r2208, %r2197, 2, 6;
	mul.wide.u32 	%rd626, %r2208, 4;
	add.s64 	%rd627, %rd27, %rd626;
	bfe.u32 	%r2209, %r2200, 6, 2;
	and.b32  	%r2210, %r2206, 60;
	or.b32  	%r2211, %r2209, %r2210;
	mul.wide.u32 	%rd628, %r2211, 4;
	add.s64 	%rd629, %rd30, %rd628;
	ld.shared.u32 	%r2212, [%rd629];
	ld.shared.u32 	%r2213, [%rd627];
	or.b32  	%r2214, %r2212, %r2213;
	bfe.u32 	%r2215, %r2200, 13, 4;
	and.b32  	%r2216, %r1996, 48;
	or.b32  	%r2217, %r2215, %r2216;
	mul.wide.u32 	%rd630, %r2217, 4;
	add.s64 	%rd631, %rd33, %rd630;
	ld.shared.u32 	%r2218, [%rd631];
	or.b32  	%r2219, %r2214, %r2218;
	bfe.u32 	%r2220, %r1922, 2, 1;
	and.b32  	%r2221, %r2207, 6;
	or.b32  	%r2222, %r2221, %r2220;
	and.b32  	%r2223, %r2205, 56;
	or.b32  	%r2224, %r2222, %r2223;
	mul.wide.u32 	%rd632, %r2224, 4;
	add.s64 	%rd633, %rd36, %rd632;
	ld.shared.u32 	%r2225, [%rd633];
	or.b32  	%r2226, %r2219, %r2225;
	bfe.u32 	%r2227, %r2196, 2, 6;
	mul.wide.u32 	%rd634, %r2227, 4;
	add.s64 	%rd635, %rd39, %rd634;
	bfe.u32 	%r2228, %r2204, 7, 2;
	and.b32  	%r2229, %r2201, 60;
	or.b32  	%r2230, %r2229, %r2228;
	mul.wide.u32 	%rd636, %r2230, 4;
	add.s64 	%rd637, %rd42, %rd636;
	ld.shared.u32 	%r2231, [%rd637];
	ld.shared.u32 	%r2232, [%rd635];
	or.b32  	%r2233, %r2231, %r2232;
	bfe.u32 	%r2234, %r2204, 15, 6;
	mul.wide.u32 	%rd638, %r2234, 4;
	add.s64 	%rd639, %rd45, %rd638;
	ld.shared.u32 	%r2235, [%rd639];
	or.b32  	%r2236, %r2233, %r2235;
	bfe.u32 	%r2237, %r2154, 23, 4;
	and.b32  	%r2238, %r2047, 48;
	or.b32  	%r2239, %r2237, %r2238;
	mul.wide.u32 	%rd640, %r2239, 4;
	add.s64 	%rd641, %rd48, %rd640;
	ld.shared.u32 	%r2240, [%rd641];
	or.b32  	%r2241, %r2236, %r2240;
	and.b32  	%r2242, %r2226, 65535;
	prmt.b32 	%r2243, %r2241, %r2242, 4180;
	shr.u32 	%r2244, %r2226, 16;
	and.b32  	%r2245, %r2241, -65536;
	or.b32  	%r2246, %r2245, %r2244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2243, 2;
	shr.b32 	%rhs, %r2243, 30;
	add.u32 	%r80, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2246, 2;
	shr.b32 	%rhs, %r2246, 30;
	add.u32 	%r81, %lhs, %rhs;
	}
	and.b32  	%r2247, %r2204, 268435452;
	and.b32  	%r2248, %r2200, 268435452;
	bfe.u32 	%r2249, %r2200, 2, 26;
	shl.b32 	%r2250, %r2197, 24;
	or.b32  	%r2251, %r2249, %r2250;
	bfe.u32 	%r2252, %r2204, 10, 18;
	bfe.u32 	%r2253, %r2204, 2, 26;
	shl.b32 	%r2254, %r2196, 24;
	or.b32  	%r2255, %r2253, %r2254;
	shr.u32 	%r2256, %r2251, 22;
	shr.u32 	%r2257, %r1922, 19;
	shr.u32 	%r2258, %r2251, 21;
	bfe.u32 	%r2259, %r2248, 2, 6;
	mul.wide.u32 	%rd642, %r2259, 4;
	add.s64 	%rd643, %rd27, %rd642;
	bfe.u32 	%r2260, %r2251, 6, 2;
	and.b32  	%r2261, %r2257, 60;
	or.b32  	%r2262, %r2260, %r2261;
	mul.wide.u32 	%rd644, %r2262, 4;
	add.s64 	%rd645, %rd30, %rd644;
	ld.shared.u32 	%r2263, [%rd645];
	ld.shared.u32 	%r2264, [%rd643];
	or.b32  	%r2265, %r2263, %r2264;
	bfe.u32 	%r2266, %r2251, 13, 4;
	shl.b32 	%r2267, %r1922, 2;
	and.b32  	%r2268, %r2267, 48;
	or.b32  	%r2269, %r2266, %r2268;
	mul.wide.u32 	%rd646, %r2269, 4;
	add.s64 	%rd647, %rd33, %rd646;
	ld.shared.u32 	%r2270, [%rd647];
	or.b32  	%r2271, %r2265, %r2270;
	bfe.u32 	%r2272, %r1922, 4, 1;
	and.b32  	%r2273, %r2258, 6;
	or.b32  	%r2274, %r2273, %r2272;
	and.b32  	%r2275, %r2256, 56;
	or.b32  	%r2276, %r2274, %r2275;
	mul.wide.u32 	%rd648, %r2276, 4;
	add.s64 	%rd649, %rd36, %rd648;
	ld.shared.u32 	%r2277, [%rd649];
	or.b32  	%r2278, %r2271, %r2277;
	bfe.u32 	%r2279, %r2247, 2, 6;
	mul.wide.u32 	%rd650, %r2279, 4;
	add.s64 	%rd651, %rd39, %rd650;
	bfe.u32 	%r2280, %r2255, 7, 2;
	and.b32  	%r2281, %r2252, 60;
	or.b32  	%r2282, %r2281, %r2280;
	mul.wide.u32 	%rd652, %r2282, 4;
	add.s64 	%rd653, %rd42, %rd652;
	ld.shared.u32 	%r2283, [%rd653];
	ld.shared.u32 	%r2284, [%rd651];
	or.b32  	%r2285, %r2283, %r2284;
	bfe.u32 	%r2286, %r2255, 15, 6;
	mul.wide.u32 	%rd654, %r2286, 4;
	add.s64 	%rd655, %rd45, %rd654;
	ld.shared.u32 	%r2287, [%rd655];
	or.b32  	%r2288, %r2285, %r2287;
	bfe.u32 	%r2289, %r2204, 23, 4;
	and.b32  	%r2290, %r2100, 48;
	or.b32  	%r2291, %r2289, %r2290;
	mul.wide.u32 	%rd656, %r2291, 4;
	add.s64 	%rd657, %rd48, %rd656;
	ld.shared.u32 	%r2292, [%rd657];
	or.b32  	%r2293, %r2288, %r2292;
	and.b32  	%r2294, %r2278, 65535;
	prmt.b32 	%r2295, %r2293, %r2294, 4180;
	shr.u32 	%r2296, %r2278, 16;
	and.b32  	%r2297, %r2293, -65536;
	or.b32  	%r2298, %r2297, %r2296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2295, 2;
	shr.b32 	%rhs, %r2295, 30;
	add.u32 	%r82, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2298, 2;
	shr.b32 	%rhs, %r2298, 30;
	add.u32 	%r83, %lhs, %rhs;
	}
	and.b32  	%r2299, %r2255, 268435452;
	and.b32  	%r2300, %r2251, 268435452;
	bfe.u32 	%r2301, %r2251, 2, 26;
	shl.b32 	%r2302, %r2248, 24;
	or.b32  	%r2303, %r2301, %r2302;
	bfe.u32 	%r2304, %r2255, 10, 18;
	bfe.u32 	%r2305, %r2255, 2, 26;
	shl.b32 	%r2306, %r2247, 24;
	or.b32  	%r2307, %r2305, %r2306;
	shr.u32 	%r2308, %r2303, 22;
	shr.u32 	%r2309, %r1922, 21;
	shr.u32 	%r2310, %r2303, 21;
	bfe.u32 	%r2311, %r2300, 2, 6;
	mul.wide.u32 	%rd658, %r2311, 4;
	add.s64 	%rd659, %rd27, %rd658;
	bfe.u32 	%r2312, %r2303, 6, 2;
	and.b32  	%r2313, %r2309, 60;
	or.b32  	%r2314, %r2312, %r2313;
	mul.wide.u32 	%rd660, %r2314, 4;
	add.s64 	%rd661, %rd30, %rd660;
	ld.shared.u32 	%r2315, [%rd661];
	ld.shared.u32 	%r2316, [%rd659];
	or.b32  	%r2317, %r2315, %r2316;
	bfe.u32 	%r2318, %r2303, 13, 4;
	and.b32  	%r2319, %r1922, 48;
	or.b32  	%r2320, %r2318, %r2319;
	mul.wide.u32 	%rd662, %r2320, 4;
	add.s64 	%rd663, %rd33, %rd662;
	ld.shared.u32 	%r2321, [%rd663];
	or.b32  	%r2322, %r2317, %r2321;
	bfe.u32 	%r2323, %r1922, 6, 1;
	and.b32  	%r2324, %r2310, 6;
	or.b32  	%r2325, %r2324, %r2323;
	and.b32  	%r2326, %r2308, 56;
	or.b32  	%r2327, %r2325, %r2326;
	mul.wide.u32 	%rd664, %r2327, 4;
	add.s64 	%rd665, %rd36, %rd664;
	ld.shared.u32 	%r2328, [%rd665];
	or.b32  	%r2329, %r2322, %r2328;
	bfe.u32 	%r2330, %r2299, 2, 6;
	mul.wide.u32 	%rd666, %r2330, 4;
	add.s64 	%rd667, %rd39, %rd666;
	bfe.u32 	%r2331, %r2307, 7, 2;
	and.b32  	%r2332, %r2304, 60;
	or.b32  	%r2333, %r2332, %r2331;
	mul.wide.u32 	%rd668, %r2333, 4;
	add.s64 	%rd669, %rd42, %rd668;
	ld.shared.u32 	%r2334, [%rd669];
	ld.shared.u32 	%r2335, [%rd667];
	or.b32  	%r2336, %r2334, %r2335;
	bfe.u32 	%r2337, %r2307, 15, 6;
	mul.wide.u32 	%rd670, %r2337, 4;
	add.s64 	%rd671, %rd45, %rd670;
	ld.shared.u32 	%r2338, [%rd671];
	or.b32  	%r2339, %r2336, %r2338;
	bfe.u32 	%r2340, %r2255, 23, 4;
	and.b32  	%r2341, %r2152, 48;
	or.b32  	%r2342, %r2340, %r2341;
	mul.wide.u32 	%rd672, %r2342, 4;
	add.s64 	%rd673, %rd48, %rd672;
	ld.shared.u32 	%r2343, [%rd673];
	or.b32  	%r2344, %r2339, %r2343;
	and.b32  	%r2345, %r2329, 65535;
	prmt.b32 	%r2346, %r2344, %r2345, 4180;
	shr.u32 	%r2347, %r2329, 16;
	and.b32  	%r2348, %r2344, -65536;
	or.b32  	%r2349, %r2348, %r2347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 2;
	shr.b32 	%rhs, %r2346, 30;
	add.u32 	%r84, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2349, 2;
	shr.b32 	%rhs, %r2349, 30;
	add.u32 	%r85, %lhs, %rhs;
	}
	and.b32  	%r2350, %r2307, 268435454;
	and.b32  	%r2351, %r2303, 268435454;
	bfe.u32 	%r2352, %r2303, 1, 27;
	shl.b32 	%r2353, %r2300, 25;
	or.b32  	%r2354, %r2352, %r2353;
	bfe.u32 	%r2355, %r2307, 9, 19;
	bfe.u32 	%r2356, %r2307, 1, 27;
	shl.b32 	%r2357, %r2299, 25;
	or.b32  	%r2358, %r2356, %r2357;
	shr.u32 	%r2359, %r2354, 22;
	shr.u32 	%r2360, %r2354, 21;
	bfe.u32 	%r2361, %r2150, 27, 1;
	bfe.u32 	%r2362, %r2351, 1, 6;
	mul.wide.u32 	%rd674, %r2362, 4;
	add.s64 	%rd675, %rd27, %rd674;
	bfe.u32 	%r2363, %r2354, 6, 2;
	and.b32  	%r2364, %r1999, 60;
	or.b32  	%r2365, %r2363, %r2364;
	mul.wide.u32 	%rd676, %r2365, 4;
	add.s64 	%rd677, %rd30, %rd676;
	ld.shared.u32 	%r2366, [%rd677];
	ld.shared.u32 	%r2367, [%rd675];
	or.b32  	%r2368, %r2366, %r2367;
	bfe.u32 	%r2369, %r2354, 13, 4;
	and.b32  	%r2370, %r2156, 48;
	or.b32  	%r2371, %r2369, %r2370;
	mul.wide.u32 	%rd678, %r2371, 4;
	add.s64 	%rd679, %rd33, %rd678;
	ld.shared.u32 	%r2372, [%rd679];
	or.b32  	%r2373, %r2368, %r2372;
	and.b32  	%r2374, %r2360, 6;
	or.b32  	%r2375, %r2374, %r2361;
	and.b32  	%r2376, %r2359, 56;
	or.b32  	%r2377, %r2375, %r2376;
	mul.wide.u32 	%rd680, %r2377, 4;
	add.s64 	%rd681, %rd36, %rd680;
	ld.shared.u32 	%r2378, [%rd681];
	or.b32  	%r2379, %r2373, %r2378;
	bfe.u32 	%r2380, %r2255, 24, 4;
	shr.u32 	%r2381, %r2358, 22;
	bfe.u32 	%r2382, %r2350, 1, 6;
	mul.wide.u32 	%rd682, %r2382, 4;
	add.s64 	%rd683, %rd39, %rd682;
	bfe.u32 	%r2383, %r2358, 7, 2;
	and.b32  	%r2384, %r2355, 60;
	or.b32  	%r2385, %r2384, %r2383;
	mul.wide.u32 	%rd684, %r2385, 4;
	add.s64 	%rd685, %rd42, %rd684;
	ld.shared.u32 	%r2386, [%rd685];
	ld.shared.u32 	%r2387, [%rd683];
	or.b32  	%r2388, %r2386, %r2387;
	bfe.u32 	%r2389, %r2358, 15, 6;
	mul.wide.u32 	%rd686, %r2389, 4;
	add.s64 	%rd687, %rd45, %rd686;
	ld.shared.u32 	%r2390, [%rd687];
	or.b32  	%r2391, %r2388, %r2390;
	and.b32  	%r2392, %r2381, 48;
	or.b32  	%r2393, %r2380, %r2392;
	mul.wide.u32 	%rd688, %r2393, 4;
	add.s64 	%rd689, %rd48, %rd688;
	ld.shared.u32 	%r2394, [%rd689];
	or.b32  	%r2395, %r2391, %r2394;
	and.b32  	%r2396, %r2379, 65535;
	prmt.b32 	%r2397, %r2395, %r2396, 4180;
	shr.u32 	%r2398, %r2379, 16;
	and.b32  	%r2399, %r2395, -65536;
	or.b32  	%r2400, %r2399, %r2398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 2;
	shr.b32 	%rhs, %r2397, 30;
	add.u32 	%r86, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2400, 2;
	shr.b32 	%rhs, %r2400, 30;
	add.u32 	%r87, %lhs, %rhs;
	}
	and.b32  	%r2401, %r2358, 268435452;
	and.b32  	%r2402, %r2354, 268435452;
	bfe.u32 	%r2403, %r2354, 2, 26;
	shl.b32 	%r2404, %r2351, 25;
	or.b32  	%r2405, %r2403, %r2404;
	bfe.u32 	%r2406, %r2358, 10, 18;
	bfe.u32 	%r2407, %r2358, 2, 26;
	shl.b32 	%r2408, %r2350, 25;
	or.b32  	%r2409, %r2407, %r2408;
	shr.u32 	%r2410, %r2405, 22;
	shr.u32 	%r2411, %r2405, 21;
	bfe.u32 	%r2412, %r2200, 27, 1;
	bfe.u32 	%r2413, %r2402, 2, 6;
	mul.wide.u32 	%rd690, %r2413, 4;
	add.s64 	%rd691, %rd27, %rd690;
	bfe.u32 	%r2414, %r2405, 6, 2;
	and.b32  	%r2415, %r1996, 60;
	or.b32  	%r2416, %r2414, %r2415;
	mul.wide.u32 	%rd692, %r2416, 4;
	add.s64 	%rd693, %rd30, %rd692;
	ld.shared.u32 	%r2417, [%rd693];
	ld.shared.u32 	%r2418, [%rd691];
	or.b32  	%r2419, %r2417, %r2418;
	bfe.u32 	%r2420, %r2405, 13, 4;
	and.b32  	%r2421, %r2207, 48;
	or.b32  	%r2422, %r2420, %r2421;
	mul.wide.u32 	%rd694, %r2422, 4;
	add.s64 	%rd695, %rd33, %rd694;
	ld.shared.u32 	%r2423, [%rd695];
	or.b32  	%r2424, %r2419, %r2423;
	and.b32  	%r2425, %r2411, 6;
	or.b32  	%r2426, %r2425, %r2412;
	and.b32  	%r2427, %r2410, 56;
	or.b32  	%r2428, %r2426, %r2427;
	mul.wide.u32 	%rd696, %r2428, 4;
	add.s64 	%rd697, %rd36, %rd696;
	ld.shared.u32 	%r2429, [%rd697];
	or.b32  	%r2430, %r2424, %r2429;
	bfe.u32 	%r2431, %r2307, 24, 4;
	shr.u32 	%r2432, %r2247, 1;
	bfe.u32 	%r2433, %r2401, 2, 6;
	mul.wide.u32 	%rd698, %r2433, 4;
	add.s64 	%rd699, %rd39, %rd698;
	bfe.u32 	%r2434, %r2409, 7, 2;
	and.b32  	%r2435, %r2406, 60;
	or.b32  	%r2436, %r2435, %r2434;
	mul.wide.u32 	%rd700, %r2436, 4;
	add.s64 	%rd701, %rd42, %rd700;
	ld.shared.u32 	%r2437, [%rd701];
	ld.shared.u32 	%r2438, [%rd699];
	or.b32  	%r2439, %r2437, %r2438;
	bfe.u32 	%r2440, %r2409, 15, 6;
	mul.wide.u32 	%rd702, %r2440, 4;
	add.s64 	%rd703, %rd45, %rd702;
	ld.shared.u32 	%r2441, [%rd703];
	or.b32  	%r2442, %r2439, %r2441;
	and.b32  	%r2443, %r2432, 48;
	or.b32  	%r2444, %r2431, %r2443;
	mul.wide.u32 	%rd704, %r2444, 4;
	add.s64 	%rd705, %rd48, %rd704;
	ld.shared.u32 	%r2445, [%rd705];
	or.b32  	%r2446, %r2442, %r2445;
	and.b32  	%r2447, %r2430, 65535;
	prmt.b32 	%r2448, %r2446, %r2447, 4180;
	shr.u32 	%r2449, %r2430, 16;
	and.b32  	%r2450, %r2446, -65536;
	or.b32  	%r2451, %r2450, %r2449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2448, 2;
	shr.b32 	%rhs, %r2448, 30;
	add.u32 	%r88, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2451, 2;
	shr.b32 	%rhs, %r2451, 30;
	add.u32 	%r89, %lhs, %rhs;
	}
	and.b32  	%r2452, %r2409, 268435452;
	and.b32  	%r2453, %r2405, 268435452;
	bfe.u32 	%r2454, %r2405, 2, 26;
	shl.b32 	%r2455, %r2402, 24;
	or.b32  	%r2456, %r2454, %r2455;
	bfe.u32 	%r2457, %r2409, 10, 18;
	bfe.u32 	%r2458, %r2409, 2, 26;
	shl.b32 	%r2459, %r2401, 24;
	or.b32  	%r2460, %r2458, %r2459;
	shr.u32 	%r2461, %r2456, 22;
	shr.u32 	%r2462, %r2456, 21;
	bfe.u32 	%r2463, %r2251, 27, 1;
	bfe.u32 	%r2464, %r2453, 2, 6;
	mul.wide.u32 	%rd706, %r2464, 4;
	add.s64 	%rd707, %rd27, %rd706;
	bfe.u32 	%r2465, %r2456, 6, 2;
	and.b32  	%r2466, %r2050, 60;
	or.b32  	%r2467, %r2465, %r2466;
	mul.wide.u32 	%rd708, %r2467, 4;
	add.s64 	%rd709, %rd30, %rd708;
	ld.shared.u32 	%r2468, [%rd709];
	ld.shared.u32 	%r2469, [%rd707];
	or.b32  	%r2470, %r2468, %r2469;
	bfe.u32 	%r2471, %r2456, 13, 4;
	and.b32  	%r2472, %r2258, 48;
	or.b32  	%r2473, %r2471, %r2472;
	mul.wide.u32 	%rd710, %r2473, 4;
	add.s64 	%rd711, %rd33, %rd710;
	ld.shared.u32 	%r2474, [%rd711];
	or.b32  	%r2475, %r2470, %r2474;
	and.b32  	%r2476, %r2462, 6;
	or.b32  	%r2477, %r2476, %r2463;
	and.b32  	%r2478, %r2461, 56;
	or.b32  	%r2479, %r2477, %r2478;
	mul.wide.u32 	%rd712, %r2479, 4;
	add.s64 	%rd713, %rd36, %rd712;
	ld.shared.u32 	%r2480, [%rd713];
	or.b32  	%r2481, %r2475, %r2480;
	shr.u32 	%r2482, %r2299, 1;
	bfe.u32 	%r2483, %r2452, 2, 6;
	mul.wide.u32 	%rd714, %r2483, 4;
	add.s64 	%rd715, %rd39, %rd714;
	bfe.u32 	%r2484, %r2460, 7, 2;
	and.b32  	%r2485, %r2457, 60;
	or.b32  	%r2486, %r2485, %r2484;
	mul.wide.u32 	%rd716, %r2486, 4;
	add.s64 	%rd717, %rd42, %rd716;
	ld.shared.u32 	%r2487, [%rd717];
	ld.shared.u32 	%r2488, [%rd715];
	or.b32  	%r2489, %r2487, %r2488;
	bfe.u32 	%r2490, %r2460, 15, 6;
	mul.wide.u32 	%rd718, %r2490, 4;
	add.s64 	%rd719, %rd45, %rd718;
	ld.shared.u32 	%r2491, [%rd719];
	or.b32  	%r2492, %r2489, %r2491;
	bfe.u32 	%r2493, %r2409, 23, 4;
	and.b32  	%r2494, %r2482, 48;
	or.b32  	%r2495, %r2493, %r2494;
	mul.wide.u32 	%rd720, %r2495, 4;
	add.s64 	%rd721, %rd48, %rd720;
	ld.shared.u32 	%r2496, [%rd721];
	or.b32  	%r2497, %r2492, %r2496;
	and.b32  	%r2498, %r2481, 65535;
	prmt.b32 	%r2499, %r2497, %r2498, 4180;
	shr.u32 	%r2500, %r2481, 16;
	and.b32  	%r2501, %r2497, -65536;
	or.b32  	%r2502, %r2501, %r2500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2499, 2;
	shr.b32 	%rhs, %r2499, 30;
	add.u32 	%r90, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 2;
	shr.b32 	%rhs, %r2502, 30;
	add.u32 	%r91, %lhs, %rhs;
	}
	and.b32  	%r2503, %r2460, 268435452;
	and.b32  	%r2504, %r2456, 268435452;
	bfe.u32 	%r2505, %r2456, 2, 26;
	shl.b32 	%r2506, %r2453, 24;
	or.b32  	%r2507, %r2505, %r2506;
	bfe.u32 	%r2508, %r2460, 10, 18;
	bfe.u32 	%r2509, %r2460, 2, 26;
	shl.b32 	%r2510, %r2452, 24;
	or.b32  	%r2511, %r2509, %r2510;
	shr.u32 	%r2512, %r2507, 22;
	shr.u32 	%r2513, %r2507, 21;
	bfe.u32 	%r2514, %r2303, 27, 1;
	bfe.u32 	%r2515, %r2504, 2, 6;
	mul.wide.u32 	%rd722, %r2515, 4;
	add.s64 	%rd723, %rd27, %rd722;
	bfe.u32 	%r2516, %r2507, 6, 2;
	and.b32  	%r2517, %r2103, 60;
	or.b32  	%r2518, %r2516, %r2517;
	mul.wide.u32 	%rd724, %r2518, 4;
	add.s64 	%rd725, %rd30, %rd724;
	ld.shared.u32 	%r2519, [%rd725];
	ld.shared.u32 	%r2520, [%rd723];
	or.b32  	%r2521, %r2519, %r2520;
	bfe.u32 	%r2522, %r2507, 13, 4;
	and.b32  	%r2523, %r2310, 48;
	or.b32  	%r2524, %r2522, %r2523;
	mul.wide.u32 	%rd726, %r2524, 4;
	add.s64 	%rd727, %rd33, %rd726;
	ld.shared.u32 	%r2525, [%rd727];
	or.b32  	%r2526, %r2521, %r2525;
	and.b32  	%r2527, %r2513, 6;
	or.b32  	%r2528, %r2527, %r2514;
	and.b32  	%r2529, %r2512, 56;
	or.b32  	%r2530, %r2528, %r2529;
	mul.wide.u32 	%rd728, %r2530, 4;
	add.s64 	%rd729, %rd36, %rd728;
	ld.shared.u32 	%r2531, [%rd729];
	or.b32  	%r2532, %r2526, %r2531;
	bfe.u32 	%r2533, %r2503, 2, 6;
	mul.wide.u32 	%rd730, %r2533, 4;
	add.s64 	%rd731, %rd39, %rd730;
	bfe.u32 	%r2534, %r2511, 7, 2;
	and.b32  	%r2535, %r2508, 60;
	or.b32  	%r2536, %r2535, %r2534;
	mul.wide.u32 	%rd732, %r2536, 4;
	add.s64 	%rd733, %rd42, %rd732;
	ld.shared.u32 	%r2537, [%rd733];
	ld.shared.u32 	%r2538, [%rd731];
	or.b32  	%r2539, %r2537, %r2538;
	bfe.u32 	%r2540, %r2511, 15, 6;
	mul.wide.u32 	%rd734, %r2540, 4;
	add.s64 	%rd735, %rd45, %rd734;
	ld.shared.u32 	%r2541, [%rd735];
	or.b32  	%r2542, %r2539, %r2541;
	bfe.u32 	%r2543, %r2460, 23, 4;
	and.b32  	%r2544, %r2356, 48;
	or.b32  	%r2545, %r2543, %r2544;
	mul.wide.u32 	%rd736, %r2545, 4;
	add.s64 	%rd737, %rd48, %rd736;
	ld.shared.u32 	%r2546, [%rd737];
	or.b32  	%r2547, %r2542, %r2546;
	and.b32  	%r2548, %r2532, 65535;
	prmt.b32 	%r2549, %r2547, %r2548, 4180;
	shr.u32 	%r2550, %r2532, 16;
	and.b32  	%r2551, %r2547, -65536;
	or.b32  	%r2552, %r2551, %r2550;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2549, 2;
	shr.b32 	%rhs, %r2549, 30;
	add.u32 	%r92, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 2;
	shr.b32 	%rhs, %r2552, 30;
	add.u32 	%r93, %lhs, %rhs;
	}
	and.b32  	%r2553, %r2511, 268435452;
	and.b32  	%r2554, %r2507, 268435452;
	bfe.u32 	%r2555, %r2507, 2, 26;
	shl.b32 	%r2556, %r2504, 24;
	or.b32  	%r2557, %r2555, %r2556;
	bfe.u32 	%r2558, %r2511, 10, 18;
	bfe.u32 	%r2559, %r2511, 2, 26;
	shl.b32 	%r2560, %r2503, 24;
	or.b32  	%r2561, %r2559, %r2560;
	shr.u32 	%r2562, %r2557, 22;
	shr.u32 	%r2563, %r2557, 21;
	bfe.u32 	%r2564, %r2554, 2, 6;
	mul.wide.u32 	%rd738, %r2564, 4;
	add.s64 	%rd739, %rd27, %rd738;
	bfe.u32 	%r2565, %r2557, 6, 2;
	and.b32  	%r2566, %r2155, 60;
	or.b32  	%r2567, %r2565, %r2566;
	mul.wide.u32 	%rd740, %r2567, 4;
	add.s64 	%rd741, %rd30, %rd740;
	ld.shared.u32 	%r2568, [%rd741];
	ld.shared.u32 	%r2569, [%rd739];
	or.b32  	%r2570, %r2568, %r2569;
	bfe.u32 	%r2571, %r2557, 13, 4;
	and.b32  	%r2572, %r2359, 48;
	or.b32  	%r2573, %r2571, %r2572;
	mul.wide.u32 	%rd742, %r2573, 4;
	add.s64 	%rd743, %rd33, %rd742;
	ld.shared.u32 	%r2574, [%rd743];
	or.b32  	%r2575, %r2570, %r2574;
	bfe.u32 	%r2576, %r1918, 15, 1;
	and.b32  	%r2577, %r2563, 6;
	or.b32  	%r2578, %r2577, %r2576;
	and.b32  	%r2579, %r2562, 56;
	or.b32  	%r2580, %r2578, %r2579;
	mul.wide.u32 	%rd744, %r2580, 4;
	add.s64 	%rd745, %rd36, %rd744;
	ld.shared.u32 	%r2581, [%rd745];
	or.b32  	%r2582, %r2575, %r2581;
	bfe.u32 	%r2583, %r2553, 2, 6;
	mul.wide.u32 	%rd746, %r2583, 4;
	add.s64 	%rd747, %rd39, %rd746;
	bfe.u32 	%r2584, %r2561, 7, 2;
	and.b32  	%r2585, %r2558, 60;
	or.b32  	%r2586, %r2585, %r2584;
	mul.wide.u32 	%rd748, %r2586, 4;
	add.s64 	%rd749, %rd42, %rd748;
	ld.shared.u32 	%r2587, [%rd749];
	ld.shared.u32 	%r2588, [%rd747];
	or.b32  	%r2589, %r2587, %r2588;
	bfe.u32 	%r2590, %r2561, 15, 6;
	mul.wide.u32 	%rd750, %r2590, 4;
	add.s64 	%rd751, %rd45, %rd750;
	ld.shared.u32 	%r2591, [%rd751];
	or.b32  	%r2592, %r2589, %r2591;
	bfe.u32 	%r2593, %r2511, 23, 4;
	and.b32  	%r2594, %r2407, 48;
	or.b32  	%r2595, %r2593, %r2594;
	mul.wide.u32 	%rd752, %r2595, 4;
	add.s64 	%rd753, %rd48, %rd752;
	ld.shared.u32 	%r2596, [%rd753];
	or.b32  	%r2597, %r2592, %r2596;
	and.b32  	%r2598, %r2582, 65535;
	prmt.b32 	%r2599, %r2597, %r2598, 4180;
	shr.u32 	%r2600, %r2582, 16;
	and.b32  	%r2601, %r2597, -65536;
	or.b32  	%r2602, %r2601, %r2600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 2;
	shr.b32 	%rhs, %r2599, 30;
	add.u32 	%r94, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2602, 2;
	shr.b32 	%rhs, %r2602, 30;
	add.u32 	%r95, %lhs, %rhs;
	}
	and.b32  	%r2603, %r2561, 268435452;
	and.b32  	%r2604, %r2557, 268435452;
	bfe.u32 	%r2605, %r2557, 2, 26;
	shl.b32 	%r2606, %r2554, 24;
	or.b32  	%r2607, %r2605, %r2606;
	bfe.u32 	%r2608, %r2561, 10, 18;
	bfe.u32 	%r2609, %r2561, 2, 26;
	shl.b32 	%r2610, %r2553, 24;
	or.b32  	%r2611, %r2609, %r2610;
	shr.u32 	%r2612, %r2607, 22;
	shr.u32 	%r2613, %r2607, 21;
	bfe.u32 	%r2614, %r2604, 2, 6;
	mul.wide.u32 	%rd754, %r2614, 4;
	add.s64 	%rd755, %rd27, %rd754;
	bfe.u32 	%r2615, %r2607, 6, 2;
	and.b32  	%r2616, %r2205, 60;
	or.b32  	%r2617, %r2615, %r2616;
	mul.wide.u32 	%rd756, %r2617, 4;
	add.s64 	%rd757, %rd30, %rd756;
	ld.shared.u32 	%r2618, [%rd757];
	ld.shared.u32 	%r2619, [%rd755];
	or.b32  	%r2620, %r2618, %r2619;
	bfe.u32 	%r2621, %r2607, 13, 4;
	shr.u32 	%r2622, %r2248, 1;
	and.b32  	%r2623, %r2622, 48;
	or.b32  	%r2624, %r2621, %r2623;
	mul.wide.u32 	%rd758, %r2624, 4;
	add.s64 	%rd759, %rd33, %rd758;
	ld.shared.u32 	%r2625, [%rd759];
	or.b32  	%r2626, %r2620, %r2625;
	bfe.u32 	%r2627, %r1892, 17, 1;
	and.b32  	%r2628, %r2613, 6;
	or.b32  	%r2629, %r2628, %r2627;
	and.b32  	%r2630, %r2612, 56;
	or.b32  	%r2631, %r2629, %r2630;
	mul.wide.u32 	%rd760, %r2631, 4;
	add.s64 	%rd761, %rd36, %rd760;
	ld.shared.u32 	%r2632, [%rd761];
	or.b32  	%r2633, %r2626, %r2632;
	bfe.u32 	%r2634, %r2603, 2, 6;
	mul.wide.u32 	%rd762, %r2634, 4;
	add.s64 	%rd763, %rd39, %rd762;
	bfe.u32 	%r2635, %r2611, 7, 2;
	and.b32  	%r2636, %r2608, 60;
	or.b32  	%r2637, %r2636, %r2635;
	mul.wide.u32 	%rd764, %r2637, 4;
	add.s64 	%rd765, %rd42, %rd764;
	ld.shared.u32 	%r2638, [%rd765];
	ld.shared.u32 	%r2639, [%rd763];
	or.b32  	%r2640, %r2638, %r2639;
	bfe.u32 	%r2641, %r2611, 15, 6;
	mul.wide.u32 	%rd766, %r2641, 4;
	add.s64 	%rd767, %rd45, %rd766;
	ld.shared.u32 	%r2642, [%rd767];
	or.b32  	%r2643, %r2640, %r2642;
	bfe.u32 	%r2644, %r2561, 23, 4;
	and.b32  	%r2645, %r2458, 48;
	or.b32  	%r2646, %r2644, %r2645;
	mul.wide.u32 	%rd768, %r2646, 4;
	add.s64 	%rd769, %rd48, %rd768;
	ld.shared.u32 	%r2647, [%rd769];
	or.b32  	%r2648, %r2643, %r2647;
	and.b32  	%r2649, %r2633, 65535;
	prmt.b32 	%r2650, %r2648, %r2649, 4180;
	shr.u32 	%r2651, %r2633, 16;
	and.b32  	%r2652, %r2648, -65536;
	or.b32  	%r2653, %r2652, %r2651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2650, 2;
	shr.b32 	%rhs, %r2650, 30;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2653, 2;
	shr.b32 	%rhs, %r2653, 30;
	add.u32 	%r97, %lhs, %rhs;
	}
	and.b32  	%r2654, %r2611, 268435452;
	and.b32  	%r2655, %r2607, 268435452;
	bfe.u32 	%r2656, %r2607, 2, 26;
	shl.b32 	%r2657, %r2604, 24;
	or.b32  	%r2658, %r2656, %r2657;
	bfe.u32 	%r2659, %r2611, 10, 18;
	bfe.u32 	%r2660, %r2611, 2, 26;
	shl.b32 	%r2661, %r2603, 24;
	or.b32  	%r2662, %r2660, %r2661;
	shr.u32 	%r2663, %r2658, 22;
	shr.u32 	%r2664, %r2658, 21;
	bfe.u32 	%r2665, %r2655, 2, 6;
	mul.wide.u32 	%rd770, %r2665, 4;
	add.s64 	%rd771, %rd27, %rd770;
	bfe.u32 	%r2666, %r2658, 6, 2;
	and.b32  	%r2667, %r2256, 60;
	or.b32  	%r2668, %r2666, %r2667;
	mul.wide.u32 	%rd772, %r2668, 4;
	add.s64 	%rd773, %rd30, %rd772;
	ld.shared.u32 	%r2669, [%rd773];
	ld.shared.u32 	%r2670, [%rd771];
	or.b32  	%r2671, %r2669, %r2670;
	bfe.u32 	%r2672, %r2658, 13, 4;
	shr.u32 	%r2673, %r2300, 1;
	and.b32  	%r2674, %r2673, 48;
	or.b32  	%r2675, %r2672, %r2674;
	mul.wide.u32 	%rd774, %r2675, 4;
	add.s64 	%rd775, %rd33, %rd774;
	ld.shared.u32 	%r2676, [%rd775];
	or.b32  	%r2677, %r2671, %r2676;
	bfe.u32 	%r2678, %r1898, 19, 1;
	and.b32  	%r2679, %r2664, 6;
	or.b32  	%r2680, %r2679, %r2678;
	and.b32  	%r2681, %r2663, 56;
	or.b32  	%r2682, %r2680, %r2681;
	mul.wide.u32 	%rd776, %r2682, 4;
	add.s64 	%rd777, %rd36, %rd776;
	ld.shared.u32 	%r2683, [%rd777];
	or.b32  	%r2684, %r2677, %r2683;
	bfe.u32 	%r2685, %r2654, 2, 6;
	mul.wide.u32 	%rd778, %r2685, 4;
	add.s64 	%rd779, %rd39, %rd778;
	bfe.u32 	%r2686, %r2662, 7, 2;
	and.b32  	%r2687, %r2659, 60;
	or.b32  	%r2688, %r2687, %r2686;
	mul.wide.u32 	%rd780, %r2688, 4;
	add.s64 	%rd781, %rd42, %rd780;
	ld.shared.u32 	%r2689, [%rd781];
	ld.shared.u32 	%r2690, [%rd779];
	or.b32  	%r2691, %r2689, %r2690;
	bfe.u32 	%r2692, %r2662, 15, 6;
	mul.wide.u32 	%rd782, %r2692, 4;
	add.s64 	%rd783, %rd45, %rd782;
	ld.shared.u32 	%r2693, [%rd783];
	or.b32  	%r2694, %r2691, %r2693;
	bfe.u32 	%r2695, %r2611, 23, 4;
	and.b32  	%r2696, %r2509, 48;
	or.b32  	%r2697, %r2695, %r2696;
	mul.wide.u32 	%rd784, %r2697, 4;
	add.s64 	%rd785, %rd48, %rd784;
	ld.shared.u32 	%r2698, [%rd785];
	or.b32  	%r2699, %r2694, %r2698;
	and.b32  	%r2700, %r2684, 65535;
	prmt.b32 	%r2701, %r2699, %r2700, 4180;
	shr.u32 	%r2702, %r2684, 16;
	and.b32  	%r2703, %r2699, -65536;
	or.b32  	%r2704, %r2703, %r2702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 2;
	shr.b32 	%rhs, %r2701, 30;
	add.u32 	%r98, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 2;
	shr.b32 	%rhs, %r2704, 30;
	add.u32 	%r99, %lhs, %rhs;
	}
	and.b32  	%r2705, %r2662, 268435454;
	and.b32  	%r2706, %r2658, 268435454;
	bfe.u32 	%r2707, %r2658, 1, 27;
	shl.b32 	%r2708, %r2655, 25;
	or.b32  	%r2709, %r2707, %r2708;
	bfe.u32 	%r2710, %r2662, 9, 19;
	bfe.u32 	%r2711, %r2662, 1, 27;
	shl.b32 	%r2712, %r2654, 25;
	or.b32  	%r2713, %r2711, %r2712;
	shr.u32 	%r2714, %r2709, 22;
	shr.u32 	%r2715, %r2709, 21;
	bfe.u32 	%r2716, %r2507, 27, 1;
	bfe.u32 	%r2717, %r2706, 1, 6;
	mul.wide.u32 	%rd786, %r2717, 4;
	add.s64 	%rd787, %rd27, %rd786;
	bfe.u32 	%r2718, %r2709, 6, 2;
	and.b32  	%r2719, %r2310, 60;
	or.b32  	%r2720, %r2718, %r2719;
	mul.wide.u32 	%rd788, %r2720, 4;
	add.s64 	%rd789, %rd30, %rd788;
	ld.shared.u32 	%r2721, [%rd789];
	ld.shared.u32 	%r2722, [%rd787];
	or.b32  	%r2723, %r2721, %r2722;
	bfe.u32 	%r2724, %r2709, 13, 4;
	and.b32  	%r2725, %r2513, 48;
	or.b32  	%r2726, %r2724, %r2725;
	mul.wide.u32 	%rd790, %r2726, 4;
	add.s64 	%rd791, %rd33, %rd790;
	ld.shared.u32 	%r2727, [%rd791];
	or.b32  	%r2728, %r2723, %r2727;
	and.b32  	%r2729, %r2715, 6;
	or.b32  	%r2730, %r2729, %r2716;
	and.b32  	%r2731, %r2714, 56;
	or.b32  	%r2732, %r2730, %r2731;
	mul.wide.u32 	%rd792, %r2732, 4;
	add.s64 	%rd793, %rd36, %rd792;
	ld.shared.u32 	%r2733, [%rd793];
	or.b32  	%r2734, %r2728, %r2733;
	bfe.u32 	%r2735, %r2611, 24, 4;
	shr.u32 	%r2736, %r2713, 22;
	bfe.u32 	%r2737, %r2705, 1, 6;
	mul.wide.u32 	%rd794, %r2737, 4;
	add.s64 	%rd795, %rd39, %rd794;
	bfe.u32 	%r2738, %r2713, 7, 2;
	and.b32  	%r2739, %r2710, 60;
	or.b32  	%r2740, %r2739, %r2738;
	mul.wide.u32 	%rd796, %r2740, 4;
	add.s64 	%rd797, %rd42, %rd796;
	ld.shared.u32 	%r2741, [%rd797];
	ld.shared.u32 	%r2742, [%rd795];
	or.b32  	%r2743, %r2741, %r2742;
	bfe.u32 	%r2744, %r2713, 15, 6;
	mul.wide.u32 	%rd798, %r2744, 4;
	add.s64 	%rd799, %rd45, %rd798;
	ld.shared.u32 	%r2745, [%rd799];
	or.b32  	%r2746, %r2743, %r2745;
	and.b32  	%r2747, %r2736, 48;
	or.b32  	%r2748, %r2735, %r2747;
	mul.wide.u32 	%rd800, %r2748, 4;
	add.s64 	%rd801, %rd48, %rd800;
	ld.shared.u32 	%r2749, [%rd801];
	or.b32  	%r2750, %r2746, %r2749;
	and.b32  	%r2751, %r2734, 65535;
	prmt.b32 	%r2752, %r2750, %r2751, 4180;
	shr.u32 	%r2753, %r2734, 16;
	and.b32  	%r2754, %r2750, -65536;
	or.b32  	%r2755, %r2754, %r2753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 2;
	shr.b32 	%rhs, %r2752, 30;
	add.u32 	%r100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 2;
	shr.b32 	%rhs, %r2755, 30;
	add.u32 	%r101, %lhs, %rhs;
	}
	mul.wide.u32 	%rd802, %r115, 672;
	add.s64 	%rd803, %rd10, %rd802;
	ld.global.u32 	%r102, [%rd803+156];
	setp.eq.s32	%p4, %r102, 0;
	mov.u32 	%r13276, 0;
	@%p4 bra 	BB8_7;

	mov.u32 	%r13277, %r13276;

BB8_6:
	add.s64 	%rd806, %rd803, 160;
	mul.wide.u32 	%rd807, %r13276, 4;
	add.s64 	%rd808, %rd806, %rd807;
	ld.global.u32 	%r2757, [%rd808];
	// inline asm
	prmt.b32 %r2756, %r2757, 0, 0x0123;
	// inline asm
	add.s32 	%r2760, %r13276, 1;
	mul.wide.u32 	%rd809, %r2760, 4;
	add.s64 	%rd810, %rd806, %rd809;
	ld.global.u32 	%r2759, [%rd810];
	// inline asm
	prmt.b32 %r2758, %r2759, 0, 0x0123;
	// inline asm
	shr.u32 	%r2761, %r2758, 4;
	xor.b32  	%r2762, %r2761, %r2756;
	and.b32  	%r2763, %r2762, 252645135;
	xor.b32  	%r2764, %r2763, %r2756;
	shl.b32 	%r2765, %r2763, 4;
	xor.b32  	%r2766, %r2765, %r2758;
	shr.u32 	%r2767, %r2764, 16;
	and.b32  	%r2768, %r2766, 65535;
	xor.b32  	%r2769, %r2768, %r2767;
	xor.b32  	%r2770, %r2769, %r2766;
	shl.b32 	%r2771, %r2769, 16;
	xor.b32  	%r2772, %r2771, %r2764;
	shr.u32 	%r2773, %r2770, 2;
	xor.b32  	%r2774, %r2773, %r2772;
	and.b32  	%r2775, %r2774, 858993459;
	xor.b32  	%r2776, %r2775, %r2772;
	shl.b32 	%r2777, %r2775, 2;
	xor.b32  	%r2778, %r2777, %r2770;
	shr.u32 	%r2779, %r2776, 8;
	xor.b32  	%r2780, %r2779, %r2778;
	and.b32  	%r2781, %r2780, 16711935;
	xor.b32  	%r2782, %r2781, %r2778;
	shl.b32 	%r2783, %r2781, 8;
	xor.b32  	%r2784, %r2783, %r2776;
	shr.u32 	%r2785, %r2782, 1;
	xor.b32  	%r2786, %r2785, %r2784;
	and.b32  	%r2787, %r2786, 1431655765;
	xor.b32  	%r2788, %r2787, %r2784;
	shl.b32 	%r2789, %r2787, 1;
	xor.b32  	%r2790, %r2789, %r2782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2788, 3;
	shr.b32 	%rhs, %r2788, 29;
	add.u32 	%r2791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2790, 3;
	shr.b32 	%rhs, %r2790, 29;
	add.u32 	%r2792, %lhs, %rhs;
	}
	xor.b32  	%r2793, %r100, %r2791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 28;
	shr.b32 	%rhs, %r2791, 4;
	add.u32 	%r2794, %lhs, %rhs;
	}
	xor.b32  	%r2795, %r2794, %r101;
	bfe.u32 	%r2796, %r2793, 2, 6;
	mul.wide.u32 	%rd811, %r2796, 4;
	mov.u64 	%rd812, m15300_comp$s_SPtrans;
	add.s64 	%rd813, %rd812, %rd811;
	bfe.u32 	%r2797, %r2793, 10, 6;
	mul.wide.u32 	%rd814, %r2797, 4;
	add.s64 	%rd815, %rd812, 512;
	add.s64 	%rd816, %rd815, %rd814;
	ld.shared.u32 	%r2798, [%rd816];
	ld.shared.u32 	%r2799, [%rd813];
	or.b32  	%r2800, %r2798, %r2799;
	bfe.u32 	%r2801, %r2793, 18, 6;
	mul.wide.u32 	%rd817, %r2801, 4;
	add.s64 	%rd818, %rd812, 1024;
	add.s64 	%rd819, %rd818, %rd817;
	ld.shared.u32 	%r2802, [%rd819];
	or.b32  	%r2803, %r2800, %r2802;
	shr.u32 	%r2804, %r2793, 26;
	mul.wide.u32 	%rd820, %r2804, 4;
	add.s64 	%rd821, %rd812, 1536;
	add.s64 	%rd822, %rd821, %rd820;
	ld.shared.u32 	%r2805, [%rd822];
	or.b32  	%r2806, %r2803, %r2805;
	bfe.u32 	%r2807, %r2795, 2, 6;
	mul.wide.u32 	%rd823, %r2807, 4;
	add.s64 	%rd824, %rd812, 256;
	add.s64 	%rd825, %rd824, %rd823;
	ld.shared.u32 	%r2808, [%rd825];
	or.b32  	%r2809, %r2806, %r2808;
	bfe.u32 	%r2810, %r2795, 10, 6;
	mul.wide.u32 	%rd826, %r2810, 4;
	add.s64 	%rd827, %rd812, 768;
	add.s64 	%rd828, %rd827, %rd826;
	ld.shared.u32 	%r2811, [%rd828];
	or.b32  	%r2812, %r2809, %r2811;
	bfe.u32 	%r2813, %r2795, 18, 6;
	mul.wide.u32 	%rd829, %r2813, 4;
	add.s64 	%rd830, %rd812, 1280;
	add.s64 	%rd831, %rd830, %rd829;
	ld.shared.u32 	%r2814, [%rd831];
	or.b32  	%r2815, %r2812, %r2814;
	shr.u32 	%r2816, %r2795, 26;
	mul.wide.u32 	%rd832, %r2816, 4;
	add.s64 	%rd833, %rd812, 1792;
	add.s64 	%rd834, %rd833, %rd832;
	ld.shared.u32 	%r2817, [%rd834];
	or.b32  	%r2818, %r2815, %r2817;
	xor.b32  	%r2819, %r2818, %r2792;
	xor.b32  	%r2820, %r2819, %r98;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2819, 28;
	shr.b32 	%rhs, %r2819, 4;
	add.u32 	%r2821, %lhs, %rhs;
	}
	xor.b32  	%r2822, %r2821, %r99;
	bfe.u32 	%r2823, %r2820, 2, 6;
	mul.wide.u32 	%rd835, %r2823, 4;
	add.s64 	%rd836, %rd812, %rd835;
	bfe.u32 	%r2824, %r2820, 10, 6;
	mul.wide.u32 	%rd837, %r2824, 4;
	add.s64 	%rd838, %rd815, %rd837;
	ld.shared.u32 	%r2825, [%rd838];
	ld.shared.u32 	%r2826, [%rd836];
	or.b32  	%r2827, %r2825, %r2826;
	bfe.u32 	%r2828, %r2820, 18, 6;
	mul.wide.u32 	%rd839, %r2828, 4;
	add.s64 	%rd840, %rd818, %rd839;
	ld.shared.u32 	%r2829, [%rd840];
	or.b32  	%r2830, %r2827, %r2829;
	shr.u32 	%r2831, %r2820, 26;
	mul.wide.u32 	%rd841, %r2831, 4;
	add.s64 	%rd842, %rd821, %rd841;
	ld.shared.u32 	%r2832, [%rd842];
	or.b32  	%r2833, %r2830, %r2832;
	bfe.u32 	%r2834, %r2822, 2, 6;
	mul.wide.u32 	%rd843, %r2834, 4;
	add.s64 	%rd844, %rd824, %rd843;
	ld.shared.u32 	%r2835, [%rd844];
	or.b32  	%r2836, %r2833, %r2835;
	bfe.u32 	%r2837, %r2822, 10, 6;
	mul.wide.u32 	%rd845, %r2837, 4;
	add.s64 	%rd846, %rd827, %rd845;
	ld.shared.u32 	%r2838, [%rd846];
	or.b32  	%r2839, %r2836, %r2838;
	bfe.u32 	%r2840, %r2822, 18, 6;
	mul.wide.u32 	%rd847, %r2840, 4;
	add.s64 	%rd848, %rd830, %rd847;
	ld.shared.u32 	%r2841, [%rd848];
	or.b32  	%r2842, %r2839, %r2841;
	shr.u32 	%r2843, %r2822, 26;
	mul.wide.u32 	%rd849, %r2843, 4;
	add.s64 	%rd850, %rd833, %rd849;
	ld.shared.u32 	%r2844, [%rd850];
	or.b32  	%r2845, %r2842, %r2844;
	xor.b32  	%r2846, %r2845, %r2791;
	xor.b32  	%r2847, %r96, %r2846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2846, 28;
	shr.b32 	%rhs, %r2846, 4;
	add.u32 	%r2848, %lhs, %rhs;
	}
	xor.b32  	%r2849, %r2848, %r97;
	bfe.u32 	%r2850, %r2847, 2, 6;
	mul.wide.u32 	%rd851, %r2850, 4;
	add.s64 	%rd852, %rd812, %rd851;
	bfe.u32 	%r2851, %r2847, 10, 6;
	mul.wide.u32 	%rd853, %r2851, 4;
	add.s64 	%rd854, %rd815, %rd853;
	ld.shared.u32 	%r2852, [%rd854];
	ld.shared.u32 	%r2853, [%rd852];
	or.b32  	%r2854, %r2852, %r2853;
	bfe.u32 	%r2855, %r2847, 18, 6;
	mul.wide.u32 	%rd855, %r2855, 4;
	add.s64 	%rd856, %rd818, %rd855;
	ld.shared.u32 	%r2856, [%rd856];
	or.b32  	%r2857, %r2854, %r2856;
	shr.u32 	%r2858, %r2847, 26;
	mul.wide.u32 	%rd857, %r2858, 4;
	add.s64 	%rd858, %rd821, %rd857;
	ld.shared.u32 	%r2859, [%rd858];
	or.b32  	%r2860, %r2857, %r2859;
	bfe.u32 	%r2861, %r2849, 2, 6;
	mul.wide.u32 	%rd859, %r2861, 4;
	add.s64 	%rd860, %rd824, %rd859;
	ld.shared.u32 	%r2862, [%rd860];
	or.b32  	%r2863, %r2860, %r2862;
	bfe.u32 	%r2864, %r2849, 10, 6;
	mul.wide.u32 	%rd861, %r2864, 4;
	add.s64 	%rd862, %rd827, %rd861;
	ld.shared.u32 	%r2865, [%rd862];
	or.b32  	%r2866, %r2863, %r2865;
	bfe.u32 	%r2867, %r2849, 18, 6;
	mul.wide.u32 	%rd863, %r2867, 4;
	add.s64 	%rd864, %rd830, %rd863;
	ld.shared.u32 	%r2868, [%rd864];
	or.b32  	%r2869, %r2866, %r2868;
	shr.u32 	%r2870, %r2849, 26;
	mul.wide.u32 	%rd865, %r2870, 4;
	add.s64 	%rd866, %rd833, %rd865;
	ld.shared.u32 	%r2871, [%rd866];
	or.b32  	%r2872, %r2869, %r2871;
	xor.b32  	%r2873, %r2872, %r2819;
	xor.b32  	%r2874, %r2873, %r94;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2873, 28;
	shr.b32 	%rhs, %r2873, 4;
	add.u32 	%r2875, %lhs, %rhs;
	}
	xor.b32  	%r2876, %r2875, %r95;
	bfe.u32 	%r2877, %r2874, 2, 6;
	mul.wide.u32 	%rd867, %r2877, 4;
	add.s64 	%rd868, %rd812, %rd867;
	bfe.u32 	%r2878, %r2874, 10, 6;
	mul.wide.u32 	%rd869, %r2878, 4;
	add.s64 	%rd870, %rd815, %rd869;
	ld.shared.u32 	%r2879, [%rd870];
	ld.shared.u32 	%r2880, [%rd868];
	or.b32  	%r2881, %r2879, %r2880;
	bfe.u32 	%r2882, %r2874, 18, 6;
	mul.wide.u32 	%rd871, %r2882, 4;
	add.s64 	%rd872, %rd818, %rd871;
	ld.shared.u32 	%r2883, [%rd872];
	or.b32  	%r2884, %r2881, %r2883;
	shr.u32 	%r2885, %r2874, 26;
	mul.wide.u32 	%rd873, %r2885, 4;
	add.s64 	%rd874, %rd821, %rd873;
	ld.shared.u32 	%r2886, [%rd874];
	or.b32  	%r2887, %r2884, %r2886;
	bfe.u32 	%r2888, %r2876, 2, 6;
	mul.wide.u32 	%rd875, %r2888, 4;
	add.s64 	%rd876, %rd824, %rd875;
	ld.shared.u32 	%r2889, [%rd876];
	or.b32  	%r2890, %r2887, %r2889;
	bfe.u32 	%r2891, %r2876, 10, 6;
	mul.wide.u32 	%rd877, %r2891, 4;
	add.s64 	%rd878, %rd827, %rd877;
	ld.shared.u32 	%r2892, [%rd878];
	or.b32  	%r2893, %r2890, %r2892;
	bfe.u32 	%r2894, %r2876, 18, 6;
	mul.wide.u32 	%rd879, %r2894, 4;
	add.s64 	%rd880, %rd830, %rd879;
	ld.shared.u32 	%r2895, [%rd880];
	or.b32  	%r2896, %r2893, %r2895;
	shr.u32 	%r2897, %r2876, 26;
	mul.wide.u32 	%rd881, %r2897, 4;
	add.s64 	%rd882, %rd833, %rd881;
	ld.shared.u32 	%r2898, [%rd882];
	or.b32  	%r2899, %r2896, %r2898;
	xor.b32  	%r2900, %r2899, %r2846;
	xor.b32  	%r2901, %r92, %r2900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2900, 28;
	shr.b32 	%rhs, %r2900, 4;
	add.u32 	%r2902, %lhs, %rhs;
	}
	xor.b32  	%r2903, %r2902, %r93;
	bfe.u32 	%r2904, %r2901, 2, 6;
	mul.wide.u32 	%rd883, %r2904, 4;
	add.s64 	%rd884, %rd812, %rd883;
	bfe.u32 	%r2905, %r2901, 10, 6;
	mul.wide.u32 	%rd885, %r2905, 4;
	add.s64 	%rd886, %rd815, %rd885;
	ld.shared.u32 	%r2906, [%rd886];
	ld.shared.u32 	%r2907, [%rd884];
	or.b32  	%r2908, %r2906, %r2907;
	bfe.u32 	%r2909, %r2901, 18, 6;
	mul.wide.u32 	%rd887, %r2909, 4;
	add.s64 	%rd888, %rd818, %rd887;
	ld.shared.u32 	%r2910, [%rd888];
	or.b32  	%r2911, %r2908, %r2910;
	shr.u32 	%r2912, %r2901, 26;
	mul.wide.u32 	%rd889, %r2912, 4;
	add.s64 	%rd890, %rd821, %rd889;
	ld.shared.u32 	%r2913, [%rd890];
	or.b32  	%r2914, %r2911, %r2913;
	bfe.u32 	%r2915, %r2903, 2, 6;
	mul.wide.u32 	%rd891, %r2915, 4;
	add.s64 	%rd892, %rd824, %rd891;
	ld.shared.u32 	%r2916, [%rd892];
	or.b32  	%r2917, %r2914, %r2916;
	bfe.u32 	%r2918, %r2903, 10, 6;
	mul.wide.u32 	%rd893, %r2918, 4;
	add.s64 	%rd894, %rd827, %rd893;
	ld.shared.u32 	%r2919, [%rd894];
	or.b32  	%r2920, %r2917, %r2919;
	bfe.u32 	%r2921, %r2903, 18, 6;
	mul.wide.u32 	%rd895, %r2921, 4;
	add.s64 	%rd896, %rd830, %rd895;
	ld.shared.u32 	%r2922, [%rd896];
	or.b32  	%r2923, %r2920, %r2922;
	shr.u32 	%r2924, %r2903, 26;
	mul.wide.u32 	%rd897, %r2924, 4;
	add.s64 	%rd898, %rd833, %rd897;
	ld.shared.u32 	%r2925, [%rd898];
	or.b32  	%r2926, %r2923, %r2925;
	xor.b32  	%r2927, %r2926, %r2873;
	xor.b32  	%r2928, %r2927, %r90;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2927, 28;
	shr.b32 	%rhs, %r2927, 4;
	add.u32 	%r2929, %lhs, %rhs;
	}
	xor.b32  	%r2930, %r2929, %r91;
	bfe.u32 	%r2931, %r2928, 2, 6;
	mul.wide.u32 	%rd899, %r2931, 4;
	add.s64 	%rd900, %rd812, %rd899;
	bfe.u32 	%r2932, %r2928, 10, 6;
	mul.wide.u32 	%rd901, %r2932, 4;
	add.s64 	%rd902, %rd815, %rd901;
	ld.shared.u32 	%r2933, [%rd902];
	ld.shared.u32 	%r2934, [%rd900];
	or.b32  	%r2935, %r2933, %r2934;
	bfe.u32 	%r2936, %r2928, 18, 6;
	mul.wide.u32 	%rd903, %r2936, 4;
	add.s64 	%rd904, %rd818, %rd903;
	ld.shared.u32 	%r2937, [%rd904];
	or.b32  	%r2938, %r2935, %r2937;
	shr.u32 	%r2939, %r2928, 26;
	mul.wide.u32 	%rd905, %r2939, 4;
	add.s64 	%rd906, %rd821, %rd905;
	ld.shared.u32 	%r2940, [%rd906];
	or.b32  	%r2941, %r2938, %r2940;
	bfe.u32 	%r2942, %r2930, 2, 6;
	mul.wide.u32 	%rd907, %r2942, 4;
	add.s64 	%rd908, %rd824, %rd907;
	ld.shared.u32 	%r2943, [%rd908];
	or.b32  	%r2944, %r2941, %r2943;
	bfe.u32 	%r2945, %r2930, 10, 6;
	mul.wide.u32 	%rd909, %r2945, 4;
	add.s64 	%rd910, %rd827, %rd909;
	ld.shared.u32 	%r2946, [%rd910];
	or.b32  	%r2947, %r2944, %r2946;
	bfe.u32 	%r2948, %r2930, 18, 6;
	mul.wide.u32 	%rd911, %r2948, 4;
	add.s64 	%rd912, %rd830, %rd911;
	ld.shared.u32 	%r2949, [%rd912];
	or.b32  	%r2950, %r2947, %r2949;
	shr.u32 	%r2951, %r2930, 26;
	mul.wide.u32 	%rd913, %r2951, 4;
	add.s64 	%rd914, %rd833, %rd913;
	ld.shared.u32 	%r2952, [%rd914];
	or.b32  	%r2953, %r2950, %r2952;
	xor.b32  	%r2954, %r2953, %r2900;
	xor.b32  	%r2955, %r88, %r2954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2954, 28;
	shr.b32 	%rhs, %r2954, 4;
	add.u32 	%r2956, %lhs, %rhs;
	}
	xor.b32  	%r2957, %r2956, %r89;
	bfe.u32 	%r2958, %r2955, 2, 6;
	mul.wide.u32 	%rd915, %r2958, 4;
	add.s64 	%rd916, %rd812, %rd915;
	bfe.u32 	%r2959, %r2955, 10, 6;
	mul.wide.u32 	%rd917, %r2959, 4;
	add.s64 	%rd918, %rd815, %rd917;
	ld.shared.u32 	%r2960, [%rd918];
	ld.shared.u32 	%r2961, [%rd916];
	or.b32  	%r2962, %r2960, %r2961;
	bfe.u32 	%r2963, %r2955, 18, 6;
	mul.wide.u32 	%rd919, %r2963, 4;
	add.s64 	%rd920, %rd818, %rd919;
	ld.shared.u32 	%r2964, [%rd920];
	or.b32  	%r2965, %r2962, %r2964;
	shr.u32 	%r2966, %r2955, 26;
	mul.wide.u32 	%rd921, %r2966, 4;
	add.s64 	%rd922, %rd821, %rd921;
	ld.shared.u32 	%r2967, [%rd922];
	or.b32  	%r2968, %r2965, %r2967;
	bfe.u32 	%r2969, %r2957, 2, 6;
	mul.wide.u32 	%rd923, %r2969, 4;
	add.s64 	%rd924, %rd824, %rd923;
	ld.shared.u32 	%r2970, [%rd924];
	or.b32  	%r2971, %r2968, %r2970;
	bfe.u32 	%r2972, %r2957, 10, 6;
	mul.wide.u32 	%rd925, %r2972, 4;
	add.s64 	%rd926, %rd827, %rd925;
	ld.shared.u32 	%r2973, [%rd926];
	or.b32  	%r2974, %r2971, %r2973;
	bfe.u32 	%r2975, %r2957, 18, 6;
	mul.wide.u32 	%rd927, %r2975, 4;
	add.s64 	%rd928, %rd830, %rd927;
	ld.shared.u32 	%r2976, [%rd928];
	or.b32  	%r2977, %r2974, %r2976;
	shr.u32 	%r2978, %r2957, 26;
	mul.wide.u32 	%rd929, %r2978, 4;
	add.s64 	%rd930, %rd833, %rd929;
	ld.shared.u32 	%r2979, [%rd930];
	or.b32  	%r2980, %r2977, %r2979;
	xor.b32  	%r2981, %r2980, %r2927;
	xor.b32  	%r2982, %r2981, %r86;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2981, 28;
	shr.b32 	%rhs, %r2981, 4;
	add.u32 	%r2983, %lhs, %rhs;
	}
	xor.b32  	%r2984, %r2983, %r87;
	bfe.u32 	%r2985, %r2982, 2, 6;
	mul.wide.u32 	%rd931, %r2985, 4;
	add.s64 	%rd932, %rd812, %rd931;
	bfe.u32 	%r2986, %r2982, 10, 6;
	mul.wide.u32 	%rd933, %r2986, 4;
	add.s64 	%rd934, %rd815, %rd933;
	ld.shared.u32 	%r2987, [%rd934];
	ld.shared.u32 	%r2988, [%rd932];
	or.b32  	%r2989, %r2987, %r2988;
	bfe.u32 	%r2990, %r2982, 18, 6;
	mul.wide.u32 	%rd935, %r2990, 4;
	add.s64 	%rd936, %rd818, %rd935;
	ld.shared.u32 	%r2991, [%rd936];
	or.b32  	%r2992, %r2989, %r2991;
	shr.u32 	%r2993, %r2982, 26;
	mul.wide.u32 	%rd937, %r2993, 4;
	add.s64 	%rd938, %rd821, %rd937;
	ld.shared.u32 	%r2994, [%rd938];
	or.b32  	%r2995, %r2992, %r2994;
	bfe.u32 	%r2996, %r2984, 2, 6;
	mul.wide.u32 	%rd939, %r2996, 4;
	add.s64 	%rd940, %rd824, %rd939;
	ld.shared.u32 	%r2997, [%rd940];
	or.b32  	%r2998, %r2995, %r2997;
	bfe.u32 	%r2999, %r2984, 10, 6;
	mul.wide.u32 	%rd941, %r2999, 4;
	add.s64 	%rd942, %rd827, %rd941;
	ld.shared.u32 	%r3000, [%rd942];
	or.b32  	%r3001, %r2998, %r3000;
	bfe.u32 	%r3002, %r2984, 18, 6;
	mul.wide.u32 	%rd943, %r3002, 4;
	add.s64 	%rd944, %rd830, %rd943;
	ld.shared.u32 	%r3003, [%rd944];
	or.b32  	%r3004, %r3001, %r3003;
	shr.u32 	%r3005, %r2984, 26;
	mul.wide.u32 	%rd945, %r3005, 4;
	add.s64 	%rd946, %rd833, %rd945;
	ld.shared.u32 	%r3006, [%rd946];
	or.b32  	%r3007, %r3004, %r3006;
	xor.b32  	%r3008, %r3007, %r2954;
	xor.b32  	%r3009, %r84, %r3008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 28;
	shr.b32 	%rhs, %r3008, 4;
	add.u32 	%r3010, %lhs, %rhs;
	}
	xor.b32  	%r3011, %r3010, %r85;
	bfe.u32 	%r3012, %r3009, 2, 6;
	mul.wide.u32 	%rd947, %r3012, 4;
	add.s64 	%rd948, %rd812, %rd947;
	bfe.u32 	%r3013, %r3009, 10, 6;
	mul.wide.u32 	%rd949, %r3013, 4;
	add.s64 	%rd950, %rd815, %rd949;
	ld.shared.u32 	%r3014, [%rd950];
	ld.shared.u32 	%r3015, [%rd948];
	or.b32  	%r3016, %r3014, %r3015;
	bfe.u32 	%r3017, %r3009, 18, 6;
	mul.wide.u32 	%rd951, %r3017, 4;
	add.s64 	%rd952, %rd818, %rd951;
	ld.shared.u32 	%r3018, [%rd952];
	or.b32  	%r3019, %r3016, %r3018;
	shr.u32 	%r3020, %r3009, 26;
	mul.wide.u32 	%rd953, %r3020, 4;
	add.s64 	%rd954, %rd821, %rd953;
	ld.shared.u32 	%r3021, [%rd954];
	or.b32  	%r3022, %r3019, %r3021;
	bfe.u32 	%r3023, %r3011, 2, 6;
	mul.wide.u32 	%rd955, %r3023, 4;
	add.s64 	%rd956, %rd824, %rd955;
	ld.shared.u32 	%r3024, [%rd956];
	or.b32  	%r3025, %r3022, %r3024;
	bfe.u32 	%r3026, %r3011, 10, 6;
	mul.wide.u32 	%rd957, %r3026, 4;
	add.s64 	%rd958, %rd827, %rd957;
	ld.shared.u32 	%r3027, [%rd958];
	or.b32  	%r3028, %r3025, %r3027;
	bfe.u32 	%r3029, %r3011, 18, 6;
	mul.wide.u32 	%rd959, %r3029, 4;
	add.s64 	%rd960, %rd830, %rd959;
	ld.shared.u32 	%r3030, [%rd960];
	or.b32  	%r3031, %r3028, %r3030;
	shr.u32 	%r3032, %r3011, 26;
	mul.wide.u32 	%rd961, %r3032, 4;
	add.s64 	%rd962, %rd833, %rd961;
	ld.shared.u32 	%r3033, [%rd962];
	or.b32  	%r3034, %r3031, %r3033;
	xor.b32  	%r3035, %r3034, %r2981;
	xor.b32  	%r3036, %r3035, %r82;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3035, 28;
	shr.b32 	%rhs, %r3035, 4;
	add.u32 	%r3037, %lhs, %rhs;
	}
	xor.b32  	%r3038, %r3037, %r83;
	bfe.u32 	%r3039, %r3036, 2, 6;
	mul.wide.u32 	%rd963, %r3039, 4;
	add.s64 	%rd964, %rd812, %rd963;
	bfe.u32 	%r3040, %r3036, 10, 6;
	mul.wide.u32 	%rd965, %r3040, 4;
	add.s64 	%rd966, %rd815, %rd965;
	ld.shared.u32 	%r3041, [%rd966];
	ld.shared.u32 	%r3042, [%rd964];
	or.b32  	%r3043, %r3041, %r3042;
	bfe.u32 	%r3044, %r3036, 18, 6;
	mul.wide.u32 	%rd967, %r3044, 4;
	add.s64 	%rd968, %rd818, %rd967;
	ld.shared.u32 	%r3045, [%rd968];
	or.b32  	%r3046, %r3043, %r3045;
	shr.u32 	%r3047, %r3036, 26;
	mul.wide.u32 	%rd969, %r3047, 4;
	add.s64 	%rd970, %rd821, %rd969;
	ld.shared.u32 	%r3048, [%rd970];
	or.b32  	%r3049, %r3046, %r3048;
	bfe.u32 	%r3050, %r3038, 2, 6;
	mul.wide.u32 	%rd971, %r3050, 4;
	add.s64 	%rd972, %rd824, %rd971;
	ld.shared.u32 	%r3051, [%rd972];
	or.b32  	%r3052, %r3049, %r3051;
	bfe.u32 	%r3053, %r3038, 10, 6;
	mul.wide.u32 	%rd973, %r3053, 4;
	add.s64 	%rd974, %rd827, %rd973;
	ld.shared.u32 	%r3054, [%rd974];
	or.b32  	%r3055, %r3052, %r3054;
	bfe.u32 	%r3056, %r3038, 18, 6;
	mul.wide.u32 	%rd975, %r3056, 4;
	add.s64 	%rd976, %rd830, %rd975;
	ld.shared.u32 	%r3057, [%rd976];
	or.b32  	%r3058, %r3055, %r3057;
	shr.u32 	%r3059, %r3038, 26;
	mul.wide.u32 	%rd977, %r3059, 4;
	add.s64 	%rd978, %rd833, %rd977;
	ld.shared.u32 	%r3060, [%rd978];
	or.b32  	%r3061, %r3058, %r3060;
	xor.b32  	%r3062, %r3061, %r3008;
	xor.b32  	%r3063, %r80, %r3062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3062, 28;
	shr.b32 	%rhs, %r3062, 4;
	add.u32 	%r3064, %lhs, %rhs;
	}
	xor.b32  	%r3065, %r3064, %r81;
	bfe.u32 	%r3066, %r3063, 2, 6;
	mul.wide.u32 	%rd979, %r3066, 4;
	add.s64 	%rd980, %rd812, %rd979;
	bfe.u32 	%r3067, %r3063, 10, 6;
	mul.wide.u32 	%rd981, %r3067, 4;
	add.s64 	%rd982, %rd815, %rd981;
	ld.shared.u32 	%r3068, [%rd982];
	ld.shared.u32 	%r3069, [%rd980];
	or.b32  	%r3070, %r3068, %r3069;
	bfe.u32 	%r3071, %r3063, 18, 6;
	mul.wide.u32 	%rd983, %r3071, 4;
	add.s64 	%rd984, %rd818, %rd983;
	ld.shared.u32 	%r3072, [%rd984];
	or.b32  	%r3073, %r3070, %r3072;
	shr.u32 	%r3074, %r3063, 26;
	mul.wide.u32 	%rd985, %r3074, 4;
	add.s64 	%rd986, %rd821, %rd985;
	ld.shared.u32 	%r3075, [%rd986];
	or.b32  	%r3076, %r3073, %r3075;
	bfe.u32 	%r3077, %r3065, 2, 6;
	mul.wide.u32 	%rd987, %r3077, 4;
	add.s64 	%rd988, %rd824, %rd987;
	ld.shared.u32 	%r3078, [%rd988];
	or.b32  	%r3079, %r3076, %r3078;
	bfe.u32 	%r3080, %r3065, 10, 6;
	mul.wide.u32 	%rd989, %r3080, 4;
	add.s64 	%rd990, %rd827, %rd989;
	ld.shared.u32 	%r3081, [%rd990];
	or.b32  	%r3082, %r3079, %r3081;
	bfe.u32 	%r3083, %r3065, 18, 6;
	mul.wide.u32 	%rd991, %r3083, 4;
	add.s64 	%rd992, %rd830, %rd991;
	ld.shared.u32 	%r3084, [%rd992];
	or.b32  	%r3085, %r3082, %r3084;
	shr.u32 	%r3086, %r3065, 26;
	mul.wide.u32 	%rd993, %r3086, 4;
	add.s64 	%rd994, %rd833, %rd993;
	ld.shared.u32 	%r3087, [%rd994];
	or.b32  	%r3088, %r3085, %r3087;
	xor.b32  	%r3089, %r3088, %r3035;
	xor.b32  	%r3090, %r3089, %r78;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3089, 28;
	shr.b32 	%rhs, %r3089, 4;
	add.u32 	%r3091, %lhs, %rhs;
	}
	xor.b32  	%r3092, %r3091, %r79;
	bfe.u32 	%r3093, %r3090, 2, 6;
	mul.wide.u32 	%rd995, %r3093, 4;
	add.s64 	%rd996, %rd812, %rd995;
	bfe.u32 	%r3094, %r3090, 10, 6;
	mul.wide.u32 	%rd997, %r3094, 4;
	add.s64 	%rd998, %rd815, %rd997;
	ld.shared.u32 	%r3095, [%rd998];
	ld.shared.u32 	%r3096, [%rd996];
	or.b32  	%r3097, %r3095, %r3096;
	bfe.u32 	%r3098, %r3090, 18, 6;
	mul.wide.u32 	%rd999, %r3098, 4;
	add.s64 	%rd1000, %rd818, %rd999;
	ld.shared.u32 	%r3099, [%rd1000];
	or.b32  	%r3100, %r3097, %r3099;
	shr.u32 	%r3101, %r3090, 26;
	mul.wide.u32 	%rd1001, %r3101, 4;
	add.s64 	%rd1002, %rd821, %rd1001;
	ld.shared.u32 	%r3102, [%rd1002];
	or.b32  	%r3103, %r3100, %r3102;
	bfe.u32 	%r3104, %r3092, 2, 6;
	mul.wide.u32 	%rd1003, %r3104, 4;
	add.s64 	%rd1004, %rd824, %rd1003;
	ld.shared.u32 	%r3105, [%rd1004];
	or.b32  	%r3106, %r3103, %r3105;
	bfe.u32 	%r3107, %r3092, 10, 6;
	mul.wide.u32 	%rd1005, %r3107, 4;
	add.s64 	%rd1006, %rd827, %rd1005;
	ld.shared.u32 	%r3108, [%rd1006];
	or.b32  	%r3109, %r3106, %r3108;
	bfe.u32 	%r3110, %r3092, 18, 6;
	mul.wide.u32 	%rd1007, %r3110, 4;
	add.s64 	%rd1008, %rd830, %rd1007;
	ld.shared.u32 	%r3111, [%rd1008];
	or.b32  	%r3112, %r3109, %r3111;
	shr.u32 	%r3113, %r3092, 26;
	mul.wide.u32 	%rd1009, %r3113, 4;
	add.s64 	%rd1010, %rd833, %rd1009;
	ld.shared.u32 	%r3114, [%rd1010];
	or.b32  	%r3115, %r3112, %r3114;
	xor.b32  	%r3116, %r3115, %r3062;
	xor.b32  	%r3117, %r76, %r3116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3116, 28;
	shr.b32 	%rhs, %r3116, 4;
	add.u32 	%r3118, %lhs, %rhs;
	}
	xor.b32  	%r3119, %r3118, %r77;
	bfe.u32 	%r3120, %r3117, 2, 6;
	mul.wide.u32 	%rd1011, %r3120, 4;
	add.s64 	%rd1012, %rd812, %rd1011;
	bfe.u32 	%r3121, %r3117, 10, 6;
	mul.wide.u32 	%rd1013, %r3121, 4;
	add.s64 	%rd1014, %rd815, %rd1013;
	ld.shared.u32 	%r3122, [%rd1014];
	ld.shared.u32 	%r3123, [%rd1012];
	or.b32  	%r3124, %r3122, %r3123;
	bfe.u32 	%r3125, %r3117, 18, 6;
	mul.wide.u32 	%rd1015, %r3125, 4;
	add.s64 	%rd1016, %rd818, %rd1015;
	ld.shared.u32 	%r3126, [%rd1016];
	or.b32  	%r3127, %r3124, %r3126;
	shr.u32 	%r3128, %r3117, 26;
	mul.wide.u32 	%rd1017, %r3128, 4;
	add.s64 	%rd1018, %rd821, %rd1017;
	ld.shared.u32 	%r3129, [%rd1018];
	or.b32  	%r3130, %r3127, %r3129;
	bfe.u32 	%r3131, %r3119, 2, 6;
	mul.wide.u32 	%rd1019, %r3131, 4;
	add.s64 	%rd1020, %rd824, %rd1019;
	ld.shared.u32 	%r3132, [%rd1020];
	or.b32  	%r3133, %r3130, %r3132;
	bfe.u32 	%r3134, %r3119, 10, 6;
	mul.wide.u32 	%rd1021, %r3134, 4;
	add.s64 	%rd1022, %rd827, %rd1021;
	ld.shared.u32 	%r3135, [%rd1022];
	or.b32  	%r3136, %r3133, %r3135;
	bfe.u32 	%r3137, %r3119, 18, 6;
	mul.wide.u32 	%rd1023, %r3137, 4;
	add.s64 	%rd1024, %rd830, %rd1023;
	ld.shared.u32 	%r3138, [%rd1024];
	or.b32  	%r3139, %r3136, %r3138;
	shr.u32 	%r3140, %r3119, 26;
	mul.wide.u32 	%rd1025, %r3140, 4;
	add.s64 	%rd1026, %rd833, %rd1025;
	ld.shared.u32 	%r3141, [%rd1026];
	or.b32  	%r3142, %r3139, %r3141;
	xor.b32  	%r3143, %r3142, %r3089;
	xor.b32  	%r3144, %r3143, %r74;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3143, 28;
	shr.b32 	%rhs, %r3143, 4;
	add.u32 	%r3145, %lhs, %rhs;
	}
	xor.b32  	%r3146, %r3145, %r75;
	bfe.u32 	%r3147, %r3144, 2, 6;
	mul.wide.u32 	%rd1027, %r3147, 4;
	add.s64 	%rd1028, %rd812, %rd1027;
	bfe.u32 	%r3148, %r3144, 10, 6;
	mul.wide.u32 	%rd1029, %r3148, 4;
	add.s64 	%rd1030, %rd815, %rd1029;
	ld.shared.u32 	%r3149, [%rd1030];
	ld.shared.u32 	%r3150, [%rd1028];
	or.b32  	%r3151, %r3149, %r3150;
	bfe.u32 	%r3152, %r3144, 18, 6;
	mul.wide.u32 	%rd1031, %r3152, 4;
	add.s64 	%rd1032, %rd818, %rd1031;
	ld.shared.u32 	%r3153, [%rd1032];
	or.b32  	%r3154, %r3151, %r3153;
	shr.u32 	%r3155, %r3144, 26;
	mul.wide.u32 	%rd1033, %r3155, 4;
	add.s64 	%rd1034, %rd821, %rd1033;
	ld.shared.u32 	%r3156, [%rd1034];
	or.b32  	%r3157, %r3154, %r3156;
	bfe.u32 	%r3158, %r3146, 2, 6;
	mul.wide.u32 	%rd1035, %r3158, 4;
	add.s64 	%rd1036, %rd824, %rd1035;
	ld.shared.u32 	%r3159, [%rd1036];
	or.b32  	%r3160, %r3157, %r3159;
	bfe.u32 	%r3161, %r3146, 10, 6;
	mul.wide.u32 	%rd1037, %r3161, 4;
	add.s64 	%rd1038, %rd827, %rd1037;
	ld.shared.u32 	%r3162, [%rd1038];
	or.b32  	%r3163, %r3160, %r3162;
	bfe.u32 	%r3164, %r3146, 18, 6;
	mul.wide.u32 	%rd1039, %r3164, 4;
	add.s64 	%rd1040, %rd830, %rd1039;
	ld.shared.u32 	%r3165, [%rd1040];
	or.b32  	%r3166, %r3163, %r3165;
	shr.u32 	%r3167, %r3146, 26;
	mul.wide.u32 	%rd1041, %r3167, 4;
	add.s64 	%rd1042, %rd833, %rd1041;
	ld.shared.u32 	%r3168, [%rd1042];
	or.b32  	%r3169, %r3166, %r3168;
	xor.b32  	%r3170, %r3169, %r3116;
	xor.b32  	%r3171, %r72, %r3170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 28;
	shr.b32 	%rhs, %r3170, 4;
	add.u32 	%r3172, %lhs, %rhs;
	}
	xor.b32  	%r3173, %r3172, %r73;
	bfe.u32 	%r3174, %r3171, 2, 6;
	mul.wide.u32 	%rd1043, %r3174, 4;
	add.s64 	%rd1044, %rd812, %rd1043;
	bfe.u32 	%r3175, %r3171, 10, 6;
	mul.wide.u32 	%rd1045, %r3175, 4;
	add.s64 	%rd1046, %rd815, %rd1045;
	ld.shared.u32 	%r3176, [%rd1046];
	ld.shared.u32 	%r3177, [%rd1044];
	or.b32  	%r3178, %r3176, %r3177;
	bfe.u32 	%r3179, %r3171, 18, 6;
	mul.wide.u32 	%rd1047, %r3179, 4;
	add.s64 	%rd1048, %rd818, %rd1047;
	ld.shared.u32 	%r3180, [%rd1048];
	or.b32  	%r3181, %r3178, %r3180;
	shr.u32 	%r3182, %r3171, 26;
	mul.wide.u32 	%rd1049, %r3182, 4;
	add.s64 	%rd1050, %rd821, %rd1049;
	ld.shared.u32 	%r3183, [%rd1050];
	or.b32  	%r3184, %r3181, %r3183;
	bfe.u32 	%r3185, %r3173, 2, 6;
	mul.wide.u32 	%rd1051, %r3185, 4;
	add.s64 	%rd1052, %rd824, %rd1051;
	ld.shared.u32 	%r3186, [%rd1052];
	or.b32  	%r3187, %r3184, %r3186;
	bfe.u32 	%r3188, %r3173, 10, 6;
	mul.wide.u32 	%rd1053, %r3188, 4;
	add.s64 	%rd1054, %rd827, %rd1053;
	ld.shared.u32 	%r3189, [%rd1054];
	or.b32  	%r3190, %r3187, %r3189;
	bfe.u32 	%r3191, %r3173, 18, 6;
	mul.wide.u32 	%rd1055, %r3191, 4;
	add.s64 	%rd1056, %rd830, %rd1055;
	ld.shared.u32 	%r3192, [%rd1056];
	or.b32  	%r3193, %r3190, %r3192;
	shr.u32 	%r3194, %r3173, 26;
	mul.wide.u32 	%rd1057, %r3194, 4;
	add.s64 	%rd1058, %rd833, %rd1057;
	ld.shared.u32 	%r3195, [%rd1058];
	or.b32  	%r3196, %r3193, %r3195;
	xor.b32  	%r3197, %r3196, %r3143;
	xor.b32  	%r3198, %r3197, %r70;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 28;
	shr.b32 	%rhs, %r3197, 4;
	add.u32 	%r3199, %lhs, %rhs;
	}
	xor.b32  	%r3200, %r3199, %r71;
	bfe.u32 	%r3201, %r3198, 2, 6;
	mul.wide.u32 	%rd1059, %r3201, 4;
	add.s64 	%rd1060, %rd812, %rd1059;
	bfe.u32 	%r3202, %r3198, 10, 6;
	mul.wide.u32 	%rd1061, %r3202, 4;
	add.s64 	%rd1062, %rd815, %rd1061;
	ld.shared.u32 	%r3203, [%rd1062];
	ld.shared.u32 	%r3204, [%rd1060];
	or.b32  	%r3205, %r3203, %r3204;
	bfe.u32 	%r3206, %r3198, 18, 6;
	mul.wide.u32 	%rd1063, %r3206, 4;
	add.s64 	%rd1064, %rd818, %rd1063;
	ld.shared.u32 	%r3207, [%rd1064];
	or.b32  	%r3208, %r3205, %r3207;
	shr.u32 	%r3209, %r3198, 26;
	mul.wide.u32 	%rd1065, %r3209, 4;
	add.s64 	%rd1066, %rd821, %rd1065;
	ld.shared.u32 	%r3210, [%rd1066];
	or.b32  	%r3211, %r3208, %r3210;
	bfe.u32 	%r3212, %r3200, 2, 6;
	mul.wide.u32 	%rd1067, %r3212, 4;
	add.s64 	%rd1068, %rd824, %rd1067;
	ld.shared.u32 	%r3213, [%rd1068];
	or.b32  	%r3214, %r3211, %r3213;
	bfe.u32 	%r3215, %r3200, 10, 6;
	mul.wide.u32 	%rd1069, %r3215, 4;
	add.s64 	%rd1070, %rd827, %rd1069;
	ld.shared.u32 	%r3216, [%rd1070];
	or.b32  	%r3217, %r3214, %r3216;
	bfe.u32 	%r3218, %r3200, 18, 6;
	mul.wide.u32 	%rd1071, %r3218, 4;
	add.s64 	%rd1072, %rd830, %rd1071;
	ld.shared.u32 	%r3219, [%rd1072];
	or.b32  	%r3220, %r3217, %r3219;
	shr.u32 	%r3221, %r3200, 26;
	mul.wide.u32 	%rd1073, %r3221, 4;
	add.s64 	%rd1074, %rd833, %rd1073;
	ld.shared.u32 	%r3222, [%rd1074];
	or.b32  	%r3223, %r3220, %r3222;
	xor.b32  	%r3224, %r3223, %r3170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 29;
	shr.b32 	%rhs, %r3197, 3;
	add.u32 	%r3225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3224, 29;
	shr.b32 	%rhs, %r3224, 3;
	add.u32 	%r3226, %lhs, %rhs;
	}
	shr.u32 	%r3227, %r3226, 1;
	xor.b32  	%r3228, %r3227, %r3225;
	and.b32  	%r3229, %r3228, 1431655765;
	xor.b32  	%r3230, %r3229, %r3225;
	shl.b32 	%r3231, %r3229, 1;
	xor.b32  	%r3232, %r3231, %r3226;
	shr.u32 	%r3233, %r3230, 8;
	xor.b32  	%r3234, %r3233, %r3232;
	and.b32  	%r3235, %r3234, 16711935;
	xor.b32  	%r3236, %r3235, %r3232;
	shl.b32 	%r3237, %r3235, 8;
	xor.b32  	%r3238, %r3237, %r3230;
	shr.u32 	%r3239, %r3236, 2;
	xor.b32  	%r3240, %r3239, %r3238;
	and.b32  	%r3241, %r3240, 858993459;
	xor.b32  	%r3242, %r3241, %r3238;
	shl.b32 	%r3243, %r3241, 2;
	xor.b32  	%r3244, %r3243, %r3236;
	shr.u32 	%r3245, %r3242, 16;
	and.b32  	%r3246, %r3244, 65535;
	xor.b32  	%r3247, %r3246, %r3245;
	xor.b32  	%r3248, %r3247, %r3244;
	shl.b32 	%r3249, %r3247, 16;
	xor.b32  	%r3250, %r3249, %r3242;
	shr.u32 	%r3251, %r3248, 4;
	xor.b32  	%r3252, %r3251, %r3250;
	and.b32  	%r3253, %r3252, 252645135;
	xor.b32  	%r3254, %r3253, %r3250;
	shl.b32 	%r3255, %r3253, 4;
	xor.b32  	%r3256, %r3255, %r3248;
	shr.u32 	%r3257, %r3256, 4;
	xor.b32  	%r3258, %r3257, %r3254;
	and.b32  	%r3259, %r3258, 252645135;
	xor.b32  	%r3260, %r3259, %r3254;
	shl.b32 	%r3261, %r3259, 4;
	xor.b32  	%r3262, %r3261, %r3256;
	shr.u32 	%r3263, %r3260, 16;
	and.b32  	%r3264, %r3262, 65535;
	xor.b32  	%r3265, %r3264, %r3263;
	xor.b32  	%r3266, %r3265, %r3262;
	shl.b32 	%r3267, %r3265, 16;
	xor.b32  	%r3268, %r3267, %r3260;
	shr.u32 	%r3269, %r3266, 2;
	xor.b32  	%r3270, %r3269, %r3268;
	and.b32  	%r3271, %r3270, 858993459;
	xor.b32  	%r3272, %r3271, %r3268;
	shl.b32 	%r3273, %r3271, 2;
	xor.b32  	%r3274, %r3273, %r3266;
	shr.u32 	%r3275, %r3272, 8;
	xor.b32  	%r3276, %r3275, %r3274;
	and.b32  	%r3277, %r3276, 16711935;
	xor.b32  	%r3278, %r3277, %r3274;
	shl.b32 	%r3279, %r3277, 8;
	xor.b32  	%r3280, %r3279, %r3272;
	shr.u32 	%r3281, %r3278, 1;
	xor.b32  	%r3282, %r3281, %r3280;
	and.b32  	%r3283, %r3282, 1431655765;
	xor.b32  	%r3284, %r3283, %r3280;
	shl.b32 	%r3285, %r3283, 1;
	xor.b32  	%r3286, %r3285, %r3278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3284, 3;
	shr.b32 	%rhs, %r3284, 29;
	add.u32 	%r3287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3286, 3;
	shr.b32 	%rhs, %r3286, 29;
	add.u32 	%r3288, %lhs, %rhs;
	}
	xor.b32  	%r3289, %r38, %r3287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3287, 28;
	shr.b32 	%rhs, %r3287, 4;
	add.u32 	%r3290, %lhs, %rhs;
	}
	xor.b32  	%r3291, %r3290, %r39;
	bfe.u32 	%r3292, %r3289, 2, 6;
	mul.wide.u32 	%rd1075, %r3292, 4;
	add.s64 	%rd1076, %rd812, %rd1075;
	bfe.u32 	%r3293, %r3289, 10, 6;
	mul.wide.u32 	%rd1077, %r3293, 4;
	add.s64 	%rd1078, %rd815, %rd1077;
	ld.shared.u32 	%r3294, [%rd1078];
	ld.shared.u32 	%r3295, [%rd1076];
	or.b32  	%r3296, %r3294, %r3295;
	bfe.u32 	%r3297, %r3289, 18, 6;
	mul.wide.u32 	%rd1079, %r3297, 4;
	add.s64 	%rd1080, %rd818, %rd1079;
	ld.shared.u32 	%r3298, [%rd1080];
	or.b32  	%r3299, %r3296, %r3298;
	shr.u32 	%r3300, %r3289, 26;
	mul.wide.u32 	%rd1081, %r3300, 4;
	add.s64 	%rd1082, %rd821, %rd1081;
	ld.shared.u32 	%r3301, [%rd1082];
	or.b32  	%r3302, %r3299, %r3301;
	bfe.u32 	%r3303, %r3291, 2, 6;
	mul.wide.u32 	%rd1083, %r3303, 4;
	add.s64 	%rd1084, %rd824, %rd1083;
	ld.shared.u32 	%r3304, [%rd1084];
	or.b32  	%r3305, %r3302, %r3304;
	bfe.u32 	%r3306, %r3291, 10, 6;
	mul.wide.u32 	%rd1085, %r3306, 4;
	add.s64 	%rd1086, %rd827, %rd1085;
	ld.shared.u32 	%r3307, [%rd1086];
	or.b32  	%r3308, %r3305, %r3307;
	bfe.u32 	%r3309, %r3291, 18, 6;
	mul.wide.u32 	%rd1087, %r3309, 4;
	add.s64 	%rd1088, %rd830, %rd1087;
	ld.shared.u32 	%r3310, [%rd1088];
	or.b32  	%r3311, %r3308, %r3310;
	shr.u32 	%r3312, %r3291, 26;
	mul.wide.u32 	%rd1089, %r3312, 4;
	add.s64 	%rd1090, %rd833, %rd1089;
	ld.shared.u32 	%r3313, [%rd1090];
	or.b32  	%r3314, %r3311, %r3313;
	xor.b32  	%r3315, %r3314, %r3288;
	xor.b32  	%r3316, %r3315, %r40;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3315, 28;
	shr.b32 	%rhs, %r3315, 4;
	add.u32 	%r3317, %lhs, %rhs;
	}
	xor.b32  	%r3318, %r3317, %r41;
	bfe.u32 	%r3319, %r3316, 2, 6;
	mul.wide.u32 	%rd1091, %r3319, 4;
	add.s64 	%rd1092, %rd812, %rd1091;
	bfe.u32 	%r3320, %r3316, 10, 6;
	mul.wide.u32 	%rd1093, %r3320, 4;
	add.s64 	%rd1094, %rd815, %rd1093;
	ld.shared.u32 	%r3321, [%rd1094];
	ld.shared.u32 	%r3322, [%rd1092];
	or.b32  	%r3323, %r3321, %r3322;
	bfe.u32 	%r3324, %r3316, 18, 6;
	mul.wide.u32 	%rd1095, %r3324, 4;
	add.s64 	%rd1096, %rd818, %rd1095;
	ld.shared.u32 	%r3325, [%rd1096];
	or.b32  	%r3326, %r3323, %r3325;
	shr.u32 	%r3327, %r3316, 26;
	mul.wide.u32 	%rd1097, %r3327, 4;
	add.s64 	%rd1098, %rd821, %rd1097;
	ld.shared.u32 	%r3328, [%rd1098];
	or.b32  	%r3329, %r3326, %r3328;
	bfe.u32 	%r3330, %r3318, 2, 6;
	mul.wide.u32 	%rd1099, %r3330, 4;
	add.s64 	%rd1100, %rd824, %rd1099;
	ld.shared.u32 	%r3331, [%rd1100];
	or.b32  	%r3332, %r3329, %r3331;
	bfe.u32 	%r3333, %r3318, 10, 6;
	mul.wide.u32 	%rd1101, %r3333, 4;
	add.s64 	%rd1102, %rd827, %rd1101;
	ld.shared.u32 	%r3334, [%rd1102];
	or.b32  	%r3335, %r3332, %r3334;
	bfe.u32 	%r3336, %r3318, 18, 6;
	mul.wide.u32 	%rd1103, %r3336, 4;
	add.s64 	%rd1104, %rd830, %rd1103;
	ld.shared.u32 	%r3337, [%rd1104];
	or.b32  	%r3338, %r3335, %r3337;
	shr.u32 	%r3339, %r3318, 26;
	mul.wide.u32 	%rd1105, %r3339, 4;
	add.s64 	%rd1106, %rd833, %rd1105;
	ld.shared.u32 	%r3340, [%rd1106];
	or.b32  	%r3341, %r3338, %r3340;
	xor.b32  	%r3342, %r3341, %r3287;
	xor.b32  	%r3343, %r42, %r3342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 28;
	shr.b32 	%rhs, %r3342, 4;
	add.u32 	%r3344, %lhs, %rhs;
	}
	xor.b32  	%r3345, %r3344, %r43;
	bfe.u32 	%r3346, %r3343, 2, 6;
	mul.wide.u32 	%rd1107, %r3346, 4;
	add.s64 	%rd1108, %rd812, %rd1107;
	bfe.u32 	%r3347, %r3343, 10, 6;
	mul.wide.u32 	%rd1109, %r3347, 4;
	add.s64 	%rd1110, %rd815, %rd1109;
	ld.shared.u32 	%r3348, [%rd1110];
	ld.shared.u32 	%r3349, [%rd1108];
	or.b32  	%r3350, %r3348, %r3349;
	bfe.u32 	%r3351, %r3343, 18, 6;
	mul.wide.u32 	%rd1111, %r3351, 4;
	add.s64 	%rd1112, %rd818, %rd1111;
	ld.shared.u32 	%r3352, [%rd1112];
	or.b32  	%r3353, %r3350, %r3352;
	shr.u32 	%r3354, %r3343, 26;
	mul.wide.u32 	%rd1113, %r3354, 4;
	add.s64 	%rd1114, %rd821, %rd1113;
	ld.shared.u32 	%r3355, [%rd1114];
	or.b32  	%r3356, %r3353, %r3355;
	bfe.u32 	%r3357, %r3345, 2, 6;
	mul.wide.u32 	%rd1115, %r3357, 4;
	add.s64 	%rd1116, %rd824, %rd1115;
	ld.shared.u32 	%r3358, [%rd1116];
	or.b32  	%r3359, %r3356, %r3358;
	bfe.u32 	%r3360, %r3345, 10, 6;
	mul.wide.u32 	%rd1117, %r3360, 4;
	add.s64 	%rd1118, %rd827, %rd1117;
	ld.shared.u32 	%r3361, [%rd1118];
	or.b32  	%r3362, %r3359, %r3361;
	bfe.u32 	%r3363, %r3345, 18, 6;
	mul.wide.u32 	%rd1119, %r3363, 4;
	add.s64 	%rd1120, %rd830, %rd1119;
	ld.shared.u32 	%r3364, [%rd1120];
	or.b32  	%r3365, %r3362, %r3364;
	shr.u32 	%r3366, %r3345, 26;
	mul.wide.u32 	%rd1121, %r3366, 4;
	add.s64 	%rd1122, %rd833, %rd1121;
	ld.shared.u32 	%r3367, [%rd1122];
	or.b32  	%r3368, %r3365, %r3367;
	xor.b32  	%r3369, %r3368, %r3315;
	xor.b32  	%r3370, %r3369, %r44;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3369, 28;
	shr.b32 	%rhs, %r3369, 4;
	add.u32 	%r3371, %lhs, %rhs;
	}
	xor.b32  	%r3372, %r3371, %r45;
	bfe.u32 	%r3373, %r3370, 2, 6;
	mul.wide.u32 	%rd1123, %r3373, 4;
	add.s64 	%rd1124, %rd812, %rd1123;
	bfe.u32 	%r3374, %r3370, 10, 6;
	mul.wide.u32 	%rd1125, %r3374, 4;
	add.s64 	%rd1126, %rd815, %rd1125;
	ld.shared.u32 	%r3375, [%rd1126];
	ld.shared.u32 	%r3376, [%rd1124];
	or.b32  	%r3377, %r3375, %r3376;
	bfe.u32 	%r3378, %r3370, 18, 6;
	mul.wide.u32 	%rd1127, %r3378, 4;
	add.s64 	%rd1128, %rd818, %rd1127;
	ld.shared.u32 	%r3379, [%rd1128];
	or.b32  	%r3380, %r3377, %r3379;
	shr.u32 	%r3381, %r3370, 26;
	mul.wide.u32 	%rd1129, %r3381, 4;
	add.s64 	%rd1130, %rd821, %rd1129;
	ld.shared.u32 	%r3382, [%rd1130];
	or.b32  	%r3383, %r3380, %r3382;
	bfe.u32 	%r3384, %r3372, 2, 6;
	mul.wide.u32 	%rd1131, %r3384, 4;
	add.s64 	%rd1132, %rd824, %rd1131;
	ld.shared.u32 	%r3385, [%rd1132];
	or.b32  	%r3386, %r3383, %r3385;
	bfe.u32 	%r3387, %r3372, 10, 6;
	mul.wide.u32 	%rd1133, %r3387, 4;
	add.s64 	%rd1134, %rd827, %rd1133;
	ld.shared.u32 	%r3388, [%rd1134];
	or.b32  	%r3389, %r3386, %r3388;
	bfe.u32 	%r3390, %r3372, 18, 6;
	mul.wide.u32 	%rd1135, %r3390, 4;
	add.s64 	%rd1136, %rd830, %rd1135;
	ld.shared.u32 	%r3391, [%rd1136];
	or.b32  	%r3392, %r3389, %r3391;
	shr.u32 	%r3393, %r3372, 26;
	mul.wide.u32 	%rd1137, %r3393, 4;
	add.s64 	%rd1138, %rd833, %rd1137;
	ld.shared.u32 	%r3394, [%rd1138];
	or.b32  	%r3395, %r3392, %r3394;
	xor.b32  	%r3396, %r3395, %r3342;
	xor.b32  	%r3397, %r46, %r3396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3396, 28;
	shr.b32 	%rhs, %r3396, 4;
	add.u32 	%r3398, %lhs, %rhs;
	}
	xor.b32  	%r3399, %r3398, %r47;
	bfe.u32 	%r3400, %r3397, 2, 6;
	mul.wide.u32 	%rd1139, %r3400, 4;
	add.s64 	%rd1140, %rd812, %rd1139;
	bfe.u32 	%r3401, %r3397, 10, 6;
	mul.wide.u32 	%rd1141, %r3401, 4;
	add.s64 	%rd1142, %rd815, %rd1141;
	ld.shared.u32 	%r3402, [%rd1142];
	ld.shared.u32 	%r3403, [%rd1140];
	or.b32  	%r3404, %r3402, %r3403;
	bfe.u32 	%r3405, %r3397, 18, 6;
	mul.wide.u32 	%rd1143, %r3405, 4;
	add.s64 	%rd1144, %rd818, %rd1143;
	ld.shared.u32 	%r3406, [%rd1144];
	or.b32  	%r3407, %r3404, %r3406;
	shr.u32 	%r3408, %r3397, 26;
	mul.wide.u32 	%rd1145, %r3408, 4;
	add.s64 	%rd1146, %rd821, %rd1145;
	ld.shared.u32 	%r3409, [%rd1146];
	or.b32  	%r3410, %r3407, %r3409;
	bfe.u32 	%r3411, %r3399, 2, 6;
	mul.wide.u32 	%rd1147, %r3411, 4;
	add.s64 	%rd1148, %rd824, %rd1147;
	ld.shared.u32 	%r3412, [%rd1148];
	or.b32  	%r3413, %r3410, %r3412;
	bfe.u32 	%r3414, %r3399, 10, 6;
	mul.wide.u32 	%rd1149, %r3414, 4;
	add.s64 	%rd1150, %rd827, %rd1149;
	ld.shared.u32 	%r3415, [%rd1150];
	or.b32  	%r3416, %r3413, %r3415;
	bfe.u32 	%r3417, %r3399, 18, 6;
	mul.wide.u32 	%rd1151, %r3417, 4;
	add.s64 	%rd1152, %rd830, %rd1151;
	ld.shared.u32 	%r3418, [%rd1152];
	or.b32  	%r3419, %r3416, %r3418;
	shr.u32 	%r3420, %r3399, 26;
	mul.wide.u32 	%rd1153, %r3420, 4;
	add.s64 	%rd1154, %rd833, %rd1153;
	ld.shared.u32 	%r3421, [%rd1154];
	or.b32  	%r3422, %r3419, %r3421;
	xor.b32  	%r3423, %r3422, %r3369;
	xor.b32  	%r3424, %r3423, %r48;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3423, 28;
	shr.b32 	%rhs, %r3423, 4;
	add.u32 	%r3425, %lhs, %rhs;
	}
	xor.b32  	%r3426, %r3425, %r49;
	bfe.u32 	%r3427, %r3424, 2, 6;
	mul.wide.u32 	%rd1155, %r3427, 4;
	add.s64 	%rd1156, %rd812, %rd1155;
	bfe.u32 	%r3428, %r3424, 10, 6;
	mul.wide.u32 	%rd1157, %r3428, 4;
	add.s64 	%rd1158, %rd815, %rd1157;
	ld.shared.u32 	%r3429, [%rd1158];
	ld.shared.u32 	%r3430, [%rd1156];
	or.b32  	%r3431, %r3429, %r3430;
	bfe.u32 	%r3432, %r3424, 18, 6;
	mul.wide.u32 	%rd1159, %r3432, 4;
	add.s64 	%rd1160, %rd818, %rd1159;
	ld.shared.u32 	%r3433, [%rd1160];
	or.b32  	%r3434, %r3431, %r3433;
	shr.u32 	%r3435, %r3424, 26;
	mul.wide.u32 	%rd1161, %r3435, 4;
	add.s64 	%rd1162, %rd821, %rd1161;
	ld.shared.u32 	%r3436, [%rd1162];
	or.b32  	%r3437, %r3434, %r3436;
	bfe.u32 	%r3438, %r3426, 2, 6;
	mul.wide.u32 	%rd1163, %r3438, 4;
	add.s64 	%rd1164, %rd824, %rd1163;
	ld.shared.u32 	%r3439, [%rd1164];
	or.b32  	%r3440, %r3437, %r3439;
	bfe.u32 	%r3441, %r3426, 10, 6;
	mul.wide.u32 	%rd1165, %r3441, 4;
	add.s64 	%rd1166, %rd827, %rd1165;
	ld.shared.u32 	%r3442, [%rd1166];
	or.b32  	%r3443, %r3440, %r3442;
	bfe.u32 	%r3444, %r3426, 18, 6;
	mul.wide.u32 	%rd1167, %r3444, 4;
	add.s64 	%rd1168, %rd830, %rd1167;
	ld.shared.u32 	%r3445, [%rd1168];
	or.b32  	%r3446, %r3443, %r3445;
	shr.u32 	%r3447, %r3426, 26;
	mul.wide.u32 	%rd1169, %r3447, 4;
	add.s64 	%rd1170, %rd833, %rd1169;
	ld.shared.u32 	%r3448, [%rd1170];
	or.b32  	%r3449, %r3446, %r3448;
	xor.b32  	%r3450, %r3449, %r3396;
	xor.b32  	%r3451, %r50, %r3450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 28;
	shr.b32 	%rhs, %r3450, 4;
	add.u32 	%r3452, %lhs, %rhs;
	}
	xor.b32  	%r3453, %r3452, %r51;
	bfe.u32 	%r3454, %r3451, 2, 6;
	mul.wide.u32 	%rd1171, %r3454, 4;
	add.s64 	%rd1172, %rd812, %rd1171;
	bfe.u32 	%r3455, %r3451, 10, 6;
	mul.wide.u32 	%rd1173, %r3455, 4;
	add.s64 	%rd1174, %rd815, %rd1173;
	ld.shared.u32 	%r3456, [%rd1174];
	ld.shared.u32 	%r3457, [%rd1172];
	or.b32  	%r3458, %r3456, %r3457;
	bfe.u32 	%r3459, %r3451, 18, 6;
	mul.wide.u32 	%rd1175, %r3459, 4;
	add.s64 	%rd1176, %rd818, %rd1175;
	ld.shared.u32 	%r3460, [%rd1176];
	or.b32  	%r3461, %r3458, %r3460;
	shr.u32 	%r3462, %r3451, 26;
	mul.wide.u32 	%rd1177, %r3462, 4;
	add.s64 	%rd1178, %rd821, %rd1177;
	ld.shared.u32 	%r3463, [%rd1178];
	or.b32  	%r3464, %r3461, %r3463;
	bfe.u32 	%r3465, %r3453, 2, 6;
	mul.wide.u32 	%rd1179, %r3465, 4;
	add.s64 	%rd1180, %rd824, %rd1179;
	ld.shared.u32 	%r3466, [%rd1180];
	or.b32  	%r3467, %r3464, %r3466;
	bfe.u32 	%r3468, %r3453, 10, 6;
	mul.wide.u32 	%rd1181, %r3468, 4;
	add.s64 	%rd1182, %rd827, %rd1181;
	ld.shared.u32 	%r3469, [%rd1182];
	or.b32  	%r3470, %r3467, %r3469;
	bfe.u32 	%r3471, %r3453, 18, 6;
	mul.wide.u32 	%rd1183, %r3471, 4;
	add.s64 	%rd1184, %rd830, %rd1183;
	ld.shared.u32 	%r3472, [%rd1184];
	or.b32  	%r3473, %r3470, %r3472;
	shr.u32 	%r3474, %r3453, 26;
	mul.wide.u32 	%rd1185, %r3474, 4;
	add.s64 	%rd1186, %rd833, %rd1185;
	ld.shared.u32 	%r3475, [%rd1186];
	or.b32  	%r3476, %r3473, %r3475;
	xor.b32  	%r3477, %r3476, %r3423;
	xor.b32  	%r3478, %r3477, %r52;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3477, 28;
	shr.b32 	%rhs, %r3477, 4;
	add.u32 	%r3479, %lhs, %rhs;
	}
	xor.b32  	%r3480, %r3479, %r53;
	bfe.u32 	%r3481, %r3478, 2, 6;
	mul.wide.u32 	%rd1187, %r3481, 4;
	add.s64 	%rd1188, %rd812, %rd1187;
	bfe.u32 	%r3482, %r3478, 10, 6;
	mul.wide.u32 	%rd1189, %r3482, 4;
	add.s64 	%rd1190, %rd815, %rd1189;
	ld.shared.u32 	%r3483, [%rd1190];
	ld.shared.u32 	%r3484, [%rd1188];
	or.b32  	%r3485, %r3483, %r3484;
	bfe.u32 	%r3486, %r3478, 18, 6;
	mul.wide.u32 	%rd1191, %r3486, 4;
	add.s64 	%rd1192, %rd818, %rd1191;
	ld.shared.u32 	%r3487, [%rd1192];
	or.b32  	%r3488, %r3485, %r3487;
	shr.u32 	%r3489, %r3478, 26;
	mul.wide.u32 	%rd1193, %r3489, 4;
	add.s64 	%rd1194, %rd821, %rd1193;
	ld.shared.u32 	%r3490, [%rd1194];
	or.b32  	%r3491, %r3488, %r3490;
	bfe.u32 	%r3492, %r3480, 2, 6;
	mul.wide.u32 	%rd1195, %r3492, 4;
	add.s64 	%rd1196, %rd824, %rd1195;
	ld.shared.u32 	%r3493, [%rd1196];
	or.b32  	%r3494, %r3491, %r3493;
	bfe.u32 	%r3495, %r3480, 10, 6;
	mul.wide.u32 	%rd1197, %r3495, 4;
	add.s64 	%rd1198, %rd827, %rd1197;
	ld.shared.u32 	%r3496, [%rd1198];
	or.b32  	%r3497, %r3494, %r3496;
	bfe.u32 	%r3498, %r3480, 18, 6;
	mul.wide.u32 	%rd1199, %r3498, 4;
	add.s64 	%rd1200, %rd830, %rd1199;
	ld.shared.u32 	%r3499, [%rd1200];
	or.b32  	%r3500, %r3497, %r3499;
	shr.u32 	%r3501, %r3480, 26;
	mul.wide.u32 	%rd1201, %r3501, 4;
	add.s64 	%rd1202, %rd833, %rd1201;
	ld.shared.u32 	%r3502, [%rd1202];
	or.b32  	%r3503, %r3500, %r3502;
	xor.b32  	%r3504, %r3503, %r3450;
	xor.b32  	%r3505, %r54, %r3504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 28;
	shr.b32 	%rhs, %r3504, 4;
	add.u32 	%r3506, %lhs, %rhs;
	}
	xor.b32  	%r3507, %r3506, %r55;
	bfe.u32 	%r3508, %r3505, 2, 6;
	mul.wide.u32 	%rd1203, %r3508, 4;
	add.s64 	%rd1204, %rd812, %rd1203;
	bfe.u32 	%r3509, %r3505, 10, 6;
	mul.wide.u32 	%rd1205, %r3509, 4;
	add.s64 	%rd1206, %rd815, %rd1205;
	ld.shared.u32 	%r3510, [%rd1206];
	ld.shared.u32 	%r3511, [%rd1204];
	or.b32  	%r3512, %r3510, %r3511;
	bfe.u32 	%r3513, %r3505, 18, 6;
	mul.wide.u32 	%rd1207, %r3513, 4;
	add.s64 	%rd1208, %rd818, %rd1207;
	ld.shared.u32 	%r3514, [%rd1208];
	or.b32  	%r3515, %r3512, %r3514;
	shr.u32 	%r3516, %r3505, 26;
	mul.wide.u32 	%rd1209, %r3516, 4;
	add.s64 	%rd1210, %rd821, %rd1209;
	ld.shared.u32 	%r3517, [%rd1210];
	or.b32  	%r3518, %r3515, %r3517;
	bfe.u32 	%r3519, %r3507, 2, 6;
	mul.wide.u32 	%rd1211, %r3519, 4;
	add.s64 	%rd1212, %rd824, %rd1211;
	ld.shared.u32 	%r3520, [%rd1212];
	or.b32  	%r3521, %r3518, %r3520;
	bfe.u32 	%r3522, %r3507, 10, 6;
	mul.wide.u32 	%rd1213, %r3522, 4;
	add.s64 	%rd1214, %rd827, %rd1213;
	ld.shared.u32 	%r3523, [%rd1214];
	or.b32  	%r3524, %r3521, %r3523;
	bfe.u32 	%r3525, %r3507, 18, 6;
	mul.wide.u32 	%rd1215, %r3525, 4;
	add.s64 	%rd1216, %rd830, %rd1215;
	ld.shared.u32 	%r3526, [%rd1216];
	or.b32  	%r3527, %r3524, %r3526;
	shr.u32 	%r3528, %r3507, 26;
	mul.wide.u32 	%rd1217, %r3528, 4;
	add.s64 	%rd1218, %rd833, %rd1217;
	ld.shared.u32 	%r3529, [%rd1218];
	or.b32  	%r3530, %r3527, %r3529;
	xor.b32  	%r3531, %r3530, %r3477;
	xor.b32  	%r3532, %r3531, %r56;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3531, 28;
	shr.b32 	%rhs, %r3531, 4;
	add.u32 	%r3533, %lhs, %rhs;
	}
	xor.b32  	%r3534, %r3533, %r57;
	bfe.u32 	%r3535, %r3532, 2, 6;
	mul.wide.u32 	%rd1219, %r3535, 4;
	add.s64 	%rd1220, %rd812, %rd1219;
	bfe.u32 	%r3536, %r3532, 10, 6;
	mul.wide.u32 	%rd1221, %r3536, 4;
	add.s64 	%rd1222, %rd815, %rd1221;
	ld.shared.u32 	%r3537, [%rd1222];
	ld.shared.u32 	%r3538, [%rd1220];
	or.b32  	%r3539, %r3537, %r3538;
	bfe.u32 	%r3540, %r3532, 18, 6;
	mul.wide.u32 	%rd1223, %r3540, 4;
	add.s64 	%rd1224, %rd818, %rd1223;
	ld.shared.u32 	%r3541, [%rd1224];
	or.b32  	%r3542, %r3539, %r3541;
	shr.u32 	%r3543, %r3532, 26;
	mul.wide.u32 	%rd1225, %r3543, 4;
	add.s64 	%rd1226, %rd821, %rd1225;
	ld.shared.u32 	%r3544, [%rd1226];
	or.b32  	%r3545, %r3542, %r3544;
	bfe.u32 	%r3546, %r3534, 2, 6;
	mul.wide.u32 	%rd1227, %r3546, 4;
	add.s64 	%rd1228, %rd824, %rd1227;
	ld.shared.u32 	%r3547, [%rd1228];
	or.b32  	%r3548, %r3545, %r3547;
	bfe.u32 	%r3549, %r3534, 10, 6;
	mul.wide.u32 	%rd1229, %r3549, 4;
	add.s64 	%rd1230, %rd827, %rd1229;
	ld.shared.u32 	%r3550, [%rd1230];
	or.b32  	%r3551, %r3548, %r3550;
	bfe.u32 	%r3552, %r3534, 18, 6;
	mul.wide.u32 	%rd1231, %r3552, 4;
	add.s64 	%rd1232, %rd830, %rd1231;
	ld.shared.u32 	%r3553, [%rd1232];
	or.b32  	%r3554, %r3551, %r3553;
	shr.u32 	%r3555, %r3534, 26;
	mul.wide.u32 	%rd1233, %r3555, 4;
	add.s64 	%rd1234, %rd833, %rd1233;
	ld.shared.u32 	%r3556, [%rd1234];
	or.b32  	%r3557, %r3554, %r3556;
	xor.b32  	%r3558, %r3557, %r3504;
	xor.b32  	%r3559, %r58, %r3558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3558, 28;
	shr.b32 	%rhs, %r3558, 4;
	add.u32 	%r3560, %lhs, %rhs;
	}
	xor.b32  	%r3561, %r3560, %r59;
	bfe.u32 	%r3562, %r3559, 2, 6;
	mul.wide.u32 	%rd1235, %r3562, 4;
	add.s64 	%rd1236, %rd812, %rd1235;
	bfe.u32 	%r3563, %r3559, 10, 6;
	mul.wide.u32 	%rd1237, %r3563, 4;
	add.s64 	%rd1238, %rd815, %rd1237;
	ld.shared.u32 	%r3564, [%rd1238];
	ld.shared.u32 	%r3565, [%rd1236];
	or.b32  	%r3566, %r3564, %r3565;
	bfe.u32 	%r3567, %r3559, 18, 6;
	mul.wide.u32 	%rd1239, %r3567, 4;
	add.s64 	%rd1240, %rd818, %rd1239;
	ld.shared.u32 	%r3568, [%rd1240];
	or.b32  	%r3569, %r3566, %r3568;
	shr.u32 	%r3570, %r3559, 26;
	mul.wide.u32 	%rd1241, %r3570, 4;
	add.s64 	%rd1242, %rd821, %rd1241;
	ld.shared.u32 	%r3571, [%rd1242];
	or.b32  	%r3572, %r3569, %r3571;
	bfe.u32 	%r3573, %r3561, 2, 6;
	mul.wide.u32 	%rd1243, %r3573, 4;
	add.s64 	%rd1244, %rd824, %rd1243;
	ld.shared.u32 	%r3574, [%rd1244];
	or.b32  	%r3575, %r3572, %r3574;
	bfe.u32 	%r3576, %r3561, 10, 6;
	mul.wide.u32 	%rd1245, %r3576, 4;
	add.s64 	%rd1246, %rd827, %rd1245;
	ld.shared.u32 	%r3577, [%rd1246];
	or.b32  	%r3578, %r3575, %r3577;
	bfe.u32 	%r3579, %r3561, 18, 6;
	mul.wide.u32 	%rd1247, %r3579, 4;
	add.s64 	%rd1248, %rd830, %rd1247;
	ld.shared.u32 	%r3580, [%rd1248];
	or.b32  	%r3581, %r3578, %r3580;
	shr.u32 	%r3582, %r3561, 26;
	mul.wide.u32 	%rd1249, %r3582, 4;
	add.s64 	%rd1250, %rd833, %rd1249;
	ld.shared.u32 	%r3583, [%rd1250];
	or.b32  	%r3584, %r3581, %r3583;
	xor.b32  	%r3585, %r3584, %r3531;
	xor.b32  	%r3586, %r3585, %r60;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3585, 28;
	shr.b32 	%rhs, %r3585, 4;
	add.u32 	%r3587, %lhs, %rhs;
	}
	xor.b32  	%r3588, %r3587, %r61;
	bfe.u32 	%r3589, %r3586, 2, 6;
	mul.wide.u32 	%rd1251, %r3589, 4;
	add.s64 	%rd1252, %rd812, %rd1251;
	bfe.u32 	%r3590, %r3586, 10, 6;
	mul.wide.u32 	%rd1253, %r3590, 4;
	add.s64 	%rd1254, %rd815, %rd1253;
	ld.shared.u32 	%r3591, [%rd1254];
	ld.shared.u32 	%r3592, [%rd1252];
	or.b32  	%r3593, %r3591, %r3592;
	bfe.u32 	%r3594, %r3586, 18, 6;
	mul.wide.u32 	%rd1255, %r3594, 4;
	add.s64 	%rd1256, %rd818, %rd1255;
	ld.shared.u32 	%r3595, [%rd1256];
	or.b32  	%r3596, %r3593, %r3595;
	shr.u32 	%r3597, %r3586, 26;
	mul.wide.u32 	%rd1257, %r3597, 4;
	add.s64 	%rd1258, %rd821, %rd1257;
	ld.shared.u32 	%r3598, [%rd1258];
	or.b32  	%r3599, %r3596, %r3598;
	bfe.u32 	%r3600, %r3588, 2, 6;
	mul.wide.u32 	%rd1259, %r3600, 4;
	add.s64 	%rd1260, %rd824, %rd1259;
	ld.shared.u32 	%r3601, [%rd1260];
	or.b32  	%r3602, %r3599, %r3601;
	bfe.u32 	%r3603, %r3588, 10, 6;
	mul.wide.u32 	%rd1261, %r3603, 4;
	add.s64 	%rd1262, %rd827, %rd1261;
	ld.shared.u32 	%r3604, [%rd1262];
	or.b32  	%r3605, %r3602, %r3604;
	bfe.u32 	%r3606, %r3588, 18, 6;
	mul.wide.u32 	%rd1263, %r3606, 4;
	add.s64 	%rd1264, %rd830, %rd1263;
	ld.shared.u32 	%r3607, [%rd1264];
	or.b32  	%r3608, %r3605, %r3607;
	shr.u32 	%r3609, %r3588, 26;
	mul.wide.u32 	%rd1265, %r3609, 4;
	add.s64 	%rd1266, %rd833, %rd1265;
	ld.shared.u32 	%r3610, [%rd1266];
	or.b32  	%r3611, %r3608, %r3610;
	xor.b32  	%r3612, %r3611, %r3558;
	xor.b32  	%r3613, %r62, %r3612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 28;
	shr.b32 	%rhs, %r3612, 4;
	add.u32 	%r3614, %lhs, %rhs;
	}
	xor.b32  	%r3615, %r3614, %r63;
	bfe.u32 	%r3616, %r3613, 2, 6;
	mul.wide.u32 	%rd1267, %r3616, 4;
	add.s64 	%rd1268, %rd812, %rd1267;
	bfe.u32 	%r3617, %r3613, 10, 6;
	mul.wide.u32 	%rd1269, %r3617, 4;
	add.s64 	%rd1270, %rd815, %rd1269;
	ld.shared.u32 	%r3618, [%rd1270];
	ld.shared.u32 	%r3619, [%rd1268];
	or.b32  	%r3620, %r3618, %r3619;
	bfe.u32 	%r3621, %r3613, 18, 6;
	mul.wide.u32 	%rd1271, %r3621, 4;
	add.s64 	%rd1272, %rd818, %rd1271;
	ld.shared.u32 	%r3622, [%rd1272];
	or.b32  	%r3623, %r3620, %r3622;
	shr.u32 	%r3624, %r3613, 26;
	mul.wide.u32 	%rd1273, %r3624, 4;
	add.s64 	%rd1274, %rd821, %rd1273;
	ld.shared.u32 	%r3625, [%rd1274];
	or.b32  	%r3626, %r3623, %r3625;
	bfe.u32 	%r3627, %r3615, 2, 6;
	mul.wide.u32 	%rd1275, %r3627, 4;
	add.s64 	%rd1276, %rd824, %rd1275;
	ld.shared.u32 	%r3628, [%rd1276];
	or.b32  	%r3629, %r3626, %r3628;
	bfe.u32 	%r3630, %r3615, 10, 6;
	mul.wide.u32 	%rd1277, %r3630, 4;
	add.s64 	%rd1278, %rd827, %rd1277;
	ld.shared.u32 	%r3631, [%rd1278];
	or.b32  	%r3632, %r3629, %r3631;
	bfe.u32 	%r3633, %r3615, 18, 6;
	mul.wide.u32 	%rd1279, %r3633, 4;
	add.s64 	%rd1280, %rd830, %rd1279;
	ld.shared.u32 	%r3634, [%rd1280];
	or.b32  	%r3635, %r3632, %r3634;
	shr.u32 	%r3636, %r3615, 26;
	mul.wide.u32 	%rd1281, %r3636, 4;
	add.s64 	%rd1282, %rd833, %rd1281;
	ld.shared.u32 	%r3637, [%rd1282];
	or.b32  	%r3638, %r3635, %r3637;
	xor.b32  	%r3639, %r3638, %r3585;
	xor.b32  	%r3640, %r3639, %r64;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3639, 28;
	shr.b32 	%rhs, %r3639, 4;
	add.u32 	%r3641, %lhs, %rhs;
	}
	xor.b32  	%r3642, %r3641, %r65;
	bfe.u32 	%r3643, %r3640, 2, 6;
	mul.wide.u32 	%rd1283, %r3643, 4;
	add.s64 	%rd1284, %rd812, %rd1283;
	bfe.u32 	%r3644, %r3640, 10, 6;
	mul.wide.u32 	%rd1285, %r3644, 4;
	add.s64 	%rd1286, %rd815, %rd1285;
	ld.shared.u32 	%r3645, [%rd1286];
	ld.shared.u32 	%r3646, [%rd1284];
	or.b32  	%r3647, %r3645, %r3646;
	bfe.u32 	%r3648, %r3640, 18, 6;
	mul.wide.u32 	%rd1287, %r3648, 4;
	add.s64 	%rd1288, %rd818, %rd1287;
	ld.shared.u32 	%r3649, [%rd1288];
	or.b32  	%r3650, %r3647, %r3649;
	shr.u32 	%r3651, %r3640, 26;
	mul.wide.u32 	%rd1289, %r3651, 4;
	add.s64 	%rd1290, %rd821, %rd1289;
	ld.shared.u32 	%r3652, [%rd1290];
	or.b32  	%r3653, %r3650, %r3652;
	bfe.u32 	%r3654, %r3642, 2, 6;
	mul.wide.u32 	%rd1291, %r3654, 4;
	add.s64 	%rd1292, %rd824, %rd1291;
	ld.shared.u32 	%r3655, [%rd1292];
	or.b32  	%r3656, %r3653, %r3655;
	bfe.u32 	%r3657, %r3642, 10, 6;
	mul.wide.u32 	%rd1293, %r3657, 4;
	add.s64 	%rd1294, %rd827, %rd1293;
	ld.shared.u32 	%r3658, [%rd1294];
	or.b32  	%r3659, %r3656, %r3658;
	bfe.u32 	%r3660, %r3642, 18, 6;
	mul.wide.u32 	%rd1295, %r3660, 4;
	add.s64 	%rd1296, %rd830, %rd1295;
	ld.shared.u32 	%r3661, [%rd1296];
	or.b32  	%r3662, %r3659, %r3661;
	shr.u32 	%r3663, %r3642, 26;
	mul.wide.u32 	%rd1297, %r3663, 4;
	add.s64 	%rd1298, %rd833, %rd1297;
	ld.shared.u32 	%r3664, [%rd1298];
	or.b32  	%r3665, %r3662, %r3664;
	xor.b32  	%r3666, %r3665, %r3612;
	xor.b32  	%r3667, %r66, %r3666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 28;
	shr.b32 	%rhs, %r3666, 4;
	add.u32 	%r3668, %lhs, %rhs;
	}
	xor.b32  	%r3669, %r3668, %r67;
	bfe.u32 	%r3670, %r3667, 2, 6;
	mul.wide.u32 	%rd1299, %r3670, 4;
	add.s64 	%rd1300, %rd812, %rd1299;
	bfe.u32 	%r3671, %r3667, 10, 6;
	mul.wide.u32 	%rd1301, %r3671, 4;
	add.s64 	%rd1302, %rd815, %rd1301;
	ld.shared.u32 	%r3672, [%rd1302];
	ld.shared.u32 	%r3673, [%rd1300];
	or.b32  	%r3674, %r3672, %r3673;
	bfe.u32 	%r3675, %r3667, 18, 6;
	mul.wide.u32 	%rd1303, %r3675, 4;
	add.s64 	%rd1304, %rd818, %rd1303;
	ld.shared.u32 	%r3676, [%rd1304];
	or.b32  	%r3677, %r3674, %r3676;
	shr.u32 	%r3678, %r3667, 26;
	mul.wide.u32 	%rd1305, %r3678, 4;
	add.s64 	%rd1306, %rd821, %rd1305;
	ld.shared.u32 	%r3679, [%rd1306];
	or.b32  	%r3680, %r3677, %r3679;
	bfe.u32 	%r3681, %r3669, 2, 6;
	mul.wide.u32 	%rd1307, %r3681, 4;
	add.s64 	%rd1308, %rd824, %rd1307;
	ld.shared.u32 	%r3682, [%rd1308];
	or.b32  	%r3683, %r3680, %r3682;
	bfe.u32 	%r3684, %r3669, 10, 6;
	mul.wide.u32 	%rd1309, %r3684, 4;
	add.s64 	%rd1310, %rd827, %rd1309;
	ld.shared.u32 	%r3685, [%rd1310];
	or.b32  	%r3686, %r3683, %r3685;
	bfe.u32 	%r3687, %r3669, 18, 6;
	mul.wide.u32 	%rd1311, %r3687, 4;
	add.s64 	%rd1312, %rd830, %rd1311;
	ld.shared.u32 	%r3688, [%rd1312];
	or.b32  	%r3689, %r3686, %r3688;
	shr.u32 	%r3690, %r3669, 26;
	mul.wide.u32 	%rd1313, %r3690, 4;
	add.s64 	%rd1314, %rd833, %rd1313;
	ld.shared.u32 	%r3691, [%rd1314];
	or.b32  	%r3692, %r3689, %r3691;
	xor.b32  	%r3693, %r3692, %r3639;
	xor.b32  	%r3694, %r3693, %r68;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3693, 28;
	shr.b32 	%rhs, %r3693, 4;
	add.u32 	%r3695, %lhs, %rhs;
	}
	xor.b32  	%r3696, %r3695, %r69;
	bfe.u32 	%r3697, %r3694, 2, 6;
	mul.wide.u32 	%rd1315, %r3697, 4;
	add.s64 	%rd1316, %rd812, %rd1315;
	bfe.u32 	%r3698, %r3694, 10, 6;
	mul.wide.u32 	%rd1317, %r3698, 4;
	add.s64 	%rd1318, %rd815, %rd1317;
	ld.shared.u32 	%r3699, [%rd1318];
	ld.shared.u32 	%r3700, [%rd1316];
	or.b32  	%r3701, %r3699, %r3700;
	bfe.u32 	%r3702, %r3694, 18, 6;
	mul.wide.u32 	%rd1319, %r3702, 4;
	add.s64 	%rd1320, %rd818, %rd1319;
	ld.shared.u32 	%r3703, [%rd1320];
	or.b32  	%r3704, %r3701, %r3703;
	shr.u32 	%r3705, %r3694, 26;
	mul.wide.u32 	%rd1321, %r3705, 4;
	add.s64 	%rd1322, %rd821, %rd1321;
	ld.shared.u32 	%r3706, [%rd1322];
	or.b32  	%r3707, %r3704, %r3706;
	bfe.u32 	%r3708, %r3696, 2, 6;
	mul.wide.u32 	%rd1323, %r3708, 4;
	add.s64 	%rd1324, %rd824, %rd1323;
	ld.shared.u32 	%r3709, [%rd1324];
	or.b32  	%r3710, %r3707, %r3709;
	bfe.u32 	%r3711, %r3696, 10, 6;
	mul.wide.u32 	%rd1325, %r3711, 4;
	add.s64 	%rd1326, %rd827, %rd1325;
	ld.shared.u32 	%r3712, [%rd1326];
	or.b32  	%r3713, %r3710, %r3712;
	bfe.u32 	%r3714, %r3696, 18, 6;
	mul.wide.u32 	%rd1327, %r3714, 4;
	add.s64 	%rd1328, %rd830, %rd1327;
	ld.shared.u32 	%r3715, [%rd1328];
	or.b32  	%r3716, %r3713, %r3715;
	shr.u32 	%r3717, %r3696, 26;
	mul.wide.u32 	%rd1329, %r3717, 4;
	add.s64 	%rd1330, %rd833, %rd1329;
	ld.shared.u32 	%r3718, [%rd1330];
	or.b32  	%r3719, %r3716, %r3718;
	xor.b32  	%r3720, %r3719, %r3666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3693, 29;
	shr.b32 	%rhs, %r3693, 3;
	add.u32 	%r3721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3720, 29;
	shr.b32 	%rhs, %r3720, 3;
	add.u32 	%r3722, %lhs, %rhs;
	}
	shr.u32 	%r3723, %r3722, 1;
	xor.b32  	%r3724, %r3723, %r3721;
	and.b32  	%r3725, %r3724, 1431655765;
	xor.b32  	%r3726, %r3725, %r3721;
	shl.b32 	%r3727, %r3725, 1;
	xor.b32  	%r3728, %r3727, %r3722;
	shr.u32 	%r3729, %r3726, 8;
	xor.b32  	%r3730, %r3729, %r3728;
	and.b32  	%r3731, %r3730, 16711935;
	xor.b32  	%r3732, %r3731, %r3728;
	shl.b32 	%r3733, %r3731, 8;
	xor.b32  	%r3734, %r3733, %r3726;
	shr.u32 	%r3735, %r3732, 2;
	xor.b32  	%r3736, %r3735, %r3734;
	and.b32  	%r3737, %r3736, 858993459;
	xor.b32  	%r3738, %r3737, %r3734;
	shl.b32 	%r3739, %r3737, 2;
	xor.b32  	%r3740, %r3739, %r3732;
	shr.u32 	%r3741, %r3738, 16;
	and.b32  	%r3742, %r3740, 65535;
	xor.b32  	%r3743, %r3742, %r3741;
	xor.b32  	%r3744, %r3743, %r3740;
	shl.b32 	%r3745, %r3743, 16;
	xor.b32  	%r3746, %r3745, %r3738;
	shr.u32 	%r3747, %r3744, 4;
	xor.b32  	%r3748, %r3747, %r3746;
	and.b32  	%r3749, %r3748, 252645135;
	xor.b32  	%r3750, %r3749, %r3746;
	shl.b32 	%r3751, %r3749, 4;
	xor.b32  	%r3752, %r3751, %r3744;
	shr.u32 	%r3753, %r3752, 4;
	xor.b32  	%r3754, %r3753, %r3750;
	and.b32  	%r3755, %r3754, 252645135;
	xor.b32  	%r3756, %r3755, %r3750;
	shl.b32 	%r3757, %r3755, 4;
	xor.b32  	%r3758, %r3757, %r3752;
	shr.u32 	%r3759, %r3756, 16;
	and.b32  	%r3760, %r3758, 65535;
	xor.b32  	%r3761, %r3760, %r3759;
	xor.b32  	%r3762, %r3761, %r3758;
	shl.b32 	%r3763, %r3761, 16;
	xor.b32  	%r3764, %r3763, %r3756;
	shr.u32 	%r3765, %r3762, 2;
	xor.b32  	%r3766, %r3765, %r3764;
	and.b32  	%r3767, %r3766, 858993459;
	xor.b32  	%r3768, %r3767, %r3764;
	shl.b32 	%r3769, %r3767, 2;
	xor.b32  	%r3770, %r3769, %r3762;
	shr.u32 	%r3771, %r3768, 8;
	xor.b32  	%r3772, %r3771, %r3770;
	and.b32  	%r3773, %r3772, 16711935;
	xor.b32  	%r3774, %r3773, %r3770;
	shl.b32 	%r3775, %r3773, 8;
	xor.b32  	%r3776, %r3775, %r3768;
	shr.u32 	%r3777, %r3774, 1;
	xor.b32  	%r3778, %r3777, %r3776;
	and.b32  	%r3779, %r3778, 1431655765;
	xor.b32  	%r3780, %r3779, %r3776;
	shl.b32 	%r3781, %r3779, 1;
	xor.b32  	%r3782, %r3781, %r3774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3780, 3;
	shr.b32 	%rhs, %r3780, 29;
	add.u32 	%r3783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 3;
	shr.b32 	%rhs, %r3782, 29;
	add.u32 	%r3784, %lhs, %rhs;
	}
	xor.b32  	%r3785, %r36, %r3783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3783, 28;
	shr.b32 	%rhs, %r3783, 4;
	add.u32 	%r3786, %lhs, %rhs;
	}
	xor.b32  	%r3787, %r3786, %r37;
	bfe.u32 	%r3788, %r3785, 2, 6;
	mul.wide.u32 	%rd1331, %r3788, 4;
	add.s64 	%rd1332, %rd812, %rd1331;
	bfe.u32 	%r3789, %r3785, 10, 6;
	mul.wide.u32 	%rd1333, %r3789, 4;
	add.s64 	%rd1334, %rd815, %rd1333;
	ld.shared.u32 	%r3790, [%rd1334];
	ld.shared.u32 	%r3791, [%rd1332];
	or.b32  	%r3792, %r3790, %r3791;
	bfe.u32 	%r3793, %r3785, 18, 6;
	mul.wide.u32 	%rd1335, %r3793, 4;
	add.s64 	%rd1336, %rd818, %rd1335;
	ld.shared.u32 	%r3794, [%rd1336];
	or.b32  	%r3795, %r3792, %r3794;
	shr.u32 	%r3796, %r3785, 26;
	mul.wide.u32 	%rd1337, %r3796, 4;
	add.s64 	%rd1338, %rd821, %rd1337;
	ld.shared.u32 	%r3797, [%rd1338];
	or.b32  	%r3798, %r3795, %r3797;
	bfe.u32 	%r3799, %r3787, 2, 6;
	mul.wide.u32 	%rd1339, %r3799, 4;
	add.s64 	%rd1340, %rd824, %rd1339;
	ld.shared.u32 	%r3800, [%rd1340];
	or.b32  	%r3801, %r3798, %r3800;
	bfe.u32 	%r3802, %r3787, 10, 6;
	mul.wide.u32 	%rd1341, %r3802, 4;
	add.s64 	%rd1342, %rd827, %rd1341;
	ld.shared.u32 	%r3803, [%rd1342];
	or.b32  	%r3804, %r3801, %r3803;
	bfe.u32 	%r3805, %r3787, 18, 6;
	mul.wide.u32 	%rd1343, %r3805, 4;
	add.s64 	%rd1344, %rd830, %rd1343;
	ld.shared.u32 	%r3806, [%rd1344];
	or.b32  	%r3807, %r3804, %r3806;
	shr.u32 	%r3808, %r3787, 26;
	mul.wide.u32 	%rd1345, %r3808, 4;
	add.s64 	%rd1346, %rd833, %rd1345;
	ld.shared.u32 	%r3809, [%rd1346];
	or.b32  	%r3810, %r3807, %r3809;
	xor.b32  	%r3811, %r3810, %r3784;
	xor.b32  	%r3812, %r3811, %r34;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3811, 28;
	shr.b32 	%rhs, %r3811, 4;
	add.u32 	%r3813, %lhs, %rhs;
	}
	xor.b32  	%r3814, %r3813, %r35;
	bfe.u32 	%r3815, %r3812, 2, 6;
	mul.wide.u32 	%rd1347, %r3815, 4;
	add.s64 	%rd1348, %rd812, %rd1347;
	bfe.u32 	%r3816, %r3812, 10, 6;
	mul.wide.u32 	%rd1349, %r3816, 4;
	add.s64 	%rd1350, %rd815, %rd1349;
	ld.shared.u32 	%r3817, [%rd1350];
	ld.shared.u32 	%r3818, [%rd1348];
	or.b32  	%r3819, %r3817, %r3818;
	bfe.u32 	%r3820, %r3812, 18, 6;
	mul.wide.u32 	%rd1351, %r3820, 4;
	add.s64 	%rd1352, %rd818, %rd1351;
	ld.shared.u32 	%r3821, [%rd1352];
	or.b32  	%r3822, %r3819, %r3821;
	shr.u32 	%r3823, %r3812, 26;
	mul.wide.u32 	%rd1353, %r3823, 4;
	add.s64 	%rd1354, %rd821, %rd1353;
	ld.shared.u32 	%r3824, [%rd1354];
	or.b32  	%r3825, %r3822, %r3824;
	bfe.u32 	%r3826, %r3814, 2, 6;
	mul.wide.u32 	%rd1355, %r3826, 4;
	add.s64 	%rd1356, %rd824, %rd1355;
	ld.shared.u32 	%r3827, [%rd1356];
	or.b32  	%r3828, %r3825, %r3827;
	bfe.u32 	%r3829, %r3814, 10, 6;
	mul.wide.u32 	%rd1357, %r3829, 4;
	add.s64 	%rd1358, %rd827, %rd1357;
	ld.shared.u32 	%r3830, [%rd1358];
	or.b32  	%r3831, %r3828, %r3830;
	bfe.u32 	%r3832, %r3814, 18, 6;
	mul.wide.u32 	%rd1359, %r3832, 4;
	add.s64 	%rd1360, %rd830, %rd1359;
	ld.shared.u32 	%r3833, [%rd1360];
	or.b32  	%r3834, %r3831, %r3833;
	shr.u32 	%r3835, %r3814, 26;
	mul.wide.u32 	%rd1361, %r3835, 4;
	add.s64 	%rd1362, %rd833, %rd1361;
	ld.shared.u32 	%r3836, [%rd1362];
	or.b32  	%r3837, %r3834, %r3836;
	xor.b32  	%r3838, %r3837, %r3783;
	xor.b32  	%r3839, %r32, %r3838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3838, 28;
	shr.b32 	%rhs, %r3838, 4;
	add.u32 	%r3840, %lhs, %rhs;
	}
	xor.b32  	%r3841, %r3840, %r33;
	bfe.u32 	%r3842, %r3839, 2, 6;
	mul.wide.u32 	%rd1363, %r3842, 4;
	add.s64 	%rd1364, %rd812, %rd1363;
	bfe.u32 	%r3843, %r3839, 10, 6;
	mul.wide.u32 	%rd1365, %r3843, 4;
	add.s64 	%rd1366, %rd815, %rd1365;
	ld.shared.u32 	%r3844, [%rd1366];
	ld.shared.u32 	%r3845, [%rd1364];
	or.b32  	%r3846, %r3844, %r3845;
	bfe.u32 	%r3847, %r3839, 18, 6;
	mul.wide.u32 	%rd1367, %r3847, 4;
	add.s64 	%rd1368, %rd818, %rd1367;
	ld.shared.u32 	%r3848, [%rd1368];
	or.b32  	%r3849, %r3846, %r3848;
	shr.u32 	%r3850, %r3839, 26;
	mul.wide.u32 	%rd1369, %r3850, 4;
	add.s64 	%rd1370, %rd821, %rd1369;
	ld.shared.u32 	%r3851, [%rd1370];
	or.b32  	%r3852, %r3849, %r3851;
	bfe.u32 	%r3853, %r3841, 2, 6;
	mul.wide.u32 	%rd1371, %r3853, 4;
	add.s64 	%rd1372, %rd824, %rd1371;
	ld.shared.u32 	%r3854, [%rd1372];
	or.b32  	%r3855, %r3852, %r3854;
	bfe.u32 	%r3856, %r3841, 10, 6;
	mul.wide.u32 	%rd1373, %r3856, 4;
	add.s64 	%rd1374, %rd827, %rd1373;
	ld.shared.u32 	%r3857, [%rd1374];
	or.b32  	%r3858, %r3855, %r3857;
	bfe.u32 	%r3859, %r3841, 18, 6;
	mul.wide.u32 	%rd1375, %r3859, 4;
	add.s64 	%rd1376, %rd830, %rd1375;
	ld.shared.u32 	%r3860, [%rd1376];
	or.b32  	%r3861, %r3858, %r3860;
	shr.u32 	%r3862, %r3841, 26;
	mul.wide.u32 	%rd1377, %r3862, 4;
	add.s64 	%rd1378, %rd833, %rd1377;
	ld.shared.u32 	%r3863, [%rd1378];
	or.b32  	%r3864, %r3861, %r3863;
	xor.b32  	%r3865, %r3864, %r3811;
	xor.b32  	%r3866, %r3865, %r30;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3865, 28;
	shr.b32 	%rhs, %r3865, 4;
	add.u32 	%r3867, %lhs, %rhs;
	}
	xor.b32  	%r3868, %r3867, %r31;
	bfe.u32 	%r3869, %r3866, 2, 6;
	mul.wide.u32 	%rd1379, %r3869, 4;
	add.s64 	%rd1380, %rd812, %rd1379;
	bfe.u32 	%r3870, %r3866, 10, 6;
	mul.wide.u32 	%rd1381, %r3870, 4;
	add.s64 	%rd1382, %rd815, %rd1381;
	ld.shared.u32 	%r3871, [%rd1382];
	ld.shared.u32 	%r3872, [%rd1380];
	or.b32  	%r3873, %r3871, %r3872;
	bfe.u32 	%r3874, %r3866, 18, 6;
	mul.wide.u32 	%rd1383, %r3874, 4;
	add.s64 	%rd1384, %rd818, %rd1383;
	ld.shared.u32 	%r3875, [%rd1384];
	or.b32  	%r3876, %r3873, %r3875;
	shr.u32 	%r3877, %r3866, 26;
	mul.wide.u32 	%rd1385, %r3877, 4;
	add.s64 	%rd1386, %rd821, %rd1385;
	ld.shared.u32 	%r3878, [%rd1386];
	or.b32  	%r3879, %r3876, %r3878;
	bfe.u32 	%r3880, %r3868, 2, 6;
	mul.wide.u32 	%rd1387, %r3880, 4;
	add.s64 	%rd1388, %rd824, %rd1387;
	ld.shared.u32 	%r3881, [%rd1388];
	or.b32  	%r3882, %r3879, %r3881;
	bfe.u32 	%r3883, %r3868, 10, 6;
	mul.wide.u32 	%rd1389, %r3883, 4;
	add.s64 	%rd1390, %rd827, %rd1389;
	ld.shared.u32 	%r3884, [%rd1390];
	or.b32  	%r3885, %r3882, %r3884;
	bfe.u32 	%r3886, %r3868, 18, 6;
	mul.wide.u32 	%rd1391, %r3886, 4;
	add.s64 	%rd1392, %rd830, %rd1391;
	ld.shared.u32 	%r3887, [%rd1392];
	or.b32  	%r3888, %r3885, %r3887;
	shr.u32 	%r3889, %r3868, 26;
	mul.wide.u32 	%rd1393, %r3889, 4;
	add.s64 	%rd1394, %rd833, %rd1393;
	ld.shared.u32 	%r3890, [%rd1394];
	or.b32  	%r3891, %r3888, %r3890;
	xor.b32  	%r3892, %r3891, %r3838;
	xor.b32  	%r3893, %r28, %r3892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3892, 28;
	shr.b32 	%rhs, %r3892, 4;
	add.u32 	%r3894, %lhs, %rhs;
	}
	xor.b32  	%r3895, %r3894, %r29;
	bfe.u32 	%r3896, %r3893, 2, 6;
	mul.wide.u32 	%rd1395, %r3896, 4;
	add.s64 	%rd1396, %rd812, %rd1395;
	bfe.u32 	%r3897, %r3893, 10, 6;
	mul.wide.u32 	%rd1397, %r3897, 4;
	add.s64 	%rd1398, %rd815, %rd1397;
	ld.shared.u32 	%r3898, [%rd1398];
	ld.shared.u32 	%r3899, [%rd1396];
	or.b32  	%r3900, %r3898, %r3899;
	bfe.u32 	%r3901, %r3893, 18, 6;
	mul.wide.u32 	%rd1399, %r3901, 4;
	add.s64 	%rd1400, %rd818, %rd1399;
	ld.shared.u32 	%r3902, [%rd1400];
	or.b32  	%r3903, %r3900, %r3902;
	shr.u32 	%r3904, %r3893, 26;
	mul.wide.u32 	%rd1401, %r3904, 4;
	add.s64 	%rd1402, %rd821, %rd1401;
	ld.shared.u32 	%r3905, [%rd1402];
	or.b32  	%r3906, %r3903, %r3905;
	bfe.u32 	%r3907, %r3895, 2, 6;
	mul.wide.u32 	%rd1403, %r3907, 4;
	add.s64 	%rd1404, %rd824, %rd1403;
	ld.shared.u32 	%r3908, [%rd1404];
	or.b32  	%r3909, %r3906, %r3908;
	bfe.u32 	%r3910, %r3895, 10, 6;
	mul.wide.u32 	%rd1405, %r3910, 4;
	add.s64 	%rd1406, %rd827, %rd1405;
	ld.shared.u32 	%r3911, [%rd1406];
	or.b32  	%r3912, %r3909, %r3911;
	bfe.u32 	%r3913, %r3895, 18, 6;
	mul.wide.u32 	%rd1407, %r3913, 4;
	add.s64 	%rd1408, %rd830, %rd1407;
	ld.shared.u32 	%r3914, [%rd1408];
	or.b32  	%r3915, %r3912, %r3914;
	shr.u32 	%r3916, %r3895, 26;
	mul.wide.u32 	%rd1409, %r3916, 4;
	add.s64 	%rd1410, %rd833, %rd1409;
	ld.shared.u32 	%r3917, [%rd1410];
	or.b32  	%r3918, %r3915, %r3917;
	xor.b32  	%r3919, %r3918, %r3865;
	xor.b32  	%r3920, %r3919, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3919, 28;
	shr.b32 	%rhs, %r3919, 4;
	add.u32 	%r3921, %lhs, %rhs;
	}
	xor.b32  	%r3922, %r3921, %r27;
	bfe.u32 	%r3923, %r3920, 2, 6;
	mul.wide.u32 	%rd1411, %r3923, 4;
	add.s64 	%rd1412, %rd812, %rd1411;
	bfe.u32 	%r3924, %r3920, 10, 6;
	mul.wide.u32 	%rd1413, %r3924, 4;
	add.s64 	%rd1414, %rd815, %rd1413;
	ld.shared.u32 	%r3925, [%rd1414];
	ld.shared.u32 	%r3926, [%rd1412];
	or.b32  	%r3927, %r3925, %r3926;
	bfe.u32 	%r3928, %r3920, 18, 6;
	mul.wide.u32 	%rd1415, %r3928, 4;
	add.s64 	%rd1416, %rd818, %rd1415;
	ld.shared.u32 	%r3929, [%rd1416];
	or.b32  	%r3930, %r3927, %r3929;
	shr.u32 	%r3931, %r3920, 26;
	mul.wide.u32 	%rd1417, %r3931, 4;
	add.s64 	%rd1418, %rd821, %rd1417;
	ld.shared.u32 	%r3932, [%rd1418];
	or.b32  	%r3933, %r3930, %r3932;
	bfe.u32 	%r3934, %r3922, 2, 6;
	mul.wide.u32 	%rd1419, %r3934, 4;
	add.s64 	%rd1420, %rd824, %rd1419;
	ld.shared.u32 	%r3935, [%rd1420];
	or.b32  	%r3936, %r3933, %r3935;
	bfe.u32 	%r3937, %r3922, 10, 6;
	mul.wide.u32 	%rd1421, %r3937, 4;
	add.s64 	%rd1422, %rd827, %rd1421;
	ld.shared.u32 	%r3938, [%rd1422];
	or.b32  	%r3939, %r3936, %r3938;
	bfe.u32 	%r3940, %r3922, 18, 6;
	mul.wide.u32 	%rd1423, %r3940, 4;
	add.s64 	%rd1424, %rd830, %rd1423;
	ld.shared.u32 	%r3941, [%rd1424];
	or.b32  	%r3942, %r3939, %r3941;
	shr.u32 	%r3943, %r3922, 26;
	mul.wide.u32 	%rd1425, %r3943, 4;
	add.s64 	%rd1426, %rd833, %rd1425;
	ld.shared.u32 	%r3944, [%rd1426];
	or.b32  	%r3945, %r3942, %r3944;
	xor.b32  	%r3946, %r3945, %r3892;
	xor.b32  	%r3947, %r24, %r3946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3946, 28;
	shr.b32 	%rhs, %r3946, 4;
	add.u32 	%r3948, %lhs, %rhs;
	}
	xor.b32  	%r3949, %r3948, %r25;
	bfe.u32 	%r3950, %r3947, 2, 6;
	mul.wide.u32 	%rd1427, %r3950, 4;
	add.s64 	%rd1428, %rd812, %rd1427;
	bfe.u32 	%r3951, %r3947, 10, 6;
	mul.wide.u32 	%rd1429, %r3951, 4;
	add.s64 	%rd1430, %rd815, %rd1429;
	ld.shared.u32 	%r3952, [%rd1430];
	ld.shared.u32 	%r3953, [%rd1428];
	or.b32  	%r3954, %r3952, %r3953;
	bfe.u32 	%r3955, %r3947, 18, 6;
	mul.wide.u32 	%rd1431, %r3955, 4;
	add.s64 	%rd1432, %rd818, %rd1431;
	ld.shared.u32 	%r3956, [%rd1432];
	or.b32  	%r3957, %r3954, %r3956;
	shr.u32 	%r3958, %r3947, 26;
	mul.wide.u32 	%rd1433, %r3958, 4;
	add.s64 	%rd1434, %rd821, %rd1433;
	ld.shared.u32 	%r3959, [%rd1434];
	or.b32  	%r3960, %r3957, %r3959;
	bfe.u32 	%r3961, %r3949, 2, 6;
	mul.wide.u32 	%rd1435, %r3961, 4;
	add.s64 	%rd1436, %rd824, %rd1435;
	ld.shared.u32 	%r3962, [%rd1436];
	or.b32  	%r3963, %r3960, %r3962;
	bfe.u32 	%r3964, %r3949, 10, 6;
	mul.wide.u32 	%rd1437, %r3964, 4;
	add.s64 	%rd1438, %rd827, %rd1437;
	ld.shared.u32 	%r3965, [%rd1438];
	or.b32  	%r3966, %r3963, %r3965;
	bfe.u32 	%r3967, %r3949, 18, 6;
	mul.wide.u32 	%rd1439, %r3967, 4;
	add.s64 	%rd1440, %rd830, %rd1439;
	ld.shared.u32 	%r3968, [%rd1440];
	or.b32  	%r3969, %r3966, %r3968;
	shr.u32 	%r3970, %r3949, 26;
	mul.wide.u32 	%rd1441, %r3970, 4;
	add.s64 	%rd1442, %rd833, %rd1441;
	ld.shared.u32 	%r3971, [%rd1442];
	or.b32  	%r3972, %r3969, %r3971;
	xor.b32  	%r3973, %r3972, %r3919;
	xor.b32  	%r3974, %r3973, %r22;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3973, 28;
	shr.b32 	%rhs, %r3973, 4;
	add.u32 	%r3975, %lhs, %rhs;
	}
	xor.b32  	%r3976, %r3975, %r23;
	bfe.u32 	%r3977, %r3974, 2, 6;
	mul.wide.u32 	%rd1443, %r3977, 4;
	add.s64 	%rd1444, %rd812, %rd1443;
	bfe.u32 	%r3978, %r3974, 10, 6;
	mul.wide.u32 	%rd1445, %r3978, 4;
	add.s64 	%rd1446, %rd815, %rd1445;
	ld.shared.u32 	%r3979, [%rd1446];
	ld.shared.u32 	%r3980, [%rd1444];
	or.b32  	%r3981, %r3979, %r3980;
	bfe.u32 	%r3982, %r3974, 18, 6;
	mul.wide.u32 	%rd1447, %r3982, 4;
	add.s64 	%rd1448, %rd818, %rd1447;
	ld.shared.u32 	%r3983, [%rd1448];
	or.b32  	%r3984, %r3981, %r3983;
	shr.u32 	%r3985, %r3974, 26;
	mul.wide.u32 	%rd1449, %r3985, 4;
	add.s64 	%rd1450, %rd821, %rd1449;
	ld.shared.u32 	%r3986, [%rd1450];
	or.b32  	%r3987, %r3984, %r3986;
	bfe.u32 	%r3988, %r3976, 2, 6;
	mul.wide.u32 	%rd1451, %r3988, 4;
	add.s64 	%rd1452, %rd824, %rd1451;
	ld.shared.u32 	%r3989, [%rd1452];
	or.b32  	%r3990, %r3987, %r3989;
	bfe.u32 	%r3991, %r3976, 10, 6;
	mul.wide.u32 	%rd1453, %r3991, 4;
	add.s64 	%rd1454, %rd827, %rd1453;
	ld.shared.u32 	%r3992, [%rd1454];
	or.b32  	%r3993, %r3990, %r3992;
	bfe.u32 	%r3994, %r3976, 18, 6;
	mul.wide.u32 	%rd1455, %r3994, 4;
	add.s64 	%rd1456, %rd830, %rd1455;
	ld.shared.u32 	%r3995, [%rd1456];
	or.b32  	%r3996, %r3993, %r3995;
	shr.u32 	%r3997, %r3976, 26;
	mul.wide.u32 	%rd1457, %r3997, 4;
	add.s64 	%rd1458, %rd833, %rd1457;
	ld.shared.u32 	%r3998, [%rd1458];
	or.b32  	%r3999, %r3996, %r3998;
	xor.b32  	%r4000, %r3999, %r3946;
	xor.b32  	%r4001, %r20, %r4000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4000, 28;
	shr.b32 	%rhs, %r4000, 4;
	add.u32 	%r4002, %lhs, %rhs;
	}
	xor.b32  	%r4003, %r4002, %r21;
	bfe.u32 	%r4004, %r4001, 2, 6;
	mul.wide.u32 	%rd1459, %r4004, 4;
	add.s64 	%rd1460, %rd812, %rd1459;
	bfe.u32 	%r4005, %r4001, 10, 6;
	mul.wide.u32 	%rd1461, %r4005, 4;
	add.s64 	%rd1462, %rd815, %rd1461;
	ld.shared.u32 	%r4006, [%rd1462];
	ld.shared.u32 	%r4007, [%rd1460];
	or.b32  	%r4008, %r4006, %r4007;
	bfe.u32 	%r4009, %r4001, 18, 6;
	mul.wide.u32 	%rd1463, %r4009, 4;
	add.s64 	%rd1464, %rd818, %rd1463;
	ld.shared.u32 	%r4010, [%rd1464];
	or.b32  	%r4011, %r4008, %r4010;
	shr.u32 	%r4012, %r4001, 26;
	mul.wide.u32 	%rd1465, %r4012, 4;
	add.s64 	%rd1466, %rd821, %rd1465;
	ld.shared.u32 	%r4013, [%rd1466];
	or.b32  	%r4014, %r4011, %r4013;
	bfe.u32 	%r4015, %r4003, 2, 6;
	mul.wide.u32 	%rd1467, %r4015, 4;
	add.s64 	%rd1468, %rd824, %rd1467;
	ld.shared.u32 	%r4016, [%rd1468];
	or.b32  	%r4017, %r4014, %r4016;
	bfe.u32 	%r4018, %r4003, 10, 6;
	mul.wide.u32 	%rd1469, %r4018, 4;
	add.s64 	%rd1470, %rd827, %rd1469;
	ld.shared.u32 	%r4019, [%rd1470];
	or.b32  	%r4020, %r4017, %r4019;
	bfe.u32 	%r4021, %r4003, 18, 6;
	mul.wide.u32 	%rd1471, %r4021, 4;
	add.s64 	%rd1472, %rd830, %rd1471;
	ld.shared.u32 	%r4022, [%rd1472];
	or.b32  	%r4023, %r4020, %r4022;
	shr.u32 	%r4024, %r4003, 26;
	mul.wide.u32 	%rd1473, %r4024, 4;
	add.s64 	%rd1474, %rd833, %rd1473;
	ld.shared.u32 	%r4025, [%rd1474];
	or.b32  	%r4026, %r4023, %r4025;
	xor.b32  	%r4027, %r4026, %r3973;
	xor.b32  	%r4028, %r4027, %r18;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4027, 28;
	shr.b32 	%rhs, %r4027, 4;
	add.u32 	%r4029, %lhs, %rhs;
	}
	xor.b32  	%r4030, %r4029, %r19;
	bfe.u32 	%r4031, %r4028, 2, 6;
	mul.wide.u32 	%rd1475, %r4031, 4;
	add.s64 	%rd1476, %rd812, %rd1475;
	bfe.u32 	%r4032, %r4028, 10, 6;
	mul.wide.u32 	%rd1477, %r4032, 4;
	add.s64 	%rd1478, %rd815, %rd1477;
	ld.shared.u32 	%r4033, [%rd1478];
	ld.shared.u32 	%r4034, [%rd1476];
	or.b32  	%r4035, %r4033, %r4034;
	bfe.u32 	%r4036, %r4028, 18, 6;
	mul.wide.u32 	%rd1479, %r4036, 4;
	add.s64 	%rd1480, %rd818, %rd1479;
	ld.shared.u32 	%r4037, [%rd1480];
	or.b32  	%r4038, %r4035, %r4037;
	shr.u32 	%r4039, %r4028, 26;
	mul.wide.u32 	%rd1481, %r4039, 4;
	add.s64 	%rd1482, %rd821, %rd1481;
	ld.shared.u32 	%r4040, [%rd1482];
	or.b32  	%r4041, %r4038, %r4040;
	bfe.u32 	%r4042, %r4030, 2, 6;
	mul.wide.u32 	%rd1483, %r4042, 4;
	add.s64 	%rd1484, %rd824, %rd1483;
	ld.shared.u32 	%r4043, [%rd1484];
	or.b32  	%r4044, %r4041, %r4043;
	bfe.u32 	%r4045, %r4030, 10, 6;
	mul.wide.u32 	%rd1485, %r4045, 4;
	add.s64 	%rd1486, %rd827, %rd1485;
	ld.shared.u32 	%r4046, [%rd1486];
	or.b32  	%r4047, %r4044, %r4046;
	bfe.u32 	%r4048, %r4030, 18, 6;
	mul.wide.u32 	%rd1487, %r4048, 4;
	add.s64 	%rd1488, %rd830, %rd1487;
	ld.shared.u32 	%r4049, [%rd1488];
	or.b32  	%r4050, %r4047, %r4049;
	shr.u32 	%r4051, %r4030, 26;
	mul.wide.u32 	%rd1489, %r4051, 4;
	add.s64 	%rd1490, %rd833, %rd1489;
	ld.shared.u32 	%r4052, [%rd1490];
	or.b32  	%r4053, %r4050, %r4052;
	xor.b32  	%r4054, %r4053, %r4000;
	xor.b32  	%r4055, %r16, %r4054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4054, 28;
	shr.b32 	%rhs, %r4054, 4;
	add.u32 	%r4056, %lhs, %rhs;
	}
	xor.b32  	%r4057, %r4056, %r17;
	bfe.u32 	%r4058, %r4055, 2, 6;
	mul.wide.u32 	%rd1491, %r4058, 4;
	add.s64 	%rd1492, %rd812, %rd1491;
	bfe.u32 	%r4059, %r4055, 10, 6;
	mul.wide.u32 	%rd1493, %r4059, 4;
	add.s64 	%rd1494, %rd815, %rd1493;
	ld.shared.u32 	%r4060, [%rd1494];
	ld.shared.u32 	%r4061, [%rd1492];
	or.b32  	%r4062, %r4060, %r4061;
	bfe.u32 	%r4063, %r4055, 18, 6;
	mul.wide.u32 	%rd1495, %r4063, 4;
	add.s64 	%rd1496, %rd818, %rd1495;
	ld.shared.u32 	%r4064, [%rd1496];
	or.b32  	%r4065, %r4062, %r4064;
	shr.u32 	%r4066, %r4055, 26;
	mul.wide.u32 	%rd1497, %r4066, 4;
	add.s64 	%rd1498, %rd821, %rd1497;
	ld.shared.u32 	%r4067, [%rd1498];
	or.b32  	%r4068, %r4065, %r4067;
	bfe.u32 	%r4069, %r4057, 2, 6;
	mul.wide.u32 	%rd1499, %r4069, 4;
	add.s64 	%rd1500, %rd824, %rd1499;
	ld.shared.u32 	%r4070, [%rd1500];
	or.b32  	%r4071, %r4068, %r4070;
	bfe.u32 	%r4072, %r4057, 10, 6;
	mul.wide.u32 	%rd1501, %r4072, 4;
	add.s64 	%rd1502, %rd827, %rd1501;
	ld.shared.u32 	%r4073, [%rd1502];
	or.b32  	%r4074, %r4071, %r4073;
	bfe.u32 	%r4075, %r4057, 18, 6;
	mul.wide.u32 	%rd1503, %r4075, 4;
	add.s64 	%rd1504, %rd830, %rd1503;
	ld.shared.u32 	%r4076, [%rd1504];
	or.b32  	%r4077, %r4074, %r4076;
	shr.u32 	%r4078, %r4057, 26;
	mul.wide.u32 	%rd1505, %r4078, 4;
	add.s64 	%rd1506, %rd833, %rd1505;
	ld.shared.u32 	%r4079, [%rd1506];
	or.b32  	%r4080, %r4077, %r4079;
	xor.b32  	%r4081, %r4080, %r4027;
	xor.b32  	%r4082, %r4081, %r14;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4081, 28;
	shr.b32 	%rhs, %r4081, 4;
	add.u32 	%r4083, %lhs, %rhs;
	}
	xor.b32  	%r4084, %r4083, %r15;
	bfe.u32 	%r4085, %r4082, 2, 6;
	mul.wide.u32 	%rd1507, %r4085, 4;
	add.s64 	%rd1508, %rd812, %rd1507;
	bfe.u32 	%r4086, %r4082, 10, 6;
	mul.wide.u32 	%rd1509, %r4086, 4;
	add.s64 	%rd1510, %rd815, %rd1509;
	ld.shared.u32 	%r4087, [%rd1510];
	ld.shared.u32 	%r4088, [%rd1508];
	or.b32  	%r4089, %r4087, %r4088;
	bfe.u32 	%r4090, %r4082, 18, 6;
	mul.wide.u32 	%rd1511, %r4090, 4;
	add.s64 	%rd1512, %rd818, %rd1511;
	ld.shared.u32 	%r4091, [%rd1512];
	or.b32  	%r4092, %r4089, %r4091;
	shr.u32 	%r4093, %r4082, 26;
	mul.wide.u32 	%rd1513, %r4093, 4;
	add.s64 	%rd1514, %rd821, %rd1513;
	ld.shared.u32 	%r4094, [%rd1514];
	or.b32  	%r4095, %r4092, %r4094;
	bfe.u32 	%r4096, %r4084, 2, 6;
	mul.wide.u32 	%rd1515, %r4096, 4;
	add.s64 	%rd1516, %rd824, %rd1515;
	ld.shared.u32 	%r4097, [%rd1516];
	or.b32  	%r4098, %r4095, %r4097;
	bfe.u32 	%r4099, %r4084, 10, 6;
	mul.wide.u32 	%rd1517, %r4099, 4;
	add.s64 	%rd1518, %rd827, %rd1517;
	ld.shared.u32 	%r4100, [%rd1518];
	or.b32  	%r4101, %r4098, %r4100;
	bfe.u32 	%r4102, %r4084, 18, 6;
	mul.wide.u32 	%rd1519, %r4102, 4;
	add.s64 	%rd1520, %rd830, %rd1519;
	ld.shared.u32 	%r4103, [%rd1520];
	or.b32  	%r4104, %r4101, %r4103;
	shr.u32 	%r4105, %r4084, 26;
	mul.wide.u32 	%rd1521, %r4105, 4;
	add.s64 	%rd1522, %rd833, %rd1521;
	ld.shared.u32 	%r4106, [%rd1522];
	or.b32  	%r4107, %r4104, %r4106;
	xor.b32  	%r4108, %r4107, %r4054;
	xor.b32  	%r4109, %r12, %r4108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4108, 28;
	shr.b32 	%rhs, %r4108, 4;
	add.u32 	%r4110, %lhs, %rhs;
	}
	xor.b32  	%r4111, %r4110, %r13;
	bfe.u32 	%r4112, %r4109, 2, 6;
	mul.wide.u32 	%rd1523, %r4112, 4;
	add.s64 	%rd1524, %rd812, %rd1523;
	bfe.u32 	%r4113, %r4109, 10, 6;
	mul.wide.u32 	%rd1525, %r4113, 4;
	add.s64 	%rd1526, %rd815, %rd1525;
	ld.shared.u32 	%r4114, [%rd1526];
	ld.shared.u32 	%r4115, [%rd1524];
	or.b32  	%r4116, %r4114, %r4115;
	bfe.u32 	%r4117, %r4109, 18, 6;
	mul.wide.u32 	%rd1527, %r4117, 4;
	add.s64 	%rd1528, %rd818, %rd1527;
	ld.shared.u32 	%r4118, [%rd1528];
	or.b32  	%r4119, %r4116, %r4118;
	shr.u32 	%r4120, %r4109, 26;
	mul.wide.u32 	%rd1529, %r4120, 4;
	add.s64 	%rd1530, %rd821, %rd1529;
	ld.shared.u32 	%r4121, [%rd1530];
	or.b32  	%r4122, %r4119, %r4121;
	bfe.u32 	%r4123, %r4111, 2, 6;
	mul.wide.u32 	%rd1531, %r4123, 4;
	add.s64 	%rd1532, %rd824, %rd1531;
	ld.shared.u32 	%r4124, [%rd1532];
	or.b32  	%r4125, %r4122, %r4124;
	bfe.u32 	%r4126, %r4111, 10, 6;
	mul.wide.u32 	%rd1533, %r4126, 4;
	add.s64 	%rd1534, %rd827, %rd1533;
	ld.shared.u32 	%r4127, [%rd1534];
	or.b32  	%r4128, %r4125, %r4127;
	bfe.u32 	%r4129, %r4111, 18, 6;
	mul.wide.u32 	%rd1535, %r4129, 4;
	add.s64 	%rd1536, %rd830, %rd1535;
	ld.shared.u32 	%r4130, [%rd1536];
	or.b32  	%r4131, %r4128, %r4130;
	shr.u32 	%r4132, %r4111, 26;
	mul.wide.u32 	%rd1537, %r4132, 4;
	add.s64 	%rd1538, %rd833, %rd1537;
	ld.shared.u32 	%r4133, [%rd1538];
	or.b32  	%r4134, %r4131, %r4133;
	xor.b32  	%r4135, %r4134, %r4081;
	xor.b32  	%r4136, %r4135, %r10;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4135, 28;
	shr.b32 	%rhs, %r4135, 4;
	add.u32 	%r4137, %lhs, %rhs;
	}
	xor.b32  	%r4138, %r4137, %r11;
	bfe.u32 	%r4139, %r4136, 2, 6;
	mul.wide.u32 	%rd1539, %r4139, 4;
	add.s64 	%rd1540, %rd812, %rd1539;
	bfe.u32 	%r4140, %r4136, 10, 6;
	mul.wide.u32 	%rd1541, %r4140, 4;
	add.s64 	%rd1542, %rd815, %rd1541;
	ld.shared.u32 	%r4141, [%rd1542];
	ld.shared.u32 	%r4142, [%rd1540];
	or.b32  	%r4143, %r4141, %r4142;
	bfe.u32 	%r4144, %r4136, 18, 6;
	mul.wide.u32 	%rd1543, %r4144, 4;
	add.s64 	%rd1544, %rd818, %rd1543;
	ld.shared.u32 	%r4145, [%rd1544];
	or.b32  	%r4146, %r4143, %r4145;
	shr.u32 	%r4147, %r4136, 26;
	mul.wide.u32 	%rd1545, %r4147, 4;
	add.s64 	%rd1546, %rd821, %rd1545;
	ld.shared.u32 	%r4148, [%rd1546];
	or.b32  	%r4149, %r4146, %r4148;
	bfe.u32 	%r4150, %r4138, 2, 6;
	mul.wide.u32 	%rd1547, %r4150, 4;
	add.s64 	%rd1548, %rd824, %rd1547;
	ld.shared.u32 	%r4151, [%rd1548];
	or.b32  	%r4152, %r4149, %r4151;
	bfe.u32 	%r4153, %r4138, 10, 6;
	mul.wide.u32 	%rd1549, %r4153, 4;
	add.s64 	%rd1550, %rd827, %rd1549;
	ld.shared.u32 	%r4154, [%rd1550];
	or.b32  	%r4155, %r4152, %r4154;
	bfe.u32 	%r4156, %r4138, 18, 6;
	mul.wide.u32 	%rd1551, %r4156, 4;
	add.s64 	%rd1552, %rd830, %rd1551;
	ld.shared.u32 	%r4157, [%rd1552];
	or.b32  	%r4158, %r4155, %r4157;
	shr.u32 	%r4159, %r4138, 26;
	mul.wide.u32 	%rd1553, %r4159, 4;
	add.s64 	%rd1554, %rd833, %rd1553;
	ld.shared.u32 	%r4160, [%rd1554];
	or.b32  	%r4161, %r4158, %r4160;
	xor.b32  	%r4162, %r4161, %r4108;
	xor.b32  	%r4163, %r8, %r4162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4162, 28;
	shr.b32 	%rhs, %r4162, 4;
	add.u32 	%r4164, %lhs, %rhs;
	}
	xor.b32  	%r4165, %r4164, %r9;
	bfe.u32 	%r4166, %r4163, 2, 6;
	mul.wide.u32 	%rd1555, %r4166, 4;
	add.s64 	%rd1556, %rd812, %rd1555;
	bfe.u32 	%r4167, %r4163, 10, 6;
	mul.wide.u32 	%rd1557, %r4167, 4;
	add.s64 	%rd1558, %rd815, %rd1557;
	ld.shared.u32 	%r4168, [%rd1558];
	ld.shared.u32 	%r4169, [%rd1556];
	or.b32  	%r4170, %r4168, %r4169;
	bfe.u32 	%r4171, %r4163, 18, 6;
	mul.wide.u32 	%rd1559, %r4171, 4;
	add.s64 	%rd1560, %rd818, %rd1559;
	ld.shared.u32 	%r4172, [%rd1560];
	or.b32  	%r4173, %r4170, %r4172;
	shr.u32 	%r4174, %r4163, 26;
	mul.wide.u32 	%rd1561, %r4174, 4;
	add.s64 	%rd1562, %rd821, %rd1561;
	ld.shared.u32 	%r4175, [%rd1562];
	or.b32  	%r4176, %r4173, %r4175;
	bfe.u32 	%r4177, %r4165, 2, 6;
	mul.wide.u32 	%rd1563, %r4177, 4;
	add.s64 	%rd1564, %rd824, %rd1563;
	ld.shared.u32 	%r4178, [%rd1564];
	or.b32  	%r4179, %r4176, %r4178;
	bfe.u32 	%r4180, %r4165, 10, 6;
	mul.wide.u32 	%rd1565, %r4180, 4;
	add.s64 	%rd1566, %rd827, %rd1565;
	ld.shared.u32 	%r4181, [%rd1566];
	or.b32  	%r4182, %r4179, %r4181;
	bfe.u32 	%r4183, %r4165, 18, 6;
	mul.wide.u32 	%rd1567, %r4183, 4;
	add.s64 	%rd1568, %rd830, %rd1567;
	ld.shared.u32 	%r4184, [%rd1568];
	or.b32  	%r4185, %r4182, %r4184;
	shr.u32 	%r4186, %r4165, 26;
	mul.wide.u32 	%rd1569, %r4186, 4;
	add.s64 	%rd1570, %rd833, %rd1569;
	ld.shared.u32 	%r4187, [%rd1570];
	or.b32  	%r4188, %r4185, %r4187;
	xor.b32  	%r4189, %r4188, %r4135;
	xor.b32  	%r4190, %r4189, %r6;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4189, 28;
	shr.b32 	%rhs, %r4189, 4;
	add.u32 	%r4191, %lhs, %rhs;
	}
	xor.b32  	%r4192, %r4191, %r7;
	bfe.u32 	%r4193, %r4190, 2, 6;
	mul.wide.u32 	%rd1571, %r4193, 4;
	add.s64 	%rd1572, %rd812, %rd1571;
	bfe.u32 	%r4194, %r4190, 10, 6;
	mul.wide.u32 	%rd1573, %r4194, 4;
	add.s64 	%rd1574, %rd815, %rd1573;
	ld.shared.u32 	%r4195, [%rd1574];
	ld.shared.u32 	%r4196, [%rd1572];
	or.b32  	%r4197, %r4195, %r4196;
	bfe.u32 	%r4198, %r4190, 18, 6;
	mul.wide.u32 	%rd1575, %r4198, 4;
	add.s64 	%rd1576, %rd818, %rd1575;
	ld.shared.u32 	%r4199, [%rd1576];
	or.b32  	%r4200, %r4197, %r4199;
	shr.u32 	%r4201, %r4190, 26;
	mul.wide.u32 	%rd1577, %r4201, 4;
	add.s64 	%rd1578, %rd821, %rd1577;
	ld.shared.u32 	%r4202, [%rd1578];
	or.b32  	%r4203, %r4200, %r4202;
	bfe.u32 	%r4204, %r4192, 2, 6;
	mul.wide.u32 	%rd1579, %r4204, 4;
	add.s64 	%rd1580, %rd824, %rd1579;
	ld.shared.u32 	%r4205, [%rd1580];
	or.b32  	%r4206, %r4203, %r4205;
	bfe.u32 	%r4207, %r4192, 10, 6;
	mul.wide.u32 	%rd1581, %r4207, 4;
	add.s64 	%rd1582, %rd827, %rd1581;
	ld.shared.u32 	%r4208, [%rd1582];
	or.b32  	%r4209, %r4206, %r4208;
	bfe.u32 	%r4210, %r4192, 18, 6;
	mul.wide.u32 	%rd1583, %r4210, 4;
	add.s64 	%rd1584, %rd830, %rd1583;
	ld.shared.u32 	%r4211, [%rd1584];
	or.b32  	%r4212, %r4209, %r4211;
	shr.u32 	%r4213, %r4192, 26;
	mul.wide.u32 	%rd1585, %r4213, 4;
	add.s64 	%rd1586, %rd833, %rd1585;
	ld.shared.u32 	%r4214, [%rd1586];
	or.b32  	%r4215, %r4212, %r4214;
	xor.b32  	%r4216, %r4215, %r4162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4189, 29;
	shr.b32 	%rhs, %r4189, 3;
	add.u32 	%r4217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4216, 29;
	shr.b32 	%rhs, %r4216, 3;
	add.u32 	%r4218, %lhs, %rhs;
	}
	shr.u32 	%r4219, %r4218, 1;
	xor.b32  	%r4220, %r4219, %r4217;
	and.b32  	%r4221, %r4220, 1431655765;
	xor.b32  	%r4222, %r4221, %r4217;
	shl.b32 	%r4223, %r4221, 1;
	xor.b32  	%r4224, %r4223, %r4218;
	shr.u32 	%r4225, %r4222, 8;
	xor.b32  	%r4226, %r4225, %r4224;
	and.b32  	%r4227, %r4226, 16711935;
	xor.b32  	%r4228, %r4227, %r4224;
	shl.b32 	%r4229, %r4227, 8;
	xor.b32  	%r4230, %r4229, %r4222;
	shr.u32 	%r4231, %r4228, 2;
	xor.b32  	%r4232, %r4231, %r4230;
	and.b32  	%r4233, %r4232, 858993459;
	xor.b32  	%r4234, %r4233, %r4230;
	shl.b32 	%r4235, %r4233, 2;
	xor.b32  	%r4236, %r4235, %r4228;
	shr.u32 	%r4237, %r4234, 16;
	and.b32  	%r4238, %r4236, 65535;
	xor.b32  	%r4239, %r4238, %r4237;
	xor.b32  	%r4240, %r4239, %r4236;
	shl.b32 	%r4241, %r4239, 16;
	xor.b32  	%r4242, %r4241, %r4234;
	shr.u32 	%r4243, %r4240, 4;
	xor.b32  	%r4244, %r4243, %r4242;
	and.b32  	%r4245, %r4244, 252645135;
	shl.b32 	%r4246, %r4245, 4;
	xor.b32  	%r4247, %r4242, %r13278;
	xor.b32  	%r4248, %r4247, %r4245;
	xor.b32  	%r4249, %r4240, %r13279;
	xor.b32  	%r4250, %r4249, %r4246;
	mul.wide.u32 	%rd1587, %r13276, 4;
	add.s64 	%rd1588, %rd1, %rd1587;
	st.local.u32 	[%rd1588], %r4248;
	add.s32 	%r4251, %r13276, 1;
	mul.wide.u32 	%rd1589, %r4251, 4;
	add.s64 	%rd1590, %rd1, %rd1589;
	st.local.u32 	[%rd1590], %r4250;
	add.s32 	%r13276, %r13276, 2;
	add.s32 	%r13277, %r13277, 8;
	setp.lt.u32	%p5, %r13277, %r102;
	mov.u32 	%r13278, %r2756;
	mov.u32 	%r13279, %r2758;
	@%p5 bra 	BB8_6;

BB8_7:
	ld.local.v2.u32 	{%r4760, %r4761}, [%rd1];
	// inline asm
	prmt.b32 %r4252, %r4760, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4254, %r4761, 0, 0x0123;
	// inline asm
	ld.local.v2.u32 	{%r4762, %r4763}, [%rd1+8];
	// inline asm
	prmt.b32 %r4256, %r4762, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4258, %r4763, 0, 0x0123;
	// inline asm
	ld.local.v2.u32 	{%r4764, %r4765}, [%rd1+16];
	// inline asm
	prmt.b32 %r4260, %r4764, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4262, %r4765, 0, 0x0123;
	// inline asm
	ld.local.v2.u32 	{%r4766, %r4767}, [%rd1+24];
	// inline asm
	prmt.b32 %r4264, %r4766, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4266, %r4767, 0, 0x0123;
	// inline asm
	ld.local.v2.u32 	{%r4768, %r4769}, [%rd1+40];
	ld.local.v2.u32 	{%r4770, %r4771}, [%rd1+48];
	ld.local.v2.u32 	{%r4772, %r4773}, [%rd1+56];
	ld.local.v2.u32 	{%r4774, %r4775}, [%rd1+64];
	ld.local.v2.u32 	{%r4776, %r4777}, [%rd1+72];
	ld.local.v2.u32 	{%r4778, %r4779}, [%rd1+80];
	ld.local.v2.u32 	{%r4780, %r4781}, [%rd1+88];
	ld.local.v2.u32 	{%r4782, %r4783}, [%rd1+96];
	ld.global.u32 	%r4784, [%rd25+120];
	xor.b32  	%r4333, %r4784, 909522486;
	ld.global.u32 	%r4785, [%rd25+124];
	xor.b32  	%r4329, %r4785, 909522486;
	ld.global.u32 	%r4786, [%rd25+128];
	xor.b32  	%r4325, %r4786, 909522486;
	ld.global.u32 	%r4787, [%rd25+132];
	xor.b32  	%r4321, %r4787, 909522486;
	ld.global.u32 	%r4788, [%rd25+136];
	xor.b32  	%r4317, %r4788, 909522486;
	mov.u32 	%r4758, 0;
	mov.u32 	%r4541, 909522486;
	mov.u32 	%r4759, 12816;
	// inline asm
	prmt.b32 %r4268, %r4758, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4272, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4276, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4280, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4284, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4288, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4292, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4296, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4300, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4304, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4308, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4312, %r4541, %r4317, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4316, %r4317, %r4321, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4320, %r4321, %r4325, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4324, %r4325, %r4329, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4328, %r4329, %r4333, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4332, %r4333, %r4758, %r4759;
	// inline asm
	mov.u32 	%r4789, 1732584193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4789, 5;
	shr.b32 	%rhs, %r4789, 27;
	add.u32 	%r4790, %lhs, %rhs;
	}
	add.s32 	%r4791, %r4332, %r4790;
	add.s32 	%r4792, %r4791, -1223673721;
	mov.u32 	%r4793, -271733879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4793, 30;
	shr.b32 	%rhs, %r4793, 2;
	add.u32 	%r4794, %lhs, %rhs;
	}
	or.b32  	%r4795, %r4794, -1732584194;
	add.s32 	%r4796, %r4328, %r4795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4792, 5;
	shr.b32 	%rhs, %r4792, 27;
	add.u32 	%r4797, %lhs, %rhs;
	}
	add.s32 	%r4798, %r4796, %r4797;
	add.s32 	%r4799, %r4798, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4789, 30;
	shr.b32 	%rhs, %r4789, 2;
	add.u32 	%r4800, %lhs, %rhs;
	}
	xor.b32  	%r4801, %r4800, %r4794;
	and.b32  	%r4802, %r4801, %r4792;
	xor.b32  	%r4803, %r4802, %r4794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4799, 5;
	shr.b32 	%rhs, %r4799, 27;
	add.u32 	%r4804, %lhs, %rhs;
	}
	add.s32 	%r4805, %r4324, %r4804;
	add.s32 	%r4806, %r4805, %r4803;
	add.s32 	%r4807, %r4806, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4792, 30;
	shr.b32 	%rhs, %r4792, 2;
	add.u32 	%r4808, %lhs, %rhs;
	}
	xor.b32  	%r4809, %r4808, %r4800;
	and.b32  	%r4810, %r4809, %r4799;
	xor.b32  	%r4811, %r4810, %r4800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4807, 5;
	shr.b32 	%rhs, %r4807, 27;
	add.u32 	%r4812, %lhs, %rhs;
	}
	add.s32 	%r4813, %r4320, %r4794;
	add.s32 	%r4814, %r4813, %r4812;
	add.s32 	%r4815, %r4814, %r4811;
	add.s32 	%r4816, %r4815, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4799, 30;
	shr.b32 	%rhs, %r4799, 2;
	add.u32 	%r4817, %lhs, %rhs;
	}
	xor.b32  	%r4818, %r4817, %r4808;
	and.b32  	%r4819, %r4818, %r4807;
	xor.b32  	%r4820, %r4819, %r4808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 5;
	shr.b32 	%rhs, %r4816, 27;
	add.u32 	%r4821, %lhs, %rhs;
	}
	add.s32 	%r4822, %r4316, %r4800;
	add.s32 	%r4823, %r4822, %r4821;
	add.s32 	%r4824, %r4823, %r4820;
	add.s32 	%r4825, %r4824, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4807, 30;
	shr.b32 	%rhs, %r4807, 2;
	add.u32 	%r4826, %lhs, %rhs;
	}
	xor.b32  	%r4827, %r4826, %r4817;
	and.b32  	%r4828, %r4827, %r4816;
	xor.b32  	%r4829, %r4828, %r4817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 5;
	shr.b32 	%rhs, %r4825, 27;
	add.u32 	%r4830, %lhs, %rhs;
	}
	add.s32 	%r4831, %r4312, %r4808;
	add.s32 	%r4832, %r4831, %r4830;
	add.s32 	%r4833, %r4832, %r4829;
	add.s32 	%r4834, %r4833, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 30;
	shr.b32 	%rhs, %r4816, 2;
	add.u32 	%r4835, %lhs, %rhs;
	}
	xor.b32  	%r4836, %r4835, %r4826;
	and.b32  	%r4837, %r4836, %r4825;
	xor.b32  	%r4838, %r4837, %r4826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4834, 5;
	shr.b32 	%rhs, %r4834, 27;
	add.u32 	%r4839, %lhs, %rhs;
	}
	add.s32 	%r4840, %r4308, %r4817;
	add.s32 	%r4841, %r4840, %r4839;
	add.s32 	%r4842, %r4841, %r4838;
	add.s32 	%r4843, %r4842, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 30;
	shr.b32 	%rhs, %r4825, 2;
	add.u32 	%r4844, %lhs, %rhs;
	}
	xor.b32  	%r4845, %r4844, %r4835;
	and.b32  	%r4846, %r4845, %r4834;
	xor.b32  	%r4847, %r4846, %r4835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4843, 5;
	shr.b32 	%rhs, %r4843, 27;
	add.u32 	%r4848, %lhs, %rhs;
	}
	add.s32 	%r4849, %r4304, %r4826;
	add.s32 	%r4850, %r4849, %r4848;
	add.s32 	%r4851, %r4850, %r4847;
	add.s32 	%r4852, %r4851, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4834, 30;
	shr.b32 	%rhs, %r4834, 2;
	add.u32 	%r4853, %lhs, %rhs;
	}
	xor.b32  	%r4854, %r4853, %r4844;
	and.b32  	%r4855, %r4854, %r4843;
	xor.b32  	%r4856, %r4855, %r4844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4852, 5;
	shr.b32 	%rhs, %r4852, 27;
	add.u32 	%r4857, %lhs, %rhs;
	}
	add.s32 	%r4858, %r4300, %r4835;
	add.s32 	%r4859, %r4858, %r4857;
	add.s32 	%r4860, %r4859, %r4856;
	add.s32 	%r4861, %r4860, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4843, 30;
	shr.b32 	%rhs, %r4843, 2;
	add.u32 	%r4862, %lhs, %rhs;
	}
	xor.b32  	%r4863, %r4862, %r4853;
	and.b32  	%r4864, %r4863, %r4852;
	xor.b32  	%r4865, %r4864, %r4853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4861, 5;
	shr.b32 	%rhs, %r4861, 27;
	add.u32 	%r4866, %lhs, %rhs;
	}
	add.s32 	%r4867, %r4296, %r4844;
	add.s32 	%r4868, %r4867, %r4866;
	add.s32 	%r4869, %r4868, %r4865;
	add.s32 	%r4870, %r4869, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4852, 30;
	shr.b32 	%rhs, %r4852, 2;
	add.u32 	%r4871, %lhs, %rhs;
	}
	xor.b32  	%r4872, %r4871, %r4862;
	and.b32  	%r4873, %r4872, %r4861;
	xor.b32  	%r4874, %r4873, %r4862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4870, 5;
	shr.b32 	%rhs, %r4870, 27;
	add.u32 	%r4875, %lhs, %rhs;
	}
	add.s32 	%r4876, %r4292, %r4853;
	add.s32 	%r4877, %r4876, %r4875;
	add.s32 	%r4878, %r4877, %r4874;
	add.s32 	%r4879, %r4878, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4861, 30;
	shr.b32 	%rhs, %r4861, 2;
	add.u32 	%r4880, %lhs, %rhs;
	}
	xor.b32  	%r4881, %r4880, %r4871;
	and.b32  	%r4882, %r4881, %r4870;
	xor.b32  	%r4883, %r4882, %r4871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4879, 5;
	shr.b32 	%rhs, %r4879, 27;
	add.u32 	%r4884, %lhs, %rhs;
	}
	add.s32 	%r4885, %r4288, %r4862;
	add.s32 	%r4886, %r4885, %r4884;
	add.s32 	%r4887, %r4886, %r4883;
	add.s32 	%r4888, %r4887, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4870, 30;
	shr.b32 	%rhs, %r4870, 2;
	add.u32 	%r4889, %lhs, %rhs;
	}
	xor.b32  	%r4890, %r4889, %r4880;
	and.b32  	%r4891, %r4890, %r4879;
	xor.b32  	%r4892, %r4891, %r4880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4888, 5;
	shr.b32 	%rhs, %r4888, 27;
	add.u32 	%r4893, %lhs, %rhs;
	}
	add.s32 	%r4894, %r4284, %r4871;
	add.s32 	%r4895, %r4894, %r4893;
	add.s32 	%r4896, %r4895, %r4892;
	add.s32 	%r4897, %r4896, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4879, 30;
	shr.b32 	%rhs, %r4879, 2;
	add.u32 	%r4898, %lhs, %rhs;
	}
	xor.b32  	%r4899, %r4898, %r4889;
	and.b32  	%r4900, %r4899, %r4888;
	xor.b32  	%r4901, %r4900, %r4889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4897, 5;
	shr.b32 	%rhs, %r4897, 27;
	add.u32 	%r4902, %lhs, %rhs;
	}
	add.s32 	%r4903, %r4280, %r4880;
	add.s32 	%r4904, %r4903, %r4902;
	add.s32 	%r4905, %r4904, %r4901;
	add.s32 	%r4906, %r4905, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4888, 30;
	shr.b32 	%rhs, %r4888, 2;
	add.u32 	%r4907, %lhs, %rhs;
	}
	xor.b32  	%r4908, %r4907, %r4898;
	and.b32  	%r4909, %r4908, %r4897;
	xor.b32  	%r4910, %r4909, %r4898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4906, 5;
	shr.b32 	%rhs, %r4906, 27;
	add.u32 	%r4911, %lhs, %rhs;
	}
	add.s32 	%r4912, %r4276, %r4889;
	add.s32 	%r4913, %r4912, %r4911;
	add.s32 	%r4914, %r4913, %r4910;
	add.s32 	%r4915, %r4914, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4897, 30;
	shr.b32 	%rhs, %r4897, 2;
	add.u32 	%r4916, %lhs, %rhs;
	}
	xor.b32  	%r4917, %r4916, %r4907;
	and.b32  	%r4918, %r4917, %r4906;
	xor.b32  	%r4919, %r4918, %r4907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4915, 5;
	shr.b32 	%rhs, %r4915, 27;
	add.u32 	%r4920, %lhs, %rhs;
	}
	add.s32 	%r4921, %r4272, %r4898;
	add.s32 	%r4922, %r4921, %r4920;
	add.s32 	%r4923, %r4922, %r4919;
	add.s32 	%r4924, %r4923, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4906, 30;
	shr.b32 	%rhs, %r4906, 2;
	add.u32 	%r4925, %lhs, %rhs;
	}
	xor.b32  	%r4926, %r4300, %r4280;
	xor.b32  	%r4927, %r4926, %r4324;
	xor.b32  	%r4928, %r4927, %r4332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4928, 1;
	shr.b32 	%rhs, %r4928, 31;
	add.u32 	%r4929, %lhs, %rhs;
	}
	add.s32 	%r4930, %r4907, %r4929;
	xor.b32  	%r4931, %r4925, %r4916;
	and.b32  	%r4932, %r4931, %r4915;
	xor.b32  	%r4933, %r4932, %r4916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4924, 5;
	shr.b32 	%rhs, %r4924, 27;
	add.u32 	%r4934, %lhs, %rhs;
	}
	add.s32 	%r4935, %r4930, %r4934;
	add.s32 	%r4936, %r4935, %r4933;
	add.s32 	%r4937, %r4936, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4915, 30;
	shr.b32 	%rhs, %r4915, 2;
	add.u32 	%r4938, %lhs, %rhs;
	}
	xor.b32  	%r4939, %r4296, %r4276;
	xor.b32  	%r4940, %r4939, %r4320;
	xor.b32  	%r4941, %r4940, %r4328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4941, 1;
	shr.b32 	%rhs, %r4941, 31;
	add.u32 	%r4942, %lhs, %rhs;
	}
	add.s32 	%r4943, %r4916, %r4942;
	xor.b32  	%r4944, %r4938, %r4925;
	and.b32  	%r4945, %r4944, %r4924;
	xor.b32  	%r4946, %r4945, %r4925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4937, 5;
	shr.b32 	%rhs, %r4937, 27;
	add.u32 	%r4947, %lhs, %rhs;
	}
	add.s32 	%r4948, %r4943, %r4947;
	add.s32 	%r4949, %r4948, %r4946;
	add.s32 	%r4950, %r4949, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4924, 30;
	shr.b32 	%rhs, %r4924, 2;
	add.u32 	%r4951, %lhs, %rhs;
	}
	xor.b32  	%r4952, %r4292, %r4272;
	xor.b32  	%r4953, %r4952, %r4316;
	xor.b32  	%r4954, %r4953, %r4324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4954, 1;
	shr.b32 	%rhs, %r4954, 31;
	add.u32 	%r4955, %lhs, %rhs;
	}
	add.s32 	%r4956, %r4925, %r4955;
	xor.b32  	%r4957, %r4951, %r4938;
	and.b32  	%r4958, %r4957, %r4937;
	xor.b32  	%r4959, %r4958, %r4938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 5;
	shr.b32 	%rhs, %r4950, 27;
	add.u32 	%r4960, %lhs, %rhs;
	}
	add.s32 	%r4961, %r4956, %r4960;
	add.s32 	%r4962, %r4961, %r4959;
	add.s32 	%r4963, %r4962, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4937, 30;
	shr.b32 	%rhs, %r4937, 2;
	add.u32 	%r4964, %lhs, %rhs;
	}
	xor.b32  	%r4965, %r4312, %r4288;
	xor.b32  	%r4966, %r4965, %r4320;
	xor.b32  	%r4967, %r4966, %r4929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4967, 1;
	shr.b32 	%rhs, %r4967, 31;
	add.u32 	%r4968, %lhs, %rhs;
	}
	add.s32 	%r4969, %r4938, %r4968;
	xor.b32  	%r4970, %r4964, %r4951;
	and.b32  	%r4971, %r4970, %r4950;
	xor.b32  	%r4972, %r4971, %r4951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4963, 5;
	shr.b32 	%rhs, %r4963, 27;
	add.u32 	%r4973, %lhs, %rhs;
	}
	add.s32 	%r4974, %r4969, %r4973;
	add.s32 	%r4975, %r4974, %r4972;
	add.s32 	%r4976, %r4975, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 30;
	shr.b32 	%rhs, %r4950, 2;
	add.u32 	%r4977, %lhs, %rhs;
	}
	xor.b32  	%r4978, %r4308, %r4284;
	xor.b32  	%r4979, %r4978, %r4316;
	xor.b32  	%r4980, %r4979, %r4942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4980, 1;
	shr.b32 	%rhs, %r4980, 31;
	add.u32 	%r4981, %lhs, %rhs;
	}
	add.s32 	%r4982, %r4951, %r4981;
	xor.b32  	%r4983, %r4963, %r4964;
	xor.b32  	%r4984, %r4983, %r4977;
	add.s32 	%r4985, %r4982, %r4984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4976, 5;
	shr.b32 	%rhs, %r4976, 27;
	add.u32 	%r4986, %lhs, %rhs;
	}
	add.s32 	%r4987, %r4985, %r4986;
	add.s32 	%r4988, %r4987, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4963, 30;
	shr.b32 	%rhs, %r4963, 2;
	add.u32 	%r4989, %lhs, %rhs;
	}
	xor.b32  	%r4990, %r4304, %r4280;
	xor.b32  	%r4991, %r4990, %r4312;
	xor.b32  	%r4992, %r4991, %r4955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4992, 1;
	shr.b32 	%rhs, %r4992, 31;
	add.u32 	%r4993, %lhs, %rhs;
	}
	add.s32 	%r4994, %r4964, %r4993;
	xor.b32  	%r4995, %r4976, %r4977;
	xor.b32  	%r4996, %r4995, %r4989;
	add.s32 	%r4997, %r4994, %r4996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4988, 5;
	shr.b32 	%rhs, %r4988, 27;
	add.u32 	%r4998, %lhs, %rhs;
	}
	add.s32 	%r4999, %r4997, %r4998;
	add.s32 	%r5000, %r4999, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4976, 30;
	shr.b32 	%rhs, %r4976, 2;
	add.u32 	%r5001, %lhs, %rhs;
	}
	xor.b32  	%r5002, %r4300, %r4276;
	xor.b32  	%r5003, %r5002, %r4308;
	xor.b32  	%r5004, %r5003, %r4968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5004, 1;
	shr.b32 	%rhs, %r5004, 31;
	add.u32 	%r5005, %lhs, %rhs;
	}
	add.s32 	%r5006, %r4977, %r5005;
	xor.b32  	%r5007, %r4988, %r4989;
	xor.b32  	%r5008, %r5007, %r5001;
	add.s32 	%r5009, %r5006, %r5008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5000, 5;
	shr.b32 	%rhs, %r5000, 27;
	add.u32 	%r5010, %lhs, %rhs;
	}
	add.s32 	%r5011, %r5009, %r5010;
	add.s32 	%r5012, %r5011, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4988, 30;
	shr.b32 	%rhs, %r4988, 2;
	add.u32 	%r5013, %lhs, %rhs;
	}
	xor.b32  	%r5014, %r4296, %r4272;
	xor.b32  	%r5015, %r5014, %r4304;
	xor.b32  	%r5016, %r5015, %r4981;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5016, 1;
	shr.b32 	%rhs, %r5016, 31;
	add.u32 	%r5017, %lhs, %rhs;
	}
	add.s32 	%r5018, %r4989, %r5017;
	xor.b32  	%r5019, %r5000, %r5001;
	xor.b32  	%r5020, %r5019, %r5013;
	add.s32 	%r5021, %r5018, %r5020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5012, 5;
	shr.b32 	%rhs, %r5012, 27;
	add.u32 	%r5022, %lhs, %rhs;
	}
	add.s32 	%r5023, %r5021, %r5022;
	add.s32 	%r5024, %r5023, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5000, 30;
	shr.b32 	%rhs, %r5000, 2;
	add.u32 	%r5025, %lhs, %rhs;
	}
	xor.b32  	%r5026, %r4300, %r4292;
	xor.b32  	%r5027, %r5026, %r4929;
	xor.b32  	%r5028, %r5027, %r4993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5028, 1;
	shr.b32 	%rhs, %r5028, 31;
	add.u32 	%r5029, %lhs, %rhs;
	}
	add.s32 	%r5030, %r5001, %r5029;
	xor.b32  	%r5031, %r5012, %r5013;
	xor.b32  	%r5032, %r5031, %r5025;
	add.s32 	%r5033, %r5030, %r5032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 5;
	shr.b32 	%rhs, %r5024, 27;
	add.u32 	%r5034, %lhs, %rhs;
	}
	add.s32 	%r5035, %r5033, %r5034;
	add.s32 	%r5036, %r5035, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5012, 30;
	shr.b32 	%rhs, %r5012, 2;
	add.u32 	%r5037, %lhs, %rhs;
	}
	xor.b32  	%r5038, %r4296, %r4288;
	xor.b32  	%r5039, %r5038, %r4942;
	xor.b32  	%r5040, %r5039, %r5005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 1;
	shr.b32 	%rhs, %r5040, 31;
	add.u32 	%r5041, %lhs, %rhs;
	}
	add.s32 	%r5042, %r5013, %r5041;
	xor.b32  	%r5043, %r5024, %r5025;
	xor.b32  	%r5044, %r5043, %r5037;
	add.s32 	%r5045, %r5042, %r5044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5036, 5;
	shr.b32 	%rhs, %r5036, 27;
	add.u32 	%r5046, %lhs, %rhs;
	}
	add.s32 	%r5047, %r5045, %r5046;
	add.s32 	%r5048, %r5047, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 30;
	shr.b32 	%rhs, %r5024, 2;
	add.u32 	%r5049, %lhs, %rhs;
	}
	xor.b32  	%r5050, %r4292, %r4284;
	xor.b32  	%r5051, %r5050, %r4955;
	xor.b32  	%r5052, %r5051, %r5017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5052, 1;
	shr.b32 	%rhs, %r5052, 31;
	add.u32 	%r5053, %lhs, %rhs;
	}
	add.s32 	%r5054, %r5025, %r5053;
	xor.b32  	%r5055, %r5036, %r5037;
	xor.b32  	%r5056, %r5055, %r5049;
	add.s32 	%r5057, %r5054, %r5056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5048, 5;
	shr.b32 	%rhs, %r5048, 27;
	add.u32 	%r5058, %lhs, %rhs;
	}
	add.s32 	%r5059, %r5057, %r5058;
	add.s32 	%r5060, %r5059, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5036, 30;
	shr.b32 	%rhs, %r5036, 2;
	add.u32 	%r5061, %lhs, %rhs;
	}
	xor.b32  	%r5062, %r4288, %r4280;
	xor.b32  	%r5063, %r5062, %r4968;
	xor.b32  	%r5064, %r5063, %r5029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5064, 1;
	shr.b32 	%rhs, %r5064, 31;
	add.u32 	%r5065, %lhs, %rhs;
	}
	add.s32 	%r5066, %r5037, %r5065;
	xor.b32  	%r5067, %r5048, %r5049;
	xor.b32  	%r5068, %r5067, %r5061;
	add.s32 	%r5069, %r5066, %r5068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5060, 5;
	shr.b32 	%rhs, %r5060, 27;
	add.u32 	%r5070, %lhs, %rhs;
	}
	add.s32 	%r5071, %r5069, %r5070;
	add.s32 	%r5072, %r5071, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5048, 30;
	shr.b32 	%rhs, %r5048, 2;
	add.u32 	%r5073, %lhs, %rhs;
	}
	xor.b32  	%r5074, %r4284, %r4276;
	xor.b32  	%r5075, %r5074, %r4981;
	xor.b32  	%r5076, %r5075, %r5041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5076, 1;
	shr.b32 	%rhs, %r5076, 31;
	add.u32 	%r5077, %lhs, %rhs;
	}
	add.s32 	%r5078, %r5049, %r5077;
	xor.b32  	%r5079, %r5060, %r5061;
	xor.b32  	%r5080, %r5079, %r5073;
	add.s32 	%r5081, %r5078, %r5080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5072, 5;
	shr.b32 	%rhs, %r5072, 27;
	add.u32 	%r5082, %lhs, %rhs;
	}
	add.s32 	%r5083, %r5081, %r5082;
	add.s32 	%r5084, %r5083, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5060, 30;
	shr.b32 	%rhs, %r5060, 2;
	add.u32 	%r5085, %lhs, %rhs;
	}
	xor.b32  	%r5086, %r4280, %r4272;
	xor.b32  	%r5087, %r5086, %r4993;
	xor.b32  	%r5088, %r5087, %r5053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5088, 1;
	shr.b32 	%rhs, %r5088, 31;
	add.u32 	%r5089, %lhs, %rhs;
	}
	add.s32 	%r5090, %r5061, %r5089;
	xor.b32  	%r5091, %r5072, %r5073;
	xor.b32  	%r5092, %r5091, %r5085;
	add.s32 	%r5093, %r5090, %r5092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5084, 5;
	shr.b32 	%rhs, %r5084, 27;
	add.u32 	%r5094, %lhs, %rhs;
	}
	add.s32 	%r5095, %r5093, %r5094;
	add.s32 	%r5096, %r5095, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5072, 30;
	shr.b32 	%rhs, %r5072, 2;
	add.u32 	%r5097, %lhs, %rhs;
	}
	xor.b32  	%r5098, %r4929, %r4276;
	xor.b32  	%r5099, %r5098, %r5005;
	xor.b32  	%r5100, %r5099, %r5065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5100, 1;
	shr.b32 	%rhs, %r5100, 31;
	add.u32 	%r5101, %lhs, %rhs;
	}
	add.s32 	%r5102, %r5073, %r5101;
	xor.b32  	%r5103, %r5084, %r5085;
	xor.b32  	%r5104, %r5103, %r5097;
	add.s32 	%r5105, %r5102, %r5104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5096, 5;
	shr.b32 	%rhs, %r5096, 27;
	add.u32 	%r5106, %lhs, %rhs;
	}
	add.s32 	%r5107, %r5105, %r5106;
	add.s32 	%r5108, %r5107, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5084, 30;
	shr.b32 	%rhs, %r5084, 2;
	add.u32 	%r5109, %lhs, %rhs;
	}
	xor.b32  	%r5110, %r4942, %r4272;
	xor.b32  	%r5111, %r5110, %r5017;
	xor.b32  	%r5112, %r5111, %r5077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5112, 1;
	shr.b32 	%rhs, %r5112, 31;
	add.u32 	%r5113, %lhs, %rhs;
	}
	add.s32 	%r5114, %r5085, %r5113;
	xor.b32  	%r5115, %r5096, %r5097;
	xor.b32  	%r5116, %r5115, %r5109;
	add.s32 	%r5117, %r5114, %r5116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5108, 5;
	shr.b32 	%rhs, %r5108, 27;
	add.u32 	%r5118, %lhs, %rhs;
	}
	add.s32 	%r5119, %r5117, %r5118;
	add.s32 	%r5120, %r5119, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5096, 30;
	shr.b32 	%rhs, %r5096, 2;
	add.u32 	%r5121, %lhs, %rhs;
	}
	xor.b32  	%r5122, %r4955, %r4929;
	xor.b32  	%r5123, %r5122, %r5029;
	xor.b32  	%r5124, %r5123, %r5089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5124, 1;
	shr.b32 	%rhs, %r5124, 31;
	add.u32 	%r5125, %lhs, %rhs;
	}
	add.s32 	%r5126, %r5097, %r5125;
	xor.b32  	%r5127, %r5108, %r5109;
	xor.b32  	%r5128, %r5127, %r5121;
	add.s32 	%r5129, %r5126, %r5128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5120, 5;
	shr.b32 	%rhs, %r5120, 27;
	add.u32 	%r5130, %lhs, %rhs;
	}
	add.s32 	%r5131, %r5129, %r5130;
	add.s32 	%r5132, %r5131, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5108, 30;
	shr.b32 	%rhs, %r5108, 2;
	add.u32 	%r5133, %lhs, %rhs;
	}
	xor.b32  	%r5134, %r4968, %r4942;
	xor.b32  	%r5135, %r5134, %r5041;
	xor.b32  	%r5136, %r5135, %r5101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5136, 1;
	shr.b32 	%rhs, %r5136, 31;
	add.u32 	%r5137, %lhs, %rhs;
	}
	add.s32 	%r5138, %r5109, %r5137;
	xor.b32  	%r5139, %r5120, %r5121;
	xor.b32  	%r5140, %r5139, %r5133;
	add.s32 	%r5141, %r5138, %r5140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5132, 5;
	shr.b32 	%rhs, %r5132, 27;
	add.u32 	%r5142, %lhs, %rhs;
	}
	add.s32 	%r5143, %r5141, %r5142;
	add.s32 	%r5144, %r5143, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5120, 30;
	shr.b32 	%rhs, %r5120, 2;
	add.u32 	%r5145, %lhs, %rhs;
	}
	xor.b32  	%r5146, %r4981, %r4955;
	xor.b32  	%r5147, %r5146, %r5053;
	xor.b32  	%r5148, %r5147, %r5113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5148, 1;
	shr.b32 	%rhs, %r5148, 31;
	add.u32 	%r5149, %lhs, %rhs;
	}
	add.s32 	%r5150, %r5121, %r5149;
	xor.b32  	%r5151, %r5132, %r5133;
	xor.b32  	%r5152, %r5151, %r5145;
	add.s32 	%r5153, %r5150, %r5152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5144, 5;
	shr.b32 	%rhs, %r5144, 27;
	add.u32 	%r5154, %lhs, %rhs;
	}
	add.s32 	%r5155, %r5153, %r5154;
	add.s32 	%r5156, %r5155, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5132, 30;
	shr.b32 	%rhs, %r5132, 2;
	add.u32 	%r5157, %lhs, %rhs;
	}
	xor.b32  	%r5158, %r4993, %r4968;
	xor.b32  	%r5159, %r5158, %r5065;
	xor.b32  	%r5160, %r5159, %r5125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5160, 1;
	shr.b32 	%rhs, %r5160, 31;
	add.u32 	%r5161, %lhs, %rhs;
	}
	add.s32 	%r5162, %r5133, %r5161;
	xor.b32  	%r5163, %r5144, %r5145;
	xor.b32  	%r5164, %r5163, %r5157;
	add.s32 	%r5165, %r5162, %r5164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5156, 5;
	shr.b32 	%rhs, %r5156, 27;
	add.u32 	%r5166, %lhs, %rhs;
	}
	add.s32 	%r5167, %r5165, %r5166;
	add.s32 	%r5168, %r5167, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5144, 30;
	shr.b32 	%rhs, %r5144, 2;
	add.u32 	%r5169, %lhs, %rhs;
	}
	xor.b32  	%r5170, %r5005, %r4981;
	xor.b32  	%r5171, %r5170, %r5077;
	xor.b32  	%r5172, %r5171, %r5137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5172, 1;
	shr.b32 	%rhs, %r5172, 31;
	add.u32 	%r5173, %lhs, %rhs;
	}
	add.s32 	%r5174, %r5145, %r5173;
	xor.b32  	%r5175, %r5156, %r5157;
	xor.b32  	%r5176, %r5175, %r5169;
	add.s32 	%r5177, %r5174, %r5176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5168, 5;
	shr.b32 	%rhs, %r5168, 27;
	add.u32 	%r5178, %lhs, %rhs;
	}
	add.s32 	%r5179, %r5177, %r5178;
	add.s32 	%r5180, %r5179, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5156, 30;
	shr.b32 	%rhs, %r5156, 2;
	add.u32 	%r5181, %lhs, %rhs;
	}
	xor.b32  	%r5182, %r5017, %r4993;
	xor.b32  	%r5183, %r5182, %r5089;
	xor.b32  	%r5184, %r5183, %r5149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5184, 1;
	shr.b32 	%rhs, %r5184, 31;
	add.u32 	%r5185, %lhs, %rhs;
	}
	add.s32 	%r5186, %r5157, %r5185;
	xor.b32  	%r5187, %r5168, %r5169;
	xor.b32  	%r5188, %r5187, %r5181;
	add.s32 	%r5189, %r5186, %r5188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5180, 5;
	shr.b32 	%rhs, %r5180, 27;
	add.u32 	%r5190, %lhs, %rhs;
	}
	add.s32 	%r5191, %r5189, %r5190;
	add.s32 	%r5192, %r5191, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5168, 30;
	shr.b32 	%rhs, %r5168, 2;
	add.u32 	%r5193, %lhs, %rhs;
	}
	xor.b32  	%r5194, %r5029, %r5005;
	xor.b32  	%r5195, %r5194, %r5101;
	xor.b32  	%r5196, %r5195, %r5161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5196, 1;
	shr.b32 	%rhs, %r5196, 31;
	add.u32 	%r5197, %lhs, %rhs;
	}
	add.s32 	%r5198, %r5169, %r5197;
	xor.b32  	%r5199, %r5180, %r5181;
	xor.b32  	%r5200, %r5199, %r5193;
	add.s32 	%r5201, %r5198, %r5200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5192, 5;
	shr.b32 	%rhs, %r5192, 27;
	add.u32 	%r5202, %lhs, %rhs;
	}
	add.s32 	%r5203, %r5201, %r5202;
	add.s32 	%r5204, %r5203, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5180, 30;
	shr.b32 	%rhs, %r5180, 2;
	add.u32 	%r5205, %lhs, %rhs;
	}
	xor.b32  	%r5206, %r5041, %r5017;
	xor.b32  	%r5207, %r5206, %r5113;
	xor.b32  	%r5208, %r5207, %r5173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5208, 1;
	shr.b32 	%rhs, %r5208, 31;
	add.u32 	%r5209, %lhs, %rhs;
	}
	add.s32 	%r5210, %r5181, %r5209;
	xor.b32  	%r5211, %r5192, %r5193;
	xor.b32  	%r5212, %r5211, %r5205;
	add.s32 	%r5213, %r5210, %r5212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5204, 5;
	shr.b32 	%rhs, %r5204, 27;
	add.u32 	%r5214, %lhs, %rhs;
	}
	add.s32 	%r5215, %r5213, %r5214;
	add.s32 	%r5216, %r5215, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5192, 30;
	shr.b32 	%rhs, %r5192, 2;
	add.u32 	%r5217, %lhs, %rhs;
	}
	xor.b32  	%r5218, %r5053, %r5029;
	xor.b32  	%r5219, %r5218, %r5125;
	xor.b32  	%r5220, %r5219, %r5185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5220, 1;
	shr.b32 	%rhs, %r5220, 31;
	add.u32 	%r5221, %lhs, %rhs;
	}
	add.s32 	%r5222, %r5193, %r5221;
	xor.b32  	%r5223, %r5204, %r5205;
	xor.b32  	%r5224, %r5217, %r5204;
	and.b32  	%r5225, %r5224, %r5223;
	xor.b32  	%r5226, %r5225, %r5204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5216, 5;
	shr.b32 	%rhs, %r5216, 27;
	add.u32 	%r5227, %lhs, %rhs;
	}
	add.s32 	%r5228, %r5222, %r5227;
	add.s32 	%r5229, %r5228, %r5226;
	add.s32 	%r5230, %r5229, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5204, 30;
	shr.b32 	%rhs, %r5204, 2;
	add.u32 	%r5231, %lhs, %rhs;
	}
	xor.b32  	%r5232, %r5065, %r5041;
	xor.b32  	%r5233, %r5232, %r5137;
	xor.b32  	%r5234, %r5233, %r5197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5234, 1;
	shr.b32 	%rhs, %r5234, 31;
	add.u32 	%r5235, %lhs, %rhs;
	}
	add.s32 	%r5236, %r5205, %r5235;
	xor.b32  	%r5237, %r5216, %r5217;
	xor.b32  	%r5238, %r5231, %r5216;
	and.b32  	%r5239, %r5238, %r5237;
	xor.b32  	%r5240, %r5239, %r5216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5230, 5;
	shr.b32 	%rhs, %r5230, 27;
	add.u32 	%r5241, %lhs, %rhs;
	}
	add.s32 	%r5242, %r5236, %r5241;
	add.s32 	%r5243, %r5242, %r5240;
	add.s32 	%r5244, %r5243, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5216, 30;
	shr.b32 	%rhs, %r5216, 2;
	add.u32 	%r5245, %lhs, %rhs;
	}
	xor.b32  	%r5246, %r5077, %r5053;
	xor.b32  	%r5247, %r5246, %r5149;
	xor.b32  	%r5248, %r5247, %r5209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5248, 1;
	shr.b32 	%rhs, %r5248, 31;
	add.u32 	%r5249, %lhs, %rhs;
	}
	add.s32 	%r5250, %r5217, %r5249;
	xor.b32  	%r5251, %r5230, %r5231;
	xor.b32  	%r5252, %r5245, %r5230;
	and.b32  	%r5253, %r5252, %r5251;
	xor.b32  	%r5254, %r5253, %r5230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5244, 5;
	shr.b32 	%rhs, %r5244, 27;
	add.u32 	%r5255, %lhs, %rhs;
	}
	add.s32 	%r5256, %r5250, %r5255;
	add.s32 	%r5257, %r5256, %r5254;
	add.s32 	%r5258, %r5257, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5230, 30;
	shr.b32 	%rhs, %r5230, 2;
	add.u32 	%r5259, %lhs, %rhs;
	}
	xor.b32  	%r5260, %r5089, %r5065;
	xor.b32  	%r5261, %r5260, %r5161;
	xor.b32  	%r5262, %r5261, %r5221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5262, 1;
	shr.b32 	%rhs, %r5262, 31;
	add.u32 	%r5263, %lhs, %rhs;
	}
	add.s32 	%r5264, %r5231, %r5263;
	xor.b32  	%r5265, %r5244, %r5245;
	xor.b32  	%r5266, %r5259, %r5244;
	and.b32  	%r5267, %r5266, %r5265;
	xor.b32  	%r5268, %r5267, %r5244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5258, 5;
	shr.b32 	%rhs, %r5258, 27;
	add.u32 	%r5269, %lhs, %rhs;
	}
	add.s32 	%r5270, %r5264, %r5269;
	add.s32 	%r5271, %r5270, %r5268;
	add.s32 	%r5272, %r5271, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5244, 30;
	shr.b32 	%rhs, %r5244, 2;
	add.u32 	%r5273, %lhs, %rhs;
	}
	xor.b32  	%r5274, %r5101, %r5077;
	xor.b32  	%r5275, %r5274, %r5173;
	xor.b32  	%r5276, %r5275, %r5235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 1;
	shr.b32 	%rhs, %r5276, 31;
	add.u32 	%r5277, %lhs, %rhs;
	}
	add.s32 	%r5278, %r5245, %r5277;
	xor.b32  	%r5279, %r5258, %r5259;
	xor.b32  	%r5280, %r5273, %r5258;
	and.b32  	%r5281, %r5280, %r5279;
	xor.b32  	%r5282, %r5281, %r5258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5272, 5;
	shr.b32 	%rhs, %r5272, 27;
	add.u32 	%r5283, %lhs, %rhs;
	}
	add.s32 	%r5284, %r5278, %r5283;
	add.s32 	%r5285, %r5284, %r5282;
	add.s32 	%r5286, %r5285, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5258, 30;
	shr.b32 	%rhs, %r5258, 2;
	add.u32 	%r5287, %lhs, %rhs;
	}
	xor.b32  	%r5288, %r5113, %r5089;
	xor.b32  	%r5289, %r5288, %r5185;
	xor.b32  	%r5290, %r5289, %r5249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5290, 1;
	shr.b32 	%rhs, %r5290, 31;
	add.u32 	%r5291, %lhs, %rhs;
	}
	add.s32 	%r5292, %r5259, %r5291;
	xor.b32  	%r5293, %r5272, %r5273;
	xor.b32  	%r5294, %r5287, %r5272;
	and.b32  	%r5295, %r5294, %r5293;
	xor.b32  	%r5296, %r5295, %r5272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5286, 5;
	shr.b32 	%rhs, %r5286, 27;
	add.u32 	%r5297, %lhs, %rhs;
	}
	add.s32 	%r5298, %r5292, %r5297;
	add.s32 	%r5299, %r5298, %r5296;
	add.s32 	%r5300, %r5299, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5272, 30;
	shr.b32 	%rhs, %r5272, 2;
	add.u32 	%r5301, %lhs, %rhs;
	}
	xor.b32  	%r5302, %r5125, %r5101;
	xor.b32  	%r5303, %r5302, %r5197;
	xor.b32  	%r5304, %r5303, %r5263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5304, 1;
	shr.b32 	%rhs, %r5304, 31;
	add.u32 	%r5305, %lhs, %rhs;
	}
	add.s32 	%r5306, %r5273, %r5305;
	xor.b32  	%r5307, %r5286, %r5287;
	xor.b32  	%r5308, %r5301, %r5286;
	and.b32  	%r5309, %r5308, %r5307;
	xor.b32  	%r5310, %r5309, %r5286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5300, 5;
	shr.b32 	%rhs, %r5300, 27;
	add.u32 	%r5311, %lhs, %rhs;
	}
	add.s32 	%r5312, %r5306, %r5311;
	add.s32 	%r5313, %r5312, %r5310;
	add.s32 	%r5314, %r5313, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5286, 30;
	shr.b32 	%rhs, %r5286, 2;
	add.u32 	%r5315, %lhs, %rhs;
	}
	xor.b32  	%r5316, %r5137, %r5113;
	xor.b32  	%r5317, %r5316, %r5209;
	xor.b32  	%r5318, %r5317, %r5277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5318, 1;
	shr.b32 	%rhs, %r5318, 31;
	add.u32 	%r5319, %lhs, %rhs;
	}
	add.s32 	%r5320, %r5287, %r5319;
	xor.b32  	%r5321, %r5300, %r5301;
	xor.b32  	%r5322, %r5315, %r5300;
	and.b32  	%r5323, %r5322, %r5321;
	xor.b32  	%r5324, %r5323, %r5300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5314, 5;
	shr.b32 	%rhs, %r5314, 27;
	add.u32 	%r5325, %lhs, %rhs;
	}
	add.s32 	%r5326, %r5320, %r5325;
	add.s32 	%r5327, %r5326, %r5324;
	add.s32 	%r5328, %r5327, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5300, 30;
	shr.b32 	%rhs, %r5300, 2;
	add.u32 	%r5329, %lhs, %rhs;
	}
	xor.b32  	%r5330, %r5149, %r5125;
	xor.b32  	%r5331, %r5330, %r5221;
	xor.b32  	%r5332, %r5331, %r5291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5332, 1;
	shr.b32 	%rhs, %r5332, 31;
	add.u32 	%r5333, %lhs, %rhs;
	}
	add.s32 	%r5334, %r5301, %r5333;
	xor.b32  	%r5335, %r5314, %r5315;
	xor.b32  	%r5336, %r5329, %r5314;
	and.b32  	%r5337, %r5336, %r5335;
	xor.b32  	%r5338, %r5337, %r5314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5328, 5;
	shr.b32 	%rhs, %r5328, 27;
	add.u32 	%r5339, %lhs, %rhs;
	}
	add.s32 	%r5340, %r5334, %r5339;
	add.s32 	%r5341, %r5340, %r5338;
	add.s32 	%r5342, %r5341, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5314, 30;
	shr.b32 	%rhs, %r5314, 2;
	add.u32 	%r5343, %lhs, %rhs;
	}
	xor.b32  	%r5344, %r5161, %r5137;
	xor.b32  	%r5345, %r5344, %r5235;
	xor.b32  	%r5346, %r5345, %r5305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5346, 1;
	shr.b32 	%rhs, %r5346, 31;
	add.u32 	%r5347, %lhs, %rhs;
	}
	add.s32 	%r5348, %r5315, %r5347;
	xor.b32  	%r5349, %r5328, %r5329;
	xor.b32  	%r5350, %r5343, %r5328;
	and.b32  	%r5351, %r5350, %r5349;
	xor.b32  	%r5352, %r5351, %r5328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5342, 5;
	shr.b32 	%rhs, %r5342, 27;
	add.u32 	%r5353, %lhs, %rhs;
	}
	add.s32 	%r5354, %r5348, %r5353;
	add.s32 	%r5355, %r5354, %r5352;
	add.s32 	%r5356, %r5355, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5328, 30;
	shr.b32 	%rhs, %r5328, 2;
	add.u32 	%r5357, %lhs, %rhs;
	}
	xor.b32  	%r5358, %r5173, %r5149;
	xor.b32  	%r5359, %r5358, %r5249;
	xor.b32  	%r5360, %r5359, %r5319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5360, 1;
	shr.b32 	%rhs, %r5360, 31;
	add.u32 	%r5361, %lhs, %rhs;
	}
	add.s32 	%r5362, %r5329, %r5361;
	xor.b32  	%r5363, %r5342, %r5343;
	xor.b32  	%r5364, %r5357, %r5342;
	and.b32  	%r5365, %r5364, %r5363;
	xor.b32  	%r5366, %r5365, %r5342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5356, 5;
	shr.b32 	%rhs, %r5356, 27;
	add.u32 	%r5367, %lhs, %rhs;
	}
	add.s32 	%r5368, %r5362, %r5367;
	add.s32 	%r5369, %r5368, %r5366;
	add.s32 	%r5370, %r5369, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5342, 30;
	shr.b32 	%rhs, %r5342, 2;
	add.u32 	%r5371, %lhs, %rhs;
	}
	xor.b32  	%r5372, %r5185, %r5161;
	xor.b32  	%r5373, %r5372, %r5263;
	xor.b32  	%r5374, %r5373, %r5333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5374, 1;
	shr.b32 	%rhs, %r5374, 31;
	add.u32 	%r5375, %lhs, %rhs;
	}
	add.s32 	%r5376, %r5343, %r5375;
	xor.b32  	%r5377, %r5356, %r5357;
	xor.b32  	%r5378, %r5371, %r5356;
	and.b32  	%r5379, %r5378, %r5377;
	xor.b32  	%r5380, %r5379, %r5356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5370, 5;
	shr.b32 	%rhs, %r5370, 27;
	add.u32 	%r5381, %lhs, %rhs;
	}
	add.s32 	%r5382, %r5376, %r5381;
	add.s32 	%r5383, %r5382, %r5380;
	add.s32 	%r5384, %r5383, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5356, 30;
	shr.b32 	%rhs, %r5356, 2;
	add.u32 	%r5385, %lhs, %rhs;
	}
	xor.b32  	%r5386, %r5197, %r5173;
	xor.b32  	%r5387, %r5386, %r5277;
	xor.b32  	%r5388, %r5387, %r5347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5388, 1;
	shr.b32 	%rhs, %r5388, 31;
	add.u32 	%r5389, %lhs, %rhs;
	}
	add.s32 	%r5390, %r5357, %r5389;
	xor.b32  	%r5391, %r5370, %r5371;
	xor.b32  	%r5392, %r5385, %r5370;
	and.b32  	%r5393, %r5392, %r5391;
	xor.b32  	%r5394, %r5393, %r5370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5384, 5;
	shr.b32 	%rhs, %r5384, 27;
	add.u32 	%r5395, %lhs, %rhs;
	}
	add.s32 	%r5396, %r5390, %r5395;
	add.s32 	%r5397, %r5396, %r5394;
	add.s32 	%r5398, %r5397, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5370, 30;
	shr.b32 	%rhs, %r5370, 2;
	add.u32 	%r5399, %lhs, %rhs;
	}
	xor.b32  	%r5400, %r5209, %r5185;
	xor.b32  	%r5401, %r5400, %r5291;
	xor.b32  	%r5402, %r5401, %r5361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5402, 1;
	shr.b32 	%rhs, %r5402, 31;
	add.u32 	%r5403, %lhs, %rhs;
	}
	add.s32 	%r5404, %r5371, %r5403;
	xor.b32  	%r5405, %r5384, %r5385;
	xor.b32  	%r5406, %r5399, %r5384;
	and.b32  	%r5407, %r5406, %r5405;
	xor.b32  	%r5408, %r5407, %r5384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5398, 5;
	shr.b32 	%rhs, %r5398, 27;
	add.u32 	%r5409, %lhs, %rhs;
	}
	add.s32 	%r5410, %r5404, %r5409;
	add.s32 	%r5411, %r5410, %r5408;
	add.s32 	%r5412, %r5411, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5384, 30;
	shr.b32 	%rhs, %r5384, 2;
	add.u32 	%r5413, %lhs, %rhs;
	}
	xor.b32  	%r5414, %r5221, %r5197;
	xor.b32  	%r5415, %r5414, %r5305;
	xor.b32  	%r5416, %r5415, %r5375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5416, 1;
	shr.b32 	%rhs, %r5416, 31;
	add.u32 	%r5417, %lhs, %rhs;
	}
	add.s32 	%r5418, %r5385, %r5417;
	xor.b32  	%r5419, %r5398, %r5399;
	xor.b32  	%r5420, %r5413, %r5398;
	and.b32  	%r5421, %r5420, %r5419;
	xor.b32  	%r5422, %r5421, %r5398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5412, 5;
	shr.b32 	%rhs, %r5412, 27;
	add.u32 	%r5423, %lhs, %rhs;
	}
	add.s32 	%r5424, %r5418, %r5423;
	add.s32 	%r5425, %r5424, %r5422;
	add.s32 	%r5426, %r5425, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5398, 30;
	shr.b32 	%rhs, %r5398, 2;
	add.u32 	%r5427, %lhs, %rhs;
	}
	xor.b32  	%r5428, %r5235, %r5209;
	xor.b32  	%r5429, %r5428, %r5319;
	xor.b32  	%r5430, %r5429, %r5389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5430, 1;
	shr.b32 	%rhs, %r5430, 31;
	add.u32 	%r5431, %lhs, %rhs;
	}
	add.s32 	%r5432, %r5399, %r5431;
	xor.b32  	%r5433, %r5412, %r5413;
	xor.b32  	%r5434, %r5427, %r5412;
	and.b32  	%r5435, %r5434, %r5433;
	xor.b32  	%r5436, %r5435, %r5412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5426, 5;
	shr.b32 	%rhs, %r5426, 27;
	add.u32 	%r5437, %lhs, %rhs;
	}
	add.s32 	%r5438, %r5432, %r5437;
	add.s32 	%r5439, %r5438, %r5436;
	add.s32 	%r5440, %r5439, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5412, 30;
	shr.b32 	%rhs, %r5412, 2;
	add.u32 	%r5441, %lhs, %rhs;
	}
	xor.b32  	%r5442, %r5249, %r5221;
	xor.b32  	%r5443, %r5442, %r5333;
	xor.b32  	%r5444, %r5443, %r5403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5444, 1;
	shr.b32 	%rhs, %r5444, 31;
	add.u32 	%r5445, %lhs, %rhs;
	}
	add.s32 	%r5446, %r5413, %r5445;
	xor.b32  	%r5447, %r5426, %r5427;
	xor.b32  	%r5448, %r5441, %r5426;
	and.b32  	%r5449, %r5448, %r5447;
	xor.b32  	%r5450, %r5449, %r5426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5440, 5;
	shr.b32 	%rhs, %r5440, 27;
	add.u32 	%r5451, %lhs, %rhs;
	}
	add.s32 	%r5452, %r5446, %r5451;
	add.s32 	%r5453, %r5452, %r5450;
	add.s32 	%r5454, %r5453, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5426, 30;
	shr.b32 	%rhs, %r5426, 2;
	add.u32 	%r5455, %lhs, %rhs;
	}
	xor.b32  	%r5456, %r5263, %r5235;
	xor.b32  	%r5457, %r5456, %r5347;
	xor.b32  	%r5458, %r5457, %r5417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5458, 1;
	shr.b32 	%rhs, %r5458, 31;
	add.u32 	%r5459, %lhs, %rhs;
	}
	add.s32 	%r5460, %r5427, %r5459;
	xor.b32  	%r5461, %r5440, %r5441;
	xor.b32  	%r5462, %r5455, %r5440;
	and.b32  	%r5463, %r5462, %r5461;
	xor.b32  	%r5464, %r5463, %r5440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5454, 5;
	shr.b32 	%rhs, %r5454, 27;
	add.u32 	%r5465, %lhs, %rhs;
	}
	add.s32 	%r5466, %r5460, %r5465;
	add.s32 	%r5467, %r5466, %r5464;
	add.s32 	%r5468, %r5467, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5440, 30;
	shr.b32 	%rhs, %r5440, 2;
	add.u32 	%r5469, %lhs, %rhs;
	}
	xor.b32  	%r5470, %r5277, %r5249;
	xor.b32  	%r5471, %r5470, %r5361;
	xor.b32  	%r5472, %r5471, %r5431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5472, 1;
	shr.b32 	%rhs, %r5472, 31;
	add.u32 	%r5473, %lhs, %rhs;
	}
	add.s32 	%r5474, %r5441, %r5473;
	xor.b32  	%r5475, %r5454, %r5455;
	xor.b32  	%r5476, %r5469, %r5454;
	and.b32  	%r5477, %r5476, %r5475;
	xor.b32  	%r5478, %r5477, %r5454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5468, 5;
	shr.b32 	%rhs, %r5468, 27;
	add.u32 	%r5479, %lhs, %rhs;
	}
	add.s32 	%r5480, %r5474, %r5479;
	add.s32 	%r5481, %r5480, %r5478;
	add.s32 	%r5482, %r5481, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5454, 30;
	shr.b32 	%rhs, %r5454, 2;
	add.u32 	%r5483, %lhs, %rhs;
	}
	xor.b32  	%r5484, %r5291, %r5263;
	xor.b32  	%r5485, %r5484, %r5375;
	xor.b32  	%r5486, %r5485, %r5445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5486, 1;
	shr.b32 	%rhs, %r5486, 31;
	add.u32 	%r5487, %lhs, %rhs;
	}
	add.s32 	%r5488, %r5455, %r5487;
	xor.b32  	%r5489, %r5468, %r5469;
	xor.b32  	%r5490, %r5483, %r5468;
	and.b32  	%r5491, %r5490, %r5489;
	xor.b32  	%r5492, %r5491, %r5468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5482, 5;
	shr.b32 	%rhs, %r5482, 27;
	add.u32 	%r5493, %lhs, %rhs;
	}
	add.s32 	%r5494, %r5488, %r5493;
	add.s32 	%r5495, %r5494, %r5492;
	add.s32 	%r5496, %r5495, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5468, 30;
	shr.b32 	%rhs, %r5468, 2;
	add.u32 	%r5497, %lhs, %rhs;
	}
	xor.b32  	%r5498, %r5305, %r5277;
	xor.b32  	%r5499, %r5498, %r5389;
	xor.b32  	%r5500, %r5499, %r5459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 1;
	shr.b32 	%rhs, %r5500, 31;
	add.u32 	%r5501, %lhs, %rhs;
	}
	add.s32 	%r5502, %r5469, %r5501;
	xor.b32  	%r5503, %r5482, %r5483;
	xor.b32  	%r5504, %r5503, %r5497;
	add.s32 	%r5505, %r5502, %r5504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5496, 5;
	shr.b32 	%rhs, %r5496, 27;
	add.u32 	%r5506, %lhs, %rhs;
	}
	add.s32 	%r5507, %r5505, %r5506;
	add.s32 	%r5508, %r5507, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5482, 30;
	shr.b32 	%rhs, %r5482, 2;
	add.u32 	%r5509, %lhs, %rhs;
	}
	xor.b32  	%r5510, %r5319, %r5291;
	xor.b32  	%r5511, %r5510, %r5403;
	xor.b32  	%r5512, %r5511, %r5473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5512, 1;
	shr.b32 	%rhs, %r5512, 31;
	add.u32 	%r5513, %lhs, %rhs;
	}
	add.s32 	%r5514, %r5483, %r5513;
	xor.b32  	%r5515, %r5496, %r5497;
	xor.b32  	%r5516, %r5515, %r5509;
	add.s32 	%r5517, %r5514, %r5516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5508, 5;
	shr.b32 	%rhs, %r5508, 27;
	add.u32 	%r5518, %lhs, %rhs;
	}
	add.s32 	%r5519, %r5517, %r5518;
	add.s32 	%r5520, %r5519, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5496, 30;
	shr.b32 	%rhs, %r5496, 2;
	add.u32 	%r5521, %lhs, %rhs;
	}
	xor.b32  	%r5522, %r5333, %r5305;
	xor.b32  	%r5523, %r5522, %r5417;
	xor.b32  	%r5524, %r5523, %r5487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5524, 1;
	shr.b32 	%rhs, %r5524, 31;
	add.u32 	%r5525, %lhs, %rhs;
	}
	add.s32 	%r5526, %r5497, %r5525;
	xor.b32  	%r5527, %r5508, %r5509;
	xor.b32  	%r5528, %r5527, %r5521;
	add.s32 	%r5529, %r5526, %r5528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5520, 5;
	shr.b32 	%rhs, %r5520, 27;
	add.u32 	%r5530, %lhs, %rhs;
	}
	add.s32 	%r5531, %r5529, %r5530;
	add.s32 	%r5532, %r5531, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5508, 30;
	shr.b32 	%rhs, %r5508, 2;
	add.u32 	%r5533, %lhs, %rhs;
	}
	xor.b32  	%r5534, %r5347, %r5319;
	xor.b32  	%r5535, %r5534, %r5431;
	xor.b32  	%r5536, %r5535, %r5501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5536, 1;
	shr.b32 	%rhs, %r5536, 31;
	add.u32 	%r5537, %lhs, %rhs;
	}
	add.s32 	%r5538, %r5509, %r5537;
	xor.b32  	%r5539, %r5520, %r5521;
	xor.b32  	%r5540, %r5539, %r5533;
	add.s32 	%r5541, %r5538, %r5540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5532, 5;
	shr.b32 	%rhs, %r5532, 27;
	add.u32 	%r5542, %lhs, %rhs;
	}
	add.s32 	%r5543, %r5541, %r5542;
	add.s32 	%r5544, %r5543, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5520, 30;
	shr.b32 	%rhs, %r5520, 2;
	add.u32 	%r5545, %lhs, %rhs;
	}
	xor.b32  	%r5546, %r5361, %r5333;
	xor.b32  	%r5547, %r5546, %r5445;
	xor.b32  	%r5548, %r5547, %r5513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5548, 1;
	shr.b32 	%rhs, %r5548, 31;
	add.u32 	%r5549, %lhs, %rhs;
	}
	add.s32 	%r5550, %r5521, %r5549;
	xor.b32  	%r5551, %r5532, %r5533;
	xor.b32  	%r5552, %r5551, %r5545;
	add.s32 	%r5553, %r5550, %r5552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5544, 5;
	shr.b32 	%rhs, %r5544, 27;
	add.u32 	%r5554, %lhs, %rhs;
	}
	add.s32 	%r5555, %r5553, %r5554;
	add.s32 	%r5556, %r5555, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5532, 30;
	shr.b32 	%rhs, %r5532, 2;
	add.u32 	%r5557, %lhs, %rhs;
	}
	xor.b32  	%r5558, %r5375, %r5347;
	xor.b32  	%r5559, %r5558, %r5459;
	xor.b32  	%r5560, %r5559, %r5525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5560, 1;
	shr.b32 	%rhs, %r5560, 31;
	add.u32 	%r5561, %lhs, %rhs;
	}
	add.s32 	%r5562, %r5533, %r5561;
	xor.b32  	%r5563, %r5544, %r5545;
	xor.b32  	%r5564, %r5563, %r5557;
	add.s32 	%r5565, %r5562, %r5564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5556, 5;
	shr.b32 	%rhs, %r5556, 27;
	add.u32 	%r5566, %lhs, %rhs;
	}
	add.s32 	%r5567, %r5565, %r5566;
	add.s32 	%r5568, %r5567, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5544, 30;
	shr.b32 	%rhs, %r5544, 2;
	add.u32 	%r5569, %lhs, %rhs;
	}
	xor.b32  	%r5570, %r5389, %r5361;
	xor.b32  	%r5571, %r5570, %r5473;
	xor.b32  	%r5572, %r5571, %r5537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5572, 1;
	shr.b32 	%rhs, %r5572, 31;
	add.u32 	%r5573, %lhs, %rhs;
	}
	add.s32 	%r5574, %r5545, %r5573;
	xor.b32  	%r5575, %r5556, %r5557;
	xor.b32  	%r5576, %r5575, %r5569;
	add.s32 	%r5577, %r5574, %r5576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5568, 5;
	shr.b32 	%rhs, %r5568, 27;
	add.u32 	%r5578, %lhs, %rhs;
	}
	add.s32 	%r5579, %r5577, %r5578;
	add.s32 	%r5580, %r5579, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5556, 30;
	shr.b32 	%rhs, %r5556, 2;
	add.u32 	%r5581, %lhs, %rhs;
	}
	xor.b32  	%r5582, %r5403, %r5375;
	xor.b32  	%r5583, %r5582, %r5487;
	xor.b32  	%r5584, %r5583, %r5549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5584, 1;
	shr.b32 	%rhs, %r5584, 31;
	add.u32 	%r5585, %lhs, %rhs;
	}
	add.s32 	%r5586, %r5557, %r5585;
	xor.b32  	%r5587, %r5568, %r5569;
	xor.b32  	%r5588, %r5587, %r5581;
	add.s32 	%r5589, %r5586, %r5588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5580, 5;
	shr.b32 	%rhs, %r5580, 27;
	add.u32 	%r5590, %lhs, %rhs;
	}
	add.s32 	%r5591, %r5589, %r5590;
	add.s32 	%r5592, %r5591, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5568, 30;
	shr.b32 	%rhs, %r5568, 2;
	add.u32 	%r5593, %lhs, %rhs;
	}
	xor.b32  	%r5594, %r5417, %r5389;
	xor.b32  	%r5595, %r5594, %r5501;
	xor.b32  	%r5596, %r5595, %r5561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5596, 1;
	shr.b32 	%rhs, %r5596, 31;
	add.u32 	%r5597, %lhs, %rhs;
	}
	add.s32 	%r5598, %r5569, %r5597;
	xor.b32  	%r5599, %r5580, %r5581;
	xor.b32  	%r5600, %r5599, %r5593;
	add.s32 	%r5601, %r5598, %r5600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5592, 5;
	shr.b32 	%rhs, %r5592, 27;
	add.u32 	%r5602, %lhs, %rhs;
	}
	add.s32 	%r5603, %r5601, %r5602;
	add.s32 	%r5604, %r5603, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5580, 30;
	shr.b32 	%rhs, %r5580, 2;
	add.u32 	%r5605, %lhs, %rhs;
	}
	xor.b32  	%r5606, %r5431, %r5403;
	xor.b32  	%r5607, %r5606, %r5513;
	xor.b32  	%r5608, %r5607, %r5573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5608, 1;
	shr.b32 	%rhs, %r5608, 31;
	add.u32 	%r5609, %lhs, %rhs;
	}
	add.s32 	%r5610, %r5581, %r5609;
	xor.b32  	%r5611, %r5592, %r5593;
	xor.b32  	%r5612, %r5611, %r5605;
	add.s32 	%r5613, %r5610, %r5612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5604, 5;
	shr.b32 	%rhs, %r5604, 27;
	add.u32 	%r5614, %lhs, %rhs;
	}
	add.s32 	%r5615, %r5613, %r5614;
	add.s32 	%r5616, %r5615, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5592, 30;
	shr.b32 	%rhs, %r5592, 2;
	add.u32 	%r5617, %lhs, %rhs;
	}
	xor.b32  	%r5618, %r5445, %r5417;
	xor.b32  	%r5619, %r5618, %r5525;
	xor.b32  	%r5620, %r5619, %r5585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5620, 1;
	shr.b32 	%rhs, %r5620, 31;
	add.u32 	%r5621, %lhs, %rhs;
	}
	add.s32 	%r5622, %r5593, %r5621;
	xor.b32  	%r5623, %r5604, %r5605;
	xor.b32  	%r5624, %r5623, %r5617;
	add.s32 	%r5625, %r5622, %r5624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5616, 5;
	shr.b32 	%rhs, %r5616, 27;
	add.u32 	%r5626, %lhs, %rhs;
	}
	add.s32 	%r5627, %r5625, %r5626;
	add.s32 	%r5628, %r5627, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5604, 30;
	shr.b32 	%rhs, %r5604, 2;
	add.u32 	%r5629, %lhs, %rhs;
	}
	xor.b32  	%r5630, %r5459, %r5431;
	xor.b32  	%r5631, %r5630, %r5537;
	xor.b32  	%r5632, %r5631, %r5597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5632, 1;
	shr.b32 	%rhs, %r5632, 31;
	add.u32 	%r5633, %lhs, %rhs;
	}
	add.s32 	%r5634, %r5605, %r5633;
	xor.b32  	%r5635, %r5616, %r5617;
	xor.b32  	%r5636, %r5635, %r5629;
	add.s32 	%r5637, %r5634, %r5636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5628, 5;
	shr.b32 	%rhs, %r5628, 27;
	add.u32 	%r5638, %lhs, %rhs;
	}
	add.s32 	%r5639, %r5637, %r5638;
	add.s32 	%r5640, %r5639, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5616, 30;
	shr.b32 	%rhs, %r5616, 2;
	add.u32 	%r5641, %lhs, %rhs;
	}
	xor.b32  	%r5642, %r5473, %r5445;
	xor.b32  	%r5643, %r5642, %r5549;
	xor.b32  	%r5644, %r5643, %r5609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5644, 1;
	shr.b32 	%rhs, %r5644, 31;
	add.u32 	%r5645, %lhs, %rhs;
	}
	add.s32 	%r5646, %r5617, %r5645;
	xor.b32  	%r5647, %r5628, %r5629;
	xor.b32  	%r5648, %r5647, %r5641;
	add.s32 	%r5649, %r5646, %r5648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5640, 5;
	shr.b32 	%rhs, %r5640, 27;
	add.u32 	%r5650, %lhs, %rhs;
	}
	add.s32 	%r5651, %r5649, %r5650;
	add.s32 	%r5652, %r5651, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5628, 30;
	shr.b32 	%rhs, %r5628, 2;
	add.u32 	%r5653, %lhs, %rhs;
	}
	xor.b32  	%r5654, %r5487, %r5459;
	xor.b32  	%r5655, %r5654, %r5561;
	xor.b32  	%r5656, %r5655, %r5621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5656, 1;
	shr.b32 	%rhs, %r5656, 31;
	add.u32 	%r5657, %lhs, %rhs;
	}
	add.s32 	%r5658, %r5629, %r5657;
	xor.b32  	%r5659, %r5640, %r5641;
	xor.b32  	%r5660, %r5659, %r5653;
	add.s32 	%r5661, %r5658, %r5660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5652, 5;
	shr.b32 	%rhs, %r5652, 27;
	add.u32 	%r5662, %lhs, %rhs;
	}
	add.s32 	%r5663, %r5661, %r5662;
	add.s32 	%r5664, %r5663, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5640, 30;
	shr.b32 	%rhs, %r5640, 2;
	add.u32 	%r5665, %lhs, %rhs;
	}
	xor.b32  	%r5666, %r5501, %r5473;
	xor.b32  	%r5667, %r5666, %r5573;
	xor.b32  	%r5668, %r5667, %r5633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5668, 1;
	shr.b32 	%rhs, %r5668, 31;
	add.u32 	%r5669, %lhs, %rhs;
	}
	add.s32 	%r5670, %r5641, %r5669;
	xor.b32  	%r5671, %r5652, %r5653;
	xor.b32  	%r5672, %r5671, %r5665;
	add.s32 	%r5673, %r5670, %r5672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5664, 5;
	shr.b32 	%rhs, %r5664, 27;
	add.u32 	%r5674, %lhs, %rhs;
	}
	add.s32 	%r5675, %r5673, %r5674;
	add.s32 	%r5676, %r5675, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5652, 30;
	shr.b32 	%rhs, %r5652, 2;
	add.u32 	%r5677, %lhs, %rhs;
	}
	xor.b32  	%r5678, %r5513, %r5487;
	xor.b32  	%r5679, %r5678, %r5585;
	xor.b32  	%r5680, %r5679, %r5645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5680, 1;
	shr.b32 	%rhs, %r5680, 31;
	add.u32 	%r5681, %lhs, %rhs;
	}
	add.s32 	%r5682, %r5653, %r5681;
	xor.b32  	%r5683, %r5664, %r5665;
	xor.b32  	%r5684, %r5683, %r5677;
	add.s32 	%r5685, %r5682, %r5684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5676, 5;
	shr.b32 	%rhs, %r5676, 27;
	add.u32 	%r5686, %lhs, %rhs;
	}
	add.s32 	%r5687, %r5685, %r5686;
	add.s32 	%r5688, %r5687, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5664, 30;
	shr.b32 	%rhs, %r5664, 2;
	add.u32 	%r5689, %lhs, %rhs;
	}
	xor.b32  	%r5690, %r5525, %r5501;
	xor.b32  	%r5691, %r5690, %r5597;
	xor.b32  	%r5692, %r5691, %r5657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5692, 1;
	shr.b32 	%rhs, %r5692, 31;
	add.u32 	%r5693, %lhs, %rhs;
	}
	add.s32 	%r5694, %r5665, %r5693;
	xor.b32  	%r5695, %r5676, %r5677;
	xor.b32  	%r5696, %r5695, %r5689;
	add.s32 	%r5697, %r5694, %r5696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5688, 5;
	shr.b32 	%rhs, %r5688, 27;
	add.u32 	%r5698, %lhs, %rhs;
	}
	add.s32 	%r5699, %r5697, %r5698;
	add.s32 	%r5700, %r5699, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5676, 30;
	shr.b32 	%rhs, %r5676, 2;
	add.u32 	%r5701, %lhs, %rhs;
	}
	xor.b32  	%r5702, %r5537, %r5513;
	xor.b32  	%r5703, %r5702, %r5609;
	xor.b32  	%r5704, %r5703, %r5669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5704, 1;
	shr.b32 	%rhs, %r5704, 31;
	add.u32 	%r5705, %lhs, %rhs;
	}
	add.s32 	%r5706, %r5677, %r5705;
	xor.b32  	%r5707, %r5688, %r5689;
	xor.b32  	%r5708, %r5707, %r5701;
	add.s32 	%r5709, %r5706, %r5708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5700, 5;
	shr.b32 	%rhs, %r5700, 27;
	add.u32 	%r5710, %lhs, %rhs;
	}
	add.s32 	%r5711, %r5709, %r5710;
	add.s32 	%r5712, %r5711, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5688, 30;
	shr.b32 	%rhs, %r5688, 2;
	add.u32 	%r5713, %lhs, %rhs;
	}
	xor.b32  	%r5714, %r5549, %r5525;
	xor.b32  	%r5715, %r5714, %r5621;
	xor.b32  	%r5716, %r5715, %r5681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5716, 1;
	shr.b32 	%rhs, %r5716, 31;
	add.u32 	%r5717, %lhs, %rhs;
	}
	add.s32 	%r5718, %r5689, %r5717;
	xor.b32  	%r5719, %r5700, %r5701;
	xor.b32  	%r5720, %r5719, %r5713;
	add.s32 	%r5721, %r5718, %r5720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5712, 5;
	shr.b32 	%rhs, %r5712, 27;
	add.u32 	%r5722, %lhs, %rhs;
	}
	add.s32 	%r5723, %r5721, %r5722;
	add.s32 	%r5724, %r5723, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5700, 30;
	shr.b32 	%rhs, %r5700, 2;
	add.u32 	%r5725, %lhs, %rhs;
	}
	xor.b32  	%r5726, %r5561, %r5537;
	xor.b32  	%r5727, %r5726, %r5633;
	xor.b32  	%r5728, %r5727, %r5693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5728, 1;
	shr.b32 	%rhs, %r5728, 31;
	add.u32 	%r5729, %lhs, %rhs;
	}
	xor.b32  	%r5730, %r5712, %r5713;
	xor.b32  	%r5731, %r5730, %r5725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5724, 5;
	shr.b32 	%rhs, %r5724, 27;
	add.u32 	%r5732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5712, 30;
	shr.b32 	%rhs, %r5712, 2;
	add.u32 	%r5733, %lhs, %rhs;
	}
	add.s32 	%r5734, %r5701, %r5729;
	add.s32 	%r5735, %r5734, %r5731;
	add.s32 	%r5736, %r5735, %r5732;
	add.s32 	%r5737, %r5736, 833086679;
	add.s32 	%r5738, %r5723, -1171231393;
	add.s32 	%r5739, %r5733, -1732584194;
	add.s32 	%r5740, %r5725, 271733878;
	// inline asm
	prmt.b32 %r4412, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4416, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4420, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4424, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4428, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4432, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4436, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4440, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4444, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4448, %r4758, %r4258, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4452, %r4258, %r4256, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4456, %r4256, %r4254, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4460, %r4254, %r4252, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4464, %r4252, %r4758, %r4759;
	// inline asm
	or.b32  	%r5741, %r4464, %r4268;
	or.b32  	%r5742, %r4448, -2147483648;
	xor.b32  	%r5743, %r5739, %r5740;
	and.b32  	%r5744, %r5743, %r5738;
	xor.b32  	%r5745, %r5744, %r5740;
	add.s32 	%r5746, %r5713, %r5745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5737, 5;
	shr.b32 	%rhs, %r5737, 27;
	add.u32 	%r5747, %lhs, %rhs;
	}
	add.s32 	%r5748, %r5746, %r5741;
	add.s32 	%r5749, %r5748, %r5747;
	add.s32 	%r5750, %r5749, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5738, 30;
	shr.b32 	%rhs, %r5738, 2;
	add.u32 	%r5751, %lhs, %rhs;
	}
	add.s32 	%r5752, %r5725, %r4460;
	xor.b32  	%r5753, %r5751, %r5739;
	and.b32  	%r5754, %r5753, %r5737;
	xor.b32  	%r5755, %r5754, %r5739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5750, 5;
	shr.b32 	%rhs, %r5750, 27;
	add.u32 	%r5756, %lhs, %rhs;
	}
	add.s32 	%r5757, %r5752, %r5756;
	add.s32 	%r5758, %r5757, %r5755;
	add.s32 	%r5759, %r5758, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5737, 30;
	shr.b32 	%rhs, %r5737, 2;
	add.u32 	%r5760, %lhs, %rhs;
	}
	add.s32 	%r5761, %r5733, %r4456;
	xor.b32  	%r5762, %r5760, %r5751;
	and.b32  	%r5763, %r5762, %r5750;
	xor.b32  	%r5764, %r5763, %r5751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5759, 5;
	shr.b32 	%rhs, %r5759, 27;
	add.u32 	%r5765, %lhs, %rhs;
	}
	add.s32 	%r5766, %r5761, %r5765;
	add.s32 	%r5767, %r5766, %r5764;
	add.s32 	%r5768, %r5767, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5750, 30;
	shr.b32 	%rhs, %r5750, 2;
	add.u32 	%r5769, %lhs, %rhs;
	}
	xor.b32  	%r5770, %r5769, %r5760;
	and.b32  	%r5771, %r5770, %r5759;
	xor.b32  	%r5772, %r5771, %r5760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5768, 5;
	shr.b32 	%rhs, %r5768, 27;
	add.u32 	%r5773, %lhs, %rhs;
	}
	add.s32 	%r5774, %r4452, %r5751;
	add.s32 	%r5775, %r5774, %r5773;
	add.s32 	%r5776, %r5775, %r5772;
	add.s32 	%r5777, %r5776, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5759, 30;
	shr.b32 	%rhs, %r5759, 2;
	add.u32 	%r5778, %lhs, %rhs;
	}
	xor.b32  	%r5779, %r5778, %r5769;
	and.b32  	%r5780, %r5779, %r5768;
	xor.b32  	%r5781, %r5780, %r5769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5777, 5;
	shr.b32 	%rhs, %r5777, 27;
	add.u32 	%r5782, %lhs, %rhs;
	}
	add.s32 	%r5783, %r5742, %r5760;
	add.s32 	%r5784, %r5783, %r5782;
	add.s32 	%r5785, %r5784, %r5781;
	add.s32 	%r5786, %r5785, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5768, 30;
	shr.b32 	%rhs, %r5768, 2;
	add.u32 	%r5787, %lhs, %rhs;
	}
	xor.b32  	%r5788, %r5787, %r5778;
	and.b32  	%r5789, %r5788, %r5777;
	xor.b32  	%r5790, %r5789, %r5778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5786, 5;
	shr.b32 	%rhs, %r5786, 27;
	add.u32 	%r5791, %lhs, %rhs;
	}
	add.s32 	%r5792, %r4444, %r5769;
	add.s32 	%r5793, %r5792, %r5791;
	add.s32 	%r5794, %r5793, %r5790;
	add.s32 	%r5795, %r5794, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5777, 30;
	shr.b32 	%rhs, %r5777, 2;
	add.u32 	%r5796, %lhs, %rhs;
	}
	xor.b32  	%r5797, %r5796, %r5787;
	and.b32  	%r5798, %r5797, %r5786;
	xor.b32  	%r5799, %r5798, %r5787;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5795, 5;
	shr.b32 	%rhs, %r5795, 27;
	add.u32 	%r5800, %lhs, %rhs;
	}
	add.s32 	%r5801, %r4440, %r5778;
	add.s32 	%r5802, %r5801, %r5800;
	add.s32 	%r5803, %r5802, %r5799;
	add.s32 	%r5804, %r5803, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5786, 30;
	shr.b32 	%rhs, %r5786, 2;
	add.u32 	%r5805, %lhs, %rhs;
	}
	xor.b32  	%r5806, %r5805, %r5796;
	and.b32  	%r5807, %r5806, %r5795;
	xor.b32  	%r5808, %r5807, %r5796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5804, 5;
	shr.b32 	%rhs, %r5804, 27;
	add.u32 	%r5809, %lhs, %rhs;
	}
	add.s32 	%r5810, %r4436, %r5787;
	add.s32 	%r5811, %r5810, %r5809;
	add.s32 	%r5812, %r5811, %r5808;
	add.s32 	%r5813, %r5812, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5795, 30;
	shr.b32 	%rhs, %r5795, 2;
	add.u32 	%r5814, %lhs, %rhs;
	}
	xor.b32  	%r5815, %r5814, %r5805;
	and.b32  	%r5816, %r5815, %r5804;
	xor.b32  	%r5817, %r5816, %r5805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5813, 5;
	shr.b32 	%rhs, %r5813, 27;
	add.u32 	%r5818, %lhs, %rhs;
	}
	add.s32 	%r5819, %r4432, %r5796;
	add.s32 	%r5820, %r5819, %r5818;
	add.s32 	%r5821, %r5820, %r5817;
	add.s32 	%r5822, %r5821, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5804, 30;
	shr.b32 	%rhs, %r5804, 2;
	add.u32 	%r5823, %lhs, %rhs;
	}
	xor.b32  	%r5824, %r5823, %r5814;
	and.b32  	%r5825, %r5824, %r5813;
	xor.b32  	%r5826, %r5825, %r5814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5822, 5;
	shr.b32 	%rhs, %r5822, 27;
	add.u32 	%r5827, %lhs, %rhs;
	}
	add.s32 	%r5828, %r4428, %r5805;
	add.s32 	%r5829, %r5828, %r5827;
	add.s32 	%r5830, %r5829, %r5826;
	add.s32 	%r5831, %r5830, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5813, 30;
	shr.b32 	%rhs, %r5813, 2;
	add.u32 	%r5832, %lhs, %rhs;
	}
	xor.b32  	%r5833, %r5832, %r5823;
	and.b32  	%r5834, %r5833, %r5822;
	xor.b32  	%r5835, %r5834, %r5823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5831, 5;
	shr.b32 	%rhs, %r5831, 27;
	add.u32 	%r5836, %lhs, %rhs;
	}
	add.s32 	%r5837, %r4424, %r5814;
	add.s32 	%r5838, %r5837, %r5836;
	add.s32 	%r5839, %r5838, %r5835;
	add.s32 	%r5840, %r5839, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5822, 30;
	shr.b32 	%rhs, %r5822, 2;
	add.u32 	%r5841, %lhs, %rhs;
	}
	xor.b32  	%r5842, %r5841, %r5832;
	and.b32  	%r5843, %r5842, %r5831;
	xor.b32  	%r5844, %r5843, %r5832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5840, 5;
	shr.b32 	%rhs, %r5840, 27;
	add.u32 	%r5845, %lhs, %rhs;
	}
	add.s32 	%r5846, %r4420, %r5823;
	add.s32 	%r5847, %r5846, %r5845;
	add.s32 	%r5848, %r5847, %r5844;
	add.s32 	%r5849, %r5848, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5831, 30;
	shr.b32 	%rhs, %r5831, 2;
	add.u32 	%r5850, %lhs, %rhs;
	}
	xor.b32  	%r5851, %r5850, %r5841;
	and.b32  	%r5852, %r5851, %r5840;
	xor.b32  	%r5853, %r5852, %r5841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5849, 5;
	shr.b32 	%rhs, %r5849, 27;
	add.u32 	%r5854, %lhs, %rhs;
	}
	add.s32 	%r5855, %r4416, %r5832;
	add.s32 	%r5856, %r5855, %r5854;
	add.s32 	%r5857, %r5856, %r5853;
	add.s32 	%r5858, %r5857, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5840, 30;
	shr.b32 	%rhs, %r5840, 2;
	add.u32 	%r5859, %lhs, %rhs;
	}
	xor.b32  	%r5860, %r5859, %r5850;
	and.b32  	%r5861, %r5860, %r5849;
	xor.b32  	%r5862, %r5861, %r5850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5858, 5;
	shr.b32 	%rhs, %r5858, 27;
	add.u32 	%r5863, %lhs, %rhs;
	}
	add.s32 	%r5864, %r4412, %r5841;
	add.s32 	%r5865, %r5864, %r5863;
	add.s32 	%r5866, %r5865, %r5862;
	add.s32 	%r5867, %r5866, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5849, 30;
	shr.b32 	%rhs, %r5849, 2;
	add.u32 	%r5868, %lhs, %rhs;
	}
	xor.b32  	%r5869, %r5868, %r5859;
	and.b32  	%r5870, %r5869, %r5858;
	xor.b32  	%r5871, %r5870, %r5859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5867, 5;
	shr.b32 	%rhs, %r5867, 27;
	add.u32 	%r5872, %lhs, %rhs;
	}
	add.s32 	%r5873, %r5850, %r5872;
	add.s32 	%r5874, %r5873, %r5871;
	add.s32 	%r5875, %r5874, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5858, 30;
	shr.b32 	%rhs, %r5858, 2;
	add.u32 	%r5876, %lhs, %rhs;
	}
	xor.b32  	%r5877, %r5876, %r5868;
	and.b32  	%r5878, %r5877, %r5867;
	xor.b32  	%r5879, %r5878, %r5868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5875, 5;
	shr.b32 	%rhs, %r5875, 27;
	add.u32 	%r5880, %lhs, %rhs;
	}
	add.s32 	%r5881, %r5859, %r5880;
	add.s32 	%r5882, %r5881, %r5879;
	add.s32 	%r5883, %r5882, 1518500889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5867, 30;
	shr.b32 	%rhs, %r5867, 2;
	add.u32 	%r5884, %lhs, %rhs;
	}
	xor.b32  	%r5885, %r4432, %r4412;
	xor.b32  	%r5886, %r5885, %r4456;
	xor.b32  	%r5887, %r5886, %r5741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5887, 1;
	shr.b32 	%rhs, %r5887, 31;
	add.u32 	%r5888, %lhs, %rhs;
	}
	add.s32 	%r5889, %r5868, %r5888;
	xor.b32  	%r5890, %r5884, %r5876;
	and.b32  	%r5891, %r5890, %r5875;
	xor.b32  	%r5892, %r5891, %r5876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5883, 5;
	shr.b32 	%rhs, %r5883, 27;
	add.u32 	%r5893, %lhs, %rhs;
	}
	add.s32 	%r5894, %r5889, %r5893;
	add.s32 	%r5895, %r5894, %r5892;
	add.s32 	%r5896, %r5895, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5875, 30;
	shr.b32 	%rhs, %r5875, 2;
	add.u32 	%r5897, %lhs, %rhs;
	}
	xor.b32  	%r5898, %r4452, %r4428;
	xor.b32  	%r5899, %r5898, %r4460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5899, 1;
	shr.b32 	%rhs, %r5899, 31;
	add.u32 	%r5900, %lhs, %rhs;
	}
	add.s32 	%r5901, %r5876, %r5900;
	xor.b32  	%r5902, %r5897, %r5884;
	and.b32  	%r5903, %r5902, %r5883;
	xor.b32  	%r5904, %r5903, %r5884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5896, 5;
	shr.b32 	%rhs, %r5896, 27;
	add.u32 	%r5905, %lhs, %rhs;
	}
	add.s32 	%r5906, %r5901, %r5905;
	add.s32 	%r5907, %r5906, %r5904;
	add.s32 	%r5908, %r5907, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5883, 30;
	shr.b32 	%rhs, %r5883, 2;
	add.u32 	%r5909, %lhs, %rhs;
	}
	xor.b32  	%r5910, %r4424, %r5742;
	xor.b32  	%r5911, %r5910, %r4456;
	xor.b32  	%r5912, %r5911, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5912, 1;
	shr.b32 	%rhs, %r5912, 31;
	add.u32 	%r5913, %lhs, %rhs;
	}
	add.s32 	%r5914, %r5884, %r5913;
	xor.b32  	%r5915, %r5909, %r5897;
	and.b32  	%r5916, %r5915, %r5896;
	xor.b32  	%r5917, %r5916, %r5897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5908, 5;
	shr.b32 	%rhs, %r5908, 27;
	add.u32 	%r5918, %lhs, %rhs;
	}
	add.s32 	%r5919, %r5914, %r5918;
	add.s32 	%r5920, %r5919, %r5917;
	add.s32 	%r5921, %r5920, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5896, 30;
	shr.b32 	%rhs, %r5896, 2;
	add.u32 	%r5922, %lhs, %rhs;
	}
	xor.b32  	%r5923, %r4444, %r4420;
	xor.b32  	%r5924, %r5923, %r4452;
	xor.b32  	%r5925, %r5924, %r5888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5925, 1;
	shr.b32 	%rhs, %r5925, 31;
	add.u32 	%r5926, %lhs, %rhs;
	}
	add.s32 	%r5927, %r5897, %r5926;
	xor.b32  	%r5928, %r5922, %r5909;
	and.b32  	%r5929, %r5928, %r5908;
	xor.b32  	%r5930, %r5929, %r5909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5921, 5;
	shr.b32 	%rhs, %r5921, 27;
	add.u32 	%r5931, %lhs, %rhs;
	}
	add.s32 	%r5932, %r5927, %r5931;
	add.s32 	%r5933, %r5932, %r5930;
	add.s32 	%r5934, %r5933, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5908, 30;
	shr.b32 	%rhs, %r5908, 2;
	add.u32 	%r5935, %lhs, %rhs;
	}
	xor.b32  	%r5936, %r4440, %r4416;
	xor.b32  	%r5937, %r5936, %r5742;
	xor.b32  	%r5938, %r5937, %r5900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5938, 1;
	shr.b32 	%rhs, %r5938, 31;
	add.u32 	%r5939, %lhs, %rhs;
	}
	add.s32 	%r5940, %r5909, %r5939;
	xor.b32  	%r5941, %r5921, %r5922;
	xor.b32  	%r5942, %r5941, %r5935;
	add.s32 	%r5943, %r5940, %r5942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5934, 5;
	shr.b32 	%rhs, %r5934, 27;
	add.u32 	%r5944, %lhs, %rhs;
	}
	add.s32 	%r5945, %r5943, %r5944;
	add.s32 	%r5946, %r5945, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5921, 30;
	shr.b32 	%rhs, %r5921, 2;
	add.u32 	%r5947, %lhs, %rhs;
	}
	xor.b32  	%r5948, %r4436, %r4412;
	xor.b32  	%r5949, %r5948, %r4444;
	xor.b32  	%r5950, %r5949, %r5913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5950, 1;
	shr.b32 	%rhs, %r5950, 31;
	add.u32 	%r5951, %lhs, %rhs;
	}
	add.s32 	%r5952, %r5922, %r5951;
	xor.b32  	%r5953, %r5934, %r5935;
	xor.b32  	%r5954, %r5953, %r5947;
	add.s32 	%r5955, %r5952, %r5954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5946, 5;
	shr.b32 	%rhs, %r5946, 27;
	add.u32 	%r5956, %lhs, %rhs;
	}
	add.s32 	%r5957, %r5955, %r5956;
	add.s32 	%r5958, %r5957, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5934, 30;
	shr.b32 	%rhs, %r5934, 2;
	add.u32 	%r5959, %lhs, %rhs;
	}
	xor.b32  	%r5960, %r4440, %r4432;
	xor.b32  	%r5961, %r5960, %r5926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5961, 1;
	shr.b32 	%rhs, %r5961, 31;
	add.u32 	%r5962, %lhs, %rhs;
	}
	add.s32 	%r5963, %r5935, %r5962;
	xor.b32  	%r5964, %r5946, %r5947;
	xor.b32  	%r5965, %r5964, %r5959;
	add.s32 	%r5966, %r5963, %r5965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5958, 5;
	shr.b32 	%rhs, %r5958, 27;
	add.u32 	%r5967, %lhs, %rhs;
	}
	add.s32 	%r5968, %r5966, %r5967;
	add.s32 	%r5969, %r5968, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5946, 30;
	shr.b32 	%rhs, %r5946, 2;
	add.u32 	%r5970, %lhs, %rhs;
	}
	xor.b32  	%r5971, %r4428, %r4436;
	xor.b32  	%r5972, %r5971, %r5939;
	xor.b32  	%r5973, %r5972, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5973, 1;
	shr.b32 	%rhs, %r5973, 31;
	add.u32 	%r5974, %lhs, %rhs;
	}
	add.s32 	%r5975, %r5947, %r5974;
	xor.b32  	%r5976, %r5958, %r5959;
	xor.b32  	%r5977, %r5976, %r5970;
	add.s32 	%r5978, %r5975, %r5977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5969, 5;
	shr.b32 	%rhs, %r5969, 27;
	add.u32 	%r5979, %lhs, %rhs;
	}
	add.s32 	%r5980, %r5978, %r5979;
	add.s32 	%r5981, %r5980, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5958, 30;
	shr.b32 	%rhs, %r5958, 2;
	add.u32 	%r5982, %lhs, %rhs;
	}
	xor.b32  	%r5983, %r4432, %r4424;
	xor.b32  	%r5984, %r5983, %r5888;
	xor.b32  	%r5985, %r5984, %r5951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5985, 1;
	shr.b32 	%rhs, %r5985, 31;
	add.u32 	%r5986, %lhs, %rhs;
	}
	add.s32 	%r5987, %r5959, %r5986;
	xor.b32  	%r5988, %r5969, %r5970;
	xor.b32  	%r5989, %r5988, %r5982;
	add.s32 	%r5990, %r5987, %r5989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5981, 5;
	shr.b32 	%rhs, %r5981, 27;
	add.u32 	%r5991, %lhs, %rhs;
	}
	add.s32 	%r5992, %r5990, %r5991;
	add.s32 	%r5993, %r5992, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5969, 30;
	shr.b32 	%rhs, %r5969, 2;
	add.u32 	%r5994, %lhs, %rhs;
	}
	xor.b32  	%r5995, %r4428, %r4420;
	xor.b32  	%r5996, %r5995, %r5900;
	xor.b32  	%r5997, %r5996, %r5962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5997, 1;
	shr.b32 	%rhs, %r5997, 31;
	add.u32 	%r5998, %lhs, %rhs;
	}
	add.s32 	%r5999, %r5970, %r5998;
	xor.b32  	%r6000, %r5981, %r5982;
	xor.b32  	%r6001, %r6000, %r5994;
	add.s32 	%r6002, %r5999, %r6001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5993, 5;
	shr.b32 	%rhs, %r5993, 27;
	add.u32 	%r6003, %lhs, %rhs;
	}
	add.s32 	%r6004, %r6002, %r6003;
	add.s32 	%r6005, %r6004, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5981, 30;
	shr.b32 	%rhs, %r5981, 2;
	add.u32 	%r6006, %lhs, %rhs;
	}
	xor.b32  	%r6007, %r4424, %r4416;
	xor.b32  	%r6008, %r6007, %r5913;
	xor.b32  	%r6009, %r6008, %r5974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6009, 1;
	shr.b32 	%rhs, %r6009, 31;
	add.u32 	%r6010, %lhs, %rhs;
	}
	add.s32 	%r6011, %r5982, %r6010;
	xor.b32  	%r6012, %r5993, %r5994;
	xor.b32  	%r6013, %r6012, %r6006;
	add.s32 	%r6014, %r6011, %r6013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6005, 5;
	shr.b32 	%rhs, %r6005, 27;
	add.u32 	%r6015, %lhs, %rhs;
	}
	add.s32 	%r6016, %r6014, %r6015;
	add.s32 	%r6017, %r6016, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5993, 30;
	shr.b32 	%rhs, %r5993, 2;
	add.u32 	%r6018, %lhs, %rhs;
	}
	xor.b32  	%r6019, %r4420, %r4412;
	xor.b32  	%r6020, %r6019, %r5926;
	xor.b32  	%r6021, %r6020, %r5986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6021, 1;
	shr.b32 	%rhs, %r6021, 31;
	add.u32 	%r6022, %lhs, %rhs;
	}
	add.s32 	%r6023, %r5994, %r6022;
	xor.b32  	%r6024, %r6005, %r6006;
	xor.b32  	%r6025, %r6024, %r6018;
	add.s32 	%r6026, %r6023, %r6025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6017, 5;
	shr.b32 	%rhs, %r6017, 27;
	add.u32 	%r6027, %lhs, %rhs;
	}
	add.s32 	%r6028, %r6026, %r6027;
	add.s32 	%r6029, %r6028, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6005, 30;
	shr.b32 	%rhs, %r6005, 2;
	add.u32 	%r6030, %lhs, %rhs;
	}
	xor.b32  	%r6031, %r5939, %r4416;
	xor.b32  	%r6032, %r6031, %r5998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6032, 1;
	shr.b32 	%rhs, %r6032, 31;
	add.u32 	%r6033, %lhs, %rhs;
	}
	add.s32 	%r6034, %r6006, %r6033;
	xor.b32  	%r6035, %r6017, %r6018;
	xor.b32  	%r6036, %r6035, %r6030;
	add.s32 	%r6037, %r6034, %r6036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6029, 5;
	shr.b32 	%rhs, %r6029, 27;
	add.u32 	%r6038, %lhs, %rhs;
	}
	add.s32 	%r6039, %r6037, %r6038;
	add.s32 	%r6040, %r6039, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6017, 30;
	shr.b32 	%rhs, %r6017, 2;
	add.u32 	%r6041, %lhs, %rhs;
	}
	xor.b32  	%r6042, %r4412, %r5951;
	xor.b32  	%r6043, %r6042, %r6010;
	xor.b32  	%r6044, %r6043, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6044, 1;
	shr.b32 	%rhs, %r6044, 31;
	add.u32 	%r6045, %lhs, %rhs;
	}
	add.s32 	%r6046, %r6018, %r6045;
	xor.b32  	%r6047, %r6029, %r6030;
	xor.b32  	%r6048, %r6047, %r6041;
	add.s32 	%r6049, %r6046, %r6048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6040, 5;
	shr.b32 	%rhs, %r6040, 27;
	add.u32 	%r6050, %lhs, %rhs;
	}
	add.s32 	%r6051, %r6049, %r6050;
	add.s32 	%r6052, %r6051, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6029, 30;
	shr.b32 	%rhs, %r6029, 2;
	add.u32 	%r6053, %lhs, %rhs;
	}
	xor.b32  	%r6054, %r5962, %r5888;
	xor.b32  	%r6055, %r6054, %r6022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6055, 1;
	shr.b32 	%rhs, %r6055, 31;
	add.u32 	%r6056, %lhs, %rhs;
	}
	add.s32 	%r6057, %r6030, %r6056;
	xor.b32  	%r6058, %r6040, %r6041;
	xor.b32  	%r6059, %r6058, %r6053;
	add.s32 	%r6060, %r6057, %r6059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6052, 5;
	shr.b32 	%rhs, %r6052, 27;
	add.u32 	%r6061, %lhs, %rhs;
	}
	add.s32 	%r6062, %r6060, %r6061;
	add.s32 	%r6063, %r6062, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6040, 30;
	shr.b32 	%rhs, %r6040, 2;
	add.u32 	%r6064, %lhs, %rhs;
	}
	xor.b32  	%r6065, %r5900, %r5974;
	xor.b32  	%r6066, %r6065, %r6033;
	xor.b32  	%r6067, %r6066, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6067, 1;
	shr.b32 	%rhs, %r6067, 31;
	add.u32 	%r6068, %lhs, %rhs;
	}
	add.s32 	%r6069, %r6041, %r6068;
	xor.b32  	%r6070, %r6052, %r6053;
	xor.b32  	%r6071, %r6070, %r6064;
	add.s32 	%r6072, %r6069, %r6071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6063, 5;
	shr.b32 	%rhs, %r6063, 27;
	add.u32 	%r6073, %lhs, %rhs;
	}
	add.s32 	%r6074, %r6072, %r6073;
	add.s32 	%r6075, %r6074, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6052, 30;
	shr.b32 	%rhs, %r6052, 2;
	add.u32 	%r6076, %lhs, %rhs;
	}
	xor.b32  	%r6077, %r5913, %r5888;
	xor.b32  	%r6078, %r6077, %r5986;
	xor.b32  	%r6079, %r6078, %r6045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6079, 1;
	shr.b32 	%rhs, %r6079, 31;
	add.u32 	%r6080, %lhs, %rhs;
	}
	add.s32 	%r6081, %r6053, %r6080;
	xor.b32  	%r6082, %r6063, %r6064;
	xor.b32  	%r6083, %r6082, %r6076;
	add.s32 	%r6084, %r6081, %r6083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6075, 5;
	shr.b32 	%rhs, %r6075, 27;
	add.u32 	%r6085, %lhs, %rhs;
	}
	add.s32 	%r6086, %r6084, %r6085;
	add.s32 	%r6087, %r6086, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6063, 30;
	shr.b32 	%rhs, %r6063, 2;
	add.u32 	%r6088, %lhs, %rhs;
	}
	xor.b32  	%r6089, %r5926, %r5900;
	xor.b32  	%r6090, %r6089, %r5998;
	xor.b32  	%r6091, %r6090, %r6056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6091, 1;
	shr.b32 	%rhs, %r6091, 31;
	add.u32 	%r6092, %lhs, %rhs;
	}
	add.s32 	%r6093, %r6064, %r6092;
	xor.b32  	%r6094, %r6075, %r6076;
	xor.b32  	%r6095, %r6094, %r6088;
	add.s32 	%r6096, %r6093, %r6095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6087, 5;
	shr.b32 	%rhs, %r6087, 27;
	add.u32 	%r6097, %lhs, %rhs;
	}
	add.s32 	%r6098, %r6096, %r6097;
	add.s32 	%r6099, %r6098, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6075, 30;
	shr.b32 	%rhs, %r6075, 2;
	add.u32 	%r6100, %lhs, %rhs;
	}
	xor.b32  	%r6101, %r5939, %r5913;
	xor.b32  	%r6102, %r6101, %r6010;
	xor.b32  	%r6103, %r6102, %r6068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6103, 1;
	shr.b32 	%rhs, %r6103, 31;
	add.u32 	%r6104, %lhs, %rhs;
	}
	add.s32 	%r6105, %r6076, %r6104;
	xor.b32  	%r6106, %r6087, %r6088;
	xor.b32  	%r6107, %r6106, %r6100;
	add.s32 	%r6108, %r6105, %r6107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6099, 5;
	shr.b32 	%rhs, %r6099, 27;
	add.u32 	%r6109, %lhs, %rhs;
	}
	add.s32 	%r6110, %r6108, %r6109;
	add.s32 	%r6111, %r6110, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6087, 30;
	shr.b32 	%rhs, %r6087, 2;
	add.u32 	%r6112, %lhs, %rhs;
	}
	xor.b32  	%r6113, %r5951, %r5926;
	xor.b32  	%r6114, %r6113, %r6022;
	xor.b32  	%r6115, %r6114, %r6080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6115, 1;
	shr.b32 	%rhs, %r6115, 31;
	add.u32 	%r6116, %lhs, %rhs;
	}
	add.s32 	%r6117, %r6088, %r6116;
	xor.b32  	%r6118, %r6099, %r6100;
	xor.b32  	%r6119, %r6118, %r6112;
	add.s32 	%r6120, %r6117, %r6119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6111, 5;
	shr.b32 	%rhs, %r6111, 27;
	add.u32 	%r6121, %lhs, %rhs;
	}
	add.s32 	%r6122, %r6120, %r6121;
	add.s32 	%r6123, %r6122, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6099, 30;
	shr.b32 	%rhs, %r6099, 2;
	add.u32 	%r6124, %lhs, %rhs;
	}
	xor.b32  	%r6125, %r5962, %r5939;
	xor.b32  	%r6126, %r6125, %r6033;
	xor.b32  	%r6127, %r6126, %r6092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6127, 1;
	shr.b32 	%rhs, %r6127, 31;
	add.u32 	%r6128, %lhs, %rhs;
	}
	add.s32 	%r6129, %r6100, %r6128;
	xor.b32  	%r6130, %r6111, %r6112;
	xor.b32  	%r6131, %r6130, %r6124;
	add.s32 	%r6132, %r6129, %r6131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6123, 5;
	shr.b32 	%rhs, %r6123, 27;
	add.u32 	%r6133, %lhs, %rhs;
	}
	add.s32 	%r6134, %r6132, %r6133;
	add.s32 	%r6135, %r6134, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6111, 30;
	shr.b32 	%rhs, %r6111, 2;
	add.u32 	%r6136, %lhs, %rhs;
	}
	xor.b32  	%r6137, %r5974, %r5951;
	xor.b32  	%r6138, %r6137, %r6045;
	xor.b32  	%r6139, %r6138, %r6104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6139, 1;
	shr.b32 	%rhs, %r6139, 31;
	add.u32 	%r6140, %lhs, %rhs;
	}
	add.s32 	%r6141, %r6112, %r6140;
	xor.b32  	%r6142, %r6123, %r6124;
	xor.b32  	%r6143, %r6142, %r6136;
	add.s32 	%r6144, %r6141, %r6143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6135, 5;
	shr.b32 	%rhs, %r6135, 27;
	add.u32 	%r6145, %lhs, %rhs;
	}
	add.s32 	%r6146, %r6144, %r6145;
	add.s32 	%r6147, %r6146, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6123, 30;
	shr.b32 	%rhs, %r6123, 2;
	add.u32 	%r6148, %lhs, %rhs;
	}
	xor.b32  	%r6149, %r5986, %r5962;
	xor.b32  	%r6150, %r6149, %r6056;
	xor.b32  	%r6151, %r6150, %r6116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6151, 1;
	shr.b32 	%rhs, %r6151, 31;
	add.u32 	%r6152, %lhs, %rhs;
	}
	add.s32 	%r6153, %r6124, %r6152;
	xor.b32  	%r6154, %r6135, %r6136;
	xor.b32  	%r6155, %r6154, %r6148;
	add.s32 	%r6156, %r6153, %r6155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6147, 5;
	shr.b32 	%rhs, %r6147, 27;
	add.u32 	%r6157, %lhs, %rhs;
	}
	add.s32 	%r6158, %r6156, %r6157;
	add.s32 	%r6159, %r6158, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6135, 30;
	shr.b32 	%rhs, %r6135, 2;
	add.u32 	%r6160, %lhs, %rhs;
	}
	xor.b32  	%r6161, %r5998, %r5974;
	xor.b32  	%r6162, %r6161, %r6068;
	xor.b32  	%r6163, %r6162, %r6128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6163, 1;
	shr.b32 	%rhs, %r6163, 31;
	add.u32 	%r6164, %lhs, %rhs;
	}
	add.s32 	%r6165, %r6136, %r6164;
	xor.b32  	%r6166, %r6147, %r6148;
	xor.b32  	%r6167, %r6166, %r6160;
	add.s32 	%r6168, %r6165, %r6167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6159, 5;
	shr.b32 	%rhs, %r6159, 27;
	add.u32 	%r6169, %lhs, %rhs;
	}
	add.s32 	%r6170, %r6168, %r6169;
	add.s32 	%r6171, %r6170, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6147, 30;
	shr.b32 	%rhs, %r6147, 2;
	add.u32 	%r6172, %lhs, %rhs;
	}
	xor.b32  	%r6173, %r6010, %r5986;
	xor.b32  	%r6174, %r6173, %r6080;
	xor.b32  	%r6175, %r6174, %r6140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6175, 1;
	shr.b32 	%rhs, %r6175, 31;
	add.u32 	%r6176, %lhs, %rhs;
	}
	add.s32 	%r6177, %r6148, %r6176;
	xor.b32  	%r6178, %r6159, %r6160;
	xor.b32  	%r6179, %r6172, %r6159;
	and.b32  	%r6180, %r6179, %r6178;
	xor.b32  	%r6181, %r6180, %r6159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6171, 5;
	shr.b32 	%rhs, %r6171, 27;
	add.u32 	%r6182, %lhs, %rhs;
	}
	add.s32 	%r6183, %r6177, %r6182;
	add.s32 	%r6184, %r6183, %r6181;
	add.s32 	%r6185, %r6184, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6159, 30;
	shr.b32 	%rhs, %r6159, 2;
	add.u32 	%r6186, %lhs, %rhs;
	}
	xor.b32  	%r6187, %r6022, %r5998;
	xor.b32  	%r6188, %r6187, %r6092;
	xor.b32  	%r6189, %r6188, %r6152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6189, 1;
	shr.b32 	%rhs, %r6189, 31;
	add.u32 	%r6190, %lhs, %rhs;
	}
	add.s32 	%r6191, %r6160, %r6190;
	xor.b32  	%r6192, %r6171, %r6172;
	xor.b32  	%r6193, %r6186, %r6171;
	and.b32  	%r6194, %r6193, %r6192;
	xor.b32  	%r6195, %r6194, %r6171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6185, 5;
	shr.b32 	%rhs, %r6185, 27;
	add.u32 	%r6196, %lhs, %rhs;
	}
	add.s32 	%r6197, %r6191, %r6196;
	add.s32 	%r6198, %r6197, %r6195;
	add.s32 	%r6199, %r6198, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6171, 30;
	shr.b32 	%rhs, %r6171, 2;
	add.u32 	%r6200, %lhs, %rhs;
	}
	xor.b32  	%r6201, %r6033, %r6010;
	xor.b32  	%r6202, %r6201, %r6104;
	xor.b32  	%r6203, %r6202, %r6164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6203, 1;
	shr.b32 	%rhs, %r6203, 31;
	add.u32 	%r6204, %lhs, %rhs;
	}
	add.s32 	%r6205, %r6172, %r6204;
	xor.b32  	%r6206, %r6185, %r6186;
	xor.b32  	%r6207, %r6200, %r6185;
	and.b32  	%r6208, %r6207, %r6206;
	xor.b32  	%r6209, %r6208, %r6185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6199, 5;
	shr.b32 	%rhs, %r6199, 27;
	add.u32 	%r6210, %lhs, %rhs;
	}
	add.s32 	%r6211, %r6205, %r6210;
	add.s32 	%r6212, %r6211, %r6209;
	add.s32 	%r6213, %r6212, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6185, 30;
	shr.b32 	%rhs, %r6185, 2;
	add.u32 	%r6214, %lhs, %rhs;
	}
	xor.b32  	%r6215, %r6045, %r6022;
	xor.b32  	%r6216, %r6215, %r6116;
	xor.b32  	%r6217, %r6216, %r6176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6217, 1;
	shr.b32 	%rhs, %r6217, 31;
	add.u32 	%r6218, %lhs, %rhs;
	}
	add.s32 	%r6219, %r6186, %r6218;
	xor.b32  	%r6220, %r6199, %r6200;
	xor.b32  	%r6221, %r6214, %r6199;
	and.b32  	%r6222, %r6221, %r6220;
	xor.b32  	%r6223, %r6222, %r6199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 5;
	shr.b32 	%rhs, %r6213, 27;
	add.u32 	%r6224, %lhs, %rhs;
	}
	add.s32 	%r6225, %r6219, %r6224;
	add.s32 	%r6226, %r6225, %r6223;
	add.s32 	%r6227, %r6226, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6199, 30;
	shr.b32 	%rhs, %r6199, 2;
	add.u32 	%r6228, %lhs, %rhs;
	}
	xor.b32  	%r6229, %r6056, %r6033;
	xor.b32  	%r6230, %r6229, %r6128;
	xor.b32  	%r6231, %r6230, %r6190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6231, 1;
	shr.b32 	%rhs, %r6231, 31;
	add.u32 	%r6232, %lhs, %rhs;
	}
	add.s32 	%r6233, %r6200, %r6232;
	xor.b32  	%r6234, %r6213, %r6214;
	xor.b32  	%r6235, %r6228, %r6213;
	and.b32  	%r6236, %r6235, %r6234;
	xor.b32  	%r6237, %r6236, %r6213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6227, 5;
	shr.b32 	%rhs, %r6227, 27;
	add.u32 	%r6238, %lhs, %rhs;
	}
	add.s32 	%r6239, %r6233, %r6238;
	add.s32 	%r6240, %r6239, %r6237;
	add.s32 	%r6241, %r6240, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 30;
	shr.b32 	%rhs, %r6213, 2;
	add.u32 	%r6242, %lhs, %rhs;
	}
	xor.b32  	%r6243, %r6068, %r6045;
	xor.b32  	%r6244, %r6243, %r6140;
	xor.b32  	%r6245, %r6244, %r6204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6245, 1;
	shr.b32 	%rhs, %r6245, 31;
	add.u32 	%r6246, %lhs, %rhs;
	}
	add.s32 	%r6247, %r6214, %r6246;
	xor.b32  	%r6248, %r6227, %r6228;
	xor.b32  	%r6249, %r6242, %r6227;
	and.b32  	%r6250, %r6249, %r6248;
	xor.b32  	%r6251, %r6250, %r6227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6241, 5;
	shr.b32 	%rhs, %r6241, 27;
	add.u32 	%r6252, %lhs, %rhs;
	}
	add.s32 	%r6253, %r6247, %r6252;
	add.s32 	%r6254, %r6253, %r6251;
	add.s32 	%r6255, %r6254, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6227, 30;
	shr.b32 	%rhs, %r6227, 2;
	add.u32 	%r6256, %lhs, %rhs;
	}
	xor.b32  	%r6257, %r6080, %r6056;
	xor.b32  	%r6258, %r6257, %r6152;
	xor.b32  	%r6259, %r6258, %r6218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6259, 1;
	shr.b32 	%rhs, %r6259, 31;
	add.u32 	%r6260, %lhs, %rhs;
	}
	add.s32 	%r6261, %r6228, %r6260;
	xor.b32  	%r6262, %r6241, %r6242;
	xor.b32  	%r6263, %r6256, %r6241;
	and.b32  	%r6264, %r6263, %r6262;
	xor.b32  	%r6265, %r6264, %r6241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6255, 5;
	shr.b32 	%rhs, %r6255, 27;
	add.u32 	%r6266, %lhs, %rhs;
	}
	add.s32 	%r6267, %r6261, %r6266;
	add.s32 	%r6268, %r6267, %r6265;
	add.s32 	%r6269, %r6268, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6241, 30;
	shr.b32 	%rhs, %r6241, 2;
	add.u32 	%r6270, %lhs, %rhs;
	}
	xor.b32  	%r6271, %r6092, %r6068;
	xor.b32  	%r6272, %r6271, %r6164;
	xor.b32  	%r6273, %r6272, %r6232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6273, 1;
	shr.b32 	%rhs, %r6273, 31;
	add.u32 	%r6274, %lhs, %rhs;
	}
	add.s32 	%r6275, %r6242, %r6274;
	xor.b32  	%r6276, %r6255, %r6256;
	xor.b32  	%r6277, %r6270, %r6255;
	and.b32  	%r6278, %r6277, %r6276;
	xor.b32  	%r6279, %r6278, %r6255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6269, 5;
	shr.b32 	%rhs, %r6269, 27;
	add.u32 	%r6280, %lhs, %rhs;
	}
	add.s32 	%r6281, %r6275, %r6280;
	add.s32 	%r6282, %r6281, %r6279;
	add.s32 	%r6283, %r6282, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6255, 30;
	shr.b32 	%rhs, %r6255, 2;
	add.u32 	%r6284, %lhs, %rhs;
	}
	xor.b32  	%r6285, %r6104, %r6080;
	xor.b32  	%r6286, %r6285, %r6176;
	xor.b32  	%r6287, %r6286, %r6246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6287, 1;
	shr.b32 	%rhs, %r6287, 31;
	add.u32 	%r6288, %lhs, %rhs;
	}
	add.s32 	%r6289, %r6256, %r6288;
	xor.b32  	%r6290, %r6269, %r6270;
	xor.b32  	%r6291, %r6284, %r6269;
	and.b32  	%r6292, %r6291, %r6290;
	xor.b32  	%r6293, %r6292, %r6269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6283, 5;
	shr.b32 	%rhs, %r6283, 27;
	add.u32 	%r6294, %lhs, %rhs;
	}
	add.s32 	%r6295, %r6289, %r6294;
	add.s32 	%r6296, %r6295, %r6293;
	add.s32 	%r6297, %r6296, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6269, 30;
	shr.b32 	%rhs, %r6269, 2;
	add.u32 	%r6298, %lhs, %rhs;
	}
	xor.b32  	%r6299, %r6116, %r6092;
	xor.b32  	%r6300, %r6299, %r6190;
	xor.b32  	%r6301, %r6300, %r6260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6301, 1;
	shr.b32 	%rhs, %r6301, 31;
	add.u32 	%r6302, %lhs, %rhs;
	}
	add.s32 	%r6303, %r6270, %r6302;
	xor.b32  	%r6304, %r6283, %r6284;
	xor.b32  	%r6305, %r6298, %r6283;
	and.b32  	%r6306, %r6305, %r6304;
	xor.b32  	%r6307, %r6306, %r6283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6297, 5;
	shr.b32 	%rhs, %r6297, 27;
	add.u32 	%r6308, %lhs, %rhs;
	}
	add.s32 	%r6309, %r6303, %r6308;
	add.s32 	%r6310, %r6309, %r6307;
	add.s32 	%r6311, %r6310, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6283, 30;
	shr.b32 	%rhs, %r6283, 2;
	add.u32 	%r6312, %lhs, %rhs;
	}
	xor.b32  	%r6313, %r6128, %r6104;
	xor.b32  	%r6314, %r6313, %r6204;
	xor.b32  	%r6315, %r6314, %r6274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6315, 1;
	shr.b32 	%rhs, %r6315, 31;
	add.u32 	%r6316, %lhs, %rhs;
	}
	add.s32 	%r6317, %r6284, %r6316;
	xor.b32  	%r6318, %r6297, %r6298;
	xor.b32  	%r6319, %r6312, %r6297;
	and.b32  	%r6320, %r6319, %r6318;
	xor.b32  	%r6321, %r6320, %r6297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6311, 5;
	shr.b32 	%rhs, %r6311, 27;
	add.u32 	%r6322, %lhs, %rhs;
	}
	add.s32 	%r6323, %r6317, %r6322;
	add.s32 	%r6324, %r6323, %r6321;
	add.s32 	%r6325, %r6324, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6297, 30;
	shr.b32 	%rhs, %r6297, 2;
	add.u32 	%r6326, %lhs, %rhs;
	}
	xor.b32  	%r6327, %r6140, %r6116;
	xor.b32  	%r6328, %r6327, %r6218;
	xor.b32  	%r6329, %r6328, %r6288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6329, 1;
	shr.b32 	%rhs, %r6329, 31;
	add.u32 	%r6330, %lhs, %rhs;
	}
	add.s32 	%r6331, %r6298, %r6330;
	xor.b32  	%r6332, %r6311, %r6312;
	xor.b32  	%r6333, %r6326, %r6311;
	and.b32  	%r6334, %r6333, %r6332;
	xor.b32  	%r6335, %r6334, %r6311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6325, 5;
	shr.b32 	%rhs, %r6325, 27;
	add.u32 	%r6336, %lhs, %rhs;
	}
	add.s32 	%r6337, %r6331, %r6336;
	add.s32 	%r6338, %r6337, %r6335;
	add.s32 	%r6339, %r6338, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6311, 30;
	shr.b32 	%rhs, %r6311, 2;
	add.u32 	%r6340, %lhs, %rhs;
	}
	xor.b32  	%r6341, %r6152, %r6128;
	xor.b32  	%r6342, %r6341, %r6232;
	xor.b32  	%r6343, %r6342, %r6302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6343, 1;
	shr.b32 	%rhs, %r6343, 31;
	add.u32 	%r6344, %lhs, %rhs;
	}
	add.s32 	%r6345, %r6312, %r6344;
	xor.b32  	%r6346, %r6325, %r6326;
	xor.b32  	%r6347, %r6340, %r6325;
	and.b32  	%r6348, %r6347, %r6346;
	xor.b32  	%r6349, %r6348, %r6325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6339, 5;
	shr.b32 	%rhs, %r6339, 27;
	add.u32 	%r6350, %lhs, %rhs;
	}
	add.s32 	%r6351, %r6345, %r6350;
	add.s32 	%r6352, %r6351, %r6349;
	add.s32 	%r6353, %r6352, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6325, 30;
	shr.b32 	%rhs, %r6325, 2;
	add.u32 	%r6354, %lhs, %rhs;
	}
	xor.b32  	%r6355, %r6164, %r6140;
	xor.b32  	%r6356, %r6355, %r6246;
	xor.b32  	%r6357, %r6356, %r6316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6357, 1;
	shr.b32 	%rhs, %r6357, 31;
	add.u32 	%r6358, %lhs, %rhs;
	}
	add.s32 	%r6359, %r6326, %r6358;
	xor.b32  	%r6360, %r6339, %r6340;
	xor.b32  	%r6361, %r6354, %r6339;
	and.b32  	%r6362, %r6361, %r6360;
	xor.b32  	%r6363, %r6362, %r6339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6353, 5;
	shr.b32 	%rhs, %r6353, 27;
	add.u32 	%r6364, %lhs, %rhs;
	}
	add.s32 	%r6365, %r6359, %r6364;
	add.s32 	%r6366, %r6365, %r6363;
	add.s32 	%r6367, %r6366, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6339, 30;
	shr.b32 	%rhs, %r6339, 2;
	add.u32 	%r6368, %lhs, %rhs;
	}
	xor.b32  	%r6369, %r6176, %r6152;
	xor.b32  	%r6370, %r6369, %r6260;
	xor.b32  	%r6371, %r6370, %r6330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6371, 1;
	shr.b32 	%rhs, %r6371, 31;
	add.u32 	%r6372, %lhs, %rhs;
	}
	add.s32 	%r6373, %r6340, %r6372;
	xor.b32  	%r6374, %r6353, %r6354;
	xor.b32  	%r6375, %r6368, %r6353;
	and.b32  	%r6376, %r6375, %r6374;
	xor.b32  	%r6377, %r6376, %r6353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6367, 5;
	shr.b32 	%rhs, %r6367, 27;
	add.u32 	%r6378, %lhs, %rhs;
	}
	add.s32 	%r6379, %r6373, %r6378;
	add.s32 	%r6380, %r6379, %r6377;
	add.s32 	%r6381, %r6380, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6353, 30;
	shr.b32 	%rhs, %r6353, 2;
	add.u32 	%r6382, %lhs, %rhs;
	}
	xor.b32  	%r6383, %r6190, %r6164;
	xor.b32  	%r6384, %r6383, %r6274;
	xor.b32  	%r6385, %r6384, %r6344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6385, 1;
	shr.b32 	%rhs, %r6385, 31;
	add.u32 	%r6386, %lhs, %rhs;
	}
	add.s32 	%r6387, %r6354, %r6386;
	xor.b32  	%r6388, %r6367, %r6368;
	xor.b32  	%r6389, %r6382, %r6367;
	and.b32  	%r6390, %r6389, %r6388;
	xor.b32  	%r6391, %r6390, %r6367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 5;
	shr.b32 	%rhs, %r6381, 27;
	add.u32 	%r6392, %lhs, %rhs;
	}
	add.s32 	%r6393, %r6387, %r6392;
	add.s32 	%r6394, %r6393, %r6391;
	add.s32 	%r6395, %r6394, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6367, 30;
	shr.b32 	%rhs, %r6367, 2;
	add.u32 	%r6396, %lhs, %rhs;
	}
	xor.b32  	%r6397, %r6204, %r6176;
	xor.b32  	%r6398, %r6397, %r6288;
	xor.b32  	%r6399, %r6398, %r6358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6399, 1;
	shr.b32 	%rhs, %r6399, 31;
	add.u32 	%r6400, %lhs, %rhs;
	}
	add.s32 	%r6401, %r6368, %r6400;
	xor.b32  	%r6402, %r6381, %r6382;
	xor.b32  	%r6403, %r6396, %r6381;
	and.b32  	%r6404, %r6403, %r6402;
	xor.b32  	%r6405, %r6404, %r6381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6395, 5;
	shr.b32 	%rhs, %r6395, 27;
	add.u32 	%r6406, %lhs, %rhs;
	}
	add.s32 	%r6407, %r6401, %r6406;
	add.s32 	%r6408, %r6407, %r6405;
	add.s32 	%r6409, %r6408, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 30;
	shr.b32 	%rhs, %r6381, 2;
	add.u32 	%r6410, %lhs, %rhs;
	}
	xor.b32  	%r6411, %r6218, %r6190;
	xor.b32  	%r6412, %r6411, %r6302;
	xor.b32  	%r6413, %r6412, %r6372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6413, 1;
	shr.b32 	%rhs, %r6413, 31;
	add.u32 	%r6414, %lhs, %rhs;
	}
	add.s32 	%r6415, %r6382, %r6414;
	xor.b32  	%r6416, %r6395, %r6396;
	xor.b32  	%r6417, %r6410, %r6395;
	and.b32  	%r6418, %r6417, %r6416;
	xor.b32  	%r6419, %r6418, %r6395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6409, 5;
	shr.b32 	%rhs, %r6409, 27;
	add.u32 	%r6420, %lhs, %rhs;
	}
	add.s32 	%r6421, %r6415, %r6420;
	add.s32 	%r6422, %r6421, %r6419;
	add.s32 	%r6423, %r6422, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6395, 30;
	shr.b32 	%rhs, %r6395, 2;
	add.u32 	%r6424, %lhs, %rhs;
	}
	xor.b32  	%r6425, %r6232, %r6204;
	xor.b32  	%r6426, %r6425, %r6316;
	xor.b32  	%r6427, %r6426, %r6386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6427, 1;
	shr.b32 	%rhs, %r6427, 31;
	add.u32 	%r6428, %lhs, %rhs;
	}
	add.s32 	%r6429, %r6396, %r6428;
	xor.b32  	%r6430, %r6409, %r6410;
	xor.b32  	%r6431, %r6424, %r6409;
	and.b32  	%r6432, %r6431, %r6430;
	xor.b32  	%r6433, %r6432, %r6409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6423, 5;
	shr.b32 	%rhs, %r6423, 27;
	add.u32 	%r6434, %lhs, %rhs;
	}
	add.s32 	%r6435, %r6429, %r6434;
	add.s32 	%r6436, %r6435, %r6433;
	add.s32 	%r6437, %r6436, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6409, 30;
	shr.b32 	%rhs, %r6409, 2;
	add.u32 	%r6438, %lhs, %rhs;
	}
	xor.b32  	%r6439, %r6246, %r6218;
	xor.b32  	%r6440, %r6439, %r6330;
	xor.b32  	%r6441, %r6440, %r6400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6441, 1;
	shr.b32 	%rhs, %r6441, 31;
	add.u32 	%r6442, %lhs, %rhs;
	}
	add.s32 	%r6443, %r6410, %r6442;
	xor.b32  	%r6444, %r6423, %r6424;
	xor.b32  	%r6445, %r6438, %r6423;
	and.b32  	%r6446, %r6445, %r6444;
	xor.b32  	%r6447, %r6446, %r6423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6437, 5;
	shr.b32 	%rhs, %r6437, 27;
	add.u32 	%r6448, %lhs, %rhs;
	}
	add.s32 	%r6449, %r6443, %r6448;
	add.s32 	%r6450, %r6449, %r6447;
	add.s32 	%r6451, %r6450, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6423, 30;
	shr.b32 	%rhs, %r6423, 2;
	add.u32 	%r6452, %lhs, %rhs;
	}
	xor.b32  	%r6453, %r6260, %r6232;
	xor.b32  	%r6454, %r6453, %r6344;
	xor.b32  	%r6455, %r6454, %r6414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6455, 1;
	shr.b32 	%rhs, %r6455, 31;
	add.u32 	%r6456, %lhs, %rhs;
	}
	add.s32 	%r6457, %r6424, %r6456;
	xor.b32  	%r6458, %r6437, %r6438;
	xor.b32  	%r6459, %r6458, %r6452;
	add.s32 	%r6460, %r6457, %r6459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6451, 5;
	shr.b32 	%rhs, %r6451, 27;
	add.u32 	%r6461, %lhs, %rhs;
	}
	add.s32 	%r6462, %r6460, %r6461;
	add.s32 	%r6463, %r6462, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6437, 30;
	shr.b32 	%rhs, %r6437, 2;
	add.u32 	%r6464, %lhs, %rhs;
	}
	xor.b32  	%r6465, %r6274, %r6246;
	xor.b32  	%r6466, %r6465, %r6358;
	xor.b32  	%r6467, %r6466, %r6428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6467, 1;
	shr.b32 	%rhs, %r6467, 31;
	add.u32 	%r6468, %lhs, %rhs;
	}
	add.s32 	%r6469, %r6438, %r6468;
	xor.b32  	%r6470, %r6451, %r6452;
	xor.b32  	%r6471, %r6470, %r6464;
	add.s32 	%r6472, %r6469, %r6471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6463, 5;
	shr.b32 	%rhs, %r6463, 27;
	add.u32 	%r6473, %lhs, %rhs;
	}
	add.s32 	%r6474, %r6472, %r6473;
	add.s32 	%r6475, %r6474, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6451, 30;
	shr.b32 	%rhs, %r6451, 2;
	add.u32 	%r6476, %lhs, %rhs;
	}
	xor.b32  	%r6477, %r6288, %r6260;
	xor.b32  	%r6478, %r6477, %r6372;
	xor.b32  	%r6479, %r6478, %r6442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6479, 1;
	shr.b32 	%rhs, %r6479, 31;
	add.u32 	%r6480, %lhs, %rhs;
	}
	add.s32 	%r6481, %r6452, %r6480;
	xor.b32  	%r6482, %r6463, %r6464;
	xor.b32  	%r6483, %r6482, %r6476;
	add.s32 	%r6484, %r6481, %r6483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6475, 5;
	shr.b32 	%rhs, %r6475, 27;
	add.u32 	%r6485, %lhs, %rhs;
	}
	add.s32 	%r6486, %r6484, %r6485;
	add.s32 	%r6487, %r6486, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6463, 30;
	shr.b32 	%rhs, %r6463, 2;
	add.u32 	%r6488, %lhs, %rhs;
	}
	xor.b32  	%r6489, %r6302, %r6274;
	xor.b32  	%r6490, %r6489, %r6386;
	xor.b32  	%r6491, %r6490, %r6456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6491, 1;
	shr.b32 	%rhs, %r6491, 31;
	add.u32 	%r6492, %lhs, %rhs;
	}
	add.s32 	%r6493, %r6464, %r6492;
	xor.b32  	%r6494, %r6475, %r6476;
	xor.b32  	%r6495, %r6494, %r6488;
	add.s32 	%r6496, %r6493, %r6495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6487, 5;
	shr.b32 	%rhs, %r6487, 27;
	add.u32 	%r6497, %lhs, %rhs;
	}
	add.s32 	%r6498, %r6496, %r6497;
	add.s32 	%r6499, %r6498, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6475, 30;
	shr.b32 	%rhs, %r6475, 2;
	add.u32 	%r6500, %lhs, %rhs;
	}
	xor.b32  	%r6501, %r6316, %r6288;
	xor.b32  	%r6502, %r6501, %r6400;
	xor.b32  	%r6503, %r6502, %r6468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6503, 1;
	shr.b32 	%rhs, %r6503, 31;
	add.u32 	%r6504, %lhs, %rhs;
	}
	add.s32 	%r6505, %r6476, %r6504;
	xor.b32  	%r6506, %r6487, %r6488;
	xor.b32  	%r6507, %r6506, %r6500;
	add.s32 	%r6508, %r6505, %r6507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6499, 5;
	shr.b32 	%rhs, %r6499, 27;
	add.u32 	%r6509, %lhs, %rhs;
	}
	add.s32 	%r6510, %r6508, %r6509;
	add.s32 	%r6511, %r6510, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6487, 30;
	shr.b32 	%rhs, %r6487, 2;
	add.u32 	%r6512, %lhs, %rhs;
	}
	xor.b32  	%r6513, %r6330, %r6302;
	xor.b32  	%r6514, %r6513, %r6414;
	xor.b32  	%r6515, %r6514, %r6480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6515, 1;
	shr.b32 	%rhs, %r6515, 31;
	add.u32 	%r6516, %lhs, %rhs;
	}
	add.s32 	%r6517, %r6488, %r6516;
	xor.b32  	%r6518, %r6499, %r6500;
	xor.b32  	%r6519, %r6518, %r6512;
	add.s32 	%r6520, %r6517, %r6519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6511, 5;
	shr.b32 	%rhs, %r6511, 27;
	add.u32 	%r6521, %lhs, %rhs;
	}
	add.s32 	%r6522, %r6520, %r6521;
	add.s32 	%r6523, %r6522, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6499, 30;
	shr.b32 	%rhs, %r6499, 2;
	add.u32 	%r6524, %lhs, %rhs;
	}
	xor.b32  	%r6525, %r6344, %r6316;
	xor.b32  	%r6526, %r6525, %r6428;
	xor.b32  	%r6527, %r6526, %r6492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6527, 1;
	shr.b32 	%rhs, %r6527, 31;
	add.u32 	%r6528, %lhs, %rhs;
	}
	add.s32 	%r6529, %r6500, %r6528;
	xor.b32  	%r6530, %r6511, %r6512;
	xor.b32  	%r6531, %r6530, %r6524;
	add.s32 	%r6532, %r6529, %r6531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6523, 5;
	shr.b32 	%rhs, %r6523, 27;
	add.u32 	%r6533, %lhs, %rhs;
	}
	add.s32 	%r6534, %r6532, %r6533;
	add.s32 	%r6535, %r6534, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6511, 30;
	shr.b32 	%rhs, %r6511, 2;
	add.u32 	%r6536, %lhs, %rhs;
	}
	xor.b32  	%r6537, %r6358, %r6330;
	xor.b32  	%r6538, %r6537, %r6442;
	xor.b32  	%r6539, %r6538, %r6504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6539, 1;
	shr.b32 	%rhs, %r6539, 31;
	add.u32 	%r6540, %lhs, %rhs;
	}
	add.s32 	%r6541, %r6512, %r6540;
	xor.b32  	%r6542, %r6523, %r6524;
	xor.b32  	%r6543, %r6542, %r6536;
	add.s32 	%r6544, %r6541, %r6543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6535, 5;
	shr.b32 	%rhs, %r6535, 27;
	add.u32 	%r6545, %lhs, %rhs;
	}
	add.s32 	%r6546, %r6544, %r6545;
	add.s32 	%r6547, %r6546, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6523, 30;
	shr.b32 	%rhs, %r6523, 2;
	add.u32 	%r6548, %lhs, %rhs;
	}
	xor.b32  	%r6549, %r6372, %r6344;
	xor.b32  	%r6550, %r6549, %r6456;
	xor.b32  	%r6551, %r6550, %r6516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6551, 1;
	shr.b32 	%rhs, %r6551, 31;
	add.u32 	%r6552, %lhs, %rhs;
	}
	add.s32 	%r6553, %r6524, %r6552;
	xor.b32  	%r6554, %r6535, %r6536;
	xor.b32  	%r6555, %r6554, %r6548;
	add.s32 	%r6556, %r6553, %r6555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6547, 5;
	shr.b32 	%rhs, %r6547, 27;
	add.u32 	%r6557, %lhs, %rhs;
	}
	add.s32 	%r6558, %r6556, %r6557;
	add.s32 	%r6559, %r6558, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6535, 30;
	shr.b32 	%rhs, %r6535, 2;
	add.u32 	%r6560, %lhs, %rhs;
	}
	xor.b32  	%r6561, %r6386, %r6358;
	xor.b32  	%r6562, %r6561, %r6468;
	xor.b32  	%r6563, %r6562, %r6528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6563, 1;
	shr.b32 	%rhs, %r6563, 31;
	add.u32 	%r6564, %lhs, %rhs;
	}
	add.s32 	%r6565, %r6536, %r6564;
	xor.b32  	%r6566, %r6547, %r6548;
	xor.b32  	%r6567, %r6566, %r6560;
	add.s32 	%r6568, %r6565, %r6567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6559, 5;
	shr.b32 	%rhs, %r6559, 27;
	add.u32 	%r6569, %lhs, %rhs;
	}
	add.s32 	%r6570, %r6568, %r6569;
	add.s32 	%r6571, %r6570, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6547, 30;
	shr.b32 	%rhs, %r6547, 2;
	add.u32 	%r6572, %lhs, %rhs;
	}
	xor.b32  	%r6573, %r6400, %r6372;
	xor.b32  	%r6574, %r6573, %r6480;
	xor.b32  	%r6575, %r6574, %r6540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6575, 1;
	shr.b32 	%rhs, %r6575, 31;
	add.u32 	%r6576, %lhs, %rhs;
	}
	add.s32 	%r6577, %r6548, %r6576;
	xor.b32  	%r6578, %r6559, %r6560;
	xor.b32  	%r6579, %r6578, %r6572;
	add.s32 	%r6580, %r6577, %r6579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6571, 5;
	shr.b32 	%rhs, %r6571, 27;
	add.u32 	%r6581, %lhs, %rhs;
	}
	add.s32 	%r6582, %r6580, %r6581;
	add.s32 	%r6583, %r6582, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6559, 30;
	shr.b32 	%rhs, %r6559, 2;
	add.u32 	%r6584, %lhs, %rhs;
	}
	xor.b32  	%r6585, %r6414, %r6386;
	xor.b32  	%r6586, %r6585, %r6492;
	xor.b32  	%r6587, %r6586, %r6552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6587, 1;
	shr.b32 	%rhs, %r6587, 31;
	add.u32 	%r6588, %lhs, %rhs;
	}
	add.s32 	%r6589, %r6560, %r6588;
	xor.b32  	%r6590, %r6571, %r6572;
	xor.b32  	%r6591, %r6590, %r6584;
	add.s32 	%r6592, %r6589, %r6591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6583, 5;
	shr.b32 	%rhs, %r6583, 27;
	add.u32 	%r6593, %lhs, %rhs;
	}
	add.s32 	%r6594, %r6592, %r6593;
	add.s32 	%r6595, %r6594, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6571, 30;
	shr.b32 	%rhs, %r6571, 2;
	add.u32 	%r6596, %lhs, %rhs;
	}
	xor.b32  	%r6597, %r6428, %r6400;
	xor.b32  	%r6598, %r6597, %r6504;
	xor.b32  	%r6599, %r6598, %r6564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6599, 1;
	shr.b32 	%rhs, %r6599, 31;
	add.u32 	%r6600, %lhs, %rhs;
	}
	add.s32 	%r6601, %r6572, %r6600;
	xor.b32  	%r6602, %r6583, %r6584;
	xor.b32  	%r6603, %r6602, %r6596;
	add.s32 	%r6604, %r6601, %r6603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6595, 5;
	shr.b32 	%rhs, %r6595, 27;
	add.u32 	%r6605, %lhs, %rhs;
	}
	add.s32 	%r6606, %r6604, %r6605;
	add.s32 	%r6607, %r6606, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6583, 30;
	shr.b32 	%rhs, %r6583, 2;
	add.u32 	%r6608, %lhs, %rhs;
	}
	xor.b32  	%r6609, %r6442, %r6414;
	xor.b32  	%r6610, %r6609, %r6516;
	xor.b32  	%r6611, %r6610, %r6576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6611, 1;
	shr.b32 	%rhs, %r6611, 31;
	add.u32 	%r6612, %lhs, %rhs;
	}
	add.s32 	%r6613, %r6584, %r6612;
	xor.b32  	%r6614, %r6595, %r6596;
	xor.b32  	%r6615, %r6614, %r6608;
	add.s32 	%r6616, %r6613, %r6615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6607, 5;
	shr.b32 	%rhs, %r6607, 27;
	add.u32 	%r6617, %lhs, %rhs;
	}
	add.s32 	%r6618, %r6616, %r6617;
	add.s32 	%r6619, %r6618, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6595, 30;
	shr.b32 	%rhs, %r6595, 2;
	add.u32 	%r6620, %lhs, %rhs;
	}
	xor.b32  	%r6621, %r6456, %r6428;
	xor.b32  	%r6622, %r6621, %r6528;
	xor.b32  	%r6623, %r6622, %r6588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6623, 1;
	shr.b32 	%rhs, %r6623, 31;
	add.u32 	%r6624, %lhs, %rhs;
	}
	add.s32 	%r6625, %r6596, %r6624;
	xor.b32  	%r6626, %r6607, %r6608;
	xor.b32  	%r6627, %r6626, %r6620;
	add.s32 	%r6628, %r6625, %r6627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6619, 5;
	shr.b32 	%rhs, %r6619, 27;
	add.u32 	%r6629, %lhs, %rhs;
	}
	add.s32 	%r6630, %r6628, %r6629;
	add.s32 	%r6631, %r6630, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6607, 30;
	shr.b32 	%rhs, %r6607, 2;
	add.u32 	%r6632, %lhs, %rhs;
	}
	xor.b32  	%r6633, %r6468, %r6442;
	xor.b32  	%r6634, %r6633, %r6540;
	xor.b32  	%r6635, %r6634, %r6600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6635, 1;
	shr.b32 	%rhs, %r6635, 31;
	add.u32 	%r6636, %lhs, %rhs;
	}
	add.s32 	%r6637, %r6608, %r6636;
	xor.b32  	%r6638, %r6619, %r6620;
	xor.b32  	%r6639, %r6638, %r6632;
	add.s32 	%r6640, %r6637, %r6639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6631, 5;
	shr.b32 	%rhs, %r6631, 27;
	add.u32 	%r6641, %lhs, %rhs;
	}
	add.s32 	%r6642, %r6640, %r6641;
	add.s32 	%r6643, %r6642, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6643, 30;
	shr.b32 	%rhs, %r6643, 2;
	add.u32 	%r6644, %lhs, %rhs;
	}
	add.s32 	%r6645, %r5713, %r6644;
	xor.b32  	%r4401, %r4784, 1549556828;
	xor.b32  	%r4397, %r4785, 1549556828;
	xor.b32  	%r4393, %r4786, 1549556828;
	xor.b32  	%r4389, %r4787, 1549556828;
	xor.b32  	%r4385, %r4788, 1549556828;
	mov.u32 	%r4609, 1549556828;
	// inline asm
	prmt.b32 %r4336, %r4758, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4340, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4344, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4348, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4352, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4356, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4360, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4364, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4368, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4372, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4376, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4380, %r4609, %r4385, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4384, %r4385, %r4389, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4388, %r4389, %r4393, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4392, %r4393, %r4397, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4396, %r4397, %r4401, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4400, %r4401, %r4758, %r4759;
	// inline asm
	add.s32 	%r6646, %r4400, %r4790;
	add.s32 	%r6647, %r6646, -1223673721;
	add.s32 	%r6648, %r4396, %r4795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6647, 5;
	shr.b32 	%rhs, %r6647, 27;
	add.u32 	%r6649, %lhs, %rhs;
	}
	add.s32 	%r6650, %r6648, %r6649;
	add.s32 	%r6651, %r6650, 1790234127;
	and.b32  	%r6652, %r4801, %r6647;
	xor.b32  	%r6653, %r6652, %r4794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6651, 5;
	shr.b32 	%rhs, %r6651, 27;
	add.u32 	%r6654, %lhs, %rhs;
	}
	add.s32 	%r6655, %r4392, %r6654;
	add.s32 	%r6656, %r6655, %r6653;
	add.s32 	%r6657, %r6656, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6647, 30;
	shr.b32 	%rhs, %r6647, 2;
	add.u32 	%r6658, %lhs, %rhs;
	}
	xor.b32  	%r6659, %r6658, %r4800;
	and.b32  	%r6660, %r6659, %r6651;
	xor.b32  	%r6661, %r6660, %r4800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 5;
	shr.b32 	%rhs, %r6657, 27;
	add.u32 	%r6662, %lhs, %rhs;
	}
	add.s32 	%r6663, %r4388, %r4794;
	add.s32 	%r6664, %r6663, %r6662;
	add.s32 	%r6665, %r6664, %r6661;
	add.s32 	%r6666, %r6665, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6651, 30;
	shr.b32 	%rhs, %r6651, 2;
	add.u32 	%r6667, %lhs, %rhs;
	}
	xor.b32  	%r6668, %r6667, %r6658;
	and.b32  	%r6669, %r6668, %r6657;
	xor.b32  	%r6670, %r6669, %r6658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6666, 5;
	shr.b32 	%rhs, %r6666, 27;
	add.u32 	%r6671, %lhs, %rhs;
	}
	add.s32 	%r6672, %r4384, %r4800;
	add.s32 	%r6673, %r6672, %r6671;
	add.s32 	%r6674, %r6673, %r6670;
	add.s32 	%r6675, %r6674, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6657, 30;
	shr.b32 	%rhs, %r6657, 2;
	add.u32 	%r6676, %lhs, %rhs;
	}
	xor.b32  	%r6677, %r6676, %r6667;
	and.b32  	%r6678, %r6677, %r6666;
	xor.b32  	%r6679, %r6678, %r6667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6675, 5;
	shr.b32 	%rhs, %r6675, 27;
	add.u32 	%r6680, %lhs, %rhs;
	}
	add.s32 	%r6681, %r4380, %r6658;
	add.s32 	%r6682, %r6681, %r6680;
	add.s32 	%r6683, %r6682, %r6679;
	add.s32 	%r6684, %r6683, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6666, 30;
	shr.b32 	%rhs, %r6666, 2;
	add.u32 	%r6685, %lhs, %rhs;
	}
	xor.b32  	%r6686, %r6685, %r6676;
	and.b32  	%r6687, %r6686, %r6675;
	xor.b32  	%r6688, %r6687, %r6676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6684, 5;
	shr.b32 	%rhs, %r6684, 27;
	add.u32 	%r6689, %lhs, %rhs;
	}
	add.s32 	%r6690, %r4376, %r6667;
	add.s32 	%r6691, %r6690, %r6689;
	add.s32 	%r6692, %r6691, %r6688;
	add.s32 	%r6693, %r6692, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6675, 30;
	shr.b32 	%rhs, %r6675, 2;
	add.u32 	%r6694, %lhs, %rhs;
	}
	xor.b32  	%r6695, %r6694, %r6685;
	and.b32  	%r6696, %r6695, %r6684;
	xor.b32  	%r6697, %r6696, %r6685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6693, 5;
	shr.b32 	%rhs, %r6693, 27;
	add.u32 	%r6698, %lhs, %rhs;
	}
	add.s32 	%r6699, %r4372, %r6676;
	add.s32 	%r6700, %r6699, %r6698;
	add.s32 	%r6701, %r6700, %r6697;
	add.s32 	%r6702, %r6701, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6684, 30;
	shr.b32 	%rhs, %r6684, 2;
	add.u32 	%r6703, %lhs, %rhs;
	}
	xor.b32  	%r6704, %r6703, %r6694;
	and.b32  	%r6705, %r6704, %r6693;
	xor.b32  	%r6706, %r6705, %r6694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6702, 5;
	shr.b32 	%rhs, %r6702, 27;
	add.u32 	%r6707, %lhs, %rhs;
	}
	add.s32 	%r6708, %r4368, %r6685;
	add.s32 	%r6709, %r6708, %r6707;
	add.s32 	%r6710, %r6709, %r6706;
	add.s32 	%r6711, %r6710, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6693, 30;
	shr.b32 	%rhs, %r6693, 2;
	add.u32 	%r6712, %lhs, %rhs;
	}
	xor.b32  	%r6713, %r6712, %r6703;
	and.b32  	%r6714, %r6713, %r6702;
	xor.b32  	%r6715, %r6714, %r6703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6711, 5;
	shr.b32 	%rhs, %r6711, 27;
	add.u32 	%r6716, %lhs, %rhs;
	}
	add.s32 	%r6717, %r4364, %r6694;
	add.s32 	%r6718, %r6717, %r6716;
	add.s32 	%r6719, %r6718, %r6715;
	add.s32 	%r6720, %r6719, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6702, 30;
	shr.b32 	%rhs, %r6702, 2;
	add.u32 	%r6721, %lhs, %rhs;
	}
	xor.b32  	%r6722, %r6721, %r6712;
	and.b32  	%r6723, %r6722, %r6711;
	xor.b32  	%r6724, %r6723, %r6712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6720, 5;
	shr.b32 	%rhs, %r6720, 27;
	add.u32 	%r6725, %lhs, %rhs;
	}
	add.s32 	%r6726, %r4360, %r6703;
	add.s32 	%r6727, %r6726, %r6725;
	add.s32 	%r6728, %r6727, %r6724;
	add.s32 	%r6729, %r6728, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6711, 30;
	shr.b32 	%rhs, %r6711, 2;
	add.u32 	%r6730, %lhs, %rhs;
	}
	xor.b32  	%r6731, %r6730, %r6721;
	and.b32  	%r6732, %r6731, %r6720;
	xor.b32  	%r6733, %r6732, %r6721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6729, 5;
	shr.b32 	%rhs, %r6729, 27;
	add.u32 	%r6734, %lhs, %rhs;
	}
	add.s32 	%r6735, %r4356, %r6712;
	add.s32 	%r6736, %r6735, %r6734;
	add.s32 	%r6737, %r6736, %r6733;
	add.s32 	%r6738, %r6737, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6720, 30;
	shr.b32 	%rhs, %r6720, 2;
	add.u32 	%r6739, %lhs, %rhs;
	}
	xor.b32  	%r6740, %r6739, %r6730;
	and.b32  	%r6741, %r6740, %r6729;
	xor.b32  	%r6742, %r6741, %r6730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6738, 5;
	shr.b32 	%rhs, %r6738, 27;
	add.u32 	%r6743, %lhs, %rhs;
	}
	add.s32 	%r6744, %r4352, %r6721;
	add.s32 	%r6745, %r6744, %r6743;
	add.s32 	%r6746, %r6745, %r6742;
	add.s32 	%r6747, %r6746, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6729, 30;
	shr.b32 	%rhs, %r6729, 2;
	add.u32 	%r6748, %lhs, %rhs;
	}
	xor.b32  	%r6749, %r6748, %r6739;
	and.b32  	%r6750, %r6749, %r6738;
	xor.b32  	%r6751, %r6750, %r6739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6747, 5;
	shr.b32 	%rhs, %r6747, 27;
	add.u32 	%r6752, %lhs, %rhs;
	}
	add.s32 	%r6753, %r4348, %r6730;
	add.s32 	%r6754, %r6753, %r6752;
	add.s32 	%r6755, %r6754, %r6751;
	add.s32 	%r6756, %r6755, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6738, 30;
	shr.b32 	%rhs, %r6738, 2;
	add.u32 	%r6757, %lhs, %rhs;
	}
	xor.b32  	%r6758, %r6757, %r6748;
	and.b32  	%r6759, %r6758, %r6747;
	xor.b32  	%r6760, %r6759, %r6748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6756, 5;
	shr.b32 	%rhs, %r6756, 27;
	add.u32 	%r6761, %lhs, %rhs;
	}
	add.s32 	%r6762, %r4344, %r6739;
	add.s32 	%r6763, %r6762, %r6761;
	add.s32 	%r6764, %r6763, %r6760;
	add.s32 	%r6765, %r6764, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6747, 30;
	shr.b32 	%rhs, %r6747, 2;
	add.u32 	%r6766, %lhs, %rhs;
	}
	xor.b32  	%r6767, %r6766, %r6757;
	and.b32  	%r6768, %r6767, %r6756;
	xor.b32  	%r6769, %r6768, %r6757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 5;
	shr.b32 	%rhs, %r6765, 27;
	add.u32 	%r6770, %lhs, %rhs;
	}
	add.s32 	%r6771, %r4340, %r6748;
	add.s32 	%r6772, %r6771, %r6770;
	add.s32 	%r6773, %r6772, %r6769;
	add.s32 	%r6774, %r6773, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6756, 30;
	shr.b32 	%rhs, %r6756, 2;
	add.u32 	%r6775, %lhs, %rhs;
	}
	xor.b32  	%r6776, %r4368, %r4348;
	xor.b32  	%r6777, %r6776, %r4392;
	xor.b32  	%r6778, %r6777, %r4400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6778, 1;
	shr.b32 	%rhs, %r6778, 31;
	add.u32 	%r6779, %lhs, %rhs;
	}
	add.s32 	%r6780, %r6757, %r6779;
	xor.b32  	%r6781, %r6775, %r6766;
	and.b32  	%r6782, %r6781, %r6765;
	xor.b32  	%r6783, %r6782, %r6766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6774, 5;
	shr.b32 	%rhs, %r6774, 27;
	add.u32 	%r6784, %lhs, %rhs;
	}
	add.s32 	%r6785, %r6780, %r6784;
	add.s32 	%r6786, %r6785, %r6783;
	add.s32 	%r6787, %r6786, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 30;
	shr.b32 	%rhs, %r6765, 2;
	add.u32 	%r6788, %lhs, %rhs;
	}
	xor.b32  	%r6789, %r4364, %r4344;
	xor.b32  	%r6790, %r6789, %r4388;
	xor.b32  	%r6791, %r6790, %r4396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6791, 1;
	shr.b32 	%rhs, %r6791, 31;
	add.u32 	%r6792, %lhs, %rhs;
	}
	add.s32 	%r6793, %r6766, %r6792;
	xor.b32  	%r6794, %r6788, %r6775;
	and.b32  	%r6795, %r6794, %r6774;
	xor.b32  	%r6796, %r6795, %r6775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6787, 5;
	shr.b32 	%rhs, %r6787, 27;
	add.u32 	%r6797, %lhs, %rhs;
	}
	add.s32 	%r6798, %r6793, %r6797;
	add.s32 	%r6799, %r6798, %r6796;
	add.s32 	%r6800, %r6799, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6774, 30;
	shr.b32 	%rhs, %r6774, 2;
	add.u32 	%r6801, %lhs, %rhs;
	}
	xor.b32  	%r6802, %r4360, %r4340;
	xor.b32  	%r6803, %r6802, %r4384;
	xor.b32  	%r6804, %r6803, %r4392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6804, 1;
	shr.b32 	%rhs, %r6804, 31;
	add.u32 	%r6805, %lhs, %rhs;
	}
	add.s32 	%r6806, %r6775, %r6805;
	xor.b32  	%r6807, %r6801, %r6788;
	and.b32  	%r6808, %r6807, %r6787;
	xor.b32  	%r6809, %r6808, %r6788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6800, 5;
	shr.b32 	%rhs, %r6800, 27;
	add.u32 	%r6810, %lhs, %rhs;
	}
	add.s32 	%r6811, %r6806, %r6810;
	add.s32 	%r6812, %r6811, %r6809;
	add.s32 	%r6813, %r6812, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6787, 30;
	shr.b32 	%rhs, %r6787, 2;
	add.u32 	%r6814, %lhs, %rhs;
	}
	xor.b32  	%r6815, %r4380, %r4356;
	xor.b32  	%r6816, %r6815, %r4388;
	xor.b32  	%r6817, %r6816, %r6779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6817, 1;
	shr.b32 	%rhs, %r6817, 31;
	add.u32 	%r6818, %lhs, %rhs;
	}
	add.s32 	%r6819, %r6788, %r6818;
	xor.b32  	%r6820, %r6814, %r6801;
	and.b32  	%r6821, %r6820, %r6800;
	xor.b32  	%r6822, %r6821, %r6801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6813, 5;
	shr.b32 	%rhs, %r6813, 27;
	add.u32 	%r6823, %lhs, %rhs;
	}
	add.s32 	%r6824, %r6819, %r6823;
	add.s32 	%r6825, %r6824, %r6822;
	add.s32 	%r6826, %r6825, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6800, 30;
	shr.b32 	%rhs, %r6800, 2;
	add.u32 	%r6827, %lhs, %rhs;
	}
	xor.b32  	%r6828, %r4376, %r4352;
	xor.b32  	%r6829, %r6828, %r4384;
	xor.b32  	%r6830, %r6829, %r6792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6830, 1;
	shr.b32 	%rhs, %r6830, 31;
	add.u32 	%r6831, %lhs, %rhs;
	}
	add.s32 	%r6832, %r6801, %r6831;
	xor.b32  	%r6833, %r6813, %r6814;
	xor.b32  	%r6834, %r6833, %r6827;
	add.s32 	%r6835, %r6832, %r6834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6826, 5;
	shr.b32 	%rhs, %r6826, 27;
	add.u32 	%r6836, %lhs, %rhs;
	}
	add.s32 	%r6837, %r6835, %r6836;
	add.s32 	%r6838, %r6837, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6813, 30;
	shr.b32 	%rhs, %r6813, 2;
	add.u32 	%r6839, %lhs, %rhs;
	}
	xor.b32  	%r6840, %r4372, %r4348;
	xor.b32  	%r6841, %r6840, %r4380;
	xor.b32  	%r6842, %r6841, %r6805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6842, 1;
	shr.b32 	%rhs, %r6842, 31;
	add.u32 	%r6843, %lhs, %rhs;
	}
	add.s32 	%r6844, %r6814, %r6843;
	xor.b32  	%r6845, %r6826, %r6827;
	xor.b32  	%r6846, %r6845, %r6839;
	add.s32 	%r6847, %r6844, %r6846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6838, 5;
	shr.b32 	%rhs, %r6838, 27;
	add.u32 	%r6848, %lhs, %rhs;
	}
	add.s32 	%r6849, %r6847, %r6848;
	add.s32 	%r6850, %r6849, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6826, 30;
	shr.b32 	%rhs, %r6826, 2;
	add.u32 	%r6851, %lhs, %rhs;
	}
	xor.b32  	%r6852, %r4368, %r4344;
	xor.b32  	%r6853, %r6852, %r4376;
	xor.b32  	%r6854, %r6853, %r6818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6854, 1;
	shr.b32 	%rhs, %r6854, 31;
	add.u32 	%r6855, %lhs, %rhs;
	}
	add.s32 	%r6856, %r6827, %r6855;
	xor.b32  	%r6857, %r6838, %r6839;
	xor.b32  	%r6858, %r6857, %r6851;
	add.s32 	%r6859, %r6856, %r6858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6850, 5;
	shr.b32 	%rhs, %r6850, 27;
	add.u32 	%r6860, %lhs, %rhs;
	}
	add.s32 	%r6861, %r6859, %r6860;
	add.s32 	%r6862, %r6861, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6838, 30;
	shr.b32 	%rhs, %r6838, 2;
	add.u32 	%r6863, %lhs, %rhs;
	}
	xor.b32  	%r6864, %r4364, %r4340;
	xor.b32  	%r6865, %r6864, %r4372;
	xor.b32  	%r6866, %r6865, %r6831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6866, 1;
	shr.b32 	%rhs, %r6866, 31;
	add.u32 	%r6867, %lhs, %rhs;
	}
	add.s32 	%r6868, %r6839, %r6867;
	xor.b32  	%r6869, %r6850, %r6851;
	xor.b32  	%r6870, %r6869, %r6863;
	add.s32 	%r6871, %r6868, %r6870;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6862, 5;
	shr.b32 	%rhs, %r6862, 27;
	add.u32 	%r6872, %lhs, %rhs;
	}
	add.s32 	%r6873, %r6871, %r6872;
	add.s32 	%r6874, %r6873, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6850, 30;
	shr.b32 	%rhs, %r6850, 2;
	add.u32 	%r6875, %lhs, %rhs;
	}
	xor.b32  	%r6876, %r4368, %r4360;
	xor.b32  	%r6877, %r6876, %r6779;
	xor.b32  	%r6878, %r6877, %r6843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6878, 1;
	shr.b32 	%rhs, %r6878, 31;
	add.u32 	%r6879, %lhs, %rhs;
	}
	add.s32 	%r6880, %r6851, %r6879;
	xor.b32  	%r6881, %r6862, %r6863;
	xor.b32  	%r6882, %r6881, %r6875;
	add.s32 	%r6883, %r6880, %r6882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6874, 5;
	shr.b32 	%rhs, %r6874, 27;
	add.u32 	%r6884, %lhs, %rhs;
	}
	add.s32 	%r6885, %r6883, %r6884;
	add.s32 	%r6886, %r6885, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6862, 30;
	shr.b32 	%rhs, %r6862, 2;
	add.u32 	%r6887, %lhs, %rhs;
	}
	xor.b32  	%r6888, %r4364, %r4356;
	xor.b32  	%r6889, %r6888, %r6792;
	xor.b32  	%r6890, %r6889, %r6855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6890, 1;
	shr.b32 	%rhs, %r6890, 31;
	add.u32 	%r6891, %lhs, %rhs;
	}
	add.s32 	%r6892, %r6863, %r6891;
	xor.b32  	%r6893, %r6874, %r6875;
	xor.b32  	%r6894, %r6893, %r6887;
	add.s32 	%r6895, %r6892, %r6894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6886, 5;
	shr.b32 	%rhs, %r6886, 27;
	add.u32 	%r6896, %lhs, %rhs;
	}
	add.s32 	%r6897, %r6895, %r6896;
	add.s32 	%r6898, %r6897, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6874, 30;
	shr.b32 	%rhs, %r6874, 2;
	add.u32 	%r6899, %lhs, %rhs;
	}
	xor.b32  	%r6900, %r4360, %r4352;
	xor.b32  	%r6901, %r6900, %r6805;
	xor.b32  	%r6902, %r6901, %r6867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6902, 1;
	shr.b32 	%rhs, %r6902, 31;
	add.u32 	%r6903, %lhs, %rhs;
	}
	add.s32 	%r6904, %r6875, %r6903;
	xor.b32  	%r6905, %r6886, %r6887;
	xor.b32  	%r6906, %r6905, %r6899;
	add.s32 	%r6907, %r6904, %r6906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6898, 5;
	shr.b32 	%rhs, %r6898, 27;
	add.u32 	%r6908, %lhs, %rhs;
	}
	add.s32 	%r6909, %r6907, %r6908;
	add.s32 	%r6910, %r6909, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6886, 30;
	shr.b32 	%rhs, %r6886, 2;
	add.u32 	%r6911, %lhs, %rhs;
	}
	xor.b32  	%r6912, %r4356, %r4348;
	xor.b32  	%r6913, %r6912, %r6818;
	xor.b32  	%r6914, %r6913, %r6879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6914, 1;
	shr.b32 	%rhs, %r6914, 31;
	add.u32 	%r6915, %lhs, %rhs;
	}
	add.s32 	%r6916, %r6887, %r6915;
	xor.b32  	%r6917, %r6898, %r6899;
	xor.b32  	%r6918, %r6917, %r6911;
	add.s32 	%r6919, %r6916, %r6918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6910, 5;
	shr.b32 	%rhs, %r6910, 27;
	add.u32 	%r6920, %lhs, %rhs;
	}
	add.s32 	%r6921, %r6919, %r6920;
	add.s32 	%r6922, %r6921, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6898, 30;
	shr.b32 	%rhs, %r6898, 2;
	add.u32 	%r6923, %lhs, %rhs;
	}
	xor.b32  	%r6924, %r4352, %r4344;
	xor.b32  	%r6925, %r6924, %r6831;
	xor.b32  	%r6926, %r6925, %r6891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6926, 1;
	shr.b32 	%rhs, %r6926, 31;
	add.u32 	%r6927, %lhs, %rhs;
	}
	add.s32 	%r6928, %r6899, %r6927;
	xor.b32  	%r6929, %r6910, %r6911;
	xor.b32  	%r6930, %r6929, %r6923;
	add.s32 	%r6931, %r6928, %r6930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6922, 5;
	shr.b32 	%rhs, %r6922, 27;
	add.u32 	%r6932, %lhs, %rhs;
	}
	add.s32 	%r6933, %r6931, %r6932;
	add.s32 	%r6934, %r6933, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6910, 30;
	shr.b32 	%rhs, %r6910, 2;
	add.u32 	%r6935, %lhs, %rhs;
	}
	xor.b32  	%r6936, %r4348, %r4340;
	xor.b32  	%r6937, %r6936, %r6843;
	xor.b32  	%r6938, %r6937, %r6903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6938, 1;
	shr.b32 	%rhs, %r6938, 31;
	add.u32 	%r6939, %lhs, %rhs;
	}
	add.s32 	%r6940, %r6911, %r6939;
	xor.b32  	%r6941, %r6922, %r6923;
	xor.b32  	%r6942, %r6941, %r6935;
	add.s32 	%r6943, %r6940, %r6942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6934, 5;
	shr.b32 	%rhs, %r6934, 27;
	add.u32 	%r6944, %lhs, %rhs;
	}
	add.s32 	%r6945, %r6943, %r6944;
	add.s32 	%r6946, %r6945, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6922, 30;
	shr.b32 	%rhs, %r6922, 2;
	add.u32 	%r6947, %lhs, %rhs;
	}
	xor.b32  	%r6948, %r6779, %r4344;
	xor.b32  	%r6949, %r6948, %r6855;
	xor.b32  	%r6950, %r6949, %r6915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6950, 1;
	shr.b32 	%rhs, %r6950, 31;
	add.u32 	%r6951, %lhs, %rhs;
	}
	add.s32 	%r6952, %r6923, %r6951;
	xor.b32  	%r6953, %r6934, %r6935;
	xor.b32  	%r6954, %r6953, %r6947;
	add.s32 	%r6955, %r6952, %r6954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6946, 5;
	shr.b32 	%rhs, %r6946, 27;
	add.u32 	%r6956, %lhs, %rhs;
	}
	add.s32 	%r6957, %r6955, %r6956;
	add.s32 	%r6958, %r6957, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6934, 30;
	shr.b32 	%rhs, %r6934, 2;
	add.u32 	%r6959, %lhs, %rhs;
	}
	xor.b32  	%r6960, %r6792, %r4340;
	xor.b32  	%r6961, %r6960, %r6867;
	xor.b32  	%r6962, %r6961, %r6927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6962, 1;
	shr.b32 	%rhs, %r6962, 31;
	add.u32 	%r6963, %lhs, %rhs;
	}
	add.s32 	%r6964, %r6935, %r6963;
	xor.b32  	%r6965, %r6946, %r6947;
	xor.b32  	%r6966, %r6965, %r6959;
	add.s32 	%r6967, %r6964, %r6966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6958, 5;
	shr.b32 	%rhs, %r6958, 27;
	add.u32 	%r6968, %lhs, %rhs;
	}
	add.s32 	%r6969, %r6967, %r6968;
	add.s32 	%r6970, %r6969, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6946, 30;
	shr.b32 	%rhs, %r6946, 2;
	add.u32 	%r6971, %lhs, %rhs;
	}
	xor.b32  	%r6972, %r6805, %r6779;
	xor.b32  	%r6973, %r6972, %r6879;
	xor.b32  	%r6974, %r6973, %r6939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6974, 1;
	shr.b32 	%rhs, %r6974, 31;
	add.u32 	%r6975, %lhs, %rhs;
	}
	add.s32 	%r6976, %r6947, %r6975;
	xor.b32  	%r6977, %r6958, %r6959;
	xor.b32  	%r6978, %r6977, %r6971;
	add.s32 	%r6979, %r6976, %r6978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 5;
	shr.b32 	%rhs, %r6970, 27;
	add.u32 	%r6980, %lhs, %rhs;
	}
	add.s32 	%r6981, %r6979, %r6980;
	add.s32 	%r6982, %r6981, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6958, 30;
	shr.b32 	%rhs, %r6958, 2;
	add.u32 	%r6983, %lhs, %rhs;
	}
	xor.b32  	%r6984, %r6818, %r6792;
	xor.b32  	%r6985, %r6984, %r6891;
	xor.b32  	%r6986, %r6985, %r6951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6986, 1;
	shr.b32 	%rhs, %r6986, 31;
	add.u32 	%r6987, %lhs, %rhs;
	}
	add.s32 	%r6988, %r6959, %r6987;
	xor.b32  	%r6989, %r6970, %r6971;
	xor.b32  	%r6990, %r6989, %r6983;
	add.s32 	%r6991, %r6988, %r6990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6982, 5;
	shr.b32 	%rhs, %r6982, 27;
	add.u32 	%r6992, %lhs, %rhs;
	}
	add.s32 	%r6993, %r6991, %r6992;
	add.s32 	%r6994, %r6993, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 30;
	shr.b32 	%rhs, %r6970, 2;
	add.u32 	%r6995, %lhs, %rhs;
	}
	xor.b32  	%r6996, %r6831, %r6805;
	xor.b32  	%r6997, %r6996, %r6903;
	xor.b32  	%r6998, %r6997, %r6963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6998, 1;
	shr.b32 	%rhs, %r6998, 31;
	add.u32 	%r6999, %lhs, %rhs;
	}
	add.s32 	%r7000, %r6971, %r6999;
	xor.b32  	%r7001, %r6982, %r6983;
	xor.b32  	%r7002, %r7001, %r6995;
	add.s32 	%r7003, %r7000, %r7002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6994, 5;
	shr.b32 	%rhs, %r6994, 27;
	add.u32 	%r7004, %lhs, %rhs;
	}
	add.s32 	%r7005, %r7003, %r7004;
	add.s32 	%r7006, %r7005, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6982, 30;
	shr.b32 	%rhs, %r6982, 2;
	add.u32 	%r7007, %lhs, %rhs;
	}
	xor.b32  	%r7008, %r6843, %r6818;
	xor.b32  	%r7009, %r7008, %r6915;
	xor.b32  	%r7010, %r7009, %r6975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7010, 1;
	shr.b32 	%rhs, %r7010, 31;
	add.u32 	%r7011, %lhs, %rhs;
	}
	add.s32 	%r7012, %r6983, %r7011;
	xor.b32  	%r7013, %r6994, %r6995;
	xor.b32  	%r7014, %r7013, %r7007;
	add.s32 	%r7015, %r7012, %r7014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7006, 5;
	shr.b32 	%rhs, %r7006, 27;
	add.u32 	%r7016, %lhs, %rhs;
	}
	add.s32 	%r7017, %r7015, %r7016;
	add.s32 	%r7018, %r7017, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6994, 30;
	shr.b32 	%rhs, %r6994, 2;
	add.u32 	%r7019, %lhs, %rhs;
	}
	xor.b32  	%r7020, %r6855, %r6831;
	xor.b32  	%r7021, %r7020, %r6927;
	xor.b32  	%r7022, %r7021, %r6987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7022, 1;
	shr.b32 	%rhs, %r7022, 31;
	add.u32 	%r7023, %lhs, %rhs;
	}
	add.s32 	%r7024, %r6995, %r7023;
	xor.b32  	%r7025, %r7006, %r7007;
	xor.b32  	%r7026, %r7025, %r7019;
	add.s32 	%r7027, %r7024, %r7026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7018, 5;
	shr.b32 	%rhs, %r7018, 27;
	add.u32 	%r7028, %lhs, %rhs;
	}
	add.s32 	%r7029, %r7027, %r7028;
	add.s32 	%r7030, %r7029, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7006, 30;
	shr.b32 	%rhs, %r7006, 2;
	add.u32 	%r7031, %lhs, %rhs;
	}
	xor.b32  	%r7032, %r6867, %r6843;
	xor.b32  	%r7033, %r7032, %r6939;
	xor.b32  	%r7034, %r7033, %r6999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7034, 1;
	shr.b32 	%rhs, %r7034, 31;
	add.u32 	%r7035, %lhs, %rhs;
	}
	add.s32 	%r7036, %r7007, %r7035;
	xor.b32  	%r7037, %r7018, %r7019;
	xor.b32  	%r7038, %r7037, %r7031;
	add.s32 	%r7039, %r7036, %r7038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7030, 5;
	shr.b32 	%rhs, %r7030, 27;
	add.u32 	%r7040, %lhs, %rhs;
	}
	add.s32 	%r7041, %r7039, %r7040;
	add.s32 	%r7042, %r7041, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7018, 30;
	shr.b32 	%rhs, %r7018, 2;
	add.u32 	%r7043, %lhs, %rhs;
	}
	xor.b32  	%r7044, %r6879, %r6855;
	xor.b32  	%r7045, %r7044, %r6951;
	xor.b32  	%r7046, %r7045, %r7011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7046, 1;
	shr.b32 	%rhs, %r7046, 31;
	add.u32 	%r7047, %lhs, %rhs;
	}
	add.s32 	%r7048, %r7019, %r7047;
	xor.b32  	%r7049, %r7030, %r7031;
	xor.b32  	%r7050, %r7049, %r7043;
	add.s32 	%r7051, %r7048, %r7050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7042, 5;
	shr.b32 	%rhs, %r7042, 27;
	add.u32 	%r7052, %lhs, %rhs;
	}
	add.s32 	%r7053, %r7051, %r7052;
	add.s32 	%r7054, %r7053, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7030, 30;
	shr.b32 	%rhs, %r7030, 2;
	add.u32 	%r7055, %lhs, %rhs;
	}
	xor.b32  	%r7056, %r6891, %r6867;
	xor.b32  	%r7057, %r7056, %r6963;
	xor.b32  	%r7058, %r7057, %r7023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7058, 1;
	shr.b32 	%rhs, %r7058, 31;
	add.u32 	%r7059, %lhs, %rhs;
	}
	add.s32 	%r7060, %r7031, %r7059;
	xor.b32  	%r7061, %r7042, %r7043;
	xor.b32  	%r7062, %r7061, %r7055;
	add.s32 	%r7063, %r7060, %r7062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7054, 5;
	shr.b32 	%rhs, %r7054, 27;
	add.u32 	%r7064, %lhs, %rhs;
	}
	add.s32 	%r7065, %r7063, %r7064;
	add.s32 	%r7066, %r7065, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7042, 30;
	shr.b32 	%rhs, %r7042, 2;
	add.u32 	%r7067, %lhs, %rhs;
	}
	xor.b32  	%r7068, %r6903, %r6879;
	xor.b32  	%r7069, %r7068, %r6975;
	xor.b32  	%r7070, %r7069, %r7035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7070, 1;
	shr.b32 	%rhs, %r7070, 31;
	add.u32 	%r7071, %lhs, %rhs;
	}
	add.s32 	%r7072, %r7043, %r7071;
	xor.b32  	%r7073, %r7054, %r7055;
	xor.b32  	%r7074, %r7067, %r7054;
	and.b32  	%r7075, %r7074, %r7073;
	xor.b32  	%r7076, %r7075, %r7054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7066, 5;
	shr.b32 	%rhs, %r7066, 27;
	add.u32 	%r7077, %lhs, %rhs;
	}
	add.s32 	%r7078, %r7072, %r7077;
	add.s32 	%r7079, %r7078, %r7076;
	add.s32 	%r7080, %r7079, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7054, 30;
	shr.b32 	%rhs, %r7054, 2;
	add.u32 	%r7081, %lhs, %rhs;
	}
	xor.b32  	%r7082, %r6915, %r6891;
	xor.b32  	%r7083, %r7082, %r6987;
	xor.b32  	%r7084, %r7083, %r7047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7084, 1;
	shr.b32 	%rhs, %r7084, 31;
	add.u32 	%r7085, %lhs, %rhs;
	}
	add.s32 	%r7086, %r7055, %r7085;
	xor.b32  	%r7087, %r7066, %r7067;
	xor.b32  	%r7088, %r7081, %r7066;
	and.b32  	%r7089, %r7088, %r7087;
	xor.b32  	%r7090, %r7089, %r7066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7080, 5;
	shr.b32 	%rhs, %r7080, 27;
	add.u32 	%r7091, %lhs, %rhs;
	}
	add.s32 	%r7092, %r7086, %r7091;
	add.s32 	%r7093, %r7092, %r7090;
	add.s32 	%r7094, %r7093, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7066, 30;
	shr.b32 	%rhs, %r7066, 2;
	add.u32 	%r7095, %lhs, %rhs;
	}
	xor.b32  	%r7096, %r6927, %r6903;
	xor.b32  	%r7097, %r7096, %r6999;
	xor.b32  	%r7098, %r7097, %r7059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7098, 1;
	shr.b32 	%rhs, %r7098, 31;
	add.u32 	%r7099, %lhs, %rhs;
	}
	add.s32 	%r7100, %r7067, %r7099;
	xor.b32  	%r7101, %r7080, %r7081;
	xor.b32  	%r7102, %r7095, %r7080;
	and.b32  	%r7103, %r7102, %r7101;
	xor.b32  	%r7104, %r7103, %r7080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7094, 5;
	shr.b32 	%rhs, %r7094, 27;
	add.u32 	%r7105, %lhs, %rhs;
	}
	add.s32 	%r7106, %r7100, %r7105;
	add.s32 	%r7107, %r7106, %r7104;
	add.s32 	%r7108, %r7107, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7080, 30;
	shr.b32 	%rhs, %r7080, 2;
	add.u32 	%r7109, %lhs, %rhs;
	}
	xor.b32  	%r7110, %r6939, %r6915;
	xor.b32  	%r7111, %r7110, %r7011;
	xor.b32  	%r7112, %r7111, %r7071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7112, 1;
	shr.b32 	%rhs, %r7112, 31;
	add.u32 	%r7113, %lhs, %rhs;
	}
	add.s32 	%r7114, %r7081, %r7113;
	xor.b32  	%r7115, %r7094, %r7095;
	xor.b32  	%r7116, %r7109, %r7094;
	and.b32  	%r7117, %r7116, %r7115;
	xor.b32  	%r7118, %r7117, %r7094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7108, 5;
	shr.b32 	%rhs, %r7108, 27;
	add.u32 	%r7119, %lhs, %rhs;
	}
	add.s32 	%r7120, %r7114, %r7119;
	add.s32 	%r7121, %r7120, %r7118;
	add.s32 	%r7122, %r7121, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7094, 30;
	shr.b32 	%rhs, %r7094, 2;
	add.u32 	%r7123, %lhs, %rhs;
	}
	xor.b32  	%r7124, %r6951, %r6927;
	xor.b32  	%r7125, %r7124, %r7023;
	xor.b32  	%r7126, %r7125, %r7085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7126, 1;
	shr.b32 	%rhs, %r7126, 31;
	add.u32 	%r7127, %lhs, %rhs;
	}
	add.s32 	%r7128, %r7095, %r7127;
	xor.b32  	%r7129, %r7108, %r7109;
	xor.b32  	%r7130, %r7123, %r7108;
	and.b32  	%r7131, %r7130, %r7129;
	xor.b32  	%r7132, %r7131, %r7108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7122, 5;
	shr.b32 	%rhs, %r7122, 27;
	add.u32 	%r7133, %lhs, %rhs;
	}
	add.s32 	%r7134, %r7128, %r7133;
	add.s32 	%r7135, %r7134, %r7132;
	add.s32 	%r7136, %r7135, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7108, 30;
	shr.b32 	%rhs, %r7108, 2;
	add.u32 	%r7137, %lhs, %rhs;
	}
	xor.b32  	%r7138, %r6963, %r6939;
	xor.b32  	%r7139, %r7138, %r7035;
	xor.b32  	%r7140, %r7139, %r7099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7140, 1;
	shr.b32 	%rhs, %r7140, 31;
	add.u32 	%r7141, %lhs, %rhs;
	}
	add.s32 	%r7142, %r7109, %r7141;
	xor.b32  	%r7143, %r7122, %r7123;
	xor.b32  	%r7144, %r7137, %r7122;
	and.b32  	%r7145, %r7144, %r7143;
	xor.b32  	%r7146, %r7145, %r7122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7136, 5;
	shr.b32 	%rhs, %r7136, 27;
	add.u32 	%r7147, %lhs, %rhs;
	}
	add.s32 	%r7148, %r7142, %r7147;
	add.s32 	%r7149, %r7148, %r7146;
	add.s32 	%r7150, %r7149, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7122, 30;
	shr.b32 	%rhs, %r7122, 2;
	add.u32 	%r7151, %lhs, %rhs;
	}
	xor.b32  	%r7152, %r6975, %r6951;
	xor.b32  	%r7153, %r7152, %r7047;
	xor.b32  	%r7154, %r7153, %r7113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7154, 1;
	shr.b32 	%rhs, %r7154, 31;
	add.u32 	%r7155, %lhs, %rhs;
	}
	add.s32 	%r7156, %r7123, %r7155;
	xor.b32  	%r7157, %r7136, %r7137;
	xor.b32  	%r7158, %r7151, %r7136;
	and.b32  	%r7159, %r7158, %r7157;
	xor.b32  	%r7160, %r7159, %r7136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7150, 5;
	shr.b32 	%rhs, %r7150, 27;
	add.u32 	%r7161, %lhs, %rhs;
	}
	add.s32 	%r7162, %r7156, %r7161;
	add.s32 	%r7163, %r7162, %r7160;
	add.s32 	%r7164, %r7163, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7136, 30;
	shr.b32 	%rhs, %r7136, 2;
	add.u32 	%r7165, %lhs, %rhs;
	}
	xor.b32  	%r7166, %r6987, %r6963;
	xor.b32  	%r7167, %r7166, %r7059;
	xor.b32  	%r7168, %r7167, %r7127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7168, 1;
	shr.b32 	%rhs, %r7168, 31;
	add.u32 	%r7169, %lhs, %rhs;
	}
	add.s32 	%r7170, %r7137, %r7169;
	xor.b32  	%r7171, %r7150, %r7151;
	xor.b32  	%r7172, %r7165, %r7150;
	and.b32  	%r7173, %r7172, %r7171;
	xor.b32  	%r7174, %r7173, %r7150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7164, 5;
	shr.b32 	%rhs, %r7164, 27;
	add.u32 	%r7175, %lhs, %rhs;
	}
	add.s32 	%r7176, %r7170, %r7175;
	add.s32 	%r7177, %r7176, %r7174;
	add.s32 	%r7178, %r7177, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7150, 30;
	shr.b32 	%rhs, %r7150, 2;
	add.u32 	%r7179, %lhs, %rhs;
	}
	xor.b32  	%r7180, %r6999, %r6975;
	xor.b32  	%r7181, %r7180, %r7071;
	xor.b32  	%r7182, %r7181, %r7141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7182, 1;
	shr.b32 	%rhs, %r7182, 31;
	add.u32 	%r7183, %lhs, %rhs;
	}
	add.s32 	%r7184, %r7151, %r7183;
	xor.b32  	%r7185, %r7164, %r7165;
	xor.b32  	%r7186, %r7179, %r7164;
	and.b32  	%r7187, %r7186, %r7185;
	xor.b32  	%r7188, %r7187, %r7164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7178, 5;
	shr.b32 	%rhs, %r7178, 27;
	add.u32 	%r7189, %lhs, %rhs;
	}
	add.s32 	%r7190, %r7184, %r7189;
	add.s32 	%r7191, %r7190, %r7188;
	add.s32 	%r7192, %r7191, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7164, 30;
	shr.b32 	%rhs, %r7164, 2;
	add.u32 	%r7193, %lhs, %rhs;
	}
	xor.b32  	%r7194, %r7011, %r6987;
	xor.b32  	%r7195, %r7194, %r7085;
	xor.b32  	%r7196, %r7195, %r7155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7196, 1;
	shr.b32 	%rhs, %r7196, 31;
	add.u32 	%r7197, %lhs, %rhs;
	}
	add.s32 	%r7198, %r7165, %r7197;
	xor.b32  	%r7199, %r7178, %r7179;
	xor.b32  	%r7200, %r7193, %r7178;
	and.b32  	%r7201, %r7200, %r7199;
	xor.b32  	%r7202, %r7201, %r7178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7192, 5;
	shr.b32 	%rhs, %r7192, 27;
	add.u32 	%r7203, %lhs, %rhs;
	}
	add.s32 	%r7204, %r7198, %r7203;
	add.s32 	%r7205, %r7204, %r7202;
	add.s32 	%r7206, %r7205, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7178, 30;
	shr.b32 	%rhs, %r7178, 2;
	add.u32 	%r7207, %lhs, %rhs;
	}
	xor.b32  	%r7208, %r7023, %r6999;
	xor.b32  	%r7209, %r7208, %r7099;
	xor.b32  	%r7210, %r7209, %r7169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7210, 1;
	shr.b32 	%rhs, %r7210, 31;
	add.u32 	%r7211, %lhs, %rhs;
	}
	add.s32 	%r7212, %r7179, %r7211;
	xor.b32  	%r7213, %r7192, %r7193;
	xor.b32  	%r7214, %r7207, %r7192;
	and.b32  	%r7215, %r7214, %r7213;
	xor.b32  	%r7216, %r7215, %r7192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7206, 5;
	shr.b32 	%rhs, %r7206, 27;
	add.u32 	%r7217, %lhs, %rhs;
	}
	add.s32 	%r7218, %r7212, %r7217;
	add.s32 	%r7219, %r7218, %r7216;
	add.s32 	%r7220, %r7219, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7192, 30;
	shr.b32 	%rhs, %r7192, 2;
	add.u32 	%r7221, %lhs, %rhs;
	}
	xor.b32  	%r7222, %r7035, %r7011;
	xor.b32  	%r7223, %r7222, %r7113;
	xor.b32  	%r7224, %r7223, %r7183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7224, 1;
	shr.b32 	%rhs, %r7224, 31;
	add.u32 	%r7225, %lhs, %rhs;
	}
	add.s32 	%r7226, %r7193, %r7225;
	xor.b32  	%r7227, %r7206, %r7207;
	xor.b32  	%r7228, %r7221, %r7206;
	and.b32  	%r7229, %r7228, %r7227;
	xor.b32  	%r7230, %r7229, %r7206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7220, 5;
	shr.b32 	%rhs, %r7220, 27;
	add.u32 	%r7231, %lhs, %rhs;
	}
	add.s32 	%r7232, %r7226, %r7231;
	add.s32 	%r7233, %r7232, %r7230;
	add.s32 	%r7234, %r7233, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7206, 30;
	shr.b32 	%rhs, %r7206, 2;
	add.u32 	%r7235, %lhs, %rhs;
	}
	xor.b32  	%r7236, %r7047, %r7023;
	xor.b32  	%r7237, %r7236, %r7127;
	xor.b32  	%r7238, %r7237, %r7197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7238, 1;
	shr.b32 	%rhs, %r7238, 31;
	add.u32 	%r7239, %lhs, %rhs;
	}
	add.s32 	%r7240, %r7207, %r7239;
	xor.b32  	%r7241, %r7220, %r7221;
	xor.b32  	%r7242, %r7235, %r7220;
	and.b32  	%r7243, %r7242, %r7241;
	xor.b32  	%r7244, %r7243, %r7220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7234, 5;
	shr.b32 	%rhs, %r7234, 27;
	add.u32 	%r7245, %lhs, %rhs;
	}
	add.s32 	%r7246, %r7240, %r7245;
	add.s32 	%r7247, %r7246, %r7244;
	add.s32 	%r7248, %r7247, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7220, 30;
	shr.b32 	%rhs, %r7220, 2;
	add.u32 	%r7249, %lhs, %rhs;
	}
	xor.b32  	%r7250, %r7059, %r7035;
	xor.b32  	%r7251, %r7250, %r7141;
	xor.b32  	%r7252, %r7251, %r7211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7252, 1;
	shr.b32 	%rhs, %r7252, 31;
	add.u32 	%r7253, %lhs, %rhs;
	}
	add.s32 	%r7254, %r7221, %r7253;
	xor.b32  	%r7255, %r7234, %r7235;
	xor.b32  	%r7256, %r7249, %r7234;
	and.b32  	%r7257, %r7256, %r7255;
	xor.b32  	%r7258, %r7257, %r7234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7248, 5;
	shr.b32 	%rhs, %r7248, 27;
	add.u32 	%r7259, %lhs, %rhs;
	}
	add.s32 	%r7260, %r7254, %r7259;
	add.s32 	%r7261, %r7260, %r7258;
	add.s32 	%r7262, %r7261, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7234, 30;
	shr.b32 	%rhs, %r7234, 2;
	add.u32 	%r7263, %lhs, %rhs;
	}
	xor.b32  	%r7264, %r7071, %r7047;
	xor.b32  	%r7265, %r7264, %r7155;
	xor.b32  	%r7266, %r7265, %r7225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7266, 1;
	shr.b32 	%rhs, %r7266, 31;
	add.u32 	%r7267, %lhs, %rhs;
	}
	add.s32 	%r7268, %r7235, %r7267;
	xor.b32  	%r7269, %r7248, %r7249;
	xor.b32  	%r7270, %r7263, %r7248;
	and.b32  	%r7271, %r7270, %r7269;
	xor.b32  	%r7272, %r7271, %r7248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7262, 5;
	shr.b32 	%rhs, %r7262, 27;
	add.u32 	%r7273, %lhs, %rhs;
	}
	add.s32 	%r7274, %r7268, %r7273;
	add.s32 	%r7275, %r7274, %r7272;
	add.s32 	%r7276, %r7275, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7248, 30;
	shr.b32 	%rhs, %r7248, 2;
	add.u32 	%r7277, %lhs, %rhs;
	}
	xor.b32  	%r7278, %r7085, %r7059;
	xor.b32  	%r7279, %r7278, %r7169;
	xor.b32  	%r7280, %r7279, %r7239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7280, 1;
	shr.b32 	%rhs, %r7280, 31;
	add.u32 	%r7281, %lhs, %rhs;
	}
	add.s32 	%r7282, %r7249, %r7281;
	xor.b32  	%r7283, %r7262, %r7263;
	xor.b32  	%r7284, %r7277, %r7262;
	and.b32  	%r7285, %r7284, %r7283;
	xor.b32  	%r7286, %r7285, %r7262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7276, 5;
	shr.b32 	%rhs, %r7276, 27;
	add.u32 	%r7287, %lhs, %rhs;
	}
	add.s32 	%r7288, %r7282, %r7287;
	add.s32 	%r7289, %r7288, %r7286;
	add.s32 	%r7290, %r7289, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7262, 30;
	shr.b32 	%rhs, %r7262, 2;
	add.u32 	%r7291, %lhs, %rhs;
	}
	xor.b32  	%r7292, %r7099, %r7071;
	xor.b32  	%r7293, %r7292, %r7183;
	xor.b32  	%r7294, %r7293, %r7253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7294, 1;
	shr.b32 	%rhs, %r7294, 31;
	add.u32 	%r7295, %lhs, %rhs;
	}
	add.s32 	%r7296, %r7263, %r7295;
	xor.b32  	%r7297, %r7276, %r7277;
	xor.b32  	%r7298, %r7291, %r7276;
	and.b32  	%r7299, %r7298, %r7297;
	xor.b32  	%r7300, %r7299, %r7276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7290, 5;
	shr.b32 	%rhs, %r7290, 27;
	add.u32 	%r7301, %lhs, %rhs;
	}
	add.s32 	%r7302, %r7296, %r7301;
	add.s32 	%r7303, %r7302, %r7300;
	add.s32 	%r7304, %r7303, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7276, 30;
	shr.b32 	%rhs, %r7276, 2;
	add.u32 	%r7305, %lhs, %rhs;
	}
	xor.b32  	%r7306, %r7113, %r7085;
	xor.b32  	%r7307, %r7306, %r7197;
	xor.b32  	%r7308, %r7307, %r7267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7308, 1;
	shr.b32 	%rhs, %r7308, 31;
	add.u32 	%r7309, %lhs, %rhs;
	}
	add.s32 	%r7310, %r7277, %r7309;
	xor.b32  	%r7311, %r7290, %r7291;
	xor.b32  	%r7312, %r7305, %r7290;
	and.b32  	%r7313, %r7312, %r7311;
	xor.b32  	%r7314, %r7313, %r7290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7304, 5;
	shr.b32 	%rhs, %r7304, 27;
	add.u32 	%r7315, %lhs, %rhs;
	}
	add.s32 	%r7316, %r7310, %r7315;
	add.s32 	%r7317, %r7316, %r7314;
	add.s32 	%r7318, %r7317, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7290, 30;
	shr.b32 	%rhs, %r7290, 2;
	add.u32 	%r7319, %lhs, %rhs;
	}
	xor.b32  	%r7320, %r7127, %r7099;
	xor.b32  	%r7321, %r7320, %r7211;
	xor.b32  	%r7322, %r7321, %r7281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7322, 1;
	shr.b32 	%rhs, %r7322, 31;
	add.u32 	%r7323, %lhs, %rhs;
	}
	add.s32 	%r7324, %r7291, %r7323;
	xor.b32  	%r7325, %r7304, %r7305;
	xor.b32  	%r7326, %r7319, %r7304;
	and.b32  	%r7327, %r7326, %r7325;
	xor.b32  	%r7328, %r7327, %r7304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7318, 5;
	shr.b32 	%rhs, %r7318, 27;
	add.u32 	%r7329, %lhs, %rhs;
	}
	add.s32 	%r7330, %r7324, %r7329;
	add.s32 	%r7331, %r7330, %r7328;
	add.s32 	%r7332, %r7331, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7304, 30;
	shr.b32 	%rhs, %r7304, 2;
	add.u32 	%r7333, %lhs, %rhs;
	}
	xor.b32  	%r7334, %r7141, %r7113;
	xor.b32  	%r7335, %r7334, %r7225;
	xor.b32  	%r7336, %r7335, %r7295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7336, 1;
	shr.b32 	%rhs, %r7336, 31;
	add.u32 	%r7337, %lhs, %rhs;
	}
	add.s32 	%r7338, %r7305, %r7337;
	xor.b32  	%r7339, %r7318, %r7319;
	xor.b32  	%r7340, %r7333, %r7318;
	and.b32  	%r7341, %r7340, %r7339;
	xor.b32  	%r7342, %r7341, %r7318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7332, 5;
	shr.b32 	%rhs, %r7332, 27;
	add.u32 	%r7343, %lhs, %rhs;
	}
	add.s32 	%r7344, %r7338, %r7343;
	add.s32 	%r7345, %r7344, %r7342;
	add.s32 	%r7346, %r7345, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7318, 30;
	shr.b32 	%rhs, %r7318, 2;
	add.u32 	%r7347, %lhs, %rhs;
	}
	xor.b32  	%r7348, %r7155, %r7127;
	xor.b32  	%r7349, %r7348, %r7239;
	xor.b32  	%r7350, %r7349, %r7309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7350, 1;
	shr.b32 	%rhs, %r7350, 31;
	add.u32 	%r7351, %lhs, %rhs;
	}
	add.s32 	%r7352, %r7319, %r7351;
	xor.b32  	%r7353, %r7332, %r7333;
	xor.b32  	%r7354, %r7353, %r7347;
	add.s32 	%r7355, %r7352, %r7354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7346, 5;
	shr.b32 	%rhs, %r7346, 27;
	add.u32 	%r7356, %lhs, %rhs;
	}
	add.s32 	%r7357, %r7355, %r7356;
	add.s32 	%r7358, %r7357, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7332, 30;
	shr.b32 	%rhs, %r7332, 2;
	add.u32 	%r7359, %lhs, %rhs;
	}
	xor.b32  	%r7360, %r7169, %r7141;
	xor.b32  	%r7361, %r7360, %r7253;
	xor.b32  	%r7362, %r7361, %r7323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7362, 1;
	shr.b32 	%rhs, %r7362, 31;
	add.u32 	%r7363, %lhs, %rhs;
	}
	add.s32 	%r7364, %r7333, %r7363;
	xor.b32  	%r7365, %r7346, %r7347;
	xor.b32  	%r7366, %r7365, %r7359;
	add.s32 	%r7367, %r7364, %r7366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7358, 5;
	shr.b32 	%rhs, %r7358, 27;
	add.u32 	%r7368, %lhs, %rhs;
	}
	add.s32 	%r7369, %r7367, %r7368;
	add.s32 	%r7370, %r7369, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7346, 30;
	shr.b32 	%rhs, %r7346, 2;
	add.u32 	%r7371, %lhs, %rhs;
	}
	xor.b32  	%r7372, %r7183, %r7155;
	xor.b32  	%r7373, %r7372, %r7267;
	xor.b32  	%r7374, %r7373, %r7337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7374, 1;
	shr.b32 	%rhs, %r7374, 31;
	add.u32 	%r7375, %lhs, %rhs;
	}
	add.s32 	%r7376, %r7347, %r7375;
	xor.b32  	%r7377, %r7358, %r7359;
	xor.b32  	%r7378, %r7377, %r7371;
	add.s32 	%r7379, %r7376, %r7378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 5;
	shr.b32 	%rhs, %r7370, 27;
	add.u32 	%r7380, %lhs, %rhs;
	}
	add.s32 	%r7381, %r7379, %r7380;
	add.s32 	%r7382, %r7381, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7358, 30;
	shr.b32 	%rhs, %r7358, 2;
	add.u32 	%r7383, %lhs, %rhs;
	}
	xor.b32  	%r7384, %r7197, %r7169;
	xor.b32  	%r7385, %r7384, %r7281;
	xor.b32  	%r7386, %r7385, %r7351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7386, 1;
	shr.b32 	%rhs, %r7386, 31;
	add.u32 	%r7387, %lhs, %rhs;
	}
	add.s32 	%r7388, %r7359, %r7387;
	xor.b32  	%r7389, %r7370, %r7371;
	xor.b32  	%r7390, %r7389, %r7383;
	add.s32 	%r7391, %r7388, %r7390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7382, 5;
	shr.b32 	%rhs, %r7382, 27;
	add.u32 	%r7392, %lhs, %rhs;
	}
	add.s32 	%r7393, %r7391, %r7392;
	add.s32 	%r7394, %r7393, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 30;
	shr.b32 	%rhs, %r7370, 2;
	add.u32 	%r7395, %lhs, %rhs;
	}
	xor.b32  	%r7396, %r7211, %r7183;
	xor.b32  	%r7397, %r7396, %r7295;
	xor.b32  	%r7398, %r7397, %r7363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7398, 1;
	shr.b32 	%rhs, %r7398, 31;
	add.u32 	%r7399, %lhs, %rhs;
	}
	add.s32 	%r7400, %r7371, %r7399;
	xor.b32  	%r7401, %r7382, %r7383;
	xor.b32  	%r7402, %r7401, %r7395;
	add.s32 	%r7403, %r7400, %r7402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7394, 5;
	shr.b32 	%rhs, %r7394, 27;
	add.u32 	%r7404, %lhs, %rhs;
	}
	add.s32 	%r7405, %r7403, %r7404;
	add.s32 	%r7406, %r7405, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7382, 30;
	shr.b32 	%rhs, %r7382, 2;
	add.u32 	%r7407, %lhs, %rhs;
	}
	xor.b32  	%r7408, %r7225, %r7197;
	xor.b32  	%r7409, %r7408, %r7309;
	xor.b32  	%r7410, %r7409, %r7375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7410, 1;
	shr.b32 	%rhs, %r7410, 31;
	add.u32 	%r7411, %lhs, %rhs;
	}
	add.s32 	%r7412, %r7383, %r7411;
	xor.b32  	%r7413, %r7394, %r7395;
	xor.b32  	%r7414, %r7413, %r7407;
	add.s32 	%r7415, %r7412, %r7414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7406, 5;
	shr.b32 	%rhs, %r7406, 27;
	add.u32 	%r7416, %lhs, %rhs;
	}
	add.s32 	%r7417, %r7415, %r7416;
	add.s32 	%r7418, %r7417, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7394, 30;
	shr.b32 	%rhs, %r7394, 2;
	add.u32 	%r7419, %lhs, %rhs;
	}
	xor.b32  	%r7420, %r7239, %r7211;
	xor.b32  	%r7421, %r7420, %r7323;
	xor.b32  	%r7422, %r7421, %r7387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7422, 1;
	shr.b32 	%rhs, %r7422, 31;
	add.u32 	%r7423, %lhs, %rhs;
	}
	add.s32 	%r7424, %r7395, %r7423;
	xor.b32  	%r7425, %r7406, %r7407;
	xor.b32  	%r7426, %r7425, %r7419;
	add.s32 	%r7427, %r7424, %r7426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7418, 5;
	shr.b32 	%rhs, %r7418, 27;
	add.u32 	%r7428, %lhs, %rhs;
	}
	add.s32 	%r7429, %r7427, %r7428;
	add.s32 	%r7430, %r7429, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7406, 30;
	shr.b32 	%rhs, %r7406, 2;
	add.u32 	%r7431, %lhs, %rhs;
	}
	xor.b32  	%r7432, %r7253, %r7225;
	xor.b32  	%r7433, %r7432, %r7337;
	xor.b32  	%r7434, %r7433, %r7399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7434, 1;
	shr.b32 	%rhs, %r7434, 31;
	add.u32 	%r7435, %lhs, %rhs;
	}
	add.s32 	%r7436, %r7407, %r7435;
	xor.b32  	%r7437, %r7418, %r7419;
	xor.b32  	%r7438, %r7437, %r7431;
	add.s32 	%r7439, %r7436, %r7438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 5;
	shr.b32 	%rhs, %r7430, 27;
	add.u32 	%r7440, %lhs, %rhs;
	}
	add.s32 	%r7441, %r7439, %r7440;
	add.s32 	%r7442, %r7441, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7418, 30;
	shr.b32 	%rhs, %r7418, 2;
	add.u32 	%r7443, %lhs, %rhs;
	}
	xor.b32  	%r7444, %r7267, %r7239;
	xor.b32  	%r7445, %r7444, %r7351;
	xor.b32  	%r7446, %r7445, %r7411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7446, 1;
	shr.b32 	%rhs, %r7446, 31;
	add.u32 	%r7447, %lhs, %rhs;
	}
	add.s32 	%r7448, %r7419, %r7447;
	xor.b32  	%r7449, %r7430, %r7431;
	xor.b32  	%r7450, %r7449, %r7443;
	add.s32 	%r7451, %r7448, %r7450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7442, 5;
	shr.b32 	%rhs, %r7442, 27;
	add.u32 	%r7452, %lhs, %rhs;
	}
	add.s32 	%r7453, %r7451, %r7452;
	add.s32 	%r7454, %r7453, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 30;
	shr.b32 	%rhs, %r7430, 2;
	add.u32 	%r7455, %lhs, %rhs;
	}
	xor.b32  	%r7456, %r7281, %r7253;
	xor.b32  	%r7457, %r7456, %r7363;
	xor.b32  	%r7458, %r7457, %r7423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7458, 1;
	shr.b32 	%rhs, %r7458, 31;
	add.u32 	%r7459, %lhs, %rhs;
	}
	add.s32 	%r7460, %r7431, %r7459;
	xor.b32  	%r7461, %r7442, %r7443;
	xor.b32  	%r7462, %r7461, %r7455;
	add.s32 	%r7463, %r7460, %r7462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7454, 5;
	shr.b32 	%rhs, %r7454, 27;
	add.u32 	%r7464, %lhs, %rhs;
	}
	add.s32 	%r7465, %r7463, %r7464;
	add.s32 	%r7466, %r7465, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7442, 30;
	shr.b32 	%rhs, %r7442, 2;
	add.u32 	%r7467, %lhs, %rhs;
	}
	xor.b32  	%r7468, %r7295, %r7267;
	xor.b32  	%r7469, %r7468, %r7375;
	xor.b32  	%r7470, %r7469, %r7435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7470, 1;
	shr.b32 	%rhs, %r7470, 31;
	add.u32 	%r7471, %lhs, %rhs;
	}
	add.s32 	%r7472, %r7443, %r7471;
	xor.b32  	%r7473, %r7454, %r7455;
	xor.b32  	%r7474, %r7473, %r7467;
	add.s32 	%r7475, %r7472, %r7474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7466, 5;
	shr.b32 	%rhs, %r7466, 27;
	add.u32 	%r7476, %lhs, %rhs;
	}
	add.s32 	%r7477, %r7475, %r7476;
	add.s32 	%r7478, %r7477, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7454, 30;
	shr.b32 	%rhs, %r7454, 2;
	add.u32 	%r7479, %lhs, %rhs;
	}
	xor.b32  	%r7480, %r7309, %r7281;
	xor.b32  	%r7481, %r7480, %r7387;
	xor.b32  	%r7482, %r7481, %r7447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7482, 1;
	shr.b32 	%rhs, %r7482, 31;
	add.u32 	%r7483, %lhs, %rhs;
	}
	add.s32 	%r7484, %r7455, %r7483;
	xor.b32  	%r7485, %r7466, %r7467;
	xor.b32  	%r7486, %r7485, %r7479;
	add.s32 	%r7487, %r7484, %r7486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7478, 5;
	shr.b32 	%rhs, %r7478, 27;
	add.u32 	%r7488, %lhs, %rhs;
	}
	add.s32 	%r7489, %r7487, %r7488;
	add.s32 	%r7490, %r7489, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7466, 30;
	shr.b32 	%rhs, %r7466, 2;
	add.u32 	%r7491, %lhs, %rhs;
	}
	xor.b32  	%r7492, %r7323, %r7295;
	xor.b32  	%r7493, %r7492, %r7399;
	xor.b32  	%r7494, %r7493, %r7459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7494, 1;
	shr.b32 	%rhs, %r7494, 31;
	add.u32 	%r7495, %lhs, %rhs;
	}
	add.s32 	%r7496, %r7467, %r7495;
	xor.b32  	%r7497, %r7478, %r7479;
	xor.b32  	%r7498, %r7497, %r7491;
	add.s32 	%r7499, %r7496, %r7498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7490, 5;
	shr.b32 	%rhs, %r7490, 27;
	add.u32 	%r7500, %lhs, %rhs;
	}
	add.s32 	%r7501, %r7499, %r7500;
	add.s32 	%r7502, %r7501, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7478, 30;
	shr.b32 	%rhs, %r7478, 2;
	add.u32 	%r7503, %lhs, %rhs;
	}
	xor.b32  	%r7504, %r7337, %r7309;
	xor.b32  	%r7505, %r7504, %r7411;
	xor.b32  	%r7506, %r7505, %r7471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7506, 1;
	shr.b32 	%rhs, %r7506, 31;
	add.u32 	%r7507, %lhs, %rhs;
	}
	add.s32 	%r7508, %r7479, %r7507;
	xor.b32  	%r7509, %r7490, %r7491;
	xor.b32  	%r7510, %r7509, %r7503;
	add.s32 	%r7511, %r7508, %r7510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7502, 5;
	shr.b32 	%rhs, %r7502, 27;
	add.u32 	%r7512, %lhs, %rhs;
	}
	add.s32 	%r7513, %r7511, %r7512;
	add.s32 	%r7514, %r7513, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7490, 30;
	shr.b32 	%rhs, %r7490, 2;
	add.u32 	%r7515, %lhs, %rhs;
	}
	xor.b32  	%r7516, %r7351, %r7323;
	xor.b32  	%r7517, %r7516, %r7423;
	xor.b32  	%r7518, %r7517, %r7483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7518, 1;
	shr.b32 	%rhs, %r7518, 31;
	add.u32 	%r7519, %lhs, %rhs;
	}
	add.s32 	%r7520, %r7491, %r7519;
	xor.b32  	%r7521, %r7502, %r7503;
	xor.b32  	%r7522, %r7521, %r7515;
	add.s32 	%r7523, %r7520, %r7522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7514, 5;
	shr.b32 	%rhs, %r7514, 27;
	add.u32 	%r7524, %lhs, %rhs;
	}
	add.s32 	%r7525, %r7523, %r7524;
	add.s32 	%r7526, %r7525, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7502, 30;
	shr.b32 	%rhs, %r7502, 2;
	add.u32 	%r7527, %lhs, %rhs;
	}
	xor.b32  	%r7528, %r7363, %r7337;
	xor.b32  	%r7529, %r7528, %r7435;
	xor.b32  	%r7530, %r7529, %r7495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7530, 1;
	shr.b32 	%rhs, %r7530, 31;
	add.u32 	%r7531, %lhs, %rhs;
	}
	add.s32 	%r7532, %r7503, %r7531;
	xor.b32  	%r7533, %r7514, %r7515;
	xor.b32  	%r7534, %r7533, %r7527;
	add.s32 	%r7535, %r7532, %r7534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7526, 5;
	shr.b32 	%rhs, %r7526, 27;
	add.u32 	%r7536, %lhs, %rhs;
	}
	add.s32 	%r7537, %r7535, %r7536;
	add.s32 	%r7538, %r7537, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7514, 30;
	shr.b32 	%rhs, %r7514, 2;
	add.u32 	%r7539, %lhs, %rhs;
	}
	xor.b32  	%r7540, %r7375, %r7351;
	xor.b32  	%r7541, %r7540, %r7447;
	xor.b32  	%r7542, %r7541, %r7507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7542, 1;
	shr.b32 	%rhs, %r7542, 31;
	add.u32 	%r7543, %lhs, %rhs;
	}
	add.s32 	%r7544, %r7515, %r7543;
	xor.b32  	%r7545, %r7526, %r7527;
	xor.b32  	%r7546, %r7545, %r7539;
	add.s32 	%r7547, %r7544, %r7546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7538, 5;
	shr.b32 	%rhs, %r7538, 27;
	add.u32 	%r7548, %lhs, %rhs;
	}
	add.s32 	%r7549, %r7547, %r7548;
	add.s32 	%r7550, %r7549, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7526, 30;
	shr.b32 	%rhs, %r7526, 2;
	add.u32 	%r7551, %lhs, %rhs;
	}
	xor.b32  	%r7552, %r7387, %r7363;
	xor.b32  	%r7553, %r7552, %r7459;
	xor.b32  	%r7554, %r7553, %r7519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7554, 1;
	shr.b32 	%rhs, %r7554, 31;
	add.u32 	%r7555, %lhs, %rhs;
	}
	add.s32 	%r7556, %r7527, %r7555;
	xor.b32  	%r7557, %r7538, %r7539;
	xor.b32  	%r7558, %r7557, %r7551;
	add.s32 	%r7559, %r7556, %r7558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7550, 5;
	shr.b32 	%rhs, %r7550, 27;
	add.u32 	%r7560, %lhs, %rhs;
	}
	add.s32 	%r7561, %r7559, %r7560;
	add.s32 	%r7562, %r7561, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7538, 30;
	shr.b32 	%rhs, %r7538, 2;
	add.u32 	%r7563, %lhs, %rhs;
	}
	xor.b32  	%r7564, %r7399, %r7375;
	xor.b32  	%r7565, %r7564, %r7471;
	xor.b32  	%r7566, %r7565, %r7531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7566, 1;
	shr.b32 	%rhs, %r7566, 31;
	add.u32 	%r7567, %lhs, %rhs;
	}
	add.s32 	%r7568, %r7539, %r7567;
	xor.b32  	%r7569, %r7550, %r7551;
	xor.b32  	%r7570, %r7569, %r7563;
	add.s32 	%r7571, %r7568, %r7570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7562, 5;
	shr.b32 	%rhs, %r7562, 27;
	add.u32 	%r7572, %lhs, %rhs;
	}
	add.s32 	%r7573, %r7571, %r7572;
	add.s32 	%r7574, %r7573, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7550, 30;
	shr.b32 	%rhs, %r7550, 2;
	add.u32 	%r7575, %lhs, %rhs;
	}
	xor.b32  	%r7576, %r7411, %r7387;
	xor.b32  	%r7577, %r7576, %r7483;
	xor.b32  	%r7578, %r7577, %r7543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 1;
	shr.b32 	%rhs, %r7578, 31;
	add.u32 	%r7579, %lhs, %rhs;
	}
	xor.b32  	%r7580, %r7562, %r7563;
	xor.b32  	%r7581, %r7580, %r7575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7574, 5;
	shr.b32 	%rhs, %r7574, 27;
	add.u32 	%r7582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7562, 30;
	shr.b32 	%rhs, %r7562, 2;
	add.u32 	%r7583, %lhs, %rhs;
	}
	add.s32 	%r7584, %r7551, %r7579;
	add.s32 	%r7585, %r7584, %r7581;
	add.s32 	%r7586, %r7585, %r7582;
	add.s32 	%r7587, %r7586, 833086679;
	add.s32 	%r7588, %r7573, -1171231393;
	add.s32 	%r7589, %r7583, -1732584194;
	add.s32 	%r7590, %r7575, 271733878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6619, 30;
	shr.b32 	%rhs, %r6619, 2;
	add.u32 	%r7591, %lhs, %rhs;
	}
	xor.b32  	%r7592, %r6480, %r6456;
	xor.b32  	%r7593, %r7592, %r6552;
	xor.b32  	%r7594, %r7593, %r6612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7594, 1;
	shr.b32 	%rhs, %r7594, 31;
	add.u32 	%r7595, %lhs, %rhs;
	}
	add.s32 	%r7596, %r6620, %r7595;
	xor.b32  	%r7597, %r6631, %r6632;
	xor.b32  	%r7598, %r7597, %r7591;
	add.s32 	%r7599, %r7596, %r7598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6643, 5;
	shr.b32 	%rhs, %r6643, 27;
	add.u32 	%r7600, %lhs, %rhs;
	}
	add.s32 	%r7601, %r7599, %r7600;
	add.s32 	%r7602, %r7601, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6631, 30;
	shr.b32 	%rhs, %r6631, 2;
	add.u32 	%r7603, %lhs, %rhs;
	}
	xor.b32  	%r7604, %r6492, %r6468;
	xor.b32  	%r7605, %r7604, %r6564;
	xor.b32  	%r7606, %r7605, %r6624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7606, 1;
	shr.b32 	%rhs, %r7606, 31;
	add.u32 	%r7607, %lhs, %rhs;
	}
	add.s32 	%r7608, %r6632, %r7607;
	xor.b32  	%r7609, %r6643, %r7591;
	xor.b32  	%r7610, %r7609, %r7603;
	add.s32 	%r7611, %r7608, %r7610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7602, 5;
	shr.b32 	%rhs, %r7602, 27;
	add.u32 	%r7612, %lhs, %rhs;
	}
	add.s32 	%r7613, %r7611, %r7612;
	add.s32 	%r7614, %r7613, -899497514;
	xor.b32  	%r7615, %r6504, %r6480;
	xor.b32  	%r7616, %r7615, %r6576;
	xor.b32  	%r7617, %r7616, %r6636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7617, 1;
	shr.b32 	%rhs, %r7617, 31;
	add.u32 	%r7618, %lhs, %rhs;
	}
	add.s32 	%r7619, %r7591, %r7618;
	xor.b32  	%r7620, %r7602, %r7603;
	xor.b32  	%r7621, %r7620, %r6644;
	add.s32 	%r7622, %r7619, %r7621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7614, 5;
	shr.b32 	%rhs, %r7614, 27;
	add.u32 	%r7623, %lhs, %rhs;
	}
	add.s32 	%r7624, %r7622, %r7623;
	add.s32 	%r7625, %r7624, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7602, 30;
	shr.b32 	%rhs, %r7602, 2;
	add.u32 	%r7626, %lhs, %rhs;
	}
	xor.b32  	%r7627, %r6516, %r6492;
	xor.b32  	%r7628, %r7627, %r6588;
	xor.b32  	%r7629, %r7628, %r7595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7629, 1;
	shr.b32 	%rhs, %r7629, 31;
	add.u32 	%r7630, %lhs, %rhs;
	}
	xor.b32  	%r7631, %r7614, %r6644;
	xor.b32  	%r7632, %r7631, %r7626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7625, 5;
	shr.b32 	%rhs, %r7625, 27;
	add.u32 	%r7633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7614, 30;
	shr.b32 	%rhs, %r7614, 2;
	add.u32 	%r7634, %lhs, %rhs;
	}
	add.s32 	%r7635, %r5737, %r7603;
	add.s32 	%r7636, %r7635, %r7630;
	add.s32 	%r7637, %r7636, %r7632;
	add.s32 	%r7638, %r7637, %r7633;
	add.s32 	%r4490, %r7638, -899497514;
	add.s32 	%r4489, %r7625, %r5738;
	add.s32 	%r4485, %r7634, %r5739;
	add.s32 	%r4481, %r7626, %r5740;
	add.s32 	%r4474, %r6645, -1009589776;
	// inline asm
	prmt.b32 %r4468, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4472, %r4758, %r4474, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4476, %r4474, %r4481, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4480, %r4481, %r4485, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4484, %r4485, %r4489, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4488, %r4489, %r4490, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4492, %r4490, %r4758, %r4759;
	// inline asm
	or.b32  	%r7639, %r4492, %r4336;
	or.b32  	%r7640, %r4472, -2147483648;
	xor.b32  	%r7641, %r7589, %r7590;
	and.b32  	%r7642, %r7641, %r7588;
	xor.b32  	%r7643, %r7642, %r7590;
	add.s32 	%r7644, %r7563, %r7643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7587, 5;
	shr.b32 	%rhs, %r7587, 27;
	add.u32 	%r7645, %lhs, %rhs;
	}
	add.s32 	%r7646, %r7644, %r7639;
	add.s32 	%r7647, %r7646, %r7645;
	add.s32 	%r7648, %r7647, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7588, 30;
	shr.b32 	%rhs, %r7588, 2;
	add.u32 	%r7649, %lhs, %rhs;
	}
	add.s32 	%r7650, %r7575, %r4488;
	xor.b32  	%r7651, %r7649, %r7589;
	and.b32  	%r7652, %r7651, %r7587;
	xor.b32  	%r7653, %r7652, %r7589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7648, 5;
	shr.b32 	%rhs, %r7648, 27;
	add.u32 	%r7654, %lhs, %rhs;
	}
	add.s32 	%r7655, %r7650, %r7654;
	add.s32 	%r7656, %r7655, %r7653;
	add.s32 	%r7657, %r7656, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7587, 30;
	shr.b32 	%rhs, %r7587, 2;
	add.u32 	%r7658, %lhs, %rhs;
	}
	add.s32 	%r7659, %r7583, %r4484;
	xor.b32  	%r7660, %r7658, %r7649;
	and.b32  	%r7661, %r7660, %r7648;
	xor.b32  	%r7662, %r7661, %r7649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7657, 5;
	shr.b32 	%rhs, %r7657, 27;
	add.u32 	%r7663, %lhs, %rhs;
	}
	add.s32 	%r7664, %r7659, %r7663;
	add.s32 	%r7665, %r7664, %r7662;
	add.s32 	%r7666, %r7665, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7648, 30;
	shr.b32 	%rhs, %r7648, 2;
	add.u32 	%r7667, %lhs, %rhs;
	}
	xor.b32  	%r7668, %r7667, %r7658;
	and.b32  	%r7669, %r7668, %r7657;
	xor.b32  	%r7670, %r7669, %r7658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 5;
	shr.b32 	%rhs, %r7666, 27;
	add.u32 	%r7671, %lhs, %rhs;
	}
	add.s32 	%r7672, %r4480, %r7649;
	add.s32 	%r7673, %r7672, %r7671;
	add.s32 	%r7674, %r7673, %r7670;
	add.s32 	%r7675, %r7674, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7657, 30;
	shr.b32 	%rhs, %r7657, 2;
	add.u32 	%r7676, %lhs, %rhs;
	}
	xor.b32  	%r7677, %r7676, %r7667;
	and.b32  	%r7678, %r7677, %r7666;
	xor.b32  	%r7679, %r7678, %r7667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7675, 5;
	shr.b32 	%rhs, %r7675, 27;
	add.u32 	%r7680, %lhs, %rhs;
	}
	add.s32 	%r7681, %r4476, %r7658;
	add.s32 	%r7682, %r7681, %r7680;
	add.s32 	%r7683, %r7682, %r7679;
	add.s32 	%r7684, %r7683, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 30;
	shr.b32 	%rhs, %r7666, 2;
	add.u32 	%r7685, %lhs, %rhs;
	}
	xor.b32  	%r7686, %r7685, %r7676;
	and.b32  	%r7687, %r7686, %r7675;
	xor.b32  	%r7688, %r7687, %r7676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7684, 5;
	shr.b32 	%rhs, %r7684, 27;
	add.u32 	%r7689, %lhs, %rhs;
	}
	add.s32 	%r7690, %r7640, %r7667;
	add.s32 	%r7691, %r7690, %r7689;
	add.s32 	%r7692, %r7691, %r7688;
	add.s32 	%r7693, %r7692, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7675, 30;
	shr.b32 	%rhs, %r7675, 2;
	add.u32 	%r7694, %lhs, %rhs;
	}
	xor.b32  	%r7695, %r7694, %r7685;
	and.b32  	%r7696, %r7695, %r7684;
	xor.b32  	%r7697, %r7696, %r7685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7693, 5;
	shr.b32 	%rhs, %r7693, 27;
	add.u32 	%r7698, %lhs, %rhs;
	}
	add.s32 	%r7699, %r4468, 1518500249;
	add.s32 	%r7700, %r7699, %r7676;
	add.s32 	%r7701, %r7700, %r7698;
	add.s32 	%r7702, %r7701, %r7697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7684, 30;
	shr.b32 	%rhs, %r7684, 2;
	add.u32 	%r7703, %lhs, %rhs;
	}
	xor.b32  	%r7704, %r7703, %r7694;
	and.b32  	%r7705, %r7704, %r7693;
	xor.b32  	%r7706, %r7705, %r7694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7702, 5;
	shr.b32 	%rhs, %r7702, 27;
	add.u32 	%r7707, %lhs, %rhs;
	}
	add.s32 	%r7708, %r7699, %r7685;
	add.s32 	%r7709, %r7708, %r7707;
	add.s32 	%r7710, %r7709, %r7706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7693, 30;
	shr.b32 	%rhs, %r7693, 2;
	add.u32 	%r7711, %lhs, %rhs;
	}
	xor.b32  	%r7712, %r7711, %r7703;
	and.b32  	%r7713, %r7712, %r7702;
	xor.b32  	%r7714, %r7713, %r7703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7710, 5;
	shr.b32 	%rhs, %r7710, 27;
	add.u32 	%r7715, %lhs, %rhs;
	}
	add.s32 	%r7716, %r7699, %r7694;
	add.s32 	%r7717, %r7716, %r7715;
	add.s32 	%r7718, %r7717, %r7714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7702, 30;
	shr.b32 	%rhs, %r7702, 2;
	add.u32 	%r7719, %lhs, %rhs;
	}
	xor.b32  	%r7720, %r7719, %r7711;
	and.b32  	%r7721, %r7720, %r7710;
	xor.b32  	%r7722, %r7721, %r7711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7718, 5;
	shr.b32 	%rhs, %r7718, 27;
	add.u32 	%r7723, %lhs, %rhs;
	}
	add.s32 	%r7724, %r7699, %r7703;
	add.s32 	%r7725, %r7724, %r7723;
	add.s32 	%r7726, %r7725, %r7722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7710, 30;
	shr.b32 	%rhs, %r7710, 2;
	add.u32 	%r7727, %lhs, %rhs;
	}
	xor.b32  	%r7728, %r7727, %r7719;
	and.b32  	%r7729, %r7728, %r7718;
	xor.b32  	%r7730, %r7729, %r7719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 5;
	shr.b32 	%rhs, %r7726, 27;
	add.u32 	%r7731, %lhs, %rhs;
	}
	add.s32 	%r7732, %r7699, %r7711;
	add.s32 	%r7733, %r7732, %r7731;
	add.s32 	%r7734, %r7733, %r7730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7718, 30;
	shr.b32 	%rhs, %r7718, 2;
	add.u32 	%r7735, %lhs, %rhs;
	}
	xor.b32  	%r7736, %r7735, %r7727;
	and.b32  	%r7737, %r7736, %r7726;
	xor.b32  	%r7738, %r7737, %r7727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7734, 5;
	shr.b32 	%rhs, %r7734, 27;
	add.u32 	%r7739, %lhs, %rhs;
	}
	add.s32 	%r7740, %r7699, %r7719;
	add.s32 	%r7741, %r7740, %r7739;
	add.s32 	%r7742, %r7741, %r7738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 30;
	shr.b32 	%rhs, %r7726, 2;
	add.u32 	%r7743, %lhs, %rhs;
	}
	xor.b32  	%r7744, %r7743, %r7735;
	and.b32  	%r7745, %r7744, %r7734;
	xor.b32  	%r7746, %r7745, %r7735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7742, 5;
	shr.b32 	%rhs, %r7742, 27;
	add.u32 	%r7747, %lhs, %rhs;
	}
	add.s32 	%r7748, %r7699, %r7727;
	add.s32 	%r7749, %r7748, %r7747;
	add.s32 	%r7750, %r7749, %r7746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7734, 30;
	shr.b32 	%rhs, %r7734, 2;
	add.u32 	%r7751, %lhs, %rhs;
	}
	xor.b32  	%r7752, %r7751, %r7743;
	and.b32  	%r7753, %r7752, %r7742;
	xor.b32  	%r7754, %r7753, %r7743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7750, 5;
	shr.b32 	%rhs, %r7750, 27;
	add.u32 	%r7755, %lhs, %rhs;
	}
	add.s32 	%r7756, %r7699, %r7735;
	add.s32 	%r7757, %r7756, %r7755;
	add.s32 	%r7758, %r7757, %r7754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7742, 30;
	shr.b32 	%rhs, %r7742, 2;
	add.u32 	%r7759, %lhs, %rhs;
	}
	xor.b32  	%r7760, %r7759, %r7751;
	and.b32  	%r7761, %r7760, %r7750;
	xor.b32  	%r7762, %r7761, %r7751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7758, 5;
	shr.b32 	%rhs, %r7758, 27;
	add.u32 	%r7763, %lhs, %rhs;
	}
	add.s32 	%r7764, %r7743, %r7763;
	add.s32 	%r7765, %r7764, %r7762;
	add.s32 	%r7766, %r7765, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7750, 30;
	shr.b32 	%rhs, %r7750, 2;
	add.u32 	%r7767, %lhs, %rhs;
	}
	xor.b32  	%r7768, %r7767, %r7759;
	and.b32  	%r7769, %r7768, %r7758;
	xor.b32  	%r7770, %r7769, %r7759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7766, 5;
	shr.b32 	%rhs, %r7766, 27;
	add.u32 	%r7771, %lhs, %rhs;
	}
	add.s32 	%r7772, %r7751, %r7771;
	add.s32 	%r7773, %r7772, %r7770;
	add.s32 	%r7774, %r7773, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7758, 30;
	shr.b32 	%rhs, %r7758, 2;
	add.u32 	%r7775, %lhs, %rhs;
	}
	xor.b32  	%r7776, %r7639, %r4484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7776, 1;
	shr.b32 	%rhs, %r7776, 31;
	add.u32 	%r7777, %lhs, %rhs;
	}
	add.s32 	%r7778, %r7759, %r7777;
	xor.b32  	%r7779, %r7775, %r7767;
	and.b32  	%r7780, %r7779, %r7766;
	xor.b32  	%r7781, %r7780, %r7767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7774, 5;
	shr.b32 	%rhs, %r7774, 27;
	add.u32 	%r7782, %lhs, %rhs;
	}
	add.s32 	%r7783, %r7778, %r7782;
	add.s32 	%r7784, %r7783, %r7781;
	add.s32 	%r7785, %r7784, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7766, 30;
	shr.b32 	%rhs, %r7766, 2;
	add.u32 	%r7786, %lhs, %rhs;
	}
	xor.b32  	%r7787, %r4480, %r4468;
	xor.b32  	%r7788, %r7787, %r4488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7788, 1;
	shr.b32 	%rhs, %r7788, 31;
	add.u32 	%r7789, %lhs, %rhs;
	}
	add.s32 	%r7790, %r7767, %r7789;
	xor.b32  	%r7791, %r7786, %r7775;
	and.b32  	%r7792, %r7791, %r7774;
	xor.b32  	%r7793, %r7792, %r7775;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7785, 5;
	shr.b32 	%rhs, %r7785, 27;
	add.u32 	%r7794, %lhs, %rhs;
	}
	add.s32 	%r7795, %r7790, %r7794;
	add.s32 	%r7796, %r7795, %r7793;
	add.s32 	%r7797, %r7796, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7774, 30;
	shr.b32 	%rhs, %r7774, 2;
	add.u32 	%r7798, %lhs, %rhs;
	}
	xor.b32  	%r7799, %r4468, 672;
	xor.b32  	%r7800, %r7799, %r4476;
	xor.b32  	%r7801, %r7800, %r4484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7801, 1;
	shr.b32 	%rhs, %r7801, 31;
	add.u32 	%r7802, %lhs, %rhs;
	}
	add.s32 	%r7803, %r7775, %r7802;
	xor.b32  	%r7804, %r7798, %r7786;
	and.b32  	%r7805, %r7804, %r7785;
	xor.b32  	%r7806, %r7805, %r7786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7797, 5;
	shr.b32 	%rhs, %r7797, 27;
	add.u32 	%r7807, %lhs, %rhs;
	}
	add.s32 	%r7808, %r7803, %r7807;
	add.s32 	%r7809, %r7808, %r7806;
	add.s32 	%r7810, %r7809, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7785, 30;
	shr.b32 	%rhs, %r7785, 2;
	add.u32 	%r7811, %lhs, %rhs;
	}
	xor.b32  	%r7812, %r7640, %r4468;
	xor.b32  	%r7813, %r7812, %r4480;
	xor.b32  	%r7814, %r7813, %r7777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7814, 1;
	shr.b32 	%rhs, %r7814, 31;
	add.u32 	%r7815, %lhs, %rhs;
	}
	add.s32 	%r7816, %r7786, %r7815;
	xor.b32  	%r7817, %r7811, %r7798;
	and.b32  	%r7818, %r7817, %r7797;
	xor.b32  	%r7819, %r7818, %r7798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7810, 5;
	shr.b32 	%rhs, %r7810, 27;
	add.u32 	%r7820, %lhs, %rhs;
	}
	add.s32 	%r7821, %r7816, %r7820;
	add.s32 	%r7822, %r7821, %r7819;
	add.s32 	%r7823, %r7822, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7797, 30;
	shr.b32 	%rhs, %r7797, 2;
	add.u32 	%r7824, %lhs, %rhs;
	}
	xor.b32  	%r7825, %r7789, %r4476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7825, 1;
	shr.b32 	%rhs, %r7825, 31;
	add.u32 	%r7826, %lhs, %rhs;
	}
	add.s32 	%r7827, %r7798, %r7826;
	xor.b32  	%r7828, %r7810, %r7811;
	xor.b32  	%r7829, %r7828, %r7824;
	add.s32 	%r7830, %r7827, %r7829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7823, 5;
	shr.b32 	%rhs, %r7823, 27;
	add.u32 	%r7831, %lhs, %rhs;
	}
	add.s32 	%r7832, %r7830, %r7831;
	add.s32 	%r7833, %r7832, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7810, 30;
	shr.b32 	%rhs, %r7810, 2;
	add.u32 	%r7834, %lhs, %rhs;
	}
	xor.b32  	%r7835, %r7802, %r7640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7835, 1;
	shr.b32 	%rhs, %r7835, 31;
	add.u32 	%r7836, %lhs, %rhs;
	}
	add.s32 	%r7837, %r7811, %r7836;
	xor.b32  	%r7838, %r7823, %r7824;
	xor.b32  	%r7839, %r7838, %r7834;
	add.s32 	%r7840, %r7837, %r7839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7833, 5;
	shr.b32 	%rhs, %r7833, 27;
	add.u32 	%r7841, %lhs, %rhs;
	}
	add.s32 	%r7842, %r7840, %r7841;
	add.s32 	%r7843, %r7842, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7823, 30;
	shr.b32 	%rhs, %r7823, 2;
	add.u32 	%r7844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7815, 1;
	shr.b32 	%rhs, %r7815, 31;
	add.u32 	%r7845, %lhs, %rhs;
	}
	add.s32 	%r7846, %r7824, %r7845;
	xor.b32  	%r7847, %r7833, %r7834;
	xor.b32  	%r7848, %r7847, %r7844;
	add.s32 	%r7849, %r7846, %r7848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7843, 5;
	shr.b32 	%rhs, %r7843, 27;
	add.u32 	%r7850, %lhs, %rhs;
	}
	add.s32 	%r7851, %r7849, %r7850;
	add.s32 	%r7852, %r7851, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7833, 30;
	shr.b32 	%rhs, %r7833, 2;
	add.u32 	%r7853, %lhs, %rhs;
	}
	xor.b32  	%r7854, %r7826, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7854, 1;
	shr.b32 	%rhs, %r7854, 31;
	add.u32 	%r7855, %lhs, %rhs;
	}
	add.s32 	%r7856, %r7834, %r7855;
	xor.b32  	%r7857, %r7843, %r7844;
	xor.b32  	%r7858, %r7857, %r7853;
	add.s32 	%r7859, %r7856, %r7858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7852, 5;
	shr.b32 	%rhs, %r7852, 27;
	add.u32 	%r7860, %lhs, %rhs;
	}
	add.s32 	%r7861, %r7859, %r7860;
	add.s32 	%r7862, %r7861, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7843, 30;
	shr.b32 	%rhs, %r7843, 2;
	add.u32 	%r7863, %lhs, %rhs;
	}
	xor.b32  	%r7864, %r7836, %r7777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7864, 1;
	shr.b32 	%rhs, %r7864, 31;
	add.u32 	%r7865, %lhs, %rhs;
	}
	add.s32 	%r7866, %r7844, %r7865;
	xor.b32  	%r7867, %r7852, %r7853;
	xor.b32  	%r7868, %r7867, %r7863;
	add.s32 	%r7869, %r7866, %r7868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7862, 5;
	shr.b32 	%rhs, %r7862, 27;
	add.u32 	%r7870, %lhs, %rhs;
	}
	add.s32 	%r7871, %r7869, %r7870;
	add.s32 	%r7872, %r7871, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7852, 30;
	shr.b32 	%rhs, %r7852, 2;
	add.u32 	%r7873, %lhs, %rhs;
	}
	xor.b32  	%r7874, %r7845, %r7789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7874, 1;
	shr.b32 	%rhs, %r7874, 31;
	add.u32 	%r7875, %lhs, %rhs;
	}
	add.s32 	%r7876, %r7853, %r7875;
	xor.b32  	%r7877, %r7862, %r7863;
	xor.b32  	%r7878, %r7877, %r7873;
	add.s32 	%r7879, %r7876, %r7878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7872, 5;
	shr.b32 	%rhs, %r7872, 27;
	add.u32 	%r7880, %lhs, %rhs;
	}
	add.s32 	%r7881, %r7879, %r7880;
	add.s32 	%r7882, %r7881, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7862, 30;
	shr.b32 	%rhs, %r7862, 2;
	add.u32 	%r7883, %lhs, %rhs;
	}
	xor.b32  	%r7884, %r7855, %r7802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7884, 1;
	shr.b32 	%rhs, %r7884, 31;
	add.u32 	%r7885, %lhs, %rhs;
	}
	add.s32 	%r7886, %r7863, %r7885;
	xor.b32  	%r7887, %r7872, %r7873;
	xor.b32  	%r7888, %r7887, %r7883;
	add.s32 	%r7889, %r7886, %r7888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7882, 5;
	shr.b32 	%rhs, %r7882, 27;
	add.u32 	%r7890, %lhs, %rhs;
	}
	add.s32 	%r7891, %r7889, %r7890;
	add.s32 	%r7892, %r7891, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7872, 30;
	shr.b32 	%rhs, %r7872, 2;
	add.u32 	%r7893, %lhs, %rhs;
	}
	xor.b32  	%r7894, %r7865, %r7815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7894, 1;
	shr.b32 	%rhs, %r7894, 31;
	add.u32 	%r7895, %lhs, %rhs;
	}
	add.s32 	%r7896, %r7873, %r7895;
	xor.b32  	%r7897, %r7882, %r7883;
	xor.b32  	%r7898, %r7897, %r7893;
	add.s32 	%r7899, %r7896, %r7898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7892, 5;
	shr.b32 	%rhs, %r7892, 27;
	add.u32 	%r7900, %lhs, %rhs;
	}
	add.s32 	%r7901, %r7899, %r7900;
	add.s32 	%r7902, %r7901, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7882, 30;
	shr.b32 	%rhs, %r7882, 2;
	add.u32 	%r7903, %lhs, %rhs;
	}
	xor.b32  	%r7904, %r7826, %r4468;
	xor.b32  	%r7905, %r7904, %r7875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7905, 1;
	shr.b32 	%rhs, %r7905, 31;
	add.u32 	%r7906, %lhs, %rhs;
	}
	add.s32 	%r7907, %r7883, %r7906;
	xor.b32  	%r7908, %r7892, %r7893;
	xor.b32  	%r7909, %r7908, %r7903;
	add.s32 	%r7910, %r7907, %r7909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7902, 5;
	shr.b32 	%rhs, %r7902, 27;
	add.u32 	%r7911, %lhs, %rhs;
	}
	add.s32 	%r7912, %r7910, %r7911;
	add.s32 	%r7913, %r7912, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7892, 30;
	shr.b32 	%rhs, %r7892, 2;
	add.u32 	%r7914, %lhs, %rhs;
	}
	xor.b32  	%r7915, %r7799, %r7836;
	xor.b32  	%r7916, %r7915, %r7885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7916, 1;
	shr.b32 	%rhs, %r7916, 31;
	add.u32 	%r7917, %lhs, %rhs;
	}
	add.s32 	%r7918, %r7893, %r7917;
	xor.b32  	%r7919, %r7902, %r7903;
	xor.b32  	%r7920, %r7919, %r7914;
	add.s32 	%r7921, %r7918, %r7920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7913, 5;
	shr.b32 	%rhs, %r7913, 27;
	add.u32 	%r7922, %lhs, %rhs;
	}
	add.s32 	%r7923, %r7921, %r7922;
	add.s32 	%r7924, %r7923, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7902, 30;
	shr.b32 	%rhs, %r7902, 2;
	add.u32 	%r7925, %lhs, %rhs;
	}
	xor.b32  	%r7926, %r7845, %r7777;
	xor.b32  	%r7927, %r7926, %r7895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7927, 1;
	shr.b32 	%rhs, %r7927, 31;
	add.u32 	%r7928, %lhs, %rhs;
	}
	add.s32 	%r7929, %r7903, %r7928;
	xor.b32  	%r7930, %r7913, %r7914;
	xor.b32  	%r7931, %r7930, %r7925;
	add.s32 	%r7932, %r7929, %r7931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7924, 5;
	shr.b32 	%rhs, %r7924, 27;
	add.u32 	%r7933, %lhs, %rhs;
	}
	add.s32 	%r7934, %r7932, %r7933;
	add.s32 	%r7935, %r7934, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7913, 30;
	shr.b32 	%rhs, %r7913, 2;
	add.u32 	%r7936, %lhs, %rhs;
	}
	xor.b32  	%r7937, %r7789, %r7855;
	xor.b32  	%r7938, %r7937, %r7906;
	xor.b32  	%r7939, %r7938, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7939, 1;
	shr.b32 	%rhs, %r7939, 31;
	add.u32 	%r7940, %lhs, %rhs;
	}
	add.s32 	%r7941, %r7914, %r7940;
	xor.b32  	%r7942, %r7924, %r7925;
	xor.b32  	%r7943, %r7942, %r7936;
	add.s32 	%r7944, %r7941, %r7943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7935, 5;
	shr.b32 	%rhs, %r7935, 27;
	add.u32 	%r7945, %lhs, %rhs;
	}
	add.s32 	%r7946, %r7944, %r7945;
	add.s32 	%r7947, %r7946, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7924, 30;
	shr.b32 	%rhs, %r7924, 2;
	add.u32 	%r7948, %lhs, %rhs;
	}
	xor.b32  	%r7949, %r7802, %r7777;
	xor.b32  	%r7950, %r7949, %r7865;
	xor.b32  	%r7951, %r7950, %r7917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7951, 1;
	shr.b32 	%rhs, %r7951, 31;
	add.u32 	%r7952, %lhs, %rhs;
	}
	add.s32 	%r7953, %r7925, %r7952;
	xor.b32  	%r7954, %r7935, %r7936;
	xor.b32  	%r7955, %r7954, %r7948;
	add.s32 	%r7956, %r7953, %r7955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7947, 5;
	shr.b32 	%rhs, %r7947, 27;
	add.u32 	%r7957, %lhs, %rhs;
	}
	add.s32 	%r7958, %r7956, %r7957;
	add.s32 	%r7959, %r7958, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7935, 30;
	shr.b32 	%rhs, %r7935, 2;
	add.u32 	%r7960, %lhs, %rhs;
	}
	xor.b32  	%r7961, %r7815, %r7789;
	xor.b32  	%r7962, %r7961, %r7875;
	xor.b32  	%r7963, %r7962, %r7928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7963, 1;
	shr.b32 	%rhs, %r7963, 31;
	add.u32 	%r7964, %lhs, %rhs;
	}
	add.s32 	%r7965, %r7936, %r7964;
	xor.b32  	%r7966, %r7947, %r7948;
	xor.b32  	%r7967, %r7966, %r7960;
	add.s32 	%r7968, %r7965, %r7967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7959, 5;
	shr.b32 	%rhs, %r7959, 27;
	add.u32 	%r7969, %lhs, %rhs;
	}
	add.s32 	%r7970, %r7968, %r7969;
	add.s32 	%r7971, %r7970, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7947, 30;
	shr.b32 	%rhs, %r7947, 2;
	add.u32 	%r7972, %lhs, %rhs;
	}
	xor.b32  	%r7973, %r7826, %r7802;
	xor.b32  	%r7974, %r7973, %r7885;
	xor.b32  	%r7975, %r7974, %r7940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7975, 1;
	shr.b32 	%rhs, %r7975, 31;
	add.u32 	%r7976, %lhs, %rhs;
	}
	add.s32 	%r7977, %r7948, %r7976;
	xor.b32  	%r7978, %r7959, %r7960;
	xor.b32  	%r7979, %r7978, %r7972;
	add.s32 	%r7980, %r7977, %r7979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7971, 5;
	shr.b32 	%rhs, %r7971, 27;
	add.u32 	%r7981, %lhs, %rhs;
	}
	add.s32 	%r7982, %r7980, %r7981;
	add.s32 	%r7983, %r7982, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7959, 30;
	shr.b32 	%rhs, %r7959, 2;
	add.u32 	%r7984, %lhs, %rhs;
	}
	xor.b32  	%r7985, %r7836, %r7815;
	xor.b32  	%r7986, %r7985, %r7895;
	xor.b32  	%r7987, %r7986, %r7952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7987, 1;
	shr.b32 	%rhs, %r7987, 31;
	add.u32 	%r7988, %lhs, %rhs;
	}
	add.s32 	%r7989, %r7960, %r7988;
	xor.b32  	%r7990, %r7971, %r7972;
	xor.b32  	%r7991, %r7990, %r7984;
	add.s32 	%r7992, %r7989, %r7991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7983, 5;
	shr.b32 	%rhs, %r7983, 27;
	add.u32 	%r7993, %lhs, %rhs;
	}
	add.s32 	%r7994, %r7992, %r7993;
	add.s32 	%r7995, %r7994, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7971, 30;
	shr.b32 	%rhs, %r7971, 2;
	add.u32 	%r7996, %lhs, %rhs;
	}
	xor.b32  	%r7997, %r7845, %r7826;
	xor.b32  	%r7998, %r7997, %r7906;
	xor.b32  	%r7999, %r7998, %r7964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7999, 1;
	shr.b32 	%rhs, %r7999, 31;
	add.u32 	%r8000, %lhs, %rhs;
	}
	add.s32 	%r8001, %r7972, %r8000;
	xor.b32  	%r8002, %r7983, %r7984;
	xor.b32  	%r8003, %r8002, %r7996;
	add.s32 	%r8004, %r8001, %r8003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7995, 5;
	shr.b32 	%rhs, %r7995, 27;
	add.u32 	%r8005, %lhs, %rhs;
	}
	add.s32 	%r8006, %r8004, %r8005;
	add.s32 	%r8007, %r8006, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7983, 30;
	shr.b32 	%rhs, %r7983, 2;
	add.u32 	%r8008, %lhs, %rhs;
	}
	xor.b32  	%r8009, %r7855, %r7836;
	xor.b32  	%r8010, %r8009, %r7917;
	xor.b32  	%r8011, %r8010, %r7976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8011, 1;
	shr.b32 	%rhs, %r8011, 31;
	add.u32 	%r8012, %lhs, %rhs;
	}
	add.s32 	%r8013, %r7984, %r8012;
	xor.b32  	%r8014, %r7995, %r7996;
	xor.b32  	%r8015, %r8014, %r8008;
	add.s32 	%r8016, %r8013, %r8015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8007, 5;
	shr.b32 	%rhs, %r8007, 27;
	add.u32 	%r8017, %lhs, %rhs;
	}
	add.s32 	%r8018, %r8016, %r8017;
	add.s32 	%r8019, %r8018, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7995, 30;
	shr.b32 	%rhs, %r7995, 2;
	add.u32 	%r8020, %lhs, %rhs;
	}
	xor.b32  	%r8021, %r7865, %r7845;
	xor.b32  	%r8022, %r8021, %r7928;
	xor.b32  	%r8023, %r8022, %r7988;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8023, 1;
	shr.b32 	%rhs, %r8023, 31;
	add.u32 	%r8024, %lhs, %rhs;
	}
	add.s32 	%r8025, %r7996, %r8024;
	xor.b32  	%r8026, %r8007, %r8008;
	xor.b32  	%r8027, %r8026, %r8020;
	add.s32 	%r8028, %r8025, %r8027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8019, 5;
	shr.b32 	%rhs, %r8019, 27;
	add.u32 	%r8029, %lhs, %rhs;
	}
	add.s32 	%r8030, %r8028, %r8029;
	add.s32 	%r8031, %r8030, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8007, 30;
	shr.b32 	%rhs, %r8007, 2;
	add.u32 	%r8032, %lhs, %rhs;
	}
	xor.b32  	%r8033, %r7875, %r7855;
	xor.b32  	%r8034, %r8033, %r7940;
	xor.b32  	%r8035, %r8034, %r8000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8035, 1;
	shr.b32 	%rhs, %r8035, 31;
	add.u32 	%r8036, %lhs, %rhs;
	}
	add.s32 	%r8037, %r8008, %r8036;
	xor.b32  	%r8038, %r8019, %r8020;
	xor.b32  	%r8039, %r8038, %r8032;
	add.s32 	%r8040, %r8037, %r8039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8031, 5;
	shr.b32 	%rhs, %r8031, 27;
	add.u32 	%r8041, %lhs, %rhs;
	}
	add.s32 	%r8042, %r8040, %r8041;
	add.s32 	%r8043, %r8042, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8019, 30;
	shr.b32 	%rhs, %r8019, 2;
	add.u32 	%r8044, %lhs, %rhs;
	}
	xor.b32  	%r8045, %r7885, %r7865;
	xor.b32  	%r8046, %r8045, %r7952;
	xor.b32  	%r8047, %r8046, %r8012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8047, 1;
	shr.b32 	%rhs, %r8047, 31;
	add.u32 	%r8048, %lhs, %rhs;
	}
	add.s32 	%r8049, %r8020, %r8048;
	xor.b32  	%r8050, %r8031, %r8032;
	xor.b32  	%r8051, %r8044, %r8031;
	and.b32  	%r8052, %r8051, %r8050;
	xor.b32  	%r8053, %r8052, %r8031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8043, 5;
	shr.b32 	%rhs, %r8043, 27;
	add.u32 	%r8054, %lhs, %rhs;
	}
	add.s32 	%r8055, %r8049, %r8054;
	add.s32 	%r8056, %r8055, %r8053;
	add.s32 	%r8057, %r8056, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8031, 30;
	shr.b32 	%rhs, %r8031, 2;
	add.u32 	%r8058, %lhs, %rhs;
	}
	xor.b32  	%r8059, %r7895, %r7875;
	xor.b32  	%r8060, %r8059, %r7964;
	xor.b32  	%r8061, %r8060, %r8024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8061, 1;
	shr.b32 	%rhs, %r8061, 31;
	add.u32 	%r8062, %lhs, %rhs;
	}
	add.s32 	%r8063, %r8032, %r8062;
	xor.b32  	%r8064, %r8043, %r8044;
	xor.b32  	%r8065, %r8058, %r8043;
	and.b32  	%r8066, %r8065, %r8064;
	xor.b32  	%r8067, %r8066, %r8043;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8057, 5;
	shr.b32 	%rhs, %r8057, 27;
	add.u32 	%r8068, %lhs, %rhs;
	}
	add.s32 	%r8069, %r8063, %r8068;
	add.s32 	%r8070, %r8069, %r8067;
	add.s32 	%r8071, %r8070, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8043, 30;
	shr.b32 	%rhs, %r8043, 2;
	add.u32 	%r8072, %lhs, %rhs;
	}
	xor.b32  	%r8073, %r7906, %r7885;
	xor.b32  	%r8074, %r8073, %r7976;
	xor.b32  	%r8075, %r8074, %r8036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8075, 1;
	shr.b32 	%rhs, %r8075, 31;
	add.u32 	%r8076, %lhs, %rhs;
	}
	add.s32 	%r8077, %r8044, %r8076;
	xor.b32  	%r8078, %r8057, %r8058;
	xor.b32  	%r8079, %r8072, %r8057;
	and.b32  	%r8080, %r8079, %r8078;
	xor.b32  	%r8081, %r8080, %r8057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8071, 5;
	shr.b32 	%rhs, %r8071, 27;
	add.u32 	%r8082, %lhs, %rhs;
	}
	add.s32 	%r8083, %r8077, %r8082;
	add.s32 	%r8084, %r8083, %r8081;
	add.s32 	%r8085, %r8084, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8057, 30;
	shr.b32 	%rhs, %r8057, 2;
	add.u32 	%r8086, %lhs, %rhs;
	}
	xor.b32  	%r8087, %r7917, %r7895;
	xor.b32  	%r8088, %r8087, %r7988;
	xor.b32  	%r8089, %r8088, %r8048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8089, 1;
	shr.b32 	%rhs, %r8089, 31;
	add.u32 	%r8090, %lhs, %rhs;
	}
	add.s32 	%r8091, %r8058, %r8090;
	xor.b32  	%r8092, %r8071, %r8072;
	xor.b32  	%r8093, %r8086, %r8071;
	and.b32  	%r8094, %r8093, %r8092;
	xor.b32  	%r8095, %r8094, %r8071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8085, 5;
	shr.b32 	%rhs, %r8085, 27;
	add.u32 	%r8096, %lhs, %rhs;
	}
	add.s32 	%r8097, %r8091, %r8096;
	add.s32 	%r8098, %r8097, %r8095;
	add.s32 	%r8099, %r8098, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8071, 30;
	shr.b32 	%rhs, %r8071, 2;
	add.u32 	%r8100, %lhs, %rhs;
	}
	xor.b32  	%r8101, %r7928, %r7906;
	xor.b32  	%r8102, %r8101, %r8000;
	xor.b32  	%r8103, %r8102, %r8062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8103, 1;
	shr.b32 	%rhs, %r8103, 31;
	add.u32 	%r8104, %lhs, %rhs;
	}
	add.s32 	%r8105, %r8072, %r8104;
	xor.b32  	%r8106, %r8085, %r8086;
	xor.b32  	%r8107, %r8100, %r8085;
	and.b32  	%r8108, %r8107, %r8106;
	xor.b32  	%r8109, %r8108, %r8085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8099, 5;
	shr.b32 	%rhs, %r8099, 27;
	add.u32 	%r8110, %lhs, %rhs;
	}
	add.s32 	%r8111, %r8105, %r8110;
	add.s32 	%r8112, %r8111, %r8109;
	add.s32 	%r8113, %r8112, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8085, 30;
	shr.b32 	%rhs, %r8085, 2;
	add.u32 	%r8114, %lhs, %rhs;
	}
	xor.b32  	%r8115, %r7940, %r7917;
	xor.b32  	%r8116, %r8115, %r8012;
	xor.b32  	%r8117, %r8116, %r8076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8117, 1;
	shr.b32 	%rhs, %r8117, 31;
	add.u32 	%r8118, %lhs, %rhs;
	}
	add.s32 	%r8119, %r8086, %r8118;
	xor.b32  	%r8120, %r8099, %r8100;
	xor.b32  	%r8121, %r8114, %r8099;
	and.b32  	%r8122, %r8121, %r8120;
	xor.b32  	%r8123, %r8122, %r8099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8113, 5;
	shr.b32 	%rhs, %r8113, 27;
	add.u32 	%r8124, %lhs, %rhs;
	}
	add.s32 	%r8125, %r8119, %r8124;
	add.s32 	%r8126, %r8125, %r8123;
	add.s32 	%r8127, %r8126, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8099, 30;
	shr.b32 	%rhs, %r8099, 2;
	add.u32 	%r8128, %lhs, %rhs;
	}
	xor.b32  	%r8129, %r7952, %r7928;
	xor.b32  	%r8130, %r8129, %r8024;
	xor.b32  	%r8131, %r8130, %r8090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8131, 1;
	shr.b32 	%rhs, %r8131, 31;
	add.u32 	%r8132, %lhs, %rhs;
	}
	add.s32 	%r8133, %r8100, %r8132;
	xor.b32  	%r8134, %r8113, %r8114;
	xor.b32  	%r8135, %r8128, %r8113;
	and.b32  	%r8136, %r8135, %r8134;
	xor.b32  	%r8137, %r8136, %r8113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8127, 5;
	shr.b32 	%rhs, %r8127, 27;
	add.u32 	%r8138, %lhs, %rhs;
	}
	add.s32 	%r8139, %r8133, %r8138;
	add.s32 	%r8140, %r8139, %r8137;
	add.s32 	%r8141, %r8140, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8113, 30;
	shr.b32 	%rhs, %r8113, 2;
	add.u32 	%r8142, %lhs, %rhs;
	}
	xor.b32  	%r8143, %r7964, %r7940;
	xor.b32  	%r8144, %r8143, %r8036;
	xor.b32  	%r8145, %r8144, %r8104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8145, 1;
	shr.b32 	%rhs, %r8145, 31;
	add.u32 	%r8146, %lhs, %rhs;
	}
	add.s32 	%r8147, %r8114, %r8146;
	xor.b32  	%r8148, %r8127, %r8128;
	xor.b32  	%r8149, %r8142, %r8127;
	and.b32  	%r8150, %r8149, %r8148;
	xor.b32  	%r8151, %r8150, %r8127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8141, 5;
	shr.b32 	%rhs, %r8141, 27;
	add.u32 	%r8152, %lhs, %rhs;
	}
	add.s32 	%r8153, %r8147, %r8152;
	add.s32 	%r8154, %r8153, %r8151;
	add.s32 	%r8155, %r8154, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8127, 30;
	shr.b32 	%rhs, %r8127, 2;
	add.u32 	%r8156, %lhs, %rhs;
	}
	xor.b32  	%r8157, %r7976, %r7952;
	xor.b32  	%r8158, %r8157, %r8048;
	xor.b32  	%r8159, %r8158, %r8118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8159, 1;
	shr.b32 	%rhs, %r8159, 31;
	add.u32 	%r8160, %lhs, %rhs;
	}
	add.s32 	%r8161, %r8128, %r8160;
	xor.b32  	%r8162, %r8141, %r8142;
	xor.b32  	%r8163, %r8156, %r8141;
	and.b32  	%r8164, %r8163, %r8162;
	xor.b32  	%r8165, %r8164, %r8141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8155, 5;
	shr.b32 	%rhs, %r8155, 27;
	add.u32 	%r8166, %lhs, %rhs;
	}
	add.s32 	%r8167, %r8161, %r8166;
	add.s32 	%r8168, %r8167, %r8165;
	add.s32 	%r8169, %r8168, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8141, 30;
	shr.b32 	%rhs, %r8141, 2;
	add.u32 	%r8170, %lhs, %rhs;
	}
	xor.b32  	%r8171, %r7988, %r7964;
	xor.b32  	%r8172, %r8171, %r8062;
	xor.b32  	%r8173, %r8172, %r8132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8173, 1;
	shr.b32 	%rhs, %r8173, 31;
	add.u32 	%r8174, %lhs, %rhs;
	}
	add.s32 	%r8175, %r8142, %r8174;
	xor.b32  	%r8176, %r8155, %r8156;
	xor.b32  	%r8177, %r8170, %r8155;
	and.b32  	%r8178, %r8177, %r8176;
	xor.b32  	%r8179, %r8178, %r8155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8169, 5;
	shr.b32 	%rhs, %r8169, 27;
	add.u32 	%r8180, %lhs, %rhs;
	}
	add.s32 	%r8181, %r8175, %r8180;
	add.s32 	%r8182, %r8181, %r8179;
	add.s32 	%r8183, %r8182, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8155, 30;
	shr.b32 	%rhs, %r8155, 2;
	add.u32 	%r8184, %lhs, %rhs;
	}
	xor.b32  	%r8185, %r8000, %r7976;
	xor.b32  	%r8186, %r8185, %r8076;
	xor.b32  	%r8187, %r8186, %r8146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8187, 1;
	shr.b32 	%rhs, %r8187, 31;
	add.u32 	%r8188, %lhs, %rhs;
	}
	add.s32 	%r8189, %r8156, %r8188;
	xor.b32  	%r8190, %r8169, %r8170;
	xor.b32  	%r8191, %r8184, %r8169;
	and.b32  	%r8192, %r8191, %r8190;
	xor.b32  	%r8193, %r8192, %r8169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8183, 5;
	shr.b32 	%rhs, %r8183, 27;
	add.u32 	%r8194, %lhs, %rhs;
	}
	add.s32 	%r8195, %r8189, %r8194;
	add.s32 	%r8196, %r8195, %r8193;
	add.s32 	%r8197, %r8196, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8169, 30;
	shr.b32 	%rhs, %r8169, 2;
	add.u32 	%r8198, %lhs, %rhs;
	}
	xor.b32  	%r8199, %r8012, %r7988;
	xor.b32  	%r8200, %r8199, %r8090;
	xor.b32  	%r8201, %r8200, %r8160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8201, 1;
	shr.b32 	%rhs, %r8201, 31;
	add.u32 	%r8202, %lhs, %rhs;
	}
	add.s32 	%r8203, %r8170, %r8202;
	xor.b32  	%r8204, %r8183, %r8184;
	xor.b32  	%r8205, %r8198, %r8183;
	and.b32  	%r8206, %r8205, %r8204;
	xor.b32  	%r8207, %r8206, %r8183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8197, 5;
	shr.b32 	%rhs, %r8197, 27;
	add.u32 	%r8208, %lhs, %rhs;
	}
	add.s32 	%r8209, %r8203, %r8208;
	add.s32 	%r8210, %r8209, %r8207;
	add.s32 	%r8211, %r8210, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8183, 30;
	shr.b32 	%rhs, %r8183, 2;
	add.u32 	%r8212, %lhs, %rhs;
	}
	xor.b32  	%r8213, %r8024, %r8000;
	xor.b32  	%r8214, %r8213, %r8104;
	xor.b32  	%r8215, %r8214, %r8174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8215, 1;
	shr.b32 	%rhs, %r8215, 31;
	add.u32 	%r8216, %lhs, %rhs;
	}
	add.s32 	%r8217, %r8184, %r8216;
	xor.b32  	%r8218, %r8197, %r8198;
	xor.b32  	%r8219, %r8212, %r8197;
	and.b32  	%r8220, %r8219, %r8218;
	xor.b32  	%r8221, %r8220, %r8197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8211, 5;
	shr.b32 	%rhs, %r8211, 27;
	add.u32 	%r8222, %lhs, %rhs;
	}
	add.s32 	%r8223, %r8217, %r8222;
	add.s32 	%r8224, %r8223, %r8221;
	add.s32 	%r8225, %r8224, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8197, 30;
	shr.b32 	%rhs, %r8197, 2;
	add.u32 	%r8226, %lhs, %rhs;
	}
	xor.b32  	%r8227, %r8036, %r8012;
	xor.b32  	%r8228, %r8227, %r8118;
	xor.b32  	%r8229, %r8228, %r8188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8229, 1;
	shr.b32 	%rhs, %r8229, 31;
	add.u32 	%r8230, %lhs, %rhs;
	}
	add.s32 	%r8231, %r8198, %r8230;
	xor.b32  	%r8232, %r8211, %r8212;
	xor.b32  	%r8233, %r8226, %r8211;
	and.b32  	%r8234, %r8233, %r8232;
	xor.b32  	%r8235, %r8234, %r8211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8225, 5;
	shr.b32 	%rhs, %r8225, 27;
	add.u32 	%r8236, %lhs, %rhs;
	}
	add.s32 	%r8237, %r8231, %r8236;
	add.s32 	%r8238, %r8237, %r8235;
	add.s32 	%r8239, %r8238, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8211, 30;
	shr.b32 	%rhs, %r8211, 2;
	add.u32 	%r8240, %lhs, %rhs;
	}
	xor.b32  	%r8241, %r8048, %r8024;
	xor.b32  	%r8242, %r8241, %r8132;
	xor.b32  	%r8243, %r8242, %r8202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8243, 1;
	shr.b32 	%rhs, %r8243, 31;
	add.u32 	%r8244, %lhs, %rhs;
	}
	add.s32 	%r8245, %r8212, %r8244;
	xor.b32  	%r8246, %r8225, %r8226;
	xor.b32  	%r8247, %r8240, %r8225;
	and.b32  	%r8248, %r8247, %r8246;
	xor.b32  	%r8249, %r8248, %r8225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8239, 5;
	shr.b32 	%rhs, %r8239, 27;
	add.u32 	%r8250, %lhs, %rhs;
	}
	add.s32 	%r8251, %r8245, %r8250;
	add.s32 	%r8252, %r8251, %r8249;
	add.s32 	%r8253, %r8252, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8225, 30;
	shr.b32 	%rhs, %r8225, 2;
	add.u32 	%r8254, %lhs, %rhs;
	}
	xor.b32  	%r8255, %r8062, %r8036;
	xor.b32  	%r8256, %r8255, %r8146;
	xor.b32  	%r8257, %r8256, %r8216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8257, 1;
	shr.b32 	%rhs, %r8257, 31;
	add.u32 	%r8258, %lhs, %rhs;
	}
	add.s32 	%r8259, %r8226, %r8258;
	xor.b32  	%r8260, %r8239, %r8240;
	xor.b32  	%r8261, %r8254, %r8239;
	and.b32  	%r8262, %r8261, %r8260;
	xor.b32  	%r8263, %r8262, %r8239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8253, 5;
	shr.b32 	%rhs, %r8253, 27;
	add.u32 	%r8264, %lhs, %rhs;
	}
	add.s32 	%r8265, %r8259, %r8264;
	add.s32 	%r8266, %r8265, %r8263;
	add.s32 	%r8267, %r8266, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8239, 30;
	shr.b32 	%rhs, %r8239, 2;
	add.u32 	%r8268, %lhs, %rhs;
	}
	xor.b32  	%r8269, %r8076, %r8048;
	xor.b32  	%r8270, %r8269, %r8160;
	xor.b32  	%r8271, %r8270, %r8230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8271, 1;
	shr.b32 	%rhs, %r8271, 31;
	add.u32 	%r8272, %lhs, %rhs;
	}
	add.s32 	%r8273, %r8240, %r8272;
	xor.b32  	%r8274, %r8253, %r8254;
	xor.b32  	%r8275, %r8268, %r8253;
	and.b32  	%r8276, %r8275, %r8274;
	xor.b32  	%r8277, %r8276, %r8253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8267, 5;
	shr.b32 	%rhs, %r8267, 27;
	add.u32 	%r8278, %lhs, %rhs;
	}
	add.s32 	%r8279, %r8273, %r8278;
	add.s32 	%r8280, %r8279, %r8277;
	add.s32 	%r8281, %r8280, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8253, 30;
	shr.b32 	%rhs, %r8253, 2;
	add.u32 	%r8282, %lhs, %rhs;
	}
	xor.b32  	%r8283, %r8090, %r8062;
	xor.b32  	%r8284, %r8283, %r8174;
	xor.b32  	%r8285, %r8284, %r8244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8285, 1;
	shr.b32 	%rhs, %r8285, 31;
	add.u32 	%r8286, %lhs, %rhs;
	}
	add.s32 	%r8287, %r8254, %r8286;
	xor.b32  	%r8288, %r8267, %r8268;
	xor.b32  	%r8289, %r8282, %r8267;
	and.b32  	%r8290, %r8289, %r8288;
	xor.b32  	%r8291, %r8290, %r8267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8281, 5;
	shr.b32 	%rhs, %r8281, 27;
	add.u32 	%r8292, %lhs, %rhs;
	}
	add.s32 	%r8293, %r8287, %r8292;
	add.s32 	%r8294, %r8293, %r8291;
	add.s32 	%r8295, %r8294, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8267, 30;
	shr.b32 	%rhs, %r8267, 2;
	add.u32 	%r8296, %lhs, %rhs;
	}
	xor.b32  	%r8297, %r8104, %r8076;
	xor.b32  	%r8298, %r8297, %r8188;
	xor.b32  	%r8299, %r8298, %r8258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8299, 1;
	shr.b32 	%rhs, %r8299, 31;
	add.u32 	%r8300, %lhs, %rhs;
	}
	add.s32 	%r8301, %r8268, %r8300;
	xor.b32  	%r8302, %r8281, %r8282;
	xor.b32  	%r8303, %r8296, %r8281;
	and.b32  	%r8304, %r8303, %r8302;
	xor.b32  	%r8305, %r8304, %r8281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8295, 5;
	shr.b32 	%rhs, %r8295, 27;
	add.u32 	%r8306, %lhs, %rhs;
	}
	add.s32 	%r8307, %r8301, %r8306;
	add.s32 	%r8308, %r8307, %r8305;
	add.s32 	%r8309, %r8308, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8281, 30;
	shr.b32 	%rhs, %r8281, 2;
	add.u32 	%r8310, %lhs, %rhs;
	}
	xor.b32  	%r8311, %r8118, %r8090;
	xor.b32  	%r8312, %r8311, %r8202;
	xor.b32  	%r8313, %r8312, %r8272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8313, 1;
	shr.b32 	%rhs, %r8313, 31;
	add.u32 	%r8314, %lhs, %rhs;
	}
	add.s32 	%r8315, %r8282, %r8314;
	xor.b32  	%r8316, %r8295, %r8296;
	xor.b32  	%r8317, %r8310, %r8295;
	and.b32  	%r8318, %r8317, %r8316;
	xor.b32  	%r8319, %r8318, %r8295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8309, 5;
	shr.b32 	%rhs, %r8309, 27;
	add.u32 	%r8320, %lhs, %rhs;
	}
	add.s32 	%r8321, %r8315, %r8320;
	add.s32 	%r8322, %r8321, %r8319;
	add.s32 	%r8323, %r8322, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8295, 30;
	shr.b32 	%rhs, %r8295, 2;
	add.u32 	%r8324, %lhs, %rhs;
	}
	xor.b32  	%r8325, %r8132, %r8104;
	xor.b32  	%r8326, %r8325, %r8216;
	xor.b32  	%r8327, %r8326, %r8286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8327, 1;
	shr.b32 	%rhs, %r8327, 31;
	add.u32 	%r8328, %lhs, %rhs;
	}
	add.s32 	%r8329, %r8296, %r8328;
	xor.b32  	%r8330, %r8309, %r8310;
	xor.b32  	%r8331, %r8330, %r8324;
	add.s32 	%r8332, %r8329, %r8331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8323, 5;
	shr.b32 	%rhs, %r8323, 27;
	add.u32 	%r8333, %lhs, %rhs;
	}
	add.s32 	%r8334, %r8332, %r8333;
	add.s32 	%r8335, %r8334, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8309, 30;
	shr.b32 	%rhs, %r8309, 2;
	add.u32 	%r8336, %lhs, %rhs;
	}
	xor.b32  	%r8337, %r8146, %r8118;
	xor.b32  	%r8338, %r8337, %r8230;
	xor.b32  	%r8339, %r8338, %r8300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8339, 1;
	shr.b32 	%rhs, %r8339, 31;
	add.u32 	%r8340, %lhs, %rhs;
	}
	add.s32 	%r8341, %r8310, %r8340;
	xor.b32  	%r8342, %r8323, %r8324;
	xor.b32  	%r8343, %r8342, %r8336;
	add.s32 	%r8344, %r8341, %r8343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8335, 5;
	shr.b32 	%rhs, %r8335, 27;
	add.u32 	%r8345, %lhs, %rhs;
	}
	add.s32 	%r8346, %r8344, %r8345;
	add.s32 	%r8347, %r8346, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8323, 30;
	shr.b32 	%rhs, %r8323, 2;
	add.u32 	%r8348, %lhs, %rhs;
	}
	xor.b32  	%r8349, %r8160, %r8132;
	xor.b32  	%r8350, %r8349, %r8244;
	xor.b32  	%r8351, %r8350, %r8314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8351, 1;
	shr.b32 	%rhs, %r8351, 31;
	add.u32 	%r8352, %lhs, %rhs;
	}
	add.s32 	%r8353, %r8324, %r8352;
	xor.b32  	%r8354, %r8335, %r8336;
	xor.b32  	%r8355, %r8354, %r8348;
	add.s32 	%r8356, %r8353, %r8355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8347, 5;
	shr.b32 	%rhs, %r8347, 27;
	add.u32 	%r8357, %lhs, %rhs;
	}
	add.s32 	%r8358, %r8356, %r8357;
	add.s32 	%r8359, %r8358, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8335, 30;
	shr.b32 	%rhs, %r8335, 2;
	add.u32 	%r8360, %lhs, %rhs;
	}
	xor.b32  	%r8361, %r8174, %r8146;
	xor.b32  	%r8362, %r8361, %r8258;
	xor.b32  	%r8363, %r8362, %r8328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8363, 1;
	shr.b32 	%rhs, %r8363, 31;
	add.u32 	%r8364, %lhs, %rhs;
	}
	add.s32 	%r8365, %r8336, %r8364;
	xor.b32  	%r8366, %r8347, %r8348;
	xor.b32  	%r8367, %r8366, %r8360;
	add.s32 	%r8368, %r8365, %r8367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8359, 5;
	shr.b32 	%rhs, %r8359, 27;
	add.u32 	%r8369, %lhs, %rhs;
	}
	add.s32 	%r8370, %r8368, %r8369;
	add.s32 	%r8371, %r8370, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8347, 30;
	shr.b32 	%rhs, %r8347, 2;
	add.u32 	%r8372, %lhs, %rhs;
	}
	xor.b32  	%r8373, %r8188, %r8160;
	xor.b32  	%r8374, %r8373, %r8272;
	xor.b32  	%r8375, %r8374, %r8340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8375, 1;
	shr.b32 	%rhs, %r8375, 31;
	add.u32 	%r8376, %lhs, %rhs;
	}
	add.s32 	%r8377, %r8348, %r8376;
	xor.b32  	%r8378, %r8359, %r8360;
	xor.b32  	%r8379, %r8378, %r8372;
	add.s32 	%r8380, %r8377, %r8379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8371, 5;
	shr.b32 	%rhs, %r8371, 27;
	add.u32 	%r8381, %lhs, %rhs;
	}
	add.s32 	%r8382, %r8380, %r8381;
	add.s32 	%r8383, %r8382, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8359, 30;
	shr.b32 	%rhs, %r8359, 2;
	add.u32 	%r8384, %lhs, %rhs;
	}
	xor.b32  	%r8385, %r8202, %r8174;
	xor.b32  	%r8386, %r8385, %r8286;
	xor.b32  	%r8387, %r8386, %r8352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8387, 1;
	shr.b32 	%rhs, %r8387, 31;
	add.u32 	%r8388, %lhs, %rhs;
	}
	add.s32 	%r8389, %r8360, %r8388;
	xor.b32  	%r8390, %r8371, %r8372;
	xor.b32  	%r8391, %r8390, %r8384;
	add.s32 	%r8392, %r8389, %r8391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8383, 5;
	shr.b32 	%rhs, %r8383, 27;
	add.u32 	%r8393, %lhs, %rhs;
	}
	add.s32 	%r8394, %r8392, %r8393;
	add.s32 	%r8395, %r8394, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8371, 30;
	shr.b32 	%rhs, %r8371, 2;
	add.u32 	%r8396, %lhs, %rhs;
	}
	xor.b32  	%r8397, %r8216, %r8188;
	xor.b32  	%r8398, %r8397, %r8300;
	xor.b32  	%r8399, %r8398, %r8364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8399, 1;
	shr.b32 	%rhs, %r8399, 31;
	add.u32 	%r8400, %lhs, %rhs;
	}
	add.s32 	%r8401, %r8372, %r8400;
	xor.b32  	%r8402, %r8383, %r8384;
	xor.b32  	%r8403, %r8402, %r8396;
	add.s32 	%r8404, %r8401, %r8403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8395, 5;
	shr.b32 	%rhs, %r8395, 27;
	add.u32 	%r8405, %lhs, %rhs;
	}
	add.s32 	%r8406, %r8404, %r8405;
	add.s32 	%r8407, %r8406, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8383, 30;
	shr.b32 	%rhs, %r8383, 2;
	add.u32 	%r8408, %lhs, %rhs;
	}
	xor.b32  	%r8409, %r8230, %r8202;
	xor.b32  	%r8410, %r8409, %r8314;
	xor.b32  	%r8411, %r8410, %r8376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8411, 1;
	shr.b32 	%rhs, %r8411, 31;
	add.u32 	%r8412, %lhs, %rhs;
	}
	add.s32 	%r8413, %r8384, %r8412;
	xor.b32  	%r8414, %r8395, %r8396;
	xor.b32  	%r8415, %r8414, %r8408;
	add.s32 	%r8416, %r8413, %r8415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8407, 5;
	shr.b32 	%rhs, %r8407, 27;
	add.u32 	%r8417, %lhs, %rhs;
	}
	add.s32 	%r8418, %r8416, %r8417;
	add.s32 	%r8419, %r8418, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8395, 30;
	shr.b32 	%rhs, %r8395, 2;
	add.u32 	%r8420, %lhs, %rhs;
	}
	xor.b32  	%r8421, %r8244, %r8216;
	xor.b32  	%r8422, %r8421, %r8328;
	xor.b32  	%r8423, %r8422, %r8388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8423, 1;
	shr.b32 	%rhs, %r8423, 31;
	add.u32 	%r8424, %lhs, %rhs;
	}
	add.s32 	%r8425, %r8396, %r8424;
	xor.b32  	%r8426, %r8407, %r8408;
	xor.b32  	%r8427, %r8426, %r8420;
	add.s32 	%r8428, %r8425, %r8427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8419, 5;
	shr.b32 	%rhs, %r8419, 27;
	add.u32 	%r8429, %lhs, %rhs;
	}
	add.s32 	%r8430, %r8428, %r8429;
	add.s32 	%r8431, %r8430, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8407, 30;
	shr.b32 	%rhs, %r8407, 2;
	add.u32 	%r8432, %lhs, %rhs;
	}
	xor.b32  	%r8433, %r8258, %r8230;
	xor.b32  	%r8434, %r8433, %r8340;
	xor.b32  	%r8435, %r8434, %r8400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8435, 1;
	shr.b32 	%rhs, %r8435, 31;
	add.u32 	%r8436, %lhs, %rhs;
	}
	add.s32 	%r8437, %r8408, %r8436;
	xor.b32  	%r8438, %r8419, %r8420;
	xor.b32  	%r8439, %r8438, %r8432;
	add.s32 	%r8440, %r8437, %r8439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8431, 5;
	shr.b32 	%rhs, %r8431, 27;
	add.u32 	%r8441, %lhs, %rhs;
	}
	add.s32 	%r8442, %r8440, %r8441;
	add.s32 	%r8443, %r8442, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8419, 30;
	shr.b32 	%rhs, %r8419, 2;
	add.u32 	%r8444, %lhs, %rhs;
	}
	xor.b32  	%r8445, %r8272, %r8244;
	xor.b32  	%r8446, %r8445, %r8352;
	xor.b32  	%r8447, %r8446, %r8412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8447, 1;
	shr.b32 	%rhs, %r8447, 31;
	add.u32 	%r8448, %lhs, %rhs;
	}
	add.s32 	%r8449, %r8420, %r8448;
	xor.b32  	%r8450, %r8431, %r8432;
	xor.b32  	%r8451, %r8450, %r8444;
	add.s32 	%r8452, %r8449, %r8451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8443, 5;
	shr.b32 	%rhs, %r8443, 27;
	add.u32 	%r8453, %lhs, %rhs;
	}
	add.s32 	%r8454, %r8452, %r8453;
	add.s32 	%r8455, %r8454, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8431, 30;
	shr.b32 	%rhs, %r8431, 2;
	add.u32 	%r8456, %lhs, %rhs;
	}
	xor.b32  	%r8457, %r8286, %r8258;
	xor.b32  	%r8458, %r8457, %r8364;
	xor.b32  	%r8459, %r8458, %r8424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8459, 1;
	shr.b32 	%rhs, %r8459, 31;
	add.u32 	%r8460, %lhs, %rhs;
	}
	add.s32 	%r8461, %r8432, %r8460;
	xor.b32  	%r8462, %r8443, %r8444;
	xor.b32  	%r8463, %r8462, %r8456;
	add.s32 	%r8464, %r8461, %r8463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8455, 5;
	shr.b32 	%rhs, %r8455, 27;
	add.u32 	%r8465, %lhs, %rhs;
	}
	add.s32 	%r8466, %r8464, %r8465;
	add.s32 	%r8467, %r8466, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8443, 30;
	shr.b32 	%rhs, %r8443, 2;
	add.u32 	%r8468, %lhs, %rhs;
	}
	xor.b32  	%r8469, %r8300, %r8272;
	xor.b32  	%r8470, %r8469, %r8376;
	xor.b32  	%r8471, %r8470, %r8436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8471, 1;
	shr.b32 	%rhs, %r8471, 31;
	add.u32 	%r8472, %lhs, %rhs;
	}
	add.s32 	%r8473, %r8444, %r8472;
	xor.b32  	%r8474, %r8455, %r8456;
	xor.b32  	%r8475, %r8474, %r8468;
	add.s32 	%r8476, %r8473, %r8475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8467, 5;
	shr.b32 	%rhs, %r8467, 27;
	add.u32 	%r8477, %lhs, %rhs;
	}
	add.s32 	%r8478, %r8476, %r8477;
	add.s32 	%r8479, %r8478, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8455, 30;
	shr.b32 	%rhs, %r8455, 2;
	add.u32 	%r8480, %lhs, %rhs;
	}
	xor.b32  	%r8481, %r8314, %r8286;
	xor.b32  	%r8482, %r8481, %r8388;
	xor.b32  	%r8483, %r8482, %r8448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8483, 1;
	shr.b32 	%rhs, %r8483, 31;
	add.u32 	%r8484, %lhs, %rhs;
	}
	add.s32 	%r8485, %r8456, %r8484;
	xor.b32  	%r8486, %r8467, %r8468;
	xor.b32  	%r8487, %r8486, %r8480;
	add.s32 	%r8488, %r8485, %r8487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8479, 5;
	shr.b32 	%rhs, %r8479, 27;
	add.u32 	%r8489, %lhs, %rhs;
	}
	add.s32 	%r8490, %r8488, %r8489;
	add.s32 	%r8491, %r8490, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8467, 30;
	shr.b32 	%rhs, %r8467, 2;
	add.u32 	%r8492, %lhs, %rhs;
	}
	xor.b32  	%r8493, %r8328, %r8300;
	xor.b32  	%r8494, %r8493, %r8400;
	xor.b32  	%r8495, %r8494, %r8460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8495, 1;
	shr.b32 	%rhs, %r8495, 31;
	add.u32 	%r8496, %lhs, %rhs;
	}
	add.s32 	%r8497, %r8468, %r8496;
	xor.b32  	%r8498, %r8479, %r8480;
	xor.b32  	%r8499, %r8498, %r8492;
	add.s32 	%r8500, %r8497, %r8499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8491, 5;
	shr.b32 	%rhs, %r8491, 27;
	add.u32 	%r8501, %lhs, %rhs;
	}
	add.s32 	%r8502, %r8500, %r8501;
	add.s32 	%r8503, %r8502, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8479, 30;
	shr.b32 	%rhs, %r8479, 2;
	add.u32 	%r8504, %lhs, %rhs;
	}
	xor.b32  	%r8505, %r8340, %r8314;
	xor.b32  	%r8506, %r8505, %r8412;
	xor.b32  	%r8507, %r8506, %r8472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8507, 1;
	shr.b32 	%rhs, %r8507, 31;
	add.u32 	%r8508, %lhs, %rhs;
	}
	add.s32 	%r8509, %r8480, %r8508;
	xor.b32  	%r8510, %r8491, %r8492;
	xor.b32  	%r8511, %r8510, %r8504;
	add.s32 	%r8512, %r8509, %r8511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8503, 5;
	shr.b32 	%rhs, %r8503, 27;
	add.u32 	%r8513, %lhs, %rhs;
	}
	add.s32 	%r8514, %r8512, %r8513;
	add.s32 	%r8515, %r8514, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8515, 30;
	shr.b32 	%rhs, %r8515, 2;
	add.u32 	%r8516, %lhs, %rhs;
	}
	add.s32 	%r8517, %r7563, %r8516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8491, 30;
	shr.b32 	%rhs, %r8491, 2;
	add.u32 	%r8518, %lhs, %rhs;
	}
	xor.b32  	%r8519, %r8352, %r8328;
	xor.b32  	%r8520, %r8519, %r8424;
	xor.b32  	%r8521, %r8520, %r8484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8521, 1;
	shr.b32 	%rhs, %r8521, 31;
	add.u32 	%r8522, %lhs, %rhs;
	}
	add.s32 	%r8523, %r8492, %r8522;
	xor.b32  	%r8524, %r8503, %r8504;
	xor.b32  	%r8525, %r8524, %r8518;
	add.s32 	%r8526, %r8523, %r8525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8515, 5;
	shr.b32 	%rhs, %r8515, 27;
	add.u32 	%r8527, %lhs, %rhs;
	}
	add.s32 	%r8528, %r8526, %r8527;
	add.s32 	%r8529, %r8528, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8503, 30;
	shr.b32 	%rhs, %r8503, 2;
	add.u32 	%r8530, %lhs, %rhs;
	}
	xor.b32  	%r8531, %r8364, %r8340;
	xor.b32  	%r8532, %r8531, %r8436;
	xor.b32  	%r8533, %r8532, %r8496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8533, 1;
	shr.b32 	%rhs, %r8533, 31;
	add.u32 	%r8534, %lhs, %rhs;
	}
	add.s32 	%r8535, %r8504, %r8534;
	xor.b32  	%r8536, %r8515, %r8518;
	xor.b32  	%r8537, %r8536, %r8530;
	add.s32 	%r8538, %r8535, %r8537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8529, 5;
	shr.b32 	%rhs, %r8529, 27;
	add.u32 	%r8539, %lhs, %rhs;
	}
	add.s32 	%r8540, %r8538, %r8539;
	add.s32 	%r8541, %r8540, -899497514;
	xor.b32  	%r8542, %r8376, %r8352;
	xor.b32  	%r8543, %r8542, %r8448;
	xor.b32  	%r8544, %r8543, %r8508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8544, 1;
	shr.b32 	%rhs, %r8544, 31;
	add.u32 	%r8545, %lhs, %rhs;
	}
	add.s32 	%r8546, %r8518, %r8545;
	xor.b32  	%r8547, %r8529, %r8530;
	xor.b32  	%r8548, %r8547, %r8516;
	add.s32 	%r8549, %r8546, %r8548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8541, 5;
	shr.b32 	%rhs, %r8541, 27;
	add.u32 	%r8550, %lhs, %rhs;
	}
	add.s32 	%r8551, %r8549, %r8550;
	add.s32 	%r8552, %r8551, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8529, 30;
	shr.b32 	%rhs, %r8529, 2;
	add.u32 	%r8553, %lhs, %rhs;
	}
	xor.b32  	%r8554, %r8388, %r8364;
	xor.b32  	%r8555, %r8554, %r8460;
	xor.b32  	%r8556, %r8555, %r8522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8556, 1;
	shr.b32 	%rhs, %r8556, 31;
	add.u32 	%r8557, %lhs, %rhs;
	}
	xor.b32  	%r8558, %r8541, %r8516;
	xor.b32  	%r8559, %r8558, %r8553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8552, 5;
	shr.b32 	%rhs, %r8552, 27;
	add.u32 	%r8560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8541, 30;
	shr.b32 	%rhs, %r8541, 2;
	add.u32 	%r8561, %lhs, %rhs;
	}
	add.s32 	%r8562, %r7587, %r8530;
	add.s32 	%r8563, %r8562, %r8557;
	add.s32 	%r8564, %r8563, %r8559;
	add.s32 	%r8565, %r8564, %r8560;
	add.s32 	%r8566, %r8565, -899497514;
	add.s32 	%r8567, %r8552, %r7588;
	add.s32 	%r8568, %r8561, %r7589;
	add.s32 	%r8569, %r8553, %r7590;
	add.s32 	%r8570, %r8517, -1009589776;
	xor.b32  	%r4561, %r8566, 909522486;
	xor.b32  	%r4557, %r8567, 909522486;
	xor.b32  	%r4553, %r8568, 909522486;
	xor.b32  	%r4549, %r8569, 909522486;
	xor.b32  	%r4545, %r8570, 909522486;
	// inline asm
	prmt.b32 %r4496, %r4758, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4500, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4504, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4508, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4512, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4516, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4520, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4524, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4528, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4532, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4536, %r4541, %r4541, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4540, %r4541, %r4545, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4544, %r4545, %r4549, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4548, %r4549, %r4553, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4552, %r4553, %r4557, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4556, %r4557, %r4561, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4560, %r4561, %r4758, %r4759;
	// inline asm
	add.s32 	%r8571, %r4560, %r4790;
	add.s32 	%r8572, %r8571, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8572, 5;
	shr.b32 	%rhs, %r8572, 27;
	add.u32 	%r8573, %lhs, %rhs;
	}
	add.s32 	%r8574, %r4556, %r8573;
	add.s32 	%r8575, %r8574, %r4795;
	add.s32 	%r8576, %r8575, 1790234127;
	and.b32  	%r8577, %r4801, %r8572;
	xor.b32  	%r8578, %r8577, %r4794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8576, 5;
	shr.b32 	%rhs, %r8576, 27;
	add.u32 	%r8579, %lhs, %rhs;
	}
	add.s32 	%r8580, %r4552, %r8579;
	add.s32 	%r8581, %r8580, %r8578;
	add.s32 	%r8582, %r8581, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8572, 30;
	shr.b32 	%rhs, %r8572, 2;
	add.u32 	%r8583, %lhs, %rhs;
	}
	xor.b32  	%r8584, %r8583, %r4800;
	and.b32  	%r8585, %r8584, %r8576;
	xor.b32  	%r8586, %r8585, %r4800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8582, 5;
	shr.b32 	%rhs, %r8582, 27;
	add.u32 	%r8587, %lhs, %rhs;
	}
	add.s32 	%r8588, %r4548, %r4794;
	add.s32 	%r8589, %r8588, %r8587;
	add.s32 	%r8590, %r8589, %r8586;
	add.s32 	%r8591, %r8590, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8576, 30;
	shr.b32 	%rhs, %r8576, 2;
	add.u32 	%r8592, %lhs, %rhs;
	}
	xor.b32  	%r8593, %r8592, %r8583;
	and.b32  	%r8594, %r8593, %r8582;
	xor.b32  	%r8595, %r8594, %r8583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8591, 5;
	shr.b32 	%rhs, %r8591, 27;
	add.u32 	%r8596, %lhs, %rhs;
	}
	add.s32 	%r8597, %r4544, %r4800;
	add.s32 	%r8598, %r8597, %r8596;
	add.s32 	%r8599, %r8598, %r8595;
	add.s32 	%r8600, %r8599, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8582, 30;
	shr.b32 	%rhs, %r8582, 2;
	add.u32 	%r8601, %lhs, %rhs;
	}
	xor.b32  	%r8602, %r8601, %r8592;
	and.b32  	%r8603, %r8602, %r8591;
	xor.b32  	%r8604, %r8603, %r8592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8600, 5;
	shr.b32 	%rhs, %r8600, 27;
	add.u32 	%r8605, %lhs, %rhs;
	}
	add.s32 	%r8606, %r4540, %r8583;
	add.s32 	%r8607, %r8606, %r8605;
	add.s32 	%r8608, %r8607, %r8604;
	add.s32 	%r8609, %r8608, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8591, 30;
	shr.b32 	%rhs, %r8591, 2;
	add.u32 	%r8610, %lhs, %rhs;
	}
	xor.b32  	%r8611, %r8610, %r8601;
	and.b32  	%r8612, %r8611, %r8600;
	xor.b32  	%r8613, %r8612, %r8601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8609, 5;
	shr.b32 	%rhs, %r8609, 27;
	add.u32 	%r8614, %lhs, %rhs;
	}
	add.s32 	%r8615, %r4536, %r8592;
	add.s32 	%r8616, %r8615, %r8614;
	add.s32 	%r8617, %r8616, %r8613;
	add.s32 	%r8618, %r8617, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8600, 30;
	shr.b32 	%rhs, %r8600, 2;
	add.u32 	%r8619, %lhs, %rhs;
	}
	xor.b32  	%r8620, %r8619, %r8610;
	and.b32  	%r8621, %r8620, %r8609;
	xor.b32  	%r8622, %r8621, %r8610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8618, 5;
	shr.b32 	%rhs, %r8618, 27;
	add.u32 	%r8623, %lhs, %rhs;
	}
	add.s32 	%r8624, %r4532, %r8601;
	add.s32 	%r8625, %r8624, %r8623;
	add.s32 	%r8626, %r8625, %r8622;
	add.s32 	%r8627, %r8626, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8609, 30;
	shr.b32 	%rhs, %r8609, 2;
	add.u32 	%r8628, %lhs, %rhs;
	}
	xor.b32  	%r8629, %r8628, %r8619;
	and.b32  	%r8630, %r8629, %r8618;
	xor.b32  	%r8631, %r8630, %r8619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8627, 5;
	shr.b32 	%rhs, %r8627, 27;
	add.u32 	%r8632, %lhs, %rhs;
	}
	add.s32 	%r8633, %r4528, %r8610;
	add.s32 	%r8634, %r8633, %r8632;
	add.s32 	%r8635, %r8634, %r8631;
	add.s32 	%r8636, %r8635, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8618, 30;
	shr.b32 	%rhs, %r8618, 2;
	add.u32 	%r8637, %lhs, %rhs;
	}
	xor.b32  	%r8638, %r8637, %r8628;
	and.b32  	%r8639, %r8638, %r8627;
	xor.b32  	%r8640, %r8639, %r8628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8636, 5;
	shr.b32 	%rhs, %r8636, 27;
	add.u32 	%r8641, %lhs, %rhs;
	}
	add.s32 	%r8642, %r4524, %r8619;
	add.s32 	%r8643, %r8642, %r8641;
	add.s32 	%r8644, %r8643, %r8640;
	add.s32 	%r8645, %r8644, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8627, 30;
	shr.b32 	%rhs, %r8627, 2;
	add.u32 	%r8646, %lhs, %rhs;
	}
	xor.b32  	%r8647, %r8646, %r8637;
	and.b32  	%r8648, %r8647, %r8636;
	xor.b32  	%r8649, %r8648, %r8637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8645, 5;
	shr.b32 	%rhs, %r8645, 27;
	add.u32 	%r8650, %lhs, %rhs;
	}
	add.s32 	%r8651, %r4520, %r8628;
	add.s32 	%r8652, %r8651, %r8650;
	add.s32 	%r8653, %r8652, %r8649;
	add.s32 	%r8654, %r8653, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8636, 30;
	shr.b32 	%rhs, %r8636, 2;
	add.u32 	%r8655, %lhs, %rhs;
	}
	xor.b32  	%r8656, %r8655, %r8646;
	and.b32  	%r8657, %r8656, %r8645;
	xor.b32  	%r8658, %r8657, %r8646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8654, 5;
	shr.b32 	%rhs, %r8654, 27;
	add.u32 	%r8659, %lhs, %rhs;
	}
	add.s32 	%r8660, %r4516, %r8637;
	add.s32 	%r8661, %r8660, %r8659;
	add.s32 	%r8662, %r8661, %r8658;
	add.s32 	%r8663, %r8662, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8645, 30;
	shr.b32 	%rhs, %r8645, 2;
	add.u32 	%r8664, %lhs, %rhs;
	}
	xor.b32  	%r8665, %r8664, %r8655;
	and.b32  	%r8666, %r8665, %r8654;
	xor.b32  	%r8667, %r8666, %r8655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8663, 5;
	shr.b32 	%rhs, %r8663, 27;
	add.u32 	%r8668, %lhs, %rhs;
	}
	add.s32 	%r8669, %r4512, %r8646;
	add.s32 	%r8670, %r8669, %r8668;
	add.s32 	%r8671, %r8670, %r8667;
	add.s32 	%r8672, %r8671, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8654, 30;
	shr.b32 	%rhs, %r8654, 2;
	add.u32 	%r8673, %lhs, %rhs;
	}
	xor.b32  	%r8674, %r8673, %r8664;
	and.b32  	%r8675, %r8674, %r8663;
	xor.b32  	%r8676, %r8675, %r8664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8672, 5;
	shr.b32 	%rhs, %r8672, 27;
	add.u32 	%r8677, %lhs, %rhs;
	}
	add.s32 	%r8678, %r4508, %r8655;
	add.s32 	%r8679, %r8678, %r8677;
	add.s32 	%r8680, %r8679, %r8676;
	add.s32 	%r8681, %r8680, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8663, 30;
	shr.b32 	%rhs, %r8663, 2;
	add.u32 	%r8682, %lhs, %rhs;
	}
	xor.b32  	%r8683, %r8682, %r8673;
	and.b32  	%r8684, %r8683, %r8672;
	xor.b32  	%r8685, %r8684, %r8673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8681, 5;
	shr.b32 	%rhs, %r8681, 27;
	add.u32 	%r8686, %lhs, %rhs;
	}
	add.s32 	%r8687, %r4504, %r8664;
	add.s32 	%r8688, %r8687, %r8686;
	add.s32 	%r8689, %r8688, %r8685;
	add.s32 	%r8690, %r8689, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8672, 30;
	shr.b32 	%rhs, %r8672, 2;
	add.u32 	%r8691, %lhs, %rhs;
	}
	xor.b32  	%r8692, %r8691, %r8682;
	and.b32  	%r8693, %r8692, %r8681;
	xor.b32  	%r8694, %r8693, %r8682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8690, 5;
	shr.b32 	%rhs, %r8690, 27;
	add.u32 	%r8695, %lhs, %rhs;
	}
	add.s32 	%r8696, %r4500, %r8673;
	add.s32 	%r8697, %r8696, %r8695;
	add.s32 	%r8698, %r8697, %r8694;
	add.s32 	%r8699, %r8698, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8681, 30;
	shr.b32 	%rhs, %r8681, 2;
	add.u32 	%r8700, %lhs, %rhs;
	}
	xor.b32  	%r8701, %r4528, %r4508;
	xor.b32  	%r8702, %r8701, %r4552;
	xor.b32  	%r8703, %r8702, %r4560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8703, 1;
	shr.b32 	%rhs, %r8703, 31;
	add.u32 	%r8704, %lhs, %rhs;
	}
	add.s32 	%r8705, %r8682, %r8704;
	xor.b32  	%r8706, %r8700, %r8691;
	and.b32  	%r8707, %r8706, %r8690;
	xor.b32  	%r8708, %r8707, %r8691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8699, 5;
	shr.b32 	%rhs, %r8699, 27;
	add.u32 	%r8709, %lhs, %rhs;
	}
	add.s32 	%r8710, %r8705, %r8709;
	add.s32 	%r8711, %r8710, %r8708;
	add.s32 	%r8712, %r8711, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8690, 30;
	shr.b32 	%rhs, %r8690, 2;
	add.u32 	%r8713, %lhs, %rhs;
	}
	xor.b32  	%r8714, %r4524, %r4504;
	xor.b32  	%r8715, %r8714, %r4548;
	xor.b32  	%r8716, %r8715, %r4556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8716, 1;
	shr.b32 	%rhs, %r8716, 31;
	add.u32 	%r8717, %lhs, %rhs;
	}
	add.s32 	%r8718, %r8691, %r8717;
	xor.b32  	%r8719, %r8713, %r8700;
	and.b32  	%r8720, %r8719, %r8699;
	xor.b32  	%r8721, %r8720, %r8700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8712, 5;
	shr.b32 	%rhs, %r8712, 27;
	add.u32 	%r8722, %lhs, %rhs;
	}
	add.s32 	%r8723, %r8718, %r8722;
	add.s32 	%r8724, %r8723, %r8721;
	add.s32 	%r8725, %r8724, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8699, 30;
	shr.b32 	%rhs, %r8699, 2;
	add.u32 	%r8726, %lhs, %rhs;
	}
	xor.b32  	%r8727, %r4520, %r4500;
	xor.b32  	%r8728, %r8727, %r4544;
	xor.b32  	%r8729, %r8728, %r4552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8729, 1;
	shr.b32 	%rhs, %r8729, 31;
	add.u32 	%r8730, %lhs, %rhs;
	}
	add.s32 	%r8731, %r8700, %r8730;
	xor.b32  	%r8732, %r8726, %r8713;
	and.b32  	%r8733, %r8732, %r8712;
	xor.b32  	%r8734, %r8733, %r8713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8725, 5;
	shr.b32 	%rhs, %r8725, 27;
	add.u32 	%r8735, %lhs, %rhs;
	}
	add.s32 	%r8736, %r8731, %r8735;
	add.s32 	%r8737, %r8736, %r8734;
	add.s32 	%r8738, %r8737, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8712, 30;
	shr.b32 	%rhs, %r8712, 2;
	add.u32 	%r8739, %lhs, %rhs;
	}
	xor.b32  	%r8740, %r4540, %r4516;
	xor.b32  	%r8741, %r8740, %r4548;
	xor.b32  	%r8742, %r8741, %r8704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8742, 1;
	shr.b32 	%rhs, %r8742, 31;
	add.u32 	%r8743, %lhs, %rhs;
	}
	add.s32 	%r8744, %r8713, %r8743;
	xor.b32  	%r8745, %r8739, %r8726;
	and.b32  	%r8746, %r8745, %r8725;
	xor.b32  	%r8747, %r8746, %r8726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8738, 5;
	shr.b32 	%rhs, %r8738, 27;
	add.u32 	%r8748, %lhs, %rhs;
	}
	add.s32 	%r8749, %r8744, %r8748;
	add.s32 	%r8750, %r8749, %r8747;
	add.s32 	%r8751, %r8750, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8725, 30;
	shr.b32 	%rhs, %r8725, 2;
	add.u32 	%r8752, %lhs, %rhs;
	}
	xor.b32  	%r8753, %r4536, %r4512;
	xor.b32  	%r8754, %r8753, %r4544;
	xor.b32  	%r8755, %r8754, %r8717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8755, 1;
	shr.b32 	%rhs, %r8755, 31;
	add.u32 	%r8756, %lhs, %rhs;
	}
	add.s32 	%r8757, %r8726, %r8756;
	xor.b32  	%r8758, %r8738, %r8739;
	xor.b32  	%r8759, %r8758, %r8752;
	add.s32 	%r8760, %r8757, %r8759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8751, 5;
	shr.b32 	%rhs, %r8751, 27;
	add.u32 	%r8761, %lhs, %rhs;
	}
	add.s32 	%r8762, %r8760, %r8761;
	add.s32 	%r8763, %r8762, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8738, 30;
	shr.b32 	%rhs, %r8738, 2;
	add.u32 	%r8764, %lhs, %rhs;
	}
	xor.b32  	%r8765, %r4532, %r4508;
	xor.b32  	%r8766, %r8765, %r4540;
	xor.b32  	%r8767, %r8766, %r8730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8767, 1;
	shr.b32 	%rhs, %r8767, 31;
	add.u32 	%r8768, %lhs, %rhs;
	}
	add.s32 	%r8769, %r8739, %r8768;
	xor.b32  	%r8770, %r8751, %r8752;
	xor.b32  	%r8771, %r8770, %r8764;
	add.s32 	%r8772, %r8769, %r8771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8763, 5;
	shr.b32 	%rhs, %r8763, 27;
	add.u32 	%r8773, %lhs, %rhs;
	}
	add.s32 	%r8774, %r8772, %r8773;
	add.s32 	%r8775, %r8774, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8751, 30;
	shr.b32 	%rhs, %r8751, 2;
	add.u32 	%r8776, %lhs, %rhs;
	}
	xor.b32  	%r8777, %r4528, %r4504;
	xor.b32  	%r8778, %r8777, %r4536;
	xor.b32  	%r8779, %r8778, %r8743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8779, 1;
	shr.b32 	%rhs, %r8779, 31;
	add.u32 	%r8780, %lhs, %rhs;
	}
	add.s32 	%r8781, %r8752, %r8780;
	xor.b32  	%r8782, %r8763, %r8764;
	xor.b32  	%r8783, %r8782, %r8776;
	add.s32 	%r8784, %r8781, %r8783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8775, 5;
	shr.b32 	%rhs, %r8775, 27;
	add.u32 	%r8785, %lhs, %rhs;
	}
	add.s32 	%r8786, %r8784, %r8785;
	add.s32 	%r8787, %r8786, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8763, 30;
	shr.b32 	%rhs, %r8763, 2;
	add.u32 	%r8788, %lhs, %rhs;
	}
	xor.b32  	%r8789, %r4524, %r4500;
	xor.b32  	%r8790, %r8789, %r4532;
	xor.b32  	%r8791, %r8790, %r8756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8791, 1;
	shr.b32 	%rhs, %r8791, 31;
	add.u32 	%r8792, %lhs, %rhs;
	}
	add.s32 	%r8793, %r8764, %r8792;
	xor.b32  	%r8794, %r8775, %r8776;
	xor.b32  	%r8795, %r8794, %r8788;
	add.s32 	%r8796, %r8793, %r8795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8787, 5;
	shr.b32 	%rhs, %r8787, 27;
	add.u32 	%r8797, %lhs, %rhs;
	}
	add.s32 	%r8798, %r8796, %r8797;
	add.s32 	%r8799, %r8798, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8775, 30;
	shr.b32 	%rhs, %r8775, 2;
	add.u32 	%r8800, %lhs, %rhs;
	}
	xor.b32  	%r8801, %r4528, %r4520;
	xor.b32  	%r8802, %r8801, %r8704;
	xor.b32  	%r8803, %r8802, %r8768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8803, 1;
	shr.b32 	%rhs, %r8803, 31;
	add.u32 	%r8804, %lhs, %rhs;
	}
	add.s32 	%r8805, %r8776, %r8804;
	xor.b32  	%r8806, %r8787, %r8788;
	xor.b32  	%r8807, %r8806, %r8800;
	add.s32 	%r8808, %r8805, %r8807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8799, 5;
	shr.b32 	%rhs, %r8799, 27;
	add.u32 	%r8809, %lhs, %rhs;
	}
	add.s32 	%r8810, %r8808, %r8809;
	add.s32 	%r8811, %r8810, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8787, 30;
	shr.b32 	%rhs, %r8787, 2;
	add.u32 	%r8812, %lhs, %rhs;
	}
	xor.b32  	%r8813, %r4524, %r4516;
	xor.b32  	%r8814, %r8813, %r8717;
	xor.b32  	%r8815, %r8814, %r8780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8815, 1;
	shr.b32 	%rhs, %r8815, 31;
	add.u32 	%r8816, %lhs, %rhs;
	}
	add.s32 	%r8817, %r8788, %r8816;
	xor.b32  	%r8818, %r8799, %r8800;
	xor.b32  	%r8819, %r8818, %r8812;
	add.s32 	%r8820, %r8817, %r8819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8811, 5;
	shr.b32 	%rhs, %r8811, 27;
	add.u32 	%r8821, %lhs, %rhs;
	}
	add.s32 	%r8822, %r8820, %r8821;
	add.s32 	%r8823, %r8822, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8799, 30;
	shr.b32 	%rhs, %r8799, 2;
	add.u32 	%r8824, %lhs, %rhs;
	}
	xor.b32  	%r8825, %r4520, %r4512;
	xor.b32  	%r8826, %r8825, %r8730;
	xor.b32  	%r8827, %r8826, %r8792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8827, 1;
	shr.b32 	%rhs, %r8827, 31;
	add.u32 	%r8828, %lhs, %rhs;
	}
	add.s32 	%r8829, %r8800, %r8828;
	xor.b32  	%r8830, %r8811, %r8812;
	xor.b32  	%r8831, %r8830, %r8824;
	add.s32 	%r8832, %r8829, %r8831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8823, 5;
	shr.b32 	%rhs, %r8823, 27;
	add.u32 	%r8833, %lhs, %rhs;
	}
	add.s32 	%r8834, %r8832, %r8833;
	add.s32 	%r8835, %r8834, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8811, 30;
	shr.b32 	%rhs, %r8811, 2;
	add.u32 	%r8836, %lhs, %rhs;
	}
	xor.b32  	%r8837, %r4516, %r4508;
	xor.b32  	%r8838, %r8837, %r8743;
	xor.b32  	%r8839, %r8838, %r8804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8839, 1;
	shr.b32 	%rhs, %r8839, 31;
	add.u32 	%r8840, %lhs, %rhs;
	}
	add.s32 	%r8841, %r8812, %r8840;
	xor.b32  	%r8842, %r8823, %r8824;
	xor.b32  	%r8843, %r8842, %r8836;
	add.s32 	%r8844, %r8841, %r8843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8835, 5;
	shr.b32 	%rhs, %r8835, 27;
	add.u32 	%r8845, %lhs, %rhs;
	}
	add.s32 	%r8846, %r8844, %r8845;
	add.s32 	%r8847, %r8846, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8823, 30;
	shr.b32 	%rhs, %r8823, 2;
	add.u32 	%r8848, %lhs, %rhs;
	}
	xor.b32  	%r8849, %r4512, %r4504;
	xor.b32  	%r8850, %r8849, %r8756;
	xor.b32  	%r8851, %r8850, %r8816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8851, 1;
	shr.b32 	%rhs, %r8851, 31;
	add.u32 	%r8852, %lhs, %rhs;
	}
	add.s32 	%r8853, %r8824, %r8852;
	xor.b32  	%r8854, %r8835, %r8836;
	xor.b32  	%r8855, %r8854, %r8848;
	add.s32 	%r8856, %r8853, %r8855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8847, 5;
	shr.b32 	%rhs, %r8847, 27;
	add.u32 	%r8857, %lhs, %rhs;
	}
	add.s32 	%r8858, %r8856, %r8857;
	add.s32 	%r8859, %r8858, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8835, 30;
	shr.b32 	%rhs, %r8835, 2;
	add.u32 	%r8860, %lhs, %rhs;
	}
	xor.b32  	%r8861, %r4508, %r4500;
	xor.b32  	%r8862, %r8861, %r8768;
	xor.b32  	%r8863, %r8862, %r8828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8863, 1;
	shr.b32 	%rhs, %r8863, 31;
	add.u32 	%r8864, %lhs, %rhs;
	}
	add.s32 	%r8865, %r8836, %r8864;
	xor.b32  	%r8866, %r8847, %r8848;
	xor.b32  	%r8867, %r8866, %r8860;
	add.s32 	%r8868, %r8865, %r8867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8859, 5;
	shr.b32 	%rhs, %r8859, 27;
	add.u32 	%r8869, %lhs, %rhs;
	}
	add.s32 	%r8870, %r8868, %r8869;
	add.s32 	%r8871, %r8870, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8847, 30;
	shr.b32 	%rhs, %r8847, 2;
	add.u32 	%r8872, %lhs, %rhs;
	}
	xor.b32  	%r8873, %r8704, %r4504;
	xor.b32  	%r8874, %r8873, %r8780;
	xor.b32  	%r8875, %r8874, %r8840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8875, 1;
	shr.b32 	%rhs, %r8875, 31;
	add.u32 	%r8876, %lhs, %rhs;
	}
	add.s32 	%r8877, %r8848, %r8876;
	xor.b32  	%r8878, %r8859, %r8860;
	xor.b32  	%r8879, %r8878, %r8872;
	add.s32 	%r8880, %r8877, %r8879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8871, 5;
	shr.b32 	%rhs, %r8871, 27;
	add.u32 	%r8881, %lhs, %rhs;
	}
	add.s32 	%r8882, %r8880, %r8881;
	add.s32 	%r8883, %r8882, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8859, 30;
	shr.b32 	%rhs, %r8859, 2;
	add.u32 	%r8884, %lhs, %rhs;
	}
	xor.b32  	%r8885, %r8717, %r4500;
	xor.b32  	%r8886, %r8885, %r8792;
	xor.b32  	%r8887, %r8886, %r8852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8887, 1;
	shr.b32 	%rhs, %r8887, 31;
	add.u32 	%r8888, %lhs, %rhs;
	}
	add.s32 	%r8889, %r8860, %r8888;
	xor.b32  	%r8890, %r8871, %r8872;
	xor.b32  	%r8891, %r8890, %r8884;
	add.s32 	%r8892, %r8889, %r8891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8883, 5;
	shr.b32 	%rhs, %r8883, 27;
	add.u32 	%r8893, %lhs, %rhs;
	}
	add.s32 	%r8894, %r8892, %r8893;
	add.s32 	%r8895, %r8894, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8871, 30;
	shr.b32 	%rhs, %r8871, 2;
	add.u32 	%r8896, %lhs, %rhs;
	}
	xor.b32  	%r8897, %r8730, %r8704;
	xor.b32  	%r8898, %r8897, %r8804;
	xor.b32  	%r8899, %r8898, %r8864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8899, 1;
	shr.b32 	%rhs, %r8899, 31;
	add.u32 	%r8900, %lhs, %rhs;
	}
	add.s32 	%r8901, %r8872, %r8900;
	xor.b32  	%r8902, %r8883, %r8884;
	xor.b32  	%r8903, %r8902, %r8896;
	add.s32 	%r8904, %r8901, %r8903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8895, 5;
	shr.b32 	%rhs, %r8895, 27;
	add.u32 	%r8905, %lhs, %rhs;
	}
	add.s32 	%r8906, %r8904, %r8905;
	add.s32 	%r8907, %r8906, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8883, 30;
	shr.b32 	%rhs, %r8883, 2;
	add.u32 	%r8908, %lhs, %rhs;
	}
	xor.b32  	%r8909, %r8743, %r8717;
	xor.b32  	%r8910, %r8909, %r8816;
	xor.b32  	%r8911, %r8910, %r8876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8911, 1;
	shr.b32 	%rhs, %r8911, 31;
	add.u32 	%r8912, %lhs, %rhs;
	}
	add.s32 	%r8913, %r8884, %r8912;
	xor.b32  	%r8914, %r8895, %r8896;
	xor.b32  	%r8915, %r8914, %r8908;
	add.s32 	%r8916, %r8913, %r8915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8907, 5;
	shr.b32 	%rhs, %r8907, 27;
	add.u32 	%r8917, %lhs, %rhs;
	}
	add.s32 	%r8918, %r8916, %r8917;
	add.s32 	%r8919, %r8918, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8895, 30;
	shr.b32 	%rhs, %r8895, 2;
	add.u32 	%r8920, %lhs, %rhs;
	}
	xor.b32  	%r8921, %r8756, %r8730;
	xor.b32  	%r8922, %r8921, %r8828;
	xor.b32  	%r8923, %r8922, %r8888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8923, 1;
	shr.b32 	%rhs, %r8923, 31;
	add.u32 	%r8924, %lhs, %rhs;
	}
	add.s32 	%r8925, %r8896, %r8924;
	xor.b32  	%r8926, %r8907, %r8908;
	xor.b32  	%r8927, %r8926, %r8920;
	add.s32 	%r8928, %r8925, %r8927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8919, 5;
	shr.b32 	%rhs, %r8919, 27;
	add.u32 	%r8929, %lhs, %rhs;
	}
	add.s32 	%r8930, %r8928, %r8929;
	add.s32 	%r8931, %r8930, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8907, 30;
	shr.b32 	%rhs, %r8907, 2;
	add.u32 	%r8932, %lhs, %rhs;
	}
	xor.b32  	%r8933, %r8768, %r8743;
	xor.b32  	%r8934, %r8933, %r8840;
	xor.b32  	%r8935, %r8934, %r8900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8935, 1;
	shr.b32 	%rhs, %r8935, 31;
	add.u32 	%r8936, %lhs, %rhs;
	}
	add.s32 	%r8937, %r8908, %r8936;
	xor.b32  	%r8938, %r8919, %r8920;
	xor.b32  	%r8939, %r8938, %r8932;
	add.s32 	%r8940, %r8937, %r8939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8931, 5;
	shr.b32 	%rhs, %r8931, 27;
	add.u32 	%r8941, %lhs, %rhs;
	}
	add.s32 	%r8942, %r8940, %r8941;
	add.s32 	%r8943, %r8942, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8919, 30;
	shr.b32 	%rhs, %r8919, 2;
	add.u32 	%r8944, %lhs, %rhs;
	}
	xor.b32  	%r8945, %r8780, %r8756;
	xor.b32  	%r8946, %r8945, %r8852;
	xor.b32  	%r8947, %r8946, %r8912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8947, 1;
	shr.b32 	%rhs, %r8947, 31;
	add.u32 	%r8948, %lhs, %rhs;
	}
	add.s32 	%r8949, %r8920, %r8948;
	xor.b32  	%r8950, %r8931, %r8932;
	xor.b32  	%r8951, %r8950, %r8944;
	add.s32 	%r8952, %r8949, %r8951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8943, 5;
	shr.b32 	%rhs, %r8943, 27;
	add.u32 	%r8953, %lhs, %rhs;
	}
	add.s32 	%r8954, %r8952, %r8953;
	add.s32 	%r8955, %r8954, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8931, 30;
	shr.b32 	%rhs, %r8931, 2;
	add.u32 	%r8956, %lhs, %rhs;
	}
	xor.b32  	%r8957, %r8792, %r8768;
	xor.b32  	%r8958, %r8957, %r8864;
	xor.b32  	%r8959, %r8958, %r8924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8959, 1;
	shr.b32 	%rhs, %r8959, 31;
	add.u32 	%r8960, %lhs, %rhs;
	}
	add.s32 	%r8961, %r8932, %r8960;
	xor.b32  	%r8962, %r8943, %r8944;
	xor.b32  	%r8963, %r8962, %r8956;
	add.s32 	%r8964, %r8961, %r8963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8955, 5;
	shr.b32 	%rhs, %r8955, 27;
	add.u32 	%r8965, %lhs, %rhs;
	}
	add.s32 	%r8966, %r8964, %r8965;
	add.s32 	%r8967, %r8966, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8943, 30;
	shr.b32 	%rhs, %r8943, 2;
	add.u32 	%r8968, %lhs, %rhs;
	}
	xor.b32  	%r8969, %r8804, %r8780;
	xor.b32  	%r8970, %r8969, %r8876;
	xor.b32  	%r8971, %r8970, %r8936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8971, 1;
	shr.b32 	%rhs, %r8971, 31;
	add.u32 	%r8972, %lhs, %rhs;
	}
	add.s32 	%r8973, %r8944, %r8972;
	xor.b32  	%r8974, %r8955, %r8956;
	xor.b32  	%r8975, %r8974, %r8968;
	add.s32 	%r8976, %r8973, %r8975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8967, 5;
	shr.b32 	%rhs, %r8967, 27;
	add.u32 	%r8977, %lhs, %rhs;
	}
	add.s32 	%r8978, %r8976, %r8977;
	add.s32 	%r8979, %r8978, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8955, 30;
	shr.b32 	%rhs, %r8955, 2;
	add.u32 	%r8980, %lhs, %rhs;
	}
	xor.b32  	%r8981, %r8816, %r8792;
	xor.b32  	%r8982, %r8981, %r8888;
	xor.b32  	%r8983, %r8982, %r8948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8983, 1;
	shr.b32 	%rhs, %r8983, 31;
	add.u32 	%r8984, %lhs, %rhs;
	}
	add.s32 	%r8985, %r8956, %r8984;
	xor.b32  	%r8986, %r8967, %r8968;
	xor.b32  	%r8987, %r8986, %r8980;
	add.s32 	%r8988, %r8985, %r8987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8979, 5;
	shr.b32 	%rhs, %r8979, 27;
	add.u32 	%r8989, %lhs, %rhs;
	}
	add.s32 	%r8990, %r8988, %r8989;
	add.s32 	%r8991, %r8990, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8967, 30;
	shr.b32 	%rhs, %r8967, 2;
	add.u32 	%r8992, %lhs, %rhs;
	}
	xor.b32  	%r8993, %r8828, %r8804;
	xor.b32  	%r8994, %r8993, %r8900;
	xor.b32  	%r8995, %r8994, %r8960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8995, 1;
	shr.b32 	%rhs, %r8995, 31;
	add.u32 	%r8996, %lhs, %rhs;
	}
	add.s32 	%r8997, %r8968, %r8996;
	xor.b32  	%r8998, %r8979, %r8980;
	xor.b32  	%r8999, %r8992, %r8979;
	and.b32  	%r9000, %r8999, %r8998;
	xor.b32  	%r9001, %r9000, %r8979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8991, 5;
	shr.b32 	%rhs, %r8991, 27;
	add.u32 	%r9002, %lhs, %rhs;
	}
	add.s32 	%r9003, %r8997, %r9002;
	add.s32 	%r9004, %r9003, %r9001;
	add.s32 	%r9005, %r9004, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8979, 30;
	shr.b32 	%rhs, %r8979, 2;
	add.u32 	%r9006, %lhs, %rhs;
	}
	xor.b32  	%r9007, %r8840, %r8816;
	xor.b32  	%r9008, %r9007, %r8912;
	xor.b32  	%r9009, %r9008, %r8972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9009, 1;
	shr.b32 	%rhs, %r9009, 31;
	add.u32 	%r9010, %lhs, %rhs;
	}
	add.s32 	%r9011, %r8980, %r9010;
	xor.b32  	%r9012, %r8991, %r8992;
	xor.b32  	%r9013, %r9006, %r8991;
	and.b32  	%r9014, %r9013, %r9012;
	xor.b32  	%r9015, %r9014, %r8991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9005, 5;
	shr.b32 	%rhs, %r9005, 27;
	add.u32 	%r9016, %lhs, %rhs;
	}
	add.s32 	%r9017, %r9011, %r9016;
	add.s32 	%r9018, %r9017, %r9015;
	add.s32 	%r9019, %r9018, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8991, 30;
	shr.b32 	%rhs, %r8991, 2;
	add.u32 	%r9020, %lhs, %rhs;
	}
	xor.b32  	%r9021, %r8852, %r8828;
	xor.b32  	%r9022, %r9021, %r8924;
	xor.b32  	%r9023, %r9022, %r8984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9023, 1;
	shr.b32 	%rhs, %r9023, 31;
	add.u32 	%r9024, %lhs, %rhs;
	}
	add.s32 	%r9025, %r8992, %r9024;
	xor.b32  	%r9026, %r9005, %r9006;
	xor.b32  	%r9027, %r9020, %r9005;
	and.b32  	%r9028, %r9027, %r9026;
	xor.b32  	%r9029, %r9028, %r9005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9019, 5;
	shr.b32 	%rhs, %r9019, 27;
	add.u32 	%r9030, %lhs, %rhs;
	}
	add.s32 	%r9031, %r9025, %r9030;
	add.s32 	%r9032, %r9031, %r9029;
	add.s32 	%r9033, %r9032, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9005, 30;
	shr.b32 	%rhs, %r9005, 2;
	add.u32 	%r9034, %lhs, %rhs;
	}
	xor.b32  	%r9035, %r8864, %r8840;
	xor.b32  	%r9036, %r9035, %r8936;
	xor.b32  	%r9037, %r9036, %r8996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9037, 1;
	shr.b32 	%rhs, %r9037, 31;
	add.u32 	%r9038, %lhs, %rhs;
	}
	add.s32 	%r9039, %r9006, %r9038;
	xor.b32  	%r9040, %r9019, %r9020;
	xor.b32  	%r9041, %r9034, %r9019;
	and.b32  	%r9042, %r9041, %r9040;
	xor.b32  	%r9043, %r9042, %r9019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9033, 5;
	shr.b32 	%rhs, %r9033, 27;
	add.u32 	%r9044, %lhs, %rhs;
	}
	add.s32 	%r9045, %r9039, %r9044;
	add.s32 	%r9046, %r9045, %r9043;
	add.s32 	%r9047, %r9046, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9019, 30;
	shr.b32 	%rhs, %r9019, 2;
	add.u32 	%r9048, %lhs, %rhs;
	}
	xor.b32  	%r9049, %r8876, %r8852;
	xor.b32  	%r9050, %r9049, %r8948;
	xor.b32  	%r9051, %r9050, %r9010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9051, 1;
	shr.b32 	%rhs, %r9051, 31;
	add.u32 	%r9052, %lhs, %rhs;
	}
	add.s32 	%r9053, %r9020, %r9052;
	xor.b32  	%r9054, %r9033, %r9034;
	xor.b32  	%r9055, %r9048, %r9033;
	and.b32  	%r9056, %r9055, %r9054;
	xor.b32  	%r9057, %r9056, %r9033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9047, 5;
	shr.b32 	%rhs, %r9047, 27;
	add.u32 	%r9058, %lhs, %rhs;
	}
	add.s32 	%r9059, %r9053, %r9058;
	add.s32 	%r9060, %r9059, %r9057;
	add.s32 	%r9061, %r9060, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9033, 30;
	shr.b32 	%rhs, %r9033, 2;
	add.u32 	%r9062, %lhs, %rhs;
	}
	xor.b32  	%r9063, %r8888, %r8864;
	xor.b32  	%r9064, %r9063, %r8960;
	xor.b32  	%r9065, %r9064, %r9024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9065, 1;
	shr.b32 	%rhs, %r9065, 31;
	add.u32 	%r9066, %lhs, %rhs;
	}
	add.s32 	%r9067, %r9034, %r9066;
	xor.b32  	%r9068, %r9047, %r9048;
	xor.b32  	%r9069, %r9062, %r9047;
	and.b32  	%r9070, %r9069, %r9068;
	xor.b32  	%r9071, %r9070, %r9047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9061, 5;
	shr.b32 	%rhs, %r9061, 27;
	add.u32 	%r9072, %lhs, %rhs;
	}
	add.s32 	%r9073, %r9067, %r9072;
	add.s32 	%r9074, %r9073, %r9071;
	add.s32 	%r9075, %r9074, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9047, 30;
	shr.b32 	%rhs, %r9047, 2;
	add.u32 	%r9076, %lhs, %rhs;
	}
	xor.b32  	%r9077, %r8900, %r8876;
	xor.b32  	%r9078, %r9077, %r8972;
	xor.b32  	%r9079, %r9078, %r9038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9079, 1;
	shr.b32 	%rhs, %r9079, 31;
	add.u32 	%r9080, %lhs, %rhs;
	}
	add.s32 	%r9081, %r9048, %r9080;
	xor.b32  	%r9082, %r9061, %r9062;
	xor.b32  	%r9083, %r9076, %r9061;
	and.b32  	%r9084, %r9083, %r9082;
	xor.b32  	%r9085, %r9084, %r9061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9075, 5;
	shr.b32 	%rhs, %r9075, 27;
	add.u32 	%r9086, %lhs, %rhs;
	}
	add.s32 	%r9087, %r9081, %r9086;
	add.s32 	%r9088, %r9087, %r9085;
	add.s32 	%r9089, %r9088, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9061, 30;
	shr.b32 	%rhs, %r9061, 2;
	add.u32 	%r9090, %lhs, %rhs;
	}
	xor.b32  	%r9091, %r8912, %r8888;
	xor.b32  	%r9092, %r9091, %r8984;
	xor.b32  	%r9093, %r9092, %r9052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9093, 1;
	shr.b32 	%rhs, %r9093, 31;
	add.u32 	%r9094, %lhs, %rhs;
	}
	add.s32 	%r9095, %r9062, %r9094;
	xor.b32  	%r9096, %r9075, %r9076;
	xor.b32  	%r9097, %r9090, %r9075;
	and.b32  	%r9098, %r9097, %r9096;
	xor.b32  	%r9099, %r9098, %r9075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9089, 5;
	shr.b32 	%rhs, %r9089, 27;
	add.u32 	%r9100, %lhs, %rhs;
	}
	add.s32 	%r9101, %r9095, %r9100;
	add.s32 	%r9102, %r9101, %r9099;
	add.s32 	%r9103, %r9102, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9075, 30;
	shr.b32 	%rhs, %r9075, 2;
	add.u32 	%r9104, %lhs, %rhs;
	}
	xor.b32  	%r9105, %r8924, %r8900;
	xor.b32  	%r9106, %r9105, %r8996;
	xor.b32  	%r9107, %r9106, %r9066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9107, 1;
	shr.b32 	%rhs, %r9107, 31;
	add.u32 	%r9108, %lhs, %rhs;
	}
	add.s32 	%r9109, %r9076, %r9108;
	xor.b32  	%r9110, %r9089, %r9090;
	xor.b32  	%r9111, %r9104, %r9089;
	and.b32  	%r9112, %r9111, %r9110;
	xor.b32  	%r9113, %r9112, %r9089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9103, 5;
	shr.b32 	%rhs, %r9103, 27;
	add.u32 	%r9114, %lhs, %rhs;
	}
	add.s32 	%r9115, %r9109, %r9114;
	add.s32 	%r9116, %r9115, %r9113;
	add.s32 	%r9117, %r9116, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9089, 30;
	shr.b32 	%rhs, %r9089, 2;
	add.u32 	%r9118, %lhs, %rhs;
	}
	xor.b32  	%r9119, %r8936, %r8912;
	xor.b32  	%r9120, %r9119, %r9010;
	xor.b32  	%r9121, %r9120, %r9080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9121, 1;
	shr.b32 	%rhs, %r9121, 31;
	add.u32 	%r9122, %lhs, %rhs;
	}
	add.s32 	%r9123, %r9090, %r9122;
	xor.b32  	%r9124, %r9103, %r9104;
	xor.b32  	%r9125, %r9118, %r9103;
	and.b32  	%r9126, %r9125, %r9124;
	xor.b32  	%r9127, %r9126, %r9103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9117, 5;
	shr.b32 	%rhs, %r9117, 27;
	add.u32 	%r9128, %lhs, %rhs;
	}
	add.s32 	%r9129, %r9123, %r9128;
	add.s32 	%r9130, %r9129, %r9127;
	add.s32 	%r9131, %r9130, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9103, 30;
	shr.b32 	%rhs, %r9103, 2;
	add.u32 	%r9132, %lhs, %rhs;
	}
	xor.b32  	%r9133, %r8948, %r8924;
	xor.b32  	%r9134, %r9133, %r9024;
	xor.b32  	%r9135, %r9134, %r9094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9135, 1;
	shr.b32 	%rhs, %r9135, 31;
	add.u32 	%r9136, %lhs, %rhs;
	}
	add.s32 	%r9137, %r9104, %r9136;
	xor.b32  	%r9138, %r9117, %r9118;
	xor.b32  	%r9139, %r9132, %r9117;
	and.b32  	%r9140, %r9139, %r9138;
	xor.b32  	%r9141, %r9140, %r9117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9131, 5;
	shr.b32 	%rhs, %r9131, 27;
	add.u32 	%r9142, %lhs, %rhs;
	}
	add.s32 	%r9143, %r9137, %r9142;
	add.s32 	%r9144, %r9143, %r9141;
	add.s32 	%r9145, %r9144, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9117, 30;
	shr.b32 	%rhs, %r9117, 2;
	add.u32 	%r9146, %lhs, %rhs;
	}
	xor.b32  	%r9147, %r8960, %r8936;
	xor.b32  	%r9148, %r9147, %r9038;
	xor.b32  	%r9149, %r9148, %r9108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9149, 1;
	shr.b32 	%rhs, %r9149, 31;
	add.u32 	%r9150, %lhs, %rhs;
	}
	add.s32 	%r9151, %r9118, %r9150;
	xor.b32  	%r9152, %r9131, %r9132;
	xor.b32  	%r9153, %r9146, %r9131;
	and.b32  	%r9154, %r9153, %r9152;
	xor.b32  	%r9155, %r9154, %r9131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9145, 5;
	shr.b32 	%rhs, %r9145, 27;
	add.u32 	%r9156, %lhs, %rhs;
	}
	add.s32 	%r9157, %r9151, %r9156;
	add.s32 	%r9158, %r9157, %r9155;
	add.s32 	%r9159, %r9158, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9131, 30;
	shr.b32 	%rhs, %r9131, 2;
	add.u32 	%r9160, %lhs, %rhs;
	}
	xor.b32  	%r9161, %r8972, %r8948;
	xor.b32  	%r9162, %r9161, %r9052;
	xor.b32  	%r9163, %r9162, %r9122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9163, 1;
	shr.b32 	%rhs, %r9163, 31;
	add.u32 	%r9164, %lhs, %rhs;
	}
	add.s32 	%r9165, %r9132, %r9164;
	xor.b32  	%r9166, %r9145, %r9146;
	xor.b32  	%r9167, %r9160, %r9145;
	and.b32  	%r9168, %r9167, %r9166;
	xor.b32  	%r9169, %r9168, %r9145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9159, 5;
	shr.b32 	%rhs, %r9159, 27;
	add.u32 	%r9170, %lhs, %rhs;
	}
	add.s32 	%r9171, %r9165, %r9170;
	add.s32 	%r9172, %r9171, %r9169;
	add.s32 	%r9173, %r9172, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9145, 30;
	shr.b32 	%rhs, %r9145, 2;
	add.u32 	%r9174, %lhs, %rhs;
	}
	xor.b32  	%r9175, %r8984, %r8960;
	xor.b32  	%r9176, %r9175, %r9066;
	xor.b32  	%r9177, %r9176, %r9136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9177, 1;
	shr.b32 	%rhs, %r9177, 31;
	add.u32 	%r9178, %lhs, %rhs;
	}
	add.s32 	%r9179, %r9146, %r9178;
	xor.b32  	%r9180, %r9159, %r9160;
	xor.b32  	%r9181, %r9174, %r9159;
	and.b32  	%r9182, %r9181, %r9180;
	xor.b32  	%r9183, %r9182, %r9159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9173, 5;
	shr.b32 	%rhs, %r9173, 27;
	add.u32 	%r9184, %lhs, %rhs;
	}
	add.s32 	%r9185, %r9179, %r9184;
	add.s32 	%r9186, %r9185, %r9183;
	add.s32 	%r9187, %r9186, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9159, 30;
	shr.b32 	%rhs, %r9159, 2;
	add.u32 	%r9188, %lhs, %rhs;
	}
	xor.b32  	%r9189, %r8996, %r8972;
	xor.b32  	%r9190, %r9189, %r9080;
	xor.b32  	%r9191, %r9190, %r9150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9191, 1;
	shr.b32 	%rhs, %r9191, 31;
	add.u32 	%r9192, %lhs, %rhs;
	}
	add.s32 	%r9193, %r9160, %r9192;
	xor.b32  	%r9194, %r9173, %r9174;
	xor.b32  	%r9195, %r9188, %r9173;
	and.b32  	%r9196, %r9195, %r9194;
	xor.b32  	%r9197, %r9196, %r9173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9187, 5;
	shr.b32 	%rhs, %r9187, 27;
	add.u32 	%r9198, %lhs, %rhs;
	}
	add.s32 	%r9199, %r9193, %r9198;
	add.s32 	%r9200, %r9199, %r9197;
	add.s32 	%r9201, %r9200, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9173, 30;
	shr.b32 	%rhs, %r9173, 2;
	add.u32 	%r9202, %lhs, %rhs;
	}
	xor.b32  	%r9203, %r9010, %r8984;
	xor.b32  	%r9204, %r9203, %r9094;
	xor.b32  	%r9205, %r9204, %r9164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9205, 1;
	shr.b32 	%rhs, %r9205, 31;
	add.u32 	%r9206, %lhs, %rhs;
	}
	add.s32 	%r9207, %r9174, %r9206;
	xor.b32  	%r9208, %r9187, %r9188;
	xor.b32  	%r9209, %r9202, %r9187;
	and.b32  	%r9210, %r9209, %r9208;
	xor.b32  	%r9211, %r9210, %r9187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9201, 5;
	shr.b32 	%rhs, %r9201, 27;
	add.u32 	%r9212, %lhs, %rhs;
	}
	add.s32 	%r9213, %r9207, %r9212;
	add.s32 	%r9214, %r9213, %r9211;
	add.s32 	%r9215, %r9214, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9187, 30;
	shr.b32 	%rhs, %r9187, 2;
	add.u32 	%r9216, %lhs, %rhs;
	}
	xor.b32  	%r9217, %r9024, %r8996;
	xor.b32  	%r9218, %r9217, %r9108;
	xor.b32  	%r9219, %r9218, %r9178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9219, 1;
	shr.b32 	%rhs, %r9219, 31;
	add.u32 	%r9220, %lhs, %rhs;
	}
	add.s32 	%r9221, %r9188, %r9220;
	xor.b32  	%r9222, %r9201, %r9202;
	xor.b32  	%r9223, %r9216, %r9201;
	and.b32  	%r9224, %r9223, %r9222;
	xor.b32  	%r9225, %r9224, %r9201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9215, 5;
	shr.b32 	%rhs, %r9215, 27;
	add.u32 	%r9226, %lhs, %rhs;
	}
	add.s32 	%r9227, %r9221, %r9226;
	add.s32 	%r9228, %r9227, %r9225;
	add.s32 	%r9229, %r9228, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9201, 30;
	shr.b32 	%rhs, %r9201, 2;
	add.u32 	%r9230, %lhs, %rhs;
	}
	xor.b32  	%r9231, %r9038, %r9010;
	xor.b32  	%r9232, %r9231, %r9122;
	xor.b32  	%r9233, %r9232, %r9192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9233, 1;
	shr.b32 	%rhs, %r9233, 31;
	add.u32 	%r9234, %lhs, %rhs;
	}
	add.s32 	%r9235, %r9202, %r9234;
	xor.b32  	%r9236, %r9215, %r9216;
	xor.b32  	%r9237, %r9230, %r9215;
	and.b32  	%r9238, %r9237, %r9236;
	xor.b32  	%r9239, %r9238, %r9215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9229, 5;
	shr.b32 	%rhs, %r9229, 27;
	add.u32 	%r9240, %lhs, %rhs;
	}
	add.s32 	%r9241, %r9235, %r9240;
	add.s32 	%r9242, %r9241, %r9239;
	add.s32 	%r9243, %r9242, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9215, 30;
	shr.b32 	%rhs, %r9215, 2;
	add.u32 	%r9244, %lhs, %rhs;
	}
	xor.b32  	%r9245, %r9052, %r9024;
	xor.b32  	%r9246, %r9245, %r9136;
	xor.b32  	%r9247, %r9246, %r9206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9247, 1;
	shr.b32 	%rhs, %r9247, 31;
	add.u32 	%r9248, %lhs, %rhs;
	}
	add.s32 	%r9249, %r9216, %r9248;
	xor.b32  	%r9250, %r9229, %r9230;
	xor.b32  	%r9251, %r9244, %r9229;
	and.b32  	%r9252, %r9251, %r9250;
	xor.b32  	%r9253, %r9252, %r9229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9243, 5;
	shr.b32 	%rhs, %r9243, 27;
	add.u32 	%r9254, %lhs, %rhs;
	}
	add.s32 	%r9255, %r9249, %r9254;
	add.s32 	%r9256, %r9255, %r9253;
	add.s32 	%r9257, %r9256, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9229, 30;
	shr.b32 	%rhs, %r9229, 2;
	add.u32 	%r9258, %lhs, %rhs;
	}
	xor.b32  	%r9259, %r9066, %r9038;
	xor.b32  	%r9260, %r9259, %r9150;
	xor.b32  	%r9261, %r9260, %r9220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9261, 1;
	shr.b32 	%rhs, %r9261, 31;
	add.u32 	%r9262, %lhs, %rhs;
	}
	add.s32 	%r9263, %r9230, %r9262;
	xor.b32  	%r9264, %r9243, %r9244;
	xor.b32  	%r9265, %r9258, %r9243;
	and.b32  	%r9266, %r9265, %r9264;
	xor.b32  	%r9267, %r9266, %r9243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9257, 5;
	shr.b32 	%rhs, %r9257, 27;
	add.u32 	%r9268, %lhs, %rhs;
	}
	add.s32 	%r9269, %r9263, %r9268;
	add.s32 	%r9270, %r9269, %r9267;
	add.s32 	%r9271, %r9270, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9243, 30;
	shr.b32 	%rhs, %r9243, 2;
	add.u32 	%r9272, %lhs, %rhs;
	}
	xor.b32  	%r9273, %r9080, %r9052;
	xor.b32  	%r9274, %r9273, %r9164;
	xor.b32  	%r9275, %r9274, %r9234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9275, 1;
	shr.b32 	%rhs, %r9275, 31;
	add.u32 	%r9276, %lhs, %rhs;
	}
	add.s32 	%r9277, %r9244, %r9276;
	xor.b32  	%r9278, %r9257, %r9258;
	xor.b32  	%r9279, %r9278, %r9272;
	add.s32 	%r9280, %r9277, %r9279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9271, 5;
	shr.b32 	%rhs, %r9271, 27;
	add.u32 	%r9281, %lhs, %rhs;
	}
	add.s32 	%r9282, %r9280, %r9281;
	add.s32 	%r9283, %r9282, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9257, 30;
	shr.b32 	%rhs, %r9257, 2;
	add.u32 	%r9284, %lhs, %rhs;
	}
	xor.b32  	%r9285, %r9094, %r9066;
	xor.b32  	%r9286, %r9285, %r9178;
	xor.b32  	%r9287, %r9286, %r9248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9287, 1;
	shr.b32 	%rhs, %r9287, 31;
	add.u32 	%r9288, %lhs, %rhs;
	}
	add.s32 	%r9289, %r9258, %r9288;
	xor.b32  	%r9290, %r9271, %r9272;
	xor.b32  	%r9291, %r9290, %r9284;
	add.s32 	%r9292, %r9289, %r9291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9283, 5;
	shr.b32 	%rhs, %r9283, 27;
	add.u32 	%r9293, %lhs, %rhs;
	}
	add.s32 	%r9294, %r9292, %r9293;
	add.s32 	%r9295, %r9294, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9271, 30;
	shr.b32 	%rhs, %r9271, 2;
	add.u32 	%r9296, %lhs, %rhs;
	}
	xor.b32  	%r9297, %r9108, %r9080;
	xor.b32  	%r9298, %r9297, %r9192;
	xor.b32  	%r9299, %r9298, %r9262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9299, 1;
	shr.b32 	%rhs, %r9299, 31;
	add.u32 	%r9300, %lhs, %rhs;
	}
	add.s32 	%r9301, %r9272, %r9300;
	xor.b32  	%r9302, %r9283, %r9284;
	xor.b32  	%r9303, %r9302, %r9296;
	add.s32 	%r9304, %r9301, %r9303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9295, 5;
	shr.b32 	%rhs, %r9295, 27;
	add.u32 	%r9305, %lhs, %rhs;
	}
	add.s32 	%r9306, %r9304, %r9305;
	add.s32 	%r9307, %r9306, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9283, 30;
	shr.b32 	%rhs, %r9283, 2;
	add.u32 	%r9308, %lhs, %rhs;
	}
	xor.b32  	%r9309, %r9122, %r9094;
	xor.b32  	%r9310, %r9309, %r9206;
	xor.b32  	%r9311, %r9310, %r9276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9311, 1;
	shr.b32 	%rhs, %r9311, 31;
	add.u32 	%r9312, %lhs, %rhs;
	}
	add.s32 	%r9313, %r9284, %r9312;
	xor.b32  	%r9314, %r9295, %r9296;
	xor.b32  	%r9315, %r9314, %r9308;
	add.s32 	%r9316, %r9313, %r9315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9307, 5;
	shr.b32 	%rhs, %r9307, 27;
	add.u32 	%r9317, %lhs, %rhs;
	}
	add.s32 	%r9318, %r9316, %r9317;
	add.s32 	%r9319, %r9318, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9295, 30;
	shr.b32 	%rhs, %r9295, 2;
	add.u32 	%r9320, %lhs, %rhs;
	}
	xor.b32  	%r9321, %r9136, %r9108;
	xor.b32  	%r9322, %r9321, %r9220;
	xor.b32  	%r9323, %r9322, %r9288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9323, 1;
	shr.b32 	%rhs, %r9323, 31;
	add.u32 	%r9324, %lhs, %rhs;
	}
	add.s32 	%r9325, %r9296, %r9324;
	xor.b32  	%r9326, %r9307, %r9308;
	xor.b32  	%r9327, %r9326, %r9320;
	add.s32 	%r9328, %r9325, %r9327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9319, 5;
	shr.b32 	%rhs, %r9319, 27;
	add.u32 	%r9329, %lhs, %rhs;
	}
	add.s32 	%r9330, %r9328, %r9329;
	add.s32 	%r9331, %r9330, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9307, 30;
	shr.b32 	%rhs, %r9307, 2;
	add.u32 	%r9332, %lhs, %rhs;
	}
	xor.b32  	%r9333, %r9150, %r9122;
	xor.b32  	%r9334, %r9333, %r9234;
	xor.b32  	%r9335, %r9334, %r9300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9335, 1;
	shr.b32 	%rhs, %r9335, 31;
	add.u32 	%r9336, %lhs, %rhs;
	}
	add.s32 	%r9337, %r9308, %r9336;
	xor.b32  	%r9338, %r9319, %r9320;
	xor.b32  	%r9339, %r9338, %r9332;
	add.s32 	%r9340, %r9337, %r9339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9331, 5;
	shr.b32 	%rhs, %r9331, 27;
	add.u32 	%r9341, %lhs, %rhs;
	}
	add.s32 	%r9342, %r9340, %r9341;
	add.s32 	%r9343, %r9342, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9319, 30;
	shr.b32 	%rhs, %r9319, 2;
	add.u32 	%r9344, %lhs, %rhs;
	}
	xor.b32  	%r9345, %r9164, %r9136;
	xor.b32  	%r9346, %r9345, %r9248;
	xor.b32  	%r9347, %r9346, %r9312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9347, 1;
	shr.b32 	%rhs, %r9347, 31;
	add.u32 	%r9348, %lhs, %rhs;
	}
	add.s32 	%r9349, %r9320, %r9348;
	xor.b32  	%r9350, %r9331, %r9332;
	xor.b32  	%r9351, %r9350, %r9344;
	add.s32 	%r9352, %r9349, %r9351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9343, 5;
	shr.b32 	%rhs, %r9343, 27;
	add.u32 	%r9353, %lhs, %rhs;
	}
	add.s32 	%r9354, %r9352, %r9353;
	add.s32 	%r9355, %r9354, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9331, 30;
	shr.b32 	%rhs, %r9331, 2;
	add.u32 	%r9356, %lhs, %rhs;
	}
	xor.b32  	%r9357, %r9178, %r9150;
	xor.b32  	%r9358, %r9357, %r9262;
	xor.b32  	%r9359, %r9358, %r9324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9359, 1;
	shr.b32 	%rhs, %r9359, 31;
	add.u32 	%r9360, %lhs, %rhs;
	}
	add.s32 	%r9361, %r9332, %r9360;
	xor.b32  	%r9362, %r9343, %r9344;
	xor.b32  	%r9363, %r9362, %r9356;
	add.s32 	%r9364, %r9361, %r9363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9355, 5;
	shr.b32 	%rhs, %r9355, 27;
	add.u32 	%r9365, %lhs, %rhs;
	}
	add.s32 	%r9366, %r9364, %r9365;
	add.s32 	%r9367, %r9366, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9343, 30;
	shr.b32 	%rhs, %r9343, 2;
	add.u32 	%r9368, %lhs, %rhs;
	}
	xor.b32  	%r9369, %r9192, %r9164;
	xor.b32  	%r9370, %r9369, %r9276;
	xor.b32  	%r9371, %r9370, %r9336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9371, 1;
	shr.b32 	%rhs, %r9371, 31;
	add.u32 	%r9372, %lhs, %rhs;
	}
	add.s32 	%r9373, %r9344, %r9372;
	xor.b32  	%r9374, %r9355, %r9356;
	xor.b32  	%r9375, %r9374, %r9368;
	add.s32 	%r9376, %r9373, %r9375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9367, 5;
	shr.b32 	%rhs, %r9367, 27;
	add.u32 	%r9377, %lhs, %rhs;
	}
	add.s32 	%r9378, %r9376, %r9377;
	add.s32 	%r9379, %r9378, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9355, 30;
	shr.b32 	%rhs, %r9355, 2;
	add.u32 	%r9380, %lhs, %rhs;
	}
	xor.b32  	%r9381, %r9206, %r9178;
	xor.b32  	%r9382, %r9381, %r9288;
	xor.b32  	%r9383, %r9382, %r9348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9383, 1;
	shr.b32 	%rhs, %r9383, 31;
	add.u32 	%r9384, %lhs, %rhs;
	}
	add.s32 	%r9385, %r9356, %r9384;
	xor.b32  	%r9386, %r9367, %r9368;
	xor.b32  	%r9387, %r9386, %r9380;
	add.s32 	%r9388, %r9385, %r9387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9379, 5;
	shr.b32 	%rhs, %r9379, 27;
	add.u32 	%r9389, %lhs, %rhs;
	}
	add.s32 	%r9390, %r9388, %r9389;
	add.s32 	%r9391, %r9390, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9367, 30;
	shr.b32 	%rhs, %r9367, 2;
	add.u32 	%r9392, %lhs, %rhs;
	}
	xor.b32  	%r9393, %r9220, %r9192;
	xor.b32  	%r9394, %r9393, %r9300;
	xor.b32  	%r9395, %r9394, %r9360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9395, 1;
	shr.b32 	%rhs, %r9395, 31;
	add.u32 	%r9396, %lhs, %rhs;
	}
	add.s32 	%r9397, %r9368, %r9396;
	xor.b32  	%r9398, %r9379, %r9380;
	xor.b32  	%r9399, %r9398, %r9392;
	add.s32 	%r9400, %r9397, %r9399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9391, 5;
	shr.b32 	%rhs, %r9391, 27;
	add.u32 	%r9401, %lhs, %rhs;
	}
	add.s32 	%r9402, %r9400, %r9401;
	add.s32 	%r9403, %r9402, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9379, 30;
	shr.b32 	%rhs, %r9379, 2;
	add.u32 	%r9404, %lhs, %rhs;
	}
	xor.b32  	%r9405, %r9234, %r9206;
	xor.b32  	%r9406, %r9405, %r9312;
	xor.b32  	%r9407, %r9406, %r9372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9407, 1;
	shr.b32 	%rhs, %r9407, 31;
	add.u32 	%r9408, %lhs, %rhs;
	}
	add.s32 	%r9409, %r9380, %r9408;
	xor.b32  	%r9410, %r9391, %r9392;
	xor.b32  	%r9411, %r9410, %r9404;
	add.s32 	%r9412, %r9409, %r9411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9403, 5;
	shr.b32 	%rhs, %r9403, 27;
	add.u32 	%r9413, %lhs, %rhs;
	}
	add.s32 	%r9414, %r9412, %r9413;
	add.s32 	%r9415, %r9414, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9391, 30;
	shr.b32 	%rhs, %r9391, 2;
	add.u32 	%r9416, %lhs, %rhs;
	}
	xor.b32  	%r9417, %r9248, %r9220;
	xor.b32  	%r9418, %r9417, %r9324;
	xor.b32  	%r9419, %r9418, %r9384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9419, 1;
	shr.b32 	%rhs, %r9419, 31;
	add.u32 	%r9420, %lhs, %rhs;
	}
	add.s32 	%r9421, %r9392, %r9420;
	xor.b32  	%r9422, %r9403, %r9404;
	xor.b32  	%r9423, %r9422, %r9416;
	add.s32 	%r9424, %r9421, %r9423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9415, 5;
	shr.b32 	%rhs, %r9415, 27;
	add.u32 	%r9425, %lhs, %rhs;
	}
	add.s32 	%r9426, %r9424, %r9425;
	add.s32 	%r9427, %r9426, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9403, 30;
	shr.b32 	%rhs, %r9403, 2;
	add.u32 	%r9428, %lhs, %rhs;
	}
	xor.b32  	%r9429, %r9262, %r9234;
	xor.b32  	%r9430, %r9429, %r9336;
	xor.b32  	%r9431, %r9430, %r9396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9431, 1;
	shr.b32 	%rhs, %r9431, 31;
	add.u32 	%r9432, %lhs, %rhs;
	}
	add.s32 	%r9433, %r9404, %r9432;
	xor.b32  	%r9434, %r9415, %r9416;
	xor.b32  	%r9435, %r9434, %r9428;
	add.s32 	%r9436, %r9433, %r9435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9427, 5;
	shr.b32 	%rhs, %r9427, 27;
	add.u32 	%r9437, %lhs, %rhs;
	}
	add.s32 	%r9438, %r9436, %r9437;
	add.s32 	%r9439, %r9438, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9415, 30;
	shr.b32 	%rhs, %r9415, 2;
	add.u32 	%r9440, %lhs, %rhs;
	}
	xor.b32  	%r9441, %r9276, %r9248;
	xor.b32  	%r9442, %r9441, %r9348;
	xor.b32  	%r9443, %r9442, %r9408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9443, 1;
	shr.b32 	%rhs, %r9443, 31;
	add.u32 	%r9444, %lhs, %rhs;
	}
	add.s32 	%r9445, %r9416, %r9444;
	xor.b32  	%r9446, %r9427, %r9428;
	xor.b32  	%r9447, %r9446, %r9440;
	add.s32 	%r9448, %r9445, %r9447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9439, 5;
	shr.b32 	%rhs, %r9439, 27;
	add.u32 	%r9449, %lhs, %rhs;
	}
	add.s32 	%r9450, %r9448, %r9449;
	add.s32 	%r9451, %r9450, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9427, 30;
	shr.b32 	%rhs, %r9427, 2;
	add.u32 	%r9452, %lhs, %rhs;
	}
	xor.b32  	%r9453, %r9288, %r9262;
	xor.b32  	%r9454, %r9453, %r9360;
	xor.b32  	%r9455, %r9454, %r9420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9455, 1;
	shr.b32 	%rhs, %r9455, 31;
	add.u32 	%r9456, %lhs, %rhs;
	}
	add.s32 	%r9457, %r9428, %r9456;
	xor.b32  	%r9458, %r9439, %r9440;
	xor.b32  	%r9459, %r9458, %r9452;
	add.s32 	%r9460, %r9457, %r9459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9451, 5;
	shr.b32 	%rhs, %r9451, 27;
	add.u32 	%r9461, %lhs, %rhs;
	}
	add.s32 	%r9462, %r9460, %r9461;
	add.s32 	%r9463, %r9462, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9439, 30;
	shr.b32 	%rhs, %r9439, 2;
	add.u32 	%r9464, %lhs, %rhs;
	}
	xor.b32  	%r9465, %r9300, %r9276;
	xor.b32  	%r9466, %r9465, %r9372;
	xor.b32  	%r9467, %r9466, %r9432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9467, 1;
	shr.b32 	%rhs, %r9467, 31;
	add.u32 	%r9468, %lhs, %rhs;
	}
	add.s32 	%r9469, %r9440, %r9468;
	xor.b32  	%r9470, %r9451, %r9452;
	xor.b32  	%r9471, %r9470, %r9464;
	add.s32 	%r9472, %r9469, %r9471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9463, 5;
	shr.b32 	%rhs, %r9463, 27;
	add.u32 	%r9473, %lhs, %rhs;
	}
	add.s32 	%r9474, %r9472, %r9473;
	add.s32 	%r9475, %r9474, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9451, 30;
	shr.b32 	%rhs, %r9451, 2;
	add.u32 	%r9476, %lhs, %rhs;
	}
	xor.b32  	%r9477, %r9312, %r9288;
	xor.b32  	%r9478, %r9477, %r9384;
	xor.b32  	%r9479, %r9478, %r9444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9479, 1;
	shr.b32 	%rhs, %r9479, 31;
	add.u32 	%r9480, %lhs, %rhs;
	}
	add.s32 	%r9481, %r9452, %r9480;
	xor.b32  	%r9482, %r9463, %r9464;
	xor.b32  	%r9483, %r9482, %r9476;
	add.s32 	%r9484, %r9481, %r9483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9475, 5;
	shr.b32 	%rhs, %r9475, 27;
	add.u32 	%r9485, %lhs, %rhs;
	}
	add.s32 	%r9486, %r9484, %r9485;
	add.s32 	%r9487, %r9486, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9463, 30;
	shr.b32 	%rhs, %r9463, 2;
	add.u32 	%r9488, %lhs, %rhs;
	}
	xor.b32  	%r9489, %r9324, %r9300;
	xor.b32  	%r9490, %r9489, %r9396;
	xor.b32  	%r9491, %r9490, %r9456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9491, 1;
	shr.b32 	%rhs, %r9491, 31;
	add.u32 	%r9492, %lhs, %rhs;
	}
	add.s32 	%r9493, %r9464, %r9492;
	xor.b32  	%r9494, %r9475, %r9476;
	xor.b32  	%r9495, %r9494, %r9488;
	add.s32 	%r9496, %r9493, %r9495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9487, 5;
	shr.b32 	%rhs, %r9487, 27;
	add.u32 	%r9497, %lhs, %rhs;
	}
	add.s32 	%r9498, %r9496, %r9497;
	add.s32 	%r9499, %r9498, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9475, 30;
	shr.b32 	%rhs, %r9475, 2;
	add.u32 	%r9500, %lhs, %rhs;
	}
	xor.b32  	%r9501, %r9336, %r9312;
	xor.b32  	%r9502, %r9501, %r9408;
	xor.b32  	%r9503, %r9502, %r9468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9503, 1;
	shr.b32 	%rhs, %r9503, 31;
	add.u32 	%r9504, %lhs, %rhs;
	}
	xor.b32  	%r9505, %r9487, %r9488;
	xor.b32  	%r9506, %r9505, %r9500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9499, 5;
	shr.b32 	%rhs, %r9499, 27;
	add.u32 	%r9507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9487, 30;
	shr.b32 	%rhs, %r9487, 2;
	add.u32 	%r9508, %lhs, %rhs;
	}
	add.s32 	%r9509, %r9476, %r9504;
	add.s32 	%r9510, %r9509, %r9506;
	add.s32 	%r9511, %r9510, %r9507;
	add.s32 	%r9512, %r9511, 833086679;
	add.s32 	%r9513, %r9498, -1171231393;
	add.s32 	%r9514, %r9508, -1732584194;
	add.s32 	%r9515, %r9500, 271733878;
	// inline asm
	prmt.b32 %r4632, %r4768, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4634, %r4769, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4636, %r4770, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4638, %r4771, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4640, %r4772, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4642, %r4773, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4644, %r4774, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4646, %r4775, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4648, %r4776, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4650, %r4777, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4652, %r4778, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4654, %r4779, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4656, %r4780, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4658, %r4781, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4660, %r4782, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4662, %r4783, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4668, %r4662, %r4660, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4672, %r4660, %r4658, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4676, %r4658, %r4656, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4680, %r4656, %r4654, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4684, %r4654, %r4652, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4688, %r4652, %r4650, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4692, %r4650, %r4648, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4696, %r4648, %r4646, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4700, %r4646, %r4644, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4704, %r4644, %r4642, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4708, %r4642, %r4640, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4712, %r4640, %r4638, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4716, %r4638, %r4636, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4720, %r4636, %r4634, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4724, %r4634, %r4632, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4728, %r4632, %r4758, %r4759;
	// inline asm
	or.b32  	%r9516, %r4728, %r4496;
	xor.b32  	%r9517, %r9514, %r9515;
	and.b32  	%r9518, %r9517, %r9513;
	xor.b32  	%r9519, %r9518, %r9515;
	add.s32 	%r9520, %r9488, %r9519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9512, 5;
	shr.b32 	%rhs, %r9512, 27;
	add.u32 	%r9521, %lhs, %rhs;
	}
	add.s32 	%r9522, %r9520, %r9516;
	add.s32 	%r9523, %r9522, %r9521;
	add.s32 	%r9524, %r9523, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9513, 30;
	shr.b32 	%rhs, %r9513, 2;
	add.u32 	%r9525, %lhs, %rhs;
	}
	add.s32 	%r9526, %r9500, %r4724;
	xor.b32  	%r9527, %r9525, %r9514;
	and.b32  	%r9528, %r9527, %r9512;
	xor.b32  	%r9529, %r9528, %r9514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9524, 5;
	shr.b32 	%rhs, %r9524, 27;
	add.u32 	%r9530, %lhs, %rhs;
	}
	add.s32 	%r9531, %r9526, %r9530;
	add.s32 	%r9532, %r9531, %r9529;
	add.s32 	%r9533, %r9532, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9512, 30;
	shr.b32 	%rhs, %r9512, 2;
	add.u32 	%r9534, %lhs, %rhs;
	}
	add.s32 	%r9535, %r9508, %r4720;
	xor.b32  	%r9536, %r9534, %r9525;
	and.b32  	%r9537, %r9536, %r9524;
	xor.b32  	%r9538, %r9537, %r9525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9533, 5;
	shr.b32 	%rhs, %r9533, 27;
	add.u32 	%r9539, %lhs, %rhs;
	}
	add.s32 	%r9540, %r9535, %r9539;
	add.s32 	%r9541, %r9540, %r9538;
	add.s32 	%r9542, %r9541, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9524, 30;
	shr.b32 	%rhs, %r9524, 2;
	add.u32 	%r9543, %lhs, %rhs;
	}
	xor.b32  	%r9544, %r9543, %r9534;
	and.b32  	%r9545, %r9544, %r9533;
	xor.b32  	%r9546, %r9545, %r9534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9542, 5;
	shr.b32 	%rhs, %r9542, 27;
	add.u32 	%r9547, %lhs, %rhs;
	}
	add.s32 	%r9548, %r4716, %r9525;
	add.s32 	%r9549, %r9548, %r9547;
	add.s32 	%r9550, %r9549, %r9546;
	add.s32 	%r9551, %r9550, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9533, 30;
	shr.b32 	%rhs, %r9533, 2;
	add.u32 	%r9552, %lhs, %rhs;
	}
	xor.b32  	%r9553, %r9552, %r9543;
	and.b32  	%r9554, %r9553, %r9542;
	xor.b32  	%r9555, %r9554, %r9543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9551, 5;
	shr.b32 	%rhs, %r9551, 27;
	add.u32 	%r9556, %lhs, %rhs;
	}
	add.s32 	%r9557, %r4712, %r9534;
	add.s32 	%r9558, %r9557, %r9556;
	add.s32 	%r9559, %r9558, %r9555;
	add.s32 	%r9560, %r9559, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9542, 30;
	shr.b32 	%rhs, %r9542, 2;
	add.u32 	%r9561, %lhs, %rhs;
	}
	xor.b32  	%r9562, %r9561, %r9552;
	and.b32  	%r9563, %r9562, %r9551;
	xor.b32  	%r9564, %r9563, %r9552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9560, 5;
	shr.b32 	%rhs, %r9560, 27;
	add.u32 	%r9565, %lhs, %rhs;
	}
	add.s32 	%r9566, %r4708, %r9543;
	add.s32 	%r9567, %r9566, %r9565;
	add.s32 	%r9568, %r9567, %r9564;
	add.s32 	%r9569, %r9568, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9551, 30;
	shr.b32 	%rhs, %r9551, 2;
	add.u32 	%r9570, %lhs, %rhs;
	}
	xor.b32  	%r9571, %r9570, %r9561;
	and.b32  	%r9572, %r9571, %r9560;
	xor.b32  	%r9573, %r9572, %r9561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9569, 5;
	shr.b32 	%rhs, %r9569, 27;
	add.u32 	%r9574, %lhs, %rhs;
	}
	add.s32 	%r9575, %r4704, %r9552;
	add.s32 	%r9576, %r9575, %r9574;
	add.s32 	%r9577, %r9576, %r9573;
	add.s32 	%r9578, %r9577, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9560, 30;
	shr.b32 	%rhs, %r9560, 2;
	add.u32 	%r9579, %lhs, %rhs;
	}
	xor.b32  	%r9580, %r9579, %r9570;
	and.b32  	%r9581, %r9580, %r9569;
	xor.b32  	%r9582, %r9581, %r9570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9578, 5;
	shr.b32 	%rhs, %r9578, 27;
	add.u32 	%r9583, %lhs, %rhs;
	}
	add.s32 	%r9584, %r4700, %r9561;
	add.s32 	%r9585, %r9584, %r9583;
	add.s32 	%r9586, %r9585, %r9582;
	add.s32 	%r9587, %r9586, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9569, 30;
	shr.b32 	%rhs, %r9569, 2;
	add.u32 	%r9588, %lhs, %rhs;
	}
	xor.b32  	%r9589, %r9588, %r9579;
	and.b32  	%r9590, %r9589, %r9578;
	xor.b32  	%r9591, %r9590, %r9579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9587, 5;
	shr.b32 	%rhs, %r9587, 27;
	add.u32 	%r9592, %lhs, %rhs;
	}
	add.s32 	%r9593, %r4696, %r9570;
	add.s32 	%r9594, %r9593, %r9592;
	add.s32 	%r9595, %r9594, %r9591;
	add.s32 	%r9596, %r9595, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9578, 30;
	shr.b32 	%rhs, %r9578, 2;
	add.u32 	%r9597, %lhs, %rhs;
	}
	xor.b32  	%r9598, %r9597, %r9588;
	and.b32  	%r9599, %r9598, %r9587;
	xor.b32  	%r9600, %r9599, %r9588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9596, 5;
	shr.b32 	%rhs, %r9596, 27;
	add.u32 	%r9601, %lhs, %rhs;
	}
	add.s32 	%r9602, %r4692, %r9579;
	add.s32 	%r9603, %r9602, %r9601;
	add.s32 	%r9604, %r9603, %r9600;
	add.s32 	%r9605, %r9604, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9587, 30;
	shr.b32 	%rhs, %r9587, 2;
	add.u32 	%r9606, %lhs, %rhs;
	}
	xor.b32  	%r9607, %r9606, %r9597;
	and.b32  	%r9608, %r9607, %r9596;
	xor.b32  	%r9609, %r9608, %r9597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9605, 5;
	shr.b32 	%rhs, %r9605, 27;
	add.u32 	%r9610, %lhs, %rhs;
	}
	add.s32 	%r9611, %r4688, %r9588;
	add.s32 	%r9612, %r9611, %r9610;
	add.s32 	%r9613, %r9612, %r9609;
	add.s32 	%r9614, %r9613, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9596, 30;
	shr.b32 	%rhs, %r9596, 2;
	add.u32 	%r9615, %lhs, %rhs;
	}
	xor.b32  	%r9616, %r9615, %r9606;
	and.b32  	%r9617, %r9616, %r9605;
	xor.b32  	%r9618, %r9617, %r9606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9614, 5;
	shr.b32 	%rhs, %r9614, 27;
	add.u32 	%r9619, %lhs, %rhs;
	}
	add.s32 	%r9620, %r4684, %r9597;
	add.s32 	%r9621, %r9620, %r9619;
	add.s32 	%r9622, %r9621, %r9618;
	add.s32 	%r9623, %r9622, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9605, 30;
	shr.b32 	%rhs, %r9605, 2;
	add.u32 	%r9624, %lhs, %rhs;
	}
	xor.b32  	%r9625, %r9624, %r9615;
	and.b32  	%r9626, %r9625, %r9614;
	xor.b32  	%r9627, %r9626, %r9615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9623, 5;
	shr.b32 	%rhs, %r9623, 27;
	add.u32 	%r9628, %lhs, %rhs;
	}
	add.s32 	%r9629, %r4680, %r9606;
	add.s32 	%r9630, %r9629, %r9628;
	add.s32 	%r9631, %r9630, %r9627;
	add.s32 	%r9632, %r9631, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9614, 30;
	shr.b32 	%rhs, %r9614, 2;
	add.u32 	%r9633, %lhs, %rhs;
	}
	xor.b32  	%r9634, %r9633, %r9624;
	and.b32  	%r9635, %r9634, %r9623;
	xor.b32  	%r9636, %r9635, %r9624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9632, 5;
	shr.b32 	%rhs, %r9632, 27;
	add.u32 	%r9637, %lhs, %rhs;
	}
	add.s32 	%r9638, %r4676, %r9615;
	add.s32 	%r9639, %r9638, %r9637;
	add.s32 	%r9640, %r9639, %r9636;
	add.s32 	%r9641, %r9640, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9623, 30;
	shr.b32 	%rhs, %r9623, 2;
	add.u32 	%r9642, %lhs, %rhs;
	}
	xor.b32  	%r9643, %r9642, %r9633;
	and.b32  	%r9644, %r9643, %r9632;
	xor.b32  	%r9645, %r9644, %r9633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9641, 5;
	shr.b32 	%rhs, %r9641, 27;
	add.u32 	%r9646, %lhs, %rhs;
	}
	add.s32 	%r9647, %r4672, %r9624;
	add.s32 	%r9648, %r9647, %r9646;
	add.s32 	%r9649, %r9648, %r9645;
	add.s32 	%r9650, %r9649, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9632, 30;
	shr.b32 	%rhs, %r9632, 2;
	add.u32 	%r9651, %lhs, %rhs;
	}
	xor.b32  	%r9652, %r9651, %r9642;
	and.b32  	%r9653, %r9652, %r9641;
	xor.b32  	%r9654, %r9653, %r9642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9650, 5;
	shr.b32 	%rhs, %r9650, 27;
	add.u32 	%r9655, %lhs, %rhs;
	}
	add.s32 	%r9656, %r4668, %r9633;
	add.s32 	%r9657, %r9656, %r9655;
	add.s32 	%r9658, %r9657, %r9654;
	add.s32 	%r9659, %r9658, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9641, 30;
	shr.b32 	%rhs, %r9641, 2;
	add.u32 	%r9660, %lhs, %rhs;
	}
	xor.b32  	%r9661, %r4696, %r4676;
	xor.b32  	%r9662, %r9661, %r4720;
	xor.b32  	%r9663, %r9662, %r9516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9663, 1;
	shr.b32 	%rhs, %r9663, 31;
	add.u32 	%r9664, %lhs, %rhs;
	}
	add.s32 	%r9665, %r9642, %r9664;
	xor.b32  	%r9666, %r9660, %r9651;
	and.b32  	%r9667, %r9666, %r9650;
	xor.b32  	%r9668, %r9667, %r9651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9659, 5;
	shr.b32 	%rhs, %r9659, 27;
	add.u32 	%r9669, %lhs, %rhs;
	}
	add.s32 	%r9670, %r9665, %r9669;
	add.s32 	%r9671, %r9670, %r9668;
	add.s32 	%r9672, %r9671, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9650, 30;
	shr.b32 	%rhs, %r9650, 2;
	add.u32 	%r9673, %lhs, %rhs;
	}
	xor.b32  	%r9674, %r4692, %r4672;
	xor.b32  	%r9675, %r9674, %r4716;
	xor.b32  	%r9676, %r9675, %r4724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9676, 1;
	shr.b32 	%rhs, %r9676, 31;
	add.u32 	%r9677, %lhs, %rhs;
	}
	add.s32 	%r9678, %r9651, %r9677;
	xor.b32  	%r9679, %r9673, %r9660;
	and.b32  	%r9680, %r9679, %r9659;
	xor.b32  	%r9681, %r9680, %r9660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9672, 5;
	shr.b32 	%rhs, %r9672, 27;
	add.u32 	%r9682, %lhs, %rhs;
	}
	add.s32 	%r9683, %r9678, %r9682;
	add.s32 	%r9684, %r9683, %r9681;
	add.s32 	%r9685, %r9684, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9659, 30;
	shr.b32 	%rhs, %r9659, 2;
	add.u32 	%r9686, %lhs, %rhs;
	}
	xor.b32  	%r9687, %r4688, %r4668;
	xor.b32  	%r9688, %r9687, %r4712;
	xor.b32  	%r9689, %r9688, %r4720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9689, 1;
	shr.b32 	%rhs, %r9689, 31;
	add.u32 	%r9690, %lhs, %rhs;
	}
	add.s32 	%r9691, %r9660, %r9690;
	xor.b32  	%r9692, %r9686, %r9673;
	and.b32  	%r9693, %r9692, %r9672;
	xor.b32  	%r9694, %r9693, %r9673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9685, 5;
	shr.b32 	%rhs, %r9685, 27;
	add.u32 	%r9695, %lhs, %rhs;
	}
	add.s32 	%r9696, %r9691, %r9695;
	add.s32 	%r9697, %r9696, %r9694;
	add.s32 	%r9698, %r9697, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9672, 30;
	shr.b32 	%rhs, %r9672, 2;
	add.u32 	%r9699, %lhs, %rhs;
	}
	xor.b32  	%r9700, %r4708, %r4684;
	xor.b32  	%r9701, %r9700, %r4716;
	xor.b32  	%r9702, %r9701, %r9664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9702, 1;
	shr.b32 	%rhs, %r9702, 31;
	add.u32 	%r9703, %lhs, %rhs;
	}
	add.s32 	%r9704, %r9673, %r9703;
	xor.b32  	%r9705, %r9699, %r9686;
	and.b32  	%r9706, %r9705, %r9685;
	xor.b32  	%r9707, %r9706, %r9686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9698, 5;
	shr.b32 	%rhs, %r9698, 27;
	add.u32 	%r9708, %lhs, %rhs;
	}
	add.s32 	%r9709, %r9704, %r9708;
	add.s32 	%r9710, %r9709, %r9707;
	add.s32 	%r9711, %r9710, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9685, 30;
	shr.b32 	%rhs, %r9685, 2;
	add.u32 	%r9712, %lhs, %rhs;
	}
	xor.b32  	%r9713, %r4704, %r4680;
	xor.b32  	%r9714, %r9713, %r4712;
	xor.b32  	%r9715, %r9714, %r9677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9715, 1;
	shr.b32 	%rhs, %r9715, 31;
	add.u32 	%r9716, %lhs, %rhs;
	}
	add.s32 	%r9717, %r9686, %r9716;
	xor.b32  	%r9718, %r9698, %r9699;
	xor.b32  	%r9719, %r9718, %r9712;
	add.s32 	%r9720, %r9717, %r9719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9711, 5;
	shr.b32 	%rhs, %r9711, 27;
	add.u32 	%r9721, %lhs, %rhs;
	}
	add.s32 	%r9722, %r9720, %r9721;
	add.s32 	%r9723, %r9722, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9698, 30;
	shr.b32 	%rhs, %r9698, 2;
	add.u32 	%r9724, %lhs, %rhs;
	}
	xor.b32  	%r9725, %r4700, %r4676;
	xor.b32  	%r9726, %r9725, %r4708;
	xor.b32  	%r9727, %r9726, %r9690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9727, 1;
	shr.b32 	%rhs, %r9727, 31;
	add.u32 	%r9728, %lhs, %rhs;
	}
	add.s32 	%r9729, %r9699, %r9728;
	xor.b32  	%r9730, %r9711, %r9712;
	xor.b32  	%r9731, %r9730, %r9724;
	add.s32 	%r9732, %r9729, %r9731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9723, 5;
	shr.b32 	%rhs, %r9723, 27;
	add.u32 	%r9733, %lhs, %rhs;
	}
	add.s32 	%r9734, %r9732, %r9733;
	add.s32 	%r9735, %r9734, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9711, 30;
	shr.b32 	%rhs, %r9711, 2;
	add.u32 	%r9736, %lhs, %rhs;
	}
	xor.b32  	%r9737, %r4696, %r4672;
	xor.b32  	%r9738, %r9737, %r4704;
	xor.b32  	%r9739, %r9738, %r9703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9739, 1;
	shr.b32 	%rhs, %r9739, 31;
	add.u32 	%r9740, %lhs, %rhs;
	}
	add.s32 	%r9741, %r9712, %r9740;
	xor.b32  	%r9742, %r9723, %r9724;
	xor.b32  	%r9743, %r9742, %r9736;
	add.s32 	%r9744, %r9741, %r9743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9735, 5;
	shr.b32 	%rhs, %r9735, 27;
	add.u32 	%r9745, %lhs, %rhs;
	}
	add.s32 	%r9746, %r9744, %r9745;
	add.s32 	%r9747, %r9746, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9723, 30;
	shr.b32 	%rhs, %r9723, 2;
	add.u32 	%r9748, %lhs, %rhs;
	}
	xor.b32  	%r9749, %r4692, %r4668;
	xor.b32  	%r9750, %r9749, %r4700;
	xor.b32  	%r9751, %r9750, %r9716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9751, 1;
	shr.b32 	%rhs, %r9751, 31;
	add.u32 	%r9752, %lhs, %rhs;
	}
	add.s32 	%r9753, %r9724, %r9752;
	xor.b32  	%r9754, %r9735, %r9736;
	xor.b32  	%r9755, %r9754, %r9748;
	add.s32 	%r9756, %r9753, %r9755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9747, 5;
	shr.b32 	%rhs, %r9747, 27;
	add.u32 	%r9757, %lhs, %rhs;
	}
	add.s32 	%r9758, %r9756, %r9757;
	add.s32 	%r9759, %r9758, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9735, 30;
	shr.b32 	%rhs, %r9735, 2;
	add.u32 	%r9760, %lhs, %rhs;
	}
	xor.b32  	%r9761, %r4696, %r4688;
	xor.b32  	%r9762, %r9761, %r9664;
	xor.b32  	%r9763, %r9762, %r9728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9763, 1;
	shr.b32 	%rhs, %r9763, 31;
	add.u32 	%r9764, %lhs, %rhs;
	}
	add.s32 	%r9765, %r9736, %r9764;
	xor.b32  	%r9766, %r9747, %r9748;
	xor.b32  	%r9767, %r9766, %r9760;
	add.s32 	%r9768, %r9765, %r9767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9759, 5;
	shr.b32 	%rhs, %r9759, 27;
	add.u32 	%r9769, %lhs, %rhs;
	}
	add.s32 	%r9770, %r9768, %r9769;
	add.s32 	%r9771, %r9770, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9747, 30;
	shr.b32 	%rhs, %r9747, 2;
	add.u32 	%r9772, %lhs, %rhs;
	}
	xor.b32  	%r9773, %r4692, %r4684;
	xor.b32  	%r9774, %r9773, %r9677;
	xor.b32  	%r9775, %r9774, %r9740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9775, 1;
	shr.b32 	%rhs, %r9775, 31;
	add.u32 	%r9776, %lhs, %rhs;
	}
	add.s32 	%r9777, %r9748, %r9776;
	xor.b32  	%r9778, %r9759, %r9760;
	xor.b32  	%r9779, %r9778, %r9772;
	add.s32 	%r9780, %r9777, %r9779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9771, 5;
	shr.b32 	%rhs, %r9771, 27;
	add.u32 	%r9781, %lhs, %rhs;
	}
	add.s32 	%r9782, %r9780, %r9781;
	add.s32 	%r9783, %r9782, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9759, 30;
	shr.b32 	%rhs, %r9759, 2;
	add.u32 	%r9784, %lhs, %rhs;
	}
	xor.b32  	%r9785, %r4688, %r4680;
	xor.b32  	%r9786, %r9785, %r9690;
	xor.b32  	%r9787, %r9786, %r9752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9787, 1;
	shr.b32 	%rhs, %r9787, 31;
	add.u32 	%r9788, %lhs, %rhs;
	}
	add.s32 	%r9789, %r9760, %r9788;
	xor.b32  	%r9790, %r9771, %r9772;
	xor.b32  	%r9791, %r9790, %r9784;
	add.s32 	%r9792, %r9789, %r9791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9783, 5;
	shr.b32 	%rhs, %r9783, 27;
	add.u32 	%r9793, %lhs, %rhs;
	}
	add.s32 	%r9794, %r9792, %r9793;
	add.s32 	%r9795, %r9794, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9771, 30;
	shr.b32 	%rhs, %r9771, 2;
	add.u32 	%r9796, %lhs, %rhs;
	}
	xor.b32  	%r9797, %r4684, %r4676;
	xor.b32  	%r9798, %r9797, %r9703;
	xor.b32  	%r9799, %r9798, %r9764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9799, 1;
	shr.b32 	%rhs, %r9799, 31;
	add.u32 	%r9800, %lhs, %rhs;
	}
	add.s32 	%r9801, %r9772, %r9800;
	xor.b32  	%r9802, %r9783, %r9784;
	xor.b32  	%r9803, %r9802, %r9796;
	add.s32 	%r9804, %r9801, %r9803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9795, 5;
	shr.b32 	%rhs, %r9795, 27;
	add.u32 	%r9805, %lhs, %rhs;
	}
	add.s32 	%r9806, %r9804, %r9805;
	add.s32 	%r9807, %r9806, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9783, 30;
	shr.b32 	%rhs, %r9783, 2;
	add.u32 	%r9808, %lhs, %rhs;
	}
	xor.b32  	%r9809, %r4680, %r4672;
	xor.b32  	%r9810, %r9809, %r9716;
	xor.b32  	%r9811, %r9810, %r9776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9811, 1;
	shr.b32 	%rhs, %r9811, 31;
	add.u32 	%r9812, %lhs, %rhs;
	}
	add.s32 	%r9813, %r9784, %r9812;
	xor.b32  	%r9814, %r9795, %r9796;
	xor.b32  	%r9815, %r9814, %r9808;
	add.s32 	%r9816, %r9813, %r9815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9807, 5;
	shr.b32 	%rhs, %r9807, 27;
	add.u32 	%r9817, %lhs, %rhs;
	}
	add.s32 	%r9818, %r9816, %r9817;
	add.s32 	%r9819, %r9818, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9795, 30;
	shr.b32 	%rhs, %r9795, 2;
	add.u32 	%r9820, %lhs, %rhs;
	}
	xor.b32  	%r9821, %r4676, %r4668;
	xor.b32  	%r9822, %r9821, %r9728;
	xor.b32  	%r9823, %r9822, %r9788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9823, 1;
	shr.b32 	%rhs, %r9823, 31;
	add.u32 	%r9824, %lhs, %rhs;
	}
	add.s32 	%r9825, %r9796, %r9824;
	xor.b32  	%r9826, %r9807, %r9808;
	xor.b32  	%r9827, %r9826, %r9820;
	add.s32 	%r9828, %r9825, %r9827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9819, 5;
	shr.b32 	%rhs, %r9819, 27;
	add.u32 	%r9829, %lhs, %rhs;
	}
	add.s32 	%r9830, %r9828, %r9829;
	add.s32 	%r9831, %r9830, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9807, 30;
	shr.b32 	%rhs, %r9807, 2;
	add.u32 	%r9832, %lhs, %rhs;
	}
	xor.b32  	%r9833, %r9664, %r4672;
	xor.b32  	%r9834, %r9833, %r9740;
	xor.b32  	%r9835, %r9834, %r9800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9835, 1;
	shr.b32 	%rhs, %r9835, 31;
	add.u32 	%r9836, %lhs, %rhs;
	}
	add.s32 	%r9837, %r9808, %r9836;
	xor.b32  	%r9838, %r9819, %r9820;
	xor.b32  	%r9839, %r9838, %r9832;
	add.s32 	%r9840, %r9837, %r9839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9831, 5;
	shr.b32 	%rhs, %r9831, 27;
	add.u32 	%r9841, %lhs, %rhs;
	}
	add.s32 	%r9842, %r9840, %r9841;
	add.s32 	%r9843, %r9842, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9819, 30;
	shr.b32 	%rhs, %r9819, 2;
	add.u32 	%r9844, %lhs, %rhs;
	}
	xor.b32  	%r9845, %r9677, %r4668;
	xor.b32  	%r9846, %r9845, %r9752;
	xor.b32  	%r9847, %r9846, %r9812;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9847, 1;
	shr.b32 	%rhs, %r9847, 31;
	add.u32 	%r9848, %lhs, %rhs;
	}
	add.s32 	%r9849, %r9820, %r9848;
	xor.b32  	%r9850, %r9831, %r9832;
	xor.b32  	%r9851, %r9850, %r9844;
	add.s32 	%r9852, %r9849, %r9851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9843, 5;
	shr.b32 	%rhs, %r9843, 27;
	add.u32 	%r9853, %lhs, %rhs;
	}
	add.s32 	%r9854, %r9852, %r9853;
	add.s32 	%r9855, %r9854, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9831, 30;
	shr.b32 	%rhs, %r9831, 2;
	add.u32 	%r9856, %lhs, %rhs;
	}
	xor.b32  	%r9857, %r9690, %r9664;
	xor.b32  	%r9858, %r9857, %r9764;
	xor.b32  	%r9859, %r9858, %r9824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9859, 1;
	shr.b32 	%rhs, %r9859, 31;
	add.u32 	%r9860, %lhs, %rhs;
	}
	add.s32 	%r9861, %r9832, %r9860;
	xor.b32  	%r9862, %r9843, %r9844;
	xor.b32  	%r9863, %r9862, %r9856;
	add.s32 	%r9864, %r9861, %r9863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9855, 5;
	shr.b32 	%rhs, %r9855, 27;
	add.u32 	%r9865, %lhs, %rhs;
	}
	add.s32 	%r9866, %r9864, %r9865;
	add.s32 	%r9867, %r9866, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9843, 30;
	shr.b32 	%rhs, %r9843, 2;
	add.u32 	%r9868, %lhs, %rhs;
	}
	xor.b32  	%r9869, %r9703, %r9677;
	xor.b32  	%r9870, %r9869, %r9776;
	xor.b32  	%r9871, %r9870, %r9836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9871, 1;
	shr.b32 	%rhs, %r9871, 31;
	add.u32 	%r9872, %lhs, %rhs;
	}
	add.s32 	%r9873, %r9844, %r9872;
	xor.b32  	%r9874, %r9855, %r9856;
	xor.b32  	%r9875, %r9874, %r9868;
	add.s32 	%r9876, %r9873, %r9875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9867, 5;
	shr.b32 	%rhs, %r9867, 27;
	add.u32 	%r9877, %lhs, %rhs;
	}
	add.s32 	%r9878, %r9876, %r9877;
	add.s32 	%r9879, %r9878, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9855, 30;
	shr.b32 	%rhs, %r9855, 2;
	add.u32 	%r9880, %lhs, %rhs;
	}
	xor.b32  	%r9881, %r9716, %r9690;
	xor.b32  	%r9882, %r9881, %r9788;
	xor.b32  	%r9883, %r9882, %r9848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9883, 1;
	shr.b32 	%rhs, %r9883, 31;
	add.u32 	%r9884, %lhs, %rhs;
	}
	add.s32 	%r9885, %r9856, %r9884;
	xor.b32  	%r9886, %r9867, %r9868;
	xor.b32  	%r9887, %r9886, %r9880;
	add.s32 	%r9888, %r9885, %r9887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9879, 5;
	shr.b32 	%rhs, %r9879, 27;
	add.u32 	%r9889, %lhs, %rhs;
	}
	add.s32 	%r9890, %r9888, %r9889;
	add.s32 	%r9891, %r9890, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9867, 30;
	shr.b32 	%rhs, %r9867, 2;
	add.u32 	%r9892, %lhs, %rhs;
	}
	xor.b32  	%r9893, %r9728, %r9703;
	xor.b32  	%r9894, %r9893, %r9800;
	xor.b32  	%r9895, %r9894, %r9860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9895, 1;
	shr.b32 	%rhs, %r9895, 31;
	add.u32 	%r9896, %lhs, %rhs;
	}
	add.s32 	%r9897, %r9868, %r9896;
	xor.b32  	%r9898, %r9879, %r9880;
	xor.b32  	%r9899, %r9898, %r9892;
	add.s32 	%r9900, %r9897, %r9899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9891, 5;
	shr.b32 	%rhs, %r9891, 27;
	add.u32 	%r9901, %lhs, %rhs;
	}
	add.s32 	%r9902, %r9900, %r9901;
	add.s32 	%r9903, %r9902, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9879, 30;
	shr.b32 	%rhs, %r9879, 2;
	add.u32 	%r9904, %lhs, %rhs;
	}
	xor.b32  	%r9905, %r9740, %r9716;
	xor.b32  	%r9906, %r9905, %r9812;
	xor.b32  	%r9907, %r9906, %r9872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9907, 1;
	shr.b32 	%rhs, %r9907, 31;
	add.u32 	%r9908, %lhs, %rhs;
	}
	add.s32 	%r9909, %r9880, %r9908;
	xor.b32  	%r9910, %r9891, %r9892;
	xor.b32  	%r9911, %r9910, %r9904;
	add.s32 	%r9912, %r9909, %r9911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9903, 5;
	shr.b32 	%rhs, %r9903, 27;
	add.u32 	%r9913, %lhs, %rhs;
	}
	add.s32 	%r9914, %r9912, %r9913;
	add.s32 	%r9915, %r9914, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9891, 30;
	shr.b32 	%rhs, %r9891, 2;
	add.u32 	%r9916, %lhs, %rhs;
	}
	xor.b32  	%r9917, %r9752, %r9728;
	xor.b32  	%r9918, %r9917, %r9824;
	xor.b32  	%r9919, %r9918, %r9884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9919, 1;
	shr.b32 	%rhs, %r9919, 31;
	add.u32 	%r9920, %lhs, %rhs;
	}
	add.s32 	%r9921, %r9892, %r9920;
	xor.b32  	%r9922, %r9903, %r9904;
	xor.b32  	%r9923, %r9922, %r9916;
	add.s32 	%r9924, %r9921, %r9923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9915, 5;
	shr.b32 	%rhs, %r9915, 27;
	add.u32 	%r9925, %lhs, %rhs;
	}
	add.s32 	%r9926, %r9924, %r9925;
	add.s32 	%r9927, %r9926, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9903, 30;
	shr.b32 	%rhs, %r9903, 2;
	add.u32 	%r9928, %lhs, %rhs;
	}
	xor.b32  	%r9929, %r9764, %r9740;
	xor.b32  	%r9930, %r9929, %r9836;
	xor.b32  	%r9931, %r9930, %r9896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9931, 1;
	shr.b32 	%rhs, %r9931, 31;
	add.u32 	%r9932, %lhs, %rhs;
	}
	add.s32 	%r9933, %r9904, %r9932;
	xor.b32  	%r9934, %r9915, %r9916;
	xor.b32  	%r9935, %r9934, %r9928;
	add.s32 	%r9936, %r9933, %r9935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9927, 5;
	shr.b32 	%rhs, %r9927, 27;
	add.u32 	%r9937, %lhs, %rhs;
	}
	add.s32 	%r9938, %r9936, %r9937;
	add.s32 	%r9939, %r9938, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9915, 30;
	shr.b32 	%rhs, %r9915, 2;
	add.u32 	%r9940, %lhs, %rhs;
	}
	xor.b32  	%r9941, %r9776, %r9752;
	xor.b32  	%r9942, %r9941, %r9848;
	xor.b32  	%r9943, %r9942, %r9908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9943, 1;
	shr.b32 	%rhs, %r9943, 31;
	add.u32 	%r9944, %lhs, %rhs;
	}
	add.s32 	%r9945, %r9916, %r9944;
	xor.b32  	%r9946, %r9927, %r9928;
	xor.b32  	%r9947, %r9946, %r9940;
	add.s32 	%r9948, %r9945, %r9947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9939, 5;
	shr.b32 	%rhs, %r9939, 27;
	add.u32 	%r9949, %lhs, %rhs;
	}
	add.s32 	%r9950, %r9948, %r9949;
	add.s32 	%r9951, %r9950, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9927, 30;
	shr.b32 	%rhs, %r9927, 2;
	add.u32 	%r9952, %lhs, %rhs;
	}
	xor.b32  	%r9953, %r9788, %r9764;
	xor.b32  	%r9954, %r9953, %r9860;
	xor.b32  	%r9955, %r9954, %r9920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9955, 1;
	shr.b32 	%rhs, %r9955, 31;
	add.u32 	%r9956, %lhs, %rhs;
	}
	add.s32 	%r9957, %r9928, %r9956;
	xor.b32  	%r9958, %r9939, %r9940;
	xor.b32  	%r9959, %r9952, %r9939;
	and.b32  	%r9960, %r9959, %r9958;
	xor.b32  	%r9961, %r9960, %r9939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9951, 5;
	shr.b32 	%rhs, %r9951, 27;
	add.u32 	%r9962, %lhs, %rhs;
	}
	add.s32 	%r9963, %r9957, %r9962;
	add.s32 	%r9964, %r9963, %r9961;
	add.s32 	%r9965, %r9964, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9939, 30;
	shr.b32 	%rhs, %r9939, 2;
	add.u32 	%r9966, %lhs, %rhs;
	}
	xor.b32  	%r9967, %r9800, %r9776;
	xor.b32  	%r9968, %r9967, %r9872;
	xor.b32  	%r9969, %r9968, %r9932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9969, 1;
	shr.b32 	%rhs, %r9969, 31;
	add.u32 	%r9970, %lhs, %rhs;
	}
	add.s32 	%r9971, %r9940, %r9970;
	xor.b32  	%r9972, %r9951, %r9952;
	xor.b32  	%r9973, %r9966, %r9951;
	and.b32  	%r9974, %r9973, %r9972;
	xor.b32  	%r9975, %r9974, %r9951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9965, 5;
	shr.b32 	%rhs, %r9965, 27;
	add.u32 	%r9976, %lhs, %rhs;
	}
	add.s32 	%r9977, %r9971, %r9976;
	add.s32 	%r9978, %r9977, %r9975;
	add.s32 	%r9979, %r9978, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9951, 30;
	shr.b32 	%rhs, %r9951, 2;
	add.u32 	%r9980, %lhs, %rhs;
	}
	xor.b32  	%r9981, %r9812, %r9788;
	xor.b32  	%r9982, %r9981, %r9884;
	xor.b32  	%r9983, %r9982, %r9944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9983, 1;
	shr.b32 	%rhs, %r9983, 31;
	add.u32 	%r9984, %lhs, %rhs;
	}
	add.s32 	%r9985, %r9952, %r9984;
	xor.b32  	%r9986, %r9965, %r9966;
	xor.b32  	%r9987, %r9980, %r9965;
	and.b32  	%r9988, %r9987, %r9986;
	xor.b32  	%r9989, %r9988, %r9965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9979, 5;
	shr.b32 	%rhs, %r9979, 27;
	add.u32 	%r9990, %lhs, %rhs;
	}
	add.s32 	%r9991, %r9985, %r9990;
	add.s32 	%r9992, %r9991, %r9989;
	add.s32 	%r9993, %r9992, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9965, 30;
	shr.b32 	%rhs, %r9965, 2;
	add.u32 	%r9994, %lhs, %rhs;
	}
	xor.b32  	%r9995, %r9824, %r9800;
	xor.b32  	%r9996, %r9995, %r9896;
	xor.b32  	%r9997, %r9996, %r9956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9997, 1;
	shr.b32 	%rhs, %r9997, 31;
	add.u32 	%r9998, %lhs, %rhs;
	}
	add.s32 	%r9999, %r9966, %r9998;
	xor.b32  	%r10000, %r9979, %r9980;
	xor.b32  	%r10001, %r9994, %r9979;
	and.b32  	%r10002, %r10001, %r10000;
	xor.b32  	%r10003, %r10002, %r9979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9993, 5;
	shr.b32 	%rhs, %r9993, 27;
	add.u32 	%r10004, %lhs, %rhs;
	}
	add.s32 	%r10005, %r9999, %r10004;
	add.s32 	%r10006, %r10005, %r10003;
	add.s32 	%r10007, %r10006, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9979, 30;
	shr.b32 	%rhs, %r9979, 2;
	add.u32 	%r10008, %lhs, %rhs;
	}
	xor.b32  	%r10009, %r9836, %r9812;
	xor.b32  	%r10010, %r10009, %r9908;
	xor.b32  	%r10011, %r10010, %r9970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10011, 1;
	shr.b32 	%rhs, %r10011, 31;
	add.u32 	%r10012, %lhs, %rhs;
	}
	add.s32 	%r10013, %r9980, %r10012;
	xor.b32  	%r10014, %r9993, %r9994;
	xor.b32  	%r10015, %r10008, %r9993;
	and.b32  	%r10016, %r10015, %r10014;
	xor.b32  	%r10017, %r10016, %r9993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10007, 5;
	shr.b32 	%rhs, %r10007, 27;
	add.u32 	%r10018, %lhs, %rhs;
	}
	add.s32 	%r10019, %r10013, %r10018;
	add.s32 	%r10020, %r10019, %r10017;
	add.s32 	%r10021, %r10020, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9993, 30;
	shr.b32 	%rhs, %r9993, 2;
	add.u32 	%r10022, %lhs, %rhs;
	}
	xor.b32  	%r10023, %r9848, %r9824;
	xor.b32  	%r10024, %r10023, %r9920;
	xor.b32  	%r10025, %r10024, %r9984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10025, 1;
	shr.b32 	%rhs, %r10025, 31;
	add.u32 	%r10026, %lhs, %rhs;
	}
	add.s32 	%r10027, %r9994, %r10026;
	xor.b32  	%r10028, %r10007, %r10008;
	xor.b32  	%r10029, %r10022, %r10007;
	and.b32  	%r10030, %r10029, %r10028;
	xor.b32  	%r10031, %r10030, %r10007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10021, 5;
	shr.b32 	%rhs, %r10021, 27;
	add.u32 	%r10032, %lhs, %rhs;
	}
	add.s32 	%r10033, %r10027, %r10032;
	add.s32 	%r10034, %r10033, %r10031;
	add.s32 	%r10035, %r10034, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10007, 30;
	shr.b32 	%rhs, %r10007, 2;
	add.u32 	%r10036, %lhs, %rhs;
	}
	xor.b32  	%r10037, %r9860, %r9836;
	xor.b32  	%r10038, %r10037, %r9932;
	xor.b32  	%r10039, %r10038, %r9998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10039, 1;
	shr.b32 	%rhs, %r10039, 31;
	add.u32 	%r10040, %lhs, %rhs;
	}
	add.s32 	%r10041, %r10008, %r10040;
	xor.b32  	%r10042, %r10021, %r10022;
	xor.b32  	%r10043, %r10036, %r10021;
	and.b32  	%r10044, %r10043, %r10042;
	xor.b32  	%r10045, %r10044, %r10021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10035, 5;
	shr.b32 	%rhs, %r10035, 27;
	add.u32 	%r10046, %lhs, %rhs;
	}
	add.s32 	%r10047, %r10041, %r10046;
	add.s32 	%r10048, %r10047, %r10045;
	add.s32 	%r10049, %r10048, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10021, 30;
	shr.b32 	%rhs, %r10021, 2;
	add.u32 	%r10050, %lhs, %rhs;
	}
	xor.b32  	%r10051, %r9872, %r9848;
	xor.b32  	%r10052, %r10051, %r9944;
	xor.b32  	%r10053, %r10052, %r10012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10053, 1;
	shr.b32 	%rhs, %r10053, 31;
	add.u32 	%r10054, %lhs, %rhs;
	}
	add.s32 	%r10055, %r10022, %r10054;
	xor.b32  	%r10056, %r10035, %r10036;
	xor.b32  	%r10057, %r10050, %r10035;
	and.b32  	%r10058, %r10057, %r10056;
	xor.b32  	%r10059, %r10058, %r10035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10049, 5;
	shr.b32 	%rhs, %r10049, 27;
	add.u32 	%r10060, %lhs, %rhs;
	}
	add.s32 	%r10061, %r10055, %r10060;
	add.s32 	%r10062, %r10061, %r10059;
	add.s32 	%r10063, %r10062, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10035, 30;
	shr.b32 	%rhs, %r10035, 2;
	add.u32 	%r10064, %lhs, %rhs;
	}
	xor.b32  	%r10065, %r9884, %r9860;
	xor.b32  	%r10066, %r10065, %r9956;
	xor.b32  	%r10067, %r10066, %r10026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10067, 1;
	shr.b32 	%rhs, %r10067, 31;
	add.u32 	%r10068, %lhs, %rhs;
	}
	add.s32 	%r10069, %r10036, %r10068;
	xor.b32  	%r10070, %r10049, %r10050;
	xor.b32  	%r10071, %r10064, %r10049;
	and.b32  	%r10072, %r10071, %r10070;
	xor.b32  	%r10073, %r10072, %r10049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10063, 5;
	shr.b32 	%rhs, %r10063, 27;
	add.u32 	%r10074, %lhs, %rhs;
	}
	add.s32 	%r10075, %r10069, %r10074;
	add.s32 	%r10076, %r10075, %r10073;
	add.s32 	%r10077, %r10076, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10049, 30;
	shr.b32 	%rhs, %r10049, 2;
	add.u32 	%r10078, %lhs, %rhs;
	}
	xor.b32  	%r10079, %r9896, %r9872;
	xor.b32  	%r10080, %r10079, %r9970;
	xor.b32  	%r10081, %r10080, %r10040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10081, 1;
	shr.b32 	%rhs, %r10081, 31;
	add.u32 	%r10082, %lhs, %rhs;
	}
	add.s32 	%r10083, %r10050, %r10082;
	xor.b32  	%r10084, %r10063, %r10064;
	xor.b32  	%r10085, %r10078, %r10063;
	and.b32  	%r10086, %r10085, %r10084;
	xor.b32  	%r10087, %r10086, %r10063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10077, 5;
	shr.b32 	%rhs, %r10077, 27;
	add.u32 	%r10088, %lhs, %rhs;
	}
	add.s32 	%r10089, %r10083, %r10088;
	add.s32 	%r10090, %r10089, %r10087;
	add.s32 	%r10091, %r10090, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10063, 30;
	shr.b32 	%rhs, %r10063, 2;
	add.u32 	%r10092, %lhs, %rhs;
	}
	xor.b32  	%r10093, %r9908, %r9884;
	xor.b32  	%r10094, %r10093, %r9984;
	xor.b32  	%r10095, %r10094, %r10054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10095, 1;
	shr.b32 	%rhs, %r10095, 31;
	add.u32 	%r10096, %lhs, %rhs;
	}
	add.s32 	%r10097, %r10064, %r10096;
	xor.b32  	%r10098, %r10077, %r10078;
	xor.b32  	%r10099, %r10092, %r10077;
	and.b32  	%r10100, %r10099, %r10098;
	xor.b32  	%r10101, %r10100, %r10077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10091, 5;
	shr.b32 	%rhs, %r10091, 27;
	add.u32 	%r10102, %lhs, %rhs;
	}
	add.s32 	%r10103, %r10097, %r10102;
	add.s32 	%r10104, %r10103, %r10101;
	add.s32 	%r10105, %r10104, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10077, 30;
	shr.b32 	%rhs, %r10077, 2;
	add.u32 	%r10106, %lhs, %rhs;
	}
	xor.b32  	%r10107, %r9920, %r9896;
	xor.b32  	%r10108, %r10107, %r9998;
	xor.b32  	%r10109, %r10108, %r10068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10109, 1;
	shr.b32 	%rhs, %r10109, 31;
	add.u32 	%r10110, %lhs, %rhs;
	}
	add.s32 	%r10111, %r10078, %r10110;
	xor.b32  	%r10112, %r10091, %r10092;
	xor.b32  	%r10113, %r10106, %r10091;
	and.b32  	%r10114, %r10113, %r10112;
	xor.b32  	%r10115, %r10114, %r10091;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10105, 5;
	shr.b32 	%rhs, %r10105, 27;
	add.u32 	%r10116, %lhs, %rhs;
	}
	add.s32 	%r10117, %r10111, %r10116;
	add.s32 	%r10118, %r10117, %r10115;
	add.s32 	%r10119, %r10118, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10091, 30;
	shr.b32 	%rhs, %r10091, 2;
	add.u32 	%r10120, %lhs, %rhs;
	}
	xor.b32  	%r10121, %r9932, %r9908;
	xor.b32  	%r10122, %r10121, %r10012;
	xor.b32  	%r10123, %r10122, %r10082;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10123, 1;
	shr.b32 	%rhs, %r10123, 31;
	add.u32 	%r10124, %lhs, %rhs;
	}
	add.s32 	%r10125, %r10092, %r10124;
	xor.b32  	%r10126, %r10105, %r10106;
	xor.b32  	%r10127, %r10120, %r10105;
	and.b32  	%r10128, %r10127, %r10126;
	xor.b32  	%r10129, %r10128, %r10105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10119, 5;
	shr.b32 	%rhs, %r10119, 27;
	add.u32 	%r10130, %lhs, %rhs;
	}
	add.s32 	%r10131, %r10125, %r10130;
	add.s32 	%r10132, %r10131, %r10129;
	add.s32 	%r10133, %r10132, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10105, 30;
	shr.b32 	%rhs, %r10105, 2;
	add.u32 	%r10134, %lhs, %rhs;
	}
	xor.b32  	%r10135, %r9944, %r9920;
	xor.b32  	%r10136, %r10135, %r10026;
	xor.b32  	%r10137, %r10136, %r10096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10137, 1;
	shr.b32 	%rhs, %r10137, 31;
	add.u32 	%r10138, %lhs, %rhs;
	}
	add.s32 	%r10139, %r10106, %r10138;
	xor.b32  	%r10140, %r10119, %r10120;
	xor.b32  	%r10141, %r10134, %r10119;
	and.b32  	%r10142, %r10141, %r10140;
	xor.b32  	%r10143, %r10142, %r10119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10133, 5;
	shr.b32 	%rhs, %r10133, 27;
	add.u32 	%r10144, %lhs, %rhs;
	}
	add.s32 	%r10145, %r10139, %r10144;
	add.s32 	%r10146, %r10145, %r10143;
	add.s32 	%r10147, %r10146, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10119, 30;
	shr.b32 	%rhs, %r10119, 2;
	add.u32 	%r10148, %lhs, %rhs;
	}
	xor.b32  	%r10149, %r9956, %r9932;
	xor.b32  	%r10150, %r10149, %r10040;
	xor.b32  	%r10151, %r10150, %r10110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10151, 1;
	shr.b32 	%rhs, %r10151, 31;
	add.u32 	%r10152, %lhs, %rhs;
	}
	add.s32 	%r10153, %r10120, %r10152;
	xor.b32  	%r10154, %r10133, %r10134;
	xor.b32  	%r10155, %r10148, %r10133;
	and.b32  	%r10156, %r10155, %r10154;
	xor.b32  	%r10157, %r10156, %r10133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10147, 5;
	shr.b32 	%rhs, %r10147, 27;
	add.u32 	%r10158, %lhs, %rhs;
	}
	add.s32 	%r10159, %r10153, %r10158;
	add.s32 	%r10160, %r10159, %r10157;
	add.s32 	%r10161, %r10160, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10133, 30;
	shr.b32 	%rhs, %r10133, 2;
	add.u32 	%r10162, %lhs, %rhs;
	}
	xor.b32  	%r10163, %r9970, %r9944;
	xor.b32  	%r10164, %r10163, %r10054;
	xor.b32  	%r10165, %r10164, %r10124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10165, 1;
	shr.b32 	%rhs, %r10165, 31;
	add.u32 	%r10166, %lhs, %rhs;
	}
	add.s32 	%r10167, %r10134, %r10166;
	xor.b32  	%r10168, %r10147, %r10148;
	xor.b32  	%r10169, %r10162, %r10147;
	and.b32  	%r10170, %r10169, %r10168;
	xor.b32  	%r10171, %r10170, %r10147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10161, 5;
	shr.b32 	%rhs, %r10161, 27;
	add.u32 	%r10172, %lhs, %rhs;
	}
	add.s32 	%r10173, %r10167, %r10172;
	add.s32 	%r10174, %r10173, %r10171;
	add.s32 	%r10175, %r10174, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10147, 30;
	shr.b32 	%rhs, %r10147, 2;
	add.u32 	%r10176, %lhs, %rhs;
	}
	xor.b32  	%r10177, %r9984, %r9956;
	xor.b32  	%r10178, %r10177, %r10068;
	xor.b32  	%r10179, %r10178, %r10138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10179, 1;
	shr.b32 	%rhs, %r10179, 31;
	add.u32 	%r10180, %lhs, %rhs;
	}
	add.s32 	%r10181, %r10148, %r10180;
	xor.b32  	%r10182, %r10161, %r10162;
	xor.b32  	%r10183, %r10176, %r10161;
	and.b32  	%r10184, %r10183, %r10182;
	xor.b32  	%r10185, %r10184, %r10161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10175, 5;
	shr.b32 	%rhs, %r10175, 27;
	add.u32 	%r10186, %lhs, %rhs;
	}
	add.s32 	%r10187, %r10181, %r10186;
	add.s32 	%r10188, %r10187, %r10185;
	add.s32 	%r10189, %r10188, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10161, 30;
	shr.b32 	%rhs, %r10161, 2;
	add.u32 	%r10190, %lhs, %rhs;
	}
	xor.b32  	%r10191, %r9998, %r9970;
	xor.b32  	%r10192, %r10191, %r10082;
	xor.b32  	%r10193, %r10192, %r10152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10193, 1;
	shr.b32 	%rhs, %r10193, 31;
	add.u32 	%r10194, %lhs, %rhs;
	}
	add.s32 	%r10195, %r10162, %r10194;
	xor.b32  	%r10196, %r10175, %r10176;
	xor.b32  	%r10197, %r10190, %r10175;
	and.b32  	%r10198, %r10197, %r10196;
	xor.b32  	%r10199, %r10198, %r10175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10189, 5;
	shr.b32 	%rhs, %r10189, 27;
	add.u32 	%r10200, %lhs, %rhs;
	}
	add.s32 	%r10201, %r10195, %r10200;
	add.s32 	%r10202, %r10201, %r10199;
	add.s32 	%r10203, %r10202, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10175, 30;
	shr.b32 	%rhs, %r10175, 2;
	add.u32 	%r10204, %lhs, %rhs;
	}
	xor.b32  	%r10205, %r10012, %r9984;
	xor.b32  	%r10206, %r10205, %r10096;
	xor.b32  	%r10207, %r10206, %r10166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10207, 1;
	shr.b32 	%rhs, %r10207, 31;
	add.u32 	%r10208, %lhs, %rhs;
	}
	add.s32 	%r10209, %r10176, %r10208;
	xor.b32  	%r10210, %r10189, %r10190;
	xor.b32  	%r10211, %r10204, %r10189;
	and.b32  	%r10212, %r10211, %r10210;
	xor.b32  	%r10213, %r10212, %r10189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10203, 5;
	shr.b32 	%rhs, %r10203, 27;
	add.u32 	%r10214, %lhs, %rhs;
	}
	add.s32 	%r10215, %r10209, %r10214;
	add.s32 	%r10216, %r10215, %r10213;
	add.s32 	%r10217, %r10216, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10189, 30;
	shr.b32 	%rhs, %r10189, 2;
	add.u32 	%r10218, %lhs, %rhs;
	}
	xor.b32  	%r10219, %r10026, %r9998;
	xor.b32  	%r10220, %r10219, %r10110;
	xor.b32  	%r10221, %r10220, %r10180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10221, 1;
	shr.b32 	%rhs, %r10221, 31;
	add.u32 	%r10222, %lhs, %rhs;
	}
	add.s32 	%r10223, %r10190, %r10222;
	xor.b32  	%r10224, %r10203, %r10204;
	xor.b32  	%r10225, %r10218, %r10203;
	and.b32  	%r10226, %r10225, %r10224;
	xor.b32  	%r10227, %r10226, %r10203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10217, 5;
	shr.b32 	%rhs, %r10217, 27;
	add.u32 	%r10228, %lhs, %rhs;
	}
	add.s32 	%r10229, %r10223, %r10228;
	add.s32 	%r10230, %r10229, %r10227;
	add.s32 	%r10231, %r10230, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10203, 30;
	shr.b32 	%rhs, %r10203, 2;
	add.u32 	%r10232, %lhs, %rhs;
	}
	xor.b32  	%r10233, %r10040, %r10012;
	xor.b32  	%r10234, %r10233, %r10124;
	xor.b32  	%r10235, %r10234, %r10194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10235, 1;
	shr.b32 	%rhs, %r10235, 31;
	add.u32 	%r10236, %lhs, %rhs;
	}
	add.s32 	%r10237, %r10204, %r10236;
	xor.b32  	%r10238, %r10217, %r10218;
	xor.b32  	%r10239, %r10238, %r10232;
	add.s32 	%r10240, %r10237, %r10239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10231, 5;
	shr.b32 	%rhs, %r10231, 27;
	add.u32 	%r10241, %lhs, %rhs;
	}
	add.s32 	%r10242, %r10240, %r10241;
	add.s32 	%r10243, %r10242, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10217, 30;
	shr.b32 	%rhs, %r10217, 2;
	add.u32 	%r10244, %lhs, %rhs;
	}
	xor.b32  	%r10245, %r10054, %r10026;
	xor.b32  	%r10246, %r10245, %r10138;
	xor.b32  	%r10247, %r10246, %r10208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10247, 1;
	shr.b32 	%rhs, %r10247, 31;
	add.u32 	%r10248, %lhs, %rhs;
	}
	add.s32 	%r10249, %r10218, %r10248;
	xor.b32  	%r10250, %r10231, %r10232;
	xor.b32  	%r10251, %r10250, %r10244;
	add.s32 	%r10252, %r10249, %r10251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10243, 5;
	shr.b32 	%rhs, %r10243, 27;
	add.u32 	%r10253, %lhs, %rhs;
	}
	add.s32 	%r10254, %r10252, %r10253;
	add.s32 	%r10255, %r10254, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10231, 30;
	shr.b32 	%rhs, %r10231, 2;
	add.u32 	%r10256, %lhs, %rhs;
	}
	xor.b32  	%r10257, %r10068, %r10040;
	xor.b32  	%r10258, %r10257, %r10152;
	xor.b32  	%r10259, %r10258, %r10222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10259, 1;
	shr.b32 	%rhs, %r10259, 31;
	add.u32 	%r10260, %lhs, %rhs;
	}
	add.s32 	%r10261, %r10232, %r10260;
	xor.b32  	%r10262, %r10243, %r10244;
	xor.b32  	%r10263, %r10262, %r10256;
	add.s32 	%r10264, %r10261, %r10263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10255, 5;
	shr.b32 	%rhs, %r10255, 27;
	add.u32 	%r10265, %lhs, %rhs;
	}
	add.s32 	%r10266, %r10264, %r10265;
	add.s32 	%r10267, %r10266, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10243, 30;
	shr.b32 	%rhs, %r10243, 2;
	add.u32 	%r10268, %lhs, %rhs;
	}
	xor.b32  	%r10269, %r10082, %r10054;
	xor.b32  	%r10270, %r10269, %r10166;
	xor.b32  	%r10271, %r10270, %r10236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10271, 1;
	shr.b32 	%rhs, %r10271, 31;
	add.u32 	%r10272, %lhs, %rhs;
	}
	add.s32 	%r10273, %r10244, %r10272;
	xor.b32  	%r10274, %r10255, %r10256;
	xor.b32  	%r10275, %r10274, %r10268;
	add.s32 	%r10276, %r10273, %r10275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10267, 5;
	shr.b32 	%rhs, %r10267, 27;
	add.u32 	%r10277, %lhs, %rhs;
	}
	add.s32 	%r10278, %r10276, %r10277;
	add.s32 	%r10279, %r10278, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10255, 30;
	shr.b32 	%rhs, %r10255, 2;
	add.u32 	%r10280, %lhs, %rhs;
	}
	xor.b32  	%r10281, %r10096, %r10068;
	xor.b32  	%r10282, %r10281, %r10180;
	xor.b32  	%r10283, %r10282, %r10248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10283, 1;
	shr.b32 	%rhs, %r10283, 31;
	add.u32 	%r10284, %lhs, %rhs;
	}
	add.s32 	%r10285, %r10256, %r10284;
	xor.b32  	%r10286, %r10267, %r10268;
	xor.b32  	%r10287, %r10286, %r10280;
	add.s32 	%r10288, %r10285, %r10287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10279, 5;
	shr.b32 	%rhs, %r10279, 27;
	add.u32 	%r10289, %lhs, %rhs;
	}
	add.s32 	%r10290, %r10288, %r10289;
	add.s32 	%r10291, %r10290, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10267, 30;
	shr.b32 	%rhs, %r10267, 2;
	add.u32 	%r10292, %lhs, %rhs;
	}
	xor.b32  	%r10293, %r10110, %r10082;
	xor.b32  	%r10294, %r10293, %r10194;
	xor.b32  	%r10295, %r10294, %r10260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10295, 1;
	shr.b32 	%rhs, %r10295, 31;
	add.u32 	%r10296, %lhs, %rhs;
	}
	add.s32 	%r10297, %r10268, %r10296;
	xor.b32  	%r10298, %r10279, %r10280;
	xor.b32  	%r10299, %r10298, %r10292;
	add.s32 	%r10300, %r10297, %r10299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10291, 5;
	shr.b32 	%rhs, %r10291, 27;
	add.u32 	%r10301, %lhs, %rhs;
	}
	add.s32 	%r10302, %r10300, %r10301;
	add.s32 	%r10303, %r10302, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10279, 30;
	shr.b32 	%rhs, %r10279, 2;
	add.u32 	%r10304, %lhs, %rhs;
	}
	xor.b32  	%r10305, %r10124, %r10096;
	xor.b32  	%r10306, %r10305, %r10208;
	xor.b32  	%r10307, %r10306, %r10272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10307, 1;
	shr.b32 	%rhs, %r10307, 31;
	add.u32 	%r10308, %lhs, %rhs;
	}
	add.s32 	%r10309, %r10280, %r10308;
	xor.b32  	%r10310, %r10291, %r10292;
	xor.b32  	%r10311, %r10310, %r10304;
	add.s32 	%r10312, %r10309, %r10311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10303, 5;
	shr.b32 	%rhs, %r10303, 27;
	add.u32 	%r10313, %lhs, %rhs;
	}
	add.s32 	%r10314, %r10312, %r10313;
	add.s32 	%r10315, %r10314, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10291, 30;
	shr.b32 	%rhs, %r10291, 2;
	add.u32 	%r10316, %lhs, %rhs;
	}
	xor.b32  	%r10317, %r10138, %r10110;
	xor.b32  	%r10318, %r10317, %r10222;
	xor.b32  	%r10319, %r10318, %r10284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10319, 1;
	shr.b32 	%rhs, %r10319, 31;
	add.u32 	%r10320, %lhs, %rhs;
	}
	add.s32 	%r10321, %r10292, %r10320;
	xor.b32  	%r10322, %r10303, %r10304;
	xor.b32  	%r10323, %r10322, %r10316;
	add.s32 	%r10324, %r10321, %r10323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10315, 5;
	shr.b32 	%rhs, %r10315, 27;
	add.u32 	%r10325, %lhs, %rhs;
	}
	add.s32 	%r10326, %r10324, %r10325;
	add.s32 	%r10327, %r10326, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10303, 30;
	shr.b32 	%rhs, %r10303, 2;
	add.u32 	%r10328, %lhs, %rhs;
	}
	xor.b32  	%r10329, %r10152, %r10124;
	xor.b32  	%r10330, %r10329, %r10236;
	xor.b32  	%r10331, %r10330, %r10296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10331, 1;
	shr.b32 	%rhs, %r10331, 31;
	add.u32 	%r10332, %lhs, %rhs;
	}
	add.s32 	%r10333, %r10304, %r10332;
	xor.b32  	%r10334, %r10315, %r10316;
	xor.b32  	%r10335, %r10334, %r10328;
	add.s32 	%r10336, %r10333, %r10335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10327, 5;
	shr.b32 	%rhs, %r10327, 27;
	add.u32 	%r10337, %lhs, %rhs;
	}
	add.s32 	%r10338, %r10336, %r10337;
	add.s32 	%r10339, %r10338, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10315, 30;
	shr.b32 	%rhs, %r10315, 2;
	add.u32 	%r10340, %lhs, %rhs;
	}
	xor.b32  	%r10341, %r10166, %r10138;
	xor.b32  	%r10342, %r10341, %r10248;
	xor.b32  	%r10343, %r10342, %r10308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10343, 1;
	shr.b32 	%rhs, %r10343, 31;
	add.u32 	%r10344, %lhs, %rhs;
	}
	add.s32 	%r10345, %r10316, %r10344;
	xor.b32  	%r10346, %r10327, %r10328;
	xor.b32  	%r10347, %r10346, %r10340;
	add.s32 	%r10348, %r10345, %r10347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10339, 5;
	shr.b32 	%rhs, %r10339, 27;
	add.u32 	%r10349, %lhs, %rhs;
	}
	add.s32 	%r10350, %r10348, %r10349;
	add.s32 	%r10351, %r10350, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10327, 30;
	shr.b32 	%rhs, %r10327, 2;
	add.u32 	%r10352, %lhs, %rhs;
	}
	xor.b32  	%r10353, %r10180, %r10152;
	xor.b32  	%r10354, %r10353, %r10260;
	xor.b32  	%r10355, %r10354, %r10320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10355, 1;
	shr.b32 	%rhs, %r10355, 31;
	add.u32 	%r10356, %lhs, %rhs;
	}
	add.s32 	%r10357, %r10328, %r10356;
	xor.b32  	%r10358, %r10339, %r10340;
	xor.b32  	%r10359, %r10358, %r10352;
	add.s32 	%r10360, %r10357, %r10359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10351, 5;
	shr.b32 	%rhs, %r10351, 27;
	add.u32 	%r10361, %lhs, %rhs;
	}
	add.s32 	%r10362, %r10360, %r10361;
	add.s32 	%r10363, %r10362, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10339, 30;
	shr.b32 	%rhs, %r10339, 2;
	add.u32 	%r10364, %lhs, %rhs;
	}
	xor.b32  	%r10365, %r10194, %r10166;
	xor.b32  	%r10366, %r10365, %r10272;
	xor.b32  	%r10367, %r10366, %r10332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10367, 1;
	shr.b32 	%rhs, %r10367, 31;
	add.u32 	%r10368, %lhs, %rhs;
	}
	add.s32 	%r10369, %r10340, %r10368;
	xor.b32  	%r10370, %r10351, %r10352;
	xor.b32  	%r10371, %r10370, %r10364;
	add.s32 	%r10372, %r10369, %r10371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10363, 5;
	shr.b32 	%rhs, %r10363, 27;
	add.u32 	%r10373, %lhs, %rhs;
	}
	add.s32 	%r10374, %r10372, %r10373;
	add.s32 	%r10375, %r10374, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10351, 30;
	shr.b32 	%rhs, %r10351, 2;
	add.u32 	%r10376, %lhs, %rhs;
	}
	xor.b32  	%r10377, %r10208, %r10180;
	xor.b32  	%r10378, %r10377, %r10284;
	xor.b32  	%r10379, %r10378, %r10344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10379, 1;
	shr.b32 	%rhs, %r10379, 31;
	add.u32 	%r10380, %lhs, %rhs;
	}
	add.s32 	%r10381, %r10352, %r10380;
	xor.b32  	%r10382, %r10363, %r10364;
	xor.b32  	%r10383, %r10382, %r10376;
	add.s32 	%r10384, %r10381, %r10383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10375, 5;
	shr.b32 	%rhs, %r10375, 27;
	add.u32 	%r10385, %lhs, %rhs;
	}
	add.s32 	%r10386, %r10384, %r10385;
	add.s32 	%r10387, %r10386, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10363, 30;
	shr.b32 	%rhs, %r10363, 2;
	add.u32 	%r10388, %lhs, %rhs;
	}
	xor.b32  	%r10389, %r10222, %r10194;
	xor.b32  	%r10390, %r10389, %r10296;
	xor.b32  	%r10391, %r10390, %r10356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10391, 1;
	shr.b32 	%rhs, %r10391, 31;
	add.u32 	%r10392, %lhs, %rhs;
	}
	add.s32 	%r10393, %r10364, %r10392;
	xor.b32  	%r10394, %r10375, %r10376;
	xor.b32  	%r10395, %r10394, %r10388;
	add.s32 	%r10396, %r10393, %r10395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10387, 5;
	shr.b32 	%rhs, %r10387, 27;
	add.u32 	%r10397, %lhs, %rhs;
	}
	add.s32 	%r10398, %r10396, %r10397;
	add.s32 	%r10399, %r10398, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10375, 30;
	shr.b32 	%rhs, %r10375, 2;
	add.u32 	%r10400, %lhs, %rhs;
	}
	xor.b32  	%r10401, %r10236, %r10208;
	xor.b32  	%r10402, %r10401, %r10308;
	xor.b32  	%r10403, %r10402, %r10368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10403, 1;
	shr.b32 	%rhs, %r10403, 31;
	add.u32 	%r10404, %lhs, %rhs;
	}
	add.s32 	%r10405, %r10376, %r10404;
	xor.b32  	%r10406, %r10387, %r10388;
	xor.b32  	%r10407, %r10406, %r10400;
	add.s32 	%r10408, %r10405, %r10407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10399, 5;
	shr.b32 	%rhs, %r10399, 27;
	add.u32 	%r10409, %lhs, %rhs;
	}
	add.s32 	%r10410, %r10408, %r10409;
	add.s32 	%r10411, %r10410, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10387, 30;
	shr.b32 	%rhs, %r10387, 2;
	add.u32 	%r10412, %lhs, %rhs;
	}
	xor.b32  	%r10413, %r10248, %r10222;
	xor.b32  	%r10414, %r10413, %r10320;
	xor.b32  	%r10415, %r10414, %r10380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10415, 1;
	shr.b32 	%rhs, %r10415, 31;
	add.u32 	%r10416, %lhs, %rhs;
	}
	add.s32 	%r10417, %r10388, %r10416;
	xor.b32  	%r10418, %r10399, %r10400;
	xor.b32  	%r10419, %r10418, %r10412;
	add.s32 	%r10420, %r10417, %r10419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10411, 5;
	shr.b32 	%rhs, %r10411, 27;
	add.u32 	%r10421, %lhs, %rhs;
	}
	add.s32 	%r10422, %r10420, %r10421;
	add.s32 	%r10423, %r10422, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10423, 30;
	shr.b32 	%rhs, %r10423, 2;
	add.u32 	%r10424, %lhs, %rhs;
	}
	add.s32 	%r10425, %r9488, %r10424;
	xor.b32  	%r4629, %r8566, 1549556828;
	xor.b32  	%r4625, %r8567, 1549556828;
	xor.b32  	%r4621, %r8568, 1549556828;
	xor.b32  	%r4617, %r8569, 1549556828;
	xor.b32  	%r4613, %r8570, 1549556828;
	// inline asm
	prmt.b32 %r4564, %r4758, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4572, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4576, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4580, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4584, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4588, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4592, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4596, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4600, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4604, %r4609, %r4609, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4608, %r4609, %r4613, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4612, %r4613, %r4617, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4616, %r4617, %r4621, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4620, %r4621, %r4625, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4624, %r4625, %r4629, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4628, %r4629, %r4758, %r4759;
	// inline asm
	add.s32 	%r10426, %r4790, %r4628;
	add.s32 	%r10427, %r10426, -1223673721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10427, 5;
	shr.b32 	%rhs, %r10427, 27;
	add.u32 	%r10428, %lhs, %rhs;
	}
	add.s32 	%r10429, %r4795, %r4624;
	add.s32 	%r10430, %r10429, %r10428;
	add.s32 	%r10431, %r10430, 1790234127;
	and.b32  	%r10432, %r10427, %r4801;
	xor.b32  	%r10433, %r10432, %r4794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10431, 5;
	shr.b32 	%rhs, %r10431, 27;
	add.u32 	%r10434, %lhs, %rhs;
	}
	add.s32 	%r10435, %r4620, %r10434;
	add.s32 	%r10436, %r10435, %r10433;
	add.s32 	%r10437, %r10436, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10427, 30;
	shr.b32 	%rhs, %r10427, 2;
	add.u32 	%r10438, %lhs, %rhs;
	}
	xor.b32  	%r10439, %r10438, %r4800;
	and.b32  	%r10440, %r10439, %r10431;
	xor.b32  	%r10441, %r10440, %r4800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10437, 5;
	shr.b32 	%rhs, %r10437, 27;
	add.u32 	%r10442, %lhs, %rhs;
	}
	add.s32 	%r10443, %r4794, %r4616;
	add.s32 	%r10444, %r10443, %r10442;
	add.s32 	%r10445, %r10444, %r10441;
	add.s32 	%r10446, %r10445, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10431, 30;
	shr.b32 	%rhs, %r10431, 2;
	add.u32 	%r10447, %lhs, %rhs;
	}
	xor.b32  	%r10448, %r10447, %r10438;
	and.b32  	%r10449, %r10448, %r10437;
	xor.b32  	%r10450, %r10449, %r10438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10446, 5;
	shr.b32 	%rhs, %r10446, 27;
	add.u32 	%r10451, %lhs, %rhs;
	}
	add.s32 	%r10452, %r4800, %r4612;
	add.s32 	%r10453, %r10452, %r10451;
	add.s32 	%r10454, %r10453, %r10450;
	add.s32 	%r10455, %r10454, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10437, 30;
	shr.b32 	%rhs, %r10437, 2;
	add.u32 	%r10456, %lhs, %rhs;
	}
	xor.b32  	%r10457, %r10456, %r10447;
	and.b32  	%r10458, %r10457, %r10446;
	xor.b32  	%r10459, %r10458, %r10447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10455, 5;
	shr.b32 	%rhs, %r10455, 27;
	add.u32 	%r10460, %lhs, %rhs;
	}
	add.s32 	%r10461, %r4608, %r10438;
	add.s32 	%r10462, %r10461, %r10460;
	add.s32 	%r10463, %r10462, %r10459;
	add.s32 	%r10464, %r10463, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10446, 30;
	shr.b32 	%rhs, %r10446, 2;
	add.u32 	%r10465, %lhs, %rhs;
	}
	xor.b32  	%r10466, %r10465, %r10456;
	and.b32  	%r10467, %r10466, %r10455;
	xor.b32  	%r10468, %r10467, %r10456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10464, 5;
	shr.b32 	%rhs, %r10464, 27;
	add.u32 	%r10469, %lhs, %rhs;
	}
	add.s32 	%r10470, %r4604, %r10447;
	add.s32 	%r10471, %r10470, %r10469;
	add.s32 	%r10472, %r10471, %r10468;
	add.s32 	%r10473, %r10472, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10455, 30;
	shr.b32 	%rhs, %r10455, 2;
	add.u32 	%r10474, %lhs, %rhs;
	}
	xor.b32  	%r10475, %r10474, %r10465;
	and.b32  	%r10476, %r10475, %r10464;
	xor.b32  	%r10477, %r10476, %r10465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10473, 5;
	shr.b32 	%rhs, %r10473, 27;
	add.u32 	%r10478, %lhs, %rhs;
	}
	add.s32 	%r10479, %r4600, %r10456;
	add.s32 	%r10480, %r10479, %r10478;
	add.s32 	%r10481, %r10480, %r10477;
	add.s32 	%r10482, %r10481, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10464, 30;
	shr.b32 	%rhs, %r10464, 2;
	add.u32 	%r10483, %lhs, %rhs;
	}
	xor.b32  	%r10484, %r10483, %r10474;
	and.b32  	%r10485, %r10484, %r10473;
	xor.b32  	%r10486, %r10485, %r10474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10482, 5;
	shr.b32 	%rhs, %r10482, 27;
	add.u32 	%r10487, %lhs, %rhs;
	}
	add.s32 	%r10488, %r4596, %r10465;
	add.s32 	%r10489, %r10488, %r10487;
	add.s32 	%r10490, %r10489, %r10486;
	add.s32 	%r10491, %r10490, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10473, 30;
	shr.b32 	%rhs, %r10473, 2;
	add.u32 	%r10492, %lhs, %rhs;
	}
	xor.b32  	%r10493, %r10492, %r10483;
	and.b32  	%r10494, %r10493, %r10482;
	xor.b32  	%r10495, %r10494, %r10483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10491, 5;
	shr.b32 	%rhs, %r10491, 27;
	add.u32 	%r10496, %lhs, %rhs;
	}
	add.s32 	%r10497, %r4592, %r10474;
	add.s32 	%r10498, %r10497, %r10496;
	add.s32 	%r10499, %r10498, %r10495;
	add.s32 	%r10500, %r10499, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10482, 30;
	shr.b32 	%rhs, %r10482, 2;
	add.u32 	%r10501, %lhs, %rhs;
	}
	xor.b32  	%r10502, %r10501, %r10492;
	and.b32  	%r10503, %r10502, %r10491;
	xor.b32  	%r10504, %r10503, %r10492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10500, 5;
	shr.b32 	%rhs, %r10500, 27;
	add.u32 	%r10505, %lhs, %rhs;
	}
	add.s32 	%r10506, %r4588, %r10483;
	add.s32 	%r10507, %r10506, %r10505;
	add.s32 	%r10508, %r10507, %r10504;
	add.s32 	%r10509, %r10508, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10491, 30;
	shr.b32 	%rhs, %r10491, 2;
	add.u32 	%r10510, %lhs, %rhs;
	}
	xor.b32  	%r10511, %r10510, %r10501;
	and.b32  	%r10512, %r10511, %r10500;
	xor.b32  	%r10513, %r10512, %r10501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10509, 5;
	shr.b32 	%rhs, %r10509, 27;
	add.u32 	%r10514, %lhs, %rhs;
	}
	add.s32 	%r10515, %r4584, %r10492;
	add.s32 	%r10516, %r10515, %r10514;
	add.s32 	%r10517, %r10516, %r10513;
	add.s32 	%r10518, %r10517, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10500, 30;
	shr.b32 	%rhs, %r10500, 2;
	add.u32 	%r10519, %lhs, %rhs;
	}
	xor.b32  	%r10520, %r10519, %r10510;
	and.b32  	%r10521, %r10520, %r10509;
	xor.b32  	%r10522, %r10521, %r10510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10518, 5;
	shr.b32 	%rhs, %r10518, 27;
	add.u32 	%r10523, %lhs, %rhs;
	}
	add.s32 	%r10524, %r4580, %r10501;
	add.s32 	%r10525, %r10524, %r10523;
	add.s32 	%r10526, %r10525, %r10522;
	add.s32 	%r10527, %r10526, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10509, 30;
	shr.b32 	%rhs, %r10509, 2;
	add.u32 	%r10528, %lhs, %rhs;
	}
	xor.b32  	%r10529, %r10528, %r10519;
	and.b32  	%r10530, %r10529, %r10518;
	xor.b32  	%r10531, %r10530, %r10519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10527, 5;
	shr.b32 	%rhs, %r10527, 27;
	add.u32 	%r10532, %lhs, %rhs;
	}
	add.s32 	%r10533, %r4576, %r10510;
	add.s32 	%r10534, %r10533, %r10532;
	add.s32 	%r10535, %r10534, %r10531;
	add.s32 	%r10536, %r10535, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10518, 30;
	shr.b32 	%rhs, %r10518, 2;
	add.u32 	%r10537, %lhs, %rhs;
	}
	xor.b32  	%r10538, %r10537, %r10528;
	and.b32  	%r10539, %r10538, %r10527;
	xor.b32  	%r10540, %r10539, %r10528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10536, 5;
	shr.b32 	%rhs, %r10536, 27;
	add.u32 	%r10541, %lhs, %rhs;
	}
	add.s32 	%r10542, %r4572, %r10519;
	add.s32 	%r10543, %r10542, %r10541;
	add.s32 	%r10544, %r10543, %r10540;
	add.s32 	%r10545, %r10544, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10527, 30;
	shr.b32 	%rhs, %r10527, 2;
	add.u32 	%r10546, %lhs, %rhs;
	}
	xor.b32  	%r10547, %r10546, %r10537;
	and.b32  	%r10548, %r10547, %r10536;
	xor.b32  	%r10549, %r10548, %r10537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10545, 5;
	shr.b32 	%rhs, %r10545, 27;
	add.u32 	%r10550, %lhs, %rhs;
	}
	add.s32 	%r10551, %r4568, %r10528;
	add.s32 	%r10552, %r10551, %r10550;
	add.s32 	%r10553, %r10552, %r10549;
	add.s32 	%r10554, %r10553, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10536, 30;
	shr.b32 	%rhs, %r10536, 2;
	add.u32 	%r10555, %lhs, %rhs;
	}
	xor.b32  	%r10556, %r4596, %r4576;
	xor.b32  	%r10557, %r10556, %r4620;
	xor.b32  	%r10558, %r10557, %r4628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10558, 1;
	shr.b32 	%rhs, %r10558, 31;
	add.u32 	%r10559, %lhs, %rhs;
	}
	add.s32 	%r10560, %r10537, %r10559;
	xor.b32  	%r10561, %r10555, %r10546;
	and.b32  	%r10562, %r10561, %r10545;
	xor.b32  	%r10563, %r10562, %r10546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10554, 5;
	shr.b32 	%rhs, %r10554, 27;
	add.u32 	%r10564, %lhs, %rhs;
	}
	add.s32 	%r10565, %r10560, %r10564;
	add.s32 	%r10566, %r10565, %r10563;
	add.s32 	%r10567, %r10566, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10545, 30;
	shr.b32 	%rhs, %r10545, 2;
	add.u32 	%r10568, %lhs, %rhs;
	}
	xor.b32  	%r10569, %r4592, %r4572;
	xor.b32  	%r10570, %r10569, %r4616;
	xor.b32  	%r10571, %r10570, %r4624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10571, 1;
	shr.b32 	%rhs, %r10571, 31;
	add.u32 	%r10572, %lhs, %rhs;
	}
	add.s32 	%r10573, %r10546, %r10572;
	xor.b32  	%r10574, %r10568, %r10555;
	and.b32  	%r10575, %r10574, %r10554;
	xor.b32  	%r10576, %r10575, %r10555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10567, 5;
	shr.b32 	%rhs, %r10567, 27;
	add.u32 	%r10577, %lhs, %rhs;
	}
	add.s32 	%r10578, %r10573, %r10577;
	add.s32 	%r10579, %r10578, %r10576;
	add.s32 	%r10580, %r10579, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10554, 30;
	shr.b32 	%rhs, %r10554, 2;
	add.u32 	%r10581, %lhs, %rhs;
	}
	xor.b32  	%r10582, %r4588, %r4568;
	xor.b32  	%r10583, %r10582, %r4612;
	xor.b32  	%r10584, %r10583, %r4620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10584, 1;
	shr.b32 	%rhs, %r10584, 31;
	add.u32 	%r10585, %lhs, %rhs;
	}
	add.s32 	%r10586, %r10555, %r10585;
	xor.b32  	%r10587, %r10581, %r10568;
	and.b32  	%r10588, %r10587, %r10567;
	xor.b32  	%r10589, %r10588, %r10568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10580, 5;
	shr.b32 	%rhs, %r10580, 27;
	add.u32 	%r10590, %lhs, %rhs;
	}
	add.s32 	%r10591, %r10586, %r10590;
	add.s32 	%r10592, %r10591, %r10589;
	add.s32 	%r10593, %r10592, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10567, 30;
	shr.b32 	%rhs, %r10567, 2;
	add.u32 	%r10594, %lhs, %rhs;
	}
	xor.b32  	%r10595, %r4608, %r4584;
	xor.b32  	%r10596, %r10595, %r4616;
	xor.b32  	%r10597, %r10596, %r10559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10597, 1;
	shr.b32 	%rhs, %r10597, 31;
	add.u32 	%r10598, %lhs, %rhs;
	}
	add.s32 	%r10599, %r10568, %r10598;
	xor.b32  	%r10600, %r10594, %r10581;
	and.b32  	%r10601, %r10600, %r10580;
	xor.b32  	%r10602, %r10601, %r10581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10593, 5;
	shr.b32 	%rhs, %r10593, 27;
	add.u32 	%r10603, %lhs, %rhs;
	}
	add.s32 	%r10604, %r10599, %r10603;
	add.s32 	%r10605, %r10604, %r10602;
	add.s32 	%r10606, %r10605, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10580, 30;
	shr.b32 	%rhs, %r10580, 2;
	add.u32 	%r10607, %lhs, %rhs;
	}
	xor.b32  	%r10608, %r4604, %r4580;
	xor.b32  	%r10609, %r10608, %r4612;
	xor.b32  	%r10610, %r10609, %r10572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10610, 1;
	shr.b32 	%rhs, %r10610, 31;
	add.u32 	%r10611, %lhs, %rhs;
	}
	add.s32 	%r10612, %r10581, %r10611;
	xor.b32  	%r10613, %r10593, %r10594;
	xor.b32  	%r10614, %r10613, %r10607;
	add.s32 	%r10615, %r10612, %r10614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10606, 5;
	shr.b32 	%rhs, %r10606, 27;
	add.u32 	%r10616, %lhs, %rhs;
	}
	add.s32 	%r10617, %r10615, %r10616;
	add.s32 	%r10618, %r10617, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10593, 30;
	shr.b32 	%rhs, %r10593, 2;
	add.u32 	%r10619, %lhs, %rhs;
	}
	xor.b32  	%r10620, %r4600, %r4576;
	xor.b32  	%r10621, %r10620, %r4608;
	xor.b32  	%r10622, %r10621, %r10585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10622, 1;
	shr.b32 	%rhs, %r10622, 31;
	add.u32 	%r10623, %lhs, %rhs;
	}
	add.s32 	%r10624, %r10594, %r10623;
	xor.b32  	%r10625, %r10606, %r10607;
	xor.b32  	%r10626, %r10625, %r10619;
	add.s32 	%r10627, %r10624, %r10626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10618, 5;
	shr.b32 	%rhs, %r10618, 27;
	add.u32 	%r10628, %lhs, %rhs;
	}
	add.s32 	%r10629, %r10627, %r10628;
	add.s32 	%r10630, %r10629, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10606, 30;
	shr.b32 	%rhs, %r10606, 2;
	add.u32 	%r10631, %lhs, %rhs;
	}
	xor.b32  	%r10632, %r4596, %r4572;
	xor.b32  	%r10633, %r10632, %r4604;
	xor.b32  	%r10634, %r10633, %r10598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10634, 1;
	shr.b32 	%rhs, %r10634, 31;
	add.u32 	%r10635, %lhs, %rhs;
	}
	add.s32 	%r10636, %r10607, %r10635;
	xor.b32  	%r10637, %r10618, %r10619;
	xor.b32  	%r10638, %r10637, %r10631;
	add.s32 	%r10639, %r10636, %r10638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10630, 5;
	shr.b32 	%rhs, %r10630, 27;
	add.u32 	%r10640, %lhs, %rhs;
	}
	add.s32 	%r10641, %r10639, %r10640;
	add.s32 	%r10642, %r10641, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10618, 30;
	shr.b32 	%rhs, %r10618, 2;
	add.u32 	%r10643, %lhs, %rhs;
	}
	xor.b32  	%r10644, %r4592, %r4568;
	xor.b32  	%r10645, %r10644, %r4600;
	xor.b32  	%r10646, %r10645, %r10611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10646, 1;
	shr.b32 	%rhs, %r10646, 31;
	add.u32 	%r10647, %lhs, %rhs;
	}
	add.s32 	%r10648, %r10619, %r10647;
	xor.b32  	%r10649, %r10630, %r10631;
	xor.b32  	%r10650, %r10649, %r10643;
	add.s32 	%r10651, %r10648, %r10650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10642, 5;
	shr.b32 	%rhs, %r10642, 27;
	add.u32 	%r10652, %lhs, %rhs;
	}
	add.s32 	%r10653, %r10651, %r10652;
	add.s32 	%r10654, %r10653, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10630, 30;
	shr.b32 	%rhs, %r10630, 2;
	add.u32 	%r10655, %lhs, %rhs;
	}
	xor.b32  	%r10656, %r4596, %r4588;
	xor.b32  	%r10657, %r10656, %r10559;
	xor.b32  	%r10658, %r10657, %r10623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10658, 1;
	shr.b32 	%rhs, %r10658, 31;
	add.u32 	%r10659, %lhs, %rhs;
	}
	add.s32 	%r10660, %r10631, %r10659;
	xor.b32  	%r10661, %r10642, %r10643;
	xor.b32  	%r10662, %r10661, %r10655;
	add.s32 	%r10663, %r10660, %r10662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10654, 5;
	shr.b32 	%rhs, %r10654, 27;
	add.u32 	%r10664, %lhs, %rhs;
	}
	add.s32 	%r10665, %r10663, %r10664;
	add.s32 	%r10666, %r10665, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10642, 30;
	shr.b32 	%rhs, %r10642, 2;
	add.u32 	%r10667, %lhs, %rhs;
	}
	xor.b32  	%r10668, %r4592, %r4584;
	xor.b32  	%r10669, %r10668, %r10572;
	xor.b32  	%r10670, %r10669, %r10635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10670, 1;
	shr.b32 	%rhs, %r10670, 31;
	add.u32 	%r10671, %lhs, %rhs;
	}
	add.s32 	%r10672, %r10643, %r10671;
	xor.b32  	%r10673, %r10654, %r10655;
	xor.b32  	%r10674, %r10673, %r10667;
	add.s32 	%r10675, %r10672, %r10674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10666, 5;
	shr.b32 	%rhs, %r10666, 27;
	add.u32 	%r10676, %lhs, %rhs;
	}
	add.s32 	%r10677, %r10675, %r10676;
	add.s32 	%r10678, %r10677, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10654, 30;
	shr.b32 	%rhs, %r10654, 2;
	add.u32 	%r10679, %lhs, %rhs;
	}
	xor.b32  	%r10680, %r4588, %r4580;
	xor.b32  	%r10681, %r10680, %r10585;
	xor.b32  	%r10682, %r10681, %r10647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10682, 1;
	shr.b32 	%rhs, %r10682, 31;
	add.u32 	%r10683, %lhs, %rhs;
	}
	add.s32 	%r10684, %r10655, %r10683;
	xor.b32  	%r10685, %r10666, %r10667;
	xor.b32  	%r10686, %r10685, %r10679;
	add.s32 	%r10687, %r10684, %r10686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10678, 5;
	shr.b32 	%rhs, %r10678, 27;
	add.u32 	%r10688, %lhs, %rhs;
	}
	add.s32 	%r10689, %r10687, %r10688;
	add.s32 	%r10690, %r10689, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10666, 30;
	shr.b32 	%rhs, %r10666, 2;
	add.u32 	%r10691, %lhs, %rhs;
	}
	xor.b32  	%r10692, %r4584, %r4576;
	xor.b32  	%r10693, %r10692, %r10598;
	xor.b32  	%r10694, %r10693, %r10659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10694, 1;
	shr.b32 	%rhs, %r10694, 31;
	add.u32 	%r10695, %lhs, %rhs;
	}
	add.s32 	%r10696, %r10667, %r10695;
	xor.b32  	%r10697, %r10678, %r10679;
	xor.b32  	%r10698, %r10697, %r10691;
	add.s32 	%r10699, %r10696, %r10698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10690, 5;
	shr.b32 	%rhs, %r10690, 27;
	add.u32 	%r10700, %lhs, %rhs;
	}
	add.s32 	%r10701, %r10699, %r10700;
	add.s32 	%r10702, %r10701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10678, 30;
	shr.b32 	%rhs, %r10678, 2;
	add.u32 	%r10703, %lhs, %rhs;
	}
	xor.b32  	%r10704, %r4580, %r4572;
	xor.b32  	%r10705, %r10704, %r10611;
	xor.b32  	%r10706, %r10705, %r10671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10706, 1;
	shr.b32 	%rhs, %r10706, 31;
	add.u32 	%r10707, %lhs, %rhs;
	}
	add.s32 	%r10708, %r10679, %r10707;
	xor.b32  	%r10709, %r10690, %r10691;
	xor.b32  	%r10710, %r10709, %r10703;
	add.s32 	%r10711, %r10708, %r10710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10702, 5;
	shr.b32 	%rhs, %r10702, 27;
	add.u32 	%r10712, %lhs, %rhs;
	}
	add.s32 	%r10713, %r10711, %r10712;
	add.s32 	%r10714, %r10713, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10690, 30;
	shr.b32 	%rhs, %r10690, 2;
	add.u32 	%r10715, %lhs, %rhs;
	}
	xor.b32  	%r10716, %r4576, %r4568;
	xor.b32  	%r10717, %r10716, %r10623;
	xor.b32  	%r10718, %r10717, %r10683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10718, 1;
	shr.b32 	%rhs, %r10718, 31;
	add.u32 	%r10719, %lhs, %rhs;
	}
	add.s32 	%r10720, %r10691, %r10719;
	xor.b32  	%r10721, %r10702, %r10703;
	xor.b32  	%r10722, %r10721, %r10715;
	add.s32 	%r10723, %r10720, %r10722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10714, 5;
	shr.b32 	%rhs, %r10714, 27;
	add.u32 	%r10724, %lhs, %rhs;
	}
	add.s32 	%r10725, %r10723, %r10724;
	add.s32 	%r10726, %r10725, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10702, 30;
	shr.b32 	%rhs, %r10702, 2;
	add.u32 	%r10727, %lhs, %rhs;
	}
	xor.b32  	%r10728, %r10559, %r4572;
	xor.b32  	%r10729, %r10728, %r10635;
	xor.b32  	%r10730, %r10729, %r10695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10730, 1;
	shr.b32 	%rhs, %r10730, 31;
	add.u32 	%r10731, %lhs, %rhs;
	}
	add.s32 	%r10732, %r10703, %r10731;
	xor.b32  	%r10733, %r10714, %r10715;
	xor.b32  	%r10734, %r10733, %r10727;
	add.s32 	%r10735, %r10732, %r10734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10726, 5;
	shr.b32 	%rhs, %r10726, 27;
	add.u32 	%r10736, %lhs, %rhs;
	}
	add.s32 	%r10737, %r10735, %r10736;
	add.s32 	%r10738, %r10737, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10714, 30;
	shr.b32 	%rhs, %r10714, 2;
	add.u32 	%r10739, %lhs, %rhs;
	}
	xor.b32  	%r10740, %r10572, %r4568;
	xor.b32  	%r10741, %r10740, %r10647;
	xor.b32  	%r10742, %r10741, %r10707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10742, 1;
	shr.b32 	%rhs, %r10742, 31;
	add.u32 	%r10743, %lhs, %rhs;
	}
	add.s32 	%r10744, %r10715, %r10743;
	xor.b32  	%r10745, %r10726, %r10727;
	xor.b32  	%r10746, %r10745, %r10739;
	add.s32 	%r10747, %r10744, %r10746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10738, 5;
	shr.b32 	%rhs, %r10738, 27;
	add.u32 	%r10748, %lhs, %rhs;
	}
	add.s32 	%r10749, %r10747, %r10748;
	add.s32 	%r10750, %r10749, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10726, 30;
	shr.b32 	%rhs, %r10726, 2;
	add.u32 	%r10751, %lhs, %rhs;
	}
	xor.b32  	%r10752, %r10585, %r10559;
	xor.b32  	%r10753, %r10752, %r10659;
	xor.b32  	%r10754, %r10753, %r10719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10754, 1;
	shr.b32 	%rhs, %r10754, 31;
	add.u32 	%r10755, %lhs, %rhs;
	}
	add.s32 	%r10756, %r10727, %r10755;
	xor.b32  	%r10757, %r10738, %r10739;
	xor.b32  	%r10758, %r10757, %r10751;
	add.s32 	%r10759, %r10756, %r10758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10750, 5;
	shr.b32 	%rhs, %r10750, 27;
	add.u32 	%r10760, %lhs, %rhs;
	}
	add.s32 	%r10761, %r10759, %r10760;
	add.s32 	%r10762, %r10761, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10738, 30;
	shr.b32 	%rhs, %r10738, 2;
	add.u32 	%r10763, %lhs, %rhs;
	}
	xor.b32  	%r10764, %r10598, %r10572;
	xor.b32  	%r10765, %r10764, %r10671;
	xor.b32  	%r10766, %r10765, %r10731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10766, 1;
	shr.b32 	%rhs, %r10766, 31;
	add.u32 	%r10767, %lhs, %rhs;
	}
	add.s32 	%r10768, %r10739, %r10767;
	xor.b32  	%r10769, %r10750, %r10751;
	xor.b32  	%r10770, %r10769, %r10763;
	add.s32 	%r10771, %r10768, %r10770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10762, 5;
	shr.b32 	%rhs, %r10762, 27;
	add.u32 	%r10772, %lhs, %rhs;
	}
	add.s32 	%r10773, %r10771, %r10772;
	add.s32 	%r10774, %r10773, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10750, 30;
	shr.b32 	%rhs, %r10750, 2;
	add.u32 	%r10775, %lhs, %rhs;
	}
	xor.b32  	%r10776, %r10611, %r10585;
	xor.b32  	%r10777, %r10776, %r10683;
	xor.b32  	%r10778, %r10777, %r10743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10778, 1;
	shr.b32 	%rhs, %r10778, 31;
	add.u32 	%r10779, %lhs, %rhs;
	}
	add.s32 	%r10780, %r10751, %r10779;
	xor.b32  	%r10781, %r10762, %r10763;
	xor.b32  	%r10782, %r10781, %r10775;
	add.s32 	%r10783, %r10780, %r10782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10774, 5;
	shr.b32 	%rhs, %r10774, 27;
	add.u32 	%r10784, %lhs, %rhs;
	}
	add.s32 	%r10785, %r10783, %r10784;
	add.s32 	%r10786, %r10785, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10762, 30;
	shr.b32 	%rhs, %r10762, 2;
	add.u32 	%r10787, %lhs, %rhs;
	}
	xor.b32  	%r10788, %r10623, %r10598;
	xor.b32  	%r10789, %r10788, %r10695;
	xor.b32  	%r10790, %r10789, %r10755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10790, 1;
	shr.b32 	%rhs, %r10790, 31;
	add.u32 	%r10791, %lhs, %rhs;
	}
	add.s32 	%r10792, %r10763, %r10791;
	xor.b32  	%r10793, %r10774, %r10775;
	xor.b32  	%r10794, %r10793, %r10787;
	add.s32 	%r10795, %r10792, %r10794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10786, 5;
	shr.b32 	%rhs, %r10786, 27;
	add.u32 	%r10796, %lhs, %rhs;
	}
	add.s32 	%r10797, %r10795, %r10796;
	add.s32 	%r10798, %r10797, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10774, 30;
	shr.b32 	%rhs, %r10774, 2;
	add.u32 	%r10799, %lhs, %rhs;
	}
	xor.b32  	%r10800, %r10635, %r10611;
	xor.b32  	%r10801, %r10800, %r10707;
	xor.b32  	%r10802, %r10801, %r10767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10802, 1;
	shr.b32 	%rhs, %r10802, 31;
	add.u32 	%r10803, %lhs, %rhs;
	}
	add.s32 	%r10804, %r10775, %r10803;
	xor.b32  	%r10805, %r10786, %r10787;
	xor.b32  	%r10806, %r10805, %r10799;
	add.s32 	%r10807, %r10804, %r10806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10798, 5;
	shr.b32 	%rhs, %r10798, 27;
	add.u32 	%r10808, %lhs, %rhs;
	}
	add.s32 	%r10809, %r10807, %r10808;
	add.s32 	%r10810, %r10809, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10786, 30;
	shr.b32 	%rhs, %r10786, 2;
	add.u32 	%r10811, %lhs, %rhs;
	}
	xor.b32  	%r10812, %r10647, %r10623;
	xor.b32  	%r10813, %r10812, %r10719;
	xor.b32  	%r10814, %r10813, %r10779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10814, 1;
	shr.b32 	%rhs, %r10814, 31;
	add.u32 	%r10815, %lhs, %rhs;
	}
	add.s32 	%r10816, %r10787, %r10815;
	xor.b32  	%r10817, %r10798, %r10799;
	xor.b32  	%r10818, %r10817, %r10811;
	add.s32 	%r10819, %r10816, %r10818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10810, 5;
	shr.b32 	%rhs, %r10810, 27;
	add.u32 	%r10820, %lhs, %rhs;
	}
	add.s32 	%r10821, %r10819, %r10820;
	add.s32 	%r10822, %r10821, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10798, 30;
	shr.b32 	%rhs, %r10798, 2;
	add.u32 	%r10823, %lhs, %rhs;
	}
	xor.b32  	%r10824, %r10659, %r10635;
	xor.b32  	%r10825, %r10824, %r10731;
	xor.b32  	%r10826, %r10825, %r10791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10826, 1;
	shr.b32 	%rhs, %r10826, 31;
	add.u32 	%r10827, %lhs, %rhs;
	}
	add.s32 	%r10828, %r10799, %r10827;
	xor.b32  	%r10829, %r10810, %r10811;
	xor.b32  	%r10830, %r10829, %r10823;
	add.s32 	%r10831, %r10828, %r10830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10822, 5;
	shr.b32 	%rhs, %r10822, 27;
	add.u32 	%r10832, %lhs, %rhs;
	}
	add.s32 	%r10833, %r10831, %r10832;
	add.s32 	%r10834, %r10833, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10810, 30;
	shr.b32 	%rhs, %r10810, 2;
	add.u32 	%r10835, %lhs, %rhs;
	}
	xor.b32  	%r10836, %r10671, %r10647;
	xor.b32  	%r10837, %r10836, %r10743;
	xor.b32  	%r10838, %r10837, %r10803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10838, 1;
	shr.b32 	%rhs, %r10838, 31;
	add.u32 	%r10839, %lhs, %rhs;
	}
	add.s32 	%r10840, %r10811, %r10839;
	xor.b32  	%r10841, %r10822, %r10823;
	xor.b32  	%r10842, %r10841, %r10835;
	add.s32 	%r10843, %r10840, %r10842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10834, 5;
	shr.b32 	%rhs, %r10834, 27;
	add.u32 	%r10844, %lhs, %rhs;
	}
	add.s32 	%r10845, %r10843, %r10844;
	add.s32 	%r10846, %r10845, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10822, 30;
	shr.b32 	%rhs, %r10822, 2;
	add.u32 	%r10847, %lhs, %rhs;
	}
	xor.b32  	%r10848, %r10683, %r10659;
	xor.b32  	%r10849, %r10848, %r10755;
	xor.b32  	%r10850, %r10849, %r10815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10850, 1;
	shr.b32 	%rhs, %r10850, 31;
	add.u32 	%r10851, %lhs, %rhs;
	}
	add.s32 	%r10852, %r10823, %r10851;
	xor.b32  	%r10853, %r10834, %r10835;
	xor.b32  	%r10854, %r10847, %r10834;
	and.b32  	%r10855, %r10854, %r10853;
	xor.b32  	%r10856, %r10855, %r10834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10846, 5;
	shr.b32 	%rhs, %r10846, 27;
	add.u32 	%r10857, %lhs, %rhs;
	}
	add.s32 	%r10858, %r10852, %r10857;
	add.s32 	%r10859, %r10858, %r10856;
	add.s32 	%r10860, %r10859, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10834, 30;
	shr.b32 	%rhs, %r10834, 2;
	add.u32 	%r10861, %lhs, %rhs;
	}
	xor.b32  	%r10862, %r10695, %r10671;
	xor.b32  	%r10863, %r10862, %r10767;
	xor.b32  	%r10864, %r10863, %r10827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10864, 1;
	shr.b32 	%rhs, %r10864, 31;
	add.u32 	%r10865, %lhs, %rhs;
	}
	add.s32 	%r10866, %r10835, %r10865;
	xor.b32  	%r10867, %r10846, %r10847;
	xor.b32  	%r10868, %r10861, %r10846;
	and.b32  	%r10869, %r10868, %r10867;
	xor.b32  	%r10870, %r10869, %r10846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10860, 5;
	shr.b32 	%rhs, %r10860, 27;
	add.u32 	%r10871, %lhs, %rhs;
	}
	add.s32 	%r10872, %r10866, %r10871;
	add.s32 	%r10873, %r10872, %r10870;
	add.s32 	%r10874, %r10873, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10846, 30;
	shr.b32 	%rhs, %r10846, 2;
	add.u32 	%r10875, %lhs, %rhs;
	}
	xor.b32  	%r10876, %r10707, %r10683;
	xor.b32  	%r10877, %r10876, %r10779;
	xor.b32  	%r10878, %r10877, %r10839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10878, 1;
	shr.b32 	%rhs, %r10878, 31;
	add.u32 	%r10879, %lhs, %rhs;
	}
	add.s32 	%r10880, %r10847, %r10879;
	xor.b32  	%r10881, %r10860, %r10861;
	xor.b32  	%r10882, %r10875, %r10860;
	and.b32  	%r10883, %r10882, %r10881;
	xor.b32  	%r10884, %r10883, %r10860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10874, 5;
	shr.b32 	%rhs, %r10874, 27;
	add.u32 	%r10885, %lhs, %rhs;
	}
	add.s32 	%r10886, %r10880, %r10885;
	add.s32 	%r10887, %r10886, %r10884;
	add.s32 	%r10888, %r10887, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10860, 30;
	shr.b32 	%rhs, %r10860, 2;
	add.u32 	%r10889, %lhs, %rhs;
	}
	xor.b32  	%r10890, %r10719, %r10695;
	xor.b32  	%r10891, %r10890, %r10791;
	xor.b32  	%r10892, %r10891, %r10851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10892, 1;
	shr.b32 	%rhs, %r10892, 31;
	add.u32 	%r10893, %lhs, %rhs;
	}
	add.s32 	%r10894, %r10861, %r10893;
	xor.b32  	%r10895, %r10874, %r10875;
	xor.b32  	%r10896, %r10889, %r10874;
	and.b32  	%r10897, %r10896, %r10895;
	xor.b32  	%r10898, %r10897, %r10874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10888, 5;
	shr.b32 	%rhs, %r10888, 27;
	add.u32 	%r10899, %lhs, %rhs;
	}
	add.s32 	%r10900, %r10894, %r10899;
	add.s32 	%r10901, %r10900, %r10898;
	add.s32 	%r10902, %r10901, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10874, 30;
	shr.b32 	%rhs, %r10874, 2;
	add.u32 	%r10903, %lhs, %rhs;
	}
	xor.b32  	%r10904, %r10731, %r10707;
	xor.b32  	%r10905, %r10904, %r10803;
	xor.b32  	%r10906, %r10905, %r10865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10906, 1;
	shr.b32 	%rhs, %r10906, 31;
	add.u32 	%r10907, %lhs, %rhs;
	}
	add.s32 	%r10908, %r10875, %r10907;
	xor.b32  	%r10909, %r10888, %r10889;
	xor.b32  	%r10910, %r10903, %r10888;
	and.b32  	%r10911, %r10910, %r10909;
	xor.b32  	%r10912, %r10911, %r10888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10902, 5;
	shr.b32 	%rhs, %r10902, 27;
	add.u32 	%r10913, %lhs, %rhs;
	}
	add.s32 	%r10914, %r10908, %r10913;
	add.s32 	%r10915, %r10914, %r10912;
	add.s32 	%r10916, %r10915, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10888, 30;
	shr.b32 	%rhs, %r10888, 2;
	add.u32 	%r10917, %lhs, %rhs;
	}
	xor.b32  	%r10918, %r10743, %r10719;
	xor.b32  	%r10919, %r10918, %r10815;
	xor.b32  	%r10920, %r10919, %r10879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10920, 1;
	shr.b32 	%rhs, %r10920, 31;
	add.u32 	%r10921, %lhs, %rhs;
	}
	add.s32 	%r10922, %r10889, %r10921;
	xor.b32  	%r10923, %r10902, %r10903;
	xor.b32  	%r10924, %r10917, %r10902;
	and.b32  	%r10925, %r10924, %r10923;
	xor.b32  	%r10926, %r10925, %r10902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10916, 5;
	shr.b32 	%rhs, %r10916, 27;
	add.u32 	%r10927, %lhs, %rhs;
	}
	add.s32 	%r10928, %r10922, %r10927;
	add.s32 	%r10929, %r10928, %r10926;
	add.s32 	%r10930, %r10929, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10902, 30;
	shr.b32 	%rhs, %r10902, 2;
	add.u32 	%r10931, %lhs, %rhs;
	}
	xor.b32  	%r10932, %r10755, %r10731;
	xor.b32  	%r10933, %r10932, %r10827;
	xor.b32  	%r10934, %r10933, %r10893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10934, 1;
	shr.b32 	%rhs, %r10934, 31;
	add.u32 	%r10935, %lhs, %rhs;
	}
	add.s32 	%r10936, %r10903, %r10935;
	xor.b32  	%r10937, %r10916, %r10917;
	xor.b32  	%r10938, %r10931, %r10916;
	and.b32  	%r10939, %r10938, %r10937;
	xor.b32  	%r10940, %r10939, %r10916;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10930, 5;
	shr.b32 	%rhs, %r10930, 27;
	add.u32 	%r10941, %lhs, %rhs;
	}
	add.s32 	%r10942, %r10936, %r10941;
	add.s32 	%r10943, %r10942, %r10940;
	add.s32 	%r10944, %r10943, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10916, 30;
	shr.b32 	%rhs, %r10916, 2;
	add.u32 	%r10945, %lhs, %rhs;
	}
	xor.b32  	%r10946, %r10767, %r10743;
	xor.b32  	%r10947, %r10946, %r10839;
	xor.b32  	%r10948, %r10947, %r10907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10948, 1;
	shr.b32 	%rhs, %r10948, 31;
	add.u32 	%r10949, %lhs, %rhs;
	}
	add.s32 	%r10950, %r10917, %r10949;
	xor.b32  	%r10951, %r10930, %r10931;
	xor.b32  	%r10952, %r10945, %r10930;
	and.b32  	%r10953, %r10952, %r10951;
	xor.b32  	%r10954, %r10953, %r10930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10944, 5;
	shr.b32 	%rhs, %r10944, 27;
	add.u32 	%r10955, %lhs, %rhs;
	}
	add.s32 	%r10956, %r10950, %r10955;
	add.s32 	%r10957, %r10956, %r10954;
	add.s32 	%r10958, %r10957, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10930, 30;
	shr.b32 	%rhs, %r10930, 2;
	add.u32 	%r10959, %lhs, %rhs;
	}
	xor.b32  	%r10960, %r10779, %r10755;
	xor.b32  	%r10961, %r10960, %r10851;
	xor.b32  	%r10962, %r10961, %r10921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10962, 1;
	shr.b32 	%rhs, %r10962, 31;
	add.u32 	%r10963, %lhs, %rhs;
	}
	add.s32 	%r10964, %r10931, %r10963;
	xor.b32  	%r10965, %r10944, %r10945;
	xor.b32  	%r10966, %r10959, %r10944;
	and.b32  	%r10967, %r10966, %r10965;
	xor.b32  	%r10968, %r10967, %r10944;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10958, 5;
	shr.b32 	%rhs, %r10958, 27;
	add.u32 	%r10969, %lhs, %rhs;
	}
	add.s32 	%r10970, %r10964, %r10969;
	add.s32 	%r10971, %r10970, %r10968;
	add.s32 	%r10972, %r10971, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10944, 30;
	shr.b32 	%rhs, %r10944, 2;
	add.u32 	%r10973, %lhs, %rhs;
	}
	xor.b32  	%r10974, %r10791, %r10767;
	xor.b32  	%r10975, %r10974, %r10865;
	xor.b32  	%r10976, %r10975, %r10935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10976, 1;
	shr.b32 	%rhs, %r10976, 31;
	add.u32 	%r10977, %lhs, %rhs;
	}
	add.s32 	%r10978, %r10945, %r10977;
	xor.b32  	%r10979, %r10958, %r10959;
	xor.b32  	%r10980, %r10973, %r10958;
	and.b32  	%r10981, %r10980, %r10979;
	xor.b32  	%r10982, %r10981, %r10958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10972, 5;
	shr.b32 	%rhs, %r10972, 27;
	add.u32 	%r10983, %lhs, %rhs;
	}
	add.s32 	%r10984, %r10978, %r10983;
	add.s32 	%r10985, %r10984, %r10982;
	add.s32 	%r10986, %r10985, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10958, 30;
	shr.b32 	%rhs, %r10958, 2;
	add.u32 	%r10987, %lhs, %rhs;
	}
	xor.b32  	%r10988, %r10803, %r10779;
	xor.b32  	%r10989, %r10988, %r10879;
	xor.b32  	%r10990, %r10989, %r10949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10990, 1;
	shr.b32 	%rhs, %r10990, 31;
	add.u32 	%r10991, %lhs, %rhs;
	}
	add.s32 	%r10992, %r10959, %r10991;
	xor.b32  	%r10993, %r10972, %r10973;
	xor.b32  	%r10994, %r10987, %r10972;
	and.b32  	%r10995, %r10994, %r10993;
	xor.b32  	%r10996, %r10995, %r10972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10986, 5;
	shr.b32 	%rhs, %r10986, 27;
	add.u32 	%r10997, %lhs, %rhs;
	}
	add.s32 	%r10998, %r10992, %r10997;
	add.s32 	%r10999, %r10998, %r10996;
	add.s32 	%r11000, %r10999, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10972, 30;
	shr.b32 	%rhs, %r10972, 2;
	add.u32 	%r11001, %lhs, %rhs;
	}
	xor.b32  	%r11002, %r10815, %r10791;
	xor.b32  	%r11003, %r11002, %r10893;
	xor.b32  	%r11004, %r11003, %r10963;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11004, 1;
	shr.b32 	%rhs, %r11004, 31;
	add.u32 	%r11005, %lhs, %rhs;
	}
	add.s32 	%r11006, %r10973, %r11005;
	xor.b32  	%r11007, %r10986, %r10987;
	xor.b32  	%r11008, %r11001, %r10986;
	and.b32  	%r11009, %r11008, %r11007;
	xor.b32  	%r11010, %r11009, %r10986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11000, 5;
	shr.b32 	%rhs, %r11000, 27;
	add.u32 	%r11011, %lhs, %rhs;
	}
	add.s32 	%r11012, %r11006, %r11011;
	add.s32 	%r11013, %r11012, %r11010;
	add.s32 	%r11014, %r11013, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10986, 30;
	shr.b32 	%rhs, %r10986, 2;
	add.u32 	%r11015, %lhs, %rhs;
	}
	xor.b32  	%r11016, %r10827, %r10803;
	xor.b32  	%r11017, %r11016, %r10907;
	xor.b32  	%r11018, %r11017, %r10977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11018, 1;
	shr.b32 	%rhs, %r11018, 31;
	add.u32 	%r11019, %lhs, %rhs;
	}
	add.s32 	%r11020, %r10987, %r11019;
	xor.b32  	%r11021, %r11000, %r11001;
	xor.b32  	%r11022, %r11015, %r11000;
	and.b32  	%r11023, %r11022, %r11021;
	xor.b32  	%r11024, %r11023, %r11000;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11014, 5;
	shr.b32 	%rhs, %r11014, 27;
	add.u32 	%r11025, %lhs, %rhs;
	}
	add.s32 	%r11026, %r11020, %r11025;
	add.s32 	%r11027, %r11026, %r11024;
	add.s32 	%r11028, %r11027, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11000, 30;
	shr.b32 	%rhs, %r11000, 2;
	add.u32 	%r11029, %lhs, %rhs;
	}
	xor.b32  	%r11030, %r10839, %r10815;
	xor.b32  	%r11031, %r11030, %r10921;
	xor.b32  	%r11032, %r11031, %r10991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11032, 1;
	shr.b32 	%rhs, %r11032, 31;
	add.u32 	%r11033, %lhs, %rhs;
	}
	add.s32 	%r11034, %r11001, %r11033;
	xor.b32  	%r11035, %r11014, %r11015;
	xor.b32  	%r11036, %r11029, %r11014;
	and.b32  	%r11037, %r11036, %r11035;
	xor.b32  	%r11038, %r11037, %r11014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11028, 5;
	shr.b32 	%rhs, %r11028, 27;
	add.u32 	%r11039, %lhs, %rhs;
	}
	add.s32 	%r11040, %r11034, %r11039;
	add.s32 	%r11041, %r11040, %r11038;
	add.s32 	%r11042, %r11041, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11014, 30;
	shr.b32 	%rhs, %r11014, 2;
	add.u32 	%r11043, %lhs, %rhs;
	}
	xor.b32  	%r11044, %r10851, %r10827;
	xor.b32  	%r11045, %r11044, %r10935;
	xor.b32  	%r11046, %r11045, %r11005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11046, 1;
	shr.b32 	%rhs, %r11046, 31;
	add.u32 	%r11047, %lhs, %rhs;
	}
	add.s32 	%r11048, %r11015, %r11047;
	xor.b32  	%r11049, %r11028, %r11029;
	xor.b32  	%r11050, %r11043, %r11028;
	and.b32  	%r11051, %r11050, %r11049;
	xor.b32  	%r11052, %r11051, %r11028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11042, 5;
	shr.b32 	%rhs, %r11042, 27;
	add.u32 	%r11053, %lhs, %rhs;
	}
	add.s32 	%r11054, %r11048, %r11053;
	add.s32 	%r11055, %r11054, %r11052;
	add.s32 	%r11056, %r11055, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11028, 30;
	shr.b32 	%rhs, %r11028, 2;
	add.u32 	%r11057, %lhs, %rhs;
	}
	xor.b32  	%r11058, %r10865, %r10839;
	xor.b32  	%r11059, %r11058, %r10949;
	xor.b32  	%r11060, %r11059, %r11019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11060, 1;
	shr.b32 	%rhs, %r11060, 31;
	add.u32 	%r11061, %lhs, %rhs;
	}
	add.s32 	%r11062, %r11029, %r11061;
	xor.b32  	%r11063, %r11042, %r11043;
	xor.b32  	%r11064, %r11057, %r11042;
	and.b32  	%r11065, %r11064, %r11063;
	xor.b32  	%r11066, %r11065, %r11042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11056, 5;
	shr.b32 	%rhs, %r11056, 27;
	add.u32 	%r11067, %lhs, %rhs;
	}
	add.s32 	%r11068, %r11062, %r11067;
	add.s32 	%r11069, %r11068, %r11066;
	add.s32 	%r11070, %r11069, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11042, 30;
	shr.b32 	%rhs, %r11042, 2;
	add.u32 	%r11071, %lhs, %rhs;
	}
	xor.b32  	%r11072, %r10879, %r10851;
	xor.b32  	%r11073, %r11072, %r10963;
	xor.b32  	%r11074, %r11073, %r11033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11074, 1;
	shr.b32 	%rhs, %r11074, 31;
	add.u32 	%r11075, %lhs, %rhs;
	}
	add.s32 	%r11076, %r11043, %r11075;
	xor.b32  	%r11077, %r11056, %r11057;
	xor.b32  	%r11078, %r11071, %r11056;
	and.b32  	%r11079, %r11078, %r11077;
	xor.b32  	%r11080, %r11079, %r11056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11070, 5;
	shr.b32 	%rhs, %r11070, 27;
	add.u32 	%r11081, %lhs, %rhs;
	}
	add.s32 	%r11082, %r11076, %r11081;
	add.s32 	%r11083, %r11082, %r11080;
	add.s32 	%r11084, %r11083, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11056, 30;
	shr.b32 	%rhs, %r11056, 2;
	add.u32 	%r11085, %lhs, %rhs;
	}
	xor.b32  	%r11086, %r10893, %r10865;
	xor.b32  	%r11087, %r11086, %r10977;
	xor.b32  	%r11088, %r11087, %r11047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11088, 1;
	shr.b32 	%rhs, %r11088, 31;
	add.u32 	%r11089, %lhs, %rhs;
	}
	add.s32 	%r11090, %r11057, %r11089;
	xor.b32  	%r11091, %r11070, %r11071;
	xor.b32  	%r11092, %r11085, %r11070;
	and.b32  	%r11093, %r11092, %r11091;
	xor.b32  	%r11094, %r11093, %r11070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11084, 5;
	shr.b32 	%rhs, %r11084, 27;
	add.u32 	%r11095, %lhs, %rhs;
	}
	add.s32 	%r11096, %r11090, %r11095;
	add.s32 	%r11097, %r11096, %r11094;
	add.s32 	%r11098, %r11097, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11070, 30;
	shr.b32 	%rhs, %r11070, 2;
	add.u32 	%r11099, %lhs, %rhs;
	}
	xor.b32  	%r11100, %r10907, %r10879;
	xor.b32  	%r11101, %r11100, %r10991;
	xor.b32  	%r11102, %r11101, %r11061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11102, 1;
	shr.b32 	%rhs, %r11102, 31;
	add.u32 	%r11103, %lhs, %rhs;
	}
	add.s32 	%r11104, %r11071, %r11103;
	xor.b32  	%r11105, %r11084, %r11085;
	xor.b32  	%r11106, %r11099, %r11084;
	and.b32  	%r11107, %r11106, %r11105;
	xor.b32  	%r11108, %r11107, %r11084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11098, 5;
	shr.b32 	%rhs, %r11098, 27;
	add.u32 	%r11109, %lhs, %rhs;
	}
	add.s32 	%r11110, %r11104, %r11109;
	add.s32 	%r11111, %r11110, %r11108;
	add.s32 	%r11112, %r11111, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11084, 30;
	shr.b32 	%rhs, %r11084, 2;
	add.u32 	%r11113, %lhs, %rhs;
	}
	xor.b32  	%r11114, %r10921, %r10893;
	xor.b32  	%r11115, %r11114, %r11005;
	xor.b32  	%r11116, %r11115, %r11075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11116, 1;
	shr.b32 	%rhs, %r11116, 31;
	add.u32 	%r11117, %lhs, %rhs;
	}
	add.s32 	%r11118, %r11085, %r11117;
	xor.b32  	%r11119, %r11098, %r11099;
	xor.b32  	%r11120, %r11113, %r11098;
	and.b32  	%r11121, %r11120, %r11119;
	xor.b32  	%r11122, %r11121, %r11098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11112, 5;
	shr.b32 	%rhs, %r11112, 27;
	add.u32 	%r11123, %lhs, %rhs;
	}
	add.s32 	%r11124, %r11118, %r11123;
	add.s32 	%r11125, %r11124, %r11122;
	add.s32 	%r11126, %r11125, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11098, 30;
	shr.b32 	%rhs, %r11098, 2;
	add.u32 	%r11127, %lhs, %rhs;
	}
	xor.b32  	%r11128, %r10935, %r10907;
	xor.b32  	%r11129, %r11128, %r11019;
	xor.b32  	%r11130, %r11129, %r11089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11130, 1;
	shr.b32 	%rhs, %r11130, 31;
	add.u32 	%r11131, %lhs, %rhs;
	}
	add.s32 	%r11132, %r11099, %r11131;
	xor.b32  	%r11133, %r11112, %r11113;
	xor.b32  	%r11134, %r11133, %r11127;
	add.s32 	%r11135, %r11132, %r11134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11126, 5;
	shr.b32 	%rhs, %r11126, 27;
	add.u32 	%r11136, %lhs, %rhs;
	}
	add.s32 	%r11137, %r11135, %r11136;
	add.s32 	%r11138, %r11137, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11112, 30;
	shr.b32 	%rhs, %r11112, 2;
	add.u32 	%r11139, %lhs, %rhs;
	}
	xor.b32  	%r11140, %r10949, %r10921;
	xor.b32  	%r11141, %r11140, %r11033;
	xor.b32  	%r11142, %r11141, %r11103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11142, 1;
	shr.b32 	%rhs, %r11142, 31;
	add.u32 	%r11143, %lhs, %rhs;
	}
	add.s32 	%r11144, %r11113, %r11143;
	xor.b32  	%r11145, %r11126, %r11127;
	xor.b32  	%r11146, %r11145, %r11139;
	add.s32 	%r11147, %r11144, %r11146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11138, 5;
	shr.b32 	%rhs, %r11138, 27;
	add.u32 	%r11148, %lhs, %rhs;
	}
	add.s32 	%r11149, %r11147, %r11148;
	add.s32 	%r11150, %r11149, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11126, 30;
	shr.b32 	%rhs, %r11126, 2;
	add.u32 	%r11151, %lhs, %rhs;
	}
	xor.b32  	%r11152, %r10963, %r10935;
	xor.b32  	%r11153, %r11152, %r11047;
	xor.b32  	%r11154, %r11153, %r11117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11154, 1;
	shr.b32 	%rhs, %r11154, 31;
	add.u32 	%r11155, %lhs, %rhs;
	}
	add.s32 	%r11156, %r11127, %r11155;
	xor.b32  	%r11157, %r11138, %r11139;
	xor.b32  	%r11158, %r11157, %r11151;
	add.s32 	%r11159, %r11156, %r11158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11150, 5;
	shr.b32 	%rhs, %r11150, 27;
	add.u32 	%r11160, %lhs, %rhs;
	}
	add.s32 	%r11161, %r11159, %r11160;
	add.s32 	%r11162, %r11161, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11138, 30;
	shr.b32 	%rhs, %r11138, 2;
	add.u32 	%r11163, %lhs, %rhs;
	}
	xor.b32  	%r11164, %r10977, %r10949;
	xor.b32  	%r11165, %r11164, %r11061;
	xor.b32  	%r11166, %r11165, %r11131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11166, 1;
	shr.b32 	%rhs, %r11166, 31;
	add.u32 	%r11167, %lhs, %rhs;
	}
	add.s32 	%r11168, %r11139, %r11167;
	xor.b32  	%r11169, %r11150, %r11151;
	xor.b32  	%r11170, %r11169, %r11163;
	add.s32 	%r11171, %r11168, %r11170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11162, 5;
	shr.b32 	%rhs, %r11162, 27;
	add.u32 	%r11172, %lhs, %rhs;
	}
	add.s32 	%r11173, %r11171, %r11172;
	add.s32 	%r11174, %r11173, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11150, 30;
	shr.b32 	%rhs, %r11150, 2;
	add.u32 	%r11175, %lhs, %rhs;
	}
	xor.b32  	%r11176, %r10991, %r10963;
	xor.b32  	%r11177, %r11176, %r11075;
	xor.b32  	%r11178, %r11177, %r11143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11178, 1;
	shr.b32 	%rhs, %r11178, 31;
	add.u32 	%r11179, %lhs, %rhs;
	}
	add.s32 	%r11180, %r11151, %r11179;
	xor.b32  	%r11181, %r11162, %r11163;
	xor.b32  	%r11182, %r11181, %r11175;
	add.s32 	%r11183, %r11180, %r11182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11174, 5;
	shr.b32 	%rhs, %r11174, 27;
	add.u32 	%r11184, %lhs, %rhs;
	}
	add.s32 	%r11185, %r11183, %r11184;
	add.s32 	%r11186, %r11185, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11162, 30;
	shr.b32 	%rhs, %r11162, 2;
	add.u32 	%r11187, %lhs, %rhs;
	}
	xor.b32  	%r11188, %r11005, %r10977;
	xor.b32  	%r11189, %r11188, %r11089;
	xor.b32  	%r11190, %r11189, %r11155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11190, 1;
	shr.b32 	%rhs, %r11190, 31;
	add.u32 	%r11191, %lhs, %rhs;
	}
	add.s32 	%r11192, %r11163, %r11191;
	xor.b32  	%r11193, %r11174, %r11175;
	xor.b32  	%r11194, %r11193, %r11187;
	add.s32 	%r11195, %r11192, %r11194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11186, 5;
	shr.b32 	%rhs, %r11186, 27;
	add.u32 	%r11196, %lhs, %rhs;
	}
	add.s32 	%r11197, %r11195, %r11196;
	add.s32 	%r11198, %r11197, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11174, 30;
	shr.b32 	%rhs, %r11174, 2;
	add.u32 	%r11199, %lhs, %rhs;
	}
	xor.b32  	%r11200, %r11019, %r10991;
	xor.b32  	%r11201, %r11200, %r11103;
	xor.b32  	%r11202, %r11201, %r11167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11202, 1;
	shr.b32 	%rhs, %r11202, 31;
	add.u32 	%r11203, %lhs, %rhs;
	}
	add.s32 	%r11204, %r11175, %r11203;
	xor.b32  	%r11205, %r11186, %r11187;
	xor.b32  	%r11206, %r11205, %r11199;
	add.s32 	%r11207, %r11204, %r11206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11198, 5;
	shr.b32 	%rhs, %r11198, 27;
	add.u32 	%r11208, %lhs, %rhs;
	}
	add.s32 	%r11209, %r11207, %r11208;
	add.s32 	%r11210, %r11209, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11186, 30;
	shr.b32 	%rhs, %r11186, 2;
	add.u32 	%r11211, %lhs, %rhs;
	}
	xor.b32  	%r11212, %r11033, %r11005;
	xor.b32  	%r11213, %r11212, %r11117;
	xor.b32  	%r11214, %r11213, %r11179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11214, 1;
	shr.b32 	%rhs, %r11214, 31;
	add.u32 	%r11215, %lhs, %rhs;
	}
	add.s32 	%r11216, %r11187, %r11215;
	xor.b32  	%r11217, %r11198, %r11199;
	xor.b32  	%r11218, %r11217, %r11211;
	add.s32 	%r11219, %r11216, %r11218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11210, 5;
	shr.b32 	%rhs, %r11210, 27;
	add.u32 	%r11220, %lhs, %rhs;
	}
	add.s32 	%r11221, %r11219, %r11220;
	add.s32 	%r11222, %r11221, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11198, 30;
	shr.b32 	%rhs, %r11198, 2;
	add.u32 	%r11223, %lhs, %rhs;
	}
	xor.b32  	%r11224, %r11047, %r11019;
	xor.b32  	%r11225, %r11224, %r11131;
	xor.b32  	%r11226, %r11225, %r11191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11226, 1;
	shr.b32 	%rhs, %r11226, 31;
	add.u32 	%r11227, %lhs, %rhs;
	}
	add.s32 	%r11228, %r11199, %r11227;
	xor.b32  	%r11229, %r11210, %r11211;
	xor.b32  	%r11230, %r11229, %r11223;
	add.s32 	%r11231, %r11228, %r11230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11222, 5;
	shr.b32 	%rhs, %r11222, 27;
	add.u32 	%r11232, %lhs, %rhs;
	}
	add.s32 	%r11233, %r11231, %r11232;
	add.s32 	%r11234, %r11233, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11210, 30;
	shr.b32 	%rhs, %r11210, 2;
	add.u32 	%r11235, %lhs, %rhs;
	}
	xor.b32  	%r11236, %r11061, %r11033;
	xor.b32  	%r11237, %r11236, %r11143;
	xor.b32  	%r11238, %r11237, %r11203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11238, 1;
	shr.b32 	%rhs, %r11238, 31;
	add.u32 	%r11239, %lhs, %rhs;
	}
	add.s32 	%r11240, %r11211, %r11239;
	xor.b32  	%r11241, %r11222, %r11223;
	xor.b32  	%r11242, %r11241, %r11235;
	add.s32 	%r11243, %r11240, %r11242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11234, 5;
	shr.b32 	%rhs, %r11234, 27;
	add.u32 	%r11244, %lhs, %rhs;
	}
	add.s32 	%r11245, %r11243, %r11244;
	add.s32 	%r11246, %r11245, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11222, 30;
	shr.b32 	%rhs, %r11222, 2;
	add.u32 	%r11247, %lhs, %rhs;
	}
	xor.b32  	%r11248, %r11075, %r11047;
	xor.b32  	%r11249, %r11248, %r11155;
	xor.b32  	%r11250, %r11249, %r11215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11250, 1;
	shr.b32 	%rhs, %r11250, 31;
	add.u32 	%r11251, %lhs, %rhs;
	}
	add.s32 	%r11252, %r11223, %r11251;
	xor.b32  	%r11253, %r11234, %r11235;
	xor.b32  	%r11254, %r11253, %r11247;
	add.s32 	%r11255, %r11252, %r11254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11246, 5;
	shr.b32 	%rhs, %r11246, 27;
	add.u32 	%r11256, %lhs, %rhs;
	}
	add.s32 	%r11257, %r11255, %r11256;
	add.s32 	%r11258, %r11257, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11234, 30;
	shr.b32 	%rhs, %r11234, 2;
	add.u32 	%r11259, %lhs, %rhs;
	}
	xor.b32  	%r11260, %r11089, %r11061;
	xor.b32  	%r11261, %r11260, %r11167;
	xor.b32  	%r11262, %r11261, %r11227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11262, 1;
	shr.b32 	%rhs, %r11262, 31;
	add.u32 	%r11263, %lhs, %rhs;
	}
	add.s32 	%r11264, %r11235, %r11263;
	xor.b32  	%r11265, %r11246, %r11247;
	xor.b32  	%r11266, %r11265, %r11259;
	add.s32 	%r11267, %r11264, %r11266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11258, 5;
	shr.b32 	%rhs, %r11258, 27;
	add.u32 	%r11268, %lhs, %rhs;
	}
	add.s32 	%r11269, %r11267, %r11268;
	add.s32 	%r11270, %r11269, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11246, 30;
	shr.b32 	%rhs, %r11246, 2;
	add.u32 	%r11271, %lhs, %rhs;
	}
	xor.b32  	%r11272, %r11103, %r11075;
	xor.b32  	%r11273, %r11272, %r11179;
	xor.b32  	%r11274, %r11273, %r11239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11274, 1;
	shr.b32 	%rhs, %r11274, 31;
	add.u32 	%r11275, %lhs, %rhs;
	}
	add.s32 	%r11276, %r11247, %r11275;
	xor.b32  	%r11277, %r11258, %r11259;
	xor.b32  	%r11278, %r11277, %r11271;
	add.s32 	%r11279, %r11276, %r11278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11270, 5;
	shr.b32 	%rhs, %r11270, 27;
	add.u32 	%r11280, %lhs, %rhs;
	}
	add.s32 	%r11281, %r11279, %r11280;
	add.s32 	%r11282, %r11281, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11258, 30;
	shr.b32 	%rhs, %r11258, 2;
	add.u32 	%r11283, %lhs, %rhs;
	}
	xor.b32  	%r11284, %r11117, %r11089;
	xor.b32  	%r11285, %r11284, %r11191;
	xor.b32  	%r11286, %r11285, %r11251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11286, 1;
	shr.b32 	%rhs, %r11286, 31;
	add.u32 	%r11287, %lhs, %rhs;
	}
	add.s32 	%r11288, %r11259, %r11287;
	xor.b32  	%r11289, %r11270, %r11271;
	xor.b32  	%r11290, %r11289, %r11283;
	add.s32 	%r11291, %r11288, %r11290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11282, 5;
	shr.b32 	%rhs, %r11282, 27;
	add.u32 	%r11292, %lhs, %rhs;
	}
	add.s32 	%r11293, %r11291, %r11292;
	add.s32 	%r11294, %r11293, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11270, 30;
	shr.b32 	%rhs, %r11270, 2;
	add.u32 	%r11295, %lhs, %rhs;
	}
	xor.b32  	%r11296, %r11131, %r11103;
	xor.b32  	%r11297, %r11296, %r11203;
	xor.b32  	%r11298, %r11297, %r11263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11298, 1;
	shr.b32 	%rhs, %r11298, 31;
	add.u32 	%r11299, %lhs, %rhs;
	}
	add.s32 	%r11300, %r11271, %r11299;
	xor.b32  	%r11301, %r11282, %r11283;
	xor.b32  	%r11302, %r11301, %r11295;
	add.s32 	%r11303, %r11300, %r11302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11294, 5;
	shr.b32 	%rhs, %r11294, 27;
	add.u32 	%r11304, %lhs, %rhs;
	}
	add.s32 	%r11305, %r11303, %r11304;
	add.s32 	%r11306, %r11305, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11282, 30;
	shr.b32 	%rhs, %r11282, 2;
	add.u32 	%r11307, %lhs, %rhs;
	}
	xor.b32  	%r11308, %r11143, %r11117;
	xor.b32  	%r11309, %r11308, %r11215;
	xor.b32  	%r11310, %r11309, %r11275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11310, 1;
	shr.b32 	%rhs, %r11310, 31;
	add.u32 	%r11311, %lhs, %rhs;
	}
	add.s32 	%r11312, %r11283, %r11311;
	xor.b32  	%r11313, %r11294, %r11295;
	xor.b32  	%r11314, %r11313, %r11307;
	add.s32 	%r11315, %r11312, %r11314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11306, 5;
	shr.b32 	%rhs, %r11306, 27;
	add.u32 	%r11316, %lhs, %rhs;
	}
	add.s32 	%r11317, %r11315, %r11316;
	add.s32 	%r11318, %r11317, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11294, 30;
	shr.b32 	%rhs, %r11294, 2;
	add.u32 	%r11319, %lhs, %rhs;
	}
	xor.b32  	%r11320, %r11155, %r11131;
	xor.b32  	%r11321, %r11320, %r11227;
	xor.b32  	%r11322, %r11321, %r11287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11322, 1;
	shr.b32 	%rhs, %r11322, 31;
	add.u32 	%r11323, %lhs, %rhs;
	}
	add.s32 	%r11324, %r11295, %r11323;
	xor.b32  	%r11325, %r11306, %r11307;
	xor.b32  	%r11326, %r11325, %r11319;
	add.s32 	%r11327, %r11324, %r11326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11318, 5;
	shr.b32 	%rhs, %r11318, 27;
	add.u32 	%r11328, %lhs, %rhs;
	}
	add.s32 	%r11329, %r11327, %r11328;
	add.s32 	%r11330, %r11329, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11306, 30;
	shr.b32 	%rhs, %r11306, 2;
	add.u32 	%r11331, %lhs, %rhs;
	}
	xor.b32  	%r11332, %r11167, %r11143;
	xor.b32  	%r11333, %r11332, %r11239;
	xor.b32  	%r11334, %r11333, %r11299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11334, 1;
	shr.b32 	%rhs, %r11334, 31;
	add.u32 	%r11335, %lhs, %rhs;
	}
	add.s32 	%r11336, %r11307, %r11335;
	xor.b32  	%r11337, %r11318, %r11319;
	xor.b32  	%r11338, %r11337, %r11331;
	add.s32 	%r11339, %r11336, %r11338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11330, 5;
	shr.b32 	%rhs, %r11330, 27;
	add.u32 	%r11340, %lhs, %rhs;
	}
	add.s32 	%r11341, %r11339, %r11340;
	add.s32 	%r11342, %r11341, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11318, 30;
	shr.b32 	%rhs, %r11318, 2;
	add.u32 	%r11343, %lhs, %rhs;
	}
	xor.b32  	%r11344, %r11179, %r11155;
	xor.b32  	%r11345, %r11344, %r11251;
	xor.b32  	%r11346, %r11345, %r11311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11346, 1;
	shr.b32 	%rhs, %r11346, 31;
	add.u32 	%r11347, %lhs, %rhs;
	}
	add.s32 	%r11348, %r11319, %r11347;
	xor.b32  	%r11349, %r11330, %r11331;
	xor.b32  	%r11350, %r11349, %r11343;
	add.s32 	%r11351, %r11348, %r11350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11342, 5;
	shr.b32 	%rhs, %r11342, 27;
	add.u32 	%r11352, %lhs, %rhs;
	}
	add.s32 	%r11353, %r11351, %r11352;
	add.s32 	%r11354, %r11353, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11330, 30;
	shr.b32 	%rhs, %r11330, 2;
	add.u32 	%r11355, %lhs, %rhs;
	}
	xor.b32  	%r11356, %r11191, %r11167;
	xor.b32  	%r11357, %r11356, %r11263;
	xor.b32  	%r11358, %r11357, %r11323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11358, 1;
	shr.b32 	%rhs, %r11358, 31;
	add.u32 	%r11359, %lhs, %rhs;
	}
	xor.b32  	%r11360, %r11342, %r11343;
	xor.b32  	%r11361, %r11360, %r11355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11354, 5;
	shr.b32 	%rhs, %r11354, 27;
	add.u32 	%r11362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11342, 30;
	shr.b32 	%rhs, %r11342, 2;
	add.u32 	%r11363, %lhs, %rhs;
	}
	add.s32 	%r11364, %r11331, %r11359;
	add.s32 	%r11365, %r11364, %r11361;
	add.s32 	%r11366, %r11365, %r11362;
	add.s32 	%r11367, %r11366, 833086679;
	add.s32 	%r11368, %r11353, -1171231393;
	add.s32 	%r11369, %r11363, -1732584194;
	add.s32 	%r11370, %r11355, 271733878;
	// inline asm
	prmt.b32 %r4664, %r4758, %r4662, %r4759;
	// inline asm
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10399, 30;
	shr.b32 	%rhs, %r10399, 2;
	add.u32 	%r11371, %lhs, %rhs;
	}
	xor.b32  	%r11372, %r10260, %r10236;
	xor.b32  	%r11373, %r11372, %r10332;
	xor.b32  	%r11374, %r11373, %r10392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11374, 1;
	shr.b32 	%rhs, %r11374, 31;
	add.u32 	%r11375, %lhs, %rhs;
	}
	add.s32 	%r11376, %r10400, %r11375;
	xor.b32  	%r11377, %r10411, %r10412;
	xor.b32  	%r11378, %r11377, %r11371;
	add.s32 	%r11379, %r11376, %r11378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10423, 5;
	shr.b32 	%rhs, %r10423, 27;
	add.u32 	%r11380, %lhs, %rhs;
	}
	add.s32 	%r11381, %r11379, %r11380;
	add.s32 	%r11382, %r11381, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10411, 30;
	shr.b32 	%rhs, %r10411, 2;
	add.u32 	%r11383, %lhs, %rhs;
	}
	xor.b32  	%r11384, %r10272, %r10248;
	xor.b32  	%r11385, %r11384, %r10344;
	xor.b32  	%r11386, %r11385, %r10404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11386, 1;
	shr.b32 	%rhs, %r11386, 31;
	add.u32 	%r11387, %lhs, %rhs;
	}
	add.s32 	%r11388, %r10412, %r11387;
	xor.b32  	%r11389, %r10423, %r11371;
	xor.b32  	%r11390, %r11389, %r11383;
	add.s32 	%r11391, %r11388, %r11390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11382, 5;
	shr.b32 	%rhs, %r11382, 27;
	add.u32 	%r11392, %lhs, %rhs;
	}
	add.s32 	%r11393, %r11391, %r11392;
	add.s32 	%r11394, %r11393, -899497514;
	xor.b32  	%r11395, %r10284, %r10260;
	xor.b32  	%r11396, %r11395, %r10356;
	xor.b32  	%r11397, %r11396, %r10416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11397, 1;
	shr.b32 	%rhs, %r11397, 31;
	add.u32 	%r11398, %lhs, %rhs;
	}
	add.s32 	%r11399, %r11371, %r11398;
	xor.b32  	%r11400, %r11382, %r11383;
	xor.b32  	%r11401, %r11400, %r10424;
	add.s32 	%r11402, %r11399, %r11401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11394, 5;
	shr.b32 	%rhs, %r11394, 27;
	add.u32 	%r11403, %lhs, %rhs;
	}
	add.s32 	%r11404, %r11402, %r11403;
	add.s32 	%r11405, %r11404, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11382, 30;
	shr.b32 	%rhs, %r11382, 2;
	add.u32 	%r11406, %lhs, %rhs;
	}
	xor.b32  	%r11407, %r10296, %r10272;
	xor.b32  	%r11408, %r11407, %r10368;
	xor.b32  	%r11409, %r11408, %r11375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11409, 1;
	shr.b32 	%rhs, %r11409, 31;
	add.u32 	%r11410, %lhs, %rhs;
	}
	xor.b32  	%r11411, %r11394, %r10424;
	xor.b32  	%r11412, %r11411, %r11406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11405, 5;
	shr.b32 	%rhs, %r11405, 27;
	add.u32 	%r11413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11394, 30;
	shr.b32 	%rhs, %r11394, 2;
	add.u32 	%r11414, %lhs, %rhs;
	}
	add.s32 	%r11415, %r9512, %r11383;
	add.s32 	%r11416, %r11415, %r11410;
	add.s32 	%r11417, %r11416, %r11412;
	add.s32 	%r11418, %r11417, %r11413;
	add.s32 	%r11419, %r11418, -899497514;
	add.s32 	%r11420, %r11405, %r9513;
	add.s32 	%r11421, %r11414, %r9514;
	add.s32 	%r11422, %r11406, %r9515;
	add.s32 	%r11423, %r10425, -1009589776;
	or.b32  	%r11424, %r4664, -2147483648;
	xor.b32  	%r11425, %r11421, %r11422;
	and.b32  	%r11426, %r11425, %r11420;
	xor.b32  	%r11427, %r11426, %r11422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11419, 5;
	shr.b32 	%rhs, %r11419, 27;
	add.u32 	%r11428, %lhs, %rhs;
	}
	add.s32 	%r11429, %r11424, %r11423;
	add.s32 	%r11430, %r11429, %r11428;
	add.s32 	%r11431, %r11430, %r11427;
	add.s32 	%r11432, %r11431, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11420, 30;
	shr.b32 	%rhs, %r11420, 2;
	add.u32 	%r11433, %lhs, %rhs;
	}
	xor.b32  	%r11434, %r11433, %r11421;
	and.b32  	%r11435, %r11434, %r11419;
	xor.b32  	%r11436, %r11435, %r11421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11432, 5;
	shr.b32 	%rhs, %r11432, 27;
	add.u32 	%r11437, %lhs, %rhs;
	}
	add.s32 	%r11438, %r11422, %r11437;
	add.s32 	%r11439, %r11438, %r11436;
	add.s32 	%r11440, %r11439, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11419, 30;
	shr.b32 	%rhs, %r11419, 2;
	add.u32 	%r11441, %lhs, %rhs;
	}
	xor.b32  	%r11442, %r11441, %r11433;
	and.b32  	%r11443, %r11442, %r11432;
	xor.b32  	%r11444, %r11443, %r11433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11440, 5;
	shr.b32 	%rhs, %r11440, 27;
	add.u32 	%r11445, %lhs, %rhs;
	}
	add.s32 	%r11446, %r11421, %r11445;
	add.s32 	%r11447, %r11446, %r11444;
	add.s32 	%r11448, %r11447, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11432, 30;
	shr.b32 	%rhs, %r11432, 2;
	add.u32 	%r11449, %lhs, %rhs;
	}
	xor.b32  	%r11450, %r11449, %r11441;
	and.b32  	%r11451, %r11450, %r11440;
	xor.b32  	%r11452, %r11451, %r11441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11448, 5;
	shr.b32 	%rhs, %r11448, 27;
	add.u32 	%r11453, %lhs, %rhs;
	}
	add.s32 	%r11454, %r11433, %r11453;
	add.s32 	%r11455, %r11454, %r11452;
	add.s32 	%r11456, %r11455, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11440, 30;
	shr.b32 	%rhs, %r11440, 2;
	add.u32 	%r11457, %lhs, %rhs;
	}
	xor.b32  	%r11458, %r11457, %r11449;
	and.b32  	%r11459, %r11458, %r11448;
	xor.b32  	%r11460, %r11459, %r11449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11456, 5;
	shr.b32 	%rhs, %r11456, 27;
	add.u32 	%r11461, %lhs, %rhs;
	}
	add.s32 	%r11462, %r11441, %r11461;
	add.s32 	%r11463, %r11462, %r11460;
	add.s32 	%r11464, %r11463, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11448, 30;
	shr.b32 	%rhs, %r11448, 2;
	add.u32 	%r11465, %lhs, %rhs;
	}
	xor.b32  	%r11466, %r11465, %r11457;
	and.b32  	%r11467, %r11466, %r11456;
	xor.b32  	%r11468, %r11467, %r11457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11464, 5;
	shr.b32 	%rhs, %r11464, 27;
	add.u32 	%r11469, %lhs, %rhs;
	}
	add.s32 	%r11470, %r11449, %r11469;
	add.s32 	%r11471, %r11470, %r11468;
	add.s32 	%r11472, %r11471, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11456, 30;
	shr.b32 	%rhs, %r11456, 2;
	add.u32 	%r11473, %lhs, %rhs;
	}
	xor.b32  	%r11474, %r11473, %r11465;
	and.b32  	%r11475, %r11474, %r11464;
	xor.b32  	%r11476, %r11475, %r11465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11472, 5;
	shr.b32 	%rhs, %r11472, 27;
	add.u32 	%r11477, %lhs, %rhs;
	}
	add.s32 	%r11478, %r11457, %r11477;
	add.s32 	%r11479, %r11478, %r11476;
	add.s32 	%r11480, %r11479, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11464, 30;
	shr.b32 	%rhs, %r11464, 2;
	add.u32 	%r11481, %lhs, %rhs;
	}
	xor.b32  	%r11482, %r11481, %r11473;
	and.b32  	%r11483, %r11482, %r11472;
	xor.b32  	%r11484, %r11483, %r11473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11480, 5;
	shr.b32 	%rhs, %r11480, 27;
	add.u32 	%r11485, %lhs, %rhs;
	}
	add.s32 	%r11486, %r11465, %r11485;
	add.s32 	%r11487, %r11486, %r11484;
	add.s32 	%r11488, %r11487, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11472, 30;
	shr.b32 	%rhs, %r11472, 2;
	add.u32 	%r11489, %lhs, %rhs;
	}
	xor.b32  	%r11490, %r11489, %r11481;
	and.b32  	%r11491, %r11490, %r11480;
	xor.b32  	%r11492, %r11491, %r11481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11488, 5;
	shr.b32 	%rhs, %r11488, 27;
	add.u32 	%r11493, %lhs, %rhs;
	}
	add.s32 	%r11494, %r11473, %r11493;
	add.s32 	%r11495, %r11494, %r11492;
	add.s32 	%r11496, %r11495, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11480, 30;
	shr.b32 	%rhs, %r11480, 2;
	add.u32 	%r11497, %lhs, %rhs;
	}
	xor.b32  	%r11498, %r11497, %r11489;
	and.b32  	%r11499, %r11498, %r11488;
	xor.b32  	%r11500, %r11499, %r11489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11496, 5;
	shr.b32 	%rhs, %r11496, 27;
	add.u32 	%r11501, %lhs, %rhs;
	}
	add.s32 	%r11502, %r11481, %r11501;
	add.s32 	%r11503, %r11502, %r11500;
	add.s32 	%r11504, %r11503, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11488, 30;
	shr.b32 	%rhs, %r11488, 2;
	add.u32 	%r11505, %lhs, %rhs;
	}
	xor.b32  	%r11506, %r11505, %r11497;
	and.b32  	%r11507, %r11506, %r11496;
	xor.b32  	%r11508, %r11507, %r11497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11504, 5;
	shr.b32 	%rhs, %r11504, 27;
	add.u32 	%r11509, %lhs, %rhs;
	}
	add.s32 	%r11510, %r11489, %r11509;
	add.s32 	%r11511, %r11510, %r11508;
	add.s32 	%r11512, %r11511, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11496, 30;
	shr.b32 	%rhs, %r11496, 2;
	add.u32 	%r11513, %lhs, %rhs;
	}
	xor.b32  	%r11514, %r11513, %r11505;
	and.b32  	%r11515, %r11514, %r11504;
	xor.b32  	%r11516, %r11515, %r11505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11512, 5;
	shr.b32 	%rhs, %r11512, 27;
	add.u32 	%r11517, %lhs, %rhs;
	}
	add.s32 	%r11518, %r11497, %r11517;
	add.s32 	%r11519, %r11518, %r11516;
	add.s32 	%r11520, %r11519, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11504, 30;
	shr.b32 	%rhs, %r11504, 2;
	add.u32 	%r11521, %lhs, %rhs;
	}
	xor.b32  	%r11522, %r11521, %r11513;
	and.b32  	%r11523, %r11522, %r11512;
	xor.b32  	%r11524, %r11523, %r11513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11520, 5;
	shr.b32 	%rhs, %r11520, 27;
	add.u32 	%r11525, %lhs, %rhs;
	}
	add.s32 	%r11526, %r11505, %r11525;
	add.s32 	%r11527, %r11526, %r11524;
	add.s32 	%r11528, %r11527, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11512, 30;
	shr.b32 	%rhs, %r11512, 2;
	add.u32 	%r11529, %lhs, %rhs;
	}
	xor.b32  	%r11530, %r11529, %r11521;
	and.b32  	%r11531, %r11530, %r11520;
	xor.b32  	%r11532, %r11531, %r11521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11528, 5;
	shr.b32 	%rhs, %r11528, 27;
	add.u32 	%r11533, %lhs, %rhs;
	}
	add.s32 	%r11534, %r11513, %r11533;
	add.s32 	%r11535, %r11534, %r11532;
	add.s32 	%r11536, %r11535, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11520, 30;
	shr.b32 	%rhs, %r11520, 2;
	add.u32 	%r11537, %lhs, %rhs;
	}
	xor.b32  	%r11538, %r11537, %r11529;
	and.b32  	%r11539, %r11538, %r11528;
	xor.b32  	%r11540, %r11539, %r11529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11536, 5;
	shr.b32 	%rhs, %r11536, 27;
	add.u32 	%r11541, %lhs, %rhs;
	}
	add.s32 	%r11542, %r11521, %r11541;
	add.s32 	%r11543, %r11542, %r11540;
	add.s32 	%r11544, %r11543, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11528, 30;
	shr.b32 	%rhs, %r11528, 2;
	add.u32 	%r11545, %lhs, %rhs;
	}
	xor.b32  	%r11546, %r11545, %r11537;
	and.b32  	%r11547, %r11546, %r11536;
	xor.b32  	%r11548, %r11547, %r11537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11544, 5;
	shr.b32 	%rhs, %r11544, 27;
	add.u32 	%r11549, %lhs, %rhs;
	}
	add.s32 	%r11550, %r11529, %r11549;
	add.s32 	%r11551, %r11550, %r11548;
	add.s32 	%r11552, %r11551, 1518501273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11536, 30;
	shr.b32 	%rhs, %r11536, 2;
	add.u32 	%r11553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11424, 1;
	shr.b32 	%rhs, %r11424, 31;
	add.u32 	%r11554, %lhs, %rhs;
	}
	add.s32 	%r11555, %r11537, %r11554;
	xor.b32  	%r11556, %r11553, %r11545;
	and.b32  	%r11557, %r11556, %r11544;
	xor.b32  	%r11558, %r11557, %r11545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11552, 5;
	shr.b32 	%rhs, %r11552, 27;
	add.u32 	%r11559, %lhs, %rhs;
	}
	add.s32 	%r11560, %r11555, %r11559;
	add.s32 	%r11561, %r11560, %r11558;
	add.s32 	%r11562, %r11561, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11544, 30;
	shr.b32 	%rhs, %r11544, 2;
	add.u32 	%r11563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4758, 1;
	shr.b32 	%rhs, %r4758, 31;
	add.u32 	%r11564, %lhs, %rhs;
	}
	add.s32 	%r11565, %r11545, %r11564;
	xor.b32  	%r11566, %r11563, %r11553;
	and.b32  	%r11567, %r11566, %r11552;
	xor.b32  	%r11568, %r11567, %r11553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11562, 5;
	shr.b32 	%rhs, %r11562, 27;
	add.u32 	%r11569, %lhs, %rhs;
	}
	add.s32 	%r11570, %r11565, %r11569;
	add.s32 	%r11571, %r11570, %r11568;
	add.s32 	%r11572, %r11571, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11552, 30;
	shr.b32 	%rhs, %r11552, 2;
	add.u32 	%r11573, %lhs, %rhs;
	}
	mov.u32 	%r11574, 1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11574, 1;
	shr.b32 	%rhs, %r11574, 31;
	add.u32 	%r11575, %lhs, %rhs;
	}
	add.s32 	%r11576, %r11553, %r11575;
	xor.b32  	%r11577, %r11573, %r11563;
	and.b32  	%r11578, %r11577, %r11562;
	xor.b32  	%r11579, %r11578, %r11563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11572, 5;
	shr.b32 	%rhs, %r11572, 27;
	add.u32 	%r11580, %lhs, %rhs;
	}
	add.s32 	%r11581, %r11576, %r11580;
	add.s32 	%r11582, %r11581, %r11579;
	add.s32 	%r11583, %r11582, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11562, 30;
	shr.b32 	%rhs, %r11562, 2;
	add.u32 	%r11584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11554, 1;
	shr.b32 	%rhs, %r11554, 31;
	add.u32 	%r11585, %lhs, %rhs;
	}
	add.s32 	%r11586, %r11563, %r11585;
	xor.b32  	%r11587, %r11584, %r11573;
	and.b32  	%r11588, %r11587, %r11572;
	xor.b32  	%r11589, %r11588, %r11573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11583, 5;
	shr.b32 	%rhs, %r11583, 27;
	add.u32 	%r11590, %lhs, %rhs;
	}
	add.s32 	%r11591, %r11586, %r11590;
	add.s32 	%r11592, %r11591, %r11589;
	add.s32 	%r11593, %r11592, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11572, 30;
	shr.b32 	%rhs, %r11572, 2;
	add.u32 	%r11594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11564, 1;
	shr.b32 	%rhs, %r11564, 31;
	add.u32 	%r11595, %lhs, %rhs;
	}
	add.s32 	%r11596, %r11573, %r11595;
	xor.b32  	%r11597, %r11583, %r11584;
	xor.b32  	%r11598, %r11597, %r11594;
	add.s32 	%r11599, %r11596, %r11598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11593, 5;
	shr.b32 	%rhs, %r11593, 27;
	add.u32 	%r11600, %lhs, %rhs;
	}
	add.s32 	%r11601, %r11599, %r11600;
	add.s32 	%r11602, %r11601, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11583, 30;
	shr.b32 	%rhs, %r11583, 2;
	add.u32 	%r11603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11575, 1;
	shr.b32 	%rhs, %r11575, 31;
	add.u32 	%r11604, %lhs, %rhs;
	}
	add.s32 	%r11605, %r11584, %r11604;
	xor.b32  	%r11606, %r11593, %r11594;
	xor.b32  	%r11607, %r11606, %r11603;
	add.s32 	%r11608, %r11605, %r11607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11602, 5;
	shr.b32 	%rhs, %r11602, 27;
	add.u32 	%r11609, %lhs, %rhs;
	}
	add.s32 	%r11610, %r11608, %r11609;
	add.s32 	%r11611, %r11610, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11593, 30;
	shr.b32 	%rhs, %r11593, 2;
	add.u32 	%r11612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11585, 1;
	shr.b32 	%rhs, %r11585, 31;
	add.u32 	%r11613, %lhs, %rhs;
	}
	add.s32 	%r11614, %r11594, %r11613;
	xor.b32  	%r11615, %r11602, %r11603;
	xor.b32  	%r11616, %r11615, %r11612;
	add.s32 	%r11617, %r11614, %r11616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11611, 5;
	shr.b32 	%rhs, %r11611, 27;
	add.u32 	%r11618, %lhs, %rhs;
	}
	add.s32 	%r11619, %r11617, %r11618;
	add.s32 	%r11620, %r11619, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11602, 30;
	shr.b32 	%rhs, %r11602, 2;
	add.u32 	%r11621, %lhs, %rhs;
	}
	xor.b32  	%r11622, %r11595, 1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11622, 1;
	shr.b32 	%rhs, %r11622, 31;
	add.u32 	%r11623, %lhs, %rhs;
	}
	add.s32 	%r11624, %r11603, %r11623;
	xor.b32  	%r11625, %r11611, %r11612;
	xor.b32  	%r11626, %r11625, %r11621;
	add.s32 	%r11627, %r11624, %r11626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11620, 5;
	shr.b32 	%rhs, %r11620, 27;
	add.u32 	%r11628, %lhs, %rhs;
	}
	add.s32 	%r11629, %r11627, %r11628;
	add.s32 	%r11630, %r11629, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11611, 30;
	shr.b32 	%rhs, %r11611, 2;
	add.u32 	%r11631, %lhs, %rhs;
	}
	xor.b32  	%r11632, %r11604, %r11554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11632, 1;
	shr.b32 	%rhs, %r11632, 31;
	add.u32 	%r11633, %lhs, %rhs;
	}
	add.s32 	%r11634, %r11612, %r11633;
	xor.b32  	%r11635, %r11620, %r11621;
	xor.b32  	%r11636, %r11635, %r11631;
	add.s32 	%r11637, %r11634, %r11636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11630, 5;
	shr.b32 	%rhs, %r11630, 27;
	add.u32 	%r11638, %lhs, %rhs;
	}
	add.s32 	%r11639, %r11637, %r11638;
	add.s32 	%r11640, %r11639, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11620, 30;
	shr.b32 	%rhs, %r11620, 2;
	add.u32 	%r11641, %lhs, %rhs;
	}
	xor.b32  	%r11642, %r11613, %r11564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11642, 1;
	shr.b32 	%rhs, %r11642, 31;
	add.u32 	%r11643, %lhs, %rhs;
	}
	add.s32 	%r11644, %r11621, %r11643;
	xor.b32  	%r11645, %r11630, %r11631;
	xor.b32  	%r11646, %r11645, %r11641;
	add.s32 	%r11647, %r11644, %r11646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11640, 5;
	shr.b32 	%rhs, %r11640, 27;
	add.u32 	%r11648, %lhs, %rhs;
	}
	add.s32 	%r11649, %r11647, %r11648;
	add.s32 	%r11650, %r11649, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11630, 30;
	shr.b32 	%rhs, %r11630, 2;
	add.u32 	%r11651, %lhs, %rhs;
	}
	xor.b32  	%r11652, %r11623, %r11575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11652, 1;
	shr.b32 	%rhs, %r11652, 31;
	add.u32 	%r11653, %lhs, %rhs;
	}
	add.s32 	%r11654, %r11631, %r11653;
	xor.b32  	%r11655, %r11640, %r11641;
	xor.b32  	%r11656, %r11655, %r11651;
	add.s32 	%r11657, %r11654, %r11656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11650, 5;
	shr.b32 	%rhs, %r11650, 27;
	add.u32 	%r11658, %lhs, %rhs;
	}
	add.s32 	%r11659, %r11657, %r11658;
	add.s32 	%r11660, %r11659, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11640, 30;
	shr.b32 	%rhs, %r11640, 2;
	add.u32 	%r11661, %lhs, %rhs;
	}
	xor.b32  	%r11662, %r11633, %r11585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11662, 1;
	shr.b32 	%rhs, %r11662, 31;
	add.u32 	%r11663, %lhs, %rhs;
	}
	add.s32 	%r11664, %r11641, %r11663;
	xor.b32  	%r11665, %r11650, %r11651;
	xor.b32  	%r11666, %r11665, %r11661;
	add.s32 	%r11667, %r11664, %r11666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11660, 5;
	shr.b32 	%rhs, %r11660, 27;
	add.u32 	%r11668, %lhs, %rhs;
	}
	add.s32 	%r11669, %r11667, %r11668;
	add.s32 	%r11670, %r11669, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11650, 30;
	shr.b32 	%rhs, %r11650, 2;
	add.u32 	%r11671, %lhs, %rhs;
	}
	xor.b32  	%r11672, %r11643, %r11595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11672, 1;
	shr.b32 	%rhs, %r11672, 31;
	add.u32 	%r11673, %lhs, %rhs;
	}
	add.s32 	%r11674, %r11651, %r11673;
	xor.b32  	%r11675, %r11660, %r11661;
	xor.b32  	%r11676, %r11675, %r11671;
	add.s32 	%r11677, %r11674, %r11676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11670, 5;
	shr.b32 	%rhs, %r11670, 27;
	add.u32 	%r11678, %lhs, %rhs;
	}
	add.s32 	%r11679, %r11677, %r11678;
	add.s32 	%r11680, %r11679, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11660, 30;
	shr.b32 	%rhs, %r11660, 2;
	add.u32 	%r11681, %lhs, %rhs;
	}
	xor.b32  	%r11682, %r11604, %r11653;
	xor.b32  	%r11683, %r11682, 1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11683, 1;
	shr.b32 	%rhs, %r11683, 31;
	add.u32 	%r11684, %lhs, %rhs;
	}
	add.s32 	%r11685, %r11661, %r11684;
	xor.b32  	%r11686, %r11670, %r11671;
	xor.b32  	%r11687, %r11686, %r11681;
	add.s32 	%r11688, %r11685, %r11687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11680, 5;
	shr.b32 	%rhs, %r11680, 27;
	add.u32 	%r11689, %lhs, %rhs;
	}
	add.s32 	%r11690, %r11688, %r11689;
	add.s32 	%r11691, %r11690, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11670, 30;
	shr.b32 	%rhs, %r11670, 2;
	add.u32 	%r11692, %lhs, %rhs;
	}
	xor.b32  	%r11693, %r11613, %r11554;
	xor.b32  	%r11694, %r11693, %r11663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11694, 1;
	shr.b32 	%rhs, %r11694, 31;
	add.u32 	%r11695, %lhs, %rhs;
	}
	add.s32 	%r11696, %r11671, %r11695;
	xor.b32  	%r11697, %r11680, %r11681;
	xor.b32  	%r11698, %r11697, %r11692;
	add.s32 	%r11699, %r11696, %r11698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11691, 5;
	shr.b32 	%rhs, %r11691, 27;
	add.u32 	%r11700, %lhs, %rhs;
	}
	add.s32 	%r11701, %r11699, %r11700;
	add.s32 	%r11702, %r11701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11680, 30;
	shr.b32 	%rhs, %r11680, 2;
	add.u32 	%r11703, %lhs, %rhs;
	}
	xor.b32  	%r11704, %r11564, %r11623;
	xor.b32  	%r11705, %r11704, %r11673;
	xor.b32  	%r11706, %r11705, 1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11706, 1;
	shr.b32 	%rhs, %r11706, 31;
	add.u32 	%r11707, %lhs, %rhs;
	}
	add.s32 	%r11708, %r11681, %r11707;
	xor.b32  	%r11709, %r11691, %r11692;
	xor.b32  	%r11710, %r11709, %r11703;
	add.s32 	%r11711, %r11708, %r11710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11702, 5;
	shr.b32 	%rhs, %r11702, 27;
	add.u32 	%r11712, %lhs, %rhs;
	}
	add.s32 	%r11713, %r11711, %r11712;
	add.s32 	%r11714, %r11713, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11691, 30;
	shr.b32 	%rhs, %r11691, 2;
	add.u32 	%r11715, %lhs, %rhs;
	}
	xor.b32  	%r11716, %r11575, %r11554;
	xor.b32  	%r11717, %r11716, %r11633;
	xor.b32  	%r11718, %r11717, %r11684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11718, 1;
	shr.b32 	%rhs, %r11718, 31;
	add.u32 	%r11719, %lhs, %rhs;
	}
	add.s32 	%r11720, %r11692, %r11719;
	xor.b32  	%r11721, %r11702, %r11703;
	xor.b32  	%r11722, %r11721, %r11715;
	add.s32 	%r11723, %r11720, %r11722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11714, 5;
	shr.b32 	%rhs, %r11714, 27;
	add.u32 	%r11724, %lhs, %rhs;
	}
	add.s32 	%r11725, %r11723, %r11724;
	add.s32 	%r11726, %r11725, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11702, 30;
	shr.b32 	%rhs, %r11702, 2;
	add.u32 	%r11727, %lhs, %rhs;
	}
	xor.b32  	%r11728, %r11585, %r11564;
	xor.b32  	%r11729, %r11728, %r11643;
	xor.b32  	%r11730, %r11729, %r11695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11730, 1;
	shr.b32 	%rhs, %r11730, 31;
	add.u32 	%r11731, %lhs, %rhs;
	}
	add.s32 	%r11732, %r11703, %r11731;
	xor.b32  	%r11733, %r11714, %r11715;
	xor.b32  	%r11734, %r11733, %r11727;
	add.s32 	%r11735, %r11732, %r11734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11726, 5;
	shr.b32 	%rhs, %r11726, 27;
	add.u32 	%r11736, %lhs, %rhs;
	}
	add.s32 	%r11737, %r11735, %r11736;
	add.s32 	%r11738, %r11737, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11714, 30;
	shr.b32 	%rhs, %r11714, 2;
	add.u32 	%r11739, %lhs, %rhs;
	}
	xor.b32  	%r11740, %r11595, %r11575;
	xor.b32  	%r11741, %r11740, %r11653;
	xor.b32  	%r11742, %r11741, %r11707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11742, 1;
	shr.b32 	%rhs, %r11742, 31;
	add.u32 	%r11743, %lhs, %rhs;
	}
	add.s32 	%r11744, %r11715, %r11743;
	xor.b32  	%r11745, %r11726, %r11727;
	xor.b32  	%r11746, %r11745, %r11739;
	add.s32 	%r11747, %r11744, %r11746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11738, 5;
	shr.b32 	%rhs, %r11738, 27;
	add.u32 	%r11748, %lhs, %rhs;
	}
	add.s32 	%r11749, %r11747, %r11748;
	add.s32 	%r11750, %r11749, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11726, 30;
	shr.b32 	%rhs, %r11726, 2;
	add.u32 	%r11751, %lhs, %rhs;
	}
	xor.b32  	%r11752, %r11604, %r11585;
	xor.b32  	%r11753, %r11752, %r11663;
	xor.b32  	%r11754, %r11753, %r11719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11754, 1;
	shr.b32 	%rhs, %r11754, 31;
	add.u32 	%r11755, %lhs, %rhs;
	}
	add.s32 	%r11756, %r11727, %r11755;
	xor.b32  	%r11757, %r11738, %r11739;
	xor.b32  	%r11758, %r11757, %r11751;
	add.s32 	%r11759, %r11756, %r11758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11750, 5;
	shr.b32 	%rhs, %r11750, 27;
	add.u32 	%r11760, %lhs, %rhs;
	}
	add.s32 	%r11761, %r11759, %r11760;
	add.s32 	%r11762, %r11761, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11738, 30;
	shr.b32 	%rhs, %r11738, 2;
	add.u32 	%r11763, %lhs, %rhs;
	}
	xor.b32  	%r11764, %r11613, %r11595;
	xor.b32  	%r11765, %r11764, %r11673;
	xor.b32  	%r11766, %r11765, %r11731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11766, 1;
	shr.b32 	%rhs, %r11766, 31;
	add.u32 	%r11767, %lhs, %rhs;
	}
	add.s32 	%r11768, %r11739, %r11767;
	xor.b32  	%r11769, %r11750, %r11751;
	xor.b32  	%r11770, %r11769, %r11763;
	add.s32 	%r11771, %r11768, %r11770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11762, 5;
	shr.b32 	%rhs, %r11762, 27;
	add.u32 	%r11772, %lhs, %rhs;
	}
	add.s32 	%r11773, %r11771, %r11772;
	add.s32 	%r11774, %r11773, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11750, 30;
	shr.b32 	%rhs, %r11750, 2;
	add.u32 	%r11775, %lhs, %rhs;
	}
	xor.b32  	%r11776, %r11623, %r11604;
	xor.b32  	%r11777, %r11776, %r11684;
	xor.b32  	%r11778, %r11777, %r11743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11778, 1;
	shr.b32 	%rhs, %r11778, 31;
	add.u32 	%r11779, %lhs, %rhs;
	}
	add.s32 	%r11780, %r11751, %r11779;
	xor.b32  	%r11781, %r11762, %r11763;
	xor.b32  	%r11782, %r11781, %r11775;
	add.s32 	%r11783, %r11780, %r11782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11774, 5;
	shr.b32 	%rhs, %r11774, 27;
	add.u32 	%r11784, %lhs, %rhs;
	}
	add.s32 	%r11785, %r11783, %r11784;
	add.s32 	%r11786, %r11785, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11762, 30;
	shr.b32 	%rhs, %r11762, 2;
	add.u32 	%r11787, %lhs, %rhs;
	}
	xor.b32  	%r11788, %r11633, %r11613;
	xor.b32  	%r11789, %r11788, %r11695;
	xor.b32  	%r11790, %r11789, %r11755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11790, 1;
	shr.b32 	%rhs, %r11790, 31;
	add.u32 	%r11791, %lhs, %rhs;
	}
	add.s32 	%r11792, %r11763, %r11791;
	xor.b32  	%r11793, %r11774, %r11775;
	xor.b32  	%r11794, %r11793, %r11787;
	add.s32 	%r11795, %r11792, %r11794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11786, 5;
	shr.b32 	%rhs, %r11786, 27;
	add.u32 	%r11796, %lhs, %rhs;
	}
	add.s32 	%r11797, %r11795, %r11796;
	add.s32 	%r11798, %r11797, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11774, 30;
	shr.b32 	%rhs, %r11774, 2;
	add.u32 	%r11799, %lhs, %rhs;
	}
	xor.b32  	%r11800, %r11643, %r11623;
	xor.b32  	%r11801, %r11800, %r11707;
	xor.b32  	%r11802, %r11801, %r11767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11802, 1;
	shr.b32 	%rhs, %r11802, 31;
	add.u32 	%r11803, %lhs, %rhs;
	}
	add.s32 	%r11804, %r11775, %r11803;
	xor.b32  	%r11805, %r11786, %r11787;
	xor.b32  	%r11806, %r11805, %r11799;
	add.s32 	%r11807, %r11804, %r11806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11798, 5;
	shr.b32 	%rhs, %r11798, 27;
	add.u32 	%r11808, %lhs, %rhs;
	}
	add.s32 	%r11809, %r11807, %r11808;
	add.s32 	%r11810, %r11809, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11786, 30;
	shr.b32 	%rhs, %r11786, 2;
	add.u32 	%r11811, %lhs, %rhs;
	}
	xor.b32  	%r11812, %r11653, %r11633;
	xor.b32  	%r11813, %r11812, %r11719;
	xor.b32  	%r11814, %r11813, %r11779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11814, 1;
	shr.b32 	%rhs, %r11814, 31;
	add.u32 	%r11815, %lhs, %rhs;
	}
	add.s32 	%r11816, %r11787, %r11815;
	xor.b32  	%r11817, %r11798, %r11799;
	xor.b32  	%r11818, %r11811, %r11798;
	and.b32  	%r11819, %r11818, %r11817;
	xor.b32  	%r11820, %r11819, %r11798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11810, 5;
	shr.b32 	%rhs, %r11810, 27;
	add.u32 	%r11821, %lhs, %rhs;
	}
	add.s32 	%r11822, %r11816, %r11821;
	add.s32 	%r11823, %r11822, %r11820;
	add.s32 	%r11824, %r11823, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11798, 30;
	shr.b32 	%rhs, %r11798, 2;
	add.u32 	%r11825, %lhs, %rhs;
	}
	xor.b32  	%r11826, %r11663, %r11643;
	xor.b32  	%r11827, %r11826, %r11731;
	xor.b32  	%r11828, %r11827, %r11791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11828, 1;
	shr.b32 	%rhs, %r11828, 31;
	add.u32 	%r11829, %lhs, %rhs;
	}
	add.s32 	%r11830, %r11799, %r11829;
	xor.b32  	%r11831, %r11810, %r11811;
	xor.b32  	%r11832, %r11825, %r11810;
	and.b32  	%r11833, %r11832, %r11831;
	xor.b32  	%r11834, %r11833, %r11810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11824, 5;
	shr.b32 	%rhs, %r11824, 27;
	add.u32 	%r11835, %lhs, %rhs;
	}
	add.s32 	%r11836, %r11830, %r11835;
	add.s32 	%r11837, %r11836, %r11834;
	add.s32 	%r11838, %r11837, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11810, 30;
	shr.b32 	%rhs, %r11810, 2;
	add.u32 	%r11839, %lhs, %rhs;
	}
	xor.b32  	%r11840, %r11673, %r11653;
	xor.b32  	%r11841, %r11840, %r11743;
	xor.b32  	%r11842, %r11841, %r11803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11842, 1;
	shr.b32 	%rhs, %r11842, 31;
	add.u32 	%r11843, %lhs, %rhs;
	}
	add.s32 	%r11844, %r11811, %r11843;
	xor.b32  	%r11845, %r11824, %r11825;
	xor.b32  	%r11846, %r11839, %r11824;
	and.b32  	%r11847, %r11846, %r11845;
	xor.b32  	%r11848, %r11847, %r11824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11838, 5;
	shr.b32 	%rhs, %r11838, 27;
	add.u32 	%r11849, %lhs, %rhs;
	}
	add.s32 	%r11850, %r11844, %r11849;
	add.s32 	%r11851, %r11850, %r11848;
	add.s32 	%r11852, %r11851, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11824, 30;
	shr.b32 	%rhs, %r11824, 2;
	add.u32 	%r11853, %lhs, %rhs;
	}
	xor.b32  	%r11854, %r11684, %r11663;
	xor.b32  	%r11855, %r11854, %r11755;
	xor.b32  	%r11856, %r11855, %r11815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11856, 1;
	shr.b32 	%rhs, %r11856, 31;
	add.u32 	%r11857, %lhs, %rhs;
	}
	add.s32 	%r11858, %r11825, %r11857;
	xor.b32  	%r11859, %r11838, %r11839;
	xor.b32  	%r11860, %r11853, %r11838;
	and.b32  	%r11861, %r11860, %r11859;
	xor.b32  	%r11862, %r11861, %r11838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11852, 5;
	shr.b32 	%rhs, %r11852, 27;
	add.u32 	%r11863, %lhs, %rhs;
	}
	add.s32 	%r11864, %r11858, %r11863;
	add.s32 	%r11865, %r11864, %r11862;
	add.s32 	%r11866, %r11865, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11838, 30;
	shr.b32 	%rhs, %r11838, 2;
	add.u32 	%r11867, %lhs, %rhs;
	}
	xor.b32  	%r11868, %r11695, %r11673;
	xor.b32  	%r11869, %r11868, %r11767;
	xor.b32  	%r11870, %r11869, %r11829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11870, 1;
	shr.b32 	%rhs, %r11870, 31;
	add.u32 	%r11871, %lhs, %rhs;
	}
	add.s32 	%r11872, %r11839, %r11871;
	xor.b32  	%r11873, %r11852, %r11853;
	xor.b32  	%r11874, %r11867, %r11852;
	and.b32  	%r11875, %r11874, %r11873;
	xor.b32  	%r11876, %r11875, %r11852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11866, 5;
	shr.b32 	%rhs, %r11866, 27;
	add.u32 	%r11877, %lhs, %rhs;
	}
	add.s32 	%r11878, %r11872, %r11877;
	add.s32 	%r11879, %r11878, %r11876;
	add.s32 	%r11880, %r11879, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11852, 30;
	shr.b32 	%rhs, %r11852, 2;
	add.u32 	%r11881, %lhs, %rhs;
	}
	xor.b32  	%r11882, %r11707, %r11684;
	xor.b32  	%r11883, %r11882, %r11779;
	xor.b32  	%r11884, %r11883, %r11843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11884, 1;
	shr.b32 	%rhs, %r11884, 31;
	add.u32 	%r11885, %lhs, %rhs;
	}
	add.s32 	%r11886, %r11853, %r11885;
	xor.b32  	%r11887, %r11866, %r11867;
	xor.b32  	%r11888, %r11881, %r11866;
	and.b32  	%r11889, %r11888, %r11887;
	xor.b32  	%r11890, %r11889, %r11866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11880, 5;
	shr.b32 	%rhs, %r11880, 27;
	add.u32 	%r11891, %lhs, %rhs;
	}
	add.s32 	%r11892, %r11886, %r11891;
	add.s32 	%r11893, %r11892, %r11890;
	add.s32 	%r11894, %r11893, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11866, 30;
	shr.b32 	%rhs, %r11866, 2;
	add.u32 	%r11895, %lhs, %rhs;
	}
	xor.b32  	%r11896, %r11719, %r11695;
	xor.b32  	%r11897, %r11896, %r11791;
	xor.b32  	%r11898, %r11897, %r11857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11898, 1;
	shr.b32 	%rhs, %r11898, 31;
	add.u32 	%r11899, %lhs, %rhs;
	}
	add.s32 	%r11900, %r11867, %r11899;
	xor.b32  	%r11901, %r11880, %r11881;
	xor.b32  	%r11902, %r11895, %r11880;
	and.b32  	%r11903, %r11902, %r11901;
	xor.b32  	%r11904, %r11903, %r11880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11894, 5;
	shr.b32 	%rhs, %r11894, 27;
	add.u32 	%r11905, %lhs, %rhs;
	}
	add.s32 	%r11906, %r11900, %r11905;
	add.s32 	%r11907, %r11906, %r11904;
	add.s32 	%r11908, %r11907, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11880, 30;
	shr.b32 	%rhs, %r11880, 2;
	add.u32 	%r11909, %lhs, %rhs;
	}
	xor.b32  	%r11910, %r11731, %r11707;
	xor.b32  	%r11911, %r11910, %r11803;
	xor.b32  	%r11912, %r11911, %r11871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11912, 1;
	shr.b32 	%rhs, %r11912, 31;
	add.u32 	%r11913, %lhs, %rhs;
	}
	add.s32 	%r11914, %r11881, %r11913;
	xor.b32  	%r11915, %r11894, %r11895;
	xor.b32  	%r11916, %r11909, %r11894;
	and.b32  	%r11917, %r11916, %r11915;
	xor.b32  	%r11918, %r11917, %r11894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11908, 5;
	shr.b32 	%rhs, %r11908, 27;
	add.u32 	%r11919, %lhs, %rhs;
	}
	add.s32 	%r11920, %r11914, %r11919;
	add.s32 	%r11921, %r11920, %r11918;
	add.s32 	%r11922, %r11921, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11894, 30;
	shr.b32 	%rhs, %r11894, 2;
	add.u32 	%r11923, %lhs, %rhs;
	}
	xor.b32  	%r11924, %r11743, %r11719;
	xor.b32  	%r11925, %r11924, %r11815;
	xor.b32  	%r11926, %r11925, %r11885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11926, 1;
	shr.b32 	%rhs, %r11926, 31;
	add.u32 	%r11927, %lhs, %rhs;
	}
	add.s32 	%r11928, %r11895, %r11927;
	xor.b32  	%r11929, %r11908, %r11909;
	xor.b32  	%r11930, %r11923, %r11908;
	and.b32  	%r11931, %r11930, %r11929;
	xor.b32  	%r11932, %r11931, %r11908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11922, 5;
	shr.b32 	%rhs, %r11922, 27;
	add.u32 	%r11933, %lhs, %rhs;
	}
	add.s32 	%r11934, %r11928, %r11933;
	add.s32 	%r11935, %r11934, %r11932;
	add.s32 	%r11936, %r11935, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11908, 30;
	shr.b32 	%rhs, %r11908, 2;
	add.u32 	%r11937, %lhs, %rhs;
	}
	xor.b32  	%r11938, %r11755, %r11731;
	xor.b32  	%r11939, %r11938, %r11829;
	xor.b32  	%r11940, %r11939, %r11899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11940, 1;
	shr.b32 	%rhs, %r11940, 31;
	add.u32 	%r11941, %lhs, %rhs;
	}
	add.s32 	%r11942, %r11909, %r11941;
	xor.b32  	%r11943, %r11922, %r11923;
	xor.b32  	%r11944, %r11937, %r11922;
	and.b32  	%r11945, %r11944, %r11943;
	xor.b32  	%r11946, %r11945, %r11922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11936, 5;
	shr.b32 	%rhs, %r11936, 27;
	add.u32 	%r11947, %lhs, %rhs;
	}
	add.s32 	%r11948, %r11942, %r11947;
	add.s32 	%r11949, %r11948, %r11946;
	add.s32 	%r11950, %r11949, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11922, 30;
	shr.b32 	%rhs, %r11922, 2;
	add.u32 	%r11951, %lhs, %rhs;
	}
	xor.b32  	%r11952, %r11767, %r11743;
	xor.b32  	%r11953, %r11952, %r11843;
	xor.b32  	%r11954, %r11953, %r11913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11954, 1;
	shr.b32 	%rhs, %r11954, 31;
	add.u32 	%r11955, %lhs, %rhs;
	}
	add.s32 	%r11956, %r11923, %r11955;
	xor.b32  	%r11957, %r11936, %r11937;
	xor.b32  	%r11958, %r11951, %r11936;
	and.b32  	%r11959, %r11958, %r11957;
	xor.b32  	%r11960, %r11959, %r11936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11950, 5;
	shr.b32 	%rhs, %r11950, 27;
	add.u32 	%r11961, %lhs, %rhs;
	}
	add.s32 	%r11962, %r11956, %r11961;
	add.s32 	%r11963, %r11962, %r11960;
	add.s32 	%r11964, %r11963, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11936, 30;
	shr.b32 	%rhs, %r11936, 2;
	add.u32 	%r11965, %lhs, %rhs;
	}
	xor.b32  	%r11966, %r11779, %r11755;
	xor.b32  	%r11967, %r11966, %r11857;
	xor.b32  	%r11968, %r11967, %r11927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11968, 1;
	shr.b32 	%rhs, %r11968, 31;
	add.u32 	%r11969, %lhs, %rhs;
	}
	add.s32 	%r11970, %r11937, %r11969;
	xor.b32  	%r11971, %r11950, %r11951;
	xor.b32  	%r11972, %r11965, %r11950;
	and.b32  	%r11973, %r11972, %r11971;
	xor.b32  	%r11974, %r11973, %r11950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11964, 5;
	shr.b32 	%rhs, %r11964, 27;
	add.u32 	%r11975, %lhs, %rhs;
	}
	add.s32 	%r11976, %r11970, %r11975;
	add.s32 	%r11977, %r11976, %r11974;
	add.s32 	%r11978, %r11977, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11950, 30;
	shr.b32 	%rhs, %r11950, 2;
	add.u32 	%r11979, %lhs, %rhs;
	}
	xor.b32  	%r11980, %r11791, %r11767;
	xor.b32  	%r11981, %r11980, %r11871;
	xor.b32  	%r11982, %r11981, %r11941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11982, 1;
	shr.b32 	%rhs, %r11982, 31;
	add.u32 	%r11983, %lhs, %rhs;
	}
	add.s32 	%r11984, %r11951, %r11983;
	xor.b32  	%r11985, %r11964, %r11965;
	xor.b32  	%r11986, %r11979, %r11964;
	and.b32  	%r11987, %r11986, %r11985;
	xor.b32  	%r11988, %r11987, %r11964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11978, 5;
	shr.b32 	%rhs, %r11978, 27;
	add.u32 	%r11989, %lhs, %rhs;
	}
	add.s32 	%r11990, %r11984, %r11989;
	add.s32 	%r11991, %r11990, %r11988;
	add.s32 	%r11992, %r11991, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11964, 30;
	shr.b32 	%rhs, %r11964, 2;
	add.u32 	%r11993, %lhs, %rhs;
	}
	xor.b32  	%r11994, %r11803, %r11779;
	xor.b32  	%r11995, %r11994, %r11885;
	xor.b32  	%r11996, %r11995, %r11955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11996, 1;
	shr.b32 	%rhs, %r11996, 31;
	add.u32 	%r11997, %lhs, %rhs;
	}
	add.s32 	%r11998, %r11965, %r11997;
	xor.b32  	%r11999, %r11978, %r11979;
	xor.b32  	%r12000, %r11993, %r11978;
	and.b32  	%r12001, %r12000, %r11999;
	xor.b32  	%r12002, %r12001, %r11978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11992, 5;
	shr.b32 	%rhs, %r11992, 27;
	add.u32 	%r12003, %lhs, %rhs;
	}
	add.s32 	%r12004, %r11998, %r12003;
	add.s32 	%r12005, %r12004, %r12002;
	add.s32 	%r12006, %r12005, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11978, 30;
	shr.b32 	%rhs, %r11978, 2;
	add.u32 	%r12007, %lhs, %rhs;
	}
	xor.b32  	%r12008, %r11815, %r11791;
	xor.b32  	%r12009, %r12008, %r11899;
	xor.b32  	%r12010, %r12009, %r11969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12010, 1;
	shr.b32 	%rhs, %r12010, 31;
	add.u32 	%r12011, %lhs, %rhs;
	}
	add.s32 	%r12012, %r11979, %r12011;
	xor.b32  	%r12013, %r11992, %r11993;
	xor.b32  	%r12014, %r12007, %r11992;
	and.b32  	%r12015, %r12014, %r12013;
	xor.b32  	%r12016, %r12015, %r11992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12006, 5;
	shr.b32 	%rhs, %r12006, 27;
	add.u32 	%r12017, %lhs, %rhs;
	}
	add.s32 	%r12018, %r12012, %r12017;
	add.s32 	%r12019, %r12018, %r12016;
	add.s32 	%r12020, %r12019, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11992, 30;
	shr.b32 	%rhs, %r11992, 2;
	add.u32 	%r12021, %lhs, %rhs;
	}
	xor.b32  	%r12022, %r11829, %r11803;
	xor.b32  	%r12023, %r12022, %r11913;
	xor.b32  	%r12024, %r12023, %r11983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12024, 1;
	shr.b32 	%rhs, %r12024, 31;
	add.u32 	%r12025, %lhs, %rhs;
	}
	add.s32 	%r12026, %r11993, %r12025;
	xor.b32  	%r12027, %r12006, %r12007;
	xor.b32  	%r12028, %r12021, %r12006;
	and.b32  	%r12029, %r12028, %r12027;
	xor.b32  	%r12030, %r12029, %r12006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12020, 5;
	shr.b32 	%rhs, %r12020, 27;
	add.u32 	%r12031, %lhs, %rhs;
	}
	add.s32 	%r12032, %r12026, %r12031;
	add.s32 	%r12033, %r12032, %r12030;
	add.s32 	%r12034, %r12033, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12006, 30;
	shr.b32 	%rhs, %r12006, 2;
	add.u32 	%r12035, %lhs, %rhs;
	}
	xor.b32  	%r12036, %r11843, %r11815;
	xor.b32  	%r12037, %r12036, %r11927;
	xor.b32  	%r12038, %r12037, %r11997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12038, 1;
	shr.b32 	%rhs, %r12038, 31;
	add.u32 	%r12039, %lhs, %rhs;
	}
	add.s32 	%r12040, %r12007, %r12039;
	xor.b32  	%r12041, %r12020, %r12021;
	xor.b32  	%r12042, %r12035, %r12020;
	and.b32  	%r12043, %r12042, %r12041;
	xor.b32  	%r12044, %r12043, %r12020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12034, 5;
	shr.b32 	%rhs, %r12034, 27;
	add.u32 	%r12045, %lhs, %rhs;
	}
	add.s32 	%r12046, %r12040, %r12045;
	add.s32 	%r12047, %r12046, %r12044;
	add.s32 	%r12048, %r12047, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12020, 30;
	shr.b32 	%rhs, %r12020, 2;
	add.u32 	%r12049, %lhs, %rhs;
	}
	xor.b32  	%r12050, %r11857, %r11829;
	xor.b32  	%r12051, %r12050, %r11941;
	xor.b32  	%r12052, %r12051, %r12011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12052, 1;
	shr.b32 	%rhs, %r12052, 31;
	add.u32 	%r12053, %lhs, %rhs;
	}
	add.s32 	%r12054, %r12021, %r12053;
	xor.b32  	%r12055, %r12034, %r12035;
	xor.b32  	%r12056, %r12049, %r12034;
	and.b32  	%r12057, %r12056, %r12055;
	xor.b32  	%r12058, %r12057, %r12034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12048, 5;
	shr.b32 	%rhs, %r12048, 27;
	add.u32 	%r12059, %lhs, %rhs;
	}
	add.s32 	%r12060, %r12054, %r12059;
	add.s32 	%r12061, %r12060, %r12058;
	add.s32 	%r12062, %r12061, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12034, 30;
	shr.b32 	%rhs, %r12034, 2;
	add.u32 	%r12063, %lhs, %rhs;
	}
	xor.b32  	%r12064, %r11871, %r11843;
	xor.b32  	%r12065, %r12064, %r11955;
	xor.b32  	%r12066, %r12065, %r12025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12066, 1;
	shr.b32 	%rhs, %r12066, 31;
	add.u32 	%r12067, %lhs, %rhs;
	}
	add.s32 	%r12068, %r12035, %r12067;
	xor.b32  	%r12069, %r12048, %r12049;
	xor.b32  	%r12070, %r12063, %r12048;
	and.b32  	%r12071, %r12070, %r12069;
	xor.b32  	%r12072, %r12071, %r12048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12062, 5;
	shr.b32 	%rhs, %r12062, 27;
	add.u32 	%r12073, %lhs, %rhs;
	}
	add.s32 	%r12074, %r12068, %r12073;
	add.s32 	%r12075, %r12074, %r12072;
	add.s32 	%r12076, %r12075, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12048, 30;
	shr.b32 	%rhs, %r12048, 2;
	add.u32 	%r12077, %lhs, %rhs;
	}
	xor.b32  	%r12078, %r11885, %r11857;
	xor.b32  	%r12079, %r12078, %r11969;
	xor.b32  	%r12080, %r12079, %r12039;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12080, 1;
	shr.b32 	%rhs, %r12080, 31;
	add.u32 	%r12081, %lhs, %rhs;
	}
	add.s32 	%r12082, %r12049, %r12081;
	xor.b32  	%r12083, %r12062, %r12063;
	xor.b32  	%r12084, %r12077, %r12062;
	and.b32  	%r12085, %r12084, %r12083;
	xor.b32  	%r12086, %r12085, %r12062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12076, 5;
	shr.b32 	%rhs, %r12076, 27;
	add.u32 	%r12087, %lhs, %rhs;
	}
	add.s32 	%r12088, %r12082, %r12087;
	add.s32 	%r12089, %r12088, %r12086;
	add.s32 	%r12090, %r12089, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12062, 30;
	shr.b32 	%rhs, %r12062, 2;
	add.u32 	%r12091, %lhs, %rhs;
	}
	xor.b32  	%r12092, %r11899, %r11871;
	xor.b32  	%r12093, %r12092, %r11983;
	xor.b32  	%r12094, %r12093, %r12053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12094, 1;
	shr.b32 	%rhs, %r12094, 31;
	add.u32 	%r12095, %lhs, %rhs;
	}
	add.s32 	%r12096, %r12063, %r12095;
	xor.b32  	%r12097, %r12076, %r12077;
	xor.b32  	%r12098, %r12097, %r12091;
	add.s32 	%r12099, %r12096, %r12098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12090, 5;
	shr.b32 	%rhs, %r12090, 27;
	add.u32 	%r12100, %lhs, %rhs;
	}
	add.s32 	%r12101, %r12099, %r12100;
	add.s32 	%r12102, %r12101, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12076, 30;
	shr.b32 	%rhs, %r12076, 2;
	add.u32 	%r12103, %lhs, %rhs;
	}
	xor.b32  	%r12104, %r11913, %r11885;
	xor.b32  	%r12105, %r12104, %r11997;
	xor.b32  	%r12106, %r12105, %r12067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12106, 1;
	shr.b32 	%rhs, %r12106, 31;
	add.u32 	%r12107, %lhs, %rhs;
	}
	add.s32 	%r12108, %r12077, %r12107;
	xor.b32  	%r12109, %r12090, %r12091;
	xor.b32  	%r12110, %r12109, %r12103;
	add.s32 	%r12111, %r12108, %r12110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12102, 5;
	shr.b32 	%rhs, %r12102, 27;
	add.u32 	%r12112, %lhs, %rhs;
	}
	add.s32 	%r12113, %r12111, %r12112;
	add.s32 	%r12114, %r12113, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12090, 30;
	shr.b32 	%rhs, %r12090, 2;
	add.u32 	%r12115, %lhs, %rhs;
	}
	xor.b32  	%r12116, %r11927, %r11899;
	xor.b32  	%r12117, %r12116, %r12011;
	xor.b32  	%r12118, %r12117, %r12081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12118, 1;
	shr.b32 	%rhs, %r12118, 31;
	add.u32 	%r12119, %lhs, %rhs;
	}
	add.s32 	%r12120, %r12091, %r12119;
	xor.b32  	%r12121, %r12102, %r12103;
	xor.b32  	%r12122, %r12121, %r12115;
	add.s32 	%r12123, %r12120, %r12122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12114, 5;
	shr.b32 	%rhs, %r12114, 27;
	add.u32 	%r12124, %lhs, %rhs;
	}
	add.s32 	%r12125, %r12123, %r12124;
	add.s32 	%r12126, %r12125, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12102, 30;
	shr.b32 	%rhs, %r12102, 2;
	add.u32 	%r12127, %lhs, %rhs;
	}
	xor.b32  	%r12128, %r11941, %r11913;
	xor.b32  	%r12129, %r12128, %r12025;
	xor.b32  	%r12130, %r12129, %r12095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12130, 1;
	shr.b32 	%rhs, %r12130, 31;
	add.u32 	%r12131, %lhs, %rhs;
	}
	add.s32 	%r12132, %r12103, %r12131;
	xor.b32  	%r12133, %r12114, %r12115;
	xor.b32  	%r12134, %r12133, %r12127;
	add.s32 	%r12135, %r12132, %r12134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12126, 5;
	shr.b32 	%rhs, %r12126, 27;
	add.u32 	%r12136, %lhs, %rhs;
	}
	add.s32 	%r12137, %r12135, %r12136;
	add.s32 	%r12138, %r12137, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12114, 30;
	shr.b32 	%rhs, %r12114, 2;
	add.u32 	%r12139, %lhs, %rhs;
	}
	xor.b32  	%r12140, %r11955, %r11927;
	xor.b32  	%r12141, %r12140, %r12039;
	xor.b32  	%r12142, %r12141, %r12107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12142, 1;
	shr.b32 	%rhs, %r12142, 31;
	add.u32 	%r12143, %lhs, %rhs;
	}
	add.s32 	%r12144, %r12115, %r12143;
	xor.b32  	%r12145, %r12126, %r12127;
	xor.b32  	%r12146, %r12145, %r12139;
	add.s32 	%r12147, %r12144, %r12146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12138, 5;
	shr.b32 	%rhs, %r12138, 27;
	add.u32 	%r12148, %lhs, %rhs;
	}
	add.s32 	%r12149, %r12147, %r12148;
	add.s32 	%r12150, %r12149, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12126, 30;
	shr.b32 	%rhs, %r12126, 2;
	add.u32 	%r12151, %lhs, %rhs;
	}
	xor.b32  	%r12152, %r11969, %r11941;
	xor.b32  	%r12153, %r12152, %r12053;
	xor.b32  	%r12154, %r12153, %r12119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12154, 1;
	shr.b32 	%rhs, %r12154, 31;
	add.u32 	%r12155, %lhs, %rhs;
	}
	add.s32 	%r12156, %r12127, %r12155;
	xor.b32  	%r12157, %r12138, %r12139;
	xor.b32  	%r12158, %r12157, %r12151;
	add.s32 	%r12159, %r12156, %r12158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12150, 5;
	shr.b32 	%rhs, %r12150, 27;
	add.u32 	%r12160, %lhs, %rhs;
	}
	add.s32 	%r12161, %r12159, %r12160;
	add.s32 	%r12162, %r12161, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12138, 30;
	shr.b32 	%rhs, %r12138, 2;
	add.u32 	%r12163, %lhs, %rhs;
	}
	xor.b32  	%r12164, %r11983, %r11955;
	xor.b32  	%r12165, %r12164, %r12067;
	xor.b32  	%r12166, %r12165, %r12131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12166, 1;
	shr.b32 	%rhs, %r12166, 31;
	add.u32 	%r12167, %lhs, %rhs;
	}
	add.s32 	%r12168, %r12139, %r12167;
	xor.b32  	%r12169, %r12150, %r12151;
	xor.b32  	%r12170, %r12169, %r12163;
	add.s32 	%r12171, %r12168, %r12170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12162, 5;
	shr.b32 	%rhs, %r12162, 27;
	add.u32 	%r12172, %lhs, %rhs;
	}
	add.s32 	%r12173, %r12171, %r12172;
	add.s32 	%r12174, %r12173, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12150, 30;
	shr.b32 	%rhs, %r12150, 2;
	add.u32 	%r12175, %lhs, %rhs;
	}
	xor.b32  	%r12176, %r11997, %r11969;
	xor.b32  	%r12177, %r12176, %r12081;
	xor.b32  	%r12178, %r12177, %r12143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12178, 1;
	shr.b32 	%rhs, %r12178, 31;
	add.u32 	%r12179, %lhs, %rhs;
	}
	add.s32 	%r12180, %r12151, %r12179;
	xor.b32  	%r12181, %r12162, %r12163;
	xor.b32  	%r12182, %r12181, %r12175;
	add.s32 	%r12183, %r12180, %r12182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12174, 5;
	shr.b32 	%rhs, %r12174, 27;
	add.u32 	%r12184, %lhs, %rhs;
	}
	add.s32 	%r12185, %r12183, %r12184;
	add.s32 	%r12186, %r12185, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12162, 30;
	shr.b32 	%rhs, %r12162, 2;
	add.u32 	%r12187, %lhs, %rhs;
	}
	xor.b32  	%r12188, %r12011, %r11983;
	xor.b32  	%r12189, %r12188, %r12095;
	xor.b32  	%r12190, %r12189, %r12155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12190, 1;
	shr.b32 	%rhs, %r12190, 31;
	add.u32 	%r12191, %lhs, %rhs;
	}
	add.s32 	%r12192, %r12163, %r12191;
	xor.b32  	%r12193, %r12174, %r12175;
	xor.b32  	%r12194, %r12193, %r12187;
	add.s32 	%r12195, %r12192, %r12194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12186, 5;
	shr.b32 	%rhs, %r12186, 27;
	add.u32 	%r12196, %lhs, %rhs;
	}
	add.s32 	%r12197, %r12195, %r12196;
	add.s32 	%r12198, %r12197, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12174, 30;
	shr.b32 	%rhs, %r12174, 2;
	add.u32 	%r12199, %lhs, %rhs;
	}
	xor.b32  	%r12200, %r12025, %r11997;
	xor.b32  	%r12201, %r12200, %r12107;
	xor.b32  	%r12202, %r12201, %r12167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12202, 1;
	shr.b32 	%rhs, %r12202, 31;
	add.u32 	%r12203, %lhs, %rhs;
	}
	add.s32 	%r12204, %r12175, %r12203;
	xor.b32  	%r12205, %r12186, %r12187;
	xor.b32  	%r12206, %r12205, %r12199;
	add.s32 	%r12207, %r12204, %r12206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12198, 5;
	shr.b32 	%rhs, %r12198, 27;
	add.u32 	%r12208, %lhs, %rhs;
	}
	add.s32 	%r12209, %r12207, %r12208;
	add.s32 	%r12210, %r12209, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12186, 30;
	shr.b32 	%rhs, %r12186, 2;
	add.u32 	%r12211, %lhs, %rhs;
	}
	xor.b32  	%r12212, %r12039, %r12011;
	xor.b32  	%r12213, %r12212, %r12119;
	xor.b32  	%r12214, %r12213, %r12179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12214, 1;
	shr.b32 	%rhs, %r12214, 31;
	add.u32 	%r12215, %lhs, %rhs;
	}
	add.s32 	%r12216, %r12187, %r12215;
	xor.b32  	%r12217, %r12198, %r12199;
	xor.b32  	%r12218, %r12217, %r12211;
	add.s32 	%r12219, %r12216, %r12218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12210, 5;
	shr.b32 	%rhs, %r12210, 27;
	add.u32 	%r12220, %lhs, %rhs;
	}
	add.s32 	%r12221, %r12219, %r12220;
	add.s32 	%r12222, %r12221, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12198, 30;
	shr.b32 	%rhs, %r12198, 2;
	add.u32 	%r12223, %lhs, %rhs;
	}
	xor.b32  	%r12224, %r12053, %r12025;
	xor.b32  	%r12225, %r12224, %r12131;
	xor.b32  	%r12226, %r12225, %r12191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12226, 1;
	shr.b32 	%rhs, %r12226, 31;
	add.u32 	%r12227, %lhs, %rhs;
	}
	add.s32 	%r12228, %r12199, %r12227;
	xor.b32  	%r12229, %r12210, %r12211;
	xor.b32  	%r12230, %r12229, %r12223;
	add.s32 	%r12231, %r12228, %r12230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12222, 5;
	shr.b32 	%rhs, %r12222, 27;
	add.u32 	%r12232, %lhs, %rhs;
	}
	add.s32 	%r12233, %r12231, %r12232;
	add.s32 	%r12234, %r12233, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12210, 30;
	shr.b32 	%rhs, %r12210, 2;
	add.u32 	%r12235, %lhs, %rhs;
	}
	xor.b32  	%r12236, %r12067, %r12039;
	xor.b32  	%r12237, %r12236, %r12143;
	xor.b32  	%r12238, %r12237, %r12203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12238, 1;
	shr.b32 	%rhs, %r12238, 31;
	add.u32 	%r12239, %lhs, %rhs;
	}
	add.s32 	%r12240, %r12211, %r12239;
	xor.b32  	%r12241, %r12222, %r12223;
	xor.b32  	%r12242, %r12241, %r12235;
	add.s32 	%r12243, %r12240, %r12242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12234, 5;
	shr.b32 	%rhs, %r12234, 27;
	add.u32 	%r12244, %lhs, %rhs;
	}
	add.s32 	%r12245, %r12243, %r12244;
	add.s32 	%r12246, %r12245, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12222, 30;
	shr.b32 	%rhs, %r12222, 2;
	add.u32 	%r12247, %lhs, %rhs;
	}
	xor.b32  	%r12248, %r12081, %r12053;
	xor.b32  	%r12249, %r12248, %r12155;
	xor.b32  	%r12250, %r12249, %r12215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12250, 1;
	shr.b32 	%rhs, %r12250, 31;
	add.u32 	%r12251, %lhs, %rhs;
	}
	add.s32 	%r12252, %r12223, %r12251;
	xor.b32  	%r12253, %r12234, %r12235;
	xor.b32  	%r12254, %r12253, %r12247;
	add.s32 	%r12255, %r12252, %r12254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12246, 5;
	shr.b32 	%rhs, %r12246, 27;
	add.u32 	%r12256, %lhs, %rhs;
	}
	add.s32 	%r12257, %r12255, %r12256;
	add.s32 	%r12258, %r12257, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12234, 30;
	shr.b32 	%rhs, %r12234, 2;
	add.u32 	%r12259, %lhs, %rhs;
	}
	xor.b32  	%r12260, %r12095, %r12067;
	xor.b32  	%r12261, %r12260, %r12167;
	xor.b32  	%r12262, %r12261, %r12227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12262, 1;
	shr.b32 	%rhs, %r12262, 31;
	add.u32 	%r12263, %lhs, %rhs;
	}
	add.s32 	%r12264, %r12235, %r12263;
	xor.b32  	%r12265, %r12246, %r12247;
	xor.b32  	%r12266, %r12265, %r12259;
	add.s32 	%r12267, %r12264, %r12266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12258, 5;
	shr.b32 	%rhs, %r12258, 27;
	add.u32 	%r12268, %lhs, %rhs;
	}
	add.s32 	%r12269, %r12267, %r12268;
	add.s32 	%r12270, %r12269, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12246, 30;
	shr.b32 	%rhs, %r12246, 2;
	add.u32 	%r12271, %lhs, %rhs;
	}
	xor.b32  	%r12272, %r12107, %r12081;
	xor.b32  	%r12273, %r12272, %r12179;
	xor.b32  	%r12274, %r12273, %r12239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12274, 1;
	shr.b32 	%rhs, %r12274, 31;
	add.u32 	%r12275, %lhs, %rhs;
	}
	add.s32 	%r12276, %r12247, %r12275;
	xor.b32  	%r12277, %r12258, %r12259;
	xor.b32  	%r12278, %r12277, %r12271;
	add.s32 	%r12279, %r12276, %r12278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12270, 5;
	shr.b32 	%rhs, %r12270, 27;
	add.u32 	%r12280, %lhs, %rhs;
	}
	add.s32 	%r12281, %r12279, %r12280;
	add.s32 	%r12282, %r12281, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12258, 30;
	shr.b32 	%rhs, %r12258, 2;
	add.u32 	%r12283, %lhs, %rhs;
	}
	xor.b32  	%r12284, %r12119, %r12095;
	xor.b32  	%r12285, %r12284, %r12191;
	xor.b32  	%r12286, %r12285, %r12251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12286, 1;
	shr.b32 	%rhs, %r12286, 31;
	add.u32 	%r12287, %lhs, %rhs;
	}
	add.s32 	%r12288, %r12259, %r12287;
	xor.b32  	%r12289, %r12270, %r12271;
	xor.b32  	%r12290, %r12289, %r12283;
	add.s32 	%r12291, %r12288, %r12290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12282, 5;
	shr.b32 	%rhs, %r12282, 27;
	add.u32 	%r12292, %lhs, %rhs;
	}
	add.s32 	%r12293, %r12291, %r12292;
	add.s32 	%r12294, %r12293, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12270, 30;
	shr.b32 	%rhs, %r12270, 2;
	add.u32 	%r12295, %lhs, %rhs;
	}
	xor.b32  	%r12296, %r12131, %r12107;
	xor.b32  	%r12297, %r12296, %r12203;
	xor.b32  	%r12298, %r12297, %r12263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12298, 1;
	shr.b32 	%rhs, %r12298, 31;
	add.u32 	%r12299, %lhs, %rhs;
	}
	add.s32 	%r12300, %r12271, %r12299;
	xor.b32  	%r12301, %r12282, %r12283;
	xor.b32  	%r12302, %r12301, %r12295;
	add.s32 	%r12303, %r12300, %r12302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12294, 5;
	shr.b32 	%rhs, %r12294, 27;
	add.u32 	%r12304, %lhs, %rhs;
	}
	add.s32 	%r12305, %r12303, %r12304;
	add.s32 	%r12306, %r12305, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12282, 30;
	shr.b32 	%rhs, %r12282, 2;
	add.u32 	%r12307, %lhs, %rhs;
	}
	xor.b32  	%r12308, %r12143, %r12119;
	xor.b32  	%r12309, %r12308, %r12215;
	xor.b32  	%r12310, %r12309, %r12275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12310, 1;
	shr.b32 	%rhs, %r12310, 31;
	add.u32 	%r12311, %lhs, %rhs;
	}
	add.s32 	%r12312, %r12283, %r12311;
	xor.b32  	%r12313, %r12294, %r12295;
	xor.b32  	%r12314, %r12313, %r12307;
	add.s32 	%r12315, %r12312, %r12314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12306, 5;
	shr.b32 	%rhs, %r12306, 27;
	add.u32 	%r12316, %lhs, %rhs;
	}
	add.s32 	%r12317, %r12315, %r12316;
	add.s32 	%r12318, %r12317, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12294, 30;
	shr.b32 	%rhs, %r12294, 2;
	add.u32 	%r12319, %lhs, %rhs;
	}
	xor.b32  	%r12320, %r12155, %r12131;
	xor.b32  	%r12321, %r12320, %r12227;
	xor.b32  	%r12322, %r12321, %r12287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12322, 1;
	shr.b32 	%rhs, %r12322, 31;
	add.u32 	%r12323, %lhs, %rhs;
	}
	xor.b32  	%r12324, %r12306, %r12307;
	xor.b32  	%r12325, %r12324, %r12319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12318, 5;
	shr.b32 	%rhs, %r12318, 27;
	add.u32 	%r12326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12306, 30;
	shr.b32 	%rhs, %r12306, 2;
	add.u32 	%r12327, %lhs, %rhs;
	}
	add.s32 	%r12328, %r11419, %r12295;
	add.s32 	%r12329, %r12328, %r12323;
	add.s32 	%r12330, %r12329, %r12325;
	add.s32 	%r12331, %r12330, %r12326;
	add.s32 	%r4754, %r12331, -899497514;
	add.s32 	%r4753, %r12318, %r11420;
	add.s32 	%r4749, %r12327, %r11421;
	add.s32 	%r4745, %r12319, %r11422;
	add.s32 	%r4741, %r12307, %r11423;
	// inline asm
	prmt.b32 %r4732, %r4758, %r4758, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4736, %r4758, %r4741, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4740, %r4741, %r4745, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4744, %r4745, %r4749, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4748, %r4749, %r4753, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4752, %r4753, %r4754, %r4759;
	// inline asm
	// inline asm
	prmt.b32 %r4756, %r4754, %r4758, %r4759;
	// inline asm
	or.b32  	%r12332, %r4756, %r4564;
	or.b32  	%r12333, %r4736, -2147483648;
	xor.b32  	%r12334, %r11369, %r11370;
	and.b32  	%r12335, %r12334, %r11368;
	xor.b32  	%r12336, %r12335, %r11370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11367, 5;
	shr.b32 	%rhs, %r11367, 27;
	add.u32 	%r12337, %lhs, %rhs;
	}
	add.s32 	%r12338, %r11343, %r12336;
	add.s32 	%r12339, %r12338, %r12332;
	add.s32 	%r12340, %r12339, %r12337;
	add.s32 	%r12341, %r12340, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11368, 30;
	shr.b32 	%rhs, %r11368, 2;
	add.u32 	%r12342, %lhs, %rhs;
	}
	add.s32 	%r12343, %r11355, %r4752;
	xor.b32  	%r12344, %r12342, %r11369;
	and.b32  	%r12345, %r12344, %r11367;
	xor.b32  	%r12346, %r12345, %r11369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12341, 5;
	shr.b32 	%rhs, %r12341, 27;
	add.u32 	%r12347, %lhs, %rhs;
	}
	add.s32 	%r12348, %r12343, %r12347;
	add.s32 	%r12349, %r12348, %r12346;
	add.s32 	%r12350, %r12349, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11367, 30;
	shr.b32 	%rhs, %r11367, 2;
	add.u32 	%r12351, %lhs, %rhs;
	}
	add.s32 	%r12352, %r11363, %r4748;
	xor.b32  	%r12353, %r12351, %r12342;
	and.b32  	%r12354, %r12353, %r12341;
	xor.b32  	%r12355, %r12354, %r12342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12350, 5;
	shr.b32 	%rhs, %r12350, 27;
	add.u32 	%r12356, %lhs, %rhs;
	}
	add.s32 	%r12357, %r12352, %r12356;
	add.s32 	%r12358, %r12357, %r12355;
	add.s32 	%r12359, %r12358, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12341, 30;
	shr.b32 	%rhs, %r12341, 2;
	add.u32 	%r12360, %lhs, %rhs;
	}
	xor.b32  	%r12361, %r12360, %r12351;
	and.b32  	%r12362, %r12361, %r12350;
	xor.b32  	%r12363, %r12362, %r12351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12359, 5;
	shr.b32 	%rhs, %r12359, 27;
	add.u32 	%r12364, %lhs, %rhs;
	}
	add.s32 	%r12365, %r4744, %r12342;
	add.s32 	%r12366, %r12365, %r12364;
	add.s32 	%r12367, %r12366, %r12363;
	add.s32 	%r12368, %r12367, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12350, 30;
	shr.b32 	%rhs, %r12350, 2;
	add.u32 	%r12369, %lhs, %rhs;
	}
	xor.b32  	%r12370, %r12369, %r12360;
	and.b32  	%r12371, %r12370, %r12359;
	xor.b32  	%r12372, %r12371, %r12360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12368, 5;
	shr.b32 	%rhs, %r12368, 27;
	add.u32 	%r12373, %lhs, %rhs;
	}
	add.s32 	%r12374, %r4740, %r12351;
	add.s32 	%r12375, %r12374, %r12373;
	add.s32 	%r12376, %r12375, %r12372;
	add.s32 	%r12377, %r12376, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12359, 30;
	shr.b32 	%rhs, %r12359, 2;
	add.u32 	%r12378, %lhs, %rhs;
	}
	xor.b32  	%r12379, %r12378, %r12369;
	and.b32  	%r12380, %r12379, %r12368;
	xor.b32  	%r12381, %r12380, %r12369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12377, 5;
	shr.b32 	%rhs, %r12377, 27;
	add.u32 	%r12382, %lhs, %rhs;
	}
	add.s32 	%r12383, %r12333, %r12360;
	add.s32 	%r12384, %r12383, %r12382;
	add.s32 	%r12385, %r12384, %r12381;
	add.s32 	%r12386, %r12385, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12368, 30;
	shr.b32 	%rhs, %r12368, 2;
	add.u32 	%r12387, %lhs, %rhs;
	}
	xor.b32  	%r12388, %r12387, %r12378;
	and.b32  	%r12389, %r12388, %r12377;
	xor.b32  	%r12390, %r12389, %r12378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12386, 5;
	shr.b32 	%rhs, %r12386, 27;
	add.u32 	%r12391, %lhs, %rhs;
	}
	add.s32 	%r12392, %r4732, 1518500249;
	add.s32 	%r12393, %r12392, %r12369;
	add.s32 	%r12394, %r12393, %r12391;
	add.s32 	%r12395, %r12394, %r12390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12377, 30;
	shr.b32 	%rhs, %r12377, 2;
	add.u32 	%r12396, %lhs, %rhs;
	}
	xor.b32  	%r12397, %r12396, %r12387;
	and.b32  	%r12398, %r12397, %r12386;
	xor.b32  	%r12399, %r12398, %r12387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12395, 5;
	shr.b32 	%rhs, %r12395, 27;
	add.u32 	%r12400, %lhs, %rhs;
	}
	add.s32 	%r12401, %r12392, %r12378;
	add.s32 	%r12402, %r12401, %r12400;
	add.s32 	%r12403, %r12402, %r12399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12386, 30;
	shr.b32 	%rhs, %r12386, 2;
	add.u32 	%r12404, %lhs, %rhs;
	}
	xor.b32  	%r12405, %r12404, %r12396;
	and.b32  	%r12406, %r12405, %r12395;
	xor.b32  	%r12407, %r12406, %r12396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12403, 5;
	shr.b32 	%rhs, %r12403, 27;
	add.u32 	%r12408, %lhs, %rhs;
	}
	add.s32 	%r12409, %r12392, %r12387;
	add.s32 	%r12410, %r12409, %r12408;
	add.s32 	%r12411, %r12410, %r12407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12395, 30;
	shr.b32 	%rhs, %r12395, 2;
	add.u32 	%r12412, %lhs, %rhs;
	}
	xor.b32  	%r12413, %r12412, %r12404;
	and.b32  	%r12414, %r12413, %r12403;
	xor.b32  	%r12415, %r12414, %r12404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12411, 5;
	shr.b32 	%rhs, %r12411, 27;
	add.u32 	%r12416, %lhs, %rhs;
	}
	add.s32 	%r12417, %r12392, %r12396;
	add.s32 	%r12418, %r12417, %r12416;
	add.s32 	%r12419, %r12418, %r12415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12403, 30;
	shr.b32 	%rhs, %r12403, 2;
	add.u32 	%r12420, %lhs, %rhs;
	}
	xor.b32  	%r12421, %r12420, %r12412;
	and.b32  	%r12422, %r12421, %r12411;
	xor.b32  	%r12423, %r12422, %r12412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12419, 5;
	shr.b32 	%rhs, %r12419, 27;
	add.u32 	%r12424, %lhs, %rhs;
	}
	add.s32 	%r12425, %r12392, %r12404;
	add.s32 	%r12426, %r12425, %r12424;
	add.s32 	%r12427, %r12426, %r12423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12411, 30;
	shr.b32 	%rhs, %r12411, 2;
	add.u32 	%r12428, %lhs, %rhs;
	}
	xor.b32  	%r12429, %r12428, %r12420;
	and.b32  	%r12430, %r12429, %r12419;
	xor.b32  	%r12431, %r12430, %r12420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12427, 5;
	shr.b32 	%rhs, %r12427, 27;
	add.u32 	%r12432, %lhs, %rhs;
	}
	add.s32 	%r12433, %r12392, %r12412;
	add.s32 	%r12434, %r12433, %r12432;
	add.s32 	%r12435, %r12434, %r12431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12419, 30;
	shr.b32 	%rhs, %r12419, 2;
	add.u32 	%r12436, %lhs, %rhs;
	}
	xor.b32  	%r12437, %r12436, %r12428;
	and.b32  	%r12438, %r12437, %r12427;
	xor.b32  	%r12439, %r12438, %r12428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12435, 5;
	shr.b32 	%rhs, %r12435, 27;
	add.u32 	%r12440, %lhs, %rhs;
	}
	add.s32 	%r12441, %r12392, %r12420;
	add.s32 	%r12442, %r12441, %r12440;
	add.s32 	%r12443, %r12442, %r12439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12427, 30;
	shr.b32 	%rhs, %r12427, 2;
	add.u32 	%r12444, %lhs, %rhs;
	}
	xor.b32  	%r12445, %r12444, %r12436;
	and.b32  	%r12446, %r12445, %r12435;
	xor.b32  	%r12447, %r12446, %r12436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12443, 5;
	shr.b32 	%rhs, %r12443, 27;
	add.u32 	%r12448, %lhs, %rhs;
	}
	add.s32 	%r12449, %r12392, %r12428;
	add.s32 	%r12450, %r12449, %r12448;
	add.s32 	%r12451, %r12450, %r12447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12435, 30;
	shr.b32 	%rhs, %r12435, 2;
	add.u32 	%r12452, %lhs, %rhs;
	}
	xor.b32  	%r12453, %r12452, %r12444;
	and.b32  	%r12454, %r12453, %r12443;
	xor.b32  	%r12455, %r12454, %r12444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12451, 5;
	shr.b32 	%rhs, %r12451, 27;
	add.u32 	%r12456, %lhs, %rhs;
	}
	add.s32 	%r12457, %r12436, %r12456;
	add.s32 	%r12458, %r12457, %r12455;
	add.s32 	%r12459, %r12458, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12443, 30;
	shr.b32 	%rhs, %r12443, 2;
	add.u32 	%r12460, %lhs, %rhs;
	}
	xor.b32  	%r12461, %r12460, %r12452;
	and.b32  	%r12462, %r12461, %r12451;
	xor.b32  	%r12463, %r12462, %r12452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12459, 5;
	shr.b32 	%rhs, %r12459, 27;
	add.u32 	%r12464, %lhs, %rhs;
	}
	add.s32 	%r12465, %r12444, %r12464;
	add.s32 	%r12466, %r12465, %r12463;
	add.s32 	%r12467, %r12466, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12451, 30;
	shr.b32 	%rhs, %r12451, 2;
	add.u32 	%r12468, %lhs, %rhs;
	}
	xor.b32  	%r12469, %r12332, %r4748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12469, 1;
	shr.b32 	%rhs, %r12469, 31;
	add.u32 	%r12470, %lhs, %rhs;
	}
	add.s32 	%r12471, %r12452, %r12470;
	xor.b32  	%r12472, %r12468, %r12460;
	and.b32  	%r12473, %r12472, %r12459;
	xor.b32  	%r12474, %r12473, %r12460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12467, 5;
	shr.b32 	%rhs, %r12467, 27;
	add.u32 	%r12475, %lhs, %rhs;
	}
	add.s32 	%r12476, %r12471, %r12475;
	add.s32 	%r12477, %r12476, %r12474;
	add.s32 	%r12478, %r12477, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12459, 30;
	shr.b32 	%rhs, %r12459, 2;
	add.u32 	%r12479, %lhs, %rhs;
	}
	xor.b32  	%r12480, %r4744, %r4732;
	xor.b32  	%r12481, %r12480, %r4752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12481, 1;
	shr.b32 	%rhs, %r12481, 31;
	add.u32 	%r12482, %lhs, %rhs;
	}
	add.s32 	%r12483, %r12460, %r12482;
	xor.b32  	%r12484, %r12479, %r12468;
	and.b32  	%r12485, %r12484, %r12467;
	xor.b32  	%r12486, %r12485, %r12468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12478, 5;
	shr.b32 	%rhs, %r12478, 27;
	add.u32 	%r12487, %lhs, %rhs;
	}
	add.s32 	%r12488, %r12483, %r12487;
	add.s32 	%r12489, %r12488, %r12486;
	add.s32 	%r12490, %r12489, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12467, 30;
	shr.b32 	%rhs, %r12467, 2;
	add.u32 	%r12491, %lhs, %rhs;
	}
	xor.b32  	%r12492, %r4732, 672;
	xor.b32  	%r12493, %r12492, %r4740;
	xor.b32  	%r12494, %r12493, %r4748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12494, 1;
	shr.b32 	%rhs, %r12494, 31;
	add.u32 	%r12495, %lhs, %rhs;
	}
	add.s32 	%r12496, %r12468, %r12495;
	xor.b32  	%r12497, %r12491, %r12479;
	and.b32  	%r12498, %r12497, %r12478;
	xor.b32  	%r12499, %r12498, %r12479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12490, 5;
	shr.b32 	%rhs, %r12490, 27;
	add.u32 	%r12500, %lhs, %rhs;
	}
	add.s32 	%r12501, %r12496, %r12500;
	add.s32 	%r12502, %r12501, %r12499;
	add.s32 	%r12503, %r12502, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12478, 30;
	shr.b32 	%rhs, %r12478, 2;
	add.u32 	%r12504, %lhs, %rhs;
	}
	xor.b32  	%r12505, %r12333, %r4732;
	xor.b32  	%r12506, %r12505, %r4744;
	xor.b32  	%r12507, %r12506, %r12470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12507, 1;
	shr.b32 	%rhs, %r12507, 31;
	add.u32 	%r12508, %lhs, %rhs;
	}
	add.s32 	%r12509, %r12479, %r12508;
	xor.b32  	%r12510, %r12504, %r12491;
	and.b32  	%r12511, %r12510, %r12490;
	xor.b32  	%r12512, %r12511, %r12491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12503, 5;
	shr.b32 	%rhs, %r12503, 27;
	add.u32 	%r12513, %lhs, %rhs;
	}
	add.s32 	%r12514, %r12509, %r12513;
	add.s32 	%r12515, %r12514, %r12512;
	add.s32 	%r12516, %r12515, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12490, 30;
	shr.b32 	%rhs, %r12490, 2;
	add.u32 	%r12517, %lhs, %rhs;
	}
	xor.b32  	%r12518, %r12482, %r4740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12518, 1;
	shr.b32 	%rhs, %r12518, 31;
	add.u32 	%r12519, %lhs, %rhs;
	}
	add.s32 	%r12520, %r12491, %r12519;
	xor.b32  	%r12521, %r12503, %r12504;
	xor.b32  	%r12522, %r12521, %r12517;
	add.s32 	%r12523, %r12520, %r12522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12516, 5;
	shr.b32 	%rhs, %r12516, 27;
	add.u32 	%r12524, %lhs, %rhs;
	}
	add.s32 	%r12525, %r12523, %r12524;
	add.s32 	%r12526, %r12525, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12503, 30;
	shr.b32 	%rhs, %r12503, 2;
	add.u32 	%r12527, %lhs, %rhs;
	}
	xor.b32  	%r12528, %r12495, %r12333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12528, 1;
	shr.b32 	%rhs, %r12528, 31;
	add.u32 	%r12529, %lhs, %rhs;
	}
	add.s32 	%r12530, %r12504, %r12529;
	xor.b32  	%r12531, %r12516, %r12517;
	xor.b32  	%r12532, %r12531, %r12527;
	add.s32 	%r12533, %r12530, %r12532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12526, 5;
	shr.b32 	%rhs, %r12526, 27;
	add.u32 	%r12534, %lhs, %rhs;
	}
	add.s32 	%r12535, %r12533, %r12534;
	add.s32 	%r12536, %r12535, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12516, 30;
	shr.b32 	%rhs, %r12516, 2;
	add.u32 	%r12537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12508, 1;
	shr.b32 	%rhs, %r12508, 31;
	add.u32 	%r12538, %lhs, %rhs;
	}
	add.s32 	%r12539, %r12517, %r12538;
	xor.b32  	%r12540, %r12526, %r12527;
	xor.b32  	%r12541, %r12540, %r12537;
	add.s32 	%r12542, %r12539, %r12541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12536, 5;
	shr.b32 	%rhs, %r12536, 27;
	add.u32 	%r12543, %lhs, %rhs;
	}
	add.s32 	%r12544, %r12542, %r12543;
	add.s32 	%r12545, %r12544, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12526, 30;
	shr.b32 	%rhs, %r12526, 2;
	add.u32 	%r12546, %lhs, %rhs;
	}
	xor.b32  	%r12547, %r12519, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12547, 1;
	shr.b32 	%rhs, %r12547, 31;
	add.u32 	%r12548, %lhs, %rhs;
	}
	add.s32 	%r12549, %r12527, %r12548;
	xor.b32  	%r12550, %r12536, %r12537;
	xor.b32  	%r12551, %r12550, %r12546;
	add.s32 	%r12552, %r12549, %r12551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12545, 5;
	shr.b32 	%rhs, %r12545, 27;
	add.u32 	%r12553, %lhs, %rhs;
	}
	add.s32 	%r12554, %r12552, %r12553;
	add.s32 	%r12555, %r12554, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12536, 30;
	shr.b32 	%rhs, %r12536, 2;
	add.u32 	%r12556, %lhs, %rhs;
	}
	xor.b32  	%r12557, %r12529, %r12470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12557, 1;
	shr.b32 	%rhs, %r12557, 31;
	add.u32 	%r12558, %lhs, %rhs;
	}
	add.s32 	%r12559, %r12537, %r12558;
	xor.b32  	%r12560, %r12545, %r12546;
	xor.b32  	%r12561, %r12560, %r12556;
	add.s32 	%r12562, %r12559, %r12561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12555, 5;
	shr.b32 	%rhs, %r12555, 27;
	add.u32 	%r12563, %lhs, %rhs;
	}
	add.s32 	%r12564, %r12562, %r12563;
	add.s32 	%r12565, %r12564, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12545, 30;
	shr.b32 	%rhs, %r12545, 2;
	add.u32 	%r12566, %lhs, %rhs;
	}
	xor.b32  	%r12567, %r12538, %r12482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12567, 1;
	shr.b32 	%rhs, %r12567, 31;
	add.u32 	%r12568, %lhs, %rhs;
	}
	add.s32 	%r12569, %r12546, %r12568;
	xor.b32  	%r12570, %r12555, %r12556;
	xor.b32  	%r12571, %r12570, %r12566;
	add.s32 	%r12572, %r12569, %r12571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12565, 5;
	shr.b32 	%rhs, %r12565, 27;
	add.u32 	%r12573, %lhs, %rhs;
	}
	add.s32 	%r12574, %r12572, %r12573;
	add.s32 	%r12575, %r12574, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12555, 30;
	shr.b32 	%rhs, %r12555, 2;
	add.u32 	%r12576, %lhs, %rhs;
	}
	xor.b32  	%r12577, %r12548, %r12495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12577, 1;
	shr.b32 	%rhs, %r12577, 31;
	add.u32 	%r12578, %lhs, %rhs;
	}
	add.s32 	%r12579, %r12556, %r12578;
	xor.b32  	%r12580, %r12565, %r12566;
	xor.b32  	%r12581, %r12580, %r12576;
	add.s32 	%r12582, %r12579, %r12581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12575, 5;
	shr.b32 	%rhs, %r12575, 27;
	add.u32 	%r12583, %lhs, %rhs;
	}
	add.s32 	%r12584, %r12582, %r12583;
	add.s32 	%r12585, %r12584, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12565, 30;
	shr.b32 	%rhs, %r12565, 2;
	add.u32 	%r12586, %lhs, %rhs;
	}
	xor.b32  	%r12587, %r12558, %r12508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12587, 1;
	shr.b32 	%rhs, %r12587, 31;
	add.u32 	%r12588, %lhs, %rhs;
	}
	add.s32 	%r12589, %r12566, %r12588;
	xor.b32  	%r12590, %r12575, %r12576;
	xor.b32  	%r12591, %r12590, %r12586;
	add.s32 	%r12592, %r12589, %r12591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12585, 5;
	shr.b32 	%rhs, %r12585, 27;
	add.u32 	%r12593, %lhs, %rhs;
	}
	add.s32 	%r12594, %r12592, %r12593;
	add.s32 	%r12595, %r12594, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12575, 30;
	shr.b32 	%rhs, %r12575, 2;
	add.u32 	%r12596, %lhs, %rhs;
	}
	xor.b32  	%r12597, %r12519, %r4732;
	xor.b32  	%r12598, %r12597, %r12568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12598, 1;
	shr.b32 	%rhs, %r12598, 31;
	add.u32 	%r12599, %lhs, %rhs;
	}
	add.s32 	%r12600, %r12576, %r12599;
	xor.b32  	%r12601, %r12585, %r12586;
	xor.b32  	%r12602, %r12601, %r12596;
	add.s32 	%r12603, %r12600, %r12602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12595, 5;
	shr.b32 	%rhs, %r12595, 27;
	add.u32 	%r12604, %lhs, %rhs;
	}
	add.s32 	%r12605, %r12603, %r12604;
	add.s32 	%r12606, %r12605, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12585, 30;
	shr.b32 	%rhs, %r12585, 2;
	add.u32 	%r12607, %lhs, %rhs;
	}
	xor.b32  	%r12608, %r12492, %r12529;
	xor.b32  	%r12609, %r12608, %r12578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12609, 1;
	shr.b32 	%rhs, %r12609, 31;
	add.u32 	%r12610, %lhs, %rhs;
	}
	add.s32 	%r12611, %r12586, %r12610;
	xor.b32  	%r12612, %r12595, %r12596;
	xor.b32  	%r12613, %r12612, %r12607;
	add.s32 	%r12614, %r12611, %r12613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12606, 5;
	shr.b32 	%rhs, %r12606, 27;
	add.u32 	%r12615, %lhs, %rhs;
	}
	add.s32 	%r12616, %r12614, %r12615;
	add.s32 	%r12617, %r12616, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12595, 30;
	shr.b32 	%rhs, %r12595, 2;
	add.u32 	%r12618, %lhs, %rhs;
	}
	xor.b32  	%r12619, %r12538, %r12470;
	xor.b32  	%r12620, %r12619, %r12588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12620, 1;
	shr.b32 	%rhs, %r12620, 31;
	add.u32 	%r12621, %lhs, %rhs;
	}
	add.s32 	%r12622, %r12596, %r12621;
	xor.b32  	%r12623, %r12606, %r12607;
	xor.b32  	%r12624, %r12623, %r12618;
	add.s32 	%r12625, %r12622, %r12624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12617, 5;
	shr.b32 	%rhs, %r12617, 27;
	add.u32 	%r12626, %lhs, %rhs;
	}
	add.s32 	%r12627, %r12625, %r12626;
	add.s32 	%r12628, %r12627, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12606, 30;
	shr.b32 	%rhs, %r12606, 2;
	add.u32 	%r12629, %lhs, %rhs;
	}
	xor.b32  	%r12630, %r12482, %r12548;
	xor.b32  	%r12631, %r12630, %r12599;
	xor.b32  	%r12632, %r12631, 672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12632, 1;
	shr.b32 	%rhs, %r12632, 31;
	add.u32 	%r12633, %lhs, %rhs;
	}
	add.s32 	%r12634, %r12607, %r12633;
	xor.b32  	%r12635, %r12617, %r12618;
	xor.b32  	%r12636, %r12635, %r12629;
	add.s32 	%r12637, %r12634, %r12636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12628, 5;
	shr.b32 	%rhs, %r12628, 27;
	add.u32 	%r12638, %lhs, %rhs;
	}
	add.s32 	%r12639, %r12637, %r12638;
	add.s32 	%r12640, %r12639, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12617, 30;
	shr.b32 	%rhs, %r12617, 2;
	add.u32 	%r12641, %lhs, %rhs;
	}
	xor.b32  	%r12642, %r12495, %r12470;
	xor.b32  	%r12643, %r12642, %r12558;
	xor.b32  	%r12644, %r12643, %r12610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12644, 1;
	shr.b32 	%rhs, %r12644, 31;
	add.u32 	%r12645, %lhs, %rhs;
	}
	add.s32 	%r12646, %r12618, %r12645;
	xor.b32  	%r12647, %r12628, %r12629;
	xor.b32  	%r12648, %r12647, %r12641;
	add.s32 	%r12649, %r12646, %r12648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12640, 5;
	shr.b32 	%rhs, %r12640, 27;
	add.u32 	%r12650, %lhs, %rhs;
	}
	add.s32 	%r12651, %r12649, %r12650;
	add.s32 	%r12652, %r12651, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12628, 30;
	shr.b32 	%rhs, %r12628, 2;
	add.u32 	%r12653, %lhs, %rhs;
	}
	xor.b32  	%r12654, %r12508, %r12482;
	xor.b32  	%r12655, %r12654, %r12568;
	xor.b32  	%r12656, %r12655, %r12621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12656, 1;
	shr.b32 	%rhs, %r12656, 31;
	add.u32 	%r12657, %lhs, %rhs;
	}
	add.s32 	%r12658, %r12629, %r12657;
	xor.b32  	%r12659, %r12640, %r12641;
	xor.b32  	%r12660, %r12659, %r12653;
	add.s32 	%r12661, %r12658, %r12660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12652, 5;
	shr.b32 	%rhs, %r12652, 27;
	add.u32 	%r12662, %lhs, %rhs;
	}
	add.s32 	%r12663, %r12661, %r12662;
	add.s32 	%r12664, %r12663, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12640, 30;
	shr.b32 	%rhs, %r12640, 2;
	add.u32 	%r12665, %lhs, %rhs;
	}
	xor.b32  	%r12666, %r12519, %r12495;
	xor.b32  	%r12667, %r12666, %r12578;
	xor.b32  	%r12668, %r12667, %r12633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12668, 1;
	shr.b32 	%rhs, %r12668, 31;
	add.u32 	%r12669, %lhs, %rhs;
	}
	add.s32 	%r12670, %r12641, %r12669;
	xor.b32  	%r12671, %r12652, %r12653;
	xor.b32  	%r12672, %r12671, %r12665;
	add.s32 	%r12673, %r12670, %r12672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12664, 5;
	shr.b32 	%rhs, %r12664, 27;
	add.u32 	%r12674, %lhs, %rhs;
	}
	add.s32 	%r12675, %r12673, %r12674;
	add.s32 	%r12676, %r12675, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12652, 30;
	shr.b32 	%rhs, %r12652, 2;
	add.u32 	%r12677, %lhs, %rhs;
	}
	xor.b32  	%r12678, %r12529, %r12508;
	xor.b32  	%r12679, %r12678, %r12588;
	xor.b32  	%r12680, %r12679, %r12645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12680, 1;
	shr.b32 	%rhs, %r12680, 31;
	add.u32 	%r12681, %lhs, %rhs;
	}
	add.s32 	%r12682, %r12653, %r12681;
	xor.b32  	%r12683, %r12664, %r12665;
	xor.b32  	%r12684, %r12683, %r12677;
	add.s32 	%r12685, %r12682, %r12684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12676, 5;
	shr.b32 	%rhs, %r12676, 27;
	add.u32 	%r12686, %lhs, %rhs;
	}
	add.s32 	%r12687, %r12685, %r12686;
	add.s32 	%r12688, %r12687, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12664, 30;
	shr.b32 	%rhs, %r12664, 2;
	add.u32 	%r12689, %lhs, %rhs;
	}
	xor.b32  	%r12690, %r12538, %r12519;
	xor.b32  	%r12691, %r12690, %r12599;
	xor.b32  	%r12692, %r12691, %r12657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12692, 1;
	shr.b32 	%rhs, %r12692, 31;
	add.u32 	%r12693, %lhs, %rhs;
	}
	add.s32 	%r12694, %r12665, %r12693;
	xor.b32  	%r12695, %r12676, %r12677;
	xor.b32  	%r12696, %r12695, %r12689;
	add.s32 	%r12697, %r12694, %r12696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12688, 5;
	shr.b32 	%rhs, %r12688, 27;
	add.u32 	%r12698, %lhs, %rhs;
	}
	add.s32 	%r12699, %r12697, %r12698;
	add.s32 	%r12700, %r12699, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12676, 30;
	shr.b32 	%rhs, %r12676, 2;
	add.u32 	%r12701, %lhs, %rhs;
	}
	xor.b32  	%r12702, %r12548, %r12529;
	xor.b32  	%r12703, %r12702, %r12610;
	xor.b32  	%r12704, %r12703, %r12669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12704, 1;
	shr.b32 	%rhs, %r12704, 31;
	add.u32 	%r12705, %lhs, %rhs;
	}
	add.s32 	%r12706, %r12677, %r12705;
	xor.b32  	%r12707, %r12688, %r12689;
	xor.b32  	%r12708, %r12707, %r12701;
	add.s32 	%r12709, %r12706, %r12708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12700, 5;
	shr.b32 	%rhs, %r12700, 27;
	add.u32 	%r12710, %lhs, %rhs;
	}
	add.s32 	%r12711, %r12709, %r12710;
	add.s32 	%r12712, %r12711, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12688, 30;
	shr.b32 	%rhs, %r12688, 2;
	add.u32 	%r12713, %lhs, %rhs;
	}
	xor.b32  	%r12714, %r12558, %r12538;
	xor.b32  	%r12715, %r12714, %r12621;
	xor.b32  	%r12716, %r12715, %r12681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12716, 1;
	shr.b32 	%rhs, %r12716, 31;
	add.u32 	%r12717, %lhs, %rhs;
	}
	add.s32 	%r12718, %r12689, %r12717;
	xor.b32  	%r12719, %r12700, %r12701;
	xor.b32  	%r12720, %r12719, %r12713;
	add.s32 	%r12721, %r12718, %r12720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12712, 5;
	shr.b32 	%rhs, %r12712, 27;
	add.u32 	%r12722, %lhs, %rhs;
	}
	add.s32 	%r12723, %r12721, %r12722;
	add.s32 	%r12724, %r12723, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12700, 30;
	shr.b32 	%rhs, %r12700, 2;
	add.u32 	%r12725, %lhs, %rhs;
	}
	xor.b32  	%r12726, %r12568, %r12548;
	xor.b32  	%r12727, %r12726, %r12633;
	xor.b32  	%r12728, %r12727, %r12693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12728, 1;
	shr.b32 	%rhs, %r12728, 31;
	add.u32 	%r12729, %lhs, %rhs;
	}
	add.s32 	%r12730, %r12701, %r12729;
	xor.b32  	%r12731, %r12712, %r12713;
	xor.b32  	%r12732, %r12731, %r12725;
	add.s32 	%r12733, %r12730, %r12732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12724, 5;
	shr.b32 	%rhs, %r12724, 27;
	add.u32 	%r12734, %lhs, %rhs;
	}
	add.s32 	%r12735, %r12733, %r12734;
	add.s32 	%r12736, %r12735, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12712, 30;
	shr.b32 	%rhs, %r12712, 2;
	add.u32 	%r12737, %lhs, %rhs;
	}
	xor.b32  	%r12738, %r12578, %r12558;
	xor.b32  	%r12739, %r12738, %r12645;
	xor.b32  	%r12740, %r12739, %r12705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12740, 1;
	shr.b32 	%rhs, %r12740, 31;
	add.u32 	%r12741, %lhs, %rhs;
	}
	add.s32 	%r12742, %r12713, %r12741;
	xor.b32  	%r12743, %r12724, %r12725;
	xor.b32  	%r12744, %r12737, %r12724;
	and.b32  	%r12745, %r12744, %r12743;
	xor.b32  	%r12746, %r12745, %r12724;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12736, 5;
	shr.b32 	%rhs, %r12736, 27;
	add.u32 	%r12747, %lhs, %rhs;
	}
	add.s32 	%r12748, %r12742, %r12747;
	add.s32 	%r12749, %r12748, %r12746;
	add.s32 	%r12750, %r12749, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12724, 30;
	shr.b32 	%rhs, %r12724, 2;
	add.u32 	%r12751, %lhs, %rhs;
	}
	xor.b32  	%r12752, %r12588, %r12568;
	xor.b32  	%r12753, %r12752, %r12657;
	xor.b32  	%r12754, %r12753, %r12717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12754, 1;
	shr.b32 	%rhs, %r12754, 31;
	add.u32 	%r12755, %lhs, %rhs;
	}
	add.s32 	%r12756, %r12725, %r12755;
	xor.b32  	%r12757, %r12736, %r12737;
	xor.b32  	%r12758, %r12751, %r12736;
	and.b32  	%r12759, %r12758, %r12757;
	xor.b32  	%r12760, %r12759, %r12736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12750, 5;
	shr.b32 	%rhs, %r12750, 27;
	add.u32 	%r12761, %lhs, %rhs;
	}
	add.s32 	%r12762, %r12756, %r12761;
	add.s32 	%r12763, %r12762, %r12760;
	add.s32 	%r12764, %r12763, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12736, 30;
	shr.b32 	%rhs, %r12736, 2;
	add.u32 	%r12765, %lhs, %rhs;
	}
	xor.b32  	%r12766, %r12599, %r12578;
	xor.b32  	%r12767, %r12766, %r12669;
	xor.b32  	%r12768, %r12767, %r12729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12768, 1;
	shr.b32 	%rhs, %r12768, 31;
	add.u32 	%r12769, %lhs, %rhs;
	}
	add.s32 	%r12770, %r12737, %r12769;
	xor.b32  	%r12771, %r12750, %r12751;
	xor.b32  	%r12772, %r12765, %r12750;
	and.b32  	%r12773, %r12772, %r12771;
	xor.b32  	%r12774, %r12773, %r12750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12764, 5;
	shr.b32 	%rhs, %r12764, 27;
	add.u32 	%r12775, %lhs, %rhs;
	}
	add.s32 	%r12776, %r12770, %r12775;
	add.s32 	%r12777, %r12776, %r12774;
	add.s32 	%r12778, %r12777, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12750, 30;
	shr.b32 	%rhs, %r12750, 2;
	add.u32 	%r12779, %lhs, %rhs;
	}
	xor.b32  	%r12780, %r12610, %r12588;
	xor.b32  	%r12781, %r12780, %r12681;
	xor.b32  	%r12782, %r12781, %r12741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12782, 1;
	shr.b32 	%rhs, %r12782, 31;
	add.u32 	%r12783, %lhs, %rhs;
	}
	add.s32 	%r12784, %r12751, %r12783;
	xor.b32  	%r12785, %r12764, %r12765;
	xor.b32  	%r12786, %r12779, %r12764;
	and.b32  	%r12787, %r12786, %r12785;
	xor.b32  	%r12788, %r12787, %r12764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12778, 5;
	shr.b32 	%rhs, %r12778, 27;
	add.u32 	%r12789, %lhs, %rhs;
	}
	add.s32 	%r12790, %r12784, %r12789;
	add.s32 	%r12791, %r12790, %r12788;
	add.s32 	%r12792, %r12791, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12764, 30;
	shr.b32 	%rhs, %r12764, 2;
	add.u32 	%r12793, %lhs, %rhs;
	}
	xor.b32  	%r12794, %r12621, %r12599;
	xor.b32  	%r12795, %r12794, %r12693;
	xor.b32  	%r12796, %r12795, %r12755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12796, 1;
	shr.b32 	%rhs, %r12796, 31;
	add.u32 	%r12797, %lhs, %rhs;
	}
	add.s32 	%r12798, %r12765, %r12797;
	xor.b32  	%r12799, %r12778, %r12779;
	xor.b32  	%r12800, %r12793, %r12778;
	and.b32  	%r12801, %r12800, %r12799;
	xor.b32  	%r12802, %r12801, %r12778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12792, 5;
	shr.b32 	%rhs, %r12792, 27;
	add.u32 	%r12803, %lhs, %rhs;
	}
	add.s32 	%r12804, %r12798, %r12803;
	add.s32 	%r12805, %r12804, %r12802;
	add.s32 	%r12806, %r12805, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12778, 30;
	shr.b32 	%rhs, %r12778, 2;
	add.u32 	%r12807, %lhs, %rhs;
	}
	xor.b32  	%r12808, %r12633, %r12610;
	xor.b32  	%r12809, %r12808, %r12705;
	xor.b32  	%r12810, %r12809, %r12769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12810, 1;
	shr.b32 	%rhs, %r12810, 31;
	add.u32 	%r12811, %lhs, %rhs;
	}
	add.s32 	%r12812, %r12779, %r12811;
	xor.b32  	%r12813, %r12792, %r12793;
	xor.b32  	%r12814, %r12807, %r12792;
	and.b32  	%r12815, %r12814, %r12813;
	xor.b32  	%r12816, %r12815, %r12792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12806, 5;
	shr.b32 	%rhs, %r12806, 27;
	add.u32 	%r12817, %lhs, %rhs;
	}
	add.s32 	%r12818, %r12812, %r12817;
	add.s32 	%r12819, %r12818, %r12816;
	add.s32 	%r12820, %r12819, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12792, 30;
	shr.b32 	%rhs, %r12792, 2;
	add.u32 	%r12821, %lhs, %rhs;
	}
	xor.b32  	%r12822, %r12645, %r12621;
	xor.b32  	%r12823, %r12822, %r12717;
	xor.b32  	%r12824, %r12823, %r12783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12824, 1;
	shr.b32 	%rhs, %r12824, 31;
	add.u32 	%r12825, %lhs, %rhs;
	}
	add.s32 	%r12826, %r12793, %r12825;
	xor.b32  	%r12827, %r12806, %r12807;
	xor.b32  	%r12828, %r12821, %r12806;
	and.b32  	%r12829, %r12828, %r12827;
	xor.b32  	%r12830, %r12829, %r12806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12820, 5;
	shr.b32 	%rhs, %r12820, 27;
	add.u32 	%r12831, %lhs, %rhs;
	}
	add.s32 	%r12832, %r12826, %r12831;
	add.s32 	%r12833, %r12832, %r12830;
	add.s32 	%r12834, %r12833, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12806, 30;
	shr.b32 	%rhs, %r12806, 2;
	add.u32 	%r12835, %lhs, %rhs;
	}
	xor.b32  	%r12836, %r12657, %r12633;
	xor.b32  	%r12837, %r12836, %r12729;
	xor.b32  	%r12838, %r12837, %r12797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12838, 1;
	shr.b32 	%rhs, %r12838, 31;
	add.u32 	%r12839, %lhs, %rhs;
	}
	add.s32 	%r12840, %r12807, %r12839;
	xor.b32  	%r12841, %r12820, %r12821;
	xor.b32  	%r12842, %r12835, %r12820;
	and.b32  	%r12843, %r12842, %r12841;
	xor.b32  	%r12844, %r12843, %r12820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12834, 5;
	shr.b32 	%rhs, %r12834, 27;
	add.u32 	%r12845, %lhs, %rhs;
	}
	add.s32 	%r12846, %r12840, %r12845;
	add.s32 	%r12847, %r12846, %r12844;
	add.s32 	%r12848, %r12847, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12820, 30;
	shr.b32 	%rhs, %r12820, 2;
	add.u32 	%r12849, %lhs, %rhs;
	}
	xor.b32  	%r12850, %r12669, %r12645;
	xor.b32  	%r12851, %r12850, %r12741;
	xor.b32  	%r12852, %r12851, %r12811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12852, 1;
	shr.b32 	%rhs, %r12852, 31;
	add.u32 	%r12853, %lhs, %rhs;
	}
	add.s32 	%r12854, %r12821, %r12853;
	xor.b32  	%r12855, %r12834, %r12835;
	xor.b32  	%r12856, %r12849, %r12834;
	and.b32  	%r12857, %r12856, %r12855;
	xor.b32  	%r12858, %r12857, %r12834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12848, 5;
	shr.b32 	%rhs, %r12848, 27;
	add.u32 	%r12859, %lhs, %rhs;
	}
	add.s32 	%r12860, %r12854, %r12859;
	add.s32 	%r12861, %r12860, %r12858;
	add.s32 	%r12862, %r12861, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12834, 30;
	shr.b32 	%rhs, %r12834, 2;
	add.u32 	%r12863, %lhs, %rhs;
	}
	xor.b32  	%r12864, %r12681, %r12657;
	xor.b32  	%r12865, %r12864, %r12755;
	xor.b32  	%r12866, %r12865, %r12825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12866, 1;
	shr.b32 	%rhs, %r12866, 31;
	add.u32 	%r12867, %lhs, %rhs;
	}
	add.s32 	%r12868, %r12835, %r12867;
	xor.b32  	%r12869, %r12848, %r12849;
	xor.b32  	%r12870, %r12863, %r12848;
	and.b32  	%r12871, %r12870, %r12869;
	xor.b32  	%r12872, %r12871, %r12848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12862, 5;
	shr.b32 	%rhs, %r12862, 27;
	add.u32 	%r12873, %lhs, %rhs;
	}
	add.s32 	%r12874, %r12868, %r12873;
	add.s32 	%r12875, %r12874, %r12872;
	add.s32 	%r12876, %r12875, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12848, 30;
	shr.b32 	%rhs, %r12848, 2;
	add.u32 	%r12877, %lhs, %rhs;
	}
	xor.b32  	%r12878, %r12693, %r12669;
	xor.b32  	%r12879, %r12878, %r12769;
	xor.b32  	%r12880, %r12879, %r12839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12880, 1;
	shr.b32 	%rhs, %r12880, 31;
	add.u32 	%r12881, %lhs, %rhs;
	}
	add.s32 	%r12882, %r12849, %r12881;
	xor.b32  	%r12883, %r12862, %r12863;
	xor.b32  	%r12884, %r12877, %r12862;
	and.b32  	%r12885, %r12884, %r12883;
	xor.b32  	%r12886, %r12885, %r12862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12876, 5;
	shr.b32 	%rhs, %r12876, 27;
	add.u32 	%r12887, %lhs, %rhs;
	}
	add.s32 	%r12888, %r12882, %r12887;
	add.s32 	%r12889, %r12888, %r12886;
	add.s32 	%r12890, %r12889, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12862, 30;
	shr.b32 	%rhs, %r12862, 2;
	add.u32 	%r12891, %lhs, %rhs;
	}
	xor.b32  	%r12892, %r12705, %r12681;
	xor.b32  	%r12893, %r12892, %r12783;
	xor.b32  	%r12894, %r12893, %r12853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12894, 1;
	shr.b32 	%rhs, %r12894, 31;
	add.u32 	%r12895, %lhs, %rhs;
	}
	add.s32 	%r12896, %r12863, %r12895;
	xor.b32  	%r12897, %r12876, %r12877;
	xor.b32  	%r12898, %r12891, %r12876;
	and.b32  	%r12899, %r12898, %r12897;
	xor.b32  	%r12900, %r12899, %r12876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12890, 5;
	shr.b32 	%rhs, %r12890, 27;
	add.u32 	%r12901, %lhs, %rhs;
	}
	add.s32 	%r12902, %r12896, %r12901;
	add.s32 	%r12903, %r12902, %r12900;
	add.s32 	%r12904, %r12903, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12876, 30;
	shr.b32 	%rhs, %r12876, 2;
	add.u32 	%r12905, %lhs, %rhs;
	}
	xor.b32  	%r12906, %r12717, %r12693;
	xor.b32  	%r12907, %r12906, %r12797;
	xor.b32  	%r12908, %r12907, %r12867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12908, 1;
	shr.b32 	%rhs, %r12908, 31;
	add.u32 	%r12909, %lhs, %rhs;
	}
	add.s32 	%r12910, %r12877, %r12909;
	xor.b32  	%r12911, %r12890, %r12891;
	xor.b32  	%r12912, %r12905, %r12890;
	and.b32  	%r12913, %r12912, %r12911;
	xor.b32  	%r12914, %r12913, %r12890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12904, 5;
	shr.b32 	%rhs, %r12904, 27;
	add.u32 	%r12915, %lhs, %rhs;
	}
	add.s32 	%r12916, %r12910, %r12915;
	add.s32 	%r12917, %r12916, %r12914;
	add.s32 	%r12918, %r12917, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12890, 30;
	shr.b32 	%rhs, %r12890, 2;
	add.u32 	%r12919, %lhs, %rhs;
	}
	xor.b32  	%r12920, %r12729, %r12705;
	xor.b32  	%r12921, %r12920, %r12811;
	xor.b32  	%r12922, %r12921, %r12881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12922, 1;
	shr.b32 	%rhs, %r12922, 31;
	add.u32 	%r12923, %lhs, %rhs;
	}
	add.s32 	%r12924, %r12891, %r12923;
	xor.b32  	%r12925, %r12904, %r12905;
	xor.b32  	%r12926, %r12919, %r12904;
	and.b32  	%r12927, %r12926, %r12925;
	xor.b32  	%r12928, %r12927, %r12904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12918, 5;
	shr.b32 	%rhs, %r12918, 27;
	add.u32 	%r12929, %lhs, %rhs;
	}
	add.s32 	%r12930, %r12924, %r12929;
	add.s32 	%r12931, %r12930, %r12928;
	add.s32 	%r12932, %r12931, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12904, 30;
	shr.b32 	%rhs, %r12904, 2;
	add.u32 	%r12933, %lhs, %rhs;
	}
	xor.b32  	%r12934, %r12741, %r12717;
	xor.b32  	%r12935, %r12934, %r12825;
	xor.b32  	%r12936, %r12935, %r12895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12936, 1;
	shr.b32 	%rhs, %r12936, 31;
	add.u32 	%r12937, %lhs, %rhs;
	}
	add.s32 	%r12938, %r12905, %r12937;
	xor.b32  	%r12939, %r12918, %r12919;
	xor.b32  	%r12940, %r12933, %r12918;
	and.b32  	%r12941, %r12940, %r12939;
	xor.b32  	%r12942, %r12941, %r12918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12932, 5;
	shr.b32 	%rhs, %r12932, 27;
	add.u32 	%r12943, %lhs, %rhs;
	}
	add.s32 	%r12944, %r12938, %r12943;
	add.s32 	%r12945, %r12944, %r12942;
	add.s32 	%r12946, %r12945, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12918, 30;
	shr.b32 	%rhs, %r12918, 2;
	add.u32 	%r12947, %lhs, %rhs;
	}
	xor.b32  	%r12948, %r12755, %r12729;
	xor.b32  	%r12949, %r12948, %r12839;
	xor.b32  	%r12950, %r12949, %r12909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12950, 1;
	shr.b32 	%rhs, %r12950, 31;
	add.u32 	%r12951, %lhs, %rhs;
	}
	add.s32 	%r12952, %r12919, %r12951;
	xor.b32  	%r12953, %r12932, %r12933;
	xor.b32  	%r12954, %r12947, %r12932;
	and.b32  	%r12955, %r12954, %r12953;
	xor.b32  	%r12956, %r12955, %r12932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12946, 5;
	shr.b32 	%rhs, %r12946, 27;
	add.u32 	%r12957, %lhs, %rhs;
	}
	add.s32 	%r12958, %r12952, %r12957;
	add.s32 	%r12959, %r12958, %r12956;
	add.s32 	%r12960, %r12959, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12932, 30;
	shr.b32 	%rhs, %r12932, 2;
	add.u32 	%r12961, %lhs, %rhs;
	}
	xor.b32  	%r12962, %r12769, %r12741;
	xor.b32  	%r12963, %r12962, %r12853;
	xor.b32  	%r12964, %r12963, %r12923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12964, 1;
	shr.b32 	%rhs, %r12964, 31;
	add.u32 	%r12965, %lhs, %rhs;
	}
	add.s32 	%r12966, %r12933, %r12965;
	xor.b32  	%r12967, %r12946, %r12947;
	xor.b32  	%r12968, %r12961, %r12946;
	and.b32  	%r12969, %r12968, %r12967;
	xor.b32  	%r12970, %r12969, %r12946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12960, 5;
	shr.b32 	%rhs, %r12960, 27;
	add.u32 	%r12971, %lhs, %rhs;
	}
	add.s32 	%r12972, %r12966, %r12971;
	add.s32 	%r12973, %r12972, %r12970;
	add.s32 	%r12974, %r12973, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12946, 30;
	shr.b32 	%rhs, %r12946, 2;
	add.u32 	%r12975, %lhs, %rhs;
	}
	xor.b32  	%r12976, %r12783, %r12755;
	xor.b32  	%r12977, %r12976, %r12867;
	xor.b32  	%r12978, %r12977, %r12937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12978, 1;
	shr.b32 	%rhs, %r12978, 31;
	add.u32 	%r12979, %lhs, %rhs;
	}
	add.s32 	%r12980, %r12947, %r12979;
	xor.b32  	%r12981, %r12960, %r12961;
	xor.b32  	%r12982, %r12975, %r12960;
	and.b32  	%r12983, %r12982, %r12981;
	xor.b32  	%r12984, %r12983, %r12960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12974, 5;
	shr.b32 	%rhs, %r12974, 27;
	add.u32 	%r12985, %lhs, %rhs;
	}
	add.s32 	%r12986, %r12980, %r12985;
	add.s32 	%r12987, %r12986, %r12984;
	add.s32 	%r12988, %r12987, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12960, 30;
	shr.b32 	%rhs, %r12960, 2;
	add.u32 	%r12989, %lhs, %rhs;
	}
	xor.b32  	%r12990, %r12797, %r12769;
	xor.b32  	%r12991, %r12990, %r12881;
	xor.b32  	%r12992, %r12991, %r12951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12992, 1;
	shr.b32 	%rhs, %r12992, 31;
	add.u32 	%r12993, %lhs, %rhs;
	}
	add.s32 	%r12994, %r12961, %r12993;
	xor.b32  	%r12995, %r12974, %r12975;
	xor.b32  	%r12996, %r12989, %r12974;
	and.b32  	%r12997, %r12996, %r12995;
	xor.b32  	%r12998, %r12997, %r12974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12988, 5;
	shr.b32 	%rhs, %r12988, 27;
	add.u32 	%r12999, %lhs, %rhs;
	}
	add.s32 	%r13000, %r12994, %r12999;
	add.s32 	%r13001, %r13000, %r12998;
	add.s32 	%r13002, %r13001, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12974, 30;
	shr.b32 	%rhs, %r12974, 2;
	add.u32 	%r13003, %lhs, %rhs;
	}
	xor.b32  	%r13004, %r12811, %r12783;
	xor.b32  	%r13005, %r13004, %r12895;
	xor.b32  	%r13006, %r13005, %r12965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13006, 1;
	shr.b32 	%rhs, %r13006, 31;
	add.u32 	%r13007, %lhs, %rhs;
	}
	add.s32 	%r13008, %r12975, %r13007;
	xor.b32  	%r13009, %r12988, %r12989;
	xor.b32  	%r13010, %r13003, %r12988;
	and.b32  	%r13011, %r13010, %r13009;
	xor.b32  	%r13012, %r13011, %r12988;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13002, 5;
	shr.b32 	%rhs, %r13002, 27;
	add.u32 	%r13013, %lhs, %rhs;
	}
	add.s32 	%r13014, %r13008, %r13013;
	add.s32 	%r13015, %r13014, %r13012;
	add.s32 	%r13016, %r13015, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12988, 30;
	shr.b32 	%rhs, %r12988, 2;
	add.u32 	%r13017, %lhs, %rhs;
	}
	xor.b32  	%r13018, %r12825, %r12797;
	xor.b32  	%r13019, %r13018, %r12909;
	xor.b32  	%r13020, %r13019, %r12979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13020, 1;
	shr.b32 	%rhs, %r13020, 31;
	add.u32 	%r13021, %lhs, %rhs;
	}
	add.s32 	%r13022, %r12989, %r13021;
	xor.b32  	%r13023, %r13002, %r13003;
	xor.b32  	%r13024, %r13023, %r13017;
	add.s32 	%r13025, %r13022, %r13024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13016, 5;
	shr.b32 	%rhs, %r13016, 27;
	add.u32 	%r13026, %lhs, %rhs;
	}
	add.s32 	%r13027, %r13025, %r13026;
	add.s32 	%r13028, %r13027, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13002, 30;
	shr.b32 	%rhs, %r13002, 2;
	add.u32 	%r13029, %lhs, %rhs;
	}
	xor.b32  	%r13030, %r12839, %r12811;
	xor.b32  	%r13031, %r13030, %r12923;
	xor.b32  	%r13032, %r13031, %r12993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13032, 1;
	shr.b32 	%rhs, %r13032, 31;
	add.u32 	%r13033, %lhs, %rhs;
	}
	add.s32 	%r13034, %r13003, %r13033;
	xor.b32  	%r13035, %r13016, %r13017;
	xor.b32  	%r13036, %r13035, %r13029;
	add.s32 	%r13037, %r13034, %r13036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13028, 5;
	shr.b32 	%rhs, %r13028, 27;
	add.u32 	%r13038, %lhs, %rhs;
	}
	add.s32 	%r13039, %r13037, %r13038;
	add.s32 	%r13040, %r13039, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13016, 30;
	shr.b32 	%rhs, %r13016, 2;
	add.u32 	%r13041, %lhs, %rhs;
	}
	xor.b32  	%r13042, %r12853, %r12825;
	xor.b32  	%r13043, %r13042, %r12937;
	xor.b32  	%r13044, %r13043, %r13007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13044, 1;
	shr.b32 	%rhs, %r13044, 31;
	add.u32 	%r13045, %lhs, %rhs;
	}
	add.s32 	%r13046, %r13017, %r13045;
	xor.b32  	%r13047, %r13028, %r13029;
	xor.b32  	%r13048, %r13047, %r13041;
	add.s32 	%r13049, %r13046, %r13048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13040, 5;
	shr.b32 	%rhs, %r13040, 27;
	add.u32 	%r13050, %lhs, %rhs;
	}
	add.s32 	%r13051, %r13049, %r13050;
	add.s32 	%r13052, %r13051, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13028, 30;
	shr.b32 	%rhs, %r13028, 2;
	add.u32 	%r13053, %lhs, %rhs;
	}
	xor.b32  	%r13054, %r12867, %r12839;
	xor.b32  	%r13055, %r13054, %r12951;
	xor.b32  	%r13056, %r13055, %r13021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13056, 1;
	shr.b32 	%rhs, %r13056, 31;
	add.u32 	%r13057, %lhs, %rhs;
	}
	add.s32 	%r13058, %r13029, %r13057;
	xor.b32  	%r13059, %r13040, %r13041;
	xor.b32  	%r13060, %r13059, %r13053;
	add.s32 	%r13061, %r13058, %r13060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13052, 5;
	shr.b32 	%rhs, %r13052, 27;
	add.u32 	%r13062, %lhs, %rhs;
	}
	add.s32 	%r13063, %r13061, %r13062;
	add.s32 	%r13064, %r13063, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13040, 30;
	shr.b32 	%rhs, %r13040, 2;
	add.u32 	%r13065, %lhs, %rhs;
	}
	xor.b32  	%r13066, %r12881, %r12853;
	xor.b32  	%r13067, %r13066, %r12965;
	xor.b32  	%r13068, %r13067, %r13033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13068, 1;
	shr.b32 	%rhs, %r13068, 31;
	add.u32 	%r13069, %lhs, %rhs;
	}
	add.s32 	%r13070, %r13041, %r13069;
	xor.b32  	%r13071, %r13052, %r13053;
	xor.b32  	%r13072, %r13071, %r13065;
	add.s32 	%r13073, %r13070, %r13072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13064, 5;
	shr.b32 	%rhs, %r13064, 27;
	add.u32 	%r13074, %lhs, %rhs;
	}
	add.s32 	%r13075, %r13073, %r13074;
	add.s32 	%r13076, %r13075, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13052, 30;
	shr.b32 	%rhs, %r13052, 2;
	add.u32 	%r13077, %lhs, %rhs;
	}
	xor.b32  	%r13078, %r12895, %r12867;
	xor.b32  	%r13079, %r13078, %r12979;
	xor.b32  	%r13080, %r13079, %r13045;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13080, 1;
	shr.b32 	%rhs, %r13080, 31;
	add.u32 	%r13081, %lhs, %rhs;
	}
	add.s32 	%r13082, %r13053, %r13081;
	xor.b32  	%r13083, %r13064, %r13065;
	xor.b32  	%r13084, %r13083, %r13077;
	add.s32 	%r13085, %r13082, %r13084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13076, 5;
	shr.b32 	%rhs, %r13076, 27;
	add.u32 	%r13086, %lhs, %rhs;
	}
	add.s32 	%r13087, %r13085, %r13086;
	add.s32 	%r13088, %r13087, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13064, 30;
	shr.b32 	%rhs, %r13064, 2;
	add.u32 	%r13089, %lhs, %rhs;
	}
	xor.b32  	%r13090, %r12909, %r12881;
	xor.b32  	%r13091, %r13090, %r12993;
	xor.b32  	%r13092, %r13091, %r13057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13092, 1;
	shr.b32 	%rhs, %r13092, 31;
	add.u32 	%r13093, %lhs, %rhs;
	}
	add.s32 	%r13094, %r13065, %r13093;
	xor.b32  	%r13095, %r13076, %r13077;
	xor.b32  	%r13096, %r13095, %r13089;
	add.s32 	%r13097, %r13094, %r13096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13088, 5;
	shr.b32 	%rhs, %r13088, 27;
	add.u32 	%r13098, %lhs, %rhs;
	}
	add.s32 	%r13099, %r13097, %r13098;
	add.s32 	%r13100, %r13099, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13076, 30;
	shr.b32 	%rhs, %r13076, 2;
	add.u32 	%r13101, %lhs, %rhs;
	}
	xor.b32  	%r13102, %r12923, %r12895;
	xor.b32  	%r13103, %r13102, %r13007;
	xor.b32  	%r13104, %r13103, %r13069;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13104, 1;
	shr.b32 	%rhs, %r13104, 31;
	add.u32 	%r13105, %lhs, %rhs;
	}
	add.s32 	%r13106, %r13077, %r13105;
	xor.b32  	%r13107, %r13088, %r13089;
	xor.b32  	%r13108, %r13107, %r13101;
	add.s32 	%r13109, %r13106, %r13108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13100, 5;
	shr.b32 	%rhs, %r13100, 27;
	add.u32 	%r13110, %lhs, %rhs;
	}
	add.s32 	%r13111, %r13109, %r13110;
	add.s32 	%r13112, %r13111, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13088, 30;
	shr.b32 	%rhs, %r13088, 2;
	add.u32 	%r13113, %lhs, %rhs;
	}
	xor.b32  	%r13114, %r12937, %r12909;
	xor.b32  	%r13115, %r13114, %r13021;
	xor.b32  	%r13116, %r13115, %r13081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13116, 1;
	shr.b32 	%rhs, %r13116, 31;
	add.u32 	%r13117, %lhs, %rhs;
	}
	add.s32 	%r13118, %r13089, %r13117;
	xor.b32  	%r13119, %r13100, %r13101;
	xor.b32  	%r13120, %r13119, %r13113;
	add.s32 	%r13121, %r13118, %r13120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13112, 5;
	shr.b32 	%rhs, %r13112, 27;
	add.u32 	%r13122, %lhs, %rhs;
	}
	add.s32 	%r13123, %r13121, %r13122;
	add.s32 	%r13124, %r13123, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13100, 30;
	shr.b32 	%rhs, %r13100, 2;
	add.u32 	%r13125, %lhs, %rhs;
	}
	xor.b32  	%r13126, %r12951, %r12923;
	xor.b32  	%r13127, %r13126, %r13033;
	xor.b32  	%r13128, %r13127, %r13093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13128, 1;
	shr.b32 	%rhs, %r13128, 31;
	add.u32 	%r13129, %lhs, %rhs;
	}
	add.s32 	%r13130, %r13101, %r13129;
	xor.b32  	%r13131, %r13112, %r13113;
	xor.b32  	%r13132, %r13131, %r13125;
	add.s32 	%r13133, %r13130, %r13132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13124, 5;
	shr.b32 	%rhs, %r13124, 27;
	add.u32 	%r13134, %lhs, %rhs;
	}
	add.s32 	%r13135, %r13133, %r13134;
	add.s32 	%r13136, %r13135, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13112, 30;
	shr.b32 	%rhs, %r13112, 2;
	add.u32 	%r13137, %lhs, %rhs;
	}
	xor.b32  	%r13138, %r12965, %r12937;
	xor.b32  	%r13139, %r13138, %r13045;
	xor.b32  	%r13140, %r13139, %r13105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13140, 1;
	shr.b32 	%rhs, %r13140, 31;
	add.u32 	%r13141, %lhs, %rhs;
	}
	add.s32 	%r13142, %r13113, %r13141;
	xor.b32  	%r13143, %r13124, %r13125;
	xor.b32  	%r13144, %r13143, %r13137;
	add.s32 	%r13145, %r13142, %r13144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13136, 5;
	shr.b32 	%rhs, %r13136, 27;
	add.u32 	%r13146, %lhs, %rhs;
	}
	add.s32 	%r13147, %r13145, %r13146;
	add.s32 	%r13148, %r13147, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13124, 30;
	shr.b32 	%rhs, %r13124, 2;
	add.u32 	%r13149, %lhs, %rhs;
	}
	xor.b32  	%r13150, %r12979, %r12951;
	xor.b32  	%r13151, %r13150, %r13057;
	xor.b32  	%r13152, %r13151, %r13117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13152, 1;
	shr.b32 	%rhs, %r13152, 31;
	add.u32 	%r13153, %lhs, %rhs;
	}
	add.s32 	%r13154, %r13125, %r13153;
	xor.b32  	%r13155, %r13136, %r13137;
	xor.b32  	%r13156, %r13155, %r13149;
	add.s32 	%r13157, %r13154, %r13156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13148, 5;
	shr.b32 	%rhs, %r13148, 27;
	add.u32 	%r13158, %lhs, %rhs;
	}
	add.s32 	%r13159, %r13157, %r13158;
	add.s32 	%r13160, %r13159, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13136, 30;
	shr.b32 	%rhs, %r13136, 2;
	add.u32 	%r13161, %lhs, %rhs;
	}
	xor.b32  	%r13162, %r12993, %r12965;
	xor.b32  	%r13163, %r13162, %r13069;
	xor.b32  	%r13164, %r13163, %r13129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13164, 1;
	shr.b32 	%rhs, %r13164, 31;
	add.u32 	%r13165, %lhs, %rhs;
	}
	add.s32 	%r13166, %r13137, %r13165;
	xor.b32  	%r13167, %r13148, %r13149;
	xor.b32  	%r13168, %r13167, %r13161;
	add.s32 	%r13169, %r13166, %r13168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13160, 5;
	shr.b32 	%rhs, %r13160, 27;
	add.u32 	%r13170, %lhs, %rhs;
	}
	add.s32 	%r13171, %r13169, %r13170;
	add.s32 	%r13172, %r13171, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13148, 30;
	shr.b32 	%rhs, %r13148, 2;
	add.u32 	%r13173, %lhs, %rhs;
	}
	xor.b32  	%r13174, %r13007, %r12979;
	xor.b32  	%r13175, %r13174, %r13081;
	xor.b32  	%r13176, %r13175, %r13141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13176, 1;
	shr.b32 	%rhs, %r13176, 31;
	add.u32 	%r13177, %lhs, %rhs;
	}
	add.s32 	%r13178, %r13149, %r13177;
	xor.b32  	%r13179, %r13160, %r13161;
	xor.b32  	%r13180, %r13179, %r13173;
	add.s32 	%r13181, %r13178, %r13180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13172, 5;
	shr.b32 	%rhs, %r13172, 27;
	add.u32 	%r13182, %lhs, %rhs;
	}
	add.s32 	%r13183, %r13181, %r13182;
	add.s32 	%r13184, %r13183, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13160, 30;
	shr.b32 	%rhs, %r13160, 2;
	add.u32 	%r13185, %lhs, %rhs;
	}
	xor.b32  	%r13186, %r13021, %r12993;
	xor.b32  	%r13187, %r13186, %r13093;
	xor.b32  	%r13188, %r13187, %r13153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13188, 1;
	shr.b32 	%rhs, %r13188, 31;
	add.u32 	%r13189, %lhs, %rhs;
	}
	add.s32 	%r13190, %r13161, %r13189;
	xor.b32  	%r13191, %r13172, %r13173;
	xor.b32  	%r13192, %r13191, %r13185;
	add.s32 	%r13193, %r13190, %r13192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13184, 5;
	shr.b32 	%rhs, %r13184, 27;
	add.u32 	%r13194, %lhs, %rhs;
	}
	add.s32 	%r13195, %r13193, %r13194;
	add.s32 	%r13196, %r13195, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13172, 30;
	shr.b32 	%rhs, %r13172, 2;
	add.u32 	%r13197, %lhs, %rhs;
	}
	xor.b32  	%r13198, %r13033, %r13007;
	xor.b32  	%r13199, %r13198, %r13105;
	xor.b32  	%r13200, %r13199, %r13165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13200, 1;
	shr.b32 	%rhs, %r13200, 31;
	add.u32 	%r13201, %lhs, %rhs;
	}
	add.s32 	%r13202, %r13173, %r13201;
	xor.b32  	%r13203, %r13184, %r13185;
	xor.b32  	%r13204, %r13203, %r13197;
	add.s32 	%r13205, %r13202, %r13204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13196, 5;
	shr.b32 	%rhs, %r13196, 27;
	add.u32 	%r13206, %lhs, %rhs;
	}
	add.s32 	%r13207, %r13205, %r13206;
	add.s32 	%r13208, %r13207, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13184, 30;
	shr.b32 	%rhs, %r13184, 2;
	add.u32 	%r13209, %lhs, %rhs;
	}
	xor.b32  	%r13210, %r13045, %r13021;
	xor.b32  	%r13211, %r13210, %r13117;
	xor.b32  	%r13212, %r13211, %r13177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13212, 1;
	shr.b32 	%rhs, %r13212, 31;
	add.u32 	%r13213, %lhs, %rhs;
	}
	add.s32 	%r13214, %r13185, %r13213;
	xor.b32  	%r13215, %r13196, %r13197;
	xor.b32  	%r13216, %r13215, %r13209;
	add.s32 	%r13217, %r13214, %r13216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13208, 5;
	shr.b32 	%rhs, %r13208, 27;
	add.u32 	%r13218, %lhs, %rhs;
	}
	add.s32 	%r13219, %r13217, %r13218;
	add.s32 	%r13220, %r13219, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13196, 30;
	shr.b32 	%rhs, %r13196, 2;
	add.u32 	%r13221, %lhs, %rhs;
	}
	xor.b32  	%r13222, %r13057, %r13033;
	xor.b32  	%r13223, %r13222, %r13129;
	xor.b32  	%r13224, %r13223, %r13189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13224, 1;
	shr.b32 	%rhs, %r13224, 31;
	add.u32 	%r13225, %lhs, %rhs;
	}
	add.s32 	%r13226, %r13197, %r13225;
	xor.b32  	%r13227, %r13208, %r13209;
	xor.b32  	%r13228, %r13227, %r13221;
	add.s32 	%r13229, %r13226, %r13228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13220, 5;
	shr.b32 	%rhs, %r13220, 27;
	add.u32 	%r13230, %lhs, %rhs;
	}
	add.s32 	%r13231, %r13229, %r13230;
	add.s32 	%r13232, %r13231, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13208, 30;
	shr.b32 	%rhs, %r13208, 2;
	add.u32 	%r13233, %lhs, %rhs;
	}
	xor.b32  	%r13234, %r13069, %r13045;
	xor.b32  	%r13235, %r13234, %r13141;
	xor.b32  	%r13236, %r13235, %r13201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13236, 1;
	shr.b32 	%rhs, %r13236, 31;
	add.u32 	%r13237, %lhs, %rhs;
	}
	add.s32 	%r13238, %r13209, %r13237;
	xor.b32  	%r13239, %r13220, %r13221;
	xor.b32  	%r13240, %r13239, %r13233;
	add.s32 	%r13241, %r13238, %r13240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13232, 5;
	shr.b32 	%rhs, %r13232, 27;
	add.u32 	%r13242, %lhs, %rhs;
	}
	add.s32 	%r13243, %r13241, %r13242;
	add.s32 	%r13244, %r13243, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13220, 30;
	shr.b32 	%rhs, %r13220, 2;
	add.u32 	%r13245, %lhs, %rhs;
	}
	xor.b32  	%r13246, %r13081, %r13057;
	xor.b32  	%r13247, %r13246, %r13153;
	xor.b32  	%r13248, %r13247, %r13213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13248, 1;
	shr.b32 	%rhs, %r13248, 31;
	add.u32 	%r13249, %lhs, %rhs;
	}
	xor.b32  	%r13250, %r13232, %r13233;
	xor.b32  	%r13251, %r13250, %r13245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13244, 5;
	shr.b32 	%rhs, %r13244, 27;
	add.u32 	%r13252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13232, 30;
	shr.b32 	%rhs, %r13232, 2;
	add.u32 	%r13253, %lhs, %rhs;
	}
	add.s32 	%r13254, %r11367, %r13221;
	add.s32 	%r13255, %r13254, %r13249;
	add.s32 	%r13256, %r13255, %r13251;
	add.s32 	%r13257, %r13256, %r13252;
	add.s32 	%r13258, %r13257, -899497514;
	add.s32 	%r13259, %r13244, %r11368;
	add.s32 	%r13260, %r13253, %r11369;
	add.s32 	%r13261, %r13245, %r11370;
	setp.ne.s32	%p6, %r4260, %r13258;
	setp.ne.s32	%p7, %r4262, %r13259;
	or.pred  	%p8, %p6, %p7;
	setp.ne.s32	%p9, %r4264, %r13260;
	or.pred  	%p10, %p8, %p9;
	setp.ne.s32	%p11, %r4266, %r13261;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB8_12;

	ld.param.u64 	%rd1597, [m15300_comp_param_16];
	ld.param.u32 	%r13265, [m15300_comp_param_32];
	mul.wide.u32 	%rd1593, %r13265, 4;
	add.s64 	%rd1594, %rd1597, %rd1593;
	atom.global.add.u32 	%r13262, [%rd1594], 1;
	setp.ne.s32	%p13, %r13262, 0;
	@%p13 bra 	BB8_12;

	ld.param.u64 	%rd1600, [m15300_comp_param_19];
	ld.param.u32 	%r13266, [m15300_comp_param_31];
	atom.global.add.u32 	%r112, [%rd1600], 1;
	setp.lt.u32	%p14, %r112, %r13266;
	@%p14 bra 	BB8_11;
	bra.uni 	BB8_10;

BB8_11:
	mov.b32	%r13275, %envreg3;
	mov.u32 	%r13274, %ntid.x;
	mov.u32 	%r13273, %ctaid.x;
	mov.u32 	%r13272, %tid.x;
	mad.lo.s32 	%r13271, %r13273, %r13274, %r13275;
	add.s32 	%r13270, %r13271, %r13272;
	cvt.s64.s32	%rd1599, %r13270;
	ld.param.u32 	%r13269, [m15300_comp_param_27];
	mov.u32 	%r13268, 0;
	ld.param.u64 	%rd1598, [m15300_comp_param_14];
	ld.param.u32 	%r13267, [m15300_comp_param_32];
	mul.wide.u32 	%rd1595, %r112, 24;
	add.s64 	%rd1596, %rd1598, %rd1595;
	st.global.v2.u32 	[%rd1596+16], {%r13268, %r13267};
	st.global.v2.u32 	[%rd1596+8], {%r13268, %r13269};
	st.global.u64 	[%rd1596], %rd1599;
	bra.uni 	BB8_12;

BB8_10:
	ld.param.u64 	%rd1601, [m15300_comp_param_19];
	atom.global.add.u32 	%r13263, [%rd1601], -1;

BB8_12:
	ret;
}


  