$date
	Sun Oct 23 05:56:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#669940
b10 !
1"
#669942
b10 &
b10 %
1$
#669943
0"
#669946
b1 &
b1 %
1#
#669950
b0 &
0#
b0 %
0$
#1738571
b11010 !
1"
#1738574
b11010 &
b11010 %
1$
#1738575
0"
#1738578
b1101 &
b1101 %
#1738582
b101000 &
b101000 %
#1738586
b10100 &
b10100 %
#1738590
b1010 &
b1010 %
#1738594
b101 &
b101 %
#1738598
b10000 &
b10000 %
#1738602
b1000 &
b1000 %
#1738606
b100 &
b100 %
#1738610
b10 &
b10 %
#1738614
b1 &
1#
b1 %
#1738618
b0 &
b0 %
0#
0$
#2651549
b10011 !
1"
#2651550
b10011 &
b10011 %
1$
#2651551
0"
#2651554
b111010 &
b111010 %
#2651558
b11101 &
b11101 %
#2651562
b1011000 &
b1011000 %
#2651566
b101100 &
b101100 %
#2651570
b10110 &
b10110 %
#2651574
b1011 &
b1011 %
#2651578
b100010 &
b100010 %
#2651582
b10001 &
b10001 %
#2651586
b110100 &
b110100 %
#2651590
b11010 &
b11010 %
#2651594
b1101 &
b1101 %
#2651598
b101000 &
b101000 %
#2651602
b10100 &
b10100 %
#2651606
b1010 &
b1010 %
#2651610
b101 &
b101 %
#2651614
b10000 &
b10000 %
#2651618
b1000 &
b1000 %
#2651622
b100 &
b100 %
#2651626
b10 &
b10 %
#2651630
b1 &
1#
b1 %
#2651634
b0 &
b0 %
0#
0$
#4500012
