Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date             : Tue Dec 17 17:58:22 2019
| Host             : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.245        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.145        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |     1196 |       --- |             --- |
|   LUT as Logic |    <0.001 |      566 |     63400 |            0.89 |
|   CARRY4       |    <0.001 |      115 |     15850 |            0.73 |
|   Register     |    <0.001 |      222 |    126800 |            0.18 |
|   F7/F8 Muxes  |    <0.001 |       24 |     63400 |            0.04 |
|   Others       |     0.000 |      150 |       --- |             --- |
| Signals        |     0.003 |     1011 |       --- |             --- |
| Block RAM      |     0.014 |       45 |       135 |           33.33 |
| MMCM           |     0.122 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        6 |       240 |            2.50 |
| I/O            |     0.002 |       26 |       210 |           12.38 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.245 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.020 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+----------------------------------------+-----------------+
| Clock                    | Domain                                 | Constraint (ns) |
+--------------------------+----------------------------------------+-----------------+
| clk_100mhz               | clk_100mhz                             |            10.0 |
| clk_out1_clk_wiz_final   | clkdivider/inst/clk_out1_clk_wiz_final |            15.4 |
| clk_out1_clk_wiz_final_1 | clkdivider/inst/clk_out1_clk_wiz_final |            15.4 |
| clkfbout_clk_wiz_final   | clkdivider/inst/clkfbout_clk_wiz_final |            50.0 |
| clkfbout_clk_wiz_final_1 | clkdivider/inst/clkfbout_clk_wiz_final |            50.0 |
| sys_clk_pin              | clk_100mhz                             |            10.0 |
+--------------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| main                |     0.145 |
|   clkdivider        |     0.122 |
|     inst            |     0.122 |
|   move_player_1     |     0.006 |
|     p1_blob         |     0.005 |
|       p1_motions    |     0.001 |
|       p1_rest_blue  |     0.001 |
|       p1_rest_green |     0.001 |
|       p1_rest_red   |     0.001 |
|   move_player_2     |     0.005 |
|     p2_blob         |     0.005 |
|       p2_rest_blue  |     0.001 |
|       p2_rest_green |     0.001 |
|       p2_rest_red   |     0.001 |
|   p1_hundred_score  |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
|   p1_ones_score     |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
|   p1_tens_score     |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
|   p2_hundred_score  |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
|   p2_ones_score     |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
|   p2_tens_score     |     0.001 |
|     num             |     0.001 |
|       U0            |     0.001 |
+---------------------+-----------+


