<profile>

<section name = "Vitis HLS Report for 'cyclic_prefix_removal'" level="0">
<item name = "Date">Thu May 18 15:51:39 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_31</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.688 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8202, 8202, 82.020 us, 82.020 us, 8203, 8203, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30">cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1, 4098, 4098, 40.980 us, 40.980 us, 4098, 4098, no</column>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38">cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2, 4098, 4098, 40.980 us, 40.980 us, 4098, 4098, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 160, 172, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38">cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2, 0, 0, 80, 86, 0</column>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30">cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1, 0, 0, 80, 86, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38_out_samples_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30_out_samples_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="in_samples_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="out_samples_TDATA_int_regslice">14, 3, 64, 192</column>
<column name="out_samples_TVALID_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cyclic_prefix_removal, return value</column>
<column name="in_samples_TDATA">in, 64, axis, in_samples, pointer</column>
<column name="in_samples_TVALID">in, 1, axis, in_samples, pointer</column>
<column name="in_samples_TREADY">out, 1, axis, in_samples, pointer</column>
<column name="out_samples_TDATA">out, 64, axis, out_samples, pointer</column>
<column name="out_samples_TVALID">out, 1, axis, out_samples, pointer</column>
<column name="out_samples_TREADY">in, 1, axis, out_samples, pointer</column>
</table>
</item>
</section>
</profile>
