#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x25d1190 .scope module, "tb_cocotb" "tb_cocotb" 2 3;
 .timescale -9 -12;
L_0x280c5f0 .functor BUFZ 1, L_0x2803bd0, C4<0>, C4<0>, C4<0>;
v0x27eeda0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x27ef1a0_0 .net "device_interrupt", 0 0, L_0x280c5f0; 1 drivers
v0x27ef220_0 .net "ih_reset", 0 0, C4<z>; 0 drivers
v0x27ef2a0_0 .net "in_address", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27ef320_0 .net "in_command", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27ef3a0_0 .net "in_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27ef420_0 .net "in_data_count", 27 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27ef4a0_0 .net "in_ready", 0 0, C4<z>; 0 drivers
v0x27ef520_0 .net "master_ready", 0 0, v0x27ee480_0; 1 drivers
v0x27ef5a0_0 .net "mem_i_ack", 0 0, L_0x280c230; 1 drivers
v0x27ef620_0 .net "mem_i_dat", 31 0, L_0x27f0010; 1 drivers
v0x27ef6a0_0 .net "mem_i_int", 0 0, L_0x280bc00; 1 drivers
v0x27ef720_0 .net "mem_o_adr", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27ef7a0_0 .net "mem_o_cyc", 0 0, C4<0>; 1 drivers
v0x27ef8a0_0 .net "mem_o_dat", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27ef920_0 .net "mem_o_sel", 3 0, C4<0000>; 1 drivers
v0x27ef820_0 .net "mem_o_stb", 0 0, C4<0>; 1 drivers
v0x27efa30_0 .net "mem_o_we", 0 0, C4<0>; 1 drivers
v0x27ef9a0_0 .net "out_address", 31 0, v0x27ee1e0_0; 1 drivers
v0x27efb50_0 .net "out_data", 31 0, v0x27ee260_0; 1 drivers
v0x27efab0_0 .net "out_data_count", 27 0, L_0x27f31d0; 1 drivers
v0x27efc80_0 .net "out_en", 0 0, v0x27ee160_0; 1 drivers
v0x27efbd0_0 .net "out_ready", 0 0, C4<z>; 0 drivers
v0x27efdc0_0 .net "out_status", 31 0, v0x27eeaa0_0; 1 drivers
v0x27efd00_0 .var "r_ih_reset", 0 0;
v0x27eff10_0 .var "r_in_address", 31 0;
v0x27efe40_0 .var "r_in_command", 31 0;
v0x27f0070_0 .var "r_in_data", 31 0;
v0x27eff90_0 .var "r_in_data_count", 27 0;
v0x27f01e0_0 .var "r_in_ready", 0 0;
v0x27f00f0_0 .var "r_out_ready", 0 0;
v0x27f0360_0 .var "r_pcie_reset_n", 0 0;
v0x27f0260_0 .var "r_rst", 0 0;
v0x27f02e0_0 .net "rst", 0 0, C4<z>; 0 drivers
v0x27f0500_0 .net "test_id", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27f0580_0 .net "w_arb0_i_wbs_adr", 31 0, L_0x280a240; 1 drivers
v0x27f03e0_0 .net "w_arb0_i_wbs_cyc", 0 0, L_0x2809780; 1 drivers
v0x27f0460_0 .net "w_arb0_i_wbs_dat", 31 0, L_0x280af60; 1 drivers
v0x27f0740_0 .net "w_arb0_i_wbs_sel", 3 0, L_0x2809c70; 1 drivers
v0x27f07c0_0 .net "w_arb0_i_wbs_stb", 0 0, L_0x2809490; 1 drivers
v0x27f0600_0 .net "w_arb0_i_wbs_we", 0 0, L_0x2808ad0; 1 drivers
v0x27f0680_0 .net "w_arb0_o_wbs_ack", 0 0, v0x274eb80_0; 1 drivers
v0x27f09a0_0 .net "w_arb0_o_wbs_dat", 31 0, v0x274ec00_0; 1 drivers
v0x27f0a20_0 .net "w_arb0_o_wbs_int", 0 0, v0x27a7620_0; 1 drivers
v0x27f0840_0 .var "w_clk_100mhz_clk_n", 0 0;
v0x27f08c0_0 .var "w_clk_100mhz_clk_p", 0 0;
v0x27f0c20_0 .net "w_mem_ack_i", 0 0, v0x2725770_0; 1 drivers
v0x27f0ca0_0 .net "w_mem_adr_o", 31 0, v0x27ee2e0_0; 1 drivers
v0x27f0af0_0 .net "w_mem_cyc_o", 0 0, v0x27ee360_0; 1 drivers
v0x27f0eb0_0 .net "w_mem_dat_i", 31 0, v0x27257f0_0; 1 drivers
v0x27f0d20_0 .net "w_mem_dat_o", 31 0, v0x27ee3e0_0; 1 drivers
v0x27f0df0_0 .net "w_mem_int_i", 0 0, v0x27283c0_0; 1 drivers
v0x27f1130_0 .net "w_mem_sel_o", 3 0, v0x27ee500_0; 1 drivers
v0x27f1200_0 .net "w_mem_stb_o", 0 0, v0x27ee580_0; 1 drivers
v0x27f0f80_0 .net "w_mem_we_o", 0 0, v0x27ee600_0; 1 drivers
v0x27f1050_0 .net "w_sm0_i_wbs_adr", 31 0, L_0x2808610; 1 drivers
v0x27f14a0_0 .net "w_sm0_i_wbs_cyc", 0 0, L_0x28083a0; 1 drivers
v0x27f1570_0 .net "w_sm0_i_wbs_dat", 31 0, L_0x2808f10; 1 drivers
v0x27f12d0_0 .net "w_sm0_i_wbs_sel", 3 0, L_0x2808000; 1 drivers
v0x27f13a0_0 .net "w_sm0_i_wbs_stb", 0 0, L_0x2807d50; 1 drivers
v0x27f1830_0 .net "w_sm0_i_wbs_we", 0 0, L_0x2808100; 1 drivers
v0x27f1900_0 .net "w_sm0_o_wbs_ack", 0 0, L_0x280aa60; 1 drivers
v0x27f1640_0 .net "w_sm0_o_wbs_dat", 31 0, L_0x280aba0; 1 drivers
v0x27f1710_0 .net "w_sm0_o_wbs_int", 0 0, L_0x280c150; 1 drivers
v0x27f1b90_0 .net "w_wbp_ack", 0 0, v0x26b5f00_0; 1 drivers
v0x27f1c60_0 .net "w_wbp_adr", 31 0, v0x27ee920_0; 1 drivers
v0x27f19d0_0 .net "w_wbp_cyc", 0 0, v0x27ee740_0; 1 drivers
v0x27f1aa0_0 .net "w_wbp_dat_i", 31 0, v0x27ee7c0_0; 1 drivers
v0x27f1f10_0 .net "w_wbp_dat_o", 31 0, v0x26fb920_0; 1 drivers
v0x27f1fe0_0 .net "w_wbp_int", 0 0, L_0x2803bd0; 1 drivers
v0x27f1d30_0 .net "w_wbp_msk", 0 0, v0x27ee840_0; 1 drivers
v0x27f1db0_0 .net "w_wbp_sel", 3 0, v0x27eeba0_0; 1 drivers
v0x27f1e30_0 .net "w_wbp_stb", 0 0, v0x27ee9a0_0; 1 drivers
v0x27f22b0_0 .net "w_wbp_we", 0 0, v0x27eea20_0; 1 drivers
v0x27f20b0_0 .net "w_wbs0_ack", 0 0, C4<0>; 1 drivers
v0x27f2130_0 .net "w_wbs0_adr", 31 0, L_0x2805a70; 1 drivers
v0x27f21b0_0 .net "w_wbs0_cyc", 0 0, L_0x2805380; 1 drivers
v0x27f2230_0 .net "w_wbs0_dat_i", 31 0, L_0x28057c0; 1 drivers
v0x27f25b0_0 .net "w_wbs0_dat_o", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27f2630_0 .net "w_wbs0_int", 0 0, C4<0>; 1 drivers
v0x27f2330_0 .net "w_wbs0_stb", 0 0, L_0x2804ab0; 1 drivers
v0x27f23b0_0 .net "w_wbs0_we", 0 0, L_0x28040b0; 1 drivers
v0x27f2430_0 .net "w_wbs1_ack", 0 0, v0x27e88b0_0; 1 drivers
v0x27f2500_0 .net "w_wbs1_adr", 31 0, L_0x2807900; 1 drivers
v0x27f29b0_0 .net "w_wbs1_cyc", 0 0, L_0x2806e30; 1 drivers
v0x27f2a80_0 .net "w_wbs1_dat_i", 31 0, L_0x28079e0; 1 drivers
v0x27f2700_0 .net "w_wbs1_dat_o", 31 0, v0x27e8930_0; 1 drivers
v0x27f27d0_0 .net "w_wbs1_int", 0 0, v0x27e89b0_0; 1 drivers
v0x27f28a0_0 .net "w_wbs1_stb", 0 0, L_0x2805e80; 1 drivers
v0x27f2e20_0 .net "w_wbs1_we", 0 0, L_0x2805da0; 1 drivers
E_0x27aaca0 .event edge, v0x2540e90_0;
E_0x2767530 .event edge, v0x27ef220_0;
E_0x2777de0 .event edge, v0x27efbd0_0;
E_0x274a580 .event edge, v0x27ef420_0;
E_0x26a5f40 .event edge, v0x27ef3a0_0;
E_0x26a7570 .event edge, v0x27ef2a0_0;
E_0x26a5380 .event edge, v0x27ef320_0;
E_0x26a66e0 .event edge, v0x27ef4a0_0;
E_0x26a9360 .event edge, v0x27f02e0_0;
S_0x27ec450 .scope module, "wm" "wishbone_master" 2 139, 3 68, S_0x25d1190;
 .timescale 0 0;
P_0x27ec548 .param/l "DUMP_CORE" 3 129, +C4<0100>;
P_0x27ec570 .param/l "DUMP_COUNT" 3 133, +C4<01110>;
P_0x27ec598 .param/l "IDLE" 3 125, +C4<0>;
P_0x27ec5c0 .param/l "READ" 3 128, +C4<011>;
P_0x27ec5e8 .param/l "S_PING_RESP" 3 131, C4<00000000000000001100010110010100>;
P_0x27ec610 .param/l "WRITE" 3 126, +C4<01>;
P_0x27ec638 .param/l "WRITE_RESP" 3 127, +C4<010>;
L_0x27bd360 .functor OR 1, L_0x27f2b50, L_0x27f2c40, C4<0>, C4<0>;
L_0x27f3590 .functor NOT 1, v0x27eeed0_0, C4<0>, C4<0>, C4<0>;
L_0x27f35f0 .functor AND 1, v0x27f0260_0, L_0x27f3590, C4<1>, C4<1>;
v0x27ec670_0 .net *"_s0", 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0x27ec6f0_0 .net *"_s10", 27 0, C4<0000000000000000000000000000>; 1 drivers
v0x27ec770_0 .net *"_s2", 0 0, L_0x27f2b50; 1 drivers
v0x27ec7f0_0 .net *"_s20", 0 0, L_0x27f3590; 1 drivers
v0x27ec870_0 .net *"_s4", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x27ec8f0_0 .net *"_s6", 0 0, L_0x27f2c40; 1 drivers
v0x27ec970_0 .net *"_s8", 0 0, L_0x27bd360; 1 drivers
v0x27ec9f0_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x27eca70_0 .net "command_flags", 15 0, L_0x27f3360; 1 drivers
v0x27ecaf0_0 .var "dump_count", 31 0;
v0x27ecb70_0 .var "dump_flags", 31 0;
v0x27ecbf0_0 .var "dump_laddress", 31 0;
v0x27ecce0_0 .var "dump_lcommand", 31 0;
v0x27ecd60_0 .var "dump_ldata_count", 31 0;
v0x27ece60_0 .var "dump_nack_count", 31 0;
v0x27ecee0_0 .var "dump_per_m_addr", 31 0;
v0x27ecde0_0 .var "dump_per_m_dat_in", 31 0;
v0x27ecff0_0 .var "dump_per_m_dat_out", 31 0;
v0x27ecf60_0 .var "dump_per_p_addr", 31 0;
v0x27ed110_0 .var "dump_per_p_dat_in", 31 0;
v0x27ed070_0 .var "dump_per_p_dat_out", 31 0;
v0x27ed240_0 .var "dump_per_state", 31 0;
v0x27ed190_0 .var "dump_state", 31 0;
v0x27ed380_0 .var "dump_status", 31 0;
v0x27ed2c0_0 .net "enable_nack", 0 0, L_0x27f34f0; 1 drivers
v0x27ed4d0_0 .net "i_address", 31 0, v0x27eff10_0; 1 drivers
v0x27ed400_0 .net "i_command", 31 0, v0x27efe40_0; 1 drivers
v0x27ed630_0 .net "i_data", 31 0, v0x27f0070_0; 1 drivers
v0x27ed550_0 .net "i_data_count", 27 0, v0x27eff90_0; 1 drivers
v0x27ed7a0_0 .net "i_ih_rst", 0 0, v0x27efd00_0; 1 drivers
v0x27ed6b0_0 .alias "i_mem_ack", 0 0, v0x27f0c20_0;
v0x27ed920_0 .alias "i_mem_dat", 31 0, v0x27f0eb0_0;
v0x27ed820_0 .alias "i_mem_int", 0 0, v0x27f0df0_0;
v0x27ed8a0_0 .net "i_out_ready", 0 0, v0x27f00f0_0; 1 drivers
v0x27edac0_0 .alias "i_per_ack", 0 0, v0x27f1b90_0;
v0x27edb40_0 .alias "i_per_dat", 31 0, v0x27f1f10_0;
v0x27ed9a0_0 .alias "i_per_int", 0 0, v0x27f1fe0_0;
v0x27eda20_0 .net "i_ready", 0 0, v0x27f01e0_0; 1 drivers
v0x27edd00_0 .var "interrupt_mask", 31 0;
v0x27edd80_0 .var "local_address", 31 0;
v0x27edbc0_0 .var "local_data", 31 0;
v0x27edc40_0 .var "local_data_count", 27 0;
v0x27edf60_0 .var "master_flags", 31 0;
v0x27edfe0_0 .var "mem_bus_select", 0 0;
v0x27ede00_0 .var "nack_count", 31 0;
v0x27ede80_0 .var "nack_timeout", 31 0;
v0x27ee1e0_0 .var "o_address", 31 0;
v0x27ee260_0 .var "o_data", 31 0;
v0x27ee060_0 .alias "o_data_count", 27 0, v0x27efab0_0;
v0x27ee0e0_0 .var "o_debug", 31 0;
v0x27ee160_0 .var "o_en", 0 0;
v0x27ee480_0 .var "o_master_ready", 0 0;
v0x27ee2e0_0 .var "o_mem_adr", 31 0;
v0x27ee360_0 .var "o_mem_cyc", 0 0;
v0x27ee3e0_0 .var "o_mem_dat", 31 0;
v0x27ee6c0_0 .var "o_mem_msk", 0 0;
v0x27ee500_0 .var "o_mem_sel", 3 0;
v0x27ee580_0 .var "o_mem_stb", 0 0;
v0x27ee600_0 .var "o_mem_we", 0 0;
v0x27ee920_0 .var "o_per_adr", 31 0;
v0x27ee740_0 .var "o_per_cyc", 0 0;
v0x27ee7c0_0 .var "o_per_dat", 31 0;
v0x27ee840_0 .var "o_per_msk", 0 0;
v0x27eeba0_0 .var "o_per_sel", 3 0;
v0x27ee9a0_0 .var "o_per_stb", 0 0;
v0x27eea20_0 .var "o_per_we", 0 0;
v0x27eeaa0_0 .var "o_status", 31 0;
v0x27eeb20_0 .net "pos_edge_reset", 0 0, L_0x27f35f0; 1 drivers
v0x27eee50_0 .var "prev_int", 0 0;
v0x27eeed0_0 .var "prev_reset", 0 0;
v0x27eec20_0 .net "real_command", 15 0, L_0x27f3450; 1 drivers
v0x27eeca0_0 .net "rst", 0 0, v0x27f0260_0; 1 drivers
v0x27eed20_0 .var "state", 31 0;
L_0x27f2b50 .cmp/eq 32, v0x27eed20_0, C4<00000000000000000000000000000011>;
L_0x27f2c40 .cmp/eq 32, v0x27eed20_0, C4<00000000000000000000000000000100>;
L_0x27f31d0 .functor MUXZ 28, C4<0000000000000000000000000000>, v0x27edc40_0, L_0x27bd360, C4<>;
L_0x27f3360 .part v0x27efe40_0, 16, 16;
L_0x27f3450 .part v0x27efe40_0, 0, 16;
L_0x27f34f0 .part v0x27edf60_0, 0, 1;
S_0x27863a0 .scope module, "s1" "wb_artemis_pcie_platform" 2 182, 4 122, S_0x25d1190;
 .timescale -9 -12;
P_0x27abf88 .param/l "BAR_ADDR0" 4 184, +C4<010011>;
P_0x27abfb0 .param/l "BAR_ADDR1" 4 185, +C4<010100>;
P_0x27abfd8 .param/l "BAR_ADDR2" 4 186, +C4<010101>;
P_0x27ac000 .param/l "BAR_ADDR3" 4 187, +C4<010110>;
P_0x27ac028 .param/l "BAR_ADDR4" 4 188, +C4<010111>;
P_0x27ac050 .param/l "BAR_ADDR5" 4 189, +C4<011000>;
P_0x27ac078 .param/l "BAR_SELECT" 4 183, +C4<010010>;
P_0x27ac0a0 .param/l "CONFIG_COMMAND" 4 176, +C4<01011>;
P_0x27ac0c8 .param/l "CONFIG_DCOMMAND" 4 178, +C4<01101>;
P_0x27ac0f0 .param/l "CONFIG_DSTATUS" 4 179, +C4<01110>;
P_0x27ac118 .param/l "CONFIG_LCOMMAND" 4 180, +C4<01111>;
P_0x27ac140 .param/l "CONFIG_LSTATUS" 4 181, +C4<010000>;
P_0x27ac168 .param/l "CONFIG_STATUS" 4 177, +C4<01100>;
P_0x27ac190 .param/l "CONTROL" 4 165, +C4<0>;
P_0x27ac1b8 .param/l "CONTROL_BUFFER_SIZE" 4 163, +C4<01000000000>;
P_0x27ac1e0 .param/l "CONTROL_FIFO_DEPTH" 4 123, +C4<01001>;
P_0x27ac208 .param/l "DATA_FIFO_DEPTH" 4 124, +C4<01001>;
P_0x27ac230 .param/l "DBG_DATA" 4 175, +C4<01010>;
P_0x27ac258 .param/l "DBG_FLAGS" 4 182, +C4<010001>;
P_0x27ac280 .param/l "IRQ_CHANNEL_SELECT" 4 190, +C4<011001>;
P_0x27ac2a8 .param/l "LOCAL_BUFFER_SIZE" 4 168, +C4<011>;
P_0x27ac2d0 .param/l "LTSSM_STATE" 4 173, +C4<01000>;
P_0x27ac2f8 .param/l "NUM_BLOCK_READ" 4 167, +C4<010>;
P_0x27ac320 .param/l "PCIE_CLOCK_CNT" 4 169, +C4<0100>;
P_0x27ac348 .param/l "RX_EQUALIZER_CTRL" 4 172, +C4<0111>;
P_0x27ac370 .param/l "STATUS" 4 166, +C4<01>;
P_0x27ac398 .param/l "TEST_CLOCK" 4 170, +C4<0101>;
P_0x27ac3c0 .param/l "TX_DIFF_CTRL" 4 171, +C4<0110>;
P_0x27ac3e8 .param/l "TX_PRE_EMPH" 4 174, +C4<01001>;
L_0x27fd630 .functor OR 1, L_0x2800ac0, L_0x2800b60, C4<0>, C4<0>;
L_0x28030c0 .functor AND 1, L_0x2802970, L_0x2802aa0, C4<1>, C4<1>;
L_0x2803820 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
v0x27e3e30_0 .net *"_s1", 0 0, L_0x2800ac0; 1 drivers
v0x27e3eb0_0 .net *"_s3", 0 0, L_0x2800b60; 1 drivers
v0x27e3f30_0 .net *"_s43", 31 0, C4<00000000000000000000000100000000>; 1 drivers
v0x27e3fb0_0 .net *"_s45", 0 0, L_0x2802970; 1 drivers
v0x27e4060_0 .net *"_s47", 31 0, C4<00000000000000000000001100000000>; 1 drivers
v0x27e40e0_0 .net *"_s49", 0 0, L_0x2802aa0; 1 drivers
v0x27e4160_0 .net *"_s53", 32 0, L_0x2803170; 1 drivers
v0x27e41e0_0 .net *"_s56", 0 0, C4<0>; 1 drivers
v0x27e4a70_0 .net *"_s57", 32 0, C4<000000000000000000000000100000000>; 1 drivers
v0x27e4af0_0 .net *"_s59", 32 0, L_0x2802d00; 1 drivers
v0x27e4b70_0 .net *"_s61", 32 0, C4<000000000000000000000000000000000>; 1 drivers
v0x27e4bf0_0 .net *"_s63", 32 0, L_0x2802ef0; 1 drivers
v0x27e4c70_0 .net *"_s69", 30 0, L_0x2803880; 1 drivers
v0x27e4cf0_0 .net *"_s74", 0 0, C4<0>; 1 drivers
v0x27e4df0_0 .net *"_s9", 6 0, C4<0000000>; 1 drivers
v0x27e4e70_0 .net "cfg_bus_number", 7 0, C4<00000000>; 1 drivers
v0x27e4d70_0 .net "cfg_command", 15 0, C4<0000000000000000>; 1 drivers
v0x27e4fd0_0 .net "cfg_dcommand", 15 0, C4<0000000000000000>; 1 drivers
v0x27e50f0_0 .net "cfg_device_number", 4 0, C4<00000>; 1 drivers
v0x27e51c0_0 .net "cfg_dstatus", 15 0, C4<0000000000000000>; 1 drivers
v0x27e52f0_0 .net "cfg_err_cor", 0 0, C4<0>; 1 drivers
v0x27e5370_0 .net "cfg_err_cpl_abort", 0 0, C4<0>; 1 drivers
v0x27e54b0_0 .net "cfg_err_cpl_rdy", 0 0, C4<0>; 1 drivers
v0x27e5530_0 .net "cfg_err_cpl_timeout", 0 0, C4<0>; 1 drivers
v0x27e5680_0 .net "cfg_err_ecrc", 0 0, C4<0>; 1 drivers
v0x27e5700_0 .net "cfg_err_locked", 0 0, C4<0>; 1 drivers
v0x27e5600_0 .net "cfg_err_posted", 0 0, C4<0>; 1 drivers
v0x27e58b0_0 .net "cfg_err_tlp_cpl_header", 47 0, C4<000000000000000000000000000000000000000000000000>; 1 drivers
v0x27e57d0_0 .net "cfg_err_ur", 0 0, C4<0>; 1 drivers
v0x27e5a70_0 .net "cfg_function_number", 2 0, v0x27c68f0_0; 1 drivers
v0x27e5980_0 .net "cfg_lcommand", 15 0, C4<0000000000000000>; 1 drivers
v0x27e5c40_0 .net "cfg_lstatus", 15 0, C4<0000000000000000>; 1 drivers
v0x27e5b40_0 .net "cfg_ltssm_state", 4 0, C4<zzzzz>; 0 drivers
v0x27e5e20_0 .net "cfg_pcie_link_state", 2 0, C4<000>; 1 drivers
v0x27e5d10_0 .net "cfg_pm_wake", 0 0, C4<0>; 1 drivers
v0x27e6010_0 .net "cfg_status", 15 0, C4<0000000000000000>; 1 drivers
v0x27e5ef0_0 .net "cfg_to_turnoff", 0 0, C4<0>; 1 drivers
v0x27e61c0_0 .var "cfg_turnoff_ok", 0 0;
v0x27e60e0_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x27e6380_0 .net "clk_62p5", 0 0, v0x27c7790_0; 1 drivers
v0x27e6240_0 .net "dbg_bad_dllp_status", 0 0, C4<z>; 0 drivers
v0x27e6550_0 .net "dbg_bad_tlp_lcrc", 0 0, C4<z>; 0 drivers
v0x27e6400_0 .net "dbg_bad_tlp_seq_num", 0 0, C4<z>; 0 drivers
v0x27e64d0_0 .net "dbg_bad_tlp_status", 0 0, C4<z>; 0 drivers
v0x27e6740_0 .var "dbg_correctable", 0 0;
v0x27e67c0_0 .net "dbg_dl_protocol_status", 0 0, C4<z>; 0 drivers
v0x27e6620_0 .var "dbg_fatal", 0 0;
v0x27e66a0_0 .net "dbg_fc_protocol_err_status", 0 0, C4<z>; 0 drivers
v0x27e6a20_0 .net "dbg_mlfrmd_length", 0 0, C4<z>; 0 drivers
v0x27e6af0_0 .net "dbg_mlfrmd_mps", 0 0, C4<z>; 0 drivers
v0x27e6890_0 .net "dbg_mlfrmd_tcvc", 0 0, C4<z>; 0 drivers
v0x27e6d10_0 .net "dbg_mlfrmd_tlp_status", 0 0, C4<z>; 0 drivers
v0x27e6b70_0 .net "dbg_mlfrmd_unrec_type", 0 0, C4<z>; 0 drivers
v0x27e6c40_0 .var "dbg_non_fatal", 0 0;
v0x27e6f50_0 .net "dbg_poistlpstatus", 0 0, C4<z>; 0 drivers
v0x27e6fd0_0 .net "dbg_rcvr_overflow_status", 0 0, C4<z>; 0 drivers
v0x27e6de0_0 .net "dbg_reg_detected_correctable", 0 0, C4<z>; 0 drivers
v0x27e6eb0_0 .net "dbg_reg_detected_fatal", 0 0, C4<z>; 0 drivers
v0x27e7280_0 .net "dbg_reg_detected_non_fatal", 0 0, C4<z>; 0 drivers
v0x27e7350_0 .net "dbg_reg_detected_unsupported", 0 0, C4<z>; 0 drivers
v0x27e70a0_0 .net "dbg_rply_rollover_status", 0 0, C4<z>; 0 drivers
v0x27e7170_0 .net "dbg_rply_timeout_status", 0 0, C4<z>; 0 drivers
v0x27e7620_0 .var "dbg_unsupported", 0 0;
v0x27e76a0_0 .net "dbg_ur_no_bar_hit", 0 0, C4<z>; 0 drivers
v0x27e7420_0 .net "dbg_ur_pois_cfg_wr", 0 0, C4<z>; 0 drivers
v0x27e74f0_0 .net "dbg_ur_status", 0 0, C4<z>; 0 drivers
v0x27e7940_0 .net "dbg_ur_unsup_msg", 0 0, C4<z>; 0 drivers
v0x27e7a10_0 .net "fc_cpld", 11 0, C4<000000000000>; 1 drivers
v0x27e7770_0 .net "fc_cplh", 7 0, C4<00000000>; 1 drivers
v0x27e7840_0 .net "fc_npd", 11 0, C4<000000000000>; 1 drivers
v0x27e7cd0_0 .net "fc_nph", 7 0, C4<00000000>; 1 drivers
v0x27e7da0_0 .net "fc_pd", 11 0, C4<000000000000>; 1 drivers
v0x27e7ae0_0 .net "fc_ph", 7 0, C4<00000000>; 1 drivers
v0x27e7bb0_0 .net "fc_sel", 2 0, C4<000>; 1 drivers
v0x27e8080_0 .net "gtp_pll_lock_detect", 0 0, C4<z>; 0 drivers
v0x27e8100_0 .net "gtp_reset_done", 0 0, C4<z>; 0 drivers
v0x27e7e70_0 .net "i_clk_100mhz_gtp_n", 0 0, v0x27f0840_0; 1 drivers
v0x27e7f40_0 .net "i_clk_100mhz_gtp_p", 0 0, v0x27f08c0_0; 1 drivers
v0x27e8400_0 .net "i_pcie_phy_rx_n", 0 0, C4<z>; 0 drivers
v0x27e8480_0 .net "i_pcie_phy_rx_p", 0 0, C4<z>; 0 drivers
v0x27e81d0_0 .net "i_pcie_reset_n", 0 0, v0x27f0360_0; 1 drivers
v0x27e8250_0 .alias "i_wbs_adr", 31 0, v0x27f2500_0;
v0x27e82d0_0 .alias "i_wbs_cyc", 0 0, v0x27f29b0_0;
v0x27e8350_0 .alias "i_wbs_dat", 31 0, v0x27f2a80_0;
v0x27e87b0_0 .net "i_wbs_sel", 3 0, C4<1111>; 1 drivers
v0x27e8830_0 .alias "i_wbs_stb", 0 0, v0x27f28a0_0;
v0x27e8500_0 .alias "i_wbs_we", 0 0, v0x27f2e20_0;
v0x27e8580_0 .net "o_62p5_clk", 0 0, L_0x2803820; 1 drivers
v0x27e8600_0 .net "o_debug_data", 31 0, L_0x2803aa0; 1 drivers
v0x27e8680_0 .net "o_pcie_phy_tx_n", 0 0, C4<z>; 0 drivers
v0x27e8b90_0 .net "o_pcie_phy_tx_p", 0 0, C4<z>; 0 drivers
v0x27e8c10_0 .net "o_pcie_wake_n", 0 0, C4<1>; 1 drivers
v0x27e88b0_0 .var "o_wbs_ack", 0 0;
v0x27e8930_0 .var "o_wbs_dat", 31 0;
v0x27e89b0_0 .var "o_wbs_int", 0 0;
v0x27e8a30_0 .net "pcie_reset", 0 0, v0x27c97d0_0; 1 drivers
v0x27e8ab0_0 .net "pll_lock_detect", 0 0, C4<1>; 1 drivers
v0x27e8fa0_0 .var "r_1sec_stb_100mhz", 0 0;
v0x27e8c90_0 .var "r_bar_hit_temp", 6 0;
v0x27e8d10_0 .var "r_cancel_write_stb", 0 0;
v0x27e8de0_0 .var "r_cfg_trn_pending", 0 0;
v0x27e8e60_0 .var "r_clock_1_sec", 31 0;
v0x27e8ee0_0 .var "r_clock_count", 31 0;
v0x27e9360_0 .var "r_dbg_bad_dllp_status", 0 0;
v0x27e9020_0 .var "r_dbg_bad_tlp_lcrc", 0 0;
v0x27e90a0_0 .var "r_dbg_bad_tlp_seq_num", 0 0;
v0x27e9120_0 .var "r_dbg_bad_tlp_status", 0 0;
v0x27e91a0_0 .var "r_dbg_dl_protocol_status", 0 0;
v0x27e9220_0 .var "r_dbg_fc_protocol_err_status", 0 0;
v0x27e92a0_0 .var "r_dbg_mlfrmd_length", 0 0;
v0x27e9760_0 .var "r_dbg_mlfrmd_mps", 0 0;
v0x27e97e0_0 .var "r_dbg_mlfrmd_tcvc", 0 0;
v0x27e93e0_0 .var "r_dbg_mlfrmd_tlp_status", 0 0;
v0x27e9460_0 .var "r_dbg_mlfrmd_unrec_type", 0 0;
v0x27e94e0_0 .var "r_dbg_poistlpstatus", 0 0;
v0x27e9560_0 .var "r_dbg_rcvr_overflow_status", 0 0;
v0x27e95e0_0 .var "r_dbg_rply_rollover_status", 0 0;
v0x27e9660_0 .var "r_dbg_rply_timeout_status", 0 0;
v0x27e96e0_0 .var "r_dbg_ur_no_bar_hit", 0 0;
v0x27e9c20_0 .var "r_dbg_ur_pois_cfg_wr", 0 0;
v0x27e9860_0 .var "r_dbg_ur_status", 0 0;
v0x27e98e0_0 .var "r_dbg_ur_unsup_msg", 0 0;
v0x27e9960_0 .var "r_enable_pcie", 0 0;
v0x27e99e0_0 .var "r_host_clock_count", 31 0;
v0x27e9a60_0 .var "r_irq_channel", 0 0;
v0x27e9ae0_0 .var "r_irq_stb", 0 0;
v0x27e9b60_0 .var "r_lcl_mem_din", 31 0;
v0x27ea0f0_0 .var "r_lcl_mem_we", 0 0;
v0x27c7320_0 .var "r_mem_2_ppfifo_stb", 0 0;
v0x27e9ca0_0 .var "r_ppfifo_2_mem_en", 0 0;
v0x27e9d70_0 .var "r_read_bar_addr_stb_a", 0 0;
v0x27e9df0_0 .var "r_reset_dbg_regs", 0 0;
v0x27e9e70_0 .var "r_rx_equalizer_ctrl", 1 0;
v0x27e9f40_0 .var "r_tx_diff_ctrl", 3 0;
v0x27ea010_0 .var "r_tx_pre_emphasis", 2 0;
v0x27ea5b0_0 .var "r_unrecognized_bar", 6 0;
v0x27ea170_0 .net "received_hot_reset", 0 0, C4<0>; 1 drivers
v0x27ea240_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x27ea2c0_0 .net "rx_elec_idle", 0 0, C4<z>; 0 drivers
v0x27ea390_0 .var "trn_pending", 0 0;
v0x27ea410_0 .net "user_lnk_up", 0 0, v0x27ca570_0; 1 drivers
v0x27ea4e0_0 .net "w_1sec_stb_65mhz", 0 0, L_0x2801e90; 1 drivers
v0x27eaab0_0 .net "w_bar_addr0", 31 0, v0x27c4420_0; 1 drivers
v0x27eab30_0 .net "w_bar_addr1", 31 0, v0x27c4500_0; 1 drivers
v0x27ea630_0 .net "w_bar_addr2", 31 0, v0x27c45a0_0; 1 drivers
v0x27ea700_0 .net "w_bar_addr3", 31 0, v0x27c4690_0; 1 drivers
v0x27ea7d0_0 .net "w_bar_addr4", 31 0, v0x27c4730_0; 1 drivers
v0x27ea8a0_0 .net "w_bar_addr5", 31 0, v0x27c47d0_0; 1 drivers
v0x27ea970_0 .net "w_bar_hit", 6 0, L_0x27f39f0; 1 drivers
v0x27ea9f0_0 .net "w_cmd_in_rd_activate", 0 0, v0x2513e40_0; 1 drivers
v0x27eb070_0 .net "w_cmd_in_rd_data", 31 0, L_0x27f62c0; 1 drivers
v0x27eb180_0 .net "w_cmd_in_rd_ready", 0 0, v0x27c1e70_0; 1 drivers
v0x27eabb0_0 .net "w_cmd_in_rd_size", 23 0, v0x27c1fc0_0; 1 drivers
v0x27eac30_0 .net "w_cmd_in_rd_stb", 0 0, v0x2513ee0_0; 1 drivers
v0x27eacb0_0 .net "w_cmd_out_wr_activate", 1 0, v0x2559e70_0; 1 drivers
v0x27ead30_0 .net "w_cmd_out_wr_data", 31 0, v0x256e820_0; 1 drivers
v0x27eadb0_0 .net "w_cmd_out_wr_ready", 1 0, v0x27bdc20_0; 1 drivers
v0x27eae30_0 .net "w_cmd_out_wr_size", 23 0, L_0x27f5c80; 1 drivers
v0x27eaeb0_0 .net "w_cmd_out_wr_stb", 0 0, v0x25014e0_0; 1 drivers
v0x27eaf30_0 .net "w_data_in_rd_activate", 0 0, C4<0>; 1 drivers
v0x27eafb0_0 .net "w_data_in_rd_data", 31 0, L_0x27fa2a0; 1 drivers
v0x27eb710_0 .net "w_data_in_rd_ready", 0 0, v0x27b6530_0; 1 drivers
v0x27eb250_0 .net "w_data_in_rd_size", 23 0, v0x27b6190_0; 1 drivers
v0x27eb320_0 .net "w_data_in_rd_stb", 0 0, C4<0>; 1 drivers
v0x27eb3f0_0 .net "w_data_out_wr_activate", 1 0, C4<00>; 1 drivers
v0x27eb4c0_0 .net "w_data_out_wr_data", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27eb540_0 .net "w_data_out_wr_ready", 1 0, v0x27b2220_0; 1 drivers
v0x27eb610_0 .net "w_data_out_wr_size", 23 0, L_0x27fae90; 1 drivers
v0x27ebce0_0 .net "w_data_out_wr_stb", 0 0, C4<0>; 1 drivers
v0x27ebdb0_0 .net "w_idle", 0 0, L_0x28004e0; 1 drivers
v0x27eb790_0 .net "w_irq_stb", 0 0, L_0x2802720; 1 drivers
v0x27eb860_0 .net "w_lcl_mem_addr", 8 0, L_0x28036f0; 1 drivers
v0x27eb930_0 .net "w_lcl_mem_dout", 31 0, v0x2567f20_0; 1 drivers
v0x27eba00_0 .net "w_lcl_mem_en", 0 0, L_0x28030c0; 1 drivers
v0x27eba80_0 .net "w_lcl_mem_valid", 0 0, L_0x28016b0; 1 drivers
v0x27ebb00_0 .net "w_num_reads", 31 0, v0x2513dc0_0; 1 drivers
v0x27ebb80_0 .net "w_read_bar_addr_stb", 0 0, L_0x2802450; 1 drivers
v0x27ebc50_0 .net "w_receive_axi_ready", 0 0, L_0x27fcda0; 1 drivers
v0x27ec3d0_0 .net "w_reset_strobes", 0 0, L_0x2802170; 1 drivers
L_0x2800ac0 .reduce/nor v0x27e9960_0;
L_0x2800b60 .reduce/nor v0x27f0360_0;
L_0x2800d40 .concat [ 1 7 0 0], v0x27e9a60_0, C4<0000000>;
L_0x2802970 .cmp/ge 32, L_0x2807900, C4<00000000000000000000000100000000>;
L_0x2802aa0 .cmp/gt 32, C4<00000000000000000000001100000000>, L_0x2807900;
L_0x2803170 .concat [ 32 1 0 0], L_0x2807900, C4<0>;
L_0x2802d00 .arith/sub 33, L_0x2803170, C4<000000000000000000000000100000000>;
L_0x2802ef0 .functor MUXZ 33, C4<000000000000000000000000000000000>, L_0x2802d00, L_0x28030c0, C4<>;
L_0x28036f0 .part L_0x2802ef0, 0, 9;
LS_0x2803880_0_0 .concat [ 5 1 1 1], C4<zzzzz>, v0x27ca570_0, v0x27c97d0_0, C4<1>;
LS_0x2803880_0_4 .concat [ 1 1 1 1], C4<z>, C4<z>, C4<z>, C4<z>;
LS_0x2803880_0_8 .concat [ 1 1 1 1], C4<z>, C4<z>, C4<z>, C4<z>;
LS_0x2803880_0_12 .concat [ 1 1 1 1], C4<z>, C4<z>, C4<z>, C4<z>;
LS_0x2803880_0_16 .concat [ 1 1 1 1], C4<z>, C4<z>, C4<z>, C4<z>;
LS_0x2803880_0_20 .concat [ 1 1 1 1], C4<z>, C4<z>, C4<z>, C4<z>;
LS_0x2803880_0_24 .concat [ 1 1 1 0], C4<z>, C4<z>, C4<z>;
LS_0x2803880_1_0 .concat [ 8 4 4 4], LS_0x2803880_0_0, LS_0x2803880_0_4, LS_0x2803880_0_8, LS_0x2803880_0_12;
LS_0x2803880_1_4 .concat [ 4 4 3 0], LS_0x2803880_0_16, LS_0x2803880_0_20, LS_0x2803880_0_24;
L_0x2803880 .concat [ 20 11 0 0], LS_0x2803880_1_0, LS_0x2803880_1_4;
L_0x2803aa0 .concat [ 31 1 0 0], L_0x2803880, C4<0>;
S_0x27ac580 .scope module, "api" "artemis_pcie_interface" 4 402, 5 32, S_0x27863a0;
 .timescale -9 -12;
P_0x27ac678 .param/l "CONTROL_FIFO_DEPTH" 5 33, +C4<01001>;
P_0x27ac6a0 .param/l "CONTROL_FIFO_SIZE" 5 197, +C4<01000000000>;
P_0x27ac6c8 .param/l "CONTROL_SELECT" 5 201, +C4<0>;
P_0x27ac6f0 .param/l "DATA_FIFO_DEPTH" 5 34, +C4<01001>;
P_0x27ac718 .param/l "DATA_FIFO_SIZE" 5 198, +C4<01000000000>;
P_0x27ac740 .param/l "DATA_SELECT" 5 202, +C4<01>;
P_0x27ac768 .param/l "DMA_SELECT" 5 203, +C4<010>;
P_0x27ac790 .param/l "IDLE" 5 759, +C4<0>;
P_0x27ac7b8 .param/l "SEND_INTERRUPT" 5 760, +C4<01>;
P_0x27ac7e0 .param/l "SERIAL_NUMBER" 5 35, C4<0000000000000000000000000000000000000000000000001100010110010100>;
L_0x27fcda0 .functor BUFZ 1, L_0x27feb60, C4<0>, C4<0>, C4<0>;
L_0x27fcea0 .functor BUFZ 32, v0x27c8bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27fcfa0 .functor BUFZ 32, v0x27c8bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27fd050 .functor BUFZ 32, v0x27c8bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27fd140 .functor BUFZ 4, v0x27c8f40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x27fd1f0 .functor BUFZ 4, v0x27c8f40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x27fd2a0 .functor BUFZ 4, v0x27c8f40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x27fd390 .functor BUFZ 1, v0x27c8fe0_0, C4<0>, C4<0>, C4<0>;
L_0x27fd490 .functor BUFZ 1, v0x27c8fe0_0, C4<0>, C4<0>, C4<0>;
L_0x27fd540 .functor BUFZ 1, v0x27c8fe0_0, C4<0>, C4<0>, C4<0>;
L_0x27ff860 .functor BUFZ 1, L_0x2802450, C4<0>, C4<0>, C4<0>;
L_0x28009a0 .functor BUFZ 8, L_0x2800d40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x27ca810_0 .net *"_s100", 31 0, L_0x27ff070; 1 drivers
v0x27ca8d0_0 .net *"_s105", 0 0, L_0x27ff420; 1 drivers
v0x27ca970_0 .net *"_s107", 0 0, L_0x27ff4c0; 1 drivers
v0x27caa10_0 .net *"_s109", 0 0, L_0x27ff2a0; 1 drivers
v0x27cafc0_0 .net *"_s110", 3 0, C4<0000>; 1 drivers
v0x27cb060_0 .net *"_s112", 3 0, L_0x27fe830; 1 drivers
v0x27cb100_0 .net *"_s114", 3 0, L_0x27fe970; 1 drivers
v0x27cb1a0_0 .net *"_s119", 0 0, L_0x27ffba0; 1 drivers
v0x27cb290_0 .net *"_s121", 0 0, L_0x27ffc40; 1 drivers
v0x27cb330_0 .net *"_s123", 0 0, L_0x27fe410; 1 drivers
v0x27cb3d0_0 .net *"_s124", 0 0, C4<0>; 1 drivers
v0x27cb470_0 .net *"_s126", 0 0, L_0x27ffe00; 1 drivers
v0x27cb510_0 .net *"_s128", 0 0, L_0x27fffd0; 1 drivers
v0x27cb5b0_0 .net *"_s133", 0 0, L_0x2800250; 1 drivers
v0x27cb6d0_0 .net *"_s135", 0 0, L_0x28002f0; 1 drivers
v0x27cb770_0 .net *"_s137", 0 0, L_0x2800110; 1 drivers
v0x27cb630_0 .net *"_s138", 0 0, C4<0>; 1 drivers
v0x27cb8c0_0 .net *"_s140", 0 0, L_0x28001b0; 1 drivers
v0x27cb9e0_0 .net *"_s142", 0 0, L_0x28003e0; 1 drivers
v0x27cba60_0 .net *"_s41", 0 0, L_0x27fd690; 1 drivers
v0x27cb940_0 .net *"_s42", 0 0, C4<0>; 1 drivers
v0x27cbb90_0 .net *"_s47", 0 0, L_0x27fbd80; 1 drivers
v0x27cbae0_0 .net *"_s48", 0 0, C4<0>; 1 drivers
v0x27cbcd0_0 .net *"_s53", 0 0, L_0x27fdbb0; 1 drivers
v0x27cbc30_0 .net *"_s54", 0 0, C4<0>; 1 drivers
v0x27cbe20_0 .net *"_s59", 0 0, L_0x27fd870; 1 drivers
v0x27cbd70_0 .net *"_s60", 0 0, C4<0>; 1 drivers
v0x27cbf80_0 .net *"_s65", 0 0, L_0x27fe060; 1 drivers
v0x27cbec0_0 .net *"_s66", 0 0, C4<0>; 1 drivers
v0x27cc0f0_0 .net *"_s71", 0 0, L_0x27fdde0; 1 drivers
v0x27cc000_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x27cc270_0 .net *"_s77", 0 0, L_0x27fe5c0; 1 drivers
v0x27cc170_0 .net *"_s79", 0 0, L_0x27fe660; 1 drivers
v0x27cc400_0 .net *"_s81", 0 0, L_0x27fe790; 1 drivers
v0x27cc2f0_0 .net *"_s82", 0 0, C4<0>; 1 drivers
v0x27cc5a0_0 .net *"_s84", 0 0, L_0x27fe140; 1 drivers
v0x27cc480_0 .net *"_s86", 0 0, L_0x27fe320; 1 drivers
v0x27cc520_0 .net *"_s91", 0 0, L_0x27fed00; 1 drivers
v0x27cc760_0 .net *"_s93", 0 0, L_0x27feda0; 1 drivers
v0x27cc7e0_0 .net *"_s95", 0 0, L_0x27fec00; 1 drivers
v0x27cc620_0 .net *"_s96", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x27cc6c0_0 .net *"_s98", 31 0, L_0x27fef00; 1 drivers
v0x27cc9c0_0 .net "c_in_axi_data", 31 0, L_0x27fcea0; 1 drivers
v0x27cca40_0 .net "c_in_axi_keep", 3 0, L_0x27fd140; 1 drivers
v0x27cc890_0 .net "c_in_axi_last", 0 0, L_0x27fd390; 1 drivers
v0x27cc940_0 .net "c_in_axi_ready", 0 0, L_0x27f5150; 1 drivers
v0x27ccc70_0 .net "c_in_axi_valid", 0 0, L_0x27fbc90; 1 drivers
v0x27ccd20_0 .net "c_in_wr_activate", 1 0, v0x27c3990_0; 1 drivers
v0x27ccac0_0 .net "c_in_wr_data", 31 0, v0x27c3910_0; 1 drivers
v0x27ccb40_0 .net "c_in_wr_ready", 1 0, v0x27c2c30_0; 1 drivers
v0x27ccf40_0 .net "c_in_wr_size", 23 0, L_0x27f4ef0; 1 drivers
v0x27cd010_0 .net "c_in_wr_stb", 0 0, v0x27c3b50_0; 1 drivers
v0x27ccdf0_0 .net "c_out_axi_data", 31 0, v0x27b8b00_0; 1 drivers
v0x27cce70_0 .net "c_out_axi_keep", 3 0, C4<1111>; 1 drivers
v0x27cd250_0 .net "c_out_axi_last", 0 0, v0x27b8c90_0; 1 drivers
v0x27cd2d0_0 .net "c_out_axi_ready", 0 0, L_0x27fd910; 1 drivers
v0x27cd090_0 .net "c_out_axi_valid", 0 0, v0x27b8d30_0; 1 drivers
v0x27cd110_0 .net "c_out_rd_activate", 0 0, v0x27b8dd0_0; 1 drivers
v0x27cd190_0 .net "c_out_rd_data", 31 0, L_0x27f7e70; 1 drivers
v0x27cd580_0 .net "c_out_rd_ready", 0 0, v0x27bd040_0; 1 drivers
v0x27cd3a0_0 .net "c_out_rd_size", 23 0, v0x27bd160_0; 1 drivers
v0x27cd470_0 .net "c_out_rd_stb", 0 0, v0x27b8e70_0; 1 drivers
v0x27cd850_0 .alias "cfg_bus_number", 7 0, v0x27e4e70_0;
v0x27cd8d0_0 .alias "cfg_command", 15 0, v0x27e4d70_0;
v0x27cd600_0 .alias "cfg_dcommand", 15 0, v0x27e4fd0_0;
v0x27cd680_0 .alias "cfg_device_number", 4 0, v0x27e50f0_0;
v0x27cd700_0 .net "cfg_do", 31 0, v0x27c60d0_0; 1 drivers
v0x27cdb70_0 .alias "cfg_dstatus", 15 0, v0x27e51c0_0;
v0x27cd950_0 .net "cfg_dwaddr", 9 0, v0x27c4870_0; 1 drivers
v0x27cda20_0 .net "cfg_enable", 0 0, L_0x27ff860; 1 drivers
v0x27cdaa0_0 .alias "cfg_err_cor", 0 0, v0x27e52f0_0;
v0x27cde30_0 .alias "cfg_err_cpl_abort", 0 0, v0x27e5370_0;
v0x27cdbf0_0 .alias "cfg_err_cpl_rdy", 0 0, v0x27e54b0_0;
v0x27cdca0_0 .alias "cfg_err_cpl_timeout", 0 0, v0x27e5530_0;
v0x27cdd50_0 .alias "cfg_err_ecrc", 0 0, v0x27e5680_0;
v0x27ce110_0 .alias "cfg_err_locked", 0 0, v0x27e5700_0;
v0x27cdeb0_0 .alias "cfg_err_posted", 0 0, v0x27e5600_0;
v0x27cdf60_0 .alias "cfg_err_tlp_cpl_header", 47 0, v0x27e58b0_0;
v0x27ce010_0 .alias "cfg_err_ur", 0 0, v0x27e57d0_0;
v0x27ce410_0 .alias "cfg_function_number", 2 0, v0x27e5a70_0;
v0x27ce190_0 .var "cfg_interrupt", 0 0;
v0x27ce240_0 .net "cfg_interrupt_assert", 0 0, C4<z>; 0 drivers
v0x27ce2c0_0 .net "cfg_interrupt_di", 7 0, L_0x28009a0; 1 drivers
v0x27ce340_0 .net "cfg_interrupt_do", 7 0, C4<00000000>; 1 drivers
v0x27ce740_0 .net "cfg_interrupt_mmenable", 2 0, C4<000>; 1 drivers
v0x27ce7c0_0 .net "cfg_interrupt_msienable", 0 0, C4<0>; 1 drivers
v0x27ce490_0 .net "cfg_interrupt_rdy", 0 0, C4<0>; 1 drivers
v0x27ce510_0 .alias "cfg_lcommand", 15 0, v0x27e5980_0;
v0x27ce5c0_0 .alias "cfg_lstatus", 15 0, v0x27e5c40_0;
v0x27ce670_0 .alias "cfg_ltssm_state", 4 0, v0x27e5b40_0;
v0x27ceb20_0 .alias "cfg_pcie_link_state", 2 0, v0x27e5e20_0;
v0x27ceba0_0 .alias "cfg_pm_wake", 0 0, v0x27e5d10_0;
v0x27ce870_0 .net "cfg_rd_en", 0 0, v0x27c4910_0; 1 drivers
v0x27ce940_0 .net "cfg_rd_wr_done", 0 0, v0x27c72a0_0; 1 drivers
v0x27cea10_0 .alias "cfg_status", 15 0, v0x27e6010_0;
v0x27cea90_0 .alias "cfg_to_turnoff", 0 0, v0x27e5ef0_0;
v0x27cef30_0 .net "cfg_trn_pending", 0 0, C4<0>; 1 drivers
v0x27cefe0_0 .net "cfg_trn_pending_stb", 0 0, v0x27e8de0_0; 1 drivers
v0x27cec20_0 .net "cfg_turnoff_ok", 0 0, v0x27e61c0_0; 1 drivers
v0x27cecd0_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x27ced50_0 .alias "clk_62p5", 0 0, v0x27e6380_0;
v0x27c62a0_0 .net "d_in_axi_data", 31 0, L_0x27fcfa0; 1 drivers
v0x27cedd0_0 .net "d_in_axi_keep", 3 0, L_0x27fd1f0; 1 drivers
v0x27cf060_0 .net "d_in_axi_last", 0 0, L_0x27fd490; 1 drivers
v0x27cf110_0 .net "d_in_axi_ready", 0 0, L_0x27f8f90; 1 drivers
v0x27cf1c0_0 .net "d_in_axi_valid", 0 0, L_0x27fd9e0; 1 drivers
v0x27cf270_0 .net "d_in_wr_activate", 1 0, v0x27b7e90_0; 1 drivers
v0x27df700_0 .net "d_in_wr_data", 31 0, v0x27b7e10_0; 1 drivers
v0x27df3a0_0 .net "d_in_wr_ready", 1 0, v0x27b6e10_0; 1 drivers
v0x27df420_0 .net "d_in_wr_size", 23 0, L_0x27f90d0; 1 drivers
v0x27df4f0_0 .net "d_in_wr_stb", 0 0, v0x27b8050_0; 1 drivers
v0x27df5c0_0 .net "d_out_axi_data", 31 0, v0x27ad140_0; 1 drivers
v0x27df640_0 .net "d_out_axi_keep", 3 0, C4<1111>; 1 drivers
v0x27dfb10_0 .net "d_out_axi_last", 0 0, v0x27ad280_0; 1 drivers
v0x27df780_0 .net "d_out_axi_ready", 0 0, L_0x27fdc50; 1 drivers
v0x27df800_0 .net "d_out_axi_valid", 0 0, v0x27ad320_0; 1 drivers
v0x27df8b0_0 .net "d_out_rd_activate", 0 0, v0x27ad3c0_0; 1 drivers
v0x27df980_0 .net "d_out_rd_data", 31 0, L_0x27fc040; 1 drivers
v0x27dfa50_0 .net "d_out_rd_ready", 0 0, v0x27b1640_0; 1 drivers
v0x27dff50_0 .net "d_out_rd_size", 23 0, v0x27b1760_0; 1 drivers
v0x27dfb90_0 .net "d_out_rd_stb", 0 0, v0x27ad460_0; 1 drivers
v0x27dfc60_0 .alias "dbg_bad_dllp_status", 0 0, v0x27e6240_0;
v0x27dfce0_0 .alias "dbg_bad_tlp_lcrc", 0 0, v0x27e6550_0;
v0x27dfd60_0 .alias "dbg_bad_tlp_seq_num", 0 0, v0x27e6400_0;
v0x27dfde0_0 .alias "dbg_bad_tlp_status", 0 0, v0x27e64d0_0;
v0x27dfe60_0 .alias "dbg_dl_protocol_status", 0 0, v0x27e67c0_0;
v0x27e03d0_0 .alias "dbg_fc_protocol_err_status", 0 0, v0x27e66a0_0;
v0x27e0450_0 .alias "dbg_mlfrmd_length", 0 0, v0x27e6a20_0;
v0x27dffd0_0 .alias "dbg_mlfrmd_mps", 0 0, v0x27e6af0_0;
v0x27e0080_0 .alias "dbg_mlfrmd_tcvc", 0 0, v0x27e6890_0;
v0x27e0130_0 .alias "dbg_mlfrmd_tlp_status", 0 0, v0x27e6d10_0;
v0x27e01e0_0 .alias "dbg_mlfrmd_unrec_type", 0 0, v0x27e6b70_0;
v0x27e0290_0 .alias "dbg_poistlpstatus", 0 0, v0x27e6f50_0;
v0x27e0340_0 .alias "dbg_rcvr_overflow_status", 0 0, v0x27e6fd0_0;
v0x27e0910_0 .alias "dbg_reg_detected_correctable", 0 0, v0x27e6de0_0;
v0x27e0990_0 .alias "dbg_reg_detected_fatal", 0 0, v0x27e6eb0_0;
v0x27c7b70_0 .alias "dbg_reg_detected_non_fatal", 0 0, v0x27e7280_0;
v0x27e04d0_0 .alias "dbg_reg_detected_unsupported", 0 0, v0x27e7350_0;
v0x27e0580_0 .alias "dbg_rply_rollover_status", 0 0, v0x27e70a0_0;
v0x27e0630_0 .alias "dbg_rply_timeout_status", 0 0, v0x27e7170_0;
v0x27e06e0_0 .alias "dbg_ur_no_bar_hit", 0 0, v0x27e76a0_0;
v0x27e0790_0 .alias "dbg_ur_pois_cfg_wr", 0 0, v0x27e7420_0;
v0x27e0840_0 .alias "dbg_ur_status", 0 0, v0x27e74f0_0;
v0x27e0e90_0 .alias "dbg_ur_unsup_msg", 0 0, v0x27e7940_0;
v0x27c80d0_0 .net "dma_in_axi_data", 31 0, L_0x27fd050; 1 drivers
v0x27e0a10_0 .net "dma_in_axi_keep", 3 0, L_0x27fd2a0; 1 drivers
v0x27e0a90_0 .net "dma_in_axi_last", 0 0, L_0x27fd540; 1 drivers
v0x27e0b10_0 .net "dma_in_axi_ready", 0 0, L_0x27fe520; 1 drivers
v0x27e0b90_0 .net "dma_in_axi_valid", 0 0, L_0x27fd730; 1 drivers
v0x27e0c10_0 .net "dma_out_axi_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x27e0c90_0 .net "dma_out_axi_keep", 3 0, C4<zzzz>; 0 drivers
v0x27e0d10_0 .net "dma_out_axi_last", 0 0, C4<z>; 0 drivers
v0x27e0d90_0 .net "dma_out_axi_valid", 0 0, C4<z>; 0 drivers
v0x27e0e10_0 .alias "fc_cpld", 11 0, v0x27e7a10_0;
v0x27e13f0_0 .alias "fc_cplh", 7 0, v0x27e7770_0;
v0x27e1470_0 .alias "fc_npd", 11 0, v0x27e7840_0;
v0x27e0f10_0 .alias "fc_nph", 7 0, v0x27e7cd0_0;
v0x27e0fc0_0 .alias "fc_pd", 11 0, v0x27e7da0_0;
v0x27e1070_0 .alias "fc_ph", 7 0, v0x27e7ae0_0;
v0x27e1120_0 .alias "fc_sel", 2 0, v0x27e7bb0_0;
v0x27e11d0_0 .alias "gtp_clk_n", 0 0, v0x27e7e70_0;
v0x27e1280_0 .alias "gtp_clk_p", 0 0, v0x27e7f40_0;
v0x27e1300_0 .alias "gtp_pll_lock_detect", 0 0, v0x27e8080_0;
v0x27e1a10_0 .alias "gtp_reset_done", 0 0, v0x27e8100_0;
v0x27e14f0_0 .alias "i_cmd_in_rd_activate", 0 0, v0x27ea9f0_0;
v0x27e15c0_0 .alias "i_cmd_in_rd_stb", 0 0, v0x27eac30_0;
v0x27e1690_0 .alias "i_cmd_out_wr_activate", 1 0, v0x27eacb0_0;
v0x27e1760_0 .alias "i_cmd_out_wr_data", 31 0, v0x27ead30_0;
v0x27e1870_0 .alias "i_cmd_out_wr_stb", 0 0, v0x27eaeb0_0;
v0x27e18f0_0 .alias "i_data_in_rd_activate", 0 0, v0x27eaf30_0;
v0x27e1970_0 .alias "i_data_in_rd_stb", 0 0, v0x27eb320_0;
v0x27e1ff0_0 .alias "i_data_out_wr_activate", 1 0, v0x27eb3f0_0;
v0x27e1a90_0 .alias "i_data_out_wr_data", 31 0, v0x27eb4c0_0;
v0x27e1b60_0 .alias "i_data_out_wr_stb", 0 0, v0x27ebce0_0;
v0x27e1be0_0 .net "i_interrupt_channel", 7 0, L_0x2800d40; 1 drivers
v0x27e1c60_0 .alias "i_interrupt_stb", 0 0, v0x27eb790_0;
v0x27e1ce0_0 .var "int_state", 0 0;
v0x27e1d60_0 .net "m_axis_rx_tdata", 31 0, v0x27c8bb0_0; 1 drivers
v0x27e1e10_0 .net "m_axis_rx_tkeep", 3 0, v0x27c8f40_0; 1 drivers
v0x27e1ec0_0 .net "m_axis_rx_tlast", 0 0, v0x27c8fe0_0; 1 drivers
v0x27e1f70_0 .net "m_axis_rx_tready", 0 0, L_0x27feb60; 1 drivers
v0x27e2620_0 .net "m_axis_rx_tuser", 21 0, L_0x27f4930; 1 drivers
v0x27e2070_0 .net "m_axis_rx_tvalid", 0 0, v0x27c8e10_0; 1 drivers
v0x27e20f0_0 .alias "o_bar_addr0", 31 0, v0x27eaab0_0;
v0x27e21a0_0 .alias "o_bar_addr1", 31 0, v0x27eab30_0;
v0x27e2250_0 .alias "o_bar_addr2", 31 0, v0x27ea630_0;
v0x27e2300_0 .alias "o_bar_addr3", 31 0, v0x27ea700_0;
v0x27e23b0_0 .alias "o_bar_addr4", 31 0, v0x27ea7d0_0;
v0x27e2460_0 .alias "o_bar_addr5", 31 0, v0x27ea8a0_0;
v0x27e2510_0 .alias "o_bar_hit", 6 0, v0x27ea970_0;
v0x27e2590_0 .alias "o_cmd_in_rd_count", 23 0, v0x27eabb0_0;
v0x27e2ca0_0 .alias "o_cmd_in_rd_data", 31 0, v0x27eb070_0;
v0x27e26a0_0 .alias "o_cmd_in_rd_ready", 0 0, v0x27eb180_0;
v0x27e2770_0 .alias "o_cmd_out_wr_ready", 1 0, v0x27eadb0_0;
v0x27e2840_0 .alias "o_cmd_out_wr_size", 23 0, v0x27eae30_0;
v0x27e2910_0 .alias "o_data_in_rd_count", 23 0, v0x27eb250_0;
v0x27e2990_0 .alias "o_data_in_rd_data", 31 0, v0x27eafb0_0;
v0x27e2a10_0 .alias "o_data_in_rd_ready", 0 0, v0x27eb710_0;
v0x27e2a90_0 .alias "o_data_out_wr_ready", 1 0, v0x27eb540_0;
v0x27e2b10_0 .alias "o_data_out_wr_size", 23 0, v0x27eb610_0;
v0x27e2bc0_0 .alias "o_receive_axi_ready", 0 0, v0x27ebc50_0;
v0x27e3370_0 .alias "pci_exp_rxn", 0 0, v0x27e8400_0;
v0x27e2d20_0 .alias "pci_exp_rxp", 0 0, v0x27e8480_0;
v0x27e2dd0_0 .alias "pci_exp_txn", 0 0, v0x27e8680_0;
v0x27e2e80_0 .alias "pci_exp_txp", 0 0, v0x27e8b90_0;
v0x27e2f30_0 .alias "pcie_reset", 0 0, v0x27e8a30_0;
v0x27e2fb0_0 .alias "pll_lock_detect", 0 0, v0x27e8ab0_0;
v0x27e3030_0 .alias "read_bar_addr_stb", 0 0, v0x27ebb80_0;
v0x27e30e0_0 .alias "received_hot_reset", 0 0, v0x27ea170_0;
v0x27e3190_0 .net "rst", 0 0, L_0x27fd630; 1 drivers
v0x27e3240_0 .alias "rx_elec_idle", 0 0, v0x27ea2c0_0;
v0x27e32f0_0 .net "rx_equalizer_ctrl", 1 0, v0x27e9e70_0; 1 drivers
v0x27e3aa0_0 .net "rx_np_ok", 0 0, C4<1>; 1 drivers
v0x27e3b20_0 .net "rx_rcv_data_valid", 0 0, C4<z>; 0 drivers
v0x27e33f0_0 .net "s_axis_tx_discont", 0 0, C4<0>; 1 drivers
v0x27e3470_0 .net "s_axis_tx_err_fwd", 0 0, C4<0>; 1 drivers
v0x27e34f0_0 .net "s_axis_tx_s6_not_used", 0 0, C4<0>; 1 drivers
v0x27e3570_0 .net "s_axis_tx_stream", 0 0, C4<0>; 1 drivers
v0x27e35f0_0 .net "s_axis_tx_tdata", 31 0, L_0x27ff200; 1 drivers
v0x27e36a0_0 .net "s_axis_tx_tkeep", 3 0, L_0x27ffa60; 1 drivers
v0x27e3750_0 .net "s_axis_tx_tlast", 0 0, L_0x2800070; 1 drivers
v0x27e3800_0 .net "s_axis_tx_tready", 0 0, v0x27c9c60_0; 1 drivers
v0x27e38b0_0 .net "s_axis_tx_tuser", 3 0, L_0x2726ca0; 1 drivers
v0x27e3960_0 .net "s_axis_tx_tvalid", 0 0, L_0x27ff970; 1 drivers
v0x27e3a10_0 .net "tx_cfg_gnt", 0 0, C4<1>; 1 drivers
v0x27e42b0_0 .net "tx_diff_ctrl", 3 0, v0x27e9f40_0; 1 drivers
v0x27e3ba0_0 .net "tx_pre_emphasis", 2 0, v0x27ea010_0; 1 drivers
v0x27e3c20_0 .net "user_enable_comm", 0 0, v0x27ca4d0_0; 1 drivers
v0x27e3cd0_0 .alias "user_lnk_up", 0 0, v0x27ea410_0;
v0x27e3d80_0 .net "w_bar_hit", 6 0, C4<0000001>; 1 drivers
L_0x2726ca0 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27f39f0 .part L_0x27f4930, 2, 7;
L_0x27fd690 .part L_0x27f39f0, 0, 1;
L_0x27fbc90 .functor MUXZ 1, C4<0>, v0x27c8e10_0, L_0x27fd690, C4<>;
L_0x27fbd80 .part L_0x27f39f0, 1, 1;
L_0x27fd9e0 .functor MUXZ 1, C4<0>, v0x27c8e10_0, L_0x27fbd80, C4<>;
L_0x27fdbb0 .part L_0x27f39f0, 2, 1;
L_0x27fd730 .functor MUXZ 1, C4<0>, v0x27c8e10_0, L_0x27fdbb0, C4<>;
L_0x27fd870 .part L_0x27f39f0, 0, 1;
L_0x27fd910 .functor MUXZ 1, C4<0>, v0x27c9c60_0, L_0x27fd870, C4<>;
L_0x27fe060 .part L_0x27f39f0, 1, 1;
L_0x27fdc50 .functor MUXZ 1, C4<0>, v0x27c9c60_0, L_0x27fe060, C4<>;
L_0x27fdde0 .part L_0x27f39f0, 2, 1;
L_0x27fe520 .functor MUXZ 1, C4<0>, L_0x27feb60, L_0x27fdde0, C4<>;
L_0x27fe5c0 .part L_0x27f39f0, 0, 1;
L_0x27fe660 .part L_0x27f39f0, 1, 1;
L_0x27fe790 .part L_0x27f39f0, 2, 1;
L_0x27fe140 .functor MUXZ 1, C4<0>, L_0x27fe520, L_0x27fe790, C4<>;
L_0x27fe320 .functor MUXZ 1, L_0x27fe140, L_0x27f8f90, L_0x27fe660, C4<>;
L_0x27feb60 .functor MUXZ 1, L_0x27fe320, L_0x27f5150, L_0x27fe5c0, C4<>;
L_0x27fed00 .part L_0x27f39f0, 0, 1;
L_0x27feda0 .part L_0x27f39f0, 1, 1;
L_0x27fec00 .part L_0x27f39f0, 2, 1;
L_0x27fef00 .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x27fec00, C4<>;
L_0x27ff070 .functor MUXZ 32, L_0x27fef00, v0x27ad140_0, L_0x27feda0, C4<>;
L_0x27ff200 .functor MUXZ 32, L_0x27ff070, v0x27b8b00_0, L_0x27fed00, C4<>;
L_0x27ff420 .part L_0x27f39f0, 0, 1;
L_0x27ff4c0 .part L_0x27f39f0, 1, 1;
L_0x27ff2a0 .part L_0x27f39f0, 2, 1;
L_0x27fe830 .functor MUXZ 4, C4<0000>, C4<zzzz>, L_0x27ff2a0, C4<>;
L_0x27fe970 .functor MUXZ 4, L_0x27fe830, C4<1111>, L_0x27ff4c0, C4<>;
L_0x27ffa60 .functor MUXZ 4, L_0x27fe970, C4<1111>, L_0x27ff420, C4<>;
L_0x27ffba0 .part L_0x27f39f0, 0, 1;
L_0x27ffc40 .part L_0x27f39f0, 1, 1;
L_0x27fe410 .part L_0x27f39f0, 2, 1;
L_0x27ffe00 .functor MUXZ 1, C4<0>, C4<z>, L_0x27fe410, C4<>;
L_0x27fffd0 .functor MUXZ 1, L_0x27ffe00, v0x27ad280_0, L_0x27ffc40, C4<>;
L_0x2800070 .functor MUXZ 1, L_0x27fffd0, v0x27b8c90_0, L_0x27ffba0, C4<>;
L_0x2800250 .part L_0x27f39f0, 0, 1;
L_0x28002f0 .part L_0x27f39f0, 1, 1;
L_0x2800110 .part L_0x27f39f0, 2, 1;
L_0x28001b0 .functor MUXZ 1, C4<0>, C4<z>, L_0x2800110, C4<>;
L_0x28003e0 .functor MUXZ 1, L_0x28001b0, v0x27ad320_0, L_0x28002f0, C4<>;
L_0x27ff970 .functor MUXZ 1, L_0x28003e0, v0x27b8d30_0, L_0x2800250, C4<>;
S_0x27c4ec0 .scope module, "pcie_interface" "sim_pcie_axi_bridge" 5 341, 6 34, S_0x27ac580;
 .timescale -9 -12;
P_0x27c4fb8 .param/l "CONTROL_FUNCTION_ID" 6 191, +C4<0>;
P_0x27c4fe0 .param/l "CONTROL_PACKET_SIZE" 6 180, +C4<010000000>;
P_0x27c5008 .param/l "DATA_FUNCTION_ID" 6 192, +C4<01>;
P_0x27c5030 .param/l "DATA_PACKET_SIZE" 6 181, +C4<01000000000>;
P_0x27c5058 .param/l "F2_ID" 6 193, +C4<010>;
P_0x27c5080 .param/l "F2_PACKET_SIZE" 6 182, +C4<0>;
P_0x27c50a8 .param/l "F3_ID" 6 194, +C4<011>;
P_0x27c50d0 .param/l "F3_PACKET_SIZE" 6 183, +C4<0>;
P_0x27c50f8 .param/l "F4_ID" 6 195, +C4<0100>;
P_0x27c5120 .param/l "F4_PACKET_SIZE" 6 184, +C4<0>;
P_0x27c5148 .param/l "F5_ID" 6 196, +C4<0101>;
P_0x27c5170 .param/l "F5_PACKET_SIZE" 6 185, +C4<0>;
P_0x27c5198 .param/l "F6_ID" 6 197, +C4<0110>;
P_0x27c51c0 .param/l "F6_PACKET_SIZE" 6 186, +C4<0>;
P_0x27c51e8 .param/l "F7_ID" 6 198, +C4<0111>;
P_0x27c5210 .param/l "F7_PACKET_SIZE" 6 187, +C4<0>;
P_0x27c5238 .param/l "IDLE" 6 327, +C4<0>;
P_0x27c5260 .param/l "LINKUP_TIMEOUT" 6 178, C4<00000000000000000000000000010000>;
P_0x27c5288 .param/l "READ" 6 330, +C4<011>;
P_0x27c52b0 .param/l "READY" 6 328, +C4<01>;
P_0x27c52d8 .param/l "RESET_OUT_TIMEOUT" 6 177, C4<00000000000000000000000000010000>;
P_0x27c5300 .param/l "USR_CLK_DIVIDE" 6 35, +C4<0100>;
P_0x27c5328 .param/l "WRITE" 6 329, +C4<010>;
L_0x27f40e0 .functor BUFZ 24, L_0x27b8860, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x27c5c00_0 .net *"_s34", 23 0, L_0x27b8860; 1 drivers
v0x27c5cc0_0 .net *"_s84", 12 0, C4<0000000000000>; 1 drivers
v0x27c5d60_0 .net *"_s86", 0 0, C4<0>; 1 drivers
v0x27c5e00_0 .alias "cfg_bus_number", 7 0, v0x27e4e70_0;
v0x27c5eb0_0 .alias "cfg_command", 15 0, v0x27e4d70_0;
v0x27c5f50_0 .alias "cfg_dcommand", 15 0, v0x27e4fd0_0;
v0x27c6030_0 .alias "cfg_device_number", 4 0, v0x27e50f0_0;
v0x27c60d0_0 .var "cfg_do", 31 0;
v0x27c61a0_0 .net "cfg_dsn", 63 0, C4<0000000000000000000000000000000000000000000000001100010110010100>; 1 drivers
v0x27c6220_0 .alias "cfg_dstatus", 15 0, v0x27e51c0_0;
v0x27c6320_0 .alias "cfg_dwaddr", 9 0, v0x27cd950_0;
v0x27c63d0_0 .alias "cfg_err_cor", 0 0, v0x27e52f0_0;
v0x27c64c0_0 .alias "cfg_err_cpl_abort", 0 0, v0x27e5370_0;
v0x27c6560_0 .alias "cfg_err_cpl_rdy", 0 0, v0x27e54b0_0;
v0x27c6680_0 .alias "cfg_err_cpl_timeout", 0 0, v0x27e5530_0;
v0x27c6720_0 .alias "cfg_err_ecrc", 0 0, v0x27e5680_0;
v0x27c65e0_0 .alias "cfg_err_locked", 0 0, v0x27e5700_0;
v0x27c6870_0 .alias "cfg_err_posted", 0 0, v0x27e5600_0;
v0x27c6990_0 .alias "cfg_err_tlp_cpl_header", 47 0, v0x27e58b0_0;
v0x27c6a10_0 .alias "cfg_err_ur", 0 0, v0x27e57d0_0;
v0x27c68f0_0 .var "cfg_function_number", 2 0;
v0x27c6b40_0 .net "cfg_interrupt", 0 0, v0x27ce190_0; 1 drivers
v0x27c6a90_0 .alias "cfg_interrupt_assert", 0 0, v0x27ce240_0;
v0x27c6c80_0 .alias "cfg_interrupt_di", 7 0, v0x27ce2c0_0;
v0x27c6be0_0 .alias "cfg_interrupt_do", 7 0, v0x27ce340_0;
v0x27c6dd0_0 .alias "cfg_interrupt_mmenable", 2 0, v0x27ce740_0;
v0x27c6d20_0 .alias "cfg_interrupt_msienable", 0 0, v0x27ce7c0_0;
v0x27c6f30_0 .alias "cfg_interrupt_rdy", 0 0, v0x27ce490_0;
v0x27c6e70_0 .alias "cfg_lcommand", 15 0, v0x27e5980_0;
v0x27c70a0_0 .alias "cfg_lstatus", 15 0, v0x27e5c40_0;
v0x27c6fb0_0 .alias "cfg_ltssm_state", 4 0, v0x27e5b40_0;
v0x27c7220_0 .alias "cfg_pcie_link_state", 2 0, v0x27e5e20_0;
v0x27c7120_0 .alias "cfg_pm_wake", 0 0, v0x27e5d10_0;
v0x27c73b0_0 .alias "cfg_rd_en", 0 0, v0x27ce870_0;
v0x27c72a0_0 .var "cfg_rd_wr_done", 0 0;
v0x27c7550_0 .alias "cfg_status", 15 0, v0x27e6010_0;
v0x27c7430_0 .alias "cfg_to_turnoff", 0 0, v0x27e5ef0_0;
v0x27c74b0_0 .alias "cfg_trn_pending", 0 0, v0x27cef30_0;
v0x27c7710_0 .alias "cfg_turnoff_ok", 0 0, v0x27cec20_0;
v0x27c7790_0 .var "clk", 0 0;
v0x27c75d0_0 .alias "dbg_bad_dllp_status", 0 0, v0x27e6240_0;
v0x27c7650_0 .alias "dbg_bad_tlp_lcrc", 0 0, v0x27e6550_0;
v0x27c7970_0 .alias "dbg_bad_tlp_seq_num", 0 0, v0x27e6400_0;
v0x27c79f0_0 .alias "dbg_bad_tlp_status", 0 0, v0x27e64d0_0;
v0x27c7810_0 .alias "dbg_dl_protocol_status", 0 0, v0x27e67c0_0;
v0x27c78b0_0 .alias "dbg_fc_protocol_err_status", 0 0, v0x27e66a0_0;
v0x27c7bf0_0 .alias "dbg_mlfrmd_length", 0 0, v0x27e6a20_0;
v0x27c7c70_0 .alias "dbg_mlfrmd_mps", 0 0, v0x27e6af0_0;
v0x27c7a70_0 .alias "dbg_mlfrmd_tcvc", 0 0, v0x27e6890_0;
v0x27c7af0_0 .alias "dbg_mlfrmd_tlp_status", 0 0, v0x27e6d10_0;
v0x27c7e90_0 .alias "dbg_mlfrmd_unrec_type", 0 0, v0x27e6b70_0;
v0x27c7f10_0 .alias "dbg_poistlpstatus", 0 0, v0x27e6f50_0;
v0x27c7cf0_0 .alias "dbg_rcvr_overflow_status", 0 0, v0x27e6fd0_0;
v0x27c7d70_0 .alias "dbg_reg_detected_correctable", 0 0, v0x27e6de0_0;
v0x27c7e10_0 .alias "dbg_reg_detected_fatal", 0 0, v0x27e6eb0_0;
v0x27c8170_0 .alias "dbg_reg_detected_non_fatal", 0 0, v0x27e7280_0;
v0x27c7fb0_0 .alias "dbg_reg_detected_unsupported", 0 0, v0x27e7350_0;
v0x27c8050_0 .alias "dbg_rply_rollover_status", 0 0, v0x27e70a0_0;
v0x27c83d0_0 .alias "dbg_rply_timeout_status", 0 0, v0x27e7170_0;
v0x27c8450_0 .alias "dbg_ur_no_bar_hit", 0 0, v0x27e76a0_0;
v0x27c81f0_0 .alias "dbg_ur_pois_cfg_wr", 0 0, v0x27e7420_0;
v0x27c8270_0 .alias "dbg_ur_status", 0 0, v0x27e74f0_0;
v0x27c8310_0 .alias "dbg_ur_unsup_msg", 0 0, v0x27e7940_0;
v0x27c86d0_0 .var "dm_state", 3 0;
v0x27c84d0_0 .var "ds_state", 3 0;
v0x27c8570_0 .alias "fc_cpld", 11 0, v0x27e7a10_0;
v0x27c8610_0 .alias "fc_cplh", 7 0, v0x27e7770_0;
v0x27c8970_0 .alias "fc_npd", 11 0, v0x27e7840_0;
v0x27c8750_0 .alias "fc_nph", 7 0, v0x27e7cd0_0;
v0x27c87f0_0 .alias "fc_pd", 11 0, v0x27e7da0_0;
v0x27c8890_0 .alias "fc_ph", 7 0, v0x27e7ae0_0;
v0x27c8c30_0 .alias "fc_sel", 2 0, v0x27e7bb0_0;
v0x27c89f0_0 .alias "gtp_pll_lock_detect", 0 0, v0x27e8080_0;
v0x27c8a70_0 .alias "gtp_reset_done", 0 0, v0x27e8100_0;
v0x27c8b10_0 .var "linkup_count", 3 0;
v0x27c8bb0_0 .var "m_axis_rx_tdata", 31 0;
v0x27c8f40_0 .var "m_axis_rx_tkeep", 3 0;
v0x27c8fe0_0 .var "m_axis_rx_tlast", 0 0;
v0x27c8cd0_0 .alias "m_axis_rx_tready", 0 0, v0x27e1f70_0;
v0x27c8d70_0 .alias "m_axis_rx_tuser", 21 0, v0x27e2620_0;
v0x27c8e10_0 .var "m_axis_rx_tvalid", 0 0;
v0x27c92f0_0 .alias "o_bar_hit", 6 0, v0x27e3d80_0;
v0x27c9060_0 .alias "pci_exp_rxn", 0 0, v0x27e8400_0;
v0x27c9100_0 .alias "pci_exp_rxp", 0 0, v0x27e8480_0;
v0x27c91a0_0 .alias "pci_exp_txn", 0 0, v0x27e8680_0;
v0x27c9240_0 .alias "pci_exp_txp", 0 0, v0x27e8b90_0;
v0x27c9630_0 .net "pcie_exp_txn", 0 0, C4<0>; 1 drivers
v0x27c96b0_0 .net "pcie_exp_txp", 0 0, C4<0>; 1 drivers
v0x27c9370_0 .alias "pll_lock_detect", 0 0, v0x27e8ab0_0;
v0x27c9410_0 .var "r_linkup_timeout", 23 0;
v0x27c94b0_0 .var "r_mcount", 23 0;
v0x27c9550_0 .var "r_scount", 23 0;
v0x27c9a20_0 .var "r_usr_clk_count", 23 0;
v0x27c9aa0_0 .var "r_usr_rst_count", 23 0;
v0x27c9730_0 .alias "received_hot_reset", 0 0, v0x27ea170_0;
v0x27c97d0_0 .var "rst", 0 0;
v0x27c9870_0 .alias "rx_elec_idle", 0 0, v0x27ea2c0_0;
v0x27c9910_0 .alias "rx_equalizer_ctrl", 1 0, v0x27e32f0_0;
v0x27c9e40_0 .alias "rx_np_ok", 0 0, v0x27e3aa0_0;
v0x27c9ec0_0 .alias "s_axis_tx_tdata", 31 0, v0x27e35f0_0;
v0x27c9b20_0 .alias "s_axis_tx_tkeep", 3 0, v0x27e36a0_0;
v0x27c9bc0_0 .alias "s_axis_tx_tlast", 0 0, v0x27e3750_0;
v0x27c9c60_0 .var "s_axis_tx_tready", 0 0;
v0x27c9d00_0 .alias "s_axis_tx_tuser", 3 0, v0x27e38b0_0;
v0x27c9da0_0 .alias "s_axis_tx_tvalid", 0 0, v0x27e3960_0;
v0x27ca290_0 .alias "sys_clk_n", 0 0, v0x27e7e70_0;
v0x27c9f40_0 .alias "sys_clk_p", 0 0, v0x27e7f40_0;
v0x27c9fe0_0 .alias "sys_reset", 0 0, v0x27e3190_0;
v0x27ca080_0 .var "tx_buf_av", 5 0;
v0x27ca120_0 .alias "tx_cfg_gnt", 0 0, v0x27e3a10_0;
v0x27ca1c0_0 .var "tx_cfg_req", 0 0;
v0x27ca690_0 .alias "tx_diff_ctrl", 3 0, v0x27e42b0_0;
v0x27ca310_0 .var "tx_err_drop", 0 0;
v0x27ca3b0_0 .alias "tx_pre_emphasis", 2 0, v0x27e3ba0_0;
v0x27ca450_0 .alias "user_clk_out", 0 0, v0x27e6380_0;
v0x27ca4d0_0 .var "user_enable_comm", 0 0;
v0x27ca570_0 .var "user_lnk_up", 0 0;
v0x27ca610_0 .alias "user_reset_out", 0 0, v0x27e8a30_0;
v0x27caad0_0 .net "w_func_size", 23 0, L_0x27f40e0; 1 drivers
v0x27cab70 .array "w_func_size_map", 7 0;
v0x27cab70_0 .net v0x27cab70 0, 23 0, C4<000000000000000010000000>; 1 drivers
v0x27cab70_1 .net v0x27cab70 1, 23 0, C4<000000000000001000000000>; 1 drivers
v0x27cab70_2 .net v0x27cab70 2, 23 0, C4<000000000000000000000000>; 1 drivers
v0x27cab70_3 .net v0x27cab70 3, 23 0, C4<000000000000000000000000>; 1 drivers
v0x27cab70_4 .net v0x27cab70 4, 23 0, C4<000000000000000000000000>; 1 drivers
v0x27cab70_5 .net v0x27cab70 5, 23 0, C4<000000000000000000000000>; 1 drivers
v0x27cab70_6 .net v0x27cab70 6, 23 0, C4<000000000000000000000000>; 1 drivers
v0x27cab70_7 .net v0x27cab70 7, 23 0, C4<000000000000000000000000>; 1 drivers
E_0x27c5b10 .event posedge, v0x27c7790_0;
E_0x27c5b60 .event posedge, v0x27c9fe0_0, v0x27c9f40_0;
E_0x27c5bb0 .event posedge, v0x27c9f40_0;
L_0x27b8860 .array/port v0x27cab70, v0x27c68f0_0;
L_0x27f4930 .concat [ 1 1 7 13], C4<0>, v0x27c8e10_0, C4<0000001>, C4<0000000000000>;
S_0x27c3da0 .scope module, "cfg" "config_parser" 5 485, 7 40, S_0x27ac580;
 .timescale -9 -12;
P_0x27c3e98 .param/l "IDLE" 7 65, C4<0000>;
P_0x27c3ec0 .param/l "PREP_ADDR" 7 66, C4<0001>;
P_0x27c3ee8 .param/l "READ_DATA" 7 68, C4<0011>;
P_0x27c3f10 .param/l "READ_NEXT" 7 69, C4<0100>;
P_0x27c3f38 .param/l "WAIT_STATE" 7 67, C4<0010>;
v0x27c4110_0 .alias "clk", 0 0, v0x27e6380_0;
v0x27c4190_0 .alias "i_cfg_do", 31 0, v0x27cd700_0;
v0x27c4230_0 .alias "i_cfg_rd_wr_done", 0 0, v0x27ce940_0;
v0x27c42d0_0 .alias "i_en", 0 0, v0x27cda20_0;
v0x27c4380_0 .var "index", 3 0;
v0x27c4420_0 .var "o_bar_addr0", 31 0;
v0x27c4500_0 .var "o_bar_addr1", 31 0;
v0x27c45a0_0 .var "o_bar_addr2", 31 0;
v0x27c4690_0 .var "o_bar_addr3", 31 0;
v0x27c4730_0 .var "o_bar_addr4", 31 0;
v0x27c47d0_0 .var "o_bar_addr5", 31 0;
v0x27c4870_0 .var "o_cfg_dwaddr", 9 0;
v0x27c4910_0 .var "o_cfg_rd_en", 0 0;
v0x27c49b0_0 .alias "rst", 0 0, v0x27e8a30_0;
v0x27b90b0_0 .var "state", 3 0;
v0x27b9150 .array "w_cfg_addr", 5 0;
v0x27b9150_0 .net v0x27b9150 0, 9 0, C4<0000000100>; 1 drivers
v0x27b9150_1 .net v0x27b9150 1, 9 0, C4<0000000101>; 1 drivers
v0x27b9150_2 .net v0x27b9150 2, 9 0, C4<0000000110>; 1 drivers
v0x27b9150_3 .net v0x27b9150 3, 9 0, C4<0000000111>; 1 drivers
v0x27b9150_4 .net v0x27b9150 4, 9 0, C4<0000001000>; 1 drivers
v0x27b9150_5 .net v0x27b9150 5, 9 0, C4<0000001001>; 1 drivers
S_0x27c2a40 .scope module, "cntrl_a2p" "adapter_axi_stream_2_ppfifo" 5 505, 8 37, S_0x27ac580;
 .timescale -9 -12;
P_0x27c2b38 .param/l "IDLE" 8 57, +C4<0>;
P_0x27c2b60 .param/l "READY" 8 58, +C4<01>;
P_0x27c2b88 .param/l "RELEASE" 8 59, +C4<010>;
L_0x27f4d40 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27f4da0 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27f5150 .functor AND 1, L_0x27f4bd0, L_0x27f50b0, C4<1>, C4<1>;
v0x27c2fe0_0 .net *"_s10", 0 0, L_0x27f4bd0; 1 drivers
v0x27c30a0_0 .net *"_s12", 0 0, L_0x27f50b0; 1 drivers
v0x27c3140_0 .net *"_s4", 2 0, L_0x27f4e00; 1 drivers
v0x27c31e0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x27c3290_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v0x27c3330_0 .net "clk", 0 0, L_0x27f4da0; 1 drivers
v0x27c3410_0 .alias "i_axi_clk", 0 0, v0x27e6380_0;
v0x27c3490_0 .alias "i_axi_data", 31 0, v0x27cc9c0_0;
v0x27c3580_0 .alias "i_axi_keep", 3 0, v0x27cca40_0;
v0x27c3620_0 .alias "i_axi_last", 0 0, v0x27cc890_0;
v0x27c36c0_0 .alias "i_axi_valid", 0 0, v0x27ccc70_0;
v0x27c3760_0 .alias "i_ppfifo_rdy", 1 0, v0x27ccb40_0;
v0x27c37e0_0 .alias "i_ppfifo_size", 23 0, v0x27ccf40_0;
v0x27c3890_0 .alias "o_axi_ready", 0 0, v0x27cc940_0;
v0x27c3990_0 .var "o_ppfifo_act", 1 0;
v0x27c3a40_0 .net "o_ppfifo_clk", 0 0, L_0x27f4d40; 1 drivers
v0x27c3910_0 .var "o_ppfifo_data", 31 0;
v0x27c3b50_0 .var "o_ppfifo_stb", 0 0;
v0x27c3ac0_0 .var "r_count", 23 0;
v0x27c3c70_0 .alias "rst", 0 0, v0x27e8a30_0;
v0x27c3bd0_0 .var "state", 3 0;
E_0x27c2f90 .event posedge, v0x27c3330_0;
L_0x27f4e00 .concat [ 2 1 0 0], v0x27c3990_0, C4<0>;
L_0x27f4bd0 .cmp/gt 3, L_0x27f4e00, C4<000>;
L_0x27f50b0 .cmp/gt 24, L_0x27f4ef0, v0x27c3ac0_0;
S_0x27be080 .scope module, "pcie_control_ingress" "ppfifo" 5 529, 9 29, S_0x27ac580;
 .timescale -9 -12;
P_0x27bdd58 .param/l "ADDRESS_WIDTH" 9 31, +C4<0111>;
P_0x27bdd80 .param/l "DATA_WIDTH" 9 30, +C4<0100000>;
P_0x27bdda8 .param/l "FIFO_DEPTH" 9 58, C4<00000000000000000000000010000000>;
L_0x27f5550 .functor OR 1, v0x27c2540_0, v0x27c1880_0, C4<0>, C4<0>;
L_0x27f56a0 .functor BUFZ 1, L_0x27f55b0, C4<0>, C4<0>, C4<0>;
L_0x27f5e70 .functor AND 1, L_0x27f52e0, L_0x27f5970, C4<1>, C4<1>;
L_0x27f6010 .functor AND 1, L_0x27f5e70, L_0x27f5f20, C4<1>, C4<1>;
L_0x27f6210 .functor AND 1, L_0x27f6010, L_0x27f6110, C4<1>, C4<1>;
L_0x27f61b0 .functor AND 1, L_0x27f6b30, L_0x27f69f0, C4<1>, C4<1>;
v0x27c04a0_0 .net *"_s0", 31 0, C4<00000000000000000000000010000000>; 1 drivers
v0x27c0560_0 .net *"_s15", 24 0, L_0x27f5840; 1 drivers
v0x27c0600_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x27c06a0_0 .net *"_s19", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27c0720_0 .net *"_s21", 0 0, L_0x27f52e0; 1 drivers
v0x27c07c0_0 .net *"_s24", 24 0, L_0x27f5b50; 1 drivers
v0x27c0860_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v0x27c0900_0 .net *"_s28", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27c09a0_0 .net *"_s30", 0 0, L_0x27f5970; 1 drivers
v0x27c0a40_0 .net *"_s32", 0 0, L_0x27f5e70; 1 drivers
v0x27c0b40_0 .net *"_s34", 1 0, C4<11>; 1 drivers
v0x27c0be0_0 .net *"_s36", 0 0, L_0x27f5f20; 1 drivers
v0x27c0cf0_0 .net *"_s38", 0 0, L_0x27f6010; 1 drivers
v0x27c0d90_0 .net *"_s41", 0 0, L_0x27f6110; 1 drivers
v0x27c0eb0_0 .net *"_s6", 0 0, L_0x27f5550; 1 drivers
v0x27c0f50_0 .net *"_s63", 0 0, L_0x27f6b30; 1 drivers
v0x27c0e10_0 .net *"_s65", 0 0, L_0x27f69f0; 1 drivers
v0x27c10a0_0 .net "addr_in", 7 0, L_0x27f54b0; 1 drivers
v0x27c0fd0_0 .net "addr_out", 7 0, L_0x27f5750; 1 drivers
v0x27c11f0_0 .net "inactive", 0 0, L_0x27f6210; 1 drivers
v0x27c1120_0 .net "ppfifo_ready", 0 0, L_0x27f55b0; 1 drivers
v0x27c1320_0 .var "r_activate", 1 0;
v0x27c1270_0 .var "r_address", 6 0;
v0x27c1460_0 .var "r_next_fifo", 0 0;
v0x27c13c0_0 .var "r_pre_activate", 1 0;
v0x27c15b0_0 .var "r_pre_read_wait", 0 0;
v0x27c1500_0 .var "r_pre_strobe", 0 0;
v0x27c1710_0 .var "r_read_data", 31 0;
v0x27c1650_0 .var "r_ready", 1 0;
v0x27c1880_0 .var "r_reset", 0 0;
v0x27c1790_0 .var "r_reset_timeout", 4 0;
v0x27c1a00_0 .var "r_rselect", 0 0;
v0x27c1900 .array "r_size", 0 1, 23 0;
v0x27c1980_0 .var "r_wait", 1 0;
v0x27c1ba0_0 .var "r_wselect", 0 0;
v0x27c1c40_0 .var "rcc_read_done", 1 0;
RS_0x7fa60233f428 .resolv tri, L_0x27f64b0, L_0x27f6640, C4<zz>, C4<zz>;
v0x27c1aa0_0 .net8 "rcc_read_ready", 1 0, RS_0x7fa60233f428; 2 drivers
v0x27c1df0_0 .net "rcc_tie_select", 0 0, v0x27bf130_0; 1 drivers
v0x27c1cc0_0 .alias "read_activate", 0 0, v0x27ea9f0_0;
v0x27c1d40_0 .alias "read_clock", 0 0, v0x27eeda0_0;
v0x27c1fc0_0 .var "read_count", 23 0;
v0x27c2040_0 .alias "read_data", 31 0, v0x27eb070_0;
v0x27c1e70_0 .var "read_ready", 0 0;
v0x27c1ef0_0 .alias "read_strobe", 0 0, v0x27eac30_0;
v0x27c2230_0 .net "ready", 0 0, L_0x27f56a0; 1 drivers
v0x27c22b0_0 .alias "reset", 0 0, v0x27e8a30_0;
v0x27c20c0_0 .net "starved", 0 0, v0x27be3a0_0; 1 drivers
v0x27c2140 .array "w_count", 0 1, 23 0;
v0x27c24c0_0 .net "w_read_data", 31 0, v0x27c00b0_0; 1 drivers
v0x27c2540_0 .var "w_reset", 0 0;
v0x27c2330_0 .var "w_reset_timeout", 4 0;
RS_0x7fa60233f548 .resolv tri, L_0x27f6860, L_0x27f6a90, C4<zz>, C4<zz>;
v0x27c23b0_0 .net8 "wcc_read_done", 1 0, RS_0x7fa60233f548; 2 drivers
v0x27c2430_0 .var "wcc_read_ready", 1 0;
v0x27c2770_0 .var "wcc_tie_select", 0 0;
v0x27c25f0_0 .alias "write_activate", 1 0, v0x27ccd20_0;
v0x27c2670_0 .var "write_address", 6 0;
v0x27c26f0_0 .alias "write_clock", 0 0, v0x27e6380_0;
v0x27c29c0_0 .alias "write_data", 31 0, v0x27ccac0_0;
v0x27c2820_0 .var "write_enable", 0 0;
v0x27c28d0_0 .alias "write_fifo_size", 23 0, v0x27ccf40_0;
v0x27c2c30_0 .var "write_ready", 1 0;
v0x27c2cb0_0 .alias "write_strobe", 0 0, v0x27cd010_0;
E_0x27bb480 .event edge, v0x27c25f0_0, v0x27c2cb0_0;
E_0x27bbc90 .event edge, v0x27c25f0_0;
E_0x27bbcc0 .event edge, v0x27c2430_0;
L_0x27f4ef0 .part C4<00000000000000000000000010000000>, 0, 24;
L_0x27f54b0 .concat [ 7 1 0 0], v0x27c2670_0, v0x27c1ba0_0;
L_0x27f55b0 .reduce/nor L_0x27f5550;
L_0x27f5750 .concat [ 7 1 0 0], v0x27c1270_0, v0x27c1a00_0;
v0x27c2140_0 .array/port v0x27c2140, 0;
L_0x27f5840 .concat [ 24 1 0 0], v0x27c2140_0, C4<0>;
L_0x27f52e0 .cmp/eq 25, L_0x27f5840, C4<0000000000000000000000000>;
v0x27c2140_1 .array/port v0x27c2140, 1;
L_0x27f5b50 .concat [ 24 1 0 0], v0x27c2140_1, C4<0>;
L_0x27f5970 .cmp/eq 25, L_0x27f5b50, C4<0000000000000000000000000>;
L_0x27f5f20 .cmp/eq 2, v0x27c2c30_0, C4<11>;
L_0x27f6110 .reduce/nor v0x27c3b50_0;
L_0x27f62c0 .functor MUXZ 32, v0x27c1710_0, v0x27c00b0_0, v0x27c1500_0, C4<>;
L_0x27f6410 .part v0x27c2430_0, 0, 1;
L_0x27f64b0 .part/pv v0x27bf930_0, 0, 1, 2;
L_0x27f6550 .part v0x27c2430_0, 1, 1;
L_0x27f6640 .part/pv v0x27bf530_0, 1, 1, 2;
L_0x27f6730 .part v0x27c1c40_0, 0, 1;
L_0x27f6860 .part/pv v0x24d1c80_0, 0, 1, 2;
L_0x27f6900 .part v0x27c1c40_0, 1, 1;
L_0x27f6a90 .part/pv v0x27be730_0, 1, 1, 2;
L_0x27f6b30 .reduce/nor v0x27c1e70_0;
L_0x27f69f0 .reduce/nor v0x2513e40_0;
S_0x27bfb00 .scope module, "fifo0" "blk_mem" 9 178, 10 14, S_0x27be080;
 .timescale -9 -12;
P_0x27bfbf8 .param/l "ADDRESS_WIDTH" 10 16, C4<01000>;
P_0x27bfc20 .param/l "DATA_WIDTH" 10 15, +C4<0100000>;
P_0x27bfc48 .param/l "INC_NUM_PATTERN" 10 17, +C4<0>;
v0x27bfdf0_0 .alias "addra", 7 0, v0x27c10a0_0;
v0x27bfe90_0 .alias "addrb", 7 0, v0x27c0fd0_0;
v0x27bff30_0 .alias "clka", 0 0, v0x27e6380_0;
v0x27bffb0_0 .alias "clkb", 0 0, v0x27eeda0_0;
v0x27c0030_0 .alias "dina", 31 0, v0x27ccac0_0;
v0x27c00b0_0 .var "dout", 31 0;
v0x27c0190_0 .alias "doutb", 31 0, v0x27c24c0_0;
v0x27c0230_0 .var/i "i", 31 0;
v0x27c0320 .array "mem", 256 0, 31 0;
v0x27c03a0_0 .net "wea", 0 0, v0x27c2820_0; 1 drivers
S_0x27bf700 .scope module, "ccwf0" "cross_clock_enable" 9 191, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27bf7f0_0 .net "in_en", 0 0, L_0x27f6410; 1 drivers
v0x27bf8b0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27bf930_0 .var "out_en", 0 0;
v0x27bf9d0_0 .var "out_en_sync", 2 0;
v0x27bfa80_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27bf300 .scope module, "ccwf1" "cross_clock_enable" 9 199, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27bf3f0_0 .net "in_en", 0 0, L_0x27f6550; 1 drivers
v0x27bf4b0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27bf530_0 .var "out_en", 0 0;
v0x27bf5d0_0 .var "out_en_sync", 2 0;
v0x27bf680_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27bef40 .scope module, "ccts" "cross_clock_enable" 9 209, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27bf030_0 .net "in_en", 0 0, v0x27c2770_0; 1 drivers
v0x27bf0b0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27bf130_0 .var "out_en", 0 0;
v0x27bf1d0_0 .var "out_en_sync", 2 0;
v0x27bf280_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27be900 .scope module, "ccrf0" "cross_clock_enable" 9 218, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27be9f0_0 .net "in_en", 0 0, L_0x27f6730; 1 drivers
v0x27beab0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x24d1c80_0 .var "out_en", 0 0;
v0x24d1d20_0 .var "out_en_sync", 2 0;
v0x24d1dd0_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27be520 .scope module, "ccrf1" "cross_clock_enable" 9 226, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27be610_0 .net "in_en", 0 0, L_0x27f6900; 1 drivers
v0x27be6b0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27be730_0 .var "out_en", 0 0;
v0x27be7d0_0 .var "out_en_sync", 2 0;
v0x27be880_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27be1b0 .scope module, "cc_starved" "cross_clock_enable" 9 235, 11 3, S_0x27be080;
 .timescale -9 -12;
v0x27be2a0_0 .net "in_en", 0 0, L_0x27f61b0; 1 drivers
v0x27be320_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27be3a0_0 .var "out_en", 0 0;
v0x27be420_0 .var "out_en_sync", 2 0;
v0x27be4a0_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b92e0 .scope module, "pcie_control_egress" "ppfifo" 5 556, 9 29, S_0x27ac580;
 .timescale -9 -12;
P_0x27b93d8 .param/l "ADDRESS_WIDTH" 9 31, +C4<0111>;
P_0x27b9400 .param/l "DATA_WIDTH" 9 30, +C4<0100000>;
P_0x27b9428 .param/l "FIFO_DEPTH" 9 58, C4<00000000000000000000000010000000>;
L_0x27f7030 .functor OR 1, v0x27bd4f0_0, v0x27bca20_0, C4<0>, C4<0>;
L_0x27f7180 .functor BUFZ 1, L_0x27f7090, C4<0>, C4<0>, C4<0>;
L_0x27f7620 .functor AND 1, L_0x27f6de0, L_0x27f7490, C4<1>, C4<1>;
L_0x27f7b80 .functor AND 1, L_0x27f7620, L_0x27f7a50, C4<1>, C4<1>;
L_0x27f7e10 .functor AND 1, L_0x27f7b80, L_0x27f7c80, C4<1>, C4<1>;
L_0x27f7db0 .functor AND 1, L_0x27f86e0, L_0x27f85a0, C4<1>, C4<1>;
v0x27bb670_0 .net *"_s0", 31 0, C4<00000000000000000000000010000000>; 1 drivers
v0x27bb730_0 .net *"_s15", 24 0, L_0x27f7320; 1 drivers
v0x27bb7d0_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x27bb870_0 .net *"_s19", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27bb8f0_0 .net *"_s21", 0 0, L_0x27f6de0; 1 drivers
v0x27bb990_0 .net *"_s24", 24 0, L_0x27f76a0; 1 drivers
v0x27bba30_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v0x27bbad0_0 .net *"_s28", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27bbb70_0 .net *"_s30", 0 0, L_0x27f7490; 1 drivers
v0x27bbc10_0 .net *"_s32", 0 0, L_0x27f7620; 1 drivers
v0x27bbd10_0 .net *"_s34", 1 0, C4<11>; 1 drivers
v0x27bbdb0_0 .net *"_s36", 0 0, L_0x27f7a50; 1 drivers
v0x27bbec0_0 .net *"_s38", 0 0, L_0x27f7b80; 1 drivers
v0x27bbf60_0 .net *"_s41", 0 0, L_0x27f7c80; 1 drivers
v0x27bc080_0 .net *"_s6", 0 0, L_0x27f7030; 1 drivers
v0x27bc120_0 .net *"_s63", 0 0, L_0x27f86e0; 1 drivers
v0x27bbfe0_0 .net *"_s65", 0 0, L_0x27f85a0; 1 drivers
v0x27bc270_0 .net "addr_in", 7 0, L_0x27f5db0; 1 drivers
v0x27bc1a0_0 .net "addr_out", 7 0, L_0x27f7230; 1 drivers
v0x27bc390_0 .net "inactive", 0 0, L_0x27f7e10; 1 drivers
v0x27bc2f0_0 .net "ppfifo_ready", 0 0, L_0x27f7090; 1 drivers
v0x27bc4c0_0 .var "r_activate", 1 0;
v0x27bc410_0 .var "r_address", 6 0;
v0x27bc600_0 .var "r_next_fifo", 0 0;
v0x27bc560_0 .var "r_pre_activate", 1 0;
v0x27bc750_0 .var "r_pre_read_wait", 0 0;
v0x27bc6a0_0 .var "r_pre_strobe", 0 0;
v0x27bc8b0_0 .var "r_read_data", 31 0;
v0x27bc7f0_0 .var "r_ready", 1 0;
v0x27bca20_0 .var "r_reset", 0 0;
v0x27bc930_0 .var "r_reset_timeout", 4 0;
v0x27bcba0_0 .var "r_rselect", 0 0;
v0x27bcaa0 .array "r_size", 0 1, 23 0;
v0x27bcb20_0 .var "r_wait", 1 0;
v0x27bcd40_0 .var "r_wselect", 0 0;
v0x27bcde0_0 .var "rcc_read_done", 1 0;
RS_0x7fa60233e798 .resolv tri, L_0x27f8060, L_0x27f81f0, C4<zz>, C4<zz>;
v0x27bcc40_0 .net8 "rcc_read_ready", 1 0, RS_0x7fa60233e798; 2 drivers
v0x27bcf90_0 .net "rcc_tie_select", 0 0, v0x27ba2d0_0; 1 drivers
v0x27bce60_0 .alias "read_activate", 0 0, v0x27cd110_0;
v0x27bcee0_0 .alias "read_clock", 0 0, v0x27e6380_0;
v0x27bd160_0 .var "read_count", 23 0;
v0x27bd1e0_0 .alias "read_data", 31 0, v0x27cd190_0;
v0x27bd040_0 .var "read_ready", 0 0;
v0x27bd3c0_0 .alias "read_strobe", 0 0, v0x27cd470_0;
v0x27bd260_0 .net "ready", 0 0, L_0x27f7180; 1 drivers
v0x27bd2e0_0 .alias "reset", 0 0, v0x27e8a30_0;
v0x27bd5c0_0 .net "starved", 0 0, v0x27b96d0_0; 1 drivers
v0x27bd640 .array "w_count", 0 1, 23 0;
v0x27bd440_0 .net "w_read_data", 31 0, v0x27bb2a0_0; 1 drivers
v0x27bd4f0_0 .var "w_reset", 0 0;
v0x27bd860_0 .var "w_reset_timeout", 4 0;
RS_0x7fa60233e8b8 .resolv tri, L_0x27f8410, L_0x27f8640, C4<zz>, C4<zz>;
v0x27bd8e0_0 .net8 "wcc_read_done", 1 0, RS_0x7fa60233e8b8; 2 drivers
v0x27bd6c0_0 .var "wcc_read_ready", 1 0;
v0x27bd740_0 .var "wcc_tie_select", 0 0;
v0x27bdb20_0 .alias "write_activate", 1 0, v0x27eacb0_0;
v0x27bdba0_0 .var "write_address", 6 0;
v0x27bd960_0 .alias "write_clock", 0 0, v0x27eeda0_0;
v0x27bd9e0_0 .alias "write_data", 31 0, v0x27ead30_0;
v0x27bda60_0 .var "write_enable", 0 0;
v0x27bde00_0 .alias "write_fifo_size", 23 0, v0x27eae30_0;
v0x27bdc20_0 .var "write_ready", 1 0;
v0x27bdca0_0 .alias "write_strobe", 0 0, v0x27eaeb0_0;
E_0x27b8b80 .event edge, v0x2559e70_0, v0x25014e0_0;
E_0x27b7af0 .event edge, v0x2559e70_0;
E_0x27b7c90 .event edge, v0x27bd6c0_0;
L_0x27f5c80 .part C4<00000000000000000000000010000000>, 0, 24;
L_0x27f5db0 .concat [ 7 1 0 0], v0x27bdba0_0, v0x27bcd40_0;
L_0x27f7090 .reduce/nor L_0x27f7030;
L_0x27f7230 .concat [ 7 1 0 0], v0x27bc410_0, v0x27bcba0_0;
v0x27bd640_0 .array/port v0x27bd640, 0;
L_0x27f7320 .concat [ 24 1 0 0], v0x27bd640_0, C4<0>;
L_0x27f6de0 .cmp/eq 25, L_0x27f7320, C4<0000000000000000000000000>;
v0x27bd640_1 .array/port v0x27bd640, 1;
L_0x27f76a0 .concat [ 24 1 0 0], v0x27bd640_1, C4<0>;
L_0x27f7490 .cmp/eq 25, L_0x27f76a0, C4<0000000000000000000000000>;
L_0x27f7a50 .cmp/eq 2, v0x27bdc20_0, C4<11>;
L_0x27f7c80 .reduce/nor v0x25014e0_0;
L_0x27f7e70 .functor MUXZ 32, v0x27bc8b0_0, v0x27bb2a0_0, v0x27bc6a0_0, C4<>;
L_0x27f7fc0 .part v0x27bd6c0_0, 0, 1;
L_0x27f8060 .part/pv v0x27baad0_0, 0, 1, 2;
L_0x27f8100 .part v0x27bd6c0_0, 1, 1;
L_0x27f81f0 .part/pv v0x27ba6d0_0, 1, 1, 2;
L_0x27f82e0 .part v0x27bcde0_0, 0, 1;
L_0x27f8410 .part/pv v0x27b9ed0_0, 0, 1, 2;
L_0x27f84b0 .part v0x27bcde0_0, 1, 1;
L_0x27f8640 .part/pv v0x27b9ad0_0, 1, 1, 2;
L_0x27f86e0 .reduce/nor v0x27bd040_0;
L_0x27f85a0 .reduce/nor v0x27b8dd0_0;
S_0x27baca0 .scope module, "fifo0" "blk_mem" 9 178, 10 14, S_0x27b92e0;
 .timescale -9 -12;
P_0x27bad98 .param/l "ADDRESS_WIDTH" 10 16, C4<01000>;
P_0x27badc0 .param/l "DATA_WIDTH" 10 15, +C4<0100000>;
P_0x27bade8 .param/l "INC_NUM_PATTERN" 10 17, +C4<0>;
v0x27baf90_0 .alias "addra", 7 0, v0x27bc270_0;
v0x27bb030_0 .alias "addrb", 7 0, v0x27bc1a0_0;
v0x27bb0d0_0 .alias "clka", 0 0, v0x27eeda0_0;
v0x27bb150_0 .alias "clkb", 0 0, v0x27e6380_0;
v0x27bb1d0_0 .alias "dina", 31 0, v0x27ead30_0;
v0x27bb2a0_0 .var "dout", 31 0;
v0x27bb360_0 .alias "doutb", 31 0, v0x27bd440_0;
v0x27bb400_0 .var/i "i", 31 0;
v0x27bb4f0 .array "mem", 256 0, 31 0;
v0x27bb570_0 .net "wea", 0 0, v0x27bda60_0; 1 drivers
S_0x27ba8a0 .scope module, "ccwf0" "cross_clock_enable" 9 191, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27ba990_0 .net "in_en", 0 0, L_0x27f7fc0; 1 drivers
v0x27baa50_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27baad0_0 .var "out_en", 0 0;
v0x27bab70_0 .var "out_en_sync", 2 0;
v0x27bac20_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ba4a0 .scope module, "ccwf1" "cross_clock_enable" 9 199, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27ba590_0 .net "in_en", 0 0, L_0x27f8100; 1 drivers
v0x27ba650_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27ba6d0_0 .var "out_en", 0 0;
v0x27ba770_0 .var "out_en_sync", 2 0;
v0x27ba820_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ba0a0 .scope module, "ccts" "cross_clock_enable" 9 209, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27ba190_0 .net "in_en", 0 0, v0x27bd740_0; 1 drivers
v0x27ba250_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27ba2d0_0 .var "out_en", 0 0;
v0x27ba370_0 .var "out_en_sync", 2 0;
v0x27ba420_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b9ca0 .scope module, "ccrf0" "cross_clock_enable" 9 218, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27b9d90_0 .net "in_en", 0 0, L_0x27f82e0; 1 drivers
v0x27b9e50_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27b9ed0_0 .var "out_en", 0 0;
v0x27b9f70_0 .var "out_en_sync", 2 0;
v0x27ba020_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b98a0 .scope module, "ccrf1" "cross_clock_enable" 9 226, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27b9990_0 .net "in_en", 0 0, L_0x27f84b0; 1 drivers
v0x27b9a50_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27b9ad0_0 .var "out_en", 0 0;
v0x27b9b70_0 .var "out_en_sync", 2 0;
v0x27b9c20_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b9520 .scope module, "cc_starved" "cross_clock_enable" 9 235, 11 3, S_0x27b92e0;
 .timescale -9 -12;
v0x27b8f90_0 .net "in_en", 0 0, L_0x27f7db0; 1 drivers
v0x27b9650_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b96d0_0 .var "out_en", 0 0;
v0x27b9770_0 .var "out_en_sync", 2 0;
v0x27b9820_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b82a0 .scope module, "control_p2a" "adapter_ppfifo_2_axi_stream" 5 581, 12 31, S_0x27ac580;
 .timescale -9 -12;
P_0x27b8398 .param/l "IDLE" 12 52, +C4<0>;
P_0x27b83c0 .param/l "READY" 12 53, +C4<01>;
P_0x27b83e8 .param/l "RELEASE" 12 54, +C4<010>;
L_0x27f8900 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27f8960 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
v0x27b8550_0 .net "clk", 0 0, L_0x27f8960; 1 drivers
v0x27b8610_0 .alias "i_axi_ready", 0 0, v0x27cd2d0_0;
v0x27b86b0_0 .alias "i_ppfifo_clk", 0 0, v0x27e6380_0;
v0x27aed60_0 .alias "i_ppfifo_data", 31 0, v0x27cd190_0;
v0x27b8940_0 .alias "i_ppfifo_rdy", 0 0, v0x27cd580_0;
v0x27b89c0_0 .alias "i_ppfifo_size", 23 0, v0x27cd3a0_0;
v0x27b8a60_0 .net "o_axi_clk", 0 0, L_0x27f8900; 1 drivers
v0x27b8b00_0 .var "o_axi_data", 31 0;
v0x27b8bf0_0 .alias "o_axi_keep", 3 0, v0x27cce70_0;
v0x27b8c90_0 .var "o_axi_last", 0 0;
v0x27b8d30_0 .var "o_axi_valid", 0 0;
v0x27b8dd0_0 .var "o_ppfifo_act", 0 0;
v0x27b8e70_0 .var "o_ppfifo_stb", 0 0;
v0x27b8f10_0 .var "r_count", 23 0;
v0x27b9030_0 .alias "rst", 0 0, v0x27e8a30_0;
v0x27b2c80_0 .var "state", 3 0;
E_0x27b8500 .event posedge, v0x27b8550_0;
S_0x27b7270 .scope module, "data_a2p" "adapter_axi_stream_2_ppfifo" 5 603, 8 37, S_0x27ac580;
 .timescale -9 -12;
P_0x27b6f38 .param/l "IDLE" 8 57, +C4<0>;
P_0x27b6f60 .param/l "READY" 8 58, +C4<01>;
P_0x27b6f88 .param/l "RELEASE" 8 59, +C4<010>;
L_0x27f7790 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27f77f0 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27f8f90 .functor AND 1, L_0x27f8a50, L_0x27f8b90, C4<1>, C4<1>;
v0x27b7410_0 .net *"_s10", 0 0, L_0x27f8a50; 1 drivers
v0x27b74d0_0 .net *"_s12", 0 0, L_0x27f8b90; 1 drivers
v0x27b7570_0 .net *"_s4", 2 0, L_0x27f7880; 1 drivers
v0x27b7610_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x27b76c0_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v0x27b7760_0 .net "clk", 0 0, L_0x27f77f0; 1 drivers
v0x27b7840_0 .alias "i_axi_clk", 0 0, v0x27e6380_0;
v0x27b78c0_0 .alias "i_axi_data", 31 0, v0x27c62a0_0;
v0x27b79b0_0 .alias "i_axi_keep", 3 0, v0x27cedd0_0;
v0x27b7a50_0 .alias "i_axi_last", 0 0, v0x27cf060_0;
v0x27b7b50_0 .alias "i_axi_valid", 0 0, v0x27cf1c0_0;
v0x27b7bf0_0 .alias "i_ppfifo_rdy", 1 0, v0x27df3a0_0;
v0x27b7ce0_0 .alias "i_ppfifo_size", 23 0, v0x27df420_0;
v0x27b7d90_0 .alias "o_axi_ready", 0 0, v0x27cf110_0;
v0x27b7e90_0 .var "o_ppfifo_act", 1 0;
v0x27b7f40_0 .net "o_ppfifo_clk", 0 0, L_0x27f7790; 1 drivers
v0x27b7e10_0 .var "o_ppfifo_data", 31 0;
v0x27b8050_0 .var "o_ppfifo_stb", 0 0;
v0x27b7fc0_0 .var "r_count", 23 0;
v0x27b8170_0 .alias "rst", 0 0, v0x27e8a30_0;
v0x27b80d0_0 .var "state", 3 0;
E_0x27b73c0 .event posedge, v0x27b7760_0;
L_0x27f7880 .concat [ 2 1 0 0], v0x27b7e90_0, C4<0>;
L_0x27f8a50 .cmp/gt 3, L_0x27f7880, C4<000>;
L_0x27f8b90 .cmp/gt 24, L_0x27f90d0, v0x27b7fc0_0;
S_0x27b2680 .scope module, "pcie_data_ingress" "ppfifo" 5 627, 9 29, S_0x27ac580;
 .timescale -9 -12;
P_0x27b2348 .param/l "ADDRESS_WIDTH" 9 31, +C4<0111>;
P_0x27b2370 .param/l "DATA_WIDTH" 9 30, +C4<0100000>;
P_0x27b2398 .param/l "FIFO_DEPTH" 9 58, C4<00000000000000000000000010000000>;
L_0x27f92f0 .functor OR 1, v0x27b66e0_0, v0x27b5d70_0, C4<0>, C4<0>;
L_0x27f94d0 .functor BUFZ 1, L_0x27f93b0, C4<0>, C4<0>, C4<0>;
L_0x27f9a10 .functor AND 1, L_0x27f8dc0, L_0x27f98a0, C4<1>, C4<1>;
L_0x27f9ca0 .functor AND 1, L_0x27f9a10, L_0x27f9bb0, C4<1>, C4<1>;
L_0x27f9da0 .functor AND 1, L_0x27f9ca0, L_0x27fa160, C4<1>, C4<1>;
L_0x27f8f30 .functor AND 1, L_0x27fac30, L_0x27faaf0, C4<1>, C4<1>;
v0x27b4a00_0 .net *"_s0", 31 0, C4<00000000000000000000000010000000>; 1 drivers
v0x27b4ac0_0 .net *"_s15", 24 0, L_0x27f9670; 1 drivers
v0x27b4b60_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x27b4c00_0 .net *"_s19", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27b4c80_0 .net *"_s21", 0 0, L_0x27f8dc0; 1 drivers
v0x27b4d20_0 .net *"_s24", 24 0, L_0x27f9a80; 1 drivers
v0x27b4dc0_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v0x27b4e60_0 .net *"_s28", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27b4f00_0 .net *"_s30", 0 0, L_0x27f98a0; 1 drivers
v0x27b4fa0_0 .net *"_s32", 0 0, L_0x27f9a10; 1 drivers
v0x27b50a0_0 .net *"_s34", 1 0, C4<11>; 1 drivers
v0x27b5140_0 .net *"_s36", 0 0, L_0x27f9bb0; 1 drivers
v0x27b51e0_0 .net *"_s38", 0 0, L_0x27f9ca0; 1 drivers
v0x27b5280_0 .net *"_s41", 0 0, L_0x27fa160; 1 drivers
v0x27b53a0_0 .net *"_s6", 0 0, L_0x27f92f0; 1 drivers
v0x27b5440_0 .net *"_s63", 0 0, L_0x27fac30; 1 drivers
v0x27b5300_0 .net *"_s65", 0 0, L_0x27faaf0; 1 drivers
v0x27b5590_0 .net "addr_in", 7 0, L_0x27f9200; 1 drivers
v0x27b54c0_0 .net "addr_out", 7 0, L_0x27f9580; 1 drivers
v0x27b56e0_0 .net "inactive", 0 0, L_0x27f9da0; 1 drivers
v0x27b5610_0 .net "ppfifo_ready", 0 0, L_0x27f93b0; 1 drivers
v0x27b5810_0 .var "r_activate", 1 0;
v0x27b5760_0 .var "r_address", 6 0;
v0x27b5950_0 .var "r_next_fifo", 0 0;
v0x27b58b0_0 .var "r_pre_activate", 1 0;
v0x27b5aa0_0 .var "r_pre_read_wait", 0 0;
v0x27b59f0_0 .var "r_pre_strobe", 0 0;
v0x27b5c00_0 .var "r_read_data", 31 0;
v0x27b5b40_0 .var "r_ready", 1 0;
v0x27b5d70_0 .var "r_reset", 0 0;
v0x27b5c80_0 .var "r_reset_timeout", 4 0;
v0x27b5ef0_0 .var "r_rselect", 0 0;
v0x27b5df0 .array "r_size", 0 1, 23 0;
v0x27b5e70_0 .var "r_wait", 1 0;
v0x27b6090_0 .var "r_wselect", 0 0;
v0x27b6110_0 .var "rcc_read_done", 1 0;
RS_0x7fa60233d448 .resolv tri, L_0x27fa4c0, L_0x27fa6e0, C4<zz>, C4<zz>;
v0x27b5f70_0 .net8 "rcc_read_ready", 1 0, RS_0x7fa60233d448; 2 drivers
v0x27b6010_0 .net "rcc_tie_select", 0 0, v0x27b3740_0; 1 drivers
v0x27b62d0_0 .alias "read_activate", 0 0, v0x27eaf30_0;
v0x27b6350_0 .alias "read_clock", 0 0, v0x27eeda0_0;
v0x27b6190_0 .var "read_count", 23 0;
v0x27b6210_0 .alias "read_data", 31 0, v0x27eafb0_0;
v0x27b6530_0 .var "read_ready", 0 0;
v0x27b65b0_0 .alias "read_strobe", 0 0, v0x27eb320_0;
v0x27b63d0_0 .net "ready", 0 0, L_0x27f94d0; 1 drivers
v0x27b6470_0 .alias "reset", 0 0, v0x27e8a30_0;
v0x27b67b0_0 .net "starved", 0 0, v0x27b2ab0_0; 1 drivers
v0x27b6830 .array "w_count", 0 1, 23 0;
v0x27b6630_0 .net "w_read_data", 31 0, v0x27b46c0_0; 1 drivers
v0x27b66e0_0 .var "w_reset", 0 0;
v0x27b6a50_0 .var "w_reset_timeout", 4 0;
RS_0x7fa60233d658 .resolv tri, L_0x27fa930, L_0x27fab90, C4<zz>, C4<zz>;
v0x27b6ad0_0 .net8 "wcc_read_done", 1 0, RS_0x7fa60233d658; 2 drivers
v0x27b68b0_0 .var "wcc_read_ready", 1 0;
v0x27b6950_0 .var "wcc_tie_select", 0 0;
v0x27b6d10_0 .alias "write_activate", 1 0, v0x27cf270_0;
v0x27b6d90_0 .var "write_address", 6 0;
v0x27b6b50_0 .alias "write_clock", 0 0, v0x27e6380_0;
v0x27b6bd0_0 .alias "write_data", 31 0, v0x27df700_0;
v0x27b6c50_0 .var "write_enable", 0 0;
v0x27b6ff0_0 .alias "write_fifo_size", 23 0, v0x27df420_0;
v0x27b6e10_0 .var "write_ready", 1 0;
v0x27b6e90_0 .alias "write_strobe", 0 0, v0x27df4f0_0;
E_0x27b2770 .event edge, v0x27b6d10_0, v0x27b6e90_0;
E_0x27b27e0 .event edge, v0x27b6d10_0;
E_0x27b2830 .event edge, v0x27b68b0_0;
L_0x27f90d0 .part C4<00000000000000000000000010000000>, 0, 24;
L_0x27f9200 .concat [ 7 1 0 0], v0x27b6d90_0, v0x27b6090_0;
L_0x27f93b0 .reduce/nor L_0x27f92f0;
L_0x27f9580 .concat [ 7 1 0 0], v0x27b5760_0, v0x27b5ef0_0;
v0x27b6830_0 .array/port v0x27b6830, 0;
L_0x27f9670 .concat [ 24 1 0 0], v0x27b6830_0, C4<0>;
L_0x27f8dc0 .cmp/eq 25, L_0x27f9670, C4<0000000000000000000000000>;
v0x27b6830_1 .array/port v0x27b6830, 1;
L_0x27f9a80 .concat [ 24 1 0 0], v0x27b6830_1, C4<0>;
L_0x27f98a0 .cmp/eq 25, L_0x27f9a80, C4<0000000000000000000000000>;
L_0x27f9bb0 .cmp/eq 2, v0x27b6e10_0, C4<11>;
L_0x27fa160 .reduce/nor v0x27b8050_0;
L_0x27fa2a0 .functor MUXZ 32, v0x27b5c00_0, v0x27b46c0_0, v0x27b59f0_0, C4<>;
L_0x27fa3f0 .part v0x27b68b0_0, 0, 1;
L_0x27fa4c0 .part/pv v0x27b3f40_0, 0, 1, 2;
L_0x27fa5c0 .part v0x27b68b0_0, 1, 1;
L_0x27fa6e0 .part/pv v0x27b3b40_0, 1, 1, 2;
L_0x27fa7d0 .part v0x27b6110_0, 0, 1;
L_0x27fa930 .part/pv v0x27b3340_0, 0, 1, 2;
L_0x27fa9d0 .part v0x27b6110_0, 1, 1;
L_0x27fab90 .part/pv v0x27b2f40_0, 1, 1, 2;
L_0x27fac30 .reduce/nor v0x27b6530_0;
L_0x27faaf0 .reduce/nor C4<0>;
S_0x27b4110 .scope module, "fifo0" "blk_mem" 9 178, 10 14, S_0x27b2680;
 .timescale -9 -12;
P_0x27b4208 .param/l "ADDRESS_WIDTH" 10 16, C4<01000>;
P_0x27b4230 .param/l "DATA_WIDTH" 10 15, +C4<0100000>;
P_0x27b4258 .param/l "INC_NUM_PATTERN" 10 17, +C4<0>;
v0x27b4400_0 .alias "addra", 7 0, v0x27b5590_0;
v0x27b44a0_0 .alias "addrb", 7 0, v0x27b54c0_0;
v0x27b4540_0 .alias "clka", 0 0, v0x27e6380_0;
v0x27b45c0_0 .alias "clkb", 0 0, v0x27eeda0_0;
v0x27b4640_0 .alias "dina", 31 0, v0x27df700_0;
v0x27b46c0_0 .var "dout", 31 0;
v0x27b47a0_0 .alias "doutb", 31 0, v0x27b6630_0;
v0x27b4840_0 .var/i "i", 31 0;
v0x27b48e0 .array "mem", 256 0, 31 0;
v0x27b4960_0 .net "wea", 0 0, v0x27b6c50_0; 1 drivers
S_0x27b3d10 .scope module, "ccwf0" "cross_clock_enable" 9 191, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27b3e00_0 .net "in_en", 0 0, L_0x27fa3f0; 1 drivers
v0x27b3ec0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b3f40_0 .var "out_en", 0 0;
v0x27b3fe0_0 .var "out_en_sync", 2 0;
v0x27b4090_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b3910 .scope module, "ccwf1" "cross_clock_enable" 9 199, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27b3a00_0 .net "in_en", 0 0, L_0x27fa5c0; 1 drivers
v0x27b3ac0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b3b40_0 .var "out_en", 0 0;
v0x27b3be0_0 .var "out_en_sync", 2 0;
v0x27b3c90_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b3510 .scope module, "ccts" "cross_clock_enable" 9 209, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27b3600_0 .net "in_en", 0 0, v0x27b6950_0; 1 drivers
v0x27b36c0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b3740_0 .var "out_en", 0 0;
v0x27b37e0_0 .var "out_en_sync", 2 0;
v0x27b3890_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b3110 .scope module, "ccrf0" "cross_clock_enable" 9 218, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27b3200_0 .net "in_en", 0 0, L_0x27fa7d0; 1 drivers
v0x27b32c0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b3340_0 .var "out_en", 0 0;
v0x27b33e0_0 .var "out_en_sync", 2 0;
v0x27b3490_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b2d90 .scope module, "ccrf1" "cross_clock_enable" 9 226, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27aeaa0_0 .net "in_en", 0 0, L_0x27fa9d0; 1 drivers
v0x27b2ec0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27b2f40_0 .var "out_en", 0 0;
v0x27b2fe0_0 .var "out_en_sync", 2 0;
v0x27b3090_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27b2880 .scope module, "cc_starved" "cross_clock_enable" 9 235, 11 3, S_0x27b2680;
 .timescale -9 -12;
v0x27b2970_0 .net "in_en", 0 0, L_0x27f8f30; 1 drivers
v0x27b2a30_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27b2ab0_0 .var "out_en", 0 0;
v0x27b2b50_0 .var "out_en_sync", 2 0;
v0x27b2c00_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ad7f0 .scope module, "pcie_data_egress" "ppfifo" 5 655, 9 29, S_0x27ac580;
 .timescale -9 -12;
P_0x27ad8e8 .param/l "ADDRESS_WIDTH" 9 31, +C4<0111>;
P_0x27ad910 .param/l "DATA_WIDTH" 9 30, +C4<0100000>;
P_0x27ad938 .param/l "FIFO_DEPTH" 9 58, C4<00000000000000000000000010000000>;
L_0x27fb070 .functor OR 1, v0x27b1af0_0, v0x27b1020_0, C4<0>, C4<0>;
L_0x27fb280 .functor BUFZ 1, L_0x27fb160, C4<0>, C4<0>, C4<0>;
L_0x27fbbe0 .functor AND 1, L_0x27f9f60, L_0x27fb650, C4<1>, C4<1>;
L_0x27fba40 .functor AND 1, L_0x27fbbe0, L_0x27fb950, C4<1>, C4<1>;
L_0x27fbf90 .functor AND 1, L_0x27fba40, L_0x27fbb40, C4<1>, C4<1>;
L_0x27fbf30 .functor AND 1, L_0x27fca30, L_0x27fc8f0, C4<1>, C4<1>;
v0x27afcb0_0 .net *"_s0", 31 0, C4<00000000000000000000000010000000>; 1 drivers
v0x27afd70_0 .net *"_s15", 24 0, L_0x27fb420; 1 drivers
v0x27afe10_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x27afeb0_0 .net *"_s19", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27aff30_0 .net *"_s21", 0 0, L_0x27f9f60; 1 drivers
v0x27affd0_0 .net *"_s24", 24 0, L_0x27fb860; 1 drivers
v0x27b0070_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v0x27b0110_0 .net *"_s28", 24 0, C4<0000000000000000000000000>; 1 drivers
v0x27b01b0_0 .net *"_s30", 0 0, L_0x27fb650; 1 drivers
v0x27b0250_0 .net *"_s32", 0 0, L_0x27fbbe0; 1 drivers
v0x27b0350_0 .net *"_s34", 1 0, C4<11>; 1 drivers
v0x27b03f0_0 .net *"_s36", 0 0, L_0x27fb950; 1 drivers
v0x27b0490_0 .net *"_s38", 0 0, L_0x27fba40; 1 drivers
v0x27b0530_0 .net *"_s41", 0 0, L_0x27fbb40; 1 drivers
v0x27b0650_0 .net *"_s6", 0 0, L_0x27fb070; 1 drivers
v0x27b06f0_0 .net *"_s63", 0 0, L_0x27fca30; 1 drivers
v0x27b05b0_0 .net *"_s65", 0 0, L_0x27fc8f0; 1 drivers
v0x27b0840_0 .net "addr_in", 7 0, L_0x27faf80; 1 drivers
v0x27b0770_0 .net "addr_out", 7 0, L_0x27fb330; 1 drivers
v0x27b0990_0 .net "inactive", 0 0, L_0x27fbf90; 1 drivers
v0x27b08c0_0 .net "ppfifo_ready", 0 0, L_0x27fb160; 1 drivers
v0x27b0ac0_0 .var "r_activate", 1 0;
v0x27b0a10_0 .var "r_address", 6 0;
v0x27b0c00_0 .var "r_next_fifo", 0 0;
v0x27b0b60_0 .var "r_pre_activate", 1 0;
v0x27b0d50_0 .var "r_pre_read_wait", 0 0;
v0x27b0ca0_0 .var "r_pre_strobe", 0 0;
v0x27b0eb0_0 .var "r_read_data", 31 0;
v0x27b0df0_0 .var "r_ready", 1 0;
v0x27b1020_0 .var "r_reset", 0 0;
v0x27b0f30_0 .var "r_reset_timeout", 4 0;
v0x27b11a0_0 .var "r_rselect", 0 0;
v0x27b10a0 .array "r_size", 0 1, 23 0;
v0x27b1120_0 .var "r_wait", 1 0;
v0x27b1340_0 .var "r_wselect", 0 0;
v0x27b13e0_0 .var "rcc_read_done", 1 0;
RS_0x7fa60233c6f8 .resolv tri, L_0x27fc260, L_0x27fc480, C4<zz>, C4<zz>;
v0x27b1240_0 .net8 "rcc_read_ready", 1 0, RS_0x7fa60233c6f8; 2 drivers
v0x27b1590_0 .net "rcc_tie_select", 0 0, v0x27ae8d0_0; 1 drivers
v0x27b1460_0 .alias "read_activate", 0 0, v0x27df8b0_0;
v0x27b14e0_0 .alias "read_clock", 0 0, v0x27e6380_0;
v0x27b1760_0 .var "read_count", 23 0;
v0x27b17e0_0 .alias "read_data", 31 0, v0x27df980_0;
v0x27b1640_0 .var "read_ready", 0 0;
v0x27b19c0_0 .alias "read_strobe", 0 0, v0x27dfb90_0;
v0x27b1860_0 .net "ready", 0 0, L_0x27fb280; 1 drivers
v0x27b18e0_0 .alias "reset", 0 0, v0x27e8a30_0;
v0x27b1bc0_0 .net "starved", 0 0, v0x27adcf0_0; 1 drivers
v0x27b1c40 .array "w_count", 0 1, 23 0;
v0x27b1a40_0 .net "w_read_data", 31 0, v0x27af970_0; 1 drivers
v0x27b1af0_0 .var "w_reset", 0 0;
v0x27b1e60_0 .var "w_reset_timeout", 4 0;
RS_0x7fa60233c818 .resolv tri, L_0x27fc6d0, L_0x27fc990, C4<zz>, C4<zz>;
v0x27b1ee0_0 .net8 "wcc_read_done", 1 0, RS_0x7fa60233c818; 2 drivers
v0x27b1cc0_0 .var "wcc_read_ready", 1 0;
v0x27b1d40_0 .var "wcc_tie_select", 0 0;
v0x27b2120_0 .alias "write_activate", 1 0, v0x27eb3f0_0;
v0x27b21a0_0 .var "write_address", 6 0;
v0x27b1f60_0 .alias "write_clock", 0 0, v0x27eeda0_0;
v0x27b1fe0_0 .alias "write_data", 31 0, v0x27eb4c0_0;
v0x27b2060_0 .var "write_enable", 0 0;
v0x27b2400_0 .alias "write_fifo_size", 23 0, v0x27eb610_0;
v0x27b2220_0 .var "write_ready", 1 0;
v0x27b22a0_0 .alias "write_strobe", 0 0, v0x27ebce0_0;
E_0x27ada30 .event edge, v0x27b2120_0, v0x27b22a0_0;
E_0x27adaa0 .event edge, v0x27b2120_0;
E_0x27adaf0 .event edge, v0x27b1cc0_0;
L_0x27fae90 .part C4<00000000000000000000000010000000>, 0, 24;
L_0x27faf80 .concat [ 7 1 0 0], v0x27b21a0_0, v0x27b1340_0;
L_0x27fb160 .reduce/nor L_0x27fb070;
L_0x27fb330 .concat [ 7 1 0 0], v0x27b0a10_0, v0x27b11a0_0;
v0x27b1c40_0 .array/port v0x27b1c40, 0;
L_0x27fb420 .concat [ 24 1 0 0], v0x27b1c40_0, C4<0>;
L_0x27f9f60 .cmp/eq 25, L_0x27fb420, C4<0000000000000000000000000>;
v0x27b1c40_1 .array/port v0x27b1c40, 1;
L_0x27fb860 .concat [ 24 1 0 0], v0x27b1c40_1, C4<0>;
L_0x27fb650 .cmp/eq 25, L_0x27fb860, C4<0000000000000000000000000>;
L_0x27fb950 .cmp/eq 2, v0x27b2220_0, C4<11>;
L_0x27fbb40 .reduce/nor C4<0>;
L_0x27fc040 .functor MUXZ 32, v0x27b0eb0_0, v0x27af970_0, v0x27b0ca0_0, C4<>;
L_0x27fc190 .part v0x27b1cc0_0, 0, 1;
L_0x27fc260 .part/pv v0x27af1f0_0, 0, 1, 2;
L_0x27fc360 .part v0x27b1cc0_0, 1, 1;
L_0x27fc480 .part/pv v0x27acde0_0, 1, 1, 2;
L_0x27fc570 .part v0x27b13e0_0, 0, 1;
L_0x27fc6d0 .part/pv v0x27ae500_0, 0, 1, 2;
L_0x27fc7d0 .part v0x27b13e0_0, 1, 1;
L_0x27fc990 .part/pv v0x27ae100_0, 1, 1, 2;
L_0x27fca30 .reduce/nor v0x27b1640_0;
L_0x27fc8f0 .reduce/nor v0x27ad3c0_0;
S_0x27af3c0 .scope module, "fifo0" "blk_mem" 9 178, 10 14, S_0x27ad7f0;
 .timescale -9 -12;
P_0x27af4b8 .param/l "ADDRESS_WIDTH" 10 16, C4<01000>;
P_0x27af4e0 .param/l "DATA_WIDTH" 10 15, +C4<0100000>;
P_0x27af508 .param/l "INC_NUM_PATTERN" 10 17, +C4<0>;
v0x27af6b0_0 .alias "addra", 7 0, v0x27b0840_0;
v0x27af750_0 .alias "addrb", 7 0, v0x27b0770_0;
v0x27af7f0_0 .alias "clka", 0 0, v0x27eeda0_0;
v0x27af870_0 .alias "clkb", 0 0, v0x27e6380_0;
v0x27af8f0_0 .alias "dina", 31 0, v0x27eb4c0_0;
v0x27af970_0 .var "dout", 31 0;
v0x27afa50_0 .alias "doutb", 31 0, v0x27b1a40_0;
v0x27afaf0_0 .var/i "i", 31 0;
v0x27afb90 .array "mem", 256 0, 31 0;
v0x27afc10_0 .net "wea", 0 0, v0x27b2060_0; 1 drivers
S_0x27aefc0 .scope module, "ccwf0" "cross_clock_enable" 9 191, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27af0b0_0 .net "in_en", 0 0, L_0x27fc190; 1 drivers
v0x27af170_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27af1f0_0 .var "out_en", 0 0;
v0x27af290_0 .var "out_en_sync", 2 0;
v0x27af340_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27aeb30 .scope module, "ccwf1" "cross_clock_enable" 9 199, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27aec20_0 .net "in_en", 0 0, L_0x27fc360; 1 drivers
v0x27aece0_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27acde0_0 .var "out_en", 0 0;
v0x27aee90_0 .var "out_en_sync", 2 0;
v0x27aef40_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ae6a0 .scope module, "ccts" "cross_clock_enable" 9 209, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27ae790_0 .net "in_en", 0 0, v0x27b1d40_0; 1 drivers
v0x27ae850_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27ae8d0_0 .var "out_en", 0 0;
v0x27ae970_0 .var "out_en_sync", 2 0;
v0x27aea20_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ae2d0 .scope module, "ccrf0" "cross_clock_enable" 9 218, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27ae3c0_0 .net "in_en", 0 0, L_0x27fc570; 1 drivers
v0x27ae480_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27ae500_0 .var "out_en", 0 0;
v0x27ae5a0_0 .var "out_en_sync", 2 0;
v0x27ae620_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27adef0 .scope module, "ccrf1" "cross_clock_enable" 9 226, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27adfe0_0 .net "in_en", 0 0, L_0x27fc7d0; 1 drivers
v0x27ae080_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x27ae100_0 .var "out_en", 0 0;
v0x27ae1a0_0 .var "out_en_sync", 2 0;
v0x27ae250_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27adb40 .scope module, "cc_starved" "cross_clock_enable" 9 235, 11 3, S_0x27ad7f0;
 .timescale -9 -12;
v0x27ad580_0 .net "in_en", 0 0, L_0x27fbf30; 1 drivers
v0x27adc70_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x27adcf0_0 .var "out_en", 0 0;
v0x27add90_0 .var "out_en_sync", 2 0;
v0x27ade40_0 .alias "rst", 0 0, v0x27e8a30_0;
S_0x27ac910 .scope module, "data_p2a" "adapter_ppfifo_2_axi_stream" 5 679, 12 31, S_0x27ac580;
 .timescale -9 -12;
P_0x27aca08 .param/l "IDLE" 12 52, +C4<0>;
P_0x27aca30 .param/l "READY" 12 53, +C4<01>;
P_0x27aca58 .param/l "RELEASE" 12 54, +C4<010>;
L_0x27fcc50 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
L_0x27fccb0 .functor BUFZ 1, v0x27c7790_0, C4<0>, C4<0>, C4<0>;
v0x27acc00_0 .net "clk", 0 0, L_0x27fccb0; 1 drivers
v0x27accc0_0 .alias "i_axi_ready", 0 0, v0x27df780_0;
v0x27acd60_0 .alias "i_ppfifo_clk", 0 0, v0x27e6380_0;
v0x27ace70_0 .alias "i_ppfifo_data", 31 0, v0x27df980_0;
v0x27acf20_0 .alias "i_ppfifo_rdy", 0 0, v0x27dfa50_0;
v0x27acfc0_0 .alias "i_ppfifo_size", 23 0, v0x27dff50_0;
v0x27ad0a0_0 .net "o_axi_clk", 0 0, L_0x27fcc50; 1 drivers
v0x27ad140_0 .var "o_axi_data", 31 0;
v0x27ad1e0_0 .alias "o_axi_keep", 3 0, v0x27df640_0;
v0x27ad280_0 .var "o_axi_last", 0 0;
v0x27ad320_0 .var "o_axi_valid", 0 0;
v0x27ad3c0_0 .var "o_ppfifo_act", 0 0;
v0x27ad460_0 .var "o_ppfifo_stb", 0 0;
v0x27ad500_0 .var "r_count", 23 0;
v0x27ad620_0 .alias "rst", 0 0, v0x27e8a30_0;
v0x27ad6c0_0 .var "state", 3 0;
E_0x27acbb0 .event posedge, v0x27acc00_0;
S_0x2723540 .scope module, "dpb_bridge" "adapter_dpb_ppfifo" 4 558, 13 33, S_0x27863a0;
 .timescale -9 -12;
P_0x2722048 .param/l "DATA_WIDTH" 13 35, +C4<0100000>;
P_0x2722070 .param/l "IDLE" 13 72, +C4<0>;
P_0x2722098 .param/l "MEM_DEPTH" 13 34, +C4<01001>;
P_0x27220c0 .param/l "MEM_SIZE" 13 69, +C4<01000000000>;
P_0x27220e8 .param/l "READ" 13 75, +C4<011>;
P_0x2722110 .param/l "WRITE" 13 74, +C4<010>;
P_0x2722138 .param/l "WRITE_SETUP" 13 73, +C4<01>;
L_0x28016b0 .functor AND 1, L_0x2801850, L_0x2801530, C4<1>, C4<1>;
v0x25ce4a0_0 .net *"_s0", 4 0, L_0x2801440; 1 drivers
v0x25ce560_0 .net *"_s11", 14 0, C4<000000000000000>; 1 drivers
v0x25ce600_0 .net *"_s12", 0 0, L_0x2801850; 1 drivers
v0x25a77a0_0 .net *"_s14", 4 0, L_0x28018f0; 1 drivers
v0x25a7820_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x25a78c0_0 .net *"_s18", 4 0, C4<00010>; 1 drivers
v0x25a7960_0 .net *"_s20", 0 0, L_0x2801530; 1 drivers
v0x25ad670_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x25ad760_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v0x25ad800_0 .net *"_s8", 23 0, L_0x2800670; 1 drivers
v0x24d1c00_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x2702840_0 .var "count", 23 0;
v0x25c6340_0 .alias "i_bram_addr", 8 0, v0x27eb860_0;
v0x25c63c0_0 .net "i_bram_din", 31 0, v0x27e9b60_0; 1 drivers
v0x25c64c0_0 .net "i_bram_we", 0 0, v0x27ea0f0_0; 1 drivers
v0x25c6540_0 .net "i_cancel_write_stb", 0 0, v0x27e8d10_0; 1 drivers
v0x25c6440_0 .net "i_mem_2_ppfifo_stb", 0 0, v0x27c7320_0; 1 drivers
v0x257f8d0_0 .net "i_ppfifo_2_mem_en", 0 0, v0x27e9ca0_0; 1 drivers
v0x257f840_0 .alias "i_read_data", 31 0, v0x27eb070_0;
v0x257f9f0_0 .alias "i_read_ready", 0 0, v0x27eb180_0;
v0x257f950_0 .alias "i_read_size", 23 0, v0x27eabb0_0;
v0x2505710_0 .alias "i_write_ready", 1 0, v0x27eadb0_0;
v0x2505850_0 .alias "i_write_size", 23 0, v0x27eae30_0;
v0x2505660_0 .var "mem_wait_count", 3 0;
v0x2505790_0 .alias "o_bram_dout", 31 0, v0x27eb930_0;
v0x2559df0_0 .alias "o_bram_valid", 0 0, v0x27eba80_0;
v0x2559d20_0 .alias "o_idle", 0 0, v0x27ebdb0_0;
v0x2513dc0_0 .var "o_num_reads", 31 0;
v0x2513e40_0 .var "o_read_activate", 0 0;
v0x2513ee0_0 .var "o_read_stb", 0 0;
v0x2559e70_0 .var "o_write_activate", 1 0;
v0x2501460_0 .alias "o_write_data", 31 0, v0x27ead30_0;
v0x25014e0_0 .var "o_write_stb", 0 0;
v0x2501560_0 .alias "ppfifo_clk", 0 0, v0x27eeda0_0;
v0x2513f60_0 .var "prev_mem_addr", 23 0;
v0x2544f90_0 .var "r_addr", 8 0;
v0x2545040_0 .var "r_we", 0 0;
v0x25450f0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x2545170_0 .var "state", 3 0;
v0x25451f0_0 .net "w_pf_cancel_stb", 0 0, L_0x28012f0; 1 drivers
v0x25015e0_0 .net "w_pf_rd_en", 0 0, v0x2609770_0; 1 drivers
v0x2501690_0 .net "w_pf_wr_stb", 0 0, L_0x2801010; 1 drivers
L_0x2801440 .concat [ 4 1 0 0], v0x2545170_0, C4<0>;
L_0x28004e0 .cmp/eq 5, L_0x2801440, C4<00000>;
L_0x2800670 .concat [ 9 15 0 0], L_0x28036f0, C4<000000000000000>;
L_0x2801850 .cmp/eq 24, v0x2513f60_0, L_0x2800670;
L_0x28018f0 .concat [ 4 1 0 0], v0x2505660_0, C4<0>;
L_0x2801530 .cmp/eq 5, L_0x28018f0, C4<00010>;
S_0x2537d10 .scope module, "p_en_r" "cross_clock_enable" 13 91, 11 3, S_0x2723540;
 .timescale -9 -12;
v0x2609630_0 .alias "in_en", 0 0, v0x257f8d0_0;
v0x26096f0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x2609770_0 .var "out_en", 0 0;
v0x2609810_0 .var "out_en_sync", 2 0;
v0x25ce420_0 .alias "rst", 0 0, v0x27eeca0_0;
S_0x250efa0 .scope module, "p_stb_w" "cross_clock_strobe" 13 99, 14 3, S_0x2723540;
 .timescale -9 -12;
L_0x2801010 .functor XOR 1, L_0x2800e80, L_0x2800f20, C4<0>, C4<0>;
v0x250f090_0 .net *"_s1", 0 0, L_0x2800e80; 1 drivers
v0x250f150_0 .net *"_s3", 0 0, L_0x2800f20; 1 drivers
v0x2511b70_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x2509370_0 .alias "in_stb", 0 0, v0x25c6440_0;
v0x25093f0_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x2509470_0 .alias "out_stb", 0 0, v0x2501690_0;
v0x2509510_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x2537bd0_0 .var "sync_out_clk", 2 0;
v0x2537c70_0 .var "toggle_stb", 0 0;
L_0x2800e80 .part v0x2537bd0_0, 2, 1;
L_0x2800f20 .part v0x2537bd0_0, 1, 1;
S_0x25b8130 .scope module, "p_stb_cncl_w" "cross_clock_strobe" 13 108, 14 3, S_0x2723540;
 .timescale -9 -12;
L_0x28012f0 .functor XOR 1, L_0x2801160, L_0x2801200, C4<0>, C4<0>;
v0x25b8220_0 .net *"_s1", 0 0, L_0x2801160; 1 drivers
v0x25b82e0_0 .net *"_s3", 0 0, L_0x2801200; 1 drivers
v0x2574630_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x25746b0_0 .alias "in_stb", 0 0, v0x25c6540_0;
v0x2574730_0 .alias "out_clk", 0 0, v0x27eeda0_0;
v0x25747b0_0 .alias "out_stb", 0 0, v0x25451f0_0;
v0x25119b0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x2511a30_0 .var "sync_out_clk", 2 0;
v0x2511ad0_0 .var "toggle_stb", 0 0;
L_0x2801160 .part v0x2511a30_0, 2, 1;
L_0x2801200 .part v0x2511a30_0, 1, 1;
S_0x26bcd60 .scope module, "local_buffer" "dpb" 13 122, 15 11, S_0x2723540;
 .timescale -9 -12;
P_0x26bce58 .param/l "ADDR_WIDTH" 15 13, +C4<01001>;
P_0x26bce80 .param/l "DATA_WIDTH" 15 12, +C4<0100000>;
P_0x26bcea8 .param/l "INITIALIZE" 15 16, +C4<0>;
P_0x26bced0 .param/str "MEM_FILE" 15 14, "NOTHING";
P_0x26bcef8 .param/l "MEM_FILE_LENGTH" 15 15, +C4<0>;
v0x26e1310_0 .alias "addra", 8 0, v0x27eb860_0;
v0x26c1920_0 .net "addrb", 8 0, v0x2544f90_0; 1 drivers
v0x26c19c0_0 .alias "clka", 0 0, v0x27eeda0_0;
v0x26c1a40_0 .alias "clkb", 0 0, v0x27eeda0_0;
v0x2567dc0_0 .alias "dina", 31 0, v0x25c63c0_0;
v0x2567e40_0 .alias "dinb", 31 0, v0x27eb070_0;
v0x2567f20_0 .var "douta", 31 0;
v0x256e820_0 .var "doutb", 31 0;
v0x256e8c0 .array "mem", 0 511, 31 0;
v0x256e940_0 .alias "wea", 0 0, v0x25c64c0_0;
v0x256e9e0_0 .net "web", 0 0, v0x2545040_0; 1 drivers
S_0x26e1220 .scope generate, "genblk2" "genblk2" 15 36, 15 36, S_0x26bcd60;
 .timescale -9 -12;
S_0x27073d0 .scope module, "clk_stb" "cross_clock_strobe" 4 588, 14 3, S_0x27863a0;
 .timescale -9 -12;
L_0x2801e90 .functor XOR 1, L_0x2801d50, L_0x2801df0, C4<0>, C4<0>;
v0x27074c0_0 .net *"_s1", 0 0, L_0x2801d50; 1 drivers
v0x2703cc0_0 .net *"_s3", 0 0, L_0x2801df0; 1 drivers
v0x2703d60_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x273e560_0 .net "in_stb", 0 0, v0x27e8fa0_0; 1 drivers
v0x2703de0_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x2702950_0 .alias "out_stb", 0 0, v0x27ea4e0_0;
v0x2726bd0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x277c770_0 .var "sync_out_clk", 2 0;
v0x27234c0_0 .var "toggle_stb", 0 0;
L_0x2801d50 .part v0x277c770_0, 2, 1;
L_0x2801df0 .part v0x277c770_0, 1, 1;
S_0x24d7550 .scope module, "clear_stb" "cross_clock_strobe" 4 597, 14 3, S_0x27863a0;
 .timescale -9 -12;
L_0x2802170 .functor XOR 1, L_0x2801fe0, L_0x2802080, C4<0>, C4<0>;
v0x26dfd20_0 .net *"_s1", 0 0, L_0x2801fe0; 1 drivers
v0x26dfde0_0 .net *"_s3", 0 0, L_0x2802080; 1 drivers
v0x26dfe80_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x26dda60_0 .net "in_stb", 0 0, v0x27e9df0_0; 1 drivers
v0x26ddae0_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x26ddb60_0 .alias "out_stb", 0 0, v0x27ec3d0_0;
v0x26ddbe0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x26dc5e0_0 .var "sync_out_clk", 2 0;
v0x26dc6d0_0 .var "toggle_stb", 0 0;
L_0x2801fe0 .part v0x26dc5e0_0, 2, 1;
L_0x2802080 .part v0x26dc5e0_0, 1, 1;
S_0x273ef20 .scope module, "read_bar_stb" "cross_clock_strobe" 4 606, 14 3, S_0x27863a0;
 .timescale -9 -12;
L_0x2802450 .functor XOR 1, L_0x28022c0, L_0x2802360, C4<0>, C4<0>;
v0x2740cf0_0 .net *"_s1", 0 0, L_0x28022c0; 1 drivers
v0x255d5c0_0 .net *"_s3", 0 0, L_0x2802360; 1 drivers
v0x255d660_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x26c04a0_0 .net "in_stb", 0 0, v0x27e9d70_0; 1 drivers
v0x26c0550_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x26be1e0_0 .alias "out_stb", 0 0, v0x27ebb80_0;
v0x26be260_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x26be2e0_0 .var "sync_out_clk", 2 0;
v0x24d74b0_0 .var "toggle_stb", 0 0;
L_0x28022c0 .part v0x26be2e0_0, 2, 1;
L_0x2802360 .part v0x26be2e0_0, 1, 1;
S_0x27a2220 .scope module, "irq_strobber" "cross_clock_strobe" 4 615, 14 3, S_0x27863a0;
 .timescale -9 -12;
L_0x2802720 .functor XOR 1, L_0x2802590, L_0x2802630, C4<0>, C4<0>;
v0x27a0db0_0 .net *"_s1", 0 0, L_0x2802590; 1 drivers
v0x27a0e70_0 .net *"_s3", 0 0, L_0x2802630; 1 drivers
v0x279fba0_0 .alias "in_clk", 0 0, v0x27eeda0_0;
v0x279fc20_0 .net "in_stb", 0 0, v0x27e9ae0_0; 1 drivers
v0x279e6c0_0 .alias "out_clk", 0 0, v0x27e6380_0;
v0x279e760_0 .alias "out_stb", 0 0, v0x27eb790_0;
v0x25aeed0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x25aef50_0 .var "sync_out_clk", 2 0;
v0x2740c50_0 .var "toggle_stb", 0 0;
E_0x279b260 .event posedge, v0x279e6c0_0;
L_0x2802590 .part v0x25aef50_0, 2, 1;
L_0x2802630 .part v0x25aef50_0, 1, 1;
S_0x271fa90 .scope module, "wi" "wishbone_interconnect" 2 203, 16 40, S_0x25d1190;
 .timescale -9 -12;
P_0x273ab58 .param/l "ADDR_0" 16 78, C4<00000000>;
P_0x273ab80 .param/l "ADDR_1" 16 79, C4<00000001>;
P_0x273aba8 .param/l "ADDR_FF" 16 81, C4<11111111>;
L_0x2803460 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2803650 .functor BUFZ 1, v0x27e89b0_0, C4<0>, C4<0>, C4<0>;
v0x273a990_0 .net *"_s100", 8 0, C4<000000001>; 1 drivers
v0x273aa10_0 .net *"_s102", 0 0, L_0x28056f0; 1 drivers
v0x273a6e0_0 .net *"_s104", 0 0, C4<0>; 1 drivers
v0x273a760_0 .net *"_s108", 8 0, L_0x2805fc0; 1 drivers
v0x2751940_0 .net *"_s111", 0 0, C4<0>; 1 drivers
v0x27519c0_0 .net *"_s112", 8 0, C4<000000001>; 1 drivers
v0x2758920_0 .net *"_s114", 0 0, L_0x28060a0; 1 drivers
v0x27589a0_0 .net *"_s116", 0 0, C4<0>; 1 drivers
v0x275a1a0_0 .net/s *"_s12", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x275a220_0 .net *"_s120", 8 0, L_0x2806500; 1 drivers
v0x275ba20_0 .net *"_s123", 0 0, C4<0>; 1 drivers
v0x275bac0_0 .net *"_s124", 8 0, C4<000000001>; 1 drivers
v0x275d260_0 .net *"_s126", 0 0, L_0x2806c10; 1 drivers
v0x275d300_0 .net *"_s128", 3 0, C4<0000>; 1 drivers
v0x277b530_0 .net *"_s132", 8 0, L_0x2806f50; 1 drivers
v0x277a250_0 .net *"_s135", 0 0, C4<0>; 1 drivers
v0x277b490_0 .net *"_s136", 8 0, C4<000000001>; 1 drivers
v0x278c920_0 .net *"_s138", 0 0, L_0x2806740; 1 drivers
v0x278c9c0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x279c2c0_0 .net *"_s140", 0 0, C4<0>; 1 drivers
v0x279c340_0 .net *"_s144", 8 0, L_0x2806a90; 1 drivers
v0x277a2d0_0 .net *"_s147", 0 0, C4<0>; 1 drivers
v0x279bcc0_0 .net *"_s148", 8 0, C4<000000001>; 1 drivers
v0x279bd60_0 .net *"_s150", 0 0, L_0x2806880; 1 drivers
v0x279bfc0_0 .net *"_s152", 7 0, C4<00000000>; 1 drivers
v0x279b710_0 .net *"_s155", 23 0, L_0x2807080; 1 drivers
v0x279b790_0 .net *"_s156", 31 0, L_0x2807270; 1 drivers
v0x279ba10_0 .net *"_s158", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2799be0_0 .net *"_s162", 8 0, L_0x28071c0; 1 drivers
v0x2799c80_0 .net *"_s165", 0 0, C4<0>; 1 drivers
v0x279b170_0 .net *"_s166", 8 0, C4<000000001>; 1 drivers
v0x2797170_0 .net *"_s168", 0 0, L_0x28073f0; 1 drivers
v0x27971f0_0 .net *"_s170", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2798650_0 .net *"_s18", 8 0, L_0x2803d00; 1 drivers
v0x279d7c0_0 .net *"_s21", 0 0, C4<0>; 1 drivers
v0x279d860_0 .net *"_s22", 8 0, C4<000000000>; 1 drivers
v0x279d4c0_0 .net *"_s24", 0 0, L_0x28044b0; 1 drivers
v0x279d560_0 .net *"_s26", 0 0, C4<0>; 1 drivers
v0x279d1c0_0 .net *"_s30", 8 0, L_0x2804290; 1 drivers
v0x279d260_0 .net *"_s33", 0 0, C4<0>; 1 drivers
v0x279cec0_0 .net *"_s34", 8 0, C4<000000000>; 1 drivers
v0x279cf60_0 .net *"_s36", 0 0, L_0x2804380; 1 drivers
v0x279cbc0_0 .net *"_s38", 0 0, C4<0>; 1 drivers
v0x279cc60_0 .net *"_s42", 8 0, L_0x2804bf0; 1 drivers
v0x279c8c0_0 .net *"_s45", 0 0, C4<0>; 1 drivers
v0x279c940_0 .net *"_s46", 8 0, C4<000000000>; 1 drivers
v0x279c5c0_0 .net *"_s48", 0 0, L_0x28045e0; 1 drivers
v0x279c660_0 .net *"_s5", 0 0, L_0x2803460; 1 drivers
v0x25c9000_0 .net *"_s50", 3 0, C4<0000>; 1 drivers
v0x2576670_0 .net *"_s54", 8 0, L_0x2804920; 1 drivers
v0x25766f0_0 .net *"_s57", 0 0, C4<0>; 1 drivers
v0x2570470_0 .net *"_s58", 8 0, C4<000000000>; 1 drivers
v0x2570510_0 .net *"_s60", 0 0, L_0x2805170; 1 drivers
v0x2569c20_0 .net *"_s62", 0 0, C4<0>; 1 drivers
v0x2569ca0_0 .net *"_s66", 8 0, L_0x28054c0; 1 drivers
v0x269ac90_0 .net *"_s69", 0 0, C4<0>; 1 drivers
v0x269ad30_0 .net *"_s70", 8 0, C4<000000000>; 1 drivers
v0x271f560_0 .net *"_s72", 0 0, L_0x2804d20; 1 drivers
v0x279eb50_0 .net *"_s74", 7 0, C4<00000000>; 1 drivers
v0x279ebf0_0 .net *"_s77", 23 0, L_0x2804ea0; 1 drivers
v0x25bc0b0_0 .net *"_s78", 31 0, L_0x2805560; 1 drivers
v0x25bc150_0 .net *"_s80", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x262ee10_0 .net *"_s84", 8 0, L_0x2805c20; 1 drivers
v0x262ee90_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v0x2763600_0 .net *"_s88", 8 0, C4<000000000>; 1 drivers
v0x27636a0_0 .net *"_s9", 0 0, L_0x2803650; 1 drivers
v0x274b700_0 .net *"_s90", 0 0, L_0x2805600; 1 drivers
v0x274b7a0_0 .net *"_s92", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x263b4a0_0 .net *"_s96", 8 0, L_0x2805950; 1 drivers
v0x263b540_0 .net *"_s99", 0 0, C4<0>; 1 drivers
v0x273e4e0_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x273e260_0 .alias "i_m_adr", 31 0, v0x27f1c60_0;
v0x273e300_0 .alias "i_m_cyc", 0 0, v0x27f19d0_0;
v0x273dd30_0 .alias "i_m_dat", 31 0, v0x27f1aa0_0;
v0x273ddb0_0 .net "i_m_sel", 3 0, C4<zzzz>; 0 drivers
v0x273dab0_0 .alias "i_m_stb", 0 0, v0x27f1e30_0;
v0x273db50_0 .alias "i_m_we", 0 0, v0x27f22b0_0;
v0x273d580_0 .alias "i_s0_ack", 0 0, v0x27f20b0_0;
v0x273d600_0 .alias "i_s0_dat", 31 0, v0x27f25b0_0;
v0x273d300_0 .alias "i_s0_int", 0 0, v0x27f2630_0;
v0x273d3a0_0 .alias "i_s1_ack", 0 0, v0x27f2430_0;
v0x269e650_0 .alias "i_s1_dat", 31 0, v0x27f2700_0;
v0x269e6d0_0 .alias "i_s1_int", 0 0, v0x27f27d0_0;
RS_0x7fa60233a868 .resolv tri, L_0x28033c0, L_0x2803560, L_0x2803fc0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x26b5e60_0 .net8 "interrupts", 31 0, RS_0x7fa60233a868; 3 drivers
v0x26b5f00_0 .var "o_m_ack", 0 0;
v0x26fb920_0 .var "o_m_dat", 31 0;
v0x26fb9a0_0 .alias "o_m_int", 0 0, v0x27f1fe0_0;
v0x271b160_0 .alias "o_s0_adr", 31 0, v0x27f2130_0;
v0x271b200_0 .alias "o_s0_cyc", 0 0, v0x27f21b0_0;
v0x26203d0_0 .alias "o_s0_dat", 31 0, v0x27f2230_0;
v0x2620450_0 .net "o_s0_sel", 3 0, L_0x2804760; 1 drivers
v0x2632150_0 .alias "o_s0_stb", 0 0, v0x27f2330_0;
v0x26321d0_0 .alias "o_s0_we", 0 0, v0x27f23b0_0;
v0x277fde0_0 .alias "o_s1_adr", 31 0, v0x27f2500_0;
v0x277fe80_0 .alias "o_s1_cyc", 0 0, v0x27f29b0_0;
v0x277eb90_0 .alias "o_s1_dat", 31 0, v0x27f2a80_0;
v0x277ec30_0 .net "o_s1_sel", 3 0, L_0x2806d90; 1 drivers
v0x277d940_0 .alias "o_s1_stb", 0 0, v0x27f28a0_0;
v0x277d9c0_0 .alias "o_s1_we", 0 0, v0x27f2e20_0;
v0x277c6f0_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x27875b0_0 .net "slave_select", 7 0, L_0x2803320; 1 drivers
E_0x271fb80 .event edge, v0x273d3a0_0, v0x273d580_0, v0x27875b0_0;
E_0x2728440 .event edge, v0x26b5e60_0, v0x269e650_0, v0x273d600_0, v0x27875b0_0;
L_0x2803320 .part v0x27ee920_0, 24, 8;
L_0x28033c0 .part/pv L_0x2803460, 0, 1, 32;
L_0x2803560 .part/pv L_0x2803650, 1, 1, 32;
L_0x2803fc0 .part/pv C4<000000000000000000000000000000>, 2, 30, 32;
L_0x2803bd0 .cmp/ne 32, RS_0x7fa60233a868, C4<00000000000000000000000000000000>;
L_0x2803d00 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x28044b0 .cmp/eq 9, L_0x2803d00, C4<000000000>;
L_0x28040b0 .functor MUXZ 1, C4<0>, v0x27eea20_0, L_0x28044b0, C4<>;
L_0x2804290 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2804380 .cmp/eq 9, L_0x2804290, C4<000000000>;
L_0x2804ab0 .functor MUXZ 1, C4<0>, v0x27ee9a0_0, L_0x2804380, C4<>;
L_0x2804bf0 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x28045e0 .cmp/eq 9, L_0x2804bf0, C4<000000000>;
L_0x2804760 .functor MUXZ 4, C4<0000>, C4<zzzz>, L_0x28045e0, C4<>;
L_0x2804920 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2805170 .cmp/eq 9, L_0x2804920, C4<000000000>;
L_0x2805380 .functor MUXZ 1, C4<0>, v0x27ee740_0, L_0x2805170, C4<>;
L_0x28054c0 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2804d20 .cmp/eq 9, L_0x28054c0, C4<000000000>;
L_0x2804ea0 .part v0x27ee920_0, 0, 24;
L_0x2805560 .concat [ 24 8 0 0], L_0x2804ea0, C4<00000000>;
L_0x2805a70 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x2805560, L_0x2804d20, C4<>;
L_0x2805c20 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2805600 .cmp/eq 9, L_0x2805c20, C4<000000000>;
L_0x28057c0 .functor MUXZ 32, C4<00000000000000000000000000000000>, v0x27ee7c0_0, L_0x2805600, C4<>;
L_0x2805950 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x28056f0 .cmp/eq 9, L_0x2805950, C4<000000001>;
L_0x2805da0 .functor MUXZ 1, C4<0>, v0x27eea20_0, L_0x28056f0, C4<>;
L_0x2805fc0 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x28060a0 .cmp/eq 9, L_0x2805fc0, C4<000000001>;
L_0x2805e80 .functor MUXZ 1, C4<0>, v0x27ee9a0_0, L_0x28060a0, C4<>;
L_0x2806500 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2806c10 .cmp/eq 9, L_0x2806500, C4<000000001>;
L_0x2806d90 .functor MUXZ 4, C4<0000>, C4<zzzz>, L_0x2806c10, C4<>;
L_0x2806f50 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2806740 .cmp/eq 9, L_0x2806f50, C4<000000001>;
L_0x2806e30 .functor MUXZ 1, C4<0>, v0x27ee740_0, L_0x2806740, C4<>;
L_0x2806a90 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x2806880 .cmp/eq 9, L_0x2806a90, C4<000000001>;
L_0x2807080 .part v0x27ee920_0, 0, 24;
L_0x2807270 .concat [ 24 8 0 0], L_0x2807080, C4<00000000>;
L_0x2807900 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x2807270, L_0x2806880, C4<>;
L_0x28071c0 .concat [ 8 1 0 0], L_0x2803320, C4<0>;
L_0x28073f0 .cmp/eq 9, L_0x28071c0, C4<000000001>;
L_0x28079e0 .functor MUXZ 32, C4<00000000000000000000000000000000>, v0x27ee7c0_0, L_0x28073f0, C4<>;
S_0x26d64a0 .scope module, "wmi" "wishbone_mem_interconnect" 2 235, 17 31, S_0x25d1190;
 .timescale -9 -12;
P_0x26da038 .param/l "MEM_OFFSET_0" 17 62, +C4<0>;
P_0x26da060 .param/l "MEM_SEL_0" 17 61, +C4<0>;
P_0x26da088 .param/l "MEM_SIZE_0" 17 63, +C4<011111111111111111111111>;
v0x26f5150_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26f51d0_0 .net *"_s10", 0 0, L_0x2807bd0; 1 drivers
v0x26f4f90_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v0x26f5030_0 .net *"_s16", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26f4ce0_0 .net *"_s18", 0 0, L_0x2807ed0; 1 drivers
v0x26f4d80_0 .net *"_s2", 0 0, L_0x28077c0; 1 drivers
v0x26f79a0_0 .net *"_s20", 3 0, C4<0000>; 1 drivers
v0x26f8bb0_0 .net *"_s24", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26f8c50_0 .net *"_s26", 0 0, L_0x2808230; 1 drivers
v0x26f7680_0 .net *"_s28", 0 0, C4<0>; 1 drivers
v0x26f7720_0 .net *"_s32", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26fc400_0 .net *"_s34", 0 0, L_0x28084e0; 1 drivers
v0x26fc480_0 .net *"_s36", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2708bc0_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0x2705f70_0 .net *"_s40", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2706010_0 .net *"_s42", 0 0, L_0x2808de0; 1 drivers
v0x2708c40_0 .net *"_s44", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26ff980_0 .net *"_s8", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26ffd40_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x26fbba0_0 .alias "i_m_adr", 31 0, v0x27f0ca0_0;
v0x26fbc20_0 .alias "i_m_cyc", 0 0, v0x27f0af0_0;
v0x26ffa00_0 .alias "i_m_dat", 31 0, v0x27f0d20_0;
v0x26fc950_0 .alias "i_m_sel", 3 0, v0x27f1130_0;
v0x26fc9f0_0 .alias "i_m_stb", 0 0, v0x27f1200_0;
v0x26fdf50_0 .alias "i_m_we", 0 0, v0x27f0f80_0;
v0x2700290_0 .alias "i_s0_ack", 0 0, v0x27f1900_0;
v0x2700310_0 .alias "i_s0_dat", 31 0, v0x27f1640_0;
v0x26fc700_0 .alias "i_s0_int", 0 0, v0x27f1710_0;
v0x271bc00_0 .var "mem_select", 31 0;
v0x2725770_0 .var "o_m_ack", 0 0;
v0x27257f0_0 .var "o_m_dat", 31 0;
v0x27283c0_0 .var "o_m_int", 0 0;
v0x271f180_0 .alias "o_s0_adr", 31 0, v0x27f1050_0;
v0x271b3a0_0 .alias "o_s0_cyc", 0 0, v0x27f14a0_0;
v0x271d750_0 .alias "o_s0_dat", 31 0, v0x27f1570_0;
v0x271c150_0 .alias "o_s0_sel", 3 0, v0x27f12d0_0;
v0x271c1d0_0 .alias "o_s0_stb", 0 0, v0x27f13a0_0;
v0x271bf00_0 .alias "o_s0_we", 0 0, v0x27f1830_0;
v0x271bf80_0 .alias "rst", 0 0, v0x27eeca0_0;
E_0x267e8c0 .event edge, v0x26b6e90_0, v0x271bc00_0;
E_0x2746950 .event edge, v0x26b8470_0, v0x271bc00_0;
E_0x26d6590 .event edge, v0x26b84f0_0, v0x271bc00_0;
E_0x26da100 .event edge, v0x271bc00_0, v0x26fbba0_0, v0x2748070_0;
L_0x28077c0 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x2808100 .functor MUXZ 1, C4<0>, v0x27ee600_0, L_0x28077c0, C4<>;
L_0x2807bd0 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x2807d50 .functor MUXZ 1, C4<0>, v0x27ee580_0, L_0x2807bd0, C4<>;
L_0x2807ed0 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x2808000 .functor MUXZ 4, C4<0000>, v0x27ee500_0, L_0x2807ed0, C4<>;
L_0x2808230 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x28083a0 .functor MUXZ 1, C4<0>, v0x27ee360_0, L_0x2808230, C4<>;
L_0x28084e0 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x2808610 .functor MUXZ 32, C4<00000000000000000000000000000000>, v0x27ee2e0_0, L_0x28084e0, C4<>;
L_0x2808de0 .cmp/eq 32, v0x271bc00_0, C4<00000000000000000000000000000000>;
L_0x2808f10 .functor MUXZ 32, C4<00000000000000000000000000000000>, v0x27ee3e0_0, L_0x2808de0, C4<>;
S_0x267e120 .scope module, "arb0" "arbiter_2_masters" 2 262, 18 28, S_0x25d1190;
 .timescale -9 -12;
P_0x2763888 .param/l "MASTER_0" 18 85, +C4<0>;
P_0x27638b0 .param/l "MASTER_1" 18 86, +C4<01>;
P_0x27638d8 .param/l "MASTER_COUNT" 18 67, +C4<010>;
P_0x2763900 .param/l "MASTER_NO_SEL" 18 84, C4<11111111>;
L_0x280b120 .functor BUFZ 1, L_0x2808100, C4<0>, C4<0>, C4<0>;
L_0x280b210 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x280b270 .functor BUFZ 1, L_0x2807d50, C4<0>, C4<0>, C4<0>;
L_0x280b360 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x280b3c0 .functor BUFZ 1, L_0x28083a0, C4<0>, C4<0>, C4<0>;
L_0x280b4b0 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x280b510 .functor BUFZ 4, L_0x2808000, C4<0000>, C4<0000>, C4<0000>;
L_0x280b600 .functor BUFZ 4, C4<0000>, C4<0000>, C4<0000>, C4<0000>;
L_0x280b6b0 .functor BUFZ 32, L_0x2808610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x280b7a0 .functor BUFZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x280b860 .functor BUFZ 32, L_0x2808f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x280b950 .functor BUFZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x280aba0 .functor BUFZ 32, v0x274ec00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27f0010 .functor BUFZ 32, v0x274ec00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27a7820_0 .net *"_s0", 8 0, L_0x2809070; 1 drivers
v0x2761eb0_0 .net *"_s10", 0 0, C4<0>; 1 drivers
v0x2761f50_0 .net *"_s120", 8 0, L_0x280ba20; 1 drivers
v0x27606b0_0 .net *"_s123", 0 0, C4<0>; 1 drivers
v0x275fc10_0 .net *"_s124", 8 0, C4<000000000>; 1 drivers
v0x275fcb0_0 .net *"_s126", 0 0, L_0x280a840; 1 drivers
v0x275e840_0 .net *"_s128", 0 0, C4<0>; 1 drivers
v0x275e8e0_0 .net *"_s134", 8 0, L_0x280ac00; 1 drivers
v0x275e640_0 .net *"_s137", 0 0, C4<0>; 1 drivers
v0x275e390_0 .net *"_s138", 8 0, C4<000000000>; 1 drivers
v0x275e430_0 .net *"_s14", 8 0, L_0x2808ca0; 1 drivers
v0x269a600_0 .net *"_s140", 0 0, L_0x280a980; 1 drivers
v0x2742000_0 .net *"_s142", 0 0, C4<0>; 1 drivers
v0x2741640_0 .net *"_s146", 8 0, L_0x280c2f0; 1 drivers
v0x27416e0_0 .net *"_s149", 0 0, C4<0>; 1 drivers
v0x269a1f0_0 .net *"_s150", 8 0, C4<000000001>; 1 drivers
v0x269a680_0 .net *"_s152", 0 0, L_0x280bac0; 1 drivers
v0x27402b0_0 .net *"_s154", 0 0, C4<0>; 1 drivers
v0x2740350_0 .net *"_s160", 8 0, L_0x280bff0; 1 drivers
v0x273f930_0 .net *"_s163", 0 0, C4<0>; 1 drivers
v0x273f9b0_0 .net *"_s164", 8 0, C4<000000001>; 1 drivers
v0x269a270_0 .net *"_s166", 0 0, L_0x280a560; 1 drivers
v0x273e760_0 .net *"_s168", 0 0, C4<0>; 1 drivers
v0x273d800_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x273d8a0_0 .net *"_s18", 8 0, C4<011111111>; 1 drivers
v0x273d000_0 .net *"_s20", 0 0, L_0x28091a0; 1 drivers
v0x273d080_0 .net *"_s22", 0 0, L_0x2809320; 1 drivers
v0x273dfb0_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0x2699c40_0 .net *"_s28", 8 0, L_0x2809620; 1 drivers
v0x2749ec0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2749f40_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x2749c10_0 .net *"_s32", 8 0, C4<011111111>; 1 drivers
v0x2749c90_0 .net *"_s34", 0 0, L_0x2809d40; 1 drivers
v0x269b240_0 .net *"_s36", 0 0, L_0x2809ee0; 1 drivers
v0x269b2c0_0 .net *"_s38", 0 0, C4<0>; 1 drivers
v0x269aad0_0 .net *"_s4", 8 0, C4<011111111>; 1 drivers
v0x269ab50_0 .net *"_s42", 8 0, L_0x28098e0; 1 drivers
v0x2648850_0 .net *"_s45", 0 0, C4<0>; 1 drivers
v0x26488f0_0 .net *"_s46", 8 0, C4<011111111>; 1 drivers
v0x269c510_0 .net *"_s48", 0 0, L_0x2809a10; 1 drivers
v0x26a33c0_0 .net *"_s50", 3 0, L_0x2809bd0; 1 drivers
v0x26a3460_0 .net *"_s52", 3 0, C4<0000>; 1 drivers
v0x26a1760_0 .net *"_s56", 8 0, L_0x280a750; 1 drivers
v0x26a1800_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v0x269c1c0_0 .net *"_s6", 0 0, L_0x2808860; 1 drivers
v0x269c240_0 .net *"_s60", 8 0, C4<011111111>; 1 drivers
v0x26a1150_0 .net *"_s62", 0 0, L_0x2809f80; 1 drivers
v0x26a11f0_0 .net *"_s64", 31 0, L_0x280a160; 1 drivers
v0x26a0ba0_0 .net *"_s66", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x26a0600_0 .net *"_s70", 8 0, L_0x280a390; 1 drivers
v0x26a0680_0 .net *"_s73", 0 0, C4<0>; 1 drivers
v0x26a0020_0 .net *"_s74", 8 0, C4<011111111>; 1 drivers
v0x26a00c0_0 .net *"_s76", 0 0, L_0x280a430; 1 drivers
v0x269e860_0 .net *"_s78", 31 0, L_0x280a2e0; 1 drivers
v0x269e8e0_0 .net *"_s8", 0 0, L_0x28089a0; 1 drivers
v0x269bb30_0 .net *"_s80", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x269bbd0_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x26b1e50_0 .alias "i_m0_adr", 31 0, v0x27f1050_0;
v0x26b1ed0_0 .alias "i_m0_cyc", 0 0, v0x27f14a0_0;
v0x26b30c0_0 .alias "i_m0_dat", 31 0, v0x27f1570_0;
v0x26b3160_0 .alias "i_m0_sel", 3 0, v0x27f12d0_0;
v0x26b1b70_0 .alias "i_m0_stb", 0 0, v0x27f13a0_0;
v0x26b6940_0 .alias "i_m0_we", 0 0, v0x27f1830_0;
v0x26b69e0_0 .alias "i_m1_adr", 31 0, v0x27ef720_0;
v0x2567fd0_0 .alias "i_m1_cyc", 0 0, v0x27ef7a0_0;
v0x26c3110_0 .alias "i_m1_dat", 31 0, v0x27ef8a0_0;
v0x26c3190_0 .alias "i_m1_sel", 3 0, v0x27ef920_0;
v0x26ba260_0 .alias "i_m1_stb", 0 0, v0x27ef820_0;
v0x26ba300_0 .alias "i_m1_we", 0 0, v0x27efa30_0;
v0x26b9ec0_0 .alias "i_s_ack", 0 0, v0x27f0680_0;
v0x26b9f40_0 .alias "i_s_dat", 31 0, v0x27f09a0_0;
v0x26b60e0_0 .alias "i_s_int", 0 0, v0x27f0a20_0;
v0x26b6160_0 .var "master_select", 7 0;
v0x26b8470_0 .alias "o_m0_ack", 0 0, v0x27f1900_0;
v0x26b84f0_0 .alias "o_m0_dat", 31 0, v0x27f1640_0;
v0x26b6e90_0 .alias "o_m0_int", 0 0, v0x27f1710_0;
v0x26b6f10_0 .alias "o_m1_ack", 0 0, v0x27ef5a0_0;
v0x26b6c40_0 .alias "o_m1_dat", 31 0, v0x27ef620_0;
v0x26b6cc0_0 .alias "o_m1_int", 0 0, v0x27ef6a0_0;
v0x26ba7b0 .array "o_master_adr", 0 1;
v0x26ba7b0_0 .net v0x26ba7b0 0, 31 0, L_0x280b6b0; 1 drivers
v0x26ba7b0_1 .net v0x26ba7b0 1, 31 0, L_0x280b7a0; 1 drivers
v0x26d61a0 .array "o_master_cyc", 0 1;
v0x26d61a0_0 .net v0x26d61a0 0, 0 0, L_0x280b3c0; 1 drivers
v0x26d61a0_1 .net v0x26d61a0 1, 0 0, L_0x280b4b0; 1 drivers
v0x26e29a0 .array "o_master_dat", 0 1;
v0x26e29a0_0 .net v0x26e29a0 0, 31 0, L_0x280b860; 1 drivers
v0x26e29a0_1 .net v0x26e29a0 1, 31 0, L_0x280b950; 1 drivers
v0x26e2a20 .array "o_master_sel", 0 1;
v0x26e2a20_0 .net v0x26e2a20 0, 3 0, L_0x280b510; 1 drivers
v0x26e2a20_1 .net v0x26e2a20 1, 3 0, L_0x280b600; 1 drivers
v0x26d9ae0 .array "o_master_stb", 0 1;
v0x26d9ae0_0 .net v0x26d9ae0 0, 0 0, L_0x280b270; 1 drivers
v0x26d9ae0_1 .net v0x26d9ae0 1, 0 0, L_0x280b360; 1 drivers
v0x26d9720 .array "o_master_we", 0 1;
v0x26d9720_0 .net v0x26d9720 0, 0 0, L_0x280b120; 1 drivers
v0x26d9720_1 .net v0x26d9720 1, 0 0, L_0x280b210; 1 drivers
v0x26d5940_0 .alias "o_s_adr", 31 0, v0x27f0580_0;
v0x26d59c0_0 .alias "o_s_cyc", 0 0, v0x27f03e0_0;
v0x26d5670_0 .alias "o_s_dat", 31 0, v0x27f0460_0;
v0x26d7cf0_0 .alias "o_s_sel", 3 0, v0x27f0740_0;
v0x26d66f0_0 .alias "o_s_stb", 0 0, v0x27f07c0_0;
v0x26d6770_0 .alias "o_s_we", 0 0, v0x27f0600_0;
v0x2545270_0 .var "priority_select", 7 0;
v0x258da70_0 .alias "rst", 0 0, v0x27eeca0_0;
L_0x2809070 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x2808860 .cmp/ne 9, L_0x2809070, C4<011111111>;
L_0x28089a0 .array/port v0x26d9720, v0x26b6160_0;
L_0x2808ad0 .functor MUXZ 1, C4<0>, L_0x28089a0, L_0x2808860, C4<>;
L_0x2808ca0 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x28091a0 .cmp/ne 9, L_0x2808ca0, C4<011111111>;
L_0x2809320 .array/port v0x26d9ae0, v0x26b6160_0;
L_0x2809490 .functor MUXZ 1, C4<0>, L_0x2809320, L_0x28091a0, C4<>;
L_0x2809620 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x2809d40 .cmp/ne 9, L_0x2809620, C4<011111111>;
L_0x2809ee0 .array/port v0x26d61a0, v0x26b6160_0;
L_0x2809780 .functor MUXZ 1, C4<0>, L_0x2809ee0, L_0x2809d40, C4<>;
L_0x28098e0 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x2809a10 .cmp/ne 9, L_0x28098e0, C4<011111111>;
L_0x2809bd0 .array/port v0x26e2a20, v0x26b6160_0;
L_0x2809c70 .functor MUXZ 4, C4<0000>, L_0x2809bd0, L_0x2809a10, C4<>;
L_0x280a750 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x2809f80 .cmp/ne 9, L_0x280a750, C4<011111111>;
L_0x280a160 .array/port v0x26ba7b0, v0x26b6160_0;
L_0x280a240 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x280a160, L_0x2809f80, C4<>;
L_0x280a390 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x280a430 .cmp/ne 9, L_0x280a390, C4<011111111>;
L_0x280a2e0 .array/port v0x26e29a0, v0x26b6160_0;
L_0x280af60 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x280a2e0, L_0x280a430, C4<>;
L_0x280ba20 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x280a840 .cmp/eq 9, L_0x280ba20, C4<000000000>;
L_0x280aa60 .functor MUXZ 1, C4<0>, v0x274eb80_0, L_0x280a840, C4<>;
L_0x280ac00 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x280a980 .cmp/eq 9, L_0x280ac00, C4<000000000>;
L_0x280c150 .functor MUXZ 1, C4<0>, v0x27a7620_0, L_0x280a980, C4<>;
L_0x280c2f0 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x280bac0 .cmp/eq 9, L_0x280c2f0, C4<000000001>;
L_0x280c230 .functor MUXZ 1, C4<0>, v0x274eb80_0, L_0x280bac0, C4<>;
L_0x280bff0 .concat [ 8 1 0 0], v0x26b6160_0, C4<0>;
L_0x280a560 .cmp/eq 9, L_0x280bff0, C4<000000001>;
L_0x280bc00 .functor MUXZ 1, C4<0>, v0x27a7620_0, L_0x280a560, C4<>;
S_0x275f770 .scope module, "bram" "wb_bram" 2 303, 19 69, S_0x25d1190;
 .timescale -9 -12;
P_0x27a6c48 .param/l "ADDR_WIDTH" 19 71, +C4<01010>;
P_0x27a6c70 .param/l "DATA_WIDTH" 19 70, +C4<0100000>;
P_0x27a6c98 .param/str "MEM_FILE" 19 72, "NOTHING";
P_0x27a6cc0 .param/l "MEM_FILE_LENGTH" 19 73, +C4<0>;
P_0x27a6ce8 .param/l "RAM_SIZE" 19 91, +C4<01001>;
P_0x27a6d10 .param/l "SLEEP_COUNT" 19 92, +C4<0100>;
v0x2745160_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x27060c0_0 .var "en_ram", 0 0;
v0x2706140_0 .alias "i_wbs_adr", 31 0, v0x27f0580_0;
v0x27258c0_0 .alias "i_wbs_cyc", 0 0, v0x27f03e0_0;
v0x27532f0_0 .alias "i_wbs_dat", 31 0, v0x27f0460_0;
v0x2753370_0 .alias "i_wbs_sel", 3 0, v0x27f0740_0;
v0x274d2f0_0 .alias "i_wbs_stb", 0 0, v0x27f07c0_0;
v0x274d390_0 .alias "i_wbs_we", 0 0, v0x27f0600_0;
v0x274eb80_0 .var "o_wbs_ack", 0 0;
v0x274ec00_0 .var "o_wbs_dat", 31 0;
v0x27a7620_0 .var "o_wbs_int", 0 0;
v0x27a77a0_0 .var "ram_adr", 9 0;
v0x2779c30_0 .var "ram_sleep", 3 0;
v0x2779cd0_0 .net "read_data", 31 0, v0x275a950_0; 1 drivers
v0x267e840_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x267e460_0 .var "write_data", 31 0;
S_0x26ac1d0 .scope module, "br" "bram" 19 106, 20 32, S_0x275f770;
 .timescale -9 -12;
P_0x27a6ad8 .param/l "ADDR_WIDTH" 20 34, +C4<01010>;
P_0x27a6b00 .param/l "DATA_WIDTH" 20 33, +C4<0100000>;
P_0x27a6b28 .param/str "MEM_FILE" 20 35, "NOTHING";
P_0x27a6b50 .param/l "MEM_FILE_LENGTH" 20 36, +C4<0>;
v0x2540e90_0 .alias "clk", 0 0, v0x27eeda0_0;
v0x2759110_0 .net "data_in", 31 0, v0x267e460_0; 1 drivers
v0x275a950_0 .var "data_out", 31 0;
v0x275c1d0_0 .net "en", 0 0, v0x27060c0_0; 1 drivers
v0x275da10 .array "mem", 1023 0, 31 0;
v0x2749850_0 .net "read_address", 9 0, v0x27a77a0_0; 1 drivers
v0x27498d0_0 .var "read_address_reg", 9 0;
v0x2748070_0 .alias "rst", 0 0, v0x27eeca0_0;
v0x2746890_0 .alias "we", 0 0, v0x27f0600_0;
v0x27450e0_0 .alias "write_address", 9 0, v0x2749850_0;
E_0x26ca8f0 .event posedge, v0x2540e90_0;
    .scope S_0x27ec450;
T_0 ;
    %set/v v0x27ee160_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x27ec450;
T_1 ;
    %set/v v0x27eeaa0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x27ec450;
T_2 ;
    %set/v v0x27ee1e0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x27ec450;
T_3 ;
    %set/v v0x27ee260_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x27ec450;
T_4 ;
    %set/v v0x27eed20_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x27ec450;
T_5 ;
    %set/v v0x27edd80_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x27ec450;
T_6 ;
    %set/v v0x27edbc0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x27ec450;
T_7 ;
    %set/v v0x27edc40_0, 0, 28;
    %end;
    .thread T_7;
    .scope S_0x27ec450;
T_8 ;
    %set/v v0x27edf60_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x27ec450;
T_9 ;
    %set/v v0x27eee50_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x27ec450;
T_10 ;
    %set/v v0x27edd00_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x27ec450;
T_11 ;
    %movi 8, 256, 32;
    %set/v v0x27ede80_0, 8, 32;
    %end;
    .thread T_11;
    .scope S_0x27ec450;
T_12 ;
    %set/v v0x27ede00_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x27ec450;
T_13 ;
    %set/v v0x27ecaf0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x27ec450;
T_14 ;
    %set/v v0x27ed190_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x27ec450;
T_15 ;
    %set/v v0x27ed380_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x27ec450;
T_16 ;
    %set/v v0x27ecb70_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x27ec450;
T_17 ;
    %set/v v0x27ece60_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x27ec450;
T_18 ;
    %set/v v0x27ecce0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x27ec450;
T_19 ;
    %set/v v0x27ecbf0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x27ec450;
T_20 ;
    %set/v v0x27ecd60_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x27ec450;
T_21 ;
    %set/v v0x27ed240_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x27ec450;
T_22 ;
    %set/v v0x27ecf60_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x27ec450;
T_23 ;
    %set/v v0x27ed110_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x27ec450;
T_24 ;
    %set/v v0x27ed070_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x27ec450;
T_25 ;
    %set/v v0x27ecee0_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x27ec450;
T_26 ;
    %set/v v0x27ecde0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x27ec450;
T_27 ;
    %set/v v0x27ecff0_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x27ec450;
T_28 ;
    %set/v v0x27eeed0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x27ec450;
T_29 ;
    %end;
    .thread T_29;
    .scope S_0x27ec450;
T_30 ;
    %wait E_0x26ca8f0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 0;
    %load/v 8, v0x27eeb20_0, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v0x27eed20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ed190_0, 0, 8;
    %load/v 8, v0x27edfe0_0, 1;
    %load/v 9, v0x27ee480_0, 1;
    %load/v 10, v0x27eda20_0, 1;
    %load/v 11, v0x27ee160_0, 1;
    %load/v 12, v0x27ed8a0_0, 1;
    %load/v 13, v0x27ed7a0_0, 1;
    %mov 14, 0, 26;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ed380_0, 0, 8;
    %load/v 8, v0x27edf60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecb70_0, 0, 8;
    %load/v 8, v0x27ede00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ece60_0, 0, 8;
    %load/v 8, v0x27eec20_0, 16;
    %load/v 24, v0x27eca70_0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecce0_0, 0, 8;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecbf0_0, 0, 8;
    %load/v 8, v0x27edc40_0, 28;
    %mov 36, 0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecd60_0, 0, 8;
    %load/v 8, v0x27ed6b0_0, 1;
    %load/v 9, v0x27ee600_0, 1;
    %load/v 10, v0x27ee580_0, 1;
    %load/v 11, v0x27ee360_0, 1;
    %mov 12, 0, 12;
    %load/v 24, v0x27ed9a0_0, 1;
    %load/v 25, v0x27edac0_0, 1;
    %load/v 26, v0x27eea20_0, 1;
    %load/v 27, v0x27ee9a0_0, 1;
    %load/v 28, v0x27ee740_0, 1;
    %mov 29, 0, 11;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ed240_0, 0, 8;
    %load/v 8, v0x27ee920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecf60_0, 0, 8;
    %load/v 8, v0x27edb40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ed110_0, 0, 8;
    %load/v 8, v0x27ee7c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ed070_0, 0, 8;
    %load/v 8, v0x27ee2e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecee0_0, 0, 8;
    %load/v 8, v0x27ed920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecde0_0, 0, 8;
    %load/v 8, v0x27ee3e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecff0_0, 0, 8;
T_30.0 ;
    %load/v 8, v0x27eeca0_0, 1;
    %load/v 9, v0x27ed7a0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edd80_0, 0, 0;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edf60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eea20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee7c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee840_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27eeba0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee600_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee2e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee3e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee360_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee6c0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27ee500_0, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edd00_0, 0, 0;
    %movi 8, 256, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede80_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 0;
    %load/v 8, v0x27ede00_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.4, 4;
    %load/v 8, v0x27eed20_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x27ed2c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.6, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.8, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.9;
T_30.8 ;
    %mov 8, 2, 1;
T_30.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %vpi_call 3 284 "$display", "WBM: Timed out";
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %movi 8, 2, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
T_30.6 ;
    %jmp T_30.5;
T_30.4 ;
    %load/v 8, v0x27ede00_0, 32;
    %mov 40, 0, 1;
    %subi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
T_30.5 ;
    %load/v 8, v0x27eed20_0, 32;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_30.10, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_30.11, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_30.12, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_30.13, 6;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_30.14, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %jmp T_30.16;
T_30.10 ;
    %load/v 8, v0x27edfe0_0, 1;
    %jmp/0xz  T_30.17, 8;
    %load/v 8, v0x27ed6b0_0, 1;
    %jmp/0xz  T_30.19, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 0;
    %jmp T_30.20;
T_30.19 ;
    %load/v 8, v0x27ee580_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27ed8a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.21, 8;
    %load/v 8, v0x27ed920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %movi 8, 1, 29;
    %load/v 37, v0x27edc40_0, 28;
    %mov 65, 0, 1;
    %cmp/u 8, 37, 29;
    %jmp/0xz  T_30.23, 5;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.25, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.26;
T_30.25 ;
    %mov 8, 2, 1;
T_30.26 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 9, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
    %load/v 8, v0x27edc40_0, 28;
    %subi 8, 1, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %load/v 8, v0x27eca70_0, 16;
    %mov 24, 0, 1;
   %andi 8, 2, 17;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_30.27, 4;
    %load/v 8, v0x27ee2e0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee2e0_0, 0, 8;
T_30.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 1;
    %jmp T_30.24;
T_30.23 ;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.29, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.30;
T_30.29 ;
    %mov 8, 2, 1;
T_30.30 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 10, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee360_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
T_30.24 ;
T_30.21 ;
T_30.20 ;
    %jmp T_30.18;
T_30.17 ;
    %load/v 8, v0x27edac0_0, 1;
    %jmp/0xz  T_30.31, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 0;
    %jmp T_30.32;
T_30.31 ;
    %load/v 8, v0x27ee9a0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27ed8a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.33, 8;
    %load/v 8, v0x27edb40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %movi 8, 1, 29;
    %load/v 37, v0x27edc40_0, 28;
    %mov 65, 0, 1;
    %cmp/u 8, 37, 29;
    %jmp/0xz  T_30.35, 5;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.37, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.38;
T_30.37 ;
    %mov 8, 2, 1;
T_30.38 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
    %load/v 8, v0x27edc40_0, 28;
    %subi 8, 1, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %load/v 8, v0x27eca70_0, 16;
    %mov 24, 0, 1;
   %andi 8, 2, 17;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_30.39, 4;
    %load/v 8, v0x27ee920_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 8;
T_30.39 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 1;
    %jmp T_30.36;
T_30.35 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.41, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.42;
T_30.41 ;
    %mov 8, 2, 1;
T_30.42 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee740_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
T_30.36 ;
T_30.33 ;
T_30.32 ;
T_30.18 ;
    %jmp T_30.16;
T_30.11 ;
    %load/v 8, v0x27edfe0_0, 1;
    %jmp/0xz  T_30.43, 8;
    %load/v 8, v0x27ed6b0_0, 1;
    %jmp/0xz  T_30.45, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 0;
    %load/v 8, v0x27ee580_0, 1;
    %jmp/0xz  T_30.47, 8;
    %load/v 8, v0x27eca70_0, 16;
    %mov 24, 0, 1;
   %andi 8, 2, 17;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_30.49, 4;
    %load/v 8, v0x27ee2e0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee2e0_0, 0, 8;
T_30.49 ;
T_30.47 ;
    %load/v 8, v0x27edc40_0, 28;
    %mov 36, 0, 1;
   %cmpi/u 8, 1, 29;
    %or 5, 4, 1;
    %jmp/0xz  T_30.51, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee360_0, 0, 0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.53, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.54;
T_30.53 ;
    %mov 8, 2, 1;
T_30.54 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 12, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee600_0, 0, 0;
    %movi 8, 2, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 8;
    %jmp T_30.52;
T_30.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 1;
T_30.52 ;
    %jmp T_30.46;
T_30.45 ;
    %movi 8, 1, 29;
    %load/v 37, v0x27edc40_0, 28;
    %mov 65, 0, 1;
    %cmp/u 8, 37, 29;
    %mov 8, 5, 1;
    %load/v 9, v0x27eda20_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ee580_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.55, 8;
    %load/v 8, v0x27edc40_0, 28;
    %subi 8, 1, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 1;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee3e0_0, 0, 8;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.57, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.58;
T_30.57 ;
    %mov 8, 2, 1;
T_30.58 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 13, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
T_30.55 ;
T_30.46 ;
    %jmp T_30.44;
T_30.43 ;
    %load/v 8, v0x27edac0_0, 1;
    %jmp/0xz  T_30.59, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 0;
    %load/v 8, v0x27edc40_0, 28;
    %mov 36, 0, 1;
   %cmpi/u 8, 1, 29;
    %or 5, 4, 1;
    %jmp/0xz  T_30.61, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eea20_0, 0, 0;
    %movi 8, 2, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 8;
    %jmp T_30.62;
T_30.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 1;
T_30.62 ;
    %jmp T_30.60;
T_30.59 ;
    %movi 8, 1, 29;
    %load/v 37, v0x27edc40_0, 28;
    %mov 65, 0, 1;
    %cmp/u 8, 37, 29;
    %mov 8, 5, 1;
    %load/v 9, v0x27eda20_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ee9a0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.63, 8;
    %load/v 8, v0x27edc40_0, 28;
    %subi 8, 1, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.65, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.66;
T_30.65 ;
    %mov 8, 2, 1;
T_30.66 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 1;
    %load/v 8, v0x27eca70_0, 16;
    %mov 24, 0, 1;
   %andi 8, 2, 17;
    %cmpi/u 8, 0, 17;
    %jmp/0xz  T_30.67, 4;
    %load/v 8, v0x27ee920_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 8;
T_30.67 ;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee7c0_0, 0, 8;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
T_30.63 ;
T_30.60 ;
T_30.44 ;
    %jmp T_30.16;
T_30.12 ;
    %load/v 8, v0x27ed8a0_0, 1;
    %jmp/0xz  T_30.69, 8;
    %vpi_call 3 429 "$display", "OUT READY!";
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
T_30.69 ;
    %jmp T_30.16;
T_30.13 ;
    %load/v 8, v0x27ed8a0_0, 1;
    %load/v 9, v0x27ee160_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.71, 8;
    %load/v 8, v0x27ecaf0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_30.73, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_30.74, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_30.75, 6;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_30.76, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_30.77, 6;
    %cmpi/u 8, 5, 32;
    %jmp/1 T_30.78, 6;
    %cmpi/u 8, 6, 32;
    %jmp/1 T_30.79, 6;
    %cmpi/u 8, 7, 32;
    %jmp/1 T_30.80, 6;
    %cmpi/u 8, 8, 32;
    %jmp/1 T_30.81, 6;
    %cmpi/u 8, 9, 32;
    %jmp/1 T_30.82, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_30.83, 6;
    %cmpi/u 8, 11, 32;
    %jmp/1 T_30.84, 6;
    %cmpi/u 8, 12, 32;
    %jmp/1 T_30.85, 6;
    %cmpi/u 8, 13, 32;
    %jmp/1 T_30.86, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 1;
    %jmp T_30.88;
T_30.73 ;
    %load/v 8, v0x27ed190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.74 ;
    %load/v 8, v0x27ed380_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.75 ;
    %load/v 8, v0x27ecb70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.76 ;
    %load/v 8, v0x27ece60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.77 ;
    %load/v 8, v0x27ecce0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.78 ;
    %load/v 8, v0x27ecbf0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.79 ;
    %load/v 8, v0x27ecd60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.80 ;
    %load/v 8, v0x27ed240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.81 ;
    %load/v 8, v0x27ecf60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.82 ;
    %load/v 8, v0x27ed110_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.83 ;
    %load/v 8, v0x27ed070_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.84 ;
    %load/v 8, v0x27ecee0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.85 ;
    %load/v 8, v0x27ecde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.86 ;
    %load/v 8, v0x27ecff0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.88;
T_30.88 ;
    %load/v 8, v0x27edc40_0, 28;
    %mov 36, 0, 1;
    %cmp/u 0, 8, 29;
    %jmp/0xz  T_30.89, 5;
    %load/v 8, v0x27edc40_0, 28;
    %subi 8, 1, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %jmp T_30.90;
T_30.89 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
T_30.90 ;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %load/v 8, v0x27ecaf0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecaf0_0, 0, 8;
T_30.71 ;
    %jmp T_30.16;
T_30.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 0;
    %load/v 8, v0x27eda20_0, 1;
    %jmp/0xz  T_30.91, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 0;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede00_0, 0, 8;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edd80_0, 0, 8;
    %load/v 8, v0x27eec20_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_30.93, 6;
    %cmpi/u 8, 1, 16;
    %jmp/1 T_30.94, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_30.95, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_30.96, 6;
    %cmpi/u 8, 15, 16;
    %jmp/1 T_30.97, 6;
    %jmp T_30.99;
T_30.93 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 1;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 0;
    %movi 8, 50580, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %jmp T_30.99;
T_30.94 ;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.100, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.101;
T_30.100 ;
    %mov 8, 2, 1;
T_30.101 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %load/v 8, v0x27ed550_0, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %load/v 8, v0x27eca70_0, 16;
   %andi 8, 1, 16;
    %cmpi/u 8, 0, 16;
    %inv 4, 1;
    %jmp/0xz  T_30.102, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 1;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee2e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee360_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee600_0, 0, 1;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee3e0_0, 0, 8;
    %jmp T_30.103;
T_30.102 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 0;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eea20_0, 0, 1;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee7c0_0, 0, 8;
T_30.103 ;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 8;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 0;
    %movi 8, 1, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 8;
    %jmp T_30.99;
T_30.95 ;
    %load/v 8, v0x27ed550_0, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.104, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.105;
T_30.104 ;
    %mov 8, 2, 1;
T_30.105 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %load/v 8, v0x27eca70_0, 16;
   %andi 8, 1, 16;
    %cmpi/u 8, 0, 16;
    %inv 4, 1;
    %jmp/0xz  T_30.106, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 1;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee2e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee580_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee360_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee600_0, 0, 0;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %jmp T_30.107;
T_30.106 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27edfe0_0, 0, 0;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee9a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eea20_0, 0, 0;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
T_30.107 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee480_0, 0, 0;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 8;
    %movi 8, 3, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 8;
    %jmp T_30.99;
T_30.96 ;
    %load/v 8, v0x27ed4d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 8;
    %load/v 8, v0x27ed400_0, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %load/v 8, v0x27ed4d0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_30.108, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_30.109, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_30.110, 6;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_30.111, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_30.112, 6;
    %cmpi/u 8, 5, 32;
    %jmp/1 T_30.113, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 0;
    %jmp T_30.115;
T_30.108 ;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edf60_0, 0, 8;
    %jmp T_30.115;
T_30.109 ;
    %load/v 8, v0x27edf60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.115;
T_30.110 ;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edd00_0, 0, 8;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.115;
T_30.111 ;
    %load/v 8, v0x27edd00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.115;
T_30.112 ;
    %load/v 8, v0x27ed630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ede80_0, 0, 8;
    %jmp T_30.115;
T_30.113 ;
    %load/v 8, v0x27ede80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %jmp T_30.115;
T_30.115 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
    %jmp T_30.99;
T_30.97 ;
    %movi 8, 15, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x27edc40_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ecaf0_0, 0, 0;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eed20_0, 0, 8;
    %jmp T_30.99;
T_30.99 ;
    %jmp T_30.92;
T_30.91 ;
    %load/v 8, v0x27edac0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27ee9a0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ee740_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ed8a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.116, 8;
    %load/v 8, v0x27edd80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee920_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27edd80_0, 0, 1;
    %load/v 8, v0x27eee50_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27ed9a0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ed9a0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27ee920_0, 32;
    %cmp/u 9, 1, 32;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27edfe0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.118, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.120, 4;
    %load/x1p 8, v0x27ee0e0_0, 1;
    %jmp T_30.121;
T_30.120 ;
    %mov 8, 2, 1;
T_30.121 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 11, 0;
    %assign/v0/x1 v0x27ee0e0_0, 0, 8;
    %movi 8, 1, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27eeaa0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee1e0_0, 0, 0;
    %load/v 8, v0x27edb40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ee260_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ee160_0, 0, 1;
    %load/v 8, v0x27ed9a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 8;
T_30.118 ;
T_30.116 ;
T_30.92 ;
    %jmp T_30.16;
T_30.16 ;
    %load/v 8, v0x27ed9a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.122, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eee50_0, 0, 0;
T_30.122 ;
T_30.3 ;
    %load/v 8, v0x27eeca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27eeed0_0, 0, 8;
    %jmp T_30;
    .thread T_30;
    .scope S_0x27c4ec0;
T_31 ;
    %set/v v0x27c7790_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x27c4ec0;
T_32 ;
    %set/v v0x27c97d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x27c4ec0;
T_33 ;
    %wait E_0x27c5bb0;
    %load/v 8, v0x27c9fe0_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c7790_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9a20_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x27c9a20_0, 24;
    %mov 32, 0, 1;
   %cmpi/u 8, 4, 25;
    %jmp/0xz  T_33.2, 5;
    %load/v 8, v0x27c9a20_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9a20_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v0x27c7790_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c7790_0, 0, 8;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x27c4ec0;
T_34 ;
    %wait E_0x27c5b60;
    %load/v 8, v0x27c9fe0_0, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c97d0_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9aa0_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x27c9aa0_0, 24;
    %mov 32, 0, 8;
   %cmpi/u 8, 16, 32;
    %jmp/0xz  T_34.2, 5;
    %load/v 8, v0x27c9aa0_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9aa0_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c97d0_0, 0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x27c4ec0;
T_35 ;
    %wait E_0x27c5b10;
    %load/v 8, v0x27c97d0_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca570_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x27c9410_0, 24;
    %mov 32, 0, 8;
   %cmpi/u 8, 16, 32;
    %jmp/0xz  T_35.2, 5;
    %load/v 8, v0x27c9410_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9410_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca570_0, 0, 1;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x27c4ec0;
T_36 ;
    %wait E_0x27c5b10;
    %load/v 8, v0x27c97d0_0, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27c68f0_0, 0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x27c4ec0;
T_37 ;
    %wait E_0x27c5b10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c8fe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c8e10_0, 0, 0;
    %load/v 8, v0x27c97d0_0, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c8bb0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c86d0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c8f40_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c94b0_0, 0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v0x27c86d0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_37.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_37.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_37.4, 6;
    %jmp T_37.6;
T_37.2 ;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c94b0_0, 0, 0;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c86d0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c8bb0_0, 0, 0;
    %jmp T_37.6;
T_37.3 ;
    %load/v 8, v0x27c8cd0_0, 1;
    %jmp/0xz  T_37.7, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c86d0_0, 0, 8;
T_37.7 ;
    %jmp T_37.6;
T_37.4 ;
    %load/v 8, v0x27c8e10_0, 1;
    %jmp/0xz  T_37.9, 8;
    %load/v 8, v0x27c8bb0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c8bb0_0, 0, 8;
T_37.9 ;
    %load/v 8, v0x27c94b0_0, 24;
    %ix/getv 3, v0x27c68f0_0;
    %load/av 32, v0x27cab70, 24;
    %cmp/u 8, 32, 24;
    %jmp/0xz  T_37.11, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c8e10_0, 0, 1;
    %ix/getv 3, v0x27c68f0_0;
    %load/av 8, v0x27cab70, 24;
    %mov 32, 0, 8;
    %subi 8, 1, 32;
    %load/v 40, v0x27c94b0_0, 24;
    %mov 64, 0, 8;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_37.13, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c8fe0_0, 0, 1;
T_37.13 ;
    %load/v 8, v0x27c94b0_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c94b0_0, 0, 8;
    %jmp T_37.12;
T_37.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c86d0_0, 0, 0;
T_37.12 ;
    %jmp T_37.6;
T_37.6 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x27c4ec0;
T_38 ;
    %wait E_0x27c5b10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca4d0_0, 0, 0;
    %load/v 8, v0x27c97d0_0, 1;
    %load/v 9, v0x27ca570_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c8b10_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x27c8b10_0, 4;
   %cmpi/u 8, 15, 4;
    %jmp/0xz  T_38.2, 5;
    %load/v 8, v0x27c8b10_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c8b10_0, 0, 8;
T_38.2 ;
    %load/v 8, v0x27c8b10_0, 4;
    %cmpi/u 8, 14, 4;
    %jmp/0xz  T_38.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca4d0_0, 0, 1;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x27c4ec0;
T_39 ;
    %wait E_0x27c5b10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c72a0_0, 0, 0;
    %load/v 8, v0x27c97d0_0, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v0x27c73b0_0, 1;
    %jmp/0xz  T_39.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c72a0_0, 0, 1;
    %load/v 8, v0x27c6320_0, 10;
    %cmpi/u 8, 4, 10;
    %jmp/1 T_39.4, 6;
    %cmpi/u 8, 5, 10;
    %jmp/1 T_39.5, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_39.6, 6;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_39.7, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_39.8, 6;
    %cmpi/u 8, 9, 10;
    %jmp/1 T_39.9, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 1;
    %jmp T_39.11;
T_39.4 ;
    %movi 8, 512, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 8;
    %jmp T_39.11;
T_39.5 ;
    %movi 8, 4096, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 8;
    %jmp T_39.11;
T_39.6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 0;
    %jmp T_39.11;
T_39.7 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 0;
    %jmp T_39.11;
T_39.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 0;
    %jmp T_39.11;
T_39.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c60d0_0, 0, 0;
    %jmp T_39.11;
T_39.11 ;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x27c4ec0;
T_40 ;
    %wait E_0x27c5b10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c9c60_0, 0, 0;
    %load/v 8, v0x27c97d0_0, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0x27ca080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ca1c0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c84d0_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9550_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v0x27c84d0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_40.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_40.3, 6;
    %jmp T_40.5;
T_40.2 ;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c9550_0, 0, 0;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c84d0_0, 0, 8;
    %jmp T_40.5;
T_40.3 ;
    %load/v 8, v0x27c9da0_0, 1;
    %load/v 9, v0x27c9550_0, 24;
    %ix/getv 3, v0x27c68f0_0;
    %load/av 33, v0x27cab70, 24;
    %cmp/u 9, 33, 24;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c9c60_0, 0, 1;
    %jmp T_40.7;
T_40.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c84d0_0, 0, 0;
T_40.7 ;
    %jmp T_40.5;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x27c3da0;
T_41 ;
    %wait E_0x279b260;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c4910_0, 0, 0;
    %load/v 8, v0x27c49b0_0, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c4380_0, 0, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b9150, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4420_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4500_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c45a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4690_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4730_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c47d0_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v0x27b90b0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_41.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_41.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_41.6, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 0;
    %jmp T_41.8;
T_41.2 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c4380_0, 0, 0;
    %load/v 8, v0x27c42d0_0, 1;
    %jmp/0xz  T_41.9, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 8;
T_41.9 ;
    %jmp T_41.8;
T_41.3 ;
    %load/v 8, v0x27c4380_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_41.11, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_41.12, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_41.13, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_41.14, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_41.15, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_41.16, 6;
    %jmp T_41.17;
T_41.11 ;
    %movi 8, 4, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.12 ;
    %movi 8, 5, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.13 ;
    %movi 8, 6, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.14 ;
    %movi 8, 7, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.15 ;
    %movi 8, 8, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.16 ;
    %movi 8, 9, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27c4870_0, 0, 8;
    %jmp T_41.17;
T_41.17 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 8;
    %jmp T_41.8;
T_41.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c4910_0, 0, 1;
    %load/v 8, v0x27c4230_0, 1;
    %jmp/0xz  T_41.18, 8;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 8;
T_41.18 ;
    %jmp T_41.8;
T_41.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c4910_0, 0, 1;
    %load/v 8, v0x27c4230_0, 1;
    %jmp/0xz  T_41.20, 8;
    %load/v 8, v0x27c4380_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_41.22, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_41.23, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_41.24, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_41.25, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_41.26, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_41.27, 6;
    %jmp T_41.29;
T_41.22 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4420_0, 0, 8;
    %jmp T_41.29;
T_41.23 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4500_0, 0, 8;
    %jmp T_41.29;
T_41.24 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c45a0_0, 0, 8;
    %jmp T_41.29;
T_41.25 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4690_0, 0, 8;
    %jmp T_41.29;
T_41.26 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c4730_0, 0, 8;
    %jmp T_41.29;
T_41.27 ;
    %load/v 8, v0x27c4190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c47d0_0, 0, 8;
    %jmp T_41.29;
T_41.29 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 8;
T_41.20 ;
    %jmp T_41.8;
T_41.6 ;
    %load/v 8, v0x27c4230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.30, 8;
    %load/v 8, v0x27c4380_0, 4;
    %mov 12, 0, 2;
   %cmpi/u 8, 6, 6;
    %jmp/0xz  T_41.32, 5;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 8;
    %load/v 8, v0x27c4380_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c4380_0, 0, 8;
    %jmp T_41.33;
T_41.32 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b90b0_0, 0, 0;
T_41.33 ;
T_41.30 ;
    %jmp T_41.8;
T_41.8 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x27c2a40;
T_42 ;
    %wait E_0x27c2f90;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c3b50_0, 0, 0;
    %load/v 8, v0x27c3c70_0, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c3ac0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c3990_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c3910_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c3bd0_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x27c3bd0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_42.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_42.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_42.4, 6;
    %jmp T_42.6;
T_42.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c3990_0, 0, 0;
    %load/v 8, v0x27c3760_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27c3990_0, 2;
    %mov 11, 0, 1;
    %cmpi/u 9, 0, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.7, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c3ac0_0, 0, 0;
    %load/v 8, v0x27c3760_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_42.9, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c3990_0, 0, 1;
    %jmp T_42.10;
T_42.9 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c3990_0, 0, 1;
T_42.10 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c3bd0_0, 0, 8;
T_42.7 ;
    %jmp T_42.6;
T_42.3 ;
    %load/v 8, v0x27c3ac0_0, 24;
    %load/v 32, v0x27c37e0_0, 24;
    %cmp/u 8, 32, 24;
    %jmp/0xz  T_42.11, 5;
    %load/v 8, v0x27c36c0_0, 1;
    %jmp/0xz  T_42.13, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c3b50_0, 0, 1;
    %load/v 8, v0x27c3490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c3910_0, 0, 8;
    %load/v 8, v0x27c3ac0_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c3ac0_0, 0, 8;
T_42.13 ;
    %jmp T_42.12;
T_42.11 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c3bd0_0, 0, 8;
T_42.12 ;
    %load/v 8, v0x27c3620_0, 1;
    %jmp/0xz  T_42.15, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c3bd0_0, 0, 8;
T_42.15 ;
    %jmp T_42.6;
T_42.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c3990_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27c3bd0_0, 0, 0;
    %jmp T_42.6;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x27bfb00;
T_43 ;
    %set/v v0x27c0230_0, 0, 32;
    %set/v v0x27c0230_0, 0, 32;
T_43.0 ;
    %load/v 8, v0x27c0230_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_43.1, 5;
    %ix/getv/s 3, v0x27c0230_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c0320, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27c0230_0, 32;
    %set/v v0x27c0230_0, 8, 32;
    %jmp T_43.0;
T_43.1 ;
    %end;
    .thread T_43;
    .scope S_0x27bfb00;
T_44 ;
    %wait E_0x279b260;
    %load/v 8, v0x27c03a0_0, 1;
    %jmp/0xz  T_44.0, 8;
    %load/v 8, v0x27c0030_0, 32;
    %ix/getv 3, v0x27bfdf0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c0320, 0, 8;
t_1 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x27bfb00;
T_45 ;
    %wait E_0x26ca8f0;
    %ix/getv 3, v0x27bfe90_0;
    %load/av 8, v0x27c0320, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c00b0_0, 0, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0x27bf700;
T_46 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bfa80_0, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf9d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf930_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_46.2, 4;
    %load/x1p 8, v0x27bf9d0_0, 2;
    %jmp T_46.3;
T_46.2 ;
    %mov 8, 2, 2;
T_46.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_46.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf930_0, 0, 1;
    %jmp T_46.5;
T_46.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_46.6, 4;
    %load/x1p 8, v0x27bf9d0_0, 2;
    %jmp T_46.7;
T_46.6 ;
    %mov 8, 2, 2;
T_46.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_46.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf930_0, 0, 0;
T_46.8 ;
T_46.5 ;
    %load/v 8, v0x27bf7f0_0, 1;
    %load/v 9, v0x27bf9d0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf9d0_0, 0, 8;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x27bf300;
T_47 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bf680_0, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf5d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf530_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_47.2, 4;
    %load/x1p 8, v0x27bf5d0_0, 2;
    %jmp T_47.3;
T_47.2 ;
    %mov 8, 2, 2;
T_47.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_47.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf530_0, 0, 1;
    %jmp T_47.5;
T_47.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_47.6, 4;
    %load/x1p 8, v0x27bf5d0_0, 2;
    %jmp T_47.7;
T_47.6 ;
    %mov 8, 2, 2;
T_47.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_47.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf530_0, 0, 0;
T_47.8 ;
T_47.5 ;
    %load/v 8, v0x27bf3f0_0, 1;
    %load/v 9, v0x27bf5d0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf5d0_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x27bef40;
T_48 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bf280_0, 1;
    %jmp/0xz  T_48.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf1d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf130_0, 0, 0;
    %jmp T_48.1;
T_48.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_48.2, 4;
    %load/x1p 8, v0x27bf1d0_0, 2;
    %jmp T_48.3;
T_48.2 ;
    %mov 8, 2, 2;
T_48.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_48.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf130_0, 0, 1;
    %jmp T_48.5;
T_48.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_48.6, 4;
    %load/x1p 8, v0x27bf1d0_0, 2;
    %jmp T_48.7;
T_48.6 ;
    %mov 8, 2, 2;
T_48.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_48.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bf130_0, 0, 0;
T_48.8 ;
T_48.5 ;
    %load/v 8, v0x27bf030_0, 1;
    %load/v 9, v0x27bf1d0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bf1d0_0, 0, 8;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x27be900;
T_49 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x24d1dd0_0, 1;
    %jmp/0xz  T_49.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x24d1d20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24d1c80_0, 0, 0;
    %jmp T_49.1;
T_49.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.2, 4;
    %load/x1p 8, v0x24d1d20_0, 2;
    %jmp T_49.3;
T_49.2 ;
    %mov 8, 2, 2;
T_49.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_49.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24d1c80_0, 0, 1;
    %jmp T_49.5;
T_49.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.6, 4;
    %load/x1p 8, v0x24d1d20_0, 2;
    %jmp T_49.7;
T_49.6 ;
    %mov 8, 2, 2;
T_49.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_49.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24d1c80_0, 0, 0;
T_49.8 ;
T_49.5 ;
    %load/v 8, v0x27be9f0_0, 1;
    %load/v 9, v0x24d1d20_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x24d1d20_0, 0, 8;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x27be520;
T_50 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27be880_0, 1;
    %jmp/0xz  T_50.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27be7d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be730_0, 0, 0;
    %jmp T_50.1;
T_50.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_50.2, 4;
    %load/x1p 8, v0x27be7d0_0, 2;
    %jmp T_50.3;
T_50.2 ;
    %mov 8, 2, 2;
T_50.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_50.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be730_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_50.6, 4;
    %load/x1p 8, v0x27be7d0_0, 2;
    %jmp T_50.7;
T_50.6 ;
    %mov 8, 2, 2;
T_50.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_50.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be730_0, 0, 0;
T_50.8 ;
T_50.5 ;
    %load/v 8, v0x27be610_0, 1;
    %load/v 9, v0x27be7d0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27be7d0_0, 0, 8;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x27be1b0;
T_51 ;
    %wait E_0x279b260;
    %load/v 8, v0x27be4a0_0, 1;
    %jmp/0xz  T_51.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27be420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be3a0_0, 0, 0;
    %jmp T_51.1;
T_51.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_51.2, 4;
    %load/x1p 8, v0x27be420_0, 2;
    %jmp T_51.3;
T_51.2 ;
    %mov 8, 2, 2;
T_51.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_51.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be3a0_0, 0, 1;
    %jmp T_51.5;
T_51.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_51.6, 4;
    %load/x1p 8, v0x27be420_0, 2;
    %jmp T_51.7;
T_51.6 ;
    %mov 8, 2, 2;
T_51.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_51.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27be3a0_0, 0, 0;
T_51.8 ;
T_51.5 ;
    %load/v 8, v0x27be2a0_0, 1;
    %load/v 9, v0x27be420_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27be420_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x27be080;
T_52 ;
    %wait E_0x27bbcc0;
    %load/v 8, v0x27c2430_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_52.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_52.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_52.2, 6;
    %set/v v0x27c2770_0, 0, 1;
    %jmp T_52.4;
T_52.0 ;
    %set/v v0x27c2770_0, 0, 1;
    %jmp T_52.4;
T_52.1 ;
    %set/v v0x27c2770_0, 0, 1;
    %jmp T_52.4;
T_52.2 ;
    %set/v v0x27c2770_0, 1, 1;
    %jmp T_52.4;
T_52.4 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x27be080;
T_53 ;
    %wait E_0x27bbc90;
    %load/v 8, v0x27c25f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_53.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_53.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_53.2, 6;
    %set/v v0x27c1ba0_0, 0, 1;
    %jmp T_53.4;
T_53.0 ;
    %set/v v0x27c1ba0_0, 0, 1;
    %jmp T_53.4;
T_53.1 ;
    %set/v v0x27c1ba0_0, 0, 1;
    %jmp T_53.4;
T_53.2 ;
    %set/v v0x27c1ba0_0, 1, 1;
    %jmp T_53.4;
T_53.4 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x27be080;
T_54 ;
    %wait E_0x27bb480;
    %load/v 8, v0x27c25f0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27c2cb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_54.0, 8;
    %set/v v0x27c2820_0, 1, 1;
    %jmp T_54.1;
T_54.0 ;
    %set/v v0x27c2820_0, 0, 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x27be080;
T_55 ;
    %wait E_0x279b260;
    %load/v 8, v0x27c22b0_0, 1;
    %jmp/0xz  T_55.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c2540_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27c2330_0, 0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/v 8, v0x27c2540_0, 1;
    %load/v 9, v0x27c2330_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_55.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27c2330_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27c2330_0, 0, 8;
    %jmp T_55.3;
T_55.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c2540_0, 0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x27be080;
T_56 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27c22b0_0, 1;
    %jmp/0xz  T_56.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1880_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27c1790_0, 0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/v 8, v0x27c1880_0, 1;
    %load/v 9, v0x27c1790_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_56.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27c1790_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27c1790_0, 0, 8;
    %jmp T_56.3;
T_56.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1880_0, 0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x27be080;
T_57 ;
    %set/v v0x27c2670_0, 0, 7;
    %set/v v0x27c2430_0, 0, 2;
    %set/v v0x27c2c30_0, 0, 2;
    %set/v v0x27c2540_0, 1, 1;
    %set/v v0x27c2330_0, 0, 5;
    %set/v v0x27c2820_0, 0, 1;
    %set/v v0x27c1ba0_0, 0, 1;
    %set/v v0x27c2770_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x27be080;
T_58 ;
    %wait E_0x279b260;
    %load/v 8, v0x27c22b0_0, 1;
    %jmp/0xz  T_58.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c2c30_0, 0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/v 8, v0x27c2230_0, 1;
    %jmp/0xz  T_58.2, 8;
    %load/v 8, v0x27c25f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27c2cb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.4, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c2c30_0, 0, 0;
T_58.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.6, 4;
    %load/x1p 8, v0x27c25f0_0, 1;
    %jmp T_58.7;
T_58.6 ;
    %mov 8, 2, 1;
T_58.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27c2cb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.8, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c2c30_0, 0, 0;
T_58.8 ;
    %load/v 8, v0x27c25f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27c2140, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27c23b0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_58.10, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c2c30_0, 0, 1;
T_58.10 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.12, 4;
    %load/x1p 8, v0x27c25f0_0, 1;
    %jmp T_58.13;
T_58.12 ;
    %mov 8, 2, 1;
T_58.13 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27c2140, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.14, 4;
    %load/x1p 9, v0x27c23b0_0, 1;
    %jmp T_58.15;
T_58.14 ;
    %mov 9, 2, 1;
T_58.15 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_58.16, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c2c30_0, 0, 1;
T_58.16 ;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x27be080;
T_59 ;
    %wait E_0x279b260;
    %load/v 8, v0x27c22b0_0, 1;
    %jmp/0xz  T_59.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c2430_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c2670_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 0;
t_3 ;
    %jmp T_59.1;
T_59.0 ;
    %load/v 8, v0x27c25f0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27c2cb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_59.2, 8;
    %load/v 8, v0x27c2670_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c2670_0, 0, 8;
    %load/v 8, v0x27c25f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_59.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 8;
t_4 ;
T_59.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_59.6, 4;
    %load/x1p 8, v0x27c25f0_0, 1;
    %jmp T_59.7;
T_59.6 ;
    %mov 8, 2, 1;
T_59.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_59.8, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 8;
t_5 ;
T_59.8 ;
T_59.2 ;
    %load/v 8, v0x27c25f0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_59.10, 4;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c2670_0, 0, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_59.12, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c2430_0, 0, 1;
T_59.12 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_59.14, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c2430_0, 0, 1;
T_59.14 ;
T_59.10 ;
    %load/v 8, v0x27c23b0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_59.16, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 0;
t_6 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c2430_0, 0, 0;
T_59.16 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_59.18, 4;
    %load/x1p 8, v0x27c23b0_0, 1;
    %jmp T_59.19;
T_59.18 ;
    %mov 8, 2, 1;
T_59.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_59.20, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c2140, 0, 0;
t_7 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c2430_0, 0, 0;
T_59.20 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x27be080;
T_60 ;
    %set/v v0x27c1a00_0, 0, 1;
    %set/v v0x27c1270_0, 0, 7;
    %set/v v0x27c1c40_0, 0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x27c1900, 0, 24;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x27c1900, 0, 24;
    %set/v v0x27c1980_0, 1, 2;
    %set/v v0x27c1650_0, 0, 2;
    %set/v v0x27c1320_0, 0, 2;
    %set/v v0x27c13c0_0, 0, 2;
    %set/v v0x27c1460_0, 0, 1;
    %set/v v0x27c1880_0, 1, 1;
    %set/v v0x27c1790_0, 0, 5;
    %set/v v0x27c1e70_0, 0, 1;
    %set/v v0x27c1710_0, 0, 32;
    %set/v v0x27c15b0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x27be080;
T_61 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27c22b0_0, 1;
    %jmp/0xz  T_61.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1a00_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c1270_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c1c40_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c1fc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c1320_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c13c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c15b0_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c1900, 0, 0;
t_8 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c1900, 0, 0;
t_9 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c1980_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c1650_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c1710_0, 0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/v 8, v0x27c1ef0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1500_0, 0, 8;
    %load/v 8, v0x27c1cc0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27c13c0_0, 2;
    %nor/r 9, 9, 2;
    %and 8, 9, 1;
    %jmp/0xz  T_61.2, 8;
    %load/v 8, v0x27c1320_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_61.4, 4;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c1fc0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c1270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c15b0_0, 0, 0;
    %load/v 8, v0x27c1650_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_61.6, 5;
    %load/v 8, v0x27c1650_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.8, 4;
    %load/x1p 9, v0x27c1650_0, 1;
    %jmp T_61.9;
T_61.8 ;
    %mov 9, 2, 1;
T_61.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_61.10, 8;
    %load/v 8, v0x27c1460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1a00_0, 0, 8;
    %ix/getv 1, v0x27c1460_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 1;
t_10 ;
    %load/v 8, v0x27c1460_0, 1;
    %inv 8, 1;
    %ix/get 1, 8, 1;
    %jmp/1 t_11, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 0;
t_11 ;
    %load/v 8, v0x27c1460_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 8;
    %ix/getv 3, v0x27c1460_0;
    %load/av 8, v0x27c1900, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c1fc0_0, 0, 8;
    %jmp T_61.11;
T_61.10 ;
    %load/v 8, v0x27c1650_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_61.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1a00_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c1900, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c1fc0_0, 0, 8;
    %jmp T_61.13;
T_61.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1a00_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c13c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 0;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c1900, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27c1fc0_0, 0, 8;
T_61.13 ;
T_61.11 ;
T_61.6 ;
    %jmp T_61.5;
T_61.4 ;
    %ix/getv 1, v0x27c1a00_0;
    %jmp/1 T_61.14, 4;
    %load/x1p 8, v0x27c1320_0, 1;
    %jmp T_61.15;
T_61.14 ;
    %mov 8, 2, 1;
T_61.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x27c1a00_0;
    %jmp/1 T_61.16, 4;
    %load/x1p 9, v0x27c1650_0, 1;
    %jmp T_61.17;
T_61.16 ;
    %mov 9, 2, 1;
T_61.17 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.18, 8;
    %ix/getv 1, v0x27c1a00_0;
    %jmp/1 t_12, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27c1320_0, 0, 0;
t_12 ;
    %ix/getv 1, v0x27c1a00_0;
    %jmp/1 t_13, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27c1c40_0, 0, 1;
t_13 ;
T_61.18 ;
T_61.5 ;
    %jmp T_61.3;
T_61.2 ;
    %load/v 8, v0x27c13c0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27c15b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1e70_0, 0, 1;
T_61.20 ;
    %load/v 8, v0x27c1320_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %jmp/0xz  T_61.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1e70_0, 0, 0;
    %ix/getv 1, v0x27c1a00_0;
    %jmp/1 t_14, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27c1650_0, 0, 0;
t_14 ;
T_61.22 ;
    %load/v 8, v0x27c1320_0, 2;
    %nor/r 8, 8, 2;
    %load/v 9, v0x27c15b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.24, 8;
    %load/v 8, v0x27c24c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c1710_0, 0, 8;
    %load/v 8, v0x27c1270_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c1270_0, 0, 8;
    %load/v 8, v0x27c13c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c1320_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27c13c0_0, 0, 0;
    %jmp T_61.25;
T_61.24 ;
    %load/v 8, v0x27c15b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.26, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c15b0_0, 0, 1;
T_61.26 ;
T_61.25 ;
    %load/v 8, v0x27c1ef0_0, 1;
    %load/v 9, v0x27c1270_0, 7;
    %mov 16, 0, 25;
    %ix/getv 3, v0x27c1a00_0;
    %load/av 41, v0x27c1900, 24;
    %mov 65, 0, 8;
    %addi 41, 1, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.28, 8;
    %load/v 8, v0x27c24c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c1710_0, 0, 8;
    %load/v 8, v0x27c1270_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27c1270_0, 0, 8;
T_61.28 ;
    %load/v 8, v0x27c1500_0, 1;
    %load/v 9, v0x27c1ef0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.30, 8;
    %load/v 8, v0x27c24c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27c1710_0, 0, 8;
T_61.30 ;
T_61.3 ;
    %load/v 8, v0x27c1aa0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x27c1650_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27c1320_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.32, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c1980_0, 0, 1;
T_61.32 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.34, 4;
    %load/x1p 8, v0x27c1aa0_0, 1;
    %jmp T_61.35;
T_61.34 ;
    %mov 8, 2, 1;
T_61.35 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.36, 4;
    %load/x1p 9, v0x27c1650_0, 1;
    %jmp T_61.37;
T_61.36 ;
    %mov 9, 2, 1;
T_61.37 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.38, 4;
    %load/x1p 9, v0x27c1320_0, 1;
    %jmp T_61.39;
T_61.38 ;
    %mov 9, 2, 1;
T_61.39 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.40, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c1980_0, 0, 1;
T_61.40 ;
    %load/v 8, v0x27c1aa0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_61.42, 5;
    %load/v 8, v0x27c1980_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x27c1aa0_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27c2140, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27c2140, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.44, 8;
    %load/v 8, v0x27c1df0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 8;
T_61.44 ;
    %load/v 8, v0x27c1980_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27c1aa0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_61.46, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_61.48, 5;
    %load/v 8, v0x27c1320_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.50, 4;
    %load/x1p 9, v0x27c1aa0_0, 1;
    %jmp T_61.51;
T_61.50 ;
    %mov 9, 2, 1;
T_61.51 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.52, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 0;
T_61.52 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c1900, 0, 8;
t_15 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c1650_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c1980_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27c1c40_0, 0, 0;
T_61.48 ;
T_61.46 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.54, 4;
    %load/x1p 8, v0x27c1980_0, 1;
    %jmp T_61.55;
T_61.54 ;
    %mov 8, 2, 1;
T_61.55 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_61.56, 4;
    %load/x1p 9, v0x27c1aa0_0, 1;
    %jmp T_61.57;
T_61.56 ;
    %mov 9, 2, 1;
T_61.57 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_61.58, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_61.60, 5;
    %load/v 8, v0x27c1320_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27c1aa0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_61.62, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c1460_0, 0, 1;
T_61.62 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27c2140, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27c1900, 0, 8;
t_16 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c1650_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c1980_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27c1c40_0, 0, 0;
T_61.60 ;
T_61.58 ;
T_61.42 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x27baca0;
T_62 ;
    %set/v v0x27bb400_0, 0, 32;
    %set/v v0x27bb400_0, 0, 32;
T_62.0 ;
    %load/v 8, v0x27bb400_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_62.1, 5;
    %ix/getv/s 3, v0x27bb400_0;
    %jmp/1 t_17, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bb4f0, 0, 0;
t_17 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27bb400_0, 32;
    %set/v v0x27bb400_0, 8, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x27baca0;
T_63 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bb570_0, 1;
    %jmp/0xz  T_63.0, 8;
    %load/v 8, v0x27bb1d0_0, 32;
    %ix/getv 3, v0x27baf90_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bb4f0, 0, 8;
t_18 ;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x27baca0;
T_64 ;
    %wait E_0x279b260;
    %ix/getv 3, v0x27bb030_0;
    %load/av 8, v0x27bb4f0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27bb2a0_0, 0, 8;
    %jmp T_64;
    .thread T_64;
    .scope S_0x27ba8a0;
T_65 ;
    %wait E_0x279b260;
    %load/v 8, v0x27bac20_0, 1;
    %jmp/0xz  T_65.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bab70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27baad0_0, 0, 0;
    %jmp T_65.1;
T_65.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_65.2, 4;
    %load/x1p 8, v0x27bab70_0, 2;
    %jmp T_65.3;
T_65.2 ;
    %mov 8, 2, 2;
T_65.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_65.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27baad0_0, 0, 1;
    %jmp T_65.5;
T_65.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_65.6, 4;
    %load/x1p 8, v0x27bab70_0, 2;
    %jmp T_65.7;
T_65.6 ;
    %mov 8, 2, 2;
T_65.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_65.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27baad0_0, 0, 0;
T_65.8 ;
T_65.5 ;
    %load/v 8, v0x27ba990_0, 1;
    %load/v 9, v0x27bab70_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27bab70_0, 0, 8;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x27ba4a0;
T_66 ;
    %wait E_0x279b260;
    %load/v 8, v0x27ba820_0, 1;
    %jmp/0xz  T_66.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ba770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba6d0_0, 0, 0;
    %jmp T_66.1;
T_66.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_66.2, 4;
    %load/x1p 8, v0x27ba770_0, 2;
    %jmp T_66.3;
T_66.2 ;
    %mov 8, 2, 2;
T_66.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_66.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba6d0_0, 0, 1;
    %jmp T_66.5;
T_66.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_66.6, 4;
    %load/x1p 8, v0x27ba770_0, 2;
    %jmp T_66.7;
T_66.6 ;
    %mov 8, 2, 2;
T_66.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_66.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba6d0_0, 0, 0;
T_66.8 ;
T_66.5 ;
    %load/v 8, v0x27ba590_0, 1;
    %load/v 9, v0x27ba770_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ba770_0, 0, 8;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x27ba0a0;
T_67 ;
    %wait E_0x279b260;
    %load/v 8, v0x27ba420_0, 1;
    %jmp/0xz  T_67.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ba370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba2d0_0, 0, 0;
    %jmp T_67.1;
T_67.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_67.2, 4;
    %load/x1p 8, v0x27ba370_0, 2;
    %jmp T_67.3;
T_67.2 ;
    %mov 8, 2, 2;
T_67.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_67.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba2d0_0, 0, 1;
    %jmp T_67.5;
T_67.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_67.6, 4;
    %load/x1p 8, v0x27ba370_0, 2;
    %jmp T_67.7;
T_67.6 ;
    %mov 8, 2, 2;
T_67.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_67.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ba2d0_0, 0, 0;
T_67.8 ;
T_67.5 ;
    %load/v 8, v0x27ba190_0, 1;
    %load/v 9, v0x27ba370_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ba370_0, 0, 8;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x27b9ca0;
T_68 ;
    %wait E_0x279b260;
    %load/v 8, v0x27ba020_0, 1;
    %jmp/0xz  T_68.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9f70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ed0_0, 0, 0;
    %jmp T_68.1;
T_68.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_68.2, 4;
    %load/x1p 8, v0x27b9f70_0, 2;
    %jmp T_68.3;
T_68.2 ;
    %mov 8, 2, 2;
T_68.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_68.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ed0_0, 0, 1;
    %jmp T_68.5;
T_68.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_68.6, 4;
    %load/x1p 8, v0x27b9f70_0, 2;
    %jmp T_68.7;
T_68.6 ;
    %mov 8, 2, 2;
T_68.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_68.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ed0_0, 0, 0;
T_68.8 ;
T_68.5 ;
    %load/v 8, v0x27b9d90_0, 1;
    %load/v 9, v0x27b9f70_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9f70_0, 0, 8;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x27b98a0;
T_69 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b9c20_0, 1;
    %jmp/0xz  T_69.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9b70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ad0_0, 0, 0;
    %jmp T_69.1;
T_69.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_69.2, 4;
    %load/x1p 8, v0x27b9b70_0, 2;
    %jmp T_69.3;
T_69.2 ;
    %mov 8, 2, 2;
T_69.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_69.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ad0_0, 0, 1;
    %jmp T_69.5;
T_69.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_69.6, 4;
    %load/x1p 8, v0x27b9b70_0, 2;
    %jmp T_69.7;
T_69.6 ;
    %mov 8, 2, 2;
T_69.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_69.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b9ad0_0, 0, 0;
T_69.8 ;
T_69.5 ;
    %load/v 8, v0x27b9990_0, 1;
    %load/v 9, v0x27b9b70_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9b70_0, 0, 8;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x27b9520;
T_70 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b9820_0, 1;
    %jmp/0xz  T_70.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b96d0_0, 0, 0;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_70.2, 4;
    %load/x1p 8, v0x27b9770_0, 2;
    %jmp T_70.3;
T_70.2 ;
    %mov 8, 2, 2;
T_70.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_70.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b96d0_0, 0, 1;
    %jmp T_70.5;
T_70.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_70.6, 4;
    %load/x1p 8, v0x27b9770_0, 2;
    %jmp T_70.7;
T_70.6 ;
    %mov 8, 2, 2;
T_70.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_70.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b96d0_0, 0, 0;
T_70.8 ;
T_70.5 ;
    %load/v 8, v0x27b8f90_0, 1;
    %load/v 9, v0x27b9770_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b9770_0, 0, 8;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x27b92e0;
T_71 ;
    %wait E_0x27b7c90;
    %load/v 8, v0x27bd6c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_71.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_71.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_71.2, 6;
    %set/v v0x27bd740_0, 0, 1;
    %jmp T_71.4;
T_71.0 ;
    %set/v v0x27bd740_0, 0, 1;
    %jmp T_71.4;
T_71.1 ;
    %set/v v0x27bd740_0, 0, 1;
    %jmp T_71.4;
T_71.2 ;
    %set/v v0x27bd740_0, 1, 1;
    %jmp T_71.4;
T_71.4 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x27b92e0;
T_72 ;
    %wait E_0x27b7af0;
    %load/v 8, v0x27bdb20_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_72.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_72.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_72.2, 6;
    %set/v v0x27bcd40_0, 0, 1;
    %jmp T_72.4;
T_72.0 ;
    %set/v v0x27bcd40_0, 0, 1;
    %jmp T_72.4;
T_72.1 ;
    %set/v v0x27bcd40_0, 0, 1;
    %jmp T_72.4;
T_72.2 ;
    %set/v v0x27bcd40_0, 1, 1;
    %jmp T_72.4;
T_72.4 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x27b92e0;
T_73 ;
    %wait E_0x27b8b80;
    %load/v 8, v0x27bdb20_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27bdca0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_73.0, 8;
    %set/v v0x27bda60_0, 1, 1;
    %jmp T_73.1;
T_73.0 ;
    %set/v v0x27bda60_0, 0, 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x27b92e0;
T_74 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bd2e0_0, 1;
    %jmp/0xz  T_74.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bd4f0_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27bd860_0, 0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/v 8, v0x27bd4f0_0, 1;
    %load/v 9, v0x27bd860_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_74.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27bd860_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27bd860_0, 0, 8;
    %jmp T_74.3;
T_74.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bd4f0_0, 0, 0;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x27b92e0;
T_75 ;
    %wait E_0x279b260;
    %load/v 8, v0x27bd2e0_0, 1;
    %jmp/0xz  T_75.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bca20_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27bc930_0, 0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/v 8, v0x27bca20_0, 1;
    %load/v 9, v0x27bc930_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_75.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27bc930_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27bc930_0, 0, 8;
    %jmp T_75.3;
T_75.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bca20_0, 0, 0;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x27b92e0;
T_76 ;
    %set/v v0x27bdba0_0, 0, 7;
    %set/v v0x27bd6c0_0, 0, 2;
    %set/v v0x27bdc20_0, 0, 2;
    %set/v v0x27bd4f0_0, 1, 1;
    %set/v v0x27bd860_0, 0, 5;
    %set/v v0x27bda60_0, 0, 1;
    %set/v v0x27bcd40_0, 0, 1;
    %set/v v0x27bd740_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x27b92e0;
T_77 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bd2e0_0, 1;
    %jmp/0xz  T_77.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bdc20_0, 0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/v 8, v0x27bd260_0, 1;
    %jmp/0xz  T_77.2, 8;
    %load/v 8, v0x27bdb20_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27bdca0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_77.4, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bdc20_0, 0, 0;
T_77.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_77.6, 4;
    %load/x1p 8, v0x27bdb20_0, 1;
    %jmp T_77.7;
T_77.6 ;
    %mov 8, 2, 1;
T_77.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27bdca0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_77.8, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bdc20_0, 0, 0;
T_77.8 ;
    %load/v 8, v0x27bdb20_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27bd640, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27bd8e0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_77.10, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bdc20_0, 0, 1;
T_77.10 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_77.12, 4;
    %load/x1p 8, v0x27bdb20_0, 1;
    %jmp T_77.13;
T_77.12 ;
    %mov 8, 2, 1;
T_77.13 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27bd640, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_77.14, 4;
    %load/x1p 9, v0x27bd8e0_0, 1;
    %jmp T_77.15;
T_77.14 ;
    %mov 9, 2, 1;
T_77.15 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_77.16, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bdc20_0, 0, 1;
T_77.16 ;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x27b92e0;
T_78 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27bd2e0_0, 1;
    %jmp/0xz  T_78.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bd6c0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bdba0_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 0;
t_19 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 0;
t_20 ;
    %jmp T_78.1;
T_78.0 ;
    %load/v 8, v0x27bdb20_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27bdca0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.2, 8;
    %load/v 8, v0x27bdba0_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bdba0_0, 0, 8;
    %load/v 8, v0x27bdb20_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_78.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 8;
t_21 ;
T_78.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_78.6, 4;
    %load/x1p 8, v0x27bdb20_0, 1;
    %jmp T_78.7;
T_78.6 ;
    %mov 8, 2, 1;
T_78.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_78.8, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 8;
t_22 ;
T_78.8 ;
T_78.2 ;
    %load/v 8, v0x27bdb20_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_78.10, 4;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bdba0_0, 0, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_78.12, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bd6c0_0, 0, 1;
T_78.12 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_78.14, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bd6c0_0, 0, 1;
T_78.14 ;
T_78.10 ;
    %load/v 8, v0x27bd8e0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_78.16, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 0;
t_23 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bd6c0_0, 0, 0;
T_78.16 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_78.18, 4;
    %load/x1p 8, v0x27bd8e0_0, 1;
    %jmp T_78.19;
T_78.18 ;
    %mov 8, 2, 1;
T_78.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_78.20, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bd640, 0, 0;
t_24 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bd6c0_0, 0, 0;
T_78.20 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x27b92e0;
T_79 ;
    %set/v v0x27bcba0_0, 0, 1;
    %set/v v0x27bc410_0, 0, 7;
    %set/v v0x27bcde0_0, 0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x27bcaa0, 0, 24;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x27bcaa0, 0, 24;
    %set/v v0x27bcb20_0, 1, 2;
    %set/v v0x27bc7f0_0, 0, 2;
    %set/v v0x27bc4c0_0, 0, 2;
    %set/v v0x27bc560_0, 0, 2;
    %set/v v0x27bc600_0, 0, 1;
    %set/v v0x27bca20_0, 1, 1;
    %set/v v0x27bc930_0, 0, 5;
    %set/v v0x27bd040_0, 0, 1;
    %set/v v0x27bc8b0_0, 0, 32;
    %set/v v0x27bc750_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x27b92e0;
T_80 ;
    %wait E_0x279b260;
    %load/v 8, v0x27bd2e0_0, 1;
    %jmp/0xz  T_80.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bcba0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bc410_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bcde0_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27bd160_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bc4c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bc560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc750_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bcaa0, 0, 0;
t_25 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bcaa0, 0, 0;
t_26 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bcb20_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bc7f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27bc8b0_0, 0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/v 8, v0x27bd3c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc6a0_0, 0, 8;
    %load/v 8, v0x27bce60_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27bc560_0, 2;
    %nor/r 9, 9, 2;
    %and 8, 9, 1;
    %jmp/0xz  T_80.2, 8;
    %load/v 8, v0x27bc4c0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_80.4, 4;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27bd160_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bc410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc750_0, 0, 0;
    %load/v 8, v0x27bc7f0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_80.6, 5;
    %load/v 8, v0x27bc7f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.8, 4;
    %load/x1p 9, v0x27bc7f0_0, 1;
    %jmp T_80.9;
T_80.8 ;
    %mov 9, 2, 1;
T_80.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_80.10, 8;
    %load/v 8, v0x27bc600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bcba0_0, 0, 8;
    %ix/getv 1, v0x27bc600_0;
    %jmp/1 t_27, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 1;
t_27 ;
    %load/v 8, v0x27bc600_0, 1;
    %inv 8, 1;
    %ix/get 1, 8, 1;
    %jmp/1 t_28, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 0;
t_28 ;
    %load/v 8, v0x27bc600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 8;
    %ix/getv 3, v0x27bc600_0;
    %load/av 8, v0x27bcaa0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27bd160_0, 0, 8;
    %jmp T_80.11;
T_80.10 ;
    %load/v 8, v0x27bc7f0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_80.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bcba0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bcaa0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27bd160_0, 0, 8;
    %jmp T_80.13;
T_80.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bcba0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bc560_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 0;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bcaa0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27bd160_0, 0, 8;
T_80.13 ;
T_80.11 ;
T_80.6 ;
    %jmp T_80.5;
T_80.4 ;
    %ix/getv 1, v0x27bcba0_0;
    %jmp/1 T_80.14, 4;
    %load/x1p 8, v0x27bc4c0_0, 1;
    %jmp T_80.15;
T_80.14 ;
    %mov 8, 2, 1;
T_80.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x27bcba0_0;
    %jmp/1 T_80.16, 4;
    %load/x1p 9, v0x27bc7f0_0, 1;
    %jmp T_80.17;
T_80.16 ;
    %mov 9, 2, 1;
T_80.17 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.18, 8;
    %ix/getv 1, v0x27bcba0_0;
    %jmp/1 t_29, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27bc4c0_0, 0, 0;
t_29 ;
    %ix/getv 1, v0x27bcba0_0;
    %jmp/1 t_30, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27bcde0_0, 0, 1;
t_30 ;
T_80.18 ;
T_80.5 ;
    %jmp T_80.3;
T_80.2 ;
    %load/v 8, v0x27bc560_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27bc750_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bd040_0, 0, 1;
T_80.20 ;
    %load/v 8, v0x27bc4c0_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %jmp/0xz  T_80.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bd040_0, 0, 0;
    %ix/getv 1, v0x27bcba0_0;
    %jmp/1 t_31, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27bc7f0_0, 0, 0;
t_31 ;
T_80.22 ;
    %load/v 8, v0x27bc4c0_0, 2;
    %nor/r 8, 8, 2;
    %load/v 9, v0x27bc750_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.24, 8;
    %load/v 8, v0x27bd440_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27bc8b0_0, 0, 8;
    %load/v 8, v0x27bc410_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bc410_0, 0, 8;
    %load/v 8, v0x27bc560_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bc4c0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27bc560_0, 0, 0;
    %jmp T_80.25;
T_80.24 ;
    %load/v 8, v0x27bc750_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_80.26, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc750_0, 0, 1;
T_80.26 ;
T_80.25 ;
    %load/v 8, v0x27bd3c0_0, 1;
    %load/v 9, v0x27bc410_0, 7;
    %mov 16, 0, 25;
    %ix/getv 3, v0x27bcba0_0;
    %load/av 41, v0x27bcaa0, 24;
    %mov 65, 0, 8;
    %addi 41, 1, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.28, 8;
    %load/v 8, v0x27bd440_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27bc8b0_0, 0, 8;
    %load/v 8, v0x27bc410_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27bc410_0, 0, 8;
T_80.28 ;
    %load/v 8, v0x27bc6a0_0, 1;
    %load/v 9, v0x27bd3c0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.30, 8;
    %load/v 8, v0x27bd440_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27bc8b0_0, 0, 8;
T_80.30 ;
T_80.3 ;
    %load/v 8, v0x27bcc40_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x27bc7f0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27bc4c0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.32, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bcb20_0, 0, 1;
T_80.32 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.34, 4;
    %load/x1p 8, v0x27bcc40_0, 1;
    %jmp T_80.35;
T_80.34 ;
    %mov 8, 2, 1;
T_80.35 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.36, 4;
    %load/x1p 9, v0x27bc7f0_0, 1;
    %jmp T_80.37;
T_80.36 ;
    %mov 9, 2, 1;
T_80.37 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.38, 4;
    %load/x1p 9, v0x27bc4c0_0, 1;
    %jmp T_80.39;
T_80.38 ;
    %mov 9, 2, 1;
T_80.39 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.40, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bcb20_0, 0, 1;
T_80.40 ;
    %load/v 8, v0x27bcc40_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_80.42, 5;
    %load/v 8, v0x27bcb20_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x27bcc40_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27bd640, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27bd640, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.44, 8;
    %load/v 8, v0x27bcf90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 8;
T_80.44 ;
    %load/v 8, v0x27bcb20_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27bcc40_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_80.46, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_80.48, 5;
    %load/v 8, v0x27bc4c0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.50, 4;
    %load/x1p 9, v0x27bcc40_0, 1;
    %jmp T_80.51;
T_80.50 ;
    %mov 9, 2, 1;
T_80.51 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.52, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 0;
T_80.52 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bcaa0, 0, 8;
t_32 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bc7f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bcb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27bcde0_0, 0, 0;
T_80.48 ;
T_80.46 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.54, 4;
    %load/x1p 8, v0x27bcb20_0, 1;
    %jmp T_80.55;
T_80.54 ;
    %mov 8, 2, 1;
T_80.55 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_80.56, 4;
    %load/x1p 9, v0x27bcc40_0, 1;
    %jmp T_80.57;
T_80.56 ;
    %mov 9, 2, 1;
T_80.57 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_80.58, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_80.60, 5;
    %load/v 8, v0x27bc4c0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27bcc40_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_80.62, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27bc600_0, 0, 1;
T_80.62 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27bd640, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27bcaa0, 0, 8;
t_33 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bc7f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bcb20_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27bcde0_0, 0, 0;
T_80.60 ;
T_80.58 ;
T_80.42 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x27b82a0;
T_81 ;
    %wait E_0x27b8500;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8c90_0, 0, 0;
    %load/v 8, v0x27b9030_0, 1;
    %jmp/0xz  T_81.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b2c80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b8b00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8dd0_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b8f10_0, 0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/v 8, v0x27b2c80_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_81.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_81.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_81.4, 6;
    %jmp T_81.6;
T_81.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8dd0_0, 0, 0;
    %load/v 8, v0x27b8940_0, 1;
    %load/v 9, v0x27b8dd0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_81.7, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b8f10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8dd0_0, 0, 1;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b2c80_0, 0, 8;
T_81.7 ;
    %jmp T_81.6;
T_81.3 ;
    %load/v 8, v0x27b8610_0, 1;
    %jmp/0xz  T_81.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8d30_0, 0, 1;
    %load/v 8, v0x27aed60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b8b00_0, 0, 8;
    %load/v 8, v0x27b89c0_0, 24;
    %mov 32, 0, 8;
    %subi 8, 1, 32;
    %load/v 40, v0x27b8f10_0, 24;
    %mov 64, 0, 8;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_81.11, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8c90_0, 0, 1;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b2c80_0, 0, 8;
    %jmp T_81.12;
T_81.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8e70_0, 0, 1;
T_81.12 ;
T_81.9 ;
    %jmp T_81.6;
T_81.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8dd0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b2c80_0, 0, 0;
    %jmp T_81.6;
T_81.6 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x27b7270;
T_82 ;
    %wait E_0x27b73c0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8050_0, 0, 0;
    %load/v 8, v0x27b8170_0, 1;
    %jmp/0xz  T_82.0, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b7fc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b7e90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b7e10_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b80d0_0, 0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/v 8, v0x27b80d0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_82.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_82.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_82.4, 6;
    %jmp T_82.6;
T_82.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b7e90_0, 0, 0;
    %load/v 8, v0x27b7bf0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b7e90_0, 2;
    %mov 11, 0, 1;
    %cmpi/u 9, 0, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_82.7, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b7fc0_0, 0, 0;
    %load/v 8, v0x27b7bf0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_82.9, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b7e90_0, 0, 1;
    %jmp T_82.10;
T_82.9 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b7e90_0, 0, 1;
T_82.10 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b80d0_0, 0, 8;
T_82.7 ;
    %jmp T_82.6;
T_82.3 ;
    %load/v 8, v0x27b7fc0_0, 24;
    %load/v 32, v0x27b7ce0_0, 24;
    %cmp/u 8, 32, 24;
    %jmp/0xz  T_82.11, 5;
    %load/v 8, v0x27b7b50_0, 1;
    %jmp/0xz  T_82.13, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b8050_0, 0, 1;
    %load/v 8, v0x27b78c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b7e10_0, 0, 8;
    %load/v 8, v0x27b7fc0_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b7fc0_0, 0, 8;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b80d0_0, 0, 8;
T_82.12 ;
    %load/v 8, v0x27b7a50_0, 1;
    %jmp/0xz  T_82.15, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b80d0_0, 0, 8;
T_82.15 ;
    %jmp T_82.6;
T_82.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b7e90_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27b80d0_0, 0, 0;
    %jmp T_82.6;
T_82.6 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x27b4110;
T_83 ;
    %set/v v0x27b4840_0, 0, 32;
    %set/v v0x27b4840_0, 0, 32;
T_83.0 ;
    %load/v 8, v0x27b4840_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_83.1, 5;
    %ix/getv/s 3, v0x27b4840_0;
    %jmp/1 t_34, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b48e0, 0, 0;
t_34 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27b4840_0, 32;
    %set/v v0x27b4840_0, 8, 32;
    %jmp T_83.0;
T_83.1 ;
    %end;
    .thread T_83;
    .scope S_0x27b4110;
T_84 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b4960_0, 1;
    %jmp/0xz  T_84.0, 8;
    %load/v 8, v0x27b4640_0, 32;
    %ix/getv 3, v0x27b4400_0;
    %jmp/1 t_35, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b48e0, 0, 8;
t_35 ;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x27b4110;
T_85 ;
    %wait E_0x26ca8f0;
    %ix/getv 3, v0x27b44a0_0;
    %load/av 8, v0x27b48e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b46c0_0, 0, 8;
    %jmp T_85;
    .thread T_85;
    .scope S_0x27b3d10;
T_86 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b4090_0, 1;
    %jmp/0xz  T_86.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b3fe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3f40_0, 0, 0;
    %jmp T_86.1;
T_86.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.2, 4;
    %load/x1p 8, v0x27b3fe0_0, 2;
    %jmp T_86.3;
T_86.2 ;
    %mov 8, 2, 2;
T_86.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_86.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3f40_0, 0, 1;
    %jmp T_86.5;
T_86.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.6, 4;
    %load/x1p 8, v0x27b3fe0_0, 2;
    %jmp T_86.7;
T_86.6 ;
    %mov 8, 2, 2;
T_86.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_86.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3f40_0, 0, 0;
T_86.8 ;
T_86.5 ;
    %load/v 8, v0x27b3e00_0, 1;
    %load/v 9, v0x27b3fe0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b3fe0_0, 0, 8;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x27b3910;
T_87 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b3c90_0, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b3be0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3b40_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_87.2, 4;
    %load/x1p 8, v0x27b3be0_0, 2;
    %jmp T_87.3;
T_87.2 ;
    %mov 8, 2, 2;
T_87.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_87.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3b40_0, 0, 1;
    %jmp T_87.5;
T_87.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_87.6, 4;
    %load/x1p 8, v0x27b3be0_0, 2;
    %jmp T_87.7;
T_87.6 ;
    %mov 8, 2, 2;
T_87.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_87.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3b40_0, 0, 0;
T_87.8 ;
T_87.5 ;
    %load/v 8, v0x27b3a00_0, 1;
    %load/v 9, v0x27b3be0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b3be0_0, 0, 8;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x27b3510;
T_88 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b3890_0, 1;
    %jmp/0xz  T_88.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b37e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3740_0, 0, 0;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_88.2, 4;
    %load/x1p 8, v0x27b37e0_0, 2;
    %jmp T_88.3;
T_88.2 ;
    %mov 8, 2, 2;
T_88.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_88.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3740_0, 0, 1;
    %jmp T_88.5;
T_88.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_88.6, 4;
    %load/x1p 8, v0x27b37e0_0, 2;
    %jmp T_88.7;
T_88.6 ;
    %mov 8, 2, 2;
T_88.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_88.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3740_0, 0, 0;
T_88.8 ;
T_88.5 ;
    %load/v 8, v0x27b3600_0, 1;
    %load/v 9, v0x27b37e0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b37e0_0, 0, 8;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x27b3110;
T_89 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b3490_0, 1;
    %jmp/0xz  T_89.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b33e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3340_0, 0, 0;
    %jmp T_89.1;
T_89.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_89.2, 4;
    %load/x1p 8, v0x27b33e0_0, 2;
    %jmp T_89.3;
T_89.2 ;
    %mov 8, 2, 2;
T_89.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_89.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3340_0, 0, 1;
    %jmp T_89.5;
T_89.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_89.6, 4;
    %load/x1p 8, v0x27b33e0_0, 2;
    %jmp T_89.7;
T_89.6 ;
    %mov 8, 2, 2;
T_89.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_89.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b3340_0, 0, 0;
T_89.8 ;
T_89.5 ;
    %load/v 8, v0x27b3200_0, 1;
    %load/v 9, v0x27b33e0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b33e0_0, 0, 8;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x27b2d90;
T_90 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b3090_0, 1;
    %jmp/0xz  T_90.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b2fe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2f40_0, 0, 0;
    %jmp T_90.1;
T_90.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_90.2, 4;
    %load/x1p 8, v0x27b2fe0_0, 2;
    %jmp T_90.3;
T_90.2 ;
    %mov 8, 2, 2;
T_90.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_90.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2f40_0, 0, 1;
    %jmp T_90.5;
T_90.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_90.6, 4;
    %load/x1p 8, v0x27b2fe0_0, 2;
    %jmp T_90.7;
T_90.6 ;
    %mov 8, 2, 2;
T_90.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_90.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2f40_0, 0, 0;
T_90.8 ;
T_90.5 ;
    %load/v 8, v0x27aeaa0_0, 1;
    %load/v 9, v0x27b2fe0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b2fe0_0, 0, 8;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x27b2880;
T_91 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b2c00_0, 1;
    %jmp/0xz  T_91.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b2b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2ab0_0, 0, 0;
    %jmp T_91.1;
T_91.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_91.2, 4;
    %load/x1p 8, v0x27b2b50_0, 2;
    %jmp T_91.3;
T_91.2 ;
    %mov 8, 2, 2;
T_91.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_91.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2ab0_0, 0, 1;
    %jmp T_91.5;
T_91.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_91.6, 4;
    %load/x1p 8, v0x27b2b50_0, 2;
    %jmp T_91.7;
T_91.6 ;
    %mov 8, 2, 2;
T_91.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_91.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b2ab0_0, 0, 0;
T_91.8 ;
T_91.5 ;
    %load/v 8, v0x27b2970_0, 1;
    %load/v 9, v0x27b2b50_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27b2b50_0, 0, 8;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x27b2680;
T_92 ;
    %wait E_0x27b2830;
    %load/v 8, v0x27b68b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_92.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_92.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_92.2, 6;
    %set/v v0x27b6950_0, 0, 1;
    %jmp T_92.4;
T_92.0 ;
    %set/v v0x27b6950_0, 0, 1;
    %jmp T_92.4;
T_92.1 ;
    %set/v v0x27b6950_0, 0, 1;
    %jmp T_92.4;
T_92.2 ;
    %set/v v0x27b6950_0, 1, 1;
    %jmp T_92.4;
T_92.4 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x27b2680;
T_93 ;
    %wait E_0x27b27e0;
    %load/v 8, v0x27b6d10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_93.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_93.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_93.2, 6;
    %set/v v0x27b6090_0, 0, 1;
    %jmp T_93.4;
T_93.0 ;
    %set/v v0x27b6090_0, 0, 1;
    %jmp T_93.4;
T_93.1 ;
    %set/v v0x27b6090_0, 0, 1;
    %jmp T_93.4;
T_93.2 ;
    %set/v v0x27b6090_0, 1, 1;
    %jmp T_93.4;
T_93.4 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x27b2680;
T_94 ;
    %wait E_0x27b2770;
    %load/v 8, v0x27b6d10_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b6e90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_94.0, 8;
    %set/v v0x27b6c50_0, 1, 1;
    %jmp T_94.1;
T_94.0 ;
    %set/v v0x27b6c50_0, 0, 1;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x27b2680;
T_95 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b6470_0, 1;
    %jmp/0xz  T_95.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b66e0_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b6a50_0, 0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/v 8, v0x27b66e0_0, 1;
    %load/v 9, v0x27b6a50_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_95.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27b6a50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b6a50_0, 0, 8;
    %jmp T_95.3;
T_95.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b66e0_0, 0, 0;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x27b2680;
T_96 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b6470_0, 1;
    %jmp/0xz  T_96.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5d70_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b5c80_0, 0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/v 8, v0x27b5d70_0, 1;
    %load/v 9, v0x27b5c80_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_96.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27b5c80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b5c80_0, 0, 8;
    %jmp T_96.3;
T_96.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5d70_0, 0, 0;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x27b2680;
T_97 ;
    %set/v v0x27b6d90_0, 0, 7;
    %set/v v0x27b68b0_0, 0, 2;
    %set/v v0x27b6e10_0, 0, 2;
    %set/v v0x27b66e0_0, 1, 1;
    %set/v v0x27b6a50_0, 0, 5;
    %set/v v0x27b6c50_0, 0, 1;
    %set/v v0x27b6090_0, 0, 1;
    %set/v v0x27b6950_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x27b2680;
T_98 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b6470_0, 1;
    %jmp/0xz  T_98.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b6e10_0, 0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/v 8, v0x27b63d0_0, 1;
    %jmp/0xz  T_98.2, 8;
    %load/v 8, v0x27b6d10_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b6e90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_98.4, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b6e10_0, 0, 0;
T_98.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_98.6, 4;
    %load/x1p 8, v0x27b6d10_0, 1;
    %jmp T_98.7;
T_98.6 ;
    %mov 8, 2, 1;
T_98.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b6e90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_98.8, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b6e10_0, 0, 0;
T_98.8 ;
    %load/v 8, v0x27b6d10_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b6830, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b6ad0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_98.10, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b6e10_0, 0, 1;
T_98.10 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_98.12, 4;
    %load/x1p 8, v0x27b6d10_0, 1;
    %jmp T_98.13;
T_98.12 ;
    %mov 8, 2, 1;
T_98.13 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b6830, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_98.14, 4;
    %load/x1p 9, v0x27b6ad0_0, 1;
    %jmp T_98.15;
T_98.14 ;
    %mov 9, 2, 1;
T_98.15 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_98.16, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b6e10_0, 0, 1;
T_98.16 ;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x27b2680;
T_99 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b6470_0, 1;
    %jmp/0xz  T_99.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b68b0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b6d90_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 0;
t_36 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 0;
t_37 ;
    %jmp T_99.1;
T_99.0 ;
    %load/v 8, v0x27b6d10_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b6e90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_99.2, 8;
    %load/v 8, v0x27b6d90_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b6d90_0, 0, 8;
    %load/v 8, v0x27b6d10_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_99.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 8;
t_38 ;
T_99.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_99.6, 4;
    %load/x1p 8, v0x27b6d10_0, 1;
    %jmp T_99.7;
T_99.6 ;
    %mov 8, 2, 1;
T_99.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_99.8, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 8;
t_39 ;
T_99.8 ;
T_99.2 ;
    %load/v 8, v0x27b6d10_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_99.10, 4;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b6d90_0, 0, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_99.12, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b68b0_0, 0, 1;
T_99.12 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_99.14, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b68b0_0, 0, 1;
T_99.14 ;
T_99.10 ;
    %load/v 8, v0x27b6ad0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_99.16, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 0;
t_40 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b68b0_0, 0, 0;
T_99.16 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_99.18, 4;
    %load/x1p 8, v0x27b6ad0_0, 1;
    %jmp T_99.19;
T_99.18 ;
    %mov 8, 2, 1;
T_99.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_99.20, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b6830, 0, 0;
t_41 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b68b0_0, 0, 0;
T_99.20 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x27b2680;
T_100 ;
    %set/v v0x27b5ef0_0, 0, 1;
    %set/v v0x27b5760_0, 0, 7;
    %set/v v0x27b6110_0, 0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x27b5df0, 0, 24;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x27b5df0, 0, 24;
    %set/v v0x27b5e70_0, 1, 2;
    %set/v v0x27b5b40_0, 0, 2;
    %set/v v0x27b5810_0, 0, 2;
    %set/v v0x27b58b0_0, 0, 2;
    %set/v v0x27b5950_0, 0, 1;
    %set/v v0x27b5d70_0, 1, 1;
    %set/v v0x27b5c80_0, 0, 5;
    %set/v v0x27b6530_0, 0, 1;
    %set/v v0x27b5c00_0, 0, 32;
    %set/v v0x27b5aa0_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x27b2680;
T_101 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b6470_0, 1;
    %jmp/0xz  T_101.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5ef0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b5760_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b6110_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b6190_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b5810_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5aa0_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b5df0, 0, 0;
t_42 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b5df0, 0, 0;
t_43 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b5e70_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b5b40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b5c00_0, 0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/v 8, v0x27b65b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b59f0_0, 0, 8;
    %load/v 8, v0x27b62d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27b58b0_0, 2;
    %nor/r 9, 9, 2;
    %and 8, 9, 1;
    %jmp/0xz  T_101.2, 8;
    %load/v 8, v0x27b5810_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_101.4, 4;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b6190_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b5760_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5aa0_0, 0, 0;
    %load/v 8, v0x27b5b40_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_101.6, 5;
    %load/v 8, v0x27b5b40_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.8, 4;
    %load/x1p 9, v0x27b5b40_0, 1;
    %jmp T_101.9;
T_101.8 ;
    %mov 9, 2, 1;
T_101.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_101.10, 8;
    %load/v 8, v0x27b5950_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5ef0_0, 0, 8;
    %ix/getv 1, v0x27b5950_0;
    %jmp/1 t_44, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 1;
t_44 ;
    %load/v 8, v0x27b5950_0, 1;
    %inv 8, 1;
    %ix/get 1, 8, 1;
    %jmp/1 t_45, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 0;
t_45 ;
    %load/v 8, v0x27b5950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 8;
    %ix/getv 3, v0x27b5950_0;
    %load/av 8, v0x27b5df0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b6190_0, 0, 8;
    %jmp T_101.11;
T_101.10 ;
    %load/v 8, v0x27b5b40_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_101.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5ef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b5df0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b6190_0, 0, 8;
    %jmp T_101.13;
T_101.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5ef0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b58b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 0;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b5df0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b6190_0, 0, 8;
T_101.13 ;
T_101.11 ;
T_101.6 ;
    %jmp T_101.5;
T_101.4 ;
    %ix/getv 1, v0x27b5ef0_0;
    %jmp/1 T_101.14, 4;
    %load/x1p 8, v0x27b5810_0, 1;
    %jmp T_101.15;
T_101.14 ;
    %mov 8, 2, 1;
T_101.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x27b5ef0_0;
    %jmp/1 T_101.16, 4;
    %load/x1p 9, v0x27b5b40_0, 1;
    %jmp T_101.17;
T_101.16 ;
    %mov 9, 2, 1;
T_101.17 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.18, 8;
    %ix/getv 1, v0x27b5ef0_0;
    %jmp/1 t_46, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b5810_0, 0, 0;
t_46 ;
    %ix/getv 1, v0x27b5ef0_0;
    %jmp/1 t_47, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b6110_0, 0, 1;
t_47 ;
T_101.18 ;
T_101.5 ;
    %jmp T_101.3;
T_101.2 ;
    %load/v 8, v0x27b58b0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b5aa0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6530_0, 0, 1;
T_101.20 ;
    %load/v 8, v0x27b5810_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %jmp/0xz  T_101.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b6530_0, 0, 0;
    %ix/getv 1, v0x27b5ef0_0;
    %jmp/1 t_48, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b5b40_0, 0, 0;
t_48 ;
T_101.22 ;
    %load/v 8, v0x27b5810_0, 2;
    %nor/r 8, 8, 2;
    %load/v 9, v0x27b5aa0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.24, 8;
    %load/v 8, v0x27b6630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b5c00_0, 0, 8;
    %load/v 8, v0x27b5760_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b5760_0, 0, 8;
    %load/v 8, v0x27b58b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b5810_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b58b0_0, 0, 0;
    %jmp T_101.25;
T_101.24 ;
    %load/v 8, v0x27b5aa0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_101.26, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5aa0_0, 0, 1;
T_101.26 ;
T_101.25 ;
    %load/v 8, v0x27b65b0_0, 1;
    %load/v 9, v0x27b5760_0, 7;
    %mov 16, 0, 25;
    %ix/getv 3, v0x27b5ef0_0;
    %load/av 41, v0x27b5df0, 24;
    %mov 65, 0, 8;
    %addi 41, 1, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.28, 8;
    %load/v 8, v0x27b6630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b5c00_0, 0, 8;
    %load/v 8, v0x27b5760_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b5760_0, 0, 8;
T_101.28 ;
    %load/v 8, v0x27b59f0_0, 1;
    %load/v 9, v0x27b65b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.30, 8;
    %load/v 8, v0x27b6630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b5c00_0, 0, 8;
T_101.30 ;
T_101.3 ;
    %load/v 8, v0x27b5f70_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x27b5b40_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b5810_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.32, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b5e70_0, 0, 1;
T_101.32 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.34, 4;
    %load/x1p 8, v0x27b5f70_0, 1;
    %jmp T_101.35;
T_101.34 ;
    %mov 8, 2, 1;
T_101.35 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.36, 4;
    %load/x1p 9, v0x27b5b40_0, 1;
    %jmp T_101.37;
T_101.36 ;
    %mov 9, 2, 1;
T_101.37 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.38, 4;
    %load/x1p 9, v0x27b5810_0, 1;
    %jmp T_101.39;
T_101.38 ;
    %mov 9, 2, 1;
T_101.39 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.40, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b5e70_0, 0, 1;
T_101.40 ;
    %load/v 8, v0x27b5f70_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_101.42, 5;
    %load/v 8, v0x27b5e70_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x27b5f70_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b6830, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b6830, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.44, 8;
    %load/v 8, v0x27b6010_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 8;
T_101.44 ;
    %load/v 8, v0x27b5e70_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b5f70_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_101.46, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_101.48, 5;
    %load/v 8, v0x27b5810_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.50, 4;
    %load/x1p 9, v0x27b5f70_0, 1;
    %jmp T_101.51;
T_101.50 ;
    %mov 9, 2, 1;
T_101.51 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.52, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 0;
T_101.52 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b5df0, 0, 8;
t_49 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b5b40_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b6110_0, 0, 0;
T_101.48 ;
T_101.46 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.54, 4;
    %load/x1p 8, v0x27b5e70_0, 1;
    %jmp T_101.55;
T_101.54 ;
    %mov 8, 2, 1;
T_101.55 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_101.56, 4;
    %load/x1p 9, v0x27b5f70_0, 1;
    %jmp T_101.57;
T_101.56 ;
    %mov 9, 2, 1;
T_101.57 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_101.58, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_101.60, 5;
    %load/v 8, v0x27b5810_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27b5f70_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_101.62, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b5950_0, 0, 1;
T_101.62 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b6830, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b5df0, 0, 8;
t_50 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b5b40_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b6110_0, 0, 0;
T_101.60 ;
T_101.58 ;
T_101.42 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x27af3c0;
T_102 ;
    %set/v v0x27afaf0_0, 0, 32;
    %set/v v0x27afaf0_0, 0, 32;
T_102.0 ;
    %load/v 8, v0x27afaf0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_102.1, 5;
    %ix/getv/s 3, v0x27afaf0_0;
    %jmp/1 t_51, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27afb90, 0, 0;
t_51 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x27afaf0_0, 32;
    %set/v v0x27afaf0_0, 8, 32;
    %jmp T_102.0;
T_102.1 ;
    %end;
    .thread T_102;
    .scope S_0x27af3c0;
T_103 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27afc10_0, 1;
    %jmp/0xz  T_103.0, 8;
    %load/v 8, v0x27af8f0_0, 32;
    %ix/getv 3, v0x27af6b0_0;
    %jmp/1 t_52, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27afb90, 0, 8;
t_52 ;
T_103.0 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x27af3c0;
T_104 ;
    %wait E_0x279b260;
    %ix/getv 3, v0x27af750_0;
    %load/av 8, v0x27afb90, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27af970_0, 0, 8;
    %jmp T_104;
    .thread T_104;
    .scope S_0x27aefc0;
T_105 ;
    %wait E_0x279b260;
    %load/v 8, v0x27af340_0, 1;
    %jmp/0xz  T_105.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27af290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27af1f0_0, 0, 0;
    %jmp T_105.1;
T_105.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_105.2, 4;
    %load/x1p 8, v0x27af290_0, 2;
    %jmp T_105.3;
T_105.2 ;
    %mov 8, 2, 2;
T_105.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_105.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27af1f0_0, 0, 1;
    %jmp T_105.5;
T_105.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_105.6, 4;
    %load/x1p 8, v0x27af290_0, 2;
    %jmp T_105.7;
T_105.6 ;
    %mov 8, 2, 2;
T_105.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_105.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27af1f0_0, 0, 0;
T_105.8 ;
T_105.5 ;
    %load/v 8, v0x27af0b0_0, 1;
    %load/v 9, v0x27af290_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27af290_0, 0, 8;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x27aeb30;
T_106 ;
    %wait E_0x279b260;
    %load/v 8, v0x27aef40_0, 1;
    %jmp/0xz  T_106.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27aee90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27acde0_0, 0, 0;
    %jmp T_106.1;
T_106.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_106.2, 4;
    %load/x1p 8, v0x27aee90_0, 2;
    %jmp T_106.3;
T_106.2 ;
    %mov 8, 2, 2;
T_106.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_106.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27acde0_0, 0, 1;
    %jmp T_106.5;
T_106.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_106.6, 4;
    %load/x1p 8, v0x27aee90_0, 2;
    %jmp T_106.7;
T_106.6 ;
    %mov 8, 2, 2;
T_106.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_106.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27acde0_0, 0, 0;
T_106.8 ;
T_106.5 ;
    %load/v 8, v0x27aec20_0, 1;
    %load/v 9, v0x27aee90_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27aee90_0, 0, 8;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x27ae6a0;
T_107 ;
    %wait E_0x279b260;
    %load/v 8, v0x27aea20_0, 1;
    %jmp/0xz  T_107.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae8d0_0, 0, 0;
    %jmp T_107.1;
T_107.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_107.2, 4;
    %load/x1p 8, v0x27ae970_0, 2;
    %jmp T_107.3;
T_107.2 ;
    %mov 8, 2, 2;
T_107.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_107.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae8d0_0, 0, 1;
    %jmp T_107.5;
T_107.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_107.6, 4;
    %load/x1p 8, v0x27ae970_0, 2;
    %jmp T_107.7;
T_107.6 ;
    %mov 8, 2, 2;
T_107.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_107.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae8d0_0, 0, 0;
T_107.8 ;
T_107.5 ;
    %load/v 8, v0x27ae790_0, 1;
    %load/v 9, v0x27ae970_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae970_0, 0, 8;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x27ae2d0;
T_108 ;
    %wait E_0x279b260;
    %load/v 8, v0x27ae620_0, 1;
    %jmp/0xz  T_108.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae5a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae500_0, 0, 0;
    %jmp T_108.1;
T_108.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_108.2, 4;
    %load/x1p 8, v0x27ae5a0_0, 2;
    %jmp T_108.3;
T_108.2 ;
    %mov 8, 2, 2;
T_108.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_108.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae500_0, 0, 1;
    %jmp T_108.5;
T_108.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_108.6, 4;
    %load/x1p 8, v0x27ae5a0_0, 2;
    %jmp T_108.7;
T_108.6 ;
    %mov 8, 2, 2;
T_108.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_108.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae500_0, 0, 0;
T_108.8 ;
T_108.5 ;
    %load/v 8, v0x27ae3c0_0, 1;
    %load/v 9, v0x27ae5a0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae5a0_0, 0, 8;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x27adef0;
T_109 ;
    %wait E_0x279b260;
    %load/v 8, v0x27ae250_0, 1;
    %jmp/0xz  T_109.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae1a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae100_0, 0, 0;
    %jmp T_109.1;
T_109.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_109.2, 4;
    %load/x1p 8, v0x27ae1a0_0, 2;
    %jmp T_109.3;
T_109.2 ;
    %mov 8, 2, 2;
T_109.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_109.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae100_0, 0, 1;
    %jmp T_109.5;
T_109.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_109.6, 4;
    %load/x1p 8, v0x27ae1a0_0, 2;
    %jmp T_109.7;
T_109.6 ;
    %mov 8, 2, 2;
T_109.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_109.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ae100_0, 0, 0;
T_109.8 ;
T_109.5 ;
    %load/v 8, v0x27adfe0_0, 1;
    %load/v 9, v0x27ae1a0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ae1a0_0, 0, 8;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x27adb40;
T_110 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27ade40_0, 1;
    %jmp/0xz  T_110.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27add90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27adcf0_0, 0, 0;
    %jmp T_110.1;
T_110.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_110.2, 4;
    %load/x1p 8, v0x27add90_0, 2;
    %jmp T_110.3;
T_110.2 ;
    %mov 8, 2, 2;
T_110.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_110.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27adcf0_0, 0, 1;
    %jmp T_110.5;
T_110.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_110.6, 4;
    %load/x1p 8, v0x27add90_0, 2;
    %jmp T_110.7;
T_110.6 ;
    %mov 8, 2, 2;
T_110.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_110.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27adcf0_0, 0, 0;
T_110.8 ;
T_110.5 ;
    %load/v 8, v0x27ad580_0, 1;
    %load/v 9, v0x27add90_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x27add90_0, 0, 8;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x27ad7f0;
T_111 ;
    %wait E_0x27adaf0;
    %load/v 8, v0x27b1cc0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_111.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_111.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_111.2, 6;
    %set/v v0x27b1d40_0, 0, 1;
    %jmp T_111.4;
T_111.0 ;
    %set/v v0x27b1d40_0, 0, 1;
    %jmp T_111.4;
T_111.1 ;
    %set/v v0x27b1d40_0, 0, 1;
    %jmp T_111.4;
T_111.2 ;
    %set/v v0x27b1d40_0, 1, 1;
    %jmp T_111.4;
T_111.4 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x27ad7f0;
T_112 ;
    %wait E_0x27adaa0;
    %load/v 8, v0x27b2120_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_112.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_112.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_112.2, 6;
    %set/v v0x27b1340_0, 0, 1;
    %jmp T_112.4;
T_112.0 ;
    %set/v v0x27b1340_0, 0, 1;
    %jmp T_112.4;
T_112.1 ;
    %set/v v0x27b1340_0, 0, 1;
    %jmp T_112.4;
T_112.2 ;
    %set/v v0x27b1340_0, 1, 1;
    %jmp T_112.4;
T_112.4 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x27ad7f0;
T_113 ;
    %wait E_0x27ada30;
    %load/v 8, v0x27b2120_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b22a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_113.0, 8;
    %set/v v0x27b2060_0, 1, 1;
    %jmp T_113.1;
T_113.0 ;
    %set/v v0x27b2060_0, 0, 1;
T_113.1 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x27ad7f0;
T_114 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b18e0_0, 1;
    %jmp/0xz  T_114.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1af0_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b1e60_0, 0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/v 8, v0x27b1af0_0, 1;
    %load/v 9, v0x27b1e60_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_114.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27b1e60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b1e60_0, 0, 8;
    %jmp T_114.3;
T_114.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1af0_0, 0, 0;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x27ad7f0;
T_115 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b18e0_0, 1;
    %jmp/0xz  T_115.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1020_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b0f30_0, 0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/v 8, v0x27b1020_0, 1;
    %load/v 9, v0x27b0f30_0, 5;
   %cmpi/u 9, 4, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_115.2, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27b0f30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27b0f30_0, 0, 8;
    %jmp T_115.3;
T_115.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1020_0, 0, 0;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x27ad7f0;
T_116 ;
    %set/v v0x27b21a0_0, 0, 7;
    %set/v v0x27b1cc0_0, 0, 2;
    %set/v v0x27b2220_0, 0, 2;
    %set/v v0x27b1af0_0, 1, 1;
    %set/v v0x27b1e60_0, 0, 5;
    %set/v v0x27b2060_0, 0, 1;
    %set/v v0x27b1340_0, 0, 1;
    %set/v v0x27b1d40_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_0x27ad7f0;
T_117 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b18e0_0, 1;
    %jmp/0xz  T_117.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b2220_0, 0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/v 8, v0x27b1860_0, 1;
    %jmp/0xz  T_117.2, 8;
    %load/v 8, v0x27b2120_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b22a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_117.4, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b2220_0, 0, 0;
T_117.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_117.6, 4;
    %load/x1p 8, v0x27b2120_0, 1;
    %jmp T_117.7;
T_117.6 ;
    %mov 8, 2, 1;
T_117.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b22a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_117.8, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b2220_0, 0, 0;
T_117.8 ;
    %load/v 8, v0x27b2120_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b1c40, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b1ee0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_117.10, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b2220_0, 0, 1;
T_117.10 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_117.12, 4;
    %load/x1p 8, v0x27b2120_0, 1;
    %jmp T_117.13;
T_117.12 ;
    %mov 8, 2, 1;
T_117.13 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b1c40, 24;
    %mov 33, 0, 1;
    %cmpi/u 9, 0, 25;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_117.14, 4;
    %load/x1p 9, v0x27b1ee0_0, 1;
    %jmp T_117.15;
T_117.14 ;
    %mov 9, 2, 1;
T_117.15 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_117.16, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b2220_0, 0, 1;
T_117.16 ;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x27ad7f0;
T_118 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27b18e0_0, 1;
    %jmp/0xz  T_118.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b1cc0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b21a0_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 0;
t_53 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 0;
t_54 ;
    %jmp T_118.1;
T_118.0 ;
    %load/v 8, v0x27b2120_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b22a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_118.2, 8;
    %load/v 8, v0x27b21a0_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b21a0_0, 0, 8;
    %load/v 8, v0x27b2120_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_118.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 8;
t_55 ;
T_118.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_118.6, 4;
    %load/x1p 8, v0x27b2120_0, 1;
    %jmp T_118.7;
T_118.6 ;
    %mov 8, 2, 1;
T_118.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_118.8, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 8;
t_56 ;
T_118.8 ;
T_118.2 ;
    %load/v 8, v0x27b2120_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_118.10, 4;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b21a0_0, 0, 0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_118.12, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b1cc0_0, 0, 1;
T_118.12 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_118.14, 5;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b1cc0_0, 0, 1;
T_118.14 ;
T_118.10 ;
    %load/v 8, v0x27b1ee0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_118.16, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 0;
t_57 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b1cc0_0, 0, 0;
T_118.16 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_118.18, 4;
    %load/x1p 8, v0x27b1ee0_0, 1;
    %jmp T_118.19;
T_118.18 ;
    %mov 8, 2, 1;
T_118.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_118.20, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b1c40, 0, 0;
t_58 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b1cc0_0, 0, 0;
T_118.20 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x27ad7f0;
T_119 ;
    %set/v v0x27b11a0_0, 0, 1;
    %set/v v0x27b0a10_0, 0, 7;
    %set/v v0x27b13e0_0, 0, 2;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x27b10a0, 0, 24;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x27b10a0, 0, 24;
    %set/v v0x27b1120_0, 1, 2;
    %set/v v0x27b0df0_0, 0, 2;
    %set/v v0x27b0ac0_0, 0, 2;
    %set/v v0x27b0b60_0, 0, 2;
    %set/v v0x27b0c00_0, 0, 1;
    %set/v v0x27b1020_0, 1, 1;
    %set/v v0x27b0f30_0, 0, 5;
    %set/v v0x27b1640_0, 0, 1;
    %set/v v0x27b0eb0_0, 0, 32;
    %set/v v0x27b0d50_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0x27ad7f0;
T_120 ;
    %wait E_0x279b260;
    %load/v 8, v0x27b18e0_0, 1;
    %jmp/0xz  T_120.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b11a0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b0a10_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b13e0_0, 0, 1;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b1760_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b0ac0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b0b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0d50_0, 0, 0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b10a0, 0, 0;
t_59 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b10a0, 0, 0;
t_60 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b1120_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b0df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b0eb0_0, 0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/v 8, v0x27b19c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0ca0_0, 0, 8;
    %load/v 8, v0x27b1460_0, 1;
    %inv 8, 1;
    %load/v 9, v0x27b0b60_0, 2;
    %nor/r 9, 9, 2;
    %and 8, 9, 1;
    %jmp/0xz  T_120.2, 8;
    %load/v 8, v0x27b0ac0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_120.4, 4;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b1760_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b0a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0d50_0, 0, 0;
    %load/v 8, v0x27b0df0_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_120.6, 5;
    %load/v 8, v0x27b0df0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.8, 4;
    %load/x1p 9, v0x27b0df0_0, 1;
    %jmp T_120.9;
T_120.8 ;
    %mov 9, 2, 1;
T_120.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_120.10, 8;
    %load/v 8, v0x27b0c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b11a0_0, 0, 8;
    %ix/getv 1, v0x27b0c00_0;
    %jmp/1 t_61, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 1;
t_61 ;
    %load/v 8, v0x27b0c00_0, 1;
    %inv 8, 1;
    %ix/get 1, 8, 1;
    %jmp/1 t_62, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 0;
t_62 ;
    %load/v 8, v0x27b0c00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 8;
    %ix/getv 3, v0x27b0c00_0;
    %load/av 8, v0x27b10a0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b1760_0, 0, 8;
    %jmp T_120.11;
T_120.10 ;
    %load/v 8, v0x27b0df0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_120.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b11a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b10a0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b1760_0, 0, 8;
    %jmp T_120.13;
T_120.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b11a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b0b60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 0;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b10a0, 24;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27b1760_0, 0, 8;
T_120.13 ;
T_120.11 ;
T_120.6 ;
    %jmp T_120.5;
T_120.4 ;
    %ix/getv 1, v0x27b11a0_0;
    %jmp/1 T_120.14, 4;
    %load/x1p 8, v0x27b0ac0_0, 1;
    %jmp T_120.15;
T_120.14 ;
    %mov 8, 2, 1;
T_120.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0x27b11a0_0;
    %jmp/1 T_120.16, 4;
    %load/x1p 9, v0x27b0df0_0, 1;
    %jmp T_120.17;
T_120.16 ;
    %mov 9, 2, 1;
T_120.17 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.18, 8;
    %ix/getv 1, v0x27b11a0_0;
    %jmp/1 t_63, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b0ac0_0, 0, 0;
t_63 ;
    %ix/getv 1, v0x27b11a0_0;
    %jmp/1 t_64, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b13e0_0, 0, 1;
t_64 ;
T_120.18 ;
T_120.5 ;
    %jmp T_120.3;
T_120.2 ;
    %load/v 8, v0x27b0b60_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x27b0d50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1640_0, 0, 1;
T_120.20 ;
    %load/v 8, v0x27b0ac0_0, 2;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %jmp/0xz  T_120.22, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b1640_0, 0, 0;
    %ix/getv 1, v0x27b11a0_0;
    %jmp/1 t_65, 4;
    %ix/load 0, 1, 0;
    %assign/v0/x1 v0x27b0df0_0, 0, 0;
t_65 ;
T_120.22 ;
    %load/v 8, v0x27b0ac0_0, 2;
    %nor/r 8, 8, 2;
    %load/v 9, v0x27b0d50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.24, 8;
    %load/v 8, v0x27b1a40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b0eb0_0, 0, 8;
    %load/v 8, v0x27b0a10_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b0a10_0, 0, 8;
    %load/v 8, v0x27b0b60_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b0ac0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27b0b60_0, 0, 0;
    %jmp T_120.25;
T_120.24 ;
    %load/v 8, v0x27b0d50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_120.26, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0d50_0, 0, 1;
T_120.26 ;
T_120.25 ;
    %load/v 8, v0x27b19c0_0, 1;
    %load/v 9, v0x27b0a10_0, 7;
    %mov 16, 0, 25;
    %ix/getv 3, v0x27b11a0_0;
    %load/av 41, v0x27b10a0, 24;
    %mov 65, 0, 8;
    %addi 41, 1, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.28, 8;
    %load/v 8, v0x27b1a40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b0eb0_0, 0, 8;
    %load/v 8, v0x27b0a10_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27b0a10_0, 0, 8;
T_120.28 ;
    %load/v 8, v0x27b0ca0_0, 1;
    %load/v 9, v0x27b19c0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.30, 8;
    %load/v 8, v0x27b1a40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27b0eb0_0, 0, 8;
T_120.30 ;
T_120.3 ;
    %load/v 8, v0x27b1240_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x27b0df0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27b0ac0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.32, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b1120_0, 0, 1;
T_120.32 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.34, 4;
    %load/x1p 8, v0x27b1240_0, 1;
    %jmp T_120.35;
T_120.34 ;
    %mov 8, 2, 1;
T_120.35 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.36, 4;
    %load/x1p 9, v0x27b0df0_0, 1;
    %jmp T_120.37;
T_120.36 ;
    %mov 9, 2, 1;
T_120.37 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.38, 4;
    %load/x1p 9, v0x27b0ac0_0, 1;
    %jmp T_120.39;
T_120.38 ;
    %mov 9, 2, 1;
T_120.39 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.40, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b1120_0, 0, 1;
T_120.40 ;
    %load/v 8, v0x27b1240_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %jmp/0xz  T_120.42, 5;
    %load/v 8, v0x27b1120_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x27b1240_0, 2;
    %cmpi/u 9, 3, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b1c40, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x27b1c40, 24;
    %mov 33, 0, 1;
    %cmp/u 0, 9, 25;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.44, 8;
    %load/v 8, v0x27b1590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 8;
T_120.44 ;
    %load/v 8, v0x27b1120_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x27b1240_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_120.46, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_120.48, 5;
    %load/v 8, v0x27b0ac0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.50, 4;
    %load/x1p 9, v0x27b1240_0, 1;
    %jmp T_120.51;
T_120.50 ;
    %mov 9, 2, 1;
T_120.51 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.52, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 0;
T_120.52 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b10a0, 0, 8;
t_66 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b0df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b1120_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27b13e0_0, 0, 0;
T_120.48 ;
T_120.46 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.54, 4;
    %load/x1p 8, v0x27b1120_0, 1;
    %jmp T_120.55;
T_120.54 ;
    %mov 8, 2, 1;
T_120.55 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_120.56, 4;
    %load/x1p 9, v0x27b1240_0, 1;
    %jmp T_120.57;
T_120.56 ;
    %mov 9, 2, 1;
T_120.57 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_120.58, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %mov 32, 0, 1;
    %cmp/u 0, 8, 25;
    %jmp/0xz  T_120.60, 5;
    %load/v 8, v0x27b0ac0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x27b1240_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_120.62, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27b0c00_0, 0, 1;
T_120.62 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x27b1c40, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27b10a0, 0, 8;
t_67 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b0df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b1120_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27b13e0_0, 0, 0;
T_120.60 ;
T_120.58 ;
T_120.42 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x27ac910;
T_121 ;
    %wait E_0x27acbb0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad280_0, 0, 0;
    %load/v 8, v0x27ad620_0, 1;
    %jmp/0xz  T_121.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27ad6c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ad140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad3c0_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27ad500_0, 0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/v 8, v0x27ad6c0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_121.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_121.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_121.4, 6;
    %jmp T_121.6;
T_121.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad3c0_0, 0, 0;
    %load/v 8, v0x27acf20_0, 1;
    %load/v 9, v0x27ad3c0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_121.7, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x27ad500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad3c0_0, 0, 1;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27ad6c0_0, 0, 8;
T_121.7 ;
    %jmp T_121.6;
T_121.3 ;
    %load/v 8, v0x27accc0_0, 1;
    %jmp/0xz  T_121.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad320_0, 0, 1;
    %load/v 8, v0x27ace70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27ad140_0, 0, 8;
    %load/v 8, v0x27acfc0_0, 24;
    %mov 32, 0, 8;
    %subi 8, 1, 32;
    %load/v 40, v0x27ad500_0, 24;
    %mov 64, 0, 8;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_121.11, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad280_0, 0, 1;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27ad6c0_0, 0, 8;
    %jmp T_121.12;
T_121.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad460_0, 0, 1;
T_121.12 ;
T_121.9 ;
    %jmp T_121.6;
T_121.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ad3c0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27ad6c0_0, 0, 0;
    %jmp T_121.6;
T_121.6 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x27ac580;
T_122 ;
    %set/v v0x27e1ce0_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x27ac580;
T_123 ;
    %wait E_0x279b260;
    %load/v 8, v0x27e2f30_0, 1;
    %jmp/0xz  T_123.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ce190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e1ce0_0, 0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/v 8, v0x27e1ce0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_123.2, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_123.3, 6;
    %jmp T_123.4;
T_123.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ce190_0, 0, 0;
    %load/v 8, v0x27e1c60_0, 1;
    %jmp/0xz  T_123.5, 8;
    %movi 8, 1, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e1ce0_0, 0, 8;
T_123.5 ;
    %jmp T_123.4;
T_123.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ce190_0, 0, 1;
    %load/v 8, v0x27ce490_0, 1;
    %jmp/0xz  T_123.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e1ce0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ce190_0, 0, 0;
T_123.7 ;
    %jmp T_123.4;
T_123.4 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x2537d10;
T_124 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x25ce420_0, 1;
    %jmp/0xz  T_124.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2609810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2609770_0, 0, 0;
    %jmp T_124.1;
T_124.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_124.2, 4;
    %load/x1p 8, v0x2609810_0, 2;
    %jmp T_124.3;
T_124.2 ;
    %mov 8, 2, 2;
T_124.3 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_124.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2609770_0, 0, 1;
    %jmp T_124.5;
T_124.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_124.6, 4;
    %load/x1p 8, v0x2609810_0, 2;
    %jmp T_124.7;
T_124.6 ;
    %mov 8, 2, 2;
T_124.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_124.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2609770_0, 0, 0;
T_124.8 ;
T_124.5 ;
    %load/v 8, v0x2609630_0, 1;
    %load/v 9, v0x2609810_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x2609810_0, 0, 8;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x250efa0;
T_125 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x2509510_0, 1;
    %jmp/0xz  T_125.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2537c70_0, 0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/v 8, v0x2509370_0, 1;
    %jmp/0xz  T_125.2, 8;
    %load/v 8, v0x2537c70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2537c70_0, 0, 8;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x250efa0;
T_126 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x2509510_0, 1;
    %jmp/0xz  T_126.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2537bd0_0, 0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/v 8, v0x2537c70_0, 1;
    %load/v 9, v0x2537bd0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x2537bd0_0, 0, 8;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x25b8130;
T_127 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x25119b0_0, 1;
    %jmp/0xz  T_127.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2511ad0_0, 0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/v 8, v0x25746b0_0, 1;
    %jmp/0xz  T_127.2, 8;
    %load/v 8, v0x2511ad0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2511ad0_0, 0, 8;
T_127.2 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x25b8130;
T_128 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x25119b0_0, 1;
    %jmp/0xz  T_128.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2511a30_0, 0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/v 8, v0x2511ad0_0, 1;
    %load/v 9, v0x2511a30_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x2511a30_0, 0, 8;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x26e1220;
T_129 ;
    %end;
    .thread T_129;
    .scope S_0x26bcd60;
T_130 ;
    %set/v v0x2567f20_0, 0, 32;
    %end;
    .thread T_130;
    .scope S_0x26bcd60;
T_131 ;
    %set/v v0x256e820_0, 0, 32;
    %end;
    .thread T_131;
    .scope S_0x26bcd60;
T_132 ;
    %wait E_0x26ca8f0;
    %ix/getv 3, v0x26e1310_0;
    %load/av 8, v0x256e8c0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2567f20_0, 0, 8;
    %load/v 8, v0x256e940_0, 1;
    %jmp/0xz  T_132.0, 8;
    %load/v 8, v0x2567dc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2567f20_0, 0, 8;
    %load/v 8, v0x2567dc0_0, 32;
    %ix/getv 3, v0x26e1310_0;
    %jmp/1 t_68, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x256e8c0, 0, 8;
t_68 ;
T_132.0 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x26bcd60;
T_133 ;
    %wait E_0x26ca8f0;
    %ix/getv 3, v0x26c1920_0;
    %load/av 8, v0x256e8c0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x256e820_0, 0, 8;
    %load/v 8, v0x256e9e0_0, 1;
    %jmp/0xz  T_133.0, 8;
    %load/v 8, v0x2567e40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x256e820_0, 0, 8;
    %load/v 8, v0x2567e40_0, 32;
    %ix/getv 3, v0x26c1920_0;
    %jmp/1 t_69, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x256e8c0, 0, 8;
t_69 ;
T_133.0 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x2723540;
T_134 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x25450f0_0, 1;
    %jmp/0xz  T_134.0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2505660_0, 0, 8;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2513f60_0, 0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/v 8, v0x2513f60_0, 24;
    %load/v 32, v0x25c6340_0, 9;
    %mov 41, 0, 15;
    %cmp/u 8, 32, 24;
    %inv 4, 1;
    %jmp/0xz  T_134.2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2505660_0, 0, 0;
    %load/v 8, v0x25c6340_0, 9;
    %mov 17, 0, 15;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2513f60_0, 0, 8;
    %jmp T_134.3;
T_134.2 ;
    %load/v 8, v0x2505660_0, 4;
    %mov 12, 0, 1;
   %cmpi/u 8, 2, 5;
    %jmp/0xz  T_134.4, 5;
    %load/v 8, v0x2505660_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2505660_0, 0, 8;
T_134.4 ;
T_134.3 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x2723540;
T_135 ;
    %wait E_0x26ca8f0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513ee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x25014e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2545040_0, 0, 0;
    %load/v 8, v0x25450f0_0, 1;
    %load/v 9, v0x25451f0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_135.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2559e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513e40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2513dc0_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2702840_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v0x2544f90_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/v 8, v0x2545170_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_135.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_135.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_135.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_135.5, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 0;
    %jmp T_135.7;
T_135.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513e40_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2559e70_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v0x2544f90_0, 0, 0;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2702840_0, 0, 0;
    %load/v 8, v0x2501690_0, 1;
    %jmp/0xz  T_135.8, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 8;
    %jmp T_135.9;
T_135.8 ;
    %load/v 8, v0x25015e0_0, 1;
    %jmp/0xz  T_135.10, 8;
    %load/v 8, v0x257f9f0_0, 1;
    %jmp/0xz  T_135.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513e40_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 8;
T_135.12 ;
T_135.10 ;
T_135.9 ;
    %jmp T_135.7;
T_135.3 ;
    %load/v 8, v0x2505710_0, 2;
    %mov 10, 0, 1;
    %cmp/u 0, 8, 3;
    %mov 8, 5, 1;
    %load/v 9, v0x2559e70_0, 2;
    %nor/r 9, 9, 2;
    %and 8, 9, 1;
    %jmp/0xz  T_135.14, 8;
    %load/v 8, v0x2505710_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_135.16, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x2559e70_0, 0, 1;
    %jmp T_135.17;
T_135.16 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x2559e70_0, 0, 1;
T_135.17 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 8;
T_135.14 ;
    %jmp T_135.7;
T_135.4 ;
    %load/v 8, v0x2702840_0, 24;
    %load/v 32, v0x2505850_0, 24;
    %cmp/u 8, 32, 24;
    %jmp/0xz  T_135.18, 5;
    %load/v 8, v0x2544f90_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v0x2544f90_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x25014e0_0, 0, 1;
    %load/v 8, v0x2702840_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2702840_0, 0, 8;
    %jmp T_135.19;
T_135.18 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2559e70_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 0;
T_135.19 ;
    %jmp T_135.7;
T_135.5 ;
    %load/v 8, v0x2545040_0, 1;
    %jmp/0xz  T_135.20, 8;
    %load/v 8, v0x2702840_0, 24;
    %load/v 32, v0x257f950_0, 24;
    %cmp/u 8, 32, 24;
    %jmp/0xz  T_135.22, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513ee0_0, 0, 1;
    %load/v 8, v0x2702840_0, 24;
    %mov 32, 0, 8;
    %addi 8, 1, 32;
    %ix/load 0, 24, 0;
    %assign/v0 v0x2702840_0, 0, 8;
    %load/v 8, v0x2513dc0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2513dc0_0, 0, 8;
    %jmp T_135.23;
T_135.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2513e40_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2545170_0, 0, 0;
T_135.23 ;
T_135.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2545040_0, 0, 1;
    %load/v 8, v0x2513ee0_0, 1;
    %jmp/0xz  T_135.24, 8;
    %load/v 8, v0x2544f90_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v0x2544f90_0, 0, 8;
T_135.24 ;
    %jmp T_135.7;
T_135.7 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x27073d0;
T_136 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x2726bd0_0, 1;
    %jmp/0xz  T_136.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27234c0_0, 0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/v 8, v0x273e560_0, 1;
    %jmp/0xz  T_136.2, 8;
    %load/v 8, v0x27234c0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27234c0_0, 0, 8;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x27073d0;
T_137 ;
    %wait E_0x279b260;
    %load/v 8, v0x2726bd0_0, 1;
    %jmp/0xz  T_137.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x277c770_0, 0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/v 8, v0x27234c0_0, 1;
    %load/v 9, v0x277c770_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x277c770_0, 0, 8;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x24d7550;
T_138 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x26ddbe0_0, 1;
    %jmp/0xz  T_138.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x26dc6d0_0, 0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/v 8, v0x26dda60_0, 1;
    %jmp/0xz  T_138.2, 8;
    %load/v 8, v0x26dc6d0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x26dc6d0_0, 0, 8;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x24d7550;
T_139 ;
    %wait E_0x279b260;
    %load/v 8, v0x26ddbe0_0, 1;
    %jmp/0xz  T_139.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x26dc5e0_0, 0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/v 8, v0x26dc6d0_0, 1;
    %load/v 9, v0x26dc5e0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x26dc5e0_0, 0, 8;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x273ef20;
T_140 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x26be260_0, 1;
    %jmp/0xz  T_140.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24d74b0_0, 0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/v 8, v0x26c04a0_0, 1;
    %jmp/0xz  T_140.2, 8;
    %load/v 8, v0x24d74b0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24d74b0_0, 0, 8;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x273ef20;
T_141 ;
    %wait E_0x279b260;
    %load/v 8, v0x26be260_0, 1;
    %jmp/0xz  T_141.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x26be2e0_0, 0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/v 8, v0x24d74b0_0, 1;
    %load/v 9, v0x26be2e0_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x26be2e0_0, 0, 8;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x27a2220;
T_142 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x25aeed0_0, 1;
    %jmp/0xz  T_142.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2740c50_0, 0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/v 8, v0x279fc20_0, 1;
    %jmp/0xz  T_142.2, 8;
    %load/v 8, v0x2740c50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2740c50_0, 0, 8;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x27a2220;
T_143 ;
    %wait E_0x279b260;
    %load/v 8, v0x25aeed0_0, 1;
    %jmp/0xz  T_143.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x25aef50_0, 0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/v 8, v0x2740c50_0, 1;
    %load/v 9, v0x25aef50_0, 2; Select 2 out of 3 bits
    %ix/load 0, 3, 0;
    %assign/v0 v0x25aef50_0, 0, 8;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x27863a0;
T_144 ;
    %set/v v0x27e9960_0, 1, 1;
    %end;
    .thread T_144;
    .scope S_0x27863a0;
T_145 ;
    %set/v v0x27e9ae0_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_0x27863a0;
T_146 ;
    %set/v v0x27e61c0_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0x27863a0;
T_147 ;
    %set/v v0x27ea390_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x27863a0;
T_148 ;
    %set/v v0x27e9e70_0, 1, 2;
    %end;
    .thread T_148;
    .scope S_0x27863a0;
T_149 ;
    %movi 8, 9, 4;
    %set/v v0x27e9f40_0, 8, 4;
    %end;
    .thread T_149;
    .scope S_0x27863a0;
T_150 ;
    %set/v v0x27ea010_0, 0, 3;
    %end;
    .thread T_150;
    .scope S_0x27863a0;
T_151 ;
    %wait E_0x279b260;
    %load/v 8, v0x27e81d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_151.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8e60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8ee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6c40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e7620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e61c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ea390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9360_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e90a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e91a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e92a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9760_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e97e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e93e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e94e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e95e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e96e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e98e0_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27ea5b0_0, 0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/v 8, v0x27e8ee0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8ee0_0, 0, 8;
    %load/v 8, v0x27ea4e0_0, 1;
    %jmp/0xz  T_151.2, 8;
    %load/v 8, v0x27e8ee0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8e60_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8ee0_0, 0, 0;
T_151.2 ;
    %load/v 8, v0x27e6de0_0, 1;
    %jmp/0xz  T_151.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6740_0, 0, 1;
T_151.4 ;
    %load/v 8, v0x27e6eb0_0, 1;
    %jmp/0xz  T_151.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6620_0, 0, 1;
T_151.6 ;
    %load/v 8, v0x27e7280_0, 1;
    %jmp/0xz  T_151.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6c40_0, 0, 1;
T_151.8 ;
    %load/v 8, v0x27e7350_0, 1;
    %jmp/0xz  T_151.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e7620_0, 0, 1;
T_151.10 ;
    %load/v 8, v0x27e5ef0_0, 1;
    %load/v 9, v0x27ea390_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_151.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e61c0_0, 0, 1;
    %jmp T_151.13;
T_151.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e61c0_0, 0, 0;
T_151.13 ;
    %load/v 8, v0x27e6240_0, 1;
    %jmp/0xz  T_151.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9360_0, 0, 1;
T_151.14 ;
    %load/v 8, v0x27e6550_0, 1;
    %jmp/0xz  T_151.16, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9020_0, 0, 1;
T_151.16 ;
    %load/v 8, v0x27e6400_0, 1;
    %jmp/0xz  T_151.18, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e90a0_0, 0, 1;
T_151.18 ;
    %load/v 8, v0x27e64d0_0, 1;
    %jmp/0xz  T_151.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9120_0, 0, 1;
T_151.20 ;
    %load/v 8, v0x27e67c0_0, 1;
    %jmp/0xz  T_151.22, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e91a0_0, 0, 1;
T_151.22 ;
    %load/v 8, v0x27e66a0_0, 1;
    %jmp/0xz  T_151.24, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9220_0, 0, 1;
T_151.24 ;
    %load/v 8, v0x27e6a20_0, 1;
    %jmp/0xz  T_151.26, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e92a0_0, 0, 1;
T_151.26 ;
    %load/v 8, v0x27e6af0_0, 1;
    %jmp/0xz  T_151.28, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9760_0, 0, 1;
T_151.28 ;
    %load/v 8, v0x27e6890_0, 1;
    %jmp/0xz  T_151.30, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e97e0_0, 0, 1;
T_151.30 ;
    %load/v 8, v0x27e6d10_0, 1;
    %jmp/0xz  T_151.32, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e93e0_0, 0, 1;
T_151.32 ;
    %load/v 8, v0x27e6b70_0, 1;
    %jmp/0xz  T_151.34, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9460_0, 0, 1;
T_151.34 ;
    %load/v 8, v0x27e6f50_0, 1;
    %jmp/0xz  T_151.36, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e94e0_0, 0, 1;
T_151.36 ;
    %load/v 8, v0x27e6fd0_0, 1;
    %jmp/0xz  T_151.38, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9560_0, 0, 1;
T_151.38 ;
    %load/v 8, v0x27e70a0_0, 1;
    %jmp/0xz  T_151.40, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e95e0_0, 0, 1;
T_151.40 ;
    %load/v 8, v0x27e7170_0, 1;
    %jmp/0xz  T_151.42, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9660_0, 0, 1;
T_151.42 ;
    %load/v 8, v0x27e76a0_0, 1;
    %jmp/0xz  T_151.44, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e96e0_0, 0, 1;
    %load/v 8, v0x27ea970_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27ea5b0_0, 0, 8;
T_151.44 ;
    %load/v 8, v0x27e7420_0, 1;
    %jmp/0xz  T_151.46, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9c20_0, 0, 1;
T_151.46 ;
    %load/v 8, v0x27e74f0_0, 1;
    %jmp/0xz  T_151.48, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9860_0, 0, 1;
T_151.48 ;
    %load/v 8, v0x27e7940_0, 1;
    %jmp/0xz  T_151.50, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e98e0_0, 0, 1;
T_151.50 ;
    %load/v 8, v0x27ec3d0_0, 1;
    %jmp/0xz  T_151.52, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e98e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e96e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e95e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e94e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9460_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e93e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e97e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9760_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e92a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e91a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e90a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9360_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e7620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6c40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e6740_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27ea5b0_0, 0, 0;
T_151.52 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x27863a0;
T_152 ;
    %wait E_0x26ca8f0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c7320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e8d10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ea0f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e8fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e8de0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9d70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9ae0_0, 0, 0;
    %load/v 8, v0x27ea240_0, 1;
    %jmp/0xz  T_152.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e88b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e89b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9ca0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9960_0, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e9b60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e99e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27e9e70_0, 0, 1;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x27e9f40_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ea010_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27e8c90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9a60_0, 0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/v 8, v0x27e8c90_0, 7;
    %mov 15, 0, 1;
    %cmpi/u 8, 0, 8;
    %mov 8, 4, 1;
    %load/v 9, v0x27ea970_0, 7;
    %mov 16, 0, 1;
    %cmpi/u 9, 0, 8;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_152.2, 8;
    %load/v 8, v0x27ea970_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27e8c90_0, 0, 8;
T_152.2 ;
    %load/v 8, v0x27e88b0_0, 1;
    %load/v 9, v0x27e8830_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_152.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e88b0_0, 0, 0;
T_152.4 ;
    %load/v 8, v0x27e8830_0, 1;
    %load/v 9, v0x27e82d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_152.6, 8;
    %load/v 8, v0x27e88b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_152.8, 8;
    %load/v 8, v0x27e8500_0, 1;
    %jmp/0xz  T_152.10, 8;
    %load/v 8, v0x27e8250_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_152.12, 6;
    %cmpi/u 8, 6, 32;
    %jmp/1 T_152.13, 6;
    %cmpi/u 8, 6, 32;
    %jmp/1 T_152.14, 6;
    %cmpi/u 8, 7, 32;
    %jmp/1 T_152.15, 6;
    %cmpi/u 8, 25, 32;
    %jmp/1 T_152.17, 6;
    %load/v 8, v0x27eba00_0, 1;
    %jmp/0xz  T_152.19, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27ea0f0_0, 0, 1;
    %load/v 8, v0x27e8350_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e9b60_0, 0, 8;
T_152.19 ;
    %jmp T_152.18;
T_152.12 ;
    %vpi_call 4 913 "$display", "ADDR: %h user wrote %h", v0x27e8250_0, v0x27e8350_0;
    %load/v 8, v0x27e8350_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9960_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.21, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.22;
T_152.21 ;
    %mov 8, 2, 1;
T_152.22 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27c7320_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.23, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.24;
T_152.23 ;
    %mov 8, 2, 1;
T_152.24 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e8d10_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.25, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.26;
T_152.25 ;
    %mov 8, 2, 1;
T_152.26 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9ca0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.27, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.28;
T_152.27 ;
    %mov 8, 2, 1;
T_152.28 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9df0_0, 0, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.29, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.30;
T_152.29 ;
    %mov 8, 2, 1;
T_152.30 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9d70_0, 0, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_152.31, 4;
    %load/x1p 8, v0x27e8350_0, 1;
    %jmp T_152.32;
T_152.31 ;
    %mov 8, 2, 1;
T_152.32 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9ae0_0, 0, 8;
    %jmp T_152.18;
T_152.13 ;
    %load/v 8, v0x27e8350_0, 4; Only need 4 of 32 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x27e9f40_0, 0, 8;
    %jmp T_152.18;
T_152.14 ;
    %load/v 8, v0x27e8350_0, 3; Only need 3 of 32 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 3, 0;
    %assign/v0 v0x27ea010_0, 0, 8;
    %jmp T_152.18;
T_152.15 ;
    %load/v 8, v0x27e8350_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x27e9e70_0, 0, 8;
    %jmp T_152.18;
T_152.17 ;
    %load/v 8, v0x27e8350_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e9a60_0, 0, 8;
    %jmp T_152.18;
T_152.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e88b0_0, 0, 1;
    %jmp T_152.11;
T_152.10 ;
    %load/v 8, v0x27e8250_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_152.33, 6;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_152.34, 6;
    %cmpi/u 8, 2, 32;
    %jmp/1 T_152.35, 6;
    %cmpi/u 8, 3, 32;
    %jmp/1 T_152.36, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_152.37, 6;
    %cmpi/u 8, 5, 32;
    %jmp/1 T_152.38, 6;
    %cmpi/u 8, 6, 32;
    %jmp/1 T_152.39, 6;
    %cmpi/u 8, 9, 32;
    %jmp/1 T_152.40, 6;
    %cmpi/u 8, 7, 32;
    %jmp/1 T_152.41, 6;
    %cmpi/u 8, 8, 32;
    %jmp/1 T_152.42, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_152.43, 6;
    %cmpi/u 8, 11, 32;
    %jmp/1 T_152.44, 6;
    %cmpi/u 8, 12, 32;
    %jmp/1 T_152.45, 6;
    %cmpi/u 8, 14, 32;
    %jmp/1 T_152.46, 6;
    %cmpi/u 8, 13, 32;
    %jmp/1 T_152.47, 6;
    %cmpi/u 8, 16, 32;
    %jmp/1 T_152.48, 6;
    %cmpi/u 8, 15, 32;
    %jmp/1 T_152.49, 6;
    %cmpi/u 8, 17, 32;
    %jmp/1 T_152.50, 6;
    %cmpi/u 8, 18, 32;
    %jmp/1 T_152.51, 6;
    %cmpi/u 8, 19, 32;
    %jmp/1 T_152.52, 6;
    %cmpi/u 8, 20, 32;
    %jmp/1 T_152.53, 6;
    %cmpi/u 8, 21, 32;
    %jmp/1 T_152.54, 6;
    %cmpi/u 8, 22, 32;
    %jmp/1 T_152.55, 6;
    %cmpi/u 8, 23, 32;
    %jmp/1 T_152.56, 6;
    %cmpi/u 8, 24, 32;
    %jmp/1 T_152.57, 6;
    %cmpi/u 8, 25, 32;
    %jmp/1 T_152.58, 6;
    %load/v 8, v0x27eba00_0, 1;
    %jmp/0xz  T_152.61, 8;
    %load/v 8, v0x27eb930_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
T_152.61 ;
    %jmp T_152.60;
T_152.33 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e9ca0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9960_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.34 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e8a30_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27ea410_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27ea170_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e5e20_0, 3;
    %ix/load 0, 3, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e4e70_0, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e50f0_0, 5;
    %ix/load 0, 4, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e5a70_0, 3;
    %ix/load 0, 3, 0;
    %ix/load 1, 20, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e8080_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 25, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e8ab0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 26, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e8100_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 27, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27ea2c0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 28, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e5ef0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 29, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e81d0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 30, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27ebc50_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 31, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.35 ;
    %load/v 8, v0x27ebb00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.36 ;
    %movi 8, 512, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.37 ;
    %load/v 8, v0x27e8e60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.38 ;
    %load/v 8, v0x27e8ee0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.39 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e9f40_0, 4;
    %ix/load 0, 4, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27ea010_0, 3;
    %mov 11, 0, 1;
    %ix/load 0, 4, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.41 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e9e70_0, 2;
    %ix/load 0, 2, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e5b40_0, 5;
    %ix/load 0, 5, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.43 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e6740_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e6620_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e6c40_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e7620_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e4d70_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.45 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e6010_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.46 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e51c0_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.47 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e4fd0_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.48 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e5c40_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.49 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e5980_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 0;
    %load/v 8, v0x27e9360_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9020_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e90a0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9120_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e91a0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9220_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e92a0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9760_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e97e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e93e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 9, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9460_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 10, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e94e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 11, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9560_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 12, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e95e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 13, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9660_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 14, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e96e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 15, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9c20_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e9860_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 17, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %load/v 8, v0x27e98e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 18, 0;
    %assign/v0/x1 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.51 ;
    %load/v 8, v0x27e8c90_0, 7;
    %mov 15, 0, 25;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %ix/load 0, 7, 0;
    %assign/v0 v0x27e8c90_0, 0, 0;
    %jmp T_152.60;
T_152.52 ;
    %load/v 8, v0x27eaab0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.53 ;
    %load/v 8, v0x27eab30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.54 ;
    %load/v 8, v0x27ea630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.55 ;
    %load/v 8, v0x27ea700_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.56 ;
    %load/v 8, v0x27ea7d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.57 ;
    %load/v 8, v0x27ea8a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.58 ;
    %load/v 40, v0x27e9a60_0, 1;
    %mov 41, 0, 24;
    %mov 8, 40, 25;
    %mov 33, 0, 7;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e8930_0, 0, 8;
    %jmp T_152.60;
T_152.60 ;
    %load/v 8, v0x27eba80_0, 1;
    %jmp/0xz  T_152.63, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e88b0_0, 0, 1;
T_152.63 ;
T_152.11 ;
T_152.8 ;
T_152.6 ;
    %load/v 8, v0x27e99e0_0, 32;
   %cmpi/u 8, 100, 32;
    %jmp/0xz  T_152.65, 5;
    %load/v 8, v0x27e99e0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e99e0_0, 0, 8;
    %jmp T_152.66;
T_152.65 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27e99e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27e8fa0_0, 0, 1;
T_152.66 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x271fa90;
T_153 ;
    %set/v v0x26fb920_0, 0, 32;
    %end;
    .thread T_153;
    .scope S_0x271fa90;
T_154 ;
    %set/v v0x26b5f00_0, 0, 1;
    %end;
    .thread T_154;
    .scope S_0x271fa90;
T_155 ;
    %wait E_0x2728440;
    %load/v 8, v0x27875b0_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/1 T_155.0, 6;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_155.1, 6;
    %load/v 8, v0x26b5e60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26fb920_0, 0, 8;
    %jmp T_155.3;
T_155.0 ;
    %load/v 8, v0x273d600_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26fb920_0, 0, 8;
    %jmp T_155.3;
T_155.1 ;
    %load/v 8, v0x269e650_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x26fb920_0, 0, 8;
    %jmp T_155.3;
T_155.3 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x271fa90;
T_156 ;
    %wait E_0x271fb80;
    %load/v 8, v0x27875b0_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/1 T_156.0, 6;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_156.1, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x26b5f00_0, 0, 0;
    %jmp T_156.3;
T_156.0 ;
    %load/v 8, v0x273d580_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x26b5f00_0, 0, 8;
    %jmp T_156.3;
T_156.1 ;
    %load/v 8, v0x273d3a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x26b5f00_0, 0, 8;
    %jmp T_156.3;
T_156.3 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x26d64a0;
T_157 ;
    %wait E_0x26da100;
    %load/v 8, v0x271bf80_0, 1;
    %jmp/0xz  T_157.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bc00_0, 0, 1;
    %jmp T_157.1;
T_157.0 ;
    %load/v 8, v0x26fbba0_0, 32;
    %cmp/u 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x26fbba0_0, 32;
    %movi 41, 8388607, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_157.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bc00_0, 0, 0;
    %jmp T_157.3;
T_157.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x271bc00_0, 0, 1;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x26d64a0;
T_158 ;
    %wait E_0x26d6590;
    %load/v 8, v0x271bc00_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_158.0, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27257f0_0, 0, 0;
    %jmp T_158.2;
T_158.0 ;
    %load/v 8, v0x2700310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27257f0_0, 0, 8;
    %jmp T_158.2;
T_158.2 ;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x26d64a0;
T_159 ;
    %wait E_0x2746950;
    %load/v 8, v0x271bc00_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_159.0, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2725770_0, 0, 0;
    %jmp T_159.2;
T_159.0 ;
    %load/v 8, v0x2700290_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2725770_0, 0, 8;
    %jmp T_159.2;
T_159.2 ;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x26d64a0;
T_160 ;
    %wait E_0x267e8c0;
    %load/v 8, v0x271bc00_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/1 T_160.0, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27283c0_0, 0, 0;
    %jmp T_160.2;
T_160.0 ;
    %load/v 8, v0x26fc700_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27283c0_0, 0, 8;
    %jmp T_160.2;
T_160.2 ;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x267e120;
T_161 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x258da70_0, 1;
    %jmp/0xz  T_161.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 1;
    %jmp T_161.1;
T_161.0 ;
    %load/v 8, v0x26b6160_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/1 T_161.2, 6;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_161.3, 6;
    %load/v 8, v0x26b1ed0_0, 1;
    %jmp/0xz  T_161.6, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 0;
    %jmp T_161.7;
T_161.6 ;
    %load/v 8, v0x2567fd0_0, 1;
    %jmp/0xz  T_161.8, 8;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 8;
T_161.8 ;
T_161.7 ;
    %jmp T_161.5;
T_161.2 ;
    %load/v 8, v0x26b1ed0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x26b9ec0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_161.10, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 1;
T_161.10 ;
    %jmp T_161.5;
T_161.3 ;
    %load/v 8, v0x2567fd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x26b9ec0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_161.12, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 1;
T_161.12 ;
    %jmp T_161.5;
T_161.5 ;
    %load/v 8, v0x26b6160_0, 8;
    %mov 16, 0, 1;
    %cmpi/u 8, 255, 9;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2545270_0, 8;
    %load/v 17, v0x26b6160_0, 8;
    %cmp/u 9, 17, 8;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x26d66f0_0, 1;
    %inv 9, 1;
    %load/v 10, v0x26b9ec0_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_161.14, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x26b6160_0, 0, 1;
T_161.14 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x267e120;
T_162 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x258da70_0, 1;
    %jmp/0xz  T_162.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2545270_0, 0, 1;
    %jmp T_162.1;
T_162.0 ;
    %load/v 8, v0x26b1ed0_0, 1;
    %jmp/0xz  T_162.2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2545270_0, 0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/v 8, v0x2567fd0_0, 1;
    %jmp/0xz  T_162.4, 8;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2545270_0, 0, 8;
    %jmp T_162.5;
T_162.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2545270_0, 0, 1;
T_162.5 ;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x26ac1d0;
T_163 ;
    %end;
    .thread T_163;
    .scope S_0x26ac1d0;
T_164 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x2748070_0, 1;
    %jmp/0xz  T_164.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x275a950_0, 0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/v 8, v0x275c1d0_0, 1;
    %jmp/0xz  T_164.2, 8;
    %load/v 8, v0x2749850_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27498d0_0, 0, 8;
    %load/v 8, v0x2746890_0, 1;
    %jmp/0xz  T_164.4, 8;
    %load/v 8, v0x2759110_0, 32;
    %ix/getv 3, v0x27450e0_0;
    %jmp/1 t_70, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x275da10, 0, 8;
t_70 ;
T_164.4 ;
    %ix/getv 3, v0x27498d0_0;
    %load/av 8, v0x275da10, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x275a950_0, 0, 8;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x275f770;
T_165 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x267e840_0, 1;
    %jmp/0xz  T_165.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ec00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27a7620_0, 0, 0;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2779c30_0, 0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x27a77a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27060c0_0, 0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/v 8, v0x274eb80_0, 1;
    %load/v 9, v0x274d2f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_165.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27060c0_0, 0, 0;
T_165.2 ;
    %load/v 8, v0x274d2f0_0, 1;
    %load/v 9, v0x27258c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_165.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27060c0_0, 0, 1;
    %load/v 8, v0x2706140_0, 10; Only need 10 of 32 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v0x27a77a0_0, 0, 8;
    %load/v 8, v0x274d390_0, 1;
    %jmp/0xz  T_165.6, 8;
    %load/v 8, v0x27532f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x267e460_0, 0, 8;
    %jmp T_165.7;
T_165.6 ;
    %load/v 8, v0x2779cd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ec00_0, 0, 8;
T_165.7 ;
    %load/v 8, v0x2779c30_0, 4;
    %mov 12, 0, 1;
    %cmp/u 0, 8, 5;
    %jmp/0xz  T_165.8, 5;
    %load/v 8, v0x2779c30_0, 4;
    %mov 12, 0, 28;
    %subi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2779c30_0, 0, 8;
    %jmp T_165.9;
T_165.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 1;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2779c30_0, 0, 8;
T_165.9 ;
T_165.4 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x25d1190;
T_166 ;
    %set/v v0x27f0360_0, 0, 1;
    %end;
    .thread T_166;
    .scope S_0x25d1190;
T_167 ;
    %wait E_0x26a9360;
    %load/v 8, v0x27f02e0_0, 1;
    %set/v v0x27f0260_0, 8, 1;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x25d1190;
T_168 ;
    %wait E_0x26a66e0;
    %load/v 8, v0x27ef4a0_0, 1;
    %set/v v0x27f01e0_0, 8, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x25d1190;
T_169 ;
    %wait E_0x26a5380;
    %load/v 8, v0x27ef320_0, 32;
    %set/v v0x27efe40_0, 8, 32;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x25d1190;
T_170 ;
    %wait E_0x26a7570;
    %load/v 8, v0x27ef2a0_0, 32;
    %set/v v0x27eff10_0, 8, 32;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x25d1190;
T_171 ;
    %wait E_0x26a5f40;
    %load/v 8, v0x27ef3a0_0, 32;
    %set/v v0x27f0070_0, 8, 32;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x25d1190;
T_172 ;
    %wait E_0x274a580;
    %load/v 8, v0x27ef420_0, 28;
    %set/v v0x27eff90_0, 8, 28;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x25d1190;
T_173 ;
    %wait E_0x2777de0;
    %load/v 8, v0x27efbd0_0, 1;
    %set/v v0x27f00f0_0, 8, 1;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x25d1190;
T_174 ;
    %wait E_0x2767530;
    %load/v 8, v0x27ef220_0, 1;
    %set/v v0x27efd00_0, 8, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x25d1190;
T_175 ;
    %wait E_0x27aaca0;
    %load/v 8, v0x27eeda0_0, 1;
    %set/v v0x27f08c0_0, 8, 1;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_0x25d1190;
T_176 ;
    %wait E_0x27aaca0;
    %load/v 8, v0x27eeda0_0, 1;
    %inv 8, 1;
    %set/v v0x27f0840_0, 8, 1;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x25d1190;
T_177 ;
    %vpi_call 2 357 "$dumpfile", "design.vcd";
    %vpi_call 2 358 "$dumpvars", 1'sb0, S_0x25d1190;
    %end;
    .thread T_177;
    .scope S_0x25d1190;
T_178 ;
    %wait E_0x26ca8f0;
    %load/v 8, v0x27f0260_0, 1;
    %jmp/0xz  T_178.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27f0360_0, 0, 0;
    %jmp T_178.1;
T_178.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27f0360_0, 0, 1;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../cocotb/tb_cocotb.v";
    "/home/cospan/Projects/nysa-verilog/verilog/wishbone/master/wishbone_master.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../rtl/wb_artemis_pcie_platform.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../rtl/artemis_pcie_interface.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../sim/sim_pcie_axi_bridge.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../rtl/config_parser.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/adapter_axi_stream_2_ppfifo.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/ppfifo.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/blk_mem.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/cross_clock_enable.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/adapter_ppfifo_2_axi_stream.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/adapter_dpb_ppfifo.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/cross_clock_strobe.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/dpb.v";
    "/home/cospan/Projects/nysa-verilog/verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../sim/wishbone_mem_interconnect.v";
    "/home/cospan/Projects/nysa-artemis-usb2-platform/artemis_usb2/slave/wb_artemis_pcie_platform/cocotb/../sim/arbiter_2_masters.v";
    "/home/cospan/Projects/nysa-verilog/verilog/wishbone/slave/wb_bram/rtl/wb_bram.v";
    "/home/cospan/Projects/nysa-verilog/verilog/generic/bram.v";
