
simple_frame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac54  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000850  0800ade8  0800ade8  0000bde8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b638  0800b638  0000d220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b638  0800b638  0000c638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b640  0800b640  0000d220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b640  0800b640  0000c640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b644  0800b644  0000c644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  0800b648  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d220  2**0
                  CONTENTS
 10 .bss          00001b70  20000220  20000220  0000d220  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d90  20001d90  0000d220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d220  2**0
                  CONTENTS, READONLY
 13 .debug_info   000111e7  00000000  00000000  0000d250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003244  00000000  00000000  0001e437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb8  00000000  00000000  00021680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c1f  00000000  00000000  00022638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023b85  00000000  00000000  00023257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001576f  00000000  00000000  00046ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdda0  00000000  00000000  0005c54b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012a2eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000056a4  00000000  00000000  0012a330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0012f9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800adcc 	.word	0x0800adcc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0800adcc 	.word	0x0800adcc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <MX_DMA_Init+0x4c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <MX_DMA_Init+0x4c>)
 8001050:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <MX_DMA_Init+0x4c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001062:	2200      	movs	r2, #0
 8001064:	2100      	movs	r1, #0
 8001066:	203a      	movs	r0, #58	@ 0x3a
 8001068:	f000 fd7b 	bl	8001b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800106c:	203a      	movs	r0, #58	@ 0x3a
 800106e:	f000 fd94 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2046      	movs	r0, #70	@ 0x46
 8001078:	f000 fd73 	bl	8001b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800107c:	2046      	movs	r0, #70	@ 0x46
 800107e:	f000 fd8c 	bl	8001b9a <HAL_NVIC_EnableIRQ>

}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800

08001090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <MX_GPIO_Init+0x68>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a16      	ldr	r2, [pc, #88]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0304 	and.w	r3, r3, #4
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a0f      	ldr	r2, [pc, #60]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a08      	ldr	r2, [pc, #32]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_GPIO_Init+0x68>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800

080010fc <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1 , 0xffff);
 8001104:	1d39      	adds	r1, r7, #4
 8001106:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800110a:	2201      	movs	r2, #1
 800110c:	4803      	ldr	r0, [pc, #12]	@ (800111c <__io_putchar+0x20>)
 800110e:	f002 faf9 	bl	8003704 <HAL_UART_Transmit>
    return ch;
 8001112:	687b      	ldr	r3, [r7, #4]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200002d0 	.word	0x200002d0

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f000 fbd0 	bl	80018c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f812 	bl	8001150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f7ff ffb0 	bl	8001090 <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f7ff ff86 	bl	8001040 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001134:	f000 fabe 	bl	80016b4 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001138:	f000 fa0a 	bl	8001550 <MX_TIM6_Init>
  MX_TIM7_Init();
 800113c:	f000 fa3e 	bl	80015bc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  sf_entry();
 8001140:	f003 fee8 	bl	8004f14 <sf_entry>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sf_loop();
 8001144:	f003 ff0f 	bl	8004f66 <sf_loop>
	  error_poll();
 8001148:	f003 ff56 	bl	8004ff8 <error_poll>
	  sf_loop();
 800114c:	bf00      	nop
 800114e:	e7f9      	b.n	8001144 <main+0x24>

08001150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b094      	sub	sp, #80	@ 0x50
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 0320 	add.w	r3, r7, #32
 800115a:	2230      	movs	r2, #48	@ 0x30
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f007 f8f4 	bl	800834c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	f107 030c 	add.w	r3, r7, #12
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001174:	2300      	movs	r3, #0
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <SystemClock_Config+0xcc>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117c:	4a27      	ldr	r2, [pc, #156]	@ (800121c <SystemClock_Config+0xcc>)
 800117e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001182:	6413      	str	r3, [r2, #64]	@ 0x40
 8001184:	4b25      	ldr	r3, [pc, #148]	@ (800121c <SystemClock_Config+0xcc>)
 8001186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	4b22      	ldr	r3, [pc, #136]	@ (8001220 <SystemClock_Config+0xd0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <SystemClock_Config+0xd0>)
 800119a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800119e:	6013      	str	r3, [r2, #0]
 80011a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <SystemClock_Config+0xd0>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ac:	2301      	movs	r3, #1
 80011ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b6:	2302      	movs	r3, #2
 80011b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011c0:	2304      	movs	r3, #4
 80011c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011c4:	23a8      	movs	r3, #168	@ 0xa8
 80011c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011c8:	2302      	movs	r3, #2
 80011ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011cc:	2304      	movs	r3, #4
 80011ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d0:	f107 0320 	add.w	r3, r7, #32
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 fa99 	bl	800270c <HAL_RCC_OscConfig>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011e0:	f000 f820 	bl	8001224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e4:	230f      	movs	r3, #15
 80011e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e8:	2302      	movs	r3, #2
 80011ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	2105      	movs	r1, #5
 8001202:	4618      	mov	r0, r3
 8001204:	f001 fcfa 	bl	8002bfc <HAL_RCC_ClockConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800120e:	f000 f809 	bl	8001224 <Error_Handler>
  }
}
 8001212:	bf00      	nop
 8001214:	3750      	adds	r7, #80	@ 0x50
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023800 	.word	0x40023800
 8001220:	40007000 	.word	0x40007000

08001224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001228:	b672      	cpsid	i
}
 800122a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <Error_Handler+0x8>

08001230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_MspInit+0x4c>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123e:	4a0f      	ldr	r2, [pc, #60]	@ (800127c <HAL_MspInit+0x4c>)
 8001240:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001244:	6453      	str	r3, [r2, #68]	@ 0x44
 8001246:	4b0d      	ldr	r3, [pc, #52]	@ (800127c <HAL_MspInit+0x4c>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <HAL_MspInit+0x4c>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125a:	4a08      	ldr	r2, [pc, #32]	@ (800127c <HAL_MspInit+0x4c>)
 800125c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001260:	6413      	str	r3, [r2, #64]	@ 0x40
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <HAL_MspInit+0x4c>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800

08001280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <NMI_Handler+0x4>

08001288 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <HardFault_Handler+0x4>

08001290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <MemManage_Handler+0x4>

08001298 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <BusFault_Handler+0x4>

080012a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <UsageFault_Handler+0x4>

080012a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d6:	f000 fb49 	bl	800196c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  task_system_tick_inc();
 80012da:	f004 fafd 	bl	80058d8 <task_system_tick_inc>

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012e8:	4807      	ldr	r0, [pc, #28]	@ (8001308 <USART1_IRQHandler+0x24>)
 80012ea:	f002 fbab 	bl	8003a44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE))
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <USART1_IRQHandler+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0310 	and.w	r3, r3, #16
 80012f8:	2b10      	cmp	r3, #16
 80012fa:	d102      	bne.n	8001302 <USART1_IRQHandler+0x1e>
  {
	  uart_manager_idle_callback(&huart1);
 80012fc:	4802      	ldr	r0, [pc, #8]	@ (8001308 <USART1_IRQHandler+0x24>)
 80012fe:	f004 fa05 	bl	800570c <uart_manager_idle_callback>
  }
  /* USER CODE END USART1_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200002d0 	.word	0x200002d0

0800130c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001310:	4802      	ldr	r0, [pc, #8]	@ (800131c <TIM6_DAC_IRQHandler+0x10>)
 8001312:	f001 ff53 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000240 	.word	0x20000240

08001320 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001324:	4802      	ldr	r0, [pc, #8]	@ (8001330 <TIM7_IRQHandler+0x10>)
 8001326:	f001 ff49 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000288 	.word	0x20000288

08001334 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <DMA2_Stream2_IRQHandler+0x10>)
 800133a:	f000 fde1 	bl	8001f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000318 	.word	0x20000318

08001348 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800134c:	4802      	ldr	r0, [pc, #8]	@ (8001358 <DMA2_Stream7_IRQHandler+0x10>)
 800134e:	f000 fdd7 	bl	8001f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000378 	.word	0x20000378

0800135c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	//1S
    if (htim == (&htim6))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4a05      	ldr	r2, [pc, #20]	@ (800137c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d102      	bne.n	8001372 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
  	  task_execute(TASK_REALTIME);
 800136c:	2000      	movs	r0, #0
 800136e:	f004 fb4b 	bl	8005a08 <task_execute>
    }
    //1ms
    if (htim == (&htim7))
    {
    }
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000240 	.word	0x20000240

08001380 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) log_uart_dma_tx_cplt_callback();
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a04      	ldr	r2, [pc, #16]	@ (800139c <HAL_UART_TxCpltCallback+0x1c>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d101      	bne.n	8001394 <HAL_UART_TxCpltCallback+0x14>
 8001390:	f003 ffd8 	bl	8005344 <log_uart_dma_tx_cplt_callback>
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	200002d0 	.word	0x200002d0

080013a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return 1;
 80013a4:	2301      	movs	r3, #1
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_kill>:

int _kill(int pid, int sig)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013ba:	f007 f8a7 	bl	800850c <__errno>
 80013be:	4603      	mov	r3, r0
 80013c0:	2216      	movs	r2, #22
 80013c2:	601a      	str	r2, [r3, #0]
  return -1;
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_exit>:

void _exit (int status)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ffe7 	bl	80013b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013e2:	bf00      	nop
 80013e4:	e7fd      	b.n	80013e2 <_exit+0x12>

080013e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	e00a      	b.n	800140e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f8:	f3af 8000 	nop.w
 80013fc:	4601      	mov	r1, r0
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	60ba      	str	r2, [r7, #8]
 8001404:	b2ca      	uxtb	r2, r1
 8001406:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	3301      	adds	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697a      	ldr	r2, [r7, #20]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	429a      	cmp	r2, r3
 8001414:	dbf0      	blt.n	80013f8 <_read+0x12>
  }

  return len;
 8001416:	687b      	ldr	r3, [r7, #4]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	e009      	b.n	8001446 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	60ba      	str	r2, [r7, #8]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fe5e 	bl	80010fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	3301      	adds	r3, #1
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	429a      	cmp	r2, r3
 800144c:	dbf1      	blt.n	8001432 <_write+0x12>
  }
  return len;
 800144e:	687b      	ldr	r3, [r7, #4]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <_close>:

int _close(int file)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001480:	605a      	str	r2, [r3, #4]
  return 0;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <_isatty>:

int _isatty(int file)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001498:	2301      	movs	r3, #1
}
 800149a:	4618      	mov	r0, r3
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b085      	sub	sp, #20
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	@ (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f007 f80c 	bl	800850c <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	@ (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	@ (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20020000 	.word	0x20020000
 8001520:	00000400 	.word	0x00000400
 8001524:	2000023c 	.word	0x2000023c
 8001528:	20001d90 	.word	0x20001d90

0800152c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <SystemInit+0x20>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001536:	4a05      	ldr	r2, [pc, #20]	@ (800154c <SystemInit+0x20>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001556:	463b      	mov	r3, r7
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001560:	4a15      	ldr	r2, [pc, #84]	@ (80015b8 <MX_TIM6_Init+0x68>)
 8001562:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 8001564:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001566:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800156a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001572:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001574:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001578:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <MX_TIM6_Init+0x64>)
 8001582:	f001 fd5b 	bl	800303c <HAL_TIM_Base_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800158c:	f7ff fe4a 	bl	8001224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_TIM6_Init+0x64>)
 800159e:	f001 ffd1 	bl	8003544 <HAL_TIMEx_MasterConfigSynchronization>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80015a8:	f7ff fe3c 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000240 	.word	0x20000240
 80015b8:	40001000 	.word	0x40001000

080015bc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c2:	463b      	mov	r3, r7
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015cc:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <MX_TIM7_Init+0x68>)
 80015ce:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80015d0:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015d2:	2253      	movs	r2, #83	@ 0x53
 80015d4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d6:	4b12      	ldr	r3, [pc, #72]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80015dc:	4b10      	ldr	r3, [pc, #64]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015e2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015ea:	480d      	ldr	r0, [pc, #52]	@ (8001620 <MX_TIM7_Init+0x64>)
 80015ec:	f001 fd26 	bl	800303c <HAL_TIM_Base_Init>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80015f6:	f7ff fe15 	bl	8001224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fa:	2300      	movs	r3, #0
 80015fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	4619      	mov	r1, r3
 8001606:	4806      	ldr	r0, [pc, #24]	@ (8001620 <MX_TIM7_Init+0x64>)
 8001608:	f001 ff9c 	bl	8003544 <HAL_TIMEx_MasterConfigSynchronization>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001612:	f7ff fe07 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000288 	.word	0x20000288
 8001624:	40001400 	.word	0x40001400

08001628 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a1c      	ldr	r2, [pc, #112]	@ (80016a8 <HAL_TIM_Base_MspInit+0x80>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d116      	bne.n	8001668 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	4a1a      	ldr	r2, [pc, #104]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 8001644:	f043 0310 	orr.w	r3, r3, #16
 8001648:	6413      	str	r3, [r2, #64]	@ 0x40
 800164a:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164e:	f003 0310 	and.w	r3, r3, #16
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001656:	2200      	movs	r2, #0
 8001658:	2100      	movs	r1, #0
 800165a:	2036      	movs	r0, #54	@ 0x36
 800165c:	f000 fa81 	bl	8001b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001660:	2036      	movs	r0, #54	@ 0x36
 8001662:	f000 fa9a 	bl	8001b9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001666:	e01a      	b.n	800169e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM7)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a10      	ldr	r2, [pc, #64]	@ (80016b0 <HAL_TIM_Base_MspInit+0x88>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d115      	bne.n	800169e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	4b0d      	ldr	r3, [pc, #52]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167a:	4a0c      	ldr	r2, [pc, #48]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 800167c:	f043 0320 	orr.w	r3, r3, #32
 8001680:	6413      	str	r3, [r2, #64]	@ 0x40
 8001682:	4b0a      	ldr	r3, [pc, #40]	@ (80016ac <HAL_TIM_Base_MspInit+0x84>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	f003 0320 	and.w	r3, r3, #32
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	2037      	movs	r0, #55	@ 0x37
 8001694:	f000 fa65 	bl	8001b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001698:	2037      	movs	r0, #55	@ 0x37
 800169a:	f000 fa7e 	bl	8001b9a <HAL_NVIC_EnableIRQ>
}
 800169e:	bf00      	nop
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40001000 	.word	0x40001000
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40001400 	.word	0x40001400

080016b4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016ba:	4a12      	ldr	r2, [pc, #72]	@ (8001704 <MX_USART1_UART_Init+0x50>)
 80016bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016be:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016d8:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016da:	220c      	movs	r2, #12
 80016dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016de:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e4:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	@ (8001700 <MX_USART1_UART_Init+0x4c>)
 80016ec:	f001 ffba 	bl	8003664 <HAL_UART_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016f6:	f7ff fd95 	bl	8001224 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200002d0 	.word	0x200002d0
 8001704:	40011000 	.word	0x40011000

08001708 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	@ 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a4c      	ldr	r2, [pc, #304]	@ (8001858 <HAL_UART_MspInit+0x150>)
 8001726:	4293      	cmp	r3, r2
 8001728:	f040 8091 	bne.w	800184e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800172c:	2300      	movs	r3, #0
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	4b4a      	ldr	r3, [pc, #296]	@ (800185c <HAL_UART_MspInit+0x154>)
 8001732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001734:	4a49      	ldr	r2, [pc, #292]	@ (800185c <HAL_UART_MspInit+0x154>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6453      	str	r3, [r2, #68]	@ 0x44
 800173c:	4b47      	ldr	r3, [pc, #284]	@ (800185c <HAL_UART_MspInit+0x154>)
 800173e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001740:	f003 0310 	and.w	r3, r3, #16
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	4b43      	ldr	r3, [pc, #268]	@ (800185c <HAL_UART_MspInit+0x154>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001750:	4a42      	ldr	r2, [pc, #264]	@ (800185c <HAL_UART_MspInit+0x154>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	6313      	str	r3, [r2, #48]	@ 0x30
 8001758:	4b40      	ldr	r3, [pc, #256]	@ (800185c <HAL_UART_MspInit+0x154>)
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001764:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001772:	2303      	movs	r3, #3
 8001774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001776:	2307      	movs	r3, #7
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	4619      	mov	r1, r3
 8001780:	4837      	ldr	r0, [pc, #220]	@ (8001860 <HAL_UART_MspInit+0x158>)
 8001782:	f000 fe27 	bl	80023d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001786:	4b37      	ldr	r3, [pc, #220]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 8001788:	4a37      	ldr	r2, [pc, #220]	@ (8001868 <HAL_UART_MspInit+0x160>)
 800178a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800178c:	4b35      	ldr	r3, [pc, #212]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 800178e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001792:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001794:	4b33      	ldr	r3, [pc, #204]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800179a:	4b32      	ldr	r3, [pc, #200]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017a0:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80017b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017c0:	4b28      	ldr	r3, [pc, #160]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017c6:	4827      	ldr	r0, [pc, #156]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017c8:	f000 fa02 	bl	8001bd0 <HAL_DMA_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80017d2:	f7ff fd27 	bl	8001224 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a22      	ldr	r2, [pc, #136]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017dc:	4a21      	ldr	r2, [pc, #132]	@ (8001864 <HAL_UART_MspInit+0x15c>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80017e2:	4b22      	ldr	r3, [pc, #136]	@ (800186c <HAL_UART_MspInit+0x164>)
 80017e4:	4a22      	ldr	r2, [pc, #136]	@ (8001870 <HAL_UART_MspInit+0x168>)
 80017e6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80017e8:	4b20      	ldr	r3, [pc, #128]	@ (800186c <HAL_UART_MspInit+0x164>)
 80017ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017f0:	4b1e      	ldr	r3, [pc, #120]	@ (800186c <HAL_UART_MspInit+0x164>)
 80017f2:	2240      	movs	r2, #64	@ 0x40
 80017f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f6:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <HAL_UART_MspInit+0x164>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <HAL_UART_MspInit+0x164>)
 80017fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001802:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001804:	4b19      	ldr	r3, [pc, #100]	@ (800186c <HAL_UART_MspInit+0x164>)
 8001806:	2200      	movs	r2, #0
 8001808:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800180a:	4b18      	ldr	r3, [pc, #96]	@ (800186c <HAL_UART_MspInit+0x164>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001810:	4b16      	ldr	r3, [pc, #88]	@ (800186c <HAL_UART_MspInit+0x164>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <HAL_UART_MspInit+0x164>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800181c:	4b13      	ldr	r3, [pc, #76]	@ (800186c <HAL_UART_MspInit+0x164>)
 800181e:	2200      	movs	r2, #0
 8001820:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001822:	4812      	ldr	r0, [pc, #72]	@ (800186c <HAL_UART_MspInit+0x164>)
 8001824:	f000 f9d4 	bl	8001bd0 <HAL_DMA_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800182e:	f7ff fcf9 	bl	8001224 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <HAL_UART_MspInit+0x164>)
 8001836:	639a      	str	r2, [r3, #56]	@ 0x38
 8001838:	4a0c      	ldr	r2, [pc, #48]	@ (800186c <HAL_UART_MspInit+0x164>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2100      	movs	r1, #0
 8001842:	2025      	movs	r0, #37	@ 0x25
 8001844:	f000 f98d 	bl	8001b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001848:	2025      	movs	r0, #37	@ 0x25
 800184a:	f000 f9a6 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800184e:	bf00      	nop
 8001850:	3728      	adds	r7, #40	@ 0x28
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40011000 	.word	0x40011000
 800185c:	40023800 	.word	0x40023800
 8001860:	40020000 	.word	0x40020000
 8001864:	20000318 	.word	0x20000318
 8001868:	40026440 	.word	0x40026440
 800186c:	20000378 	.word	0x20000378
 8001870:	400264b8 	.word	0x400264b8

08001874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001874:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001878:	f7ff fe58 	bl	800152c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800187c:	480c      	ldr	r0, [pc, #48]	@ (80018b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800187e:	490d      	ldr	r1, [pc, #52]	@ (80018b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001880:	4a0d      	ldr	r2, [pc, #52]	@ (80018b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001884:	e002      	b.n	800188c <LoopCopyDataInit>

08001886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800188a:	3304      	adds	r3, #4

0800188c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800188c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001890:	d3f9      	bcc.n	8001886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001892:	4a0a      	ldr	r2, [pc, #40]	@ (80018bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001894:	4c0a      	ldr	r4, [pc, #40]	@ (80018c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001898:	e001      	b.n	800189e <LoopFillZerobss>

0800189a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800189a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800189c:	3204      	adds	r2, #4

0800189e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a0:	d3fb      	bcc.n	800189a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018a2:	f006 fe39 	bl	8008518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018a6:	f7ff fc3b 	bl	8001120 <main>
  bx  lr    
 80018aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b4:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80018b8:	0800b648 	.word	0x0800b648
  ldr r2, =_sbss
 80018bc:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80018c0:	20001d90 	.word	0x20001d90

080018c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018c4:	e7fe      	b.n	80018c4 <ADC_IRQHandler>
	...

080018c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_Init+0x40>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <HAL_Init+0x40>)
 80018d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <HAL_Init+0x40>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <HAL_Init+0x40>)
 80018de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e4:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_Init+0x40>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a07      	ldr	r2, [pc, #28]	@ (8001908 <HAL_Init+0x40>)
 80018ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f0:	2003      	movs	r0, #3
 80018f2:	f000 f92b 	bl	8001b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f6:	200f      	movs	r0, #15
 80018f8:	f000 f808 	bl	800190c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018fc:	f7ff fc98 	bl	8001230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023c00 	.word	0x40023c00

0800190c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_InitTick+0x54>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <HAL_InitTick+0x58>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001922:	fbb3 f3f1 	udiv	r3, r3, r1
 8001926:	fbb2 f3f3 	udiv	r3, r2, r3
 800192a:	4618      	mov	r0, r3
 800192c:	f000 f943 	bl	8001bb6 <HAL_SYSTICK_Config>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e00e      	b.n	8001958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b0f      	cmp	r3, #15
 800193e:	d80a      	bhi.n	8001956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001940:	2200      	movs	r2, #0
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	f04f 30ff 	mov.w	r0, #4294967295
 8001948:	f000 f90b 	bl	8001b62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800194c:	4a06      	ldr	r2, [pc, #24]	@ (8001968 <HAL_InitTick+0x5c>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001952:	2300      	movs	r3, #0
 8001954:	e000      	b.n	8001958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000000 	.word	0x20000000
 8001964:	20000008 	.word	0x20000008
 8001968:	20000004 	.word	0x20000004

0800196c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_IncTick+0x20>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	461a      	mov	r2, r3
 8001976:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <HAL_IncTick+0x24>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4413      	add	r3, r2
 800197c:	4a04      	ldr	r2, [pc, #16]	@ (8001990 <HAL_IncTick+0x24>)
 800197e:	6013      	str	r3, [r2, #0]
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20000008 	.word	0x20000008
 8001990:	200003d8 	.word	0x200003d8

08001994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return uwTick;
 8001998:	4b03      	ldr	r3, [pc, #12]	@ (80019a8 <HAL_GetTick+0x14>)
 800199a:	681b      	ldr	r3, [r3, #0]
}
 800199c:	4618      	mov	r0, r3
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	200003d8 	.word	0x200003d8

080019ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019bc:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c8:	4013      	ands	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019de:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	60d3      	str	r3, [r2, #12]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f8:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <__NVIC_GetPriorityGrouping+0x18>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	f003 0307 	and.w	r3, r3, #7
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	db0b      	blt.n	8001a3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	f003 021f 	and.w	r2, r3, #31
 8001a28:	4907      	ldr	r1, [pc, #28]	@ (8001a48 <__NVIC_EnableIRQ+0x38>)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	095b      	lsrs	r3, r3, #5
 8001a30:	2001      	movs	r0, #1
 8001a32:	fa00 f202 	lsl.w	r2, r0, r2
 8001a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000e100 	.word	0xe000e100

08001a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	6039      	str	r1, [r7, #0]
 8001a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	db0a      	blt.n	8001a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	490c      	ldr	r1, [pc, #48]	@ (8001a98 <__NVIC_SetPriority+0x4c>)
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6a:	0112      	lsls	r2, r2, #4
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	440b      	add	r3, r1
 8001a70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a74:	e00a      	b.n	8001a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	4908      	ldr	r1, [pc, #32]	@ (8001a9c <__NVIC_SetPriority+0x50>)
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	f003 030f 	and.w	r3, r3, #15
 8001a82:	3b04      	subs	r3, #4
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	440b      	add	r3, r1
 8001a8a:	761a      	strb	r2, [r3, #24]
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr
 8001a98:	e000e100 	.word	0xe000e100
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	@ 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	f1c3 0307 	rsb	r3, r3, #7
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	bf28      	it	cs
 8001abe:	2304      	movcs	r3, #4
 8001ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	2b06      	cmp	r3, #6
 8001ac8:	d902      	bls.n	8001ad0 <NVIC_EncodePriority+0x30>
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3b03      	subs	r3, #3
 8001ace:	e000      	b.n	8001ad2 <NVIC_EncodePriority+0x32>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43da      	mvns	r2, r3
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fa01 f303 	lsl.w	r3, r1, r3
 8001af2:	43d9      	mvns	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af8:	4313      	orrs	r3, r2
         );
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3724      	adds	r7, #36	@ 0x24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
	...

08001b08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b18:	d301      	bcc.n	8001b1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00f      	b.n	8001b3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <SysTick_Config+0x40>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b26:	210f      	movs	r1, #15
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2c:	f7ff ff8e 	bl	8001a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b30:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <SysTick_Config+0x40>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b36:	4b04      	ldr	r3, [pc, #16]	@ (8001b48 <SysTick_Config+0x40>)
 8001b38:	2207      	movs	r2, #7
 8001b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	e000e010 	.word	0xe000e010

08001b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff29 	bl	80019ac <__NVIC_SetPriorityGrouping>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b086      	sub	sp, #24
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60b9      	str	r1, [r7, #8]
 8001b6c:	607a      	str	r2, [r7, #4]
 8001b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b74:	f7ff ff3e 	bl	80019f4 <__NVIC_GetPriorityGrouping>
 8001b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6978      	ldr	r0, [r7, #20]
 8001b80:	f7ff ff8e 	bl	8001aa0 <NVIC_EncodePriority>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff5d 	bl	8001a4c <__NVIC_SetPriority>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff31 	bl	8001a10 <__NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffa2 	bl	8001b08 <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bdc:	f7ff feda 	bl	8001994 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e099      	b.n	8001d20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0201 	bic.w	r2, r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c0c:	e00f      	b.n	8001c2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c0e:	f7ff fec1 	bl	8001994 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b05      	cmp	r3, #5
 8001c1a:	d908      	bls.n	8001c2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2220      	movs	r2, #32
 8001c20:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2203      	movs	r2, #3
 8001c26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e078      	b.n	8001d20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1e8      	bne.n	8001c0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	4b38      	ldr	r3, [pc, #224]	@ (8001d28 <HAL_DMA_Init+0x158>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685a      	ldr	r2, [r3, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c84:	2b04      	cmp	r3, #4
 8001c86:	d107      	bne.n	8001c98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	4313      	orrs	r3, r2
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	f023 0307 	bic.w	r3, r3, #7
 8001cae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d117      	bne.n	8001cf2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00e      	beq.n	8001cf2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 fb01 	bl	80022dc <DMA_CheckFifoParam>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d008      	beq.n	8001cf2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2240      	movs	r2, #64	@ 0x40
 8001ce4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e016      	b.n	8001d20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 fab8 	bl	8002270 <DMA_CalcBaseAndBitshift>
 8001d00:	4603      	mov	r3, r0
 8001d02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d08:	223f      	movs	r2, #63	@ 0x3f
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	f010803f 	.word	0xf010803f

08001d2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
 8001d38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d101      	bne.n	8001d52 <HAL_DMA_Start_IT+0x26>
 8001d4e:	2302      	movs	r3, #2
 8001d50:	e040      	b.n	8001dd4 <HAL_DMA_Start_IT+0xa8>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d12f      	bne.n	8001dc6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 fa4a 	bl	8002214 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d84:	223f      	movs	r2, #63	@ 0x3f
 8001d86:	409a      	lsls	r2, r3
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0216 	orr.w	r2, r2, #22
 8001d9a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d007      	beq.n	8001db4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0208 	orr.w	r2, r2, #8
 8001db2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	e005      	b.n	8001dd2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001dea:	f7ff fdd3 	bl	8001994 <HAL_GetTick>
 8001dee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d008      	beq.n	8001e0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2280      	movs	r2, #128	@ 0x80
 8001e00:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e052      	b.n	8001eb4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0216 	bic.w	r2, r2, #22
 8001e1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	695a      	ldr	r2, [r3, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d103      	bne.n	8001e3e <HAL_DMA_Abort+0x62>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d007      	beq.n	8001e4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0208 	bic.w	r2, r2, #8
 8001e4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e5e:	e013      	b.n	8001e88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e60:	f7ff fd98 	bl	8001994 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b05      	cmp	r3, #5
 8001e6c:	d90c      	bls.n	8001e88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2220      	movs	r2, #32
 8001e72:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2203      	movs	r2, #3
 8001e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e015      	b.n	8001eb4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1e4      	bne.n	8001e60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9a:	223f      	movs	r2, #63	@ 0x3f
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d004      	beq.n	8001eda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2280      	movs	r2, #128	@ 0x80
 8001ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e00c      	b.n	8001ef4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2205      	movs	r2, #5
 8001ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0201 	bic.w	r2, r2, #1
 8001ef0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f0c:	4b8e      	ldr	r3, [pc, #568]	@ (8002148 <HAL_DMA_IRQHandler+0x248>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a8e      	ldr	r2, [pc, #568]	@ (800214c <HAL_DMA_IRQHandler+0x24c>)
 8001f12:	fba2 2303 	umull	r2, r3, r2, r3
 8001f16:	0a9b      	lsrs	r3, r3, #10
 8001f18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2a:	2208      	movs	r2, #8
 8001f2c:	409a      	lsls	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01a      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d013      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0204 	bic.w	r2, r2, #4
 8001f52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f58:	2208      	movs	r2, #8
 8001f5a:	409a      	lsls	r2, r3
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f64:	f043 0201 	orr.w	r2, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f70:	2201      	movs	r2, #1
 8001f72:	409a      	lsls	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4013      	ands	r3, r2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d012      	beq.n	8001fa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8e:	2201      	movs	r2, #1
 8001f90:	409a      	lsls	r2, r3
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9a:	f043 0202 	orr.w	r2, r3, #2
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	409a      	lsls	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d012      	beq.n	8001fd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00b      	beq.n	8001fd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd0:	f043 0204 	orr.w	r2, r3, #4
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fdc:	2210      	movs	r2, #16
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d043      	beq.n	8002070 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d03c      	beq.n	8002070 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d018      	beq.n	8002042 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d108      	bne.n	8002030 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	2b00      	cmp	r3, #0
 8002024:	d024      	beq.n	8002070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	4798      	blx	r3
 800202e:	e01f      	b.n	8002070 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002034:	2b00      	cmp	r3, #0
 8002036:	d01b      	beq.n	8002070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	4798      	blx	r3
 8002040:	e016      	b.n	8002070 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204c:	2b00      	cmp	r3, #0
 800204e:	d107      	bne.n	8002060 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0208 	bic.w	r2, r2, #8
 800205e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002074:	2220      	movs	r2, #32
 8002076:	409a      	lsls	r2, r3
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4013      	ands	r3, r2
 800207c:	2b00      	cmp	r3, #0
 800207e:	f000 808f 	beq.w	80021a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0310 	and.w	r3, r3, #16
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 8087 	beq.w	80021a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002096:	2220      	movs	r2, #32
 8002098:	409a      	lsls	r2, r3
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b05      	cmp	r3, #5
 80020a8:	d136      	bne.n	8002118 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0216 	bic.w	r2, r2, #22
 80020b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	695a      	ldr	r2, [r3, #20]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d103      	bne.n	80020da <HAL_DMA_IRQHandler+0x1da>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d007      	beq.n	80020ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0208 	bic.w	r2, r2, #8
 80020e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ee:	223f      	movs	r2, #63	@ 0x3f
 80020f0:	409a      	lsls	r2, r3
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800210a:	2b00      	cmp	r3, #0
 800210c:	d07e      	beq.n	800220c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	4798      	blx	r3
        }
        return;
 8002116:	e079      	b.n	800220c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d01d      	beq.n	8002162 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10d      	bne.n	8002150 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002138:	2b00      	cmp	r3, #0
 800213a:	d031      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	4798      	blx	r3
 8002144:	e02c      	b.n	80021a0 <HAL_DMA_IRQHandler+0x2a0>
 8002146:	bf00      	nop
 8002148:	20000000 	.word	0x20000000
 800214c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002154:	2b00      	cmp	r3, #0
 8002156:	d023      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	4798      	blx	r3
 8002160:	e01e      	b.n	80021a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10f      	bne.n	8002190 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0210 	bic.w	r2, r2, #16
 800217e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d032      	beq.n	800220e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d022      	beq.n	80021fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2205      	movs	r2, #5
 80021b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0201 	bic.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	3301      	adds	r3, #1
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d307      	bcc.n	80021e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f2      	bne.n	80021cc <HAL_DMA_IRQHandler+0x2cc>
 80021e6:	e000      	b.n	80021ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80021e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d005      	beq.n	800220e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	4798      	blx	r3
 800220a:	e000      	b.n	800220e <HAL_DMA_IRQHandler+0x30e>
        return;
 800220c:	bf00      	nop
    }
  }
}
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
 8002220:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002230:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	2b40      	cmp	r3, #64	@ 0x40
 8002240:	d108      	bne.n	8002254 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002252:	e007      	b.n	8002264 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68ba      	ldr	r2, [r7, #8]
 800225a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	60da      	str	r2, [r3, #12]
}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	3b10      	subs	r3, #16
 8002280:	4a14      	ldr	r2, [pc, #80]	@ (80022d4 <DMA_CalcBaseAndBitshift+0x64>)
 8002282:	fba2 2303 	umull	r2, r3, r2, r3
 8002286:	091b      	lsrs	r3, r3, #4
 8002288:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800228a:	4a13      	ldr	r2, [pc, #76]	@ (80022d8 <DMA_CalcBaseAndBitshift+0x68>)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d909      	bls.n	80022b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022a6:	f023 0303 	bic.w	r3, r3, #3
 80022aa:	1d1a      	adds	r2, r3, #4
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80022b0:	e007      	b.n	80022c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022ba:	f023 0303 	bic.w	r3, r3, #3
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	aaaaaaab 	.word	0xaaaaaaab
 80022d8:	0800b1b0 	.word	0x0800b1b0

080022dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d11f      	bne.n	8002336 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d856      	bhi.n	80023aa <DMA_CheckFifoParam+0xce>
 80022fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002304 <DMA_CheckFifoParam+0x28>)
 80022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002302:	bf00      	nop
 8002304:	08002315 	.word	0x08002315
 8002308:	08002327 	.word	0x08002327
 800230c:	08002315 	.word	0x08002315
 8002310:	080023ab 	.word	0x080023ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002318:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d046      	beq.n	80023ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002324:	e043      	b.n	80023ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800232e:	d140      	bne.n	80023b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002334:	e03d      	b.n	80023b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800233e:	d121      	bne.n	8002384 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b03      	cmp	r3, #3
 8002344:	d837      	bhi.n	80023b6 <DMA_CheckFifoParam+0xda>
 8002346:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <DMA_CheckFifoParam+0x70>)
 8002348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234c:	0800235d 	.word	0x0800235d
 8002350:	08002363 	.word	0x08002363
 8002354:	0800235d 	.word	0x0800235d
 8002358:	08002375 	.word	0x08002375
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
      break;
 8002360:	e030      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002366:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d025      	beq.n	80023ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002372:	e022      	b.n	80023ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002378:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800237c:	d11f      	bne.n	80023be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002382:	e01c      	b.n	80023be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2b02      	cmp	r3, #2
 8002388:	d903      	bls.n	8002392 <DMA_CheckFifoParam+0xb6>
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2b03      	cmp	r3, #3
 800238e:	d003      	beq.n	8002398 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002390:	e018      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	73fb      	strb	r3, [r7, #15]
      break;
 8002396:	e015      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00e      	beq.n	80023c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	73fb      	strb	r3, [r7, #15]
      break;
 80023a8:	e00b      	b.n	80023c2 <DMA_CheckFifoParam+0xe6>
      break;
 80023aa:	bf00      	nop
 80023ac:	e00a      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;
 80023ae:	bf00      	nop
 80023b0:	e008      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;
 80023b2:	bf00      	nop
 80023b4:	e006      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;
 80023b6:	bf00      	nop
 80023b8:	e004      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;
 80023ba:	bf00      	nop
 80023bc:	e002      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80023be:	bf00      	nop
 80023c0:	e000      	b.n	80023c4 <DMA_CheckFifoParam+0xe8>
      break;
 80023c2:	bf00      	nop
    }
  } 
  
  return status; 
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop

080023d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b089      	sub	sp, #36	@ 0x24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
 80023ee:	e16b      	b.n	80026c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023f0:	2201      	movs	r2, #1
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	429a      	cmp	r2, r3
 800240a:	f040 815a 	bne.w	80026c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	2b01      	cmp	r3, #1
 8002418:	d005      	beq.n	8002426 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002422:	2b02      	cmp	r3, #2
 8002424:	d130      	bne.n	8002488 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	2203      	movs	r2, #3
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800245c:	2201      	movs	r2, #1
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	091b      	lsrs	r3, r3, #4
 8002472:	f003 0201 	and.w	r2, r3, #1
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	2b03      	cmp	r3, #3
 8002492:	d017      	beq.n	80024c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	2203      	movs	r2, #3
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d123      	bne.n	8002518 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	08da      	lsrs	r2, r3, #3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3208      	adds	r2, #8
 80024d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f003 0307 	and.w	r3, r3, #7
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	220f      	movs	r2, #15
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4013      	ands	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	691a      	ldr	r2, [r3, #16]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	08da      	lsrs	r2, r3, #3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3208      	adds	r2, #8
 8002512:	69b9      	ldr	r1, [r7, #24]
 8002514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	2203      	movs	r2, #3
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0203 	and.w	r2, r3, #3
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4313      	orrs	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002554:	2b00      	cmp	r3, #0
 8002556:	f000 80b4 	beq.w	80026c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	4b60      	ldr	r3, [pc, #384]	@ (80026e0 <HAL_GPIO_Init+0x30c>)
 8002560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002562:	4a5f      	ldr	r2, [pc, #380]	@ (80026e0 <HAL_GPIO_Init+0x30c>)
 8002564:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002568:	6453      	str	r3, [r2, #68]	@ 0x44
 800256a:	4b5d      	ldr	r3, [pc, #372]	@ (80026e0 <HAL_GPIO_Init+0x30c>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002576:	4a5b      	ldr	r2, [pc, #364]	@ (80026e4 <HAL_GPIO_Init+0x310>)
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	089b      	lsrs	r3, r3, #2
 800257c:	3302      	adds	r3, #2
 800257e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f003 0303 	and.w	r3, r3, #3
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	220f      	movs	r2, #15
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43db      	mvns	r3, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4013      	ands	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a52      	ldr	r2, [pc, #328]	@ (80026e8 <HAL_GPIO_Init+0x314>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d02b      	beq.n	80025fa <HAL_GPIO_Init+0x226>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a51      	ldr	r2, [pc, #324]	@ (80026ec <HAL_GPIO_Init+0x318>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d025      	beq.n	80025f6 <HAL_GPIO_Init+0x222>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a50      	ldr	r2, [pc, #320]	@ (80026f0 <HAL_GPIO_Init+0x31c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d01f      	beq.n	80025f2 <HAL_GPIO_Init+0x21e>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4f      	ldr	r2, [pc, #316]	@ (80026f4 <HAL_GPIO_Init+0x320>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d019      	beq.n	80025ee <HAL_GPIO_Init+0x21a>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4e      	ldr	r2, [pc, #312]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d013      	beq.n	80025ea <HAL_GPIO_Init+0x216>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4d      	ldr	r2, [pc, #308]	@ (80026fc <HAL_GPIO_Init+0x328>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d00d      	beq.n	80025e6 <HAL_GPIO_Init+0x212>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002700 <HAL_GPIO_Init+0x32c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d007      	beq.n	80025e2 <HAL_GPIO_Init+0x20e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002704 <HAL_GPIO_Init+0x330>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d101      	bne.n	80025de <HAL_GPIO_Init+0x20a>
 80025da:	2307      	movs	r3, #7
 80025dc:	e00e      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025de:	2308      	movs	r3, #8
 80025e0:	e00c      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025e2:	2306      	movs	r3, #6
 80025e4:	e00a      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025e6:	2305      	movs	r3, #5
 80025e8:	e008      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025ea:	2304      	movs	r3, #4
 80025ec:	e006      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025ee:	2303      	movs	r3, #3
 80025f0:	e004      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025f2:	2302      	movs	r3, #2
 80025f4:	e002      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <HAL_GPIO_Init+0x228>
 80025fa:	2300      	movs	r3, #0
 80025fc:	69fa      	ldr	r2, [r7, #28]
 80025fe:	f002 0203 	and.w	r2, r2, #3
 8002602:	0092      	lsls	r2, r2, #2
 8002604:	4093      	lsls	r3, r2
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800260c:	4935      	ldr	r1, [pc, #212]	@ (80026e4 <HAL_GPIO_Init+0x310>)
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	089b      	lsrs	r3, r3, #2
 8002612:	3302      	adds	r3, #2
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800261a:	4b3b      	ldr	r3, [pc, #236]	@ (8002708 <HAL_GPIO_Init+0x334>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	43db      	mvns	r3, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4013      	ands	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	4313      	orrs	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800263e:	4a32      	ldr	r2, [pc, #200]	@ (8002708 <HAL_GPIO_Init+0x334>)
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002644:	4b30      	ldr	r3, [pc, #192]	@ (8002708 <HAL_GPIO_Init+0x334>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002668:	4a27      	ldr	r2, [pc, #156]	@ (8002708 <HAL_GPIO_Init+0x334>)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800266e:	4b26      	ldr	r3, [pc, #152]	@ (8002708 <HAL_GPIO_Init+0x334>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	43db      	mvns	r3, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4013      	ands	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002692:	4a1d      	ldr	r2, [pc, #116]	@ (8002708 <HAL_GPIO_Init+0x334>)
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002698:	4b1b      	ldr	r3, [pc, #108]	@ (8002708 <HAL_GPIO_Init+0x334>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026bc:	4a12      	ldr	r2, [pc, #72]	@ (8002708 <HAL_GPIO_Init+0x334>)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3301      	adds	r3, #1
 80026c6:	61fb      	str	r3, [r7, #28]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	2b0f      	cmp	r3, #15
 80026cc:	f67f ae90 	bls.w	80023f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	3724      	adds	r7, #36	@ 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40013800 	.word	0x40013800
 80026e8:	40020000 	.word	0x40020000
 80026ec:	40020400 	.word	0x40020400
 80026f0:	40020800 	.word	0x40020800
 80026f4:	40020c00 	.word	0x40020c00
 80026f8:	40021000 	.word	0x40021000
 80026fc:	40021400 	.word	0x40021400
 8002700:	40021800 	.word	0x40021800
 8002704:	40021c00 	.word	0x40021c00
 8002708:	40013c00 	.word	0x40013c00

0800270c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e267      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d075      	beq.n	8002816 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800272a:	4b88      	ldr	r3, [pc, #544]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 030c 	and.w	r3, r3, #12
 8002732:	2b04      	cmp	r3, #4
 8002734:	d00c      	beq.n	8002750 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002736:	4b85      	ldr	r3, [pc, #532]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800273e:	2b08      	cmp	r3, #8
 8002740:	d112      	bne.n	8002768 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002742:	4b82      	ldr	r3, [pc, #520]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800274a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800274e:	d10b      	bne.n	8002768 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002750:	4b7e      	ldr	r3, [pc, #504]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d05b      	beq.n	8002814 <HAL_RCC_OscConfig+0x108>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d157      	bne.n	8002814 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e242      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002770:	d106      	bne.n	8002780 <HAL_RCC_OscConfig+0x74>
 8002772:	4b76      	ldr	r3, [pc, #472]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a75      	ldr	r2, [pc, #468]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e01d      	b.n	80027bc <HAL_RCC_OscConfig+0xb0>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0x98>
 800278a:	4b70      	ldr	r3, [pc, #448]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a6f      	ldr	r2, [pc, #444]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	4b6d      	ldr	r3, [pc, #436]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a6c      	ldr	r2, [pc, #432]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800279c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e00b      	b.n	80027bc <HAL_RCC_OscConfig+0xb0>
 80027a4:	4b69      	ldr	r3, [pc, #420]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a68      	ldr	r2, [pc, #416]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80027aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	4b66      	ldr	r3, [pc, #408]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a65      	ldr	r2, [pc, #404]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80027b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d013      	beq.n	80027ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c4:	f7ff f8e6 	bl	8001994 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7ff f8e2 	bl	8001994 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	@ 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e207      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b5b      	ldr	r3, [pc, #364]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0xc0>
 80027ea:	e014      	b.n	8002816 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7ff f8d2 	bl	8001994 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f4:	f7ff f8ce 	bl	8001994 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b64      	cmp	r3, #100	@ 0x64
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e1f3      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002806:	4b51      	ldr	r3, [pc, #324]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0xe8>
 8002812:	e000      	b.n	8002816 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002814:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d063      	beq.n	80028ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002822:	4b4a      	ldr	r3, [pc, #296]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00b      	beq.n	8002846 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282e:	4b47      	ldr	r3, [pc, #284]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002836:	2b08      	cmp	r3, #8
 8002838:	d11c      	bne.n	8002874 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800283a:	4b44      	ldr	r3, [pc, #272]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d116      	bne.n	8002874 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002846:	4b41      	ldr	r3, [pc, #260]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d005      	beq.n	800285e <HAL_RCC_OscConfig+0x152>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e1c7      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285e:	4b3b      	ldr	r3, [pc, #236]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	4937      	ldr	r1, [pc, #220]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800286e:	4313      	orrs	r3, r2
 8002870:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002872:	e03a      	b.n	80028ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d020      	beq.n	80028be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287c:	4b34      	ldr	r3, [pc, #208]	@ (8002950 <HAL_RCC_OscConfig+0x244>)
 800287e:	2201      	movs	r2, #1
 8002880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002882:	f7ff f887 	bl	8001994 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288a:	f7ff f883 	bl	8001994 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e1a8      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289c:	4b2b      	ldr	r3, [pc, #172]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a8:	4b28      	ldr	r3, [pc, #160]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	4925      	ldr	r1, [pc, #148]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	600b      	str	r3, [r1, #0]
 80028bc:	e015      	b.n	80028ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028be:	4b24      	ldr	r3, [pc, #144]	@ (8002950 <HAL_RCC_OscConfig+0x244>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c4:	f7ff f866 	bl	8001994 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028cc:	f7ff f862 	bl	8001994 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e187      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028de:	4b1b      	ldr	r3, [pc, #108]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0308 	and.w	r3, r3, #8
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d036      	beq.n	8002964 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d016      	beq.n	800292c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028fe:	4b15      	ldr	r3, [pc, #84]	@ (8002954 <HAL_RCC_OscConfig+0x248>)
 8002900:	2201      	movs	r2, #1
 8002902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7ff f846 	bl	8001994 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290c:	f7ff f842 	bl	8001994 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e167      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800291e:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <HAL_RCC_OscConfig+0x240>)
 8002920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f0      	beq.n	800290c <HAL_RCC_OscConfig+0x200>
 800292a:	e01b      	b.n	8002964 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800292c:	4b09      	ldr	r3, [pc, #36]	@ (8002954 <HAL_RCC_OscConfig+0x248>)
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002932:	f7ff f82f 	bl	8001994 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002938:	e00e      	b.n	8002958 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800293a:	f7ff f82b 	bl	8001994 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d907      	bls.n	8002958 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e150      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
 800294c:	40023800 	.word	0x40023800
 8002950:	42470000 	.word	0x42470000
 8002954:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002958:	4b88      	ldr	r3, [pc, #544]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 800295a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1ea      	bne.n	800293a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 8097 	beq.w	8002aa0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002972:	2300      	movs	r3, #0
 8002974:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002976:	4b81      	ldr	r3, [pc, #516]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10f      	bne.n	80029a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	4b7d      	ldr	r3, [pc, #500]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298a:	4a7c      	ldr	r2, [pc, #496]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 800298c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002990:	6413      	str	r3, [r2, #64]	@ 0x40
 8002992:	4b7a      	ldr	r3, [pc, #488]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800299e:	2301      	movs	r3, #1
 80029a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a2:	4b77      	ldr	r3, [pc, #476]	@ (8002b80 <HAL_RCC_OscConfig+0x474>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d118      	bne.n	80029e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ae:	4b74      	ldr	r3, [pc, #464]	@ (8002b80 <HAL_RCC_OscConfig+0x474>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a73      	ldr	r2, [pc, #460]	@ (8002b80 <HAL_RCC_OscConfig+0x474>)
 80029b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029ba:	f7fe ffeb 	bl	8001994 <HAL_GetTick>
 80029be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c2:	f7fe ffe7 	bl	8001994 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e10c      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002b80 <HAL_RCC_OscConfig+0x474>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0f0      	beq.n	80029c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d106      	bne.n	80029f6 <HAL_RCC_OscConfig+0x2ea>
 80029e8:	4b64      	ldr	r3, [pc, #400]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 80029ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ec:	4a63      	ldr	r2, [pc, #396]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f4:	e01c      	b.n	8002a30 <HAL_RCC_OscConfig+0x324>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	2b05      	cmp	r3, #5
 80029fc:	d10c      	bne.n	8002a18 <HAL_RCC_OscConfig+0x30c>
 80029fe:	4b5f      	ldr	r3, [pc, #380]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a02:	4a5e      	ldr	r2, [pc, #376]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a04:	f043 0304 	orr.w	r3, r3, #4
 8002a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a0e:	4a5b      	ldr	r2, [pc, #364]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a16:	e00b      	b.n	8002a30 <HAL_RCC_OscConfig+0x324>
 8002a18:	4b58      	ldr	r3, [pc, #352]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1c:	4a57      	ldr	r2, [pc, #348]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a1e:	f023 0301 	bic.w	r3, r3, #1
 8002a22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a24:	4b55      	ldr	r3, [pc, #340]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a28:	4a54      	ldr	r2, [pc, #336]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a2a:	f023 0304 	bic.w	r3, r3, #4
 8002a2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d015      	beq.n	8002a64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a38:	f7fe ffac 	bl	8001994 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3e:	e00a      	b.n	8002a56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a40:	f7fe ffa8 	bl	8001994 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e0cb      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a56:	4b49      	ldr	r3, [pc, #292]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0ee      	beq.n	8002a40 <HAL_RCC_OscConfig+0x334>
 8002a62:	e014      	b.n	8002a8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a64:	f7fe ff96 	bl	8001994 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6c:	f7fe ff92 	bl	8001994 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e0b5      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a82:	4b3e      	ldr	r3, [pc, #248]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1ee      	bne.n	8002a6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a8e:	7dfb      	ldrb	r3, [r7, #23]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d105      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a94:	4b39      	ldr	r3, [pc, #228]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	4a38      	ldr	r2, [pc, #224]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 80a1 	beq.w	8002bec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aaa:	4b34      	ldr	r3, [pc, #208]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d05c      	beq.n	8002b70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d141      	bne.n	8002b42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002abe:	4b31      	ldr	r3, [pc, #196]	@ (8002b84 <HAL_RCC_OscConfig+0x478>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7fe ff66 	bl	8001994 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002acc:	f7fe ff62 	bl	8001994 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e087      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ade:	4b27      	ldr	r3, [pc, #156]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69da      	ldr	r2, [r3, #28]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af8:	019b      	lsls	r3, r3, #6
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b00:	085b      	lsrs	r3, r3, #1
 8002b02:	3b01      	subs	r3, #1
 8002b04:	041b      	lsls	r3, r3, #16
 8002b06:	431a      	orrs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0c:	061b      	lsls	r3, r3, #24
 8002b0e:	491b      	ldr	r1, [pc, #108]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b14:	4b1b      	ldr	r3, [pc, #108]	@ (8002b84 <HAL_RCC_OscConfig+0x478>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1a:	f7fe ff3b 	bl	8001994 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b22:	f7fe ff37 	bl	8001994 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e05c      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b34:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0f0      	beq.n	8002b22 <HAL_RCC_OscConfig+0x416>
 8002b40:	e054      	b.n	8002bec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b42:	4b10      	ldr	r3, [pc, #64]	@ (8002b84 <HAL_RCC_OscConfig+0x478>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b48:	f7fe ff24 	bl	8001994 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b50:	f7fe ff20 	bl	8001994 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e045      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b62:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <HAL_RCC_OscConfig+0x470>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f0      	bne.n	8002b50 <HAL_RCC_OscConfig+0x444>
 8002b6e:	e03d      	b.n	8002bec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d107      	bne.n	8002b88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e038      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40007000 	.word	0x40007000
 8002b84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b88:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <HAL_RCC_OscConfig+0x4ec>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d028      	beq.n	8002be8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d121      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d11a      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bb8:	4013      	ands	r3, r2
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d111      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bce:	085b      	lsrs	r3, r3, #1
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d107      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d001      	beq.n	8002bec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40023800 	.word	0x40023800

08002bfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e0cc      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c10:	4b68      	ldr	r3, [pc, #416]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d90c      	bls.n	8002c38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c1e:	4b65      	ldr	r3, [pc, #404]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c26:	4b63      	ldr	r3, [pc, #396]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e0b8      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d020      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d005      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c50:	4b59      	ldr	r3, [pc, #356]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	4a58      	ldr	r2, [pc, #352]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d005      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c68:	4b53      	ldr	r3, [pc, #332]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	4a52      	ldr	r2, [pc, #328]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c74:	4b50      	ldr	r3, [pc, #320]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	494d      	ldr	r1, [pc, #308]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d044      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d107      	bne.n	8002caa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9a:	4b47      	ldr	r3, [pc, #284]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d119      	bne.n	8002cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e07f      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d003      	beq.n	8002cba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	d107      	bne.n	8002cca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cba:	4b3f      	ldr	r3, [pc, #252]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d109      	bne.n	8002cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e06f      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cca:	4b3b      	ldr	r3, [pc, #236]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e067      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cda:	4b37      	ldr	r3, [pc, #220]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	4934      	ldr	r1, [pc, #208]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cec:	f7fe fe52 	bl	8001994 <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf4:	f7fe fe4e 	bl	8001994 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e04f      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 020c 	and.w	r2, r3, #12
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d1eb      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d20c      	bcs.n	8002d44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b22      	ldr	r3, [pc, #136]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	4b20      	ldr	r3, [pc, #128]	@ (8002db4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e032      	b.n	8002daa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	4916      	ldr	r1, [pc, #88]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d009      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d6e:	4b12      	ldr	r3, [pc, #72]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	490e      	ldr	r1, [pc, #56]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d82:	f000 f821 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002d86:	4602      	mov	r2, r0
 8002d88:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	091b      	lsrs	r3, r3, #4
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	490a      	ldr	r1, [pc, #40]	@ (8002dbc <HAL_RCC_ClockConfig+0x1c0>)
 8002d94:	5ccb      	ldrb	r3, [r1, r3]
 8002d96:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9a:	4a09      	ldr	r2, [pc, #36]	@ (8002dc0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d9e:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1c8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe fdb2 	bl	800190c <HAL_InitTick>

  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40023c00 	.word	0x40023c00
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	0800b198 	.word	0x0800b198
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	20000004 	.word	0x20000004

08002dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dcc:	b094      	sub	sp, #80	@ 0x50
 8002dce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002de0:	4b79      	ldr	r3, [pc, #484]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f003 030c 	and.w	r3, r3, #12
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	d00d      	beq.n	8002e08 <HAL_RCC_GetSysClockFreq+0x40>
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	f200 80e1 	bhi.w	8002fb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x34>
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d003      	beq.n	8002e02 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dfa:	e0db      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dfc:	4b73      	ldr	r3, [pc, #460]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x204>)
 8002dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e00:	e0db      	b.n	8002fba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e02:	4b73      	ldr	r3, [pc, #460]	@ (8002fd0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e06:	e0d8      	b.n	8002fba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e08:	4b6f      	ldr	r3, [pc, #444]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e10:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e12:	4b6d      	ldr	r3, [pc, #436]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d063      	beq.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1e:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	099b      	lsrs	r3, r3, #6
 8002e24:	2200      	movs	r2, #0
 8002e26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e32:	2300      	movs	r3, #0
 8002e34:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e3a:	4622      	mov	r2, r4
 8002e3c:	462b      	mov	r3, r5
 8002e3e:	f04f 0000 	mov.w	r0, #0
 8002e42:	f04f 0100 	mov.w	r1, #0
 8002e46:	0159      	lsls	r1, r3, #5
 8002e48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e4c:	0150      	lsls	r0, r2, #5
 8002e4e:	4602      	mov	r2, r0
 8002e50:	460b      	mov	r3, r1
 8002e52:	4621      	mov	r1, r4
 8002e54:	1a51      	subs	r1, r2, r1
 8002e56:	6139      	str	r1, [r7, #16]
 8002e58:	4629      	mov	r1, r5
 8002e5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	f04f 0300 	mov.w	r3, #0
 8002e68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e6c:	4659      	mov	r1, fp
 8002e6e:	018b      	lsls	r3, r1, #6
 8002e70:	4651      	mov	r1, sl
 8002e72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e76:	4651      	mov	r1, sl
 8002e78:	018a      	lsls	r2, r1, #6
 8002e7a:	4651      	mov	r1, sl
 8002e7c:	ebb2 0801 	subs.w	r8, r2, r1
 8002e80:	4659      	mov	r1, fp
 8002e82:	eb63 0901 	sbc.w	r9, r3, r1
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e9a:	4690      	mov	r8, r2
 8002e9c:	4699      	mov	r9, r3
 8002e9e:	4623      	mov	r3, r4
 8002ea0:	eb18 0303 	adds.w	r3, r8, r3
 8002ea4:	60bb      	str	r3, [r7, #8]
 8002ea6:	462b      	mov	r3, r5
 8002ea8:	eb49 0303 	adc.w	r3, r9, r3
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	f04f 0300 	mov.w	r3, #0
 8002eb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002eba:	4629      	mov	r1, r5
 8002ebc:	024b      	lsls	r3, r1, #9
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ec4:	4621      	mov	r1, r4
 8002ec6:	024a      	lsls	r2, r1, #9
 8002ec8:	4610      	mov	r0, r2
 8002eca:	4619      	mov	r1, r3
 8002ecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ece:	2200      	movs	r2, #0
 8002ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ed2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ed4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ed8:	f7fd fee6 	bl	8000ca8 <__aeabi_uldivmod>
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ee4:	e058      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee6:	4b38      	ldr	r3, [pc, #224]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	099b      	lsrs	r3, r3, #6
 8002eec:	2200      	movs	r2, #0
 8002eee:	4618      	mov	r0, r3
 8002ef0:	4611      	mov	r1, r2
 8002ef2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ef6:	623b      	str	r3, [r7, #32]
 8002ef8:	2300      	movs	r3, #0
 8002efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002efc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f00:	4642      	mov	r2, r8
 8002f02:	464b      	mov	r3, r9
 8002f04:	f04f 0000 	mov.w	r0, #0
 8002f08:	f04f 0100 	mov.w	r1, #0
 8002f0c:	0159      	lsls	r1, r3, #5
 8002f0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f12:	0150      	lsls	r0, r2, #5
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4641      	mov	r1, r8
 8002f1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f1e:	4649      	mov	r1, r9
 8002f20:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f24:	f04f 0200 	mov.w	r2, #0
 8002f28:	f04f 0300 	mov.w	r3, #0
 8002f2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f38:	ebb2 040a 	subs.w	r4, r2, sl
 8002f3c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f40:	f04f 0200 	mov.w	r2, #0
 8002f44:	f04f 0300 	mov.w	r3, #0
 8002f48:	00eb      	lsls	r3, r5, #3
 8002f4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f4e:	00e2      	lsls	r2, r4, #3
 8002f50:	4614      	mov	r4, r2
 8002f52:	461d      	mov	r5, r3
 8002f54:	4643      	mov	r3, r8
 8002f56:	18e3      	adds	r3, r4, r3
 8002f58:	603b      	str	r3, [r7, #0]
 8002f5a:	464b      	mov	r3, r9
 8002f5c:	eb45 0303 	adc.w	r3, r5, r3
 8002f60:	607b      	str	r3, [r7, #4]
 8002f62:	f04f 0200 	mov.w	r2, #0
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f6e:	4629      	mov	r1, r5
 8002f70:	028b      	lsls	r3, r1, #10
 8002f72:	4621      	mov	r1, r4
 8002f74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f78:	4621      	mov	r1, r4
 8002f7a:	028a      	lsls	r2, r1, #10
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	4619      	mov	r1, r3
 8002f80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f82:	2200      	movs	r2, #0
 8002f84:	61bb      	str	r3, [r7, #24]
 8002f86:	61fa      	str	r2, [r7, #28]
 8002f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f8c:	f7fd fe8c 	bl	8000ca8 <__aeabi_uldivmod>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4613      	mov	r3, r2
 8002f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f98:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	0c1b      	lsrs	r3, r3, #16
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002fa8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fb2:	e002      	b.n	8002fba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fb4:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0x204>)
 8002fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002fb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3750      	adds	r7, #80	@ 0x50
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	00f42400 	.word	0x00f42400
 8002fd0:	007a1200 	.word	0x007a1200

08002fd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fd8:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fda:	681b      	ldr	r3, [r3, #0]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	20000000 	.word	0x20000000

08002fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ff0:	f7ff fff0 	bl	8002fd4 <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	@ (800300c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	0a9b      	lsrs	r3, r3, #10
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4903      	ldr	r1, [pc, #12]	@ (8003010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40023800 	.word	0x40023800
 8003010:	0800b1a8 	.word	0x0800b1a8

08003014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003018:	f7ff ffdc 	bl	8002fd4 <HAL_RCC_GetHCLKFreq>
 800301c:	4602      	mov	r2, r0
 800301e:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	0b5b      	lsrs	r3, r3, #13
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	4903      	ldr	r1, [pc, #12]	@ (8003038 <HAL_RCC_GetPCLK2Freq+0x24>)
 800302a:	5ccb      	ldrb	r3, [r1, r3]
 800302c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003030:	4618      	mov	r0, r3
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40023800 	.word	0x40023800
 8003038:	0800b1a8 	.word	0x0800b1a8

0800303c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e041      	b.n	80030d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fe fae0 	bl	8001628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3304      	adds	r3, #4
 8003078:	4619      	mov	r1, r3
 800307a:	4610      	mov	r0, r2
 800307c:	f000 f9b6 	bl	80033ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d001      	beq.n	80030f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e04e      	b.n	8003192 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a23      	ldr	r2, [pc, #140]	@ (80031a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d022      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311e:	d01d      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1f      	ldr	r2, [pc, #124]	@ (80031a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d018      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a1e      	ldr	r2, [pc, #120]	@ (80031a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d013      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a1c      	ldr	r2, [pc, #112]	@ (80031ac <HAL_TIM_Base_Start_IT+0xd0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00e      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a1b      	ldr	r2, [pc, #108]	@ (80031b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d009      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a19      	ldr	r2, [pc, #100]	@ (80031b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d004      	beq.n	800315c <HAL_TIM_Base_Start_IT+0x80>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a18      	ldr	r2, [pc, #96]	@ (80031b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d111      	bne.n	8003180 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b06      	cmp	r3, #6
 800316c:	d010      	beq.n	8003190 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f042 0201 	orr.w	r2, r2, #1
 800317c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317e:	e007      	b.n	8003190 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0201 	orr.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40010000 	.word	0x40010000
 80031a4:	40000400 	.word	0x40000400
 80031a8:	40000800 	.word	0x40000800
 80031ac:	40000c00 	.word	0x40000c00
 80031b0:	40010400 	.word	0x40010400
 80031b4:	40014000 	.word	0x40014000
 80031b8:	40001800 	.word	0x40001800

080031bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01b      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0202 	mvn.w	r2, #2
 80031f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f8d2 	bl	80033b0 <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f8c4 	bl	800339c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f8d5 	bl	80033c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b00      	cmp	r3, #0
 8003228:	d020      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0204 	mvn.w	r2, #4
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f8ac 	bl	80033b0 <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f89e 	bl	800339c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f8af 	bl	80033c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d020      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01b      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0208 	mvn.w	r2, #8
 8003288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2204      	movs	r2, #4
 800328e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f886 	bl	80033b0 <HAL_TIM_IC_CaptureCallback>
 80032a4:	e005      	b.n	80032b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f878 	bl	800339c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f889 	bl	80033c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d020      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d01b      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0210 	mvn.w	r2, #16
 80032d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2208      	movs	r2, #8
 80032da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f860 	bl	80033b0 <HAL_TIM_IC_CaptureCallback>
 80032f0:	e005      	b.n	80032fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f852 	bl	800339c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f863 	bl	80033c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d007      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0201 	mvn.w	r2, #1
 8003320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fe f81a 	bl	800135c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f982 	bl	8003650 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00c      	beq.n	8003370 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f834 	bl	80033d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00c      	beq.n	8003394 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f003 0320 	and.w	r3, r3, #32
 8003380:	2b00      	cmp	r3, #0
 8003382:	d007      	beq.n	8003394 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f06f 0220 	mvn.w	r2, #32
 800338c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f954 	bl	800363c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a46      	ldr	r2, [pc, #280]	@ (8003518 <TIM_Base_SetConfig+0x12c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d013      	beq.n	800342c <TIM_Base_SetConfig+0x40>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800340a:	d00f      	beq.n	800342c <TIM_Base_SetConfig+0x40>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a43      	ldr	r2, [pc, #268]	@ (800351c <TIM_Base_SetConfig+0x130>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d00b      	beq.n	800342c <TIM_Base_SetConfig+0x40>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a42      	ldr	r2, [pc, #264]	@ (8003520 <TIM_Base_SetConfig+0x134>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d007      	beq.n	800342c <TIM_Base_SetConfig+0x40>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a41      	ldr	r2, [pc, #260]	@ (8003524 <TIM_Base_SetConfig+0x138>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d003      	beq.n	800342c <TIM_Base_SetConfig+0x40>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a40      	ldr	r2, [pc, #256]	@ (8003528 <TIM_Base_SetConfig+0x13c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d108      	bne.n	800343e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003432:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a35      	ldr	r2, [pc, #212]	@ (8003518 <TIM_Base_SetConfig+0x12c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d02b      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800344c:	d027      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a32      	ldr	r2, [pc, #200]	@ (800351c <TIM_Base_SetConfig+0x130>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d023      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a31      	ldr	r2, [pc, #196]	@ (8003520 <TIM_Base_SetConfig+0x134>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01f      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a30      	ldr	r2, [pc, #192]	@ (8003524 <TIM_Base_SetConfig+0x138>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01b      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a2f      	ldr	r2, [pc, #188]	@ (8003528 <TIM_Base_SetConfig+0x13c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d017      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a2e      	ldr	r2, [pc, #184]	@ (800352c <TIM_Base_SetConfig+0x140>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a2d      	ldr	r2, [pc, #180]	@ (8003530 <TIM_Base_SetConfig+0x144>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00f      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a2c      	ldr	r2, [pc, #176]	@ (8003534 <TIM_Base_SetConfig+0x148>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00b      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a2b      	ldr	r2, [pc, #172]	@ (8003538 <TIM_Base_SetConfig+0x14c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d007      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <TIM_Base_SetConfig+0x150>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d003      	beq.n	800349e <TIM_Base_SetConfig+0xb2>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a29      	ldr	r2, [pc, #164]	@ (8003540 <TIM_Base_SetConfig+0x154>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d108      	bne.n	80034b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a10      	ldr	r2, [pc, #64]	@ (8003518 <TIM_Base_SetConfig+0x12c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d003      	beq.n	80034e4 <TIM_Base_SetConfig+0xf8>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a12      	ldr	r2, [pc, #72]	@ (8003528 <TIM_Base_SetConfig+0x13c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d103      	bne.n	80034ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d105      	bne.n	800350a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f023 0201 	bic.w	r2, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	611a      	str	r2, [r3, #16]
  }
}
 800350a:	bf00      	nop
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40010000 	.word	0x40010000
 800351c:	40000400 	.word	0x40000400
 8003520:	40000800 	.word	0x40000800
 8003524:	40000c00 	.word	0x40000c00
 8003528:	40010400 	.word	0x40010400
 800352c:	40014000 	.word	0x40014000
 8003530:	40014400 	.word	0x40014400
 8003534:	40014800 	.word	0x40014800
 8003538:	40001800 	.word	0x40001800
 800353c:	40001c00 	.word	0x40001c00
 8003540:	40002000 	.word	0x40002000

08003544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003558:	2302      	movs	r3, #2
 800355a:	e05a      	b.n	8003612 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003582:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a21      	ldr	r2, [pc, #132]	@ (8003620 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d022      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035a8:	d01d      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d018      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d013      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a1a      	ldr	r2, [pc, #104]	@ (800362c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d00e      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a18      	ldr	r2, [pc, #96]	@ (8003630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d009      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a17      	ldr	r2, [pc, #92]	@ (8003634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d004      	beq.n	80035e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a15      	ldr	r2, [pc, #84]	@ (8003638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10c      	bne.n	8003600 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	40010000 	.word	0x40010000
 8003624:	40000400 	.word	0x40000400
 8003628:	40000800 	.word	0x40000800
 800362c:	40000c00 	.word	0x40000c00
 8003630:	40010400 	.word	0x40010400
 8003634:	40014000 	.word	0x40014000
 8003638:	40001800 	.word	0x40001800

0800363c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e042      	b.n	80036fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d106      	bne.n	8003690 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fe f83c 	bl	8001708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2224      	movs	r2, #36	@ 0x24
 8003694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68da      	ldr	r2, [r3, #12]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f001 f8a3 	bl	80047f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	695a      	ldr	r2, [r3, #20]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68da      	ldr	r2, [r3, #12]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	@ 0x28
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b20      	cmp	r3, #32
 8003722:	d175      	bne.n	8003810 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <HAL_UART_Transmit+0x2c>
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d101      	bne.n	8003734 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e06e      	b.n	8003812 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2221      	movs	r2, #33	@ 0x21
 800373e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003742:	f7fe f927 	bl	8001994 <HAL_GetTick>
 8003746:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	88fa      	ldrh	r2, [r7, #6]
 8003752:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800375c:	d108      	bne.n	8003770 <HAL_UART_Transmit+0x6c>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d104      	bne.n	8003770 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003766:	2300      	movs	r3, #0
 8003768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	61bb      	str	r3, [r7, #24]
 800376e:	e003      	b.n	8003778 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003774:	2300      	movs	r3, #0
 8003776:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003778:	e02e      	b.n	80037d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2200      	movs	r2, #0
 8003782:	2180      	movs	r1, #128	@ 0x80
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 fd7c 	bl	8004282 <UART_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2220      	movs	r2, #32
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e03a      	b.n	8003812 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d10b      	bne.n	80037ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	3302      	adds	r3, #2
 80037b6:	61bb      	str	r3, [r7, #24]
 80037b8:	e007      	b.n	80037ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	781a      	ldrb	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	3301      	adds	r3, #1
 80037c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	3b01      	subs	r3, #1
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037dc:	b29b      	uxth	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1cb      	bne.n	800377a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	2200      	movs	r2, #0
 80037ea:	2140      	movs	r1, #64	@ 0x40
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 fd48 	bl	8004282 <UART_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d005      	beq.n	8003804 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2220      	movs	r2, #32
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e006      	b.n	8003812 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	e000      	b.n	8003812 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003810:	2302      	movs	r3, #2
  }
}
 8003812:	4618      	mov	r0, r3
 8003814:	3720      	adds	r7, #32
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
	...

0800381c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08c      	sub	sp, #48	@ 0x30
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	4613      	mov	r3, r2
 8003828:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b20      	cmp	r3, #32
 8003834:	d156      	bne.n	80038e4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_UART_Transmit_DMA+0x26>
 800383c:	88fb      	ldrh	r3, [r7, #6]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e04f      	b.n	80038e6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	88fa      	ldrh	r2, [r7, #6]
 8003850:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	88fa      	ldrh	r2, [r7, #6]
 8003856:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2221      	movs	r2, #33	@ 0x21
 8003862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	4a21      	ldr	r2, [pc, #132]	@ (80038f0 <HAL_UART_Transmit_DMA+0xd4>)
 800386c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	4a20      	ldr	r2, [pc, #128]	@ (80038f4 <HAL_UART_Transmit_DMA+0xd8>)
 8003874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387a:	4a1f      	ldr	r2, [pc, #124]	@ (80038f8 <HAL_UART_Transmit_DMA+0xdc>)
 800387c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003882:	2200      	movs	r2, #0
 8003884:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003886:	f107 0308 	add.w	r3, r7, #8
 800388a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003892:	6819      	ldr	r1, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	3304      	adds	r3, #4
 800389a:	461a      	mov	r2, r3
 800389c:	88fb      	ldrh	r3, [r7, #6]
 800389e:	f7fe fa45 	bl	8001d2c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80038aa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	3314      	adds	r3, #20
 80038b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	e853 3f00 	ldrex	r3, [r3]
 80038ba:	617b      	str	r3, [r7, #20]
   return(result);
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3314      	adds	r3, #20
 80038ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80038ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d0:	6a39      	ldr	r1, [r7, #32]
 80038d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d4:	e841 2300 	strex	r3, r2, [r1]
 80038d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1e5      	bne.n	80038ac <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	e000      	b.n	80038e6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80038e4:	2302      	movs	r3, #2
  }
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3730      	adds	r7, #48	@ 0x30
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	08003fd1 	.word	0x08003fd1
 80038f4:	0800406b 	.word	0x0800406b
 80038f8:	080041ef 	.word	0x080041ef

080038fc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	4613      	mov	r3, r2
 8003908:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b20      	cmp	r3, #32
 8003914:	d112      	bne.n	800393c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d002      	beq.n	8003922 <HAL_UART_Receive_DMA+0x26>
 800391c:	88fb      	ldrh	r3, [r7, #6]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e00b      	b.n	800393e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800392c:	88fb      	ldrh	r3, [r7, #6]
 800392e:	461a      	mov	r2, r3
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fcfe 	bl	8004334 <UART_Start_Receive_DMA>
 8003938:	4603      	mov	r3, r0
 800393a:	e000      	b.n	800393e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
  }
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b090      	sub	sp, #64	@ 0x40
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800394e:	2300      	movs	r3, #0
 8003950:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800395c:	2b80      	cmp	r3, #128	@ 0x80
 800395e:	bf0c      	ite	eq
 8003960:	2301      	moveq	r3, #1
 8003962:	2300      	movne	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b21      	cmp	r3, #33	@ 0x21
 8003972:	d128      	bne.n	80039c6 <HAL_UART_DMAStop+0x80>
 8003974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003976:	2b00      	cmp	r3, #0
 8003978:	d025      	beq.n	80039c6 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	3314      	adds	r3, #20
 8003980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003984:	e853 3f00 	ldrex	r3, [r3]
 8003988:	623b      	str	r3, [r7, #32]
   return(result);
 800398a:	6a3b      	ldr	r3, [r7, #32]
 800398c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003990:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	3314      	adds	r3, #20
 8003998:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800399a:	633a      	str	r2, [r7, #48]	@ 0x30
 800399c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039a2:	e841 2300 	strex	r3, r2, [r1]
 80039a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1e5      	bne.n	800397a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d004      	beq.n	80039c0 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe fa0e 	bl	8001ddc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fd51 	bl	8004468 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d0:	2b40      	cmp	r3, #64	@ 0x40
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b22      	cmp	r3, #34	@ 0x22
 80039e6:	d128      	bne.n	8003a3a <HAL_UART_DMAStop+0xf4>
 80039e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d025      	beq.n	8003a3a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3314      	adds	r3, #20
 80039f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	e853 3f00 	ldrex	r3, [r3]
 80039fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3314      	adds	r3, #20
 8003a0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a0e:	61fa      	str	r2, [r7, #28]
 8003a10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a12:	69b9      	ldr	r1, [r7, #24]
 8003a14:	69fa      	ldr	r2, [r7, #28]
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e5      	bne.n	80039ee <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d004      	beq.n	8003a34 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe f9d4 	bl	8001ddc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 fd3f 	bl	80044b8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3740      	adds	r7, #64	@ 0x40
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b0ba      	sub	sp, #232	@ 0xe8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a7a:	f003 030f 	and.w	r3, r3, #15
 8003a7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10f      	bne.n	8003aaa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8e:	f003 0320 	and.w	r3, r3, #32
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d009      	beq.n	8003aaa <HAL_UART_IRQHandler+0x66>
 8003a96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a9a:	f003 0320 	and.w	r3, r3, #32
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fde7 	bl	8004676 <UART_Receive_IT>
      return;
 8003aa8:	e25b      	b.n	8003f62 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003aaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80de 	beq.w	8003c70 <HAL_UART_IRQHandler+0x22c>
 8003ab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d106      	bne.n	8003ace <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 80d1 	beq.w	8003c70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00b      	beq.n	8003af2 <HAL_UART_IRQHandler+0xae>
 8003ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aea:	f043 0201 	orr.w	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003af6:	f003 0304 	and.w	r3, r3, #4
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00b      	beq.n	8003b16 <HAL_UART_IRQHandler+0xd2>
 8003afe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b0e:	f043 0202 	orr.w	r2, r3, #2
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_UART_IRQHandler+0xf6>
 8003b22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b32:	f043 0204 	orr.w	r2, r3, #4
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d011      	beq.n	8003b6a <HAL_UART_IRQHandler+0x126>
 8003b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b4a:	f003 0320 	and.w	r3, r3, #32
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d105      	bne.n	8003b5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b62:	f043 0208 	orr.w	r2, r3, #8
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 81f2 	beq.w	8003f58 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <HAL_UART_IRQHandler+0x14e>
 8003b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b84:	f003 0320 	and.w	r3, r3, #32
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fd72 	bl	8004676 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	bf0c      	ite	eq
 8003ba0:	2301      	moveq	r3, #1
 8003ba2:	2300      	movne	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d103      	bne.n	8003bbe <HAL_UART_IRQHandler+0x17a>
 8003bb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d04f      	beq.n	8003c5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 fc7a 	bl	80044b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bce:	2b40      	cmp	r3, #64	@ 0x40
 8003bd0:	d141      	bne.n	8003c56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	3314      	adds	r3, #20
 8003bd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003be0:	e853 3f00 	ldrex	r3, [r3]
 8003be4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003be8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	3314      	adds	r3, #20
 8003bfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003bfe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c0e:	e841 2300 	strex	r3, r2, [r1]
 8003c12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1d9      	bne.n	8003bd2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d013      	beq.n	8003c4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e24 <HAL_UART_IRQHandler+0x3e0>)
 8003c2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe f942 	bl	8001ebc <HAL_DMA_Abort_IT>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d016      	beq.n	8003c6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c48:	4610      	mov	r0, r2
 8003c4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e00e      	b.n	8003c6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f9a8 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c54:	e00a      	b.n	8003c6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f9a4 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5c:	e006      	b.n	8003c6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f9a0 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003c6a:	e175      	b.n	8003f58 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c6c:	bf00      	nop
    return;
 8003c6e:	e173      	b.n	8003f58 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	f040 814f 	bne.w	8003f18 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c7e:	f003 0310 	and.w	r3, r3, #16
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 8148 	beq.w	8003f18 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c8c:	f003 0310 	and.w	r3, r3, #16
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f000 8141 	beq.w	8003f18 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb6:	2b40      	cmp	r3, #64	@ 0x40
 8003cb8:	f040 80b6 	bne.w	8003e28 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8145 	beq.w	8003f5c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	f080 813e 	bcs.w	8003f5c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ce6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cf2:	f000 8088 	beq.w	8003e06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	330c      	adds	r3, #12
 8003cfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d04:	e853 3f00 	ldrex	r3, [r3]
 8003d08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	330c      	adds	r3, #12
 8003d1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d32:	e841 2300 	strex	r3, r2, [r1]
 8003d36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1d9      	bne.n	8003cf6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	3314      	adds	r3, #20
 8003d48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d4c:	e853 3f00 	ldrex	r3, [r3]
 8003d50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d54:	f023 0301 	bic.w	r3, r3, #1
 8003d58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3314      	adds	r3, #20
 8003d62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d72:	e841 2300 	strex	r3, r2, [r1]
 8003d76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1e1      	bne.n	8003d42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	3314      	adds	r3, #20
 8003d84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d88:	e853 3f00 	ldrex	r3, [r3]
 8003d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	3314      	adds	r3, #20
 8003d9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003da2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003da4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003da8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003daa:	e841 2300 	strex	r3, r2, [r1]
 8003dae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003db0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1e3      	bne.n	8003d7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	330c      	adds	r3, #12
 8003dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dce:	e853 3f00 	ldrex	r3, [r3]
 8003dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dd6:	f023 0310 	bic.w	r3, r3, #16
 8003dda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	330c      	adds	r3, #12
 8003de4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003de8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003dea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003df0:	e841 2300 	strex	r3, r2, [r1]
 8003df4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003df6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1e3      	bne.n	8003dc4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7fd ffeb 	bl	8001ddc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f8cb 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e22:	e09b      	b.n	8003f5c <HAL_UART_IRQHandler+0x518>
 8003e24:	0800457f 	.word	0x0800457f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 808e 	beq.w	8003f60 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 8089 	beq.w	8003f60 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	330c      	adds	r3, #12
 8003e54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e58:	e853 3f00 	ldrex	r3, [r3]
 8003e5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e72:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e7a:	e841 2300 	strex	r3, r2, [r1]
 8003e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1e3      	bne.n	8003e4e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3314      	adds	r3, #20
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	e853 3f00 	ldrex	r3, [r3]
 8003e94:	623b      	str	r3, [r7, #32]
   return(result);
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	f023 0301 	bic.w	r3, r3, #1
 8003e9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	3314      	adds	r3, #20
 8003ea6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003eaa:	633a      	str	r2, [r7, #48]	@ 0x30
 8003eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003eb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eb2:	e841 2300 	strex	r3, r2, [r1]
 8003eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1e3      	bne.n	8003e86 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	330c      	adds	r3, #12
 8003ed2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	e853 3f00 	ldrex	r3, [r3]
 8003eda:	60fb      	str	r3, [r7, #12]
   return(result);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f023 0310 	bic.w	r3, r3, #16
 8003ee2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	330c      	adds	r3, #12
 8003eec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ef0:	61fa      	str	r2, [r7, #28]
 8003ef2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	69b9      	ldr	r1, [r7, #24]
 8003ef6:	69fa      	ldr	r2, [r7, #28]
 8003ef8:	e841 2300 	strex	r3, r2, [r1]
 8003efc:	617b      	str	r3, [r7, #20]
   return(result);
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1e3      	bne.n	8003ecc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f0e:	4619      	mov	r1, r3
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f851 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f16:	e023      	b.n	8003f60 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d009      	beq.n	8003f38 <HAL_UART_IRQHandler+0x4f4>
 8003f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fb38 	bl	80045a6 <UART_Transmit_IT>
    return;
 8003f36:	e014      	b.n	8003f62 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00e      	beq.n	8003f62 <HAL_UART_IRQHandler+0x51e>
 8003f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f000 fb78 	bl	8004646 <UART_EndTransmit_IT>
    return;
 8003f56:	e004      	b.n	8003f62 <HAL_UART_IRQHandler+0x51e>
    return;
 8003f58:	bf00      	nop
 8003f5a:	e002      	b.n	8003f62 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f5c:	bf00      	nop
 8003f5e:	e000      	b.n	8003f62 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f60:	bf00      	nop
  }
}
 8003f62:	37e8      	adds	r7, #232	@ 0xe8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b090      	sub	sp, #64	@ 0x40
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d137      	bne.n	800405c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fee:	2200      	movs	r2, #0
 8003ff0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3314      	adds	r3, #20
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	623b      	str	r3, [r7, #32]
   return(result);
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004008:	63bb      	str	r3, [r7, #56]	@ 0x38
 800400a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3314      	adds	r3, #20
 8004010:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004012:	633a      	str	r2, [r7, #48]	@ 0x30
 8004014:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004016:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004018:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1e5      	bne.n	8003ff2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	330c      	adds	r3, #12
 800402c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	e853 3f00 	ldrex	r3, [r3]
 8004034:	60fb      	str	r3, [r7, #12]
   return(result);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800403c:	637b      	str	r3, [r7, #52]	@ 0x34
 800403e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	330c      	adds	r3, #12
 8004044:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004046:	61fa      	str	r2, [r7, #28]
 8004048:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	69b9      	ldr	r1, [r7, #24]
 800404c:	69fa      	ldr	r2, [r7, #28]
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	617b      	str	r3, [r7, #20]
   return(result);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e5      	bne.n	8004026 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800405a:	e002      	b.n	8004062 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800405c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800405e:	f7fd f98f 	bl	8001380 <HAL_UART_TxCpltCallback>
}
 8004062:	bf00      	nop
 8004064:	3740      	adds	r7, #64	@ 0x40
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b084      	sub	sp, #16
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004076:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f7ff ff75 	bl	8003f68 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800407e:	bf00      	nop
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b09c      	sub	sp, #112	@ 0x70
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d172      	bne.n	8004188 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80040a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a4:	2200      	movs	r2, #0
 80040a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80040b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	330c      	adds	r3, #12
 80040c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80040c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80040ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80040ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040d0:	e841 2300 	strex	r3, r2, [r1]
 80040d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80040d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1e5      	bne.n	80040a8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	3314      	adds	r3, #20
 80040e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e6:	e853 3f00 	ldrex	r3, [r3]
 80040ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80040f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3314      	adds	r3, #20
 80040fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80040fc:	647a      	str	r2, [r7, #68]	@ 0x44
 80040fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004100:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004102:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004104:	e841 2300 	strex	r3, r2, [r1]
 8004108:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800410a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1e5      	bne.n	80040dc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3314      	adds	r3, #20
 8004116:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411a:	e853 3f00 	ldrex	r3, [r3]
 800411e:	623b      	str	r3, [r7, #32]
   return(result);
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004126:	663b      	str	r3, [r7, #96]	@ 0x60
 8004128:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3314      	adds	r3, #20
 800412e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004130:	633a      	str	r2, [r7, #48]	@ 0x30
 8004132:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004134:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004138:	e841 2300 	strex	r3, r2, [r1]
 800413c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800413e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1e5      	bne.n	8004110 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004144:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800414c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800414e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004150:	2b01      	cmp	r3, #1
 8004152:	d119      	bne.n	8004188 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	330c      	adds	r3, #12
 800415a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	60fb      	str	r3, [r7, #12]
   return(result);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0310 	bic.w	r3, r3, #16
 800416a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800416c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004174:	61fa      	str	r2, [r7, #28]
 8004176:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	69b9      	ldr	r1, [r7, #24]
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	617b      	str	r3, [r7, #20]
   return(result);
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e5      	bne.n	8004154 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800418a:	2200      	movs	r2, #0
 800418c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800418e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004192:	2b01      	cmp	r3, #1
 8004194:	d106      	bne.n	80041a4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004196:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004198:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800419a:	4619      	mov	r1, r3
 800419c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800419e:	f7ff ff0b 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041a2:	e002      	b.n	80041aa <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80041a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80041a6:	f7ff fee9 	bl	8003f7c <HAL_UART_RxCpltCallback>
}
 80041aa:	bf00      	nop
 80041ac:	3770      	adds	r7, #112	@ 0x70
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041be:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d108      	bne.n	80041e0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041d2:	085b      	lsrs	r3, r3, #1
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	4619      	mov	r1, r3
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f7ff feed 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80041de:	e002      	b.n	80041e6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f7ff fed5 	bl	8003f90 <HAL_UART_RxHalfCpltCallback>
}
 80041e6:	bf00      	nop
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b084      	sub	sp, #16
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800420a:	2b80      	cmp	r3, #128	@ 0x80
 800420c:	bf0c      	ite	eq
 800420e:	2301      	moveq	r3, #1
 8004210:	2300      	movne	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b21      	cmp	r3, #33	@ 0x21
 8004220:	d108      	bne.n	8004234 <UART_DMAError+0x46>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d005      	beq.n	8004234 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2200      	movs	r2, #0
 800422c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800422e:	68b8      	ldr	r0, [r7, #8]
 8004230:	f000 f91a 	bl	8004468 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423e:	2b40      	cmp	r3, #64	@ 0x40
 8004240:	bf0c      	ite	eq
 8004242:	2301      	moveq	r3, #1
 8004244:	2300      	movne	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b22      	cmp	r3, #34	@ 0x22
 8004254:	d108      	bne.n	8004268 <UART_DMAError+0x7a>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2200      	movs	r2, #0
 8004260:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004262:	68b8      	ldr	r0, [r7, #8]
 8004264:	f000 f928 	bl	80044b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	f043 0210 	orr.w	r2, r3, #16
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004274:	68b8      	ldr	r0, [r7, #8]
 8004276:	f7ff fe95 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800427a:	bf00      	nop
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b086      	sub	sp, #24
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	603b      	str	r3, [r7, #0]
 800428e:	4613      	mov	r3, r2
 8004290:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004292:	e03b      	b.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004294:	6a3b      	ldr	r3, [r7, #32]
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429a:	d037      	beq.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429c:	f7fd fb7a 	bl	8001994 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	6a3a      	ldr	r2, [r7, #32]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d302      	bcc.n	80042b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e03a      	b.n	800432c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d023      	beq.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b80      	cmp	r3, #128	@ 0x80
 80042c8:	d020      	beq.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	2b40      	cmp	r3, #64	@ 0x40
 80042ce:	d01d      	beq.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b08      	cmp	r3, #8
 80042dc:	d116      	bne.n	800430c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042de:	2300      	movs	r3, #0
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	617b      	str	r3, [r7, #20]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 f8df 	bl	80044b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2208      	movs	r2, #8
 80042fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e00f      	b.n	800432c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	4013      	ands	r3, r2
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	429a      	cmp	r2, r3
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	461a      	mov	r2, r3
 8004324:	79fb      	ldrb	r3, [r7, #7]
 8004326:	429a      	cmp	r2, r3
 8004328:	d0b4      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	4618      	mov	r0, r3
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b098      	sub	sp, #96	@ 0x60
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	4613      	mov	r3, r2
 8004340:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	88fa      	ldrh	r2, [r7, #6]
 800434c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2222      	movs	r2, #34	@ 0x22
 8004358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004360:	4a3e      	ldr	r2, [pc, #248]	@ (800445c <UART_Start_Receive_DMA+0x128>)
 8004362:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004368:	4a3d      	ldr	r2, [pc, #244]	@ (8004460 <UART_Start_Receive_DMA+0x12c>)
 800436a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004370:	4a3c      	ldr	r2, [pc, #240]	@ (8004464 <UART_Start_Receive_DMA+0x130>)
 8004372:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004378:	2200      	movs	r2, #0
 800437a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800437c:	f107 0308 	add.w	r3, r7, #8
 8004380:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3304      	adds	r3, #4
 800438c:	4619      	mov	r1, r3
 800438e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	88fb      	ldrh	r3, [r7, #6]
 8004394:	f7fd fcca 	bl	8001d2c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004398:	2300      	movs	r3, #0
 800439a:	613b      	str	r3, [r7, #16]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d019      	beq.n	80043ea <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	330c      	adds	r3, #12
 80043bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043c0:	e853 3f00 	ldrex	r3, [r3]
 80043c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	330c      	adds	r3, #12
 80043d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043d6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80043d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80043dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043de:	e841 2300 	strex	r3, r2, [r1]
 80043e2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80043e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1e5      	bne.n	80043b6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	3314      	adds	r3, #20
 80043f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f4:	e853 3f00 	ldrex	r3, [r3]
 80043f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80043fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fc:	f043 0301 	orr.w	r3, r3, #1
 8004400:	657b      	str	r3, [r7, #84]	@ 0x54
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3314      	adds	r3, #20
 8004408:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800440a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800440c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004410:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004412:	e841 2300 	strex	r3, r2, [r1]
 8004416:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e5      	bne.n	80043ea <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3314      	adds	r3, #20
 8004424:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	617b      	str	r3, [r7, #20]
   return(result);
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004434:	653b      	str	r3, [r7, #80]	@ 0x50
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	3314      	adds	r3, #20
 800443c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800443e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	6a39      	ldr	r1, [r7, #32]
 8004444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004446:	e841 2300 	strex	r3, r2, [r1]
 800444a:	61fb      	str	r3, [r7, #28]
   return(result);
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e5      	bne.n	800441e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3760      	adds	r7, #96	@ 0x60
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	08004087 	.word	0x08004087
 8004460:	080041b3 	.word	0x080041b3
 8004464:	080041ef 	.word	0x080041ef

08004468 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004468:	b480      	push	{r7}
 800446a:	b089      	sub	sp, #36	@ 0x24
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	330c      	adds	r3, #12
 8004476:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	330c      	adds	r3, #12
 800448e:	69fa      	ldr	r2, [r7, #28]
 8004490:	61ba      	str	r2, [r7, #24]
 8004492:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	6979      	ldr	r1, [r7, #20]
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	e841 2300 	strex	r3, r2, [r1]
 800449c:	613b      	str	r3, [r7, #16]
   return(result);
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e5      	bne.n	8004470 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80044ac:	bf00      	nop
 80044ae:	3724      	adds	r7, #36	@ 0x24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b095      	sub	sp, #84	@ 0x54
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	330c      	adds	r3, #12
 80044c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ca:	e853 3f00 	ldrex	r3, [r3]
 80044ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	330c      	adds	r3, #12
 80044de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80044e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044e8:	e841 2300 	strex	r3, r2, [r1]
 80044ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1e5      	bne.n	80044c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	3314      	adds	r3, #20
 80044fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fc:	6a3b      	ldr	r3, [r7, #32]
 80044fe:	e853 3f00 	ldrex	r3, [r3]
 8004502:	61fb      	str	r3, [r7, #28]
   return(result);
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3314      	adds	r3, #20
 8004512:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004514:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004516:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004518:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800451a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800451c:	e841 2300 	strex	r3, r2, [r1]
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1e5      	bne.n	80044f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	2b01      	cmp	r3, #1
 800452e:	d119      	bne.n	8004564 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f023 0310 	bic.w	r3, r3, #16
 8004546:	647b      	str	r3, [r7, #68]	@ 0x44
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004550:	61ba      	str	r2, [r7, #24]
 8004552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	6979      	ldr	r1, [r7, #20]
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	613b      	str	r3, [r7, #16]
   return(result);
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e5      	bne.n	8004530 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004572:	bf00      	nop
 8004574:	3754      	adds	r7, #84	@ 0x54
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b084      	sub	sp, #16
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f7ff fd03 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b085      	sub	sp, #20
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b21      	cmp	r3, #33	@ 0x21
 80045b8:	d13e      	bne.n	8004638 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c2:	d114      	bne.n	80045ee <UART_Transmit_IT+0x48>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d110      	bne.n	80045ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	1c9a      	adds	r2, r3, #2
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	621a      	str	r2, [r3, #32]
 80045ec:	e008      	b.n	8004600 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	1c59      	adds	r1, r3, #1
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6211      	str	r1, [r2, #32]
 80045f8:	781a      	ldrb	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29b      	uxth	r3, r3
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	4619      	mov	r1, r3
 800460e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10f      	bne.n	8004634 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004622:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004632:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004634:	2300      	movs	r3, #0
 8004636:	e000      	b.n	800463a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004638:	2302      	movs	r3, #2
  }
}
 800463a:	4618      	mov	r0, r3
 800463c:	3714      	adds	r7, #20
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800465c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2220      	movs	r2, #32
 8004662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fc fe8a 	bl	8001380 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b08c      	sub	sp, #48	@ 0x30
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b22      	cmp	r3, #34	@ 0x22
 8004688:	f040 80ae 	bne.w	80047e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004694:	d117      	bne.n	80046c6 <UART_Receive_IT+0x50>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d113      	bne.n	80046c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800469e:	2300      	movs	r3, #0
 80046a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	1c9a      	adds	r2, r3, #2
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80046c4:	e026      	b.n	8004714 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d8:	d007      	beq.n	80046ea <UART_Receive_IT+0x74>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10a      	bne.n	80046f8 <UART_Receive_IT+0x82>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	e008      	b.n	800470a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004704:	b2da      	uxtb	r2, r3
 8004706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004708:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29b      	uxth	r3, r3
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	4619      	mov	r1, r3
 8004722:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004724:	2b00      	cmp	r3, #0
 8004726:	d15d      	bne.n	80047e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0220 	bic.w	r2, r2, #32
 8004736:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004746:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0201 	bic.w	r2, r2, #1
 8004756:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	2b01      	cmp	r3, #1
 800476c:	d135      	bne.n	80047da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	330c      	adds	r3, #12
 800477a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	e853 3f00 	ldrex	r3, [r3]
 8004782:	613b      	str	r3, [r7, #16]
   return(result);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f023 0310 	bic.w	r3, r3, #16
 800478a:	627b      	str	r3, [r7, #36]	@ 0x24
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	330c      	adds	r3, #12
 8004792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004794:	623a      	str	r2, [r7, #32]
 8004796:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004798:	69f9      	ldr	r1, [r7, #28]
 800479a:	6a3a      	ldr	r2, [r7, #32]
 800479c:	e841 2300 	strex	r3, r2, [r1]
 80047a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e5      	bne.n	8004774 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0310 	and.w	r3, r3, #16
 80047b2:	2b10      	cmp	r3, #16
 80047b4:	d10a      	bne.n	80047cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047d0:	4619      	mov	r1, r3
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff fbf0 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
 80047d8:	e002      	b.n	80047e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7ff fbce 	bl	8003f7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	e002      	b.n	80047ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e000      	b.n	80047ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
  }
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3730      	adds	r7, #48	@ 0x30
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047f8:	b0c0      	sub	sp, #256	@ 0x100
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	68d9      	ldr	r1, [r3, #12]
 8004812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	ea40 0301 	orr.w	r3, r0, r1
 800481c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800481e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	431a      	orrs	r2, r3
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	431a      	orrs	r2, r3
 8004834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	4313      	orrs	r3, r2
 800483c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800484c:	f021 010c 	bic.w	r1, r1, #12
 8004850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800485a:	430b      	orrs	r3, r1
 800485c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800485e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800486a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486e:	6999      	ldr	r1, [r3, #24]
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	ea40 0301 	orr.w	r3, r0, r1
 800487a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800487c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4b8f      	ldr	r3, [pc, #572]	@ (8004ac0 <UART_SetConfig+0x2cc>)
 8004884:	429a      	cmp	r2, r3
 8004886:	d005      	beq.n	8004894 <UART_SetConfig+0xa0>
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4b8d      	ldr	r3, [pc, #564]	@ (8004ac4 <UART_SetConfig+0x2d0>)
 8004890:	429a      	cmp	r2, r3
 8004892:	d104      	bne.n	800489e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004894:	f7fe fbbe 	bl	8003014 <HAL_RCC_GetPCLK2Freq>
 8004898:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800489c:	e003      	b.n	80048a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800489e:	f7fe fba5 	bl	8002fec <HAL_RCC_GetPCLK1Freq>
 80048a2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048aa:	69db      	ldr	r3, [r3, #28]
 80048ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048b0:	f040 810c 	bne.w	8004acc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048b8:	2200      	movs	r2, #0
 80048ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048be:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048c6:	4622      	mov	r2, r4
 80048c8:	462b      	mov	r3, r5
 80048ca:	1891      	adds	r1, r2, r2
 80048cc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048ce:	415b      	adcs	r3, r3
 80048d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048d6:	4621      	mov	r1, r4
 80048d8:	eb12 0801 	adds.w	r8, r2, r1
 80048dc:	4629      	mov	r1, r5
 80048de:	eb43 0901 	adc.w	r9, r3, r1
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	f04f 0300 	mov.w	r3, #0
 80048ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048f6:	4690      	mov	r8, r2
 80048f8:	4699      	mov	r9, r3
 80048fa:	4623      	mov	r3, r4
 80048fc:	eb18 0303 	adds.w	r3, r8, r3
 8004900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004904:	462b      	mov	r3, r5
 8004906:	eb49 0303 	adc.w	r3, r9, r3
 800490a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800490e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800491a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800491e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004922:	460b      	mov	r3, r1
 8004924:	18db      	adds	r3, r3, r3
 8004926:	653b      	str	r3, [r7, #80]	@ 0x50
 8004928:	4613      	mov	r3, r2
 800492a:	eb42 0303 	adc.w	r3, r2, r3
 800492e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004930:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004934:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004938:	f7fc f9b6 	bl	8000ca8 <__aeabi_uldivmod>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	4b61      	ldr	r3, [pc, #388]	@ (8004ac8 <UART_SetConfig+0x2d4>)
 8004942:	fba3 2302 	umull	r2, r3, r3, r2
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	011c      	lsls	r4, r3, #4
 800494a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800494e:	2200      	movs	r2, #0
 8004950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004954:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004958:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800495c:	4642      	mov	r2, r8
 800495e:	464b      	mov	r3, r9
 8004960:	1891      	adds	r1, r2, r2
 8004962:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004964:	415b      	adcs	r3, r3
 8004966:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004968:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800496c:	4641      	mov	r1, r8
 800496e:	eb12 0a01 	adds.w	sl, r2, r1
 8004972:	4649      	mov	r1, r9
 8004974:	eb43 0b01 	adc.w	fp, r3, r1
 8004978:	f04f 0200 	mov.w	r2, #0
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004984:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004988:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800498c:	4692      	mov	sl, r2
 800498e:	469b      	mov	fp, r3
 8004990:	4643      	mov	r3, r8
 8004992:	eb1a 0303 	adds.w	r3, sl, r3
 8004996:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800499a:	464b      	mov	r3, r9
 800499c:	eb4b 0303 	adc.w	r3, fp, r3
 80049a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049b8:	460b      	mov	r3, r1
 80049ba:	18db      	adds	r3, r3, r3
 80049bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80049be:	4613      	mov	r3, r2
 80049c0:	eb42 0303 	adc.w	r3, r2, r3
 80049c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80049c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049ce:	f7fc f96b 	bl	8000ca8 <__aeabi_uldivmod>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4611      	mov	r1, r2
 80049d8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac8 <UART_SetConfig+0x2d4>)
 80049da:	fba3 2301 	umull	r2, r3, r3, r1
 80049de:	095b      	lsrs	r3, r3, #5
 80049e0:	2264      	movs	r2, #100	@ 0x64
 80049e2:	fb02 f303 	mul.w	r3, r2, r3
 80049e6:	1acb      	subs	r3, r1, r3
 80049e8:	00db      	lsls	r3, r3, #3
 80049ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049ee:	4b36      	ldr	r3, [pc, #216]	@ (8004ac8 <UART_SetConfig+0x2d4>)
 80049f0:	fba3 2302 	umull	r2, r3, r3, r2
 80049f4:	095b      	lsrs	r3, r3, #5
 80049f6:	005b      	lsls	r3, r3, #1
 80049f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049fc:	441c      	add	r4, r3
 80049fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a02:	2200      	movs	r2, #0
 8004a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a08:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a10:	4642      	mov	r2, r8
 8004a12:	464b      	mov	r3, r9
 8004a14:	1891      	adds	r1, r2, r2
 8004a16:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a18:	415b      	adcs	r3, r3
 8004a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a20:	4641      	mov	r1, r8
 8004a22:	1851      	adds	r1, r2, r1
 8004a24:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a26:	4649      	mov	r1, r9
 8004a28:	414b      	adcs	r3, r1
 8004a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a38:	4659      	mov	r1, fp
 8004a3a:	00cb      	lsls	r3, r1, #3
 8004a3c:	4651      	mov	r1, sl
 8004a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a42:	4651      	mov	r1, sl
 8004a44:	00ca      	lsls	r2, r1, #3
 8004a46:	4610      	mov	r0, r2
 8004a48:	4619      	mov	r1, r3
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	4642      	mov	r2, r8
 8004a4e:	189b      	adds	r3, r3, r2
 8004a50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a54:	464b      	mov	r3, r9
 8004a56:	460a      	mov	r2, r1
 8004a58:	eb42 0303 	adc.w	r3, r2, r3
 8004a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a6c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a74:	460b      	mov	r3, r1
 8004a76:	18db      	adds	r3, r3, r3
 8004a78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	eb42 0303 	adc.w	r3, r2, r3
 8004a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a8a:	f7fc f90d 	bl	8000ca8 <__aeabi_uldivmod>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <UART_SetConfig+0x2d4>)
 8004a94:	fba3 1302 	umull	r1, r3, r3, r2
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	2164      	movs	r1, #100	@ 0x64
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	3332      	adds	r3, #50	@ 0x32
 8004aa6:	4a08      	ldr	r2, [pc, #32]	@ (8004ac8 <UART_SetConfig+0x2d4>)
 8004aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004aac:	095b      	lsrs	r3, r3, #5
 8004aae:	f003 0207 	and.w	r2, r3, #7
 8004ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4422      	add	r2, r4
 8004aba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004abc:	e106      	b.n	8004ccc <UART_SetConfig+0x4d8>
 8004abe:	bf00      	nop
 8004ac0:	40011000 	.word	0x40011000
 8004ac4:	40011400 	.word	0x40011400
 8004ac8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004acc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ad6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ada:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ade:	4642      	mov	r2, r8
 8004ae0:	464b      	mov	r3, r9
 8004ae2:	1891      	adds	r1, r2, r2
 8004ae4:	6239      	str	r1, [r7, #32]
 8004ae6:	415b      	adcs	r3, r3
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004aee:	4641      	mov	r1, r8
 8004af0:	1854      	adds	r4, r2, r1
 8004af2:	4649      	mov	r1, r9
 8004af4:	eb43 0501 	adc.w	r5, r3, r1
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	f04f 0300 	mov.w	r3, #0
 8004b00:	00eb      	lsls	r3, r5, #3
 8004b02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b06:	00e2      	lsls	r2, r4, #3
 8004b08:	4614      	mov	r4, r2
 8004b0a:	461d      	mov	r5, r3
 8004b0c:	4643      	mov	r3, r8
 8004b0e:	18e3      	adds	r3, r4, r3
 8004b10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b14:	464b      	mov	r3, r9
 8004b16:	eb45 0303 	adc.w	r3, r5, r3
 8004b1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b2e:	f04f 0200 	mov.w	r2, #0
 8004b32:	f04f 0300 	mov.w	r3, #0
 8004b36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b3a:	4629      	mov	r1, r5
 8004b3c:	008b      	lsls	r3, r1, #2
 8004b3e:	4621      	mov	r1, r4
 8004b40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b44:	4621      	mov	r1, r4
 8004b46:	008a      	lsls	r2, r1, #2
 8004b48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b4c:	f7fc f8ac 	bl	8000ca8 <__aeabi_uldivmod>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	4b60      	ldr	r3, [pc, #384]	@ (8004cd8 <UART_SetConfig+0x4e4>)
 8004b56:	fba3 2302 	umull	r2, r3, r3, r2
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	011c      	lsls	r4, r3, #4
 8004b5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b62:	2200      	movs	r2, #0
 8004b64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b70:	4642      	mov	r2, r8
 8004b72:	464b      	mov	r3, r9
 8004b74:	1891      	adds	r1, r2, r2
 8004b76:	61b9      	str	r1, [r7, #24]
 8004b78:	415b      	adcs	r3, r3
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b80:	4641      	mov	r1, r8
 8004b82:	1851      	adds	r1, r2, r1
 8004b84:	6139      	str	r1, [r7, #16]
 8004b86:	4649      	mov	r1, r9
 8004b88:	414b      	adcs	r3, r1
 8004b8a:	617b      	str	r3, [r7, #20]
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b98:	4659      	mov	r1, fp
 8004b9a:	00cb      	lsls	r3, r1, #3
 8004b9c:	4651      	mov	r1, sl
 8004b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ba2:	4651      	mov	r1, sl
 8004ba4:	00ca      	lsls	r2, r1, #3
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4603      	mov	r3, r0
 8004bac:	4642      	mov	r2, r8
 8004bae:	189b      	adds	r3, r3, r2
 8004bb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	460a      	mov	r2, r1
 8004bb8:	eb42 0303 	adc.w	r3, r2, r3
 8004bbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bd8:	4649      	mov	r1, r9
 8004bda:	008b      	lsls	r3, r1, #2
 8004bdc:	4641      	mov	r1, r8
 8004bde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004be2:	4641      	mov	r1, r8
 8004be4:	008a      	lsls	r2, r1, #2
 8004be6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004bea:	f7fc f85d 	bl	8000ca8 <__aeabi_uldivmod>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	4b38      	ldr	r3, [pc, #224]	@ (8004cd8 <UART_SetConfig+0x4e4>)
 8004bf6:	fba3 2301 	umull	r2, r3, r3, r1
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	2264      	movs	r2, #100	@ 0x64
 8004bfe:	fb02 f303 	mul.w	r3, r2, r3
 8004c02:	1acb      	subs	r3, r1, r3
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	3332      	adds	r3, #50	@ 0x32
 8004c08:	4a33      	ldr	r2, [pc, #204]	@ (8004cd8 <UART_SetConfig+0x4e4>)
 8004c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c14:	441c      	add	r4, r3
 8004c16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c20:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c24:	4642      	mov	r2, r8
 8004c26:	464b      	mov	r3, r9
 8004c28:	1891      	adds	r1, r2, r2
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	415b      	adcs	r3, r3
 8004c2e:	60fb      	str	r3, [r7, #12]
 8004c30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c34:	4641      	mov	r1, r8
 8004c36:	1851      	adds	r1, r2, r1
 8004c38:	6039      	str	r1, [r7, #0]
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	414b      	adcs	r3, r1
 8004c3e:	607b      	str	r3, [r7, #4]
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c4c:	4659      	mov	r1, fp
 8004c4e:	00cb      	lsls	r3, r1, #3
 8004c50:	4651      	mov	r1, sl
 8004c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c56:	4651      	mov	r1, sl
 8004c58:	00ca      	lsls	r2, r1, #3
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	4642      	mov	r2, r8
 8004c62:	189b      	adds	r3, r3, r2
 8004c64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c66:	464b      	mov	r3, r9
 8004c68:	460a      	mov	r2, r1
 8004c6a:	eb42 0303 	adc.w	r3, r2, r3
 8004c6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c7a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c88:	4649      	mov	r1, r9
 8004c8a:	008b      	lsls	r3, r1, #2
 8004c8c:	4641      	mov	r1, r8
 8004c8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c92:	4641      	mov	r1, r8
 8004c94:	008a      	lsls	r2, r1, #2
 8004c96:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c9a:	f7fc f805 	bl	8000ca8 <__aeabi_uldivmod>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd8 <UART_SetConfig+0x4e4>)
 8004ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ca8:	095b      	lsrs	r3, r3, #5
 8004caa:	2164      	movs	r1, #100	@ 0x64
 8004cac:	fb01 f303 	mul.w	r3, r1, r3
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	3332      	adds	r3, #50	@ 0x32
 8004cb6:	4a08      	ldr	r2, [pc, #32]	@ (8004cd8 <UART_SetConfig+0x4e4>)
 8004cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbc:	095b      	lsrs	r3, r3, #5
 8004cbe:	f003 020f 	and.w	r2, r3, #15
 8004cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4422      	add	r2, r4
 8004cca:	609a      	str	r2, [r3, #8]
}
 8004ccc:	bf00      	nop
 8004cce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cd8:	51eb851f 	.word	0x51eb851f

08004cdc <test_func>:
char name[32] = "STM32";

typedef struct { int age; float score; } student_t;
student_t stu = {18, 90.0};

int test_func(int argc, char **argv) {
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
    printf("test_func called with %d args\n", argc);
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	4803      	ldr	r0, [pc, #12]	@ (8004cf8 <test_func+0x1c>)
 8004cea:	f003 f953 	bl	8007f94 <iprintf>
    return 0;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	0800ade8 	.word	0x0800ade8

08004cfc <sensor_check>:
int arr[5] = {1,2,3,4,5};

int sensor_check(void *arg)    { return (*(int*)arg > 100); }
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2b64      	cmp	r3, #100	@ 0x64
 8004d0a:	bfcc      	ite	gt
 8004d0c:	2301      	movgt	r3, #1
 8004d0e:	2300      	movle	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
	...

08004d20 <sensor_action>:
void sensor_action(void *arg)  { LOG_WARN("Sensor: %d", *(int*)arg); }
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af02      	add	r7, sp, #8
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	4b05      	ldr	r3, [pc, #20]	@ (8004d44 <sensor_action+0x24>)
 8004d30:	2225      	movs	r2, #37	@ 0x25
 8004d32:	4905      	ldr	r1, [pc, #20]	@ (8004d48 <sensor_action+0x28>)
 8004d34:	2001      	movs	r0, #1
 8004d36:	f000 fb45 	bl	80053c4 <log_output>
 8004d3a:	bf00      	nop
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	0800ae08 	.word	0x0800ae08
 8004d48:	0800ae1c 	.word	0x0800ae1c

08004d4c <sensor_recover>:
void sensor_recover(void *arg) { LOG_INFO("Sensor: %d", *(int*)arg); }
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	4b05      	ldr	r3, [pc, #20]	@ (8004d70 <sensor_recover+0x24>)
 8004d5c:	2226      	movs	r2, #38	@ 0x26
 8004d5e:	4905      	ldr	r1, [pc, #20]	@ (8004d74 <sensor_recover+0x28>)
 8004d60:	2000      	movs	r0, #0
 8004d62:	f000 fb2f 	bl	80053c4 <log_output>
 8004d66:	bf00      	nop
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	0800ae38 	.word	0x0800ae38
 8004d74:	0800ae1c 	.word	0x0800ae1c

08004d78 <shell_uart_parser>:
int sensor_val = 0;

/*************************************************************************************/


void shell_uart_parser(const uint8_t *data, uint16_t len) {
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	460b      	mov	r3, r1
 8004d82:	807b      	strh	r3, [r7, #2]
	shell_exec((const char *)data);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 fefd 	bl	8005b84 <shell_exec>
	uart_manager_clear(&huart1);
 8004d8a:	4803      	ldr	r0, [pc, #12]	@ (8004d98 <shell_uart_parser+0x20>)
 8004d8c:	f000 fc78 	bl	8005680 <uart_manager_clear>

}
 8004d90:	bf00      	nop
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	200002d0 	.word	0x200002d0

08004d9c <sf_hardware_init>:
/**
 * @brief 
 *
 * @return uint8_t  0 
 */
static uint8_t sf_hardware_init(){
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af04      	add	r7, sp, #16
	HAL_TIM_Base_Start_IT(&htim6);
 8004da2:	481d      	ldr	r0, [pc, #116]	@ (8004e18 <sf_hardware_init+0x7c>)
 8004da4:	f7fe f99a 	bl	80030dc <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004da8:	481c      	ldr	r0, [pc, #112]	@ (8004e1c <sf_hardware_init+0x80>)
 8004daa:	f7fe f997 	bl	80030dc <HAL_TIM_Base_Start_IT>
	uart_manager_register(&huart1, shell_uart_parser);
 8004dae:	491c      	ldr	r1, [pc, #112]	@ (8004e20 <sf_hardware_init+0x84>)
 8004db0:	481c      	ldr	r0, [pc, #112]	@ (8004e24 <sf_hardware_init+0x88>)
 8004db2:	f000 fbf7 	bl	80055a4 <uart_manager_register>
	log_init(&huart1);
 8004db6:	481b      	ldr	r0, [pc, #108]	@ (8004e24 <sf_hardware_init+0x88>)
 8004db8:	f000 fae0 	bl	800537c <log_init>
	LOG_INFO("OK");
 8004dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e28 <sf_hardware_init+0x8c>)
 8004dbe:	223d      	movs	r2, #61	@ 0x3d
 8004dc0:	491a      	ldr	r1, [pc, #104]	@ (8004e2c <sf_hardware_init+0x90>)
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	f000 fafe 	bl	80053c4 <log_output>
	LOG_WARN(": %d", 100);
 8004dc8:	2364      	movs	r3, #100	@ 0x64
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	4b18      	ldr	r3, [pc, #96]	@ (8004e30 <sf_hardware_init+0x94>)
 8004dce:	223e      	movs	r2, #62	@ 0x3e
 8004dd0:	4916      	ldr	r1, [pc, #88]	@ (8004e2c <sf_hardware_init+0x90>)
 8004dd2:	2001      	movs	r0, #1
 8004dd4:	f000 faf6 	bl	80053c4 <log_output>
	LOG_ERR(": code=%d", 2000);
 8004dd8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	4b15      	ldr	r3, [pc, #84]	@ (8004e34 <sf_hardware_init+0x98>)
 8004de0:	223f      	movs	r2, #63	@ 0x3f
 8004de2:	4912      	ldr	r1, [pc, #72]	@ (8004e2c <sf_hardware_init+0x90>)
 8004de4:	2002      	movs	r0, #2
 8004de6:	f000 faed 	bl	80053c4 <log_output>
	log_shell_send("Hello shell %d, %s\n", 2024, "world");
 8004dea:	4a13      	ldr	r2, [pc, #76]	@ (8004e38 <sf_hardware_init+0x9c>)
 8004dec:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8004df0:	4812      	ldr	r0, [pc, #72]	@ (8004e3c <sf_hardware_init+0xa0>)
 8004df2:	f000 fba3 	bl	800553c <log_shell_send>
	error_register("sensor_warn", ERROR_LEVEL_WARNING, sensor_check, sensor_action, sensor_recover, &sensor_val, 3);
 8004df6:	2303      	movs	r3, #3
 8004df8:	9302      	str	r3, [sp, #8]
 8004dfa:	4b11      	ldr	r3, [pc, #68]	@ (8004e40 <sf_hardware_init+0xa4>)
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	4b11      	ldr	r3, [pc, #68]	@ (8004e44 <sf_hardware_init+0xa8>)
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	4b11      	ldr	r3, [pc, #68]	@ (8004e48 <sf_hardware_init+0xac>)
 8004e04:	4a11      	ldr	r2, [pc, #68]	@ (8004e4c <sf_hardware_init+0xb0>)
 8004e06:	2100      	movs	r1, #0
 8004e08:	4811      	ldr	r0, [pc, #68]	@ (8004e50 <sf_hardware_init+0xb4>)
 8004e0a:	f000 f8b5 	bl	8004f78 <error_register>

	return 0;
 8004e0e:	2300      	movs	r3, #0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	20000240 	.word	0x20000240
 8004e1c:	20000288 	.word	0x20000288
 8004e20:	08004d79 	.word	0x08004d79
 8004e24:	200002d0 	.word	0x200002d0
 8004e28:	0800ae4c 	.word	0x0800ae4c
 8004e2c:	0800ae1c 	.word	0x0800ae1c
 8004e30:	0800ae5c 	.word	0x0800ae5c
 8004e34:	0800ae70 	.word	0x0800ae70
 8004e38:	0800ae88 	.word	0x0800ae88
 8004e3c:	0800ae90 	.word	0x0800ae90
 8004e40:	200003e0 	.word	0x200003e0
 8004e44:	08004d4d 	.word	0x08004d4d
 8004e48:	08004d21 	.word	0x08004d21
 8004e4c:	08004cfd 	.word	0x08004cfd
 8004e50:	0800aea4 	.word	0x0800aea4

08004e54 <sf_software_init>:
/**
 * @brief 
 *
 * @return uint8_t  0 
 */
static uint8_t sf_software_init(){
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af02      	add	r7, sp, #8

	SHELL_VAR_REGISTER(counter, VAR_TYPE_INT);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	491c      	ldr	r1, [pc, #112]	@ (8004ed0 <sf_software_init+0x7c>)
 8004e5e:	481d      	ldr	r0, [pc, #116]	@ (8004ed4 <sf_software_init+0x80>)
 8004e60:	f000 ffcc 	bl	8005dfc <shell_register_variable>
	SHELL_VAR_REGISTER(voltage, VAR_TYPE_FLOAT);
 8004e64:	2201      	movs	r2, #1
 8004e66:	491c      	ldr	r1, [pc, #112]	@ (8004ed8 <sf_software_init+0x84>)
 8004e68:	481c      	ldr	r0, [pc, #112]	@ (8004edc <sf_software_init+0x88>)
 8004e6a:	f000 ffc7 	bl	8005dfc <shell_register_variable>
	SHELL_VAR_REGISTER(name, VAR_TYPE_STRING);
 8004e6e:	2202      	movs	r2, #2
 8004e70:	491b      	ldr	r1, [pc, #108]	@ (8004ee0 <sf_software_init+0x8c>)
 8004e72:	481c      	ldr	r0, [pc, #112]	@ (8004ee4 <sf_software_init+0x90>)
 8004e74:	f000 ffc2 	bl	8005dfc <shell_register_variable>
	SHELL_VAR_REGISTER(sensor_val, VAR_TYPE_INT);
 8004e78:	2200      	movs	r2, #0
 8004e7a:	491b      	ldr	r1, [pc, #108]	@ (8004ee8 <sf_software_init+0x94>)
 8004e7c:	481b      	ldr	r0, [pc, #108]	@ (8004eec <sf_software_init+0x98>)
 8004e7e:	f000 ffbd 	bl	8005dfc <shell_register_variable>
	SHELL_VAR_REGISTER(stu.age, VAR_TYPE_INT);
 8004e82:	2200      	movs	r2, #0
 8004e84:	491a      	ldr	r1, [pc, #104]	@ (8004ef0 <sf_software_init+0x9c>)
 8004e86:	481b      	ldr	r0, [pc, #108]	@ (8004ef4 <sf_software_init+0xa0>)
 8004e88:	f000 ffb8 	bl	8005dfc <shell_register_variable>
	SHELL_VAR_REGISTER(stu.score, VAR_TYPE_FLOAT);
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	491a      	ldr	r1, [pc, #104]	@ (8004ef8 <sf_software_init+0xa4>)
 8004e90:	481a      	ldr	r0, [pc, #104]	@ (8004efc <sf_software_init+0xa8>)
 8004e92:	f000 ffb3 	bl	8005dfc <shell_register_variable>
	shell_register_array("arr", arr, VAR_TYPE_INT, sizeof(int), 5);
 8004e96:	2305      	movs	r3, #5
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	2304      	movs	r3, #4
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4918      	ldr	r1, [pc, #96]	@ (8004f00 <sf_software_init+0xac>)
 8004ea0:	4818      	ldr	r0, [pc, #96]	@ (8004f04 <sf_software_init+0xb0>)
 8004ea2:	f000 fffb 	bl	8005e9c <shell_register_array>

	SHELL_FUNC_REGISTER(test_func);
 8004ea6:	4918      	ldr	r1, [pc, #96]	@ (8004f08 <sf_software_init+0xb4>)
 8004ea8:	4818      	ldr	r0, [pc, #96]	@ (8004f0c <sf_software_init+0xb8>)
 8004eaa:	f000 fdf3 	bl	8005a94 <shell_register_function>


	task_system_init();
 8004eae:	f000 fcdd 	bl	800586c <task_system_init>
	task_add(TASK_COMM_PROTOCOL,
 8004eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb6:	9301      	str	r3, [sp, #4]
 8004eb8:	2364      	movs	r3, #100	@ 0x64
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	4913      	ldr	r1, [pc, #76]	@ (8004f10 <sf_software_init+0xbc>)
 8004ec2:	2002      	movs	r0, #2
 8004ec4:	f000 fd50 	bl	8005968 <task_add>
			 NULL,
			 0,
			 100,
			 TASK_FOREVER);

	return 0;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	200003dc 	.word	0x200003dc
 8004ed4:	0800aeb0 	.word	0x0800aeb0
 8004ed8:	2000000c 	.word	0x2000000c
 8004edc:	0800aeb8 	.word	0x0800aeb8
 8004ee0:	20000010 	.word	0x20000010
 8004ee4:	0800aec0 	.word	0x0800aec0
 8004ee8:	200003e0 	.word	0x200003e0
 8004eec:	0800aec8 	.word	0x0800aec8
 8004ef0:	20000030 	.word	0x20000030
 8004ef4:	0800aed4 	.word	0x0800aed4
 8004ef8:	20000034 	.word	0x20000034
 8004efc:	0800aedc 	.word	0x0800aedc
 8004f00:	20000038 	.word	0x20000038
 8004f04:	0800aee8 	.word	0x0800aee8
 8004f08:	08004cdd 	.word	0x08004cdd
 8004f0c:	0800aeec 	.word	0x0800aeec
 8004f10:	080057c1 	.word	0x080057c1

08004f14 <sf_entry>:

/**
 * @brief 
 */
void sf_entry(void){
 8004f14:	b580      	push	{r7, lr}
 8004f16:	af00      	add	r7, sp, #0
	 sf_hardware_init();
 8004f18:	f7ff ff40 	bl	8004d9c <sf_hardware_init>
	 sf_software_init();
 8004f1c:	f7ff ff9a 	bl	8004e54 <sf_software_init>
 }
 8004f20:	bf00      	nop
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <sf_run>:
 * @brief  ID 
 *
 * @param count 
 * @param ...    count  int  ID
 */
static void sf_run(int count,...){
 8004f24:	b40f      	push	{r0, r1, r2, r3}
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b082      	sub	sp, #8
 8004f2a:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, count);
 8004f2c:	f107 0314 	add.w	r3, r7, #20
 8004f30:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < count; i++) {
 8004f32:	2300      	movs	r3, #0
 8004f34:	607b      	str	r3, [r7, #4]
 8004f36:	e00a      	b.n	8004f4e <sf_run+0x2a>
		task_execute(va_arg(args, int));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	1d1a      	adds	r2, r3, #4
 8004f3c:	603a      	str	r2, [r7, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 fd60 	bl	8005a08 <task_execute>
	for(int i = 0; i < count; i++) {
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	607b      	str	r3, [r7, #4]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	dbf0      	blt.n	8004f38 <sf_run+0x14>
	}
	va_end(args);
}
 8004f56:	bf00      	nop
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f62:	b004      	add	sp, #16
 8004f64:	4770      	bx	lr

08004f66 <sf_loop>:

/**
 * @brief 
 *        
 */
void sf_loop(){
 8004f66:	b580      	push	{r7, lr}
 8004f68:	af00      	add	r7, sp, #0
	sf_run(2,
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	2102      	movs	r1, #2
 8004f6e:	2002      	movs	r0, #2
 8004f70:	f7ff ffd8 	bl	8004f24 <sf_run>
			TASK_COMM_PROTOCOL,
		   TASK_CONTROL_LOOP);
}
 8004f74:	bf00      	nop
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <error_register>:
int error_register(const char *name, error_level_t level,
                  error_check_fn check,
                  error_action_fn action,
                  error_action_fn recover,
                  void *arg, uint16_t threshold)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b087      	sub	sp, #28
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	607a      	str	r2, [r7, #4]
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	460b      	mov	r3, r1
 8004f86:	72fb      	strb	r3, [r7, #11]
    if (error_count >= MAX_ERROR_ITEMS) return -1;
 8004f88:	4b19      	ldr	r3, [pc, #100]	@ (8004ff0 <error_register+0x78>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	2b0f      	cmp	r3, #15
 8004f8e:	d902      	bls.n	8004f96 <error_register+0x1e>
 8004f90:	f04f 33ff 	mov.w	r3, #4294967295
 8004f94:	e025      	b.n	8004fe2 <error_register+0x6a>
    error_item_t *item = &error_table[error_count++];
 8004f96:	4b16      	ldr	r3, [pc, #88]	@ (8004ff0 <error_register+0x78>)
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	b2d1      	uxtb	r1, r2
 8004f9e:	4a14      	ldr	r2, [pc, #80]	@ (8004ff0 <error_register+0x78>)
 8004fa0:	7011      	strb	r1, [r2, #0]
 8004fa2:	015b      	lsls	r3, r3, #5
 8004fa4:	4a13      	ldr	r2, [pc, #76]	@ (8004ff4 <error_register+0x7c>)
 8004fa6:	4413      	add	r3, r2
 8004fa8:	617b      	str	r3, [r7, #20]
    item->name = name;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	601a      	str	r2, [r3, #0]
    item->level = level;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	7afa      	ldrb	r2, [r7, #11]
 8004fb4:	711a      	strb	r2, [r3, #4]
    item->check = check;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	609a      	str	r2, [r3, #8]
    item->action = action;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	60da      	str	r2, [r3, #12]
    item->recover = recover;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	6a3a      	ldr	r2, [r7, #32]
 8004fc6:	611a      	str	r2, [r3, #16]
    item->arg = arg;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fcc:	615a      	str	r2, [r3, #20]
    item->threshold = threshold;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8004fd2:	831a      	strh	r2, [r3, #24]
    item->counter = 0;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	835a      	strh	r2, [r3, #26]
    item->active = 0;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
    return 0;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	200005e4 	.word	0x200005e4
 8004ff4:	200003e4 	.word	0x200003e4

08004ff8 <error_poll>:

void error_poll(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < error_count; i++) {
 8004ffe:	2300      	movs	r3, #0
 8005000:	73fb      	strb	r3, [r7, #15]
 8005002:	e04d      	b.n	80050a0 <error_poll+0xa8>
        error_item_t *item = &error_table[i];
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	015b      	lsls	r3, r3, #5
 8005008:	4a2a      	ldr	r2, [pc, #168]	@ (80050b4 <error_poll+0xbc>)
 800500a:	4413      	add	r3, r2
 800500c:	60bb      	str	r3, [r7, #8]
        int err = item->check(item->arg);
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	6952      	ldr	r2, [r2, #20]
 8005016:	4610      	mov	r0, r2
 8005018:	4798      	blx	r3
 800501a:	6078      	str	r0, [r7, #4]
        if (err) {
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00c      	beq.n	800503c <error_poll+0x44>
            if (item->counter < item->threshold) item->counter++;
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	8b5a      	ldrh	r2, [r3, #26]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	8b1b      	ldrh	r3, [r3, #24]
 800502a:	429a      	cmp	r2, r3
 800502c:	d209      	bcs.n	8005042 <error_poll+0x4a>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	8b5b      	ldrh	r3, [r3, #26]
 8005032:	3301      	adds	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	835a      	strh	r2, [r3, #26]
 800503a:	e002      	b.n	8005042 <error_poll+0x4a>
        } else {
            item->counter = 0;
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2200      	movs	r2, #0
 8005040:	835a      	strh	r2, [r3, #26]
        }
        if (item->counter >= item->threshold && !item->active) {
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	8b5a      	ldrh	r2, [r3, #26]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	8b1b      	ldrh	r3, [r3, #24]
 800504a:	429a      	cmp	r2, r3
 800504c:	d310      	bcc.n	8005070 <error_poll+0x78>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	7f1b      	ldrb	r3, [r3, #28]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10c      	bne.n	8005070 <error_poll+0x78>
            item->active = 1;
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2201      	movs	r2, #1
 800505a:	771a      	strb	r2, [r3, #28]
            if (item->action) item->action(item->arg);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d005      	beq.n	8005070 <error_poll+0x78>
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	6952      	ldr	r2, [r2, #20]
 800506c:	4610      	mov	r0, r2
 800506e:	4798      	blx	r3
        }
        // 
        if (item->counter == 0 && item->active) {
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	8b5b      	ldrh	r3, [r3, #26]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d110      	bne.n	800509a <error_poll+0xa2>
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	7f1b      	ldrb	r3, [r3, #28]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00c      	beq.n	800509a <error_poll+0xa2>
            item->active = 0;
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2200      	movs	r2, #0
 8005084:	771a      	strb	r2, [r3, #28]
            if (item->recover) item->recover(item->arg);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d005      	beq.n	800509a <error_poll+0xa2>
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	6952      	ldr	r2, [r2, #20]
 8005096:	4610      	mov	r0, r2
 8005098:	4798      	blx	r3
    for (uint8_t i = 0; i < error_count; i++) {
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	3301      	adds	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	4b05      	ldr	r3, [pc, #20]	@ (80050b8 <error_poll+0xc0>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	7bfa      	ldrb	r2, [r7, #15]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d3ac      	bcc.n	8005004 <error_poll+0xc>
        }
    }
}
 80050aa:	bf00      	nop
 80050ac:	bf00      	nop
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	200003e4 	.word	0x200003e4
 80050b8:	200005e4 	.word	0x200005e4

080050bc <error_query>:

int error_query(const char *name, error_level_t *level, uint8_t *active)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < error_count; i++) {
 80050c8:	2300      	movs	r3, #0
 80050ca:	75fb      	strb	r3, [r7, #23]
 80050cc:	e020      	b.n	8005110 <error_query+0x54>
        error_item_t *item = &error_table[i];
 80050ce:	7dfb      	ldrb	r3, [r7, #23]
 80050d0:	015b      	lsls	r3, r3, #5
 80050d2:	4a15      	ldr	r2, [pc, #84]	@ (8005128 <error_query+0x6c>)
 80050d4:	4413      	add	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]
        if (strcmp(item->name, name) == 0) {
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68f9      	ldr	r1, [r7, #12]
 80050de:	4618      	mov	r0, r3
 80050e0:	f7fb f876 	bl	80001d0 <strcmp>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10f      	bne.n	800510a <error_query+0x4e>
            if (level) *level = item->level;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <error_query+0x3c>
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	791a      	ldrb	r2, [r3, #4]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	701a      	strb	r2, [r3, #0]
            if (active) *active = item->active;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d003      	beq.n	8005106 <error_query+0x4a>
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	7f1a      	ldrb	r2, [r3, #28]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	701a      	strb	r2, [r3, #0]
            return 0;
 8005106:	2300      	movs	r3, #0
 8005108:	e009      	b.n	800511e <error_query+0x62>
    for (uint8_t i = 0; i < error_count; i++) {
 800510a:	7dfb      	ldrb	r3, [r7, #23]
 800510c:	3301      	adds	r3, #1
 800510e:	75fb      	strb	r3, [r7, #23]
 8005110:	4b06      	ldr	r3, [pc, #24]	@ (800512c <error_query+0x70>)
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	7dfa      	ldrb	r2, [r7, #23]
 8005116:	429a      	cmp	r2, r3
 8005118:	d3d9      	bcc.n	80050ce <error_query+0x12>
        }
    }
    return -1;
 800511a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	200003e4 	.word	0x200003e4
 800512c:	200005e4 	.word	0x200005e4

08005130 <error_list_print>:

void error_list_print(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af04      	add	r7, sp, #16
	LOG_INFO("\r\n[Error List]\r\n");
 8005136:	4b1a      	ldr	r3, [pc, #104]	@ (80051a0 <error_list_print+0x70>)
 8005138:	2254      	movs	r2, #84	@ 0x54
 800513a:	491a      	ldr	r1, [pc, #104]	@ (80051a4 <error_list_print+0x74>)
 800513c:	2000      	movs	r0, #0
 800513e:	f000 f941 	bl	80053c4 <log_output>
    for (uint8_t i = 0; i < error_count; i++) {
 8005142:	2300      	movs	r3, #0
 8005144:	71fb      	strb	r3, [r7, #7]
 8005146:	e020      	b.n	800518a <error_list_print+0x5a>
        error_item_t *item = &error_table[i];
 8005148:	79fb      	ldrb	r3, [r7, #7]
 800514a:	015b      	lsls	r3, r3, #5
 800514c:	4a16      	ldr	r2, [pc, #88]	@ (80051a8 <error_list_print+0x78>)
 800514e:	4413      	add	r3, r2
 8005150:	603b      	str	r3, [r7, #0]
        LOG_ERR("%-16s | %-7s | %s\r\n",
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	7912      	ldrb	r2, [r2, #4]
 800515a:	2a00      	cmp	r2, #0
 800515c:	d101      	bne.n	8005162 <error_list_print+0x32>
 800515e:	4a13      	ldr	r2, [pc, #76]	@ (80051ac <error_list_print+0x7c>)
 8005160:	e000      	b.n	8005164 <error_list_print+0x34>
 8005162:	4a13      	ldr	r2, [pc, #76]	@ (80051b0 <error_list_print+0x80>)
 8005164:	6839      	ldr	r1, [r7, #0]
 8005166:	7f09      	ldrb	r1, [r1, #28]
 8005168:	2900      	cmp	r1, #0
 800516a:	d001      	beq.n	8005170 <error_list_print+0x40>
 800516c:	4911      	ldr	r1, [pc, #68]	@ (80051b4 <error_list_print+0x84>)
 800516e:	e000      	b.n	8005172 <error_list_print+0x42>
 8005170:	4911      	ldr	r1, [pc, #68]	@ (80051b8 <error_list_print+0x88>)
 8005172:	9102      	str	r1, [sp, #8]
 8005174:	9201      	str	r2, [sp, #4]
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	4b10      	ldr	r3, [pc, #64]	@ (80051bc <error_list_print+0x8c>)
 800517a:	2257      	movs	r2, #87	@ 0x57
 800517c:	4909      	ldr	r1, [pc, #36]	@ (80051a4 <error_list_print+0x74>)
 800517e:	2002      	movs	r0, #2
 8005180:	f000 f920 	bl	80053c4 <log_output>
    for (uint8_t i = 0; i < error_count; i++) {
 8005184:	79fb      	ldrb	r3, [r7, #7]
 8005186:	3301      	adds	r3, #1
 8005188:	71fb      	strb	r3, [r7, #7]
 800518a:	4b0d      	ldr	r3, [pc, #52]	@ (80051c0 <error_list_print+0x90>)
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	79fa      	ldrb	r2, [r7, #7]
 8005190:	429a      	cmp	r2, r3
 8005192:	d3d9      	bcc.n	8005148 <error_list_print+0x18>
            item->name,
            (item->level == ERROR_LEVEL_WARNING) ? "WARN" : "ERROR",
            item->active ? "ACTIVE" : "NORMAL");
    }
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	3708      	adds	r7, #8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	0800aef8 	.word	0x0800aef8
 80051a4:	0800af0c 	.word	0x0800af0c
 80051a8:	200003e4 	.word	0x200003e4
 80051ac:	0800af34 	.word	0x0800af34
 80051b0:	0800af3c 	.word	0x0800af3c
 80051b4:	0800af44 	.word	0x0800af44
 80051b8:	0800af4c 	.word	0x0800af4c
 80051bc:	0800af54 	.word	0x0800af54
 80051c0:	200005e4 	.word	0x200005e4

080051c4 <log_buf_free>:

// 
static uint16_t log_last_tx_len = 0;

// 
static uint16_t log_buf_free(void) {
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
    return (log_tail >= log_head) ?
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <log_buf_free+0x4c>)
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	4b11      	ldr	r3, [pc, #68]	@ (8005214 <log_buf_free+0x50>)
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	b29b      	uxth	r3, r3
        (LOG_BUF_SIZE - (log_tail - log_head) - 1) :
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d30b      	bcc.n	80051f0 <log_buf_free+0x2c>
 80051d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005214 <log_buf_free+0x50>)
 80051da:	881b      	ldrh	r3, [r3, #0]
 80051dc:	b29a      	uxth	r2, r3
 80051de:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <log_buf_free+0x4c>)
 80051e0:	881b      	ldrh	r3, [r3, #0]
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	e009      	b.n	8005204 <log_buf_free+0x40>
        (log_head - log_tail - 1);
 80051f0:	4b08      	ldr	r3, [pc, #32]	@ (8005214 <log_buf_free+0x50>)
 80051f2:	881b      	ldrh	r3, [r3, #0]
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <log_buf_free+0x4c>)
 80051f8:	881b      	ldrh	r3, [r3, #0]
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	b29b      	uxth	r3, r3
        (LOG_BUF_SIZE - (log_tail - log_head) - 1) :
 8005200:	3b01      	subs	r3, #1
 8005202:	b29b      	uxth	r3, r3
}
 8005204:	4618      	mov	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	200009ea 	.word	0x200009ea
 8005214:	200009e8 	.word	0x200009e8

08005218 <log_buf_write>:

// 
static void log_buf_write(const uint8_t *data, uint16_t n) {
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	460b      	mov	r3, r1
 8005222:	807b      	strh	r3, [r7, #2]
    // head
    while (log_buf_free() < n) {
 8005224:	e00d      	b.n	8005242 <log_buf_write+0x2a>
        log_head = (log_head + 1) % LOG_BUF_SIZE;
 8005226:	4b1d      	ldr	r3, [pc, #116]	@ (800529c <log_buf_write+0x84>)
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	b29b      	uxth	r3, r3
 800522c:	3301      	adds	r3, #1
 800522e:	425a      	negs	r2, r3
 8005230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005234:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005238:	bf58      	it	pl
 800523a:	4253      	negpl	r3, r2
 800523c:	b29a      	uxth	r2, r3
 800523e:	4b17      	ldr	r3, [pc, #92]	@ (800529c <log_buf_write+0x84>)
 8005240:	801a      	strh	r2, [r3, #0]
    while (log_buf_free() < n) {
 8005242:	f7ff ffbf 	bl	80051c4 <log_buf_free>
 8005246:	4603      	mov	r3, r0
 8005248:	461a      	mov	r2, r3
 800524a:	887b      	ldrh	r3, [r7, #2]
 800524c:	4293      	cmp	r3, r2
 800524e:	d8ea      	bhi.n	8005226 <log_buf_write+0xe>
    }
    for (int i = 0; i < n; i++) {
 8005250:	2300      	movs	r3, #0
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	e019      	b.n	800528a <log_buf_write+0x72>
        log_buf[log_tail] = data[i];
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	4413      	add	r3, r2
 800525c:	4a10      	ldr	r2, [pc, #64]	@ (80052a0 <log_buf_write+0x88>)
 800525e:	8812      	ldrh	r2, [r2, #0]
 8005260:	b292      	uxth	r2, r2
 8005262:	7819      	ldrb	r1, [r3, #0]
 8005264:	4b0f      	ldr	r3, [pc, #60]	@ (80052a4 <log_buf_write+0x8c>)
 8005266:	5499      	strb	r1, [r3, r2]
        log_tail = (log_tail + 1) % LOG_BUF_SIZE;
 8005268:	4b0d      	ldr	r3, [pc, #52]	@ (80052a0 <log_buf_write+0x88>)
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	b29b      	uxth	r3, r3
 800526e:	3301      	adds	r3, #1
 8005270:	425a      	negs	r2, r3
 8005272:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005276:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800527a:	bf58      	it	pl
 800527c:	4253      	negpl	r3, r2
 800527e:	b29a      	uxth	r2, r3
 8005280:	4b07      	ldr	r3, [pc, #28]	@ (80052a0 <log_buf_write+0x88>)
 8005282:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	3301      	adds	r3, #1
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	887b      	ldrh	r3, [r7, #2]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	429a      	cmp	r2, r3
 8005290:	dbe1      	blt.n	8005256 <log_buf_write+0x3e>
    }
}
 8005292:	bf00      	nop
 8005294:	bf00      	nop
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	200009e8 	.word	0x200009e8
 80052a0:	200009ea 	.word	0x200009ea
 80052a4:	200005e8 	.word	0x200005e8

080052a8 <log_start_tx>:

// DMA
static void log_start_tx(void) {
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
    if (log_dma_busy || log_head == log_tail || log_uart == NULL) return;
 80052ae:	4b1f      	ldr	r3, [pc, #124]	@ (800532c <log_start_tx+0x84>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d135      	bne.n	8005324 <log_start_tx+0x7c>
 80052b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005330 <log_start_tx+0x88>)
 80052ba:	881b      	ldrh	r3, [r3, #0]
 80052bc:	b29a      	uxth	r2, r3
 80052be:	4b1d      	ldr	r3, [pc, #116]	@ (8005334 <log_start_tx+0x8c>)
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d02d      	beq.n	8005324 <log_start_tx+0x7c>
 80052c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <log_start_tx+0x90>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d029      	beq.n	8005324 <log_start_tx+0x7c>
    uint16_t len;
    if (log_tail > log_head) {
 80052d0:	4b18      	ldr	r3, [pc, #96]	@ (8005334 <log_start_tx+0x8c>)
 80052d2:	881b      	ldrh	r3, [r3, #0]
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	4b16      	ldr	r3, [pc, #88]	@ (8005330 <log_start_tx+0x88>)
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	b29b      	uxth	r3, r3
 80052dc:	429a      	cmp	r2, r3
 80052de:	d908      	bls.n	80052f2 <log_start_tx+0x4a>
        len = log_tail - log_head;
 80052e0:	4b14      	ldr	r3, [pc, #80]	@ (8005334 <log_start_tx+0x8c>)
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	4b12      	ldr	r3, [pc, #72]	@ (8005330 <log_start_tx+0x88>)
 80052e8:	881b      	ldrh	r3, [r3, #0]
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	80fb      	strh	r3, [r7, #6]
 80052f0:	e005      	b.n	80052fe <log_start_tx+0x56>
    } else {
        len = LOG_BUF_SIZE - log_head;
 80052f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005330 <log_start_tx+0x88>)
 80052f4:	881b      	ldrh	r3, [r3, #0]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80052fc:	80fb      	strh	r3, [r7, #6]
    }
    log_last_tx_len = len;
 80052fe:	4a0f      	ldr	r2, [pc, #60]	@ (800533c <log_start_tx+0x94>)
 8005300:	88fb      	ldrh	r3, [r7, #6]
 8005302:	8013      	strh	r3, [r2, #0]
    log_dma_busy = 1;
 8005304:	4b09      	ldr	r3, [pc, #36]	@ (800532c <log_start_tx+0x84>)
 8005306:	2201      	movs	r2, #1
 8005308:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(log_uart, &log_buf[log_head], len);
 800530a:	4b0b      	ldr	r3, [pc, #44]	@ (8005338 <log_start_tx+0x90>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a08      	ldr	r2, [pc, #32]	@ (8005330 <log_start_tx+0x88>)
 8005310:	8812      	ldrh	r2, [r2, #0]
 8005312:	b292      	uxth	r2, r2
 8005314:	4611      	mov	r1, r2
 8005316:	4a0a      	ldr	r2, [pc, #40]	@ (8005340 <log_start_tx+0x98>)
 8005318:	4411      	add	r1, r2
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	4618      	mov	r0, r3
 800531e:	f7fe fa7d 	bl	800381c <HAL_UART_Transmit_DMA>
 8005322:	e000      	b.n	8005326 <log_start_tx+0x7e>
    if (log_dma_busy || log_head == log_tail || log_uart == NULL) return;
 8005324:	bf00      	nop
}
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	200009ec 	.word	0x200009ec
 8005330:	200009e8 	.word	0x200009e8
 8005334:	200009ea 	.word	0x200009ea
 8005338:	200009f0 	.word	0x200009f0
 800533c:	200009f6 	.word	0x200009f6
 8005340:	200005e8 	.word	0x200005e8

08005344 <log_uart_dma_tx_cplt_callback>:

// DMA
void log_uart_dma_tx_cplt_callback(void) {
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
    // head
    log_head = (log_head + log_last_tx_len) % LOG_BUF_SIZE;
 8005348:	4b09      	ldr	r3, [pc, #36]	@ (8005370 <log_uart_dma_tx_cplt_callback+0x2c>)
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	b29a      	uxth	r2, r3
 800534e:	4b09      	ldr	r3, [pc, #36]	@ (8005374 <log_uart_dma_tx_cplt_callback+0x30>)
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	4413      	add	r3, r2
 8005354:	b29b      	uxth	r3, r3
 8005356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800535a:	b29a      	uxth	r2, r3
 800535c:	4b04      	ldr	r3, [pc, #16]	@ (8005370 <log_uart_dma_tx_cplt_callback+0x2c>)
 800535e:	801a      	strh	r2, [r3, #0]
    log_dma_busy = 0;
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <log_uart_dma_tx_cplt_callback+0x34>)
 8005362:	2200      	movs	r2, #0
 8005364:	701a      	strb	r2, [r3, #0]
    // 
    log_start_tx();
 8005366:	f7ff ff9f 	bl	80052a8 <log_start_tx>
}
 800536a:	bf00      	nop
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	200009e8 	.word	0x200009e8
 8005374:	200009f6 	.word	0x200009f6
 8005378:	200009ec 	.word	0x200009ec

0800537c <log_init>:

void log_init(UART_HandleTypeDef *huart) {
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
    log_uart = huart;
 8005384:	4a0a      	ldr	r2, [pc, #40]	@ (80053b0 <log_init+0x34>)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6013      	str	r3, [r2, #0]
    log_head = log_tail = 0;
 800538a:	2100      	movs	r1, #0
 800538c:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <log_init+0x38>)
 800538e:	460a      	mov	r2, r1
 8005390:	801a      	strh	r2, [r3, #0]
 8005392:	4b09      	ldr	r3, [pc, #36]	@ (80053b8 <log_init+0x3c>)
 8005394:	460a      	mov	r2, r1
 8005396:	801a      	strh	r2, [r3, #0]
    log_dma_busy = 0;
 8005398:	4b08      	ldr	r3, [pc, #32]	@ (80053bc <log_init+0x40>)
 800539a:	2200      	movs	r2, #0
 800539c:	701a      	strb	r2, [r3, #0]
    log_level_limit = LOG_LEVEL_INFO;
 800539e:	4b08      	ldr	r3, [pc, #32]	@ (80053c0 <log_init+0x44>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	701a      	strb	r2, [r3, #0]
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	200009f0 	.word	0x200009f0
 80053b4:	200009ea 	.word	0x200009ea
 80053b8:	200009e8 	.word	0x200009e8
 80053bc:	200009ec 	.word	0x200009ec
 80053c0:	200009f4 	.word	0x200009f4

080053c4 <log_output>:

void log_set_level(log_level_t level) {
    log_level_limit = level;
}

void log_output(log_level_t level, const char *file, int line, const char *fmt, ...) {
 80053c4:	b408      	push	{r3}
 80053c6:	b590      	push	{r4, r7, lr}
 80053c8:	b0ca      	sub	sp, #296	@ 0x128
 80053ca:	af04      	add	r7, sp, #16
 80053cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053d0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80053d4:	6019      	str	r1, [r3, #0]
 80053d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80053e4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80053e8:	4602      	mov	r2, r0
 80053ea:	701a      	strb	r2, [r3, #0]
    if (level < log_level_limit) return;
 80053ec:	4b4b      	ldr	r3, [pc, #300]	@ (800551c <log_output+0x158>)
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80053f4:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 80053f8:	7812      	ldrb	r2, [r2, #0]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	f0c0 8085 	bcc.w	800550a <log_output+0x146>
    char msg[LOG_LINE_MAX];
    int n = 0;
 8005400:	2300      	movs	r3, #0
 8005402:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    n += snprintf(msg+n, sizeof(msg)-n, "%s[%s][%s:%d] ",
 8005406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540a:	f107 0214 	add.w	r2, r7, #20
 800540e:	18d0      	adds	r0, r2, r3
 8005410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005414:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8005418:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800541c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	4a3f      	ldr	r2, [pc, #252]	@ (8005520 <log_output+0x15c>)
 8005424:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005428:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800542c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <log_output+0x88>
        log_level_color[level],
        (level==LOG_LEVEL_INFO)?"INFO":(level==LOG_LEVEL_WARN)?"WARN":"ERR",
 8005436:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800543a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d101      	bne.n	8005448 <log_output+0x84>
 8005444:	4b37      	ldr	r3, [pc, #220]	@ (8005524 <log_output+0x160>)
 8005446:	e002      	b.n	800544e <log_output+0x8a>
 8005448:	4b37      	ldr	r3, [pc, #220]	@ (8005528 <log_output+0x164>)
 800544a:	e000      	b.n	800544e <log_output+0x8a>
    n += snprintf(msg+n, sizeof(msg)-n, "%s[%s][%s:%d] ",
 800544c:	4b37      	ldr	r3, [pc, #220]	@ (800552c <log_output+0x168>)
 800544e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8005452:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8005456:	6812      	ldr	r2, [r2, #0]
 8005458:	9202      	str	r2, [sp, #8]
 800545a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800545e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8005462:	6812      	ldr	r2, [r2, #0]
 8005464:	9201      	str	r2, [sp, #4]
 8005466:	9300      	str	r3, [sp, #0]
 8005468:	4623      	mov	r3, r4
 800546a:	4a31      	ldr	r2, [pc, #196]	@ (8005530 <log_output+0x16c>)
 800546c:	f002 fe02 	bl	8008074 <sniprintf>
 8005470:	4602      	mov	r2, r0
 8005472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005476:	4413      	add	r3, r2
 8005478:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        file, line);
    va_list ap;
    va_start(ap, fmt);
 800547c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8005480:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005488:	601a      	str	r2, [r3, #0]
    n += vsnprintf(msg+n, sizeof(msg)-n, fmt, ap);
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	f107 0214 	add.w	r2, r7, #20
 8005492:	18d0      	adds	r0, r2, r3
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 800549c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80054a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80054aa:	f002 fead 	bl	8008208 <vsniprintf>
 80054ae:	4602      	mov	r2, r0
 80054b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b4:	4413      	add	r3, r2
 80054b6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    va_end(ap);
    n += snprintf(msg+n, sizeof(msg)-n, "%s\r\n", LOG_COLOR_RESET);
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	f107 0214 	add.w	r2, r7, #20
 80054c2:	18d0      	adds	r0, r2, r3
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80054cc:	4b19      	ldr	r3, [pc, #100]	@ (8005534 <log_output+0x170>)
 80054ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005538 <log_output+0x174>)
 80054d0:	f002 fdd0 	bl	8008074 <sniprintf>
 80054d4:	4602      	mov	r2, r0
 80054d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054da:	4413      	add	r3, r2
 80054dc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    if (n > sizeof(msg)) n = sizeof(msg);
 80054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054e8:	d903      	bls.n	80054f2 <log_output+0x12e>
 80054ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80054ee:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    log_buf_write((uint8_t *)msg, n);
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	f107 0314 	add.w	r3, r7, #20
 80054fc:	4611      	mov	r1, r2
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fe8a 	bl	8005218 <log_buf_write>
    log_start_tx();
 8005504:	f7ff fed0 	bl	80052a8 <log_start_tx>
 8005508:	e000      	b.n	800550c <log_output+0x148>
    if (level < log_level_limit) return;
 800550a:	bf00      	nop
}
 800550c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005510:	46bd      	mov	sp, r7
 8005512:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005516:	b001      	add	sp, #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	200009f4 	.word	0x200009f4
 8005520:	2000004c 	.word	0x2000004c
 8005524:	0800af80 	.word	0x0800af80
 8005528:	0800af88 	.word	0x0800af88
 800552c:	0800af8c 	.word	0x0800af8c
 8005530:	0800af94 	.word	0x0800af94
 8005534:	0800afa4 	.word	0x0800afa4
 8005538:	0800afac 	.word	0x0800afac

0800553c <log_shell_send>:

// printfshell
void log_shell_send(const char *fmt, ...) {
 800553c:	b40f      	push	{r0, r1, r2, r3}
 800553e:	b580      	push	{r7, lr}
 8005540:	b0c2      	sub	sp, #264	@ 0x108
 8005542:	af00      	add	r7, sp, #0
    char msg[LOG_LINE_MAX];
    va_list ap;
    va_start(ap, fmt);
 8005544:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8005548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800554c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005550:	601a      	str	r2, [r3, #0]
    int n = vsnprintf(msg, sizeof(msg), fmt, ap);
 8005552:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005556:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800555a:	1d38      	adds	r0, r7, #4
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8005562:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005566:	f002 fe4f 	bl	8008208 <vsniprintf>
 800556a:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(ap);
    if (n > sizeof(msg)) n = sizeof(msg);
 800556e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005576:	d903      	bls.n	8005580 <log_shell_send+0x44>
 8005578:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800557c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

    log_buf_write((uint8_t *)msg, n);
 8005580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005584:	b29a      	uxth	r2, r3
 8005586:	1d3b      	adds	r3, r7, #4
 8005588:	4611      	mov	r1, r2
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff fe44 	bl	8005218 <log_buf_write>
    log_start_tx();
 8005590:	f7ff fe8a 	bl	80052a8 <log_start_tx>
}
 8005594:	bf00      	nop
 8005596:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800559a:	46bd      	mov	sp, r7
 800559c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055a0:	b004      	add	sp, #16
 80055a2:	4770      	bx	lr

080055a4 <uart_manager_register>:
#include <string.h>

static uart_channel_t uart_channels[UART_MAX_CHANNELS] = {0};

// 
int uart_manager_register(UART_HandleTypeDef *huart, uart_parse_func_t parser) {
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80055ae:	2300      	movs	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
 80055b2:	e059      	b.n	8005668 <uart_manager_register+0xc4>
        if (uart_channels[i].huart == NULL || uart_channels[i].huart == huart) {
 80055b4:	4a31      	ldr	r2, [pc, #196]	@ (800567c <uart_manager_register+0xd8>)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80055bc:	fb01 f303 	mul.w	r3, r1, r3
 80055c0:	4413      	add	r3, r2
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <uart_manager_register+0x3a>
 80055c8:	4a2c      	ldr	r2, [pc, #176]	@ (800567c <uart_manager_register+0xd8>)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80055d0:	fb01 f303 	mul.w	r3, r1, r3
 80055d4:	4413      	add	r3, r2
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d141      	bne.n	8005662 <uart_manager_register+0xbe>
            uart_channels[i].huart = huart;
 80055de:	4a27      	ldr	r2, [pc, #156]	@ (800567c <uart_manager_register+0xd8>)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80055e6:	fb01 f303 	mul.w	r3, r1, r3
 80055ea:	4413      	add	r3, r2
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	601a      	str	r2, [r3, #0]
            uart_channels[i].parser = parser;
 80055f0:	4a22      	ldr	r2, [pc, #136]	@ (800567c <uart_manager_register+0xd8>)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80055f8:	fb01 f303 	mul.w	r3, r1, r3
 80055fc:	4413      	add	r3, r2
 80055fe:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	601a      	str	r2, [r3, #0]
            uart_channels[i].rx_len = 0;
 8005606:	4a1d      	ldr	r2, [pc, #116]	@ (800567c <uart_manager_register+0xd8>)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800560e:	fb01 f303 	mul.w	r3, r1, r3
 8005612:	4413      	add	r3, r2
 8005614:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8005618:	2200      	movs	r2, #0
 800561a:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 0;
 800561c:	4a17      	ldr	r2, [pc, #92]	@ (800567c <uart_manager_register+0xd8>)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005624:	fb01 f303 	mul.w	r3, r1, r3
 8005628:	4413      	add	r3, r2
 800562a:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 800562e:	2200      	movs	r2, #0
 8005630:	701a      	strb	r2, [r3, #0]

            //  DMA 
            HAL_UART_Receive_DMA(huart, uart_channels[i].rx_buffer, UART_RX_BUFFER_SIZE);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8005638:	fb02 f303 	mul.w	r3, r2, r3
 800563c:	4a0f      	ldr	r2, [pc, #60]	@ (800567c <uart_manager_register+0xd8>)
 800563e:	4413      	add	r3, r2
 8005640:	3304      	adds	r3, #4
 8005642:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005646:	4619      	mov	r1, r3
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7fe f957 	bl	80038fc <HAL_UART_Receive_DMA>
            __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68da      	ldr	r2, [r3, #12]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f042 0210 	orr.w	r2, r2, #16
 800565c:	60da      	str	r2, [r3, #12]
            return 0;
 800565e:	2300      	movs	r3, #0
 8005660:	e007      	b.n	8005672 <uart_manager_register+0xce>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	3301      	adds	r3, #1
 8005666:	60fb      	str	r3, [r7, #12]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b03      	cmp	r3, #3
 800566c:	dda2      	ble.n	80055b4 <uart_manager_register+0x10>
        }
    }
    return -1;
 800566e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	200009f8 	.word	0x200009f8

08005680 <uart_manager_clear>:
    }
    return -1;
}


int uart_manager_clear(UART_HandleTypeDef *huart) {
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	e033      	b.n	80056f6 <uart_manager_clear+0x76>
        if (uart_channels[i].huart == huart) {
 800568e:	4a1e      	ldr	r2, [pc, #120]	@ (8005708 <uart_manager_clear+0x88>)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005696:	fb01 f303 	mul.w	r3, r1, r3
 800569a:	4413      	add	r3, r2
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d125      	bne.n	80056f0 <uart_manager_clear+0x70>
            uart_channels[i].rx_len = 0;
 80056a4:	4a18      	ldr	r2, [pc, #96]	@ (8005708 <uart_manager_clear+0x88>)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80056ac:	fb01 f303 	mul.w	r3, r1, r3
 80056b0:	4413      	add	r3, r2
 80056b2:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80056b6:	2200      	movs	r2, #0
 80056b8:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 0;
 80056ba:	4a13      	ldr	r2, [pc, #76]	@ (8005708 <uart_manager_clear+0x88>)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80056c2:	fb01 f303 	mul.w	r3, r1, r3
 80056c6:	4413      	add	r3, r2
 80056c8:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80056cc:	2200      	movs	r2, #0
 80056ce:	701a      	strb	r2, [r3, #0]
            memset(uart_channels[i].rx_buffer, 0, UART_RX_BUFFER_SIZE);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80056d6:	fb02 f303 	mul.w	r3, r2, r3
 80056da:	4a0b      	ldr	r2, [pc, #44]	@ (8005708 <uart_manager_clear+0x88>)
 80056dc:	4413      	add	r3, r2
 80056de:	3304      	adds	r3, #4
 80056e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056e4:	2100      	movs	r1, #0
 80056e6:	4618      	mov	r0, r3
 80056e8:	f002 fe30 	bl	800834c <memset>
            return 0;
 80056ec:	2300      	movs	r3, #0
 80056ee:	e007      	b.n	8005700 <uart_manager_clear+0x80>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	3301      	adds	r3, #1
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	ddc8      	ble.n	800568e <uart_manager_clear+0xe>
        }
    }
    return -1;  // 
 80056fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	200009f8 	.word	0x200009f8

0800570c <uart_manager_idle_callback>:

// 
void uart_manager_idle_callback(UART_HandleTypeDef *huart) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005714:	2300      	movs	r3, #0
 8005716:	60fb      	str	r3, [r7, #12]
 8005718:	e048      	b.n	80057ac <uart_manager_idle_callback+0xa0>
        if (uart_channels[i].huart == huart) {
 800571a:	4a28      	ldr	r2, [pc, #160]	@ (80057bc <uart_manager_idle_callback+0xb0>)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005722:	fb01 f303 	mul.w	r3, r1, r3
 8005726:	4413      	add	r3, r2
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	429a      	cmp	r2, r3
 800572e:	d13a      	bne.n	80057a6 <uart_manager_idle_callback+0x9a>
            __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005730:	2300      	movs	r3, #0
 8005732:	60bb      	str	r3, [r7, #8]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	60bb      	str	r3, [r7, #8]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	60bb      	str	r3, [r7, #8]
 8005744:	68bb      	ldr	r3, [r7, #8]
            HAL_UART_DMAStop(huart);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7fe f8fd 	bl	8003946 <HAL_UART_DMAStop>
            uart_channels[i].rx_len = UART_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	b29b      	uxth	r3, r3
 8005756:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800575a:	b298      	uxth	r0, r3
 800575c:	4a17      	ldr	r2, [pc, #92]	@ (80057bc <uart_manager_idle_callback+0xb0>)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005764:	fb01 f303 	mul.w	r3, r1, r3
 8005768:	4413      	add	r3, r2
 800576a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800576e:	4602      	mov	r2, r0
 8005770:	801a      	strh	r2, [r3, #0]
            uart_channels[i].ready = 1;
 8005772:	4a12      	ldr	r2, [pc, #72]	@ (80057bc <uart_manager_idle_callback+0xb0>)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800577a:	fb01 f303 	mul.w	r3, r1, r3
 800577e:	4413      	add	r3, r2
 8005780:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 8005784:	2201      	movs	r2, #1
 8005786:	701a      	strb	r2, [r3, #0]

            HAL_UART_Receive_DMA(huart, uart_channels[i].rx_buffer, UART_RX_BUFFER_SIZE);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800578e:	fb02 f303 	mul.w	r3, r2, r3
 8005792:	4a0a      	ldr	r2, [pc, #40]	@ (80057bc <uart_manager_idle_callback+0xb0>)
 8005794:	4413      	add	r3, r2
 8005796:	3304      	adds	r3, #4
 8005798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800579c:	4619      	mov	r1, r3
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7fe f8ac 	bl	80038fc <HAL_UART_Receive_DMA>
            break;
 80057a4:	e006      	b.n	80057b4 <uart_manager_idle_callback+0xa8>
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	3301      	adds	r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2b03      	cmp	r3, #3
 80057b0:	ddb3      	ble.n	800571a <uart_manager_idle_callback+0xe>
        }
    }
}
 80057b2:	bf00      	nop
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	200009f8 	.word	0x200009f8

080057c0 <uart_manager_poll>:

// 
void uart_manager_poll(void) {
 80057c0:	b590      	push	{r4, r7, lr}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 80057c6:	2300      	movs	r3, #0
 80057c8:	607b      	str	r3, [r7, #4]
 80057ca:	e044      	b.n	8005856 <uart_manager_poll+0x96>
        if (uart_channels[i].ready && uart_channels[i].parser) {
 80057cc:	4a26      	ldr	r2, [pc, #152]	@ (8005868 <uart_manager_poll+0xa8>)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80057d4:	fb01 f303 	mul.w	r3, r1, r3
 80057d8:	4413      	add	r3, r2
 80057da:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d034      	beq.n	8005850 <uart_manager_poll+0x90>
 80057e6:	4a20      	ldr	r2, [pc, #128]	@ (8005868 <uart_manager_poll+0xa8>)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80057ee:	fb01 f303 	mul.w	r3, r1, r3
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d028      	beq.n	8005850 <uart_manager_poll+0x90>
            uart_channels[i].parser(uart_channels[i].rx_buffer, uart_channels[i].rx_len);
 80057fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005868 <uart_manager_poll+0xa8>)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005806:	fb01 f303 	mul.w	r3, r1, r3
 800580a:	4413      	add	r3, r2
 800580c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005818:	fb01 f202 	mul.w	r2, r1, r2
 800581c:	4912      	ldr	r1, [pc, #72]	@ (8005868 <uart_manager_poll+0xa8>)
 800581e:	440a      	add	r2, r1
 8005820:	1d10      	adds	r0, r2, #4
 8005822:	4911      	ldr	r1, [pc, #68]	@ (8005868 <uart_manager_poll+0xa8>)
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	f44f 7486 	mov.w	r4, #268	@ 0x10c
 800582a:	fb04 f202 	mul.w	r2, r4, r2
 800582e:	440a      	add	r2, r1
 8005830:	f502 7282 	add.w	r2, r2, #260	@ 0x104
 8005834:	8812      	ldrh	r2, [r2, #0]
 8005836:	4611      	mov	r1, r2
 8005838:	4798      	blx	r3
            uart_channels[i].ready = 0;
 800583a:	4a0b      	ldr	r2, [pc, #44]	@ (8005868 <uart_manager_poll+0xa8>)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8005842:	fb01 f303 	mul.w	r3, r1, r3
 8005846:	4413      	add	r3, r2
 8005848:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 800584c:	2200      	movs	r2, #0
 800584e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < UART_MAX_CHANNELS; ++i) {
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3301      	adds	r3, #1
 8005854:	607b      	str	r3, [r7, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b03      	cmp	r3, #3
 800585a:	ddb7      	ble.n	80057cc <uart_manager_poll+0xc>
        }
    }
}
 800585c:	bf00      	nop
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	bd90      	pop	{r4, r7, pc}
 8005866:	bf00      	nop
 8005868:	200009f8 	.word	0x200009f8

0800586c <task_system_init>:
#include "stddef.h"
static volatile uint32_t sys_tick = 0;
static task_list_t task_lists[MAX_TASK_LISTS];
static task_node_t task_pool[MAX_TASK_NUM];

void task_system_init(void) {
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 8005872:	2300      	movs	r3, #0
 8005874:	607b      	str	r3, [r7, #4]
 8005876:	e00f      	b.n	8005898 <task_system_init+0x2c>
        task_pool[i].used = 0;
 8005878:	4a14      	ldr	r2, [pc, #80]	@ (80058cc <task_system_init+0x60>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	015b      	lsls	r3, r3, #5
 800587e:	4413      	add	r3, r2
 8005880:	2200      	movs	r2, #0
 8005882:	701a      	strb	r2, [r3, #0]
        task_pool[i].next = NULL;
 8005884:	4a11      	ldr	r2, [pc, #68]	@ (80058cc <task_system_init+0x60>)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	015b      	lsls	r3, r3, #5
 800588a:	4413      	add	r3, r2
 800588c:	331c      	adds	r3, #28
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	3301      	adds	r3, #1
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b3f      	cmp	r3, #63	@ 0x3f
 800589c:	ddec      	ble.n	8005878 <task_system_init+0xc>
    }
    for (int i = 0; i < MAX_TASK_LISTS; i++) {
 800589e:	2300      	movs	r3, #0
 80058a0:	603b      	str	r3, [r7, #0]
 80058a2:	e007      	b.n	80058b4 <task_system_init+0x48>
        task_lists[i].head = NULL;
 80058a4:	4a0a      	ldr	r2, [pc, #40]	@ (80058d0 <task_system_init+0x64>)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	2100      	movs	r1, #0
 80058aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_TASK_LISTS; i++) {
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	3301      	adds	r3, #1
 80058b2:	603b      	str	r3, [r7, #0]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b03      	cmp	r3, #3
 80058b8:	ddf4      	ble.n	80058a4 <task_system_init+0x38>
    }
    sys_tick = 0;
 80058ba:	4b06      	ldr	r3, [pc, #24]	@ (80058d4 <task_system_init+0x68>)
 80058bc:	2200      	movs	r2, #0
 80058be:	601a      	str	r2, [r3, #0]
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	20000e3c 	.word	0x20000e3c
 80058d0:	20000e2c 	.word	0x20000e2c
 80058d4:	20000e28 	.word	0x20000e28

080058d8 <task_system_tick_inc>:

void task_system_tick_inc(void) {
 80058d8:	b480      	push	{r7}
 80058da:	af00      	add	r7, sp, #0
    sys_tick++;
 80058dc:	4b04      	ldr	r3, [pc, #16]	@ (80058f0 <task_system_tick_inc+0x18>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	3301      	adds	r3, #1
 80058e2:	4a03      	ldr	r2, [pc, #12]	@ (80058f0 <task_system_tick_inc+0x18>)
 80058e4:	6013      	str	r3, [r2, #0]
}
 80058e6:	bf00      	nop
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr
 80058f0:	20000e28 	.word	0x20000e28

080058f4 <task_system_get_tick>:

uint32_t task_system_get_tick(void) {
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
    return sys_tick;
 80058f8:	4b03      	ldr	r3, [pc, #12]	@ (8005908 <task_system_get_tick+0x14>)
 80058fa:	681b      	ldr	r3, [r3, #0]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	20000e28 	.word	0x20000e28

0800590c <alloc_task_node>:

static task_node_t* alloc_task_node(void) {
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 8005912:	2300      	movs	r3, #0
 8005914:	607b      	str	r3, [r7, #4]
 8005916:	e01b      	b.n	8005950 <alloc_task_node+0x44>
        if (!task_pool[i].used) {
 8005918:	4a12      	ldr	r2, [pc, #72]	@ (8005964 <alloc_task_node+0x58>)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	015b      	lsls	r3, r3, #5
 800591e:	4413      	add	r3, r2
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d111      	bne.n	800594a <alloc_task_node+0x3e>
            task_pool[i].used = 1;
 8005926:	4a0f      	ldr	r2, [pc, #60]	@ (8005964 <alloc_task_node+0x58>)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	015b      	lsls	r3, r3, #5
 800592c:	4413      	add	r3, r2
 800592e:	2201      	movs	r2, #1
 8005930:	701a      	strb	r2, [r3, #0]
            task_pool[i].next = NULL;
 8005932:	4a0c      	ldr	r2, [pc, #48]	@ (8005964 <alloc_task_node+0x58>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	015b      	lsls	r3, r3, #5
 8005938:	4413      	add	r3, r2
 800593a:	331c      	adds	r3, #28
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]
            return &task_pool[i];
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	015b      	lsls	r3, r3, #5
 8005944:	4a07      	ldr	r2, [pc, #28]	@ (8005964 <alloc_task_node+0x58>)
 8005946:	4413      	add	r3, r2
 8005948:	e006      	b.n	8005958 <alloc_task_node+0x4c>
    for (int i = 0; i < MAX_TASK_NUM; i++) {
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	3301      	adds	r3, #1
 800594e:	607b      	str	r3, [r7, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b3f      	cmp	r3, #63	@ 0x3f
 8005954:	dde0      	ble.n	8005918 <alloc_task_node+0xc>
        }
    }
    return NULL;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	20000e3c 	.word	0x20000e3c

08005968 <task_add>:

int task_add(uint8_t list_id, task_func_t cb, void *arg, uint32_t delay, uint32_t period, uint32_t run_count) {
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	607a      	str	r2, [r7, #4]
 8005972:	603b      	str	r3, [r7, #0]
 8005974:	4603      	mov	r3, r0
 8005976:	73fb      	strb	r3, [r7, #15]
    if (list_id >= MAX_TASK_LISTS || cb == NULL)
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	2b03      	cmp	r3, #3
 800597c:	d802      	bhi.n	8005984 <task_add+0x1c>
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d101      	bne.n	8005988 <task_add+0x20>
        return 0;
 8005984:	2300      	movs	r3, #0
 8005986:	e02a      	b.n	80059de <task_add+0x76>

    task_node_t *node = alloc_task_node();
 8005988:	f7ff ffc0 	bl	800590c <alloc_task_node>
 800598c:	6178      	str	r0, [r7, #20]
    if (!node) return 0;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <task_add+0x30>
 8005994:	2300      	movs	r3, #0
 8005996:	e022      	b.n	80059de <task_add+0x76>

    uint32_t now = task_system_get_tick();
 8005998:	f7ff ffac 	bl	80058f4 <task_system_get_tick>
 800599c:	6138      	str	r0, [r7, #16]

    node->start_tick = now;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	605a      	str	r2, [r3, #4]
    node->next_run_tick = now + delay;
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	441a      	add	r2, r3
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	609a      	str	r2, [r3, #8]
    node->period = period;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	6a3a      	ldr	r2, [r7, #32]
 80059b2:	60da      	str	r2, [r3, #12]
    node->remaining_count = run_count;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059b8:	611a      	str	r2, [r3, #16]
    node->callback = cb;
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	615a      	str	r2, [r3, #20]
    node->arg = arg;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	619a      	str	r2, [r3, #24]

    node->next = task_lists[list_id].head;
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	4a07      	ldr	r2, [pc, #28]	@ (80059e8 <task_add+0x80>)
 80059ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	61da      	str	r2, [r3, #28]
    task_lists[list_id].head = node;
 80059d2:	7bfb      	ldrb	r3, [r7, #15]
 80059d4:	4904      	ldr	r1, [pc, #16]	@ (80059e8 <task_add+0x80>)
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return 1;
 80059dc:	2301      	movs	r3, #1
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20000e2c 	.word	0x20000e2c

080059ec <tick_elapsed>:
    }
    return 0;
}

// 
static inline int32_t tick_elapsed(uint32_t now, uint32_t target) {
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
    return (int32_t)(now - target);
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	1ad3      	subs	r3, r2, r3
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <task_execute>:

void task_execute(uint8_t list_id) {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	71fb      	strb	r3, [r7, #7]
    if (list_id >= MAX_TASK_LISTS)
 8005a12:	79fb      	ldrb	r3, [r7, #7]
 8005a14:	2b03      	cmp	r3, #3
 8005a16:	d837      	bhi.n	8005a88 <task_execute+0x80>
        return;

    uint32_t now = task_system_get_tick();
 8005a18:	f7ff ff6c 	bl	80058f4 <task_system_get_tick>
 8005a1c:	60b8      	str	r0, [r7, #8]
    task_node_t *node = task_lists[list_id].head;
 8005a1e:	79fb      	ldrb	r3, [r7, #7]
 8005a20:	4a1b      	ldr	r2, [pc, #108]	@ (8005a90 <task_execute+0x88>)
 8005a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a26:	60fb      	str	r3, [r7, #12]

    while (node) {
 8005a28:	e02a      	b.n	8005a80 <task_execute+0x78>
        if (node->used && node->remaining_count != 0) {
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d023      	beq.n	8005a7a <task_execute+0x72>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d01f      	beq.n	8005a7a <task_execute+0x72>
            if (tick_elapsed(now, node->next_run_tick) >= 0) {
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	68b8      	ldr	r0, [r7, #8]
 8005a42:	f7ff ffd3 	bl	80059ec <tick_elapsed>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	db16      	blt.n	8005a7a <task_execute+0x72>
                node->callback(node->arg);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	6992      	ldr	r2, [r2, #24]
 8005a54:	4610      	mov	r0, r2
 8005a56:	4798      	blx	r3
                if (node->remaining_count != TASK_FOREVER) {
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d004      	beq.n	8005a6c <task_execute+0x64>
                    node->remaining_count--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	1e5a      	subs	r2, r3, #1
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	611a      	str	r2, [r3, #16]
                }
                node->next_run_tick += node->period;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	441a      	add	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	609a      	str	r2, [r3, #8]
            }
        }
        node = node->next;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	60fb      	str	r3, [r7, #12]
    while (node) {
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1d1      	bne.n	8005a2a <task_execute+0x22>
 8005a86:	e000      	b.n	8005a8a <task_execute+0x82>
        return;
 8005a88:	bf00      	nop
    }
}
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	20000e2c 	.word	0x20000e2c

08005a94 <shell_register_function>:
#define MAX_FUNC_COUNT 32

static func_entry_t func_table[MAX_FUNC_COUNT];
static int func_count = 0;

void shell_register_function(const char *name, shell_func_t func) {
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
    if (func_count < MAX_FUNC_COUNT) {
 8005a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad0 <shell_register_function+0x3c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b1f      	cmp	r3, #31
 8005aa4:	dc0d      	bgt.n	8005ac2 <shell_register_function+0x2e>
        func_table[func_count++] = (func_entry_t){name, func};
 8005aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad0 <shell_register_function+0x3c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	1c5a      	adds	r2, r3, #1
 8005aac:	4908      	ldr	r1, [pc, #32]	@ (8005ad0 <shell_register_function+0x3c>)
 8005aae:	600a      	str	r2, [r1, #0]
 8005ab0:	4908      	ldr	r1, [pc, #32]	@ (8005ad4 <shell_register_function+0x40>)
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8005ab8:	4a06      	ldr	r2, [pc, #24]	@ (8005ad4 <shell_register_function+0x40>)
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	4413      	add	r3, r2
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	605a      	str	r2, [r3, #4]
    }
}
 8005ac2:	bf00      	nop
 8005ac4:	3714      	adds	r7, #20
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	2000173c 	.word	0x2000173c
 8005ad4:	2000163c 	.word	0x2000163c

08005ad8 <shell_run_function>:

int shell_run_function(const char *name, int argc, char **argv) {
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < func_count; i++) {
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	e017      	b.n	8005b1a <shell_run_function+0x42>
        if (strcmp(func_table[i].name, name) == 0) {
 8005aea:	4a11      	ldr	r2, [pc, #68]	@ (8005b30 <shell_run_function+0x58>)
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005af2:	68f9      	ldr	r1, [r7, #12]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fa fb6b 	bl	80001d0 <strcmp>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d109      	bne.n	8005b14 <shell_run_function+0x3c>
            return func_table[i].func(argc, argv);
 8005b00:	4a0b      	ldr	r2, [pc, #44]	@ (8005b30 <shell_run_function+0x58>)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	4413      	add	r3, r2
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	68b8      	ldr	r0, [r7, #8]
 8005b0e:	4798      	blx	r3
 8005b10:	4603      	mov	r3, r0
 8005b12:	e009      	b.n	8005b28 <shell_run_function+0x50>
    for (int i = 0; i < func_count; i++) {
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	3301      	adds	r3, #1
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	4b06      	ldr	r3, [pc, #24]	@ (8005b34 <shell_run_function+0x5c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	dbe2      	blt.n	8005aea <shell_run_function+0x12>
        }
    }
    return -1;
 8005b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	2000163c 	.word	0x2000163c
 8005b34:	2000173c 	.word	0x2000173c

08005b38 <shell_func_list>:

void shell_func_list(void) {
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
    printf("Registered functions:\n");
 8005b3e:	480d      	ldr	r0, [pc, #52]	@ (8005b74 <shell_func_list+0x3c>)
 8005b40:	f002 fa90 	bl	8008064 <puts>
    for (int i = 0; i < func_count; i++) {
 8005b44:	2300      	movs	r3, #0
 8005b46:	607b      	str	r3, [r7, #4]
 8005b48:	e00a      	b.n	8005b60 <shell_func_list+0x28>
        printf(" - %s\n", func_table[i].name);
 8005b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8005b78 <shell_func_list+0x40>)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005b52:	4619      	mov	r1, r3
 8005b54:	4809      	ldr	r0, [pc, #36]	@ (8005b7c <shell_func_list+0x44>)
 8005b56:	f002 fa1d 	bl	8007f94 <iprintf>
    for (int i = 0; i < func_count; i++) {
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	607b      	str	r3, [r7, #4]
 8005b60:	4b07      	ldr	r3, [pc, #28]	@ (8005b80 <shell_func_list+0x48>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	dbef      	blt.n	8005b4a <shell_func_list+0x12>
    }
}
 8005b6a:	bf00      	nop
 8005b6c:	bf00      	nop
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	0800afb4 	.word	0x0800afb4
 8005b78:	2000163c 	.word	0x2000163c
 8005b7c:	0800afcc 	.word	0x0800afcc
 8005b80:	2000173c 	.word	0x2000173c

08005b84 <shell_exec>:
#include "sf_log.h"
#include "sf_err.h"
#define MAX_ARGC 8
#define MAX_LINE_LEN 128

void shell_exec(const char *line) {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b0c2      	sub	sp, #264	@ 0x108
 8005b88:	af04      	add	r7, sp, #16
 8005b8a:	6078      	str	r0, [r7, #4]
    char buffer[MAX_LINE_LEN];
    strncpy(buffer, line, sizeof(buffer));
 8005b8c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8005b90:	2280      	movs	r2, #128	@ 0x80
 8005b92:	6879      	ldr	r1, [r7, #4]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f002 fc00 	bl	800839a <strncpy>
    buffer[sizeof(buffer) - 1] = 0;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef

    char *argv[MAX_ARGC] = {0};
 8005ba0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f002 fbcf 	bl	800834c <memset>
    int argc = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

    char *token = strtok(buffer, " ");
 8005bb4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8005bb8:	497b      	ldr	r1, [pc, #492]	@ (8005da8 <shell_exec+0x224>)
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f002 fc00 	bl	80083c0 <strtok>
 8005bc0:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
    while (token && argc < MAX_ARGC) {
 8005bc4:	e011      	b.n	8005bea <shell_exec+0x66>
        argv[argc++] = token;
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	33f8      	adds	r3, #248	@ 0xf8
 8005bd4:	443b      	add	r3, r7
 8005bd6:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8005bda:	f843 2ca8 	str.w	r2, [r3, #-168]
        token = strtok(NULL, " ");
 8005bde:	4972      	ldr	r1, [pc, #456]	@ (8005da8 <shell_exec+0x224>)
 8005be0:	2000      	movs	r0, #0
 8005be2:	f002 fbed 	bl	80083c0 <strtok>
 8005be6:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
    while (token && argc < MAX_ARGC) {
 8005bea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <shell_exec+0x76>
 8005bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf6:	2b07      	cmp	r3, #7
 8005bf8:	dde5      	ble.n	8005bc6 <shell_exec+0x42>
    }

    if (argc == 0) return;
 8005bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f000 80cd 	beq.w	8005d9e <shell_exec+0x21a>

    if (strcmp(argv[0], "get") == 0 && argc == 2)
 8005c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c06:	4969      	ldr	r1, [pc, #420]	@ (8005dac <shell_exec+0x228>)
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7fa fae1 	bl	80001d0 <strcmp>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d11b      	bne.n	8005c4c <shell_exec+0xc8>
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d117      	bne.n	8005c4c <shell_exec+0xc8>
    {
        char output[64];
        if (shell_get_variable(argv[1], output, sizeof(output)) == 0)
 8005c1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c1e:	f107 010c 	add.w	r1, r7, #12
 8005c22:	2240      	movs	r2, #64	@ 0x40
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 f9f3 	bl	8006010 <shell_get_variable>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d107      	bne.n	8005c40 <shell_exec+0xbc>
        {
            log_shell_send("%s = %s\n", argv[1], output);
 8005c30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c32:	f107 020c 	add.w	r2, r7, #12
 8005c36:	4619      	mov	r1, r3
 8005c38:	485d      	ldr	r0, [pc, #372]	@ (8005db0 <shell_exec+0x22c>)
 8005c3a:	f7ff fc7f 	bl	800553c <log_shell_send>
    {
 8005c3e:	e0af      	b.n	8005da0 <shell_exec+0x21c>
        }
        else
        {
            log_shell_send("Variable '%s' not found\n", argv[1]);
 8005c40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c42:	4619      	mov	r1, r3
 8005c44:	485b      	ldr	r0, [pc, #364]	@ (8005db4 <shell_exec+0x230>)
 8005c46:	f7ff fc79 	bl	800553c <log_shell_send>
    {
 8005c4a:	e0a9      	b.n	8005da0 <shell_exec+0x21c>
        }
    }
    else if (strcmp(argv[0], "get") == 0 && argc == 3 && strcmp(argv[1], "err") == 0)
 8005c4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c4e:	4957      	ldr	r1, [pc, #348]	@ (8005dac <shell_exec+0x228>)
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7fa fabd 	bl	80001d0 <strcmp>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d138      	bne.n	8005cce <shell_exec+0x14a>
 8005c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c60:	2b03      	cmp	r3, #3
 8005c62:	d134      	bne.n	8005cce <shell_exec+0x14a>
 8005c64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c66:	4954      	ldr	r1, [pc, #336]	@ (8005db8 <shell_exec+0x234>)
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fa fab1 	bl	80001d0 <strcmp>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d12c      	bne.n	8005cce <shell_exec+0x14a>
    {
        error_level_t lev;
        uint8_t act;
        if (error_query(argv[2], &lev, &act) == 0)
 8005c74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c76:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8005c7a:	f107 014f 	add.w	r1, r7, #79	@ 0x4f
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7ff fa1c 	bl	80050bc <error_query>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d118      	bne.n	8005cbc <shell_exec+0x138>
        {
        	LOG_ERR("Error %-16s | %-7s | %s\n", argv[2],
 8005c8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c8c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8005c90:	2a00      	cmp	r2, #0
 8005c92:	d101      	bne.n	8005c98 <shell_exec+0x114>
 8005c94:	4a49      	ldr	r2, [pc, #292]	@ (8005dbc <shell_exec+0x238>)
 8005c96:	e000      	b.n	8005c9a <shell_exec+0x116>
 8005c98:	4a49      	ldr	r2, [pc, #292]	@ (8005dc0 <shell_exec+0x23c>)
 8005c9a:	f897 104e 	ldrb.w	r1, [r7, #78]	@ 0x4e
 8005c9e:	2900      	cmp	r1, #0
 8005ca0:	d001      	beq.n	8005ca6 <shell_exec+0x122>
 8005ca2:	4948      	ldr	r1, [pc, #288]	@ (8005dc4 <shell_exec+0x240>)
 8005ca4:	e000      	b.n	8005ca8 <shell_exec+0x124>
 8005ca6:	4948      	ldr	r1, [pc, #288]	@ (8005dc8 <shell_exec+0x244>)
 8005ca8:	9102      	str	r1, [sp, #8]
 8005caa:	9201      	str	r2, [sp, #4]
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	4b47      	ldr	r3, [pc, #284]	@ (8005dcc <shell_exec+0x248>)
 8005cb0:	2233      	movs	r2, #51	@ 0x33
 8005cb2:	4947      	ldr	r1, [pc, #284]	@ (8005dd0 <shell_exec+0x24c>)
 8005cb4:	2002      	movs	r0, #2
 8005cb6:	f7ff fb85 	bl	80053c4 <log_output>
    {
 8005cba:	e071      	b.n	8005da0 <shell_exec+0x21c>
                (lev == ERROR_LEVEL_WARNING) ? "WARN" : "ERROR",
                act ? "ACTIVE" : "NORMAL");
        }
        else
        {
        	LOG_ERR("Error '%s' not found\n", argv[2]);
 8005cbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	4b44      	ldr	r3, [pc, #272]	@ (8005dd4 <shell_exec+0x250>)
 8005cc2:	2239      	movs	r2, #57	@ 0x39
 8005cc4:	4942      	ldr	r1, [pc, #264]	@ (8005dd0 <shell_exec+0x24c>)
 8005cc6:	2002      	movs	r0, #2
 8005cc8:	f7ff fb7c 	bl	80053c4 <log_output>
    {
 8005ccc:	e068      	b.n	8005da0 <shell_exec+0x21c>
        }
    }
    else if (strcmp(argv[0], "set") == 0 && argc == 3)
 8005cce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cd0:	4941      	ldr	r1, [pc, #260]	@ (8005dd8 <shell_exec+0x254>)
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fa fa7c 	bl	80001d0 <strcmp>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d119      	bne.n	8005d12 <shell_exec+0x18e>
 8005cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce2:	2b03      	cmp	r3, #3
 8005ce4:	d115      	bne.n	8005d12 <shell_exec+0x18e>
    {
        if (shell_set_variable(argv[1], argv[2]) == 0)
 8005ce6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ce8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cea:	4611      	mov	r1, r2
 8005cec:	4618      	mov	r0, r3
 8005cee:	f000 fa5f 	bl	80061b0 <shell_set_variable>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d106      	bne.n	8005d06 <shell_exec+0x182>
        {
            log_shell_send("Set %s = %s\n", argv[1], argv[2]);
 8005cf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	4837      	ldr	r0, [pc, #220]	@ (8005ddc <shell_exec+0x258>)
 8005d00:	f7ff fc1c 	bl	800553c <log_shell_send>
        if (shell_set_variable(argv[1], argv[2]) == 0)
 8005d04:	e04c      	b.n	8005da0 <shell_exec+0x21c>
        }
        else
        {
            log_shell_send("Set failed: variable '%s' not found\n", argv[1]);
 8005d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d08:	4619      	mov	r1, r3
 8005d0a:	4835      	ldr	r0, [pc, #212]	@ (8005de0 <shell_exec+0x25c>)
 8005d0c:	f7ff fc16 	bl	800553c <log_shell_send>
        if (shell_set_variable(argv[1], argv[2]) == 0)
 8005d10:	e046      	b.n	8005da0 <shell_exec+0x21c>
        }
    }
    else if (strcmp(argv[0], "run") == 0 && argc >= 2)
 8005d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d14:	4933      	ldr	r1, [pc, #204]	@ (8005de4 <shell_exec+0x260>)
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fa fa5a 	bl	80001d0 <strcmp>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d116      	bne.n	8005d50 <shell_exec+0x1cc>
 8005d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	dd12      	ble.n	8005d50 <shell_exec+0x1cc>
    {
        if (shell_run_function(argv[1], argc - 2, &argv[2]) != 0) {
 8005d2a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	1e99      	subs	r1, r3, #2
 8005d32:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8005d36:	3308      	adds	r3, #8
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f7ff fecd 	bl	8005ad8 <shell_run_function>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d02d      	beq.n	8005da0 <shell_exec+0x21c>
            log_shell_send("Function '%s' failed or not found\n", argv[1]);
 8005d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d46:	4619      	mov	r1, r3
 8005d48:	4827      	ldr	r0, [pc, #156]	@ (8005de8 <shell_exec+0x264>)
 8005d4a:	f7ff fbf7 	bl	800553c <log_shell_send>
        if (shell_run_function(argv[1], argc - 2, &argv[2]) != 0) {
 8005d4e:	e027      	b.n	8005da0 <shell_exec+0x21c>
        }
    }
    else if (strcmp(argv[0], "varlist") == 0)
 8005d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d52:	4926      	ldr	r1, [pc, #152]	@ (8005dec <shell_exec+0x268>)
 8005d54:	4618      	mov	r0, r3
 8005d56:	f7fa fa3b 	bl	80001d0 <strcmp>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d102      	bne.n	8005d66 <shell_exec+0x1e2>
    {
        shell_var_list();
 8005d60:	f000 faf4 	bl	800634c <shell_var_list>
 8005d64:	e01c      	b.n	8005da0 <shell_exec+0x21c>
    }
    else if (strcmp(argv[0], "funclist") == 0)
 8005d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d68:	4921      	ldr	r1, [pc, #132]	@ (8005df0 <shell_exec+0x26c>)
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fa fa30 	bl	80001d0 <strcmp>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d102      	bne.n	8005d7c <shell_exec+0x1f8>
    {
        shell_func_list();
 8005d76:	f7ff fedf 	bl	8005b38 <shell_func_list>
 8005d7a:	e011      	b.n	8005da0 <shell_exec+0x21c>
    }
    else if (strcmp(argv[0], "errlist") == 0)
 8005d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d7e:	491d      	ldr	r1, [pc, #116]	@ (8005df4 <shell_exec+0x270>)
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fa fa25 	bl	80001d0 <strcmp>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d102      	bne.n	8005d92 <shell_exec+0x20e>
    {
        error_list_print();
 8005d8c:	f7ff f9d0 	bl	8005130 <error_list_print>
 8005d90:	e006      	b.n	8005da0 <shell_exec+0x21c>
    }

    else
    {
        log_shell_send("Unknown command: %s\n", argv[0]);
 8005d92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d94:	4619      	mov	r1, r3
 8005d96:	4818      	ldr	r0, [pc, #96]	@ (8005df8 <shell_exec+0x274>)
 8005d98:	f7ff fbd0 	bl	800553c <log_shell_send>
 8005d9c:	e000      	b.n	8005da0 <shell_exec+0x21c>
    if (argc == 0) return;
 8005d9e:	bf00      	nop
    }
}
 8005da0:	37f8      	adds	r7, #248	@ 0xf8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	0800afd4 	.word	0x0800afd4
 8005dac:	0800afd8 	.word	0x0800afd8
 8005db0:	0800afdc 	.word	0x0800afdc
 8005db4:	0800afe8 	.word	0x0800afe8
 8005db8:	0800b004 	.word	0x0800b004
 8005dbc:	0800b008 	.word	0x0800b008
 8005dc0:	0800b010 	.word	0x0800b010
 8005dc4:	0800b018 	.word	0x0800b018
 8005dc8:	0800b020 	.word	0x0800b020
 8005dcc:	0800b028 	.word	0x0800b028
 8005dd0:	0800b044 	.word	0x0800b044
 8005dd4:	0800b070 	.word	0x0800b070
 8005dd8:	0800b088 	.word	0x0800b088
 8005ddc:	0800b08c 	.word	0x0800b08c
 8005de0:	0800b09c 	.word	0x0800b09c
 8005de4:	0800b0c4 	.word	0x0800b0c4
 8005de8:	0800b0c8 	.word	0x0800b0c8
 8005dec:	0800b0ec 	.word	0x0800b0ec
 8005df0:	0800b0f4 	.word	0x0800b0f4
 8005df4:	0800b100 	.word	0x0800b100
 8005df8:	0800b108 	.word	0x0800b108

08005dfc <shell_register_variable>:
#define MAX_VAR_COUNT 64

static var_entry_t var_table[MAX_VAR_COUNT];
static int var_count = 0;

void shell_register_variable(const char *name, void *addr, var_type_t type) {
 8005dfc:	b480      	push	{r7}
 8005dfe:	b08b      	sub	sp, #44	@ 0x2c
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	4613      	mov	r3, r2
 8005e08:	71fb      	strb	r3, [r7, #7]
	if (var_count < MAX_VAR_COUNT) {
 8005e0a:	4b22      	ldr	r3, [pc, #136]	@ (8005e94 <shell_register_variable+0x98>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005e10:	dc3a      	bgt.n	8005e88 <shell_register_variable+0x8c>
		var_table[var_count++] = (var_entry_t )
 8005e12:	4b20      	ldr	r3, [pc, #128]	@ (8005e94 <shell_register_variable+0x98>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	491e      	ldr	r1, [pc, #120]	@ (8005e94 <shell_register_variable+0x98>)
 8005e1a:	600a      	str	r2, [r1, #0]
 8005e1c:	491e      	ldr	r1, [pc, #120]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e1e:	461a      	mov	r2, r3
 8005e20:	0092      	lsls	r2, r2, #2
 8005e22:	441a      	add	r2, r3
 8005e24:	0092      	lsls	r2, r2, #2
 8005e26:	440a      	add	r2, r1
 8005e28:	68f9      	ldr	r1, [r7, #12]
 8005e2a:	6011      	str	r1, [r2, #0]
 8005e2c:	491a      	ldr	r1, [pc, #104]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e2e:	461a      	mov	r2, r3
 8005e30:	0092      	lsls	r2, r2, #2
 8005e32:	441a      	add	r2, r3
 8005e34:	0092      	lsls	r2, r2, #2
 8005e36:	440a      	add	r2, r1
 8005e38:	3204      	adds	r2, #4
 8005e3a:	68b9      	ldr	r1, [r7, #8]
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	4916      	ldr	r1, [pc, #88]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e40:	461a      	mov	r2, r3
 8005e42:	0092      	lsls	r2, r2, #2
 8005e44:	441a      	add	r2, r3
 8005e46:	0092      	lsls	r2, r2, #2
 8005e48:	440a      	add	r2, r1
 8005e4a:	3208      	adds	r2, #8
 8005e4c:	79f9      	ldrb	r1, [r7, #7]
 8005e4e:	7011      	strb	r1, [r2, #0]
 8005e50:	4911      	ldr	r1, [pc, #68]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e52:	461a      	mov	r2, r3
 8005e54:	0092      	lsls	r2, r2, #2
 8005e56:	441a      	add	r2, r3
 8005e58:	0092      	lsls	r2, r2, #2
 8005e5a:	440a      	add	r2, r1
 8005e5c:	3209      	adds	r2, #9
 8005e5e:	2100      	movs	r1, #0
 8005e60:	7011      	strb	r1, [r2, #0]
 8005e62:	490d      	ldr	r1, [pc, #52]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e64:	461a      	mov	r2, r3
 8005e66:	0092      	lsls	r2, r2, #2
 8005e68:	441a      	add	r2, r3
 8005e6a:	0092      	lsls	r2, r2, #2
 8005e6c:	440a      	add	r2, r1
 8005e6e:	320c      	adds	r2, #12
 8005e70:	2100      	movs	r1, #0
 8005e72:	6011      	str	r1, [r2, #0]
 8005e74:	4908      	ldr	r1, [pc, #32]	@ (8005e98 <shell_register_variable+0x9c>)
 8005e76:	461a      	mov	r2, r3
 8005e78:	0092      	lsls	r2, r2, #2
 8005e7a:	441a      	add	r2, r3
 8005e7c:	0093      	lsls	r3, r2, #2
 8005e7e:	461a      	mov	r2, r3
 8005e80:	188b      	adds	r3, r1, r2
 8005e82:	3310      	adds	r3, #16
 8005e84:	2200      	movs	r2, #0
 8005e86:	601a      	str	r2, [r3, #0]
				{ name, addr, type, 0, 0, 0 };
	}
}
 8005e88:	bf00      	nop
 8005e8a:	372c      	adds	r7, #44	@ 0x2c
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr
 8005e94:	20001c40 	.word	0x20001c40
 8005e98:	20001740 	.word	0x20001740

08005e9c <shell_register_array>:

// 
void shell_register_array(const char *name, void *addr, var_type_t elem_type,
		int elem_size, int elem_count) {
 8005e9c:	b480      	push	{r7}
 8005e9e:	b08b      	sub	sp, #44	@ 0x2c
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	71fb      	strb	r3, [r7, #7]
	if (var_count < MAX_VAR_COUNT) {
 8005eac:	4b22      	ldr	r3, [pc, #136]	@ (8005f38 <shell_register_array+0x9c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8005eb2:	dc3a      	bgt.n	8005f2a <shell_register_array+0x8e>
		var_table[var_count++] =
 8005eb4:	4b20      	ldr	r3, [pc, #128]	@ (8005f38 <shell_register_array+0x9c>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	491f      	ldr	r1, [pc, #124]	@ (8005f38 <shell_register_array+0x9c>)
 8005ebc:	600a      	str	r2, [r1, #0]
 8005ebe:	491f      	ldr	r1, [pc, #124]	@ (8005f3c <shell_register_array+0xa0>)
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	0092      	lsls	r2, r2, #2
 8005ec4:	441a      	add	r2, r3
 8005ec6:	0092      	lsls	r2, r2, #2
 8005ec8:	440a      	add	r2, r1
 8005eca:	68f9      	ldr	r1, [r7, #12]
 8005ecc:	6011      	str	r1, [r2, #0]
 8005ece:	491b      	ldr	r1, [pc, #108]	@ (8005f3c <shell_register_array+0xa0>)
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	0092      	lsls	r2, r2, #2
 8005ed4:	441a      	add	r2, r3
 8005ed6:	0092      	lsls	r2, r2, #2
 8005ed8:	440a      	add	r2, r1
 8005eda:	3204      	adds	r2, #4
 8005edc:	68b9      	ldr	r1, [r7, #8]
 8005ede:	6011      	str	r1, [r2, #0]
 8005ee0:	4916      	ldr	r1, [pc, #88]	@ (8005f3c <shell_register_array+0xa0>)
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	0092      	lsls	r2, r2, #2
 8005ee6:	441a      	add	r2, r3
 8005ee8:	0092      	lsls	r2, r2, #2
 8005eea:	440a      	add	r2, r1
 8005eec:	3208      	adds	r2, #8
 8005eee:	2104      	movs	r1, #4
 8005ef0:	7011      	strb	r1, [r2, #0]
 8005ef2:	4912      	ldr	r1, [pc, #72]	@ (8005f3c <shell_register_array+0xa0>)
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	0092      	lsls	r2, r2, #2
 8005ef8:	441a      	add	r2, r3
 8005efa:	0092      	lsls	r2, r2, #2
 8005efc:	440a      	add	r2, r1
 8005efe:	3209      	adds	r2, #9
 8005f00:	79f9      	ldrb	r1, [r7, #7]
 8005f02:	7011      	strb	r1, [r2, #0]
 8005f04:	490d      	ldr	r1, [pc, #52]	@ (8005f3c <shell_register_array+0xa0>)
 8005f06:	461a      	mov	r2, r3
 8005f08:	0092      	lsls	r2, r2, #2
 8005f0a:	441a      	add	r2, r3
 8005f0c:	0092      	lsls	r2, r2, #2
 8005f0e:	440a      	add	r2, r1
 8005f10:	320c      	adds	r2, #12
 8005f12:	6839      	ldr	r1, [r7, #0]
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	4909      	ldr	r1, [pc, #36]	@ (8005f3c <shell_register_array+0xa0>)
 8005f18:	461a      	mov	r2, r3
 8005f1a:	0092      	lsls	r2, r2, #2
 8005f1c:	441a      	add	r2, r3
 8005f1e:	0093      	lsls	r3, r2, #2
 8005f20:	461a      	mov	r2, r3
 8005f22:	188b      	adds	r3, r1, r2
 8005f24:	3310      	adds	r3, #16
 8005f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f28:	601a      	str	r2, [r3, #0]
				(var_entry_t )
						{ name, addr, VAR_TYPE_ARRAY, elem_type, elem_size,
								elem_count };
	}
}
 8005f2a:	bf00      	nop
 8005f2c:	372c      	adds	r7, #44	@ 0x2c
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	20001c40 	.word	0x20001c40
 8005f3c:	20001740 	.word	0x20001740

08005f40 <find_var>:

static var_entry_t*
find_var(const char *name) {
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < var_count; i++) {
 8005f48:	2300      	movs	r3, #0
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	e019      	b.n	8005f82 <find_var+0x42>
		if (strcmp(var_table[i].name, name) == 0) {
 8005f4e:	4912      	ldr	r1, [pc, #72]	@ (8005f98 <find_var+0x58>)
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4613      	mov	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	440b      	add	r3, r1
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6879      	ldr	r1, [r7, #4]
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7fa f935 	bl	80001d0 <strcmp>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d107      	bne.n	8005f7c <find_var+0x3c>
			return &var_table[i];
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4a08      	ldr	r2, [pc, #32]	@ (8005f98 <find_var+0x58>)
 8005f78:	4413      	add	r3, r2
 8005f7a:	e008      	b.n	8005f8e <find_var+0x4e>
	for (int i = 0; i < var_count; i++) {
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	60fb      	str	r3, [r7, #12]
 8005f82:	4b06      	ldr	r3, [pc, #24]	@ (8005f9c <find_var+0x5c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	dbe0      	blt.n	8005f4e <find_var+0xe>
		}
	}
	return NULL;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20001740 	.word	0x20001740
 8005f9c:	20001c40 	.word	0x20001c40

08005fa0 <parse_array>:

static int parse_array(const char *name, char *base, int *idx) {
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b088      	sub	sp, #32
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	607a      	str	r2, [r7, #4]
	const char *lb = strchr(name, '[');
 8005fac:	215b      	movs	r1, #91	@ 0x5b
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f002 f9d4 	bl	800835c <strchr>
 8005fb4:	61f8      	str	r0, [r7, #28]
	const char *rb = strchr(name, ']');
 8005fb6:	215d      	movs	r1, #93	@ 0x5d
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f002 f9cf 	bl	800835c <strchr>
 8005fbe:	61b8      	str	r0, [r7, #24]
	if (!lb || !rb || lb > rb)
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d006      	beq.n	8005fd4 <parse_array+0x34>
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <parse_array+0x34>
 8005fcc:	69fa      	ldr	r2, [r7, #28]
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d901      	bls.n	8005fd8 <parse_array+0x38>
		return 0;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e017      	b.n	8006008 <parse_array+0x68>
	int nlen = lb - name;
 8005fd8:	69fa      	ldr	r2, [r7, #28]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	617b      	str	r3, [r7, #20]
	strncpy(base, name, nlen);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	68f9      	ldr	r1, [r7, #12]
 8005fe6:	68b8      	ldr	r0, [r7, #8]
 8005fe8:	f002 f9d7 	bl	800839a <strncpy>
	base[nlen] = 0;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	701a      	strb	r2, [r3, #0]
	*idx = atoi(lb + 1);
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fa03 	bl	8006406 <atoi>
 8006000:	4602      	mov	r2, r0
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	601a      	str	r2, [r3, #0]
	return 1;
 8006006:	2301      	movs	r3, #1
}
 8006008:	4618      	mov	r0, r3
 800600a:	3720      	adds	r7, #32
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <shell_get_variable>:

int shell_get_variable(const char *name, char *output, int max_len) {
 8006010:	b590      	push	{r4, r7, lr}
 8006012:	b093      	sub	sp, #76	@ 0x4c
 8006014:	af02      	add	r7, sp, #8
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
	char base[32];
	int idx;
	if (parse_array(name, base, &idx)) { // arr[3] 
 800601c:	f107 0210 	add.w	r2, r7, #16
 8006020:	f107 0314 	add.w	r3, r7, #20
 8006024:	4619      	mov	r1, r3
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff ffba 	bl	8005fa0 <parse_array>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d063      	beq.n	80060fa <shell_get_variable+0xea>
		var_entry_t *var = find_var(base);
 8006032:	f107 0314 	add.w	r3, r7, #20
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff ff82 	bl	8005f40 <find_var>
 800603c:	63b8      	str	r0, [r7, #56]	@ 0x38
		if (!var || var->type != VAR_TYPE_ARRAY)
 800603e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006040:	2b00      	cmp	r3, #0
 8006042:	d003      	beq.n	800604c <shell_get_variable+0x3c>
 8006044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006046:	7a1b      	ldrb	r3, [r3, #8]
 8006048:	2b04      	cmp	r3, #4
 800604a:	d002      	beq.n	8006052 <shell_get_variable+0x42>
			return -1;
 800604c:	f04f 33ff 	mov.w	r3, #4294967295
 8006050:	e0a0      	b.n	8006194 <shell_get_variable+0x184>
		if (idx < 0 || idx >= var->elem_count)
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	2b00      	cmp	r3, #0
 8006056:	db04      	blt.n	8006062 <shell_get_variable+0x52>
 8006058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	429a      	cmp	r2, r3
 8006060:	dc02      	bgt.n	8006068 <shell_get_variable+0x58>
			return -2;
 8006062:	f06f 0301 	mvn.w	r3, #1
 8006066:	e095      	b.n	8006194 <shell_get_variable+0x184>
		uint8_t *elem_addr = (uint8_t*) var->addr + idx * var->elem_size;
 8006068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800606e:	68d2      	ldr	r2, [r2, #12]
 8006070:	6939      	ldr	r1, [r7, #16]
 8006072:	fb01 f202 	mul.w	r2, r1, r2
 8006076:	4413      	add	r3, r2
 8006078:	637b      	str	r3, [r7, #52]	@ 0x34
		switch (var->elem_type) {
 800607a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800607c:	7a5b      	ldrb	r3, [r3, #9]
 800607e:	2b03      	cmp	r3, #3
 8006080:	d836      	bhi.n	80060f0 <shell_get_variable+0xe0>
 8006082:	a201      	add	r2, pc, #4	@ (adr r2, 8006088 <shell_get_variable+0x78>)
 8006084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006088:	08006099 	.word	0x08006099
 800608c:	080060a9 	.word	0x080060a9
 8006090:	080060c9 	.word	0x080060c9
 8006094:	080060d7 	.word	0x080060d7
		case VAR_TYPE_INT:
			snprintf(output, max_len, "%d", *(int*) elem_addr);
 8006098:	6879      	ldr	r1, [r7, #4]
 800609a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a3f      	ldr	r2, [pc, #252]	@ (800619c <shell_get_variable+0x18c>)
 80060a0:	68b8      	ldr	r0, [r7, #8]
 80060a2:	f001 ffe7 	bl	8008074 <sniprintf>
			break;
 80060a6:	e026      	b.n	80060f6 <shell_get_variable+0xe6>
		case VAR_TYPE_FLOAT:
			snprintf(output, max_len, "%f", *(float*) elem_addr);
 80060a8:	687c      	ldr	r4, [r7, #4]
 80060aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fa fa5a 	bl	8000568 <__aeabi_f2d>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	e9cd 2300 	strd	r2, r3, [sp]
 80060bc:	4a38      	ldr	r2, [pc, #224]	@ (80061a0 <shell_get_variable+0x190>)
 80060be:	4621      	mov	r1, r4
 80060c0:	68b8      	ldr	r0, [r7, #8]
 80060c2:	f001 ffd7 	bl	8008074 <sniprintf>
			break;
 80060c6:	e016      	b.n	80060f6 <shell_get_variable+0xe6>
		case VAR_TYPE_STRING:
			snprintf(output, max_len, "%s", (char*) elem_addr);
 80060c8:	6879      	ldr	r1, [r7, #4]
 80060ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060cc:	4a35      	ldr	r2, [pc, #212]	@ (80061a4 <shell_get_variable+0x194>)
 80060ce:	68b8      	ldr	r0, [r7, #8]
 80060d0:	f001 ffd0 	bl	8008074 <sniprintf>
			break;
 80060d4:	e00f      	b.n	80060f6 <shell_get_variable+0xe6>
		case VAR_TYPE_BOOL:
			snprintf(output, max_len, "%s",
 80060d6:	6879      	ldr	r1, [r7, #4]
					(*(int*) elem_addr) ? "true" : "false");
 80060d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060da:	681b      	ldr	r3, [r3, #0]
			snprintf(output, max_len, "%s",
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d001      	beq.n	80060e4 <shell_get_variable+0xd4>
 80060e0:	4b31      	ldr	r3, [pc, #196]	@ (80061a8 <shell_get_variable+0x198>)
 80060e2:	e000      	b.n	80060e6 <shell_get_variable+0xd6>
 80060e4:	4b31      	ldr	r3, [pc, #196]	@ (80061ac <shell_get_variable+0x19c>)
 80060e6:	4a2f      	ldr	r2, [pc, #188]	@ (80061a4 <shell_get_variable+0x194>)
 80060e8:	68b8      	ldr	r0, [r7, #8]
 80060ea:	f001 ffc3 	bl	8008074 <sniprintf>
			break;
 80060ee:	e002      	b.n	80060f6 <shell_get_variable+0xe6>
		default:
			return -3;
 80060f0:	f06f 0302 	mvn.w	r3, #2
 80060f4:	e04e      	b.n	8006194 <shell_get_variable+0x184>
		}
		return 0;
 80060f6:	2300      	movs	r3, #0
 80060f8:	e04c      	b.n	8006194 <shell_get_variable+0x184>
	} else { // 
		var_entry_t *var = find_var(name);
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f7ff ff20 	bl	8005f40 <find_var>
 8006100:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (!var)
 8006102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006104:	2b00      	cmp	r3, #0
 8006106:	d102      	bne.n	800610e <shell_get_variable+0xfe>
			return -1;
 8006108:	f04f 33ff 	mov.w	r3, #4294967295
 800610c:	e042      	b.n	8006194 <shell_get_variable+0x184>
		switch (var->type) {
 800610e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006110:	7a1b      	ldrb	r3, [r3, #8]
 8006112:	2b03      	cmp	r3, #3
 8006114:	d83a      	bhi.n	800618c <shell_get_variable+0x17c>
 8006116:	a201      	add	r2, pc, #4	@ (adr r2, 800611c <shell_get_variable+0x10c>)
 8006118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611c:	0800612d 	.word	0x0800612d
 8006120:	0800613f 	.word	0x0800613f
 8006124:	08006161 	.word	0x08006161
 8006128:	08006171 	.word	0x08006171
		case VAR_TYPE_INT:
			snprintf(output, max_len, "%d", *(int*) var->addr);
 800612c:	6879      	ldr	r1, [r7, #4]
 800612e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a19      	ldr	r2, [pc, #100]	@ (800619c <shell_get_variable+0x18c>)
 8006136:	68b8      	ldr	r0, [r7, #8]
 8006138:	f001 ff9c 	bl	8008074 <sniprintf>
			break;
 800613c:	e029      	b.n	8006192 <shell_get_variable+0x182>
		case VAR_TYPE_FLOAT:
			snprintf(output, max_len, "%f", *(float*) var->addr);
 800613e:	687c      	ldr	r4, [r7, #4]
 8006140:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4618      	mov	r0, r3
 8006148:	f7fa fa0e 	bl	8000568 <__aeabi_f2d>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	e9cd 2300 	strd	r2, r3, [sp]
 8006154:	4a12      	ldr	r2, [pc, #72]	@ (80061a0 <shell_get_variable+0x190>)
 8006156:	4621      	mov	r1, r4
 8006158:	68b8      	ldr	r0, [r7, #8]
 800615a:	f001 ff8b 	bl	8008074 <sniprintf>
			break;
 800615e:	e018      	b.n	8006192 <shell_get_variable+0x182>
		case VAR_TYPE_STRING:
			snprintf(output, max_len, "%s", (char*) var->addr);
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	4a0f      	ldr	r2, [pc, #60]	@ (80061a4 <shell_get_variable+0x194>)
 8006168:	68b8      	ldr	r0, [r7, #8]
 800616a:	f001 ff83 	bl	8008074 <sniprintf>
			break;
 800616e:	e010      	b.n	8006192 <shell_get_variable+0x182>
		case VAR_TYPE_BOOL:
			snprintf(output, max_len, "%s",
 8006170:	6879      	ldr	r1, [r7, #4]
					(*(int*) var->addr) ? "true" : "false");
 8006172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
			snprintf(output, max_len, "%s",
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <shell_get_variable+0x170>
 800617c:	4b0a      	ldr	r3, [pc, #40]	@ (80061a8 <shell_get_variable+0x198>)
 800617e:	e000      	b.n	8006182 <shell_get_variable+0x172>
 8006180:	4b0a      	ldr	r3, [pc, #40]	@ (80061ac <shell_get_variable+0x19c>)
 8006182:	4a08      	ldr	r2, [pc, #32]	@ (80061a4 <shell_get_variable+0x194>)
 8006184:	68b8      	ldr	r0, [r7, #8]
 8006186:	f001 ff75 	bl	8008074 <sniprintf>
			break;
 800618a:	e002      	b.n	8006192 <shell_get_variable+0x182>
		default:
			return -3;
 800618c:	f06f 0302 	mvn.w	r3, #2
 8006190:	e000      	b.n	8006194 <shell_get_variable+0x184>
		}
		return 0;
 8006192:	2300      	movs	r3, #0
	}
}
 8006194:	4618      	mov	r0, r3
 8006196:	3744      	adds	r7, #68	@ 0x44
 8006198:	46bd      	mov	sp, r7
 800619a:	bd90      	pop	{r4, r7, pc}
 800619c:	0800b120 	.word	0x0800b120
 80061a0:	0800b124 	.word	0x0800b124
 80061a4:	0800b128 	.word	0x0800b128
 80061a8:	0800b12c 	.word	0x0800b12c
 80061ac:	0800b134 	.word	0x0800b134

080061b0 <shell_set_variable>:

int shell_set_variable(const char *name, const char *value_str) {
 80061b0:	b590      	push	{r4, r7, lr}
 80061b2:	b08f      	sub	sp, #60	@ 0x3c
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
	char base[32];
	int idx;
	if (parse_array(name, base, &idx)) {
 80061ba:	f107 0208 	add.w	r2, r7, #8
 80061be:	f107 030c 	add.w	r3, r7, #12
 80061c2:	4619      	mov	r1, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7ff feeb 	bl	8005fa0 <parse_array>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d06a      	beq.n	80062a6 <shell_set_variable+0xf6>
		var_entry_t *var = find_var(base);
 80061d0:	f107 030c 	add.w	r3, r7, #12
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7ff feb3 	bl	8005f40 <find_var>
 80061da:	6338      	str	r0, [r7, #48]	@ 0x30
		if (!var || var->type != VAR_TYPE_ARRAY)
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d003      	beq.n	80061ea <shell_set_variable+0x3a>
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	7a1b      	ldrb	r3, [r3, #8]
 80061e6:	2b04      	cmp	r3, #4
 80061e8:	d002      	beq.n	80061f0 <shell_set_variable+0x40>
			return -1;
 80061ea:	f04f 33ff 	mov.w	r3, #4294967295
 80061ee:	e0a6      	b.n	800633e <shell_set_variable+0x18e>
		if (idx < 0 || idx >= var->elem_count)
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	db04      	blt.n	8006200 <shell_set_variable+0x50>
 80061f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f8:	691a      	ldr	r2, [r3, #16]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	dc02      	bgt.n	8006206 <shell_set_variable+0x56>
			return -2;
 8006200:	f06f 0301 	mvn.w	r3, #1
 8006204:	e09b      	b.n	800633e <shell_set_variable+0x18e>
		uint8_t *elem_addr = (uint8_t*) var->addr + idx * var->elem_size;
 8006206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800620c:	68d2      	ldr	r2, [r2, #12]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	fb01 f202 	mul.w	r2, r1, r2
 8006214:	4413      	add	r3, r2
 8006216:	62fb      	str	r3, [r7, #44]	@ 0x2c
		switch (var->elem_type) {
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	7a5b      	ldrb	r3, [r3, #9]
 800621c:	2b03      	cmp	r3, #3
 800621e:	d83d      	bhi.n	800629c <shell_set_variable+0xec>
 8006220:	a201      	add	r2, pc, #4	@ (adr r2, 8006228 <shell_set_variable+0x78>)
 8006222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006226:	bf00      	nop
 8006228:	08006239 	.word	0x08006239
 800622c:	08006247 	.word	0x08006247
 8006230:	08006261 	.word	0x08006261
 8006234:	08006281 	.word	0x08006281
		case VAR_TYPE_INT:
			*(int*) elem_addr = atoi(value_str);
 8006238:	6838      	ldr	r0, [r7, #0]
 800623a:	f000 f8e4 	bl	8006406 <atoi>
 800623e:	4602      	mov	r2, r0
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	601a      	str	r2, [r3, #0]
			break;
 8006244:	e02d      	b.n	80062a2 <shell_set_variable+0xf2>
		case VAR_TYPE_FLOAT:
			*(float*) elem_addr = atof(value_str);
 8006246:	6838      	ldr	r0, [r7, #0]
 8006248:	f000 f8da 	bl	8006400 <atof>
 800624c:	ec53 2b10 	vmov	r2, r3, d0
 8006250:	4610      	mov	r0, r2
 8006252:	4619      	mov	r1, r3
 8006254:	f7fa fcd8 	bl	8000c08 <__aeabi_d2f>
 8006258:	4602      	mov	r2, r0
 800625a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625c:	601a      	str	r2, [r3, #0]
			break;
 800625e:	e020      	b.n	80062a2 <shell_set_variable+0xf2>
		case VAR_TYPE_STRING:
			strncpy((char*) elem_addr, value_str, var->elem_size - 1);
 8006260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	3b01      	subs	r3, #1
 8006266:	461a      	mov	r2, r3
 8006268:	6839      	ldr	r1, [r7, #0]
 800626a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800626c:	f002 f895 	bl	800839a <strncpy>
			((char*) elem_addr)[var->elem_size - 1] = 0;
 8006270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	3b01      	subs	r3, #1
 8006276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006278:	4413      	add	r3, r2
 800627a:	2200      	movs	r2, #0
 800627c:	701a      	strb	r2, [r3, #0]
			break;
 800627e:	e010      	b.n	80062a2 <shell_set_variable+0xf2>
		case VAR_TYPE_BOOL:
			*(int*) elem_addr = (strcmp(value_str, "true") == 0);
 8006280:	4931      	ldr	r1, [pc, #196]	@ (8006348 <shell_set_variable+0x198>)
 8006282:	6838      	ldr	r0, [r7, #0]
 8006284:	f7f9 ffa4 	bl	80001d0 <strcmp>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	bf0c      	ite	eq
 800628e:	2301      	moveq	r3, #1
 8006290:	2300      	movne	r3, #0
 8006292:	b2db      	uxtb	r3, r3
 8006294:	461a      	mov	r2, r3
 8006296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006298:	601a      	str	r2, [r3, #0]
			break;
 800629a:	e002      	b.n	80062a2 <shell_set_variable+0xf2>
		default:
			return -3;
 800629c:	f06f 0302 	mvn.w	r3, #2
 80062a0:	e04d      	b.n	800633e <shell_set_variable+0x18e>
		}
		return 0;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e04b      	b.n	800633e <shell_set_variable+0x18e>
	} else {
		var_entry_t *var = find_var(name);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff fe4a 	bl	8005f40 <find_var>
 80062ac:	6378      	str	r0, [r7, #52]	@ 0x34
		if (!var)
 80062ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d102      	bne.n	80062ba <shell_set_variable+0x10a>
			return -1;
 80062b4:	f04f 33ff 	mov.w	r3, #4294967295
 80062b8:	e041      	b.n	800633e <shell_set_variable+0x18e>
		switch (var->type) {
 80062ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062bc:	7a1b      	ldrb	r3, [r3, #8]
 80062be:	2b03      	cmp	r3, #3
 80062c0:	d839      	bhi.n	8006336 <shell_set_variable+0x186>
 80062c2:	a201      	add	r2, pc, #4	@ (adr r2, 80062c8 <shell_set_variable+0x118>)
 80062c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c8:	080062d9 	.word	0x080062d9
 80062cc:	080062e9 	.word	0x080062e9
 80062d0:	08006301 	.word	0x08006301
 80062d4:	0800631b 	.word	0x0800631b
		case VAR_TYPE_INT:
			*(int*) var->addr = atoi(value_str);
 80062d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062da:	685c      	ldr	r4, [r3, #4]
 80062dc:	6838      	ldr	r0, [r7, #0]
 80062de:	f000 f892 	bl	8006406 <atoi>
 80062e2:	4603      	mov	r3, r0
 80062e4:	6023      	str	r3, [r4, #0]
			break;
 80062e6:	e029      	b.n	800633c <shell_set_variable+0x18c>
		case VAR_TYPE_FLOAT:
			*(float*) var->addr = atof(value_str);
 80062e8:	6838      	ldr	r0, [r7, #0]
 80062ea:	f000 f889 	bl	8006400 <atof>
 80062ee:	ec51 0b10 	vmov	r0, r1, d0
 80062f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f4:	685c      	ldr	r4, [r3, #4]
 80062f6:	f7fa fc87 	bl	8000c08 <__aeabi_d2f>
 80062fa:	4603      	mov	r3, r0
 80062fc:	6023      	str	r3, [r4, #0]
			break;
 80062fe:	e01d      	b.n	800633c <shell_set_variable+0x18c>
		case VAR_TYPE_STRING:
			strncpy((char*) var->addr, value_str, strlen(value_str) + 1);
 8006300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006302:	685c      	ldr	r4, [r3, #4]
 8006304:	6838      	ldr	r0, [r7, #0]
 8006306:	f7f9 ffc3 	bl	8000290 <strlen>
 800630a:	4603      	mov	r3, r0
 800630c:	3301      	adds	r3, #1
 800630e:	461a      	mov	r2, r3
 8006310:	6839      	ldr	r1, [r7, #0]
 8006312:	4620      	mov	r0, r4
 8006314:	f002 f841 	bl	800839a <strncpy>
			break;
 8006318:	e010      	b.n	800633c <shell_set_variable+0x18c>
		case VAR_TYPE_BOOL:
			*(int*) var->addr = (strcmp(value_str, "true") == 0);
 800631a:	490b      	ldr	r1, [pc, #44]	@ (8006348 <shell_set_variable+0x198>)
 800631c:	6838      	ldr	r0, [r7, #0]
 800631e:	f7f9 ff57 	bl	80001d0 <strcmp>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	bf0c      	ite	eq
 8006328:	2301      	moveq	r3, #1
 800632a:	2300      	movne	r3, #0
 800632c:	b2da      	uxtb	r2, r3
 800632e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	601a      	str	r2, [r3, #0]
			break;
 8006334:	e002      	b.n	800633c <shell_set_variable+0x18c>
		default:
			return -3;
 8006336:	f06f 0302 	mvn.w	r3, #2
 800633a:	e000      	b.n	800633e <shell_set_variable+0x18e>
		}
		return 0;
 800633c:	2300      	movs	r3, #0
	}
}
 800633e:	4618      	mov	r0, r3
 8006340:	373c      	adds	r7, #60	@ 0x3c
 8006342:	46bd      	mov	sp, r7
 8006344:	bd90      	pop	{r4, r7, pc}
 8006346:	bf00      	nop
 8006348:	0800b12c 	.word	0x0800b12c

0800634c <shell_var_list>:
void shell_var_list(void) {
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af02      	add	r7, sp, #8
	LOG_INFO("Registered variables:\n");
 8006352:	4b25      	ldr	r3, [pc, #148]	@ (80063e8 <shell_var_list+0x9c>)
 8006354:	22a3      	movs	r2, #163	@ 0xa3
 8006356:	4925      	ldr	r1, [pc, #148]	@ (80063ec <shell_var_list+0xa0>)
 8006358:	2000      	movs	r0, #0
 800635a:	f7ff f833 	bl	80053c4 <log_output>
	for (int i = 0; i < var_count; i++) {
 800635e:	2300      	movs	r3, #0
 8006360:	607b      	str	r3, [r7, #4]
 8006362:	e036      	b.n	80063d2 <shell_var_list+0x86>
		if (var_table[i].type == VAR_TYPE_ARRAY)
 8006364:	4922      	ldr	r1, [pc, #136]	@ (80063f0 <shell_var_list+0xa4>)
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	4613      	mov	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4413      	add	r3, r2
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	440b      	add	r3, r1
 8006372:	3308      	adds	r3, #8
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2b04      	cmp	r3, #4
 8006378:	d119      	bne.n	80063ae <shell_var_list+0x62>
			LOG_INFO(" - %s[%d]\n", var_table[i].name, var_table[i].elem_count);
 800637a:	491d      	ldr	r1, [pc, #116]	@ (80063f0 <shell_var_list+0xa4>)
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	4613      	mov	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	440b      	add	r3, r1
 8006388:	6819      	ldr	r1, [r3, #0]
 800638a:	4819      	ldr	r0, [pc, #100]	@ (80063f0 <shell_var_list+0xa4>)
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4413      	add	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	4403      	add	r3, r0
 8006398:	3310      	adds	r3, #16
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	9301      	str	r3, [sp, #4]
 800639e:	9100      	str	r1, [sp, #0]
 80063a0:	4b14      	ldr	r3, [pc, #80]	@ (80063f4 <shell_var_list+0xa8>)
 80063a2:	22a6      	movs	r2, #166	@ 0xa6
 80063a4:	4911      	ldr	r1, [pc, #68]	@ (80063ec <shell_var_list+0xa0>)
 80063a6:	2000      	movs	r0, #0
 80063a8:	f7ff f80c 	bl	80053c4 <log_output>
 80063ac:	e00e      	b.n	80063cc <shell_var_list+0x80>
		else
			LOG_INFO(" - %s\n", var_table[i].name);
 80063ae:	4910      	ldr	r1, [pc, #64]	@ (80063f0 <shell_var_list+0xa4>)
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	4613      	mov	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	4413      	add	r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	440b      	add	r3, r1
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	4b0d      	ldr	r3, [pc, #52]	@ (80063f8 <shell_var_list+0xac>)
 80063c2:	22a8      	movs	r2, #168	@ 0xa8
 80063c4:	4909      	ldr	r1, [pc, #36]	@ (80063ec <shell_var_list+0xa0>)
 80063c6:	2000      	movs	r0, #0
 80063c8:	f7fe fffc 	bl	80053c4 <log_output>
	for (int i = 0; i < var_count; i++) {
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3301      	adds	r3, #1
 80063d0:	607b      	str	r3, [r7, #4]
 80063d2:	4b0a      	ldr	r3, [pc, #40]	@ (80063fc <shell_var_list+0xb0>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	429a      	cmp	r2, r3
 80063da:	dbc3      	blt.n	8006364 <shell_var_list+0x18>
	}
}
 80063dc:	bf00      	nop
 80063de:	bf00      	nop
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	0800b13c 	.word	0x0800b13c
 80063ec:	0800b154 	.word	0x0800b154
 80063f0:	20001740 	.word	0x20001740
 80063f4:	0800b184 	.word	0x0800b184
 80063f8:	0800b190 	.word	0x0800b190
 80063fc:	20001c40 	.word	0x20001c40

08006400 <atof>:
 8006400:	2100      	movs	r1, #0
 8006402:	f000 be0f 	b.w	8007024 <strtod>

08006406 <atoi>:
 8006406:	220a      	movs	r2, #10
 8006408:	2100      	movs	r1, #0
 800640a:	f000 be93 	b.w	8007134 <strtol>

0800640e <sulp>:
 800640e:	b570      	push	{r4, r5, r6, lr}
 8006410:	4604      	mov	r4, r0
 8006412:	460d      	mov	r5, r1
 8006414:	ec45 4b10 	vmov	d0, r4, r5
 8006418:	4616      	mov	r6, r2
 800641a:	f003 fef1 	bl	800a200 <__ulp>
 800641e:	ec51 0b10 	vmov	r0, r1, d0
 8006422:	b17e      	cbz	r6, 8006444 <sulp+0x36>
 8006424:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006428:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800642c:	2b00      	cmp	r3, #0
 800642e:	dd09      	ble.n	8006444 <sulp+0x36>
 8006430:	051b      	lsls	r3, r3, #20
 8006432:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006436:	2400      	movs	r4, #0
 8006438:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800643c:	4622      	mov	r2, r4
 800643e:	462b      	mov	r3, r5
 8006440:	f7fa f8ea 	bl	8000618 <__aeabi_dmul>
 8006444:	ec41 0b10 	vmov	d0, r0, r1
 8006448:	bd70      	pop	{r4, r5, r6, pc}
 800644a:	0000      	movs	r0, r0
 800644c:	0000      	movs	r0, r0
	...

08006450 <_strtod_l>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	b09f      	sub	sp, #124	@ 0x7c
 8006456:	460c      	mov	r4, r1
 8006458:	9217      	str	r2, [sp, #92]	@ 0x5c
 800645a:	2200      	movs	r2, #0
 800645c:	921a      	str	r2, [sp, #104]	@ 0x68
 800645e:	9005      	str	r0, [sp, #20]
 8006460:	f04f 0a00 	mov.w	sl, #0
 8006464:	f04f 0b00 	mov.w	fp, #0
 8006468:	460a      	mov	r2, r1
 800646a:	9219      	str	r2, [sp, #100]	@ 0x64
 800646c:	7811      	ldrb	r1, [r2, #0]
 800646e:	292b      	cmp	r1, #43	@ 0x2b
 8006470:	d04a      	beq.n	8006508 <_strtod_l+0xb8>
 8006472:	d838      	bhi.n	80064e6 <_strtod_l+0x96>
 8006474:	290d      	cmp	r1, #13
 8006476:	d832      	bhi.n	80064de <_strtod_l+0x8e>
 8006478:	2908      	cmp	r1, #8
 800647a:	d832      	bhi.n	80064e2 <_strtod_l+0x92>
 800647c:	2900      	cmp	r1, #0
 800647e:	d03b      	beq.n	80064f8 <_strtod_l+0xa8>
 8006480:	2200      	movs	r2, #0
 8006482:	920e      	str	r2, [sp, #56]	@ 0x38
 8006484:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006486:	782a      	ldrb	r2, [r5, #0]
 8006488:	2a30      	cmp	r2, #48	@ 0x30
 800648a:	f040 80b2 	bne.w	80065f2 <_strtod_l+0x1a2>
 800648e:	786a      	ldrb	r2, [r5, #1]
 8006490:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006494:	2a58      	cmp	r2, #88	@ 0x58
 8006496:	d16e      	bne.n	8006576 <_strtod_l+0x126>
 8006498:	9302      	str	r3, [sp, #8]
 800649a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	ab1a      	add	r3, sp, #104	@ 0x68
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	4a8f      	ldr	r2, [pc, #572]	@ (80066e0 <_strtod_l+0x290>)
 80064a4:	9805      	ldr	r0, [sp, #20]
 80064a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80064a8:	a919      	add	r1, sp, #100	@ 0x64
 80064aa:	f002 ffa3 	bl	80093f4 <__gethex>
 80064ae:	f010 060f 	ands.w	r6, r0, #15
 80064b2:	4604      	mov	r4, r0
 80064b4:	d005      	beq.n	80064c2 <_strtod_l+0x72>
 80064b6:	2e06      	cmp	r6, #6
 80064b8:	d128      	bne.n	800650c <_strtod_l+0xbc>
 80064ba:	3501      	adds	r5, #1
 80064bc:	2300      	movs	r3, #0
 80064be:	9519      	str	r5, [sp, #100]	@ 0x64
 80064c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80064c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f040 858e 	bne.w	8006fe6 <_strtod_l+0xb96>
 80064ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064cc:	b1cb      	cbz	r3, 8006502 <_strtod_l+0xb2>
 80064ce:	4652      	mov	r2, sl
 80064d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80064d4:	ec43 2b10 	vmov	d0, r2, r3
 80064d8:	b01f      	add	sp, #124	@ 0x7c
 80064da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064de:	2920      	cmp	r1, #32
 80064e0:	d1ce      	bne.n	8006480 <_strtod_l+0x30>
 80064e2:	3201      	adds	r2, #1
 80064e4:	e7c1      	b.n	800646a <_strtod_l+0x1a>
 80064e6:	292d      	cmp	r1, #45	@ 0x2d
 80064e8:	d1ca      	bne.n	8006480 <_strtod_l+0x30>
 80064ea:	2101      	movs	r1, #1
 80064ec:	910e      	str	r1, [sp, #56]	@ 0x38
 80064ee:	1c51      	adds	r1, r2, #1
 80064f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80064f2:	7852      	ldrb	r2, [r2, #1]
 80064f4:	2a00      	cmp	r2, #0
 80064f6:	d1c5      	bne.n	8006484 <_strtod_l+0x34>
 80064f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80064fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f040 8570 	bne.w	8006fe2 <_strtod_l+0xb92>
 8006502:	4652      	mov	r2, sl
 8006504:	465b      	mov	r3, fp
 8006506:	e7e5      	b.n	80064d4 <_strtod_l+0x84>
 8006508:	2100      	movs	r1, #0
 800650a:	e7ef      	b.n	80064ec <_strtod_l+0x9c>
 800650c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800650e:	b13a      	cbz	r2, 8006520 <_strtod_l+0xd0>
 8006510:	2135      	movs	r1, #53	@ 0x35
 8006512:	a81c      	add	r0, sp, #112	@ 0x70
 8006514:	f003 ff6e 	bl	800a3f4 <__copybits>
 8006518:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800651a:	9805      	ldr	r0, [sp, #20]
 800651c:	f003 fb44 	bl	8009ba8 <_Bfree>
 8006520:	3e01      	subs	r6, #1
 8006522:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006524:	2e04      	cmp	r6, #4
 8006526:	d806      	bhi.n	8006536 <_strtod_l+0xe6>
 8006528:	e8df f006 	tbb	[pc, r6]
 800652c:	201d0314 	.word	0x201d0314
 8006530:	14          	.byte	0x14
 8006531:	00          	.byte	0x00
 8006532:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006536:	05e1      	lsls	r1, r4, #23
 8006538:	bf48      	it	mi
 800653a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800653e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006542:	0d1b      	lsrs	r3, r3, #20
 8006544:	051b      	lsls	r3, r3, #20
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1bb      	bne.n	80064c2 <_strtod_l+0x72>
 800654a:	f001 ffdf 	bl	800850c <__errno>
 800654e:	2322      	movs	r3, #34	@ 0x22
 8006550:	6003      	str	r3, [r0, #0]
 8006552:	e7b6      	b.n	80064c2 <_strtod_l+0x72>
 8006554:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006558:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800655c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006560:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006564:	e7e7      	b.n	8006536 <_strtod_l+0xe6>
 8006566:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80066e8 <_strtod_l+0x298>
 800656a:	e7e4      	b.n	8006536 <_strtod_l+0xe6>
 800656c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006570:	f04f 3aff 	mov.w	sl, #4294967295
 8006574:	e7df      	b.n	8006536 <_strtod_l+0xe6>
 8006576:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006578:	1c5a      	adds	r2, r3, #1
 800657a:	9219      	str	r2, [sp, #100]	@ 0x64
 800657c:	785b      	ldrb	r3, [r3, #1]
 800657e:	2b30      	cmp	r3, #48	@ 0x30
 8006580:	d0f9      	beq.n	8006576 <_strtod_l+0x126>
 8006582:	2b00      	cmp	r3, #0
 8006584:	d09d      	beq.n	80064c2 <_strtod_l+0x72>
 8006586:	2301      	movs	r3, #1
 8006588:	2700      	movs	r7, #0
 800658a:	9308      	str	r3, [sp, #32]
 800658c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800658e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006590:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006592:	46b9      	mov	r9, r7
 8006594:	220a      	movs	r2, #10
 8006596:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006598:	7805      	ldrb	r5, [r0, #0]
 800659a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800659e:	b2d9      	uxtb	r1, r3
 80065a0:	2909      	cmp	r1, #9
 80065a2:	d928      	bls.n	80065f6 <_strtod_l+0x1a6>
 80065a4:	494f      	ldr	r1, [pc, #316]	@ (80066e4 <_strtod_l+0x294>)
 80065a6:	2201      	movs	r2, #1
 80065a8:	f001 fee5 	bl	8008376 <strncmp>
 80065ac:	2800      	cmp	r0, #0
 80065ae:	d032      	beq.n	8006616 <_strtod_l+0x1c6>
 80065b0:	2000      	movs	r0, #0
 80065b2:	462a      	mov	r2, r5
 80065b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80065b6:	464d      	mov	r5, r9
 80065b8:	4603      	mov	r3, r0
 80065ba:	2a65      	cmp	r2, #101	@ 0x65
 80065bc:	d001      	beq.n	80065c2 <_strtod_l+0x172>
 80065be:	2a45      	cmp	r2, #69	@ 0x45
 80065c0:	d114      	bne.n	80065ec <_strtod_l+0x19c>
 80065c2:	b91d      	cbnz	r5, 80065cc <_strtod_l+0x17c>
 80065c4:	9a08      	ldr	r2, [sp, #32]
 80065c6:	4302      	orrs	r2, r0
 80065c8:	d096      	beq.n	80064f8 <_strtod_l+0xa8>
 80065ca:	2500      	movs	r5, #0
 80065cc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80065ce:	1c62      	adds	r2, r4, #1
 80065d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80065d2:	7862      	ldrb	r2, [r4, #1]
 80065d4:	2a2b      	cmp	r2, #43	@ 0x2b
 80065d6:	d07a      	beq.n	80066ce <_strtod_l+0x27e>
 80065d8:	2a2d      	cmp	r2, #45	@ 0x2d
 80065da:	d07e      	beq.n	80066da <_strtod_l+0x28a>
 80065dc:	f04f 0c00 	mov.w	ip, #0
 80065e0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80065e4:	2909      	cmp	r1, #9
 80065e6:	f240 8085 	bls.w	80066f4 <_strtod_l+0x2a4>
 80065ea:	9419      	str	r4, [sp, #100]	@ 0x64
 80065ec:	f04f 0800 	mov.w	r8, #0
 80065f0:	e0a5      	b.n	800673e <_strtod_l+0x2ee>
 80065f2:	2300      	movs	r3, #0
 80065f4:	e7c8      	b.n	8006588 <_strtod_l+0x138>
 80065f6:	f1b9 0f08 	cmp.w	r9, #8
 80065fa:	bfd8      	it	le
 80065fc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80065fe:	f100 0001 	add.w	r0, r0, #1
 8006602:	bfda      	itte	le
 8006604:	fb02 3301 	mlale	r3, r2, r1, r3
 8006608:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800660a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800660e:	f109 0901 	add.w	r9, r9, #1
 8006612:	9019      	str	r0, [sp, #100]	@ 0x64
 8006614:	e7bf      	b.n	8006596 <_strtod_l+0x146>
 8006616:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	9219      	str	r2, [sp, #100]	@ 0x64
 800661c:	785a      	ldrb	r2, [r3, #1]
 800661e:	f1b9 0f00 	cmp.w	r9, #0
 8006622:	d03b      	beq.n	800669c <_strtod_l+0x24c>
 8006624:	900a      	str	r0, [sp, #40]	@ 0x28
 8006626:	464d      	mov	r5, r9
 8006628:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800662c:	2b09      	cmp	r3, #9
 800662e:	d912      	bls.n	8006656 <_strtod_l+0x206>
 8006630:	2301      	movs	r3, #1
 8006632:	e7c2      	b.n	80065ba <_strtod_l+0x16a>
 8006634:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	9219      	str	r2, [sp, #100]	@ 0x64
 800663a:	785a      	ldrb	r2, [r3, #1]
 800663c:	3001      	adds	r0, #1
 800663e:	2a30      	cmp	r2, #48	@ 0x30
 8006640:	d0f8      	beq.n	8006634 <_strtod_l+0x1e4>
 8006642:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006646:	2b08      	cmp	r3, #8
 8006648:	f200 84d2 	bhi.w	8006ff0 <_strtod_l+0xba0>
 800664c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800664e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006650:	2000      	movs	r0, #0
 8006652:	930c      	str	r3, [sp, #48]	@ 0x30
 8006654:	4605      	mov	r5, r0
 8006656:	3a30      	subs	r2, #48	@ 0x30
 8006658:	f100 0301 	add.w	r3, r0, #1
 800665c:	d018      	beq.n	8006690 <_strtod_l+0x240>
 800665e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006660:	4419      	add	r1, r3
 8006662:	910a      	str	r1, [sp, #40]	@ 0x28
 8006664:	462e      	mov	r6, r5
 8006666:	f04f 0e0a 	mov.w	lr, #10
 800666a:	1c71      	adds	r1, r6, #1
 800666c:	eba1 0c05 	sub.w	ip, r1, r5
 8006670:	4563      	cmp	r3, ip
 8006672:	dc15      	bgt.n	80066a0 <_strtod_l+0x250>
 8006674:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006678:	182b      	adds	r3, r5, r0
 800667a:	2b08      	cmp	r3, #8
 800667c:	f105 0501 	add.w	r5, r5, #1
 8006680:	4405      	add	r5, r0
 8006682:	dc1a      	bgt.n	80066ba <_strtod_l+0x26a>
 8006684:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006686:	230a      	movs	r3, #10
 8006688:	fb03 2301 	mla	r3, r3, r1, r2
 800668c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800668e:	2300      	movs	r3, #0
 8006690:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006692:	1c51      	adds	r1, r2, #1
 8006694:	9119      	str	r1, [sp, #100]	@ 0x64
 8006696:	7852      	ldrb	r2, [r2, #1]
 8006698:	4618      	mov	r0, r3
 800669a:	e7c5      	b.n	8006628 <_strtod_l+0x1d8>
 800669c:	4648      	mov	r0, r9
 800669e:	e7ce      	b.n	800663e <_strtod_l+0x1ee>
 80066a0:	2e08      	cmp	r6, #8
 80066a2:	dc05      	bgt.n	80066b0 <_strtod_l+0x260>
 80066a4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80066a6:	fb0e f606 	mul.w	r6, lr, r6
 80066aa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80066ac:	460e      	mov	r6, r1
 80066ae:	e7dc      	b.n	800666a <_strtod_l+0x21a>
 80066b0:	2910      	cmp	r1, #16
 80066b2:	bfd8      	it	le
 80066b4:	fb0e f707 	mulle.w	r7, lr, r7
 80066b8:	e7f8      	b.n	80066ac <_strtod_l+0x25c>
 80066ba:	2b0f      	cmp	r3, #15
 80066bc:	bfdc      	itt	le
 80066be:	230a      	movle	r3, #10
 80066c0:	fb03 2707 	mlale	r7, r3, r7, r2
 80066c4:	e7e3      	b.n	800668e <_strtod_l+0x23e>
 80066c6:	2300      	movs	r3, #0
 80066c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066ca:	2301      	movs	r3, #1
 80066cc:	e77a      	b.n	80065c4 <_strtod_l+0x174>
 80066ce:	f04f 0c00 	mov.w	ip, #0
 80066d2:	1ca2      	adds	r2, r4, #2
 80066d4:	9219      	str	r2, [sp, #100]	@ 0x64
 80066d6:	78a2      	ldrb	r2, [r4, #2]
 80066d8:	e782      	b.n	80065e0 <_strtod_l+0x190>
 80066da:	f04f 0c01 	mov.w	ip, #1
 80066de:	e7f8      	b.n	80066d2 <_strtod_l+0x282>
 80066e0:	0800b3fc 	.word	0x0800b3fc
 80066e4:	0800b1b8 	.word	0x0800b1b8
 80066e8:	7ff00000 	.word	0x7ff00000
 80066ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80066ee:	1c51      	adds	r1, r2, #1
 80066f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80066f2:	7852      	ldrb	r2, [r2, #1]
 80066f4:	2a30      	cmp	r2, #48	@ 0x30
 80066f6:	d0f9      	beq.n	80066ec <_strtod_l+0x29c>
 80066f8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80066fc:	2908      	cmp	r1, #8
 80066fe:	f63f af75 	bhi.w	80065ec <_strtod_l+0x19c>
 8006702:	3a30      	subs	r2, #48	@ 0x30
 8006704:	9209      	str	r2, [sp, #36]	@ 0x24
 8006706:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006708:	920f      	str	r2, [sp, #60]	@ 0x3c
 800670a:	f04f 080a 	mov.w	r8, #10
 800670e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006710:	1c56      	adds	r6, r2, #1
 8006712:	9619      	str	r6, [sp, #100]	@ 0x64
 8006714:	7852      	ldrb	r2, [r2, #1]
 8006716:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800671a:	f1be 0f09 	cmp.w	lr, #9
 800671e:	d939      	bls.n	8006794 <_strtod_l+0x344>
 8006720:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006722:	1a76      	subs	r6, r6, r1
 8006724:	2e08      	cmp	r6, #8
 8006726:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800672a:	dc03      	bgt.n	8006734 <_strtod_l+0x2e4>
 800672c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800672e:	4588      	cmp	r8, r1
 8006730:	bfa8      	it	ge
 8006732:	4688      	movge	r8, r1
 8006734:	f1bc 0f00 	cmp.w	ip, #0
 8006738:	d001      	beq.n	800673e <_strtod_l+0x2ee>
 800673a:	f1c8 0800 	rsb	r8, r8, #0
 800673e:	2d00      	cmp	r5, #0
 8006740:	d14e      	bne.n	80067e0 <_strtod_l+0x390>
 8006742:	9908      	ldr	r1, [sp, #32]
 8006744:	4308      	orrs	r0, r1
 8006746:	f47f aebc 	bne.w	80064c2 <_strtod_l+0x72>
 800674a:	2b00      	cmp	r3, #0
 800674c:	f47f aed4 	bne.w	80064f8 <_strtod_l+0xa8>
 8006750:	2a69      	cmp	r2, #105	@ 0x69
 8006752:	d028      	beq.n	80067a6 <_strtod_l+0x356>
 8006754:	dc25      	bgt.n	80067a2 <_strtod_l+0x352>
 8006756:	2a49      	cmp	r2, #73	@ 0x49
 8006758:	d025      	beq.n	80067a6 <_strtod_l+0x356>
 800675a:	2a4e      	cmp	r2, #78	@ 0x4e
 800675c:	f47f aecc 	bne.w	80064f8 <_strtod_l+0xa8>
 8006760:	499a      	ldr	r1, [pc, #616]	@ (80069cc <_strtod_l+0x57c>)
 8006762:	a819      	add	r0, sp, #100	@ 0x64
 8006764:	f003 f868 	bl	8009838 <__match>
 8006768:	2800      	cmp	r0, #0
 800676a:	f43f aec5 	beq.w	80064f8 <_strtod_l+0xa8>
 800676e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	2b28      	cmp	r3, #40	@ 0x28
 8006774:	d12e      	bne.n	80067d4 <_strtod_l+0x384>
 8006776:	4996      	ldr	r1, [pc, #600]	@ (80069d0 <_strtod_l+0x580>)
 8006778:	aa1c      	add	r2, sp, #112	@ 0x70
 800677a:	a819      	add	r0, sp, #100	@ 0x64
 800677c:	f003 f870 	bl	8009860 <__hexnan>
 8006780:	2805      	cmp	r0, #5
 8006782:	d127      	bne.n	80067d4 <_strtod_l+0x384>
 8006784:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006786:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800678a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800678e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006792:	e696      	b.n	80064c2 <_strtod_l+0x72>
 8006794:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006796:	fb08 2101 	mla	r1, r8, r1, r2
 800679a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800679e:	9209      	str	r2, [sp, #36]	@ 0x24
 80067a0:	e7b5      	b.n	800670e <_strtod_l+0x2be>
 80067a2:	2a6e      	cmp	r2, #110	@ 0x6e
 80067a4:	e7da      	b.n	800675c <_strtod_l+0x30c>
 80067a6:	498b      	ldr	r1, [pc, #556]	@ (80069d4 <_strtod_l+0x584>)
 80067a8:	a819      	add	r0, sp, #100	@ 0x64
 80067aa:	f003 f845 	bl	8009838 <__match>
 80067ae:	2800      	cmp	r0, #0
 80067b0:	f43f aea2 	beq.w	80064f8 <_strtod_l+0xa8>
 80067b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067b6:	4988      	ldr	r1, [pc, #544]	@ (80069d8 <_strtod_l+0x588>)
 80067b8:	3b01      	subs	r3, #1
 80067ba:	a819      	add	r0, sp, #100	@ 0x64
 80067bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80067be:	f003 f83b 	bl	8009838 <__match>
 80067c2:	b910      	cbnz	r0, 80067ca <_strtod_l+0x37a>
 80067c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067c6:	3301      	adds	r3, #1
 80067c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80067ca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80069e8 <_strtod_l+0x598>
 80067ce:	f04f 0a00 	mov.w	sl, #0
 80067d2:	e676      	b.n	80064c2 <_strtod_l+0x72>
 80067d4:	4881      	ldr	r0, [pc, #516]	@ (80069dc <_strtod_l+0x58c>)
 80067d6:	f001 fed7 	bl	8008588 <nan>
 80067da:	ec5b ab10 	vmov	sl, fp, d0
 80067de:	e670      	b.n	80064c2 <_strtod_l+0x72>
 80067e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067e2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80067e4:	eba8 0303 	sub.w	r3, r8, r3
 80067e8:	f1b9 0f00 	cmp.w	r9, #0
 80067ec:	bf08      	it	eq
 80067ee:	46a9      	moveq	r9, r5
 80067f0:	2d10      	cmp	r5, #16
 80067f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067f4:	462c      	mov	r4, r5
 80067f6:	bfa8      	it	ge
 80067f8:	2410      	movge	r4, #16
 80067fa:	f7f9 fe93 	bl	8000524 <__aeabi_ui2d>
 80067fe:	2d09      	cmp	r5, #9
 8006800:	4682      	mov	sl, r0
 8006802:	468b      	mov	fp, r1
 8006804:	dc13      	bgt.n	800682e <_strtod_l+0x3de>
 8006806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006808:	2b00      	cmp	r3, #0
 800680a:	f43f ae5a 	beq.w	80064c2 <_strtod_l+0x72>
 800680e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006810:	dd78      	ble.n	8006904 <_strtod_l+0x4b4>
 8006812:	2b16      	cmp	r3, #22
 8006814:	dc5f      	bgt.n	80068d6 <_strtod_l+0x486>
 8006816:	4972      	ldr	r1, [pc, #456]	@ (80069e0 <_strtod_l+0x590>)
 8006818:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800681c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006820:	4652      	mov	r2, sl
 8006822:	465b      	mov	r3, fp
 8006824:	f7f9 fef8 	bl	8000618 <__aeabi_dmul>
 8006828:	4682      	mov	sl, r0
 800682a:	468b      	mov	fp, r1
 800682c:	e649      	b.n	80064c2 <_strtod_l+0x72>
 800682e:	4b6c      	ldr	r3, [pc, #432]	@ (80069e0 <_strtod_l+0x590>)
 8006830:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006834:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006838:	f7f9 feee 	bl	8000618 <__aeabi_dmul>
 800683c:	4682      	mov	sl, r0
 800683e:	4638      	mov	r0, r7
 8006840:	468b      	mov	fp, r1
 8006842:	f7f9 fe6f 	bl	8000524 <__aeabi_ui2d>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	4650      	mov	r0, sl
 800684c:	4659      	mov	r1, fp
 800684e:	f7f9 fd2d 	bl	80002ac <__adddf3>
 8006852:	2d0f      	cmp	r5, #15
 8006854:	4682      	mov	sl, r0
 8006856:	468b      	mov	fp, r1
 8006858:	ddd5      	ble.n	8006806 <_strtod_l+0x3b6>
 800685a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800685c:	1b2c      	subs	r4, r5, r4
 800685e:	441c      	add	r4, r3
 8006860:	2c00      	cmp	r4, #0
 8006862:	f340 8093 	ble.w	800698c <_strtod_l+0x53c>
 8006866:	f014 030f 	ands.w	r3, r4, #15
 800686a:	d00a      	beq.n	8006882 <_strtod_l+0x432>
 800686c:	495c      	ldr	r1, [pc, #368]	@ (80069e0 <_strtod_l+0x590>)
 800686e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006872:	4652      	mov	r2, sl
 8006874:	465b      	mov	r3, fp
 8006876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800687a:	f7f9 fecd 	bl	8000618 <__aeabi_dmul>
 800687e:	4682      	mov	sl, r0
 8006880:	468b      	mov	fp, r1
 8006882:	f034 040f 	bics.w	r4, r4, #15
 8006886:	d073      	beq.n	8006970 <_strtod_l+0x520>
 8006888:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800688c:	dd49      	ble.n	8006922 <_strtod_l+0x4d2>
 800688e:	2400      	movs	r4, #0
 8006890:	46a0      	mov	r8, r4
 8006892:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006894:	46a1      	mov	r9, r4
 8006896:	9a05      	ldr	r2, [sp, #20]
 8006898:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80069e8 <_strtod_l+0x598>
 800689c:	2322      	movs	r3, #34	@ 0x22
 800689e:	6013      	str	r3, [r2, #0]
 80068a0:	f04f 0a00 	mov.w	sl, #0
 80068a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	f43f ae0b 	beq.w	80064c2 <_strtod_l+0x72>
 80068ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80068ae:	9805      	ldr	r0, [sp, #20]
 80068b0:	f003 f97a 	bl	8009ba8 <_Bfree>
 80068b4:	9805      	ldr	r0, [sp, #20]
 80068b6:	4649      	mov	r1, r9
 80068b8:	f003 f976 	bl	8009ba8 <_Bfree>
 80068bc:	9805      	ldr	r0, [sp, #20]
 80068be:	4641      	mov	r1, r8
 80068c0:	f003 f972 	bl	8009ba8 <_Bfree>
 80068c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068c6:	9805      	ldr	r0, [sp, #20]
 80068c8:	f003 f96e 	bl	8009ba8 <_Bfree>
 80068cc:	9805      	ldr	r0, [sp, #20]
 80068ce:	4621      	mov	r1, r4
 80068d0:	f003 f96a 	bl	8009ba8 <_Bfree>
 80068d4:	e5f5      	b.n	80064c2 <_strtod_l+0x72>
 80068d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80068dc:	4293      	cmp	r3, r2
 80068de:	dbbc      	blt.n	800685a <_strtod_l+0x40a>
 80068e0:	4c3f      	ldr	r4, [pc, #252]	@ (80069e0 <_strtod_l+0x590>)
 80068e2:	f1c5 050f 	rsb	r5, r5, #15
 80068e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80068ea:	4652      	mov	r2, sl
 80068ec:	465b      	mov	r3, fp
 80068ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068f2:	f7f9 fe91 	bl	8000618 <__aeabi_dmul>
 80068f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f8:	1b5d      	subs	r5, r3, r5
 80068fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80068fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006902:	e78f      	b.n	8006824 <_strtod_l+0x3d4>
 8006904:	3316      	adds	r3, #22
 8006906:	dba8      	blt.n	800685a <_strtod_l+0x40a>
 8006908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800690a:	eba3 0808 	sub.w	r8, r3, r8
 800690e:	4b34      	ldr	r3, [pc, #208]	@ (80069e0 <_strtod_l+0x590>)
 8006910:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006914:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006918:	4650      	mov	r0, sl
 800691a:	4659      	mov	r1, fp
 800691c:	f7f9 ffa6 	bl	800086c <__aeabi_ddiv>
 8006920:	e782      	b.n	8006828 <_strtod_l+0x3d8>
 8006922:	2300      	movs	r3, #0
 8006924:	4f2f      	ldr	r7, [pc, #188]	@ (80069e4 <_strtod_l+0x594>)
 8006926:	1124      	asrs	r4, r4, #4
 8006928:	4650      	mov	r0, sl
 800692a:	4659      	mov	r1, fp
 800692c:	461e      	mov	r6, r3
 800692e:	2c01      	cmp	r4, #1
 8006930:	dc21      	bgt.n	8006976 <_strtod_l+0x526>
 8006932:	b10b      	cbz	r3, 8006938 <_strtod_l+0x4e8>
 8006934:	4682      	mov	sl, r0
 8006936:	468b      	mov	fp, r1
 8006938:	492a      	ldr	r1, [pc, #168]	@ (80069e4 <_strtod_l+0x594>)
 800693a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800693e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006942:	4652      	mov	r2, sl
 8006944:	465b      	mov	r3, fp
 8006946:	e9d1 0100 	ldrd	r0, r1, [r1]
 800694a:	f7f9 fe65 	bl	8000618 <__aeabi_dmul>
 800694e:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <_strtod_l+0x598>)
 8006950:	460a      	mov	r2, r1
 8006952:	400b      	ands	r3, r1
 8006954:	4925      	ldr	r1, [pc, #148]	@ (80069ec <_strtod_l+0x59c>)
 8006956:	428b      	cmp	r3, r1
 8006958:	4682      	mov	sl, r0
 800695a:	d898      	bhi.n	800688e <_strtod_l+0x43e>
 800695c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006960:	428b      	cmp	r3, r1
 8006962:	bf86      	itte	hi
 8006964:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80069f0 <_strtod_l+0x5a0>
 8006968:	f04f 3aff 	movhi.w	sl, #4294967295
 800696c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006970:	2300      	movs	r3, #0
 8006972:	9308      	str	r3, [sp, #32]
 8006974:	e076      	b.n	8006a64 <_strtod_l+0x614>
 8006976:	07e2      	lsls	r2, r4, #31
 8006978:	d504      	bpl.n	8006984 <_strtod_l+0x534>
 800697a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800697e:	f7f9 fe4b 	bl	8000618 <__aeabi_dmul>
 8006982:	2301      	movs	r3, #1
 8006984:	3601      	adds	r6, #1
 8006986:	1064      	asrs	r4, r4, #1
 8006988:	3708      	adds	r7, #8
 800698a:	e7d0      	b.n	800692e <_strtod_l+0x4de>
 800698c:	d0f0      	beq.n	8006970 <_strtod_l+0x520>
 800698e:	4264      	negs	r4, r4
 8006990:	f014 020f 	ands.w	r2, r4, #15
 8006994:	d00a      	beq.n	80069ac <_strtod_l+0x55c>
 8006996:	4b12      	ldr	r3, [pc, #72]	@ (80069e0 <_strtod_l+0x590>)
 8006998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800699c:	4650      	mov	r0, sl
 800699e:	4659      	mov	r1, fp
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	f7f9 ff62 	bl	800086c <__aeabi_ddiv>
 80069a8:	4682      	mov	sl, r0
 80069aa:	468b      	mov	fp, r1
 80069ac:	1124      	asrs	r4, r4, #4
 80069ae:	d0df      	beq.n	8006970 <_strtod_l+0x520>
 80069b0:	2c1f      	cmp	r4, #31
 80069b2:	dd1f      	ble.n	80069f4 <_strtod_l+0x5a4>
 80069b4:	2400      	movs	r4, #0
 80069b6:	46a0      	mov	r8, r4
 80069b8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069ba:	46a1      	mov	r9, r4
 80069bc:	9a05      	ldr	r2, [sp, #20]
 80069be:	2322      	movs	r3, #34	@ 0x22
 80069c0:	f04f 0a00 	mov.w	sl, #0
 80069c4:	f04f 0b00 	mov.w	fp, #0
 80069c8:	6013      	str	r3, [r2, #0]
 80069ca:	e76b      	b.n	80068a4 <_strtod_l+0x454>
 80069cc:	0800b1c7 	.word	0x0800b1c7
 80069d0:	0800b3e8 	.word	0x0800b3e8
 80069d4:	0800b1bf 	.word	0x0800b1bf
 80069d8:	0800b2ab 	.word	0x0800b2ab
 80069dc:	0800b2a7 	.word	0x0800b2a7
 80069e0:	0800b570 	.word	0x0800b570
 80069e4:	0800b548 	.word	0x0800b548
 80069e8:	7ff00000 	.word	0x7ff00000
 80069ec:	7ca00000 	.word	0x7ca00000
 80069f0:	7fefffff 	.word	0x7fefffff
 80069f4:	f014 0310 	ands.w	r3, r4, #16
 80069f8:	bf18      	it	ne
 80069fa:	236a      	movne	r3, #106	@ 0x6a
 80069fc:	4ea9      	ldr	r6, [pc, #676]	@ (8006ca4 <_strtod_l+0x854>)
 80069fe:	9308      	str	r3, [sp, #32]
 8006a00:	4650      	mov	r0, sl
 8006a02:	4659      	mov	r1, fp
 8006a04:	2300      	movs	r3, #0
 8006a06:	07e7      	lsls	r7, r4, #31
 8006a08:	d504      	bpl.n	8006a14 <_strtod_l+0x5c4>
 8006a0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006a0e:	f7f9 fe03 	bl	8000618 <__aeabi_dmul>
 8006a12:	2301      	movs	r3, #1
 8006a14:	1064      	asrs	r4, r4, #1
 8006a16:	f106 0608 	add.w	r6, r6, #8
 8006a1a:	d1f4      	bne.n	8006a06 <_strtod_l+0x5b6>
 8006a1c:	b10b      	cbz	r3, 8006a22 <_strtod_l+0x5d2>
 8006a1e:	4682      	mov	sl, r0
 8006a20:	468b      	mov	fp, r1
 8006a22:	9b08      	ldr	r3, [sp, #32]
 8006a24:	b1b3      	cbz	r3, 8006a54 <_strtod_l+0x604>
 8006a26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006a2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	4659      	mov	r1, fp
 8006a32:	dd0f      	ble.n	8006a54 <_strtod_l+0x604>
 8006a34:	2b1f      	cmp	r3, #31
 8006a36:	dd56      	ble.n	8006ae6 <_strtod_l+0x696>
 8006a38:	2b34      	cmp	r3, #52	@ 0x34
 8006a3a:	bfde      	ittt	le
 8006a3c:	f04f 33ff 	movle.w	r3, #4294967295
 8006a40:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006a44:	4093      	lslle	r3, r2
 8006a46:	f04f 0a00 	mov.w	sl, #0
 8006a4a:	bfcc      	ite	gt
 8006a4c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006a50:	ea03 0b01 	andle.w	fp, r3, r1
 8006a54:	2200      	movs	r2, #0
 8006a56:	2300      	movs	r3, #0
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	f7fa f844 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a60:	2800      	cmp	r0, #0
 8006a62:	d1a7      	bne.n	80069b4 <_strtod_l+0x564>
 8006a64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006a6a:	9805      	ldr	r0, [sp, #20]
 8006a6c:	462b      	mov	r3, r5
 8006a6e:	464a      	mov	r2, r9
 8006a70:	f003 f902 	bl	8009c78 <__s2b>
 8006a74:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f43f af09 	beq.w	800688e <_strtod_l+0x43e>
 8006a7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a80:	2a00      	cmp	r2, #0
 8006a82:	eba3 0308 	sub.w	r3, r3, r8
 8006a86:	bfa8      	it	ge
 8006a88:	2300      	movge	r3, #0
 8006a8a:	9312      	str	r3, [sp, #72]	@ 0x48
 8006a8c:	2400      	movs	r4, #0
 8006a8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006a92:	9316      	str	r3, [sp, #88]	@ 0x58
 8006a94:	46a0      	mov	r8, r4
 8006a96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a98:	9805      	ldr	r0, [sp, #20]
 8006a9a:	6859      	ldr	r1, [r3, #4]
 8006a9c:	f003 f844 	bl	8009b28 <_Balloc>
 8006aa0:	4681      	mov	r9, r0
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f43f aef7 	beq.w	8006896 <_strtod_l+0x446>
 8006aa8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aaa:	691a      	ldr	r2, [r3, #16]
 8006aac:	3202      	adds	r2, #2
 8006aae:	f103 010c 	add.w	r1, r3, #12
 8006ab2:	0092      	lsls	r2, r2, #2
 8006ab4:	300c      	adds	r0, #12
 8006ab6:	f001 fd56 	bl	8008566 <memcpy>
 8006aba:	ec4b ab10 	vmov	d0, sl, fp
 8006abe:	9805      	ldr	r0, [sp, #20]
 8006ac0:	aa1c      	add	r2, sp, #112	@ 0x70
 8006ac2:	a91b      	add	r1, sp, #108	@ 0x6c
 8006ac4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006ac8:	f003 fc0a 	bl	800a2e0 <__d2b>
 8006acc:	901a      	str	r0, [sp, #104]	@ 0x68
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f43f aee1 	beq.w	8006896 <_strtod_l+0x446>
 8006ad4:	9805      	ldr	r0, [sp, #20]
 8006ad6:	2101      	movs	r1, #1
 8006ad8:	f003 f964 	bl	8009da4 <__i2b>
 8006adc:	4680      	mov	r8, r0
 8006ade:	b948      	cbnz	r0, 8006af4 <_strtod_l+0x6a4>
 8006ae0:	f04f 0800 	mov.w	r8, #0
 8006ae4:	e6d7      	b.n	8006896 <_strtod_l+0x446>
 8006ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aea:	fa02 f303 	lsl.w	r3, r2, r3
 8006aee:	ea03 0a0a 	and.w	sl, r3, sl
 8006af2:	e7af      	b.n	8006a54 <_strtod_l+0x604>
 8006af4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006af6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006af8:	2d00      	cmp	r5, #0
 8006afa:	bfab      	itete	ge
 8006afc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006afe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006b00:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006b02:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006b04:	bfac      	ite	ge
 8006b06:	18ef      	addge	r7, r5, r3
 8006b08:	1b5e      	sublt	r6, r3, r5
 8006b0a:	9b08      	ldr	r3, [sp, #32]
 8006b0c:	1aed      	subs	r5, r5, r3
 8006b0e:	4415      	add	r5, r2
 8006b10:	4b65      	ldr	r3, [pc, #404]	@ (8006ca8 <_strtod_l+0x858>)
 8006b12:	3d01      	subs	r5, #1
 8006b14:	429d      	cmp	r5, r3
 8006b16:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006b1a:	da50      	bge.n	8006bbe <_strtod_l+0x76e>
 8006b1c:	1b5b      	subs	r3, r3, r5
 8006b1e:	2b1f      	cmp	r3, #31
 8006b20:	eba2 0203 	sub.w	r2, r2, r3
 8006b24:	f04f 0101 	mov.w	r1, #1
 8006b28:	dc3d      	bgt.n	8006ba6 <_strtod_l+0x756>
 8006b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b2e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b30:	2300      	movs	r3, #0
 8006b32:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b34:	18bd      	adds	r5, r7, r2
 8006b36:	9b08      	ldr	r3, [sp, #32]
 8006b38:	42af      	cmp	r7, r5
 8006b3a:	4416      	add	r6, r2
 8006b3c:	441e      	add	r6, r3
 8006b3e:	463b      	mov	r3, r7
 8006b40:	bfa8      	it	ge
 8006b42:	462b      	movge	r3, r5
 8006b44:	42b3      	cmp	r3, r6
 8006b46:	bfa8      	it	ge
 8006b48:	4633      	movge	r3, r6
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	bfc2      	ittt	gt
 8006b4e:	1aed      	subgt	r5, r5, r3
 8006b50:	1af6      	subgt	r6, r6, r3
 8006b52:	1aff      	subgt	r7, r7, r3
 8006b54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	dd16      	ble.n	8006b88 <_strtod_l+0x738>
 8006b5a:	4641      	mov	r1, r8
 8006b5c:	9805      	ldr	r0, [sp, #20]
 8006b5e:	461a      	mov	r2, r3
 8006b60:	f003 f9d8 	bl	8009f14 <__pow5mult>
 8006b64:	4680      	mov	r8, r0
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d0ba      	beq.n	8006ae0 <_strtod_l+0x690>
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b6e:	9805      	ldr	r0, [sp, #20]
 8006b70:	f003 f92e 	bl	8009dd0 <__multiply>
 8006b74:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f43f ae8d 	beq.w	8006896 <_strtod_l+0x446>
 8006b7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b7e:	9805      	ldr	r0, [sp, #20]
 8006b80:	f003 f812 	bl	8009ba8 <_Bfree>
 8006b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b86:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b88:	2d00      	cmp	r5, #0
 8006b8a:	dc1d      	bgt.n	8006bc8 <_strtod_l+0x778>
 8006b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	dd23      	ble.n	8006bda <_strtod_l+0x78a>
 8006b92:	4649      	mov	r1, r9
 8006b94:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006b96:	9805      	ldr	r0, [sp, #20]
 8006b98:	f003 f9bc 	bl	8009f14 <__pow5mult>
 8006b9c:	4681      	mov	r9, r0
 8006b9e:	b9e0      	cbnz	r0, 8006bda <_strtod_l+0x78a>
 8006ba0:	f04f 0900 	mov.w	r9, #0
 8006ba4:	e677      	b.n	8006896 <_strtod_l+0x446>
 8006ba6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006baa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006bae:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006bb2:	35e2      	adds	r5, #226	@ 0xe2
 8006bb4:	fa01 f305 	lsl.w	r3, r1, r5
 8006bb8:	9310      	str	r3, [sp, #64]	@ 0x40
 8006bba:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006bbc:	e7ba      	b.n	8006b34 <_strtod_l+0x6e4>
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	9310      	str	r3, [sp, #64]	@ 0x40
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006bc6:	e7b5      	b.n	8006b34 <_strtod_l+0x6e4>
 8006bc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006bca:	9805      	ldr	r0, [sp, #20]
 8006bcc:	462a      	mov	r2, r5
 8006bce:	f003 f9fb 	bl	8009fc8 <__lshift>
 8006bd2:	901a      	str	r0, [sp, #104]	@ 0x68
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	d1d9      	bne.n	8006b8c <_strtod_l+0x73c>
 8006bd8:	e65d      	b.n	8006896 <_strtod_l+0x446>
 8006bda:	2e00      	cmp	r6, #0
 8006bdc:	dd07      	ble.n	8006bee <_strtod_l+0x79e>
 8006bde:	4649      	mov	r1, r9
 8006be0:	9805      	ldr	r0, [sp, #20]
 8006be2:	4632      	mov	r2, r6
 8006be4:	f003 f9f0 	bl	8009fc8 <__lshift>
 8006be8:	4681      	mov	r9, r0
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d0d8      	beq.n	8006ba0 <_strtod_l+0x750>
 8006bee:	2f00      	cmp	r7, #0
 8006bf0:	dd08      	ble.n	8006c04 <_strtod_l+0x7b4>
 8006bf2:	4641      	mov	r1, r8
 8006bf4:	9805      	ldr	r0, [sp, #20]
 8006bf6:	463a      	mov	r2, r7
 8006bf8:	f003 f9e6 	bl	8009fc8 <__lshift>
 8006bfc:	4680      	mov	r8, r0
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	f43f ae49 	beq.w	8006896 <_strtod_l+0x446>
 8006c04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c06:	9805      	ldr	r0, [sp, #20]
 8006c08:	464a      	mov	r2, r9
 8006c0a:	f003 fa65 	bl	800a0d8 <__mdiff>
 8006c0e:	4604      	mov	r4, r0
 8006c10:	2800      	cmp	r0, #0
 8006c12:	f43f ae40 	beq.w	8006896 <_strtod_l+0x446>
 8006c16:	68c3      	ldr	r3, [r0, #12]
 8006c18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60c3      	str	r3, [r0, #12]
 8006c1e:	4641      	mov	r1, r8
 8006c20:	f003 fa3e 	bl	800a0a0 <__mcmp>
 8006c24:	2800      	cmp	r0, #0
 8006c26:	da45      	bge.n	8006cb4 <_strtod_l+0x864>
 8006c28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c2a:	ea53 030a 	orrs.w	r3, r3, sl
 8006c2e:	d16b      	bne.n	8006d08 <_strtod_l+0x8b8>
 8006c30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d167      	bne.n	8006d08 <_strtod_l+0x8b8>
 8006c38:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c3c:	0d1b      	lsrs	r3, r3, #20
 8006c3e:	051b      	lsls	r3, r3, #20
 8006c40:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006c44:	d960      	bls.n	8006d08 <_strtod_l+0x8b8>
 8006c46:	6963      	ldr	r3, [r4, #20]
 8006c48:	b913      	cbnz	r3, 8006c50 <_strtod_l+0x800>
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	dd5b      	ble.n	8006d08 <_strtod_l+0x8b8>
 8006c50:	4621      	mov	r1, r4
 8006c52:	2201      	movs	r2, #1
 8006c54:	9805      	ldr	r0, [sp, #20]
 8006c56:	f003 f9b7 	bl	8009fc8 <__lshift>
 8006c5a:	4641      	mov	r1, r8
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	f003 fa1f 	bl	800a0a0 <__mcmp>
 8006c62:	2800      	cmp	r0, #0
 8006c64:	dd50      	ble.n	8006d08 <_strtod_l+0x8b8>
 8006c66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c6a:	9a08      	ldr	r2, [sp, #32]
 8006c6c:	0d1b      	lsrs	r3, r3, #20
 8006c6e:	051b      	lsls	r3, r3, #20
 8006c70:	2a00      	cmp	r2, #0
 8006c72:	d06a      	beq.n	8006d4a <_strtod_l+0x8fa>
 8006c74:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006c78:	d867      	bhi.n	8006d4a <_strtod_l+0x8fa>
 8006c7a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006c7e:	f67f ae9d 	bls.w	80069bc <_strtod_l+0x56c>
 8006c82:	4b0a      	ldr	r3, [pc, #40]	@ (8006cac <_strtod_l+0x85c>)
 8006c84:	4650      	mov	r0, sl
 8006c86:	4659      	mov	r1, fp
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f7f9 fcc5 	bl	8000618 <__aeabi_dmul>
 8006c8e:	4b08      	ldr	r3, [pc, #32]	@ (8006cb0 <_strtod_l+0x860>)
 8006c90:	400b      	ands	r3, r1
 8006c92:	4682      	mov	sl, r0
 8006c94:	468b      	mov	fp, r1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f47f ae08 	bne.w	80068ac <_strtod_l+0x45c>
 8006c9c:	9a05      	ldr	r2, [sp, #20]
 8006c9e:	2322      	movs	r3, #34	@ 0x22
 8006ca0:	6013      	str	r3, [r2, #0]
 8006ca2:	e603      	b.n	80068ac <_strtod_l+0x45c>
 8006ca4:	0800b410 	.word	0x0800b410
 8006ca8:	fffffc02 	.word	0xfffffc02
 8006cac:	39500000 	.word	0x39500000
 8006cb0:	7ff00000 	.word	0x7ff00000
 8006cb4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006cb8:	d165      	bne.n	8006d86 <_strtod_l+0x936>
 8006cba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006cbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cc0:	b35a      	cbz	r2, 8006d1a <_strtod_l+0x8ca>
 8006cc2:	4a9f      	ldr	r2, [pc, #636]	@ (8006f40 <_strtod_l+0xaf0>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d12b      	bne.n	8006d20 <_strtod_l+0x8d0>
 8006cc8:	9b08      	ldr	r3, [sp, #32]
 8006cca:	4651      	mov	r1, sl
 8006ccc:	b303      	cbz	r3, 8006d10 <_strtod_l+0x8c0>
 8006cce:	4b9d      	ldr	r3, [pc, #628]	@ (8006f44 <_strtod_l+0xaf4>)
 8006cd0:	465a      	mov	r2, fp
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006cdc:	d81b      	bhi.n	8006d16 <_strtod_l+0x8c6>
 8006cde:	0d1b      	lsrs	r3, r3, #20
 8006ce0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce8:	4299      	cmp	r1, r3
 8006cea:	d119      	bne.n	8006d20 <_strtod_l+0x8d0>
 8006cec:	4b96      	ldr	r3, [pc, #600]	@ (8006f48 <_strtod_l+0xaf8>)
 8006cee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d102      	bne.n	8006cfa <_strtod_l+0x8aa>
 8006cf4:	3101      	adds	r1, #1
 8006cf6:	f43f adce 	beq.w	8006896 <_strtod_l+0x446>
 8006cfa:	4b92      	ldr	r3, [pc, #584]	@ (8006f44 <_strtod_l+0xaf4>)
 8006cfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cfe:	401a      	ands	r2, r3
 8006d00:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006d04:	f04f 0a00 	mov.w	sl, #0
 8006d08:	9b08      	ldr	r3, [sp, #32]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1b9      	bne.n	8006c82 <_strtod_l+0x832>
 8006d0e:	e5cd      	b.n	80068ac <_strtod_l+0x45c>
 8006d10:	f04f 33ff 	mov.w	r3, #4294967295
 8006d14:	e7e8      	b.n	8006ce8 <_strtod_l+0x898>
 8006d16:	4613      	mov	r3, r2
 8006d18:	e7e6      	b.n	8006ce8 <_strtod_l+0x898>
 8006d1a:	ea53 030a 	orrs.w	r3, r3, sl
 8006d1e:	d0a2      	beq.n	8006c66 <_strtod_l+0x816>
 8006d20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d22:	b1db      	cbz	r3, 8006d5c <_strtod_l+0x90c>
 8006d24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d26:	4213      	tst	r3, r2
 8006d28:	d0ee      	beq.n	8006d08 <_strtod_l+0x8b8>
 8006d2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d2c:	9a08      	ldr	r2, [sp, #32]
 8006d2e:	4650      	mov	r0, sl
 8006d30:	4659      	mov	r1, fp
 8006d32:	b1bb      	cbz	r3, 8006d64 <_strtod_l+0x914>
 8006d34:	f7ff fb6b 	bl	800640e <sulp>
 8006d38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d3c:	ec53 2b10 	vmov	r2, r3, d0
 8006d40:	f7f9 fab4 	bl	80002ac <__adddf3>
 8006d44:	4682      	mov	sl, r0
 8006d46:	468b      	mov	fp, r1
 8006d48:	e7de      	b.n	8006d08 <_strtod_l+0x8b8>
 8006d4a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006d4e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006d52:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006d56:	f04f 3aff 	mov.w	sl, #4294967295
 8006d5a:	e7d5      	b.n	8006d08 <_strtod_l+0x8b8>
 8006d5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d5e:	ea13 0f0a 	tst.w	r3, sl
 8006d62:	e7e1      	b.n	8006d28 <_strtod_l+0x8d8>
 8006d64:	f7ff fb53 	bl	800640e <sulp>
 8006d68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d6c:	ec53 2b10 	vmov	r2, r3, d0
 8006d70:	f7f9 fa9a 	bl	80002a8 <__aeabi_dsub>
 8006d74:	2200      	movs	r2, #0
 8006d76:	2300      	movs	r3, #0
 8006d78:	4682      	mov	sl, r0
 8006d7a:	468b      	mov	fp, r1
 8006d7c:	f7f9 feb4 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d0c1      	beq.n	8006d08 <_strtod_l+0x8b8>
 8006d84:	e61a      	b.n	80069bc <_strtod_l+0x56c>
 8006d86:	4641      	mov	r1, r8
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f003 fb01 	bl	800a390 <__ratio>
 8006d8e:	ec57 6b10 	vmov	r6, r7, d0
 8006d92:	2200      	movs	r2, #0
 8006d94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006d98:	4630      	mov	r0, r6
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	f7f9 feb8 	bl	8000b10 <__aeabi_dcmple>
 8006da0:	2800      	cmp	r0, #0
 8006da2:	d06f      	beq.n	8006e84 <_strtod_l+0xa34>
 8006da4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d17a      	bne.n	8006ea0 <_strtod_l+0xa50>
 8006daa:	f1ba 0f00 	cmp.w	sl, #0
 8006dae:	d158      	bne.n	8006e62 <_strtod_l+0xa12>
 8006db0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006db2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d15a      	bne.n	8006e70 <_strtod_l+0xa20>
 8006dba:	4b64      	ldr	r3, [pc, #400]	@ (8006f4c <_strtod_l+0xafc>)
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	4639      	mov	r1, r7
 8006dc2:	f7f9 fe9b 	bl	8000afc <__aeabi_dcmplt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d159      	bne.n	8006e7e <_strtod_l+0xa2e>
 8006dca:	4630      	mov	r0, r6
 8006dcc:	4639      	mov	r1, r7
 8006dce:	4b60      	ldr	r3, [pc, #384]	@ (8006f50 <_strtod_l+0xb00>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f7f9 fc21 	bl	8000618 <__aeabi_dmul>
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	460f      	mov	r7, r1
 8006dda:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006dde:	9606      	str	r6, [sp, #24]
 8006de0:	9307      	str	r3, [sp, #28]
 8006de2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006de6:	4d57      	ldr	r5, [pc, #348]	@ (8006f44 <_strtod_l+0xaf4>)
 8006de8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006dec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dee:	401d      	ands	r5, r3
 8006df0:	4b58      	ldr	r3, [pc, #352]	@ (8006f54 <_strtod_l+0xb04>)
 8006df2:	429d      	cmp	r5, r3
 8006df4:	f040 80b2 	bne.w	8006f5c <_strtod_l+0xb0c>
 8006df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dfa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006dfe:	ec4b ab10 	vmov	d0, sl, fp
 8006e02:	f003 f9fd 	bl	800a200 <__ulp>
 8006e06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e0a:	ec51 0b10 	vmov	r0, r1, d0
 8006e0e:	f7f9 fc03 	bl	8000618 <__aeabi_dmul>
 8006e12:	4652      	mov	r2, sl
 8006e14:	465b      	mov	r3, fp
 8006e16:	f7f9 fa49 	bl	80002ac <__adddf3>
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4949      	ldr	r1, [pc, #292]	@ (8006f44 <_strtod_l+0xaf4>)
 8006e1e:	4a4e      	ldr	r2, [pc, #312]	@ (8006f58 <_strtod_l+0xb08>)
 8006e20:	4019      	ands	r1, r3
 8006e22:	4291      	cmp	r1, r2
 8006e24:	4682      	mov	sl, r0
 8006e26:	d942      	bls.n	8006eae <_strtod_l+0xa5e>
 8006e28:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e2a:	4b47      	ldr	r3, [pc, #284]	@ (8006f48 <_strtod_l+0xaf8>)
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d103      	bne.n	8006e38 <_strtod_l+0x9e8>
 8006e30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e32:	3301      	adds	r3, #1
 8006e34:	f43f ad2f 	beq.w	8006896 <_strtod_l+0x446>
 8006e38:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006f48 <_strtod_l+0xaf8>
 8006e3c:	f04f 3aff 	mov.w	sl, #4294967295
 8006e40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e42:	9805      	ldr	r0, [sp, #20]
 8006e44:	f002 feb0 	bl	8009ba8 <_Bfree>
 8006e48:	9805      	ldr	r0, [sp, #20]
 8006e4a:	4649      	mov	r1, r9
 8006e4c:	f002 feac 	bl	8009ba8 <_Bfree>
 8006e50:	9805      	ldr	r0, [sp, #20]
 8006e52:	4641      	mov	r1, r8
 8006e54:	f002 fea8 	bl	8009ba8 <_Bfree>
 8006e58:	9805      	ldr	r0, [sp, #20]
 8006e5a:	4621      	mov	r1, r4
 8006e5c:	f002 fea4 	bl	8009ba8 <_Bfree>
 8006e60:	e619      	b.n	8006a96 <_strtod_l+0x646>
 8006e62:	f1ba 0f01 	cmp.w	sl, #1
 8006e66:	d103      	bne.n	8006e70 <_strtod_l+0xa20>
 8006e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f43f ada6 	beq.w	80069bc <_strtod_l+0x56c>
 8006e70:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006f20 <_strtod_l+0xad0>
 8006e74:	4f35      	ldr	r7, [pc, #212]	@ (8006f4c <_strtod_l+0xafc>)
 8006e76:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006e7a:	2600      	movs	r6, #0
 8006e7c:	e7b1      	b.n	8006de2 <_strtod_l+0x992>
 8006e7e:	4f34      	ldr	r7, [pc, #208]	@ (8006f50 <_strtod_l+0xb00>)
 8006e80:	2600      	movs	r6, #0
 8006e82:	e7aa      	b.n	8006dda <_strtod_l+0x98a>
 8006e84:	4b32      	ldr	r3, [pc, #200]	@ (8006f50 <_strtod_l+0xb00>)
 8006e86:	4630      	mov	r0, r6
 8006e88:	4639      	mov	r1, r7
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f7f9 fbc4 	bl	8000618 <__aeabi_dmul>
 8006e90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e92:	4606      	mov	r6, r0
 8006e94:	460f      	mov	r7, r1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d09f      	beq.n	8006dda <_strtod_l+0x98a>
 8006e9a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006e9e:	e7a0      	b.n	8006de2 <_strtod_l+0x992>
 8006ea0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006f28 <_strtod_l+0xad8>
 8006ea4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006ea8:	ec57 6b17 	vmov	r6, r7, d7
 8006eac:	e799      	b.n	8006de2 <_strtod_l+0x992>
 8006eae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1c1      	bne.n	8006e40 <_strtod_l+0x9f0>
 8006ebc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ec0:	0d1b      	lsrs	r3, r3, #20
 8006ec2:	051b      	lsls	r3, r3, #20
 8006ec4:	429d      	cmp	r5, r3
 8006ec6:	d1bb      	bne.n	8006e40 <_strtod_l+0x9f0>
 8006ec8:	4630      	mov	r0, r6
 8006eca:	4639      	mov	r1, r7
 8006ecc:	f7f9 ff04 	bl	8000cd8 <__aeabi_d2lz>
 8006ed0:	f7f9 fb74 	bl	80005bc <__aeabi_l2d>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4630      	mov	r0, r6
 8006eda:	4639      	mov	r1, r7
 8006edc:	f7f9 f9e4 	bl	80002a8 <__aeabi_dsub>
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006ee8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006eee:	ea46 060a 	orr.w	r6, r6, sl
 8006ef2:	431e      	orrs	r6, r3
 8006ef4:	d06f      	beq.n	8006fd6 <_strtod_l+0xb86>
 8006ef6:	a30e      	add	r3, pc, #56	@ (adr r3, 8006f30 <_strtod_l+0xae0>)
 8006ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efc:	f7f9 fdfe 	bl	8000afc <__aeabi_dcmplt>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	f47f acd3 	bne.w	80068ac <_strtod_l+0x45c>
 8006f06:	a30c      	add	r3, pc, #48	@ (adr r3, 8006f38 <_strtod_l+0xae8>)
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f10:	f7f9 fe12 	bl	8000b38 <__aeabi_dcmpgt>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	d093      	beq.n	8006e40 <_strtod_l+0x9f0>
 8006f18:	e4c8      	b.n	80068ac <_strtod_l+0x45c>
 8006f1a:	bf00      	nop
 8006f1c:	f3af 8000 	nop.w
 8006f20:	00000000 	.word	0x00000000
 8006f24:	bff00000 	.word	0xbff00000
 8006f28:	00000000 	.word	0x00000000
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	94a03595 	.word	0x94a03595
 8006f34:	3fdfffff 	.word	0x3fdfffff
 8006f38:	35afe535 	.word	0x35afe535
 8006f3c:	3fe00000 	.word	0x3fe00000
 8006f40:	000fffff 	.word	0x000fffff
 8006f44:	7ff00000 	.word	0x7ff00000
 8006f48:	7fefffff 	.word	0x7fefffff
 8006f4c:	3ff00000 	.word	0x3ff00000
 8006f50:	3fe00000 	.word	0x3fe00000
 8006f54:	7fe00000 	.word	0x7fe00000
 8006f58:	7c9fffff 	.word	0x7c9fffff
 8006f5c:	9b08      	ldr	r3, [sp, #32]
 8006f5e:	b323      	cbz	r3, 8006faa <_strtod_l+0xb5a>
 8006f60:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006f64:	d821      	bhi.n	8006faa <_strtod_l+0xb5a>
 8006f66:	a328      	add	r3, pc, #160	@ (adr r3, 8007008 <_strtod_l+0xbb8>)
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	4639      	mov	r1, r7
 8006f70:	f7f9 fdce 	bl	8000b10 <__aeabi_dcmple>
 8006f74:	b1a0      	cbz	r0, 8006fa0 <_strtod_l+0xb50>
 8006f76:	4639      	mov	r1, r7
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f7f9 fe25 	bl	8000bc8 <__aeabi_d2uiz>
 8006f7e:	2801      	cmp	r0, #1
 8006f80:	bf38      	it	cc
 8006f82:	2001      	movcc	r0, #1
 8006f84:	f7f9 face 	bl	8000524 <__aeabi_ui2d>
 8006f88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f8a:	4606      	mov	r6, r0
 8006f8c:	460f      	mov	r7, r1
 8006f8e:	b9fb      	cbnz	r3, 8006fd0 <_strtod_l+0xb80>
 8006f90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006f94:	9014      	str	r0, [sp, #80]	@ 0x50
 8006f96:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f98:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006f9c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006fa0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006fa2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006fa6:	1b5b      	subs	r3, r3, r5
 8006fa8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006faa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006fae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006fb2:	f003 f925 	bl	800a200 <__ulp>
 8006fb6:	4650      	mov	r0, sl
 8006fb8:	ec53 2b10 	vmov	r2, r3, d0
 8006fbc:	4659      	mov	r1, fp
 8006fbe:	f7f9 fb2b 	bl	8000618 <__aeabi_dmul>
 8006fc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006fc6:	f7f9 f971 	bl	80002ac <__adddf3>
 8006fca:	4682      	mov	sl, r0
 8006fcc:	468b      	mov	fp, r1
 8006fce:	e770      	b.n	8006eb2 <_strtod_l+0xa62>
 8006fd0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006fd4:	e7e0      	b.n	8006f98 <_strtod_l+0xb48>
 8006fd6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007010 <_strtod_l+0xbc0>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f7f9 fd8e 	bl	8000afc <__aeabi_dcmplt>
 8006fe0:	e798      	b.n	8006f14 <_strtod_l+0xac4>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006fe6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006fe8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006fea:	6013      	str	r3, [r2, #0]
 8006fec:	f7ff ba6d 	b.w	80064ca <_strtod_l+0x7a>
 8006ff0:	2a65      	cmp	r2, #101	@ 0x65
 8006ff2:	f43f ab68 	beq.w	80066c6 <_strtod_l+0x276>
 8006ff6:	2a45      	cmp	r2, #69	@ 0x45
 8006ff8:	f43f ab65 	beq.w	80066c6 <_strtod_l+0x276>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	f7ff bba0 	b.w	8006742 <_strtod_l+0x2f2>
 8007002:	bf00      	nop
 8007004:	f3af 8000 	nop.w
 8007008:	ffc00000 	.word	0xffc00000
 800700c:	41dfffff 	.word	0x41dfffff
 8007010:	94a03595 	.word	0x94a03595
 8007014:	3fcfffff 	.word	0x3fcfffff

08007018 <_strtod_r>:
 8007018:	4b01      	ldr	r3, [pc, #4]	@ (8007020 <_strtod_r+0x8>)
 800701a:	f7ff ba19 	b.w	8006450 <_strtod_l>
 800701e:	bf00      	nop
 8007020:	20000064 	.word	0x20000064

08007024 <strtod>:
 8007024:	460a      	mov	r2, r1
 8007026:	4601      	mov	r1, r0
 8007028:	4802      	ldr	r0, [pc, #8]	@ (8007034 <strtod+0x10>)
 800702a:	4b03      	ldr	r3, [pc, #12]	@ (8007038 <strtod+0x14>)
 800702c:	6800      	ldr	r0, [r0, #0]
 800702e:	f7ff ba0f 	b.w	8006450 <_strtod_l>
 8007032:	bf00      	nop
 8007034:	200001d0 	.word	0x200001d0
 8007038:	20000064 	.word	0x20000064

0800703c <_strtol_l.isra.0>:
 800703c:	2b24      	cmp	r3, #36	@ 0x24
 800703e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007042:	4686      	mov	lr, r0
 8007044:	4690      	mov	r8, r2
 8007046:	d801      	bhi.n	800704c <_strtol_l.isra.0+0x10>
 8007048:	2b01      	cmp	r3, #1
 800704a:	d106      	bne.n	800705a <_strtol_l.isra.0+0x1e>
 800704c:	f001 fa5e 	bl	800850c <__errno>
 8007050:	2316      	movs	r3, #22
 8007052:	6003      	str	r3, [r0, #0]
 8007054:	2000      	movs	r0, #0
 8007056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800705a:	4834      	ldr	r0, [pc, #208]	@ (800712c <_strtol_l.isra.0+0xf0>)
 800705c:	460d      	mov	r5, r1
 800705e:	462a      	mov	r2, r5
 8007060:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007064:	5d06      	ldrb	r6, [r0, r4]
 8007066:	f016 0608 	ands.w	r6, r6, #8
 800706a:	d1f8      	bne.n	800705e <_strtol_l.isra.0+0x22>
 800706c:	2c2d      	cmp	r4, #45	@ 0x2d
 800706e:	d110      	bne.n	8007092 <_strtol_l.isra.0+0x56>
 8007070:	782c      	ldrb	r4, [r5, #0]
 8007072:	2601      	movs	r6, #1
 8007074:	1c95      	adds	r5, r2, #2
 8007076:	f033 0210 	bics.w	r2, r3, #16
 800707a:	d115      	bne.n	80070a8 <_strtol_l.isra.0+0x6c>
 800707c:	2c30      	cmp	r4, #48	@ 0x30
 800707e:	d10d      	bne.n	800709c <_strtol_l.isra.0+0x60>
 8007080:	782a      	ldrb	r2, [r5, #0]
 8007082:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007086:	2a58      	cmp	r2, #88	@ 0x58
 8007088:	d108      	bne.n	800709c <_strtol_l.isra.0+0x60>
 800708a:	786c      	ldrb	r4, [r5, #1]
 800708c:	3502      	adds	r5, #2
 800708e:	2310      	movs	r3, #16
 8007090:	e00a      	b.n	80070a8 <_strtol_l.isra.0+0x6c>
 8007092:	2c2b      	cmp	r4, #43	@ 0x2b
 8007094:	bf04      	itt	eq
 8007096:	782c      	ldrbeq	r4, [r5, #0]
 8007098:	1c95      	addeq	r5, r2, #2
 800709a:	e7ec      	b.n	8007076 <_strtol_l.isra.0+0x3a>
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1f6      	bne.n	800708e <_strtol_l.isra.0+0x52>
 80070a0:	2c30      	cmp	r4, #48	@ 0x30
 80070a2:	bf14      	ite	ne
 80070a4:	230a      	movne	r3, #10
 80070a6:	2308      	moveq	r3, #8
 80070a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80070ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 80070b0:	2200      	movs	r2, #0
 80070b2:	fbbc f9f3 	udiv	r9, ip, r3
 80070b6:	4610      	mov	r0, r2
 80070b8:	fb03 ca19 	mls	sl, r3, r9, ip
 80070bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80070c0:	2f09      	cmp	r7, #9
 80070c2:	d80f      	bhi.n	80070e4 <_strtol_l.isra.0+0xa8>
 80070c4:	463c      	mov	r4, r7
 80070c6:	42a3      	cmp	r3, r4
 80070c8:	dd1b      	ble.n	8007102 <_strtol_l.isra.0+0xc6>
 80070ca:	1c57      	adds	r7, r2, #1
 80070cc:	d007      	beq.n	80070de <_strtol_l.isra.0+0xa2>
 80070ce:	4581      	cmp	r9, r0
 80070d0:	d314      	bcc.n	80070fc <_strtol_l.isra.0+0xc0>
 80070d2:	d101      	bne.n	80070d8 <_strtol_l.isra.0+0x9c>
 80070d4:	45a2      	cmp	sl, r4
 80070d6:	db11      	blt.n	80070fc <_strtol_l.isra.0+0xc0>
 80070d8:	fb00 4003 	mla	r0, r0, r3, r4
 80070dc:	2201      	movs	r2, #1
 80070de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070e2:	e7eb      	b.n	80070bc <_strtol_l.isra.0+0x80>
 80070e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80070e8:	2f19      	cmp	r7, #25
 80070ea:	d801      	bhi.n	80070f0 <_strtol_l.isra.0+0xb4>
 80070ec:	3c37      	subs	r4, #55	@ 0x37
 80070ee:	e7ea      	b.n	80070c6 <_strtol_l.isra.0+0x8a>
 80070f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80070f4:	2f19      	cmp	r7, #25
 80070f6:	d804      	bhi.n	8007102 <_strtol_l.isra.0+0xc6>
 80070f8:	3c57      	subs	r4, #87	@ 0x57
 80070fa:	e7e4      	b.n	80070c6 <_strtol_l.isra.0+0x8a>
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007100:	e7ed      	b.n	80070de <_strtol_l.isra.0+0xa2>
 8007102:	1c53      	adds	r3, r2, #1
 8007104:	d108      	bne.n	8007118 <_strtol_l.isra.0+0xdc>
 8007106:	2322      	movs	r3, #34	@ 0x22
 8007108:	f8ce 3000 	str.w	r3, [lr]
 800710c:	4660      	mov	r0, ip
 800710e:	f1b8 0f00 	cmp.w	r8, #0
 8007112:	d0a0      	beq.n	8007056 <_strtol_l.isra.0+0x1a>
 8007114:	1e69      	subs	r1, r5, #1
 8007116:	e006      	b.n	8007126 <_strtol_l.isra.0+0xea>
 8007118:	b106      	cbz	r6, 800711c <_strtol_l.isra.0+0xe0>
 800711a:	4240      	negs	r0, r0
 800711c:	f1b8 0f00 	cmp.w	r8, #0
 8007120:	d099      	beq.n	8007056 <_strtol_l.isra.0+0x1a>
 8007122:	2a00      	cmp	r2, #0
 8007124:	d1f6      	bne.n	8007114 <_strtol_l.isra.0+0xd8>
 8007126:	f8c8 1000 	str.w	r1, [r8]
 800712a:	e794      	b.n	8007056 <_strtol_l.isra.0+0x1a>
 800712c:	0800b439 	.word	0x0800b439

08007130 <_strtol_r>:
 8007130:	f7ff bf84 	b.w	800703c <_strtol_l.isra.0>

08007134 <strtol>:
 8007134:	4613      	mov	r3, r2
 8007136:	460a      	mov	r2, r1
 8007138:	4601      	mov	r1, r0
 800713a:	4802      	ldr	r0, [pc, #8]	@ (8007144 <strtol+0x10>)
 800713c:	6800      	ldr	r0, [r0, #0]
 800713e:	f7ff bf7d 	b.w	800703c <_strtol_l.isra.0>
 8007142:	bf00      	nop
 8007144:	200001d0 	.word	0x200001d0

08007148 <__cvt>:
 8007148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800714c:	ec57 6b10 	vmov	r6, r7, d0
 8007150:	2f00      	cmp	r7, #0
 8007152:	460c      	mov	r4, r1
 8007154:	4619      	mov	r1, r3
 8007156:	463b      	mov	r3, r7
 8007158:	bfbb      	ittet	lt
 800715a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800715e:	461f      	movlt	r7, r3
 8007160:	2300      	movge	r3, #0
 8007162:	232d      	movlt	r3, #45	@ 0x2d
 8007164:	700b      	strb	r3, [r1, #0]
 8007166:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007168:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800716c:	4691      	mov	r9, r2
 800716e:	f023 0820 	bic.w	r8, r3, #32
 8007172:	bfbc      	itt	lt
 8007174:	4632      	movlt	r2, r6
 8007176:	4616      	movlt	r6, r2
 8007178:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800717c:	d005      	beq.n	800718a <__cvt+0x42>
 800717e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007182:	d100      	bne.n	8007186 <__cvt+0x3e>
 8007184:	3401      	adds	r4, #1
 8007186:	2102      	movs	r1, #2
 8007188:	e000      	b.n	800718c <__cvt+0x44>
 800718a:	2103      	movs	r1, #3
 800718c:	ab03      	add	r3, sp, #12
 800718e:	9301      	str	r3, [sp, #4]
 8007190:	ab02      	add	r3, sp, #8
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	ec47 6b10 	vmov	d0, r6, r7
 8007198:	4653      	mov	r3, sl
 800719a:	4622      	mov	r2, r4
 800719c:	f001 faa8 	bl	80086f0 <_dtoa_r>
 80071a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80071a4:	4605      	mov	r5, r0
 80071a6:	d119      	bne.n	80071dc <__cvt+0x94>
 80071a8:	f019 0f01 	tst.w	r9, #1
 80071ac:	d00e      	beq.n	80071cc <__cvt+0x84>
 80071ae:	eb00 0904 	add.w	r9, r0, r4
 80071b2:	2200      	movs	r2, #0
 80071b4:	2300      	movs	r3, #0
 80071b6:	4630      	mov	r0, r6
 80071b8:	4639      	mov	r1, r7
 80071ba:	f7f9 fc95 	bl	8000ae8 <__aeabi_dcmpeq>
 80071be:	b108      	cbz	r0, 80071c4 <__cvt+0x7c>
 80071c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80071c4:	2230      	movs	r2, #48	@ 0x30
 80071c6:	9b03      	ldr	r3, [sp, #12]
 80071c8:	454b      	cmp	r3, r9
 80071ca:	d31e      	bcc.n	800720a <__cvt+0xc2>
 80071cc:	9b03      	ldr	r3, [sp, #12]
 80071ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071d0:	1b5b      	subs	r3, r3, r5
 80071d2:	4628      	mov	r0, r5
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	b004      	add	sp, #16
 80071d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071e0:	eb00 0904 	add.w	r9, r0, r4
 80071e4:	d1e5      	bne.n	80071b2 <__cvt+0x6a>
 80071e6:	7803      	ldrb	r3, [r0, #0]
 80071e8:	2b30      	cmp	r3, #48	@ 0x30
 80071ea:	d10a      	bne.n	8007202 <__cvt+0xba>
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	4630      	mov	r0, r6
 80071f2:	4639      	mov	r1, r7
 80071f4:	f7f9 fc78 	bl	8000ae8 <__aeabi_dcmpeq>
 80071f8:	b918      	cbnz	r0, 8007202 <__cvt+0xba>
 80071fa:	f1c4 0401 	rsb	r4, r4, #1
 80071fe:	f8ca 4000 	str.w	r4, [sl]
 8007202:	f8da 3000 	ldr.w	r3, [sl]
 8007206:	4499      	add	r9, r3
 8007208:	e7d3      	b.n	80071b2 <__cvt+0x6a>
 800720a:	1c59      	adds	r1, r3, #1
 800720c:	9103      	str	r1, [sp, #12]
 800720e:	701a      	strb	r2, [r3, #0]
 8007210:	e7d9      	b.n	80071c6 <__cvt+0x7e>

08007212 <__exponent>:
 8007212:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007214:	2900      	cmp	r1, #0
 8007216:	bfba      	itte	lt
 8007218:	4249      	neglt	r1, r1
 800721a:	232d      	movlt	r3, #45	@ 0x2d
 800721c:	232b      	movge	r3, #43	@ 0x2b
 800721e:	2909      	cmp	r1, #9
 8007220:	7002      	strb	r2, [r0, #0]
 8007222:	7043      	strb	r3, [r0, #1]
 8007224:	dd29      	ble.n	800727a <__exponent+0x68>
 8007226:	f10d 0307 	add.w	r3, sp, #7
 800722a:	461d      	mov	r5, r3
 800722c:	270a      	movs	r7, #10
 800722e:	461a      	mov	r2, r3
 8007230:	fbb1 f6f7 	udiv	r6, r1, r7
 8007234:	fb07 1416 	mls	r4, r7, r6, r1
 8007238:	3430      	adds	r4, #48	@ 0x30
 800723a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800723e:	460c      	mov	r4, r1
 8007240:	2c63      	cmp	r4, #99	@ 0x63
 8007242:	f103 33ff 	add.w	r3, r3, #4294967295
 8007246:	4631      	mov	r1, r6
 8007248:	dcf1      	bgt.n	800722e <__exponent+0x1c>
 800724a:	3130      	adds	r1, #48	@ 0x30
 800724c:	1e94      	subs	r4, r2, #2
 800724e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007252:	1c41      	adds	r1, r0, #1
 8007254:	4623      	mov	r3, r4
 8007256:	42ab      	cmp	r3, r5
 8007258:	d30a      	bcc.n	8007270 <__exponent+0x5e>
 800725a:	f10d 0309 	add.w	r3, sp, #9
 800725e:	1a9b      	subs	r3, r3, r2
 8007260:	42ac      	cmp	r4, r5
 8007262:	bf88      	it	hi
 8007264:	2300      	movhi	r3, #0
 8007266:	3302      	adds	r3, #2
 8007268:	4403      	add	r3, r0
 800726a:	1a18      	subs	r0, r3, r0
 800726c:	b003      	add	sp, #12
 800726e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007270:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007274:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007278:	e7ed      	b.n	8007256 <__exponent+0x44>
 800727a:	2330      	movs	r3, #48	@ 0x30
 800727c:	3130      	adds	r1, #48	@ 0x30
 800727e:	7083      	strb	r3, [r0, #2]
 8007280:	70c1      	strb	r1, [r0, #3]
 8007282:	1d03      	adds	r3, r0, #4
 8007284:	e7f1      	b.n	800726a <__exponent+0x58>
	...

08007288 <_printf_float>:
 8007288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800728c:	b08d      	sub	sp, #52	@ 0x34
 800728e:	460c      	mov	r4, r1
 8007290:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007294:	4616      	mov	r6, r2
 8007296:	461f      	mov	r7, r3
 8007298:	4605      	mov	r5, r0
 800729a:	f001 f8ed 	bl	8008478 <_localeconv_r>
 800729e:	6803      	ldr	r3, [r0, #0]
 80072a0:	9304      	str	r3, [sp, #16]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f7f8 fff4 	bl	8000290 <strlen>
 80072a8:	2300      	movs	r3, #0
 80072aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80072ac:	f8d8 3000 	ldr.w	r3, [r8]
 80072b0:	9005      	str	r0, [sp, #20]
 80072b2:	3307      	adds	r3, #7
 80072b4:	f023 0307 	bic.w	r3, r3, #7
 80072b8:	f103 0208 	add.w	r2, r3, #8
 80072bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80072c0:	f8d4 b000 	ldr.w	fp, [r4]
 80072c4:	f8c8 2000 	str.w	r2, [r8]
 80072c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80072d0:	9307      	str	r3, [sp, #28]
 80072d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80072d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80072da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072de:	4b9c      	ldr	r3, [pc, #624]	@ (8007550 <_printf_float+0x2c8>)
 80072e0:	f04f 32ff 	mov.w	r2, #4294967295
 80072e4:	f7f9 fc32 	bl	8000b4c <__aeabi_dcmpun>
 80072e8:	bb70      	cbnz	r0, 8007348 <_printf_float+0xc0>
 80072ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ee:	4b98      	ldr	r3, [pc, #608]	@ (8007550 <_printf_float+0x2c8>)
 80072f0:	f04f 32ff 	mov.w	r2, #4294967295
 80072f4:	f7f9 fc0c 	bl	8000b10 <__aeabi_dcmple>
 80072f8:	bb30      	cbnz	r0, 8007348 <_printf_float+0xc0>
 80072fa:	2200      	movs	r2, #0
 80072fc:	2300      	movs	r3, #0
 80072fe:	4640      	mov	r0, r8
 8007300:	4649      	mov	r1, r9
 8007302:	f7f9 fbfb 	bl	8000afc <__aeabi_dcmplt>
 8007306:	b110      	cbz	r0, 800730e <_printf_float+0x86>
 8007308:	232d      	movs	r3, #45	@ 0x2d
 800730a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800730e:	4a91      	ldr	r2, [pc, #580]	@ (8007554 <_printf_float+0x2cc>)
 8007310:	4b91      	ldr	r3, [pc, #580]	@ (8007558 <_printf_float+0x2d0>)
 8007312:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007316:	bf8c      	ite	hi
 8007318:	4690      	movhi	r8, r2
 800731a:	4698      	movls	r8, r3
 800731c:	2303      	movs	r3, #3
 800731e:	6123      	str	r3, [r4, #16]
 8007320:	f02b 0304 	bic.w	r3, fp, #4
 8007324:	6023      	str	r3, [r4, #0]
 8007326:	f04f 0900 	mov.w	r9, #0
 800732a:	9700      	str	r7, [sp, #0]
 800732c:	4633      	mov	r3, r6
 800732e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007330:	4621      	mov	r1, r4
 8007332:	4628      	mov	r0, r5
 8007334:	f000 f9d2 	bl	80076dc <_printf_common>
 8007338:	3001      	adds	r0, #1
 800733a:	f040 808d 	bne.w	8007458 <_printf_float+0x1d0>
 800733e:	f04f 30ff 	mov.w	r0, #4294967295
 8007342:	b00d      	add	sp, #52	@ 0x34
 8007344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007348:	4642      	mov	r2, r8
 800734a:	464b      	mov	r3, r9
 800734c:	4640      	mov	r0, r8
 800734e:	4649      	mov	r1, r9
 8007350:	f7f9 fbfc 	bl	8000b4c <__aeabi_dcmpun>
 8007354:	b140      	cbz	r0, 8007368 <_printf_float+0xe0>
 8007356:	464b      	mov	r3, r9
 8007358:	2b00      	cmp	r3, #0
 800735a:	bfbc      	itt	lt
 800735c:	232d      	movlt	r3, #45	@ 0x2d
 800735e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007362:	4a7e      	ldr	r2, [pc, #504]	@ (800755c <_printf_float+0x2d4>)
 8007364:	4b7e      	ldr	r3, [pc, #504]	@ (8007560 <_printf_float+0x2d8>)
 8007366:	e7d4      	b.n	8007312 <_printf_float+0x8a>
 8007368:	6863      	ldr	r3, [r4, #4]
 800736a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800736e:	9206      	str	r2, [sp, #24]
 8007370:	1c5a      	adds	r2, r3, #1
 8007372:	d13b      	bne.n	80073ec <_printf_float+0x164>
 8007374:	2306      	movs	r3, #6
 8007376:	6063      	str	r3, [r4, #4]
 8007378:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800737c:	2300      	movs	r3, #0
 800737e:	6022      	str	r2, [r4, #0]
 8007380:	9303      	str	r3, [sp, #12]
 8007382:	ab0a      	add	r3, sp, #40	@ 0x28
 8007384:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007388:	ab09      	add	r3, sp, #36	@ 0x24
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	6861      	ldr	r1, [r4, #4]
 800738e:	ec49 8b10 	vmov	d0, r8, r9
 8007392:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007396:	4628      	mov	r0, r5
 8007398:	f7ff fed6 	bl	8007148 <__cvt>
 800739c:	9b06      	ldr	r3, [sp, #24]
 800739e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073a0:	2b47      	cmp	r3, #71	@ 0x47
 80073a2:	4680      	mov	r8, r0
 80073a4:	d129      	bne.n	80073fa <_printf_float+0x172>
 80073a6:	1cc8      	adds	r0, r1, #3
 80073a8:	db02      	blt.n	80073b0 <_printf_float+0x128>
 80073aa:	6863      	ldr	r3, [r4, #4]
 80073ac:	4299      	cmp	r1, r3
 80073ae:	dd41      	ble.n	8007434 <_printf_float+0x1ac>
 80073b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80073b4:	fa5f fa8a 	uxtb.w	sl, sl
 80073b8:	3901      	subs	r1, #1
 80073ba:	4652      	mov	r2, sl
 80073bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80073c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80073c2:	f7ff ff26 	bl	8007212 <__exponent>
 80073c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073c8:	1813      	adds	r3, r2, r0
 80073ca:	2a01      	cmp	r2, #1
 80073cc:	4681      	mov	r9, r0
 80073ce:	6123      	str	r3, [r4, #16]
 80073d0:	dc02      	bgt.n	80073d8 <_printf_float+0x150>
 80073d2:	6822      	ldr	r2, [r4, #0]
 80073d4:	07d2      	lsls	r2, r2, #31
 80073d6:	d501      	bpl.n	80073dc <_printf_float+0x154>
 80073d8:	3301      	adds	r3, #1
 80073da:	6123      	str	r3, [r4, #16]
 80073dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d0a2      	beq.n	800732a <_printf_float+0xa2>
 80073e4:	232d      	movs	r3, #45	@ 0x2d
 80073e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ea:	e79e      	b.n	800732a <_printf_float+0xa2>
 80073ec:	9a06      	ldr	r2, [sp, #24]
 80073ee:	2a47      	cmp	r2, #71	@ 0x47
 80073f0:	d1c2      	bne.n	8007378 <_printf_float+0xf0>
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1c0      	bne.n	8007378 <_printf_float+0xf0>
 80073f6:	2301      	movs	r3, #1
 80073f8:	e7bd      	b.n	8007376 <_printf_float+0xee>
 80073fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073fe:	d9db      	bls.n	80073b8 <_printf_float+0x130>
 8007400:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007404:	d118      	bne.n	8007438 <_printf_float+0x1b0>
 8007406:	2900      	cmp	r1, #0
 8007408:	6863      	ldr	r3, [r4, #4]
 800740a:	dd0b      	ble.n	8007424 <_printf_float+0x19c>
 800740c:	6121      	str	r1, [r4, #16]
 800740e:	b913      	cbnz	r3, 8007416 <_printf_float+0x18e>
 8007410:	6822      	ldr	r2, [r4, #0]
 8007412:	07d0      	lsls	r0, r2, #31
 8007414:	d502      	bpl.n	800741c <_printf_float+0x194>
 8007416:	3301      	adds	r3, #1
 8007418:	440b      	add	r3, r1
 800741a:	6123      	str	r3, [r4, #16]
 800741c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800741e:	f04f 0900 	mov.w	r9, #0
 8007422:	e7db      	b.n	80073dc <_printf_float+0x154>
 8007424:	b913      	cbnz	r3, 800742c <_printf_float+0x1a4>
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	07d2      	lsls	r2, r2, #31
 800742a:	d501      	bpl.n	8007430 <_printf_float+0x1a8>
 800742c:	3302      	adds	r3, #2
 800742e:	e7f4      	b.n	800741a <_printf_float+0x192>
 8007430:	2301      	movs	r3, #1
 8007432:	e7f2      	b.n	800741a <_printf_float+0x192>
 8007434:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800743a:	4299      	cmp	r1, r3
 800743c:	db05      	blt.n	800744a <_printf_float+0x1c2>
 800743e:	6823      	ldr	r3, [r4, #0]
 8007440:	6121      	str	r1, [r4, #16]
 8007442:	07d8      	lsls	r0, r3, #31
 8007444:	d5ea      	bpl.n	800741c <_printf_float+0x194>
 8007446:	1c4b      	adds	r3, r1, #1
 8007448:	e7e7      	b.n	800741a <_printf_float+0x192>
 800744a:	2900      	cmp	r1, #0
 800744c:	bfd4      	ite	le
 800744e:	f1c1 0202 	rsble	r2, r1, #2
 8007452:	2201      	movgt	r2, #1
 8007454:	4413      	add	r3, r2
 8007456:	e7e0      	b.n	800741a <_printf_float+0x192>
 8007458:	6823      	ldr	r3, [r4, #0]
 800745a:	055a      	lsls	r2, r3, #21
 800745c:	d407      	bmi.n	800746e <_printf_float+0x1e6>
 800745e:	6923      	ldr	r3, [r4, #16]
 8007460:	4642      	mov	r2, r8
 8007462:	4631      	mov	r1, r6
 8007464:	4628      	mov	r0, r5
 8007466:	47b8      	blx	r7
 8007468:	3001      	adds	r0, #1
 800746a:	d12b      	bne.n	80074c4 <_printf_float+0x23c>
 800746c:	e767      	b.n	800733e <_printf_float+0xb6>
 800746e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007472:	f240 80dd 	bls.w	8007630 <_printf_float+0x3a8>
 8007476:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800747a:	2200      	movs	r2, #0
 800747c:	2300      	movs	r3, #0
 800747e:	f7f9 fb33 	bl	8000ae8 <__aeabi_dcmpeq>
 8007482:	2800      	cmp	r0, #0
 8007484:	d033      	beq.n	80074ee <_printf_float+0x266>
 8007486:	4a37      	ldr	r2, [pc, #220]	@ (8007564 <_printf_float+0x2dc>)
 8007488:	2301      	movs	r3, #1
 800748a:	4631      	mov	r1, r6
 800748c:	4628      	mov	r0, r5
 800748e:	47b8      	blx	r7
 8007490:	3001      	adds	r0, #1
 8007492:	f43f af54 	beq.w	800733e <_printf_float+0xb6>
 8007496:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800749a:	4543      	cmp	r3, r8
 800749c:	db02      	blt.n	80074a4 <_printf_float+0x21c>
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	07d8      	lsls	r0, r3, #31
 80074a2:	d50f      	bpl.n	80074c4 <_printf_float+0x23c>
 80074a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	47b8      	blx	r7
 80074ae:	3001      	adds	r0, #1
 80074b0:	f43f af45 	beq.w	800733e <_printf_float+0xb6>
 80074b4:	f04f 0900 	mov.w	r9, #0
 80074b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80074bc:	f104 0a1a 	add.w	sl, r4, #26
 80074c0:	45c8      	cmp	r8, r9
 80074c2:	dc09      	bgt.n	80074d8 <_printf_float+0x250>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	079b      	lsls	r3, r3, #30
 80074c8:	f100 8103 	bmi.w	80076d2 <_printf_float+0x44a>
 80074cc:	68e0      	ldr	r0, [r4, #12]
 80074ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074d0:	4298      	cmp	r0, r3
 80074d2:	bfb8      	it	lt
 80074d4:	4618      	movlt	r0, r3
 80074d6:	e734      	b.n	8007342 <_printf_float+0xba>
 80074d8:	2301      	movs	r3, #1
 80074da:	4652      	mov	r2, sl
 80074dc:	4631      	mov	r1, r6
 80074de:	4628      	mov	r0, r5
 80074e0:	47b8      	blx	r7
 80074e2:	3001      	adds	r0, #1
 80074e4:	f43f af2b 	beq.w	800733e <_printf_float+0xb6>
 80074e8:	f109 0901 	add.w	r9, r9, #1
 80074ec:	e7e8      	b.n	80074c0 <_printf_float+0x238>
 80074ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dc39      	bgt.n	8007568 <_printf_float+0x2e0>
 80074f4:	4a1b      	ldr	r2, [pc, #108]	@ (8007564 <_printf_float+0x2dc>)
 80074f6:	2301      	movs	r3, #1
 80074f8:	4631      	mov	r1, r6
 80074fa:	4628      	mov	r0, r5
 80074fc:	47b8      	blx	r7
 80074fe:	3001      	adds	r0, #1
 8007500:	f43f af1d 	beq.w	800733e <_printf_float+0xb6>
 8007504:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007508:	ea59 0303 	orrs.w	r3, r9, r3
 800750c:	d102      	bne.n	8007514 <_printf_float+0x28c>
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	07d9      	lsls	r1, r3, #31
 8007512:	d5d7      	bpl.n	80074c4 <_printf_float+0x23c>
 8007514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007518:	4631      	mov	r1, r6
 800751a:	4628      	mov	r0, r5
 800751c:	47b8      	blx	r7
 800751e:	3001      	adds	r0, #1
 8007520:	f43f af0d 	beq.w	800733e <_printf_float+0xb6>
 8007524:	f04f 0a00 	mov.w	sl, #0
 8007528:	f104 0b1a 	add.w	fp, r4, #26
 800752c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800752e:	425b      	negs	r3, r3
 8007530:	4553      	cmp	r3, sl
 8007532:	dc01      	bgt.n	8007538 <_printf_float+0x2b0>
 8007534:	464b      	mov	r3, r9
 8007536:	e793      	b.n	8007460 <_printf_float+0x1d8>
 8007538:	2301      	movs	r3, #1
 800753a:	465a      	mov	r2, fp
 800753c:	4631      	mov	r1, r6
 800753e:	4628      	mov	r0, r5
 8007540:	47b8      	blx	r7
 8007542:	3001      	adds	r0, #1
 8007544:	f43f aefb 	beq.w	800733e <_printf_float+0xb6>
 8007548:	f10a 0a01 	add.w	sl, sl, #1
 800754c:	e7ee      	b.n	800752c <_printf_float+0x2a4>
 800754e:	bf00      	nop
 8007550:	7fefffff 	.word	0x7fefffff
 8007554:	0800b1be 	.word	0x0800b1be
 8007558:	0800b1ba 	.word	0x0800b1ba
 800755c:	0800b1c6 	.word	0x0800b1c6
 8007560:	0800b1c2 	.word	0x0800b1c2
 8007564:	0800b1ca 	.word	0x0800b1ca
 8007568:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800756a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800756e:	4553      	cmp	r3, sl
 8007570:	bfa8      	it	ge
 8007572:	4653      	movge	r3, sl
 8007574:	2b00      	cmp	r3, #0
 8007576:	4699      	mov	r9, r3
 8007578:	dc36      	bgt.n	80075e8 <_printf_float+0x360>
 800757a:	f04f 0b00 	mov.w	fp, #0
 800757e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007582:	f104 021a 	add.w	r2, r4, #26
 8007586:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007588:	9306      	str	r3, [sp, #24]
 800758a:	eba3 0309 	sub.w	r3, r3, r9
 800758e:	455b      	cmp	r3, fp
 8007590:	dc31      	bgt.n	80075f6 <_printf_float+0x36e>
 8007592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007594:	459a      	cmp	sl, r3
 8007596:	dc3a      	bgt.n	800760e <_printf_float+0x386>
 8007598:	6823      	ldr	r3, [r4, #0]
 800759a:	07da      	lsls	r2, r3, #31
 800759c:	d437      	bmi.n	800760e <_printf_float+0x386>
 800759e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a0:	ebaa 0903 	sub.w	r9, sl, r3
 80075a4:	9b06      	ldr	r3, [sp, #24]
 80075a6:	ebaa 0303 	sub.w	r3, sl, r3
 80075aa:	4599      	cmp	r9, r3
 80075ac:	bfa8      	it	ge
 80075ae:	4699      	movge	r9, r3
 80075b0:	f1b9 0f00 	cmp.w	r9, #0
 80075b4:	dc33      	bgt.n	800761e <_printf_float+0x396>
 80075b6:	f04f 0800 	mov.w	r8, #0
 80075ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075be:	f104 0b1a 	add.w	fp, r4, #26
 80075c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c4:	ebaa 0303 	sub.w	r3, sl, r3
 80075c8:	eba3 0309 	sub.w	r3, r3, r9
 80075cc:	4543      	cmp	r3, r8
 80075ce:	f77f af79 	ble.w	80074c4 <_printf_float+0x23c>
 80075d2:	2301      	movs	r3, #1
 80075d4:	465a      	mov	r2, fp
 80075d6:	4631      	mov	r1, r6
 80075d8:	4628      	mov	r0, r5
 80075da:	47b8      	blx	r7
 80075dc:	3001      	adds	r0, #1
 80075de:	f43f aeae 	beq.w	800733e <_printf_float+0xb6>
 80075e2:	f108 0801 	add.w	r8, r8, #1
 80075e6:	e7ec      	b.n	80075c2 <_printf_float+0x33a>
 80075e8:	4642      	mov	r2, r8
 80075ea:	4631      	mov	r1, r6
 80075ec:	4628      	mov	r0, r5
 80075ee:	47b8      	blx	r7
 80075f0:	3001      	adds	r0, #1
 80075f2:	d1c2      	bne.n	800757a <_printf_float+0x2f2>
 80075f4:	e6a3      	b.n	800733e <_printf_float+0xb6>
 80075f6:	2301      	movs	r3, #1
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	9206      	str	r2, [sp, #24]
 80075fe:	47b8      	blx	r7
 8007600:	3001      	adds	r0, #1
 8007602:	f43f ae9c 	beq.w	800733e <_printf_float+0xb6>
 8007606:	9a06      	ldr	r2, [sp, #24]
 8007608:	f10b 0b01 	add.w	fp, fp, #1
 800760c:	e7bb      	b.n	8007586 <_printf_float+0x2fe>
 800760e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007612:	4631      	mov	r1, r6
 8007614:	4628      	mov	r0, r5
 8007616:	47b8      	blx	r7
 8007618:	3001      	adds	r0, #1
 800761a:	d1c0      	bne.n	800759e <_printf_float+0x316>
 800761c:	e68f      	b.n	800733e <_printf_float+0xb6>
 800761e:	9a06      	ldr	r2, [sp, #24]
 8007620:	464b      	mov	r3, r9
 8007622:	4442      	add	r2, r8
 8007624:	4631      	mov	r1, r6
 8007626:	4628      	mov	r0, r5
 8007628:	47b8      	blx	r7
 800762a:	3001      	adds	r0, #1
 800762c:	d1c3      	bne.n	80075b6 <_printf_float+0x32e>
 800762e:	e686      	b.n	800733e <_printf_float+0xb6>
 8007630:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007634:	f1ba 0f01 	cmp.w	sl, #1
 8007638:	dc01      	bgt.n	800763e <_printf_float+0x3b6>
 800763a:	07db      	lsls	r3, r3, #31
 800763c:	d536      	bpl.n	80076ac <_printf_float+0x424>
 800763e:	2301      	movs	r3, #1
 8007640:	4642      	mov	r2, r8
 8007642:	4631      	mov	r1, r6
 8007644:	4628      	mov	r0, r5
 8007646:	47b8      	blx	r7
 8007648:	3001      	adds	r0, #1
 800764a:	f43f ae78 	beq.w	800733e <_printf_float+0xb6>
 800764e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007652:	4631      	mov	r1, r6
 8007654:	4628      	mov	r0, r5
 8007656:	47b8      	blx	r7
 8007658:	3001      	adds	r0, #1
 800765a:	f43f ae70 	beq.w	800733e <_printf_float+0xb6>
 800765e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007662:	2200      	movs	r2, #0
 8007664:	2300      	movs	r3, #0
 8007666:	f10a 3aff 	add.w	sl, sl, #4294967295
 800766a:	f7f9 fa3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800766e:	b9c0      	cbnz	r0, 80076a2 <_printf_float+0x41a>
 8007670:	4653      	mov	r3, sl
 8007672:	f108 0201 	add.w	r2, r8, #1
 8007676:	4631      	mov	r1, r6
 8007678:	4628      	mov	r0, r5
 800767a:	47b8      	blx	r7
 800767c:	3001      	adds	r0, #1
 800767e:	d10c      	bne.n	800769a <_printf_float+0x412>
 8007680:	e65d      	b.n	800733e <_printf_float+0xb6>
 8007682:	2301      	movs	r3, #1
 8007684:	465a      	mov	r2, fp
 8007686:	4631      	mov	r1, r6
 8007688:	4628      	mov	r0, r5
 800768a:	47b8      	blx	r7
 800768c:	3001      	adds	r0, #1
 800768e:	f43f ae56 	beq.w	800733e <_printf_float+0xb6>
 8007692:	f108 0801 	add.w	r8, r8, #1
 8007696:	45d0      	cmp	r8, sl
 8007698:	dbf3      	blt.n	8007682 <_printf_float+0x3fa>
 800769a:	464b      	mov	r3, r9
 800769c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80076a0:	e6df      	b.n	8007462 <_printf_float+0x1da>
 80076a2:	f04f 0800 	mov.w	r8, #0
 80076a6:	f104 0b1a 	add.w	fp, r4, #26
 80076aa:	e7f4      	b.n	8007696 <_printf_float+0x40e>
 80076ac:	2301      	movs	r3, #1
 80076ae:	4642      	mov	r2, r8
 80076b0:	e7e1      	b.n	8007676 <_printf_float+0x3ee>
 80076b2:	2301      	movs	r3, #1
 80076b4:	464a      	mov	r2, r9
 80076b6:	4631      	mov	r1, r6
 80076b8:	4628      	mov	r0, r5
 80076ba:	47b8      	blx	r7
 80076bc:	3001      	adds	r0, #1
 80076be:	f43f ae3e 	beq.w	800733e <_printf_float+0xb6>
 80076c2:	f108 0801 	add.w	r8, r8, #1
 80076c6:	68e3      	ldr	r3, [r4, #12]
 80076c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076ca:	1a5b      	subs	r3, r3, r1
 80076cc:	4543      	cmp	r3, r8
 80076ce:	dcf0      	bgt.n	80076b2 <_printf_float+0x42a>
 80076d0:	e6fc      	b.n	80074cc <_printf_float+0x244>
 80076d2:	f04f 0800 	mov.w	r8, #0
 80076d6:	f104 0919 	add.w	r9, r4, #25
 80076da:	e7f4      	b.n	80076c6 <_printf_float+0x43e>

080076dc <_printf_common>:
 80076dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e0:	4616      	mov	r6, r2
 80076e2:	4698      	mov	r8, r3
 80076e4:	688a      	ldr	r2, [r1, #8]
 80076e6:	690b      	ldr	r3, [r1, #16]
 80076e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076ec:	4293      	cmp	r3, r2
 80076ee:	bfb8      	it	lt
 80076f0:	4613      	movlt	r3, r2
 80076f2:	6033      	str	r3, [r6, #0]
 80076f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076f8:	4607      	mov	r7, r0
 80076fa:	460c      	mov	r4, r1
 80076fc:	b10a      	cbz	r2, 8007702 <_printf_common+0x26>
 80076fe:	3301      	adds	r3, #1
 8007700:	6033      	str	r3, [r6, #0]
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	0699      	lsls	r1, r3, #26
 8007706:	bf42      	ittt	mi
 8007708:	6833      	ldrmi	r3, [r6, #0]
 800770a:	3302      	addmi	r3, #2
 800770c:	6033      	strmi	r3, [r6, #0]
 800770e:	6825      	ldr	r5, [r4, #0]
 8007710:	f015 0506 	ands.w	r5, r5, #6
 8007714:	d106      	bne.n	8007724 <_printf_common+0x48>
 8007716:	f104 0a19 	add.w	sl, r4, #25
 800771a:	68e3      	ldr	r3, [r4, #12]
 800771c:	6832      	ldr	r2, [r6, #0]
 800771e:	1a9b      	subs	r3, r3, r2
 8007720:	42ab      	cmp	r3, r5
 8007722:	dc26      	bgt.n	8007772 <_printf_common+0x96>
 8007724:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007728:	6822      	ldr	r2, [r4, #0]
 800772a:	3b00      	subs	r3, #0
 800772c:	bf18      	it	ne
 800772e:	2301      	movne	r3, #1
 8007730:	0692      	lsls	r2, r2, #26
 8007732:	d42b      	bmi.n	800778c <_printf_common+0xb0>
 8007734:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007738:	4641      	mov	r1, r8
 800773a:	4638      	mov	r0, r7
 800773c:	47c8      	blx	r9
 800773e:	3001      	adds	r0, #1
 8007740:	d01e      	beq.n	8007780 <_printf_common+0xa4>
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	6922      	ldr	r2, [r4, #16]
 8007746:	f003 0306 	and.w	r3, r3, #6
 800774a:	2b04      	cmp	r3, #4
 800774c:	bf02      	ittt	eq
 800774e:	68e5      	ldreq	r5, [r4, #12]
 8007750:	6833      	ldreq	r3, [r6, #0]
 8007752:	1aed      	subeq	r5, r5, r3
 8007754:	68a3      	ldr	r3, [r4, #8]
 8007756:	bf0c      	ite	eq
 8007758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800775c:	2500      	movne	r5, #0
 800775e:	4293      	cmp	r3, r2
 8007760:	bfc4      	itt	gt
 8007762:	1a9b      	subgt	r3, r3, r2
 8007764:	18ed      	addgt	r5, r5, r3
 8007766:	2600      	movs	r6, #0
 8007768:	341a      	adds	r4, #26
 800776a:	42b5      	cmp	r5, r6
 800776c:	d11a      	bne.n	80077a4 <_printf_common+0xc8>
 800776e:	2000      	movs	r0, #0
 8007770:	e008      	b.n	8007784 <_printf_common+0xa8>
 8007772:	2301      	movs	r3, #1
 8007774:	4652      	mov	r2, sl
 8007776:	4641      	mov	r1, r8
 8007778:	4638      	mov	r0, r7
 800777a:	47c8      	blx	r9
 800777c:	3001      	adds	r0, #1
 800777e:	d103      	bne.n	8007788 <_printf_common+0xac>
 8007780:	f04f 30ff 	mov.w	r0, #4294967295
 8007784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007788:	3501      	adds	r5, #1
 800778a:	e7c6      	b.n	800771a <_printf_common+0x3e>
 800778c:	18e1      	adds	r1, r4, r3
 800778e:	1c5a      	adds	r2, r3, #1
 8007790:	2030      	movs	r0, #48	@ 0x30
 8007792:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007796:	4422      	add	r2, r4
 8007798:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800779c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077a0:	3302      	adds	r3, #2
 80077a2:	e7c7      	b.n	8007734 <_printf_common+0x58>
 80077a4:	2301      	movs	r3, #1
 80077a6:	4622      	mov	r2, r4
 80077a8:	4641      	mov	r1, r8
 80077aa:	4638      	mov	r0, r7
 80077ac:	47c8      	blx	r9
 80077ae:	3001      	adds	r0, #1
 80077b0:	d0e6      	beq.n	8007780 <_printf_common+0xa4>
 80077b2:	3601      	adds	r6, #1
 80077b4:	e7d9      	b.n	800776a <_printf_common+0x8e>
	...

080077b8 <_printf_i>:
 80077b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077bc:	7e0f      	ldrb	r7, [r1, #24]
 80077be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077c0:	2f78      	cmp	r7, #120	@ 0x78
 80077c2:	4691      	mov	r9, r2
 80077c4:	4680      	mov	r8, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	469a      	mov	sl, r3
 80077ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077ce:	d807      	bhi.n	80077e0 <_printf_i+0x28>
 80077d0:	2f62      	cmp	r7, #98	@ 0x62
 80077d2:	d80a      	bhi.n	80077ea <_printf_i+0x32>
 80077d4:	2f00      	cmp	r7, #0
 80077d6:	f000 80d1 	beq.w	800797c <_printf_i+0x1c4>
 80077da:	2f58      	cmp	r7, #88	@ 0x58
 80077dc:	f000 80b8 	beq.w	8007950 <_printf_i+0x198>
 80077e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077e8:	e03a      	b.n	8007860 <_printf_i+0xa8>
 80077ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077ee:	2b15      	cmp	r3, #21
 80077f0:	d8f6      	bhi.n	80077e0 <_printf_i+0x28>
 80077f2:	a101      	add	r1, pc, #4	@ (adr r1, 80077f8 <_printf_i+0x40>)
 80077f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077f8:	08007851 	.word	0x08007851
 80077fc:	08007865 	.word	0x08007865
 8007800:	080077e1 	.word	0x080077e1
 8007804:	080077e1 	.word	0x080077e1
 8007808:	080077e1 	.word	0x080077e1
 800780c:	080077e1 	.word	0x080077e1
 8007810:	08007865 	.word	0x08007865
 8007814:	080077e1 	.word	0x080077e1
 8007818:	080077e1 	.word	0x080077e1
 800781c:	080077e1 	.word	0x080077e1
 8007820:	080077e1 	.word	0x080077e1
 8007824:	08007963 	.word	0x08007963
 8007828:	0800788f 	.word	0x0800788f
 800782c:	0800791d 	.word	0x0800791d
 8007830:	080077e1 	.word	0x080077e1
 8007834:	080077e1 	.word	0x080077e1
 8007838:	08007985 	.word	0x08007985
 800783c:	080077e1 	.word	0x080077e1
 8007840:	0800788f 	.word	0x0800788f
 8007844:	080077e1 	.word	0x080077e1
 8007848:	080077e1 	.word	0x080077e1
 800784c:	08007925 	.word	0x08007925
 8007850:	6833      	ldr	r3, [r6, #0]
 8007852:	1d1a      	adds	r2, r3, #4
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6032      	str	r2, [r6, #0]
 8007858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800785c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007860:	2301      	movs	r3, #1
 8007862:	e09c      	b.n	800799e <_printf_i+0x1e6>
 8007864:	6833      	ldr	r3, [r6, #0]
 8007866:	6820      	ldr	r0, [r4, #0]
 8007868:	1d19      	adds	r1, r3, #4
 800786a:	6031      	str	r1, [r6, #0]
 800786c:	0606      	lsls	r6, r0, #24
 800786e:	d501      	bpl.n	8007874 <_printf_i+0xbc>
 8007870:	681d      	ldr	r5, [r3, #0]
 8007872:	e003      	b.n	800787c <_printf_i+0xc4>
 8007874:	0645      	lsls	r5, r0, #25
 8007876:	d5fb      	bpl.n	8007870 <_printf_i+0xb8>
 8007878:	f9b3 5000 	ldrsh.w	r5, [r3]
 800787c:	2d00      	cmp	r5, #0
 800787e:	da03      	bge.n	8007888 <_printf_i+0xd0>
 8007880:	232d      	movs	r3, #45	@ 0x2d
 8007882:	426d      	negs	r5, r5
 8007884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007888:	4858      	ldr	r0, [pc, #352]	@ (80079ec <_printf_i+0x234>)
 800788a:	230a      	movs	r3, #10
 800788c:	e011      	b.n	80078b2 <_printf_i+0xfa>
 800788e:	6821      	ldr	r1, [r4, #0]
 8007890:	6833      	ldr	r3, [r6, #0]
 8007892:	0608      	lsls	r0, r1, #24
 8007894:	f853 5b04 	ldr.w	r5, [r3], #4
 8007898:	d402      	bmi.n	80078a0 <_printf_i+0xe8>
 800789a:	0649      	lsls	r1, r1, #25
 800789c:	bf48      	it	mi
 800789e:	b2ad      	uxthmi	r5, r5
 80078a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80078a2:	4852      	ldr	r0, [pc, #328]	@ (80079ec <_printf_i+0x234>)
 80078a4:	6033      	str	r3, [r6, #0]
 80078a6:	bf14      	ite	ne
 80078a8:	230a      	movne	r3, #10
 80078aa:	2308      	moveq	r3, #8
 80078ac:	2100      	movs	r1, #0
 80078ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078b2:	6866      	ldr	r6, [r4, #4]
 80078b4:	60a6      	str	r6, [r4, #8]
 80078b6:	2e00      	cmp	r6, #0
 80078b8:	db05      	blt.n	80078c6 <_printf_i+0x10e>
 80078ba:	6821      	ldr	r1, [r4, #0]
 80078bc:	432e      	orrs	r6, r5
 80078be:	f021 0104 	bic.w	r1, r1, #4
 80078c2:	6021      	str	r1, [r4, #0]
 80078c4:	d04b      	beq.n	800795e <_printf_i+0x1a6>
 80078c6:	4616      	mov	r6, r2
 80078c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80078cc:	fb03 5711 	mls	r7, r3, r1, r5
 80078d0:	5dc7      	ldrb	r7, [r0, r7]
 80078d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078d6:	462f      	mov	r7, r5
 80078d8:	42bb      	cmp	r3, r7
 80078da:	460d      	mov	r5, r1
 80078dc:	d9f4      	bls.n	80078c8 <_printf_i+0x110>
 80078de:	2b08      	cmp	r3, #8
 80078e0:	d10b      	bne.n	80078fa <_printf_i+0x142>
 80078e2:	6823      	ldr	r3, [r4, #0]
 80078e4:	07df      	lsls	r7, r3, #31
 80078e6:	d508      	bpl.n	80078fa <_printf_i+0x142>
 80078e8:	6923      	ldr	r3, [r4, #16]
 80078ea:	6861      	ldr	r1, [r4, #4]
 80078ec:	4299      	cmp	r1, r3
 80078ee:	bfde      	ittt	le
 80078f0:	2330      	movle	r3, #48	@ 0x30
 80078f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078fa:	1b92      	subs	r2, r2, r6
 80078fc:	6122      	str	r2, [r4, #16]
 80078fe:	f8cd a000 	str.w	sl, [sp]
 8007902:	464b      	mov	r3, r9
 8007904:	aa03      	add	r2, sp, #12
 8007906:	4621      	mov	r1, r4
 8007908:	4640      	mov	r0, r8
 800790a:	f7ff fee7 	bl	80076dc <_printf_common>
 800790e:	3001      	adds	r0, #1
 8007910:	d14a      	bne.n	80079a8 <_printf_i+0x1f0>
 8007912:	f04f 30ff 	mov.w	r0, #4294967295
 8007916:	b004      	add	sp, #16
 8007918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	f043 0320 	orr.w	r3, r3, #32
 8007922:	6023      	str	r3, [r4, #0]
 8007924:	4832      	ldr	r0, [pc, #200]	@ (80079f0 <_printf_i+0x238>)
 8007926:	2778      	movs	r7, #120	@ 0x78
 8007928:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	6831      	ldr	r1, [r6, #0]
 8007930:	061f      	lsls	r7, r3, #24
 8007932:	f851 5b04 	ldr.w	r5, [r1], #4
 8007936:	d402      	bmi.n	800793e <_printf_i+0x186>
 8007938:	065f      	lsls	r7, r3, #25
 800793a:	bf48      	it	mi
 800793c:	b2ad      	uxthmi	r5, r5
 800793e:	6031      	str	r1, [r6, #0]
 8007940:	07d9      	lsls	r1, r3, #31
 8007942:	bf44      	itt	mi
 8007944:	f043 0320 	orrmi.w	r3, r3, #32
 8007948:	6023      	strmi	r3, [r4, #0]
 800794a:	b11d      	cbz	r5, 8007954 <_printf_i+0x19c>
 800794c:	2310      	movs	r3, #16
 800794e:	e7ad      	b.n	80078ac <_printf_i+0xf4>
 8007950:	4826      	ldr	r0, [pc, #152]	@ (80079ec <_printf_i+0x234>)
 8007952:	e7e9      	b.n	8007928 <_printf_i+0x170>
 8007954:	6823      	ldr	r3, [r4, #0]
 8007956:	f023 0320 	bic.w	r3, r3, #32
 800795a:	6023      	str	r3, [r4, #0]
 800795c:	e7f6      	b.n	800794c <_printf_i+0x194>
 800795e:	4616      	mov	r6, r2
 8007960:	e7bd      	b.n	80078de <_printf_i+0x126>
 8007962:	6833      	ldr	r3, [r6, #0]
 8007964:	6825      	ldr	r5, [r4, #0]
 8007966:	6961      	ldr	r1, [r4, #20]
 8007968:	1d18      	adds	r0, r3, #4
 800796a:	6030      	str	r0, [r6, #0]
 800796c:	062e      	lsls	r6, r5, #24
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	d501      	bpl.n	8007976 <_printf_i+0x1be>
 8007972:	6019      	str	r1, [r3, #0]
 8007974:	e002      	b.n	800797c <_printf_i+0x1c4>
 8007976:	0668      	lsls	r0, r5, #25
 8007978:	d5fb      	bpl.n	8007972 <_printf_i+0x1ba>
 800797a:	8019      	strh	r1, [r3, #0]
 800797c:	2300      	movs	r3, #0
 800797e:	6123      	str	r3, [r4, #16]
 8007980:	4616      	mov	r6, r2
 8007982:	e7bc      	b.n	80078fe <_printf_i+0x146>
 8007984:	6833      	ldr	r3, [r6, #0]
 8007986:	1d1a      	adds	r2, r3, #4
 8007988:	6032      	str	r2, [r6, #0]
 800798a:	681e      	ldr	r6, [r3, #0]
 800798c:	6862      	ldr	r2, [r4, #4]
 800798e:	2100      	movs	r1, #0
 8007990:	4630      	mov	r0, r6
 8007992:	f7f8 fc2d 	bl	80001f0 <memchr>
 8007996:	b108      	cbz	r0, 800799c <_printf_i+0x1e4>
 8007998:	1b80      	subs	r0, r0, r6
 800799a:	6060      	str	r0, [r4, #4]
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	6123      	str	r3, [r4, #16]
 80079a0:	2300      	movs	r3, #0
 80079a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079a6:	e7aa      	b.n	80078fe <_printf_i+0x146>
 80079a8:	6923      	ldr	r3, [r4, #16]
 80079aa:	4632      	mov	r2, r6
 80079ac:	4649      	mov	r1, r9
 80079ae:	4640      	mov	r0, r8
 80079b0:	47d0      	blx	sl
 80079b2:	3001      	adds	r0, #1
 80079b4:	d0ad      	beq.n	8007912 <_printf_i+0x15a>
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	079b      	lsls	r3, r3, #30
 80079ba:	d413      	bmi.n	80079e4 <_printf_i+0x22c>
 80079bc:	68e0      	ldr	r0, [r4, #12]
 80079be:	9b03      	ldr	r3, [sp, #12]
 80079c0:	4298      	cmp	r0, r3
 80079c2:	bfb8      	it	lt
 80079c4:	4618      	movlt	r0, r3
 80079c6:	e7a6      	b.n	8007916 <_printf_i+0x15e>
 80079c8:	2301      	movs	r3, #1
 80079ca:	4632      	mov	r2, r6
 80079cc:	4649      	mov	r1, r9
 80079ce:	4640      	mov	r0, r8
 80079d0:	47d0      	blx	sl
 80079d2:	3001      	adds	r0, #1
 80079d4:	d09d      	beq.n	8007912 <_printf_i+0x15a>
 80079d6:	3501      	adds	r5, #1
 80079d8:	68e3      	ldr	r3, [r4, #12]
 80079da:	9903      	ldr	r1, [sp, #12]
 80079dc:	1a5b      	subs	r3, r3, r1
 80079de:	42ab      	cmp	r3, r5
 80079e0:	dcf2      	bgt.n	80079c8 <_printf_i+0x210>
 80079e2:	e7eb      	b.n	80079bc <_printf_i+0x204>
 80079e4:	2500      	movs	r5, #0
 80079e6:	f104 0619 	add.w	r6, r4, #25
 80079ea:	e7f5      	b.n	80079d8 <_printf_i+0x220>
 80079ec:	0800b1cc 	.word	0x0800b1cc
 80079f0:	0800b1dd 	.word	0x0800b1dd

080079f4 <_scanf_float>:
 80079f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f8:	b087      	sub	sp, #28
 80079fa:	4691      	mov	r9, r2
 80079fc:	9303      	str	r3, [sp, #12]
 80079fe:	688b      	ldr	r3, [r1, #8]
 8007a00:	1e5a      	subs	r2, r3, #1
 8007a02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007a06:	bf81      	itttt	hi
 8007a08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007a0c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007a10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007a14:	608b      	strhi	r3, [r1, #8]
 8007a16:	680b      	ldr	r3, [r1, #0]
 8007a18:	460a      	mov	r2, r1
 8007a1a:	f04f 0500 	mov.w	r5, #0
 8007a1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007a22:	f842 3b1c 	str.w	r3, [r2], #28
 8007a26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a2a:	4680      	mov	r8, r0
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	bf98      	it	ls
 8007a30:	f04f 0b00 	movls.w	fp, #0
 8007a34:	9201      	str	r2, [sp, #4]
 8007a36:	4616      	mov	r6, r2
 8007a38:	46aa      	mov	sl, r5
 8007a3a:	462f      	mov	r7, r5
 8007a3c:	9502      	str	r5, [sp, #8]
 8007a3e:	68a2      	ldr	r2, [r4, #8]
 8007a40:	b15a      	cbz	r2, 8007a5a <_scanf_float+0x66>
 8007a42:	f8d9 3000 	ldr.w	r3, [r9]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	2b4e      	cmp	r3, #78	@ 0x4e
 8007a4a:	d863      	bhi.n	8007b14 <_scanf_float+0x120>
 8007a4c:	2b40      	cmp	r3, #64	@ 0x40
 8007a4e:	d83b      	bhi.n	8007ac8 <_scanf_float+0xd4>
 8007a50:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007a54:	b2c8      	uxtb	r0, r1
 8007a56:	280e      	cmp	r0, #14
 8007a58:	d939      	bls.n	8007ace <_scanf_float+0xda>
 8007a5a:	b11f      	cbz	r7, 8007a64 <_scanf_float+0x70>
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a62:	6023      	str	r3, [r4, #0]
 8007a64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a68:	f1ba 0f01 	cmp.w	sl, #1
 8007a6c:	f200 8114 	bhi.w	8007c98 <_scanf_float+0x2a4>
 8007a70:	9b01      	ldr	r3, [sp, #4]
 8007a72:	429e      	cmp	r6, r3
 8007a74:	f200 8105 	bhi.w	8007c82 <_scanf_float+0x28e>
 8007a78:	2001      	movs	r0, #1
 8007a7a:	b007      	add	sp, #28
 8007a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a80:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007a84:	2a0d      	cmp	r2, #13
 8007a86:	d8e8      	bhi.n	8007a5a <_scanf_float+0x66>
 8007a88:	a101      	add	r1, pc, #4	@ (adr r1, 8007a90 <_scanf_float+0x9c>)
 8007a8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a8e:	bf00      	nop
 8007a90:	08007bd9 	.word	0x08007bd9
 8007a94:	08007a5b 	.word	0x08007a5b
 8007a98:	08007a5b 	.word	0x08007a5b
 8007a9c:	08007a5b 	.word	0x08007a5b
 8007aa0:	08007c35 	.word	0x08007c35
 8007aa4:	08007c0f 	.word	0x08007c0f
 8007aa8:	08007a5b 	.word	0x08007a5b
 8007aac:	08007a5b 	.word	0x08007a5b
 8007ab0:	08007be7 	.word	0x08007be7
 8007ab4:	08007a5b 	.word	0x08007a5b
 8007ab8:	08007a5b 	.word	0x08007a5b
 8007abc:	08007a5b 	.word	0x08007a5b
 8007ac0:	08007a5b 	.word	0x08007a5b
 8007ac4:	08007ba3 	.word	0x08007ba3
 8007ac8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007acc:	e7da      	b.n	8007a84 <_scanf_float+0x90>
 8007ace:	290e      	cmp	r1, #14
 8007ad0:	d8c3      	bhi.n	8007a5a <_scanf_float+0x66>
 8007ad2:	a001      	add	r0, pc, #4	@ (adr r0, 8007ad8 <_scanf_float+0xe4>)
 8007ad4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007ad8:	08007b93 	.word	0x08007b93
 8007adc:	08007a5b 	.word	0x08007a5b
 8007ae0:	08007b93 	.word	0x08007b93
 8007ae4:	08007c23 	.word	0x08007c23
 8007ae8:	08007a5b 	.word	0x08007a5b
 8007aec:	08007b35 	.word	0x08007b35
 8007af0:	08007b79 	.word	0x08007b79
 8007af4:	08007b79 	.word	0x08007b79
 8007af8:	08007b79 	.word	0x08007b79
 8007afc:	08007b79 	.word	0x08007b79
 8007b00:	08007b79 	.word	0x08007b79
 8007b04:	08007b79 	.word	0x08007b79
 8007b08:	08007b79 	.word	0x08007b79
 8007b0c:	08007b79 	.word	0x08007b79
 8007b10:	08007b79 	.word	0x08007b79
 8007b14:	2b6e      	cmp	r3, #110	@ 0x6e
 8007b16:	d809      	bhi.n	8007b2c <_scanf_float+0x138>
 8007b18:	2b60      	cmp	r3, #96	@ 0x60
 8007b1a:	d8b1      	bhi.n	8007a80 <_scanf_float+0x8c>
 8007b1c:	2b54      	cmp	r3, #84	@ 0x54
 8007b1e:	d07b      	beq.n	8007c18 <_scanf_float+0x224>
 8007b20:	2b59      	cmp	r3, #89	@ 0x59
 8007b22:	d19a      	bne.n	8007a5a <_scanf_float+0x66>
 8007b24:	2d07      	cmp	r5, #7
 8007b26:	d198      	bne.n	8007a5a <_scanf_float+0x66>
 8007b28:	2508      	movs	r5, #8
 8007b2a:	e02f      	b.n	8007b8c <_scanf_float+0x198>
 8007b2c:	2b74      	cmp	r3, #116	@ 0x74
 8007b2e:	d073      	beq.n	8007c18 <_scanf_float+0x224>
 8007b30:	2b79      	cmp	r3, #121	@ 0x79
 8007b32:	e7f6      	b.n	8007b22 <_scanf_float+0x12e>
 8007b34:	6821      	ldr	r1, [r4, #0]
 8007b36:	05c8      	lsls	r0, r1, #23
 8007b38:	d51e      	bpl.n	8007b78 <_scanf_float+0x184>
 8007b3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007b3e:	6021      	str	r1, [r4, #0]
 8007b40:	3701      	adds	r7, #1
 8007b42:	f1bb 0f00 	cmp.w	fp, #0
 8007b46:	d003      	beq.n	8007b50 <_scanf_float+0x15c>
 8007b48:	3201      	adds	r2, #1
 8007b4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b4e:	60a2      	str	r2, [r4, #8]
 8007b50:	68a3      	ldr	r3, [r4, #8]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	60a3      	str	r3, [r4, #8]
 8007b56:	6923      	ldr	r3, [r4, #16]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	6123      	str	r3, [r4, #16]
 8007b5c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007b60:	3b01      	subs	r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f8c9 3004 	str.w	r3, [r9, #4]
 8007b68:	f340 8082 	ble.w	8007c70 <_scanf_float+0x27c>
 8007b6c:	f8d9 3000 	ldr.w	r3, [r9]
 8007b70:	3301      	adds	r3, #1
 8007b72:	f8c9 3000 	str.w	r3, [r9]
 8007b76:	e762      	b.n	8007a3e <_scanf_float+0x4a>
 8007b78:	eb1a 0105 	adds.w	r1, sl, r5
 8007b7c:	f47f af6d 	bne.w	8007a5a <_scanf_float+0x66>
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007b86:	6022      	str	r2, [r4, #0]
 8007b88:	460d      	mov	r5, r1
 8007b8a:	468a      	mov	sl, r1
 8007b8c:	f806 3b01 	strb.w	r3, [r6], #1
 8007b90:	e7de      	b.n	8007b50 <_scanf_float+0x15c>
 8007b92:	6822      	ldr	r2, [r4, #0]
 8007b94:	0610      	lsls	r0, r2, #24
 8007b96:	f57f af60 	bpl.w	8007a5a <_scanf_float+0x66>
 8007b9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007b9e:	6022      	str	r2, [r4, #0]
 8007ba0:	e7f4      	b.n	8007b8c <_scanf_float+0x198>
 8007ba2:	f1ba 0f00 	cmp.w	sl, #0
 8007ba6:	d10c      	bne.n	8007bc2 <_scanf_float+0x1ce>
 8007ba8:	b977      	cbnz	r7, 8007bc8 <_scanf_float+0x1d4>
 8007baa:	6822      	ldr	r2, [r4, #0]
 8007bac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007bb0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007bb4:	d108      	bne.n	8007bc8 <_scanf_float+0x1d4>
 8007bb6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007bba:	6022      	str	r2, [r4, #0]
 8007bbc:	f04f 0a01 	mov.w	sl, #1
 8007bc0:	e7e4      	b.n	8007b8c <_scanf_float+0x198>
 8007bc2:	f1ba 0f02 	cmp.w	sl, #2
 8007bc6:	d050      	beq.n	8007c6a <_scanf_float+0x276>
 8007bc8:	2d01      	cmp	r5, #1
 8007bca:	d002      	beq.n	8007bd2 <_scanf_float+0x1de>
 8007bcc:	2d04      	cmp	r5, #4
 8007bce:	f47f af44 	bne.w	8007a5a <_scanf_float+0x66>
 8007bd2:	3501      	adds	r5, #1
 8007bd4:	b2ed      	uxtb	r5, r5
 8007bd6:	e7d9      	b.n	8007b8c <_scanf_float+0x198>
 8007bd8:	f1ba 0f01 	cmp.w	sl, #1
 8007bdc:	f47f af3d 	bne.w	8007a5a <_scanf_float+0x66>
 8007be0:	f04f 0a02 	mov.w	sl, #2
 8007be4:	e7d2      	b.n	8007b8c <_scanf_float+0x198>
 8007be6:	b975      	cbnz	r5, 8007c06 <_scanf_float+0x212>
 8007be8:	2f00      	cmp	r7, #0
 8007bea:	f47f af37 	bne.w	8007a5c <_scanf_float+0x68>
 8007bee:	6822      	ldr	r2, [r4, #0]
 8007bf0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007bf4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007bf8:	f040 8103 	bne.w	8007e02 <_scanf_float+0x40e>
 8007bfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c00:	6022      	str	r2, [r4, #0]
 8007c02:	2501      	movs	r5, #1
 8007c04:	e7c2      	b.n	8007b8c <_scanf_float+0x198>
 8007c06:	2d03      	cmp	r5, #3
 8007c08:	d0e3      	beq.n	8007bd2 <_scanf_float+0x1de>
 8007c0a:	2d05      	cmp	r5, #5
 8007c0c:	e7df      	b.n	8007bce <_scanf_float+0x1da>
 8007c0e:	2d02      	cmp	r5, #2
 8007c10:	f47f af23 	bne.w	8007a5a <_scanf_float+0x66>
 8007c14:	2503      	movs	r5, #3
 8007c16:	e7b9      	b.n	8007b8c <_scanf_float+0x198>
 8007c18:	2d06      	cmp	r5, #6
 8007c1a:	f47f af1e 	bne.w	8007a5a <_scanf_float+0x66>
 8007c1e:	2507      	movs	r5, #7
 8007c20:	e7b4      	b.n	8007b8c <_scanf_float+0x198>
 8007c22:	6822      	ldr	r2, [r4, #0]
 8007c24:	0591      	lsls	r1, r2, #22
 8007c26:	f57f af18 	bpl.w	8007a5a <_scanf_float+0x66>
 8007c2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007c2e:	6022      	str	r2, [r4, #0]
 8007c30:	9702      	str	r7, [sp, #8]
 8007c32:	e7ab      	b.n	8007b8c <_scanf_float+0x198>
 8007c34:	6822      	ldr	r2, [r4, #0]
 8007c36:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007c3a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007c3e:	d005      	beq.n	8007c4c <_scanf_float+0x258>
 8007c40:	0550      	lsls	r0, r2, #21
 8007c42:	f57f af0a 	bpl.w	8007a5a <_scanf_float+0x66>
 8007c46:	2f00      	cmp	r7, #0
 8007c48:	f000 80db 	beq.w	8007e02 <_scanf_float+0x40e>
 8007c4c:	0591      	lsls	r1, r2, #22
 8007c4e:	bf58      	it	pl
 8007c50:	9902      	ldrpl	r1, [sp, #8]
 8007c52:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c56:	bf58      	it	pl
 8007c58:	1a79      	subpl	r1, r7, r1
 8007c5a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007c5e:	bf58      	it	pl
 8007c60:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007c64:	6022      	str	r2, [r4, #0]
 8007c66:	2700      	movs	r7, #0
 8007c68:	e790      	b.n	8007b8c <_scanf_float+0x198>
 8007c6a:	f04f 0a03 	mov.w	sl, #3
 8007c6e:	e78d      	b.n	8007b8c <_scanf_float+0x198>
 8007c70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007c74:	4649      	mov	r1, r9
 8007c76:	4640      	mov	r0, r8
 8007c78:	4798      	blx	r3
 8007c7a:	2800      	cmp	r0, #0
 8007c7c:	f43f aedf 	beq.w	8007a3e <_scanf_float+0x4a>
 8007c80:	e6eb      	b.n	8007a5a <_scanf_float+0x66>
 8007c82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c8a:	464a      	mov	r2, r9
 8007c8c:	4640      	mov	r0, r8
 8007c8e:	4798      	blx	r3
 8007c90:	6923      	ldr	r3, [r4, #16]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	6123      	str	r3, [r4, #16]
 8007c96:	e6eb      	b.n	8007a70 <_scanf_float+0x7c>
 8007c98:	1e6b      	subs	r3, r5, #1
 8007c9a:	2b06      	cmp	r3, #6
 8007c9c:	d824      	bhi.n	8007ce8 <_scanf_float+0x2f4>
 8007c9e:	2d02      	cmp	r5, #2
 8007ca0:	d836      	bhi.n	8007d10 <_scanf_float+0x31c>
 8007ca2:	9b01      	ldr	r3, [sp, #4]
 8007ca4:	429e      	cmp	r6, r3
 8007ca6:	f67f aee7 	bls.w	8007a78 <_scanf_float+0x84>
 8007caa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cb2:	464a      	mov	r2, r9
 8007cb4:	4640      	mov	r0, r8
 8007cb6:	4798      	blx	r3
 8007cb8:	6923      	ldr	r3, [r4, #16]
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	6123      	str	r3, [r4, #16]
 8007cbe:	e7f0      	b.n	8007ca2 <_scanf_float+0x2ae>
 8007cc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cc4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007cc8:	464a      	mov	r2, r9
 8007cca:	4640      	mov	r0, r8
 8007ccc:	4798      	blx	r3
 8007cce:	6923      	ldr	r3, [r4, #16]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	6123      	str	r3, [r4, #16]
 8007cd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cd8:	fa5f fa8a 	uxtb.w	sl, sl
 8007cdc:	f1ba 0f02 	cmp.w	sl, #2
 8007ce0:	d1ee      	bne.n	8007cc0 <_scanf_float+0x2cc>
 8007ce2:	3d03      	subs	r5, #3
 8007ce4:	b2ed      	uxtb	r5, r5
 8007ce6:	1b76      	subs	r6, r6, r5
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	05da      	lsls	r2, r3, #23
 8007cec:	d530      	bpl.n	8007d50 <_scanf_float+0x35c>
 8007cee:	055b      	lsls	r3, r3, #21
 8007cf0:	d511      	bpl.n	8007d16 <_scanf_float+0x322>
 8007cf2:	9b01      	ldr	r3, [sp, #4]
 8007cf4:	429e      	cmp	r6, r3
 8007cf6:	f67f aebf 	bls.w	8007a78 <_scanf_float+0x84>
 8007cfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d02:	464a      	mov	r2, r9
 8007d04:	4640      	mov	r0, r8
 8007d06:	4798      	blx	r3
 8007d08:	6923      	ldr	r3, [r4, #16]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	6123      	str	r3, [r4, #16]
 8007d0e:	e7f0      	b.n	8007cf2 <_scanf_float+0x2fe>
 8007d10:	46aa      	mov	sl, r5
 8007d12:	46b3      	mov	fp, r6
 8007d14:	e7de      	b.n	8007cd4 <_scanf_float+0x2e0>
 8007d16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d1a:	6923      	ldr	r3, [r4, #16]
 8007d1c:	2965      	cmp	r1, #101	@ 0x65
 8007d1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d22:	f106 35ff 	add.w	r5, r6, #4294967295
 8007d26:	6123      	str	r3, [r4, #16]
 8007d28:	d00c      	beq.n	8007d44 <_scanf_float+0x350>
 8007d2a:	2945      	cmp	r1, #69	@ 0x45
 8007d2c:	d00a      	beq.n	8007d44 <_scanf_float+0x350>
 8007d2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d32:	464a      	mov	r2, r9
 8007d34:	4640      	mov	r0, r8
 8007d36:	4798      	blx	r3
 8007d38:	6923      	ldr	r3, [r4, #16]
 8007d3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007d3e:	3b01      	subs	r3, #1
 8007d40:	1eb5      	subs	r5, r6, #2
 8007d42:	6123      	str	r3, [r4, #16]
 8007d44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d48:	464a      	mov	r2, r9
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	4798      	blx	r3
 8007d4e:	462e      	mov	r6, r5
 8007d50:	6822      	ldr	r2, [r4, #0]
 8007d52:	f012 0210 	ands.w	r2, r2, #16
 8007d56:	d001      	beq.n	8007d5c <_scanf_float+0x368>
 8007d58:	2000      	movs	r0, #0
 8007d5a:	e68e      	b.n	8007a7a <_scanf_float+0x86>
 8007d5c:	7032      	strb	r2, [r6, #0]
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d68:	d125      	bne.n	8007db6 <_scanf_float+0x3c2>
 8007d6a:	9b02      	ldr	r3, [sp, #8]
 8007d6c:	429f      	cmp	r7, r3
 8007d6e:	d00a      	beq.n	8007d86 <_scanf_float+0x392>
 8007d70:	1bda      	subs	r2, r3, r7
 8007d72:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007d76:	429e      	cmp	r6, r3
 8007d78:	bf28      	it	cs
 8007d7a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007d7e:	4922      	ldr	r1, [pc, #136]	@ (8007e08 <_scanf_float+0x414>)
 8007d80:	4630      	mov	r0, r6
 8007d82:	f000 f9ad 	bl	80080e0 <siprintf>
 8007d86:	9901      	ldr	r1, [sp, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	4640      	mov	r0, r8
 8007d8c:	f7ff f944 	bl	8007018 <_strtod_r>
 8007d90:	9b03      	ldr	r3, [sp, #12]
 8007d92:	6821      	ldr	r1, [r4, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f011 0f02 	tst.w	r1, #2
 8007d9a:	ec57 6b10 	vmov	r6, r7, d0
 8007d9e:	f103 0204 	add.w	r2, r3, #4
 8007da2:	d015      	beq.n	8007dd0 <_scanf_float+0x3dc>
 8007da4:	9903      	ldr	r1, [sp, #12]
 8007da6:	600a      	str	r2, [r1, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	e9c3 6700 	strd	r6, r7, [r3]
 8007dae:	68e3      	ldr	r3, [r4, #12]
 8007db0:	3301      	adds	r3, #1
 8007db2:	60e3      	str	r3, [r4, #12]
 8007db4:	e7d0      	b.n	8007d58 <_scanf_float+0x364>
 8007db6:	9b04      	ldr	r3, [sp, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d0e4      	beq.n	8007d86 <_scanf_float+0x392>
 8007dbc:	9905      	ldr	r1, [sp, #20]
 8007dbe:	230a      	movs	r3, #10
 8007dc0:	3101      	adds	r1, #1
 8007dc2:	4640      	mov	r0, r8
 8007dc4:	f7ff f9b4 	bl	8007130 <_strtol_r>
 8007dc8:	9b04      	ldr	r3, [sp, #16]
 8007dca:	9e05      	ldr	r6, [sp, #20]
 8007dcc:	1ac2      	subs	r2, r0, r3
 8007dce:	e7d0      	b.n	8007d72 <_scanf_float+0x37e>
 8007dd0:	f011 0f04 	tst.w	r1, #4
 8007dd4:	9903      	ldr	r1, [sp, #12]
 8007dd6:	600a      	str	r2, [r1, #0]
 8007dd8:	d1e6      	bne.n	8007da8 <_scanf_float+0x3b4>
 8007dda:	681d      	ldr	r5, [r3, #0]
 8007ddc:	4632      	mov	r2, r6
 8007dde:	463b      	mov	r3, r7
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 feb2 	bl	8000b4c <__aeabi_dcmpun>
 8007de8:	b128      	cbz	r0, 8007df6 <_scanf_float+0x402>
 8007dea:	4808      	ldr	r0, [pc, #32]	@ (8007e0c <_scanf_float+0x418>)
 8007dec:	f000 fbd4 	bl	8008598 <nanf>
 8007df0:	ed85 0a00 	vstr	s0, [r5]
 8007df4:	e7db      	b.n	8007dae <_scanf_float+0x3ba>
 8007df6:	4630      	mov	r0, r6
 8007df8:	4639      	mov	r1, r7
 8007dfa:	f7f8 ff05 	bl	8000c08 <__aeabi_d2f>
 8007dfe:	6028      	str	r0, [r5, #0]
 8007e00:	e7d5      	b.n	8007dae <_scanf_float+0x3ba>
 8007e02:	2700      	movs	r7, #0
 8007e04:	e62e      	b.n	8007a64 <_scanf_float+0x70>
 8007e06:	bf00      	nop
 8007e08:	0800b1ee 	.word	0x0800b1ee
 8007e0c:	0800b2a7 	.word	0x0800b2a7

08007e10 <std>:
 8007e10:	2300      	movs	r3, #0
 8007e12:	b510      	push	{r4, lr}
 8007e14:	4604      	mov	r4, r0
 8007e16:	e9c0 3300 	strd	r3, r3, [r0]
 8007e1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e1e:	6083      	str	r3, [r0, #8]
 8007e20:	8181      	strh	r1, [r0, #12]
 8007e22:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e24:	81c2      	strh	r2, [r0, #14]
 8007e26:	6183      	str	r3, [r0, #24]
 8007e28:	4619      	mov	r1, r3
 8007e2a:	2208      	movs	r2, #8
 8007e2c:	305c      	adds	r0, #92	@ 0x5c
 8007e2e:	f000 fa8d 	bl	800834c <memset>
 8007e32:	4b0d      	ldr	r3, [pc, #52]	@ (8007e68 <std+0x58>)
 8007e34:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e36:	4b0d      	ldr	r3, [pc, #52]	@ (8007e6c <std+0x5c>)
 8007e38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e70 <std+0x60>)
 8007e3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e74 <std+0x64>)
 8007e40:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e42:	4b0d      	ldr	r3, [pc, #52]	@ (8007e78 <std+0x68>)
 8007e44:	6224      	str	r4, [r4, #32]
 8007e46:	429c      	cmp	r4, r3
 8007e48:	d006      	beq.n	8007e58 <std+0x48>
 8007e4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e4e:	4294      	cmp	r4, r2
 8007e50:	d002      	beq.n	8007e58 <std+0x48>
 8007e52:	33d0      	adds	r3, #208	@ 0xd0
 8007e54:	429c      	cmp	r4, r3
 8007e56:	d105      	bne.n	8007e64 <std+0x54>
 8007e58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e60:	f000 bb7e 	b.w	8008560 <__retarget_lock_init_recursive>
 8007e64:	bd10      	pop	{r4, pc}
 8007e66:	bf00      	nop
 8007e68:	08008125 	.word	0x08008125
 8007e6c:	08008147 	.word	0x08008147
 8007e70:	0800817f 	.word	0x0800817f
 8007e74:	080081a3 	.word	0x080081a3
 8007e78:	20001c44 	.word	0x20001c44

08007e7c <stdio_exit_handler>:
 8007e7c:	4a02      	ldr	r2, [pc, #8]	@ (8007e88 <stdio_exit_handler+0xc>)
 8007e7e:	4903      	ldr	r1, [pc, #12]	@ (8007e8c <stdio_exit_handler+0x10>)
 8007e80:	4803      	ldr	r0, [pc, #12]	@ (8007e90 <stdio_exit_handler+0x14>)
 8007e82:	f000 b869 	b.w	8007f58 <_fwalk_sglue>
 8007e86:	bf00      	nop
 8007e88:	20000058 	.word	0x20000058
 8007e8c:	0800aad1 	.word	0x0800aad1
 8007e90:	200001d4 	.word	0x200001d4

08007e94 <cleanup_stdio>:
 8007e94:	6841      	ldr	r1, [r0, #4]
 8007e96:	4b0c      	ldr	r3, [pc, #48]	@ (8007ec8 <cleanup_stdio+0x34>)
 8007e98:	4299      	cmp	r1, r3
 8007e9a:	b510      	push	{r4, lr}
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	d001      	beq.n	8007ea4 <cleanup_stdio+0x10>
 8007ea0:	f002 fe16 	bl	800aad0 <_fflush_r>
 8007ea4:	68a1      	ldr	r1, [r4, #8]
 8007ea6:	4b09      	ldr	r3, [pc, #36]	@ (8007ecc <cleanup_stdio+0x38>)
 8007ea8:	4299      	cmp	r1, r3
 8007eaa:	d002      	beq.n	8007eb2 <cleanup_stdio+0x1e>
 8007eac:	4620      	mov	r0, r4
 8007eae:	f002 fe0f 	bl	800aad0 <_fflush_r>
 8007eb2:	68e1      	ldr	r1, [r4, #12]
 8007eb4:	4b06      	ldr	r3, [pc, #24]	@ (8007ed0 <cleanup_stdio+0x3c>)
 8007eb6:	4299      	cmp	r1, r3
 8007eb8:	d004      	beq.n	8007ec4 <cleanup_stdio+0x30>
 8007eba:	4620      	mov	r0, r4
 8007ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec0:	f002 be06 	b.w	800aad0 <_fflush_r>
 8007ec4:	bd10      	pop	{r4, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20001c44 	.word	0x20001c44
 8007ecc:	20001cac 	.word	0x20001cac
 8007ed0:	20001d14 	.word	0x20001d14

08007ed4 <global_stdio_init.part.0>:
 8007ed4:	b510      	push	{r4, lr}
 8007ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8007f04 <global_stdio_init.part.0+0x30>)
 8007ed8:	4c0b      	ldr	r4, [pc, #44]	@ (8007f08 <global_stdio_init.part.0+0x34>)
 8007eda:	4a0c      	ldr	r2, [pc, #48]	@ (8007f0c <global_stdio_init.part.0+0x38>)
 8007edc:	601a      	str	r2, [r3, #0]
 8007ede:	4620      	mov	r0, r4
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	2104      	movs	r1, #4
 8007ee4:	f7ff ff94 	bl	8007e10 <std>
 8007ee8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007eec:	2201      	movs	r2, #1
 8007eee:	2109      	movs	r1, #9
 8007ef0:	f7ff ff8e 	bl	8007e10 <std>
 8007ef4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ef8:	2202      	movs	r2, #2
 8007efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007efe:	2112      	movs	r1, #18
 8007f00:	f7ff bf86 	b.w	8007e10 <std>
 8007f04:	20001d7c 	.word	0x20001d7c
 8007f08:	20001c44 	.word	0x20001c44
 8007f0c:	08007e7d 	.word	0x08007e7d

08007f10 <__sfp_lock_acquire>:
 8007f10:	4801      	ldr	r0, [pc, #4]	@ (8007f18 <__sfp_lock_acquire+0x8>)
 8007f12:	f000 bb26 	b.w	8008562 <__retarget_lock_acquire_recursive>
 8007f16:	bf00      	nop
 8007f18:	20001d85 	.word	0x20001d85

08007f1c <__sfp_lock_release>:
 8007f1c:	4801      	ldr	r0, [pc, #4]	@ (8007f24 <__sfp_lock_release+0x8>)
 8007f1e:	f000 bb21 	b.w	8008564 <__retarget_lock_release_recursive>
 8007f22:	bf00      	nop
 8007f24:	20001d85 	.word	0x20001d85

08007f28 <__sinit>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	f7ff fff0 	bl	8007f10 <__sfp_lock_acquire>
 8007f30:	6a23      	ldr	r3, [r4, #32]
 8007f32:	b11b      	cbz	r3, 8007f3c <__sinit+0x14>
 8007f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f38:	f7ff bff0 	b.w	8007f1c <__sfp_lock_release>
 8007f3c:	4b04      	ldr	r3, [pc, #16]	@ (8007f50 <__sinit+0x28>)
 8007f3e:	6223      	str	r3, [r4, #32]
 8007f40:	4b04      	ldr	r3, [pc, #16]	@ (8007f54 <__sinit+0x2c>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1f5      	bne.n	8007f34 <__sinit+0xc>
 8007f48:	f7ff ffc4 	bl	8007ed4 <global_stdio_init.part.0>
 8007f4c:	e7f2      	b.n	8007f34 <__sinit+0xc>
 8007f4e:	bf00      	nop
 8007f50:	08007e95 	.word	0x08007e95
 8007f54:	20001d7c 	.word	0x20001d7c

08007f58 <_fwalk_sglue>:
 8007f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f5c:	4607      	mov	r7, r0
 8007f5e:	4688      	mov	r8, r1
 8007f60:	4614      	mov	r4, r2
 8007f62:	2600      	movs	r6, #0
 8007f64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f68:	f1b9 0901 	subs.w	r9, r9, #1
 8007f6c:	d505      	bpl.n	8007f7a <_fwalk_sglue+0x22>
 8007f6e:	6824      	ldr	r4, [r4, #0]
 8007f70:	2c00      	cmp	r4, #0
 8007f72:	d1f7      	bne.n	8007f64 <_fwalk_sglue+0xc>
 8007f74:	4630      	mov	r0, r6
 8007f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f7a:	89ab      	ldrh	r3, [r5, #12]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d907      	bls.n	8007f90 <_fwalk_sglue+0x38>
 8007f80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f84:	3301      	adds	r3, #1
 8007f86:	d003      	beq.n	8007f90 <_fwalk_sglue+0x38>
 8007f88:	4629      	mov	r1, r5
 8007f8a:	4638      	mov	r0, r7
 8007f8c:	47c0      	blx	r8
 8007f8e:	4306      	orrs	r6, r0
 8007f90:	3568      	adds	r5, #104	@ 0x68
 8007f92:	e7e9      	b.n	8007f68 <_fwalk_sglue+0x10>

08007f94 <iprintf>:
 8007f94:	b40f      	push	{r0, r1, r2, r3}
 8007f96:	b507      	push	{r0, r1, r2, lr}
 8007f98:	4906      	ldr	r1, [pc, #24]	@ (8007fb4 <iprintf+0x20>)
 8007f9a:	ab04      	add	r3, sp, #16
 8007f9c:	6808      	ldr	r0, [r1, #0]
 8007f9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fa2:	6881      	ldr	r1, [r0, #8]
 8007fa4:	9301      	str	r3, [sp, #4]
 8007fa6:	f002 fbf7 	bl	800a798 <_vfiprintf_r>
 8007faa:	b003      	add	sp, #12
 8007fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fb0:	b004      	add	sp, #16
 8007fb2:	4770      	bx	lr
 8007fb4:	200001d0 	.word	0x200001d0

08007fb8 <_puts_r>:
 8007fb8:	6a03      	ldr	r3, [r0, #32]
 8007fba:	b570      	push	{r4, r5, r6, lr}
 8007fbc:	6884      	ldr	r4, [r0, #8]
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	460e      	mov	r6, r1
 8007fc2:	b90b      	cbnz	r3, 8007fc8 <_puts_r+0x10>
 8007fc4:	f7ff ffb0 	bl	8007f28 <__sinit>
 8007fc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fca:	07db      	lsls	r3, r3, #31
 8007fcc:	d405      	bmi.n	8007fda <_puts_r+0x22>
 8007fce:	89a3      	ldrh	r3, [r4, #12]
 8007fd0:	0598      	lsls	r0, r3, #22
 8007fd2:	d402      	bmi.n	8007fda <_puts_r+0x22>
 8007fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fd6:	f000 fac4 	bl	8008562 <__retarget_lock_acquire_recursive>
 8007fda:	89a3      	ldrh	r3, [r4, #12]
 8007fdc:	0719      	lsls	r1, r3, #28
 8007fde:	d502      	bpl.n	8007fe6 <_puts_r+0x2e>
 8007fe0:	6923      	ldr	r3, [r4, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d135      	bne.n	8008052 <_puts_r+0x9a>
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	4628      	mov	r0, r5
 8007fea:	f000 f959 	bl	80082a0 <__swsetup_r>
 8007fee:	b380      	cbz	r0, 8008052 <_puts_r+0x9a>
 8007ff0:	f04f 35ff 	mov.w	r5, #4294967295
 8007ff4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ff6:	07da      	lsls	r2, r3, #31
 8007ff8:	d405      	bmi.n	8008006 <_puts_r+0x4e>
 8007ffa:	89a3      	ldrh	r3, [r4, #12]
 8007ffc:	059b      	lsls	r3, r3, #22
 8007ffe:	d402      	bmi.n	8008006 <_puts_r+0x4e>
 8008000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008002:	f000 faaf 	bl	8008564 <__retarget_lock_release_recursive>
 8008006:	4628      	mov	r0, r5
 8008008:	bd70      	pop	{r4, r5, r6, pc}
 800800a:	2b00      	cmp	r3, #0
 800800c:	da04      	bge.n	8008018 <_puts_r+0x60>
 800800e:	69a2      	ldr	r2, [r4, #24]
 8008010:	429a      	cmp	r2, r3
 8008012:	dc17      	bgt.n	8008044 <_puts_r+0x8c>
 8008014:	290a      	cmp	r1, #10
 8008016:	d015      	beq.n	8008044 <_puts_r+0x8c>
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	6022      	str	r2, [r4, #0]
 800801e:	7019      	strb	r1, [r3, #0]
 8008020:	68a3      	ldr	r3, [r4, #8]
 8008022:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008026:	3b01      	subs	r3, #1
 8008028:	60a3      	str	r3, [r4, #8]
 800802a:	2900      	cmp	r1, #0
 800802c:	d1ed      	bne.n	800800a <_puts_r+0x52>
 800802e:	2b00      	cmp	r3, #0
 8008030:	da11      	bge.n	8008056 <_puts_r+0x9e>
 8008032:	4622      	mov	r2, r4
 8008034:	210a      	movs	r1, #10
 8008036:	4628      	mov	r0, r5
 8008038:	f000 f8f4 	bl	8008224 <__swbuf_r>
 800803c:	3001      	adds	r0, #1
 800803e:	d0d7      	beq.n	8007ff0 <_puts_r+0x38>
 8008040:	250a      	movs	r5, #10
 8008042:	e7d7      	b.n	8007ff4 <_puts_r+0x3c>
 8008044:	4622      	mov	r2, r4
 8008046:	4628      	mov	r0, r5
 8008048:	f000 f8ec 	bl	8008224 <__swbuf_r>
 800804c:	3001      	adds	r0, #1
 800804e:	d1e7      	bne.n	8008020 <_puts_r+0x68>
 8008050:	e7ce      	b.n	8007ff0 <_puts_r+0x38>
 8008052:	3e01      	subs	r6, #1
 8008054:	e7e4      	b.n	8008020 <_puts_r+0x68>
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	6022      	str	r2, [r4, #0]
 800805c:	220a      	movs	r2, #10
 800805e:	701a      	strb	r2, [r3, #0]
 8008060:	e7ee      	b.n	8008040 <_puts_r+0x88>
	...

08008064 <puts>:
 8008064:	4b02      	ldr	r3, [pc, #8]	@ (8008070 <puts+0xc>)
 8008066:	4601      	mov	r1, r0
 8008068:	6818      	ldr	r0, [r3, #0]
 800806a:	f7ff bfa5 	b.w	8007fb8 <_puts_r>
 800806e:	bf00      	nop
 8008070:	200001d0 	.word	0x200001d0

08008074 <sniprintf>:
 8008074:	b40c      	push	{r2, r3}
 8008076:	b530      	push	{r4, r5, lr}
 8008078:	4b18      	ldr	r3, [pc, #96]	@ (80080dc <sniprintf+0x68>)
 800807a:	1e0c      	subs	r4, r1, #0
 800807c:	681d      	ldr	r5, [r3, #0]
 800807e:	b09d      	sub	sp, #116	@ 0x74
 8008080:	da08      	bge.n	8008094 <sniprintf+0x20>
 8008082:	238b      	movs	r3, #139	@ 0x8b
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	f04f 30ff 	mov.w	r0, #4294967295
 800808a:	b01d      	add	sp, #116	@ 0x74
 800808c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008090:	b002      	add	sp, #8
 8008092:	4770      	bx	lr
 8008094:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008098:	f8ad 3014 	strh.w	r3, [sp, #20]
 800809c:	f04f 0300 	mov.w	r3, #0
 80080a0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80080a2:	bf14      	ite	ne
 80080a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080a8:	4623      	moveq	r3, r4
 80080aa:	9304      	str	r3, [sp, #16]
 80080ac:	9307      	str	r3, [sp, #28]
 80080ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080b2:	9002      	str	r0, [sp, #8]
 80080b4:	9006      	str	r0, [sp, #24]
 80080b6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80080bc:	ab21      	add	r3, sp, #132	@ 0x84
 80080be:	a902      	add	r1, sp, #8
 80080c0:	4628      	mov	r0, r5
 80080c2:	9301      	str	r3, [sp, #4]
 80080c4:	f002 fa42 	bl	800a54c <_svfiprintf_r>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	bfbc      	itt	lt
 80080cc:	238b      	movlt	r3, #139	@ 0x8b
 80080ce:	602b      	strlt	r3, [r5, #0]
 80080d0:	2c00      	cmp	r4, #0
 80080d2:	d0da      	beq.n	800808a <sniprintf+0x16>
 80080d4:	9b02      	ldr	r3, [sp, #8]
 80080d6:	2200      	movs	r2, #0
 80080d8:	701a      	strb	r2, [r3, #0]
 80080da:	e7d6      	b.n	800808a <sniprintf+0x16>
 80080dc:	200001d0 	.word	0x200001d0

080080e0 <siprintf>:
 80080e0:	b40e      	push	{r1, r2, r3}
 80080e2:	b510      	push	{r4, lr}
 80080e4:	b09d      	sub	sp, #116	@ 0x74
 80080e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80080e8:	9002      	str	r0, [sp, #8]
 80080ea:	9006      	str	r0, [sp, #24]
 80080ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80080f0:	480a      	ldr	r0, [pc, #40]	@ (800811c <siprintf+0x3c>)
 80080f2:	9107      	str	r1, [sp, #28]
 80080f4:	9104      	str	r1, [sp, #16]
 80080f6:	490a      	ldr	r1, [pc, #40]	@ (8008120 <siprintf+0x40>)
 80080f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80080fc:	9105      	str	r1, [sp, #20]
 80080fe:	2400      	movs	r4, #0
 8008100:	a902      	add	r1, sp, #8
 8008102:	6800      	ldr	r0, [r0, #0]
 8008104:	9301      	str	r3, [sp, #4]
 8008106:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008108:	f002 fa20 	bl	800a54c <_svfiprintf_r>
 800810c:	9b02      	ldr	r3, [sp, #8]
 800810e:	701c      	strb	r4, [r3, #0]
 8008110:	b01d      	add	sp, #116	@ 0x74
 8008112:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008116:	b003      	add	sp, #12
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	200001d0 	.word	0x200001d0
 8008120:	ffff0208 	.word	0xffff0208

08008124 <__sread>:
 8008124:	b510      	push	{r4, lr}
 8008126:	460c      	mov	r4, r1
 8008128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800812c:	f000 f9ca 	bl	80084c4 <_read_r>
 8008130:	2800      	cmp	r0, #0
 8008132:	bfab      	itete	ge
 8008134:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008136:	89a3      	ldrhlt	r3, [r4, #12]
 8008138:	181b      	addge	r3, r3, r0
 800813a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800813e:	bfac      	ite	ge
 8008140:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008142:	81a3      	strhlt	r3, [r4, #12]
 8008144:	bd10      	pop	{r4, pc}

08008146 <__swrite>:
 8008146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800814a:	461f      	mov	r7, r3
 800814c:	898b      	ldrh	r3, [r1, #12]
 800814e:	05db      	lsls	r3, r3, #23
 8008150:	4605      	mov	r5, r0
 8008152:	460c      	mov	r4, r1
 8008154:	4616      	mov	r6, r2
 8008156:	d505      	bpl.n	8008164 <__swrite+0x1e>
 8008158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800815c:	2302      	movs	r3, #2
 800815e:	2200      	movs	r2, #0
 8008160:	f000 f99e 	bl	80084a0 <_lseek_r>
 8008164:	89a3      	ldrh	r3, [r4, #12]
 8008166:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800816a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800816e:	81a3      	strh	r3, [r4, #12]
 8008170:	4632      	mov	r2, r6
 8008172:	463b      	mov	r3, r7
 8008174:	4628      	mov	r0, r5
 8008176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800817a:	f000 b9b5 	b.w	80084e8 <_write_r>

0800817e <__sseek>:
 800817e:	b510      	push	{r4, lr}
 8008180:	460c      	mov	r4, r1
 8008182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008186:	f000 f98b 	bl	80084a0 <_lseek_r>
 800818a:	1c43      	adds	r3, r0, #1
 800818c:	89a3      	ldrh	r3, [r4, #12]
 800818e:	bf15      	itete	ne
 8008190:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008192:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008196:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800819a:	81a3      	strheq	r3, [r4, #12]
 800819c:	bf18      	it	ne
 800819e:	81a3      	strhne	r3, [r4, #12]
 80081a0:	bd10      	pop	{r4, pc}

080081a2 <__sclose>:
 80081a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081a6:	f000 b96b 	b.w	8008480 <_close_r>

080081aa <_vsniprintf_r>:
 80081aa:	b530      	push	{r4, r5, lr}
 80081ac:	4614      	mov	r4, r2
 80081ae:	2c00      	cmp	r4, #0
 80081b0:	b09b      	sub	sp, #108	@ 0x6c
 80081b2:	4605      	mov	r5, r0
 80081b4:	461a      	mov	r2, r3
 80081b6:	da05      	bge.n	80081c4 <_vsniprintf_r+0x1a>
 80081b8:	238b      	movs	r3, #139	@ 0x8b
 80081ba:	6003      	str	r3, [r0, #0]
 80081bc:	f04f 30ff 	mov.w	r0, #4294967295
 80081c0:	b01b      	add	sp, #108	@ 0x6c
 80081c2:	bd30      	pop	{r4, r5, pc}
 80081c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80081c8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80081cc:	f04f 0300 	mov.w	r3, #0
 80081d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80081d2:	bf14      	ite	ne
 80081d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081d8:	4623      	moveq	r3, r4
 80081da:	9302      	str	r3, [sp, #8]
 80081dc:	9305      	str	r3, [sp, #20]
 80081de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80081e2:	9100      	str	r1, [sp, #0]
 80081e4:	9104      	str	r1, [sp, #16]
 80081e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80081ea:	4669      	mov	r1, sp
 80081ec:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80081ee:	f002 f9ad 	bl	800a54c <_svfiprintf_r>
 80081f2:	1c43      	adds	r3, r0, #1
 80081f4:	bfbc      	itt	lt
 80081f6:	238b      	movlt	r3, #139	@ 0x8b
 80081f8:	602b      	strlt	r3, [r5, #0]
 80081fa:	2c00      	cmp	r4, #0
 80081fc:	d0e0      	beq.n	80081c0 <_vsniprintf_r+0x16>
 80081fe:	9b00      	ldr	r3, [sp, #0]
 8008200:	2200      	movs	r2, #0
 8008202:	701a      	strb	r2, [r3, #0]
 8008204:	e7dc      	b.n	80081c0 <_vsniprintf_r+0x16>
	...

08008208 <vsniprintf>:
 8008208:	b507      	push	{r0, r1, r2, lr}
 800820a:	9300      	str	r3, [sp, #0]
 800820c:	4613      	mov	r3, r2
 800820e:	460a      	mov	r2, r1
 8008210:	4601      	mov	r1, r0
 8008212:	4803      	ldr	r0, [pc, #12]	@ (8008220 <vsniprintf+0x18>)
 8008214:	6800      	ldr	r0, [r0, #0]
 8008216:	f7ff ffc8 	bl	80081aa <_vsniprintf_r>
 800821a:	b003      	add	sp, #12
 800821c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008220:	200001d0 	.word	0x200001d0

08008224 <__swbuf_r>:
 8008224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008226:	460e      	mov	r6, r1
 8008228:	4614      	mov	r4, r2
 800822a:	4605      	mov	r5, r0
 800822c:	b118      	cbz	r0, 8008236 <__swbuf_r+0x12>
 800822e:	6a03      	ldr	r3, [r0, #32]
 8008230:	b90b      	cbnz	r3, 8008236 <__swbuf_r+0x12>
 8008232:	f7ff fe79 	bl	8007f28 <__sinit>
 8008236:	69a3      	ldr	r3, [r4, #24]
 8008238:	60a3      	str	r3, [r4, #8]
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	071a      	lsls	r2, r3, #28
 800823e:	d501      	bpl.n	8008244 <__swbuf_r+0x20>
 8008240:	6923      	ldr	r3, [r4, #16]
 8008242:	b943      	cbnz	r3, 8008256 <__swbuf_r+0x32>
 8008244:	4621      	mov	r1, r4
 8008246:	4628      	mov	r0, r5
 8008248:	f000 f82a 	bl	80082a0 <__swsetup_r>
 800824c:	b118      	cbz	r0, 8008256 <__swbuf_r+0x32>
 800824e:	f04f 37ff 	mov.w	r7, #4294967295
 8008252:	4638      	mov	r0, r7
 8008254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	6922      	ldr	r2, [r4, #16]
 800825a:	1a98      	subs	r0, r3, r2
 800825c:	6963      	ldr	r3, [r4, #20]
 800825e:	b2f6      	uxtb	r6, r6
 8008260:	4283      	cmp	r3, r0
 8008262:	4637      	mov	r7, r6
 8008264:	dc05      	bgt.n	8008272 <__swbuf_r+0x4e>
 8008266:	4621      	mov	r1, r4
 8008268:	4628      	mov	r0, r5
 800826a:	f002 fc31 	bl	800aad0 <_fflush_r>
 800826e:	2800      	cmp	r0, #0
 8008270:	d1ed      	bne.n	800824e <__swbuf_r+0x2a>
 8008272:	68a3      	ldr	r3, [r4, #8]
 8008274:	3b01      	subs	r3, #1
 8008276:	60a3      	str	r3, [r4, #8]
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	1c5a      	adds	r2, r3, #1
 800827c:	6022      	str	r2, [r4, #0]
 800827e:	701e      	strb	r6, [r3, #0]
 8008280:	6962      	ldr	r2, [r4, #20]
 8008282:	1c43      	adds	r3, r0, #1
 8008284:	429a      	cmp	r2, r3
 8008286:	d004      	beq.n	8008292 <__swbuf_r+0x6e>
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	07db      	lsls	r3, r3, #31
 800828c:	d5e1      	bpl.n	8008252 <__swbuf_r+0x2e>
 800828e:	2e0a      	cmp	r6, #10
 8008290:	d1df      	bne.n	8008252 <__swbuf_r+0x2e>
 8008292:	4621      	mov	r1, r4
 8008294:	4628      	mov	r0, r5
 8008296:	f002 fc1b 	bl	800aad0 <_fflush_r>
 800829a:	2800      	cmp	r0, #0
 800829c:	d0d9      	beq.n	8008252 <__swbuf_r+0x2e>
 800829e:	e7d6      	b.n	800824e <__swbuf_r+0x2a>

080082a0 <__swsetup_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4b29      	ldr	r3, [pc, #164]	@ (8008348 <__swsetup_r+0xa8>)
 80082a4:	4605      	mov	r5, r0
 80082a6:	6818      	ldr	r0, [r3, #0]
 80082a8:	460c      	mov	r4, r1
 80082aa:	b118      	cbz	r0, 80082b4 <__swsetup_r+0x14>
 80082ac:	6a03      	ldr	r3, [r0, #32]
 80082ae:	b90b      	cbnz	r3, 80082b4 <__swsetup_r+0x14>
 80082b0:	f7ff fe3a 	bl	8007f28 <__sinit>
 80082b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b8:	0719      	lsls	r1, r3, #28
 80082ba:	d422      	bmi.n	8008302 <__swsetup_r+0x62>
 80082bc:	06da      	lsls	r2, r3, #27
 80082be:	d407      	bmi.n	80082d0 <__swsetup_r+0x30>
 80082c0:	2209      	movs	r2, #9
 80082c2:	602a      	str	r2, [r5, #0]
 80082c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082c8:	81a3      	strh	r3, [r4, #12]
 80082ca:	f04f 30ff 	mov.w	r0, #4294967295
 80082ce:	e033      	b.n	8008338 <__swsetup_r+0x98>
 80082d0:	0758      	lsls	r0, r3, #29
 80082d2:	d512      	bpl.n	80082fa <__swsetup_r+0x5a>
 80082d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082d6:	b141      	cbz	r1, 80082ea <__swsetup_r+0x4a>
 80082d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082dc:	4299      	cmp	r1, r3
 80082de:	d002      	beq.n	80082e6 <__swsetup_r+0x46>
 80082e0:	4628      	mov	r0, r5
 80082e2:	f000 ffd5 	bl	8009290 <_free_r>
 80082e6:	2300      	movs	r3, #0
 80082e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082f0:	81a3      	strh	r3, [r4, #12]
 80082f2:	2300      	movs	r3, #0
 80082f4:	6063      	str	r3, [r4, #4]
 80082f6:	6923      	ldr	r3, [r4, #16]
 80082f8:	6023      	str	r3, [r4, #0]
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	f043 0308 	orr.w	r3, r3, #8
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	6923      	ldr	r3, [r4, #16]
 8008304:	b94b      	cbnz	r3, 800831a <__swsetup_r+0x7a>
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800830c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008310:	d003      	beq.n	800831a <__swsetup_r+0x7a>
 8008312:	4621      	mov	r1, r4
 8008314:	4628      	mov	r0, r5
 8008316:	f002 fc3b 	bl	800ab90 <__smakebuf_r>
 800831a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800831e:	f013 0201 	ands.w	r2, r3, #1
 8008322:	d00a      	beq.n	800833a <__swsetup_r+0x9a>
 8008324:	2200      	movs	r2, #0
 8008326:	60a2      	str	r2, [r4, #8]
 8008328:	6962      	ldr	r2, [r4, #20]
 800832a:	4252      	negs	r2, r2
 800832c:	61a2      	str	r2, [r4, #24]
 800832e:	6922      	ldr	r2, [r4, #16]
 8008330:	b942      	cbnz	r2, 8008344 <__swsetup_r+0xa4>
 8008332:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008336:	d1c5      	bne.n	80082c4 <__swsetup_r+0x24>
 8008338:	bd38      	pop	{r3, r4, r5, pc}
 800833a:	0799      	lsls	r1, r3, #30
 800833c:	bf58      	it	pl
 800833e:	6962      	ldrpl	r2, [r4, #20]
 8008340:	60a2      	str	r2, [r4, #8]
 8008342:	e7f4      	b.n	800832e <__swsetup_r+0x8e>
 8008344:	2000      	movs	r0, #0
 8008346:	e7f7      	b.n	8008338 <__swsetup_r+0x98>
 8008348:	200001d0 	.word	0x200001d0

0800834c <memset>:
 800834c:	4402      	add	r2, r0
 800834e:	4603      	mov	r3, r0
 8008350:	4293      	cmp	r3, r2
 8008352:	d100      	bne.n	8008356 <memset+0xa>
 8008354:	4770      	bx	lr
 8008356:	f803 1b01 	strb.w	r1, [r3], #1
 800835a:	e7f9      	b.n	8008350 <memset+0x4>

0800835c <strchr>:
 800835c:	b2c9      	uxtb	r1, r1
 800835e:	4603      	mov	r3, r0
 8008360:	4618      	mov	r0, r3
 8008362:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008366:	b112      	cbz	r2, 800836e <strchr+0x12>
 8008368:	428a      	cmp	r2, r1
 800836a:	d1f9      	bne.n	8008360 <strchr+0x4>
 800836c:	4770      	bx	lr
 800836e:	2900      	cmp	r1, #0
 8008370:	bf18      	it	ne
 8008372:	2000      	movne	r0, #0
 8008374:	4770      	bx	lr

08008376 <strncmp>:
 8008376:	b510      	push	{r4, lr}
 8008378:	b16a      	cbz	r2, 8008396 <strncmp+0x20>
 800837a:	3901      	subs	r1, #1
 800837c:	1884      	adds	r4, r0, r2
 800837e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008382:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008386:	429a      	cmp	r2, r3
 8008388:	d103      	bne.n	8008392 <strncmp+0x1c>
 800838a:	42a0      	cmp	r0, r4
 800838c:	d001      	beq.n	8008392 <strncmp+0x1c>
 800838e:	2a00      	cmp	r2, #0
 8008390:	d1f5      	bne.n	800837e <strncmp+0x8>
 8008392:	1ad0      	subs	r0, r2, r3
 8008394:	bd10      	pop	{r4, pc}
 8008396:	4610      	mov	r0, r2
 8008398:	e7fc      	b.n	8008394 <strncmp+0x1e>

0800839a <strncpy>:
 800839a:	b510      	push	{r4, lr}
 800839c:	3901      	subs	r1, #1
 800839e:	4603      	mov	r3, r0
 80083a0:	b132      	cbz	r2, 80083b0 <strncpy+0x16>
 80083a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80083a6:	f803 4b01 	strb.w	r4, [r3], #1
 80083aa:	3a01      	subs	r2, #1
 80083ac:	2c00      	cmp	r4, #0
 80083ae:	d1f7      	bne.n	80083a0 <strncpy+0x6>
 80083b0:	441a      	add	r2, r3
 80083b2:	2100      	movs	r1, #0
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d100      	bne.n	80083ba <strncpy+0x20>
 80083b8:	bd10      	pop	{r4, pc}
 80083ba:	f803 1b01 	strb.w	r1, [r3], #1
 80083be:	e7f9      	b.n	80083b4 <strncpy+0x1a>

080083c0 <strtok>:
 80083c0:	4b16      	ldr	r3, [pc, #88]	@ (800841c <strtok+0x5c>)
 80083c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c6:	681f      	ldr	r7, [r3, #0]
 80083c8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80083ca:	4605      	mov	r5, r0
 80083cc:	460e      	mov	r6, r1
 80083ce:	b9ec      	cbnz	r4, 800840c <strtok+0x4c>
 80083d0:	2050      	movs	r0, #80	@ 0x50
 80083d2:	f001 fae1 	bl	8009998 <malloc>
 80083d6:	4602      	mov	r2, r0
 80083d8:	6478      	str	r0, [r7, #68]	@ 0x44
 80083da:	b920      	cbnz	r0, 80083e6 <strtok+0x26>
 80083dc:	4b10      	ldr	r3, [pc, #64]	@ (8008420 <strtok+0x60>)
 80083de:	4811      	ldr	r0, [pc, #68]	@ (8008424 <strtok+0x64>)
 80083e0:	215b      	movs	r1, #91	@ 0x5b
 80083e2:	f000 f8df 	bl	80085a4 <__assert_func>
 80083e6:	e9c0 4400 	strd	r4, r4, [r0]
 80083ea:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80083ee:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80083f2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80083f6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80083fa:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80083fe:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008402:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008406:	6184      	str	r4, [r0, #24]
 8008408:	7704      	strb	r4, [r0, #28]
 800840a:	6244      	str	r4, [r0, #36]	@ 0x24
 800840c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800840e:	4631      	mov	r1, r6
 8008410:	4628      	mov	r0, r5
 8008412:	2301      	movs	r3, #1
 8008414:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008418:	f000 b806 	b.w	8008428 <__strtok_r>
 800841c:	200001d0 	.word	0x200001d0
 8008420:	0800b1f3 	.word	0x0800b1f3
 8008424:	0800b20a 	.word	0x0800b20a

08008428 <__strtok_r>:
 8008428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800842a:	4604      	mov	r4, r0
 800842c:	b908      	cbnz	r0, 8008432 <__strtok_r+0xa>
 800842e:	6814      	ldr	r4, [r2, #0]
 8008430:	b144      	cbz	r4, 8008444 <__strtok_r+0x1c>
 8008432:	4620      	mov	r0, r4
 8008434:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008438:	460f      	mov	r7, r1
 800843a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800843e:	b91e      	cbnz	r6, 8008448 <__strtok_r+0x20>
 8008440:	b965      	cbnz	r5, 800845c <__strtok_r+0x34>
 8008442:	6015      	str	r5, [r2, #0]
 8008444:	2000      	movs	r0, #0
 8008446:	e005      	b.n	8008454 <__strtok_r+0x2c>
 8008448:	42b5      	cmp	r5, r6
 800844a:	d1f6      	bne.n	800843a <__strtok_r+0x12>
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1f0      	bne.n	8008432 <__strtok_r+0xa>
 8008450:	6014      	str	r4, [r2, #0]
 8008452:	7003      	strb	r3, [r0, #0]
 8008454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008456:	461c      	mov	r4, r3
 8008458:	e00c      	b.n	8008474 <__strtok_r+0x4c>
 800845a:	b91d      	cbnz	r5, 8008464 <__strtok_r+0x3c>
 800845c:	4627      	mov	r7, r4
 800845e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008462:	460e      	mov	r6, r1
 8008464:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008468:	42ab      	cmp	r3, r5
 800846a:	d1f6      	bne.n	800845a <__strtok_r+0x32>
 800846c:	2b00      	cmp	r3, #0
 800846e:	d0f2      	beq.n	8008456 <__strtok_r+0x2e>
 8008470:	2300      	movs	r3, #0
 8008472:	703b      	strb	r3, [r7, #0]
 8008474:	6014      	str	r4, [r2, #0]
 8008476:	e7ed      	b.n	8008454 <__strtok_r+0x2c>

08008478 <_localeconv_r>:
 8008478:	4800      	ldr	r0, [pc, #0]	@ (800847c <_localeconv_r+0x4>)
 800847a:	4770      	bx	lr
 800847c:	20000154 	.word	0x20000154

08008480 <_close_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	4d06      	ldr	r5, [pc, #24]	@ (800849c <_close_r+0x1c>)
 8008484:	2300      	movs	r3, #0
 8008486:	4604      	mov	r4, r0
 8008488:	4608      	mov	r0, r1
 800848a:	602b      	str	r3, [r5, #0]
 800848c:	f7f8 ffe4 	bl	8001458 <_close>
 8008490:	1c43      	adds	r3, r0, #1
 8008492:	d102      	bne.n	800849a <_close_r+0x1a>
 8008494:	682b      	ldr	r3, [r5, #0]
 8008496:	b103      	cbz	r3, 800849a <_close_r+0x1a>
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	20001d80 	.word	0x20001d80

080084a0 <_lseek_r>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	4d07      	ldr	r5, [pc, #28]	@ (80084c0 <_lseek_r+0x20>)
 80084a4:	4604      	mov	r4, r0
 80084a6:	4608      	mov	r0, r1
 80084a8:	4611      	mov	r1, r2
 80084aa:	2200      	movs	r2, #0
 80084ac:	602a      	str	r2, [r5, #0]
 80084ae:	461a      	mov	r2, r3
 80084b0:	f7f8 fff9 	bl	80014a6 <_lseek>
 80084b4:	1c43      	adds	r3, r0, #1
 80084b6:	d102      	bne.n	80084be <_lseek_r+0x1e>
 80084b8:	682b      	ldr	r3, [r5, #0]
 80084ba:	b103      	cbz	r3, 80084be <_lseek_r+0x1e>
 80084bc:	6023      	str	r3, [r4, #0]
 80084be:	bd38      	pop	{r3, r4, r5, pc}
 80084c0:	20001d80 	.word	0x20001d80

080084c4 <_read_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4d07      	ldr	r5, [pc, #28]	@ (80084e4 <_read_r+0x20>)
 80084c8:	4604      	mov	r4, r0
 80084ca:	4608      	mov	r0, r1
 80084cc:	4611      	mov	r1, r2
 80084ce:	2200      	movs	r2, #0
 80084d0:	602a      	str	r2, [r5, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	f7f8 ff87 	bl	80013e6 <_read>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	d102      	bne.n	80084e2 <_read_r+0x1e>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b103      	cbz	r3, 80084e2 <_read_r+0x1e>
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	20001d80 	.word	0x20001d80

080084e8 <_write_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	4d07      	ldr	r5, [pc, #28]	@ (8008508 <_write_r+0x20>)
 80084ec:	4604      	mov	r4, r0
 80084ee:	4608      	mov	r0, r1
 80084f0:	4611      	mov	r1, r2
 80084f2:	2200      	movs	r2, #0
 80084f4:	602a      	str	r2, [r5, #0]
 80084f6:	461a      	mov	r2, r3
 80084f8:	f7f8 ff92 	bl	8001420 <_write>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_write_r+0x1e>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_write_r+0x1e>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20001d80 	.word	0x20001d80

0800850c <__errno>:
 800850c:	4b01      	ldr	r3, [pc, #4]	@ (8008514 <__errno+0x8>)
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	200001d0 	.word	0x200001d0

08008518 <__libc_init_array>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	4d0d      	ldr	r5, [pc, #52]	@ (8008550 <__libc_init_array+0x38>)
 800851c:	4c0d      	ldr	r4, [pc, #52]	@ (8008554 <__libc_init_array+0x3c>)
 800851e:	1b64      	subs	r4, r4, r5
 8008520:	10a4      	asrs	r4, r4, #2
 8008522:	2600      	movs	r6, #0
 8008524:	42a6      	cmp	r6, r4
 8008526:	d109      	bne.n	800853c <__libc_init_array+0x24>
 8008528:	4d0b      	ldr	r5, [pc, #44]	@ (8008558 <__libc_init_array+0x40>)
 800852a:	4c0c      	ldr	r4, [pc, #48]	@ (800855c <__libc_init_array+0x44>)
 800852c:	f002 fc4e 	bl	800adcc <_init>
 8008530:	1b64      	subs	r4, r4, r5
 8008532:	10a4      	asrs	r4, r4, #2
 8008534:	2600      	movs	r6, #0
 8008536:	42a6      	cmp	r6, r4
 8008538:	d105      	bne.n	8008546 <__libc_init_array+0x2e>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008540:	4798      	blx	r3
 8008542:	3601      	adds	r6, #1
 8008544:	e7ee      	b.n	8008524 <__libc_init_array+0xc>
 8008546:	f855 3b04 	ldr.w	r3, [r5], #4
 800854a:	4798      	blx	r3
 800854c:	3601      	adds	r6, #1
 800854e:	e7f2      	b.n	8008536 <__libc_init_array+0x1e>
 8008550:	0800b640 	.word	0x0800b640
 8008554:	0800b640 	.word	0x0800b640
 8008558:	0800b640 	.word	0x0800b640
 800855c:	0800b644 	.word	0x0800b644

08008560 <__retarget_lock_init_recursive>:
 8008560:	4770      	bx	lr

08008562 <__retarget_lock_acquire_recursive>:
 8008562:	4770      	bx	lr

08008564 <__retarget_lock_release_recursive>:
 8008564:	4770      	bx	lr

08008566 <memcpy>:
 8008566:	440a      	add	r2, r1
 8008568:	4291      	cmp	r1, r2
 800856a:	f100 33ff 	add.w	r3, r0, #4294967295
 800856e:	d100      	bne.n	8008572 <memcpy+0xc>
 8008570:	4770      	bx	lr
 8008572:	b510      	push	{r4, lr}
 8008574:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008578:	f803 4f01 	strb.w	r4, [r3, #1]!
 800857c:	4291      	cmp	r1, r2
 800857e:	d1f9      	bne.n	8008574 <memcpy+0xe>
 8008580:	bd10      	pop	{r4, pc}
 8008582:	0000      	movs	r0, r0
 8008584:	0000      	movs	r0, r0
	...

08008588 <nan>:
 8008588:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008590 <nan+0x8>
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	00000000 	.word	0x00000000
 8008594:	7ff80000 	.word	0x7ff80000

08008598 <nanf>:
 8008598:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80085a0 <nanf+0x8>
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	7fc00000 	.word	0x7fc00000

080085a4 <__assert_func>:
 80085a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085a6:	4614      	mov	r4, r2
 80085a8:	461a      	mov	r2, r3
 80085aa:	4b09      	ldr	r3, [pc, #36]	@ (80085d0 <__assert_func+0x2c>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4605      	mov	r5, r0
 80085b0:	68d8      	ldr	r0, [r3, #12]
 80085b2:	b14c      	cbz	r4, 80085c8 <__assert_func+0x24>
 80085b4:	4b07      	ldr	r3, [pc, #28]	@ (80085d4 <__assert_func+0x30>)
 80085b6:	9100      	str	r1, [sp, #0]
 80085b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085bc:	4906      	ldr	r1, [pc, #24]	@ (80085d8 <__assert_func+0x34>)
 80085be:	462b      	mov	r3, r5
 80085c0:	f002 faae 	bl	800ab20 <fiprintf>
 80085c4:	f002 fb6c 	bl	800aca0 <abort>
 80085c8:	4b04      	ldr	r3, [pc, #16]	@ (80085dc <__assert_func+0x38>)
 80085ca:	461c      	mov	r4, r3
 80085cc:	e7f3      	b.n	80085b6 <__assert_func+0x12>
 80085ce:	bf00      	nop
 80085d0:	200001d0 	.word	0x200001d0
 80085d4:	0800b26c 	.word	0x0800b26c
 80085d8:	0800b279 	.word	0x0800b279
 80085dc:	0800b2a7 	.word	0x0800b2a7

080085e0 <quorem>:
 80085e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e4:	6903      	ldr	r3, [r0, #16]
 80085e6:	690c      	ldr	r4, [r1, #16]
 80085e8:	42a3      	cmp	r3, r4
 80085ea:	4607      	mov	r7, r0
 80085ec:	db7e      	blt.n	80086ec <quorem+0x10c>
 80085ee:	3c01      	subs	r4, #1
 80085f0:	f101 0814 	add.w	r8, r1, #20
 80085f4:	00a3      	lsls	r3, r4, #2
 80085f6:	f100 0514 	add.w	r5, r0, #20
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008600:	9301      	str	r3, [sp, #4]
 8008602:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008606:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800860a:	3301      	adds	r3, #1
 800860c:	429a      	cmp	r2, r3
 800860e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008612:	fbb2 f6f3 	udiv	r6, r2, r3
 8008616:	d32e      	bcc.n	8008676 <quorem+0x96>
 8008618:	f04f 0a00 	mov.w	sl, #0
 800861c:	46c4      	mov	ip, r8
 800861e:	46ae      	mov	lr, r5
 8008620:	46d3      	mov	fp, sl
 8008622:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008626:	b298      	uxth	r0, r3
 8008628:	fb06 a000 	mla	r0, r6, r0, sl
 800862c:	0c02      	lsrs	r2, r0, #16
 800862e:	0c1b      	lsrs	r3, r3, #16
 8008630:	fb06 2303 	mla	r3, r6, r3, r2
 8008634:	f8de 2000 	ldr.w	r2, [lr]
 8008638:	b280      	uxth	r0, r0
 800863a:	b292      	uxth	r2, r2
 800863c:	1a12      	subs	r2, r2, r0
 800863e:	445a      	add	r2, fp
 8008640:	f8de 0000 	ldr.w	r0, [lr]
 8008644:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008648:	b29b      	uxth	r3, r3
 800864a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800864e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008652:	b292      	uxth	r2, r2
 8008654:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008658:	45e1      	cmp	r9, ip
 800865a:	f84e 2b04 	str.w	r2, [lr], #4
 800865e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008662:	d2de      	bcs.n	8008622 <quorem+0x42>
 8008664:	9b00      	ldr	r3, [sp, #0]
 8008666:	58eb      	ldr	r3, [r5, r3]
 8008668:	b92b      	cbnz	r3, 8008676 <quorem+0x96>
 800866a:	9b01      	ldr	r3, [sp, #4]
 800866c:	3b04      	subs	r3, #4
 800866e:	429d      	cmp	r5, r3
 8008670:	461a      	mov	r2, r3
 8008672:	d32f      	bcc.n	80086d4 <quorem+0xf4>
 8008674:	613c      	str	r4, [r7, #16]
 8008676:	4638      	mov	r0, r7
 8008678:	f001 fd12 	bl	800a0a0 <__mcmp>
 800867c:	2800      	cmp	r0, #0
 800867e:	db25      	blt.n	80086cc <quorem+0xec>
 8008680:	4629      	mov	r1, r5
 8008682:	2000      	movs	r0, #0
 8008684:	f858 2b04 	ldr.w	r2, [r8], #4
 8008688:	f8d1 c000 	ldr.w	ip, [r1]
 800868c:	fa1f fe82 	uxth.w	lr, r2
 8008690:	fa1f f38c 	uxth.w	r3, ip
 8008694:	eba3 030e 	sub.w	r3, r3, lr
 8008698:	4403      	add	r3, r0
 800869a:	0c12      	lsrs	r2, r2, #16
 800869c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80086a0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086aa:	45c1      	cmp	r9, r8
 80086ac:	f841 3b04 	str.w	r3, [r1], #4
 80086b0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80086b4:	d2e6      	bcs.n	8008684 <quorem+0xa4>
 80086b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086be:	b922      	cbnz	r2, 80086ca <quorem+0xea>
 80086c0:	3b04      	subs	r3, #4
 80086c2:	429d      	cmp	r5, r3
 80086c4:	461a      	mov	r2, r3
 80086c6:	d30b      	bcc.n	80086e0 <quorem+0x100>
 80086c8:	613c      	str	r4, [r7, #16]
 80086ca:	3601      	adds	r6, #1
 80086cc:	4630      	mov	r0, r6
 80086ce:	b003      	add	sp, #12
 80086d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d4:	6812      	ldr	r2, [r2, #0]
 80086d6:	3b04      	subs	r3, #4
 80086d8:	2a00      	cmp	r2, #0
 80086da:	d1cb      	bne.n	8008674 <quorem+0x94>
 80086dc:	3c01      	subs	r4, #1
 80086de:	e7c6      	b.n	800866e <quorem+0x8e>
 80086e0:	6812      	ldr	r2, [r2, #0]
 80086e2:	3b04      	subs	r3, #4
 80086e4:	2a00      	cmp	r2, #0
 80086e6:	d1ef      	bne.n	80086c8 <quorem+0xe8>
 80086e8:	3c01      	subs	r4, #1
 80086ea:	e7ea      	b.n	80086c2 <quorem+0xe2>
 80086ec:	2000      	movs	r0, #0
 80086ee:	e7ee      	b.n	80086ce <quorem+0xee>

080086f0 <_dtoa_r>:
 80086f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f4:	69c7      	ldr	r7, [r0, #28]
 80086f6:	b097      	sub	sp, #92	@ 0x5c
 80086f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80086fc:	ec55 4b10 	vmov	r4, r5, d0
 8008700:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008702:	9107      	str	r1, [sp, #28]
 8008704:	4681      	mov	r9, r0
 8008706:	920c      	str	r2, [sp, #48]	@ 0x30
 8008708:	9311      	str	r3, [sp, #68]	@ 0x44
 800870a:	b97f      	cbnz	r7, 800872c <_dtoa_r+0x3c>
 800870c:	2010      	movs	r0, #16
 800870e:	f001 f943 	bl	8009998 <malloc>
 8008712:	4602      	mov	r2, r0
 8008714:	f8c9 001c 	str.w	r0, [r9, #28]
 8008718:	b920      	cbnz	r0, 8008724 <_dtoa_r+0x34>
 800871a:	4ba9      	ldr	r3, [pc, #676]	@ (80089c0 <_dtoa_r+0x2d0>)
 800871c:	21ef      	movs	r1, #239	@ 0xef
 800871e:	48a9      	ldr	r0, [pc, #676]	@ (80089c4 <_dtoa_r+0x2d4>)
 8008720:	f7ff ff40 	bl	80085a4 <__assert_func>
 8008724:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008728:	6007      	str	r7, [r0, #0]
 800872a:	60c7      	str	r7, [r0, #12]
 800872c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008730:	6819      	ldr	r1, [r3, #0]
 8008732:	b159      	cbz	r1, 800874c <_dtoa_r+0x5c>
 8008734:	685a      	ldr	r2, [r3, #4]
 8008736:	604a      	str	r2, [r1, #4]
 8008738:	2301      	movs	r3, #1
 800873a:	4093      	lsls	r3, r2
 800873c:	608b      	str	r3, [r1, #8]
 800873e:	4648      	mov	r0, r9
 8008740:	f001 fa32 	bl	8009ba8 <_Bfree>
 8008744:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
 800874c:	1e2b      	subs	r3, r5, #0
 800874e:	bfb9      	ittee	lt
 8008750:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008754:	9305      	strlt	r3, [sp, #20]
 8008756:	2300      	movge	r3, #0
 8008758:	6033      	strge	r3, [r6, #0]
 800875a:	9f05      	ldr	r7, [sp, #20]
 800875c:	4b9a      	ldr	r3, [pc, #616]	@ (80089c8 <_dtoa_r+0x2d8>)
 800875e:	bfbc      	itt	lt
 8008760:	2201      	movlt	r2, #1
 8008762:	6032      	strlt	r2, [r6, #0]
 8008764:	43bb      	bics	r3, r7
 8008766:	d112      	bne.n	800878e <_dtoa_r+0x9e>
 8008768:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800876a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800876e:	6013      	str	r3, [r2, #0]
 8008770:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008774:	4323      	orrs	r3, r4
 8008776:	f000 855a 	beq.w	800922e <_dtoa_r+0xb3e>
 800877a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800877c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80089dc <_dtoa_r+0x2ec>
 8008780:	2b00      	cmp	r3, #0
 8008782:	f000 855c 	beq.w	800923e <_dtoa_r+0xb4e>
 8008786:	f10a 0303 	add.w	r3, sl, #3
 800878a:	f000 bd56 	b.w	800923a <_dtoa_r+0xb4a>
 800878e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008792:	2200      	movs	r2, #0
 8008794:	ec51 0b17 	vmov	r0, r1, d7
 8008798:	2300      	movs	r3, #0
 800879a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800879e:	f7f8 f9a3 	bl	8000ae8 <__aeabi_dcmpeq>
 80087a2:	4680      	mov	r8, r0
 80087a4:	b158      	cbz	r0, 80087be <_dtoa_r+0xce>
 80087a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80087a8:	2301      	movs	r3, #1
 80087aa:	6013      	str	r3, [r2, #0]
 80087ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087ae:	b113      	cbz	r3, 80087b6 <_dtoa_r+0xc6>
 80087b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80087b2:	4b86      	ldr	r3, [pc, #536]	@ (80089cc <_dtoa_r+0x2dc>)
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80089e0 <_dtoa_r+0x2f0>
 80087ba:	f000 bd40 	b.w	800923e <_dtoa_r+0xb4e>
 80087be:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80087c2:	aa14      	add	r2, sp, #80	@ 0x50
 80087c4:	a915      	add	r1, sp, #84	@ 0x54
 80087c6:	4648      	mov	r0, r9
 80087c8:	f001 fd8a 	bl	800a2e0 <__d2b>
 80087cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80087d0:	9002      	str	r0, [sp, #8]
 80087d2:	2e00      	cmp	r6, #0
 80087d4:	d078      	beq.n	80088c8 <_dtoa_r+0x1d8>
 80087d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087d8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80087dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80087e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80087e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80087ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80087f0:	4619      	mov	r1, r3
 80087f2:	2200      	movs	r2, #0
 80087f4:	4b76      	ldr	r3, [pc, #472]	@ (80089d0 <_dtoa_r+0x2e0>)
 80087f6:	f7f7 fd57 	bl	80002a8 <__aeabi_dsub>
 80087fa:	a36b      	add	r3, pc, #428	@ (adr r3, 80089a8 <_dtoa_r+0x2b8>)
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	f7f7 ff0a 	bl	8000618 <__aeabi_dmul>
 8008804:	a36a      	add	r3, pc, #424	@ (adr r3, 80089b0 <_dtoa_r+0x2c0>)
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	f7f7 fd4f 	bl	80002ac <__adddf3>
 800880e:	4604      	mov	r4, r0
 8008810:	4630      	mov	r0, r6
 8008812:	460d      	mov	r5, r1
 8008814:	f7f7 fe96 	bl	8000544 <__aeabi_i2d>
 8008818:	a367      	add	r3, pc, #412	@ (adr r3, 80089b8 <_dtoa_r+0x2c8>)
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	f7f7 fefb 	bl	8000618 <__aeabi_dmul>
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	4620      	mov	r0, r4
 8008828:	4629      	mov	r1, r5
 800882a:	f7f7 fd3f 	bl	80002ac <__adddf3>
 800882e:	4604      	mov	r4, r0
 8008830:	460d      	mov	r5, r1
 8008832:	f7f8 f9a1 	bl	8000b78 <__aeabi_d2iz>
 8008836:	2200      	movs	r2, #0
 8008838:	4607      	mov	r7, r0
 800883a:	2300      	movs	r3, #0
 800883c:	4620      	mov	r0, r4
 800883e:	4629      	mov	r1, r5
 8008840:	f7f8 f95c 	bl	8000afc <__aeabi_dcmplt>
 8008844:	b140      	cbz	r0, 8008858 <_dtoa_r+0x168>
 8008846:	4638      	mov	r0, r7
 8008848:	f7f7 fe7c 	bl	8000544 <__aeabi_i2d>
 800884c:	4622      	mov	r2, r4
 800884e:	462b      	mov	r3, r5
 8008850:	f7f8 f94a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008854:	b900      	cbnz	r0, 8008858 <_dtoa_r+0x168>
 8008856:	3f01      	subs	r7, #1
 8008858:	2f16      	cmp	r7, #22
 800885a:	d852      	bhi.n	8008902 <_dtoa_r+0x212>
 800885c:	4b5d      	ldr	r3, [pc, #372]	@ (80089d4 <_dtoa_r+0x2e4>)
 800885e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008866:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800886a:	f7f8 f947 	bl	8000afc <__aeabi_dcmplt>
 800886e:	2800      	cmp	r0, #0
 8008870:	d049      	beq.n	8008906 <_dtoa_r+0x216>
 8008872:	3f01      	subs	r7, #1
 8008874:	2300      	movs	r3, #0
 8008876:	9310      	str	r3, [sp, #64]	@ 0x40
 8008878:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800887a:	1b9b      	subs	r3, r3, r6
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	bf45      	ittet	mi
 8008880:	f1c3 0301 	rsbmi	r3, r3, #1
 8008884:	9300      	strmi	r3, [sp, #0]
 8008886:	2300      	movpl	r3, #0
 8008888:	2300      	movmi	r3, #0
 800888a:	9206      	str	r2, [sp, #24]
 800888c:	bf54      	ite	pl
 800888e:	9300      	strpl	r3, [sp, #0]
 8008890:	9306      	strmi	r3, [sp, #24]
 8008892:	2f00      	cmp	r7, #0
 8008894:	db39      	blt.n	800890a <_dtoa_r+0x21a>
 8008896:	9b06      	ldr	r3, [sp, #24]
 8008898:	970d      	str	r7, [sp, #52]	@ 0x34
 800889a:	443b      	add	r3, r7
 800889c:	9306      	str	r3, [sp, #24]
 800889e:	2300      	movs	r3, #0
 80088a0:	9308      	str	r3, [sp, #32]
 80088a2:	9b07      	ldr	r3, [sp, #28]
 80088a4:	2b09      	cmp	r3, #9
 80088a6:	d863      	bhi.n	8008970 <_dtoa_r+0x280>
 80088a8:	2b05      	cmp	r3, #5
 80088aa:	bfc4      	itt	gt
 80088ac:	3b04      	subgt	r3, #4
 80088ae:	9307      	strgt	r3, [sp, #28]
 80088b0:	9b07      	ldr	r3, [sp, #28]
 80088b2:	f1a3 0302 	sub.w	r3, r3, #2
 80088b6:	bfcc      	ite	gt
 80088b8:	2400      	movgt	r4, #0
 80088ba:	2401      	movle	r4, #1
 80088bc:	2b03      	cmp	r3, #3
 80088be:	d863      	bhi.n	8008988 <_dtoa_r+0x298>
 80088c0:	e8df f003 	tbb	[pc, r3]
 80088c4:	2b375452 	.word	0x2b375452
 80088c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80088cc:	441e      	add	r6, r3
 80088ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80088d2:	2b20      	cmp	r3, #32
 80088d4:	bfc1      	itttt	gt
 80088d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80088da:	409f      	lslgt	r7, r3
 80088dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80088e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80088e4:	bfd6      	itet	le
 80088e6:	f1c3 0320 	rsble	r3, r3, #32
 80088ea:	ea47 0003 	orrgt.w	r0, r7, r3
 80088ee:	fa04 f003 	lslle.w	r0, r4, r3
 80088f2:	f7f7 fe17 	bl	8000524 <__aeabi_ui2d>
 80088f6:	2201      	movs	r2, #1
 80088f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80088fc:	3e01      	subs	r6, #1
 80088fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8008900:	e776      	b.n	80087f0 <_dtoa_r+0x100>
 8008902:	2301      	movs	r3, #1
 8008904:	e7b7      	b.n	8008876 <_dtoa_r+0x186>
 8008906:	9010      	str	r0, [sp, #64]	@ 0x40
 8008908:	e7b6      	b.n	8008878 <_dtoa_r+0x188>
 800890a:	9b00      	ldr	r3, [sp, #0]
 800890c:	1bdb      	subs	r3, r3, r7
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	427b      	negs	r3, r7
 8008912:	9308      	str	r3, [sp, #32]
 8008914:	2300      	movs	r3, #0
 8008916:	930d      	str	r3, [sp, #52]	@ 0x34
 8008918:	e7c3      	b.n	80088a2 <_dtoa_r+0x1b2>
 800891a:	2301      	movs	r3, #1
 800891c:	9309      	str	r3, [sp, #36]	@ 0x24
 800891e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008920:	eb07 0b03 	add.w	fp, r7, r3
 8008924:	f10b 0301 	add.w	r3, fp, #1
 8008928:	2b01      	cmp	r3, #1
 800892a:	9303      	str	r3, [sp, #12]
 800892c:	bfb8      	it	lt
 800892e:	2301      	movlt	r3, #1
 8008930:	e006      	b.n	8008940 <_dtoa_r+0x250>
 8008932:	2301      	movs	r3, #1
 8008934:	9309      	str	r3, [sp, #36]	@ 0x24
 8008936:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008938:	2b00      	cmp	r3, #0
 800893a:	dd28      	ble.n	800898e <_dtoa_r+0x29e>
 800893c:	469b      	mov	fp, r3
 800893e:	9303      	str	r3, [sp, #12]
 8008940:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008944:	2100      	movs	r1, #0
 8008946:	2204      	movs	r2, #4
 8008948:	f102 0514 	add.w	r5, r2, #20
 800894c:	429d      	cmp	r5, r3
 800894e:	d926      	bls.n	800899e <_dtoa_r+0x2ae>
 8008950:	6041      	str	r1, [r0, #4]
 8008952:	4648      	mov	r0, r9
 8008954:	f001 f8e8 	bl	8009b28 <_Balloc>
 8008958:	4682      	mov	sl, r0
 800895a:	2800      	cmp	r0, #0
 800895c:	d142      	bne.n	80089e4 <_dtoa_r+0x2f4>
 800895e:	4b1e      	ldr	r3, [pc, #120]	@ (80089d8 <_dtoa_r+0x2e8>)
 8008960:	4602      	mov	r2, r0
 8008962:	f240 11af 	movw	r1, #431	@ 0x1af
 8008966:	e6da      	b.n	800871e <_dtoa_r+0x2e>
 8008968:	2300      	movs	r3, #0
 800896a:	e7e3      	b.n	8008934 <_dtoa_r+0x244>
 800896c:	2300      	movs	r3, #0
 800896e:	e7d5      	b.n	800891c <_dtoa_r+0x22c>
 8008970:	2401      	movs	r4, #1
 8008972:	2300      	movs	r3, #0
 8008974:	9307      	str	r3, [sp, #28]
 8008976:	9409      	str	r4, [sp, #36]	@ 0x24
 8008978:	f04f 3bff 	mov.w	fp, #4294967295
 800897c:	2200      	movs	r2, #0
 800897e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008982:	2312      	movs	r3, #18
 8008984:	920c      	str	r2, [sp, #48]	@ 0x30
 8008986:	e7db      	b.n	8008940 <_dtoa_r+0x250>
 8008988:	2301      	movs	r3, #1
 800898a:	9309      	str	r3, [sp, #36]	@ 0x24
 800898c:	e7f4      	b.n	8008978 <_dtoa_r+0x288>
 800898e:	f04f 0b01 	mov.w	fp, #1
 8008992:	f8cd b00c 	str.w	fp, [sp, #12]
 8008996:	465b      	mov	r3, fp
 8008998:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800899c:	e7d0      	b.n	8008940 <_dtoa_r+0x250>
 800899e:	3101      	adds	r1, #1
 80089a0:	0052      	lsls	r2, r2, #1
 80089a2:	e7d1      	b.n	8008948 <_dtoa_r+0x258>
 80089a4:	f3af 8000 	nop.w
 80089a8:	636f4361 	.word	0x636f4361
 80089ac:	3fd287a7 	.word	0x3fd287a7
 80089b0:	8b60c8b3 	.word	0x8b60c8b3
 80089b4:	3fc68a28 	.word	0x3fc68a28
 80089b8:	509f79fb 	.word	0x509f79fb
 80089bc:	3fd34413 	.word	0x3fd34413
 80089c0:	0800b1f3 	.word	0x0800b1f3
 80089c4:	0800b2b5 	.word	0x0800b2b5
 80089c8:	7ff00000 	.word	0x7ff00000
 80089cc:	0800b1cb 	.word	0x0800b1cb
 80089d0:	3ff80000 	.word	0x3ff80000
 80089d4:	0800b570 	.word	0x0800b570
 80089d8:	0800b30d 	.word	0x0800b30d
 80089dc:	0800b2b1 	.word	0x0800b2b1
 80089e0:	0800b1ca 	.word	0x0800b1ca
 80089e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089e8:	6018      	str	r0, [r3, #0]
 80089ea:	9b03      	ldr	r3, [sp, #12]
 80089ec:	2b0e      	cmp	r3, #14
 80089ee:	f200 80a1 	bhi.w	8008b34 <_dtoa_r+0x444>
 80089f2:	2c00      	cmp	r4, #0
 80089f4:	f000 809e 	beq.w	8008b34 <_dtoa_r+0x444>
 80089f8:	2f00      	cmp	r7, #0
 80089fa:	dd33      	ble.n	8008a64 <_dtoa_r+0x374>
 80089fc:	4b9c      	ldr	r3, [pc, #624]	@ (8008c70 <_dtoa_r+0x580>)
 80089fe:	f007 020f 	and.w	r2, r7, #15
 8008a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a06:	ed93 7b00 	vldr	d7, [r3]
 8008a0a:	05f8      	lsls	r0, r7, #23
 8008a0c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008a10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008a14:	d516      	bpl.n	8008a44 <_dtoa_r+0x354>
 8008a16:	4b97      	ldr	r3, [pc, #604]	@ (8008c74 <_dtoa_r+0x584>)
 8008a18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a20:	f7f7 ff24 	bl	800086c <__aeabi_ddiv>
 8008a24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a28:	f004 040f 	and.w	r4, r4, #15
 8008a2c:	2603      	movs	r6, #3
 8008a2e:	4d91      	ldr	r5, [pc, #580]	@ (8008c74 <_dtoa_r+0x584>)
 8008a30:	b954      	cbnz	r4, 8008a48 <_dtoa_r+0x358>
 8008a32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a3a:	f7f7 ff17 	bl	800086c <__aeabi_ddiv>
 8008a3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a42:	e028      	b.n	8008a96 <_dtoa_r+0x3a6>
 8008a44:	2602      	movs	r6, #2
 8008a46:	e7f2      	b.n	8008a2e <_dtoa_r+0x33e>
 8008a48:	07e1      	lsls	r1, r4, #31
 8008a4a:	d508      	bpl.n	8008a5e <_dtoa_r+0x36e>
 8008a4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a54:	f7f7 fde0 	bl	8000618 <__aeabi_dmul>
 8008a58:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a5c:	3601      	adds	r6, #1
 8008a5e:	1064      	asrs	r4, r4, #1
 8008a60:	3508      	adds	r5, #8
 8008a62:	e7e5      	b.n	8008a30 <_dtoa_r+0x340>
 8008a64:	f000 80af 	beq.w	8008bc6 <_dtoa_r+0x4d6>
 8008a68:	427c      	negs	r4, r7
 8008a6a:	4b81      	ldr	r3, [pc, #516]	@ (8008c70 <_dtoa_r+0x580>)
 8008a6c:	4d81      	ldr	r5, [pc, #516]	@ (8008c74 <_dtoa_r+0x584>)
 8008a6e:	f004 020f 	and.w	r2, r4, #15
 8008a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a7e:	f7f7 fdcb 	bl	8000618 <__aeabi_dmul>
 8008a82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a86:	1124      	asrs	r4, r4, #4
 8008a88:	2300      	movs	r3, #0
 8008a8a:	2602      	movs	r6, #2
 8008a8c:	2c00      	cmp	r4, #0
 8008a8e:	f040 808f 	bne.w	8008bb0 <_dtoa_r+0x4c0>
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1d3      	bne.n	8008a3e <_dtoa_r+0x34e>
 8008a96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 8094 	beq.w	8008bca <_dtoa_r+0x4da>
 8008aa2:	4b75      	ldr	r3, [pc, #468]	@ (8008c78 <_dtoa_r+0x588>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	f7f8 f827 	bl	8000afc <__aeabi_dcmplt>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	f000 808b 	beq.w	8008bca <_dtoa_r+0x4da>
 8008ab4:	9b03      	ldr	r3, [sp, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 8087 	beq.w	8008bca <_dtoa_r+0x4da>
 8008abc:	f1bb 0f00 	cmp.w	fp, #0
 8008ac0:	dd34      	ble.n	8008b2c <_dtoa_r+0x43c>
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	4b6d      	ldr	r3, [pc, #436]	@ (8008c7c <_dtoa_r+0x58c>)
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	4629      	mov	r1, r5
 8008aca:	f7f7 fda5 	bl	8000618 <__aeabi_dmul>
 8008ace:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ad2:	f107 38ff 	add.w	r8, r7, #4294967295
 8008ad6:	3601      	adds	r6, #1
 8008ad8:	465c      	mov	r4, fp
 8008ada:	4630      	mov	r0, r6
 8008adc:	f7f7 fd32 	bl	8000544 <__aeabi_i2d>
 8008ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ae4:	f7f7 fd98 	bl	8000618 <__aeabi_dmul>
 8008ae8:	4b65      	ldr	r3, [pc, #404]	@ (8008c80 <_dtoa_r+0x590>)
 8008aea:	2200      	movs	r2, #0
 8008aec:	f7f7 fbde 	bl	80002ac <__adddf3>
 8008af0:	4605      	mov	r5, r0
 8008af2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008af6:	2c00      	cmp	r4, #0
 8008af8:	d16a      	bne.n	8008bd0 <_dtoa_r+0x4e0>
 8008afa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008afe:	4b61      	ldr	r3, [pc, #388]	@ (8008c84 <_dtoa_r+0x594>)
 8008b00:	2200      	movs	r2, #0
 8008b02:	f7f7 fbd1 	bl	80002a8 <__aeabi_dsub>
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b0e:	462a      	mov	r2, r5
 8008b10:	4633      	mov	r3, r6
 8008b12:	f7f8 f811 	bl	8000b38 <__aeabi_dcmpgt>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	f040 8298 	bne.w	800904c <_dtoa_r+0x95c>
 8008b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b20:	462a      	mov	r2, r5
 8008b22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008b26:	f7f7 ffe9 	bl	8000afc <__aeabi_dcmplt>
 8008b2a:	bb38      	cbnz	r0, 8008b7c <_dtoa_r+0x48c>
 8008b2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008b30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f2c0 8157 	blt.w	8008dea <_dtoa_r+0x6fa>
 8008b3c:	2f0e      	cmp	r7, #14
 8008b3e:	f300 8154 	bgt.w	8008dea <_dtoa_r+0x6fa>
 8008b42:	4b4b      	ldr	r3, [pc, #300]	@ (8008c70 <_dtoa_r+0x580>)
 8008b44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b48:	ed93 7b00 	vldr	d7, [r3]
 8008b4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	ed8d 7b00 	vstr	d7, [sp]
 8008b54:	f280 80e5 	bge.w	8008d22 <_dtoa_r+0x632>
 8008b58:	9b03      	ldr	r3, [sp, #12]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f300 80e1 	bgt.w	8008d22 <_dtoa_r+0x632>
 8008b60:	d10c      	bne.n	8008b7c <_dtoa_r+0x48c>
 8008b62:	4b48      	ldr	r3, [pc, #288]	@ (8008c84 <_dtoa_r+0x594>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	ec51 0b17 	vmov	r0, r1, d7
 8008b6a:	f7f7 fd55 	bl	8000618 <__aeabi_dmul>
 8008b6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b72:	f7f7 ffd7 	bl	8000b24 <__aeabi_dcmpge>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	f000 8266 	beq.w	8009048 <_dtoa_r+0x958>
 8008b7c:	2400      	movs	r4, #0
 8008b7e:	4625      	mov	r5, r4
 8008b80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b82:	4656      	mov	r6, sl
 8008b84:	ea6f 0803 	mvn.w	r8, r3
 8008b88:	2700      	movs	r7, #0
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	4648      	mov	r0, r9
 8008b8e:	f001 f80b 	bl	8009ba8 <_Bfree>
 8008b92:	2d00      	cmp	r5, #0
 8008b94:	f000 80bd 	beq.w	8008d12 <_dtoa_r+0x622>
 8008b98:	b12f      	cbz	r7, 8008ba6 <_dtoa_r+0x4b6>
 8008b9a:	42af      	cmp	r7, r5
 8008b9c:	d003      	beq.n	8008ba6 <_dtoa_r+0x4b6>
 8008b9e:	4639      	mov	r1, r7
 8008ba0:	4648      	mov	r0, r9
 8008ba2:	f001 f801 	bl	8009ba8 <_Bfree>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4648      	mov	r0, r9
 8008baa:	f000 fffd 	bl	8009ba8 <_Bfree>
 8008bae:	e0b0      	b.n	8008d12 <_dtoa_r+0x622>
 8008bb0:	07e2      	lsls	r2, r4, #31
 8008bb2:	d505      	bpl.n	8008bc0 <_dtoa_r+0x4d0>
 8008bb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bb8:	f7f7 fd2e 	bl	8000618 <__aeabi_dmul>
 8008bbc:	3601      	adds	r6, #1
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	1064      	asrs	r4, r4, #1
 8008bc2:	3508      	adds	r5, #8
 8008bc4:	e762      	b.n	8008a8c <_dtoa_r+0x39c>
 8008bc6:	2602      	movs	r6, #2
 8008bc8:	e765      	b.n	8008a96 <_dtoa_r+0x3a6>
 8008bca:	9c03      	ldr	r4, [sp, #12]
 8008bcc:	46b8      	mov	r8, r7
 8008bce:	e784      	b.n	8008ada <_dtoa_r+0x3ea>
 8008bd0:	4b27      	ldr	r3, [pc, #156]	@ (8008c70 <_dtoa_r+0x580>)
 8008bd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bdc:	4454      	add	r4, sl
 8008bde:	2900      	cmp	r1, #0
 8008be0:	d054      	beq.n	8008c8c <_dtoa_r+0x59c>
 8008be2:	4929      	ldr	r1, [pc, #164]	@ (8008c88 <_dtoa_r+0x598>)
 8008be4:	2000      	movs	r0, #0
 8008be6:	f7f7 fe41 	bl	800086c <__aeabi_ddiv>
 8008bea:	4633      	mov	r3, r6
 8008bec:	462a      	mov	r2, r5
 8008bee:	f7f7 fb5b 	bl	80002a8 <__aeabi_dsub>
 8008bf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008bf6:	4656      	mov	r6, sl
 8008bf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bfc:	f7f7 ffbc 	bl	8000b78 <__aeabi_d2iz>
 8008c00:	4605      	mov	r5, r0
 8008c02:	f7f7 fc9f 	bl	8000544 <__aeabi_i2d>
 8008c06:	4602      	mov	r2, r0
 8008c08:	460b      	mov	r3, r1
 8008c0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c0e:	f7f7 fb4b 	bl	80002a8 <__aeabi_dsub>
 8008c12:	3530      	adds	r5, #48	@ 0x30
 8008c14:	4602      	mov	r2, r0
 8008c16:	460b      	mov	r3, r1
 8008c18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c1c:	f806 5b01 	strb.w	r5, [r6], #1
 8008c20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c24:	f7f7 ff6a 	bl	8000afc <__aeabi_dcmplt>
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	d172      	bne.n	8008d12 <_dtoa_r+0x622>
 8008c2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c30:	4911      	ldr	r1, [pc, #68]	@ (8008c78 <_dtoa_r+0x588>)
 8008c32:	2000      	movs	r0, #0
 8008c34:	f7f7 fb38 	bl	80002a8 <__aeabi_dsub>
 8008c38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c3c:	f7f7 ff5e 	bl	8000afc <__aeabi_dcmplt>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	f040 80b4 	bne.w	8008dae <_dtoa_r+0x6be>
 8008c46:	42a6      	cmp	r6, r4
 8008c48:	f43f af70 	beq.w	8008b2c <_dtoa_r+0x43c>
 8008c4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c50:	4b0a      	ldr	r3, [pc, #40]	@ (8008c7c <_dtoa_r+0x58c>)
 8008c52:	2200      	movs	r2, #0
 8008c54:	f7f7 fce0 	bl	8000618 <__aeabi_dmul>
 8008c58:	4b08      	ldr	r3, [pc, #32]	@ (8008c7c <_dtoa_r+0x58c>)
 8008c5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c5e:	2200      	movs	r2, #0
 8008c60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c64:	f7f7 fcd8 	bl	8000618 <__aeabi_dmul>
 8008c68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c6c:	e7c4      	b.n	8008bf8 <_dtoa_r+0x508>
 8008c6e:	bf00      	nop
 8008c70:	0800b570 	.word	0x0800b570
 8008c74:	0800b548 	.word	0x0800b548
 8008c78:	3ff00000 	.word	0x3ff00000
 8008c7c:	40240000 	.word	0x40240000
 8008c80:	401c0000 	.word	0x401c0000
 8008c84:	40140000 	.word	0x40140000
 8008c88:	3fe00000 	.word	0x3fe00000
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	f7f7 fcc2 	bl	8000618 <__aeabi_dmul>
 8008c94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c98:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008c9a:	4656      	mov	r6, sl
 8008c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ca0:	f7f7 ff6a 	bl	8000b78 <__aeabi_d2iz>
 8008ca4:	4605      	mov	r5, r0
 8008ca6:	f7f7 fc4d 	bl	8000544 <__aeabi_i2d>
 8008caa:	4602      	mov	r2, r0
 8008cac:	460b      	mov	r3, r1
 8008cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cb2:	f7f7 faf9 	bl	80002a8 <__aeabi_dsub>
 8008cb6:	3530      	adds	r5, #48	@ 0x30
 8008cb8:	f806 5b01 	strb.w	r5, [r6], #1
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	42a6      	cmp	r6, r4
 8008cc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008cc6:	f04f 0200 	mov.w	r2, #0
 8008cca:	d124      	bne.n	8008d16 <_dtoa_r+0x626>
 8008ccc:	4baf      	ldr	r3, [pc, #700]	@ (8008f8c <_dtoa_r+0x89c>)
 8008cce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008cd2:	f7f7 faeb 	bl	80002ac <__adddf3>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	460b      	mov	r3, r1
 8008cda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cde:	f7f7 ff2b 	bl	8000b38 <__aeabi_dcmpgt>
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	d163      	bne.n	8008dae <_dtoa_r+0x6be>
 8008ce6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cea:	49a8      	ldr	r1, [pc, #672]	@ (8008f8c <_dtoa_r+0x89c>)
 8008cec:	2000      	movs	r0, #0
 8008cee:	f7f7 fadb 	bl	80002a8 <__aeabi_dsub>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cfa:	f7f7 feff 	bl	8000afc <__aeabi_dcmplt>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	f43f af14 	beq.w	8008b2c <_dtoa_r+0x43c>
 8008d04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008d06:	1e73      	subs	r3, r6, #1
 8008d08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d0e:	2b30      	cmp	r3, #48	@ 0x30
 8008d10:	d0f8      	beq.n	8008d04 <_dtoa_r+0x614>
 8008d12:	4647      	mov	r7, r8
 8008d14:	e03b      	b.n	8008d8e <_dtoa_r+0x69e>
 8008d16:	4b9e      	ldr	r3, [pc, #632]	@ (8008f90 <_dtoa_r+0x8a0>)
 8008d18:	f7f7 fc7e 	bl	8000618 <__aeabi_dmul>
 8008d1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d20:	e7bc      	b.n	8008c9c <_dtoa_r+0x5ac>
 8008d22:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d26:	4656      	mov	r6, sl
 8008d28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	4629      	mov	r1, r5
 8008d30:	f7f7 fd9c 	bl	800086c <__aeabi_ddiv>
 8008d34:	f7f7 ff20 	bl	8000b78 <__aeabi_d2iz>
 8008d38:	4680      	mov	r8, r0
 8008d3a:	f7f7 fc03 	bl	8000544 <__aeabi_i2d>
 8008d3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d42:	f7f7 fc69 	bl	8000618 <__aeabi_dmul>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	4629      	mov	r1, r5
 8008d4e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d52:	f7f7 faa9 	bl	80002a8 <__aeabi_dsub>
 8008d56:	f806 4b01 	strb.w	r4, [r6], #1
 8008d5a:	9d03      	ldr	r5, [sp, #12]
 8008d5c:	eba6 040a 	sub.w	r4, r6, sl
 8008d60:	42a5      	cmp	r5, r4
 8008d62:	4602      	mov	r2, r0
 8008d64:	460b      	mov	r3, r1
 8008d66:	d133      	bne.n	8008dd0 <_dtoa_r+0x6e0>
 8008d68:	f7f7 faa0 	bl	80002ac <__adddf3>
 8008d6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d70:	4604      	mov	r4, r0
 8008d72:	460d      	mov	r5, r1
 8008d74:	f7f7 fee0 	bl	8000b38 <__aeabi_dcmpgt>
 8008d78:	b9c0      	cbnz	r0, 8008dac <_dtoa_r+0x6bc>
 8008d7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d7e:	4620      	mov	r0, r4
 8008d80:	4629      	mov	r1, r5
 8008d82:	f7f7 feb1 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d86:	b110      	cbz	r0, 8008d8e <_dtoa_r+0x69e>
 8008d88:	f018 0f01 	tst.w	r8, #1
 8008d8c:	d10e      	bne.n	8008dac <_dtoa_r+0x6bc>
 8008d8e:	9902      	ldr	r1, [sp, #8]
 8008d90:	4648      	mov	r0, r9
 8008d92:	f000 ff09 	bl	8009ba8 <_Bfree>
 8008d96:	2300      	movs	r3, #0
 8008d98:	7033      	strb	r3, [r6, #0]
 8008d9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d9c:	3701      	adds	r7, #1
 8008d9e:	601f      	str	r7, [r3, #0]
 8008da0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	f000 824b 	beq.w	800923e <_dtoa_r+0xb4e>
 8008da8:	601e      	str	r6, [r3, #0]
 8008daa:	e248      	b.n	800923e <_dtoa_r+0xb4e>
 8008dac:	46b8      	mov	r8, r7
 8008dae:	4633      	mov	r3, r6
 8008db0:	461e      	mov	r6, r3
 8008db2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008db6:	2a39      	cmp	r2, #57	@ 0x39
 8008db8:	d106      	bne.n	8008dc8 <_dtoa_r+0x6d8>
 8008dba:	459a      	cmp	sl, r3
 8008dbc:	d1f8      	bne.n	8008db0 <_dtoa_r+0x6c0>
 8008dbe:	2230      	movs	r2, #48	@ 0x30
 8008dc0:	f108 0801 	add.w	r8, r8, #1
 8008dc4:	f88a 2000 	strb.w	r2, [sl]
 8008dc8:	781a      	ldrb	r2, [r3, #0]
 8008dca:	3201      	adds	r2, #1
 8008dcc:	701a      	strb	r2, [r3, #0]
 8008dce:	e7a0      	b.n	8008d12 <_dtoa_r+0x622>
 8008dd0:	4b6f      	ldr	r3, [pc, #444]	@ (8008f90 <_dtoa_r+0x8a0>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f7f7 fc20 	bl	8000618 <__aeabi_dmul>
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2300      	movs	r3, #0
 8008ddc:	4604      	mov	r4, r0
 8008dde:	460d      	mov	r5, r1
 8008de0:	f7f7 fe82 	bl	8000ae8 <__aeabi_dcmpeq>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d09f      	beq.n	8008d28 <_dtoa_r+0x638>
 8008de8:	e7d1      	b.n	8008d8e <_dtoa_r+0x69e>
 8008dea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dec:	2a00      	cmp	r2, #0
 8008dee:	f000 80ea 	beq.w	8008fc6 <_dtoa_r+0x8d6>
 8008df2:	9a07      	ldr	r2, [sp, #28]
 8008df4:	2a01      	cmp	r2, #1
 8008df6:	f300 80cd 	bgt.w	8008f94 <_dtoa_r+0x8a4>
 8008dfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008dfc:	2a00      	cmp	r2, #0
 8008dfe:	f000 80c1 	beq.w	8008f84 <_dtoa_r+0x894>
 8008e02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008e06:	9c08      	ldr	r4, [sp, #32]
 8008e08:	9e00      	ldr	r6, [sp, #0]
 8008e0a:	9a00      	ldr	r2, [sp, #0]
 8008e0c:	441a      	add	r2, r3
 8008e0e:	9200      	str	r2, [sp, #0]
 8008e10:	9a06      	ldr	r2, [sp, #24]
 8008e12:	2101      	movs	r1, #1
 8008e14:	441a      	add	r2, r3
 8008e16:	4648      	mov	r0, r9
 8008e18:	9206      	str	r2, [sp, #24]
 8008e1a:	f000 ffc3 	bl	8009da4 <__i2b>
 8008e1e:	4605      	mov	r5, r0
 8008e20:	b166      	cbz	r6, 8008e3c <_dtoa_r+0x74c>
 8008e22:	9b06      	ldr	r3, [sp, #24]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dd09      	ble.n	8008e3c <_dtoa_r+0x74c>
 8008e28:	42b3      	cmp	r3, r6
 8008e2a:	9a00      	ldr	r2, [sp, #0]
 8008e2c:	bfa8      	it	ge
 8008e2e:	4633      	movge	r3, r6
 8008e30:	1ad2      	subs	r2, r2, r3
 8008e32:	9200      	str	r2, [sp, #0]
 8008e34:	9a06      	ldr	r2, [sp, #24]
 8008e36:	1af6      	subs	r6, r6, r3
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	9306      	str	r3, [sp, #24]
 8008e3c:	9b08      	ldr	r3, [sp, #32]
 8008e3e:	b30b      	cbz	r3, 8008e84 <_dtoa_r+0x794>
 8008e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f000 80c6 	beq.w	8008fd4 <_dtoa_r+0x8e4>
 8008e48:	2c00      	cmp	r4, #0
 8008e4a:	f000 80c0 	beq.w	8008fce <_dtoa_r+0x8de>
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4622      	mov	r2, r4
 8008e52:	4648      	mov	r0, r9
 8008e54:	f001 f85e 	bl	8009f14 <__pow5mult>
 8008e58:	9a02      	ldr	r2, [sp, #8]
 8008e5a:	4601      	mov	r1, r0
 8008e5c:	4605      	mov	r5, r0
 8008e5e:	4648      	mov	r0, r9
 8008e60:	f000 ffb6 	bl	8009dd0 <__multiply>
 8008e64:	9902      	ldr	r1, [sp, #8]
 8008e66:	4680      	mov	r8, r0
 8008e68:	4648      	mov	r0, r9
 8008e6a:	f000 fe9d 	bl	8009ba8 <_Bfree>
 8008e6e:	9b08      	ldr	r3, [sp, #32]
 8008e70:	1b1b      	subs	r3, r3, r4
 8008e72:	9308      	str	r3, [sp, #32]
 8008e74:	f000 80b1 	beq.w	8008fda <_dtoa_r+0x8ea>
 8008e78:	9a08      	ldr	r2, [sp, #32]
 8008e7a:	4641      	mov	r1, r8
 8008e7c:	4648      	mov	r0, r9
 8008e7e:	f001 f849 	bl	8009f14 <__pow5mult>
 8008e82:	9002      	str	r0, [sp, #8]
 8008e84:	2101      	movs	r1, #1
 8008e86:	4648      	mov	r0, r9
 8008e88:	f000 ff8c 	bl	8009da4 <__i2b>
 8008e8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e8e:	4604      	mov	r4, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 81d8 	beq.w	8009246 <_dtoa_r+0xb56>
 8008e96:	461a      	mov	r2, r3
 8008e98:	4601      	mov	r1, r0
 8008e9a:	4648      	mov	r0, r9
 8008e9c:	f001 f83a 	bl	8009f14 <__pow5mult>
 8008ea0:	9b07      	ldr	r3, [sp, #28]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	f300 809f 	bgt.w	8008fe8 <_dtoa_r+0x8f8>
 8008eaa:	9b04      	ldr	r3, [sp, #16]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f040 8097 	bne.w	8008fe0 <_dtoa_r+0x8f0>
 8008eb2:	9b05      	ldr	r3, [sp, #20]
 8008eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f040 8093 	bne.w	8008fe4 <_dtoa_r+0x8f4>
 8008ebe:	9b05      	ldr	r3, [sp, #20]
 8008ec0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ec4:	0d1b      	lsrs	r3, r3, #20
 8008ec6:	051b      	lsls	r3, r3, #20
 8008ec8:	b133      	cbz	r3, 8008ed8 <_dtoa_r+0x7e8>
 8008eca:	9b00      	ldr	r3, [sp, #0]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	9300      	str	r3, [sp, #0]
 8008ed0:	9b06      	ldr	r3, [sp, #24]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	9306      	str	r3, [sp, #24]
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	9308      	str	r3, [sp, #32]
 8008eda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 81b8 	beq.w	8009252 <_dtoa_r+0xb62>
 8008ee2:	6923      	ldr	r3, [r4, #16]
 8008ee4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ee8:	6918      	ldr	r0, [r3, #16]
 8008eea:	f000 ff0f 	bl	8009d0c <__hi0bits>
 8008eee:	f1c0 0020 	rsb	r0, r0, #32
 8008ef2:	9b06      	ldr	r3, [sp, #24]
 8008ef4:	4418      	add	r0, r3
 8008ef6:	f010 001f 	ands.w	r0, r0, #31
 8008efa:	f000 8082 	beq.w	8009002 <_dtoa_r+0x912>
 8008efe:	f1c0 0320 	rsb	r3, r0, #32
 8008f02:	2b04      	cmp	r3, #4
 8008f04:	dd73      	ble.n	8008fee <_dtoa_r+0x8fe>
 8008f06:	9b00      	ldr	r3, [sp, #0]
 8008f08:	f1c0 001c 	rsb	r0, r0, #28
 8008f0c:	4403      	add	r3, r0
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	9b06      	ldr	r3, [sp, #24]
 8008f12:	4403      	add	r3, r0
 8008f14:	4406      	add	r6, r0
 8008f16:	9306      	str	r3, [sp, #24]
 8008f18:	9b00      	ldr	r3, [sp, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	dd05      	ble.n	8008f2a <_dtoa_r+0x83a>
 8008f1e:	9902      	ldr	r1, [sp, #8]
 8008f20:	461a      	mov	r2, r3
 8008f22:	4648      	mov	r0, r9
 8008f24:	f001 f850 	bl	8009fc8 <__lshift>
 8008f28:	9002      	str	r0, [sp, #8]
 8008f2a:	9b06      	ldr	r3, [sp, #24]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	dd05      	ble.n	8008f3c <_dtoa_r+0x84c>
 8008f30:	4621      	mov	r1, r4
 8008f32:	461a      	mov	r2, r3
 8008f34:	4648      	mov	r0, r9
 8008f36:	f001 f847 	bl	8009fc8 <__lshift>
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d061      	beq.n	8009006 <_dtoa_r+0x916>
 8008f42:	9802      	ldr	r0, [sp, #8]
 8008f44:	4621      	mov	r1, r4
 8008f46:	f001 f8ab 	bl	800a0a0 <__mcmp>
 8008f4a:	2800      	cmp	r0, #0
 8008f4c:	da5b      	bge.n	8009006 <_dtoa_r+0x916>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9902      	ldr	r1, [sp, #8]
 8008f52:	220a      	movs	r2, #10
 8008f54:	4648      	mov	r0, r9
 8008f56:	f000 fe49 	bl	8009bec <__multadd>
 8008f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5c:	9002      	str	r0, [sp, #8]
 8008f5e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	f000 8177 	beq.w	8009256 <_dtoa_r+0xb66>
 8008f68:	4629      	mov	r1, r5
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	220a      	movs	r2, #10
 8008f6e:	4648      	mov	r0, r9
 8008f70:	f000 fe3c 	bl	8009bec <__multadd>
 8008f74:	f1bb 0f00 	cmp.w	fp, #0
 8008f78:	4605      	mov	r5, r0
 8008f7a:	dc6f      	bgt.n	800905c <_dtoa_r+0x96c>
 8008f7c:	9b07      	ldr	r3, [sp, #28]
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	dc49      	bgt.n	8009016 <_dtoa_r+0x926>
 8008f82:	e06b      	b.n	800905c <_dtoa_r+0x96c>
 8008f84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f8a:	e73c      	b.n	8008e06 <_dtoa_r+0x716>
 8008f8c:	3fe00000 	.word	0x3fe00000
 8008f90:	40240000 	.word	0x40240000
 8008f94:	9b03      	ldr	r3, [sp, #12]
 8008f96:	1e5c      	subs	r4, r3, #1
 8008f98:	9b08      	ldr	r3, [sp, #32]
 8008f9a:	42a3      	cmp	r3, r4
 8008f9c:	db09      	blt.n	8008fb2 <_dtoa_r+0x8c2>
 8008f9e:	1b1c      	subs	r4, r3, r4
 8008fa0:	9b03      	ldr	r3, [sp, #12]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	f6bf af30 	bge.w	8008e08 <_dtoa_r+0x718>
 8008fa8:	9b00      	ldr	r3, [sp, #0]
 8008faa:	9a03      	ldr	r2, [sp, #12]
 8008fac:	1a9e      	subs	r6, r3, r2
 8008fae:	2300      	movs	r3, #0
 8008fb0:	e72b      	b.n	8008e0a <_dtoa_r+0x71a>
 8008fb2:	9b08      	ldr	r3, [sp, #32]
 8008fb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008fb6:	9408      	str	r4, [sp, #32]
 8008fb8:	1ae3      	subs	r3, r4, r3
 8008fba:	441a      	add	r2, r3
 8008fbc:	9e00      	ldr	r6, [sp, #0]
 8008fbe:	9b03      	ldr	r3, [sp, #12]
 8008fc0:	920d      	str	r2, [sp, #52]	@ 0x34
 8008fc2:	2400      	movs	r4, #0
 8008fc4:	e721      	b.n	8008e0a <_dtoa_r+0x71a>
 8008fc6:	9c08      	ldr	r4, [sp, #32]
 8008fc8:	9e00      	ldr	r6, [sp, #0]
 8008fca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008fcc:	e728      	b.n	8008e20 <_dtoa_r+0x730>
 8008fce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008fd2:	e751      	b.n	8008e78 <_dtoa_r+0x788>
 8008fd4:	9a08      	ldr	r2, [sp, #32]
 8008fd6:	9902      	ldr	r1, [sp, #8]
 8008fd8:	e750      	b.n	8008e7c <_dtoa_r+0x78c>
 8008fda:	f8cd 8008 	str.w	r8, [sp, #8]
 8008fde:	e751      	b.n	8008e84 <_dtoa_r+0x794>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	e779      	b.n	8008ed8 <_dtoa_r+0x7e8>
 8008fe4:	9b04      	ldr	r3, [sp, #16]
 8008fe6:	e777      	b.n	8008ed8 <_dtoa_r+0x7e8>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	9308      	str	r3, [sp, #32]
 8008fec:	e779      	b.n	8008ee2 <_dtoa_r+0x7f2>
 8008fee:	d093      	beq.n	8008f18 <_dtoa_r+0x828>
 8008ff0:	9a00      	ldr	r2, [sp, #0]
 8008ff2:	331c      	adds	r3, #28
 8008ff4:	441a      	add	r2, r3
 8008ff6:	9200      	str	r2, [sp, #0]
 8008ff8:	9a06      	ldr	r2, [sp, #24]
 8008ffa:	441a      	add	r2, r3
 8008ffc:	441e      	add	r6, r3
 8008ffe:	9206      	str	r2, [sp, #24]
 8009000:	e78a      	b.n	8008f18 <_dtoa_r+0x828>
 8009002:	4603      	mov	r3, r0
 8009004:	e7f4      	b.n	8008ff0 <_dtoa_r+0x900>
 8009006:	9b03      	ldr	r3, [sp, #12]
 8009008:	2b00      	cmp	r3, #0
 800900a:	46b8      	mov	r8, r7
 800900c:	dc20      	bgt.n	8009050 <_dtoa_r+0x960>
 800900e:	469b      	mov	fp, r3
 8009010:	9b07      	ldr	r3, [sp, #28]
 8009012:	2b02      	cmp	r3, #2
 8009014:	dd1e      	ble.n	8009054 <_dtoa_r+0x964>
 8009016:	f1bb 0f00 	cmp.w	fp, #0
 800901a:	f47f adb1 	bne.w	8008b80 <_dtoa_r+0x490>
 800901e:	4621      	mov	r1, r4
 8009020:	465b      	mov	r3, fp
 8009022:	2205      	movs	r2, #5
 8009024:	4648      	mov	r0, r9
 8009026:	f000 fde1 	bl	8009bec <__multadd>
 800902a:	4601      	mov	r1, r0
 800902c:	4604      	mov	r4, r0
 800902e:	9802      	ldr	r0, [sp, #8]
 8009030:	f001 f836 	bl	800a0a0 <__mcmp>
 8009034:	2800      	cmp	r0, #0
 8009036:	f77f ada3 	ble.w	8008b80 <_dtoa_r+0x490>
 800903a:	4656      	mov	r6, sl
 800903c:	2331      	movs	r3, #49	@ 0x31
 800903e:	f806 3b01 	strb.w	r3, [r6], #1
 8009042:	f108 0801 	add.w	r8, r8, #1
 8009046:	e59f      	b.n	8008b88 <_dtoa_r+0x498>
 8009048:	9c03      	ldr	r4, [sp, #12]
 800904a:	46b8      	mov	r8, r7
 800904c:	4625      	mov	r5, r4
 800904e:	e7f4      	b.n	800903a <_dtoa_r+0x94a>
 8009050:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 8101 	beq.w	800925e <_dtoa_r+0xb6e>
 800905c:	2e00      	cmp	r6, #0
 800905e:	dd05      	ble.n	800906c <_dtoa_r+0x97c>
 8009060:	4629      	mov	r1, r5
 8009062:	4632      	mov	r2, r6
 8009064:	4648      	mov	r0, r9
 8009066:	f000 ffaf 	bl	8009fc8 <__lshift>
 800906a:	4605      	mov	r5, r0
 800906c:	9b08      	ldr	r3, [sp, #32]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d05c      	beq.n	800912c <_dtoa_r+0xa3c>
 8009072:	6869      	ldr	r1, [r5, #4]
 8009074:	4648      	mov	r0, r9
 8009076:	f000 fd57 	bl	8009b28 <_Balloc>
 800907a:	4606      	mov	r6, r0
 800907c:	b928      	cbnz	r0, 800908a <_dtoa_r+0x99a>
 800907e:	4b82      	ldr	r3, [pc, #520]	@ (8009288 <_dtoa_r+0xb98>)
 8009080:	4602      	mov	r2, r0
 8009082:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009086:	f7ff bb4a 	b.w	800871e <_dtoa_r+0x2e>
 800908a:	692a      	ldr	r2, [r5, #16]
 800908c:	3202      	adds	r2, #2
 800908e:	0092      	lsls	r2, r2, #2
 8009090:	f105 010c 	add.w	r1, r5, #12
 8009094:	300c      	adds	r0, #12
 8009096:	f7ff fa66 	bl	8008566 <memcpy>
 800909a:	2201      	movs	r2, #1
 800909c:	4631      	mov	r1, r6
 800909e:	4648      	mov	r0, r9
 80090a0:	f000 ff92 	bl	8009fc8 <__lshift>
 80090a4:	f10a 0301 	add.w	r3, sl, #1
 80090a8:	9300      	str	r3, [sp, #0]
 80090aa:	eb0a 030b 	add.w	r3, sl, fp
 80090ae:	9308      	str	r3, [sp, #32]
 80090b0:	9b04      	ldr	r3, [sp, #16]
 80090b2:	f003 0301 	and.w	r3, r3, #1
 80090b6:	462f      	mov	r7, r5
 80090b8:	9306      	str	r3, [sp, #24]
 80090ba:	4605      	mov	r5, r0
 80090bc:	9b00      	ldr	r3, [sp, #0]
 80090be:	9802      	ldr	r0, [sp, #8]
 80090c0:	4621      	mov	r1, r4
 80090c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80090c6:	f7ff fa8b 	bl	80085e0 <quorem>
 80090ca:	4603      	mov	r3, r0
 80090cc:	3330      	adds	r3, #48	@ 0x30
 80090ce:	9003      	str	r0, [sp, #12]
 80090d0:	4639      	mov	r1, r7
 80090d2:	9802      	ldr	r0, [sp, #8]
 80090d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d6:	f000 ffe3 	bl	800a0a0 <__mcmp>
 80090da:	462a      	mov	r2, r5
 80090dc:	9004      	str	r0, [sp, #16]
 80090de:	4621      	mov	r1, r4
 80090e0:	4648      	mov	r0, r9
 80090e2:	f000 fff9 	bl	800a0d8 <__mdiff>
 80090e6:	68c2      	ldr	r2, [r0, #12]
 80090e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ea:	4606      	mov	r6, r0
 80090ec:	bb02      	cbnz	r2, 8009130 <_dtoa_r+0xa40>
 80090ee:	4601      	mov	r1, r0
 80090f0:	9802      	ldr	r0, [sp, #8]
 80090f2:	f000 ffd5 	bl	800a0a0 <__mcmp>
 80090f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f8:	4602      	mov	r2, r0
 80090fa:	4631      	mov	r1, r6
 80090fc:	4648      	mov	r0, r9
 80090fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009100:	9309      	str	r3, [sp, #36]	@ 0x24
 8009102:	f000 fd51 	bl	8009ba8 <_Bfree>
 8009106:	9b07      	ldr	r3, [sp, #28]
 8009108:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800910a:	9e00      	ldr	r6, [sp, #0]
 800910c:	ea42 0103 	orr.w	r1, r2, r3
 8009110:	9b06      	ldr	r3, [sp, #24]
 8009112:	4319      	orrs	r1, r3
 8009114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009116:	d10d      	bne.n	8009134 <_dtoa_r+0xa44>
 8009118:	2b39      	cmp	r3, #57	@ 0x39
 800911a:	d027      	beq.n	800916c <_dtoa_r+0xa7c>
 800911c:	9a04      	ldr	r2, [sp, #16]
 800911e:	2a00      	cmp	r2, #0
 8009120:	dd01      	ble.n	8009126 <_dtoa_r+0xa36>
 8009122:	9b03      	ldr	r3, [sp, #12]
 8009124:	3331      	adds	r3, #49	@ 0x31
 8009126:	f88b 3000 	strb.w	r3, [fp]
 800912a:	e52e      	b.n	8008b8a <_dtoa_r+0x49a>
 800912c:	4628      	mov	r0, r5
 800912e:	e7b9      	b.n	80090a4 <_dtoa_r+0x9b4>
 8009130:	2201      	movs	r2, #1
 8009132:	e7e2      	b.n	80090fa <_dtoa_r+0xa0a>
 8009134:	9904      	ldr	r1, [sp, #16]
 8009136:	2900      	cmp	r1, #0
 8009138:	db04      	blt.n	8009144 <_dtoa_r+0xa54>
 800913a:	9807      	ldr	r0, [sp, #28]
 800913c:	4301      	orrs	r1, r0
 800913e:	9806      	ldr	r0, [sp, #24]
 8009140:	4301      	orrs	r1, r0
 8009142:	d120      	bne.n	8009186 <_dtoa_r+0xa96>
 8009144:	2a00      	cmp	r2, #0
 8009146:	ddee      	ble.n	8009126 <_dtoa_r+0xa36>
 8009148:	9902      	ldr	r1, [sp, #8]
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	2201      	movs	r2, #1
 800914e:	4648      	mov	r0, r9
 8009150:	f000 ff3a 	bl	8009fc8 <__lshift>
 8009154:	4621      	mov	r1, r4
 8009156:	9002      	str	r0, [sp, #8]
 8009158:	f000 ffa2 	bl	800a0a0 <__mcmp>
 800915c:	2800      	cmp	r0, #0
 800915e:	9b00      	ldr	r3, [sp, #0]
 8009160:	dc02      	bgt.n	8009168 <_dtoa_r+0xa78>
 8009162:	d1e0      	bne.n	8009126 <_dtoa_r+0xa36>
 8009164:	07da      	lsls	r2, r3, #31
 8009166:	d5de      	bpl.n	8009126 <_dtoa_r+0xa36>
 8009168:	2b39      	cmp	r3, #57	@ 0x39
 800916a:	d1da      	bne.n	8009122 <_dtoa_r+0xa32>
 800916c:	2339      	movs	r3, #57	@ 0x39
 800916e:	f88b 3000 	strb.w	r3, [fp]
 8009172:	4633      	mov	r3, r6
 8009174:	461e      	mov	r6, r3
 8009176:	3b01      	subs	r3, #1
 8009178:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800917c:	2a39      	cmp	r2, #57	@ 0x39
 800917e:	d04e      	beq.n	800921e <_dtoa_r+0xb2e>
 8009180:	3201      	adds	r2, #1
 8009182:	701a      	strb	r2, [r3, #0]
 8009184:	e501      	b.n	8008b8a <_dtoa_r+0x49a>
 8009186:	2a00      	cmp	r2, #0
 8009188:	dd03      	ble.n	8009192 <_dtoa_r+0xaa2>
 800918a:	2b39      	cmp	r3, #57	@ 0x39
 800918c:	d0ee      	beq.n	800916c <_dtoa_r+0xa7c>
 800918e:	3301      	adds	r3, #1
 8009190:	e7c9      	b.n	8009126 <_dtoa_r+0xa36>
 8009192:	9a00      	ldr	r2, [sp, #0]
 8009194:	9908      	ldr	r1, [sp, #32]
 8009196:	f802 3c01 	strb.w	r3, [r2, #-1]
 800919a:	428a      	cmp	r2, r1
 800919c:	d028      	beq.n	80091f0 <_dtoa_r+0xb00>
 800919e:	9902      	ldr	r1, [sp, #8]
 80091a0:	2300      	movs	r3, #0
 80091a2:	220a      	movs	r2, #10
 80091a4:	4648      	mov	r0, r9
 80091a6:	f000 fd21 	bl	8009bec <__multadd>
 80091aa:	42af      	cmp	r7, r5
 80091ac:	9002      	str	r0, [sp, #8]
 80091ae:	f04f 0300 	mov.w	r3, #0
 80091b2:	f04f 020a 	mov.w	r2, #10
 80091b6:	4639      	mov	r1, r7
 80091b8:	4648      	mov	r0, r9
 80091ba:	d107      	bne.n	80091cc <_dtoa_r+0xadc>
 80091bc:	f000 fd16 	bl	8009bec <__multadd>
 80091c0:	4607      	mov	r7, r0
 80091c2:	4605      	mov	r5, r0
 80091c4:	9b00      	ldr	r3, [sp, #0]
 80091c6:	3301      	adds	r3, #1
 80091c8:	9300      	str	r3, [sp, #0]
 80091ca:	e777      	b.n	80090bc <_dtoa_r+0x9cc>
 80091cc:	f000 fd0e 	bl	8009bec <__multadd>
 80091d0:	4629      	mov	r1, r5
 80091d2:	4607      	mov	r7, r0
 80091d4:	2300      	movs	r3, #0
 80091d6:	220a      	movs	r2, #10
 80091d8:	4648      	mov	r0, r9
 80091da:	f000 fd07 	bl	8009bec <__multadd>
 80091de:	4605      	mov	r5, r0
 80091e0:	e7f0      	b.n	80091c4 <_dtoa_r+0xad4>
 80091e2:	f1bb 0f00 	cmp.w	fp, #0
 80091e6:	bfcc      	ite	gt
 80091e8:	465e      	movgt	r6, fp
 80091ea:	2601      	movle	r6, #1
 80091ec:	4456      	add	r6, sl
 80091ee:	2700      	movs	r7, #0
 80091f0:	9902      	ldr	r1, [sp, #8]
 80091f2:	9300      	str	r3, [sp, #0]
 80091f4:	2201      	movs	r2, #1
 80091f6:	4648      	mov	r0, r9
 80091f8:	f000 fee6 	bl	8009fc8 <__lshift>
 80091fc:	4621      	mov	r1, r4
 80091fe:	9002      	str	r0, [sp, #8]
 8009200:	f000 ff4e 	bl	800a0a0 <__mcmp>
 8009204:	2800      	cmp	r0, #0
 8009206:	dcb4      	bgt.n	8009172 <_dtoa_r+0xa82>
 8009208:	d102      	bne.n	8009210 <_dtoa_r+0xb20>
 800920a:	9b00      	ldr	r3, [sp, #0]
 800920c:	07db      	lsls	r3, r3, #31
 800920e:	d4b0      	bmi.n	8009172 <_dtoa_r+0xa82>
 8009210:	4633      	mov	r3, r6
 8009212:	461e      	mov	r6, r3
 8009214:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009218:	2a30      	cmp	r2, #48	@ 0x30
 800921a:	d0fa      	beq.n	8009212 <_dtoa_r+0xb22>
 800921c:	e4b5      	b.n	8008b8a <_dtoa_r+0x49a>
 800921e:	459a      	cmp	sl, r3
 8009220:	d1a8      	bne.n	8009174 <_dtoa_r+0xa84>
 8009222:	2331      	movs	r3, #49	@ 0x31
 8009224:	f108 0801 	add.w	r8, r8, #1
 8009228:	f88a 3000 	strb.w	r3, [sl]
 800922c:	e4ad      	b.n	8008b8a <_dtoa_r+0x49a>
 800922e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009230:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800928c <_dtoa_r+0xb9c>
 8009234:	b11b      	cbz	r3, 800923e <_dtoa_r+0xb4e>
 8009236:	f10a 0308 	add.w	r3, sl, #8
 800923a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	4650      	mov	r0, sl
 8009240:	b017      	add	sp, #92	@ 0x5c
 8009242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009246:	9b07      	ldr	r3, [sp, #28]
 8009248:	2b01      	cmp	r3, #1
 800924a:	f77f ae2e 	ble.w	8008eaa <_dtoa_r+0x7ba>
 800924e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009250:	9308      	str	r3, [sp, #32]
 8009252:	2001      	movs	r0, #1
 8009254:	e64d      	b.n	8008ef2 <_dtoa_r+0x802>
 8009256:	f1bb 0f00 	cmp.w	fp, #0
 800925a:	f77f aed9 	ble.w	8009010 <_dtoa_r+0x920>
 800925e:	4656      	mov	r6, sl
 8009260:	9802      	ldr	r0, [sp, #8]
 8009262:	4621      	mov	r1, r4
 8009264:	f7ff f9bc 	bl	80085e0 <quorem>
 8009268:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800926c:	f806 3b01 	strb.w	r3, [r6], #1
 8009270:	eba6 020a 	sub.w	r2, r6, sl
 8009274:	4593      	cmp	fp, r2
 8009276:	ddb4      	ble.n	80091e2 <_dtoa_r+0xaf2>
 8009278:	9902      	ldr	r1, [sp, #8]
 800927a:	2300      	movs	r3, #0
 800927c:	220a      	movs	r2, #10
 800927e:	4648      	mov	r0, r9
 8009280:	f000 fcb4 	bl	8009bec <__multadd>
 8009284:	9002      	str	r0, [sp, #8]
 8009286:	e7eb      	b.n	8009260 <_dtoa_r+0xb70>
 8009288:	0800b30d 	.word	0x0800b30d
 800928c:	0800b2a8 	.word	0x0800b2a8

08009290 <_free_r>:
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	4605      	mov	r5, r0
 8009294:	2900      	cmp	r1, #0
 8009296:	d041      	beq.n	800931c <_free_r+0x8c>
 8009298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800929c:	1f0c      	subs	r4, r1, #4
 800929e:	2b00      	cmp	r3, #0
 80092a0:	bfb8      	it	lt
 80092a2:	18e4      	addlt	r4, r4, r3
 80092a4:	f000 fc34 	bl	8009b10 <__malloc_lock>
 80092a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009320 <_free_r+0x90>)
 80092aa:	6813      	ldr	r3, [r2, #0]
 80092ac:	b933      	cbnz	r3, 80092bc <_free_r+0x2c>
 80092ae:	6063      	str	r3, [r4, #4]
 80092b0:	6014      	str	r4, [r2, #0]
 80092b2:	4628      	mov	r0, r5
 80092b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092b8:	f000 bc30 	b.w	8009b1c <__malloc_unlock>
 80092bc:	42a3      	cmp	r3, r4
 80092be:	d908      	bls.n	80092d2 <_free_r+0x42>
 80092c0:	6820      	ldr	r0, [r4, #0]
 80092c2:	1821      	adds	r1, r4, r0
 80092c4:	428b      	cmp	r3, r1
 80092c6:	bf01      	itttt	eq
 80092c8:	6819      	ldreq	r1, [r3, #0]
 80092ca:	685b      	ldreq	r3, [r3, #4]
 80092cc:	1809      	addeq	r1, r1, r0
 80092ce:	6021      	streq	r1, [r4, #0]
 80092d0:	e7ed      	b.n	80092ae <_free_r+0x1e>
 80092d2:	461a      	mov	r2, r3
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	b10b      	cbz	r3, 80092dc <_free_r+0x4c>
 80092d8:	42a3      	cmp	r3, r4
 80092da:	d9fa      	bls.n	80092d2 <_free_r+0x42>
 80092dc:	6811      	ldr	r1, [r2, #0]
 80092de:	1850      	adds	r0, r2, r1
 80092e0:	42a0      	cmp	r0, r4
 80092e2:	d10b      	bne.n	80092fc <_free_r+0x6c>
 80092e4:	6820      	ldr	r0, [r4, #0]
 80092e6:	4401      	add	r1, r0
 80092e8:	1850      	adds	r0, r2, r1
 80092ea:	4283      	cmp	r3, r0
 80092ec:	6011      	str	r1, [r2, #0]
 80092ee:	d1e0      	bne.n	80092b2 <_free_r+0x22>
 80092f0:	6818      	ldr	r0, [r3, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	6053      	str	r3, [r2, #4]
 80092f6:	4408      	add	r0, r1
 80092f8:	6010      	str	r0, [r2, #0]
 80092fa:	e7da      	b.n	80092b2 <_free_r+0x22>
 80092fc:	d902      	bls.n	8009304 <_free_r+0x74>
 80092fe:	230c      	movs	r3, #12
 8009300:	602b      	str	r3, [r5, #0]
 8009302:	e7d6      	b.n	80092b2 <_free_r+0x22>
 8009304:	6820      	ldr	r0, [r4, #0]
 8009306:	1821      	adds	r1, r4, r0
 8009308:	428b      	cmp	r3, r1
 800930a:	bf04      	itt	eq
 800930c:	6819      	ldreq	r1, [r3, #0]
 800930e:	685b      	ldreq	r3, [r3, #4]
 8009310:	6063      	str	r3, [r4, #4]
 8009312:	bf04      	itt	eq
 8009314:	1809      	addeq	r1, r1, r0
 8009316:	6021      	streq	r1, [r4, #0]
 8009318:	6054      	str	r4, [r2, #4]
 800931a:	e7ca      	b.n	80092b2 <_free_r+0x22>
 800931c:	bd38      	pop	{r3, r4, r5, pc}
 800931e:	bf00      	nop
 8009320:	20001d8c 	.word	0x20001d8c

08009324 <rshift>:
 8009324:	6903      	ldr	r3, [r0, #16]
 8009326:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800932a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800932e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009332:	f100 0414 	add.w	r4, r0, #20
 8009336:	dd45      	ble.n	80093c4 <rshift+0xa0>
 8009338:	f011 011f 	ands.w	r1, r1, #31
 800933c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009340:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009344:	d10c      	bne.n	8009360 <rshift+0x3c>
 8009346:	f100 0710 	add.w	r7, r0, #16
 800934a:	4629      	mov	r1, r5
 800934c:	42b1      	cmp	r1, r6
 800934e:	d334      	bcc.n	80093ba <rshift+0x96>
 8009350:	1a9b      	subs	r3, r3, r2
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	1eea      	subs	r2, r5, #3
 8009356:	4296      	cmp	r6, r2
 8009358:	bf38      	it	cc
 800935a:	2300      	movcc	r3, #0
 800935c:	4423      	add	r3, r4
 800935e:	e015      	b.n	800938c <rshift+0x68>
 8009360:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009364:	f1c1 0820 	rsb	r8, r1, #32
 8009368:	40cf      	lsrs	r7, r1
 800936a:	f105 0e04 	add.w	lr, r5, #4
 800936e:	46a1      	mov	r9, r4
 8009370:	4576      	cmp	r6, lr
 8009372:	46f4      	mov	ip, lr
 8009374:	d815      	bhi.n	80093a2 <rshift+0x7e>
 8009376:	1a9a      	subs	r2, r3, r2
 8009378:	0092      	lsls	r2, r2, #2
 800937a:	3a04      	subs	r2, #4
 800937c:	3501      	adds	r5, #1
 800937e:	42ae      	cmp	r6, r5
 8009380:	bf38      	it	cc
 8009382:	2200      	movcc	r2, #0
 8009384:	18a3      	adds	r3, r4, r2
 8009386:	50a7      	str	r7, [r4, r2]
 8009388:	b107      	cbz	r7, 800938c <rshift+0x68>
 800938a:	3304      	adds	r3, #4
 800938c:	1b1a      	subs	r2, r3, r4
 800938e:	42a3      	cmp	r3, r4
 8009390:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009394:	bf08      	it	eq
 8009396:	2300      	moveq	r3, #0
 8009398:	6102      	str	r2, [r0, #16]
 800939a:	bf08      	it	eq
 800939c:	6143      	streq	r3, [r0, #20]
 800939e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093a2:	f8dc c000 	ldr.w	ip, [ip]
 80093a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80093aa:	ea4c 0707 	orr.w	r7, ip, r7
 80093ae:	f849 7b04 	str.w	r7, [r9], #4
 80093b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093b6:	40cf      	lsrs	r7, r1
 80093b8:	e7da      	b.n	8009370 <rshift+0x4c>
 80093ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80093be:	f847 cf04 	str.w	ip, [r7, #4]!
 80093c2:	e7c3      	b.n	800934c <rshift+0x28>
 80093c4:	4623      	mov	r3, r4
 80093c6:	e7e1      	b.n	800938c <rshift+0x68>

080093c8 <__hexdig_fun>:
 80093c8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80093cc:	2b09      	cmp	r3, #9
 80093ce:	d802      	bhi.n	80093d6 <__hexdig_fun+0xe>
 80093d0:	3820      	subs	r0, #32
 80093d2:	b2c0      	uxtb	r0, r0
 80093d4:	4770      	bx	lr
 80093d6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80093da:	2b05      	cmp	r3, #5
 80093dc:	d801      	bhi.n	80093e2 <__hexdig_fun+0x1a>
 80093de:	3847      	subs	r0, #71	@ 0x47
 80093e0:	e7f7      	b.n	80093d2 <__hexdig_fun+0xa>
 80093e2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80093e6:	2b05      	cmp	r3, #5
 80093e8:	d801      	bhi.n	80093ee <__hexdig_fun+0x26>
 80093ea:	3827      	subs	r0, #39	@ 0x27
 80093ec:	e7f1      	b.n	80093d2 <__hexdig_fun+0xa>
 80093ee:	2000      	movs	r0, #0
 80093f0:	4770      	bx	lr
	...

080093f4 <__gethex>:
 80093f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f8:	b085      	sub	sp, #20
 80093fa:	468a      	mov	sl, r1
 80093fc:	9302      	str	r3, [sp, #8]
 80093fe:	680b      	ldr	r3, [r1, #0]
 8009400:	9001      	str	r0, [sp, #4]
 8009402:	4690      	mov	r8, r2
 8009404:	1c9c      	adds	r4, r3, #2
 8009406:	46a1      	mov	r9, r4
 8009408:	f814 0b01 	ldrb.w	r0, [r4], #1
 800940c:	2830      	cmp	r0, #48	@ 0x30
 800940e:	d0fa      	beq.n	8009406 <__gethex+0x12>
 8009410:	eba9 0303 	sub.w	r3, r9, r3
 8009414:	f1a3 0b02 	sub.w	fp, r3, #2
 8009418:	f7ff ffd6 	bl	80093c8 <__hexdig_fun>
 800941c:	4605      	mov	r5, r0
 800941e:	2800      	cmp	r0, #0
 8009420:	d168      	bne.n	80094f4 <__gethex+0x100>
 8009422:	49a0      	ldr	r1, [pc, #640]	@ (80096a4 <__gethex+0x2b0>)
 8009424:	2201      	movs	r2, #1
 8009426:	4648      	mov	r0, r9
 8009428:	f7fe ffa5 	bl	8008376 <strncmp>
 800942c:	4607      	mov	r7, r0
 800942e:	2800      	cmp	r0, #0
 8009430:	d167      	bne.n	8009502 <__gethex+0x10e>
 8009432:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009436:	4626      	mov	r6, r4
 8009438:	f7ff ffc6 	bl	80093c8 <__hexdig_fun>
 800943c:	2800      	cmp	r0, #0
 800943e:	d062      	beq.n	8009506 <__gethex+0x112>
 8009440:	4623      	mov	r3, r4
 8009442:	7818      	ldrb	r0, [r3, #0]
 8009444:	2830      	cmp	r0, #48	@ 0x30
 8009446:	4699      	mov	r9, r3
 8009448:	f103 0301 	add.w	r3, r3, #1
 800944c:	d0f9      	beq.n	8009442 <__gethex+0x4e>
 800944e:	f7ff ffbb 	bl	80093c8 <__hexdig_fun>
 8009452:	fab0 f580 	clz	r5, r0
 8009456:	096d      	lsrs	r5, r5, #5
 8009458:	f04f 0b01 	mov.w	fp, #1
 800945c:	464a      	mov	r2, r9
 800945e:	4616      	mov	r6, r2
 8009460:	3201      	adds	r2, #1
 8009462:	7830      	ldrb	r0, [r6, #0]
 8009464:	f7ff ffb0 	bl	80093c8 <__hexdig_fun>
 8009468:	2800      	cmp	r0, #0
 800946a:	d1f8      	bne.n	800945e <__gethex+0x6a>
 800946c:	498d      	ldr	r1, [pc, #564]	@ (80096a4 <__gethex+0x2b0>)
 800946e:	2201      	movs	r2, #1
 8009470:	4630      	mov	r0, r6
 8009472:	f7fe ff80 	bl	8008376 <strncmp>
 8009476:	2800      	cmp	r0, #0
 8009478:	d13f      	bne.n	80094fa <__gethex+0x106>
 800947a:	b944      	cbnz	r4, 800948e <__gethex+0x9a>
 800947c:	1c74      	adds	r4, r6, #1
 800947e:	4622      	mov	r2, r4
 8009480:	4616      	mov	r6, r2
 8009482:	3201      	adds	r2, #1
 8009484:	7830      	ldrb	r0, [r6, #0]
 8009486:	f7ff ff9f 	bl	80093c8 <__hexdig_fun>
 800948a:	2800      	cmp	r0, #0
 800948c:	d1f8      	bne.n	8009480 <__gethex+0x8c>
 800948e:	1ba4      	subs	r4, r4, r6
 8009490:	00a7      	lsls	r7, r4, #2
 8009492:	7833      	ldrb	r3, [r6, #0]
 8009494:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009498:	2b50      	cmp	r3, #80	@ 0x50
 800949a:	d13e      	bne.n	800951a <__gethex+0x126>
 800949c:	7873      	ldrb	r3, [r6, #1]
 800949e:	2b2b      	cmp	r3, #43	@ 0x2b
 80094a0:	d033      	beq.n	800950a <__gethex+0x116>
 80094a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80094a4:	d034      	beq.n	8009510 <__gethex+0x11c>
 80094a6:	1c71      	adds	r1, r6, #1
 80094a8:	2400      	movs	r4, #0
 80094aa:	7808      	ldrb	r0, [r1, #0]
 80094ac:	f7ff ff8c 	bl	80093c8 <__hexdig_fun>
 80094b0:	1e43      	subs	r3, r0, #1
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	2b18      	cmp	r3, #24
 80094b6:	d830      	bhi.n	800951a <__gethex+0x126>
 80094b8:	f1a0 0210 	sub.w	r2, r0, #16
 80094bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094c0:	f7ff ff82 	bl	80093c8 <__hexdig_fun>
 80094c4:	f100 3cff 	add.w	ip, r0, #4294967295
 80094c8:	fa5f fc8c 	uxtb.w	ip, ip
 80094cc:	f1bc 0f18 	cmp.w	ip, #24
 80094d0:	f04f 030a 	mov.w	r3, #10
 80094d4:	d91e      	bls.n	8009514 <__gethex+0x120>
 80094d6:	b104      	cbz	r4, 80094da <__gethex+0xe6>
 80094d8:	4252      	negs	r2, r2
 80094da:	4417      	add	r7, r2
 80094dc:	f8ca 1000 	str.w	r1, [sl]
 80094e0:	b1ed      	cbz	r5, 800951e <__gethex+0x12a>
 80094e2:	f1bb 0f00 	cmp.w	fp, #0
 80094e6:	bf0c      	ite	eq
 80094e8:	2506      	moveq	r5, #6
 80094ea:	2500      	movne	r5, #0
 80094ec:	4628      	mov	r0, r5
 80094ee:	b005      	add	sp, #20
 80094f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f4:	2500      	movs	r5, #0
 80094f6:	462c      	mov	r4, r5
 80094f8:	e7b0      	b.n	800945c <__gethex+0x68>
 80094fa:	2c00      	cmp	r4, #0
 80094fc:	d1c7      	bne.n	800948e <__gethex+0x9a>
 80094fe:	4627      	mov	r7, r4
 8009500:	e7c7      	b.n	8009492 <__gethex+0x9e>
 8009502:	464e      	mov	r6, r9
 8009504:	462f      	mov	r7, r5
 8009506:	2501      	movs	r5, #1
 8009508:	e7c3      	b.n	8009492 <__gethex+0x9e>
 800950a:	2400      	movs	r4, #0
 800950c:	1cb1      	adds	r1, r6, #2
 800950e:	e7cc      	b.n	80094aa <__gethex+0xb6>
 8009510:	2401      	movs	r4, #1
 8009512:	e7fb      	b.n	800950c <__gethex+0x118>
 8009514:	fb03 0002 	mla	r0, r3, r2, r0
 8009518:	e7ce      	b.n	80094b8 <__gethex+0xc4>
 800951a:	4631      	mov	r1, r6
 800951c:	e7de      	b.n	80094dc <__gethex+0xe8>
 800951e:	eba6 0309 	sub.w	r3, r6, r9
 8009522:	3b01      	subs	r3, #1
 8009524:	4629      	mov	r1, r5
 8009526:	2b07      	cmp	r3, #7
 8009528:	dc0a      	bgt.n	8009540 <__gethex+0x14c>
 800952a:	9801      	ldr	r0, [sp, #4]
 800952c:	f000 fafc 	bl	8009b28 <_Balloc>
 8009530:	4604      	mov	r4, r0
 8009532:	b940      	cbnz	r0, 8009546 <__gethex+0x152>
 8009534:	4b5c      	ldr	r3, [pc, #368]	@ (80096a8 <__gethex+0x2b4>)
 8009536:	4602      	mov	r2, r0
 8009538:	21e4      	movs	r1, #228	@ 0xe4
 800953a:	485c      	ldr	r0, [pc, #368]	@ (80096ac <__gethex+0x2b8>)
 800953c:	f7ff f832 	bl	80085a4 <__assert_func>
 8009540:	3101      	adds	r1, #1
 8009542:	105b      	asrs	r3, r3, #1
 8009544:	e7ef      	b.n	8009526 <__gethex+0x132>
 8009546:	f100 0a14 	add.w	sl, r0, #20
 800954a:	2300      	movs	r3, #0
 800954c:	4655      	mov	r5, sl
 800954e:	469b      	mov	fp, r3
 8009550:	45b1      	cmp	r9, r6
 8009552:	d337      	bcc.n	80095c4 <__gethex+0x1d0>
 8009554:	f845 bb04 	str.w	fp, [r5], #4
 8009558:	eba5 050a 	sub.w	r5, r5, sl
 800955c:	10ad      	asrs	r5, r5, #2
 800955e:	6125      	str	r5, [r4, #16]
 8009560:	4658      	mov	r0, fp
 8009562:	f000 fbd3 	bl	8009d0c <__hi0bits>
 8009566:	016d      	lsls	r5, r5, #5
 8009568:	f8d8 6000 	ldr.w	r6, [r8]
 800956c:	1a2d      	subs	r5, r5, r0
 800956e:	42b5      	cmp	r5, r6
 8009570:	dd54      	ble.n	800961c <__gethex+0x228>
 8009572:	1bad      	subs	r5, r5, r6
 8009574:	4629      	mov	r1, r5
 8009576:	4620      	mov	r0, r4
 8009578:	f000 ff5f 	bl	800a43a <__any_on>
 800957c:	4681      	mov	r9, r0
 800957e:	b178      	cbz	r0, 80095a0 <__gethex+0x1ac>
 8009580:	1e6b      	subs	r3, r5, #1
 8009582:	1159      	asrs	r1, r3, #5
 8009584:	f003 021f 	and.w	r2, r3, #31
 8009588:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800958c:	f04f 0901 	mov.w	r9, #1
 8009590:	fa09 f202 	lsl.w	r2, r9, r2
 8009594:	420a      	tst	r2, r1
 8009596:	d003      	beq.n	80095a0 <__gethex+0x1ac>
 8009598:	454b      	cmp	r3, r9
 800959a:	dc36      	bgt.n	800960a <__gethex+0x216>
 800959c:	f04f 0902 	mov.w	r9, #2
 80095a0:	4629      	mov	r1, r5
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7ff febe 	bl	8009324 <rshift>
 80095a8:	442f      	add	r7, r5
 80095aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095ae:	42bb      	cmp	r3, r7
 80095b0:	da42      	bge.n	8009638 <__gethex+0x244>
 80095b2:	9801      	ldr	r0, [sp, #4]
 80095b4:	4621      	mov	r1, r4
 80095b6:	f000 faf7 	bl	8009ba8 <_Bfree>
 80095ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095bc:	2300      	movs	r3, #0
 80095be:	6013      	str	r3, [r2, #0]
 80095c0:	25a3      	movs	r5, #163	@ 0xa3
 80095c2:	e793      	b.n	80094ec <__gethex+0xf8>
 80095c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80095c8:	2a2e      	cmp	r2, #46	@ 0x2e
 80095ca:	d012      	beq.n	80095f2 <__gethex+0x1fe>
 80095cc:	2b20      	cmp	r3, #32
 80095ce:	d104      	bne.n	80095da <__gethex+0x1e6>
 80095d0:	f845 bb04 	str.w	fp, [r5], #4
 80095d4:	f04f 0b00 	mov.w	fp, #0
 80095d8:	465b      	mov	r3, fp
 80095da:	7830      	ldrb	r0, [r6, #0]
 80095dc:	9303      	str	r3, [sp, #12]
 80095de:	f7ff fef3 	bl	80093c8 <__hexdig_fun>
 80095e2:	9b03      	ldr	r3, [sp, #12]
 80095e4:	f000 000f 	and.w	r0, r0, #15
 80095e8:	4098      	lsls	r0, r3
 80095ea:	ea4b 0b00 	orr.w	fp, fp, r0
 80095ee:	3304      	adds	r3, #4
 80095f0:	e7ae      	b.n	8009550 <__gethex+0x15c>
 80095f2:	45b1      	cmp	r9, r6
 80095f4:	d8ea      	bhi.n	80095cc <__gethex+0x1d8>
 80095f6:	492b      	ldr	r1, [pc, #172]	@ (80096a4 <__gethex+0x2b0>)
 80095f8:	9303      	str	r3, [sp, #12]
 80095fa:	2201      	movs	r2, #1
 80095fc:	4630      	mov	r0, r6
 80095fe:	f7fe feba 	bl	8008376 <strncmp>
 8009602:	9b03      	ldr	r3, [sp, #12]
 8009604:	2800      	cmp	r0, #0
 8009606:	d1e1      	bne.n	80095cc <__gethex+0x1d8>
 8009608:	e7a2      	b.n	8009550 <__gethex+0x15c>
 800960a:	1ea9      	subs	r1, r5, #2
 800960c:	4620      	mov	r0, r4
 800960e:	f000 ff14 	bl	800a43a <__any_on>
 8009612:	2800      	cmp	r0, #0
 8009614:	d0c2      	beq.n	800959c <__gethex+0x1a8>
 8009616:	f04f 0903 	mov.w	r9, #3
 800961a:	e7c1      	b.n	80095a0 <__gethex+0x1ac>
 800961c:	da09      	bge.n	8009632 <__gethex+0x23e>
 800961e:	1b75      	subs	r5, r6, r5
 8009620:	4621      	mov	r1, r4
 8009622:	9801      	ldr	r0, [sp, #4]
 8009624:	462a      	mov	r2, r5
 8009626:	f000 fccf 	bl	8009fc8 <__lshift>
 800962a:	1b7f      	subs	r7, r7, r5
 800962c:	4604      	mov	r4, r0
 800962e:	f100 0a14 	add.w	sl, r0, #20
 8009632:	f04f 0900 	mov.w	r9, #0
 8009636:	e7b8      	b.n	80095aa <__gethex+0x1b6>
 8009638:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800963c:	42bd      	cmp	r5, r7
 800963e:	dd6f      	ble.n	8009720 <__gethex+0x32c>
 8009640:	1bed      	subs	r5, r5, r7
 8009642:	42ae      	cmp	r6, r5
 8009644:	dc34      	bgt.n	80096b0 <__gethex+0x2bc>
 8009646:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800964a:	2b02      	cmp	r3, #2
 800964c:	d022      	beq.n	8009694 <__gethex+0x2a0>
 800964e:	2b03      	cmp	r3, #3
 8009650:	d024      	beq.n	800969c <__gethex+0x2a8>
 8009652:	2b01      	cmp	r3, #1
 8009654:	d115      	bne.n	8009682 <__gethex+0x28e>
 8009656:	42ae      	cmp	r6, r5
 8009658:	d113      	bne.n	8009682 <__gethex+0x28e>
 800965a:	2e01      	cmp	r6, #1
 800965c:	d10b      	bne.n	8009676 <__gethex+0x282>
 800965e:	9a02      	ldr	r2, [sp, #8]
 8009660:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009664:	6013      	str	r3, [r2, #0]
 8009666:	2301      	movs	r3, #1
 8009668:	6123      	str	r3, [r4, #16]
 800966a:	f8ca 3000 	str.w	r3, [sl]
 800966e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009670:	2562      	movs	r5, #98	@ 0x62
 8009672:	601c      	str	r4, [r3, #0]
 8009674:	e73a      	b.n	80094ec <__gethex+0xf8>
 8009676:	1e71      	subs	r1, r6, #1
 8009678:	4620      	mov	r0, r4
 800967a:	f000 fede 	bl	800a43a <__any_on>
 800967e:	2800      	cmp	r0, #0
 8009680:	d1ed      	bne.n	800965e <__gethex+0x26a>
 8009682:	9801      	ldr	r0, [sp, #4]
 8009684:	4621      	mov	r1, r4
 8009686:	f000 fa8f 	bl	8009ba8 <_Bfree>
 800968a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800968c:	2300      	movs	r3, #0
 800968e:	6013      	str	r3, [r2, #0]
 8009690:	2550      	movs	r5, #80	@ 0x50
 8009692:	e72b      	b.n	80094ec <__gethex+0xf8>
 8009694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1f3      	bne.n	8009682 <__gethex+0x28e>
 800969a:	e7e0      	b.n	800965e <__gethex+0x26a>
 800969c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1dd      	bne.n	800965e <__gethex+0x26a>
 80096a2:	e7ee      	b.n	8009682 <__gethex+0x28e>
 80096a4:	0800b1b8 	.word	0x0800b1b8
 80096a8:	0800b30d 	.word	0x0800b30d
 80096ac:	0800b31e 	.word	0x0800b31e
 80096b0:	1e6f      	subs	r7, r5, #1
 80096b2:	f1b9 0f00 	cmp.w	r9, #0
 80096b6:	d130      	bne.n	800971a <__gethex+0x326>
 80096b8:	b127      	cbz	r7, 80096c4 <__gethex+0x2d0>
 80096ba:	4639      	mov	r1, r7
 80096bc:	4620      	mov	r0, r4
 80096be:	f000 febc 	bl	800a43a <__any_on>
 80096c2:	4681      	mov	r9, r0
 80096c4:	117a      	asrs	r2, r7, #5
 80096c6:	2301      	movs	r3, #1
 80096c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80096cc:	f007 071f 	and.w	r7, r7, #31
 80096d0:	40bb      	lsls	r3, r7
 80096d2:	4213      	tst	r3, r2
 80096d4:	4629      	mov	r1, r5
 80096d6:	4620      	mov	r0, r4
 80096d8:	bf18      	it	ne
 80096da:	f049 0902 	orrne.w	r9, r9, #2
 80096de:	f7ff fe21 	bl	8009324 <rshift>
 80096e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80096e6:	1b76      	subs	r6, r6, r5
 80096e8:	2502      	movs	r5, #2
 80096ea:	f1b9 0f00 	cmp.w	r9, #0
 80096ee:	d047      	beq.n	8009780 <__gethex+0x38c>
 80096f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d015      	beq.n	8009724 <__gethex+0x330>
 80096f8:	2b03      	cmp	r3, #3
 80096fa:	d017      	beq.n	800972c <__gethex+0x338>
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d109      	bne.n	8009714 <__gethex+0x320>
 8009700:	f019 0f02 	tst.w	r9, #2
 8009704:	d006      	beq.n	8009714 <__gethex+0x320>
 8009706:	f8da 3000 	ldr.w	r3, [sl]
 800970a:	ea49 0903 	orr.w	r9, r9, r3
 800970e:	f019 0f01 	tst.w	r9, #1
 8009712:	d10e      	bne.n	8009732 <__gethex+0x33e>
 8009714:	f045 0510 	orr.w	r5, r5, #16
 8009718:	e032      	b.n	8009780 <__gethex+0x38c>
 800971a:	f04f 0901 	mov.w	r9, #1
 800971e:	e7d1      	b.n	80096c4 <__gethex+0x2d0>
 8009720:	2501      	movs	r5, #1
 8009722:	e7e2      	b.n	80096ea <__gethex+0x2f6>
 8009724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009726:	f1c3 0301 	rsb	r3, r3, #1
 800972a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800972c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800972e:	2b00      	cmp	r3, #0
 8009730:	d0f0      	beq.n	8009714 <__gethex+0x320>
 8009732:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009736:	f104 0314 	add.w	r3, r4, #20
 800973a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800973e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009742:	f04f 0c00 	mov.w	ip, #0
 8009746:	4618      	mov	r0, r3
 8009748:	f853 2b04 	ldr.w	r2, [r3], #4
 800974c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009750:	d01b      	beq.n	800978a <__gethex+0x396>
 8009752:	3201      	adds	r2, #1
 8009754:	6002      	str	r2, [r0, #0]
 8009756:	2d02      	cmp	r5, #2
 8009758:	f104 0314 	add.w	r3, r4, #20
 800975c:	d13c      	bne.n	80097d8 <__gethex+0x3e4>
 800975e:	f8d8 2000 	ldr.w	r2, [r8]
 8009762:	3a01      	subs	r2, #1
 8009764:	42b2      	cmp	r2, r6
 8009766:	d109      	bne.n	800977c <__gethex+0x388>
 8009768:	1171      	asrs	r1, r6, #5
 800976a:	2201      	movs	r2, #1
 800976c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009770:	f006 061f 	and.w	r6, r6, #31
 8009774:	fa02 f606 	lsl.w	r6, r2, r6
 8009778:	421e      	tst	r6, r3
 800977a:	d13a      	bne.n	80097f2 <__gethex+0x3fe>
 800977c:	f045 0520 	orr.w	r5, r5, #32
 8009780:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009782:	601c      	str	r4, [r3, #0]
 8009784:	9b02      	ldr	r3, [sp, #8]
 8009786:	601f      	str	r7, [r3, #0]
 8009788:	e6b0      	b.n	80094ec <__gethex+0xf8>
 800978a:	4299      	cmp	r1, r3
 800978c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009790:	d8d9      	bhi.n	8009746 <__gethex+0x352>
 8009792:	68a3      	ldr	r3, [r4, #8]
 8009794:	459b      	cmp	fp, r3
 8009796:	db17      	blt.n	80097c8 <__gethex+0x3d4>
 8009798:	6861      	ldr	r1, [r4, #4]
 800979a:	9801      	ldr	r0, [sp, #4]
 800979c:	3101      	adds	r1, #1
 800979e:	f000 f9c3 	bl	8009b28 <_Balloc>
 80097a2:	4681      	mov	r9, r0
 80097a4:	b918      	cbnz	r0, 80097ae <__gethex+0x3ba>
 80097a6:	4b1a      	ldr	r3, [pc, #104]	@ (8009810 <__gethex+0x41c>)
 80097a8:	4602      	mov	r2, r0
 80097aa:	2184      	movs	r1, #132	@ 0x84
 80097ac:	e6c5      	b.n	800953a <__gethex+0x146>
 80097ae:	6922      	ldr	r2, [r4, #16]
 80097b0:	3202      	adds	r2, #2
 80097b2:	f104 010c 	add.w	r1, r4, #12
 80097b6:	0092      	lsls	r2, r2, #2
 80097b8:	300c      	adds	r0, #12
 80097ba:	f7fe fed4 	bl	8008566 <memcpy>
 80097be:	4621      	mov	r1, r4
 80097c0:	9801      	ldr	r0, [sp, #4]
 80097c2:	f000 f9f1 	bl	8009ba8 <_Bfree>
 80097c6:	464c      	mov	r4, r9
 80097c8:	6923      	ldr	r3, [r4, #16]
 80097ca:	1c5a      	adds	r2, r3, #1
 80097cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097d0:	6122      	str	r2, [r4, #16]
 80097d2:	2201      	movs	r2, #1
 80097d4:	615a      	str	r2, [r3, #20]
 80097d6:	e7be      	b.n	8009756 <__gethex+0x362>
 80097d8:	6922      	ldr	r2, [r4, #16]
 80097da:	455a      	cmp	r2, fp
 80097dc:	dd0b      	ble.n	80097f6 <__gethex+0x402>
 80097de:	2101      	movs	r1, #1
 80097e0:	4620      	mov	r0, r4
 80097e2:	f7ff fd9f 	bl	8009324 <rshift>
 80097e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097ea:	3701      	adds	r7, #1
 80097ec:	42bb      	cmp	r3, r7
 80097ee:	f6ff aee0 	blt.w	80095b2 <__gethex+0x1be>
 80097f2:	2501      	movs	r5, #1
 80097f4:	e7c2      	b.n	800977c <__gethex+0x388>
 80097f6:	f016 061f 	ands.w	r6, r6, #31
 80097fa:	d0fa      	beq.n	80097f2 <__gethex+0x3fe>
 80097fc:	4453      	add	r3, sl
 80097fe:	f1c6 0620 	rsb	r6, r6, #32
 8009802:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009806:	f000 fa81 	bl	8009d0c <__hi0bits>
 800980a:	42b0      	cmp	r0, r6
 800980c:	dbe7      	blt.n	80097de <__gethex+0x3ea>
 800980e:	e7f0      	b.n	80097f2 <__gethex+0x3fe>
 8009810:	0800b30d 	.word	0x0800b30d

08009814 <L_shift>:
 8009814:	f1c2 0208 	rsb	r2, r2, #8
 8009818:	0092      	lsls	r2, r2, #2
 800981a:	b570      	push	{r4, r5, r6, lr}
 800981c:	f1c2 0620 	rsb	r6, r2, #32
 8009820:	6843      	ldr	r3, [r0, #4]
 8009822:	6804      	ldr	r4, [r0, #0]
 8009824:	fa03 f506 	lsl.w	r5, r3, r6
 8009828:	432c      	orrs	r4, r5
 800982a:	40d3      	lsrs	r3, r2
 800982c:	6004      	str	r4, [r0, #0]
 800982e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009832:	4288      	cmp	r0, r1
 8009834:	d3f4      	bcc.n	8009820 <L_shift+0xc>
 8009836:	bd70      	pop	{r4, r5, r6, pc}

08009838 <__match>:
 8009838:	b530      	push	{r4, r5, lr}
 800983a:	6803      	ldr	r3, [r0, #0]
 800983c:	3301      	adds	r3, #1
 800983e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009842:	b914      	cbnz	r4, 800984a <__match+0x12>
 8009844:	6003      	str	r3, [r0, #0]
 8009846:	2001      	movs	r0, #1
 8009848:	bd30      	pop	{r4, r5, pc}
 800984a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800984e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009852:	2d19      	cmp	r5, #25
 8009854:	bf98      	it	ls
 8009856:	3220      	addls	r2, #32
 8009858:	42a2      	cmp	r2, r4
 800985a:	d0f0      	beq.n	800983e <__match+0x6>
 800985c:	2000      	movs	r0, #0
 800985e:	e7f3      	b.n	8009848 <__match+0x10>

08009860 <__hexnan>:
 8009860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009864:	680b      	ldr	r3, [r1, #0]
 8009866:	6801      	ldr	r1, [r0, #0]
 8009868:	115e      	asrs	r6, r3, #5
 800986a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800986e:	f013 031f 	ands.w	r3, r3, #31
 8009872:	b087      	sub	sp, #28
 8009874:	bf18      	it	ne
 8009876:	3604      	addne	r6, #4
 8009878:	2500      	movs	r5, #0
 800987a:	1f37      	subs	r7, r6, #4
 800987c:	4682      	mov	sl, r0
 800987e:	4690      	mov	r8, r2
 8009880:	9301      	str	r3, [sp, #4]
 8009882:	f846 5c04 	str.w	r5, [r6, #-4]
 8009886:	46b9      	mov	r9, r7
 8009888:	463c      	mov	r4, r7
 800988a:	9502      	str	r5, [sp, #8]
 800988c:	46ab      	mov	fp, r5
 800988e:	784a      	ldrb	r2, [r1, #1]
 8009890:	1c4b      	adds	r3, r1, #1
 8009892:	9303      	str	r3, [sp, #12]
 8009894:	b342      	cbz	r2, 80098e8 <__hexnan+0x88>
 8009896:	4610      	mov	r0, r2
 8009898:	9105      	str	r1, [sp, #20]
 800989a:	9204      	str	r2, [sp, #16]
 800989c:	f7ff fd94 	bl	80093c8 <__hexdig_fun>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d151      	bne.n	8009948 <__hexnan+0xe8>
 80098a4:	9a04      	ldr	r2, [sp, #16]
 80098a6:	9905      	ldr	r1, [sp, #20]
 80098a8:	2a20      	cmp	r2, #32
 80098aa:	d818      	bhi.n	80098de <__hexnan+0x7e>
 80098ac:	9b02      	ldr	r3, [sp, #8]
 80098ae:	459b      	cmp	fp, r3
 80098b0:	dd13      	ble.n	80098da <__hexnan+0x7a>
 80098b2:	454c      	cmp	r4, r9
 80098b4:	d206      	bcs.n	80098c4 <__hexnan+0x64>
 80098b6:	2d07      	cmp	r5, #7
 80098b8:	dc04      	bgt.n	80098c4 <__hexnan+0x64>
 80098ba:	462a      	mov	r2, r5
 80098bc:	4649      	mov	r1, r9
 80098be:	4620      	mov	r0, r4
 80098c0:	f7ff ffa8 	bl	8009814 <L_shift>
 80098c4:	4544      	cmp	r4, r8
 80098c6:	d952      	bls.n	800996e <__hexnan+0x10e>
 80098c8:	2300      	movs	r3, #0
 80098ca:	f1a4 0904 	sub.w	r9, r4, #4
 80098ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80098d2:	f8cd b008 	str.w	fp, [sp, #8]
 80098d6:	464c      	mov	r4, r9
 80098d8:	461d      	mov	r5, r3
 80098da:	9903      	ldr	r1, [sp, #12]
 80098dc:	e7d7      	b.n	800988e <__hexnan+0x2e>
 80098de:	2a29      	cmp	r2, #41	@ 0x29
 80098e0:	d157      	bne.n	8009992 <__hexnan+0x132>
 80098e2:	3102      	adds	r1, #2
 80098e4:	f8ca 1000 	str.w	r1, [sl]
 80098e8:	f1bb 0f00 	cmp.w	fp, #0
 80098ec:	d051      	beq.n	8009992 <__hexnan+0x132>
 80098ee:	454c      	cmp	r4, r9
 80098f0:	d206      	bcs.n	8009900 <__hexnan+0xa0>
 80098f2:	2d07      	cmp	r5, #7
 80098f4:	dc04      	bgt.n	8009900 <__hexnan+0xa0>
 80098f6:	462a      	mov	r2, r5
 80098f8:	4649      	mov	r1, r9
 80098fa:	4620      	mov	r0, r4
 80098fc:	f7ff ff8a 	bl	8009814 <L_shift>
 8009900:	4544      	cmp	r4, r8
 8009902:	d936      	bls.n	8009972 <__hexnan+0x112>
 8009904:	f1a8 0204 	sub.w	r2, r8, #4
 8009908:	4623      	mov	r3, r4
 800990a:	f853 1b04 	ldr.w	r1, [r3], #4
 800990e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009912:	429f      	cmp	r7, r3
 8009914:	d2f9      	bcs.n	800990a <__hexnan+0xaa>
 8009916:	1b3b      	subs	r3, r7, r4
 8009918:	f023 0303 	bic.w	r3, r3, #3
 800991c:	3304      	adds	r3, #4
 800991e:	3401      	adds	r4, #1
 8009920:	3e03      	subs	r6, #3
 8009922:	42b4      	cmp	r4, r6
 8009924:	bf88      	it	hi
 8009926:	2304      	movhi	r3, #4
 8009928:	4443      	add	r3, r8
 800992a:	2200      	movs	r2, #0
 800992c:	f843 2b04 	str.w	r2, [r3], #4
 8009930:	429f      	cmp	r7, r3
 8009932:	d2fb      	bcs.n	800992c <__hexnan+0xcc>
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	b91b      	cbnz	r3, 8009940 <__hexnan+0xe0>
 8009938:	4547      	cmp	r7, r8
 800993a:	d128      	bne.n	800998e <__hexnan+0x12e>
 800993c:	2301      	movs	r3, #1
 800993e:	603b      	str	r3, [r7, #0]
 8009940:	2005      	movs	r0, #5
 8009942:	b007      	add	sp, #28
 8009944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009948:	3501      	adds	r5, #1
 800994a:	2d08      	cmp	r5, #8
 800994c:	f10b 0b01 	add.w	fp, fp, #1
 8009950:	dd06      	ble.n	8009960 <__hexnan+0x100>
 8009952:	4544      	cmp	r4, r8
 8009954:	d9c1      	bls.n	80098da <__hexnan+0x7a>
 8009956:	2300      	movs	r3, #0
 8009958:	f844 3c04 	str.w	r3, [r4, #-4]
 800995c:	2501      	movs	r5, #1
 800995e:	3c04      	subs	r4, #4
 8009960:	6822      	ldr	r2, [r4, #0]
 8009962:	f000 000f 	and.w	r0, r0, #15
 8009966:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800996a:	6020      	str	r0, [r4, #0]
 800996c:	e7b5      	b.n	80098da <__hexnan+0x7a>
 800996e:	2508      	movs	r5, #8
 8009970:	e7b3      	b.n	80098da <__hexnan+0x7a>
 8009972:	9b01      	ldr	r3, [sp, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d0dd      	beq.n	8009934 <__hexnan+0xd4>
 8009978:	f1c3 0320 	rsb	r3, r3, #32
 800997c:	f04f 32ff 	mov.w	r2, #4294967295
 8009980:	40da      	lsrs	r2, r3
 8009982:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009986:	4013      	ands	r3, r2
 8009988:	f846 3c04 	str.w	r3, [r6, #-4]
 800998c:	e7d2      	b.n	8009934 <__hexnan+0xd4>
 800998e:	3f04      	subs	r7, #4
 8009990:	e7d0      	b.n	8009934 <__hexnan+0xd4>
 8009992:	2004      	movs	r0, #4
 8009994:	e7d5      	b.n	8009942 <__hexnan+0xe2>
	...

08009998 <malloc>:
 8009998:	4b02      	ldr	r3, [pc, #8]	@ (80099a4 <malloc+0xc>)
 800999a:	4601      	mov	r1, r0
 800999c:	6818      	ldr	r0, [r3, #0]
 800999e:	f000 b825 	b.w	80099ec <_malloc_r>
 80099a2:	bf00      	nop
 80099a4:	200001d0 	.word	0x200001d0

080099a8 <sbrk_aligned>:
 80099a8:	b570      	push	{r4, r5, r6, lr}
 80099aa:	4e0f      	ldr	r6, [pc, #60]	@ (80099e8 <sbrk_aligned+0x40>)
 80099ac:	460c      	mov	r4, r1
 80099ae:	6831      	ldr	r1, [r6, #0]
 80099b0:	4605      	mov	r5, r0
 80099b2:	b911      	cbnz	r1, 80099ba <sbrk_aligned+0x12>
 80099b4:	f001 f964 	bl	800ac80 <_sbrk_r>
 80099b8:	6030      	str	r0, [r6, #0]
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f001 f95f 	bl	800ac80 <_sbrk_r>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	d103      	bne.n	80099ce <sbrk_aligned+0x26>
 80099c6:	f04f 34ff 	mov.w	r4, #4294967295
 80099ca:	4620      	mov	r0, r4
 80099cc:	bd70      	pop	{r4, r5, r6, pc}
 80099ce:	1cc4      	adds	r4, r0, #3
 80099d0:	f024 0403 	bic.w	r4, r4, #3
 80099d4:	42a0      	cmp	r0, r4
 80099d6:	d0f8      	beq.n	80099ca <sbrk_aligned+0x22>
 80099d8:	1a21      	subs	r1, r4, r0
 80099da:	4628      	mov	r0, r5
 80099dc:	f001 f950 	bl	800ac80 <_sbrk_r>
 80099e0:	3001      	adds	r0, #1
 80099e2:	d1f2      	bne.n	80099ca <sbrk_aligned+0x22>
 80099e4:	e7ef      	b.n	80099c6 <sbrk_aligned+0x1e>
 80099e6:	bf00      	nop
 80099e8:	20001d88 	.word	0x20001d88

080099ec <_malloc_r>:
 80099ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f0:	1ccd      	adds	r5, r1, #3
 80099f2:	f025 0503 	bic.w	r5, r5, #3
 80099f6:	3508      	adds	r5, #8
 80099f8:	2d0c      	cmp	r5, #12
 80099fa:	bf38      	it	cc
 80099fc:	250c      	movcc	r5, #12
 80099fe:	2d00      	cmp	r5, #0
 8009a00:	4606      	mov	r6, r0
 8009a02:	db01      	blt.n	8009a08 <_malloc_r+0x1c>
 8009a04:	42a9      	cmp	r1, r5
 8009a06:	d904      	bls.n	8009a12 <_malloc_r+0x26>
 8009a08:	230c      	movs	r3, #12
 8009a0a:	6033      	str	r3, [r6, #0]
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ae8 <_malloc_r+0xfc>
 8009a16:	f000 f87b 	bl	8009b10 <__malloc_lock>
 8009a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1e:	461c      	mov	r4, r3
 8009a20:	bb44      	cbnz	r4, 8009a74 <_malloc_r+0x88>
 8009a22:	4629      	mov	r1, r5
 8009a24:	4630      	mov	r0, r6
 8009a26:	f7ff ffbf 	bl	80099a8 <sbrk_aligned>
 8009a2a:	1c43      	adds	r3, r0, #1
 8009a2c:	4604      	mov	r4, r0
 8009a2e:	d158      	bne.n	8009ae2 <_malloc_r+0xf6>
 8009a30:	f8d8 4000 	ldr.w	r4, [r8]
 8009a34:	4627      	mov	r7, r4
 8009a36:	2f00      	cmp	r7, #0
 8009a38:	d143      	bne.n	8009ac2 <_malloc_r+0xd6>
 8009a3a:	2c00      	cmp	r4, #0
 8009a3c:	d04b      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	4639      	mov	r1, r7
 8009a42:	4630      	mov	r0, r6
 8009a44:	eb04 0903 	add.w	r9, r4, r3
 8009a48:	f001 f91a 	bl	800ac80 <_sbrk_r>
 8009a4c:	4581      	cmp	r9, r0
 8009a4e:	d142      	bne.n	8009ad6 <_malloc_r+0xea>
 8009a50:	6821      	ldr	r1, [r4, #0]
 8009a52:	1a6d      	subs	r5, r5, r1
 8009a54:	4629      	mov	r1, r5
 8009a56:	4630      	mov	r0, r6
 8009a58:	f7ff ffa6 	bl	80099a8 <sbrk_aligned>
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	d03a      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a60:	6823      	ldr	r3, [r4, #0]
 8009a62:	442b      	add	r3, r5
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	bb62      	cbnz	r2, 8009ac8 <_malloc_r+0xdc>
 8009a6e:	f8c8 7000 	str.w	r7, [r8]
 8009a72:	e00f      	b.n	8009a94 <_malloc_r+0xa8>
 8009a74:	6822      	ldr	r2, [r4, #0]
 8009a76:	1b52      	subs	r2, r2, r5
 8009a78:	d420      	bmi.n	8009abc <_malloc_r+0xd0>
 8009a7a:	2a0b      	cmp	r2, #11
 8009a7c:	d917      	bls.n	8009aae <_malloc_r+0xc2>
 8009a7e:	1961      	adds	r1, r4, r5
 8009a80:	42a3      	cmp	r3, r4
 8009a82:	6025      	str	r5, [r4, #0]
 8009a84:	bf18      	it	ne
 8009a86:	6059      	strne	r1, [r3, #4]
 8009a88:	6863      	ldr	r3, [r4, #4]
 8009a8a:	bf08      	it	eq
 8009a8c:	f8c8 1000 	streq.w	r1, [r8]
 8009a90:	5162      	str	r2, [r4, r5]
 8009a92:	604b      	str	r3, [r1, #4]
 8009a94:	4630      	mov	r0, r6
 8009a96:	f000 f841 	bl	8009b1c <__malloc_unlock>
 8009a9a:	f104 000b 	add.w	r0, r4, #11
 8009a9e:	1d23      	adds	r3, r4, #4
 8009aa0:	f020 0007 	bic.w	r0, r0, #7
 8009aa4:	1ac2      	subs	r2, r0, r3
 8009aa6:	bf1c      	itt	ne
 8009aa8:	1a1b      	subne	r3, r3, r0
 8009aaa:	50a3      	strne	r3, [r4, r2]
 8009aac:	e7af      	b.n	8009a0e <_malloc_r+0x22>
 8009aae:	6862      	ldr	r2, [r4, #4]
 8009ab0:	42a3      	cmp	r3, r4
 8009ab2:	bf0c      	ite	eq
 8009ab4:	f8c8 2000 	streq.w	r2, [r8]
 8009ab8:	605a      	strne	r2, [r3, #4]
 8009aba:	e7eb      	b.n	8009a94 <_malloc_r+0xa8>
 8009abc:	4623      	mov	r3, r4
 8009abe:	6864      	ldr	r4, [r4, #4]
 8009ac0:	e7ae      	b.n	8009a20 <_malloc_r+0x34>
 8009ac2:	463c      	mov	r4, r7
 8009ac4:	687f      	ldr	r7, [r7, #4]
 8009ac6:	e7b6      	b.n	8009a36 <_malloc_r+0x4a>
 8009ac8:	461a      	mov	r2, r3
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	d1fb      	bne.n	8009ac8 <_malloc_r+0xdc>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	6053      	str	r3, [r2, #4]
 8009ad4:	e7de      	b.n	8009a94 <_malloc_r+0xa8>
 8009ad6:	230c      	movs	r3, #12
 8009ad8:	6033      	str	r3, [r6, #0]
 8009ada:	4630      	mov	r0, r6
 8009adc:	f000 f81e 	bl	8009b1c <__malloc_unlock>
 8009ae0:	e794      	b.n	8009a0c <_malloc_r+0x20>
 8009ae2:	6005      	str	r5, [r0, #0]
 8009ae4:	e7d6      	b.n	8009a94 <_malloc_r+0xa8>
 8009ae6:	bf00      	nop
 8009ae8:	20001d8c 	.word	0x20001d8c

08009aec <__ascii_mbtowc>:
 8009aec:	b082      	sub	sp, #8
 8009aee:	b901      	cbnz	r1, 8009af2 <__ascii_mbtowc+0x6>
 8009af0:	a901      	add	r1, sp, #4
 8009af2:	b142      	cbz	r2, 8009b06 <__ascii_mbtowc+0x1a>
 8009af4:	b14b      	cbz	r3, 8009b0a <__ascii_mbtowc+0x1e>
 8009af6:	7813      	ldrb	r3, [r2, #0]
 8009af8:	600b      	str	r3, [r1, #0]
 8009afa:	7812      	ldrb	r2, [r2, #0]
 8009afc:	1e10      	subs	r0, r2, #0
 8009afe:	bf18      	it	ne
 8009b00:	2001      	movne	r0, #1
 8009b02:	b002      	add	sp, #8
 8009b04:	4770      	bx	lr
 8009b06:	4610      	mov	r0, r2
 8009b08:	e7fb      	b.n	8009b02 <__ascii_mbtowc+0x16>
 8009b0a:	f06f 0001 	mvn.w	r0, #1
 8009b0e:	e7f8      	b.n	8009b02 <__ascii_mbtowc+0x16>

08009b10 <__malloc_lock>:
 8009b10:	4801      	ldr	r0, [pc, #4]	@ (8009b18 <__malloc_lock+0x8>)
 8009b12:	f7fe bd26 	b.w	8008562 <__retarget_lock_acquire_recursive>
 8009b16:	bf00      	nop
 8009b18:	20001d84 	.word	0x20001d84

08009b1c <__malloc_unlock>:
 8009b1c:	4801      	ldr	r0, [pc, #4]	@ (8009b24 <__malloc_unlock+0x8>)
 8009b1e:	f7fe bd21 	b.w	8008564 <__retarget_lock_release_recursive>
 8009b22:	bf00      	nop
 8009b24:	20001d84 	.word	0x20001d84

08009b28 <_Balloc>:
 8009b28:	b570      	push	{r4, r5, r6, lr}
 8009b2a:	69c6      	ldr	r6, [r0, #28]
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	460d      	mov	r5, r1
 8009b30:	b976      	cbnz	r6, 8009b50 <_Balloc+0x28>
 8009b32:	2010      	movs	r0, #16
 8009b34:	f7ff ff30 	bl	8009998 <malloc>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	61e0      	str	r0, [r4, #28]
 8009b3c:	b920      	cbnz	r0, 8009b48 <_Balloc+0x20>
 8009b3e:	4b18      	ldr	r3, [pc, #96]	@ (8009ba0 <_Balloc+0x78>)
 8009b40:	4818      	ldr	r0, [pc, #96]	@ (8009ba4 <_Balloc+0x7c>)
 8009b42:	216b      	movs	r1, #107	@ 0x6b
 8009b44:	f7fe fd2e 	bl	80085a4 <__assert_func>
 8009b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b4c:	6006      	str	r6, [r0, #0]
 8009b4e:	60c6      	str	r6, [r0, #12]
 8009b50:	69e6      	ldr	r6, [r4, #28]
 8009b52:	68f3      	ldr	r3, [r6, #12]
 8009b54:	b183      	cbz	r3, 8009b78 <_Balloc+0x50>
 8009b56:	69e3      	ldr	r3, [r4, #28]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b5e:	b9b8      	cbnz	r0, 8009b90 <_Balloc+0x68>
 8009b60:	2101      	movs	r1, #1
 8009b62:	fa01 f605 	lsl.w	r6, r1, r5
 8009b66:	1d72      	adds	r2, r6, #5
 8009b68:	0092      	lsls	r2, r2, #2
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f001 f89f 	bl	800acae <_calloc_r>
 8009b70:	b160      	cbz	r0, 8009b8c <_Balloc+0x64>
 8009b72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b76:	e00e      	b.n	8009b96 <_Balloc+0x6e>
 8009b78:	2221      	movs	r2, #33	@ 0x21
 8009b7a:	2104      	movs	r1, #4
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	f001 f896 	bl	800acae <_calloc_r>
 8009b82:	69e3      	ldr	r3, [r4, #28]
 8009b84:	60f0      	str	r0, [r6, #12]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e4      	bne.n	8009b56 <_Balloc+0x2e>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	6802      	ldr	r2, [r0, #0]
 8009b92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b96:	2300      	movs	r3, #0
 8009b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b9c:	e7f7      	b.n	8009b8e <_Balloc+0x66>
 8009b9e:	bf00      	nop
 8009ba0:	0800b1f3 	.word	0x0800b1f3
 8009ba4:	0800b37e 	.word	0x0800b37e

08009ba8 <_Bfree>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	69c6      	ldr	r6, [r0, #28]
 8009bac:	4605      	mov	r5, r0
 8009bae:	460c      	mov	r4, r1
 8009bb0:	b976      	cbnz	r6, 8009bd0 <_Bfree+0x28>
 8009bb2:	2010      	movs	r0, #16
 8009bb4:	f7ff fef0 	bl	8009998 <malloc>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	61e8      	str	r0, [r5, #28]
 8009bbc:	b920      	cbnz	r0, 8009bc8 <_Bfree+0x20>
 8009bbe:	4b09      	ldr	r3, [pc, #36]	@ (8009be4 <_Bfree+0x3c>)
 8009bc0:	4809      	ldr	r0, [pc, #36]	@ (8009be8 <_Bfree+0x40>)
 8009bc2:	218f      	movs	r1, #143	@ 0x8f
 8009bc4:	f7fe fcee 	bl	80085a4 <__assert_func>
 8009bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bcc:	6006      	str	r6, [r0, #0]
 8009bce:	60c6      	str	r6, [r0, #12]
 8009bd0:	b13c      	cbz	r4, 8009be2 <_Bfree+0x3a>
 8009bd2:	69eb      	ldr	r3, [r5, #28]
 8009bd4:	6862      	ldr	r2, [r4, #4]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bdc:	6021      	str	r1, [r4, #0]
 8009bde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009be2:	bd70      	pop	{r4, r5, r6, pc}
 8009be4:	0800b1f3 	.word	0x0800b1f3
 8009be8:	0800b37e 	.word	0x0800b37e

08009bec <__multadd>:
 8009bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bf0:	690d      	ldr	r5, [r1, #16]
 8009bf2:	4607      	mov	r7, r0
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	461e      	mov	r6, r3
 8009bf8:	f101 0c14 	add.w	ip, r1, #20
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	f8dc 3000 	ldr.w	r3, [ip]
 8009c02:	b299      	uxth	r1, r3
 8009c04:	fb02 6101 	mla	r1, r2, r1, r6
 8009c08:	0c1e      	lsrs	r6, r3, #16
 8009c0a:	0c0b      	lsrs	r3, r1, #16
 8009c0c:	fb02 3306 	mla	r3, r2, r6, r3
 8009c10:	b289      	uxth	r1, r1
 8009c12:	3001      	adds	r0, #1
 8009c14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c18:	4285      	cmp	r5, r0
 8009c1a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c22:	dcec      	bgt.n	8009bfe <__multadd+0x12>
 8009c24:	b30e      	cbz	r6, 8009c6a <__multadd+0x7e>
 8009c26:	68a3      	ldr	r3, [r4, #8]
 8009c28:	42ab      	cmp	r3, r5
 8009c2a:	dc19      	bgt.n	8009c60 <__multadd+0x74>
 8009c2c:	6861      	ldr	r1, [r4, #4]
 8009c2e:	4638      	mov	r0, r7
 8009c30:	3101      	adds	r1, #1
 8009c32:	f7ff ff79 	bl	8009b28 <_Balloc>
 8009c36:	4680      	mov	r8, r0
 8009c38:	b928      	cbnz	r0, 8009c46 <__multadd+0x5a>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c70 <__multadd+0x84>)
 8009c3e:	480d      	ldr	r0, [pc, #52]	@ (8009c74 <__multadd+0x88>)
 8009c40:	21ba      	movs	r1, #186	@ 0xba
 8009c42:	f7fe fcaf 	bl	80085a4 <__assert_func>
 8009c46:	6922      	ldr	r2, [r4, #16]
 8009c48:	3202      	adds	r2, #2
 8009c4a:	f104 010c 	add.w	r1, r4, #12
 8009c4e:	0092      	lsls	r2, r2, #2
 8009c50:	300c      	adds	r0, #12
 8009c52:	f7fe fc88 	bl	8008566 <memcpy>
 8009c56:	4621      	mov	r1, r4
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f7ff ffa5 	bl	8009ba8 <_Bfree>
 8009c5e:	4644      	mov	r4, r8
 8009c60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c64:	3501      	adds	r5, #1
 8009c66:	615e      	str	r6, [r3, #20]
 8009c68:	6125      	str	r5, [r4, #16]
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c70:	0800b30d 	.word	0x0800b30d
 8009c74:	0800b37e 	.word	0x0800b37e

08009c78 <__s2b>:
 8009c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	4615      	mov	r5, r2
 8009c80:	461f      	mov	r7, r3
 8009c82:	2209      	movs	r2, #9
 8009c84:	3308      	adds	r3, #8
 8009c86:	4606      	mov	r6, r0
 8009c88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c8c:	2100      	movs	r1, #0
 8009c8e:	2201      	movs	r2, #1
 8009c90:	429a      	cmp	r2, r3
 8009c92:	db09      	blt.n	8009ca8 <__s2b+0x30>
 8009c94:	4630      	mov	r0, r6
 8009c96:	f7ff ff47 	bl	8009b28 <_Balloc>
 8009c9a:	b940      	cbnz	r0, 8009cae <__s2b+0x36>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	4b19      	ldr	r3, [pc, #100]	@ (8009d04 <__s2b+0x8c>)
 8009ca0:	4819      	ldr	r0, [pc, #100]	@ (8009d08 <__s2b+0x90>)
 8009ca2:	21d3      	movs	r1, #211	@ 0xd3
 8009ca4:	f7fe fc7e 	bl	80085a4 <__assert_func>
 8009ca8:	0052      	lsls	r2, r2, #1
 8009caa:	3101      	adds	r1, #1
 8009cac:	e7f0      	b.n	8009c90 <__s2b+0x18>
 8009cae:	9b08      	ldr	r3, [sp, #32]
 8009cb0:	6143      	str	r3, [r0, #20]
 8009cb2:	2d09      	cmp	r5, #9
 8009cb4:	f04f 0301 	mov.w	r3, #1
 8009cb8:	6103      	str	r3, [r0, #16]
 8009cba:	dd16      	ble.n	8009cea <__s2b+0x72>
 8009cbc:	f104 0909 	add.w	r9, r4, #9
 8009cc0:	46c8      	mov	r8, r9
 8009cc2:	442c      	add	r4, r5
 8009cc4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009cc8:	4601      	mov	r1, r0
 8009cca:	3b30      	subs	r3, #48	@ 0x30
 8009ccc:	220a      	movs	r2, #10
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f7ff ff8c 	bl	8009bec <__multadd>
 8009cd4:	45a0      	cmp	r8, r4
 8009cd6:	d1f5      	bne.n	8009cc4 <__s2b+0x4c>
 8009cd8:	f1a5 0408 	sub.w	r4, r5, #8
 8009cdc:	444c      	add	r4, r9
 8009cde:	1b2d      	subs	r5, r5, r4
 8009ce0:	1963      	adds	r3, r4, r5
 8009ce2:	42bb      	cmp	r3, r7
 8009ce4:	db04      	blt.n	8009cf0 <__s2b+0x78>
 8009ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cea:	340a      	adds	r4, #10
 8009cec:	2509      	movs	r5, #9
 8009cee:	e7f6      	b.n	8009cde <__s2b+0x66>
 8009cf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009cf4:	4601      	mov	r1, r0
 8009cf6:	3b30      	subs	r3, #48	@ 0x30
 8009cf8:	220a      	movs	r2, #10
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff ff76 	bl	8009bec <__multadd>
 8009d00:	e7ee      	b.n	8009ce0 <__s2b+0x68>
 8009d02:	bf00      	nop
 8009d04:	0800b30d 	.word	0x0800b30d
 8009d08:	0800b37e 	.word	0x0800b37e

08009d0c <__hi0bits>:
 8009d0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d10:	4603      	mov	r3, r0
 8009d12:	bf36      	itet	cc
 8009d14:	0403      	lslcc	r3, r0, #16
 8009d16:	2000      	movcs	r0, #0
 8009d18:	2010      	movcc	r0, #16
 8009d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d1e:	bf3c      	itt	cc
 8009d20:	021b      	lslcc	r3, r3, #8
 8009d22:	3008      	addcc	r0, #8
 8009d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d28:	bf3c      	itt	cc
 8009d2a:	011b      	lslcc	r3, r3, #4
 8009d2c:	3004      	addcc	r0, #4
 8009d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d32:	bf3c      	itt	cc
 8009d34:	009b      	lslcc	r3, r3, #2
 8009d36:	3002      	addcc	r0, #2
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	db05      	blt.n	8009d48 <__hi0bits+0x3c>
 8009d3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009d40:	f100 0001 	add.w	r0, r0, #1
 8009d44:	bf08      	it	eq
 8009d46:	2020      	moveq	r0, #32
 8009d48:	4770      	bx	lr

08009d4a <__lo0bits>:
 8009d4a:	6803      	ldr	r3, [r0, #0]
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	f013 0007 	ands.w	r0, r3, #7
 8009d52:	d00b      	beq.n	8009d6c <__lo0bits+0x22>
 8009d54:	07d9      	lsls	r1, r3, #31
 8009d56:	d421      	bmi.n	8009d9c <__lo0bits+0x52>
 8009d58:	0798      	lsls	r0, r3, #30
 8009d5a:	bf49      	itett	mi
 8009d5c:	085b      	lsrmi	r3, r3, #1
 8009d5e:	089b      	lsrpl	r3, r3, #2
 8009d60:	2001      	movmi	r0, #1
 8009d62:	6013      	strmi	r3, [r2, #0]
 8009d64:	bf5c      	itt	pl
 8009d66:	6013      	strpl	r3, [r2, #0]
 8009d68:	2002      	movpl	r0, #2
 8009d6a:	4770      	bx	lr
 8009d6c:	b299      	uxth	r1, r3
 8009d6e:	b909      	cbnz	r1, 8009d74 <__lo0bits+0x2a>
 8009d70:	0c1b      	lsrs	r3, r3, #16
 8009d72:	2010      	movs	r0, #16
 8009d74:	b2d9      	uxtb	r1, r3
 8009d76:	b909      	cbnz	r1, 8009d7c <__lo0bits+0x32>
 8009d78:	3008      	adds	r0, #8
 8009d7a:	0a1b      	lsrs	r3, r3, #8
 8009d7c:	0719      	lsls	r1, r3, #28
 8009d7e:	bf04      	itt	eq
 8009d80:	091b      	lsreq	r3, r3, #4
 8009d82:	3004      	addeq	r0, #4
 8009d84:	0799      	lsls	r1, r3, #30
 8009d86:	bf04      	itt	eq
 8009d88:	089b      	lsreq	r3, r3, #2
 8009d8a:	3002      	addeq	r0, #2
 8009d8c:	07d9      	lsls	r1, r3, #31
 8009d8e:	d403      	bmi.n	8009d98 <__lo0bits+0x4e>
 8009d90:	085b      	lsrs	r3, r3, #1
 8009d92:	f100 0001 	add.w	r0, r0, #1
 8009d96:	d003      	beq.n	8009da0 <__lo0bits+0x56>
 8009d98:	6013      	str	r3, [r2, #0]
 8009d9a:	4770      	bx	lr
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	4770      	bx	lr
 8009da0:	2020      	movs	r0, #32
 8009da2:	4770      	bx	lr

08009da4 <__i2b>:
 8009da4:	b510      	push	{r4, lr}
 8009da6:	460c      	mov	r4, r1
 8009da8:	2101      	movs	r1, #1
 8009daa:	f7ff febd 	bl	8009b28 <_Balloc>
 8009dae:	4602      	mov	r2, r0
 8009db0:	b928      	cbnz	r0, 8009dbe <__i2b+0x1a>
 8009db2:	4b05      	ldr	r3, [pc, #20]	@ (8009dc8 <__i2b+0x24>)
 8009db4:	4805      	ldr	r0, [pc, #20]	@ (8009dcc <__i2b+0x28>)
 8009db6:	f240 1145 	movw	r1, #325	@ 0x145
 8009dba:	f7fe fbf3 	bl	80085a4 <__assert_func>
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	6144      	str	r4, [r0, #20]
 8009dc2:	6103      	str	r3, [r0, #16]
 8009dc4:	bd10      	pop	{r4, pc}
 8009dc6:	bf00      	nop
 8009dc8:	0800b30d 	.word	0x0800b30d
 8009dcc:	0800b37e 	.word	0x0800b37e

08009dd0 <__multiply>:
 8009dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd4:	4617      	mov	r7, r2
 8009dd6:	690a      	ldr	r2, [r1, #16]
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	bfa8      	it	ge
 8009dde:	463b      	movge	r3, r7
 8009de0:	4689      	mov	r9, r1
 8009de2:	bfa4      	itt	ge
 8009de4:	460f      	movge	r7, r1
 8009de6:	4699      	movge	r9, r3
 8009de8:	693d      	ldr	r5, [r7, #16]
 8009dea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	6879      	ldr	r1, [r7, #4]
 8009df2:	eb05 060a 	add.w	r6, r5, sl
 8009df6:	42b3      	cmp	r3, r6
 8009df8:	b085      	sub	sp, #20
 8009dfa:	bfb8      	it	lt
 8009dfc:	3101      	addlt	r1, #1
 8009dfe:	f7ff fe93 	bl	8009b28 <_Balloc>
 8009e02:	b930      	cbnz	r0, 8009e12 <__multiply+0x42>
 8009e04:	4602      	mov	r2, r0
 8009e06:	4b41      	ldr	r3, [pc, #260]	@ (8009f0c <__multiply+0x13c>)
 8009e08:	4841      	ldr	r0, [pc, #260]	@ (8009f10 <__multiply+0x140>)
 8009e0a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e0e:	f7fe fbc9 	bl	80085a4 <__assert_func>
 8009e12:	f100 0414 	add.w	r4, r0, #20
 8009e16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009e1a:	4623      	mov	r3, r4
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	4573      	cmp	r3, lr
 8009e20:	d320      	bcc.n	8009e64 <__multiply+0x94>
 8009e22:	f107 0814 	add.w	r8, r7, #20
 8009e26:	f109 0114 	add.w	r1, r9, #20
 8009e2a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009e2e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009e32:	9302      	str	r3, [sp, #8]
 8009e34:	1beb      	subs	r3, r5, r7
 8009e36:	3b15      	subs	r3, #21
 8009e38:	f023 0303 	bic.w	r3, r3, #3
 8009e3c:	3304      	adds	r3, #4
 8009e3e:	3715      	adds	r7, #21
 8009e40:	42bd      	cmp	r5, r7
 8009e42:	bf38      	it	cc
 8009e44:	2304      	movcc	r3, #4
 8009e46:	9301      	str	r3, [sp, #4]
 8009e48:	9b02      	ldr	r3, [sp, #8]
 8009e4a:	9103      	str	r1, [sp, #12]
 8009e4c:	428b      	cmp	r3, r1
 8009e4e:	d80c      	bhi.n	8009e6a <__multiply+0x9a>
 8009e50:	2e00      	cmp	r6, #0
 8009e52:	dd03      	ble.n	8009e5c <__multiply+0x8c>
 8009e54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d055      	beq.n	8009f08 <__multiply+0x138>
 8009e5c:	6106      	str	r6, [r0, #16]
 8009e5e:	b005      	add	sp, #20
 8009e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e64:	f843 2b04 	str.w	r2, [r3], #4
 8009e68:	e7d9      	b.n	8009e1e <__multiply+0x4e>
 8009e6a:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e6e:	f1ba 0f00 	cmp.w	sl, #0
 8009e72:	d01f      	beq.n	8009eb4 <__multiply+0xe4>
 8009e74:	46c4      	mov	ip, r8
 8009e76:	46a1      	mov	r9, r4
 8009e78:	2700      	movs	r7, #0
 8009e7a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e7e:	f8d9 3000 	ldr.w	r3, [r9]
 8009e82:	fa1f fb82 	uxth.w	fp, r2
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e8c:	443b      	add	r3, r7
 8009e8e:	f8d9 7000 	ldr.w	r7, [r9]
 8009e92:	0c12      	lsrs	r2, r2, #16
 8009e94:	0c3f      	lsrs	r7, r7, #16
 8009e96:	fb0a 7202 	mla	r2, sl, r2, r7
 8009e9a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ea4:	4565      	cmp	r5, ip
 8009ea6:	f849 3b04 	str.w	r3, [r9], #4
 8009eaa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009eae:	d8e4      	bhi.n	8009e7a <__multiply+0xaa>
 8009eb0:	9b01      	ldr	r3, [sp, #4]
 8009eb2:	50e7      	str	r7, [r4, r3]
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009eba:	3104      	adds	r1, #4
 8009ebc:	f1b9 0f00 	cmp.w	r9, #0
 8009ec0:	d020      	beq.n	8009f04 <__multiply+0x134>
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	4647      	mov	r7, r8
 8009ec6:	46a4      	mov	ip, r4
 8009ec8:	f04f 0a00 	mov.w	sl, #0
 8009ecc:	f8b7 b000 	ldrh.w	fp, [r7]
 8009ed0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009ed4:	fb09 220b 	mla	r2, r9, fp, r2
 8009ed8:	4452      	add	r2, sl
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ee0:	f84c 3b04 	str.w	r3, [ip], #4
 8009ee4:	f857 3b04 	ldr.w	r3, [r7], #4
 8009ee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009eec:	f8bc 3000 	ldrh.w	r3, [ip]
 8009ef0:	fb09 330a 	mla	r3, r9, sl, r3
 8009ef4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009ef8:	42bd      	cmp	r5, r7
 8009efa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009efe:	d8e5      	bhi.n	8009ecc <__multiply+0xfc>
 8009f00:	9a01      	ldr	r2, [sp, #4]
 8009f02:	50a3      	str	r3, [r4, r2]
 8009f04:	3404      	adds	r4, #4
 8009f06:	e79f      	b.n	8009e48 <__multiply+0x78>
 8009f08:	3e01      	subs	r6, #1
 8009f0a:	e7a1      	b.n	8009e50 <__multiply+0x80>
 8009f0c:	0800b30d 	.word	0x0800b30d
 8009f10:	0800b37e 	.word	0x0800b37e

08009f14 <__pow5mult>:
 8009f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f18:	4615      	mov	r5, r2
 8009f1a:	f012 0203 	ands.w	r2, r2, #3
 8009f1e:	4607      	mov	r7, r0
 8009f20:	460e      	mov	r6, r1
 8009f22:	d007      	beq.n	8009f34 <__pow5mult+0x20>
 8009f24:	4c25      	ldr	r4, [pc, #148]	@ (8009fbc <__pow5mult+0xa8>)
 8009f26:	3a01      	subs	r2, #1
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f2e:	f7ff fe5d 	bl	8009bec <__multadd>
 8009f32:	4606      	mov	r6, r0
 8009f34:	10ad      	asrs	r5, r5, #2
 8009f36:	d03d      	beq.n	8009fb4 <__pow5mult+0xa0>
 8009f38:	69fc      	ldr	r4, [r7, #28]
 8009f3a:	b97c      	cbnz	r4, 8009f5c <__pow5mult+0x48>
 8009f3c:	2010      	movs	r0, #16
 8009f3e:	f7ff fd2b 	bl	8009998 <malloc>
 8009f42:	4602      	mov	r2, r0
 8009f44:	61f8      	str	r0, [r7, #28]
 8009f46:	b928      	cbnz	r0, 8009f54 <__pow5mult+0x40>
 8009f48:	4b1d      	ldr	r3, [pc, #116]	@ (8009fc0 <__pow5mult+0xac>)
 8009f4a:	481e      	ldr	r0, [pc, #120]	@ (8009fc4 <__pow5mult+0xb0>)
 8009f4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f50:	f7fe fb28 	bl	80085a4 <__assert_func>
 8009f54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f58:	6004      	str	r4, [r0, #0]
 8009f5a:	60c4      	str	r4, [r0, #12]
 8009f5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f64:	b94c      	cbnz	r4, 8009f7a <__pow5mult+0x66>
 8009f66:	f240 2171 	movw	r1, #625	@ 0x271
 8009f6a:	4638      	mov	r0, r7
 8009f6c:	f7ff ff1a 	bl	8009da4 <__i2b>
 8009f70:	2300      	movs	r3, #0
 8009f72:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f76:	4604      	mov	r4, r0
 8009f78:	6003      	str	r3, [r0, #0]
 8009f7a:	f04f 0900 	mov.w	r9, #0
 8009f7e:	07eb      	lsls	r3, r5, #31
 8009f80:	d50a      	bpl.n	8009f98 <__pow5mult+0x84>
 8009f82:	4631      	mov	r1, r6
 8009f84:	4622      	mov	r2, r4
 8009f86:	4638      	mov	r0, r7
 8009f88:	f7ff ff22 	bl	8009dd0 <__multiply>
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4680      	mov	r8, r0
 8009f90:	4638      	mov	r0, r7
 8009f92:	f7ff fe09 	bl	8009ba8 <_Bfree>
 8009f96:	4646      	mov	r6, r8
 8009f98:	106d      	asrs	r5, r5, #1
 8009f9a:	d00b      	beq.n	8009fb4 <__pow5mult+0xa0>
 8009f9c:	6820      	ldr	r0, [r4, #0]
 8009f9e:	b938      	cbnz	r0, 8009fb0 <__pow5mult+0x9c>
 8009fa0:	4622      	mov	r2, r4
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	4638      	mov	r0, r7
 8009fa6:	f7ff ff13 	bl	8009dd0 <__multiply>
 8009faa:	6020      	str	r0, [r4, #0]
 8009fac:	f8c0 9000 	str.w	r9, [r0]
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	e7e4      	b.n	8009f7e <__pow5mult+0x6a>
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fba:	bf00      	nop
 8009fbc:	0800b53c 	.word	0x0800b53c
 8009fc0:	0800b1f3 	.word	0x0800b1f3
 8009fc4:	0800b37e 	.word	0x0800b37e

08009fc8 <__lshift>:
 8009fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fcc:	460c      	mov	r4, r1
 8009fce:	6849      	ldr	r1, [r1, #4]
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009fd6:	68a3      	ldr	r3, [r4, #8]
 8009fd8:	4607      	mov	r7, r0
 8009fda:	4691      	mov	r9, r2
 8009fdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fe0:	f108 0601 	add.w	r6, r8, #1
 8009fe4:	42b3      	cmp	r3, r6
 8009fe6:	db0b      	blt.n	800a000 <__lshift+0x38>
 8009fe8:	4638      	mov	r0, r7
 8009fea:	f7ff fd9d 	bl	8009b28 <_Balloc>
 8009fee:	4605      	mov	r5, r0
 8009ff0:	b948      	cbnz	r0, 800a006 <__lshift+0x3e>
 8009ff2:	4602      	mov	r2, r0
 8009ff4:	4b28      	ldr	r3, [pc, #160]	@ (800a098 <__lshift+0xd0>)
 8009ff6:	4829      	ldr	r0, [pc, #164]	@ (800a09c <__lshift+0xd4>)
 8009ff8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009ffc:	f7fe fad2 	bl	80085a4 <__assert_func>
 800a000:	3101      	adds	r1, #1
 800a002:	005b      	lsls	r3, r3, #1
 800a004:	e7ee      	b.n	8009fe4 <__lshift+0x1c>
 800a006:	2300      	movs	r3, #0
 800a008:	f100 0114 	add.w	r1, r0, #20
 800a00c:	f100 0210 	add.w	r2, r0, #16
 800a010:	4618      	mov	r0, r3
 800a012:	4553      	cmp	r3, sl
 800a014:	db33      	blt.n	800a07e <__lshift+0xb6>
 800a016:	6920      	ldr	r0, [r4, #16]
 800a018:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a01c:	f104 0314 	add.w	r3, r4, #20
 800a020:	f019 091f 	ands.w	r9, r9, #31
 800a024:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a028:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a02c:	d02b      	beq.n	800a086 <__lshift+0xbe>
 800a02e:	f1c9 0e20 	rsb	lr, r9, #32
 800a032:	468a      	mov	sl, r1
 800a034:	2200      	movs	r2, #0
 800a036:	6818      	ldr	r0, [r3, #0]
 800a038:	fa00 f009 	lsl.w	r0, r0, r9
 800a03c:	4310      	orrs	r0, r2
 800a03e:	f84a 0b04 	str.w	r0, [sl], #4
 800a042:	f853 2b04 	ldr.w	r2, [r3], #4
 800a046:	459c      	cmp	ip, r3
 800a048:	fa22 f20e 	lsr.w	r2, r2, lr
 800a04c:	d8f3      	bhi.n	800a036 <__lshift+0x6e>
 800a04e:	ebac 0304 	sub.w	r3, ip, r4
 800a052:	3b15      	subs	r3, #21
 800a054:	f023 0303 	bic.w	r3, r3, #3
 800a058:	3304      	adds	r3, #4
 800a05a:	f104 0015 	add.w	r0, r4, #21
 800a05e:	4560      	cmp	r0, ip
 800a060:	bf88      	it	hi
 800a062:	2304      	movhi	r3, #4
 800a064:	50ca      	str	r2, [r1, r3]
 800a066:	b10a      	cbz	r2, 800a06c <__lshift+0xa4>
 800a068:	f108 0602 	add.w	r6, r8, #2
 800a06c:	3e01      	subs	r6, #1
 800a06e:	4638      	mov	r0, r7
 800a070:	612e      	str	r6, [r5, #16]
 800a072:	4621      	mov	r1, r4
 800a074:	f7ff fd98 	bl	8009ba8 <_Bfree>
 800a078:	4628      	mov	r0, r5
 800a07a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a082:	3301      	adds	r3, #1
 800a084:	e7c5      	b.n	800a012 <__lshift+0x4a>
 800a086:	3904      	subs	r1, #4
 800a088:	f853 2b04 	ldr.w	r2, [r3], #4
 800a08c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a090:	459c      	cmp	ip, r3
 800a092:	d8f9      	bhi.n	800a088 <__lshift+0xc0>
 800a094:	e7ea      	b.n	800a06c <__lshift+0xa4>
 800a096:	bf00      	nop
 800a098:	0800b30d 	.word	0x0800b30d
 800a09c:	0800b37e 	.word	0x0800b37e

0800a0a0 <__mcmp>:
 800a0a0:	690a      	ldr	r2, [r1, #16]
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	6900      	ldr	r0, [r0, #16]
 800a0a6:	1a80      	subs	r0, r0, r2
 800a0a8:	b530      	push	{r4, r5, lr}
 800a0aa:	d10e      	bne.n	800a0ca <__mcmp+0x2a>
 800a0ac:	3314      	adds	r3, #20
 800a0ae:	3114      	adds	r1, #20
 800a0b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0c0:	4295      	cmp	r5, r2
 800a0c2:	d003      	beq.n	800a0cc <__mcmp+0x2c>
 800a0c4:	d205      	bcs.n	800a0d2 <__mcmp+0x32>
 800a0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ca:	bd30      	pop	{r4, r5, pc}
 800a0cc:	42a3      	cmp	r3, r4
 800a0ce:	d3f3      	bcc.n	800a0b8 <__mcmp+0x18>
 800a0d0:	e7fb      	b.n	800a0ca <__mcmp+0x2a>
 800a0d2:	2001      	movs	r0, #1
 800a0d4:	e7f9      	b.n	800a0ca <__mcmp+0x2a>
	...

0800a0d8 <__mdiff>:
 800a0d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0dc:	4689      	mov	r9, r1
 800a0de:	4606      	mov	r6, r0
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	4648      	mov	r0, r9
 800a0e4:	4614      	mov	r4, r2
 800a0e6:	f7ff ffdb 	bl	800a0a0 <__mcmp>
 800a0ea:	1e05      	subs	r5, r0, #0
 800a0ec:	d112      	bne.n	800a114 <__mdiff+0x3c>
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	f7ff fd19 	bl	8009b28 <_Balloc>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	b928      	cbnz	r0, 800a106 <__mdiff+0x2e>
 800a0fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a1f8 <__mdiff+0x120>)
 800a0fc:	f240 2137 	movw	r1, #567	@ 0x237
 800a100:	483e      	ldr	r0, [pc, #248]	@ (800a1fc <__mdiff+0x124>)
 800a102:	f7fe fa4f 	bl	80085a4 <__assert_func>
 800a106:	2301      	movs	r3, #1
 800a108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a10c:	4610      	mov	r0, r2
 800a10e:	b003      	add	sp, #12
 800a110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a114:	bfbc      	itt	lt
 800a116:	464b      	movlt	r3, r9
 800a118:	46a1      	movlt	r9, r4
 800a11a:	4630      	mov	r0, r6
 800a11c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a120:	bfba      	itte	lt
 800a122:	461c      	movlt	r4, r3
 800a124:	2501      	movlt	r5, #1
 800a126:	2500      	movge	r5, #0
 800a128:	f7ff fcfe 	bl	8009b28 <_Balloc>
 800a12c:	4602      	mov	r2, r0
 800a12e:	b918      	cbnz	r0, 800a138 <__mdiff+0x60>
 800a130:	4b31      	ldr	r3, [pc, #196]	@ (800a1f8 <__mdiff+0x120>)
 800a132:	f240 2145 	movw	r1, #581	@ 0x245
 800a136:	e7e3      	b.n	800a100 <__mdiff+0x28>
 800a138:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a13c:	6926      	ldr	r6, [r4, #16]
 800a13e:	60c5      	str	r5, [r0, #12]
 800a140:	f109 0310 	add.w	r3, r9, #16
 800a144:	f109 0514 	add.w	r5, r9, #20
 800a148:	f104 0e14 	add.w	lr, r4, #20
 800a14c:	f100 0b14 	add.w	fp, r0, #20
 800a150:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a154:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a158:	9301      	str	r3, [sp, #4]
 800a15a:	46d9      	mov	r9, fp
 800a15c:	f04f 0c00 	mov.w	ip, #0
 800a160:	9b01      	ldr	r3, [sp, #4]
 800a162:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a166:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a16a:	9301      	str	r3, [sp, #4]
 800a16c:	fa1f f38a 	uxth.w	r3, sl
 800a170:	4619      	mov	r1, r3
 800a172:	b283      	uxth	r3, r0
 800a174:	1acb      	subs	r3, r1, r3
 800a176:	0c00      	lsrs	r0, r0, #16
 800a178:	4463      	add	r3, ip
 800a17a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a17e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a182:	b29b      	uxth	r3, r3
 800a184:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a188:	4576      	cmp	r6, lr
 800a18a:	f849 3b04 	str.w	r3, [r9], #4
 800a18e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a192:	d8e5      	bhi.n	800a160 <__mdiff+0x88>
 800a194:	1b33      	subs	r3, r6, r4
 800a196:	3b15      	subs	r3, #21
 800a198:	f023 0303 	bic.w	r3, r3, #3
 800a19c:	3415      	adds	r4, #21
 800a19e:	3304      	adds	r3, #4
 800a1a0:	42a6      	cmp	r6, r4
 800a1a2:	bf38      	it	cc
 800a1a4:	2304      	movcc	r3, #4
 800a1a6:	441d      	add	r5, r3
 800a1a8:	445b      	add	r3, fp
 800a1aa:	461e      	mov	r6, r3
 800a1ac:	462c      	mov	r4, r5
 800a1ae:	4544      	cmp	r4, r8
 800a1b0:	d30e      	bcc.n	800a1d0 <__mdiff+0xf8>
 800a1b2:	f108 0103 	add.w	r1, r8, #3
 800a1b6:	1b49      	subs	r1, r1, r5
 800a1b8:	f021 0103 	bic.w	r1, r1, #3
 800a1bc:	3d03      	subs	r5, #3
 800a1be:	45a8      	cmp	r8, r5
 800a1c0:	bf38      	it	cc
 800a1c2:	2100      	movcc	r1, #0
 800a1c4:	440b      	add	r3, r1
 800a1c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1ca:	b191      	cbz	r1, 800a1f2 <__mdiff+0x11a>
 800a1cc:	6117      	str	r7, [r2, #16]
 800a1ce:	e79d      	b.n	800a10c <__mdiff+0x34>
 800a1d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a1d4:	46e6      	mov	lr, ip
 800a1d6:	0c08      	lsrs	r0, r1, #16
 800a1d8:	fa1c fc81 	uxtah	ip, ip, r1
 800a1dc:	4471      	add	r1, lr
 800a1de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a1e2:	b289      	uxth	r1, r1
 800a1e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1e8:	f846 1b04 	str.w	r1, [r6], #4
 800a1ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1f0:	e7dd      	b.n	800a1ae <__mdiff+0xd6>
 800a1f2:	3f01      	subs	r7, #1
 800a1f4:	e7e7      	b.n	800a1c6 <__mdiff+0xee>
 800a1f6:	bf00      	nop
 800a1f8:	0800b30d 	.word	0x0800b30d
 800a1fc:	0800b37e 	.word	0x0800b37e

0800a200 <__ulp>:
 800a200:	b082      	sub	sp, #8
 800a202:	ed8d 0b00 	vstr	d0, [sp]
 800a206:	9a01      	ldr	r2, [sp, #4]
 800a208:	4b0f      	ldr	r3, [pc, #60]	@ (800a248 <__ulp+0x48>)
 800a20a:	4013      	ands	r3, r2
 800a20c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a210:	2b00      	cmp	r3, #0
 800a212:	dc08      	bgt.n	800a226 <__ulp+0x26>
 800a214:	425b      	negs	r3, r3
 800a216:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a21a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a21e:	da04      	bge.n	800a22a <__ulp+0x2a>
 800a220:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a224:	4113      	asrs	r3, r2
 800a226:	2200      	movs	r2, #0
 800a228:	e008      	b.n	800a23c <__ulp+0x3c>
 800a22a:	f1a2 0314 	sub.w	r3, r2, #20
 800a22e:	2b1e      	cmp	r3, #30
 800a230:	bfda      	itte	le
 800a232:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a236:	40da      	lsrle	r2, r3
 800a238:	2201      	movgt	r2, #1
 800a23a:	2300      	movs	r3, #0
 800a23c:	4619      	mov	r1, r3
 800a23e:	4610      	mov	r0, r2
 800a240:	ec41 0b10 	vmov	d0, r0, r1
 800a244:	b002      	add	sp, #8
 800a246:	4770      	bx	lr
 800a248:	7ff00000 	.word	0x7ff00000

0800a24c <__b2d>:
 800a24c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a250:	6906      	ldr	r6, [r0, #16]
 800a252:	f100 0814 	add.w	r8, r0, #20
 800a256:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a25a:	1f37      	subs	r7, r6, #4
 800a25c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a260:	4610      	mov	r0, r2
 800a262:	f7ff fd53 	bl	8009d0c <__hi0bits>
 800a266:	f1c0 0320 	rsb	r3, r0, #32
 800a26a:	280a      	cmp	r0, #10
 800a26c:	600b      	str	r3, [r1, #0]
 800a26e:	491b      	ldr	r1, [pc, #108]	@ (800a2dc <__b2d+0x90>)
 800a270:	dc15      	bgt.n	800a29e <__b2d+0x52>
 800a272:	f1c0 0c0b 	rsb	ip, r0, #11
 800a276:	fa22 f30c 	lsr.w	r3, r2, ip
 800a27a:	45b8      	cmp	r8, r7
 800a27c:	ea43 0501 	orr.w	r5, r3, r1
 800a280:	bf34      	ite	cc
 800a282:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a286:	2300      	movcs	r3, #0
 800a288:	3015      	adds	r0, #21
 800a28a:	fa02 f000 	lsl.w	r0, r2, r0
 800a28e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a292:	4303      	orrs	r3, r0
 800a294:	461c      	mov	r4, r3
 800a296:	ec45 4b10 	vmov	d0, r4, r5
 800a29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a29e:	45b8      	cmp	r8, r7
 800a2a0:	bf3a      	itte	cc
 800a2a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a2a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a2aa:	2300      	movcs	r3, #0
 800a2ac:	380b      	subs	r0, #11
 800a2ae:	d012      	beq.n	800a2d6 <__b2d+0x8a>
 800a2b0:	f1c0 0120 	rsb	r1, r0, #32
 800a2b4:	fa23 f401 	lsr.w	r4, r3, r1
 800a2b8:	4082      	lsls	r2, r0
 800a2ba:	4322      	orrs	r2, r4
 800a2bc:	4547      	cmp	r7, r8
 800a2be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a2c2:	bf8c      	ite	hi
 800a2c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a2c8:	2200      	movls	r2, #0
 800a2ca:	4083      	lsls	r3, r0
 800a2cc:	40ca      	lsrs	r2, r1
 800a2ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	e7de      	b.n	800a294 <__b2d+0x48>
 800a2d6:	ea42 0501 	orr.w	r5, r2, r1
 800a2da:	e7db      	b.n	800a294 <__b2d+0x48>
 800a2dc:	3ff00000 	.word	0x3ff00000

0800a2e0 <__d2b>:
 800a2e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2e4:	460f      	mov	r7, r1
 800a2e6:	2101      	movs	r1, #1
 800a2e8:	ec59 8b10 	vmov	r8, r9, d0
 800a2ec:	4616      	mov	r6, r2
 800a2ee:	f7ff fc1b 	bl	8009b28 <_Balloc>
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	b930      	cbnz	r0, 800a304 <__d2b+0x24>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	4b23      	ldr	r3, [pc, #140]	@ (800a388 <__d2b+0xa8>)
 800a2fa:	4824      	ldr	r0, [pc, #144]	@ (800a38c <__d2b+0xac>)
 800a2fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a300:	f7fe f950 	bl	80085a4 <__assert_func>
 800a304:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a308:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a30c:	b10d      	cbz	r5, 800a312 <__d2b+0x32>
 800a30e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a312:	9301      	str	r3, [sp, #4]
 800a314:	f1b8 0300 	subs.w	r3, r8, #0
 800a318:	d023      	beq.n	800a362 <__d2b+0x82>
 800a31a:	4668      	mov	r0, sp
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	f7ff fd14 	bl	8009d4a <__lo0bits>
 800a322:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a326:	b1d0      	cbz	r0, 800a35e <__d2b+0x7e>
 800a328:	f1c0 0320 	rsb	r3, r0, #32
 800a32c:	fa02 f303 	lsl.w	r3, r2, r3
 800a330:	430b      	orrs	r3, r1
 800a332:	40c2      	lsrs	r2, r0
 800a334:	6163      	str	r3, [r4, #20]
 800a336:	9201      	str	r2, [sp, #4]
 800a338:	9b01      	ldr	r3, [sp, #4]
 800a33a:	61a3      	str	r3, [r4, #24]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	bf0c      	ite	eq
 800a340:	2201      	moveq	r2, #1
 800a342:	2202      	movne	r2, #2
 800a344:	6122      	str	r2, [r4, #16]
 800a346:	b1a5      	cbz	r5, 800a372 <__d2b+0x92>
 800a348:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a34c:	4405      	add	r5, r0
 800a34e:	603d      	str	r5, [r7, #0]
 800a350:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a354:	6030      	str	r0, [r6, #0]
 800a356:	4620      	mov	r0, r4
 800a358:	b003      	add	sp, #12
 800a35a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a35e:	6161      	str	r1, [r4, #20]
 800a360:	e7ea      	b.n	800a338 <__d2b+0x58>
 800a362:	a801      	add	r0, sp, #4
 800a364:	f7ff fcf1 	bl	8009d4a <__lo0bits>
 800a368:	9b01      	ldr	r3, [sp, #4]
 800a36a:	6163      	str	r3, [r4, #20]
 800a36c:	3020      	adds	r0, #32
 800a36e:	2201      	movs	r2, #1
 800a370:	e7e8      	b.n	800a344 <__d2b+0x64>
 800a372:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a376:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a37a:	6038      	str	r0, [r7, #0]
 800a37c:	6918      	ldr	r0, [r3, #16]
 800a37e:	f7ff fcc5 	bl	8009d0c <__hi0bits>
 800a382:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a386:	e7e5      	b.n	800a354 <__d2b+0x74>
 800a388:	0800b30d 	.word	0x0800b30d
 800a38c:	0800b37e 	.word	0x0800b37e

0800a390 <__ratio>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	b085      	sub	sp, #20
 800a396:	e9cd 1000 	strd	r1, r0, [sp]
 800a39a:	a902      	add	r1, sp, #8
 800a39c:	f7ff ff56 	bl	800a24c <__b2d>
 800a3a0:	9800      	ldr	r0, [sp, #0]
 800a3a2:	a903      	add	r1, sp, #12
 800a3a4:	ec55 4b10 	vmov	r4, r5, d0
 800a3a8:	f7ff ff50 	bl	800a24c <__b2d>
 800a3ac:	9b01      	ldr	r3, [sp, #4]
 800a3ae:	6919      	ldr	r1, [r3, #16]
 800a3b0:	9b00      	ldr	r3, [sp, #0]
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	1ac9      	subs	r1, r1, r3
 800a3b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a3ba:	1a9b      	subs	r3, r3, r2
 800a3bc:	ec5b ab10 	vmov	sl, fp, d0
 800a3c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	bfce      	itee	gt
 800a3c8:	462a      	movgt	r2, r5
 800a3ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a3ce:	465a      	movle	r2, fp
 800a3d0:	462f      	mov	r7, r5
 800a3d2:	46d9      	mov	r9, fp
 800a3d4:	bfcc      	ite	gt
 800a3d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a3da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a3de:	464b      	mov	r3, r9
 800a3e0:	4652      	mov	r2, sl
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	f7f6 fa41 	bl	800086c <__aeabi_ddiv>
 800a3ea:	ec41 0b10 	vmov	d0, r0, r1
 800a3ee:	b005      	add	sp, #20
 800a3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3f4 <__copybits>:
 800a3f4:	3901      	subs	r1, #1
 800a3f6:	b570      	push	{r4, r5, r6, lr}
 800a3f8:	1149      	asrs	r1, r1, #5
 800a3fa:	6914      	ldr	r4, [r2, #16]
 800a3fc:	3101      	adds	r1, #1
 800a3fe:	f102 0314 	add.w	r3, r2, #20
 800a402:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a406:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a40a:	1f05      	subs	r5, r0, #4
 800a40c:	42a3      	cmp	r3, r4
 800a40e:	d30c      	bcc.n	800a42a <__copybits+0x36>
 800a410:	1aa3      	subs	r3, r4, r2
 800a412:	3b11      	subs	r3, #17
 800a414:	f023 0303 	bic.w	r3, r3, #3
 800a418:	3211      	adds	r2, #17
 800a41a:	42a2      	cmp	r2, r4
 800a41c:	bf88      	it	hi
 800a41e:	2300      	movhi	r3, #0
 800a420:	4418      	add	r0, r3
 800a422:	2300      	movs	r3, #0
 800a424:	4288      	cmp	r0, r1
 800a426:	d305      	bcc.n	800a434 <__copybits+0x40>
 800a428:	bd70      	pop	{r4, r5, r6, pc}
 800a42a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a42e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a432:	e7eb      	b.n	800a40c <__copybits+0x18>
 800a434:	f840 3b04 	str.w	r3, [r0], #4
 800a438:	e7f4      	b.n	800a424 <__copybits+0x30>

0800a43a <__any_on>:
 800a43a:	f100 0214 	add.w	r2, r0, #20
 800a43e:	6900      	ldr	r0, [r0, #16]
 800a440:	114b      	asrs	r3, r1, #5
 800a442:	4298      	cmp	r0, r3
 800a444:	b510      	push	{r4, lr}
 800a446:	db11      	blt.n	800a46c <__any_on+0x32>
 800a448:	dd0a      	ble.n	800a460 <__any_on+0x26>
 800a44a:	f011 011f 	ands.w	r1, r1, #31
 800a44e:	d007      	beq.n	800a460 <__any_on+0x26>
 800a450:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a454:	fa24 f001 	lsr.w	r0, r4, r1
 800a458:	fa00 f101 	lsl.w	r1, r0, r1
 800a45c:	428c      	cmp	r4, r1
 800a45e:	d10b      	bne.n	800a478 <__any_on+0x3e>
 800a460:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a464:	4293      	cmp	r3, r2
 800a466:	d803      	bhi.n	800a470 <__any_on+0x36>
 800a468:	2000      	movs	r0, #0
 800a46a:	bd10      	pop	{r4, pc}
 800a46c:	4603      	mov	r3, r0
 800a46e:	e7f7      	b.n	800a460 <__any_on+0x26>
 800a470:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a474:	2900      	cmp	r1, #0
 800a476:	d0f5      	beq.n	800a464 <__any_on+0x2a>
 800a478:	2001      	movs	r0, #1
 800a47a:	e7f6      	b.n	800a46a <__any_on+0x30>

0800a47c <__ascii_wctomb>:
 800a47c:	4603      	mov	r3, r0
 800a47e:	4608      	mov	r0, r1
 800a480:	b141      	cbz	r1, 800a494 <__ascii_wctomb+0x18>
 800a482:	2aff      	cmp	r2, #255	@ 0xff
 800a484:	d904      	bls.n	800a490 <__ascii_wctomb+0x14>
 800a486:	228a      	movs	r2, #138	@ 0x8a
 800a488:	601a      	str	r2, [r3, #0]
 800a48a:	f04f 30ff 	mov.w	r0, #4294967295
 800a48e:	4770      	bx	lr
 800a490:	700a      	strb	r2, [r1, #0]
 800a492:	2001      	movs	r0, #1
 800a494:	4770      	bx	lr

0800a496 <__ssputs_r>:
 800a496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a49a:	688e      	ldr	r6, [r1, #8]
 800a49c:	461f      	mov	r7, r3
 800a49e:	42be      	cmp	r6, r7
 800a4a0:	680b      	ldr	r3, [r1, #0]
 800a4a2:	4682      	mov	sl, r0
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	4690      	mov	r8, r2
 800a4a8:	d82d      	bhi.n	800a506 <__ssputs_r+0x70>
 800a4aa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4ae:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a4b2:	d026      	beq.n	800a502 <__ssputs_r+0x6c>
 800a4b4:	6965      	ldr	r5, [r4, #20]
 800a4b6:	6909      	ldr	r1, [r1, #16]
 800a4b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4bc:	eba3 0901 	sub.w	r9, r3, r1
 800a4c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4c4:	1c7b      	adds	r3, r7, #1
 800a4c6:	444b      	add	r3, r9
 800a4c8:	106d      	asrs	r5, r5, #1
 800a4ca:	429d      	cmp	r5, r3
 800a4cc:	bf38      	it	cc
 800a4ce:	461d      	movcc	r5, r3
 800a4d0:	0553      	lsls	r3, r2, #21
 800a4d2:	d527      	bpl.n	800a524 <__ssputs_r+0x8e>
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	f7ff fa89 	bl	80099ec <_malloc_r>
 800a4da:	4606      	mov	r6, r0
 800a4dc:	b360      	cbz	r0, 800a538 <__ssputs_r+0xa2>
 800a4de:	6921      	ldr	r1, [r4, #16]
 800a4e0:	464a      	mov	r2, r9
 800a4e2:	f7fe f840 	bl	8008566 <memcpy>
 800a4e6:	89a3      	ldrh	r3, [r4, #12]
 800a4e8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a4ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f0:	81a3      	strh	r3, [r4, #12]
 800a4f2:	6126      	str	r6, [r4, #16]
 800a4f4:	6165      	str	r5, [r4, #20]
 800a4f6:	444e      	add	r6, r9
 800a4f8:	eba5 0509 	sub.w	r5, r5, r9
 800a4fc:	6026      	str	r6, [r4, #0]
 800a4fe:	60a5      	str	r5, [r4, #8]
 800a500:	463e      	mov	r6, r7
 800a502:	42be      	cmp	r6, r7
 800a504:	d900      	bls.n	800a508 <__ssputs_r+0x72>
 800a506:	463e      	mov	r6, r7
 800a508:	6820      	ldr	r0, [r4, #0]
 800a50a:	4632      	mov	r2, r6
 800a50c:	4641      	mov	r1, r8
 800a50e:	f000 fb7b 	bl	800ac08 <memmove>
 800a512:	68a3      	ldr	r3, [r4, #8]
 800a514:	1b9b      	subs	r3, r3, r6
 800a516:	60a3      	str	r3, [r4, #8]
 800a518:	6823      	ldr	r3, [r4, #0]
 800a51a:	4433      	add	r3, r6
 800a51c:	6023      	str	r3, [r4, #0]
 800a51e:	2000      	movs	r0, #0
 800a520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a524:	462a      	mov	r2, r5
 800a526:	f000 fbd6 	bl	800acd6 <_realloc_r>
 800a52a:	4606      	mov	r6, r0
 800a52c:	2800      	cmp	r0, #0
 800a52e:	d1e0      	bne.n	800a4f2 <__ssputs_r+0x5c>
 800a530:	6921      	ldr	r1, [r4, #16]
 800a532:	4650      	mov	r0, sl
 800a534:	f7fe feac 	bl	8009290 <_free_r>
 800a538:	230c      	movs	r3, #12
 800a53a:	f8ca 3000 	str.w	r3, [sl]
 800a53e:	89a3      	ldrh	r3, [r4, #12]
 800a540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a544:	81a3      	strh	r3, [r4, #12]
 800a546:	f04f 30ff 	mov.w	r0, #4294967295
 800a54a:	e7e9      	b.n	800a520 <__ssputs_r+0x8a>

0800a54c <_svfiprintf_r>:
 800a54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a550:	4698      	mov	r8, r3
 800a552:	898b      	ldrh	r3, [r1, #12]
 800a554:	061b      	lsls	r3, r3, #24
 800a556:	b09d      	sub	sp, #116	@ 0x74
 800a558:	4607      	mov	r7, r0
 800a55a:	460d      	mov	r5, r1
 800a55c:	4614      	mov	r4, r2
 800a55e:	d510      	bpl.n	800a582 <_svfiprintf_r+0x36>
 800a560:	690b      	ldr	r3, [r1, #16]
 800a562:	b973      	cbnz	r3, 800a582 <_svfiprintf_r+0x36>
 800a564:	2140      	movs	r1, #64	@ 0x40
 800a566:	f7ff fa41 	bl	80099ec <_malloc_r>
 800a56a:	6028      	str	r0, [r5, #0]
 800a56c:	6128      	str	r0, [r5, #16]
 800a56e:	b930      	cbnz	r0, 800a57e <_svfiprintf_r+0x32>
 800a570:	230c      	movs	r3, #12
 800a572:	603b      	str	r3, [r7, #0]
 800a574:	f04f 30ff 	mov.w	r0, #4294967295
 800a578:	b01d      	add	sp, #116	@ 0x74
 800a57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a57e:	2340      	movs	r3, #64	@ 0x40
 800a580:	616b      	str	r3, [r5, #20]
 800a582:	2300      	movs	r3, #0
 800a584:	9309      	str	r3, [sp, #36]	@ 0x24
 800a586:	2320      	movs	r3, #32
 800a588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a590:	2330      	movs	r3, #48	@ 0x30
 800a592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a730 <_svfiprintf_r+0x1e4>
 800a596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a59a:	f04f 0901 	mov.w	r9, #1
 800a59e:	4623      	mov	r3, r4
 800a5a0:	469a      	mov	sl, r3
 800a5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5a6:	b10a      	cbz	r2, 800a5ac <_svfiprintf_r+0x60>
 800a5a8:	2a25      	cmp	r2, #37	@ 0x25
 800a5aa:	d1f9      	bne.n	800a5a0 <_svfiprintf_r+0x54>
 800a5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a5b0:	d00b      	beq.n	800a5ca <_svfiprintf_r+0x7e>
 800a5b2:	465b      	mov	r3, fp
 800a5b4:	4622      	mov	r2, r4
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	4638      	mov	r0, r7
 800a5ba:	f7ff ff6c 	bl	800a496 <__ssputs_r>
 800a5be:	3001      	adds	r0, #1
 800a5c0:	f000 80a7 	beq.w	800a712 <_svfiprintf_r+0x1c6>
 800a5c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5c6:	445a      	add	r2, fp
 800a5c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	f000 809f 	beq.w	800a712 <_svfiprintf_r+0x1c6>
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5de:	f10a 0a01 	add.w	sl, sl, #1
 800a5e2:	9304      	str	r3, [sp, #16]
 800a5e4:	9307      	str	r3, [sp, #28]
 800a5e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5ec:	4654      	mov	r4, sl
 800a5ee:	2205      	movs	r2, #5
 800a5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5f4:	484e      	ldr	r0, [pc, #312]	@ (800a730 <_svfiprintf_r+0x1e4>)
 800a5f6:	f7f5 fdfb 	bl	80001f0 <memchr>
 800a5fa:	9a04      	ldr	r2, [sp, #16]
 800a5fc:	b9d8      	cbnz	r0, 800a636 <_svfiprintf_r+0xea>
 800a5fe:	06d0      	lsls	r0, r2, #27
 800a600:	bf44      	itt	mi
 800a602:	2320      	movmi	r3, #32
 800a604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a608:	0711      	lsls	r1, r2, #28
 800a60a:	bf44      	itt	mi
 800a60c:	232b      	movmi	r3, #43	@ 0x2b
 800a60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a612:	f89a 3000 	ldrb.w	r3, [sl]
 800a616:	2b2a      	cmp	r3, #42	@ 0x2a
 800a618:	d015      	beq.n	800a646 <_svfiprintf_r+0xfa>
 800a61a:	9a07      	ldr	r2, [sp, #28]
 800a61c:	4654      	mov	r4, sl
 800a61e:	2000      	movs	r0, #0
 800a620:	f04f 0c0a 	mov.w	ip, #10
 800a624:	4621      	mov	r1, r4
 800a626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a62a:	3b30      	subs	r3, #48	@ 0x30
 800a62c:	2b09      	cmp	r3, #9
 800a62e:	d94b      	bls.n	800a6c8 <_svfiprintf_r+0x17c>
 800a630:	b1b0      	cbz	r0, 800a660 <_svfiprintf_r+0x114>
 800a632:	9207      	str	r2, [sp, #28]
 800a634:	e014      	b.n	800a660 <_svfiprintf_r+0x114>
 800a636:	eba0 0308 	sub.w	r3, r0, r8
 800a63a:	fa09 f303 	lsl.w	r3, r9, r3
 800a63e:	4313      	orrs	r3, r2
 800a640:	9304      	str	r3, [sp, #16]
 800a642:	46a2      	mov	sl, r4
 800a644:	e7d2      	b.n	800a5ec <_svfiprintf_r+0xa0>
 800a646:	9b03      	ldr	r3, [sp, #12]
 800a648:	1d19      	adds	r1, r3, #4
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	9103      	str	r1, [sp, #12]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	bfbb      	ittet	lt
 800a652:	425b      	neglt	r3, r3
 800a654:	f042 0202 	orrlt.w	r2, r2, #2
 800a658:	9307      	strge	r3, [sp, #28]
 800a65a:	9307      	strlt	r3, [sp, #28]
 800a65c:	bfb8      	it	lt
 800a65e:	9204      	strlt	r2, [sp, #16]
 800a660:	7823      	ldrb	r3, [r4, #0]
 800a662:	2b2e      	cmp	r3, #46	@ 0x2e
 800a664:	d10a      	bne.n	800a67c <_svfiprintf_r+0x130>
 800a666:	7863      	ldrb	r3, [r4, #1]
 800a668:	2b2a      	cmp	r3, #42	@ 0x2a
 800a66a:	d132      	bne.n	800a6d2 <_svfiprintf_r+0x186>
 800a66c:	9b03      	ldr	r3, [sp, #12]
 800a66e:	1d1a      	adds	r2, r3, #4
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	9203      	str	r2, [sp, #12]
 800a674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a678:	3402      	adds	r4, #2
 800a67a:	9305      	str	r3, [sp, #20]
 800a67c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a740 <_svfiprintf_r+0x1f4>
 800a680:	7821      	ldrb	r1, [r4, #0]
 800a682:	2203      	movs	r2, #3
 800a684:	4650      	mov	r0, sl
 800a686:	f7f5 fdb3 	bl	80001f0 <memchr>
 800a68a:	b138      	cbz	r0, 800a69c <_svfiprintf_r+0x150>
 800a68c:	9b04      	ldr	r3, [sp, #16]
 800a68e:	eba0 000a 	sub.w	r0, r0, sl
 800a692:	2240      	movs	r2, #64	@ 0x40
 800a694:	4082      	lsls	r2, r0
 800a696:	4313      	orrs	r3, r2
 800a698:	3401      	adds	r4, #1
 800a69a:	9304      	str	r3, [sp, #16]
 800a69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a0:	4824      	ldr	r0, [pc, #144]	@ (800a734 <_svfiprintf_r+0x1e8>)
 800a6a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6a6:	2206      	movs	r2, #6
 800a6a8:	f7f5 fda2 	bl	80001f0 <memchr>
 800a6ac:	2800      	cmp	r0, #0
 800a6ae:	d036      	beq.n	800a71e <_svfiprintf_r+0x1d2>
 800a6b0:	4b21      	ldr	r3, [pc, #132]	@ (800a738 <_svfiprintf_r+0x1ec>)
 800a6b2:	bb1b      	cbnz	r3, 800a6fc <_svfiprintf_r+0x1b0>
 800a6b4:	9b03      	ldr	r3, [sp, #12]
 800a6b6:	3307      	adds	r3, #7
 800a6b8:	f023 0307 	bic.w	r3, r3, #7
 800a6bc:	3308      	adds	r3, #8
 800a6be:	9303      	str	r3, [sp, #12]
 800a6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c2:	4433      	add	r3, r6
 800a6c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6c6:	e76a      	b.n	800a59e <_svfiprintf_r+0x52>
 800a6c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6cc:	460c      	mov	r4, r1
 800a6ce:	2001      	movs	r0, #1
 800a6d0:	e7a8      	b.n	800a624 <_svfiprintf_r+0xd8>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	3401      	adds	r4, #1
 800a6d6:	9305      	str	r3, [sp, #20]
 800a6d8:	4619      	mov	r1, r3
 800a6da:	f04f 0c0a 	mov.w	ip, #10
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6e4:	3a30      	subs	r2, #48	@ 0x30
 800a6e6:	2a09      	cmp	r2, #9
 800a6e8:	d903      	bls.n	800a6f2 <_svfiprintf_r+0x1a6>
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d0c6      	beq.n	800a67c <_svfiprintf_r+0x130>
 800a6ee:	9105      	str	r1, [sp, #20]
 800a6f0:	e7c4      	b.n	800a67c <_svfiprintf_r+0x130>
 800a6f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e7f0      	b.n	800a6de <_svfiprintf_r+0x192>
 800a6fc:	ab03      	add	r3, sp, #12
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	462a      	mov	r2, r5
 800a702:	4b0e      	ldr	r3, [pc, #56]	@ (800a73c <_svfiprintf_r+0x1f0>)
 800a704:	a904      	add	r1, sp, #16
 800a706:	4638      	mov	r0, r7
 800a708:	f7fc fdbe 	bl	8007288 <_printf_float>
 800a70c:	1c42      	adds	r2, r0, #1
 800a70e:	4606      	mov	r6, r0
 800a710:	d1d6      	bne.n	800a6c0 <_svfiprintf_r+0x174>
 800a712:	89ab      	ldrh	r3, [r5, #12]
 800a714:	065b      	lsls	r3, r3, #25
 800a716:	f53f af2d 	bmi.w	800a574 <_svfiprintf_r+0x28>
 800a71a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a71c:	e72c      	b.n	800a578 <_svfiprintf_r+0x2c>
 800a71e:	ab03      	add	r3, sp, #12
 800a720:	9300      	str	r3, [sp, #0]
 800a722:	462a      	mov	r2, r5
 800a724:	4b05      	ldr	r3, [pc, #20]	@ (800a73c <_svfiprintf_r+0x1f0>)
 800a726:	a904      	add	r1, sp, #16
 800a728:	4638      	mov	r0, r7
 800a72a:	f7fd f845 	bl	80077b8 <_printf_i>
 800a72e:	e7ed      	b.n	800a70c <_svfiprintf_r+0x1c0>
 800a730:	0800b3d7 	.word	0x0800b3d7
 800a734:	0800b3e1 	.word	0x0800b3e1
 800a738:	08007289 	.word	0x08007289
 800a73c:	0800a497 	.word	0x0800a497
 800a740:	0800b3dd 	.word	0x0800b3dd

0800a744 <__sfputc_r>:
 800a744:	6893      	ldr	r3, [r2, #8]
 800a746:	3b01      	subs	r3, #1
 800a748:	2b00      	cmp	r3, #0
 800a74a:	b410      	push	{r4}
 800a74c:	6093      	str	r3, [r2, #8]
 800a74e:	da08      	bge.n	800a762 <__sfputc_r+0x1e>
 800a750:	6994      	ldr	r4, [r2, #24]
 800a752:	42a3      	cmp	r3, r4
 800a754:	db01      	blt.n	800a75a <__sfputc_r+0x16>
 800a756:	290a      	cmp	r1, #10
 800a758:	d103      	bne.n	800a762 <__sfputc_r+0x1e>
 800a75a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a75e:	f7fd bd61 	b.w	8008224 <__swbuf_r>
 800a762:	6813      	ldr	r3, [r2, #0]
 800a764:	1c58      	adds	r0, r3, #1
 800a766:	6010      	str	r0, [r2, #0]
 800a768:	7019      	strb	r1, [r3, #0]
 800a76a:	4608      	mov	r0, r1
 800a76c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a770:	4770      	bx	lr

0800a772 <__sfputs_r>:
 800a772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a774:	4606      	mov	r6, r0
 800a776:	460f      	mov	r7, r1
 800a778:	4614      	mov	r4, r2
 800a77a:	18d5      	adds	r5, r2, r3
 800a77c:	42ac      	cmp	r4, r5
 800a77e:	d101      	bne.n	800a784 <__sfputs_r+0x12>
 800a780:	2000      	movs	r0, #0
 800a782:	e007      	b.n	800a794 <__sfputs_r+0x22>
 800a784:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a788:	463a      	mov	r2, r7
 800a78a:	4630      	mov	r0, r6
 800a78c:	f7ff ffda 	bl	800a744 <__sfputc_r>
 800a790:	1c43      	adds	r3, r0, #1
 800a792:	d1f3      	bne.n	800a77c <__sfputs_r+0xa>
 800a794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a798 <_vfiprintf_r>:
 800a798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	460d      	mov	r5, r1
 800a79e:	b09d      	sub	sp, #116	@ 0x74
 800a7a0:	4614      	mov	r4, r2
 800a7a2:	4698      	mov	r8, r3
 800a7a4:	4606      	mov	r6, r0
 800a7a6:	b118      	cbz	r0, 800a7b0 <_vfiprintf_r+0x18>
 800a7a8:	6a03      	ldr	r3, [r0, #32]
 800a7aa:	b90b      	cbnz	r3, 800a7b0 <_vfiprintf_r+0x18>
 800a7ac:	f7fd fbbc 	bl	8007f28 <__sinit>
 800a7b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7b2:	07d9      	lsls	r1, r3, #31
 800a7b4:	d405      	bmi.n	800a7c2 <_vfiprintf_r+0x2a>
 800a7b6:	89ab      	ldrh	r3, [r5, #12]
 800a7b8:	059a      	lsls	r2, r3, #22
 800a7ba:	d402      	bmi.n	800a7c2 <_vfiprintf_r+0x2a>
 800a7bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7be:	f7fd fed0 	bl	8008562 <__retarget_lock_acquire_recursive>
 800a7c2:	89ab      	ldrh	r3, [r5, #12]
 800a7c4:	071b      	lsls	r3, r3, #28
 800a7c6:	d501      	bpl.n	800a7cc <_vfiprintf_r+0x34>
 800a7c8:	692b      	ldr	r3, [r5, #16]
 800a7ca:	b99b      	cbnz	r3, 800a7f4 <_vfiprintf_r+0x5c>
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	4630      	mov	r0, r6
 800a7d0:	f7fd fd66 	bl	80082a0 <__swsetup_r>
 800a7d4:	b170      	cbz	r0, 800a7f4 <_vfiprintf_r+0x5c>
 800a7d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7d8:	07dc      	lsls	r4, r3, #31
 800a7da:	d504      	bpl.n	800a7e6 <_vfiprintf_r+0x4e>
 800a7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e0:	b01d      	add	sp, #116	@ 0x74
 800a7e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7e6:	89ab      	ldrh	r3, [r5, #12]
 800a7e8:	0598      	lsls	r0, r3, #22
 800a7ea:	d4f7      	bmi.n	800a7dc <_vfiprintf_r+0x44>
 800a7ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7ee:	f7fd feb9 	bl	8008564 <__retarget_lock_release_recursive>
 800a7f2:	e7f3      	b.n	800a7dc <_vfiprintf_r+0x44>
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7f8:	2320      	movs	r3, #32
 800a7fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800a802:	2330      	movs	r3, #48	@ 0x30
 800a804:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a9b4 <_vfiprintf_r+0x21c>
 800a808:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a80c:	f04f 0901 	mov.w	r9, #1
 800a810:	4623      	mov	r3, r4
 800a812:	469a      	mov	sl, r3
 800a814:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a818:	b10a      	cbz	r2, 800a81e <_vfiprintf_r+0x86>
 800a81a:	2a25      	cmp	r2, #37	@ 0x25
 800a81c:	d1f9      	bne.n	800a812 <_vfiprintf_r+0x7a>
 800a81e:	ebba 0b04 	subs.w	fp, sl, r4
 800a822:	d00b      	beq.n	800a83c <_vfiprintf_r+0xa4>
 800a824:	465b      	mov	r3, fp
 800a826:	4622      	mov	r2, r4
 800a828:	4629      	mov	r1, r5
 800a82a:	4630      	mov	r0, r6
 800a82c:	f7ff ffa1 	bl	800a772 <__sfputs_r>
 800a830:	3001      	adds	r0, #1
 800a832:	f000 80a7 	beq.w	800a984 <_vfiprintf_r+0x1ec>
 800a836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a838:	445a      	add	r2, fp
 800a83a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a83c:	f89a 3000 	ldrb.w	r3, [sl]
 800a840:	2b00      	cmp	r3, #0
 800a842:	f000 809f 	beq.w	800a984 <_vfiprintf_r+0x1ec>
 800a846:	2300      	movs	r3, #0
 800a848:	f04f 32ff 	mov.w	r2, #4294967295
 800a84c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a850:	f10a 0a01 	add.w	sl, sl, #1
 800a854:	9304      	str	r3, [sp, #16]
 800a856:	9307      	str	r3, [sp, #28]
 800a858:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a85c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a85e:	4654      	mov	r4, sl
 800a860:	2205      	movs	r2, #5
 800a862:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a866:	4853      	ldr	r0, [pc, #332]	@ (800a9b4 <_vfiprintf_r+0x21c>)
 800a868:	f7f5 fcc2 	bl	80001f0 <memchr>
 800a86c:	9a04      	ldr	r2, [sp, #16]
 800a86e:	b9d8      	cbnz	r0, 800a8a8 <_vfiprintf_r+0x110>
 800a870:	06d1      	lsls	r1, r2, #27
 800a872:	bf44      	itt	mi
 800a874:	2320      	movmi	r3, #32
 800a876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a87a:	0713      	lsls	r3, r2, #28
 800a87c:	bf44      	itt	mi
 800a87e:	232b      	movmi	r3, #43	@ 0x2b
 800a880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a884:	f89a 3000 	ldrb.w	r3, [sl]
 800a888:	2b2a      	cmp	r3, #42	@ 0x2a
 800a88a:	d015      	beq.n	800a8b8 <_vfiprintf_r+0x120>
 800a88c:	9a07      	ldr	r2, [sp, #28]
 800a88e:	4654      	mov	r4, sl
 800a890:	2000      	movs	r0, #0
 800a892:	f04f 0c0a 	mov.w	ip, #10
 800a896:	4621      	mov	r1, r4
 800a898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a89c:	3b30      	subs	r3, #48	@ 0x30
 800a89e:	2b09      	cmp	r3, #9
 800a8a0:	d94b      	bls.n	800a93a <_vfiprintf_r+0x1a2>
 800a8a2:	b1b0      	cbz	r0, 800a8d2 <_vfiprintf_r+0x13a>
 800a8a4:	9207      	str	r2, [sp, #28]
 800a8a6:	e014      	b.n	800a8d2 <_vfiprintf_r+0x13a>
 800a8a8:	eba0 0308 	sub.w	r3, r0, r8
 800a8ac:	fa09 f303 	lsl.w	r3, r9, r3
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	46a2      	mov	sl, r4
 800a8b6:	e7d2      	b.n	800a85e <_vfiprintf_r+0xc6>
 800a8b8:	9b03      	ldr	r3, [sp, #12]
 800a8ba:	1d19      	adds	r1, r3, #4
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	9103      	str	r1, [sp, #12]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	bfbb      	ittet	lt
 800a8c4:	425b      	neglt	r3, r3
 800a8c6:	f042 0202 	orrlt.w	r2, r2, #2
 800a8ca:	9307      	strge	r3, [sp, #28]
 800a8cc:	9307      	strlt	r3, [sp, #28]
 800a8ce:	bfb8      	it	lt
 800a8d0:	9204      	strlt	r2, [sp, #16]
 800a8d2:	7823      	ldrb	r3, [r4, #0]
 800a8d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8d6:	d10a      	bne.n	800a8ee <_vfiprintf_r+0x156>
 800a8d8:	7863      	ldrb	r3, [r4, #1]
 800a8da:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8dc:	d132      	bne.n	800a944 <_vfiprintf_r+0x1ac>
 800a8de:	9b03      	ldr	r3, [sp, #12]
 800a8e0:	1d1a      	adds	r2, r3, #4
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	9203      	str	r2, [sp, #12]
 800a8e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8ea:	3402      	adds	r4, #2
 800a8ec:	9305      	str	r3, [sp, #20]
 800a8ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a9c4 <_vfiprintf_r+0x22c>
 800a8f2:	7821      	ldrb	r1, [r4, #0]
 800a8f4:	2203      	movs	r2, #3
 800a8f6:	4650      	mov	r0, sl
 800a8f8:	f7f5 fc7a 	bl	80001f0 <memchr>
 800a8fc:	b138      	cbz	r0, 800a90e <_vfiprintf_r+0x176>
 800a8fe:	9b04      	ldr	r3, [sp, #16]
 800a900:	eba0 000a 	sub.w	r0, r0, sl
 800a904:	2240      	movs	r2, #64	@ 0x40
 800a906:	4082      	lsls	r2, r0
 800a908:	4313      	orrs	r3, r2
 800a90a:	3401      	adds	r4, #1
 800a90c:	9304      	str	r3, [sp, #16]
 800a90e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a912:	4829      	ldr	r0, [pc, #164]	@ (800a9b8 <_vfiprintf_r+0x220>)
 800a914:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a918:	2206      	movs	r2, #6
 800a91a:	f7f5 fc69 	bl	80001f0 <memchr>
 800a91e:	2800      	cmp	r0, #0
 800a920:	d03f      	beq.n	800a9a2 <_vfiprintf_r+0x20a>
 800a922:	4b26      	ldr	r3, [pc, #152]	@ (800a9bc <_vfiprintf_r+0x224>)
 800a924:	bb1b      	cbnz	r3, 800a96e <_vfiprintf_r+0x1d6>
 800a926:	9b03      	ldr	r3, [sp, #12]
 800a928:	3307      	adds	r3, #7
 800a92a:	f023 0307 	bic.w	r3, r3, #7
 800a92e:	3308      	adds	r3, #8
 800a930:	9303      	str	r3, [sp, #12]
 800a932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a934:	443b      	add	r3, r7
 800a936:	9309      	str	r3, [sp, #36]	@ 0x24
 800a938:	e76a      	b.n	800a810 <_vfiprintf_r+0x78>
 800a93a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a93e:	460c      	mov	r4, r1
 800a940:	2001      	movs	r0, #1
 800a942:	e7a8      	b.n	800a896 <_vfiprintf_r+0xfe>
 800a944:	2300      	movs	r3, #0
 800a946:	3401      	adds	r4, #1
 800a948:	9305      	str	r3, [sp, #20]
 800a94a:	4619      	mov	r1, r3
 800a94c:	f04f 0c0a 	mov.w	ip, #10
 800a950:	4620      	mov	r0, r4
 800a952:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a956:	3a30      	subs	r2, #48	@ 0x30
 800a958:	2a09      	cmp	r2, #9
 800a95a:	d903      	bls.n	800a964 <_vfiprintf_r+0x1cc>
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d0c6      	beq.n	800a8ee <_vfiprintf_r+0x156>
 800a960:	9105      	str	r1, [sp, #20]
 800a962:	e7c4      	b.n	800a8ee <_vfiprintf_r+0x156>
 800a964:	fb0c 2101 	mla	r1, ip, r1, r2
 800a968:	4604      	mov	r4, r0
 800a96a:	2301      	movs	r3, #1
 800a96c:	e7f0      	b.n	800a950 <_vfiprintf_r+0x1b8>
 800a96e:	ab03      	add	r3, sp, #12
 800a970:	9300      	str	r3, [sp, #0]
 800a972:	462a      	mov	r2, r5
 800a974:	4b12      	ldr	r3, [pc, #72]	@ (800a9c0 <_vfiprintf_r+0x228>)
 800a976:	a904      	add	r1, sp, #16
 800a978:	4630      	mov	r0, r6
 800a97a:	f7fc fc85 	bl	8007288 <_printf_float>
 800a97e:	4607      	mov	r7, r0
 800a980:	1c78      	adds	r0, r7, #1
 800a982:	d1d6      	bne.n	800a932 <_vfiprintf_r+0x19a>
 800a984:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a986:	07d9      	lsls	r1, r3, #31
 800a988:	d405      	bmi.n	800a996 <_vfiprintf_r+0x1fe>
 800a98a:	89ab      	ldrh	r3, [r5, #12]
 800a98c:	059a      	lsls	r2, r3, #22
 800a98e:	d402      	bmi.n	800a996 <_vfiprintf_r+0x1fe>
 800a990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a992:	f7fd fde7 	bl	8008564 <__retarget_lock_release_recursive>
 800a996:	89ab      	ldrh	r3, [r5, #12]
 800a998:	065b      	lsls	r3, r3, #25
 800a99a:	f53f af1f 	bmi.w	800a7dc <_vfiprintf_r+0x44>
 800a99e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9a0:	e71e      	b.n	800a7e0 <_vfiprintf_r+0x48>
 800a9a2:	ab03      	add	r3, sp, #12
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	462a      	mov	r2, r5
 800a9a8:	4b05      	ldr	r3, [pc, #20]	@ (800a9c0 <_vfiprintf_r+0x228>)
 800a9aa:	a904      	add	r1, sp, #16
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f7fc ff03 	bl	80077b8 <_printf_i>
 800a9b2:	e7e4      	b.n	800a97e <_vfiprintf_r+0x1e6>
 800a9b4:	0800b3d7 	.word	0x0800b3d7
 800a9b8:	0800b3e1 	.word	0x0800b3e1
 800a9bc:	08007289 	.word	0x08007289
 800a9c0:	0800a773 	.word	0x0800a773
 800a9c4:	0800b3dd 	.word	0x0800b3dd

0800a9c8 <__sflush_r>:
 800a9c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d0:	0716      	lsls	r6, r2, #28
 800a9d2:	4605      	mov	r5, r0
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	d454      	bmi.n	800aa82 <__sflush_r+0xba>
 800a9d8:	684b      	ldr	r3, [r1, #4]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	dc02      	bgt.n	800a9e4 <__sflush_r+0x1c>
 800a9de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	dd48      	ble.n	800aa76 <__sflush_r+0xae>
 800a9e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9e6:	2e00      	cmp	r6, #0
 800a9e8:	d045      	beq.n	800aa76 <__sflush_r+0xae>
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a9f0:	682f      	ldr	r7, [r5, #0]
 800a9f2:	6a21      	ldr	r1, [r4, #32]
 800a9f4:	602b      	str	r3, [r5, #0]
 800a9f6:	d030      	beq.n	800aa5a <__sflush_r+0x92>
 800a9f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a9fa:	89a3      	ldrh	r3, [r4, #12]
 800a9fc:	0759      	lsls	r1, r3, #29
 800a9fe:	d505      	bpl.n	800aa0c <__sflush_r+0x44>
 800aa00:	6863      	ldr	r3, [r4, #4]
 800aa02:	1ad2      	subs	r2, r2, r3
 800aa04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa06:	b10b      	cbz	r3, 800aa0c <__sflush_r+0x44>
 800aa08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa0a:	1ad2      	subs	r2, r2, r3
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa10:	6a21      	ldr	r1, [r4, #32]
 800aa12:	4628      	mov	r0, r5
 800aa14:	47b0      	blx	r6
 800aa16:	1c43      	adds	r3, r0, #1
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	d106      	bne.n	800aa2a <__sflush_r+0x62>
 800aa1c:	6829      	ldr	r1, [r5, #0]
 800aa1e:	291d      	cmp	r1, #29
 800aa20:	d82b      	bhi.n	800aa7a <__sflush_r+0xb2>
 800aa22:	4a2a      	ldr	r2, [pc, #168]	@ (800aacc <__sflush_r+0x104>)
 800aa24:	40ca      	lsrs	r2, r1
 800aa26:	07d6      	lsls	r6, r2, #31
 800aa28:	d527      	bpl.n	800aa7a <__sflush_r+0xb2>
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	6062      	str	r2, [r4, #4]
 800aa2e:	04d9      	lsls	r1, r3, #19
 800aa30:	6922      	ldr	r2, [r4, #16]
 800aa32:	6022      	str	r2, [r4, #0]
 800aa34:	d504      	bpl.n	800aa40 <__sflush_r+0x78>
 800aa36:	1c42      	adds	r2, r0, #1
 800aa38:	d101      	bne.n	800aa3e <__sflush_r+0x76>
 800aa3a:	682b      	ldr	r3, [r5, #0]
 800aa3c:	b903      	cbnz	r3, 800aa40 <__sflush_r+0x78>
 800aa3e:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa42:	602f      	str	r7, [r5, #0]
 800aa44:	b1b9      	cbz	r1, 800aa76 <__sflush_r+0xae>
 800aa46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa4a:	4299      	cmp	r1, r3
 800aa4c:	d002      	beq.n	800aa54 <__sflush_r+0x8c>
 800aa4e:	4628      	mov	r0, r5
 800aa50:	f7fe fc1e 	bl	8009290 <_free_r>
 800aa54:	2300      	movs	r3, #0
 800aa56:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa58:	e00d      	b.n	800aa76 <__sflush_r+0xae>
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	47b0      	blx	r6
 800aa60:	4602      	mov	r2, r0
 800aa62:	1c50      	adds	r0, r2, #1
 800aa64:	d1c9      	bne.n	800a9fa <__sflush_r+0x32>
 800aa66:	682b      	ldr	r3, [r5, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d0c6      	beq.n	800a9fa <__sflush_r+0x32>
 800aa6c:	2b1d      	cmp	r3, #29
 800aa6e:	d001      	beq.n	800aa74 <__sflush_r+0xac>
 800aa70:	2b16      	cmp	r3, #22
 800aa72:	d11e      	bne.n	800aab2 <__sflush_r+0xea>
 800aa74:	602f      	str	r7, [r5, #0]
 800aa76:	2000      	movs	r0, #0
 800aa78:	e022      	b.n	800aac0 <__sflush_r+0xf8>
 800aa7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa7e:	b21b      	sxth	r3, r3
 800aa80:	e01b      	b.n	800aaba <__sflush_r+0xf2>
 800aa82:	690f      	ldr	r7, [r1, #16]
 800aa84:	2f00      	cmp	r7, #0
 800aa86:	d0f6      	beq.n	800aa76 <__sflush_r+0xae>
 800aa88:	0793      	lsls	r3, r2, #30
 800aa8a:	680e      	ldr	r6, [r1, #0]
 800aa8c:	bf08      	it	eq
 800aa8e:	694b      	ldreq	r3, [r1, #20]
 800aa90:	600f      	str	r7, [r1, #0]
 800aa92:	bf18      	it	ne
 800aa94:	2300      	movne	r3, #0
 800aa96:	eba6 0807 	sub.w	r8, r6, r7
 800aa9a:	608b      	str	r3, [r1, #8]
 800aa9c:	f1b8 0f00 	cmp.w	r8, #0
 800aaa0:	dde9      	ble.n	800aa76 <__sflush_r+0xae>
 800aaa2:	6a21      	ldr	r1, [r4, #32]
 800aaa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aaa6:	4643      	mov	r3, r8
 800aaa8:	463a      	mov	r2, r7
 800aaaa:	4628      	mov	r0, r5
 800aaac:	47b0      	blx	r6
 800aaae:	2800      	cmp	r0, #0
 800aab0:	dc08      	bgt.n	800aac4 <__sflush_r+0xfc>
 800aab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaba:	81a3      	strh	r3, [r4, #12]
 800aabc:	f04f 30ff 	mov.w	r0, #4294967295
 800aac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac4:	4407      	add	r7, r0
 800aac6:	eba8 0800 	sub.w	r8, r8, r0
 800aaca:	e7e7      	b.n	800aa9c <__sflush_r+0xd4>
 800aacc:	20400001 	.word	0x20400001

0800aad0 <_fflush_r>:
 800aad0:	b538      	push	{r3, r4, r5, lr}
 800aad2:	690b      	ldr	r3, [r1, #16]
 800aad4:	4605      	mov	r5, r0
 800aad6:	460c      	mov	r4, r1
 800aad8:	b913      	cbnz	r3, 800aae0 <_fflush_r+0x10>
 800aada:	2500      	movs	r5, #0
 800aadc:	4628      	mov	r0, r5
 800aade:	bd38      	pop	{r3, r4, r5, pc}
 800aae0:	b118      	cbz	r0, 800aaea <_fflush_r+0x1a>
 800aae2:	6a03      	ldr	r3, [r0, #32]
 800aae4:	b90b      	cbnz	r3, 800aaea <_fflush_r+0x1a>
 800aae6:	f7fd fa1f 	bl	8007f28 <__sinit>
 800aaea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d0f3      	beq.n	800aada <_fflush_r+0xa>
 800aaf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aaf4:	07d0      	lsls	r0, r2, #31
 800aaf6:	d404      	bmi.n	800ab02 <_fflush_r+0x32>
 800aaf8:	0599      	lsls	r1, r3, #22
 800aafa:	d402      	bmi.n	800ab02 <_fflush_r+0x32>
 800aafc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aafe:	f7fd fd30 	bl	8008562 <__retarget_lock_acquire_recursive>
 800ab02:	4628      	mov	r0, r5
 800ab04:	4621      	mov	r1, r4
 800ab06:	f7ff ff5f 	bl	800a9c8 <__sflush_r>
 800ab0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab0c:	07da      	lsls	r2, r3, #31
 800ab0e:	4605      	mov	r5, r0
 800ab10:	d4e4      	bmi.n	800aadc <_fflush_r+0xc>
 800ab12:	89a3      	ldrh	r3, [r4, #12]
 800ab14:	059b      	lsls	r3, r3, #22
 800ab16:	d4e1      	bmi.n	800aadc <_fflush_r+0xc>
 800ab18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab1a:	f7fd fd23 	bl	8008564 <__retarget_lock_release_recursive>
 800ab1e:	e7dd      	b.n	800aadc <_fflush_r+0xc>

0800ab20 <fiprintf>:
 800ab20:	b40e      	push	{r1, r2, r3}
 800ab22:	b503      	push	{r0, r1, lr}
 800ab24:	4601      	mov	r1, r0
 800ab26:	ab03      	add	r3, sp, #12
 800ab28:	4805      	ldr	r0, [pc, #20]	@ (800ab40 <fiprintf+0x20>)
 800ab2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab2e:	6800      	ldr	r0, [r0, #0]
 800ab30:	9301      	str	r3, [sp, #4]
 800ab32:	f7ff fe31 	bl	800a798 <_vfiprintf_r>
 800ab36:	b002      	add	sp, #8
 800ab38:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab3c:	b003      	add	sp, #12
 800ab3e:	4770      	bx	lr
 800ab40:	200001d0 	.word	0x200001d0

0800ab44 <__swhatbuf_r>:
 800ab44:	b570      	push	{r4, r5, r6, lr}
 800ab46:	460c      	mov	r4, r1
 800ab48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab4c:	2900      	cmp	r1, #0
 800ab4e:	b096      	sub	sp, #88	@ 0x58
 800ab50:	4615      	mov	r5, r2
 800ab52:	461e      	mov	r6, r3
 800ab54:	da0d      	bge.n	800ab72 <__swhatbuf_r+0x2e>
 800ab56:	89a3      	ldrh	r3, [r4, #12]
 800ab58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab5c:	f04f 0100 	mov.w	r1, #0
 800ab60:	bf14      	ite	ne
 800ab62:	2340      	movne	r3, #64	@ 0x40
 800ab64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab68:	2000      	movs	r0, #0
 800ab6a:	6031      	str	r1, [r6, #0]
 800ab6c:	602b      	str	r3, [r5, #0]
 800ab6e:	b016      	add	sp, #88	@ 0x58
 800ab70:	bd70      	pop	{r4, r5, r6, pc}
 800ab72:	466a      	mov	r2, sp
 800ab74:	f000 f862 	bl	800ac3c <_fstat_r>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	dbec      	blt.n	800ab56 <__swhatbuf_r+0x12>
 800ab7c:	9901      	ldr	r1, [sp, #4]
 800ab7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab86:	4259      	negs	r1, r3
 800ab88:	4159      	adcs	r1, r3
 800ab8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab8e:	e7eb      	b.n	800ab68 <__swhatbuf_r+0x24>

0800ab90 <__smakebuf_r>:
 800ab90:	898b      	ldrh	r3, [r1, #12]
 800ab92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab94:	079d      	lsls	r5, r3, #30
 800ab96:	4606      	mov	r6, r0
 800ab98:	460c      	mov	r4, r1
 800ab9a:	d507      	bpl.n	800abac <__smakebuf_r+0x1c>
 800ab9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aba0:	6023      	str	r3, [r4, #0]
 800aba2:	6123      	str	r3, [r4, #16]
 800aba4:	2301      	movs	r3, #1
 800aba6:	6163      	str	r3, [r4, #20]
 800aba8:	b003      	add	sp, #12
 800abaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abac:	ab01      	add	r3, sp, #4
 800abae:	466a      	mov	r2, sp
 800abb0:	f7ff ffc8 	bl	800ab44 <__swhatbuf_r>
 800abb4:	9f00      	ldr	r7, [sp, #0]
 800abb6:	4605      	mov	r5, r0
 800abb8:	4639      	mov	r1, r7
 800abba:	4630      	mov	r0, r6
 800abbc:	f7fe ff16 	bl	80099ec <_malloc_r>
 800abc0:	b948      	cbnz	r0, 800abd6 <__smakebuf_r+0x46>
 800abc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abc6:	059a      	lsls	r2, r3, #22
 800abc8:	d4ee      	bmi.n	800aba8 <__smakebuf_r+0x18>
 800abca:	f023 0303 	bic.w	r3, r3, #3
 800abce:	f043 0302 	orr.w	r3, r3, #2
 800abd2:	81a3      	strh	r3, [r4, #12]
 800abd4:	e7e2      	b.n	800ab9c <__smakebuf_r+0xc>
 800abd6:	89a3      	ldrh	r3, [r4, #12]
 800abd8:	6020      	str	r0, [r4, #0]
 800abda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abde:	81a3      	strh	r3, [r4, #12]
 800abe0:	9b01      	ldr	r3, [sp, #4]
 800abe2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abe6:	b15b      	cbz	r3, 800ac00 <__smakebuf_r+0x70>
 800abe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abec:	4630      	mov	r0, r6
 800abee:	f000 f837 	bl	800ac60 <_isatty_r>
 800abf2:	b128      	cbz	r0, 800ac00 <__smakebuf_r+0x70>
 800abf4:	89a3      	ldrh	r3, [r4, #12]
 800abf6:	f023 0303 	bic.w	r3, r3, #3
 800abfa:	f043 0301 	orr.w	r3, r3, #1
 800abfe:	81a3      	strh	r3, [r4, #12]
 800ac00:	89a3      	ldrh	r3, [r4, #12]
 800ac02:	431d      	orrs	r5, r3
 800ac04:	81a5      	strh	r5, [r4, #12]
 800ac06:	e7cf      	b.n	800aba8 <__smakebuf_r+0x18>

0800ac08 <memmove>:
 800ac08:	4288      	cmp	r0, r1
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	eb01 0402 	add.w	r4, r1, r2
 800ac10:	d902      	bls.n	800ac18 <memmove+0x10>
 800ac12:	4284      	cmp	r4, r0
 800ac14:	4623      	mov	r3, r4
 800ac16:	d807      	bhi.n	800ac28 <memmove+0x20>
 800ac18:	1e43      	subs	r3, r0, #1
 800ac1a:	42a1      	cmp	r1, r4
 800ac1c:	d008      	beq.n	800ac30 <memmove+0x28>
 800ac1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac26:	e7f8      	b.n	800ac1a <memmove+0x12>
 800ac28:	4402      	add	r2, r0
 800ac2a:	4601      	mov	r1, r0
 800ac2c:	428a      	cmp	r2, r1
 800ac2e:	d100      	bne.n	800ac32 <memmove+0x2a>
 800ac30:	bd10      	pop	{r4, pc}
 800ac32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac3a:	e7f7      	b.n	800ac2c <memmove+0x24>

0800ac3c <_fstat_r>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	4d07      	ldr	r5, [pc, #28]	@ (800ac5c <_fstat_r+0x20>)
 800ac40:	2300      	movs	r3, #0
 800ac42:	4604      	mov	r4, r0
 800ac44:	4608      	mov	r0, r1
 800ac46:	4611      	mov	r1, r2
 800ac48:	602b      	str	r3, [r5, #0]
 800ac4a:	f7f6 fc11 	bl	8001470 <_fstat>
 800ac4e:	1c43      	adds	r3, r0, #1
 800ac50:	d102      	bne.n	800ac58 <_fstat_r+0x1c>
 800ac52:	682b      	ldr	r3, [r5, #0]
 800ac54:	b103      	cbz	r3, 800ac58 <_fstat_r+0x1c>
 800ac56:	6023      	str	r3, [r4, #0]
 800ac58:	bd38      	pop	{r3, r4, r5, pc}
 800ac5a:	bf00      	nop
 800ac5c:	20001d80 	.word	0x20001d80

0800ac60 <_isatty_r>:
 800ac60:	b538      	push	{r3, r4, r5, lr}
 800ac62:	4d06      	ldr	r5, [pc, #24]	@ (800ac7c <_isatty_r+0x1c>)
 800ac64:	2300      	movs	r3, #0
 800ac66:	4604      	mov	r4, r0
 800ac68:	4608      	mov	r0, r1
 800ac6a:	602b      	str	r3, [r5, #0]
 800ac6c:	f7f6 fc10 	bl	8001490 <_isatty>
 800ac70:	1c43      	adds	r3, r0, #1
 800ac72:	d102      	bne.n	800ac7a <_isatty_r+0x1a>
 800ac74:	682b      	ldr	r3, [r5, #0]
 800ac76:	b103      	cbz	r3, 800ac7a <_isatty_r+0x1a>
 800ac78:	6023      	str	r3, [r4, #0]
 800ac7a:	bd38      	pop	{r3, r4, r5, pc}
 800ac7c:	20001d80 	.word	0x20001d80

0800ac80 <_sbrk_r>:
 800ac80:	b538      	push	{r3, r4, r5, lr}
 800ac82:	4d06      	ldr	r5, [pc, #24]	@ (800ac9c <_sbrk_r+0x1c>)
 800ac84:	2300      	movs	r3, #0
 800ac86:	4604      	mov	r4, r0
 800ac88:	4608      	mov	r0, r1
 800ac8a:	602b      	str	r3, [r5, #0]
 800ac8c:	f7f6 fc18 	bl	80014c0 <_sbrk>
 800ac90:	1c43      	adds	r3, r0, #1
 800ac92:	d102      	bne.n	800ac9a <_sbrk_r+0x1a>
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	b103      	cbz	r3, 800ac9a <_sbrk_r+0x1a>
 800ac98:	6023      	str	r3, [r4, #0]
 800ac9a:	bd38      	pop	{r3, r4, r5, pc}
 800ac9c:	20001d80 	.word	0x20001d80

0800aca0 <abort>:
 800aca0:	b508      	push	{r3, lr}
 800aca2:	2006      	movs	r0, #6
 800aca4:	f000 f86e 	bl	800ad84 <raise>
 800aca8:	2001      	movs	r0, #1
 800acaa:	f7f6 fb91 	bl	80013d0 <_exit>

0800acae <_calloc_r>:
 800acae:	b570      	push	{r4, r5, r6, lr}
 800acb0:	fba1 5402 	umull	r5, r4, r1, r2
 800acb4:	b934      	cbnz	r4, 800acc4 <_calloc_r+0x16>
 800acb6:	4629      	mov	r1, r5
 800acb8:	f7fe fe98 	bl	80099ec <_malloc_r>
 800acbc:	4606      	mov	r6, r0
 800acbe:	b928      	cbnz	r0, 800accc <_calloc_r+0x1e>
 800acc0:	4630      	mov	r0, r6
 800acc2:	bd70      	pop	{r4, r5, r6, pc}
 800acc4:	220c      	movs	r2, #12
 800acc6:	6002      	str	r2, [r0, #0]
 800acc8:	2600      	movs	r6, #0
 800acca:	e7f9      	b.n	800acc0 <_calloc_r+0x12>
 800accc:	462a      	mov	r2, r5
 800acce:	4621      	mov	r1, r4
 800acd0:	f7fd fb3c 	bl	800834c <memset>
 800acd4:	e7f4      	b.n	800acc0 <_calloc_r+0x12>

0800acd6 <_realloc_r>:
 800acd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acda:	4607      	mov	r7, r0
 800acdc:	4614      	mov	r4, r2
 800acde:	460d      	mov	r5, r1
 800ace0:	b921      	cbnz	r1, 800acec <_realloc_r+0x16>
 800ace2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ace6:	4611      	mov	r1, r2
 800ace8:	f7fe be80 	b.w	80099ec <_malloc_r>
 800acec:	b92a      	cbnz	r2, 800acfa <_realloc_r+0x24>
 800acee:	f7fe facf 	bl	8009290 <_free_r>
 800acf2:	4625      	mov	r5, r4
 800acf4:	4628      	mov	r0, r5
 800acf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acfa:	f000 f85f 	bl	800adbc <_malloc_usable_size_r>
 800acfe:	4284      	cmp	r4, r0
 800ad00:	4606      	mov	r6, r0
 800ad02:	d802      	bhi.n	800ad0a <_realloc_r+0x34>
 800ad04:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad08:	d8f4      	bhi.n	800acf4 <_realloc_r+0x1e>
 800ad0a:	4621      	mov	r1, r4
 800ad0c:	4638      	mov	r0, r7
 800ad0e:	f7fe fe6d 	bl	80099ec <_malloc_r>
 800ad12:	4680      	mov	r8, r0
 800ad14:	b908      	cbnz	r0, 800ad1a <_realloc_r+0x44>
 800ad16:	4645      	mov	r5, r8
 800ad18:	e7ec      	b.n	800acf4 <_realloc_r+0x1e>
 800ad1a:	42b4      	cmp	r4, r6
 800ad1c:	4622      	mov	r2, r4
 800ad1e:	4629      	mov	r1, r5
 800ad20:	bf28      	it	cs
 800ad22:	4632      	movcs	r2, r6
 800ad24:	f7fd fc1f 	bl	8008566 <memcpy>
 800ad28:	4629      	mov	r1, r5
 800ad2a:	4638      	mov	r0, r7
 800ad2c:	f7fe fab0 	bl	8009290 <_free_r>
 800ad30:	e7f1      	b.n	800ad16 <_realloc_r+0x40>

0800ad32 <_raise_r>:
 800ad32:	291f      	cmp	r1, #31
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4605      	mov	r5, r0
 800ad38:	460c      	mov	r4, r1
 800ad3a:	d904      	bls.n	800ad46 <_raise_r+0x14>
 800ad3c:	2316      	movs	r3, #22
 800ad3e:	6003      	str	r3, [r0, #0]
 800ad40:	f04f 30ff 	mov.w	r0, #4294967295
 800ad44:	bd38      	pop	{r3, r4, r5, pc}
 800ad46:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ad48:	b112      	cbz	r2, 800ad50 <_raise_r+0x1e>
 800ad4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad4e:	b94b      	cbnz	r3, 800ad64 <_raise_r+0x32>
 800ad50:	4628      	mov	r0, r5
 800ad52:	f000 f831 	bl	800adb8 <_getpid_r>
 800ad56:	4622      	mov	r2, r4
 800ad58:	4601      	mov	r1, r0
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad60:	f000 b818 	b.w	800ad94 <_kill_r>
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d00a      	beq.n	800ad7e <_raise_r+0x4c>
 800ad68:	1c59      	adds	r1, r3, #1
 800ad6a:	d103      	bne.n	800ad74 <_raise_r+0x42>
 800ad6c:	2316      	movs	r3, #22
 800ad6e:	6003      	str	r3, [r0, #0]
 800ad70:	2001      	movs	r0, #1
 800ad72:	e7e7      	b.n	800ad44 <_raise_r+0x12>
 800ad74:	2100      	movs	r1, #0
 800ad76:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	4798      	blx	r3
 800ad7e:	2000      	movs	r0, #0
 800ad80:	e7e0      	b.n	800ad44 <_raise_r+0x12>
	...

0800ad84 <raise>:
 800ad84:	4b02      	ldr	r3, [pc, #8]	@ (800ad90 <raise+0xc>)
 800ad86:	4601      	mov	r1, r0
 800ad88:	6818      	ldr	r0, [r3, #0]
 800ad8a:	f7ff bfd2 	b.w	800ad32 <_raise_r>
 800ad8e:	bf00      	nop
 800ad90:	200001d0 	.word	0x200001d0

0800ad94 <_kill_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	4d07      	ldr	r5, [pc, #28]	@ (800adb4 <_kill_r+0x20>)
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	4611      	mov	r1, r2
 800ada0:	602b      	str	r3, [r5, #0]
 800ada2:	f7f6 fb05 	bl	80013b0 <_kill>
 800ada6:	1c43      	adds	r3, r0, #1
 800ada8:	d102      	bne.n	800adb0 <_kill_r+0x1c>
 800adaa:	682b      	ldr	r3, [r5, #0]
 800adac:	b103      	cbz	r3, 800adb0 <_kill_r+0x1c>
 800adae:	6023      	str	r3, [r4, #0]
 800adb0:	bd38      	pop	{r3, r4, r5, pc}
 800adb2:	bf00      	nop
 800adb4:	20001d80 	.word	0x20001d80

0800adb8 <_getpid_r>:
 800adb8:	f7f6 baf2 	b.w	80013a0 <_getpid>

0800adbc <_malloc_usable_size_r>:
 800adbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adc0:	1f18      	subs	r0, r3, #4
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	bfbc      	itt	lt
 800adc6:	580b      	ldrlt	r3, [r1, r0]
 800adc8:	18c0      	addlt	r0, r0, r3
 800adca:	4770      	bx	lr

0800adcc <_init>:
 800adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adce:	bf00      	nop
 800add0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800add2:	bc08      	pop	{r3}
 800add4:	469e      	mov	lr, r3
 800add6:	4770      	bx	lr

0800add8 <_fini>:
 800add8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adda:	bf00      	nop
 800addc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adde:	bc08      	pop	{r3}
 800ade0:	469e      	mov	lr, r3
 800ade2:	4770      	bx	lr
