Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Dec  3 14:13:29 2022
| Host         : Connor-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    71          
LUTAR-1    Warning           LUT drives async reset alert   16          
TIMING-18  Warning           Missing input or output delay  13          
TIMING-20  Warning           Non-clocked latch              15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (276)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (276)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: clk_200kHz/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: thermo/CD1/sclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: thermo/CD2/sclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: thermo/tmp2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: thermo/tmp2_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[7]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[7]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[7]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.994        0.000                      0                  125        0.236        0.000                      0                  125        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.994        0.000                      0                  125        0.236        0.000                      0                  125        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.076ns (21.627%)  route 3.899ns (78.373%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.359    10.163    thermo/CD2/count[31]_i_2_n_0
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.124    10.287 r  thermo/CD2/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.287    thermo/CD2/count[2]
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.029    15.281    thermo/CD2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.076ns (21.676%)  route 3.888ns (78.324%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.348    10.151    thermo/CD2/count[31]_i_2_n_0
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.124    10.275 r  thermo/CD2/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.275    thermo/CD2/count[6]
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.031    15.283    thermo/CD2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.102ns (22.035%)  route 3.899ns (77.965%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.359    10.163    thermo/CD2/count[31]_i_2_n_0
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.150    10.313 r  thermo/CD2/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.313    thermo/CD2/count[3]
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.075    15.327    thermo/CD2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.102ns (22.084%)  route 3.888ns (77.916%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.348    10.151    thermo/CD2/count[31]_i_2_n_0
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.150    10.301 r  thermo/CD2/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.301    thermo/CD2/count[9]
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  thermo/CD2/count_reg[9]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.075    15.327    thermo/CD2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.076ns (21.641%)  route 3.896ns (78.359%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.356    10.159    thermo/CD2/count[31]_i_2_n_0
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  thermo/CD2/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.283    thermo/CD2/count[0]
    SLICE_X2Y102         FDCE                                         r  thermo/CD2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  thermo/CD2/count_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y102         FDCE (Setup_fdce_C_D)        0.077    15.329    thermo/CD2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 rgb/d_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.360ns (29.018%)  route 3.327ns (70.982%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.724     5.327    rgb/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  rgb/d_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb/d_temp_reg[0]/Q
                         net (fo=5, routed)           1.234     7.017    rgb/d_temp[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     7.141 r  rgb/rgb1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.141    rgb/rgb1_carry_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.673 r  rgb/rgb1_carry/CO[3]
                         net (fo=3, routed)           0.985     8.658    rgb/rgb1_carry_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  rgb/rgb[2]_i_2/O
                         net (fo=1, routed)           0.579     9.360    rgb/rgb[2]_i_2_n_0
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.124     9.484 r  rgb/rgb[2]_i_1/O
                         net (fo=3, routed)           0.529    10.014    rgb/rgb[2]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  rgb/rgb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  rgb/rgb_reg[2]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDCE (Setup_fdce_C_CE)      -0.205    15.062    rgb/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.102ns (22.048%)  route 3.896ns (77.952%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.356    10.159    thermo/CD2/count[31]_i_2_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I1_O)        0.150    10.309 r  thermo/CD2/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.309    thermo/CD2/count[1]
    SLICE_X2Y102         FDCE                                         r  thermo/CD2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.590    15.012    thermo/CD2/clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  thermo/CD2/count_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y102         FDCE (Setup_fdce_C_D)        0.118    15.370    thermo/CD2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 rgb/d_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.360ns (29.327%)  route 3.277ns (70.673%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.724     5.327    rgb/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  rgb/d_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb/d_temp_reg[0]/Q
                         net (fo=5, routed)           1.234     7.017    rgb/d_temp[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     7.141 r  rgb/rgb1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.141    rgb/rgb1_carry_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.673 r  rgb/rgb1_carry/CO[3]
                         net (fo=3, routed)           0.985     8.658    rgb/rgb1_carry_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  rgb/rgb[2]_i_2/O
                         net (fo=1, routed)           0.579     9.360    rgb/rgb[2]_i_2_n_0
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.124     9.484 r  rgb/rgb[2]_i_1/O
                         net (fo=3, routed)           0.480     9.964    rgb/rgb[2]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  rgb/rgb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  rgb/rgb_reg[0]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.205    15.062    rgb/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 rgb/d_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.360ns (29.327%)  route 3.277ns (70.673%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.724     5.327    rgb/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  rgb/d_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb/d_temp_reg[0]/Q
                         net (fo=5, routed)           1.234     7.017    rgb/d_temp[0]
    SLICE_X7Y97          LUT4 (Prop_lut4_I0_O)        0.124     7.141 r  rgb/rgb1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.141    rgb/rgb1_carry_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.673 r  rgb/rgb1_carry/CO[3]
                         net (fo=3, routed)           0.985     8.658    rgb/rgb1_carry_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  rgb/rgb[2]_i_2/O
                         net (fo=1, routed)           0.579     9.360    rgb/rgb[2]_i_2_n_0
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.124     9.484 r  rgb/rgb[2]_i_1/O
                         net (fo=3, routed)           0.480     9.964    rgb/rgb[2]_i_1_n_0
    SLICE_X5Y98          FDPE                                         r  rgb/rgb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y98          FDPE                                         r  rgb/rgb_reg[1]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDPE (Setup_fdpe_C_CE)      -0.205    15.062    rgb/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.076ns (22.295%)  route 3.750ns (77.705%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.709     5.311    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.584    thermo/CD2/count_reg_n_0_[14]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.124     6.708 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.430     7.138    thermo/CD2/count[31]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.440     7.702    thermo/CD2/count[31]_i_7_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.853     8.679    thermo/CD2/count[31]_i_3_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.210    10.013    thermo/CD2/count[31]_i_2_n_0
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.124    10.137 r  thermo/CD2/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.137    thermo/CD2/count[10]
    SLICE_X0Y103         FDCE                                         r  thermo/CD2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    thermo/CD2/clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  thermo/CD2/count_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDCE (Setup_fdce_C_D)        0.029    15.280    thermo/CD2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.329%)  route 0.156ns (45.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.556     1.475    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  clk_200kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_200kHz/counter_reg[0]/Q
                         net (fo=8, routed)           0.156     1.773    clk_200kHz/counter[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  clk_200kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    clk_200kHz/data0[5]
    SLICE_X52Y112        FDRE                                         r  clk_200kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.823     1.989    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y112        FDRE                                         r  clk_200kHz/counter_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X52Y112        FDRE (Hold_fdre_C_D)         0.092     1.581    clk_200kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.846%)  route 0.169ns (47.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.556     1.475    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  clk_200kHz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_200kHz/counter_reg[2]/Q
                         net (fo=8, routed)           0.169     1.785    clk_200kHz/counter[2]
    SLICE_X52Y111        LUT5 (Prop_lut5_I2_O)        0.048     1.833 r  clk_200kHz/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    clk_200kHz/clk_reg_i_1__0_n_0
    SLICE_X52Y111        FDRE                                         r  clk_200kHz/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.826     1.991    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  clk_200kHz/clk_reg_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X52Y111        FDRE (Hold_fdre_C_D)         0.105     1.596    clk_200kHz/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_200kHz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.474    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y112        FDRE                                         r  clk_200kHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  clk_200kHz/counter_reg[4]/Q
                         net (fo=4, routed)           0.104     1.706    clk_200kHz/counter[4]
    SLICE_X52Y112        LUT6 (Prop_lut6_I0_O)        0.099     1.805 r  clk_200kHz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.805    clk_200kHz/data0[6]
    SLICE_X52Y112        FDRE                                         r  clk_200kHz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.823     1.989    clk_200kHz/clk_IBUF_BUFG
    SLICE_X52Y112        FDRE                                         r  clk_200kHz/counter_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X52Y112        FDRE (Hold_fdre_C_D)         0.092     1.566    clk_200kHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/an_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.190ns (47.518%)  route 0.210ns (52.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    sseg/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sseg/an_sel_reg[0]/Q
                         net (fo=21, routed)          0.210     1.873    sseg/an_sel[0]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.049     1.922 r  sseg/an_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    sseg/an_sel[2]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.042    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.669    sseg/an_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/an_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.987%)  route 0.210ns (53.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    sseg/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sseg/an_sel_reg[0]/Q
                         net (fo=21, routed)          0.210     1.873    sseg/an_sel[0]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.918 r  sseg/an_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    sseg/an_sel[1]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.042    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.092     1.654    sseg/an_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sseg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  sseg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sseg/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.813    sseg/counter_reg_n_0_[7]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  sseg/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.923    sseg/counter0_carry__0_n_5
    SLICE_X2Y93          FDRE                                         r  sseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.042    sseg/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  sseg/counter_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    sseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb/temp_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    rgb/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  rgb/temp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rgb/temp_s_reg/Q
                         net (fo=2, routed)           0.195     1.860    rgb/temp_s
    SLICE_X4Y97          FDRE                                         r  rgb/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  rgb/flag_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.070     1.593    rgb/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    sseg/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  sseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  sseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    sseg/counter_reg_n_0_[3]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  sseg/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.923    sseg/counter0_carry_n_5
    SLICE_X2Y92          FDRE                                         r  sseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.876     2.041    sseg/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  sseg/counter_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    sseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.299ns (70.998%)  route 0.122ns (29.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  sseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sseg/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.786    sseg/counter_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.944 r  sseg/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.944    sseg/counter0_carry_n_7
    SLICE_X2Y92          FDRE                                         r  sseg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.876     2.041    sseg/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  sseg/counter_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.672    sseg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb/d_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.282ns (65.335%)  route 0.150ns (34.665%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    rgb/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  rgb/d_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb/d_temp_reg[6]/Q
                         net (fo=5, routed)           0.150     1.813    rgb/d_temp[6]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.049     1.862 r  rgb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    rgb/i__carry_i_1__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.954 r  rgb/rgb1_inferred__0/i__carry/CO[3]
                         net (fo=4, routed)           0.000     1.954    rgb/rgb1_inferred__0/i__carry_n_0
    SLICE_X5Y97          FDCE                                         r  rgb/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  rgb/rgb_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.130     1.669    rgb/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y111   clk_200kHz/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y111   clk_200kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y110   clk_200kHz/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y110   clk_200kHz/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y112   clk_200kHz/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y112   clk_200kHz/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y112   clk_200kHz/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y112   clk_200kHz/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y110   clk_200kHz/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clk_200kHz/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clk_200kHz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111   clk_200kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y110   clk_200kHz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clk_200kHz/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y112   clk_200kHz/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 2.401ns (26.313%)  route 6.724ns (73.687%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.029 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=10, routed)          1.377     6.406    temp_get/temp_data1[5]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.303     6.709 r  temp_get/DesiredTmp[2]_i_2/O
                         net (fo=4, routed)           0.751     7.460    temp_get/temp_data1__50_carry__0_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.124     7.584 r  temp_get/DesiredTmp[0]_i_2/O
                         net (fo=2, routed)           0.895     8.479    thermo/DesiredTmp_reg[0]_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I4_O)        0.124     8.603 r  thermo/DesiredTmp[0]_i_1/O
                         net (fo=1, routed)           0.522     9.125    thermo/DesiredTmp[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  thermo/DesiredTmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 2.817ns (32.103%)  route 5.958ns (67.897%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.442 r  temp_get/temp_data1__50_carry__0/O[3]
                         net (fo=10, routed)          1.245     6.687    temp_get/temp_data1[7]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.306     6.993 r  temp_get/DesiredTmp[3]_i_2/O
                         net (fo=3, routed)           0.713     7.707    temp_get/temp_data1__50_carry__0_1
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124     7.831 r  temp_get/DesiredTmp[1]_i_2/O
                         net (fo=2, routed)           0.820     8.651    thermo/DesiredTmp_reg[1]_0
    SLICE_X9Y97          LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  thermo/DesiredTmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.775    thermo/DesiredTmp[1]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  thermo/DesiredTmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 2.401ns (28.128%)  route 6.135ns (71.872%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.029 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=10, routed)          1.377     6.406    temp_get/temp_data1[5]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.303     6.709 r  temp_get/DesiredTmp[2]_i_2/O
                         net (fo=4, routed)           0.751     7.460    temp_get/temp_data1__50_carry__0_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.124     7.584 r  temp_get/DesiredTmp[0]_i_2/O
                         net (fo=2, routed)           0.828     8.412    thermo/DesiredTmp_reg[0]_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.536 r  thermo/tmp2[0]_i_1/O
                         net (fo=1, routed)           0.000     8.536    thermo/p_0_in[0]
    SLICE_X10Y98         FDRE                                         r  thermo/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 2.693ns (31.605%)  route 5.828ns (68.395%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.442 r  temp_get/temp_data1__50_carry__0/O[3]
                         net (fo=10, routed)          1.245     6.687    temp_get/temp_data1[7]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.306     6.993 f  temp_get/DesiredTmp[3]_i_2/O
                         net (fo=3, routed)           0.889     7.882    thermo/DesiredTmp_reg[3]_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.124     8.006 r  thermo/DesiredTmp[3]_i_1/O
                         net (fo=1, routed)           0.515     8.521    thermo/DesiredTmp[3]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  thermo/DesiredTmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 2.817ns (33.640%)  route 5.557ns (66.360%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.442 r  temp_get/temp_data1__50_carry__0/O[3]
                         net (fo=10, routed)          1.245     6.687    temp_get/temp_data1[7]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.306     6.993 r  temp_get/DesiredTmp[3]_i_2/O
                         net (fo=3, routed)           0.713     7.707    temp_get/temp_data1__50_carry__0_1
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124     7.831 r  temp_get/DesiredTmp[1]_i_2/O
                         net (fo=2, routed)           0.419     8.250    thermo/DesiredTmp_reg[1]_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  thermo/tmp2[1]_i_1/O
                         net (fo=1, routed)           0.000     8.374    thermo/p_0_in[1]
    SLICE_X9Y98          FDRE                                         r  thermo/tmp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 2.277ns (27.447%)  route 6.019ns (72.553%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.029 r  temp_get/temp_data1__50_carry__0/O[1]
                         net (fo=10, routed)          1.377     6.406    temp_get/temp_data1[5]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.303     6.709 r  temp_get/DesiredTmp[2]_i_2/O
                         net (fo=4, routed)           1.130     7.840    thermo/DesiredTmp_reg[2]_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.964 r  thermo/DesiredTmp[2]_i_1/O
                         net (fo=1, routed)           0.332     8.296    thermo/DesiredTmp[2]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  thermo/DesiredTmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 4.392ns (53.839%)  route 3.766ns (46.161%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDCE                         0.000     0.000 r  temp_get/FSM_sequential_state_reg_reg[1]/C
    SLICE_X8Y105         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  temp_get/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.349     1.867    temp_get/state_reg__0[1]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.116     1.983 f  temp_get/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.417     4.400    SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.758     8.158 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.158    SDA
    C15                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 2.629ns (32.762%)  route 5.395ns (67.238%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.382 r  temp_get/temp_data1__50_carry__0/O[2]
                         net (fo=10, routed)          1.377     6.760    temp_get/temp_data1[6]
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.302     7.062 r  temp_get/tmp2[6]_i_3/O
                         net (fo=2, routed)           0.839     7.900    thermo/tmp2_reg[5]_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  thermo/tmp2[6]_i_1/O
                         net (fo=1, routed)           0.000     8.024    thermo/p_0_in[6]
    SLICE_X10Y97         FDRE                                         r  thermo/tmp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 2.693ns (34.578%)  route 5.095ns (65.422%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.442 r  temp_get/temp_data1__50_carry__0/O[3]
                         net (fo=10, routed)          0.827     6.269    temp_get/temp_data1[7]
    SLICE_X9Y98          LUT4 (Prop_lut4_I2_O)        0.306     6.575 r  temp_get/tmp2[4]_i_4/O
                         net (fo=1, routed)           1.089     7.664    thermo/tmp2_reg[4]_2
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  thermo/tmp2[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    thermo/p_0_in[4]
    SLICE_X10Y98         FDRE                                         r  thermo/tmp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 2.693ns (35.273%)  route 4.942ns (64.727%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[2]/C
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_get/temp_data_reg_reg[2]/Q
                         net (fo=9, routed)           1.430     1.886    temp_get/temp_data_reg_reg_n_0_[2]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124     2.010 r  temp_get/temp_data1__14_carry_i_2/O
                         net (fo=1, routed)           0.000     2.010    temp_get/temp_data1__14_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.408 r  temp_get/temp_data1__14_carry/CO[3]
                         net (fo=1, routed)           0.001     2.409    temp_get/temp_data1__14_carry_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  temp_get/temp_data1__14_carry__0/O[0]
                         net (fo=2, routed)           0.944     3.574    temp_get/temp_data1__14_carry__0_n_7
    SLICE_X7Y101         LUT3 (Prop_lut3_I2_O)        0.299     3.873 r  temp_get/temp_data1__50_carry__0_i_2/O
                         net (fo=2, routed)           0.805     4.678    temp_get/temp_data1__50_carry__0_i_2_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.124     4.802 r  temp_get/temp_data1__50_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.802    temp_get/temp_data1__50_carry__0_i_6_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.442 r  temp_get/temp_data1__50_carry__0/O[3]
                         net (fo=10, routed)          1.245     6.687    temp_get/temp_data1[7]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.306     6.993 f  temp_get/DesiredTmp[3]_i_2/O
                         net (fo=3, routed)           0.517     7.511    thermo/DesiredTmp_reg[3]_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  thermo/tmp2[3]_i_1/O
                         net (fo=1, routed)           0.000     7.635    thermo/p_0_in[3]
    SLICE_X9Y98          FDRE                                         r  thermo/tmp2_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_get/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[6]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    temp_get/p_0_in__0[7]
    SLICE_X7Y102         FDRE                                         r  temp_get/temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[0]/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[0]/Q
                         net (fo=2, routed)           0.115     0.279    temp_get/p_0_in__0[1]
    SLICE_X7Y102         FDRE                                         r  temp_get/temp_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[3]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[3]/Q
                         net (fo=2, routed)           0.127     0.291    temp_get/p_0_in__0[4]
    SLICE_X9Y103         FDRE                                         r  temp_get/temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.211%)  route 0.156ns (48.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[4]/C
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[4]/Q
                         net (fo=2, routed)           0.156     0.320    temp_get/p_0_in__0[5]
    SLICE_X7Y102         FDRE                                         r  temp_get/temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.437%)  route 0.114ns (33.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/counter_reg[3]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  temp_get/counter_reg[3]/Q
                         net (fo=3, routed)           0.114     0.242    temp_get/counter[3]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.098     0.340 r  temp_get/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.340    temp_get/clk_reg_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_get/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.730%)  route 0.114ns (33.270%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  temp_get/counter_reg[3]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  temp_get/counter_reg[3]/Q
                         net (fo=3, routed)           0.114     0.242    temp_get/counter[3]
    SLICE_X0Y110         LUT4 (Prop_lut4_I2_O)        0.101     0.343 r  temp_get/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    temp_get/counter[1]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  temp_get/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.229%)  route 0.183ns (52.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE                         0.000     0.000 r  temp_get/tLSB_reg[7]/C
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tLSB_reg[7]/Q
                         net (fo=2, routed)           0.183     0.347    temp_get/p_0_in__0[0]
    SLICE_X7Y102         FDRE                                         r  temp_get/temp_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[1]/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[1]/Q
                         net (fo=2, routed)           0.188     0.352    temp_get/p_0_in__0[2]
    SLICE_X7Y102         FDRE                                         r  temp_get/temp_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.218%)  route 0.199ns (54.782%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[2]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[2]/Q
                         net (fo=2, routed)           0.199     0.363    temp_get/p_0_in__0[3]
    SLICE_X9Y103         FDRE                                         r  temp_get/temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.164ns (43.844%)  route 0.210ns (56.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[5]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.210     0.374    temp_get/p_0_in__0[6]
    SLICE_X9Y103         FDRE                                         r  temp_get/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.008ns  (logic 4.463ns (44.588%)  route 5.546ns (55.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.897     6.643    sseg/an_sel[2]
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.324     6.967 r  sseg/an_out_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.649    11.616    an_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.336 r  an_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.336    an_out[6]
    K2                                                                r  an_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 4.363ns (52.263%)  route 3.985ns (47.737%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sseg/an_sel_reg[1]/Q
                         net (fo=20, routed)          0.856     6.640    sseg/an_sel[1]
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.792 r  sseg/an_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.129     9.921    an_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.677 r  an_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.677    an_out[7]
    U13                                                               r  an_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.154ns (51.044%)  route 3.985ns (48.956%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sseg/an_sel_reg[1]/Q
                         net (fo=20, routed)          0.856     6.640    sseg/an_sel[1]
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.124     6.764 r  sseg/an_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.128     9.892    an_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.467 r  an_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.467    an_out[2]
    T9                                                                r  an_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.132ns (53.189%)  route 3.637ns (46.811%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sseg/an_sel_reg[1]/Q
                         net (fo=20, routed)          1.337     7.121    sseg/an_sel[1]
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     7.245 r  sseg/an_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.299     9.544    an_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.096 r  an_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.096    an_out[3]
    J14                                                               r  an_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 4.267ns (56.646%)  route 3.265ns (43.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.747     6.493    sseg/an_sel[2]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.296     6.789 r  sseg/an_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.519     9.308    an_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.860 r  an_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.860    an_out[5]
    T14                                                               r  an_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.499ns (61.046%)  route 2.871ns (38.954%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.804     6.551    sseg/an_sel[2]
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.322     6.873 r  sseg/an_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.067     8.940    an_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.758    12.698 r  an_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.698    an_out[4]
    P14                                                               r  an_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.481ns (62.519%)  route 2.686ns (37.481%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.747     6.493    sseg/an_sel[2]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.324     6.817 r  sseg/an_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.939     8.757    an_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.494 r  an_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.494    an_out[0]
    J17                                                               r  an_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 4.251ns (60.231%)  route 2.807ns (39.769%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.897     6.643    sseg/an_sel[2]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.296     6.939 r  sseg/an_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.910     8.849    an_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.385 r  an_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.385    an_out[1]
    J18                                                               r  an_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 3.990ns (62.082%)  route 2.437ns (37.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    rgb/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  rgb/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  rgb/rgb_reg[0]/Q
                         net (fo=1, routed)           2.437     8.221    rgb_out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.534    11.755 r  rgb_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.755    rgb_out[0]
    G14                                                               r  rgb_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 0.952ns (15.092%)  route 5.356ns (84.908%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.724     5.327    sseg/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  sseg/an_sel_reg[0]/Q
                         net (fo=21, routed)          1.840     7.623    sseg/an_sel[0]
    SLICE_X5Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.747 f  sseg/sseg_out_reg[4]_i_3/O
                         net (fo=3, routed)           0.995     8.742    thermo/sseg_out_reg[1]_i_4_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.866 r  thermo/sseg_out_reg[6]_i_23/O
                         net (fo=3, routed)           1.057     9.923    thermo/sseg_out_reg[6]_i_23_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.047 r  thermo/sseg_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.935    10.982    thermo/sseg_out_reg[0]_i_3_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.124    11.106 r  thermo/sseg_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.529    11.635    sseg/D[0]
    SLICE_X4Y94          LDCE                                         r  sseg/sseg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.226ns (36.797%)  route 0.388ns (63.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.333     1.984    thermo/an_sel[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.098     2.082 r  thermo/sseg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.055     2.138    sseg/D[3]
    SLICE_X6Y94          LDCE                                         r  sseg/sseg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.226ns (33.258%)  route 0.454ns (66.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.259     1.911    thermo/an_sel[2]
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.098     2.009 r  thermo/sseg_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.194     2.203    sseg/D[1]
    SLICE_X4Y93          LDCE                                         r  sseg/sseg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.226ns (32.569%)  route 0.468ns (67.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.352     2.003    thermo/an_sel[2]
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.098     2.101 r  thermo/sseg_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.217    sseg/D[6]
    SLICE_X6Y93          LDCE                                         r  sseg/sseg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.231ns (33.144%)  route 0.466ns (66.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    sseg/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sseg/an_sel_reg[0]/Q
                         net (fo=21, routed)          0.216     1.879    thermo/an_sel[0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.924 r  thermo/sseg_out_reg[5]_i_4/O
                         net (fo=1, routed)           0.134     2.058    thermo/sseg_out_reg[5]_i_4_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.045     2.103 r  thermo/sseg_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.219    sseg/D[5]
    SLICE_X6Y94          LDCE                                         r  sseg/sseg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.226ns (30.429%)  route 0.517ns (69.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.335     1.986    thermo/an_sel[2]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.098     2.084 r  thermo/sseg_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.182     2.266    sseg/D[0]
    SLICE_X4Y94          LDCE                                         r  sseg/sseg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.271ns (36.016%)  route 0.481ns (63.984%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    sseg/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  sseg/an_sel_reg[2]/Q
                         net (fo=22, routed)          0.270     1.921    thermo/an_sel[2]
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.098     2.019 r  thermo/sseg_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.156     2.176    thermo/sseg_out_reg[2]_i_4_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.221 r  thermo/sseg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.055     2.276    sseg/D[2]
    SLICE_X6Y93          LDCE                                         r  sseg/sseg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.231ns (29.424%)  route 0.554ns (70.575%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.603     1.522    sseg/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sseg/an_sel_reg[0]/Q
                         net (fo=21, routed)          0.275     1.938    thermo/an_sel[0]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.983 r  thermo/sseg_out_reg[4]_i_6/O
                         net (fo=1, routed)           0.096     2.079    thermo/sseg_out_reg[4]_i_6_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     2.124 r  thermo/sseg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.183     2.307    sseg/D[4]
    SLICE_X6Y95          LDCE                                         r  sseg/sseg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.383ns (80.710%)  route 0.331ns (19.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    rgb/clk_IBUF_BUFG
    SLICE_X5Y98          FDPE                                         r  rgb/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  rgb/rgb_reg[1]/Q
                         net (fo=1, routed)           0.331     1.995    rgb_out_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.237 r  rgb_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.237    rgb_out[1]
    R11                                                               r  rgb_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.366ns (68.935%)  route 0.615ns (31.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    rgb/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  rgb/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  rgb/rgb_reg[2]/Q
                         net (fo=1, routed)           0.615     2.280    rgb_out_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.225     3.504 r  rgb_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.504    rgb_out[2]
    N16                                                               r  rgb_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.376ns (67.779%)  route 0.654ns (32.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    rgb/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  rgb/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  rgb/rgb_reg[0]/Q
                         net (fo=1, routed)           0.654     2.319    rgb_out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.235     3.554 r  rgb_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.554    rgb_out[0]
    G14                                                               r  rgb_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/flag_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.764ns  (logic 1.630ns (34.207%)  route 3.134ns (65.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.728     4.764    rgb/t_in[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  rgb/flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  rgb/flag_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/temp_s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.764ns  (logic 1.630ns (34.207%)  route 3.134ns (65.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.728     4.764    rgb/t_in[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  rgb/temp_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  rgb/temp_s_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.630ns (34.229%)  route 3.131ns (65.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.725     4.761    rgb/t_in[6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.630ns (34.229%)  route 3.131ns (65.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.725     4.761    rgb/t_in[6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.630ns (34.229%)  route 3.131ns (65.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.725     4.761    rgb/t_in[6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.630ns (34.229%)  route 3.131ns (65.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.725     4.761    rgb/t_in[6]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.630ns (35.181%)  route 3.002ns (64.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.596     4.632    rgb/t_in[6]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  rgb/d_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/d_temp_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.630ns (35.181%)  route 3.002ns (64.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.596     4.632    rgb/t_in[6]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.630ns (35.181%)  route 3.002ns (64.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.596     4.632    rgb/t_in[6]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.630ns (35.181%)  route 3.002ns (64.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         2.407     3.884    rgb/Reset_IBUF
    SLICE_X8Y96          LUT1 (Prop_lut1_I0_O)        0.152     4.036 r  rgb/t_in[6]_i_1/O
                         net (fo=16, routed)          0.596     4.632    rgb/t_in[6]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604     5.027    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thermo/tmp2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.194ns (38.644%)  route 0.308ns (61.356%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  thermo/tmp2_reg[3]/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  thermo/tmp2_reg[3]/Q
                         net (fo=27, routed)          0.308     0.502    rgb/Q[3]
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[3]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.217ns (40.551%)  route 0.318ns (59.449%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE                         0.000     0.000 r  thermo/tmp2_reg[6]/C
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  thermo/tmp2_reg[6]/Q
                         net (fo=21, routed)          0.318     0.535    rgb/Q[6]
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[6]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.217ns (39.015%)  route 0.339ns (60.985%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE                         0.000     0.000 r  thermo/tmp2_reg[4]/C
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  thermo/tmp2_reg[4]/Q
                         net (fo=23, routed)          0.339     0.556    rgb/Q[4]
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[4]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.217ns (36.442%)  route 0.378ns (63.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE                         0.000     0.000 r  thermo/tmp2_reg[2]/C
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  thermo/tmp2_reg[2]/Q
                         net (fo=28, routed)          0.378     0.595    rgb/Q[2]
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  rgb/t_in_reg[2]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.194ns (31.933%)  route 0.414ns (68.067%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  thermo/tmp2_reg[1]/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  thermo/tmp2_reg[1]/Q
                         net (fo=27, routed)          0.414     0.608    rgb/Q[1]
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[1]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.217ns (34.243%)  route 0.417ns (65.757%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE                         0.000     0.000 r  thermo/tmp2_reg[5]/C
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  thermo/tmp2_reg[5]/Q
                         net (fo=22, routed)          0.417     0.634    rgb/Q[5]
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[5]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb/t_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.217ns (33.234%)  route 0.436ns (66.766%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE                         0.000     0.000 r  thermo/tmp2_reg[0]/C
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  thermo/tmp2_reg[0]/Q
                         net (fo=27, routed)          0.436     0.653    rgb/Q[0]
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.875     2.040    rgb/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  rgb/t_in_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.245ns (36.105%)  route 0.434ns (63.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         0.434     0.680    thermo/CD1/Reset_IBUF
    SLICE_X2Y101         FDCE                                         f  thermo/CD1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  thermo/CD1/count_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.245ns (36.105%)  route 0.434ns (63.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         0.434     0.680    thermo/CD1/Reset_IBUF
    SLICE_X2Y101         FDCE                                         f  thermo/CD1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  thermo/CD1/count_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.245ns (36.105%)  route 0.434ns (63.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  Reset_IBUF_inst/O
                         net (fo=115, routed)         0.434     0.680    thermo/CD1/Reset_IBUF
    SLICE_X2Y101         FDCE                                         f  thermo/CD1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    thermo/CD1/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  thermo/CD1/count_reg[6]/C





