WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2548766 heartbeat IPC: 3.92347 cumulative IPC: 3.92347 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2548767 cumulative IPC: 3.92347 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2548767 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6868849 heartbeat IPC: 2.31478 cumulative IPC: 2.31478 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11144524 heartbeat IPC: 2.33882 cumulative IPC: 2.32673 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15408145 heartbeat IPC: 2.34543 cumulative IPC: 2.33293 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19685453 heartbeat IPC: 2.33792 cumulative IPC: 2.33418 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26741114 heartbeat IPC: 1.41731 cumulative IPC: 2.06677 (Simulation time: 0 hr 3 min 32 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 24192348 cumulative IPC: 2.06677 (Simulation time: 0 hr 3 min 32 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 24192348 (Simulation time: 0 hr 3 min 32 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.06677 instructions: 50000003 cycles: 24192348
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 191.499
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     325963  HIT:     147876  MISS:     178087
LLC LOAD         ACCESS:     262759  HIT:     111866  MISS:     150893
LLC RFO          ACCESS:      25208  HIT:        529  MISS:      24679
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      34341  HIT:      34322  MISS:         19
LLC TRANSLATION  ACCESS:       3655  HIT:       1159  MISS:       2496
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 719.245 cycles
cpu0_DTLB TOTAL       ACCESS:   16766591  HIT:   13017508  MISS:    3749083
cpu0_DTLB LOAD         ACCESS:   16766591  HIT:   13017508  MISS:    3749083
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.57304 cycles
cpu0_ITLB TOTAL       ACCESS:    5960905  HIT:    5960787  MISS:        118
cpu0_ITLB LOAD         ACCESS:    5960905  HIT:    5960787  MISS:        118
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 208.789 cycles
cpu0_L1D TOTAL       ACCESS:   25735065  HIT:   15164715  MISS:   10570350
cpu0_L1D LOAD         ACCESS:   20500372  HIT:   11237945  MISS:    9262427
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5190280  HIT:    3926648  MISS:    1263632
cpu0_L1D TRANSLATION  ACCESS:      44413  HIT:        122  MISS:      44291
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7707 cycles
cpu0_L1I TOTAL       ACCESS:    8293904  HIT:    6494994  MISS:    1798910
cpu0_L1I LOAD         ACCESS:    8293904  HIT:    6494994  MISS:    1798910
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.66597 cycles
cpu0_L2C TOTAL       ACCESS:    5371466  HIT:    5079822  MISS:     291644
cpu0_L2C LOAD         ACCESS:    4755947  HIT:    4493172  MISS:     262775
cpu0_L2C RFO          ACCESS:     305538  HIT:     280325  MISS:      25213
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     305471  HIT:     305470  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       4510  HIT:        855  MISS:       3655
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 459.81 cycles
cpu0_STLB TOTAL       ACCESS:    2216146  HIT:    2213088  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2216146  HIT:    2213088  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 902.377 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      82208
  ROW_BUFFER_MISS:      95860
 AVG DBUS CONGESTED CYCLE:     3.9703
 WQ ROW_BUFFER_HIT:       5148
  ROW_BUFFER_MISS:      28899  FULL:          0
