
*** Running vivado
    with args -log design_1_AXI_3stage_HCI_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_3stage_HCI_2_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_3stage_HCI_2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_during'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_prepost'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/design_1_AXI_3stage_HCI_2_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Frequency_counter_AXI4:1.1'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/Frequency_counter_AXI4_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_RO:1.0'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/AXI_counter_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo/AXI_RO_1.0
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1013.129 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_AXI_3stage_HCI_2_0, cache-ID = 37481710e67dfb78.
INFO: [Common 17-206] Exiting Vivado at Wed May 19 01:42:49 2021...
