

================================================================
== Vitis HLS Report for 'xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip'
================================================================
* Date:           Tue Jun 24 19:15:23 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      805|      805|  8.050 us|  8.050 us|  805|  805|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |pix_1_xFImageClipUtility_1_s_fu_115  |xFImageClipUtility_1_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_col_clip  |      803|      803|         5|          1|          1|   800|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    156|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    158|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     167|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------+---------+----+---+-----+-----+
    |               Instance              |         Module         | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+------------------------+---------+----+---+-----+-----+
    |pix_1_xFImageClipUtility_1_s_fu_115  |xFImageClipUtility_1_s  |        0|   0|  0|  158|    0|
    +-------------------------------------+------------------------+---------+----+---+-----+-----+
    |Total                                |                        |        0|   0|  0|  158|    0|
    +-------------------------------------+------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln630_fu_142_p2        |         +|   0|  0|  20|          15|           1|
    |add_ln645_fu_157_p2        |         +|   0|  0|  15|           8|           8|
    |icmp_ln630_fu_136_p2       |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln645_1_fu_170_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln645_fu_165_p2       |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |p_fu_193_p3                |    select|   0|  0|   8|           1|           1|
    |select_ln645_fu_186_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 156|         107|         101|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_9     |   9|          2|   15|         30|
    |in_sobel_x_data_blk_n    |   9|          2|    1|          2|
    |j_fu_62                  |   9|          2|   15|         30|
    |left_clipped_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln645_reg_258                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln630_reg_244                |   1|   0|    1|          0|
    |j_9_reg_239                       |  15|   0|   15|          0|
    |j_9_reg_239_pp0_iter1_reg         |  15|   0|   15|          0|
    |j_fu_62                           |  15|   0|   15|          0|
    |p_reg_263                         |   8|   0|    8|          0|
    |pix_1_reg_253                     |  16|   0|   16|          0|
    |tmp_reg_248                       |  16|   0|   16|          0|
    |icmp_ln630_reg_244                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 167|  32|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip|  return value|
|in_sobel_x_data_dout            |   in|   16|     ap_fifo|                                                        in_sobel_x_data|       pointer|
|in_sobel_x_data_num_data_valid  |   in|    2|     ap_fifo|                                                        in_sobel_x_data|       pointer|
|in_sobel_x_data_fifo_cap        |   in|    2|     ap_fifo|                                                        in_sobel_x_data|       pointer|
|in_sobel_x_data_empty_n         |   in|    1|     ap_fifo|                                                        in_sobel_x_data|       pointer|
|in_sobel_x_data_read            |  out|    1|     ap_fifo|                                                        in_sobel_x_data|       pointer|
|left_clipped_din                |  out|    8|     ap_fifo|                                                           left_clipped|       pointer|
|left_clipped_num_data_valid     |   in|    2|     ap_fifo|                                                           left_clipped|       pointer|
|left_clipped_fifo_cap           |   in|    2|     ap_fifo|                                                           left_clipped|       pointer|
|left_clipped_full_n             |   in|    1|     ap_fifo|                                                           left_clipped|       pointer|
|left_clipped_write              |  out|    1|     ap_fifo|                                                           left_clipped|       pointer|
|width_load                      |   in|   16|     ap_none|                                                             width_load|        scalar|
|i                               |   in|   15|     ap_none|                                                                      i|        scalar|
|height_load                     |   in|   16|     ap_none|                                                            height_load|        scalar|
|sub25_i                         |   in|   32|     ap_none|                                                                sub25_i|        scalar|
|sbmstate_preFilterCap_load      |   in|   32|     ap_none|                                             sbmstate_preFilterCap_load|        scalar|
|cap_cast_i                      |   in|    8|     ap_none|                                                             cap_cast_i|        scalar|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %left_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cap_cast_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cap_cast_i"   --->   Operation 11 'read' 'cap_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sbmstate_preFilterCap_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sbmstate_preFilterCap_load"   --->   Operation 12 'read' 'sbmstate_preFilterCap_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub25_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub25_i"   --->   Operation 13 'read' 'sub25_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%height_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height_load"   --->   Operation 14 'read' 'height_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%width_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_load"   --->   Operation 16 'read' 'width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_9 = load i15 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 19 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i15 %j_9" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 20 'zext' 'zext_ln630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.07ns)   --->   "%icmp_ln630 = icmp_slt  i16 %zext_ln630, i16 %width_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 21 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%add_ln630 = add i15 %j_9, i15 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 22 'add' 'add_ln630' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln630 = br i1 %icmp_ln630, void %for.inc44.loopexit.i.exitStub, void %for.body15.split.i_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 23 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln630 = store i15 %add_ln630, i15 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 24 'store' 'store_ln630' <Predicate = (icmp_ln630)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_sobel_x_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:635->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 25 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.07>
ST_3 : Operation 26 [1/1] (5.16ns)   --->   "%pix_1 = call i16 @xFImageClipUtility<1>, i15 %i_read, i15 %j_9, i16 %height_load_read, i16 %width_load_read, i16 %tmp" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:643->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 26 'call' 'pix_1' <Predicate = (icmp_ln630)> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln645 = trunc i16 %pix_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 27 'trunc' 'trunc_ln645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln645 = add i8 %trunc_ln645, i8 %cap_cast_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 28 'add' 'add_ln645' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.80>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln643 = sext i16 %pix_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:643->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 29 'sext' 'sext_ln643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.55ns)   --->   "%icmp_ln645 = icmp_slt  i32 %sext_ln643, i32 %sub25_i_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 30 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln645_1 = icmp_sgt  i32 %sext_ln643, i32 %sbmstate_preFilterCap_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 31 'icmp' 'icmp_ln645_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p)   --->   "%trunc_ln645_2 = trunc i32 %sbmstate_preFilterCap_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 32 'trunc' 'trunc_ln645_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln645_2, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p)   --->   "%select_ln645 = select i1 %icmp_ln645_1, i8 %shl_ln, i8 %add_ln645" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 34 'select' 'select_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.24ns) (out node of the LUT)   --->   "%p = select i1 %icmp_ln645, i8 0, i8 %select_ln645" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:645->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 35 'select' 'p' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln630)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln632 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:632->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 36 'specpipeline' 'specpipeline_ln632' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln633 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:633->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 38 'specloopname' 'specloopname_ln630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (3.63ns)   --->   "%write_ln649 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %left_clipped, i8 %p" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:649->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 39 'write' 'write_ln649' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln630 = br void %for.body15.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:630->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 40 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_sobel_x_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub25_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbmstate_preFilterCap_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cap_cast_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ left_clipped]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                               (alloca           ) [ 010000]
specinterface_ln0               (specinterface    ) [ 000000]
specinterface_ln0               (specinterface    ) [ 000000]
cap_cast_i_read                 (read             ) [ 011100]
sbmstate_preFilterCap_load_read (read             ) [ 011110]
sub25_i_read                    (read             ) [ 011110]
height_load_read                (read             ) [ 011100]
i_read                          (read             ) [ 011100]
width_load_read                 (read             ) [ 011100]
store_ln0                       (store            ) [ 000000]
br_ln0                          (br               ) [ 000000]
j_9                             (load             ) [ 011100]
zext_ln630                      (zext             ) [ 000000]
icmp_ln630                      (icmp             ) [ 011110]
add_ln630                       (add              ) [ 000000]
br_ln630                        (br               ) [ 000000]
store_ln630                     (store            ) [ 000000]
tmp                             (read             ) [ 010100]
pix_1                           (call             ) [ 010010]
trunc_ln645                     (trunc            ) [ 000000]
add_ln645                       (add              ) [ 010010]
sext_ln643                      (sext             ) [ 000000]
icmp_ln645                      (icmp             ) [ 000000]
icmp_ln645_1                    (icmp             ) [ 000000]
trunc_ln645_2                   (trunc            ) [ 000000]
shl_ln                          (bitconcatenate   ) [ 000000]
select_ln645                    (select           ) [ 000000]
p                               (select           ) [ 010001]
specpipeline_ln632              (specpipeline     ) [ 000000]
speclooptripcount_ln633         (speclooptripcount) [ 000000]
specloopname_ln630              (specloopname     ) [ 000000]
write_ln649                     (write            ) [ 000000]
br_ln630                        (br               ) [ 000000]
ret_ln0                         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_sobel_x_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub25_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub25_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sbmstate_preFilterCap_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cap_cast_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cap_cast_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="left_clipped">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_clipped"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFImageClipUtility<1>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="cap_cast_i_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cap_cast_i_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sbmstate_preFilterCap_load_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sbmstate_preFilterCap_load_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub25_i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub25_i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="height_load_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_load_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="0"/>
<pin id="93" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="width_load_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_load_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln649_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln649/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="pix_1_xFImageClipUtility_1_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="15" slack="2"/>
<pin id="118" dir="0" index="2" bw="15" slack="2"/>
<pin id="119" dir="0" index="3" bw="16" slack="2"/>
<pin id="120" dir="0" index="4" bw="16" slack="2"/>
<pin id="121" dir="0" index="5" bw="16" slack="1"/>
<pin id="122" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="pix_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_9_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln630_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln630_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln630_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln630_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="15" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln645_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln645/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln645_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2"/>
<pin id="160" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln645/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln643_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln643/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln645_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="3"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln645_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="3"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln645_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="3"/>
<pin id="177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln645_2/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln645_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="1"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln645/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="j_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="208" class="1005" name="cap_cast_i_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="cap_cast_i_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="sbmstate_preFilterCap_load_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="3"/>
<pin id="215" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_load_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="sub25_i_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="3"/>
<pin id="221" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub25_i_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="height_load_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="2"/>
<pin id="226" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="height_load_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="2"/>
<pin id="231" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="width_load_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="2"/>
<pin id="236" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="width_load_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_9_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="2"/>
<pin id="241" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln630_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="253" class="1005" name="pix_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pix_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln645_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln645 "/>
</bind>
</comp>

<comp id="263" class="1005" name="p_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="96" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="115" pin="6"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="170" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="165" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="186" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="62" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="211"><net_src comp="66" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="216"><net_src comp="72" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="222"><net_src comp="78" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="227"><net_src comp="84" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="232"><net_src comp="90" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="237"><net_src comp="96" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="242"><net_src comp="129" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="247"><net_src comp="136" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="102" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="256"><net_src comp="115" pin="6"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="261"><net_src comp="157" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="266"><net_src comp="193" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_sobel_x_data | {}
	Port: left_clipped | {5 }
 - Input state : 
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : width_load | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : in_sobel_x_data | {2 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : i | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : height_load | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : sub25_i | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : sbmstate_preFilterCap_load | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : cap_cast_i | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip : left_clipped | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_9 : 1
		zext_ln630 : 2
		icmp_ln630 : 3
		add_ln630 : 2
		br_ln630 : 4
		store_ln630 : 3
	State 2
	State 3
		trunc_ln645 : 1
		add_ln645 : 2
	State 4
		icmp_ln645 : 1
		icmp_ln645_1 : 1
		shl_ln : 1
		select_ln645 : 2
		p : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   call   |     pix_1_xFImageClipUtility_1_s_fu_115    |    0    |   156   |
|----------|--------------------------------------------|---------|---------|
|          |              icmp_ln630_fu_136             |    0    |    23   |
|   icmp   |              icmp_ln645_fu_165             |    0    |    39   |
|          |             icmp_ln645_1_fu_170            |    0    |    39   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln630_fu_142              |    0    |    20   |
|          |              add_ln645_fu_157              |    0    |    15   |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln645_fu_186            |    0    |    8    |
|          |                  p_fu_193                  |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|          |         cap_cast_i_read_read_fu_66         |    0    |    0    |
|          | sbmstate_preFilterCap_load_read_read_fu_72 |    0    |    0    |
|          |           sub25_i_read_read_fu_78          |    0    |    0    |
|   read   |         height_load_read_read_fu_84        |    0    |    0    |
|          |              i_read_read_fu_90             |    0    |    0    |
|          |         width_load_read_read_fu_96         |    0    |    0    |
|          |               tmp_read_fu_102              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |          write_ln649_write_fu_108          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln630_fu_132             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |             trunc_ln645_fu_153             |    0    |    0    |
|          |            trunc_ln645_2_fu_175            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |              sext_ln643_fu_162             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                shl_ln_fu_178               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   308   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln645_reg_258           |    8   |
|        cap_cast_i_read_reg_208        |    8   |
|        height_load_read_reg_224       |   16   |
|             i_read_reg_229            |   15   |
|           icmp_ln630_reg_244          |    1   |
|              j_9_reg_239              |   15   |
|               j_reg_201               |   15   |
|               p_reg_263               |    8   |
|             pix_1_reg_253             |   16   |
|sbmstate_preFilterCap_load_read_reg_213|   32   |
|          sub25_i_read_reg_219         |   32   |
|              tmp_reg_248              |   16   |
|        width_load_read_reg_234        |   16   |
+---------------------------------------+--------+
|                 Total                 |   198  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   308  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   198  |    -   |
+-----------+--------+--------+
|   Total   |   198  |   308  |
+-----------+--------+--------+
