onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /BIKE_1_top_tb/clk
add wave -noupdate /BIKE_1_top_tb/rst_b
add wave -noupdate /BIKE_1_top_tb/start
add wave -noupdate /BIKE_1_top_tb/prng_t_dat
add wave -noupdate /BIKE_1_top_tb/g_out
add wave -noupdate /BIKE_1_top_tb/f0_out
add wave -noupdate /BIKE_1_top_tb/f1_out
add wave -noupdate /BIKE_1_top_tb/rng_start
add wave -noupdate /BIKE_1_top_tb/rng_valid
add wave -noupdate /BIKE_1_top_tb/prng_r_dat
add wave -noupdate /BIKE_1_top_tb/uut/clk
add wave -noupdate /BIKE_1_top_tb/uut/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/start
add wave -noupdate /BIKE_1_top_tb/uut/rng_valid
add wave -noupdate /BIKE_1_top_tb/uut/rng_in
add wave -noupdate /BIKE_1_top_tb/uut/rng_start
add wave -noupdate /BIKE_1_top_tb/uut/g_out
add wave -noupdate /BIKE_1_top_tb/uut/f0_out
add wave -noupdate /BIKE_1_top_tb/uut/f1_out
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_done
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_start
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_done
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_done
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_start
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_start
add wave -noupdate /BIKE_1_top_tb/uut/state
add wave -noupdate /BIKE_1_top_tb/uut/state_tmp
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_we
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_addr
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_dout
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl_rng_start
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_wea
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_web
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_addra
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_douta
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_rng_wr
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl_rng_start
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_wea
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_web
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_addra
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_douta
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_rng_wr
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl_rng_start
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_start
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_web
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_addrb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_g_doutb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_h_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_h_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_h_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_web
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_addrb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl_f_doutb
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_start
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_done
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_web
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_addrb
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_g_doutb
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_h_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_h_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_h_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_f_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_f_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl_f_douta
add wave -noupdate /BIKE_1_top_tb/uut/rng_rd_en
add wave -noupdate /BIKE_1_top_tb/uut/rng_wr_en
add wave -noupdate /BIKE_1_top_tb/uut/rng_out
add wave -noupdate /BIKE_1_top_tb/uut/rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng_rd_en
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng_wr_en
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng_out
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng_rd_en
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng_wr_en
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng_out
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/g_wea
add wave -noupdate /BIKE_1_top_tb/uut/g_addra
add wave -noupdate /BIKE_1_top_tb/uut/g_dina
add wave -noupdate /BIKE_1_top_tb/uut/g_douta
add wave -noupdate /BIKE_1_top_tb/uut/g_web
add wave -noupdate /BIKE_1_top_tb/uut/g_addrb
add wave -noupdate /BIKE_1_top_tb/uut/g_dinb
add wave -noupdate /BIKE_1_top_tb/uut/g_doutb
add wave -noupdate /BIKE_1_top_tb/uut/g1_wea
add wave -noupdate /BIKE_1_top_tb/uut/g1_addra
add wave -noupdate /BIKE_1_top_tb/uut/g1_dina
add wave -noupdate /BIKE_1_top_tb/uut/g1_douta
add wave -noupdate /BIKE_1_top_tb/uut/g1_web
add wave -noupdate /BIKE_1_top_tb/uut/g1_addrb
add wave -noupdate /BIKE_1_top_tb/uut/g1_dinb
add wave -noupdate /BIKE_1_top_tb/uut/g1_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h0_wea
add wave -noupdate /BIKE_1_top_tb/uut/h0_web
add wave -noupdate /BIKE_1_top_tb/uut/h0_addra
add wave -noupdate /BIKE_1_top_tb/uut/h0_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h0_dina
add wave -noupdate /BIKE_1_top_tb/uut/h0_dinb
add wave -noupdate /BIKE_1_top_tb/uut/h0_douta
add wave -noupdate /BIKE_1_top_tb/uut/h0_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h1_wea
add wave -noupdate /BIKE_1_top_tb/uut/h1_web
add wave -noupdate /BIKE_1_top_tb/uut/h1_addra
add wave -noupdate /BIKE_1_top_tb/uut/h1_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h1_dina
add wave -noupdate /BIKE_1_top_tb/uut/h1_dinb
add wave -noupdate /BIKE_1_top_tb/uut/h1_douta
add wave -noupdate /BIKE_1_top_tb/uut/h1_doutb
add wave -noupdate /BIKE_1_top_tb/uut/f0_wea
add wave -noupdate /BIKE_1_top_tb/uut/f0_web
add wave -noupdate /BIKE_1_top_tb/uut/f0_addra
add wave -noupdate /BIKE_1_top_tb/uut/f0_addrb
add wave -noupdate /BIKE_1_top_tb/uut/f0_dina
add wave -noupdate /BIKE_1_top_tb/uut/f0_dinb
add wave -noupdate /BIKE_1_top_tb/uut/f0_douta
add wave -noupdate /BIKE_1_top_tb/uut/f0_doutb
add wave -noupdate /BIKE_1_top_tb/uut/f1_wea
add wave -noupdate /BIKE_1_top_tb/uut/f1_web
add wave -noupdate /BIKE_1_top_tb/uut/f1_addra
add wave -noupdate /BIKE_1_top_tb/uut/f1_addrb
add wave -noupdate /BIKE_1_top_tb/uut/f1_dina
add wave -noupdate /BIKE_1_top_tb/uut/f1_dinb
add wave -noupdate /BIKE_1_top_tb/uut/f1_douta
add wave -noupdate /BIKE_1_top_tb/uut/f1_doutb
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/g_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/h0_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/h1_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/f0_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/f1_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/current_state
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/g_gen_start
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/h0_gen_start
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/h1_gen_start
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/f_gen_start
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/done
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/core_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/done
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/fifo_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/fifo_rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/fifo_rng_din
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/rng_start
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_addr
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_we
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_dout
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_addr_sel
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_addr_tmp
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/g_we_tmp
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/rng_start_sel
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sel
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sel_tmp
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_partial
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_partial2
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sum/op
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sum/hw
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sum/hw2
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sum/tmp
add wave -noupdate /BIKE_1_top_tb/uut/g_ctrl/hw_sum/tmp2
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/done
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/fifo_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/fifo_rng_wr
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/fifo_rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/fifo_rng_din
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/rng_start
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_addra
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_wea
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_douta
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_dina
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_web
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_dinb
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/rand1
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/rand2
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/entry_num
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/h_chk_done
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/h0_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/done
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/fifo_rng_rd
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/fifo_rng_wr
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/fifo_rng_empty
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/fifo_rng_din
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/rng_start
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_addra
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_wea
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_douta
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_dina
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_addrb
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_web
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_doutb
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_dinb
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/rand1
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/rand2
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/entry_num
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_gen_done
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/h_chk_done
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/h1_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_dina
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_addrb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_web
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_doutb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_dinb
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_dina
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/f_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/f_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/f_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/f_dina
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_dina_inv
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/offset
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/offset2
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/base
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/cnt
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/h_flag
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/offset_reg
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/offset_reg2
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/rotate
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/g_rd_done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/ld_done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/rot_done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/f_wr_done
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/mul0_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/clk
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/rst_b
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/start
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/done
add wave -noupdate -itemcolor Blue -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/g_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/g_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/g_douta
add wave -noupdate -radix hexadecimal /BIKE_1_top_tb/uut/mul1_ctrl/g_dina
add wave -noupdate -itemcolor Blue -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/g_addrb
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/g_web
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/g_doutb
add wave -noupdate -radix hexadecimal /BIKE_1_top_tb/uut/mul1_ctrl/g_dinb
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/h_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/h_wea
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/h_douta
add wave -noupdate -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/h_dina
add wave -noupdate -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/f_addra
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/f_wea
add wave -noupdate -radix hexadecimal /BIKE_1_top_tb/uut/mul1_ctrl/f_douta
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/f_dina
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/h_dina_inv
add wave -noupdate -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/offset
add wave -noupdate -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/offset2
add wave -noupdate -radix unsigned /BIKE_1_top_tb/uut/mul1_ctrl/base
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/cnt
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/h_flag
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/offset_reg
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/offset_reg2
add wave -noupdate -itemcolor Red -radix hexadecimal -radixshowbase 0 /BIKE_1_top_tb/uut/mul1_ctrl/rotate
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/g_rd_done
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/ld_done
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/rot_done
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/f_wr_done
add wave -noupdate -color Gold -radix unsigned -radixshowbase 0 /BIKE_1_top_tb/uut/mul1_ctrl/state
add wave -noupdate /BIKE_1_top_tb/uut/mul1_ctrl/next_state
add wave -noupdate /BIKE_1_top_tb/uut/rng/clk
add wave -noupdate /BIKE_1_top_tb/uut/rng/srst
add wave -noupdate /BIKE_1_top_tb/uut/rng/din
add wave -noupdate /BIKE_1_top_tb/uut/rng/wr_en
add wave -noupdate /BIKE_1_top_tb/uut/rng/rd_en
add wave -noupdate /BIKE_1_top_tb/uut/rng/dout
add wave -noupdate /BIKE_1_top_tb/uut/rng/full
add wave -noupdate /BIKE_1_top_tb/uut/rng/empty
add wave -noupdate /BIKE_1_top_tb/uut/rng/data_count
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/clk
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/srst
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/din
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/wr_en
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/rd_en
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/dout
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/full
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/empty
add wave -noupdate /BIKE_1_top_tb/uut/h0_rng/data_count
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/clk
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/srst
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/din
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/wr_en
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/rd_en
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/dout
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/full
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/empty
add wave -noupdate /BIKE_1_top_tb/uut/h1_rng/data_count
add wave -noupdate /BIKE_1_top_tb/uut/g/clka
add wave -noupdate /BIKE_1_top_tb/uut/g/ena
add wave -noupdate /BIKE_1_top_tb/uut/g/wea
add wave -noupdate /BIKE_1_top_tb/uut/g/addra
add wave -noupdate /BIKE_1_top_tb/uut/g/dina
add wave -noupdate /BIKE_1_top_tb/uut/g/douta
add wave -noupdate /BIKE_1_top_tb/uut/g/clkb
add wave -noupdate /BIKE_1_top_tb/uut/g/enb
add wave -noupdate /BIKE_1_top_tb/uut/g/web
add wave -noupdate /BIKE_1_top_tb/uut/g/addrb
add wave -noupdate /BIKE_1_top_tb/uut/g/dinb
add wave -noupdate /BIKE_1_top_tb/uut/g/doutb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/g/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/uut/g1/clka
add wave -noupdate /BIKE_1_top_tb/uut/g1/ena
add wave -noupdate /BIKE_1_top_tb/uut/g1/wea
add wave -noupdate /BIKE_1_top_tb/uut/g1/addra
add wave -noupdate /BIKE_1_top_tb/uut/g1/dina
add wave -noupdate /BIKE_1_top_tb/uut/g1/douta
add wave -noupdate /BIKE_1_top_tb/uut/g1/clkb
add wave -noupdate /BIKE_1_top_tb/uut/g1/enb
add wave -noupdate /BIKE_1_top_tb/uut/g1/web
add wave -noupdate /BIKE_1_top_tb/uut/g1/addrb
add wave -noupdate /BIKE_1_top_tb/uut/g1/dinb
add wave -noupdate /BIKE_1_top_tb/uut/g1/doutb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/g1/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/uut/h0/clka
add wave -noupdate /BIKE_1_top_tb/uut/h0/ena
add wave -noupdate /BIKE_1_top_tb/uut/h0/wea
add wave -noupdate /BIKE_1_top_tb/uut/h0/addra
add wave -noupdate /BIKE_1_top_tb/uut/h0/dina
add wave -noupdate /BIKE_1_top_tb/uut/h0/douta
add wave -noupdate /BIKE_1_top_tb/uut/h0/clkb
add wave -noupdate /BIKE_1_top_tb/uut/h0/enb
add wave -noupdate /BIKE_1_top_tb/uut/h0/web
add wave -noupdate /BIKE_1_top_tb/uut/h0/addrb
add wave -noupdate /BIKE_1_top_tb/uut/h0/dinb
add wave -noupdate /BIKE_1_top_tb/uut/h0/doutb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/h0/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/uut/h1/clka
add wave -noupdate /BIKE_1_top_tb/uut/h1/ena
add wave -noupdate /BIKE_1_top_tb/uut/h1/wea
add wave -noupdate /BIKE_1_top_tb/uut/h1/addra
add wave -noupdate /BIKE_1_top_tb/uut/h1/dina
add wave -noupdate /BIKE_1_top_tb/uut/h1/douta
add wave -noupdate /BIKE_1_top_tb/uut/h1/clkb
add wave -noupdate /BIKE_1_top_tb/uut/h1/enb
add wave -noupdate /BIKE_1_top_tb/uut/h1/web
add wave -noupdate /BIKE_1_top_tb/uut/h1/addrb
add wave -noupdate /BIKE_1_top_tb/uut/h1/dinb
add wave -noupdate /BIKE_1_top_tb/uut/h1/doutb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/h1/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/uut/f0/clka
add wave -noupdate /BIKE_1_top_tb/uut/f0/ena
add wave -noupdate /BIKE_1_top_tb/uut/f0/wea
add wave -noupdate /BIKE_1_top_tb/uut/f0/addra
add wave -noupdate /BIKE_1_top_tb/uut/f0/dina
add wave -noupdate /BIKE_1_top_tb/uut/f0/douta
add wave -noupdate /BIKE_1_top_tb/uut/f0/clkb
add wave -noupdate /BIKE_1_top_tb/uut/f0/enb
add wave -noupdate /BIKE_1_top_tb/uut/f0/web
add wave -noupdate /BIKE_1_top_tb/uut/f0/addrb
add wave -noupdate /BIKE_1_top_tb/uut/f0/dinb
add wave -noupdate /BIKE_1_top_tb/uut/f0/doutb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/f0/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/uut/f1/clka
add wave -noupdate /BIKE_1_top_tb/uut/f1/ena
add wave -noupdate /BIKE_1_top_tb/uut/f1/wea
add wave -noupdate /BIKE_1_top_tb/uut/f1/addra
add wave -noupdate /BIKE_1_top_tb/uut/f1/dina
add wave -noupdate /BIKE_1_top_tb/uut/f1/douta
add wave -noupdate /BIKE_1_top_tb/uut/f1/clkb
add wave -noupdate /BIKE_1_top_tb/uut/f1/enb
add wave -noupdate /BIKE_1_top_tb/uut/f1/web
add wave -noupdate /BIKE_1_top_tb/uut/f1/addrb
add wave -noupdate /BIKE_1_top_tb/uut/f1/dinb
add wave -noupdate /BIKE_1_top_tb/uut/f1/doutb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/clka
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rsta
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ena
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/regcea
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/wea
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/addra
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/dina
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/douta
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/clkb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rstb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/enb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/regceb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/web
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/addrb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/dinb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/doutb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/eccpipece
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/sleep
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/deepsleep
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/shutdown
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rsta_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rstb_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_aclk
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_aresetn
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awaddr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awlen
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awsize
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awburst
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awvalid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awready
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wdata
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wstrb
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wlast
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wvalid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wready
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_bid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_bresp
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_bvalid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_bready
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_araddr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arlen
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arsize
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arburst
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arvalid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arready
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rdata
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rresp
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rlast
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rvalid
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rready
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_injectsbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_injectdbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rdaddrecc
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWREADY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_WREADY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_BVALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARREADY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RLAST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RVALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWADDR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWLEN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWSIZE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWBURST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_WDATA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_WSTRB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_BID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_BRESP
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARADDR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARLEN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARSIZE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARBURST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RDATA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RRESP
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/WEB_parameterized
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTA_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTB_BUSY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_ACLK
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_ARESETN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_AWVALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_WLAST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_WVALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_BREADY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_ARVALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_RREADY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/S_AXI_INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/injectsbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/injectdbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/rsta_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ena_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/regcea_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/wea_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/addra_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/dina_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_awaddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_araddr_out_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_wr_en_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rd_en_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_aresetn_a_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_arlen_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rid_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rdata_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rresp_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rlast_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rvalid_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_rready_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/regceb_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/s_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/m_axi_payload_c
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTA_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/POR_A
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTB_SHFT_REG
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/POR_B
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA_dly
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB_dly
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB_dly_D
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/RSTB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB_I_SAFE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ram_rstram_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ram_rstreg_a_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ram_rstram_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ram_rstreg_b_busy
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB_dly_reg
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENA_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/ENB_dly_reg_D
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2int/log2int
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2int/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2int/width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/log2int/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/divroundup/divroundup
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/divroundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/divroundup/divisor
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/divroundup/div
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/CLKB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RSTB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ENB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/REGCEB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/WEB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ADDRB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DINB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DOUTB
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTSBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/INJECTDBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SLEEP
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/doublebit_error
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_a
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/memory_out_b
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_in
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rdaddrecc_sdp
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_val
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_val
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_a
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_a
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_b
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/is_collision_delay_b
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/status
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initfile
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/meminitfile
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mif_data
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_data
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/inita_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/initb_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/default_data_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/mem_init_file_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_a_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_addr_b_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/ena_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/enb_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reseta_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/resetb_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/wea_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/web_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rea_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reb_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rsta_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/rstb_outp_stage
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/data
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_sbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/inj_dbiterr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/address
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_a/i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/byte_en
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/data
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/current_contents
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/address
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/write_b/i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/addr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/address
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_a/i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/addr
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/address
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/read_b/i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_a/reset
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reset_b/reset
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/j
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/addr_step
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/status
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/init_memory/default_data
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/log2roundup
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/data_value
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/log2roundup/cnt
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/collision_check
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_a
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_a
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/addr_b
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/iswrite_b
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_bw
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_aw_br
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/c_ar_bw
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_waddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddrb_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addra_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/collision_check/scaled_addrb_to_raddra_width
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/EN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/init_val
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/en_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_a/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RST
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/EN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/REGCE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/ECCPIPECE
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/out_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rdaddrecc_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/sbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/dbiterr_regs
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_str
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/init_val
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/en_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/regce_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/rst_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/reg_b/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/CLK
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DIN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DOUT
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/SBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/DBITERR
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC_IN
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/RDADDRECC
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dout_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/sbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/dbiterr_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/has_softecc_output_reg_stage/rdaddrecc_i
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addra_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/wea_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/ena_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/addrb_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/web_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/native_mem_module/blk_mem_gen_v8_4_1_inst/async_coll/enb_delay
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/ACLK
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/ARESET
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/S_VALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/S_READY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/S_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/M_VALID
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/M_READY
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/M_PAYLOAD_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/STORAGE_DATA
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/S_READY_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/M_VALID_I
add wave -noupdate /BIKE_1_top_tb/uut/f1/inst/has_regs_fwd/axi_regs_inst/ARESET_D
add wave -noupdate /BIKE_1_top_tb/rng/clk
add wave -noupdate /BIKE_1_top_tb/rng/rst_b
add wave -noupdate /BIKE_1_top_tb/rng/start
add wave -noupdate /BIKE_1_top_tb/rng/prng_t_dat
add wave -noupdate /BIKE_1_top_tb/rng/valid
add wave -noupdate /BIKE_1_top_tb/rng/prng_r_dat
add wave -noupdate /BIKE_1_top_tb/rng/mul_r
add wave -noupdate /BIKE_1_top_tb/rng/lcg_arith
add wave -noupdate /BIKE_1_top_tb/rng/prng_seed
add wave -noupdate /BIKE_1_top_tb/rng/cnt1_sel
add wave -noupdate /BIKE_1_top_tb/rng/cnt1
add wave -noupdate /BIKE_1_top_tb/rng/prng_typ_sel
add wave -noupdate /BIKE_1_top_tb/rng/NextState
add wave -noupdate /BIKE_1_top_tb/rng/CurrentState
add wave -noupdate /BIKE_1_top_tb/rng/multiplier/CLK
add wave -noupdate /BIKE_1_top_tb/rng/multiplier/A
add wave -noupdate /BIKE_1_top_tb/rng/multiplier/P
add wave -noupdate /glbl/GSR
add wave -noupdate /glbl/GTS
add wave -noupdate /glbl/GWE
add wave -noupdate /glbl/PRLD
add wave -noupdate /glbl/p_up_tmp
add wave -noupdate /glbl/PLL_LOCKG
add wave -noupdate /glbl/PROGB_GLBL
add wave -noupdate /glbl/CCLKO_GLBL
add wave -noupdate /glbl/FCSBO_GLBL
add wave -noupdate /glbl/DO_GLBL
add wave -noupdate /glbl/DI_GLBL
add wave -noupdate /glbl/GSR_int
add wave -noupdate /glbl/GTS_int
add wave -noupdate /glbl/PRLD_int
add wave -noupdate /glbl/JTAG_TDO_GLBL
add wave -noupdate /glbl/JTAG_TCK_GLBL
add wave -noupdate /glbl/JTAG_TDI_GLBL
add wave -noupdate /glbl/JTAG_TMS_GLBL
add wave -noupdate /glbl/JTAG_TRST_GLBL
add wave -noupdate /glbl/JTAG_CAPTURE_GLBL
add wave -noupdate /glbl/JTAG_RESET_GLBL
add wave -noupdate /glbl/JTAG_SHIFT_GLBL
add wave -noupdate /glbl/JTAG_UPDATE_GLBL
add wave -noupdate /glbl/JTAG_RUNTEST_GLBL
add wave -noupdate /glbl/JTAG_SEL1_GLBL
add wave -noupdate /glbl/JTAG_SEL2_GLBL
add wave -noupdate /glbl/JTAG_SEL3_GLBL
add wave -noupdate /glbl/JTAG_SEL4_GLBL
add wave -noupdate /glbl/JTAG_USER_TDO1_GLBL
add wave -noupdate /glbl/JTAG_USER_TDO2_GLBL
add wave -noupdate /glbl/JTAG_USER_TDO3_GLBL
add wave -noupdate /glbl/JTAG_USER_TDO4_GLBL
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {52570011 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 323
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {52444928 ps} {52559276 ps}
bookmark add wave bookmark0 {{0 ps} {1 ns}} 0
