// Seed: 3336416925
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    output tri1 id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_3,
      id_6
  );
  assign id_0 = -1;
  wire id_8;
  localparam id_9 = 1;
  logic id_10 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wor id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  module_2 modCall_1 (
      id_3,
      id_17,
      id_3,
      id_5,
      id_9,
      id_4,
      id_1,
      id_4,
      id_17,
      id_7,
      id_9,
      id_9,
      id_11,
      id_13,
      id_10,
      id_2,
      id_3,
      id_7,
      id_5,
      id_9,
      id_15
  );
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_14 = id_17;
  assign id_13 = -1;
endmodule
