// Seed: 2680613114
module module_0 (
    input tri0 id_0
);
  id_2(
      id_2, -1
  );
  logic id_3;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    input tri id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12#(.id_19(-1)),
    output wire id_13
    , id_20,
    output tri0 id_14,
    input wand id_15,
    output wire id_16,
    input wand id_17
);
  assign id_13 = id_20;
  module_0 modCall_1 (id_15);
endmodule
