

================================================================
== Vivado HLS Report for 'edit_len_field'
================================================================
* Date:           Wed Oct 14 13:19:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderAdd_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.265|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      95|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     210|
|Register         |        -|      -|     393|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     393|     305|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_521                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_620                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1       |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |dataOut_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |dataOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_6_i_fu_170_p2                  |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_219_p3                    |  select  |      0|  0|  16|           1|           4|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  95|          44|          29|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm              |  15|          3|    2|          6|
    |ap_NS_iter2_fsm              |  15|          3|    2|          6|
    |ap_done                      |   9|          2|    1|          2|
    |dataFifo_V_blk_n             |   9|          2|    1|          2|
    |dataLenFifo_V_V_blk_n        |   9|          2|    1|          2|
    |dataOut_TDATA_blk_n          |   9|          2|    1|          2|
    |dataOut_V_data_V_1_data_in   |  21|          4|   64|        256|
    |dataOut_V_data_V_1_data_out  |   9|          2|   64|        128|
    |dataOut_V_data_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_keep_V_1_data_out  |   9|          2|    8|         16|
    |dataOut_V_keep_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_last_V_1_data_in   |  21|          4|    1|          4|
    |dataOut_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dataOut_V_last_V_1_state     |  15|          3|    2|          6|
    |dataOut_V_user_V_1_state     |  15|          3|    2|          6|
    |pkt_state                    |  15|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 210|         43|  156|        456|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                       |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                       |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                       |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |dataLen_V_1                           |  16|   0|   16|          0|
    |dataOut_V_data_V_1_payload_A          |  64|   0|   64|          0|
    |dataOut_V_data_V_1_payload_B          |  64|   0|   64|          0|
    |dataOut_V_data_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_data_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_data_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_keep_V_1_payload_A          |   8|   0|    8|          0|
    |dataOut_V_keep_V_1_payload_B          |   8|   0|    8|          0|
    |dataOut_V_keep_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_keep_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_keep_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_last_V_1_payload_A          |   1|   0|    1|          0|
    |dataOut_V_last_V_1_payload_B          |   1|   0|    1|          0|
    |dataOut_V_last_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_last_V_1_sel_wr             |   1|   0|    1|          0|
    |dataOut_V_last_V_1_state              |   2|   0|    2|          0|
    |dataOut_V_user_V_1_sel_rd             |   1|   0|    1|          0|
    |dataOut_V_user_V_1_state              |   2|   0|    2|          0|
    |p_Result_6_i_reg_277                  |  16|   0|   16|          0|
    |pkt_state                             |   2|   0|    2|          0|
    |pkt_state_load_reg_235                |   2|   0|    2|          0|
    |pkt_state_load_reg_235_pp0_iter1_reg  |   2|   0|    2|          0|
    |reg_143                               |   8|   0|    8|          0|
    |sendWord_data_V_1_reg_243             |  64|   0|   64|          0|
    |sendWord_data_V_reg_290               |  64|   0|   64|          0|
    |sendWord_last_V_1_reg_257             |   1|   0|    1|          0|
    |sendWord_last_V_2_reg_248             |   1|   0|    1|          0|
    |sendWord_last_V_reg_295               |   1|   0|    1|          0|
    |tmp_1_reg_253                         |   1|   0|    1|          0|
    |tmp_1_reg_253_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_2_reg_239                         |   1|   0|    1|          0|
    |tmp_2_reg_239_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_3_reg_286                         |   1|   0|    1|          0|
    |tmp_3_reg_286_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_6_i_reg_267                       |   1|   0|    1|          0|
    |tmp_6_reg_262                         |  32|   0|   32|          0|
    |tmp_7_reg_272                         |   8|   0|    8|          0|
    |tmp_reg_282                           |   1|   0|    1|          0|
    |tmp_reg_282_pp0_iter1_reg             |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 393|   0|  393|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  edit_len_field  | return value |
|dataFifo_V_dout          |  in |  185|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataFifo_V_empty_n       |  in |    1|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataFifo_V_read          | out |    1|   ap_fifo  |    dataFifo_V    |    pointer   |
|dataLenFifo_V_V_dout     |  in |   16|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataLenFifo_V_V_empty_n  |  in |    1|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataLenFifo_V_V_read     | out |    1|   ap_fifo  |  dataLenFifo_V_V |    pointer   |
|dataOut_TREADY           |  in |    1|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TVALID           | out |    1|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TUSER            | out |  112|    axis    | dataOut_V_user_V |    pointer   |
|dataOut_TDATA            | out |   64|    axis    | dataOut_V_data_V |    pointer   |
|dataOut_TKEEP            | out |    8|    axis    | dataOut_V_keep_V |    pointer   |
|dataOut_TLAST            | out |    1|    axis    | dataOut_V_last_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pkt_state_load = load i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:178]   --->   Operation 4 'load' 'pkt_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @dataLen_V_1, align 2" [src/mac_header_add/mac_header_add.cpp:201]   --->   Operation 5 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.90ns)   --->   "switch i2 %pkt_state_load, label %edit_len_field.exit [
    i2 0, label %0
    i2 1, label %3
    i2 -2, label %4
  ]" [src/mac_header_add/mac_header_add.cpp:178]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 7 'nbreadreq' 'tmp_2' <Predicate = (pkt_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (2.26ns)   --->   "%tmp_238 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 8 'read' 'tmp_238' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = trunc i185 %tmp_238 to i64" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 9 'trunc' 'sendWord_data_V_1' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sendWord_keep_V_2 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp_238, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 10 'partselect' 'sendWord_keep_V_2' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sendWord_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp_238, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:225]   --->   Operation 11 'bitselect' 'sendWord_last_V_2' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.91ns)   --->   "store i2 0, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:232]   --->   Operation 12 'store' <Predicate = (pkt_state_load == 2 & tmp_2 & sendWord_last_V_2)> <Delay = 0.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 13 'nbreadreq' 'tmp_1' <Predicate = (pkt_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "%tmp_124 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 14 'read' 'tmp_124' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sendWord_keep_V_1 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp_124, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:198]   --->   Operation 15 'partselect' 'sendWord_keep_V_1' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp_124, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:198]   --->   Operation 16 'bitselect' 'sendWord_last_V_1' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i185 %tmp_124 to i32" [src/mac_header_add/mac_header_add.cpp:200]   --->   Operation 17 'trunc' 'tmp_6' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%tmp_6_i = icmp eq i16 %p_Val2_s, 0" [src/mac_header_add/mac_header_add.cpp:201]   --->   Operation 18 'icmp' 'tmp_6_i' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i16 %p_Val2_s to i8" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 19 'trunc' 'tmp_7' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i16 @_ssdm_op_PartSelect.i16.i185.i32.i32(i185 %tmp_124, i32 48, i32 63)" [src/mac_header_add/mac_header_add.cpp:211]   --->   Operation 20 'partselect' 'p_Result_6_i' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.91ns)   --->   "store i2 -2, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:218]   --->   Operation 21 'store' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.91>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @dataFifo_V, i32 1)"   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = (pkt_state_load == 0)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @dataLenFifo_V_V, i32 1)" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 23 'nbreadreq' 'tmp_3' <Predicate = (pkt_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 24 'br' <Predicate = (pkt_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @dataLenFifo_V_V)" [src/mac_header_add/mac_header_add.cpp:183]   --->   Operation 25 'read' 'tmp_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i16 %tmp_V, i16* @dataLen_V_1, align 2" [src/mac_header_add/mac_header_add.cpp:183]   --->   Operation 26 'store' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "%tmp52 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @dataFifo_V)"   --->   Operation 27 'read' 'tmp52' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sendWord_data_V = trunc i185 %tmp52 to i64" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 28 'trunc' 'sendWord_data_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sendWord_keep_V = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp52, i32 64, i32 71)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 29 'partselect' 'sendWord_keep_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sendWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp52, i32 72)" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:185]   --->   Operation 30 'bitselect' 'sendWord_last_V' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.91ns)   --->   "store i2 1, i2* @pkt_state, align 1" [src/mac_header_add/mac_header_add.cpp:191]   --->   Operation 31 'store' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.91>

State 2 <SV = 1> <Delay = 0.41>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge84.i" [src/mac_header_add/mac_header_add.cpp:223]   --->   Operation 32 'br' <Predicate = (pkt_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %sendWord_keep_V_2, i1 %sendWord_last_V_2, i112 undef)" [src/mac_header_add/mac_header_add.cpp:229]   --->   Operation 33 'write' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %sendWord_last_V_2, label %6, label %._crit_edge85.i" [src/mac_header_add/mac_header_add.cpp:231]   --->   Operation 34 'br' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ifconv, label %._crit_edge83.i" [src/mac_header_add/mac_header_add.cpp:196]   --->   Operation 35 'br' <Predicate = (pkt_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_7, i8 8)" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 36 'bitconcatenate' 'tmp_4_i' <Predicate = (pkt_state_load == 1 & tmp_1 & !tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.41ns)   --->   "%tmp_4 = select i1 %tmp_6_i, i16 8, i16 %tmp_4_i" [src/mac_header_add/mac_header_add.cpp:209]   --->   Operation 37 'select' 'tmp_4' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32(i16 %p_Result_6_i, i16 %tmp_4, i32 %tmp_6)" [src/mac_header_add/mac_header_add.cpp:211]   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_s, i8 %sendWord_keep_V_1, i1 %sendWord_last_V_1, i112 undef)" [src/mac_header_add/mac_header_add.cpp:216]   --->   Operation 39 'write' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:181]   --->   Operation 40 'br' <Predicate = (pkt_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %sendWord_last_V, i112 undef)" [src/mac_header_add/mac_header_add.cpp:189]   --->   Operation 41 'write' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @dataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @dataLenFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:171]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %sendWord_keep_V_2, i1 %sendWord_last_V_2, i112 undef)" [src/mac_header_add/mac_header_add.cpp:229]   --->   Operation 46 'write' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge85.i" [src/mac_header_add/mac_header_add.cpp:232]   --->   Operation 47 'br' <Predicate = (pkt_state_load == 2 & tmp_2 & sendWord_last_V_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge84.i" [src/mac_header_add/mac_header_add.cpp:233]   --->   Operation 48 'br' <Predicate = (pkt_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:234]   --->   Operation 49 'br' <Predicate = (pkt_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_s, i8 %sendWord_keep_V_1, i1 %sendWord_last_V_1, i112 undef)" [src/mac_header_add/mac_header_add.cpp:216]   --->   Operation 50 'write' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge83.i" [src/mac_header_add/mac_header_add.cpp:219]   --->   Operation 51 'br' <Predicate = (pkt_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:220]   --->   Operation 52 'br' <Predicate = (pkt_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %sendWord_last_V, i112 undef)" [src/mac_header_add/mac_header_add.cpp:189]   --->   Operation 53 'write' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge81.i" [src/mac_header_add/mac_header_add.cpp:192]   --->   Operation 54 'br' <Predicate = (pkt_state_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %edit_len_field.exit" [src/mac_header_add/mac_header_add.cpp:193]   --->   Operation 55 'br' <Predicate = (pkt_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pkt_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLen_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ dataLenFifo_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pkt_state_load    (load          ) [ 0111]
p_Val2_s          (load          ) [ 0000]
StgValue_6        (switch        ) [ 0000]
tmp_2             (nbreadreq     ) [ 0111]
tmp_238           (read          ) [ 0000]
sendWord_data_V_1 (trunc         ) [ 0111]
sendWord_keep_V_2 (partselect    ) [ 0111]
sendWord_last_V_2 (bitselect     ) [ 0111]
StgValue_12       (store         ) [ 0000]
tmp_1             (nbreadreq     ) [ 0111]
tmp_124           (read          ) [ 0000]
sendWord_keep_V_1 (partselect    ) [ 0111]
sendWord_last_V_1 (bitselect     ) [ 0111]
tmp_6             (trunc         ) [ 0110]
tmp_6_i           (icmp          ) [ 0110]
tmp_7             (trunc         ) [ 0110]
p_Result_6_i      (partselect    ) [ 0110]
StgValue_21       (store         ) [ 0000]
tmp               (nbreadreq     ) [ 0111]
tmp_3             (nbreadreq     ) [ 0111]
StgValue_24       (br            ) [ 0000]
tmp_V             (read          ) [ 0000]
StgValue_26       (store         ) [ 0000]
tmp52             (read          ) [ 0000]
sendWord_data_V   (trunc         ) [ 0111]
sendWord_keep_V   (partselect    ) [ 0111]
sendWord_last_V   (bitselect     ) [ 0111]
StgValue_31       (store         ) [ 0000]
StgValue_32       (br            ) [ 0000]
StgValue_34       (br            ) [ 0000]
StgValue_35       (br            ) [ 0000]
tmp_4_i           (bitconcatenate) [ 0000]
tmp_4             (select        ) [ 0000]
p_Result_s        (bitconcatenate) [ 0101]
StgValue_40       (br            ) [ 0000]
StgValue_42       (specinterface ) [ 0000]
StgValue_43       (specinterface ) [ 0000]
StgValue_44       (specinterface ) [ 0000]
StgValue_45       (specpipeline  ) [ 0000]
StgValue_46       (write         ) [ 0000]
StgValue_47       (br            ) [ 0000]
StgValue_48       (br            ) [ 0000]
StgValue_49       (br            ) [ 0000]
StgValue_50       (write         ) [ 0000]
StgValue_51       (br            ) [ 0000]
StgValue_52       (br            ) [ 0000]
StgValue_53       (write         ) [ 0000]
StgValue_54       (br            ) [ 0000]
StgValue_55       (br            ) [ 0000]
StgValue_56       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataOut_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataOut_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pkt_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataLen_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLen_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataFifo_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataFifo_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataLenFifo_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLenFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i185P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i185P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i185.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i185.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i185.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="grp_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="185" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="185" slack="0"/>
<pin id="90" dir="0" index="1" bw="185" slack="0"/>
<pin id="91" dir="1" index="2" bw="185" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_238/1 tmp_124/1 tmp52/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_3_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="0" index="4" bw="112" slack="0"/>
<pin id="114" dir="0" index="5" bw="64" slack="0"/>
<pin id="115" dir="0" index="6" bw="8" slack="1"/>
<pin id="116" dir="0" index="7" bw="1" slack="1"/>
<pin id="117" dir="0" index="8" bw="1" slack="0"/>
<pin id="118" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/2 StgValue_39/2 StgValue_41/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="185" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="0" index="3" bw="8" slack="0"/>
<pin id="130" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sendWord_keep_V_2/1 sendWord_keep_V_1/1 sendWord_keep_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="185" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="sendWord_last_V_2/1 sendWord_last_V_1/1 sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V_2 sendWord_keep_V_1 sendWord_keep_V "/>
</bind>
</comp>

<comp id="148" class="1004" name="pkt_state_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_state_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Val2_s_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sendWord_data_V_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="185" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_data_V_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_12_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="185" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_6_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="185" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="0" index="3" bw="7" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_21_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_26_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sendWord_data_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="185" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_data_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_31_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_4_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="1"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="1"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="0" index="3" bw="32" slack="1"/>
<pin id="231" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="pkt_state_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="pkt_state_load "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="sendWord_data_V_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sendWord_last_V_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="sendWord_last_V_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_6_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_7_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Result_6_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sendWord_data_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="sendWord_last_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_Result_s_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="88" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="88" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="125" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="88" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="152" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="88" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="102" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="88" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="219" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="4"/><net_sink comp="108" pin=5"/></net>

<net id="238"><net_src comp="148" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="80" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="156" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="251"><net_src comp="135" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="256"><net_src comp="80" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="135" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="265"><net_src comp="166" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="270"><net_src comp="170" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="275"><net_src comp="176" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="280"><net_src comp="180" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="285"><net_src comp="80" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="94" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="202" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="298"><net_src comp="135" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="303"><net_src comp="226" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="108" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataOut_V_data_V | {3 }
	Port: dataOut_V_keep_V | {3 }
	Port: dataOut_V_last_V | {3 }
	Port: dataOut_V_user_V | {3 }
	Port: pkt_state | {1 }
	Port: dataLen_V_1 | {1 }
	Port: dataFifo_V | {}
	Port: dataLenFifo_V_V | {}
 - Input state : 
	Port: edit_len_field : dataOut_V_data_V | {}
	Port: edit_len_field : dataOut_V_keep_V | {}
	Port: edit_len_field : dataOut_V_last_V | {}
	Port: edit_len_field : dataOut_V_user_V | {}
	Port: edit_len_field : pkt_state | {1 }
	Port: edit_len_field : dataLen_V_1 | {1 }
	Port: edit_len_field : dataFifo_V | {1 }
	Port: edit_len_field : dataLenFifo_V_V | {1 }
  - Chain level:
	State 1
		StgValue_6 : 1
		tmp_6_i : 1
		tmp_7 : 1
	State 2
		tmp_4 : 1
		p_Result_s : 2
		StgValue_39 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|  select  |       tmp_4_fu_219       |    0    |    16   |
|----------|--------------------------|---------|---------|
|   icmp   |      tmp_6_i_fu_170      |    0    |    13   |
|----------|--------------------------|---------|---------|
| nbreadreq|    grp_nbreadreq_fu_80   |    0    |    0    |
|          |   tmp_3_nbreadreq_fu_94  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_88      |    0    |    0    |
|          |     tmp_V_read_fu_102    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_108     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        grp_fu_125        |    0    |    0    |
|          |    p_Result_6_i_fu_180   |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        grp_fu_135        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | sendWord_data_V_1_fu_156 |    0    |    0    |
|   trunc  |       tmp_6_fu_166       |    0    |    0    |
|          |       tmp_7_fu_176       |    0    |    0    |
|          |  sendWord_data_V_fu_202  |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      tmp_4_i_fu_212      |    0    |    0    |
|          |     p_Result_s_fu_226    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    29   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   p_Result_6_i_reg_277  |   16   |
|    p_Result_s_reg_300   |   64   |
|  pkt_state_load_reg_235 |    2   |
|         reg_143         |    8   |
|sendWord_data_V_1_reg_243|   64   |
| sendWord_data_V_reg_290 |   64   |
|sendWord_last_V_1_reg_257|    1   |
|sendWord_last_V_2_reg_248|    1   |
| sendWord_last_V_reg_295 |    1   |
|      tmp_1_reg_253      |    1   |
|      tmp_2_reg_239      |    1   |
|      tmp_3_reg_286      |    1   |
|     tmp_6_i_reg_267     |    1   |
|      tmp_6_reg_262      |   32   |
|      tmp_7_reg_272      |    8   |
|       tmp_reg_282       |    1   |
+-------------------------+--------+
|          Total          |   266  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p5  |   4  |  64  |   256  ||    21   |
| grp_write_fu_108 |  p7  |   3  |   1  |    3   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   259  ||  1.9205 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   266  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   266  |   65   |
+-----------+--------+--------+--------+
