22:04:19
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 1665 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ICE40UP5K_PROGRAM_syn.prj" -log "ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Sun Sep 22 22:26:55 2024

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd changed - recompiling
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Synthesizing work.main.behavioral.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":37:11:37:20|Signal osc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":38:11:38:21|Signal osc_powerup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:11:111:18|Signal pwm_out1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:21:111:28|Signal pwm_out2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":120:11:120:17|Signal freq_s1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":121:11:121:17|Signal freq_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":122:11:122:24|Signal phase_shift_ns is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":156:12:156:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":52:11:52:24|Signal start_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":53:11:53:23|Signal stop_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":59:11:59:28|Signal elapsed_time_ns_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":65:11:65:27|Signal phase_shift_ratio is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":68:11:68:27|Signal s1_freq_completed is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Removing unused bit 31 of counter_4(31 downto 0). Either assign all bits or reduce the width of the signal.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":22:20:22:21|Using onehot encoding for type state_type. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@A: CL282 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Feedback mux created for signal target_ticks[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller.behavioral
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|All reachable assignments to state_error are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":64:4:64:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:11:86:25|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:11:113:25|Referenced variable elapsed_time_hc is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":94:8:94:9|Pruning unused register prev_delay_hc_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":66:8:66:9|Pruning unused register prev_delay_tr_1. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:8:113:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Pruning register bits 31 to 29 of target_ticks(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL249 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Initial value is not supported on state machine state
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":9:8:9:17|Input port bits 31 to 28 of duty_input(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":11:8:11:16|Input error_pin is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@W: Z198 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":130:4:130:6|Unbound component SB_HFOSC of instance osc 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 22:26:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 22:26:56 2024

###########################################################]
# Sun Sep 22 22:26:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt 
Printing clock  summary report in "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance elapsed_time_ns_1[31:1] (in view: work.timer_2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":86:4:86:14|Removing instance timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:work.timer_2(behavioral) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":135:8:135:9|Removing sequential instance start_timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MAIN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Clock Summary
*****************

Start                                                        Requested     Requested     Clock                                                                       Clock                   Clock
Clock                                                        Frequency     Period        Type                                                                        Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     636  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                                                    Inferred_clkgroup_0     0    
MAIN|delay_hc_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_2     2    
MAIN|delay_tr_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_1     2    
System                                                       100.0 MHz     10.000        system                                                                      system_clkgroup         64   
phase_controller_1|S1_derived_clock                          100.5 MHz     9.948         derived (from ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock)     Inferred_clkgroup_0     2    
==================================================================================================================================================================================================

@W: MT531 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Found signal identified as System clock which controls 64 sequential elements including delay_measurement_inst.delay_hc[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|Found inferred clock MAIN|delay_tr_input which controls 2 sequential elements including delay_measurement_inst.start_timer_tr. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|Found inferred clock MAIN|delay_hc_input which controls 2 sequential elements including delay_measurement_inst.start_timer_hc. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[28] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[29] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[30] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[31] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 22 22:26:57 2024

###########################################################]
# Sun Sep 22 22:26:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_flag is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_flag is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":112:8:112:9|User-specified initial value defined for instance current_shift_inst.start_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":112:8:112:9|User-specified initial value defined for instance current_shift_inst.stop_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.integrator[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.error_control[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.output_unclamped[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.prop_term[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pwm_generator.vhd":28:8:28:9|User-specified initial value defined for instance pwm_generator_inst.counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pwm_generator.vhd":28:8:28:9|Found counter in view:work.MAIN(behavioral) instance pwm_generator_inst.counter[9:0] 
@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":86:8:86:9|Sequential instance delay_measurement_inst.delay_tr[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Sequential instance delay_measurement_inst.delay_hc[0] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Found counter in view:work.timer(behavioral) instance counter[30:0] 
Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Found counter in view:work.stoper(behavioral) instance counter[31:0] 
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[28] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[29] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[30] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[31] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Found counter in view:work.timer_2(behavioral) instance counter[30:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[27] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[26] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[25] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[24] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[23] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[22] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[21] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[20] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[19] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[18] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[22] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[23] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[24] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[25] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[26] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[27] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[28] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[29] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[30] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[31] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance current_shift_inst.PI_CTRL.integrator[0] (in view: work.MAIN(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.43ns		1295 /       600
   2		0h:00m:00s		    -4.43ns		1295 /       600
   3		0h:00m:00s		    -4.43ns		1295 /       600
@N: FX271 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Replicating instance current_shift_inst.timer_s1.elapsed_time_ns_1[31] (in view: work.MAIN(behavioral)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -4.43ns		1295 /       602
   5		0h:00m:00s		    -3.57ns		1295 /       602


   6		0h:00m:00s		    -3.57ns		1295 /       602
Assigned 1030 out of 3115 signals to level zero using standard method
Re-levelizing using alternate method
Assigned 0 out of 3115 signals to level zero using alternate method
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":20:8:20:21|SB_GB_IO inserted on the port delay_tr_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":21:8:21:21|SB_GB_IO inserted on the port delay_hc_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":9:8:9:12|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net N_163_i.
@N: FX1017 :|SB_GB inserted on the net phase_controller_inst2.stoper_tr.un2_start_0.
@N: FX1017 :|SB_GB inserted on the net phase_controller_inst1.stoper_tr.un2_start_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)

Warning: Found 63 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net N_2618
1) instance current_shift_inst.un38_control_input_axb_1_s0_l_fx (in view: work.MAIN(behavioral)), output net N_2618 (in view: work.MAIN(behavioral))
    net        N_2618
    input  pin current_shift_inst.un38_control_input_cry_1_s0_c_inv/I1
    instance   current_shift_inst.un38_control_input_cry_1_s0_c_inv (cell SB_LUT4)
    output pin current_shift_inst.un38_control_input_cry_1_s0_c_inv/O
    net        current_shift_inst.un38_control_input_5[1]
    input  pin current_shift_inst.un38_control_input_axb_1_s0_l_fx/I3
    instance   current_shift_inst.un38_control_input_axb_1_s0_l_fx (cell SB_LUT4)
    output pin current_shift_inst.un38_control_input_axb_1_s0_l_fx/O
    net        N_2618
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[3]
2) instance delay_measurement_inst.delay_tr_latch[3] (in view: work.MAIN(behavioral)), output net measured_delay_tr[3] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[3]
    input  pin delay_measurement_inst.delay_tr_latch[3]/I1
    instance   delay_measurement_inst.delay_tr_latch[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[3]/O
    net        measured_delay_tr[3]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[2]
3) instance delay_measurement_inst.delay_tr_latch[2] (in view: work.MAIN(behavioral)), output net measured_delay_tr[2] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[2]
    input  pin delay_measurement_inst.delay_tr_latch[2]/I1
    instance   delay_measurement_inst.delay_tr_latch[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[2]/O
    net        measured_delay_tr[2]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[1]
4) instance delay_measurement_inst.delay_tr_latch[1] (in view: work.MAIN(behavioral)), output net measured_delay_tr[1] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[1]
    input  pin delay_measurement_inst.delay_tr_latch[1]/I1
    instance   delay_measurement_inst.delay_tr_latch[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[1]/O
    net        measured_delay_tr[1]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[31]
5) instance delay_measurement_inst.delay_tr_latch[31] (in view: work.MAIN(behavioral)), output net measured_delay_tr[31] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[31]
    input  pin delay_measurement_inst.delay_tr_latch[31]/I1
    instance   delay_measurement_inst.delay_tr_latch[31] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[31]/O
    net        measured_delay_tr[31]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[4]
6) instance delay_measurement_inst.delay_tr_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_tr[4] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[4]
    input  pin delay_measurement_inst.delay_tr_latch[4]/I1
    instance   delay_measurement_inst.delay_tr_latch[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[4]/O
    net        measured_delay_tr[4]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[5]
7) instance delay_measurement_inst.delay_tr_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_tr[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[6]
8) instance delay_measurement_inst.delay_tr_latch[6] (in view: work.MAIN(behavioral)), output net measured_delay_tr[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[7]
9) instance delay_measurement_inst.delay_tr_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_tr[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[8]
10) instance delay_measurement_inst.delay_tr_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_tr[8] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[9]
11) instance delay_measurement_inst.delay_tr_latch[9] (in view: work.MAIN(behavioral)), output net measured_delay_tr[9] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[10]
12) instance delay_measurement_inst.delay_tr_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_tr[10] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[11]
13) instance delay_measurement_inst.delay_tr_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_tr[11] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[12]
14) instance delay_measurement_inst.delay_tr_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_tr[12] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[13]
15) instance delay_measurement_inst.delay_tr_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_tr[13] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[14]
16) instance delay_measurement_inst.delay_tr_latch[14] (in view: work.MAIN(behavioral)), output net measured_delay_tr[14] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[15]
17) instance delay_measurement_inst.delay_tr_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_tr[15] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[16]
18) instance delay_measurement_inst.delay_tr_latch[16] (in view: work.MAIN(behavioral)), output net measured_delay_tr[16] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[17]
19) instance delay_measurement_inst.delay_tr_latch[17] (in view: work.MAIN(behavioral)), output net measured_delay_tr[17] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[18]
20) instance delay_measurement_inst.delay_tr_latch[18] (in view: work.MAIN(behavioral)), output net measured_delay_tr[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[19]
21) instance delay_measurement_inst.delay_tr_latch[19] (in view: work.MAIN(behavioral)), output net measured_delay_tr[19] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[20]
22) instance delay_measurement_inst.delay_tr_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_tr[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[21]
23) instance delay_measurement_inst.delay_tr_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_tr[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[22]
24) instance delay_measurement_inst.delay_tr_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_tr[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[23]
25) instance delay_measurement_inst.delay_tr_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_tr[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[24]
26) instance delay_measurement_inst.delay_tr_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_tr[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[25]
27) instance delay_measurement_inst.delay_tr_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_tr[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[26]
28) instance delay_measurement_inst.delay_tr_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_tr[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[27]
29) instance delay_measurement_inst.delay_tr_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_tr[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[28]
30) instance delay_measurement_inst.delay_tr_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_tr[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[29]
31) instance delay_measurement_inst.delay_tr_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_tr[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[30]
32) instance delay_measurement_inst.delay_tr_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_tr[30] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[3]
33) instance delay_measurement_inst.delay_hc_latch[3] (in view: work.MAIN(behavioral)), output net measured_delay_hc[3] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[2]
34) instance delay_measurement_inst.delay_hc_latch[2] (in view: work.MAIN(behavioral)), output net measured_delay_hc[2] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[1]
35) instance delay_measurement_inst.delay_hc_latch[1] (in view: work.MAIN(behavioral)), output net measured_delay_hc[1] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[31]
36) instance delay_measurement_inst.delay_hc_latch[31] (in view: work.MAIN(behavioral)), output net measured_delay_hc[31] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[4]
37) instance delay_measurement_inst.delay_hc_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_hc[4] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[5]
38) instance delay_measurement_inst.delay_hc_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_hc[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[6]
39) instance delay_measurement_inst.delay_hc_latch[6] (in view: work.MAIN(behavioral)), output net measured_delay_hc[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[7]
40) instance delay_measurement_inst.delay_hc_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_hc[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[8]
41) instance delay_measurement_inst.delay_hc_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_hc[8] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[9]
42) instance delay_measurement_inst.delay_hc_latch[9] (in view: work.MAIN(behavioral)), output net measured_delay_hc[9] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[10]
43) instance delay_measurement_inst.delay_hc_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_hc[10] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[11]
44) instance delay_measurement_inst.delay_hc_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_hc[11] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[12]
45) instance delay_measurement_inst.delay_hc_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_hc[12] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[13]
46) instance delay_measurement_inst.delay_hc_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_hc[13] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[14]
47) instance delay_measurement_inst.delay_hc_latch[14] (in view: work.MAIN(behavioral)), output net measured_delay_hc[14] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[15]
48) instance delay_measurement_inst.delay_hc_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_hc[15] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[16]
49) instance delay_measurement_inst.delay_hc_latch[16] (in view: work.MAIN(behavioral)), output net measured_delay_hc[16] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[17]
50) instance delay_measurement_inst.delay_hc_latch[17] (in view: work.MAIN(behavioral)), output net measured_delay_hc[17] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[18]
51) instance delay_measurement_inst.delay_hc_latch[18] (in view: work.MAIN(behavioral)), output net measured_delay_hc[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[19]
52) instance delay_measurement_inst.delay_hc_latch[19] (in view: work.MAIN(behavioral)), output net measured_delay_hc[19] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[20]
53) instance delay_measurement_inst.delay_hc_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_hc[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[21]
54) instance delay_measurement_inst.delay_hc_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_hc[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[22]
55) instance delay_measurement_inst.delay_hc_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_hc[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[23]
56) instance delay_measurement_inst.delay_hc_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_hc[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[24]
57) instance delay_measurement_inst.delay_hc_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_hc[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[25]
58) instance delay_measurement_inst.delay_hc_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_hc[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[26]
59) instance delay_measurement_inst.delay_hc_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_hc[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[27]
60) instance delay_measurement_inst.delay_hc_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_hc[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[28]
61) instance delay_measurement_inst.delay_hc_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_hc[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[29]
62) instance delay_measurement_inst.delay_hc_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_hc[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[30]
63) instance delay_measurement_inst.delay_hc_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_hc[30] (in view: work.MAIN(behavioral))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)

@N: MT611 :|Automatically generated clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock phase_controller_1|S1_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 598 clock pin(s) of sequential element(s)
0 instances converted, 598 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                      
-----------------------------------------------------------------------------------------------------------------------
@K:CKID0002       delay_hc_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_hc
@K:CKID0003       delay_tr_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_tr
=======================================================================================================================
====================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst     SB_PLL40_CORE          598        pwm_generator_inst.counter[9]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 147MB)

Writing Analyst data base C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)

Warning: Found 63 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
1) instance elapsed_time_ns_1_RNIVAQBB[30] (in view: work.timer_2(netlist)), output net measured_delay_tr[30] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVAQBB[30]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVAQBB[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVAQBB[30]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
2) instance elapsed_time_ns_1_RNI7IPBB[29] (in view: work.timer_2(netlist)), output net measured_delay_tr[29] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7IPBB[29]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7IPBB[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7IPBB[29]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
3) instance elapsed_time_ns_1_RNI6HPBB[28] (in view: work.timer_2(netlist)), output net measured_delay_tr[28] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6HPBB[28]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6HPBB[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6HPBB[28]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
4) instance elapsed_time_ns_1_RNI5GPBB[27] (in view: work.timer_2(netlist)), output net measured_delay_tr[27] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5GPBB[27]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5GPBB[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5GPBB[27]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
5) instance elapsed_time_ns_1_RNI4FPBB[26] (in view: work.timer_2(netlist)), output net measured_delay_tr[26] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4FPBB[26]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4FPBB[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4FPBB[26]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
6) instance elapsed_time_ns_1_RNI3EPBB[25] (in view: work.timer_2(netlist)), output net measured_delay_tr[25] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3EPBB[25]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3EPBB[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3EPBB[25]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
7) instance elapsed_time_ns_1_RNI2DPBB[24] (in view: work.timer_2(netlist)), output net measured_delay_tr[24] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2DPBB[24]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2DPBB[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2DPBB[24]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
8) instance elapsed_time_ns_1_RNI1CPBB[23] (in view: work.timer_2(netlist)), output net measured_delay_tr[23] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1CPBB[23]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1CPBB[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1CPBB[23]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
9) instance elapsed_time_ns_1_RNI0BPBB[22] (in view: work.timer_2(netlist)), output net measured_delay_tr[22] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0BPBB[22]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0BPBB[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0BPBB[22]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
10) instance elapsed_time_ns_1_RNIV9PBB[21] (in view: work.timer_2(netlist)), output net measured_delay_tr[21] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV9PBB[21]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV9PBB[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV9PBB[21]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
11) instance elapsed_time_ns_1_RNIU8PBB[20] (in view: work.timer_2(netlist)), output net measured_delay_tr[20] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU8PBB[20]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU8PBB[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU8PBB[20]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
12) instance elapsed_time_ns_1_RNI6GOBB[19] (in view: work.timer_2(netlist)), output net measured_delay_tr[19] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6GOBB[19]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6GOBB[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6GOBB[19]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
13) instance elapsed_time_ns_1_RNI5FOBB[18] (in view: work.timer_2(netlist)), output net measured_delay_tr[18] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5FOBB[18]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5FOBB[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5FOBB[18]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
14) instance elapsed_time_ns_1_RNI4EOBB[17] (in view: work.timer_2(netlist)), output net measured_delay_tr[17] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4EOBB[17]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4EOBB[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4EOBB[17]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
15) instance elapsed_time_ns_1_RNI3DOBB[16] (in view: work.timer_2(netlist)), output net measured_delay_tr[16] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3DOBB[16]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3DOBB[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3DOBB[16]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
16) instance elapsed_time_ns_1_RNI2COBB[15] (in view: work.timer_2(netlist)), output net measured_delay_tr[15] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2COBB[15]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2COBB[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2COBB[15]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
17) instance elapsed_time_ns_1_RNI1BOBB[14] (in view: work.timer_2(netlist)), output net measured_delay_tr[14] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1BOBB[14]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1BOBB[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1BOBB[14]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
18) instance elapsed_time_ns_1_RNI0AOBB[13] (in view: work.timer_2(netlist)), output net measured_delay_tr[13] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0AOBB[13]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0AOBB[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0AOBB[13]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
19) instance elapsed_time_ns_1_RNIV8OBB[12] (in view: work.timer_2(netlist)), output net measured_delay_tr[12] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV8OBB[12]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV8OBB[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV8OBB[12]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
20) instance elapsed_time_ns_1_RNIU7OBB[11] (in view: work.timer_2(netlist)), output net measured_delay_tr[11] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU7OBB[11]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU7OBB[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU7OBB[11]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
21) instance elapsed_time_ns_1_RNIT6OBB[10] (in view: work.timer_2(netlist)), output net measured_delay_tr[10] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIT6OBB[10]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIT6OBB[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIT6OBB[10]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
22) instance elapsed_time_ns_1_RNILK91B[9] (in view: work.timer_2(netlist)), output net measured_delay_tr[9] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNILK91B[9]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNILK91B[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNILK91B[9]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
23) instance elapsed_time_ns_1_RNIKJ91B[8] (in view: work.timer_2(netlist)), output net measured_delay_tr[8] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKJ91B[8]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKJ91B[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKJ91B[8]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
24) instance elapsed_time_ns_1_RNIJI91B[7] (in view: work.timer_2(netlist)), output net measured_delay_tr[7] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJI91B[7]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJI91B[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJI91B[7]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
25) instance elapsed_time_ns_1_RNIIH91B[6] (in view: work.timer_2(netlist)), output net measured_delay_tr[6] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIH91B[6]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIH91B[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIH91B[6]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
26) instance elapsed_time_ns_1_RNIHG91B[5] (in view: work.timer_2(netlist)), output net measured_delay_tr[5] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHG91B[5]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHG91B[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHG91B[5]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
27) instance elapsed_time_ns_1_RNIGF91B[4] (in view: work.timer_2(netlist)), output net measured_delay_tr[4] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGF91B[4]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGF91B[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGF91B[4]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
28) instance elapsed_time_ns_1_RNI0CQBB[31] (in view: work.timer_2(netlist)), output net measured_delay_tr[31] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0CQBB[31]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0CQBB[31] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0CQBB[31]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[31]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[1]
29) instance elapsed_time_ns_1_RNIDC91B[1] (in view: work.timer_2(netlist)), output net measured_delay_tr[1] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[1]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC91B[1]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC91B[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC91B[1]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[1]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
30) instance elapsed_time_ns_1_RNIED91B[2] (in view: work.timer_2(netlist)), output net measured_delay_tr[2] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIED91B[2]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIED91B[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIED91B[2]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[2]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
31) instance elapsed_time_ns_1_RNIFE91B[3] (in view: work.timer_2(netlist)), output net measured_delay_tr[3] (in view: work.timer_2(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFE91B[3]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFE91B[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFE91B[3]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
32) instance elapsed_time_ns_1_RNIV2EN9[30] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[30] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV2EN9[30]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV2EN9[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV2EN9[30]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
33) instance elapsed_time_ns_1_RNI7ADN9[29] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[29] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7ADN9[29]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7ADN9[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7ADN9[29]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
34) instance elapsed_time_ns_1_RNI69DN9[28] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[28] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI69DN9[28]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI69DN9[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI69DN9[28]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
35) instance elapsed_time_ns_1_RNI58DN9[27] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[27] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI58DN9[27]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI58DN9[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI58DN9[27]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
36) instance elapsed_time_ns_1_RNI47DN9[26] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[26] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI47DN9[26]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI47DN9[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI47DN9[26]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
37) instance elapsed_time_ns_1_RNI36DN9[25] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[25] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI36DN9[25]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI36DN9[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI36DN9[25]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
38) instance elapsed_time_ns_1_RNI25DN9[24] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[24] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI25DN9[24]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI25DN9[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI25DN9[24]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
39) instance elapsed_time_ns_1_RNI14DN9[23] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[23] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI14DN9[23]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI14DN9[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI14DN9[23]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
40) instance elapsed_time_ns_1_RNI03DN9[22] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[22] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI03DN9[22]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI03DN9[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI03DN9[22]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
41) instance elapsed_time_ns_1_RNIV1DN9[21] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[21] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV1DN9[21]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV1DN9[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV1DN9[21]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
42) instance elapsed_time_ns_1_RNIU0DN9[20] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[20] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIU0DN9[20]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIU0DN9[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIU0DN9[20]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
43) instance elapsed_time_ns_1_RNI68CN9[19] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[19] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI68CN9[19]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI68CN9[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI68CN9[19]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
44) instance elapsed_time_ns_1_RNI57CN9[18] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[18] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI57CN9[18]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI57CN9[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI57CN9[18]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
45) instance elapsed_time_ns_1_RNI46CN9[17] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[17] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI46CN9[17]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI46CN9[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI46CN9[17]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
46) instance elapsed_time_ns_1_RNI35CN9[16] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[16] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI35CN9[16]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI35CN9[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI35CN9[16]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
47) instance elapsed_time_ns_1_RNI24CN9[15] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[15] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI24CN9[15]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI24CN9[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI24CN9[15]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
48) instance elapsed_time_ns_1_RNI13CN9[14] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[14] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI13CN9[14]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI13CN9[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI13CN9[14]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
49) instance elapsed_time_ns_1_RNI02CN9[13] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[13] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI02CN9[13]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI02CN9[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI02CN9[13]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
50) instance elapsed_time_ns_1_RNIV0CN9[12] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[12] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV0CN9[12]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV0CN9[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV0CN9[12]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
51) instance elapsed_time_ns_1_RNIUVBN9[11] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[11] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUVBN9[11]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUVBN9[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUVBN9[11]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
52) instance elapsed_time_ns_1_RNITUBN9[10] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[10] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITUBN9[10]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITUBN9[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITUBN9[10]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
53) instance elapsed_time_ns_1_RNIL73T9[9] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[9] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIL73T9[9]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIL73T9[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIL73T9[9]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
54) instance elapsed_time_ns_1_RNIK63T9[8] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[8] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIK63T9[8]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIK63T9[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIK63T9[8]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
55) instance elapsed_time_ns_1_RNIJ53T9[7] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[7] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ53T9[7]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ53T9[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ53T9[7]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
56) instance elapsed_time_ns_1_RNII43T9[6] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[6] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII43T9[6]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII43T9[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII43T9[6]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
57) instance elapsed_time_ns_1_RNIH33T9[5] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[5] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH33T9[5]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH33T9[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH33T9[5]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
58) instance elapsed_time_ns_1_RNIG23T9[4] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[4] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG23T9[4]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG23T9[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG23T9[4]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
59) instance elapsed_time_ns_1_RNI04EN9[31] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[31] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI04EN9[31]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI04EN9[31] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI04EN9[31]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[31]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[1]
60) instance elapsed_time_ns_1_RNIDV2T9[1] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[1] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[1]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDV2T9[1]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDV2T9[1] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDV2T9[1]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[1]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
61) instance elapsed_time_ns_1_RNIE03T9[2] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[2] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE03T9[2]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE03T9[2] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE03T9[2]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[2]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
62) instance elapsed_time_ns_1_RNIF13T9[3] (in view: work.timer_2_0(netlist)), output net measured_delay_hc[3] (in view: work.timer_2_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF13T9[3]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF13T9[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF13T9[3]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
@W: BN137 :|Found combinational loop during mapping at net current_shift_inst.timer_s1.elapsed_time_ns_1_RNITDHV[2]
63) instance elapsed_time_ns_1_RNITDHV[2] (in view: work.timer_2_1(netlist)), output net elapsed_time_ns_1_RNITDHV[2] (in view: work.timer_2_1(netlist))
End of loops
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":45:35:45:78|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":45:35:45:78|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MAIN|delay_tr_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_tr_input"
@W: MT420 |Found inferred clock MAIN|delay_hc_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_hc_input"
@W: MT420 |Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"
@N: MT615 |Found clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 22 22:26:58 2024
#


Top view:               MAIN
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -18.756

                                                             Requested     Estimated     Requested     Estimated                 Clock                                            Clock              
Starting Clock                                               Frequency     Frequency     Period        Period        Slack       Type                                             Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     34.8 MHz      9.948         28.704        -18.756     derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      NA            83.320        NA            DCM/PLL     inferred                                         Inferred_clkgroup_0
MAIN|delay_hc_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_2
MAIN|delay_tr_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_1
System                                                       100.0 MHz     200.4 MHz     10.000        4.991         5.009       system                                           system_clkgroup    
=====================================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                  Ending                                                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    System                                                    |  10.000      5.009    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                    ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -5.042   |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       MAIN|delay_tr_input                                       |  10.000      5.282    |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       MAIN|delay_hc_input                                       |  10.000      5.282    |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  System                                                    |  9.948       9.152    |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -18.756  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                                     Arrival            
Instance                                              Reference                                                    Type         Pin     Net                        Time        Slack  
                                                      Clock                                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[2]      0.796       -18.756
current_shift_inst.timer_s1.elapsed_time_ns_1[1]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[1]      0.796       -18.632
current_shift_inst.timer_s1.elapsed_time_ns_1[3]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[3]      0.796       -18.556
current_shift_inst.timer_s1.elapsed_time_ns_1[4]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[4]      0.796       -18.356
current_shift_inst.timer_s1.elapsed_time_ns_1[5]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[5]      0.796       -18.156
current_shift_inst.timer_s1.elapsed_time_ns_1[6]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[6]      0.796       -17.956
current_shift_inst.timer_s1.elapsed_time_ns_1[7]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[7]      0.796       -17.756
current_shift_inst.timer_s1.elapsed_time_ns_1[8]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[8]      0.796       -17.556
current_shift_inst.timer_s1.elapsed_time_ns_1[9]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[9]      0.796       -17.356
current_shift_inst.timer_s1.elapsed_time_ns_1[10]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFER     Q       elapsed_time_ns_s1[10]     0.796       -17.156
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                                 Required            
Instance                                         Reference                                                    Type        Pin     Net                     Time         Slack  
                                                 Clock                                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.error_control[21]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[21]     9.793        -18.756
current_shift_inst.PI_CTRL.error_control[20]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[20]     9.793        -18.556
current_shift_inst.PI_CTRL.error_control[19]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[19]     9.793        -18.356
current_shift_inst.PI_CTRL.error_control[18]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[18]     9.793        -18.156
current_shift_inst.PI_CTRL.error_control[17]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[17]     9.793        -17.956
current_shift_inst.PI_CTRL.error_control[16]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[16]     9.793        -17.756
current_shift_inst.PI_CTRL.error_control[15]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[15]     9.793        -17.556
current_shift_inst.PI_CTRL.error_control[14]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[14]     9.793        -17.356
current_shift_inst.PI_CTRL.error_control[13]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[13]     9.793        -17.156
current_shift_inst.PI_CTRL.error_control[12]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       error_control_2[12]     9.793        -16.956
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.756

    Number of logic level(s):                59
    Starting point:                          current_shift_inst.timer_s1.elapsed_time_ns_1[2] / Q
    Ending point:                            current_shift_inst.PI_CTRL.error_control[21] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]               SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_ns_s1[2]                                          Net          -        -       1.599     -           4         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      I0       In      -         2.395       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      O        Out     0.661     3.056       -         
un4_control_input_1_axb_1                                      Net          -        -       1.371     -           2         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI596E[2]       SB_LUT4      I1       In      -         4.427       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI596E[2]       SB_LUT4      O        Out     0.589     5.017       -         
un4_control_input1[2]                                          Net          -        -       1.371     -           3         
current_shift_inst.un10_control_input_cry_1_c_RNO              SB_LUT4      I2       In      -         6.388       -         
current_shift_inst.un10_control_input_cry_1_c_RNO              SB_LUT4      O        Out     0.558     6.946       -         
un10_control_input_cry_1_c_RNO                                 Net          -        -       0.905     -           1         
current_shift_inst.un10_control_input_cry_1_c                  SB_CARRY     I0       In      -         7.851       -         
current_shift_inst.un10_control_input_cry_1_c                  SB_CARRY     CO       Out     0.380     8.230       -         
un10_control_input_cry_1                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_2_c                  SB_CARRY     CI       In      -         8.244       -         
current_shift_inst.un10_control_input_cry_2_c                  SB_CARRY     CO       Out     0.186     8.430       -         
un10_control_input_cry_2                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     CI       In      -         8.444       -         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     CO       Out     0.186     8.630       -         
un10_control_input_cry_3                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CI       In      -         8.644       -         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CO       Out     0.186     8.830       -         
un10_control_input_cry_4                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CI       In      -         8.844       -         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CO       Out     0.186     9.030       -         
un10_control_input_cry_5                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CI       In      -         9.044       -         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CO       Out     0.186     9.230       -         
un10_control_input_cry_6                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CI       In      -         9.244       -         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CO       Out     0.186     9.430       -         
un10_control_input_cry_7                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CI       In      -         9.444       -         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CO       Out     0.186     9.630       -         
un10_control_input_cry_8                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CI       In      -         9.644       -         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CO       Out     0.186     9.830       -         
un10_control_input_cry_9                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CI       In      -         9.844       -         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CO       Out     0.186     10.030      -         
un10_control_input_cry_10                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CI       In      -         10.044      -         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CO       Out     0.186     10.230      -         
un10_control_input_cry_11                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CI       In      -         10.244      -         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CO       Out     0.186     10.430      -         
un10_control_input_cry_12                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CI       In      -         10.444      -         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CO       Out     0.186     10.630      -         
un10_control_input_cry_13                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CI       In      -         10.644      -         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CO       Out     0.186     10.830      -         
un10_control_input_cry_14                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CI       In      -         10.844      -         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CO       Out     0.186     11.030      -         
un10_control_input_cry_15                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CI       In      -         11.044      -         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CO       Out     0.186     11.230      -         
un10_control_input_cry_16                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CI       In      -         11.244      -         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CO       Out     0.186     11.430      -         
un10_control_input_cry_17                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CI       In      -         11.444      -         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CO       Out     0.186     11.630      -         
un10_control_input_cry_18                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CI       In      -         11.644      -         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CO       Out     0.186     11.830      -         
un10_control_input_cry_19                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CI       In      -         11.844      -         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CO       Out     0.186     12.030      -         
un10_control_input_cry_20                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CI       In      -         12.044      -         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CO       Out     0.186     12.230      -         
un10_control_input_cry_21                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CI       In      -         12.244      -         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CO       Out     0.186     12.430      -         
un10_control_input_cry_22                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CI       In      -         12.444      -         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CO       Out     0.186     12.630      -         
un10_control_input_cry_23                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CI       In      -         12.644      -         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CO       Out     0.186     12.830      -         
un10_control_input_cry_24                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CI       In      -         12.844      -         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CO       Out     0.186     13.030      -         
un10_control_input_cry_25                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CI       In      -         13.044      -         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CO       Out     0.186     13.230      -         
un10_control_input_cry_26                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CI       In      -         13.244      -         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CO       Out     0.186     13.430      -         
un10_control_input_cry_27                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CI       In      -         13.444      -         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CO       Out     0.186     13.630      -         
un10_control_input_cry_28                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CI       In      -         13.644      -         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CO       Out     0.186     13.830      -         
un10_control_input_cry_29                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CI       In      -         13.844      -         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CO       Out     0.186     14.030      -         
un10_control_input_cry_30                                      Net          -        -       0.386     -           1         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      I3       In      -         14.416      -         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      O        Out     0.465     14.881      -         
un10_control_input_cry_30_c_RNI4B5I                            Net          -        -       1.371     -           22        
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      I0       In      -         16.252      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      O        Out     0.661     16.914      -         
control_input_axb_0                                            Net          -        -       1.371     -           2         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      I1       In      -         18.285      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      O        Out     0.589     18.874      -         
control_input[11]                                              Net          -        -       1.371     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      I0       In      -         20.245      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      O        Out     0.661     20.907      -         
error_control_2_axb_0                                          Net          -        -       0.905     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     I0       In      -         21.811      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     CO       Out     0.380     22.191      -         
error_control_2_cry_0                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CI       In      -         22.205      -         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CO       Out     0.186     22.391      -         
error_control_2_cry_1                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CI       In      -         22.405      -         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CO       Out     0.186     22.591      -         
error_control_2_cry_2                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CI       In      -         22.605      -         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CO       Out     0.186     22.791      -         
error_control_2_cry_3                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CI       In      -         22.805      -         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CO       Out     0.186     22.991      -         
error_control_2_cry_4                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CI       In      -         23.005      -         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CO       Out     0.186     23.191      -         
error_control_2_cry_5                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CI       In      -         23.205      -         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CO       Out     0.186     23.391      -         
error_control_2_cry_6                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CI       In      -         23.405      -         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CO       Out     0.186     23.591      -         
error_control_2_cry_7                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CI       In      -         23.605      -         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CO       Out     0.186     23.791      -         
error_control_2_cry_8                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CI       In      -         23.805      -         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CO       Out     0.186     23.991      -         
error_control_2_cry_9                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CI       In      -         24.005      -         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CO       Out     0.186     24.191      -         
error_control_2_cry_10                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CI       In      -         24.205      -         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CO       Out     0.186     24.391      -         
error_control_2_cry_11                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CI       In      -         24.405      -         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CO       Out     0.186     24.591      -         
error_control_2_cry_12                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CI       In      -         24.605      -         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CO       Out     0.186     24.791      -         
error_control_2_cry_13                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CI       In      -         24.805      -         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CO       Out     0.186     24.991      -         
error_control_2_cry_14                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CI       In      -         25.005      -         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CO       Out     0.186     25.191      -         
error_control_2_cry_15                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CI       In      -         25.205      -         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CO       Out     0.186     25.391      -         
error_control_2_cry_16                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CI       In      -         25.405      -         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CO       Out     0.186     25.591      -         
error_control_2_cry_17                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CI       In      -         25.605      -         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CO       Out     0.186     25.791      -         
error_control_2_cry_18                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CI       In      -         25.805      -         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CO       Out     0.186     25.991      -         
error_control_2_cry_19                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CI       In      -         26.005      -         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CO       Out     0.186     26.191      -         
error_control_2_cry_20                                         Net          -        -       0.386     -           1         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      I3       In      -         26.577      -         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      O        Out     0.465     27.042      -         
error_control_2[21]                                            Net          -        -       1.507     -           1         
current_shift_inst.PI_CTRL.error_control[21]                   SB_DFFR      D        In      -         28.549      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 28.704 is 15.475(53.9%) logic and 13.229(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.731

    Number of logic level(s):                59
    Starting point:                          current_shift_inst.timer_s1.elapsed_time_ns_1[2] / Q
    Ending point:                            current_shift_inst.PI_CTRL.error_control[21] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]               SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_ns_s1[2]                                          Net          -        -       1.599     -           4         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      I0       In      -         2.395       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      O        Out     0.661     3.056       -         
un4_control_input_1_axb_1                                      Net          -        -       0.905     -           2         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     I0       In      -         3.961       -         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     CO       Out     0.380     4.341       -         
un4_control_input_1_cry_1                                      Net          -        -       0.386     -           2         
current_shift_inst.un4_control_input_1_cry_1_c_RNI4M9L         SB_LUT4      I3       In      -         4.727       -         
current_shift_inst.un4_control_input_1_cry_1_c_RNI4M9L         SB_LUT4      O        Out     0.465     5.192       -         
un4_control_input1[3]                                          Net          -        -       1.371     -           3         
current_shift_inst.un10_control_input_cry_2_c_RNO              SB_LUT4      I2       In      -         6.563       -         
current_shift_inst.un10_control_input_cry_2_c_RNO              SB_LUT4      O        Out     0.558     7.121       -         
un10_control_input_cry_2_c_RNO                                 Net          -        -       0.905     -           1         
current_shift_inst.un10_control_input_cry_2_c                  SB_CARRY     I0       In      -         8.026       -         
current_shift_inst.un10_control_input_cry_2_c                  SB_CARRY     CO       Out     0.380     8.406       -         
un10_control_input_cry_2                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     CI       In      -         8.420       -         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     CO       Out     0.186     8.606       -         
un10_control_input_cry_3                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CI       In      -         8.620       -         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CO       Out     0.186     8.806       -         
un10_control_input_cry_4                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CI       In      -         8.820       -         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CO       Out     0.186     9.006       -         
un10_control_input_cry_5                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CI       In      -         9.020       -         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CO       Out     0.186     9.206       -         
un10_control_input_cry_6                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CI       In      -         9.220       -         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CO       Out     0.186     9.406       -         
un10_control_input_cry_7                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CI       In      -         9.420       -         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CO       Out     0.186     9.606       -         
un10_control_input_cry_8                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CI       In      -         9.620       -         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CO       Out     0.186     9.806       -         
un10_control_input_cry_9                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CI       In      -         9.820       -         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CO       Out     0.186     10.006      -         
un10_control_input_cry_10                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CI       In      -         10.020      -         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CO       Out     0.186     10.206      -         
un10_control_input_cry_11                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CI       In      -         10.220      -         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CO       Out     0.186     10.406      -         
un10_control_input_cry_12                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CI       In      -         10.420      -         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CO       Out     0.186     10.606      -         
un10_control_input_cry_13                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CI       In      -         10.620      -         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CO       Out     0.186     10.806      -         
un10_control_input_cry_14                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CI       In      -         10.820      -         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CO       Out     0.186     11.006      -         
un10_control_input_cry_15                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CI       In      -         11.020      -         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CO       Out     0.186     11.206      -         
un10_control_input_cry_16                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CI       In      -         11.220      -         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CO       Out     0.186     11.406      -         
un10_control_input_cry_17                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CI       In      -         11.420      -         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CO       Out     0.186     11.606      -         
un10_control_input_cry_18                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CI       In      -         11.620      -         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CO       Out     0.186     11.806      -         
un10_control_input_cry_19                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CI       In      -         11.820      -         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CO       Out     0.186     12.006      -         
un10_control_input_cry_20                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CI       In      -         12.020      -         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CO       Out     0.186     12.206      -         
un10_control_input_cry_21                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CI       In      -         12.220      -         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CO       Out     0.186     12.406      -         
un10_control_input_cry_22                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CI       In      -         12.420      -         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CO       Out     0.186     12.606      -         
un10_control_input_cry_23                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CI       In      -         12.620      -         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CO       Out     0.186     12.806      -         
un10_control_input_cry_24                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CI       In      -         12.820      -         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CO       Out     0.186     13.006      -         
un10_control_input_cry_25                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CI       In      -         13.020      -         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CO       Out     0.186     13.206      -         
un10_control_input_cry_26                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CI       In      -         13.220      -         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CO       Out     0.186     13.406      -         
un10_control_input_cry_27                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CI       In      -         13.420      -         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CO       Out     0.186     13.606      -         
un10_control_input_cry_28                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CI       In      -         13.620      -         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CO       Out     0.186     13.806      -         
un10_control_input_cry_29                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CI       In      -         13.820      -         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CO       Out     0.186     14.006      -         
un10_control_input_cry_30                                      Net          -        -       0.386     -           1         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      I3       In      -         14.392      -         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      O        Out     0.465     14.857      -         
un10_control_input_cry_30_c_RNI4B5I                            Net          -        -       1.371     -           22        
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      I0       In      -         16.228      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      O        Out     0.661     16.889      -         
control_input_axb_0                                            Net          -        -       1.371     -           2         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      I1       In      -         18.260      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      O        Out     0.589     18.849      -         
control_input[11]                                              Net          -        -       1.371     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      I0       In      -         20.220      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      O        Out     0.661     20.882      -         
error_control_2_axb_0                                          Net          -        -       0.905     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     I0       In      -         21.787      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     CO       Out     0.380     22.166      -         
error_control_2_cry_0                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CI       In      -         22.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CO       Out     0.186     22.366      -         
error_control_2_cry_1                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CI       In      -         22.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CO       Out     0.186     22.566      -         
error_control_2_cry_2                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CI       In      -         22.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CO       Out     0.186     22.766      -         
error_control_2_cry_3                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CI       In      -         22.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CO       Out     0.186     22.966      -         
error_control_2_cry_4                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CI       In      -         22.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CO       Out     0.186     23.166      -         
error_control_2_cry_5                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CI       In      -         23.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CO       Out     0.186     23.366      -         
error_control_2_cry_6                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CI       In      -         23.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CO       Out     0.186     23.566      -         
error_control_2_cry_7                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CI       In      -         23.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CO       Out     0.186     23.766      -         
error_control_2_cry_8                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CI       In      -         23.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CO       Out     0.186     23.966      -         
error_control_2_cry_9                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CI       In      -         23.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CO       Out     0.186     24.166      -         
error_control_2_cry_10                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CI       In      -         24.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CO       Out     0.186     24.366      -         
error_control_2_cry_11                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CI       In      -         24.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CO       Out     0.186     24.566      -         
error_control_2_cry_12                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CI       In      -         24.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CO       Out     0.186     24.766      -         
error_control_2_cry_13                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CI       In      -         24.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CO       Out     0.186     24.966      -         
error_control_2_cry_14                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CI       In      -         24.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CO       Out     0.186     25.166      -         
error_control_2_cry_15                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CI       In      -         25.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CO       Out     0.186     25.366      -         
error_control_2_cry_16                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CI       In      -         25.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CO       Out     0.186     25.566      -         
error_control_2_cry_17                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CI       In      -         25.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CO       Out     0.186     25.766      -         
error_control_2_cry_18                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CI       In      -         25.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CO       Out     0.186     25.966      -         
error_control_2_cry_19                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CI       In      -         25.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CO       Out     0.186     26.166      -         
error_control_2_cry_20                                         Net          -        -       0.386     -           1         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      I3       In      -         26.552      -         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      O        Out     0.465     27.017      -         
error_control_2[21]                                            Net          -        -       1.507     -           1         
current_shift_inst.PI_CTRL.error_control[21]                   SB_DFFR      D        In      -         28.525      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 28.679 is 15.544(54.2%) logic and 13.135(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.731

    Number of logic level(s):                59
    Starting point:                          current_shift_inst.timer_s1.elapsed_time_ns_1[2] / Q
    Ending point:                            current_shift_inst.PI_CTRL.error_control[21] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]                      SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_ns_s1[2]                                                 Net          -        -       1.599     -           4         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]              SB_LUT4      I0       In      -         2.395       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]              SB_LUT4      O        Out     0.661     3.056       -         
un4_control_input_1_axb_1                                             Net          -        -       1.371     -           2         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI596E[2]              SB_LUT4      I1       In      -         4.427       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI596E[2]              SB_LUT4      O        Out     0.589     5.017       -         
un4_control_input1[2]                                                 Net          -        -       1.371     -           3         
current_shift_inst.un10_control_input_cry_1_c_RNO                     SB_LUT4      I2       In      -         6.388       -         
current_shift_inst.un10_control_input_cry_1_c_RNO                     SB_LUT4      O        Out     0.558     6.946       -         
un10_control_input_cry_1_c_RNO                                        Net          -        -       0.905     -           1         
current_shift_inst.un10_control_input_cry_1_c                         SB_CARRY     I0       In      -         7.851       -         
current_shift_inst.un10_control_input_cry_1_c                         SB_CARRY     CO       Out     0.380     8.230       -         
un10_control_input_cry_1                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_2_c                         SB_CARRY     CI       In      -         8.244       -         
current_shift_inst.un10_control_input_cry_2_c                         SB_CARRY     CO       Out     0.186     8.430       -         
un10_control_input_cry_2                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_3_c                         SB_CARRY     CI       In      -         8.444       -         
current_shift_inst.un10_control_input_cry_3_c                         SB_CARRY     CO       Out     0.186     8.630       -         
un10_control_input_cry_3                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_4_c                         SB_CARRY     CI       In      -         8.644       -         
current_shift_inst.un10_control_input_cry_4_c                         SB_CARRY     CO       Out     0.186     8.830       -         
un10_control_input_cry_4                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_5_c                         SB_CARRY     CI       In      -         8.844       -         
current_shift_inst.un10_control_input_cry_5_c                         SB_CARRY     CO       Out     0.186     9.030       -         
un10_control_input_cry_5                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_6_c                         SB_CARRY     CI       In      -         9.044       -         
current_shift_inst.un10_control_input_cry_6_c                         SB_CARRY     CO       Out     0.186     9.230       -         
un10_control_input_cry_6                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_7_c                         SB_CARRY     CI       In      -         9.244       -         
current_shift_inst.un10_control_input_cry_7_c                         SB_CARRY     CO       Out     0.186     9.430       -         
un10_control_input_cry_7                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_8_c                         SB_CARRY     CI       In      -         9.444       -         
current_shift_inst.un10_control_input_cry_8_c                         SB_CARRY     CO       Out     0.186     9.630       -         
un10_control_input_cry_8                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_9_c                         SB_CARRY     CI       In      -         9.644       -         
current_shift_inst.un10_control_input_cry_9_c                         SB_CARRY     CO       Out     0.186     9.830       -         
un10_control_input_cry_9                                              Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_10_c                        SB_CARRY     CI       In      -         9.844       -         
current_shift_inst.un10_control_input_cry_10_c                        SB_CARRY     CO       Out     0.186     10.030      -         
un10_control_input_cry_10                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_11_c                        SB_CARRY     CI       In      -         10.044      -         
current_shift_inst.un10_control_input_cry_11_c                        SB_CARRY     CO       Out     0.186     10.230      -         
un10_control_input_cry_11                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_12_c                        SB_CARRY     CI       In      -         10.244      -         
current_shift_inst.un10_control_input_cry_12_c                        SB_CARRY     CO       Out     0.186     10.430      -         
un10_control_input_cry_12                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_13_c                        SB_CARRY     CI       In      -         10.444      -         
current_shift_inst.un10_control_input_cry_13_c                        SB_CARRY     CO       Out     0.186     10.630      -         
un10_control_input_cry_13                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_14_c                        SB_CARRY     CI       In      -         10.644      -         
current_shift_inst.un10_control_input_cry_14_c                        SB_CARRY     CO       Out     0.186     10.830      -         
un10_control_input_cry_14                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_15_c                        SB_CARRY     CI       In      -         10.844      -         
current_shift_inst.un10_control_input_cry_15_c                        SB_CARRY     CO       Out     0.186     11.030      -         
un10_control_input_cry_15                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_16_c                        SB_CARRY     CI       In      -         11.044      -         
current_shift_inst.un10_control_input_cry_16_c                        SB_CARRY     CO       Out     0.186     11.230      -         
un10_control_input_cry_16                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_17_c                        SB_CARRY     CI       In      -         11.244      -         
current_shift_inst.un10_control_input_cry_17_c                        SB_CARRY     CO       Out     0.186     11.430      -         
un10_control_input_cry_17                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_18_c                        SB_CARRY     CI       In      -         11.444      -         
current_shift_inst.un10_control_input_cry_18_c                        SB_CARRY     CO       Out     0.186     11.630      -         
un10_control_input_cry_18                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_19_c                        SB_CARRY     CI       In      -         11.644      -         
current_shift_inst.un10_control_input_cry_19_c                        SB_CARRY     CO       Out     0.186     11.830      -         
un10_control_input_cry_19                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_20_c                        SB_CARRY     CI       In      -         11.844      -         
current_shift_inst.un10_control_input_cry_20_c                        SB_CARRY     CO       Out     0.186     12.030      -         
un10_control_input_cry_20                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_21_c                        SB_CARRY     CI       In      -         12.044      -         
current_shift_inst.un10_control_input_cry_21_c                        SB_CARRY     CO       Out     0.186     12.230      -         
un10_control_input_cry_21                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_22_c                        SB_CARRY     CI       In      -         12.244      -         
current_shift_inst.un10_control_input_cry_22_c                        SB_CARRY     CO       Out     0.186     12.430      -         
un10_control_input_cry_22                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_23_c                        SB_CARRY     CI       In      -         12.444      -         
current_shift_inst.un10_control_input_cry_23_c                        SB_CARRY     CO       Out     0.186     12.630      -         
un10_control_input_cry_23                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_24_c                        SB_CARRY     CI       In      -         12.644      -         
current_shift_inst.un10_control_input_cry_24_c                        SB_CARRY     CO       Out     0.186     12.830      -         
un10_control_input_cry_24                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_25_c                        SB_CARRY     CI       In      -         12.844      -         
current_shift_inst.un10_control_input_cry_25_c                        SB_CARRY     CO       Out     0.186     13.030      -         
un10_control_input_cry_25                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_26_c                        SB_CARRY     CI       In      -         13.044      -         
current_shift_inst.un10_control_input_cry_26_c                        SB_CARRY     CO       Out     0.186     13.230      -         
un10_control_input_cry_26                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_27_c                        SB_CARRY     CI       In      -         13.244      -         
current_shift_inst.un10_control_input_cry_27_c                        SB_CARRY     CO       Out     0.186     13.430      -         
un10_control_input_cry_27                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_28_c                        SB_CARRY     CI       In      -         13.444      -         
current_shift_inst.un10_control_input_cry_28_c                        SB_CARRY     CO       Out     0.186     13.630      -         
un10_control_input_cry_28                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_29_c                        SB_CARRY     CI       In      -         13.644      -         
current_shift_inst.un10_control_input_cry_29_c                        SB_CARRY     CO       Out     0.186     13.830      -         
un10_control_input_cry_29                                             Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_30_c                        SB_CARRY     CI       In      -         13.844      -         
current_shift_inst.un10_control_input_cry_30_c                        SB_CARRY     CO       Out     0.186     14.030      -         
un10_control_input_cry_30                                             Net          -        -       0.386     -           1         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I                SB_LUT4      I3       In      -         14.416      -         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I                SB_LUT4      O        Out     0.465     14.881      -         
un10_control_input_cry_30_c_RNI4B5I                                   Net          -        -       1.371     -           22        
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2            SB_LUT4      I0       In      -         16.252      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2            SB_LUT4      O        Out     0.661     16.914      -         
control_input_axb_0                                                   Net          -        -       0.905     -           2         
current_shift_inst.control_input\.control_input_cry_0_c               SB_CARRY     I0       In      -         17.819      -         
current_shift_inst.control_input\.control_input_cry_0_c               SB_CARRY     CO       Out     0.380     18.198      -         
control_input_cry_0                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_1_c               SB_CARRY     CI       In      -         18.212      -         
current_shift_inst.control_input\.control_input_cry_1_c               SB_CARRY     CO       Out     0.186     18.398      -         
control_input_cry_1                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_2_c               SB_CARRY     CI       In      -         18.412      -         
current_shift_inst.control_input\.control_input_cry_2_c               SB_CARRY     CO       Out     0.186     18.598      -         
control_input_cry_2                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_3_c               SB_CARRY     CI       In      -         18.612      -         
current_shift_inst.control_input\.control_input_cry_3_c               SB_CARRY     CO       Out     0.186     18.798      -         
control_input_cry_3                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_4_c               SB_CARRY     CI       In      -         18.812      -         
current_shift_inst.control_input\.control_input_cry_4_c               SB_CARRY     CO       Out     0.186     18.998      -         
control_input_cry_4                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_5_c               SB_CARRY     CI       In      -         19.012      -         
current_shift_inst.control_input\.control_input_cry_5_c               SB_CARRY     CO       Out     0.186     19.198      -         
control_input_cry_5                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_6_c               SB_CARRY     CI       In      -         19.212      -         
current_shift_inst.control_input\.control_input_cry_6_c               SB_CARRY     CO       Out     0.186     19.398      -         
control_input_cry_6                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_7_c               SB_CARRY     CI       In      -         19.412      -         
current_shift_inst.control_input\.control_input_cry_7_c               SB_CARRY     CO       Out     0.186     19.598      -         
control_input_cry_7                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_8_c               SB_CARRY     CI       In      -         19.612      -         
current_shift_inst.control_input\.control_input_cry_8_c               SB_CARRY     CO       Out     0.186     19.798      -         
control_input_cry_8                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_9_c               SB_CARRY     CI       In      -         19.812      -         
current_shift_inst.control_input\.control_input_cry_9_c               SB_CARRY     CO       Out     0.186     19.998      -         
control_input_cry_9                                                   Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_10_c              SB_CARRY     CI       In      -         20.012      -         
current_shift_inst.control_input\.control_input_cry_10_c              SB_CARRY     CO       Out     0.186     20.198      -         
control_input_cry_10                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_11_c              SB_CARRY     CI       In      -         20.212      -         
current_shift_inst.control_input\.control_input_cry_11_c              SB_CARRY     CO       Out     0.186     20.398      -         
control_input_cry_11                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_12_c              SB_CARRY     CI       In      -         20.412      -         
current_shift_inst.control_input\.control_input_cry_12_c              SB_CARRY     CO       Out     0.186     20.598      -         
control_input_cry_12                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_13_c              SB_CARRY     CI       In      -         20.612      -         
current_shift_inst.control_input\.control_input_cry_13_c              SB_CARRY     CO       Out     0.186     20.798      -         
control_input_cry_13                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_14_c              SB_CARRY     CI       In      -         20.812      -         
current_shift_inst.control_input\.control_input_cry_14_c              SB_CARRY     CO       Out     0.186     20.998      -         
control_input_cry_14                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_15_c              SB_CARRY     CI       In      -         21.012      -         
current_shift_inst.control_input\.control_input_cry_15_c              SB_CARRY     CO       Out     0.186     21.198      -         
control_input_cry_15                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_16_c              SB_CARRY     CI       In      -         21.212      -         
current_shift_inst.control_input\.control_input_cry_16_c              SB_CARRY     CO       Out     0.186     21.398      -         
control_input_cry_16                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_17_c              SB_CARRY     CI       In      -         21.412      -         
current_shift_inst.control_input\.control_input_cry_17_c              SB_CARRY     CO       Out     0.186     21.598      -         
control_input_cry_17                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_18_c              SB_CARRY     CI       In      -         21.612      -         
current_shift_inst.control_input\.control_input_cry_18_c              SB_CARRY     CO       Out     0.186     21.798      -         
control_input_cry_18                                                  Net          -        -       0.014     -           2         
current_shift_inst.control_input\.control_input_cry_19_c              SB_CARRY     CI       In      -         21.812      -         
current_shift_inst.control_input\.control_input_cry_19_c              SB_CARRY     CO       Out     0.186     21.998      -         
control_input_cry_19                                                  Net          -        -       0.386     -           1         
current_shift_inst.control_input\.control_input_cry_19_c_RNILSP11     SB_LUT4      I3       In      -         22.384      -         
current_shift_inst.control_input\.control_input_cry_19_c_RNILSP11     SB_LUT4      O        Out     0.465     22.849      -         
control_input[31]                                                     Net          -        -       1.371     -           2         
current_shift_inst.PI_CTRL.error_control_2_axb_20                     SB_LUT4      I0       In      -         24.220      -         
current_shift_inst.PI_CTRL.error_control_2_axb_20                     SB_LUT4      O        Out     0.661     24.882      -         
error_control_2_axb_20                                                Net          -        -       0.905     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c                   SB_CARRY     I0       In      -         25.787      -         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c                   SB_CARRY     CO       Out     0.380     26.166      -         
error_control_2_cry_20                                                Net          -        -       0.386     -           1         
current_shift_inst.PI_CTRL.error_control_RNO[21]                      SB_LUT4      I3       In      -         26.552      -         
current_shift_inst.PI_CTRL.error_control_RNO[21]                      SB_LUT4      O        Out     0.465     27.017      -         
error_control_2[21]                                                   Net          -        -       1.507     -           1         
current_shift_inst.PI_CTRL.error_control[21]                          SB_DFFR      D        In      -         28.525      -         
====================================================================================================================================
Total path delay (propagation time + setup) of 28.679 is 15.544(54.2%) logic and 13.135(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.731

    Number of logic level(s):                59
    Starting point:                          current_shift_inst.timer_s1.elapsed_time_ns_1[2] / Q
    Ending point:                            current_shift_inst.PI_CTRL.error_control[21] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]               SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_ns_s1[2]                                          Net          -        -       1.599     -           4         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      I0       In      -         2.395       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      O        Out     0.661     3.056       -         
un4_control_input_1_axb_1                                      Net          -        -       0.905     -           2         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     I0       In      -         3.961       -         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     CO       Out     0.380     4.341       -         
un4_control_input_1_cry_1                                      Net          -        -       0.014     -           2         
current_shift_inst.un4_control_input_1_cry_2_c                 SB_CARRY     CI       In      -         4.355       -         
current_shift_inst.un4_control_input_1_cry_2_c                 SB_CARRY     CO       Out     0.186     4.541       -         
un4_control_input_1_cry_2                                      Net          -        -       0.386     -           2         
current_shift_inst.un4_control_input_1_cry_2_c_RNI6PAL         SB_LUT4      I3       In      -         4.927       -         
current_shift_inst.un4_control_input_1_cry_2_c_RNI6PAL         SB_LUT4      O        Out     0.465     5.392       -         
un4_control_input1[4]                                          Net          -        -       1.371     -           3         
current_shift_inst.un10_control_input_cry_3_c_RNO              SB_LUT4      I2       In      -         6.763       -         
current_shift_inst.un10_control_input_cry_3_c_RNO              SB_LUT4      O        Out     0.558     7.321       -         
un10_control_input_cry_3_c_RNO                                 Net          -        -       0.905     -           1         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     I0       In      -         8.226       -         
current_shift_inst.un10_control_input_cry_3_c                  SB_CARRY     CO       Out     0.380     8.606       -         
un10_control_input_cry_3                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CI       In      -         8.620       -         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CO       Out     0.186     8.806       -         
un10_control_input_cry_4                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CI       In      -         8.820       -         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CO       Out     0.186     9.006       -         
un10_control_input_cry_5                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CI       In      -         9.020       -         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CO       Out     0.186     9.206       -         
un10_control_input_cry_6                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CI       In      -         9.220       -         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CO       Out     0.186     9.406       -         
un10_control_input_cry_7                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CI       In      -         9.420       -         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CO       Out     0.186     9.606       -         
un10_control_input_cry_8                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CI       In      -         9.620       -         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CO       Out     0.186     9.806       -         
un10_control_input_cry_9                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CI       In      -         9.820       -         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CO       Out     0.186     10.006      -         
un10_control_input_cry_10                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CI       In      -         10.020      -         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CO       Out     0.186     10.206      -         
un10_control_input_cry_11                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CI       In      -         10.220      -         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CO       Out     0.186     10.406      -         
un10_control_input_cry_12                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CI       In      -         10.420      -         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CO       Out     0.186     10.606      -         
un10_control_input_cry_13                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CI       In      -         10.620      -         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CO       Out     0.186     10.806      -         
un10_control_input_cry_14                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CI       In      -         10.820      -         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CO       Out     0.186     11.006      -         
un10_control_input_cry_15                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CI       In      -         11.020      -         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CO       Out     0.186     11.206      -         
un10_control_input_cry_16                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CI       In      -         11.220      -         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CO       Out     0.186     11.406      -         
un10_control_input_cry_17                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CI       In      -         11.420      -         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CO       Out     0.186     11.606      -         
un10_control_input_cry_18                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CI       In      -         11.620      -         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CO       Out     0.186     11.806      -         
un10_control_input_cry_19                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CI       In      -         11.820      -         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CO       Out     0.186     12.006      -         
un10_control_input_cry_20                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CI       In      -         12.020      -         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CO       Out     0.186     12.206      -         
un10_control_input_cry_21                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CI       In      -         12.220      -         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CO       Out     0.186     12.406      -         
un10_control_input_cry_22                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CI       In      -         12.420      -         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CO       Out     0.186     12.606      -         
un10_control_input_cry_23                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CI       In      -         12.620      -         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CO       Out     0.186     12.806      -         
un10_control_input_cry_24                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CI       In      -         12.820      -         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CO       Out     0.186     13.006      -         
un10_control_input_cry_25                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CI       In      -         13.020      -         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CO       Out     0.186     13.206      -         
un10_control_input_cry_26                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CI       In      -         13.220      -         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CO       Out     0.186     13.406      -         
un10_control_input_cry_27                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CI       In      -         13.420      -         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CO       Out     0.186     13.606      -         
un10_control_input_cry_28                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CI       In      -         13.620      -         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CO       Out     0.186     13.806      -         
un10_control_input_cry_29                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CI       In      -         13.820      -         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CO       Out     0.186     14.006      -         
un10_control_input_cry_30                                      Net          -        -       0.386     -           1         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      I3       In      -         14.392      -         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      O        Out     0.465     14.857      -         
un10_control_input_cry_30_c_RNI4B5I                            Net          -        -       1.371     -           22        
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      I0       In      -         16.228      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      O        Out     0.661     16.889      -         
control_input_axb_0                                            Net          -        -       1.371     -           2         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      I1       In      -         18.260      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      O        Out     0.589     18.849      -         
control_input[11]                                              Net          -        -       1.371     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      I0       In      -         20.220      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      O        Out     0.661     20.882      -         
error_control_2_axb_0                                          Net          -        -       0.905     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     I0       In      -         21.787      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     CO       Out     0.380     22.166      -         
error_control_2_cry_0                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CI       In      -         22.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CO       Out     0.186     22.366      -         
error_control_2_cry_1                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CI       In      -         22.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CO       Out     0.186     22.566      -         
error_control_2_cry_2                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CI       In      -         22.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CO       Out     0.186     22.766      -         
error_control_2_cry_3                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CI       In      -         22.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CO       Out     0.186     22.966      -         
error_control_2_cry_4                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CI       In      -         22.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CO       Out     0.186     23.166      -         
error_control_2_cry_5                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CI       In      -         23.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CO       Out     0.186     23.366      -         
error_control_2_cry_6                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CI       In      -         23.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CO       Out     0.186     23.566      -         
error_control_2_cry_7                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CI       In      -         23.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CO       Out     0.186     23.766      -         
error_control_2_cry_8                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CI       In      -         23.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CO       Out     0.186     23.966      -         
error_control_2_cry_9                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CI       In      -         23.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CO       Out     0.186     24.166      -         
error_control_2_cry_10                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CI       In      -         24.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CO       Out     0.186     24.366      -         
error_control_2_cry_11                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CI       In      -         24.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CO       Out     0.186     24.566      -         
error_control_2_cry_12                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CI       In      -         24.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CO       Out     0.186     24.766      -         
error_control_2_cry_13                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CI       In      -         24.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CO       Out     0.186     24.966      -         
error_control_2_cry_14                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CI       In      -         24.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CO       Out     0.186     25.166      -         
error_control_2_cry_15                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CI       In      -         25.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CO       Out     0.186     25.366      -         
error_control_2_cry_16                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CI       In      -         25.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CO       Out     0.186     25.566      -         
error_control_2_cry_17                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CI       In      -         25.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CO       Out     0.186     25.766      -         
error_control_2_cry_18                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CI       In      -         25.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CO       Out     0.186     25.966      -         
error_control_2_cry_19                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CI       In      -         25.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CO       Out     0.186     26.166      -         
error_control_2_cry_20                                         Net          -        -       0.386     -           1         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      I3       In      -         26.552      -         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      O        Out     0.465     27.017      -         
error_control_2[21]                                            Net          -        -       1.507     -           1         
current_shift_inst.PI_CTRL.error_control[21]                   SB_DFFR      D        In      -         28.525      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 28.679 is 15.544(54.2%) logic and 13.135(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      28.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.731

    Number of logic level(s):                59
    Starting point:                          current_shift_inst.timer_s1.elapsed_time_ns_1[2] / Q
    Ending point:                            current_shift_inst.PI_CTRL.error_control[21] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
current_shift_inst.timer_s1.elapsed_time_ns_1[2]               SB_DFFER     Q        Out     0.796     0.796       -         
elapsed_time_ns_s1[2]                                          Net          -        -       1.599     -           4         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      I0       In      -         2.395       -         
current_shift_inst.timer_s1.elapsed_time_ns_1_RNI3537[2]       SB_LUT4      O        Out     0.661     3.056       -         
un4_control_input_1_axb_1                                      Net          -        -       0.905     -           2         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     I0       In      -         3.961       -         
current_shift_inst.un4_control_input_1_cry_1_c                 SB_CARRY     CO       Out     0.380     4.341       -         
un4_control_input_1_cry_1                                      Net          -        -       0.014     -           2         
current_shift_inst.un4_control_input_1_cry_2_c                 SB_CARRY     CI       In      -         4.355       -         
current_shift_inst.un4_control_input_1_cry_2_c                 SB_CARRY     CO       Out     0.186     4.541       -         
un4_control_input_1_cry_2                                      Net          -        -       0.014     -           2         
current_shift_inst.un4_control_input_1_cry_3_c                 SB_CARRY     CI       In      -         4.555       -         
current_shift_inst.un4_control_input_1_cry_3_c                 SB_CARRY     CO       Out     0.186     4.741       -         
un4_control_input_1_cry_3                                      Net          -        -       0.386     -           2         
current_shift_inst.un4_control_input_1_cry_3_c_RNI8SBL         SB_LUT4      I3       In      -         5.127       -         
current_shift_inst.un4_control_input_1_cry_3_c_RNI8SBL         SB_LUT4      O        Out     0.465     5.592       -         
un4_control_input1[5]                                          Net          -        -       1.371     -           3         
current_shift_inst.un10_control_input_cry_4_c_RNO              SB_LUT4      I2       In      -         6.963       -         
current_shift_inst.un10_control_input_cry_4_c_RNO              SB_LUT4      O        Out     0.558     7.521       -         
un10_control_input_cry_4_c_RNO                                 Net          -        -       0.905     -           1         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     I0       In      -         8.426       -         
current_shift_inst.un10_control_input_cry_4_c                  SB_CARRY     CO       Out     0.380     8.806       -         
un10_control_input_cry_4                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CI       In      -         8.820       -         
current_shift_inst.un10_control_input_cry_5_c                  SB_CARRY     CO       Out     0.186     9.006       -         
un10_control_input_cry_5                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CI       In      -         9.020       -         
current_shift_inst.un10_control_input_cry_6_c                  SB_CARRY     CO       Out     0.186     9.206       -         
un10_control_input_cry_6                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CI       In      -         9.220       -         
current_shift_inst.un10_control_input_cry_7_c                  SB_CARRY     CO       Out     0.186     9.406       -         
un10_control_input_cry_7                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CI       In      -         9.420       -         
current_shift_inst.un10_control_input_cry_8_c                  SB_CARRY     CO       Out     0.186     9.606       -         
un10_control_input_cry_8                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CI       In      -         9.620       -         
current_shift_inst.un10_control_input_cry_9_c                  SB_CARRY     CO       Out     0.186     9.806       -         
un10_control_input_cry_9                                       Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CI       In      -         9.820       -         
current_shift_inst.un10_control_input_cry_10_c                 SB_CARRY     CO       Out     0.186     10.006      -         
un10_control_input_cry_10                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CI       In      -         10.020      -         
current_shift_inst.un10_control_input_cry_11_c                 SB_CARRY     CO       Out     0.186     10.206      -         
un10_control_input_cry_11                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CI       In      -         10.220      -         
current_shift_inst.un10_control_input_cry_12_c                 SB_CARRY     CO       Out     0.186     10.406      -         
un10_control_input_cry_12                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CI       In      -         10.420      -         
current_shift_inst.un10_control_input_cry_13_c                 SB_CARRY     CO       Out     0.186     10.606      -         
un10_control_input_cry_13                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CI       In      -         10.620      -         
current_shift_inst.un10_control_input_cry_14_c                 SB_CARRY     CO       Out     0.186     10.806      -         
un10_control_input_cry_14                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CI       In      -         10.820      -         
current_shift_inst.un10_control_input_cry_15_c                 SB_CARRY     CO       Out     0.186     11.006      -         
un10_control_input_cry_15                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CI       In      -         11.020      -         
current_shift_inst.un10_control_input_cry_16_c                 SB_CARRY     CO       Out     0.186     11.206      -         
un10_control_input_cry_16                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CI       In      -         11.220      -         
current_shift_inst.un10_control_input_cry_17_c                 SB_CARRY     CO       Out     0.186     11.406      -         
un10_control_input_cry_17                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CI       In      -         11.420      -         
current_shift_inst.un10_control_input_cry_18_c                 SB_CARRY     CO       Out     0.186     11.606      -         
un10_control_input_cry_18                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CI       In      -         11.620      -         
current_shift_inst.un10_control_input_cry_19_c                 SB_CARRY     CO       Out     0.186     11.806      -         
un10_control_input_cry_19                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CI       In      -         11.820      -         
current_shift_inst.un10_control_input_cry_20_c                 SB_CARRY     CO       Out     0.186     12.006      -         
un10_control_input_cry_20                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CI       In      -         12.020      -         
current_shift_inst.un10_control_input_cry_21_c                 SB_CARRY     CO       Out     0.186     12.206      -         
un10_control_input_cry_21                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CI       In      -         12.220      -         
current_shift_inst.un10_control_input_cry_22_c                 SB_CARRY     CO       Out     0.186     12.406      -         
un10_control_input_cry_22                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CI       In      -         12.420      -         
current_shift_inst.un10_control_input_cry_23_c                 SB_CARRY     CO       Out     0.186     12.606      -         
un10_control_input_cry_23                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CI       In      -         12.620      -         
current_shift_inst.un10_control_input_cry_24_c                 SB_CARRY     CO       Out     0.186     12.806      -         
un10_control_input_cry_24                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CI       In      -         12.820      -         
current_shift_inst.un10_control_input_cry_25_c                 SB_CARRY     CO       Out     0.186     13.006      -         
un10_control_input_cry_25                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CI       In      -         13.020      -         
current_shift_inst.un10_control_input_cry_26_c                 SB_CARRY     CO       Out     0.186     13.206      -         
un10_control_input_cry_26                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CI       In      -         13.220      -         
current_shift_inst.un10_control_input_cry_27_c                 SB_CARRY     CO       Out     0.186     13.406      -         
un10_control_input_cry_27                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CI       In      -         13.420      -         
current_shift_inst.un10_control_input_cry_28_c                 SB_CARRY     CO       Out     0.186     13.606      -         
un10_control_input_cry_28                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CI       In      -         13.620      -         
current_shift_inst.un10_control_input_cry_29_c                 SB_CARRY     CO       Out     0.186     13.806      -         
un10_control_input_cry_29                                      Net          -        -       0.014     -           1         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CI       In      -         13.820      -         
current_shift_inst.un10_control_input_cry_30_c                 SB_CARRY     CO       Out     0.186     14.006      -         
un10_control_input_cry_30                                      Net          -        -       0.386     -           1         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      I3       In      -         14.392      -         
current_shift_inst.un10_control_input_cry_30_c_RNI4B5I         SB_LUT4      O        Out     0.465     14.857      -         
un10_control_input_cry_30_c_RNI4B5I                            Net          -        -       1.371     -           22        
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      I0       In      -         16.228      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI1MCP2     SB_LUT4      O        Out     0.661     16.889      -         
control_input_axb_0                                            Net          -        -       1.371     -           2         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      I1       In      -         18.260      -         
current_shift_inst.un38_control_input_cry_12_s0_c_RNI51IB3     SB_LUT4      O        Out     0.589     18.849      -         
control_input[11]                                              Net          -        -       1.371     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      I0       In      -         20.220      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c_inv         SB_LUT4      O        Out     0.661     20.882      -         
error_control_2_axb_0                                          Net          -        -       0.905     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     I0       In      -         21.787      -         
current_shift_inst.PI_CTRL.error_control_2_cry_0_c             SB_CARRY     CO       Out     0.380     22.166      -         
error_control_2_cry_0                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CI       In      -         22.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_1_c             SB_CARRY     CO       Out     0.186     22.366      -         
error_control_2_cry_1                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CI       In      -         22.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_2_c             SB_CARRY     CO       Out     0.186     22.566      -         
error_control_2_cry_2                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CI       In      -         22.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_3_c             SB_CARRY     CO       Out     0.186     22.766      -         
error_control_2_cry_3                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CI       In      -         22.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_4_c             SB_CARRY     CO       Out     0.186     22.966      -         
error_control_2_cry_4                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CI       In      -         22.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_5_c             SB_CARRY     CO       Out     0.186     23.166      -         
error_control_2_cry_5                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CI       In      -         23.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_6_c             SB_CARRY     CO       Out     0.186     23.366      -         
error_control_2_cry_6                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CI       In      -         23.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_7_c             SB_CARRY     CO       Out     0.186     23.566      -         
error_control_2_cry_7                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CI       In      -         23.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_8_c             SB_CARRY     CO       Out     0.186     23.766      -         
error_control_2_cry_8                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CI       In      -         23.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_9_c             SB_CARRY     CO       Out     0.186     23.966      -         
error_control_2_cry_9                                          Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CI       In      -         23.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_10_c            SB_CARRY     CO       Out     0.186     24.166      -         
error_control_2_cry_10                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CI       In      -         24.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_11_c            SB_CARRY     CO       Out     0.186     24.366      -         
error_control_2_cry_11                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CI       In      -         24.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_12_c            SB_CARRY     CO       Out     0.186     24.566      -         
error_control_2_cry_12                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CI       In      -         24.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_13_c            SB_CARRY     CO       Out     0.186     24.766      -         
error_control_2_cry_13                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CI       In      -         24.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_14_c            SB_CARRY     CO       Out     0.186     24.966      -         
error_control_2_cry_14                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CI       In      -         24.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_15_c            SB_CARRY     CO       Out     0.186     25.166      -         
error_control_2_cry_15                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CI       In      -         25.180      -         
current_shift_inst.PI_CTRL.error_control_2_cry_16_c            SB_CARRY     CO       Out     0.186     25.366      -         
error_control_2_cry_16                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CI       In      -         25.380      -         
current_shift_inst.PI_CTRL.error_control_2_cry_17_c            SB_CARRY     CO       Out     0.186     25.566      -         
error_control_2_cry_17                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CI       In      -         25.580      -         
current_shift_inst.PI_CTRL.error_control_2_cry_18_c            SB_CARRY     CO       Out     0.186     25.766      -         
error_control_2_cry_18                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CI       In      -         25.780      -         
current_shift_inst.PI_CTRL.error_control_2_cry_19_c            SB_CARRY     CO       Out     0.186     25.966      -         
error_control_2_cry_19                                         Net          -        -       0.014     -           2         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CI       In      -         25.980      -         
current_shift_inst.PI_CTRL.error_control_2_cry_20_c            SB_CARRY     CO       Out     0.186     26.166      -         
error_control_2_cry_20                                         Net          -        -       0.386     -           1         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      I3       In      -         26.552      -         
current_shift_inst.PI_CTRL.error_control_RNO[21]               SB_LUT4      O        Out     0.465     27.017      -         
error_control_2[21]                                            Net          -        -       1.507     -           1         
current_shift_inst.PI_CTRL.error_control[21]                   SB_DFFR      D        In      -         28.525      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 28.679 is 15.544(54.2%) logic and 13.135(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_hc_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     Q       start_timer_hc     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc_i     9.845        5.282
delay_measurement_inst.stop_timer_hc      MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_hc / Q
    Ending point:                            delay_measurement_inst.start_timer_hc / D
    The start point is clocked by            MAIN|delay_hc_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_hc_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_hc                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_hc_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_hc         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_tr_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     Q       start_timer_tr     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr_i     9.845        5.282
delay_measurement_inst.stop_timer_tr      MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_tr / Q
    Ending point:                            delay_measurement_inst.start_timer_tr / D
    The start point is clocked by            MAIN|delay_tr_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_tr_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_tr                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_tr_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_tr         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                     Arrival           
Instance                                               Reference     Type         Pin       Net                     Time        Slack 
                                                       Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[0]      un2_threshold_2[0]      0.000       -5.042
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[15]     un2_threshold_1[15]     0.000       -5.000
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[1]      un2_threshold_2[1]      0.000       -4.842
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[16]     un2_threshold_1[16]     0.000       -4.800
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[7]      un3_threshold           0.000       -4.707
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[2]      un2_threshold_2[2]      0.000       -4.642
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[17]     un2_threshold_1[17]     0.000       -4.600
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[8]      O_0[8]                  0.000       -4.507
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[3]      un2_threshold_2[3]      0.000       -4.442
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[18]     un2_threshold_1[18]     0.000       -4.400
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                 Required           
Instance                                      Reference     Type        Pin     Net                    Time         Slack 
                                              Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.pwm_out                    System        SB_DFFR     D       un14_counter_cry_9     9.793        -5.042
current_shift_inst.PI_CTRL.integrator[30]     System        SB_DFFR     D       integrator_4[30]       9.793        -0.462
current_shift_inst.PI_CTRL.integrator[29]     System        SB_DFFR     D       integrator_4[29]       9.793        -0.262
current_shift_inst.PI_CTRL.integrator[28]     System        SB_DFFR     D       integrator_4[28]       9.793        -0.062
current_shift_inst.PI_CTRL.integrator[27]     System        SB_DFFR     D       integrator_4[27]       9.793        0.138 
current_shift_inst.PI_CTRL.integrator[26]     System        SB_DFFR     D       integrator_4[26]       9.793        0.338 
current_shift_inst.PI_CTRL.integrator[25]     System        SB_DFFR     D       integrator_4[25]       9.793        0.538 
current_shift_inst.PI_CTRL.integrator[24]     System        SB_DFFR     D       integrator_4[24]       9.793        0.738 
current_shift_inst.PI_CTRL.integrator[23]     System        SB_DFFR     D       integrator_4[23]       9.793        0.938 
current_shift_inst.PI_CTRL.integrator[22]     System        SB_DFFR     D       integrator_4[22]       9.793        1.138 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      14.836
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.042

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]           SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                           Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                    Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c_RNIQEHU       SB_LUT4      I3       In      -         0.765       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c_RNIQEHU       SB_LUT4      O        Out     0.465     1.231       -         
un2_threshold_add_1_cry_0_c_RNIQEHU                          Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_9_c                     SB_CARRY     I0       In      -         2.136       -         
pwm_generator_inst.un3_threshold_cry_9_c                     SB_CARRY     CO       Out     0.380     2.515       -         
un3_threshold_cry_9                                          Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_10_c                    SB_CARRY     CI       In      -         2.529       -         
pwm_generator_inst.un3_threshold_cry_10_c                    SB_CARRY     CO       Out     0.186     2.715       -         
un3_threshold_cry_10                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_cry_11                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_cry_19                                         Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      I3       In      -         4.901       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      O        Out     0.465     5.366       -         
un2_threshold_add_1_cry_11_c_RNIBSON                         Net          -        -       1.371     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      I0       In      -         6.737       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      O        Out     0.661     7.399       -         
un5_threshold_add_1_axb_16                                   Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      I0       In      -         8.770       -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      O        Out     0.661     9.431       -         
un5_threshold_add_1_cry_15_c_RNIES5B2                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      I1       In      -         10.802      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      O        Out     0.589     11.391      -         
N_179_i                                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     I1       In      -         12.296      -         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     CO       Out     0.337     12.634      -         
un14_counter_cry_0                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CI       In      -         12.648      -         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CO       Out     0.186     12.834      -         
un14_counter_cry_1                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CI       In      -         12.848      -         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CO       Out     0.186     13.034      -         
un14_counter_cry_2                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CI       In      -         13.048      -         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CO       Out     0.186     13.234      -         
un14_counter_cry_3                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CI       In      -         13.248      -         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CO       Out     0.186     13.434      -         
un14_counter_cry_4                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CI       In      -         13.448      -         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CO       Out     0.186     13.634      -         
un14_counter_cry_5                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CI       In      -         13.648      -         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CO       Out     0.186     13.834      -         
un14_counter_cry_6                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CI       In      -         13.848      -         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CO       Out     0.186     14.034      -         
un14_counter_cry_7                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CI       In      -         14.048      -         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CO       Out     0.186     14.234      -         
un14_counter_cry_8                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CI       In      -         14.248      -         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CO       Out     0.186     14.434      -         
un14_counter_cry_9                                           Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                   SB_DFFR      D        In      -         14.836      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 14.991 is 7.628(50.9%) logic and 7.363(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      14.836
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.042

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]           SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                           Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                    Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c_RNIRGIU       SB_LUT4      I3       In      -         0.966       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c_RNIRGIU       SB_LUT4      O        Out     0.465     1.431       -         
un2_threshold_add_1_cry_1_c_RNIRGIU                          Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_10_c                    SB_CARRY     I0       In      -         2.336       -         
pwm_generator_inst.un3_threshold_cry_10_c                    SB_CARRY     CO       Out     0.380     2.715       -         
un3_threshold_cry_10                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_cry_11                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_cry_19                                         Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      I3       In      -         4.901       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      O        Out     0.465     5.366       -         
un2_threshold_add_1_cry_11_c_RNIBSON                         Net          -        -       1.371     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      I0       In      -         6.737       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      O        Out     0.661     7.399       -         
un5_threshold_add_1_axb_16                                   Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      I0       In      -         8.770       -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      O        Out     0.661     9.431       -         
un5_threshold_add_1_cry_15_c_RNIES5B2                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      I1       In      -         10.802      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      O        Out     0.589     11.391      -         
N_179_i                                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     I1       In      -         12.296      -         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     CO       Out     0.337     12.634      -         
un14_counter_cry_0                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CI       In      -         12.648      -         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CO       Out     0.186     12.834      -         
un14_counter_cry_1                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CI       In      -         12.848      -         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CO       Out     0.186     13.034      -         
un14_counter_cry_2                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CI       In      -         13.048      -         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CO       Out     0.186     13.234      -         
un14_counter_cry_3                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CI       In      -         13.248      -         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CO       Out     0.186     13.434      -         
un14_counter_cry_4                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CI       In      -         13.448      -         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CO       Out     0.186     13.634      -         
un14_counter_cry_5                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CI       In      -         13.648      -         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CO       Out     0.186     13.834      -         
un14_counter_cry_6                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CI       In      -         13.848      -         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CO       Out     0.186     14.034      -         
un14_counter_cry_7                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CI       In      -         14.048      -         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CO       Out     0.186     14.234      -         
un14_counter_cry_8                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CI       In      -         14.248      -         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CO       Out     0.186     14.434      -         
un14_counter_cry_9                                           Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                   SB_DFFR      D        In      -         14.836      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 14.991 is 7.628(50.9%) logic and 7.363(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      14.836
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.042

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]           SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                           Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                    Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c_RNISIJU       SB_LUT4      I3       In      -         1.166       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c_RNISIJU       SB_LUT4      O        Out     0.465     1.631       -         
un2_threshold_add_1_cry_2_c_RNISIJU                          Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     I0       In      -         2.536       -         
pwm_generator_inst.un3_threshold_cry_11_c                    SB_CARRY     CO       Out     0.380     2.915       -         
un3_threshold_cry_11                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_cry_19                                         Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      I3       In      -         4.901       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      O        Out     0.465     5.366       -         
un2_threshold_add_1_cry_11_c_RNIBSON                         Net          -        -       1.371     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      I0       In      -         6.737       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      O        Out     0.661     7.399       -         
un5_threshold_add_1_axb_16                                   Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      I0       In      -         8.770       -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      O        Out     0.661     9.431       -         
un5_threshold_add_1_cry_15_c_RNIES5B2                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      I1       In      -         10.802      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      O        Out     0.589     11.391      -         
N_179_i                                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     I1       In      -         12.296      -         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     CO       Out     0.337     12.634      -         
un14_counter_cry_0                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CI       In      -         12.648      -         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CO       Out     0.186     12.834      -         
un14_counter_cry_1                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CI       In      -         12.848      -         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CO       Out     0.186     13.034      -         
un14_counter_cry_2                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CI       In      -         13.048      -         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CO       Out     0.186     13.234      -         
un14_counter_cry_3                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CI       In      -         13.248      -         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CO       Out     0.186     13.434      -         
un14_counter_cry_4                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CI       In      -         13.448      -         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CO       Out     0.186     13.634      -         
un14_counter_cry_5                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CI       In      -         13.648      -         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CO       Out     0.186     13.834      -         
un14_counter_cry_6                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CI       In      -         13.848      -         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CO       Out     0.186     14.034      -         
un14_counter_cry_7                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CI       In      -         14.048      -         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CO       Out     0.186     14.234      -         
un14_counter_cry_8                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CI       In      -         14.248      -         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CO       Out     0.186     14.434      -         
un14_counter_cry_9                                           Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                   SB_DFFR      D        In      -         14.836      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 14.991 is 7.628(50.9%) logic and 7.363(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      14.836
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.042

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]           SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                           Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_c               SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_c               SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_add_1_cry_3                                    Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_c_RNITKKU       SB_LUT4      I3       In      -         1.365       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_c_RNITKKU       SB_LUT4      O        Out     0.465     1.831       -         
un2_threshold_add_1_cry_3_c_RNITKKU                          Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     I0       In      -         2.736       -         
pwm_generator_inst.un3_threshold_cry_12_c                    SB_CARRY     CO       Out     0.380     3.115       -         
un3_threshold_cry_12                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_cry_19                                         Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      I3       In      -         4.901       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      O        Out     0.465     5.366       -         
un2_threshold_add_1_cry_11_c_RNIBSON                         Net          -        -       1.371     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      I0       In      -         6.737       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      O        Out     0.661     7.399       -         
un5_threshold_add_1_axb_16                                   Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      I0       In      -         8.770       -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      O        Out     0.661     9.431       -         
un5_threshold_add_1_cry_15_c_RNIES5B2                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      I1       In      -         10.802      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      O        Out     0.589     11.391      -         
N_179_i                                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     I1       In      -         12.296      -         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     CO       Out     0.337     12.634      -         
un14_counter_cry_0                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CI       In      -         12.648      -         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CO       Out     0.186     12.834      -         
un14_counter_cry_1                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CI       In      -         12.848      -         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CO       Out     0.186     13.034      -         
un14_counter_cry_2                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CI       In      -         13.048      -         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CO       Out     0.186     13.234      -         
un14_counter_cry_3                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CI       In      -         13.248      -         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CO       Out     0.186     13.434      -         
un14_counter_cry_4                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CI       In      -         13.448      -         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CO       Out     0.186     13.634      -         
un14_counter_cry_5                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CI       In      -         13.648      -         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CO       Out     0.186     13.834      -         
un14_counter_cry_6                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CI       In      -         13.848      -         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CO       Out     0.186     14.034      -         
un14_counter_cry_7                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CI       In      -         14.048      -         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CO       Out     0.186     14.234      -         
un14_counter_cry_8                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CI       In      -         14.248      -         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CO       Out     0.186     14.434      -         
un14_counter_cry_9                                           Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                   SB_DFFR      D        In      -         14.836      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 14.991 is 7.628(50.9%) logic and 7.363(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      14.836
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.042

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]           SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                           Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c               SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c               SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c               SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_c               SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_c               SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_add_1_cry_3                                    Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_4_c               SB_CARRY     CI       In      -         0.994       -         
pwm_generator_inst.un2_threshold_add_1_cry_4_c               SB_CARRY     CO       Out     0.186     1.180       -         
un2_threshold_add_1_cry_4                                    Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_4_c_RNIUMLU       SB_LUT4      I3       In      -         1.565       -         
pwm_generator_inst.un2_threshold_add_1_cry_4_c_RNIUMLU       SB_LUT4      O        Out     0.465     2.031       -         
un2_threshold_add_1_cry_4_c_RNIUMLU                          Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     I0       In      -         2.936       -         
pwm_generator_inst.un3_threshold_cry_13_c                    SB_CARRY     CO       Out     0.380     3.315       -         
un3_threshold_cry_13                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                    SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                    SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                    SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                    SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                    SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CI       In      -         4.329       -         
pwm_generator_inst.un3_threshold_cry_19_c                    SB_CARRY     CO       Out     0.186     4.515       -         
un3_threshold_cry_19                                         Net          -        -       0.386     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      I3       In      -         4.901       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIBSON      SB_LUT4      O        Out     0.465     5.366       -         
un2_threshold_add_1_cry_11_c_RNIBSON                         Net          -        -       1.371     -           1         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      I0       In      -         6.737       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_c_RNIP0OA2     SB_LUT4      O        Out     0.661     7.399       -         
un5_threshold_add_1_axb_16                                   Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      I0       In      -         8.770       -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNIES5B2     SB_LUT4      O        Out     0.661     9.431       -         
un5_threshold_add_1_cry_15_c_RNIES5B2                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      I1       In      -         10.802      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIMSGV3        SB_LUT4      O        Out     0.589     11.391      -         
N_179_i                                                      Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     I1       In      -         12.296      -         
pwm_generator_inst.un14_counter_cry_0_c                      SB_CARRY     CO       Out     0.337     12.634      -         
un14_counter_cry_0                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CI       In      -         12.648      -         
pwm_generator_inst.un14_counter_cry_1_c                      SB_CARRY     CO       Out     0.186     12.834      -         
un14_counter_cry_1                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CI       In      -         12.848      -         
pwm_generator_inst.un14_counter_cry_2_c                      SB_CARRY     CO       Out     0.186     13.034      -         
un14_counter_cry_2                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CI       In      -         13.048      -         
pwm_generator_inst.un14_counter_cry_3_c                      SB_CARRY     CO       Out     0.186     13.234      -         
un14_counter_cry_3                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CI       In      -         13.248      -         
pwm_generator_inst.un14_counter_cry_4_c                      SB_CARRY     CO       Out     0.186     13.434      -         
un14_counter_cry_4                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CI       In      -         13.448      -         
pwm_generator_inst.un14_counter_cry_5_c                      SB_CARRY     CO       Out     0.186     13.634      -         
un14_counter_cry_5                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CI       In      -         13.648      -         
pwm_generator_inst.un14_counter_cry_6_c                      SB_CARRY     CO       Out     0.186     13.834      -         
un14_counter_cry_6                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CI       In      -         13.848      -         
pwm_generator_inst.un14_counter_cry_7_c                      SB_CARRY     CO       Out     0.186     14.034      -         
un14_counter_cry_7                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CI       In      -         14.048      -         
pwm_generator_inst.un14_counter_cry_8_c                      SB_CARRY     CO       Out     0.186     14.234      -         
un14_counter_cry_8                                           Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CI       In      -         14.248      -         
pwm_generator_inst.un14_counter_cry_9_c                      SB_CARRY     CO       Out     0.186     14.434      -         
un14_counter_cry_9                                           Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                   SB_DFFR      D        In      -         14.836      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 14.991 is 7.628(50.9%) logic and 7.363(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)

---------------------------------------
Resource Usage Report for MAIN 

Mapping to part: ice40up5ksg48
Cell usage:
GND             14 uses
SB_CARRY        766 uses
SB_DFFE         116 uses
SB_DFFER        317 uses
SB_DFFR         167 uses
SB_DFFS         2 uses
SB_GB           3 uses
SB_HFOSC        1 use
SB_PLL40_CORE   1 use
VCC             14 uses
SB_MAC16            12 uses
  MULTONLY  9 uses
  MULTADD  3 uses
SB_LUT4         1209 uses

I/O ports: 14
I/O primitives: 13
SB_GB_IO       3 uses
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   602 (11%)
Total load per clock:
   MAIN|clk_12mhz_inferred_clock: 1
   MAIN|delay_tr_input: 1
   MAIN|delay_hc_input: 1
   ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock: 598

@S |Mapping Summary:
Total  LUTs: 1209 (22%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1209 = 1209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 33MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 22 22:26:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\sbt
ICE40UP5K_PROGRAM_Implmnt: newer file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf " "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf...
Design DSP Count (12) exceeded Device DSP Count (8)
Error: Design Feasibility Failed


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf " "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf...
Design DSP Count (12) exceeded Device DSP Count (8)
Error: Design Feasibility Failed
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 200 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf " "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf...
start to read sdc/scf file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf
sdc_reader OK C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance osc. default value (0) is added.
SB_MAC16 instance "current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un2_threshold_1_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un5_threshold_1_mulonly_0_26_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un2_threshold_2_mulonly_0_16_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un5_threshold_2_1_mulonly_0_26_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
Stored edif netlist at C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN...
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un5_threshold_1_mulonly_0[26:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un5_threshold_2_1_mulonly_0[26:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un5_threshold_1_mulonly_0[26:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un5_threshold_2_1_mulonly_0[26:0]:CLK is driven by constant value GND
Warning: Unable to find Clock(MAIN|clk_12mhz_inferred_clock).Following line is ignored:(in the file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf)
set_false_path  -from [get_clocks {MAIN|delay_hc_input}]  -to [get_clocks {MAIN|clk_12mhz_inferred_clock}]
Warning: Unable to find Clock(MAIN|clk_12mhz_inferred_clock).Following line is ignored:(in the file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf)
set_false_path  -from [get_clocks {MAIN|delay_tr_input}]  -to [get_clocks {MAIN|clk_12mhz_inferred_clock}]

write Timing Constraint to C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MAIN

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN --outdir C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN
SDC file             - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	845
    Number of DFFs      	:	574
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	504
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	3
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	6
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	111
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	115
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	242
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_THRU_LUT4_0_LC_1085", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]_LC_322/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]_LC_323/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]_LC_323/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]_LC_327/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]_LC_327/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]_LC_328/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]_LC_328/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]_LC_329/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]_LC_329/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]_LC_330/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]_LC_330/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]_LC_331/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]_LC_331/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]_LC_332/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]_LC_332/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]_LC_334/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]_LC_334/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]_LC_335/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]_LC_335/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]_LC_336/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]_LC_336/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]_LC_337/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]_LC_337/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]_LC_340/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]_LC_340/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]_LC_341/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]_LC_341/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]_LC_342/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]_LC_342/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]_LC_343/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]_LC_343/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]_LC_344/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]_LC_344/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]_LC_345/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]_LC_345/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]_LC_346/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]_LC_346/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]_LC_347/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]_LC_347/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]_LC_348/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]_LC_348/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]_LC_349/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]_LC_349/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]_LC_350/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]_LC_350/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]_LC_353/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]_LC_353/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]_LC_355/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]_LC_355/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]_LC_356/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]_LC_356/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]_LC_358/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]_LC_358/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]_LC_359/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]_LC_359/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]_LC_394/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]_LC_395/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]_LC_395/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]_LC_398/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]_LC_398/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]_LC_399/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]_LC_399/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]_LC_400/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]_LC_400/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]_LC_402/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]_LC_402/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]_LC_403/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]_LC_403/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]_LC_404/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]_LC_404/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]_LC_405/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]_LC_405/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]_LC_406/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]_LC_406/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]_LC_407/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]_LC_407/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]_LC_408/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]_LC_408/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]_LC_410/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]_LC_410/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]_LC_411/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]_LC_411/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]_LC_412/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]_LC_413/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]_LC_413/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]_LC_414/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]_LC_415/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]_LC_416/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]_LC_416/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]_LC_417/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]_LC_417/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]_LC_419/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]_LC_419/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]_LC_420/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]_LC_420/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]_LC_422/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]_LC_422/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]_LC_426/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]_LC_426/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]_LC_427/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]_LC_427/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]_LC_429/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]_LC_429/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]_LC_430/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]_LC_430/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]_LC_431/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]_LC_431/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1088
    Number of DFFs      	:	574
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	504

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	306
        LUT, DFF and CARRY	:	268
    Combinational LogicCells
        Only LUT         	:	320
        CARRY Only       	:	42
        LUT with CARRY   	:	194
    LogicCells                  :	1130/5280
    PLBs                        :	154/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	6/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2712: Tool unable to find location for GB delay_tr_input 
Error during global Buffer placement
I2723: placment information file is dumped at : C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design
Unrecognizable name MAIN


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN --outdir C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN
SDC file             - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	845
    Number of DFFs      	:	574
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	504
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	3
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	6
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	111
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	115
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	242
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'delay_hc_input_ibuf_gb_io' is assigned to a non-GB pin '11'. Replacing it with SB_IO 'delay_hc_input_ibuf_gb_io' and SB_GB 'delay_hc_input_ibuf_gb_io_gb'
W2216: SB_GB_IO 'delay_tr_input_ibuf_gb_io' is assigned to a non-GB pin '9'. Replacing it with SB_IO 'delay_tr_input_ibuf_gb_io' and SB_GB 'delay_tr_input_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_THRU_LUT4_0_LC_1085", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "delay_hc_input_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "delay_tr_input_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]_LC_322/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]_LC_323/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]_LC_323/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]_LC_327/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]_LC_327/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]_LC_328/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]_LC_328/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]_LC_329/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]_LC_329/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]_LC_330/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]_LC_330/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]_LC_331/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]_LC_331/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]_LC_332/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]_LC_332/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]_LC_334/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]_LC_334/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]_LC_335/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]_LC_335/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]_LC_336/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]_LC_336/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]_LC_337/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]_LC_337/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]_LC_340/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]_LC_340/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]_LC_341/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]_LC_341/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]_LC_342/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]_LC_342/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]_LC_343/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]_LC_343/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]_LC_344/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]_LC_344/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]_LC_345/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]_LC_345/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]_LC_346/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]_LC_346/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]_LC_347/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]_LC_347/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]_LC_348/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]_LC_348/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]_LC_349/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]_LC_349/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]_LC_350/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]_LC_350/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]_LC_353/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]_LC_353/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]_LC_355/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]_LC_355/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]_LC_356/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]_LC_356/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]_LC_358/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]_LC_358/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]_LC_359/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]_LC_359/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]_LC_394/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]_LC_395/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]_LC_395/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]_LC_398/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]_LC_398/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]_LC_399/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]_LC_399/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]_LC_400/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]_LC_400/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]_LC_402/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]_LC_402/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]_LC_403/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]_LC_403/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]_LC_404/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]_LC_404/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]_LC_405/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]_LC_405/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]_LC_406/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]_LC_406/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]_LC_407/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]_LC_407/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]_LC_408/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]_LC_408/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]_LC_410/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]_LC_410/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]_LC_411/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]_LC_411/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]_LC_412/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]_LC_413/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]_LC_413/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]_LC_414/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]_LC_415/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]_LC_416/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]_LC_416/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]_LC_417/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]_LC_417/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]_LC_419/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]_LC_419/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]_LC_420/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]_LC_420/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]_LC_422/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]_LC_422/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]_LC_426/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]_LC_426/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]_LC_427/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]_LC_427/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]_LC_429/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]_LC_429/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]_LC_430/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]_LC_430/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]_LC_431/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]_LC_431/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1088
    Number of DFFs      	:	574
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	504

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	306
        LUT, DFF and CARRY	:	268
    Combinational LogicCells
        Only LUT         	:	320
        CARRY Only       	:	42
        LUT with CARRY   	:	194
    LogicCells                  :	1130/5280
    PLBs                        :	154/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	6/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1088
    Number of DFFs      	:	574
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	504
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	6
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	1130/5280
    PLBs                        :	233/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	6/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: MAIN|delay_hc_input | Frequency: 394.30 MHz | Target: 100.00 MHz
Clock: MAIN|delay_tr_input | Frequency: 394.30 MHz | Target: 100.00 MHz
Clock: osc/CLKHF | Frequency: N/A | Target: 12.00 MHz
Clock: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 100.50 MHz
Clock: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL | Frequency: 28.51 MHz | Target: 100.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --package SG48 --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc" --dst_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6633
used logic cells: 1130
Warning: LUT cascading ignored at 11,15,5
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name MAIN


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --package SG48 --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc" --dst_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6633
used logic cells: 1130
Warning: LUT cascading ignored at 11,15,5
Translating sdc file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc...
Translated sdc file is C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc" --outdir "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\router" --sdf_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc --outdir C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\router --sdf_file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design MAIN
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1409: Inferred clock at osc/CLKHF
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B_14_LC_15_17_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B_14_LC_15_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B_24_LC_15_17_0/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B_24_LC_15_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B_15_LC_13_16_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B_15_LC_13_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B_11_LC_11_14_3/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B_11_LC_11_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B_16_LC_14_19_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B_16_LC_14_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B_17_LC_14_19_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B_17_LC_14_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B_25_LC_14_16_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B_25_LC_14_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B_22_LC_14_16_3/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B_22_LC_14_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B_28_LC_14_16_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B_28_LC_14_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B_29_LC_13_19_7/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B_29_LC_13_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B_19_LC_13_16_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B_19_LC_13_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B_18_LC_11_19_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B_18_LC_11_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B_30_LC_11_19_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B_30_LC_11_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B_23_LC_11_16_7/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B_23_LC_11_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B_12_LC_11_16_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B_12_LC_11_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA_3_LC_11_16_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA_3_LC_11_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA_6_LC_11_16_3/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA_6_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA_5_LC_11_16_1/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA_5_LC_11_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B_20_LC_11_16_0/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B_20_LC_11_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B_10_LC_11_15_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B_10_LC_11_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B_27_LC_11_15_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B_27_LC_11_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA_4_LC_11_15_4/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA_4_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA_7_LC_11_15_0/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA_7_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B_21_LC_11_14_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B_21_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B_26_LC_10_18_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B_26_LC_10_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA_9_LC_10_14_7/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA_9_LC_10_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA_8_LC_10_14_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA_8_LC_10_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B_13_LC_9_15_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B_13_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9_22_LC_8_27_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9_22_LC_8_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9_16_LC_5_20_1/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9_16_LC_5_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9_24_LC_8_23_2/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9_24_LC_8_23_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9_23_LC_8_23_0/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9_23_LC_8_23_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9_12_LC_8_22_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9_12_LC_8_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9_14_LC_8_20_5/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9_14_LC_8_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9_21_LC_8_20_1/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9_21_LC_8_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9_26_LC_7_20_2/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9_26_LC_7_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9_18_LC_7_17_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9_18_LC_7_17_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9_25_LC_7_16_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9_25_LC_7_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9_13_LC_7_16_5/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9_13_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A_6_LC_5_22_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A_6_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A_4_LC_5_22_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A_4_LC_5_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9_11_LC_5_21_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9_11_LC_5_21_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9_10_LC_5_21_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9_10_LC_5_21_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A_9_LC_5_21_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A_9_LC_5_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9_30_LC_5_19_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9_30_LC_5_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9_27_LC_5_19_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9_27_LC_5_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A_8_LC_4_22_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A_8_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A_3_LC_4_22_5/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A_3_LC_4_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9_20_LC_4_19_5/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9_20_LC_4_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A_7_LC_4_19_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A_7_LC_4_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9_17_LC_4_19_3/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9_17_LC_4_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9_19_LC_3_23_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9_19_LC_3_23_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A_5_LC_3_20_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A_5_LC_3_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9_28_LC_3_19_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9_28_LC_3_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9_15_LC_3_19_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9_15_LC_3_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9_29_LC_3_19_0/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9_29_LC_3_19_0/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 1619 
I1212: Iteration  1 :   753 unrouted : 3 seconds
I1212: Iteration  2 :    88 unrouted : 1 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design MAIN
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.v" --vhdl "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/pr_1/sbt/outputs/simulation_netlist\MAIN_sbt.vhd" --lib "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc" --out-sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\netlister\MAIN_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.v
Writing C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/pr_1/sbt/outputs/simulation_netlist\MAIN_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\netlister\MAIN_sbt.sdc" --sdf-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.sdf" --report-file "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\timer\MAIN_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\netlister\MAIN_sbt.sdc --sdf-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\simulation_netlist\MAIN_sbt.sdf --report-file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\timer\MAIN_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at osc/CLKHF
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "delay_tr_input_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "delay_hc_input_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B_14_LC_15_17_2/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B_14_LC_15_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B_24_LC_15_17_0/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B_24_LC_15_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B_11_LC_11_14_3/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B_11_LC_11_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B_17_LC_14_19_2/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B_17_LC_14_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B_16_LC_14_19_6/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B_16_LC_14_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B_12_LC_11_16_6/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B_12_LC_11_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B_20_LC_11_16_0/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B_20_LC_11_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B_23_LC_11_16_7/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B_23_LC_11_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA_3_LC_11_16_5/in3" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA_3_LC_11_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA_5_LC_11_16_1/in3" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA_5_LC_11_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA_6_LC_11_16_3/in3" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA_6_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B_19_LC_13_16_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B_19_LC_13_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B_15_LC_13_16_5/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B_15_LC_13_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B_29_LC_13_19_7/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B_29_LC_13_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B_25_LC_14_16_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B_25_LC_14_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B_28_LC_14_16_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B_28_LC_14_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B_22_LC_14_16_3/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B_22_LC_14_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B_26_LC_10_18_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B_26_LC_10_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B_13_LC_9_15_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B_13_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA_9_LC_10_14_7/in3" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA_9_LC_10_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B_30_LC_11_19_2/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B_30_LC_11_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B_18_LC_11_19_5/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B_18_LC_11_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B_10_LC_11_15_6/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B_10_LC_11_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B_27_LC_11_15_5/in3" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B_27_LC_11_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA_4_LC_11_15_4/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA_4_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA_7_LC_11_15_0/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA_7_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B_21_LC_11_14_6/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B_21_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA_8_LC_10_14_6/in0" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA_8_LC_10_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9_16_LC_5_20_1/in3" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9_16_LC_5_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9_22_LC_8_27_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9_22_LC_8_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9_12_LC_8_22_6/in3" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9_12_LC_8_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9_23_LC_8_23_0/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9_23_LC_8_23_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9_24_LC_8_23_2/in3" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9_24_LC_8_23_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9_28_LC_3_19_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9_28_LC_3_19_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9_15_LC_3_19_6/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9_15_LC_3_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9_29_LC_3_19_0/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9_29_LC_3_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9_13_LC_7_16_5/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9_13_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9_25_LC_7_16_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9_25_LC_7_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A_5_LC_3_20_6/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A_5_LC_3_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9_19_LC_3_23_4/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9_19_LC_3_23_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A_3_LC_4_22_5/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A_3_LC_4_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A_8_LC_4_22_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A_8_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9_21_LC_8_20_1/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9_21_LC_8_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9_14_LC_8_20_5/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9_14_LC_8_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9_18_LC_7_17_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9_18_LC_7_17_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9_26_LC_7_20_2/in3" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9_26_LC_7_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9_17_LC_4_19_3/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9_17_LC_4_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9_20_LC_4_19_5/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9_20_LC_4_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A_7_LC_4_19_4/in3" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A_7_LC_4_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9_11_LC_5_21_7/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9_11_LC_5_21_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A_9_LC_5_21_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A_9_LC_5_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9_10_LC_5_21_6/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9_10_LC_5_21_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A_6_LC_5_22_6/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A_6_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A_4_LC_5_22_4/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A_4_LC_5_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9_27_LC_5_19_4/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9_27_LC_5_19_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9_30_LC_5_19_7/in0" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9_30_LC_5_19_7/lcout" to break the combinatorial loop
Timer run-time: 8 seconds
timer succeed.
timer succeeded.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 4255 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt
ICE40UP5K_PROGRAM_Implmnt: newer file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ICE40UP5K_PROGRAM_syn.prj" -log "ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Sun Sep 22 23:58:28 2024

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd changed - recompiling
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Synthesizing work.main.behavioral.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":37:11:37:20|Signal osc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":38:11:38:21|Signal osc_powerup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:11:111:18|Signal pwm_out1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:21:111:28|Signal pwm_out2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":120:11:120:17|Signal freq_s1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":121:11:121:17|Signal freq_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":122:11:122:24|Signal phase_shift_ns is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":156:12:156:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":52:11:52:24|Signal start_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":53:11:53:23|Signal stop_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":59:11:59:28|Signal elapsed_time_ns_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":65:11:65:27|Signal phase_shift_ratio is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":68:11:68:27|Signal s1_freq_completed is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused bits 31 to 30 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":22:20:22:21|Using onehot encoding for type state_type. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@A: CL282 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Feedback mux created for signal target_ticks[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller.behavioral
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|All reachable assignments to state_error are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":64:4:64:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:11:86:25|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:11:113:25|Referenced variable elapsed_time_hc is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":94:8:94:9|Pruning unused register prev_delay_hc_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":66:8:66:9|Pruning unused register prev_delay_tr_1. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:8:113:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Pruning register bits 31 to 29 of target_ticks(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL249 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Initial value is not supported on state machine state
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":9:8:9:17|Input port bits 31 to 28 of duty_input(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":11:8:11:16|Input error_pin is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 23:58:28 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_fpga_mapper.srr"


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ICE40UP5K_PROGRAM_syn.prj" -log "ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Sun Sep 22 23:59:50 2024

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd changed - recompiling
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Synthesizing work.main.behavioral.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":37:11:37:20|Signal osc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":38:11:38:21|Signal osc_powerup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:11:111:18|Signal pwm_out1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:21:111:28|Signal pwm_out2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":120:11:120:17|Signal freq_s1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":121:11:121:17|Signal freq_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":122:11:122:24|Signal phase_shift_ns is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":156:12:156:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":52:11:52:24|Signal start_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":53:11:53:23|Signal stop_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":59:11:59:28|Signal elapsed_time_ns_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":65:11:65:27|Signal phase_shift_ratio is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":68:11:68:27|Signal s1_freq_completed is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused bits 31 to 30 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":22:20:22:21|Using onehot encoding for type state_type. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@A: CL282 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Feedback mux created for signal target_ticks[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller.behavioral
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|All reachable assignments to state_error are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":64:4:64:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:11:86:25|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:11:113:25|Referenced variable elapsed_time_hc is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":94:8:94:9|Pruning unused register prev_delay_hc_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":66:8:66:9|Pruning unused register prev_delay_tr_1. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:8:113:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Pruning register bits 31 to 29 of target_ticks(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL249 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Initial value is not supported on state machine state
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":9:8:9:17|Input port bits 31 to 28 of duty_input(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":11:8:11:16|Input error_pin is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 22 23:59:50 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_fpga_mapper.srr"


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ICE40UP5K_PROGRAM_syn.prj" -log "ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Mon Sep 23 00:03:40 2024

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd changed - recompiling
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Synthesizing work.main.behavioral.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":37:11:37:20|Signal osc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":38:11:38:21|Signal osc_powerup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:11:111:18|Signal pwm_out1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:21:111:28|Signal pwm_out2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":120:11:120:17|Signal freq_s1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":121:11:121:17|Signal freq_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":122:11:122:24|Signal phase_shift_ns is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":156:12:156:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":52:11:52:24|Signal start_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":53:11:53:23|Signal stop_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":59:11:59:28|Signal elapsed_time_ns_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":65:11:65:27|Signal phase_shift_ratio is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":68:11:68:27|Signal s1_freq_completed is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused bits 31 to 30 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":22:20:22:21|Using onehot encoding for type state_type. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@A: CL282 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Feedback mux created for signal target_ticks[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller.behavioral
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|All reachable assignments to state_error are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":64:4:64:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:11:86:25|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:11:113:25|Referenced variable elapsed_time_hc is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":94:8:94:9|Pruning unused register prev_delay_hc_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":66:8:66:9|Pruning unused register prev_delay_tr_1. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:8:113:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Pruning register bits 31 to 29 of target_ticks(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL249 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Initial value is not supported on state machine state
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":9:8:9:17|Input port bits 31 to 28 of duty_input(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":11:8:11:16|Input error_pin is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 00:03:40 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synlog\ICE40UP5K_PROGRAM_fpga_mapper.srr"


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 14 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ICE40UP5K_PROGRAM_syn.prj" -log "ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Mon Sep 23 00:04:26 2024

#Implementation: ICE40UP5K_PROGRAM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd changed - recompiling
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":192:13:192:18|s1_phy is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":193:13:193:18|s3_phy is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd changed - recompiling
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":5:7:5:10|Synthesizing work.main.behavioral.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":37:11:37:20|Signal osc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":38:11:38:21|Signal osc_powerup is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:11:111:18|Signal pwm_out1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":111:21:111:28|Signal pwm_out2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":120:11:120:17|Signal freq_s1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":121:11:121:17|Signal freq_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":122:11:122:24|Signal phase_shift_ns is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":5:7:5:19|Synthesizing work.pwm_generator.behavioral.
Post processing for work.pwm_generator.behavioral
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":7:7:7:19|Synthesizing work.current_shift.behavioral.
@W: CD434 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":156:12:156:14|Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":52:11:52:24|Signal start_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":53:11:53:23|Signal stop_timer_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":59:11:59:28|Signal elapsed_time_ns_s3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":65:11:65:27|Signal phase_shift_ratio is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":68:11:68:27|Signal s1_freq_completed is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":6:7:6:19|Synthesizing work.pi_controller.behavioral.
Post processing for work.pi_controller.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register anti_windup_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register prev_error_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PI_CONTROLLER.vhd":35:8:35:9|Pruning unused register int_term_1(31 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":5:7:5:11|Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Removing unused bit 31 of counter_4(31 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Optimizing register bit elapsed_time_ns(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\timer.vhd":30:8:30:9|Pruning register bit 31 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.current_shift.behavioral
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal stop_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal stop_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal start_timer_phase. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal start_timer_phase contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL113 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Feedback mux created for signal phase_bufor. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL116 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Input data for signal phase_bufor contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":5:7:5:22|Synthesizing work.phase_controller.behavioral.
@N: CD231 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":22:20:22:21|Using onehot encoding for type state_type. For example, enumeration readytogo_state is mapped to "100000".
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":5:7:5:12|Synthesizing work.stoper.behavioral.
Post processing for work.stoper.behavioral
@A: CL282 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Feedback mux created for signal target_ticks[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller.behavioral
@W: CL111 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|All reachable assignments to state_error are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":5:7:5:23|Synthesizing work.delay_measurement.behavioral.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":64:4:64:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:11:86:25|Referenced variable elapsed_time_tr is not in sensitivity list.
@W: CG296 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":92:4:92:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:11:113:25|Referenced variable elapsed_time_hc is not in sensitivity list.
Post processing for work.delay_measurement.behavioral
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":94:8:94:9|Pruning unused register prev_delay_hc_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":66:8:66:9|Pruning unused register prev_delay_tr_1. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":113:8:113:9|Latch generated from process for signal delay_hc(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\delay_measurement.vhd":86:8:86:9|Latch generated from process for signal delay_tr(31 downto 0); possible missing assignment in an if or case statement.
Post processing for work.main.behavioral
@W: CL279 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\stoper.vhd":28:8:28:9|Pruning register bits 31 to 29 of target_ticks(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
@W: CL249 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\phase_controller.vhd":66:8:66:9|Initial value is not supported on state machine state
@W: CL190 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Optimizing register bit stop_timer_phase to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register stop_timer_phase. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\current_shift.vhd":135:8:135:9|Pruning unused register phase_bufor. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\PWM_GENERATOR.vhd":9:8:9:17|Input port bits 31 to 28 of duty_input(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":11:8:11:16|Input error_pin is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 75MB)


Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":1:7:1:35|Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":14:61:14:61|Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":15:62:15:62|Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":18:65:18:65|Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":20:53:20:53|Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40_MAIN_PROGRAM_100MHZ_pll.v":22:54:22:54|Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\layer1.srs changed - recompiling
@W: Z198 :"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\MAIN.vhd":130:4:130:6|Unbound component SB_HFOSC of instance osc 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 00:04:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 00:04:27 2024

###########################################################]
# Mon Sep 23 00:04:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt 
Printing clock  summary report in "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance elapsed_time_ns_1[30:0] (in view: work.timer_2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":86:4:86:14|Removing instance timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:work.timer_2(behavioral) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":135:8:135:9|Removing sequential instance start_timer_phase (in view: work.CURRENT_SHIFT(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MAIN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Clock Summary
*****************

Start                                                        Requested     Requested     Clock                                                                       Clock                   Clock
Clock                                                        Frequency     Period        Type                                                                        Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)                                Inferred_clkgroup_0     636  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                                                    Inferred_clkgroup_0     0    
MAIN|delay_hc_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_2     2    
MAIN|delay_tr_input                                          100.0 MHz     10.000        inferred                                                                    Inferred_clkgroup_1     2    
System                                                       100.0 MHz     10.000        system                                                                      system_clkgroup         64   
phase_controller_1|S1_derived_clock                          100.5 MHz     9.948         derived (from ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock)     Inferred_clkgroup_0     2    
==================================================================================================================================================================================================

@W: MT531 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Found signal identified as System clock which controls 64 sequential elements including delay_measurement_inst.delay_hc[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|Found inferred clock MAIN|delay_tr_input which controls 2 sequential elements including delay_measurement_inst.start_timer_tr. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|Found inferred clock MAIN|delay_hc_input which controls 2 sequential elements including delay_measurement_inst.start_timer_hc. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[28] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[29] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[30] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance control_out[31] (in view: work.PI_CONTROLLER(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance elapsed_time_ns_1[0] (in view: work.timer_3(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 23 00:04:28 2024

###########################################################]
# Mon Sep 23 00:04:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":66:8:66:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_flag is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.target_ticks[28:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.start_latched is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_flag is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\phase_controller.vhd":66:8:66:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.counter[30:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":112:8:112:9|User-specified initial value defined for instance current_shift_inst.start_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\current_shift.vhd":112:8:112:9|User-specified initial value defined for instance current_shift_inst.stop_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.integrator[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.error_control[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.output_unclamped[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.prop_term[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pwm_generator.vhd":28:8:28:9|User-specified initial value defined for instance pwm_generator_inst.counter[9:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pwm_generator.vhd":28:8:28:9|Found counter in view:work.MAIN(behavioral) instance pwm_generator_inst.counter[9:0] 
@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":86:8:86:9|Sequential instance delay_measurement_inst.delay_tr[31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Sequential instance delay_measurement_inst.delay_hc[31] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Found counter in view:work.timer(behavioral) instance counter[30:0] 
Encoding state machine state[0:4] (in view: work.phase_controller_1(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Found counter in view:work.stoper(behavioral) instance counter[31:0] 
Encoding state machine state[0:4] (in view: work.phase_controller_0(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[28] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[29] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[30] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance PI_CTRL.control_out[31] (in view: work.CURRENT_SHIFT(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance elapsed_time_ns_1[0] (in view: work.timer_3(behavioral)) because it does not drive other instances.
@N: MO231 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Found counter in view:work.timer_3(behavioral) instance counter[30:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[27] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[26] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[25] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[24] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[23] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[22] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[21] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[20] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[19] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[18] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":86:8:86:9|Removing sequential instance delay_measurement_inst.delay_tr[0] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":86:8:86:9|Removing sequential instance delay_measurement_inst.delay_tr[1] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":86:8:86:9|Removing sequential instance delay_measurement_inst.delay_tr[2] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Removing sequential instance delay_measurement_inst.delay_hc[0] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Removing sequential instance delay_measurement_inst.delay_hc[1] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\delay_measurement.vhd":113:8:113:9|Removing sequential instance delay_measurement_inst.delay_hc[2] (in view: work.MAIN(behavioral)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[1] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[2] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[3] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[4] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[5] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[6] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[7] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[8] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[9] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[10] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[11] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[12] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\timer.vhd":30:8:30:9|Removing sequential instance current_shift_inst.timer_s1.elapsed_time_ns_1[13] (in view: work.MAIN(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[18] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[19] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[20] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[21] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[22] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[23] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[24] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[25] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[26] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[27] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[28] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[29] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[30] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.error_control[31] (in view: work.MAIN(behavioral)) because it is equivalent to instance current_shift_inst.PI_CTRL.error_control[17] (in view: work.MAIN(behavioral)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Removing sequential instance phase_controller_inst1.stoper_hc.target_ticks[28] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Removing sequential instance phase_controller_inst1.stoper_tr.target_ticks[28] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Removing sequential instance phase_controller_inst2.stoper_hc.target_ticks[28] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\stoper.vhd":28:8:28:9|Removing sequential instance phase_controller_inst2.stoper_tr.target_ticks[28] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pi_controller.vhd":35:8:35:9|Removing sequential instance current_shift_inst.PI_CTRL.integrator[0] (in view: work.MAIN(behavioral)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.28ns		 952 /       574
   2		0h:00m:00s		     1.28ns		 952 /       574
Re-levelizing using alternate method
Assigned 0 out of 2277 signals to level zero using alternate method
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":20:8:20:21|SB_GB_IO inserted on the port delay_tr_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":21:8:21:21|SB_GB_IO inserted on the port delay_hc_input.
@N: FX1016 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\ice40up5k_program\main.vhd":9:8:9:12|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net phase_controller_inst2.stoper_tr.un2_start_2_0.
@N: FX1017 :|SB_GB inserted on the net phase_controller_inst1.stoper_hc.un2_start_2_0.
@N: FX1017 :|SB_GB inserted on the net phase_controller_inst1.stoper_tr.un2_start_2_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)

Warning: Found 56 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[17]
1) instance delay_measurement_inst.delay_tr_latch[17] (in view: work.MAIN(behavioral)), output net measured_delay_tr[17] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[17]
    input  pin delay_measurement_inst.delay_tr_latch[17]/I1
    instance   delay_measurement_inst.delay_tr_latch[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[17]/O
    net        measured_delay_tr[17]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[16]
2) instance delay_measurement_inst.delay_tr_latch[16] (in view: work.MAIN(behavioral)), output net measured_delay_tr[16] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[16]
    input  pin delay_measurement_inst.delay_tr_latch[16]/I1
    instance   delay_measurement_inst.delay_tr_latch[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[16]/O
    net        measured_delay_tr[16]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[15]
3) instance delay_measurement_inst.delay_tr_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_tr[15] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[15]
    input  pin delay_measurement_inst.delay_tr_latch[15]/I1
    instance   delay_measurement_inst.delay_tr_latch[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[15]/O
    net        measured_delay_tr[15]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[14]
4) instance delay_measurement_inst.delay_tr_latch[14] (in view: work.MAIN(behavioral)), output net measured_delay_tr[14] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[14]
    input  pin delay_measurement_inst.delay_tr_latch[14]/I1
    instance   delay_measurement_inst.delay_tr_latch[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[14]/O
    net        measured_delay_tr[14]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[13]
5) instance delay_measurement_inst.delay_tr_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_tr[13] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[13]
    input  pin delay_measurement_inst.delay_tr_latch[13]/I1
    instance   delay_measurement_inst.delay_tr_latch[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[13]/O
    net        measured_delay_tr[13]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[12]
6) instance delay_measurement_inst.delay_tr_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_tr[12] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[12]
    input  pin delay_measurement_inst.delay_tr_latch[12]/I1
    instance   delay_measurement_inst.delay_tr_latch[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[12]/O
    net        measured_delay_tr[12]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[11]
7) instance delay_measurement_inst.delay_tr_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_tr[11] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[11]
    input  pin delay_measurement_inst.delay_tr_latch[11]/I1
    instance   delay_measurement_inst.delay_tr_latch[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[11]/O
    net        measured_delay_tr[11]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[10]
8) instance delay_measurement_inst.delay_tr_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_tr[10] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[10]
    input  pin delay_measurement_inst.delay_tr_latch[10]/I1
    instance   delay_measurement_inst.delay_tr_latch[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[10]/O
    net        measured_delay_tr[10]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[9]
9) instance delay_measurement_inst.delay_tr_latch[9] (in view: work.MAIN(behavioral)), output net measured_delay_tr[9] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[9]
    input  pin delay_measurement_inst.delay_tr_latch[9]/I1
    instance   delay_measurement_inst.delay_tr_latch[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[9]/O
    net        measured_delay_tr[9]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[8]
10) instance delay_measurement_inst.delay_tr_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_tr[8] (in view: work.MAIN(behavioral))
    net        measured_delay_tr[8]
    input  pin delay_measurement_inst.delay_tr_latch[8]/I1
    instance   delay_measurement_inst.delay_tr_latch[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_latch[8]/O
    net        measured_delay_tr[8]
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[7]
11) instance delay_measurement_inst.delay_tr_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_tr[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[6]
12) instance delay_measurement_inst.delay_tr_latch[6] (in view: work.MAIN(behavioral)), output net measured_delay_tr[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[5]
13) instance delay_measurement_inst.delay_tr_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_tr[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[4]
14) instance delay_measurement_inst.delay_tr_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_tr[4] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[3]
15) instance delay_measurement_inst.delay_tr_latch[3] (in view: work.MAIN(behavioral)), output net measured_delay_tr[3] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[3]
16) instance delay_measurement_inst.delay_hc_latch[3] (in view: work.MAIN(behavioral)), output net measured_delay_hc[3] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[30]
17) instance delay_measurement_inst.delay_tr_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_tr[30] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[29]
18) instance delay_measurement_inst.delay_tr_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_tr[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[28]
19) instance delay_measurement_inst.delay_tr_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_tr[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[27]
20) instance delay_measurement_inst.delay_tr_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_tr[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[26]
21) instance delay_measurement_inst.delay_tr_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_tr[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[25]
22) instance delay_measurement_inst.delay_tr_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_tr[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[24]
23) instance delay_measurement_inst.delay_tr_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_tr[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[23]
24) instance delay_measurement_inst.delay_tr_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_tr[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[22]
25) instance delay_measurement_inst.delay_tr_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_tr[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[21]
26) instance delay_measurement_inst.delay_tr_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_tr[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[20]
27) instance delay_measurement_inst.delay_tr_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_tr[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[19]
28) instance delay_measurement_inst.delay_tr_latch[19] (in view: work.MAIN(behavioral)), output net measured_delay_tr[19] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_tr[18]
29) instance delay_measurement_inst.delay_tr_latch[18] (in view: work.MAIN(behavioral)), output net measured_delay_tr[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[18]
30) instance delay_measurement_inst.delay_hc_latch[18] (in view: work.MAIN(behavioral)), output net measured_delay_hc[18] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[17]
31) instance delay_measurement_inst.delay_hc_latch[17] (in view: work.MAIN(behavioral)), output net measured_delay_hc[17] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[16]
32) instance delay_measurement_inst.delay_hc_latch[16] (in view: work.MAIN(behavioral)), output net measured_delay_hc[16] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[15]
33) instance delay_measurement_inst.delay_hc_latch[15] (in view: work.MAIN(behavioral)), output net measured_delay_hc[15] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[14]
34) instance delay_measurement_inst.delay_hc_latch[14] (in view: work.MAIN(behavioral)), output net measured_delay_hc[14] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[13]
35) instance delay_measurement_inst.delay_hc_latch[13] (in view: work.MAIN(behavioral)), output net measured_delay_hc[13] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[12]
36) instance delay_measurement_inst.delay_hc_latch[12] (in view: work.MAIN(behavioral)), output net measured_delay_hc[12] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[11]
37) instance delay_measurement_inst.delay_hc_latch[11] (in view: work.MAIN(behavioral)), output net measured_delay_hc[11] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[10]
38) instance delay_measurement_inst.delay_hc_latch[10] (in view: work.MAIN(behavioral)), output net measured_delay_hc[10] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[9]
39) instance delay_measurement_inst.delay_hc_latch[9] (in view: work.MAIN(behavioral)), output net measured_delay_hc[9] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[8]
40) instance delay_measurement_inst.delay_hc_latch[8] (in view: work.MAIN(behavioral)), output net measured_delay_hc[8] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[7]
41) instance delay_measurement_inst.delay_hc_latch[7] (in view: work.MAIN(behavioral)), output net measured_delay_hc[7] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[6]
42) instance delay_measurement_inst.delay_hc_latch[6] (in view: work.MAIN(behavioral)), output net measured_delay_hc[6] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[5]
43) instance delay_measurement_inst.delay_hc_latch[5] (in view: work.MAIN(behavioral)), output net measured_delay_hc[5] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[4]
44) instance delay_measurement_inst.delay_hc_latch[4] (in view: work.MAIN(behavioral)), output net measured_delay_hc[4] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[30]
45) instance delay_measurement_inst.delay_hc_latch[30] (in view: work.MAIN(behavioral)), output net measured_delay_hc[30] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[29]
46) instance delay_measurement_inst.delay_hc_latch[29] (in view: work.MAIN(behavioral)), output net measured_delay_hc[29] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[28]
47) instance delay_measurement_inst.delay_hc_latch[28] (in view: work.MAIN(behavioral)), output net measured_delay_hc[28] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[27]
48) instance delay_measurement_inst.delay_hc_latch[27] (in view: work.MAIN(behavioral)), output net measured_delay_hc[27] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[26]
49) instance delay_measurement_inst.delay_hc_latch[26] (in view: work.MAIN(behavioral)), output net measured_delay_hc[26] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[25]
50) instance delay_measurement_inst.delay_hc_latch[25] (in view: work.MAIN(behavioral)), output net measured_delay_hc[25] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[24]
51) instance delay_measurement_inst.delay_hc_latch[24] (in view: work.MAIN(behavioral)), output net measured_delay_hc[24] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[23]
52) instance delay_measurement_inst.delay_hc_latch[23] (in view: work.MAIN(behavioral)), output net measured_delay_hc[23] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[22]
53) instance delay_measurement_inst.delay_hc_latch[22] (in view: work.MAIN(behavioral)), output net measured_delay_hc[22] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[21]
54) instance delay_measurement_inst.delay_hc_latch[21] (in view: work.MAIN(behavioral)), output net measured_delay_hc[21] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[20]
55) instance delay_measurement_inst.delay_hc_latch[20] (in view: work.MAIN(behavioral)), output net measured_delay_hc[20] (in view: work.MAIN(behavioral))
@W: BN137 :|Found combinational loop during mapping at net measured_delay_hc[19]
56) instance delay_measurement_inst.delay_hc_latch[19] (in view: work.MAIN(behavioral)), output net measured_delay_hc[19] (in view: work.MAIN(behavioral))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)

@N: MT611 :|Automatically generated clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock phase_controller_1|S1_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 570 clock pin(s) of sequential element(s)
0 instances converted, 570 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                      
-----------------------------------------------------------------------------------------------------------------------
@K:CKID0002       delay_hc_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_hc
@K:CKID0003       delay_tr_input_ibuf_gb_io     SB_GB_IO               2          delay_measurement_inst.start_timer_tr
=======================================================================================================================
====================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst     SB_PLL40_CORE          570        pwm_generator_inst.counter[9]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 148MB)

Writing Analyst data base C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 148MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 148MB)

Warning: Found 56 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
1) instance elapsed_time_ns_1_RNIHE71B[18] (in view: work.timer(netlist)), output net measured_delay_tr[18] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHE71B[18]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
2) instance elapsed_time_ns_1_RNIIF71B[19] (in view: work.timer(netlist)), output net measured_delay_tr[19] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIF71B[19]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
3) instance elapsed_time_ns_1_RNIA881B[20] (in view: work.timer(netlist)), output net measured_delay_tr[20] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA881B[20]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
4) instance elapsed_time_ns_1_RNIB981B[21] (in view: work.timer(netlist)), output net measured_delay_tr[21] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB981B[21]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
5) instance elapsed_time_ns_1_RNICA81B[22] (in view: work.timer(netlist)), output net measured_delay_tr[22] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA81B[22]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
6) instance elapsed_time_ns_1_RNIDB81B[23] (in view: work.timer(netlist)), output net measured_delay_tr[23] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDB81B[23]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
7) instance elapsed_time_ns_1_RNIEC81B[24] (in view: work.timer(netlist)), output net measured_delay_tr[24] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC81B[24]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
8) instance elapsed_time_ns_1_RNIFD81B[25] (in view: work.timer(netlist)), output net measured_delay_tr[25] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFD81B[25]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
9) instance elapsed_time_ns_1_RNIGE81B[26] (in view: work.timer(netlist)), output net measured_delay_tr[26] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGE81B[26]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
10) instance elapsed_time_ns_1_RNIHF81B[27] (in view: work.timer(netlist)), output net measured_delay_tr[27] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHF81B[27]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
11) instance elapsed_time_ns_1_RNIIG81B[28] (in view: work.timer(netlist)), output net measured_delay_tr[28] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIG81B[28]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
12) instance elapsed_time_ns_1_RNIJH81B[29] (in view: work.timer(netlist)), output net measured_delay_tr[29] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJH81B[29]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
13) instance elapsed_time_ns_1_RNIBA91B[30] (in view: work.timer(netlist)), output net measured_delay_tr[30] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBA91B[30]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
14) instance elapsed_time_ns_1_RNIRDOMA[3] (in view: work.timer(netlist)), output net measured_delay_tr[3] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRDOMA[3]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[3]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
15) instance elapsed_time_ns_1_RNISEOMA[4] (in view: work.timer(netlist)), output net measured_delay_tr[4] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNISEOMA[4]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
16) instance elapsed_time_ns_1_RNITFOMA[5] (in view: work.timer(netlist)), output net measured_delay_tr[5] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNITFOMA[5]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
17) instance elapsed_time_ns_1_RNIUGOMA[6] (in view: work.timer(netlist)), output net measured_delay_tr[6] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUGOMA[6]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
18) instance elapsed_time_ns_1_RNIVHOMA[7] (in view: work.timer(netlist)), output net measured_delay_tr[7] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVHOMA[7]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
19) instance elapsed_time_ns_1_RNI0JOMA[8] (in view: work.timer(netlist)), output net measured_delay_tr[8] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0JOMA[8]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
20) instance elapsed_time_ns_1_RNI1KOMA[9] (in view: work.timer(netlist)), output net measured_delay_tr[9] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1KOMA[9]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
21) instance elapsed_time_ns_1_RNI9671B[10] (in view: work.timer(netlist)), output net measured_delay_tr[10] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI9671B[10]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[10]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
22) instance elapsed_time_ns_1_RNIA771B[11] (in view: work.timer(netlist)), output net measured_delay_tr[11] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIA771B[11]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
23) instance elapsed_time_ns_1_RNIB871B[12] (in view: work.timer(netlist)), output net measured_delay_tr[12] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIB871B[12]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
24) instance elapsed_time_ns_1_RNIC971B[13] (in view: work.timer(netlist)), output net measured_delay_tr[13] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIC971B[13]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
25) instance elapsed_time_ns_1_RNIDA71B[14] (in view: work.timer(netlist)), output net measured_delay_tr[14] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDA71B[14]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
26) instance elapsed_time_ns_1_RNIEB71B[15] (in view: work.timer(netlist)), output net measured_delay_tr[15] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEB71B[15]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
27) instance elapsed_time_ns_1_RNIFC71B[16] (in view: work.timer(netlist)), output net measured_delay_tr[16] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFC71B[16]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
28) instance elapsed_time_ns_1_RNIGD71B[17] (in view: work.timer(netlist)), output net measured_delay_tr[17] (in view: work.timer(netlist))
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
    input  pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]/I1
    instance   delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGD71B[17]/O
    net        delay_measurement_inst.delay_tr_timer.measured_delay_tr[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
29) instance elapsed_time_ns_1_RNII21T9[19] (in view: work.timer_0(netlist)), output net measured_delay_hc[19] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII21T9[19]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[19]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
30) instance elapsed_time_ns_1_RNIAR1T9[20] (in view: work.timer_0(netlist)), output net measured_delay_hc[20] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAR1T9[20]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[20]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
31) instance elapsed_time_ns_1_RNIBS1T9[21] (in view: work.timer_0(netlist)), output net measured_delay_hc[21] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBS1T9[21]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[21]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
32) instance elapsed_time_ns_1_RNICT1T9[22] (in view: work.timer_0(netlist)), output net measured_delay_hc[22] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICT1T9[22]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[22]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
33) instance elapsed_time_ns_1_RNIDU1T9[23] (in view: work.timer_0(netlist)), output net measured_delay_hc[23] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDU1T9[23]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[23]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
34) instance elapsed_time_ns_1_RNIEV1T9[24] (in view: work.timer_0(netlist)), output net measured_delay_hc[24] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEV1T9[24]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[24]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
35) instance elapsed_time_ns_1_RNIF02T9[25] (in view: work.timer_0(netlist)), output net measured_delay_hc[25] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF02T9[25]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[25]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
36) instance elapsed_time_ns_1_RNIG12T9[26] (in view: work.timer_0(netlist)), output net measured_delay_hc[26] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG12T9[26]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[26]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
37) instance elapsed_time_ns_1_RNIH22T9[27] (in view: work.timer_0(netlist)), output net measured_delay_hc[27] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH22T9[27]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[27]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
38) instance elapsed_time_ns_1_RNII32T9[28] (in view: work.timer_0(netlist)), output net measured_delay_hc[28] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII32T9[28]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[28]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
39) instance elapsed_time_ns_1_RNIJ42T9[29] (in view: work.timer_0(netlist)), output net measured_delay_hc[29] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ42T9[29]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[29]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
40) instance elapsed_time_ns_1_RNIBT2T9[30] (in view: work.timer_0(netlist)), output net measured_delay_hc[30] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBT2T9[30]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[30]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
41) instance elapsed_time_ns_1_RNISSN2A[4] (in view: work.timer_0(netlist)), output net measured_delay_hc[4] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNISSN2A[4]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[4]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
42) instance elapsed_time_ns_1_RNITTN2A[5] (in view: work.timer_0(netlist)), output net measured_delay_hc[5] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITTN2A[5]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[5]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
43) instance elapsed_time_ns_1_RNIUUN2A[6] (in view: work.timer_0(netlist)), output net measured_delay_hc[6] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUUN2A[6]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[6]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
44) instance elapsed_time_ns_1_RNIVVN2A[7] (in view: work.timer_0(netlist)), output net measured_delay_hc[7] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIVVN2A[7]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[7]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
45) instance elapsed_time_ns_1_RNI01O2A[8] (in view: work.timer_0(netlist)), output net measured_delay_hc[8] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI01O2A[8]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[8]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
46) instance elapsed_time_ns_1_RNI12O2A[9] (in view: work.timer_0(netlist)), output net measured_delay_hc[9] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI12O2A[9]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[9]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
47) instance elapsed_time_ns_1_RNI9P0T9[10] (in view: work.timer_0(netlist)), output net measured_delay_hc[10] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI9P0T9[10]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[10]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
48) instance elapsed_time_ns_1_RNIAQ0T9[11] (in view: work.timer_0(netlist)), output net measured_delay_hc[11] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAQ0T9[11]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[11]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
49) instance elapsed_time_ns_1_RNIBR0T9[12] (in view: work.timer_0(netlist)), output net measured_delay_hc[12] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBR0T9[12]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[12]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
50) instance elapsed_time_ns_1_RNICS0T9[13] (in view: work.timer_0(netlist)), output net measured_delay_hc[13] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNICS0T9[13]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[13]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
51) instance elapsed_time_ns_1_RNIDT0T9[14] (in view: work.timer_0(netlist)), output net measured_delay_hc[14] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDT0T9[14]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[14]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
52) instance elapsed_time_ns_1_RNIEU0T9[15] (in view: work.timer_0(netlist)), output net measured_delay_hc[15] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIEU0T9[15]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[15]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
53) instance elapsed_time_ns_1_RNIFV0T9[16] (in view: work.timer_0(netlist)), output net measured_delay_hc[16] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIFV0T9[16]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[16]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
54) instance elapsed_time_ns_1_RNIG01T9[17] (in view: work.timer_0(netlist)), output net measured_delay_hc[17] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG01T9[17]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[17]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
55) instance elapsed_time_ns_1_RNIH11T9[18] (in view: work.timer_0(netlist)), output net measured_delay_hc[18] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH11T9[18]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[18]
@W: BN137 :|Found combinational loop during mapping at net delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
56) instance elapsed_time_ns_1_RNIRRN2A[3] (in view: work.timer_0(netlist)), output net measured_delay_hc[3] (in view: work.timer_0(netlist))
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
    input  pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]/I1
    instance   delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3] (cell SB_LUT4)
    output pin delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIRRN2A[3]/O
    net        delay_measurement_inst.delay_hc_timer.measured_delay_hc[3]
End of loops
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\pwm_generator.vhd":53:25:53:39|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MAIN|delay_tr_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_tr_input"
@W: MT420 |Found inferred clock MAIN|delay_hc_input with period 10.00ns. Please declare a user-defined clock on object "p:delay_hc_input"
@W: MT420 |Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"
@N: MT615 |Found clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 23 00:04:29 2024
#


Top view:               MAIN
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.796

                                                             Requested     Estimated     Requested     Estimated                 Clock                                            Clock              
Starting Clock                                               Frequency     Frequency     Period        Period        Slack       Type                                             Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     79.0 MHz      9.948         12.652        -2.704      derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      NA            83.320        NA            DCM/PLL     inferred                                         Inferred_clkgroup_0
MAIN|delay_hc_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_2
MAIN|delay_tr_input                                          100.0 MHz     211.9 MHz     10.000        4.718         5.282       inferred                                         Inferred_clkgroup_1
System                                                       100.0 MHz     200.4 MHz     10.000        4.991         5.009       system                                           system_clkgroup    
=====================================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                  Ending                                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    System                                                    |  10.000      5.009   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                    ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -6.796  |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       MAIN|delay_tr_input                                       |  10.000      5.282   |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_tr_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       MAIN|delay_hc_input                                       |  10.000      5.282   |  No paths    -      |  No paths    -      |  No paths    -    
MAIN|delay_hc_input                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  System                                                    |  9.948       9.152   |  No paths    -      |  No paths    -      |  No paths    -    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -2.704  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                                                  Arrival           
Instance                                            Reference                                                    Type        Pin     Net                      Time        Slack 
                                                    Clock                                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[28]     0.796       -2.704
current_shift_inst.PI_CTRL.output_unclamped[10]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[10]     0.796       -2.631
current_shift_inst.PI_CTRL.output_unclamped[30]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[30]     0.796       -2.631
current_shift_inst.PI_CTRL.output_unclamped[23]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[23]     0.796       -2.611
current_shift_inst.PI_CTRL.integrator[13]           ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       integrator[13]           0.796       -2.590
current_shift_inst.PI_CTRL.output_unclamped[25]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[25]     0.796       -2.559
current_shift_inst.PI_CTRL.output_unclamped[17]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[17]     0.796       -2.538
current_shift_inst.PI_CTRL.output_unclamped[24]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[24]     0.796       -2.538
current_shift_inst.PI_CTRL.output_unclamped[26]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       output_unclamped[26]     0.796       -2.528
current_shift_inst.PI_CTRL.integrator[14]           ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       integrator[14]           0.796       -2.518
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                                  Required           
Instance                                      Reference                                                    Type        Pin     Net                      Time         Slack 
                                              Clock                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.control_out[0]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       N_16_i                   9.793        -2.704
current_shift_inst.PI_CTRL.control_out[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       N_18_i                   9.793        -2.704
current_shift_inst.PI_CTRL.control_out[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       N_20_i                   9.793        -2.704
current_shift_inst.PI_CTRL.control_out[3]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       control_out_2_0_i[3]     9.793        -2.704
current_shift_inst.PI_CTRL.control_out[4]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       N_14_i                   9.793        -2.704
current_shift_inst.PI_CTRL.integrator[2]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       integrator_4[2]          9.793        -2.590
current_shift_inst.PI_CTRL.integrator[4]      ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       integrator_4[4]          9.793        -2.590
current_shift_inst.PI_CTRL.integrator[10]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       integrator_4[10]         9.793        -2.590
current_shift_inst.PI_CTRL.integrator[11]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       integrator_4[11]         9.793        -2.590
current_shift_inst.PI_CTRL.integrator[12]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       integrator_4[12]         9.793        -2.590
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.704

    Number of logic level(s):                5
    Starting point:                          current_shift_inst.PI_CTRL.output_unclamped[28] / Q
    Ending point:                            current_shift_inst.PI_CTRL.control_out[3] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]             SB_DFFR     Q        Out     0.796     0.796       -         
output_unclamped[28]                                        Net         -        -       1.599     -           4         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     I0       In      -         2.395       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     O        Out     0.661     3.056       -         
control_out_2_iv_i_o3_0[9]                                  Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     I0       In      -         4.427       -         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     O        Out     0.661     5.089       -         
control_out_2_iv_i_o3_15[9]                                 Net         -        -       1.371     -           2         
current_shift_inst.PI_CTRL.control_out_RNO_4[3]             SB_LUT4     I2       In      -         6.460       -         
current_shift_inst.PI_CTRL.control_out_RNO_4[3]             SB_LUT4     O        Out     0.558     7.018       -         
N_53_0                                                      Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO_0[3]             SB_LUT4     I0       In      -         8.389       -         
current_shift_inst.PI_CTRL.control_out_RNO_0[3]             SB_LUT4     O        Out     0.569     8.957       -         
N_5                                                         Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO[3]               SB_LUT4     I0       In      -         10.329      -         
current_shift_inst.PI_CTRL.control_out_RNO[3]               SB_LUT4     O        Out     0.661     10.990      -         
control_out_2_0_i[3]                                        Net         -        -       1.507     -           1         
current_shift_inst.PI_CTRL.control_out[3]                   SB_DFFR     D        In      -         12.497      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.704

    Number of logic level(s):                5
    Starting point:                          current_shift_inst.PI_CTRL.output_unclamped[28] / Q
    Ending point:                            current_shift_inst.PI_CTRL.control_out[0] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]             SB_DFFR     Q        Out     0.796     0.796       -         
output_unclamped[28]                                        Net         -        -       1.599     -           4         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     I0       In      -         2.395       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     O        Out     0.661     3.056       -         
control_out_2_iv_i_o3_0[9]                                  Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     I0       In      -         4.427       -         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     O        Out     0.661     5.089       -         
control_out_2_iv_i_o3_15[9]                                 Net         -        -       1.371     -           2         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     I2       In      -         6.460       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     O        Out     0.558     7.018       -         
N_53                                                        Net         -        -       1.371     -           9         
current_shift_inst.PI_CTRL.control_out_RNO_0[0]             SB_LUT4     I0       In      -         8.389       -         
current_shift_inst.PI_CTRL.control_out_RNO_0[0]             SB_LUT4     O        Out     0.661     9.050       -         
N_12_2                                                      Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO[0]               SB_LUT4     I0       In      -         10.422      -         
current_shift_inst.PI_CTRL.control_out_RNO[0]               SB_LUT4     O        Out     0.569     10.990      -         
N_16_i                                                      Net         -        -       1.507     -           1         
current_shift_inst.PI_CTRL.control_out[0]                   SB_DFFR     D        In      -         12.497      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.704

    Number of logic level(s):                5
    Starting point:                          current_shift_inst.PI_CTRL.output_unclamped[28] / Q
    Ending point:                            current_shift_inst.PI_CTRL.control_out[1] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]             SB_DFFR     Q        Out     0.796     0.796       -         
output_unclamped[28]                                        Net         -        -       1.599     -           4         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     I0       In      -         2.395       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     O        Out     0.661     3.056       -         
control_out_2_iv_i_o3_0[9]                                  Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     I0       In      -         4.427       -         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     O        Out     0.661     5.089       -         
control_out_2_iv_i_o3_15[9]                                 Net         -        -       1.371     -           2         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     I2       In      -         6.460       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     O        Out     0.558     7.018       -         
N_53                                                        Net         -        -       1.371     -           9         
current_shift_inst.PI_CTRL.control_out_RNO_0[1]             SB_LUT4     I0       In      -         8.389       -         
current_shift_inst.PI_CTRL.control_out_RNO_0[1]             SB_LUT4     O        Out     0.661     9.050       -         
N_12_1                                                      Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO[1]               SB_LUT4     I0       In      -         10.422      -         
current_shift_inst.PI_CTRL.control_out_RNO[1]               SB_LUT4     O        Out     0.569     10.990      -         
N_18_i                                                      Net         -        -       1.507     -           1         
current_shift_inst.PI_CTRL.control_out[1]                   SB_DFFR     D        In      -         12.497      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.704

    Number of logic level(s):                5
    Starting point:                          current_shift_inst.PI_CTRL.output_unclamped[28] / Q
    Ending point:                            current_shift_inst.PI_CTRL.control_out[2] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]             SB_DFFR     Q        Out     0.796     0.796       -         
output_unclamped[28]                                        Net         -        -       1.599     -           4         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     I0       In      -         2.395       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     O        Out     0.661     3.056       -         
control_out_2_iv_i_o3_0[9]                                  Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     I0       In      -         4.427       -         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     O        Out     0.661     5.089       -         
control_out_2_iv_i_o3_15[9]                                 Net         -        -       1.371     -           2         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     I2       In      -         6.460       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     O        Out     0.558     7.018       -         
N_53                                                        Net         -        -       1.371     -           9         
current_shift_inst.PI_CTRL.control_out_RNO_0[2]             SB_LUT4     I0       In      -         8.389       -         
current_shift_inst.PI_CTRL.control_out_RNO_0[2]             SB_LUT4     O        Out     0.661     9.050       -         
N_12_0                                                      Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO[2]               SB_LUT4     I0       In      -         10.422      -         
current_shift_inst.PI_CTRL.control_out_RNO[2]               SB_LUT4     O        Out     0.569     10.990      -         
N_20_i                                                      Net         -        -       1.507     -           1         
current_shift_inst.PI_CTRL.control_out[2]                   SB_DFFR     D        In      -         12.497      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.704

    Number of logic level(s):                5
    Starting point:                          current_shift_inst.PI_CTRL.output_unclamped[28] / Q
    Ending point:                            current_shift_inst.PI_CTRL.control_out[4] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
current_shift_inst.PI_CTRL.output_unclamped[28]             SB_DFFR     Q        Out     0.796     0.796       -         
output_unclamped[28]                                        Net         -        -       1.599     -           4         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     I0       In      -         2.395       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIRQ82[28]     SB_LUT4     O        Out     0.661     3.056       -         
control_out_2_iv_i_o3_0[9]                                  Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     I0       In      -         4.427       -         
current_shift_inst.PI_CTRL.output_unclamped_RNI8MK5[25]     SB_LUT4     O        Out     0.661     5.089       -         
control_out_2_iv_i_o3_15[9]                                 Net         -        -       1.371     -           2         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     I2       In      -         6.460       -         
current_shift_inst.PI_CTRL.output_unclamped_RNIE88N[10]     SB_LUT4     O        Out     0.558     7.018       -         
N_53                                                        Net         -        -       1.371     -           9         
current_shift_inst.PI_CTRL.control_out_RNO_0[4]             SB_LUT4     I0       In      -         8.389       -         
current_shift_inst.PI_CTRL.control_out_RNO_0[4]             SB_LUT4     O        Out     0.661     9.050       -         
N_80                                                        Net         -        -       1.371     -           1         
current_shift_inst.PI_CTRL.control_out_RNO[4]               SB_LUT4     I0       In      -         10.422      -         
current_shift_inst.PI_CTRL.control_out_RNO[4]               SB_LUT4     O        Out     0.569     10.990      -         
N_14_i                                                      Net         -        -       1.507     -           1         
current_shift_inst.PI_CTRL.control_out[4]                   SB_DFFR     D        In      -         12.497      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_hc_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     Q       start_timer_hc     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc     MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc_i     9.845        5.282
delay_measurement_inst.stop_timer_hc      MAIN|delay_hc_input     SB_DFFR     D       start_timer_hc       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_hc / Q
    Ending point:                            delay_measurement_inst.start_timer_hc / D
    The start point is clocked by            MAIN|delay_hc_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_hc_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_hc         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_hc                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_hc_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_hc_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_hc         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN|delay_tr_input
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                       Arrival          
Instance                                  Reference               Type        Pin     Net                Time        Slack
                                          Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     Q       start_timer_tr     0.796       5.282
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                         Required          
Instance                                  Reference               Type        Pin     Net                  Time         Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr     MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr_i     9.845        5.282
delay_measurement_inst.stop_timer_tr      MAIN|delay_tr_input     SB_DFFR     D       start_timer_tr       9.845        6.481
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.282

    Number of logic level(s):                1
    Starting point:                          delay_measurement_inst.start_timer_tr / Q
    Ending point:                            delay_measurement_inst.start_timer_tr / D
    The start point is clocked by            MAIN|delay_tr_input [rising] on pin C
    The end   point is clocked by            MAIN|delay_tr_input [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
delay_measurement_inst.start_timer_tr         SB_DFFR     Q        Out     0.796     0.796       -         
start_timer_tr                                Net         -        -       1.599     -           3         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     I0       In      -         2.395       -         
delay_measurement_inst.start_timer_tr_RNO     SB_LUT4     O        Out     0.661     3.056       -         
start_timer_tr_i                              Net         -        -       1.507     -           1         
delay_measurement_inst.start_timer_tr         SB_DFFR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                     Arrival           
Instance                                               Reference     Type         Pin       Net                     Time        Slack 
                                                       Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[0]      un2_threshold_2[0]      0.000       -6.796
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[15]     un2_threshold_1[15]     0.000       -6.754
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[1]      un2_threshold_2[1]      0.000       -6.596
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[16]     un2_threshold_1[16]     0.000       -6.554
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[7]      un3_threshold           0.000       -6.436
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[2]      un2_threshold_2[2]      0.000       -6.396
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[17]     un2_threshold_1[17]     0.000       -6.354
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[8]      O_0[8]                  0.000       -6.236
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]     System        SB_MAC16     O[3]      un2_threshold_2[3]      0.000       -6.196
pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]     System        SB_MAC16     O[18]     un2_threshold_1[18]     0.000       -6.154
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                 Required           
Instance                                      Reference     Type        Pin     Net                    Time         Slack 
                                              Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.pwm_out                    System        SB_DFFR     D       un14_counter_cry_9     9.793        -6.796
current_shift_inst.PI_CTRL.integrator[31]     System        SB_DFFR     D       integrator_4[31]       9.793        -0.538
current_shift_inst.PI_CTRL.integrator[30]     System        SB_DFFR     D       integrator_4[30]       9.793        -0.338
current_shift_inst.PI_CTRL.integrator[29]     System        SB_DFFR     D       integrator_4[29]       9.793        -0.138
current_shift_inst.PI_CTRL.integrator[28]     System        SB_DFFR     D       integrator_4[28]       9.793        0.062 
current_shift_inst.PI_CTRL.integrator[27]     System        SB_DFFR     D       integrator_4[27]       9.793        0.262 
current_shift_inst.PI_CTRL.integrator[26]     System        SB_DFFR     D       integrator_4[26]       9.793        0.462 
current_shift_inst.PI_CTRL.integrator[25]     System        SB_DFFR     D       integrator_4[25]       9.793        0.662 
current_shift_inst.PI_CTRL.integrator[24]     System        SB_DFFR     D       integrator_4[24]       9.793        0.862 
current_shift_inst.PI_CTRL.integrator[23]     System        SB_DFFR     D       integrator_4[23]       9.793        1.062 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      16.589
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.796

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]          SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                          Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_c              SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_c              SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_add_1_cry_3                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_4_c              SB_CARRY     CI       In      -         0.994       -         
pwm_generator_inst.un2_threshold_add_1_cry_4_c              SB_CARRY     CO       Out     0.186     1.180       -         
un2_threshold_add_1_cry_4                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_5_c              SB_CARRY     CI       In      -         1.194       -         
pwm_generator_inst.un2_threshold_add_1_cry_5_c              SB_CARRY     CO       Out     0.186     1.379       -         
un2_threshold_add_1_cry_5                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_6_c              SB_CARRY     CI       In      -         1.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_6_c              SB_CARRY     CO       Out     0.186     1.579       -         
un2_threshold_add_1_cry_6                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_7_c              SB_CARRY     CI       In      -         1.593       -         
pwm_generator_inst.un2_threshold_add_1_cry_7_c              SB_CARRY     CO       Out     0.186     1.780       -         
un2_threshold_add_1_cry_7                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_8_c              SB_CARRY     CI       In      -         1.794       -         
pwm_generator_inst.un2_threshold_add_1_cry_8_c              SB_CARRY     CO       Out     0.186     1.980       -         
un2_threshold_add_1_cry_8                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_9_c              SB_CARRY     CI       In      -         1.994       -         
pwm_generator_inst.un2_threshold_add_1_cry_9_c              SB_CARRY     CO       Out     0.186     2.180       -         
un2_threshold_add_1_cry_9                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_10_c             SB_CARRY     CI       In      -         2.193       -         
pwm_generator_inst.un2_threshold_add_1_cry_10_c             SB_CARRY     CO       Out     0.186     2.380       -         
un2_threshold_add_1_cry_10                                  Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s             SB_LUT4      I3       In      -         2.765       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s             SB_LUT4      O        Out     0.465     3.231       -         
un2_threshold_add_1_cry_11_s                                Net          -        -       1.371     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      I1       In      -         4.602       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      O        Out     0.589     5.191       -         
un2_threshold_add_1_cry_11_s_RNISJF                         Net          -        -       1.371     -           3         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      I2       In      -         6.562       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      O        Out     0.558     7.120       -         
SUM_2_1[1]                                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      I0       In      -         8.491       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      O        Out     0.661     9.152       -         
un5_threshold_add_1_axb_16                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      I0       In      -         10.523      -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      O        Out     0.661     11.185      -         
un5_threshold_add_1_cry_15_c_RNI3U8U                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      I1       In      -         12.556      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      O        Out     0.589     13.145      -         
N_179_i                                                     Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     I1       In      -         14.050      -         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     CO       Out     0.337     14.387      -         
un14_counter_cry_0                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CI       In      -         14.401      -         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CO       Out     0.186     14.587      -         
un14_counter_cry_1                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CI       In      -         14.601      -         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CO       Out     0.186     14.787      -         
un14_counter_cry_2                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CI       In      -         14.801      -         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CO       Out     0.186     14.987      -         
un14_counter_cry_3                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CI       In      -         15.001      -         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CO       Out     0.186     15.187      -         
un14_counter_cry_4                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CI       In      -         15.201      -         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CO       Out     0.186     15.387      -         
un14_counter_cry_5                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CI       In      -         15.401      -         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CO       Out     0.186     15.587      -         
un14_counter_cry_6                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CI       In      -         15.601      -         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CO       Out     0.186     15.787      -         
un14_counter_cry_7                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CI       In      -         15.801      -         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CO       Out     0.186     15.987      -         
un14_counter_cry_8                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CI       In      -         16.001      -         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CO       Out     0.186     16.187      -         
un14_counter_cry_9                                          Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                  SB_DFFR      D        In      -         16.589      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 16.744 is 7.930(47.4%) logic and 8.814(52.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      16.565
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.772

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]          SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                          Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                   Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_s              SB_LUT4      I3       In      -         0.765       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_s              SB_LUT4      O        Out     0.465     1.231       -         
un2_threshold_add_1_cry_1_s                                 Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_9_c                    SB_CARRY     I0       In      -         2.136       -         
pwm_generator_inst.un3_threshold_cry_9_c                    SB_CARRY     CO       Out     0.380     2.515       -         
un3_threshold_cry_9                                         Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_10_c                   SB_CARRY     CI       In      -         2.529       -         
pwm_generator_inst.un3_threshold_cry_10_c                   SB_CARRY     CO       Out     0.186     2.715       -         
un3_threshold_cry_10                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_cry_11                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                        Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      I3       In      -         4.701       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      O        Out     0.465     5.166       -         
un2_threshold_add_1_cry_11_s_RNISJF                         Net          -        -       1.371     -           3         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      I2       In      -         6.537       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      O        Out     0.558     7.095       -         
SUM_2_1[1]                                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      I0       In      -         8.466       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      O        Out     0.661     9.128       -         
un5_threshold_add_1_axb_16                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      I0       In      -         10.499      -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      O        Out     0.661     11.160      -         
un5_threshold_add_1_cry_15_c_RNI3U8U                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      I1       In      -         12.531      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      O        Out     0.589     13.121      -         
N_179_i                                                     Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     I1       In      -         14.025      -         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     CO       Out     0.337     14.363      -         
un14_counter_cry_0                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CI       In      -         14.377      -         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CO       Out     0.186     14.563      -         
un14_counter_cry_1                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CI       In      -         14.577      -         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CO       Out     0.186     14.763      -         
un14_counter_cry_2                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CI       In      -         14.777      -         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CO       Out     0.186     14.963      -         
un14_counter_cry_3                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CI       In      -         14.977      -         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CO       Out     0.186     15.163      -         
un14_counter_cry_4                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CI       In      -         15.177      -         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CO       Out     0.186     15.363      -         
un14_counter_cry_5                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CI       In      -         15.377      -         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CO       Out     0.186     15.563      -         
un14_counter_cry_6                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CI       In      -         15.577      -         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CO       Out     0.186     15.763      -         
un14_counter_cry_7                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CI       In      -         15.777      -         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CO       Out     0.186     15.963      -         
un14_counter_cry_8                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CI       In      -         15.977      -         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CO       Out     0.186     16.163      -         
un14_counter_cry_9                                          Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                  SB_DFFR      D        In      -         16.565      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 16.720 is 8.000(47.8%) logic and 8.720(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      16.565
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.772

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]          SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                          Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                   Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_s              SB_LUT4      I3       In      -         0.966       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_s              SB_LUT4      O        Out     0.465     1.431       -         
un2_threshold_add_1_cry_2_s                                 Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_10_c                   SB_CARRY     I0       In      -         2.336       -         
pwm_generator_inst.un3_threshold_cry_10_c                   SB_CARRY     CO       Out     0.380     2.715       -         
un3_threshold_cry_10                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     CI       In      -         2.729       -         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     CO       Out     0.186     2.915       -         
un3_threshold_cry_11                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                        Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      I3       In      -         4.701       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      O        Out     0.465     5.166       -         
un2_threshold_add_1_cry_11_s_RNISJF                         Net          -        -       1.371     -           3         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      I2       In      -         6.537       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      O        Out     0.558     7.095       -         
SUM_2_1[1]                                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      I0       In      -         8.466       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      O        Out     0.661     9.128       -         
un5_threshold_add_1_axb_16                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      I0       In      -         10.499      -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      O        Out     0.661     11.160      -         
un5_threshold_add_1_cry_15_c_RNI3U8U                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      I1       In      -         12.531      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      O        Out     0.589     13.121      -         
N_179_i                                                     Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     I1       In      -         14.025      -         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     CO       Out     0.337     14.363      -         
un14_counter_cry_0                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CI       In      -         14.377      -         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CO       Out     0.186     14.563      -         
un14_counter_cry_1                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CI       In      -         14.577      -         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CO       Out     0.186     14.763      -         
un14_counter_cry_2                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CI       In      -         14.777      -         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CO       Out     0.186     14.963      -         
un14_counter_cry_3                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CI       In      -         14.977      -         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CO       Out     0.186     15.163      -         
un14_counter_cry_4                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CI       In      -         15.177      -         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CO       Out     0.186     15.363      -         
un14_counter_cry_5                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CI       In      -         15.377      -         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CO       Out     0.186     15.563      -         
un14_counter_cry_6                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CI       In      -         15.577      -         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CO       Out     0.186     15.763      -         
un14_counter_cry_7                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CI       In      -         15.777      -         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CO       Out     0.186     15.963      -         
un14_counter_cry_8                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CI       In      -         15.977      -         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CO       Out     0.186     16.163      -         
un14_counter_cry_9                                          Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                  SB_DFFR      D        In      -         16.565      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 16.720 is 8.000(47.8%) logic and 8.720(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      16.565
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.772

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]          SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                          Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                   Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_s              SB_LUT4      I3       In      -         1.166       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_s              SB_LUT4      O        Out     0.465     1.631       -         
un2_threshold_add_1_cry_3_s                                 Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     I0       In      -         2.536       -         
pwm_generator_inst.un3_threshold_cry_11_c                   SB_CARRY     CO       Out     0.380     2.915       -         
un3_threshold_cry_11                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CI       In      -         2.929       -         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CO       Out     0.186     3.115       -         
un3_threshold_cry_12                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                        Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      I3       In      -         4.701       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      O        Out     0.465     5.166       -         
un2_threshold_add_1_cry_11_s_RNISJF                         Net          -        -       1.371     -           3         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      I2       In      -         6.537       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      O        Out     0.558     7.095       -         
SUM_2_1[1]                                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      I0       In      -         8.466       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      O        Out     0.661     9.128       -         
un5_threshold_add_1_axb_16                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      I0       In      -         10.499      -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      O        Out     0.661     11.160      -         
un5_threshold_add_1_cry_15_c_RNI3U8U                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      I1       In      -         12.531      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      O        Out     0.589     13.121      -         
N_179_i                                                     Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     I1       In      -         14.025      -         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     CO       Out     0.337     14.363      -         
un14_counter_cry_0                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CI       In      -         14.377      -         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CO       Out     0.186     14.563      -         
un14_counter_cry_1                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CI       In      -         14.577      -         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CO       Out     0.186     14.763      -         
un14_counter_cry_2                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CI       In      -         14.777      -         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CO       Out     0.186     14.963      -         
un14_counter_cry_3                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CI       In      -         14.977      -         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CO       Out     0.186     15.163      -         
un14_counter_cry_4                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CI       In      -         15.177      -         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CO       Out     0.186     15.363      -         
un14_counter_cry_5                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CI       In      -         15.377      -         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CO       Out     0.186     15.563      -         
un14_counter_cry_6                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CI       In      -         15.577      -         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CO       Out     0.186     15.763      -         
un14_counter_cry_7                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CI       In      -         15.777      -         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CO       Out     0.186     15.963      -         
un14_counter_cry_8                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CI       In      -         15.977      -         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CO       Out     0.186     16.163      -         
un14_counter_cry_9                                          Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                  SB_DFFR      D        In      -         16.565      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 16.720 is 8.000(47.8%) logic and 8.720(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      16.565
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.772

    Number of logic level(s):                27
    Starting point:                          pwm_generator_inst.un2_threshold_2_mulonly_0[16:0] / O[0]
    Ending point:                            pwm_generator_inst.pwm_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]          SB_MAC16     O[0]     Out     0.000     0.000       -         
un2_threshold_2[0]                                          Net          -        -       0.000     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     I0       In      -         0.000       -         
pwm_generator_inst.un2_threshold_add_1_cry_0_c              SB_CARRY     CO       Out     0.380     0.380       -         
un2_threshold_add_1_cry_0                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CI       In      -         0.394       -         
pwm_generator_inst.un2_threshold_add_1_cry_1_c              SB_CARRY     CO       Out     0.186     0.580       -         
un2_threshold_add_1_cry_1                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CI       In      -         0.594       -         
pwm_generator_inst.un2_threshold_add_1_cry_2_c              SB_CARRY     CO       Out     0.186     0.779       -         
un2_threshold_add_1_cry_2                                   Net          -        -       0.014     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_3_c              SB_CARRY     CI       In      -         0.793       -         
pwm_generator_inst.un2_threshold_add_1_cry_3_c              SB_CARRY     CO       Out     0.186     0.980       -         
un2_threshold_add_1_cry_3                                   Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_4_s              SB_LUT4      I3       In      -         1.365       -         
pwm_generator_inst.un2_threshold_add_1_cry_4_s              SB_LUT4      O        Out     0.465     1.831       -         
un2_threshold_add_1_cry_4_s                                 Net          -        -       0.905     -           2         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     I0       In      -         2.736       -         
pwm_generator_inst.un3_threshold_cry_12_c                   SB_CARRY     CO       Out     0.380     3.115       -         
un3_threshold_cry_12                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CI       In      -         3.129       -         
pwm_generator_inst.un3_threshold_cry_13_c                   SB_CARRY     CO       Out     0.186     3.315       -         
un3_threshold_cry_13                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CI       In      -         3.329       -         
pwm_generator_inst.un3_threshold_cry_14_c                   SB_CARRY     CO       Out     0.186     3.515       -         
un3_threshold_cry_14                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CI       In      -         3.529       -         
pwm_generator_inst.un3_threshold_cry_15_c                   SB_CARRY     CO       Out     0.186     3.715       -         
un3_threshold_cry_15                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CI       In      -         3.729       -         
pwm_generator_inst.un3_threshold_cry_16_c                   SB_CARRY     CO       Out     0.186     3.915       -         
un3_threshold_cry_16                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CI       In      -         3.929       -         
pwm_generator_inst.un3_threshold_cry_17_c                   SB_CARRY     CO       Out     0.186     4.115       -         
un3_threshold_cry_17                                        Net          -        -       0.014     -           2         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CI       In      -         4.129       -         
pwm_generator_inst.un3_threshold_cry_18_c                   SB_CARRY     CO       Out     0.186     4.315       -         
un3_threshold_cry_18                                        Net          -        -       0.386     -           2         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      I3       In      -         4.701       -         
pwm_generator_inst.un2_threshold_add_1_cry_11_s_RNISJF      SB_LUT4      O        Out     0.465     5.166       -         
un2_threshold_add_1_cry_11_s_RNISJF                         Net          -        -       1.371     -           3         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      I2       In      -         6.537       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIV8QD           SB_LUT4      O        Out     0.558     7.095       -         
SUM_2_1[1]                                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      I0       In      -         8.466       -         
pwm_generator_inst.un3_threshold_cry_19_c_RNIE2RT           SB_LUT4      O        Out     0.661     9.128       -         
un5_threshold_add_1_axb_16                                  Net          -        -       1.371     -           1         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      I0       In      -         10.499      -         
pwm_generator_inst.un5_threshold_add_1_cry_15_c_RNI3U8U     SB_LUT4      O        Out     0.661     11.160      -         
un5_threshold_add_1_cry_15_c_RNI3U8U                        Net          -        -       1.371     -           10        
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      I1       In      -         12.531      -         
pwm_generator_inst.un18_threshold_1_cry_16_c_RNIBUJI2       SB_LUT4      O        Out     0.589     13.121      -         
N_179_i                                                     Net          -        -       0.905     -           2         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     I1       In      -         14.025      -         
pwm_generator_inst.un14_counter_cry_0_c                     SB_CARRY     CO       Out     0.337     14.363      -         
un14_counter_cry_0                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CI       In      -         14.377      -         
pwm_generator_inst.un14_counter_cry_1_c                     SB_CARRY     CO       Out     0.186     14.563      -         
un14_counter_cry_1                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CI       In      -         14.577      -         
pwm_generator_inst.un14_counter_cry_2_c                     SB_CARRY     CO       Out     0.186     14.763      -         
un14_counter_cry_2                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CI       In      -         14.777      -         
pwm_generator_inst.un14_counter_cry_3_c                     SB_CARRY     CO       Out     0.186     14.963      -         
un14_counter_cry_3                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CI       In      -         14.977      -         
pwm_generator_inst.un14_counter_cry_4_c                     SB_CARRY     CO       Out     0.186     15.163      -         
un14_counter_cry_4                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CI       In      -         15.177      -         
pwm_generator_inst.un14_counter_cry_5_c                     SB_CARRY     CO       Out     0.186     15.363      -         
un14_counter_cry_5                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CI       In      -         15.377      -         
pwm_generator_inst.un14_counter_cry_6_c                     SB_CARRY     CO       Out     0.186     15.563      -         
un14_counter_cry_6                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CI       In      -         15.577      -         
pwm_generator_inst.un14_counter_cry_7_c                     SB_CARRY     CO       Out     0.186     15.763      -         
un14_counter_cry_7                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CI       In      -         15.777      -         
pwm_generator_inst.un14_counter_cry_8_c                     SB_CARRY     CO       Out     0.186     15.963      -         
un14_counter_cry_8                                          Net          -        -       0.014     -           1         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CI       In      -         15.977      -         
pwm_generator_inst.un14_counter_cry_9_c                     SB_CARRY     CO       Out     0.186     16.163      -         
un14_counter_cry_9                                          Net          -        -       0.402     -           1         
pwm_generator_inst.pwm_out                                  SB_DFFR      D        In      -         16.565      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 16.720 is 8.000(47.8%) logic and 8.720(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)

---------------------------------------
Resource Usage Report for MAIN 

Mapping to part: ice40up5ksg48
Cell usage:
GND             14 uses
SB_CARRY        504 uses
SB_DFFE         112 uses
SB_DFFER        300 uses
SB_DFFR         160 uses
SB_DFFS         2 uses
SB_GB           3 uses
SB_HFOSC        1 use
SB_PLL40_CORE   1 use
VCC             14 uses
SB_MAC16            6 uses
  MULTONLY  6 uses
SB_LUT4         845 uses

I/O ports: 14
I/O primitives: 13
SB_GB_IO       3 uses
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   574 (10%)
Total load per clock:
   MAIN|clk_12mhz_inferred_clock: 1
   MAIN|delay_tr_input: 1
   MAIN|delay_hc_input: 1
   ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock: 570

@S |Mapping Summary:
Total  LUTs: 845 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 845 = 845 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 33MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 23 00:04:30 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 185 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ICE40UP5K_PROGRAM_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 225 seconds
Current Implementation ICE40UP5K_PROGRAM_Implmnt its sbt path: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf " "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist" "-pSG48" "-yC:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\constraint\MAIN_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.edf...
Parsing constraint file: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\ICE40UP5K_PROGRAM\ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\constraint\MAIN_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf
sdc_reader OK C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance osc. default value (0) is added.
SB_MAC16 instance "current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un2_threshold_1_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un5_threshold_1_mulonly_0_26_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un2_threshold_2_mulonly_0_16_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "pwm_generator_inst.un5_threshold_2_1_mulonly_0_26_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0_19_0" configuration is [24:0] = 1100000011000001100000000 (SB_MAC16_MULT16x16)
Stored edif netlist at C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN...
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un5_threshold_1_mulonly_0[26:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pwm_generator_inst.un5_threshold_2_1_mulonly_0[26:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_1_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal current_shift_inst.PI_CTRL.integrator_1_0_2_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un2_threshold_2_mulonly_0[16:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un2_threshold_1_mulonly_0[19:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un5_threshold_1_mulonly_0[26:0]:CLK is driven by constant value GND
Warning: The terminal pwm_generator_inst.un5_threshold_2_1_mulonly_0[26:0]:CLK is driven by constant value GND
Warning: Unable to find Clock(MAIN|clk_12mhz_inferred_clock).Following line is ignored:(in the file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf)
set_false_path  -from [get_clocks {MAIN|delay_hc_input}]  -to [get_clocks {MAIN|clk_12mhz_inferred_clock}]
Warning: Unable to find Clock(MAIN|clk_12mhz_inferred_clock).Following line is ignored:(in the file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt/ICE40UP5K_PROGRAM.scf)
set_false_path  -from [get_clocks {MAIN|delay_tr_input}]  -to [get_clocks {MAIN|clk_12mhz_inferred_clock}]

write Timing Constraint to C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MAIN

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN --outdir C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN
SDC file             - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1290
    Number of DFFs      	:	599
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	847
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	3
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	6
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	46
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	112
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	19
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	185
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'delay_hc_input_ibuf_gb_io' is assigned to a non-GB pin '11'. Replacing it with SB_IO 'delay_hc_input_ibuf_gb_io' and SB_GB 'delay_hc_input_ibuf_gb_io_gb'
W2216: SB_GB_IO 'delay_tr_input_ibuf_gb_io' is assigned to a non-GB pin '9'. Replacing it with SB_IO 'delay_tr_input_ibuf_gb_io' and SB_GB 'delay_tr_input_ibuf_gb_io_gb'
Info-1409: Inferred clock at osc/CLKHF
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_THRU_LUT4_0_LC_1473", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "delay_hc_input_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "delay_tr_input_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI02CN9[13]_LC_516/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI02CN9[13]_LC_516/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI03DN9[22]_LC_517/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI03DN9[22]_LC_517/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI04EN9[31]_LC_518/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI04EN9[31]_LC_518/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI13CN9[14]_LC_520/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI13CN9[14]_LC_520/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI14DN9[23]_LC_521/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI14DN9[23]_LC_521/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI24CN9[15]_LC_522/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI24CN9[15]_LC_522/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI25DN9[24]_LC_523/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI25DN9[24]_LC_523/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI35CN9[16]_LC_525/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI35CN9[16]_LC_525/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI36DN9[25]_LC_526/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI36DN9[25]_LC_526/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI46CN9[17]_LC_527/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI46CN9[17]_LC_527/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI47DN9[26]_LC_528/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI47DN9[26]_LC_528/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI57CN9[18]_LC_530/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI57CN9[18]_LC_530/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI58DN9[27]_LC_531/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI58DN9[27]_LC_531/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI68CN9[19]_LC_533/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI68CN9[19]_LC_533/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI69DN9[28]_LC_534/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI69DN9[28]_LC_534/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7ADN9[29]_LC_535/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI7ADN9[29]_LC_535/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDV2T9[1]_LC_539/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIDV2T9[1]_LC_539/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE03T9[2]_LC_540/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE03T9[2]_LC_540/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF13T9[3]_LC_541/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIF13T9[3]_LC_541/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG23T9[4]_LC_542/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIG23T9[4]_LC_542/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH33T9[5]_LC_543/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIH33T9[5]_LC_543/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII43T9[6]_LC_544/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNII43T9[6]_LC_544/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ53T9[7]_LC_546/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIJ53T9[7]_LC_546/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIK63T9[8]_LC_547/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIK63T9[8]_LC_547/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIL73T9[9]_LC_549/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIL73T9[9]_LC_549/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITUBN9[10]_LC_551/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITUBN9[10]_LC_551/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIU0DN9[20]_LC_552/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIU0DN9[20]_LC_552/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUVBN9[11]_LC_553/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIUVBN9[11]_LC_553/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV0CN9[12]_LC_554/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV0CN9[12]_LC_554/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV1DN9[21]_LC_555/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV1DN9[21]_LC_555/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV2EN9[30]_LC_556/in1" to pin "delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIV2EN9[30]_LC_556/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0AOBB[13]_LC_619/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0AOBB[13]_LC_619/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0BPBB[22]_LC_620/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0BPBB[22]_LC_620/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0CQBB[31]_LC_621/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI0CQBB[31]_LC_621/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1BOBB[14]_LC_622/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1BOBB[14]_LC_622/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1CPBB[23]_LC_623/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI1CPBB[23]_LC_623/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2COBB[15]_LC_624/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2COBB[15]_LC_624/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2DPBB[24]_LC_625/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2DPBB[24]_LC_625/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3DOBB[16]_LC_626/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3DOBB[16]_LC_626/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3EPBB[25]_LC_627/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI3EPBB[25]_LC_627/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4EOBB[17]_LC_628/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4EOBB[17]_LC_628/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4FPBB[26]_LC_629/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI4FPBB[26]_LC_629/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5FOBB[18]_LC_630/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5FOBB[18]_LC_630/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5GPBB[27]_LC_631/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5GPBB[27]_LC_631/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6GOBB[19]_LC_632/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6GOBB[19]_LC_632/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6HPBB[28]_LC_633/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6HPBB[28]_LC_633/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7IPBB[29]_LC_635/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI7IPBB[29]_LC_635/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC91B[1]_LC_640/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIDC91B[1]_LC_640/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIED91B[2]_LC_641/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIED91B[2]_LC_641/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFE91B[3]_LC_642/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFE91B[3]_LC_642/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGF91B[4]_LC_643/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIGF91B[4]_LC_643/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHG91B[5]_LC_644/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIHG91B[5]_LC_644/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIH91B[6]_LC_646/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIIH91B[6]_LC_646/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJI91B[7]_LC_647/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJI91B[7]_LC_647/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKJ91B[8]_LC_649/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKJ91B[8]_LC_649/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNILK91B[9]_LC_651/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNILK91B[9]_LC_651/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIT6OBB[10]_LC_654/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIT6OBB[10]_LC_654/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU7OBB[11]_LC_656/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU7OBB[11]_LC_656/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU8PBB[20]_LC_657/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIU8PBB[20]_LC_657/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV8OBB[12]_LC_658/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV8OBB[12]_LC_658/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV9PBB[21]_LC_659/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIV9PBB[21]_LC_659/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVAQBB[30]_LC_660/in1" to pin "delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIVAQBB[30]_LC_660/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1476
    Number of DFFs      	:	599
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	847

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	243
        LUT, DFF and CARRY	:	356
    Combinational LogicCells
        Only LUT         	:	482
        CARRY Only       	:	96
        LUT with CARRY   	:	395
    LogicCells                  :	1572/5280
    PLBs                        :	211/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	6/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1476
    Number of DFFs      	:	599
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	847
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	6
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	1572/5280
    PLBs                        :	284/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	13/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	6/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: MAIN|delay_hc_input | Frequency: 394.30 MHz | Target: 100.00 MHz
Clock: MAIN|delay_tr_input | Frequency: 394.30 MHz | Target: 100.00 MHz
Clock: osc/CLKHF | Frequency: N/A | Target: 12.00 MHz
Clock: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 100.50 MHz
Clock: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst/PLLOUTGLOBAL | Frequency: 28.43 MHz | Target: 100.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN" --package SG48 --outdir "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc" --dst_sdc_file "C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/ICE40UP5K_PROGRAM/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7577
used logic cells: 1572
Warning: LUT cascading ignored at 12,17,0
Warning: LUT cascading ignored at 12,17,1
Warning: LUT cascading ignored at 14,19,6
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
00:15:10
