regmap	,	V_11
"invalid device ID: 0x%08x\n"	,	L_48
DP_MAX_DOWNSPREAD	,	V_106
FRMSYNC_DISABLED	,	V_134
err_dpcd_read	,	V_104
dev	,	V_29
DP_SET_ANSI_8B10B	,	V_190
"Link training phase %d done after %d uS: %s\n"	,	L_23
DRM_CONNECTOR_POLL_CONNECT	,	V_219
tc_bridge_attach	,	F_66
best_pre	,	V_69
ARRAY_SIZE	,	F_24
VFUEN0	,	V_140
TSTCTL	,	V_142
tc_connector_mode_valid	,	F_57
drm_dp_aux_msg	,	V_33
tc_bridge_funcs	,	V_250
drm_dp_aux_register	,	F_83
"Failed to write DPCD: %d\n"	,	L_37
DP0_MISC	,	V_155
size	,	V_35
i_pre	,	V_68
of_node	,	V_239
DP_TRAINING_PATTERN_SET	,	V_192
ssize_t	,	T_5
hdisplay	,	V_123
usleep_range	,	F_10
drm_dp_dpcd_read_link_status	,	F_44
DP0_LTSTAT	,	V_173
EBUSY	,	V_30
drm_bridge_add	,	F_84
panel	,	V_205
a	,	V_3
b	,	V_6
c	,	V_9
sleep_us	,	V_16
address	,	V_49
i	,	V_41
DP1_PLLCTRL	,	V_100
IN_SEL_REFCLK	,	V_85
DP_ALTERNATE_SCRAMBLER_RESET_ENABLE	,	V_110
err_dpcd_write	,	V_188
i2c_set_clientdata	,	F_85
vsync_end	,	V_127
DP0_SRCCTRL_NOTP	,	V_52
"Invalid refclk rate: %lu Hz\n"	,	L_6
"1.62Gbps"	,	L_10
ktime_get	,	F_7
GPIOD_OUT_HIGH	,	V_242
tc_remove	,	F_87
dev_dbg	,	F_23
DP_CHANNEL_EQ_BITS	,	V_193
reg	,	V_51
reply	,	V_26
DP0_AUXWDATA	,	F_17
ret	,	V_20
"stream: %d\n"	,	L_38
rev	,	V_246
DRM_MODE_FLAG_NHSYNC	,	V_208
tc_aux_link_setup	,	F_29
"can not read device ID: %d\n"	,	L_47
adj	,	V_206
tc_readable_reg	,	F_72
count	,	V_214
PLLUPDATE	,	V_86
tc_connector_get_modes	,	F_59
reset_gpio	,	V_243
"Lane0/1 not ready\n"	,	L_34
tc_set_video_mode	,	F_35
SUB_CFG_TYPE_CONFIG1	,	V_152
DPI_BPP_RGB888	,	V_153
tc_connector_funcs	,	V_228
drm_bridge_remove	,	F_89
drm_of_find_panel_or_bridge	,	F_76
"Failed to switch display ASSR to %d, falling back to unscrambled mode\n"	,	L_27
AUX_RX_FILTER_EN	,	V_103
DP0_SNKLTCTRL	,	V_167
timeout	,	V_18
rate	,	V_64
tc_get_display_props	,	F_32
client	,	V_234
DP_EDP_CONFIGURATION_SET	,	V_108
retry	,	V_161
capabilities	,	V_112
tc_writeable_reg	,	F_73
BIT	,	F_31
"Lane0/1 not aligned\n"	,	L_35
PHY_A0_EN	,	V_98
"set mode %dx%d\n"	,	L_18
DP_PHY_RST	,	V_185
drm_dp_link_configure	,	F_42
devm_gpiod_get_optional	,	F_77
best_delta	,	V_76
ENOMEM	,	V_238
get_modes	,	V_216
DP0_VIDSRC_DPI_RX	,	V_203
training_pattern1_errors	,	V_164
aux_to_tc	,	F_1
"ANSI 8B/10B: %d\n"	,	L_14
"0x0201 DEVICE_SERVICE_IRQ_VECTOR: 0x%02x\n"	,	L_29
DP0_LTLOOPCTRL	,	V_169
tmp	,	V_40
VPCTRL0	,	V_132
id	,	V_236
timeout_us	,	V_17
clk	,	V_80
i2c_get_clientdata	,	F_88
LSCLK_DIV_2	,	V_93
encoder	,	V_222
PWR_SW_EN	,	V_97
"tc_aux_link_setup failed: %d\n"	,	L_8
tc_pxl_pll_dis	,	F_26
connector	,	V_10
PHY_M0_RST	,	V_187
"Display ASSR: %d, TC358767 ASSR: %d\n"	,	L_15
DP0_SRCCTRL_SSCG	,	V_60
"enhanced"	,	L_12
upper_margin	,	V_125
"0x0202 LANE0_1_STATUS: 0x%02x\n"	,	L_30
tc_bridge_enable	,	F_50
VID_EN	,	V_200
"failed to read DPCD: %d\n"	,	L_16
map	,	V_12
DP0_SRCCTRL_LANESKEW	,	V_53
connector_to_tc	,	F_4
err	,	V_42
MEDIA_BUS_FMT_RGB888_1X24	,	V_224
DP0_SRCCTRL	,	V_170
drm_panel_prepare	,	F_49
PXL_PLLPARAM	,	V_84
DP0_AUXCFG1	,	V_102
tc_poll_timeout	,	F_5
DP0_AUXCFG0	,	V_50
tc_link_training	,	F_36
LT_INTERLANE_ALIGN_DONE	,	V_177
hsync_end	,	V_120
vsync_start	,	V_129
size_t	,	T_6
mode	,	V_115
drm_encoder	,	V_221
u32	,	T_4
DPIPXLFMT	,	V_148
cond_value	,	V_15
buffer	,	V_39
tc_wait_pll_lock	,	F_21
drm	,	V_226
AUX_TIMEOUT	,	V_28
DP_LINK_CAP_ENHANCED_FRAMING	,	V_113
DP_INTERLANE_ALIGN_DONE	,	V_194
bridge_to_tc	,	F_3
vid_sync_dly	,	V_116
DP_PHY_CTRL	,	V_95
SYSCTRL	,	V_204
"Failed to read DPCD: %d\n"	,	L_36
tc_connector_set_polling	,	F_64
tc_pxl_pll_en	,	F_22
"reset"	,	L_43
drm_panel_attach	,	F_69
AUX_STATUS_MASK	,	V_31
best_pixelclock	,	V_78
DRM_MODE_CONNECTOR_eDP	,	V_229
errors	,	V_158
devm_kzalloc	,	F_75
"DPCD rev: %d.%d, rate: %s, lanes: %d, framing: %s\n"	,	L_9
ktime_add_us	,	F_6
DP_DOWNSPREAD_CTRL	,	V_191
DP_AUX_I2C_WRITE	,	V_43
PXL_PLLCTRL	,	V_81
tc_connector_best_encoder	,	F_65
bus_format	,	V_223
SYS_PLLPARAM	,	V_94
BGREN	,	V_96
edid	,	V_213
tc_data	,	V_1
srcctrl	,	V_159
coding8b10b	,	V_57
tc_write	,	F_16
DP_TRAINING_PATTERN_1	,	V_162
DP_TRAINING_PATTERN_2	,	V_175
scrambler_dis	,	V_55
cond_mask	,	V_14
container_of	,	F_2
u64	,	T_1
polled	,	V_218
DP0_AUXADDR	,	V_48
drm_panel_disable	,	F_53
drm_connector_init	,	F_68
vco_hi	,	V_79
IS_ERR	,	F_78
training_pattern2_errors	,	V_166
delta	,	V_75
msleep	,	F_39
DRM_CONNECTOR_POLL_DISCONNECT	,	V_220
drm_panel_enable	,	F_51
DP_MAIN_LINK_CHANNEL_CODING	,	V_107
MODE_OK	,	V_212
state	,	V_197
"H margin %d,%d sync %d\n"	,	L_19
regmap_read	,	F_8
i_post	,	V_70
lower_margin	,	V_128
do_div	,	F_25
tc_bridge_mode_fixup	,	F_56
bridge	,	V_7
GFP_KERNEL	,	V_237
assr	,	V_109
device	,	V_179
tc_test_pattern	,	V_184
"main link setup error: %d\n"	,	L_39
display_info	,	V_230
"PLL: requested %d pixelclock, ref %d\n"	,	L_2
drm_mode_connector_attach_encoder	,	F_71
tc_regmap_config	,	V_245
drm_dp_dpcd_write	,	F_43
drm_get_edid	,	F_60
"Failed to initialize regmap: %d\n"	,	L_46
REF_FREQ_38M4	,	V_88
DP0_VIDMNGEN1	,	V_87
drm_add_edid_modes	,	F_63
timeout_ms	,	V_23
DP0_ACTIVEVAL	,	V_146
devm_regmap_init_i2c	,	F_82
tc_bridge_pre_enable	,	F_48
VTIM01	,	V_138
LT_LOOPDONE	,	V_174
u8	,	T_3
best_div	,	V_72
VTIM02	,	V_139
DP0_SYNCVAL	,	V_147
tc_probe	,	F_74
"0x0206 ADJUST_REQUEST_LANE0_1: 0x%02x\n"	,	L_33
tc	,	V_22
regmap_update_bits	,	F_40
dp_phy_ctrl	,	V_180
buf	,	V_38
tc_bridge_post_disable	,	F_54
"shutdown"	,	L_42
right_margin	,	V_121
VS_POL_ACTIVE_LOW	,	V_149
DP0_SNKLTCHGREQ	,	V_232
"Failed to finish training phase %d\n"	,	L_24
LT_CHANNEL1_EQ_BITS	,	V_176
DE_POL_ACTIVE_HIGH	,	V_151
AUX_BUSY	,	V_25
hsync_start	,	V_122
OPXLFMT_RGB888	,	V_133
"Trying to set display to ASSR: %d\n"	,	L_26
DRM_MODE_FLAG_PHSYNC	,	V_210
drm_dp_dpcd_read	,	F_45
DP_AUX_I2C_READ	,	V_45
MSF_DISABLED	,	V_135
drm_display_mode	,	V_114
HTIM02	,	V_137
DP0_AUXRDATA	,	F_19
HTIM01	,	V_136
clk_get_rate	,	F_30
ETIMEDOUT	,	V_21
name	,	V_247
PHY_M1_RST	,	V_186
hsync_len	,	V_124
"V margin %d,%d sync %d\n"	,	L_20
"0x0200 SINK_COUNT: 0x%02x\n"	,	L_28
aux	,	V_4
best_post	,	V_71
tc_connector_helper_funcs	,	V_227
dev_err	,	F_13
DP0_STARTVAL	,	V_145
DRM_MODE_FLAG_PVSYNC	,	V_211
DP0CTL	,	V_171
"Link training timeout!\n"	,	L_22
regmap_write	,	F_27
DP_EN	,	V_172
gpiod_set_value_cansleep	,	F_80
vdisplay	,	V_130
devm_clk_get	,	F_81
DP0_SRCCTRL_TP2	,	V_165
DP0_SRCCTRL_TP1	,	V_163
"PLL: %d / %d / %d * %d / %d\n"	,	L_5
EF_EN	,	V_199
VID_MN_GEN	,	V_198
drm_dp_aux_unregister	,	F_86
PLLEN	,	V_83
"Timeout waiting for PHY to become ready"	,	L_7
base	,	V_61
"timeout waiting for phy become ready"	,	L_25
i2c_client	,	V_233
drm_bridge	,	V_5
"ref"	,	L_44
tc_aux_transfer	,	F_14
"total: %dx%d\n"	,	L_21
dev_info	,	F_46
drm_display_info_set_bus_formats	,	F_70
drm_device	,	V_225
aligned	,	V_181
"PLL: got %d, delta %d\n"	,	L_4
drm_panel_unprepare	,	F_55
val	,	V_19
err_unregister_aux	,	V_249
tc_stream_clock_calc	,	F_28
DP0_AUXSTATUS	,	V_24
AUX_STATUS_SHIFT	,	V_32
DP0_PLLCTRL	,	V_99
HS_POL_ACTIVE_LOW	,	V_150
REF_FREQ_26M	,	V_89
DP0_SRCCTRL_EN810B	,	V_58
best_mul	,	V_74
SYSCLK_SEL_LSCLK	,	V_92
vsync_len	,	V_131
"0x0205 SINK_STATUS: 0x%02x\n"	,	L_32
ENODEV	,	V_240
DP0_SRCCTRL_LANES_2	,	V_63
drm_dp_aux	,	V_2
DP_SPREAD_AMP_0_5	,	V_189
kfree	,	F_61
pattern	,	V_157
flags	,	V_207
drm_dp_link_probe	,	F_33
"2.7Gbps"	,	L_11
DP_AUX_NATIVE_READ	,	V_46
DP_SINK_COUNT	,	V_195
left_margin	,	V_118
ext_div	,	V_77
DP0_SRCCTRL_AUTOCORRECT	,	V_160
REF_FREQ_19M2	,	V_90
DP0_AUDSRC_NO_INPUT	,	V_201
"0x0204 LANE_ALIGN_STATUS_UPDATED: 0x%02x\n"	,	L_31
"i2c access timeout!\n"	,	L_1
EAGAIN	,	V_196
PHY_RDY	,	V_101
DP0_SRCCTRL_SCRMBLDIS	,	V_56
"invalid DPCD\n"	,	L_17
EINVAL	,	V_47
DP0_VIDSRC_COLOR_BAR	,	V_202
DRM_MODE_FLAG_NVSYNC	,	V_209
udelay	,	F_37
"Failed to get refclk: %d\n"	,	L_45
vtotal	,	V_126
msg	,	V_34
sd_gpio	,	V_241
drm_dp_dpcd_writeb	,	F_41
TU_SIZE_RECOMMENDED	,	V_154
"main link stream stop error: %d\n"	,	L_41
tc_aux_get_status	,	F_12
DP0_SRCCTRL_BW27	,	V_65
ktime_t	,	T_2
"non-enhanced"	,	L_13
tc_aux_wait_busy	,	F_11
tc_main_link_setup	,	F_38
DP_AUX_NATIVE_WRITE	,	V_44
DP_AUX_I2C_MOT	,	V_37
num_lanes	,	V_62
tc_srcctrl	,	F_20
i2c_device_id	,	V_235
tc_bridge_mode_set	,	F_58
drm_dp_dpcd_readb	,	F_34
err_dpcd_inval	,	V_105
DP0_VIDSYNCDELAY	,	V_143
PTR_ERR	,	F_79
revision	,	V_111
transfer	,	V_248
PHY_M0_EN	,	V_183
request	,	V_36
drm_mode_connector_update_edid_property	,	F_62
mul	,	V_73
REF_FREQ_13M	,	V_91
drm_connector	,	V_8
link	,	V_54
DP0_TOTALVAL	,	V_144
LT_CHANNEL0_EQ_BITS	,	V_178
TC_IDREG	,	V_231
pixelclock	,	V_67
htotal	,	V_119
VFUEN	,	V_141
tc_main_link_stream	,	F_47
tc_read	,	F_18
ktime_compare	,	F_9
ready	,	V_182
"TC358767 AUX i2c adapter"	,	L_49
"main link stream start error: %d\n"	,	L_40
addr	,	V_13
value	,	V_27
"Failed to calc clock for %d pixelclock\n"	,	L_3
PLLBYP	,	V_82
ddc	,	V_217
GPIOD_OUT_LOW	,	V_244
refclk	,	V_66
BPC_8	,	V_156
spread	,	V_59
drm_connector_helper_add	,	F_67
DP_LINK_SCRAMBLING_DISABLE	,	V_168
min_t	,	F_15
max_tu_symbol	,	V_117
tc_bridge_disable	,	F_52
funcs	,	V_215
