// Seed: 1247865135
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    output wand id_5
    , id_9,
    output wor id_6,
    output wire id_7
);
  assign id_5 = 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    output tri id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output supply1 id_15,
    input wor id_16,
    input tri0 id_17,
    output supply1 id_18,
    output supply0 id_19,
    output logic id_20
);
  always id_20 = #1 1;
  module_0(
      id_19, id_13, id_7, id_8, id_0, id_3, id_4, id_18
  );
endmodule
