
CAN_BUS_DTI_HV_550.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08008e08  08008e08  00009e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800931c  0800931c  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800931c  0800931c  0000a31c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009324  08009324  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009324  08009324  0000a324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009328  08009328  0000a328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800932c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001d4  08009500  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  08009500  0000b470  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfc5  00000000  00000000  0000b202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002190  00000000  00000000  000181c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  0001a358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ff  00000000  00000000  0001af28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d31  00000000  00000000  0001b827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ded9  00000000  00000000  0003e558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf750  00000000  00000000  0004c431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bb81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045d4  00000000  00000000  0011bbc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00120198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008df0 	.word	0x08008df0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008df0 	.word	0x08008df0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* Initialize CAN */
bool CANSPI_Initialize(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;

  /* Intialize Rx Mask values */
  RXM0reg.RXM0SIDH = 0x00;
 8001066:	2300      	movs	r3, #0
 8001068:	713b      	strb	r3, [r7, #4]
  RXM0reg.RXM0SIDL = 0x00;
 800106a:	2300      	movs	r3, #0
 800106c:	717b      	strb	r3, [r7, #5]
  RXM0reg.RXM0EID8 = 0x00;
 800106e:	2300      	movs	r3, #0
 8001070:	71bb      	strb	r3, [r7, #6]
  RXM0reg.RXM0EID0 = 0x00;
 8001072:	2300      	movs	r3, #0
 8001074:	71fb      	strb	r3, [r7, #7]

  RXM1reg.RXM1SIDH = 0x00;
 8001076:	2300      	movs	r3, #0
 8001078:	703b      	strb	r3, [r7, #0]
  RXM1reg.RXM1SIDL = 0x00;
 800107a:	2300      	movs	r3, #0
 800107c:	707b      	strb	r3, [r7, #1]
  RXM1reg.RXM1EID8 = 0x00;
 800107e:	2300      	movs	r3, #0
 8001080:	70bb      	strb	r3, [r7, #2]
  RXM1reg.RXM1EID0 = 0x00;
 8001082:	2300      	movs	r3, #0
 8001084:	70fb      	strb	r3, [r7, #3]

  /* Intialize Rx Filter values */
  RXF0reg.RXF0SIDH = 0x00;
 8001086:	2300      	movs	r3, #0
 8001088:	773b      	strb	r3, [r7, #28]
  RXF0reg.RXF0SIDL = 0x00;      //Starndard Filter
 800108a:	2300      	movs	r3, #0
 800108c:	777b      	strb	r3, [r7, #29]
  RXF0reg.RXF0EID8 = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	77bb      	strb	r3, [r7, #30]
  RXF0reg.RXF0EID0 = 0x00;
 8001092:	2300      	movs	r3, #0
 8001094:	77fb      	strb	r3, [r7, #31]

  RXF1reg.RXF1SIDH = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	763b      	strb	r3, [r7, #24]
  RXF1reg.RXF1SIDL = 0x08;      //Exntended Filter
 800109a:	2308      	movs	r3, #8
 800109c:	767b      	strb	r3, [r7, #25]
  RXF1reg.RXF1EID8 = 0x00;
 800109e:	2300      	movs	r3, #0
 80010a0:	76bb      	strb	r3, [r7, #26]
  RXF1reg.RXF1EID0 = 0x00;
 80010a2:	2300      	movs	r3, #0
 80010a4:	76fb      	strb	r3, [r7, #27]

  RXF2reg.RXF2SIDH = 0x00;
 80010a6:	2300      	movs	r3, #0
 80010a8:	753b      	strb	r3, [r7, #20]
  RXF2reg.RXF2SIDL = 0x00;
 80010aa:	2300      	movs	r3, #0
 80010ac:	757b      	strb	r3, [r7, #21]
  RXF2reg.RXF2EID8 = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	75bb      	strb	r3, [r7, #22]
  RXF2reg.RXF2EID0 = 0x00;
 80010b2:	2300      	movs	r3, #0
 80010b4:	75fb      	strb	r3, [r7, #23]

  RXF3reg.RXF3SIDH = 0x00;
 80010b6:	2300      	movs	r3, #0
 80010b8:	743b      	strb	r3, [r7, #16]
  RXF3reg.RXF3SIDL = 0x00;
 80010ba:	2300      	movs	r3, #0
 80010bc:	747b      	strb	r3, [r7, #17]
  RXF3reg.RXF3EID8 = 0x00;
 80010be:	2300      	movs	r3, #0
 80010c0:	74bb      	strb	r3, [r7, #18]
  RXF3reg.RXF3EID0 = 0x00;
 80010c2:	2300      	movs	r3, #0
 80010c4:	74fb      	strb	r3, [r7, #19]

  RXF4reg.RXF4SIDH = 0x00;
 80010c6:	2300      	movs	r3, #0
 80010c8:	733b      	strb	r3, [r7, #12]
  RXF4reg.RXF4SIDL = 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	737b      	strb	r3, [r7, #13]
  RXF4reg.RXF4EID8 = 0x00;
 80010ce:	2300      	movs	r3, #0
 80010d0:	73bb      	strb	r3, [r7, #14]
  RXF4reg.RXF4EID0 = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]

  RXF5reg.RXF5SIDH = 0x00;
 80010d6:	2300      	movs	r3, #0
 80010d8:	723b      	strb	r3, [r7, #8]
  RXF5reg.RXF5SIDL = 0x08;
 80010da:	2308      	movs	r3, #8
 80010dc:	727b      	strb	r3, [r7, #9]
  RXF5reg.RXF5EID8 = 0x00;
 80010de:	2300      	movs	r3, #0
 80010e0:	72bb      	strb	r3, [r7, #10]
  RXF5reg.RXF5EID0 = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	72fb      	strb	r3, [r7, #11]

  /* Intialize MCP2515, check SPI */
  if(!MCP2515_Initialize())
 80010e6:	f000 f943 	bl	8001370 <MCP2515_Initialize>
 80010ea:	4603      	mov	r3, r0
 80010ec:	f083 0301 	eor.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <CANSPI_Initialize+0x9a>
  {
    return false;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e05e      	b.n	80011b8 <CANSPI_Initialize+0x158>
  }

  /* Change mode as configuration mode */
  if(!MCP2515_SetConfigMode())
 80010fa:	f000 f95b 	bl	80013b4 <MCP2515_SetConfigMode>
 80010fe:	4603      	mov	r3, r0
 8001100:	f083 0301 	eor.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <CANSPI_Initialize+0xae>
  {
    return false;
 800110a:	2300      	movs	r3, #0
 800110c:	e054      	b.n	80011b8 <CANSPI_Initialize+0x158>
  }

  /* Configure filter & mask */
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	461a      	mov	r2, r3
 8001112:	2123      	movs	r1, #35	@ 0x23
 8001114:	2020      	movs	r0, #32
 8001116:	f000 f9f1 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 800111a:	463b      	mov	r3, r7
 800111c:	461a      	mov	r2, r3
 800111e:	2127      	movs	r1, #39	@ 0x27
 8001120:	2024      	movs	r0, #36	@ 0x24
 8001122:	f000 f9eb 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	461a      	mov	r2, r3
 800112c:	2103      	movs	r1, #3
 800112e:	2000      	movs	r0, #0
 8001130:	f000 f9e4 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 8001134:	f107 0318 	add.w	r3, r7, #24
 8001138:	461a      	mov	r2, r3
 800113a:	2107      	movs	r1, #7
 800113c:	2004      	movs	r0, #4
 800113e:	f000 f9dd 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	461a      	mov	r2, r3
 8001148:	210b      	movs	r1, #11
 800114a:	2008      	movs	r0, #8
 800114c:	f000 f9d6 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	461a      	mov	r2, r3
 8001156:	2113      	movs	r1, #19
 8001158:	2010      	movs	r0, #16
 800115a:	f000 f9cf 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	461a      	mov	r2, r3
 8001164:	2117      	movs	r1, #23
 8001166:	2014      	movs	r0, #20
 8001168:	f000 f9c8 	bl	80014fc <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	461a      	mov	r2, r3
 8001172:	211b      	movs	r1, #27
 8001174:	2018      	movs	r0, #24
 8001176:	f000 f9c1 	bl	80014fc <MCP2515_WriteByteSequence>

  /* Accept All (Standard + Extended) */
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 800117a:	2104      	movs	r1, #4
 800117c:	2060      	movs	r0, #96	@ 0x60
 800117e:	f000 f999 	bl	80014b4 <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8001182:	2101      	movs	r1, #1
 8001184:	2070      	movs	r0, #112	@ 0x70
 8001186:	f000 f995 	bl	80014b4 <MCP2515_WriteByte>
  * tbit = 1tq + 5tq + 6tq + 4tq = 16tq
  * 16tq = 2us = 500kbps
  */

  /* 00(SJW 1tq) 000000 */
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 800118a:	2100      	movs	r1, #0
 800118c:	202a      	movs	r0, #42	@ 0x2a
 800118e:	f000 f991 	bl	80014b4 <MCP2515_WriteByte>

  /* 1 1 100(5tq) 101(6tq) */
  MCP2515_WriteByte(MCP2515_CNF2, 0x90);
 8001192:	2190      	movs	r1, #144	@ 0x90
 8001194:	2029      	movs	r0, #41	@ 0x29
 8001196:	f000 f98d 	bl	80014b4 <MCP2515_WriteByte>

  /* 1 0 000 011(4tq) */
  MCP2515_WriteByte(MCP2515_CNF3, 0x82);
 800119a:	2182      	movs	r1, #130	@ 0x82
 800119c:	2028      	movs	r0, #40	@ 0x28
 800119e:	f000 f989 	bl	80014b4 <MCP2515_WriteByte>

  /* Normal   */
  if(!MCP2515_SetNormalMode())
 80011a2:	f000 f925 	bl	80013f0 <MCP2515_SetNormalMode>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f083 0301 	eor.w	r3, r3, #1
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <CANSPI_Initialize+0x156>
    return false;
 80011b2:	2300      	movs	r3, #0
 80011b4:	e000      	b.n	80011b8 <CANSPI_Initialize+0x158>

  return true;
 80011b6:	2301      	movs	r3, #1
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <CANSPI_Receive>:
  return (returnValue);
}

/* Receive CAN message */
uint8_t CANSPI_Receive(uCAN_MSG *tempCanMsg)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	77fb      	strb	r3, [r7, #31]
  rx_reg_t rxReg;
  ctrl_rx_status_t rxStatus;

  rxStatus.ctrl_rx_status = MCP2515_GetRxStatus();
 80011cc:	f000 f9c0 	bl	8001550 <MCP2515_GetRxStatus>
 80011d0:	4603      	mov	r3, r0
 80011d2:	733b      	strb	r3, [r7, #12]

  /* Check receive buffer */
  if (rxStatus.rxBuffer != 0)
 80011d4:	7b3b      	ldrb	r3, [r7, #12]
 80011d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d066      	beq.n	80012ae <CANSPI_Receive+0xee>
  {
    /* finding buffer which has a message */
    if ((rxStatus.rxBuffer == MSG_IN_RXB0)|(rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 80011e0:	7b3b      	ldrb	r3, [r7, #12]
 80011e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	2b40      	cmp	r3, #64	@ 0x40
 80011ea:	bf0c      	ite	eq
 80011ec:	2301      	moveq	r3, #1
 80011ee:	2300      	movne	r3, #0
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	7b3b      	ldrb	r3, [r7, #12]
 80011f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80011fc:	bf0c      	ite	eq
 80011fe:	2301      	moveq	r3, #1
 8001200:	2300      	movne	r3, #0
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2b00      	cmp	r3, #0
 800120a:	d007      	beq.n	800121c <CANSPI_Receive+0x5c>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	220d      	movs	r2, #13
 8001212:	4619      	mov	r1, r3
 8001214:	2090      	movs	r0, #144	@ 0x90
 8001216:	f000 f92b 	bl	8001470 <MCP2515_ReadRxSequence>
 800121a:	e00c      	b.n	8001236 <CANSPI_Receive+0x76>
    }
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b80      	cmp	r3, #128	@ 0x80
 8001226:	d106      	bne.n	8001236 <CANSPI_Receive+0x76>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	220d      	movs	r2, #13
 800122e:	4619      	mov	r1, r3
 8001230:	2094      	movs	r0, #148	@ 0x94
 8001232:	f000 f91d 	bl	8001470 <MCP2515_ReadRxSequence>
    }

    /* if the message is extended CAN type */
    if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	f003 0318 	and.w	r3, r3, #24
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b10      	cmp	r3, #16
 8001240:	d10c      	bne.n	800125c <CANSPI_Receive+0x9c>
    {
      tempCanMsg->frame.idType = (uint8_t) dEXTENDED_CAN_MSG_ID_2_0B;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2202      	movs	r2, #2
 8001246:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2ExtendedCANid(rxReg.RXBnEID8, rxReg.RXBnEID0, rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8001248:	7cb8      	ldrb	r0, [r7, #18]
 800124a:	7cf9      	ldrb	r1, [r7, #19]
 800124c:	7c3a      	ldrb	r2, [r7, #16]
 800124e:	7c7b      	ldrb	r3, [r7, #17]
 8001250:	f000 f832 	bl	80012b8 <convertReg2ExtendedCANid>
 8001254:	4602      	mov	r2, r0
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	e00b      	b.n	8001274 <CANSPI_Receive+0xb4>
    }
    else
    {
      /* Standard type */
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2201      	movs	r2, #1
 8001260:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8001262:	7c3b      	ldrb	r3, [r7, #16]
 8001264:	7c7a      	ldrb	r2, [r7, #17]
 8001266:	4611      	mov	r1, r2
 8001268:	4618      	mov	r0, r3
 800126a:	f000 f863 	bl	8001334 <convertReg2StandardCANid>
 800126e:	4602      	mov	r2, r0
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	605a      	str	r2, [r3, #4]
    }

    tempCanMsg->frame.dlc   = rxReg.RXBnDLC;
 8001274:	7d3a      	ldrb	r2, [r7, #20]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	721a      	strb	r2, [r3, #8]
    tempCanMsg->frame.data0 = rxReg.RXBnD0;
 800127a:	7d7a      	ldrb	r2, [r7, #21]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	725a      	strb	r2, [r3, #9]
    tempCanMsg->frame.data1 = rxReg.RXBnD1;
 8001280:	7dba      	ldrb	r2, [r7, #22]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	729a      	strb	r2, [r3, #10]
    tempCanMsg->frame.data2 = rxReg.RXBnD2;
 8001286:	7dfa      	ldrb	r2, [r7, #23]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	72da      	strb	r2, [r3, #11]
    tempCanMsg->frame.data3 = rxReg.RXBnD3;
 800128c:	7e3a      	ldrb	r2, [r7, #24]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	731a      	strb	r2, [r3, #12]
    tempCanMsg->frame.data4 = rxReg.RXBnD4;
 8001292:	7e7a      	ldrb	r2, [r7, #25]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	735a      	strb	r2, [r3, #13]
    tempCanMsg->frame.data5 = rxReg.RXBnD5;
 8001298:	7eba      	ldrb	r2, [r7, #26]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	739a      	strb	r2, [r3, #14]
    tempCanMsg->frame.data6 = rxReg.RXBnD6;
 800129e:	7efa      	ldrb	r2, [r7, #27]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	73da      	strb	r2, [r3, #15]
    tempCanMsg->frame.data7 = rxReg.RXBnD7;
 80012a4:	7f3a      	ldrb	r2, [r7, #28]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	741a      	strb	r2, [r3, #16]

    returnValue = 1;
 80012aa:	2301      	movs	r3, #1
 80012ac:	77fb      	strb	r3, [r7, #31]
  }

  return (returnValue);
 80012ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <convertReg2ExtendedCANid>:
  return (returnValue);
}

/* convert register value to extended CAN ID */
static uint32_t convertReg2ExtendedCANid(uint8_t tempRXBn_EIDH, uint8_t tempRXBn_EIDL, uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL)
{
 80012b8:	b490      	push	{r4, r7}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4604      	mov	r4, r0
 80012c0:	4608      	mov	r0, r1
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	4623      	mov	r3, r4
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	4603      	mov	r3, r0
 80012cc:	71bb      	strb	r3, [r7, #6]
 80012ce:	460b      	mov	r3, r1
 80012d0:	717b      	strb	r3, [r7, #5]
 80012d2:	4613      	mov	r3, r2
 80012d4:	713b      	strb	r3, [r7, #4]
  uint32_t returnValue = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  uint32_t ConvertedID = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]
  uint8_t CAN_standardLo_ID_lo2bits;
  uint8_t CAN_standardLo_ID_hi3bits;

  CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
 80012de:	793b      	ldrb	r3, [r7, #4]
 80012e0:	f003 0303 	and.w	r3, r3, #3
 80012e4:	73fb      	strb	r3, [r7, #15]
  CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
 80012e6:	793b      	ldrb	r3, [r7, #4]
 80012e8:	095b      	lsrs	r3, r3, #5
 80012ea:	73bb      	strb	r3, [r7, #14]
  ConvertedID = (tempRXBn_SIDH << 3);
 80012ec:	797b      	ldrb	r3, [r7, #5]
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 80012f2:	7bbb      	ldrb	r3, [r7, #14]
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4413      	add	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 2);
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4413      	add	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDH;
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4413      	add	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDL;
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4413      	add	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
  returnValue = ConvertedID;
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	617b      	str	r3, [r7, #20]
  return (returnValue);
 8001328:	697b      	ldr	r3, [r7, #20]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bc90      	pop	{r4, r7}
 8001332:	4770      	bx	lr

08001334 <convertReg2StandardCANid>:

/* convert register value to standard CAN ID */
static uint32_t convertReg2StandardCANid(uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
  uint32_t returnValue = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
  uint32_t ConvertedID;

  ConvertedID = (tempRXBn_SIDH << 3);
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	60bb      	str	r3, [r7, #8]
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	095b      	lsrs	r3, r3, #5
 8001352:	b2db      	uxtb	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	4413      	add	r3, r2
 800135a:	60bb      	str	r3, [r7, #8]
  returnValue = ConvertedID;
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	60fb      	str	r3, [r7, #12]

  return (returnValue);
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
	...

08001370 <MCP2515_Initialize>:
static uint8_t SPI_Rx(void);
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length);

/* initialize MCP2515 */
bool MCP2515_Initialize(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
  MCP2515_CS_HIGH();
 8001376:	2201      	movs	r2, #1
 8001378:	2110      	movs	r1, #16
 800137a:	480c      	ldr	r0, [pc, #48]	@ (80013ac <MCP2515_Initialize+0x3c>)
 800137c:	f001 fa4e 	bl	800281c <HAL_GPIO_WritePin>

  uint8_t loop = 10;
 8001380:	230a      	movs	r3, #10
 8001382:	71fb      	strb	r3, [r7, #7]

  do {
    /* check SPI Ready */
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8001384:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <MCP2515_Initialize+0x40>)
 8001386:	f002 fc54 	bl	8003c32 <HAL_SPI_GetState>
 800138a:	4603      	mov	r3, r0
 800138c:	2b01      	cmp	r3, #1
 800138e:	d101      	bne.n	8001394 <MCP2515_Initialize+0x24>
      return true;
 8001390:	2301      	movs	r3, #1
 8001392:	e006      	b.n	80013a2 <MCP2515_Initialize+0x32>

    loop--;
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	3b01      	subs	r3, #1
 8001398:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1f1      	bne.n	8001384 <MCP2515_Initialize+0x14>

  return false;
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40020000 	.word	0x40020000
 80013b0:	20000218 	.word	0x20000218

080013b4 <MCP2515_SetConfigMode>:

/* change mode as configuration mode */
bool MCP2515_SetConfigMode(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 80013ba:	2180      	movs	r1, #128	@ 0x80
 80013bc:	200f      	movs	r0, #15
 80013be:	f000 f879 	bl	80014b4 <MCP2515_WriteByte>

  uint8_t loop = 10;
 80013c2:	230a      	movs	r3, #10
 80013c4:	71fb      	strb	r3, [r7, #7]

  do {
    /* confirm mode configuration */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 80013c6:	200e      	movs	r0, #14
 80013c8:	f000 f830 	bl	800142c <MCP2515_ReadByte>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80013d2:	2b80      	cmp	r3, #128	@ 0x80
 80013d4:	d101      	bne.n	80013da <MCP2515_SetConfigMode+0x26>
      return true;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e006      	b.n	80013e8 <MCP2515_SetConfigMode+0x34>

    loop--;
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	3b01      	subs	r3, #1
 80013de:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1ef      	bne.n	80013c6 <MCP2515_SetConfigMode+0x12>

  return false;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <MCP2515_SetNormalMode>:

/* change mode as normal mode */
bool MCP2515_SetNormalMode(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 80013f6:	2100      	movs	r1, #0
 80013f8:	200f      	movs	r0, #15
 80013fa:	f000 f85b 	bl	80014b4 <MCP2515_WriteByte>

  uint8_t loop = 10;
 80013fe:	230a      	movs	r3, #10
 8001400:	71fb      	strb	r3, [r7, #7]

  do {
    /* confirm mode configuration */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 8001402:	200e      	movs	r0, #14
 8001404:	f000 f812 	bl	800142c <MCP2515_ReadByte>
 8001408:	4603      	mov	r3, r0
 800140a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <MCP2515_SetNormalMode+0x26>
      return true;
 8001412:	2301      	movs	r3, #1
 8001414:	e006      	b.n	8001424 <MCP2515_SetNormalMode+0x34>

    loop--;
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	3b01      	subs	r3, #1
 800141a:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1ef      	bne.n	8001402 <MCP2515_SetNormalMode+0x12>

  return false;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <MCP2515_ReadByte>:
  MCP2515_CS_HIGH();
}

/* read single byte */
uint8_t MCP2515_ReadByte (uint8_t address)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
  uint8_t retVal;

  MCP2515_CS_LOW();
 8001436:	2200      	movs	r2, #0
 8001438:	2110      	movs	r1, #16
 800143a:	480c      	ldr	r0, [pc, #48]	@ (800146c <MCP2515_ReadByte+0x40>)
 800143c:	f001 f9ee 	bl	800281c <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ);
 8001440:	2003      	movs	r0, #3
 8001442:	f000 f8a1 	bl	8001588 <SPI_Tx>
  SPI_Tx(address);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4618      	mov	r0, r3
 800144a:	f000 f89d 	bl	8001588 <SPI_Tx>
  retVal = SPI_Rx();
 800144e:	f000 f8c1 	bl	80015d4 <SPI_Rx>
 8001452:	4603      	mov	r3, r0
 8001454:	73fb      	strb	r3, [r7, #15]

  MCP2515_CS_HIGH();
 8001456:	2201      	movs	r2, #1
 8001458:	2110      	movs	r1, #16
 800145a:	4804      	ldr	r0, [pc, #16]	@ (800146c <MCP2515_ReadByte+0x40>)
 800145c:	f001 f9de 	bl	800281c <HAL_GPIO_WritePin>

  return retVal;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40020000 	.word	0x40020000

08001470 <MCP2515_ReadRxSequence>:

/* read buffer */
void MCP2515_ReadRxSequence(uint8_t instruction, uint8_t *data, uint8_t length)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	6039      	str	r1, [r7, #0]
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 8001480:	2200      	movs	r2, #0
 8001482:	2110      	movs	r1, #16
 8001484:	480a      	ldr	r0, [pc, #40]	@ (80014b0 <MCP2515_ReadRxSequence+0x40>)
 8001486:	f001 f9c9 	bl	800281c <HAL_GPIO_WritePin>

  SPI_Tx(instruction);
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	4618      	mov	r0, r3
 800148e:	f000 f87b 	bl	8001588 <SPI_Tx>
  SPI_RxBuffer(data, length);
 8001492:	79bb      	ldrb	r3, [r7, #6]
 8001494:	4619      	mov	r1, r3
 8001496:	6838      	ldr	r0, [r7, #0]
 8001498:	f000 f8ac 	bl	80015f4 <SPI_RxBuffer>

  MCP2515_CS_HIGH();
 800149c:	2201      	movs	r2, #1
 800149e:	2110      	movs	r1, #16
 80014a0:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <MCP2515_ReadRxSequence+0x40>)
 80014a2:	f001 f9bb 	bl	800281c <HAL_GPIO_WritePin>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40020000 	.word	0x40020000

080014b4 <MCP2515_WriteByte>:

/* write single byte */
void MCP2515_WriteByte(uint8_t address, uint8_t data)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	460a      	mov	r2, r1
 80014be:	71fb      	strb	r3, [r7, #7]
 80014c0:	4613      	mov	r3, r2
 80014c2:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 80014c4:	2200      	movs	r2, #0
 80014c6:	2110      	movs	r1, #16
 80014c8:	480b      	ldr	r0, [pc, #44]	@ (80014f8 <MCP2515_WriteByte+0x44>)
 80014ca:	f001 f9a7 	bl	800281c <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 80014ce:	2002      	movs	r0, #2
 80014d0:	f000 f85a 	bl	8001588 <SPI_Tx>
  SPI_Tx(address);
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f856 	bl	8001588 <SPI_Tx>
  SPI_Tx(data);
 80014dc:	79bb      	ldrb	r3, [r7, #6]
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f852 	bl	8001588 <SPI_Tx>

  MCP2515_CS_HIGH();
 80014e4:	2201      	movs	r2, #1
 80014e6:	2110      	movs	r1, #16
 80014e8:	4803      	ldr	r0, [pc, #12]	@ (80014f8 <MCP2515_WriteByte+0x44>)
 80014ea:	f001 f997 	bl	800281c <HAL_GPIO_WritePin>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40020000 	.word	0x40020000

080014fc <MCP2515_WriteByteSequence>:

/* write buffer */
void MCP2515_WriteByteSequence(uint8_t startAddress, uint8_t endAddress, uint8_t *data)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	603a      	str	r2, [r7, #0]
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	460b      	mov	r3, r1
 800150a:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 800150c:	2200      	movs	r2, #0
 800150e:	2110      	movs	r1, #16
 8001510:	480e      	ldr	r0, [pc, #56]	@ (800154c <MCP2515_WriteByteSequence+0x50>)
 8001512:	f001 f983 	bl	800281c <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 8001516:	2002      	movs	r0, #2
 8001518:	f000 f836 	bl	8001588 <SPI_Tx>
  SPI_Tx(startAddress);
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	4618      	mov	r0, r3
 8001520:	f000 f832 	bl	8001588 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 8001524:	79ba      	ldrb	r2, [r7, #6]
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	3301      	adds	r3, #1
 800152e:	b2db      	uxtb	r3, r3
 8001530:	4619      	mov	r1, r3
 8001532:	6838      	ldr	r0, [r7, #0]
 8001534:	f000 f83a 	bl	80015ac <SPI_TxBuffer>

  MCP2515_CS_HIGH();
 8001538:	2201      	movs	r2, #1
 800153a:	2110      	movs	r1, #16
 800153c:	4803      	ldr	r0, [pc, #12]	@ (800154c <MCP2515_WriteByteSequence+0x50>)
 800153e:	f001 f96d 	bl	800281c <HAL_GPIO_WritePin>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40020000 	.word	0x40020000

08001550 <MCP2515_GetRxStatus>:
  return retVal;
}

/* read RX STATUS register */
uint8_t MCP2515_GetRxStatus(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
  uint8_t retVal;

  MCP2515_CS_LOW();
 8001556:	2200      	movs	r2, #0
 8001558:	2110      	movs	r1, #16
 800155a:	480a      	ldr	r0, [pc, #40]	@ (8001584 <MCP2515_GetRxStatus+0x34>)
 800155c:	f001 f95e 	bl	800281c <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_RX_STATUS);
 8001560:	20b0      	movs	r0, #176	@ 0xb0
 8001562:	f000 f811 	bl	8001588 <SPI_Tx>
  retVal = SPI_Rx();
 8001566:	f000 f835 	bl	80015d4 <SPI_Rx>
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]

  MCP2515_CS_HIGH();
 800156e:	2201      	movs	r2, #1
 8001570:	2110      	movs	r1, #16
 8001572:	4804      	ldr	r0, [pc, #16]	@ (8001584 <MCP2515_GetRxStatus+0x34>)
 8001574:	f001 f952 	bl	800281c <HAL_GPIO_WritePin>

  return retVal;
 8001578:	79fb      	ldrb	r3, [r7, #7]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40020000 	.word	0x40020000

08001588 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* SPI Tx wrapper function  */
static void SPI_Tx(uint8_t data)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 8001592:	1df9      	adds	r1, r7, #7
 8001594:	230a      	movs	r3, #10
 8001596:	2201      	movs	r2, #1
 8001598:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <SPI_Tx+0x20>)
 800159a:	f001 ff44 	bl	8003426 <HAL_SPI_Transmit>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000218 	.word	0x20000218

080015ac <SPI_TxBuffer>:

/* SPI Tx wrapper function */
static void SPI_TxBuffer(uint8_t *buffer, uint8_t length)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);
 80015b8:	78fb      	ldrb	r3, [r7, #3]
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	230a      	movs	r3, #10
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	4803      	ldr	r0, [pc, #12]	@ (80015d0 <SPI_TxBuffer+0x24>)
 80015c2:	f001 ff30 	bl	8003426 <HAL_SPI_Transmit>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000218 	.word	0x20000218

080015d4 <SPI_Rx>:

/* SPI Rx wrapper function */
static uint8_t SPI_Rx(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 80015da:	1df9      	adds	r1, r7, #7
 80015dc:	230a      	movs	r3, #10
 80015de:	2201      	movs	r2, #1
 80015e0:	4803      	ldr	r0, [pc, #12]	@ (80015f0 <SPI_Rx+0x1c>)
 80015e2:	f002 f864 	bl	80036ae <HAL_SPI_Receive>
  return retVal;
 80015e6:	79fb      	ldrb	r3, [r7, #7]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000218 	.word	0x20000218

080015f4 <SPI_RxBuffer>:

/* SPI Rx wrapper function */
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
 8001600:	78fb      	ldrb	r3, [r7, #3]
 8001602:	b29a      	uxth	r2, r3
 8001604:	230a      	movs	r3, #10
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <SPI_RxBuffer+0x24>)
 800160a:	f002 f850 	bl	80036ae <HAL_SPI_Receive>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000218 	.word	0x20000218

0800161c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	b29a      	uxth	r2, r3
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	4804      	ldr	r0, [pc, #16]	@ (8001644 <_write+0x28>)
 8001634:	f002 fc9e 	bl	8003f74 <HAL_UART_Transmit>
    return len;
 8001638:	687b      	ldr	r3, [r7, #4]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000270 	.word	0x20000270

08001648 <Decode_CAN_Message>:

void Decode_CAN_Message(CAN_RxHeaderTypeDef *header, uint8_t *data)
{
 8001648:	b5b0      	push	{r4, r5, r7, lr}
 800164a:	b090      	sub	sp, #64	@ 0x40
 800164c:	af04      	add	r7, sp, #16
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
    switch (header->StdId)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b22      	cmp	r3, #34	@ 0x22
 8001658:	f000 80a6 	beq.w	80017a8 <Decode_CAN_Message+0x160>
 800165c:	2b22      	cmp	r3, #34	@ 0x22
 800165e:	f200 80f6 	bhi.w	800184e <Decode_CAN_Message+0x206>
 8001662:	2b20      	cmp	r3, #32
 8001664:	d002      	beq.n	800166c <Decode_CAN_Message+0x24>
 8001666:	2b21      	cmp	r3, #33	@ 0x21
 8001668:	d052      	beq.n	8001710 <Decode_CAN_Message+0xc8>
 800166a:	e0f0      	b.n	800184e <Decode_CAN_Message+0x206>
    {
		case 0x20: // ERPM, Duty, Voltage
		{
			int32_t erpm = (int32_t)((data[0] << 24) | (data[1] << 16) | (data[2] << 8) | data[3]);
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	061a      	lsls	r2, r3, #24
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	041b      	lsls	r3, r3, #16
 800167a:	431a      	orrs	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	3302      	adds	r3, #2
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	4313      	orrs	r3, r2
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	3203      	adds	r2, #3
 800168a:	7812      	ldrb	r2, [r2, #0]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
			uint16_t duty_raw = (data[4] << 8) | data[5];
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	3304      	adds	r3, #4
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b21b      	sxth	r3, r3
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	b21a      	sxth	r2, r3
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3305      	adds	r3, #5
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	81fb      	strh	r3, [r7, #14]
			uint16_t voltage = (data[6] << 8) | data[7];
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3306      	adds	r3, #6
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	3307      	adds	r3, #7
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	b21b      	sxth	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b21b      	sxth	r3, r3
 80016c2:	81bb      	strh	r3, [r7, #12]

			float duty = duty_raw / 10.0f;
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ce:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80016d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016d6:	edc7 7a02 	vstr	s15, [r7, #8]

			snprintf(uart_buffer,
 80016da:	4d6d      	ldr	r5, [pc, #436]	@ (8001890 <Decode_CAN_Message+0x248>)
 80016dc:	693c      	ldr	r4, [r7, #16]
 80016de:	68b8      	ldr	r0, [r7, #8]
 80016e0:	f7fe ff52 	bl	8000588 <__aeabi_f2d>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	89b9      	ldrh	r1, [r7, #12]
 80016ea:	9102      	str	r1, [sp, #8]
 80016ec:	e9cd 2300 	strd	r2, r3, [sp]
 80016f0:	4622      	mov	r2, r4
 80016f2:	4629      	mov	r1, r5
 80016f4:	4867      	ldr	r0, [pc, #412]	@ (8001894 <Decode_CAN_Message+0x24c>)
 80016f6:	f003 ff19 	bl	800552c <sniprintf>
					"ID: 0x20 | ERPM: %ld | Duty: %.1f %% | Voltage: %u V\r\n",
					erpm, duty, voltage);
			HAL_UART_Transmit(&huart2,uart_buffer,sizeof(uart_buffer),100);
 80016fa:	2364      	movs	r3, #100	@ 0x64
 80016fc:	2264      	movs	r2, #100	@ 0x64
 80016fe:	4965      	ldr	r1, [pc, #404]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001700:	4865      	ldr	r0, [pc, #404]	@ (8001898 <Decode_CAN_Message+0x250>)
 8001702:	f002 fc37 	bl	8003f74 <HAL_UART_Transmit>
			HAL_Delay(500);
 8001706:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800170a:	f000 fced 	bl	80020e8 <HAL_Delay>
			break;
 800170e:	e0b0      	b.n	8001872 <Decode_CAN_Message+0x22a>
		}

        case 0x21: // AC Current, DC Current
        {
            uint16_t ac_current_raw = (data[0] << 8) | data[1];
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b21b      	sxth	r3, r3
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	b21a      	sxth	r2, r3
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	3301      	adds	r3, #1
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b21b      	sxth	r3, r3
 8001726:	83fb      	strh	r3, [r7, #30]
            uint16_t dc_current_raw = (data[2] << 8) | data[3];
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	3302      	adds	r3, #2
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b21b      	sxth	r3, r3
 8001730:	021b      	lsls	r3, r3, #8
 8001732:	b21a      	sxth	r2, r3
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3303      	adds	r3, #3
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	b21b      	sxth	r3, r3
 800173c:	4313      	orrs	r3, r2
 800173e:	b21b      	sxth	r3, r3
 8001740:	83bb      	strh	r3, [r7, #28]

            float ac_current = ac_current_raw * 0.01f;
 8001742:	8bfb      	ldrh	r3, [r7, #30]
 8001744:	ee07 3a90 	vmov	s15, r3
 8001748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800174c:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800189c <Decode_CAN_Message+0x254>
 8001750:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001754:	edc7 7a06 	vstr	s15, [r7, #24]
            float dc_current = dc_current_raw * 0.1f;
 8001758:	8bbb      	ldrh	r3, [r7, #28]
 800175a:	ee07 3a90 	vmov	s15, r3
 800175e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001762:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80018a0 <Decode_CAN_Message+0x258>
 8001766:	ee67 7a87 	vmul.f32	s15, s15, s14
 800176a:	edc7 7a05 	vstr	s15, [r7, #20]

            sprintf(uart_buffer,"ID: 0x21 | AC Current: %.2f A | DC Current: %.2f A\r\n",
 800176e:	69b8      	ldr	r0, [r7, #24]
 8001770:	f7fe ff0a 	bl	8000588 <__aeabi_f2d>
 8001774:	4604      	mov	r4, r0
 8001776:	460d      	mov	r5, r1
 8001778:	6978      	ldr	r0, [r7, #20]
 800177a:	f7fe ff05 	bl	8000588 <__aeabi_f2d>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	e9cd 2300 	strd	r2, r3, [sp]
 8001786:	4622      	mov	r2, r4
 8001788:	462b      	mov	r3, r5
 800178a:	4946      	ldr	r1, [pc, #280]	@ (80018a4 <Decode_CAN_Message+0x25c>)
 800178c:	4841      	ldr	r0, [pc, #260]	@ (8001894 <Decode_CAN_Message+0x24c>)
 800178e:	f003 ff03 	bl	8005598 <siprintf>
                    ac_current, dc_current);
            HAL_UART_Transmit(&huart2,uart_buffer,sizeof(uart_buffer),100);
 8001792:	2364      	movs	r3, #100	@ 0x64
 8001794:	2264      	movs	r2, #100	@ 0x64
 8001796:	493f      	ldr	r1, [pc, #252]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001798:	483f      	ldr	r0, [pc, #252]	@ (8001898 <Decode_CAN_Message+0x250>)
 800179a:	f002 fbeb 	bl	8003f74 <HAL_UART_Transmit>
            HAL_Delay(500);
 800179e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017a2:	f000 fca1 	bl	80020e8 <HAL_Delay>
            break;
 80017a6:	e064      	b.n	8001872 <Decode_CAN_Message+0x22a>
        }

        case 0x22: // Ctrl Temp, Motor Temp, Fault Code
        {
            uint16_t ctrl_temp_raw = (data[0] << 8) | data[1];
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	b21a      	sxth	r2, r3
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	3301      	adds	r3, #1
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b21b      	sxth	r3, r3
 80017be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            uint16_t motor_temp_raw = (data[2] << 8) | data[3];
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	3302      	adds	r3, #2
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	b21a      	sxth	r2, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	3303      	adds	r3, #3
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b21b      	sxth	r3, r3
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            uint8_t fault_code = data[4];
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	791b      	ldrb	r3, [r3, #4]
 80017de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            float ctrl_temp = ctrl_temp_raw * 0.1f;
 80017e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ec:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80018a0 <Decode_CAN_Message+0x258>
 80017f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            float motor_temp = motor_temp_raw * 0.1f;
 80017f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001802:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80018a0 <Decode_CAN_Message+0x258>
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	edc7 7a08 	vstr	s15, [r7, #32]

            sprintf(uart_buffer,
 800180e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001810:	f7fe feba 	bl	8000588 <__aeabi_f2d>
 8001814:	4604      	mov	r4, r0
 8001816:	460d      	mov	r5, r1
 8001818:	6a38      	ldr	r0, [r7, #32]
 800181a:	f7fe feb5 	bl	8000588 <__aeabi_f2d>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8001826:	9102      	str	r1, [sp, #8]
 8001828:	e9cd 2300 	strd	r2, r3, [sp]
 800182c:	4622      	mov	r2, r4
 800182e:	462b      	mov	r3, r5
 8001830:	491d      	ldr	r1, [pc, #116]	@ (80018a8 <Decode_CAN_Message+0x260>)
 8001832:	4818      	ldr	r0, [pc, #96]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001834:	f003 feb0 	bl	8005598 <siprintf>
                    "ID: 0x22 | Ctrl Temp: %.1f C | Motor Temp: %.1f C | Fault: 0x%02X\r\n",
                    ctrl_temp, motor_temp, fault_code);
            HAL_UART_Transmit(&huart2,uart_buffer,sizeof(uart_buffer),100);
 8001838:	2364      	movs	r3, #100	@ 0x64
 800183a:	2264      	movs	r2, #100	@ 0x64
 800183c:	4915      	ldr	r1, [pc, #84]	@ (8001894 <Decode_CAN_Message+0x24c>)
 800183e:	4816      	ldr	r0, [pc, #88]	@ (8001898 <Decode_CAN_Message+0x250>)
 8001840:	f002 fb98 	bl	8003f74 <HAL_UART_Transmit>
            HAL_Delay(500);
 8001844:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001848:	f000 fc4e 	bl	80020e8 <HAL_Delay>
            break;
 800184c:	e011      	b.n	8001872 <Decode_CAN_Message+0x22a>
        }

        default:
            sprintf(uart_buffer, "Unknown CAN ID: 0x%03lX\r\n", (unsigned long)header->StdId);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	461a      	mov	r2, r3
 8001854:	4915      	ldr	r1, [pc, #84]	@ (80018ac <Decode_CAN_Message+0x264>)
 8001856:	480f      	ldr	r0, [pc, #60]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001858:	f003 fe9e 	bl	8005598 <siprintf>
            HAL_UART_Transmit(&huart2,uart_buffer,sizeof(uart_buffer),100);
 800185c:	2364      	movs	r3, #100	@ 0x64
 800185e:	2264      	movs	r2, #100	@ 0x64
 8001860:	490c      	ldr	r1, [pc, #48]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001862:	480d      	ldr	r0, [pc, #52]	@ (8001898 <Decode_CAN_Message+0x250>)
 8001864:	f002 fb86 	bl	8003f74 <HAL_UART_Transmit>
            HAL_Delay(500);
 8001868:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800186c:	f000 fc3c 	bl	80020e8 <HAL_Delay>
            break;
 8001870:	bf00      	nop
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8001872:	4808      	ldr	r0, [pc, #32]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001874:	f7fe fd1c 	bl	80002b0 <strlen>
 8001878:	4603      	mov	r3, r0
 800187a:	b29a      	uxth	r2, r3
 800187c:	f04f 33ff 	mov.w	r3, #4294967295
 8001880:	4904      	ldr	r1, [pc, #16]	@ (8001894 <Decode_CAN_Message+0x24c>)
 8001882:	4805      	ldr	r0, [pc, #20]	@ (8001898 <Decode_CAN_Message+0x250>)
 8001884:	f002 fb76 	bl	8003f74 <HAL_UART_Transmit>
}
 8001888:	bf00      	nop
 800188a:	3730      	adds	r7, #48	@ 0x30
 800188c:	46bd      	mov	sp, r7
 800188e:	bdb0      	pop	{r4, r5, r7, pc}
 8001890:	08008e08 	.word	0x08008e08
 8001894:	200002b8 	.word	0x200002b8
 8001898:	20000270 	.word	0x20000270
 800189c:	3c23d70a 	.word	0x3c23d70a
 80018a0:	3dcccccd 	.word	0x3dcccccd
 80018a4:	08008e40 	.word	0x08008e40
 80018a8:	08008e78 	.word	0x08008e78
 80018ac:	08008ec0 	.word	0x08008ec0

080018b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b092      	sub	sp, #72	@ 0x48
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b6:	f000 fba5 	bl	8002004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ba:	f000 f825 	bl	8001908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018be:	f000 f917 	bl	8001af0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80018c2:	f000 f8eb 	bl	8001a9c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80018c6:	f000 f8b3 	bl	8001a30 <MX_SPI1_Init>
  MX_CAN1_Init();
 80018ca:	f000 f87d 	bl	80019c8 <MX_CAN1_Init>
  uint16_t readValue;
  uint16_t rxValue;
  uCAN_MSG txMessage;
  uCAN_MSG rxMessage;
//  HAL_ADC_Start(&hadc1);
  CANSPI_Initialize();
 80018ce:	f7ff fbc7 	bl	8001060 <CANSPI_Initialize>
  HAL_Delay(1000);
 80018d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018d6:	f000 fc07 	bl	80020e8 <HAL_Delay>
//	    txMessage.frame.data5 = '-';
//	    txMessage.frame.data6 = readValue & 0xff;
//	    txMessage.frame.data7 = readValue >> 8;
//	    CANSPI_Transmit(&txMessage);

	    if(CANSPI_Receive(&rxMessage))
 80018da:	f107 0320 	add.w	r3, r7, #32
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fc6e 	bl	80011c0 <CANSPI_Receive>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00a      	beq.n	8001900 <main+0x50>
	    {
	    	CAN_RxHeaderTypeDef fakeHeader;
	    	fakeHeader.StdId = rxMessage.frame.id;
 80018ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ec:	607b      	str	r3, [r7, #4]
	    	Decode_CAN_Message(&fakeHeader, &rxMessage.frame.data0);
 80018ee:	f107 0320 	add.w	r3, r7, #32
 80018f2:	f103 0209 	add.w	r2, r3, #9
 80018f6:	1d3b      	adds	r3, r7, #4
 80018f8:	4611      	mov	r1, r2
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fea4 	bl	8001648 <Decode_CAN_Message>
	    }
	    HAL_Delay(100);
 8001900:	2064      	movs	r0, #100	@ 0x64
 8001902:	f000 fbf1 	bl	80020e8 <HAL_Delay>
	    if(CANSPI_Receive(&rxMessage))
 8001906:	e7e8      	b.n	80018da <main+0x2a>

08001908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b094      	sub	sp, #80	@ 0x50
 800190c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	2234      	movs	r2, #52	@ 0x34
 8001914:	2100      	movs	r1, #0
 8001916:	4618      	mov	r0, r3
 8001918:	f003 fea3 	bl	8005662 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800191c:	f107 0308 	add.w	r3, r7, #8
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	4b23      	ldr	r3, [pc, #140]	@ (80019c0 <SystemClock_Config+0xb8>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	4a22      	ldr	r2, [pc, #136]	@ (80019c0 <SystemClock_Config+0xb8>)
 8001936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193a:	6413      	str	r3, [r2, #64]	@ 0x40
 800193c:	4b20      	ldr	r3, [pc, #128]	@ (80019c0 <SystemClock_Config+0xb8>)
 800193e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	4b1d      	ldr	r3, [pc, #116]	@ (80019c4 <SystemClock_Config+0xbc>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001954:	4a1b      	ldr	r2, [pc, #108]	@ (80019c4 <SystemClock_Config+0xbc>)
 8001956:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195a:	6013      	str	r3, [r2, #0]
 800195c:	4b19      	ldr	r3, [pc, #100]	@ (80019c4 <SystemClock_Config+0xbc>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001964:	603b      	str	r3, [r7, #0]
 8001966:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001968:	2302      	movs	r3, #2
 800196a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800196c:	2301      	movs	r3, #1
 800196e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001970:	2310      	movs	r3, #16
 8001972:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001974:	2300      	movs	r3, #0
 8001976:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4618      	mov	r0, r3
 800197e:	f001 fa2b 	bl	8002dd8 <HAL_RCC_OscConfig>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001988:	f000 f920 	bl	8001bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198c:	230f      	movs	r3, #15
 800198e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800199c:	2300      	movs	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019a0:	f107 0308 	add.w	r3, r7, #8
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 ff52 	bl	8002850 <HAL_RCC_ClockConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80019b2:	f000 f90b 	bl	8001bcc <Error_Handler>
  }
}
 80019b6:	bf00      	nop
 80019b8:	3750      	adds	r7, #80	@ 0x50
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000

080019c8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019ce:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <MX_CAN1_Init+0x64>)
 80019d0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019d4:	2210      	movs	r2, #16
 80019d6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80019de:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80019e4:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80019ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80019f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80019f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <MX_CAN1_Init+0x60>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <MX_CAN1_Init+0x60>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a08:	4b07      	ldr	r3, [pc, #28]	@ (8001a28 <MX_CAN1_Init+0x60>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <MX_CAN1_Init+0x60>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a14:	4804      	ldr	r0, [pc, #16]	@ (8001a28 <MX_CAN1_Init+0x60>)
 8001a16:	f000 fb8b 	bl	8002130 <HAL_CAN_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001a20:	f000 f8d4 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	200001f0 	.word	0x200001f0
 8001a2c:	40006400 	.word	0x40006400

08001a30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a34:	4b17      	ldr	r3, [pc, #92]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a36:	4a18      	ldr	r2, [pc, #96]	@ (8001a98 <MX_SPI1_Init+0x68>)
 8001a38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a3a:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a42:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a4e:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a60:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a62:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a68:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a74:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a7c:	220a      	movs	r2, #10
 8001a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a80:	4804      	ldr	r0, [pc, #16]	@ (8001a94 <MX_SPI1_Init+0x64>)
 8001a82:	f001 fc47 	bl	8003314 <HAL_SPI_Init>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a8c:	f000 f89e 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000218 	.word	0x20000218
 8001a98:	40013000 	.word	0x40013000

08001a9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <MX_USART2_UART_Init+0x50>)
 8001aa4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001aa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001aac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ac0:	4b09      	ldr	r3, [pc, #36]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad2:	4805      	ldr	r0, [pc, #20]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ad4:	f002 f9fe 	bl	8003ed4 <HAL_UART_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ade:	f000 f875 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000270 	.word	0x20000270
 8001aec:	40004400 	.word	0x40004400

08001af0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	@ 0x28
 8001af4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	60da      	str	r2, [r3, #12]
 8001b04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b10:	f043 0304 	orr.w	r3, r3, #4
 8001b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b16:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b26      	ldr	r3, [pc, #152]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a25      	ldr	r2, [pc, #148]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b23      	ldr	r3, [pc, #140]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	4a1e      	ldr	r2, [pc, #120]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <MX_GPIO_Init+0xd0>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_RESET);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2110      	movs	r1, #16
 8001b7a:	4812      	ldr	r0, [pc, #72]	@ (8001bc4 <MX_GPIO_Init+0xd4>)
 8001b7c:	f000 fe4e 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	480c      	ldr	r0, [pc, #48]	@ (8001bc8 <MX_GPIO_Init+0xd8>)
 8001b98:	f000 fcac 	bl	80024f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_CS_Pin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8001b9c:	2310      	movs	r3, #16
 8001b9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4804      	ldr	r0, [pc, #16]	@ (8001bc4 <MX_GPIO_Init+0xd4>)
 8001bb4:	f000 fc9e 	bl	80024f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bb8:	bf00      	nop
 8001bba:	3728      	adds	r7, #40	@ 0x28
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020800 	.word	0x40020800

08001bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd0:	b672      	cpsid	i
}
 8001bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <Error_Handler+0x8>

08001bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be6:	4a0f      	ldr	r2, [pc, #60]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bee:	4b0d      	ldr	r3, [pc, #52]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	603b      	str	r3, [r7, #0]
 8001bfe:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	4a08      	ldr	r2, [pc, #32]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0a:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <HAL_MspInit+0x4c>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c12:	603b      	str	r3, [r7, #0]
 8001c14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	@ 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a19      	ldr	r2, [pc, #100]	@ (8001cac <HAL_CAN_MspInit+0x84>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d12c      	bne.n	8001ca4 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	4a17      	ldr	r2, [pc, #92]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c5a:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a10      	ldr	r2, [pc, #64]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <HAL_CAN_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c82:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c94:	2309      	movs	r3, #9
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <HAL_CAN_MspInit+0x8c>)
 8001ca0:	f000 fc28 	bl	80024f4 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001ca4:	bf00      	nop
 8001ca6:	3728      	adds	r7, #40	@ 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40006400 	.word	0x40006400
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a19      	ldr	r2, [pc, #100]	@ (8001d3c <HAL_SPI_MspInit+0x84>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d12b      	bne.n	8001d32 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b18      	ldr	r3, [pc, #96]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce2:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001ce4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cea:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a10      	ldr	r2, [pc, #64]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <HAL_SPI_MspInit+0x88>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d12:	23e0      	movs	r3, #224	@ 0xe0
 8001d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d22:	2305      	movs	r3, #5
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4805      	ldr	r0, [pc, #20]	@ (8001d44 <HAL_SPI_MspInit+0x8c>)
 8001d2e:	f000 fbe1 	bl	80024f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d32:	bf00      	nop
 8001d34:	3728      	adds	r7, #40	@ 0x28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40013000 	.word	0x40013000
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40020000 	.word	0x40020000

08001d48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	@ 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a19      	ldr	r2, [pc, #100]	@ (8001dcc <HAL_UART_MspInit+0x84>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d12b      	bne.n	8001dc2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	4b18      	ldr	r3, [pc, #96]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	4a17      	ldr	r2, [pc, #92]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d82:	613b      	str	r3, [r7, #16]
 8001d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	4a10      	ldr	r2, [pc, #64]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d96:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001da2:	230c      	movs	r3, #12
 8001da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001db2:	2307      	movs	r3, #7
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db6:	f107 0314 	add.w	r3, r7, #20
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <HAL_UART_MspInit+0x8c>)
 8001dbe:	f000 fb99 	bl	80024f4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3728      	adds	r7, #40	@ 0x28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40004400 	.word	0x40004400
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020000 	.word	0x40020000

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <NMI_Handler+0x4>

08001de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <HardFault_Handler+0x4>

08001de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <MemManage_Handler+0x4>

08001df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <UsageFault_Handler+0x4>

08001e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e2e:	f000 f93b 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_getpid>:
char **environ = __env;

/* Functions */
void initialise_monitor_handles() {}

int _getpid(void) { return 1; }
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <_kill>:

int _kill(int pid, int sig)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
    (void)pid;
    (void)sig;
    errno = EINVAL;
 8001e50:	f003 fc5a 	bl	8005708 <__errno>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2216      	movs	r2, #22
 8001e58:	601a      	str	r2, [r3, #0]
    return -1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <_exit>:

void _exit (int status)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
    _kill(status, -1);
 8001e6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ffe7 	bl	8001e46 <_kill>
    while (1) {}    /* Make sure we hang here */
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <_exit+0x12>

08001e7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
    (void)file;
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	e00a      	b.n	8001ea4 <_read+0x28>
    {
        *ptr++ = __io_getchar();
 8001e8e:	f3af 8000 	nop.w
 8001e92:	4601      	mov	r1, r0
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	60ba      	str	r2, [r7, #8]
 8001e9a:	b2ca      	uxtb	r2, r1
 8001e9c:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf0      	blt.n	8001e8e <_read+0x12>
    }

    return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_close>:

    return len;
}

int _close(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
    (void)file;
    return -1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_fstat>:

int _fstat(int file, struct stat *st)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
    (void)file;
    st->st_mode = S_IFCHR;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ede:	605a      	str	r2, [r3, #4]
    return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_isatty>:

int _isatty(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
    (void)file;
    return 1;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
    (void)file;
    (void)ptr;
    (void)dir;
    return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f28:	4a14      	ldr	r2, [pc, #80]	@ (8001f7c <_sbrk+0x5c>)
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <_sbrk+0x60>)
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d102      	bne.n	8001f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <_sbrk+0x64>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	@ (8001f88 <_sbrk+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f42:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d207      	bcs.n	8001f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f50:	f003 fbda 	bl	8005708 <__errno>
 8001f54:	4603      	mov	r3, r0
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	e009      	b.n	8001f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f66:	4b07      	ldr	r3, [pc, #28]	@ (8001f84 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4a05      	ldr	r2, [pc, #20]	@ (8001f84 <_sbrk+0x64>)
 8001f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20020000 	.word	0x20020000
 8001f80:	00000400 	.word	0x00000400
 8001f84:	2000031c 	.word	0x2000031c
 8001f88:	20000470 	.word	0x20000470

08001f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <SystemInit+0x20>)
 8001f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f96:	4a05      	ldr	r2, [pc, #20]	@ (8001fac <SystemInit+0x20>)
 8001f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fe8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001fb4:	f7ff ffea 	bl	8001f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb8:	480c      	ldr	r0, [pc, #48]	@ (8001fec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fba:	490d      	ldr	r1, [pc, #52]	@ (8001ff0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc0:	e002      	b.n	8001fc8 <LoopCopyDataInit>

08001fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc6:	3304      	adds	r3, #4

08001fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fcc:	d3f9      	bcc.n	8001fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fce:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fd0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ffc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd4:	e001      	b.n	8001fda <LoopFillZerobss>

08001fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd8:	3204      	adds	r2, #4

08001fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fdc:	d3fb      	bcc.n	8001fd6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fde:	f003 fb99 	bl	8005714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe2:	f7ff fc65 	bl	80018b0 <main>
  bx  lr    
 8001fe6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fe8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ff4:	0800932c 	.word	0x0800932c
  ldr r2, =_sbss
 8001ff8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ffc:	20000470 	.word	0x20000470

08002000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002000:	e7fe      	b.n	8002000 <ADC_IRQHandler>
	...

08002004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002008:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <HAL_Init+0x40>)
 800200e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002014:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0a      	ldr	r2, [pc, #40]	@ (8002044 <HAL_Init+0x40>)
 800201a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800201e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	@ (8002044 <HAL_Init+0x40>)
 8002026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800202a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f000 fa2d 	bl	800248c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	200f      	movs	r0, #15
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fdce 	bl	8001bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40023c00 	.word	0x40023c00

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f000 fa37 	bl	80024da <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f000 fa0d 	bl	80024a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	@ (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000008 	.word	0x20000008
 80020a4:	20000004 	.word	0x20000004

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000008 	.word	0x20000008
 80020cc:	20000320 	.word	0x20000320

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000320 	.word	0x20000320

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	@ (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008

08002130 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e0ed      	b.n	800231e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d102      	bne.n	8002154 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff fd6a 	bl	8001c28 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0201 	orr.w	r2, r2, #1
 8002162:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002164:	f7ff ffb4 	bl	80020d0 <HAL_GetTick>
 8002168:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800216a:	e012      	b.n	8002192 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800216c:	f7ff ffb0 	bl	80020d0 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b0a      	cmp	r3, #10
 8002178:	d90b      	bls.n	8002192 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2205      	movs	r2, #5
 800218a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e0c5      	b.n	800231e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0e5      	beq.n	800216c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0202 	bic.w	r2, r2, #2
 80021ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021b0:	f7ff ff8e 	bl	80020d0 <HAL_GetTick>
 80021b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80021b6:	e012      	b.n	80021de <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80021b8:	f7ff ff8a 	bl	80020d0 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b0a      	cmp	r3, #10
 80021c4:	d90b      	bls.n	80021de <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2205      	movs	r2, #5
 80021d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e09f      	b.n	800231e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1e5      	bne.n	80021b8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	7e1b      	ldrb	r3, [r3, #24]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d108      	bne.n	8002206 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	e007      	b.n	8002216 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	7e5b      	ldrb	r3, [r3, #25]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d108      	bne.n	8002230 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	e007      	b.n	8002240 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800223e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7e9b      	ldrb	r3, [r3, #26]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d108      	bne.n	800225a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0220 	orr.w	r2, r2, #32
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	e007      	b.n	800226a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 0220 	bic.w	r2, r2, #32
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7edb      	ldrb	r3, [r3, #27]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d108      	bne.n	8002284 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 0210 	bic.w	r2, r2, #16
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	e007      	b.n	8002294 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 0210 	orr.w	r2, r2, #16
 8002292:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	7f1b      	ldrb	r3, [r3, #28]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d108      	bne.n	80022ae <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0208 	orr.w	r2, r2, #8
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	e007      	b.n	80022be <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0208 	bic.w	r2, r2, #8
 80022bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7f5b      	ldrb	r3, [r3, #29]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d108      	bne.n	80022d8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 0204 	orr.w	r2, r2, #4
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	e007      	b.n	80022e8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f022 0204 	bic.w	r2, r2, #4
 80022e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	431a      	orrs	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	ea42 0103 	orr.w	r1, r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	1e5a      	subs	r2, r3, #1
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	@ (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	@ (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	@ (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
         );
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3b01      	subs	r3, #1
 8002454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002458:	d301      	bcc.n	800245e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245a:	2301      	movs	r3, #1
 800245c:	e00f      	b.n	800247e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800245e:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <SysTick_Config+0x40>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3b01      	subs	r3, #1
 8002464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002466:	210f      	movs	r1, #15
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f7ff ff8e 	bl	800238c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002470:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <SysTick_Config+0x40>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002476:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <SysTick_Config+0x40>)
 8002478:	2207      	movs	r2, #7
 800247a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	e000e010 	.word	0xe000e010

0800248c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff ff47 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b086      	sub	sp, #24
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	4603      	mov	r3, r0
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
 80024ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024b4:	f7ff ff5c 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	6978      	ldr	r0, [r7, #20]
 80024c0:	f7ff ff8e 	bl	80023e0 <NVIC_EncodePriority>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff5d 	bl	800238c <__NVIC_SetPriority>
}
 80024d2:	bf00      	nop
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffb0 	bl	8002448 <SysTick_Config>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	@ 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002502:	2300      	movs	r3, #0
 8002504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	e165      	b.n	80027dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002510:	2201      	movs	r2, #1
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	429a      	cmp	r2, r3
 800252a:	f040 8154 	bne.w	80027d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b01      	cmp	r3, #1
 8002538:	d005      	beq.n	8002546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002542:	2b02      	cmp	r3, #2
 8002544:	d130      	bne.n	80025a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	2203      	movs	r2, #3
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800257c:	2201      	movs	r2, #1
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	f003 0201 	and.w	r2, r3, #1
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0303 	and.w	r3, r3, #3
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d017      	beq.n	80025e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	2203      	movs	r2, #3
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4013      	ands	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4313      	orrs	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d123      	bne.n	8002638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	08da      	lsrs	r2, r3, #3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3208      	adds	r2, #8
 80025f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	220f      	movs	r2, #15
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	691a      	ldr	r2, [r3, #16]
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4313      	orrs	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	08da      	lsrs	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3208      	adds	r2, #8
 8002632:	69b9      	ldr	r1, [r7, #24]
 8002634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	2203      	movs	r2, #3
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	43db      	mvns	r3, r3
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0203 	and.w	r2, r3, #3
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4313      	orrs	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 80ae 	beq.w	80027d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b5d      	ldr	r3, [pc, #372]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	4a5c      	ldr	r2, [pc, #368]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 8002684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002688:	6453      	str	r3, [r2, #68]	@ 0x44
 800268a:	4b5a      	ldr	r3, [pc, #360]	@ (80027f4 <HAL_GPIO_Init+0x300>)
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002696:	4a58      	ldr	r2, [pc, #352]	@ (80027f8 <HAL_GPIO_Init+0x304>)
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	220f      	movs	r2, #15
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4013      	ands	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a4f      	ldr	r2, [pc, #316]	@ (80027fc <HAL_GPIO_Init+0x308>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d025      	beq.n	800270e <HAL_GPIO_Init+0x21a>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4e      	ldr	r2, [pc, #312]	@ (8002800 <HAL_GPIO_Init+0x30c>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01f      	beq.n	800270a <HAL_GPIO_Init+0x216>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002804 <HAL_GPIO_Init+0x310>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d019      	beq.n	8002706 <HAL_GPIO_Init+0x212>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002808 <HAL_GPIO_Init+0x314>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d013      	beq.n	8002702 <HAL_GPIO_Init+0x20e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4b      	ldr	r2, [pc, #300]	@ (800280c <HAL_GPIO_Init+0x318>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00d      	beq.n	80026fe <HAL_GPIO_Init+0x20a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4a      	ldr	r2, [pc, #296]	@ (8002810 <HAL_GPIO_Init+0x31c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d007      	beq.n	80026fa <HAL_GPIO_Init+0x206>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a49      	ldr	r2, [pc, #292]	@ (8002814 <HAL_GPIO_Init+0x320>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d101      	bne.n	80026f6 <HAL_GPIO_Init+0x202>
 80026f2:	2306      	movs	r3, #6
 80026f4:	e00c      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026f6:	2307      	movs	r3, #7
 80026f8:	e00a      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026fa:	2305      	movs	r3, #5
 80026fc:	e008      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 80026fe:	2304      	movs	r3, #4
 8002700:	e006      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 8002702:	2303      	movs	r3, #3
 8002704:	e004      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 8002706:	2302      	movs	r3, #2
 8002708:	e002      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 800270a:	2301      	movs	r3, #1
 800270c:	e000      	b.n	8002710 <HAL_GPIO_Init+0x21c>
 800270e:	2300      	movs	r3, #0
 8002710:	69fa      	ldr	r2, [r7, #28]
 8002712:	f002 0203 	and.w	r2, r2, #3
 8002716:	0092      	lsls	r2, r2, #2
 8002718:	4093      	lsls	r3, r2
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4313      	orrs	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002720:	4935      	ldr	r1, [pc, #212]	@ (80027f8 <HAL_GPIO_Init+0x304>)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	3302      	adds	r3, #2
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800272e:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	43db      	mvns	r3, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4013      	ands	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002752:	4a31      	ldr	r2, [pc, #196]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002758:	4b2f      	ldr	r3, [pc, #188]	@ (8002818 <HAL_GPIO_Init+0x324>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800277c:	4a26      	ldr	r2, [pc, #152]	@ (8002818 <HAL_GPIO_Init+0x324>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002782:	4b25      	ldr	r3, [pc, #148]	@ (8002818 <HAL_GPIO_Init+0x324>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027d0:	4a11      	ldr	r2, [pc, #68]	@ (8002818 <HAL_GPIO_Init+0x324>)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	3301      	adds	r3, #1
 80027da:	61fb      	str	r3, [r7, #28]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	f67f ae96 	bls.w	8002510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40013800 	.word	0x40013800
 80027fc:	40020000 	.word	0x40020000
 8002800:	40020400 	.word	0x40020400
 8002804:	40020800 	.word	0x40020800
 8002808:	40020c00 	.word	0x40020c00
 800280c:	40021000 	.word	0x40021000
 8002810:	40021400 	.word	0x40021400
 8002814:	40021800 	.word	0x40021800
 8002818:	40013c00 	.word	0x40013c00

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002838:	e003      	b.n	8002842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	041a      	lsls	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	619a      	str	r2, [r3, #24]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0cc      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002864:	4b68      	ldr	r3, [pc, #416]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d90c      	bls.n	800288c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b65      	ldr	r3, [pc, #404]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287a:	4b63      	ldr	r3, [pc, #396]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d001      	beq.n	800288c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0b8      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d020      	beq.n	80028da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028a4:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	4a58      	ldr	r2, [pc, #352]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028bc:	4b53      	ldr	r3, [pc, #332]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	4a52      	ldr	r2, [pc, #328]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c8:	4b50      	ldr	r3, [pc, #320]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	494d      	ldr	r1, [pc, #308]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d044      	beq.n	8002970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d107      	bne.n	80028fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	4b47      	ldr	r3, [pc, #284]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d119      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e07f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d003      	beq.n	800290e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800290a:	2b03      	cmp	r3, #3
 800290c:	d107      	bne.n	800291e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d109      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e06f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e067      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292e:	4b37      	ldr	r3, [pc, #220]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f023 0203 	bic.w	r2, r3, #3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	4934      	ldr	r1, [pc, #208]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 800293c:	4313      	orrs	r3, r2
 800293e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002940:	f7ff fbc6 	bl	80020d0 <HAL_GetTick>
 8002944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002946:	e00a      	b.n	800295e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002948:	f7ff fbc2 	bl	80020d0 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e04f      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 020c 	and.w	r2, r3, #12
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	429a      	cmp	r2, r3
 800296e:	d1eb      	bne.n	8002948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002970:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 030f 	and.w	r3, r3, #15
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d20c      	bcs.n	8002998 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297e:	4b22      	ldr	r3, [pc, #136]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002986:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <HAL_RCC_ClockConfig+0x1b8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e032      	b.n	80029fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d008      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a4:	4b19      	ldr	r3, [pc, #100]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	4916      	ldr	r1, [pc, #88]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	490e      	ldr	r1, [pc, #56]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029d6:	f000 f855 	bl	8002a84 <HAL_RCC_GetSysClockFreq>
 80029da:	4602      	mov	r2, r0
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_RCC_ClockConfig+0x1bc>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	091b      	lsrs	r3, r3, #4
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	490a      	ldr	r1, [pc, #40]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c0>)
 80029e8:	5ccb      	ldrb	r3, [r1, r3]
 80029ea:	fa22 f303 	lsr.w	r3, r2, r3
 80029ee:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <HAL_RCC_ClockConfig+0x1c4>)
 80029f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029f2:	4b09      	ldr	r3, [pc, #36]	@ (8002a18 <HAL_RCC_ClockConfig+0x1c8>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff fb26 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40023c00 	.word	0x40023c00
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	08008edc 	.word	0x08008edc
 8002a14:	20000000 	.word	0x20000000
 8002a18:	20000004 	.word	0x20000004

08002a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a20:	4b03      	ldr	r3, [pc, #12]	@ (8002a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a22:	681b      	ldr	r3, [r3, #0]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20000000 	.word	0x20000000

08002a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a38:	f7ff fff0 	bl	8002a1c <HAL_RCC_GetHCLKFreq>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	0a9b      	lsrs	r3, r3, #10
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	4903      	ldr	r1, [pc, #12]	@ (8002a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a4a:	5ccb      	ldrb	r3, [r1, r3]
 8002a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40023800 	.word	0x40023800
 8002a58:	08008eec 	.word	0x08008eec

08002a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a60:	f7ff ffdc 	bl	8002a1c <HAL_RCC_GetHCLKFreq>
 8002a64:	4602      	mov	r2, r0
 8002a66:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	0b5b      	lsrs	r3, r3, #13
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	4903      	ldr	r1, [pc, #12]	@ (8002a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a72:	5ccb      	ldrb	r3, [r1, r3]
 8002a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	08008eec 	.word	0x08008eec

08002a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a88:	b0a6      	sub	sp, #152	@ 0x98
 8002a8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002aaa:	4bc8      	ldr	r3, [pc, #800]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b0c      	cmp	r3, #12
 8002ab4:	f200 817e 	bhi.w	8002db4 <HAL_RCC_GetSysClockFreq+0x330>
 8002ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002abe:	bf00      	nop
 8002ac0:	08002af5 	.word	0x08002af5
 8002ac4:	08002db5 	.word	0x08002db5
 8002ac8:	08002db5 	.word	0x08002db5
 8002acc:	08002db5 	.word	0x08002db5
 8002ad0:	08002afd 	.word	0x08002afd
 8002ad4:	08002db5 	.word	0x08002db5
 8002ad8:	08002db5 	.word	0x08002db5
 8002adc:	08002db5 	.word	0x08002db5
 8002ae0:	08002b05 	.word	0x08002b05
 8002ae4:	08002db5 	.word	0x08002db5
 8002ae8:	08002db5 	.word	0x08002db5
 8002aec:	08002db5 	.word	0x08002db5
 8002af0:	08002c6f 	.word	0x08002c6f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002af4:	4bb6      	ldr	r3, [pc, #728]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002af6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002afa:	e15f      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002afc:	4bb5      	ldr	r3, [pc, #724]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002afe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b02:	e15b      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b04:	4bb1      	ldr	r3, [pc, #708]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b10:	4bae      	ldr	r3, [pc, #696]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d031      	beq.n	8002b80 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b1c:	4bab      	ldr	r3, [pc, #684]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	099b      	lsrs	r3, r3, #6
 8002b22:	2200      	movs	r2, #0
 8002b24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b30:	2300      	movs	r3, #0
 8002b32:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b34:	4ba7      	ldr	r3, [pc, #668]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b36:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002b3a:	462a      	mov	r2, r5
 8002b3c:	fb03 f202 	mul.w	r2, r3, r2
 8002b40:	2300      	movs	r3, #0
 8002b42:	4621      	mov	r1, r4
 8002b44:	fb01 f303 	mul.w	r3, r1, r3
 8002b48:	4413      	add	r3, r2
 8002b4a:	4aa2      	ldr	r2, [pc, #648]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b4c:	4621      	mov	r1, r4
 8002b4e:	fba1 1202 	umull	r1, r2, r1, r2
 8002b52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b54:	460a      	mov	r2, r1
 8002b56:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002b58:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002b5a:	4413      	add	r3, r2
 8002b5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b62:	2200      	movs	r2, #0
 8002b64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b66:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002b68:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b6c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002b70:	f7fe f8aa 	bl	8000cc8 <__aeabi_uldivmod>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4613      	mov	r3, r2
 8002b7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b7e:	e064      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b80:	4b92      	ldr	r3, [pc, #584]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	099b      	lsrs	r3, r3, #6
 8002b86:	2200      	movs	r2, #0
 8002b88:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b8a:	657a      	str	r2, [r7, #84]	@ 0x54
 8002b8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b94:	2300      	movs	r3, #0
 8002b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b98:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002b9c:	4622      	mov	r2, r4
 8002b9e:	462b      	mov	r3, r5
 8002ba0:	f04f 0000 	mov.w	r0, #0
 8002ba4:	f04f 0100 	mov.w	r1, #0
 8002ba8:	0159      	lsls	r1, r3, #5
 8002baa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bae:	0150      	lsls	r0, r2, #5
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4621      	mov	r1, r4
 8002bb6:	1a51      	subs	r1, r2, r1
 8002bb8:	6139      	str	r1, [r7, #16]
 8002bba:	4629      	mov	r1, r5
 8002bbc:	eb63 0301 	sbc.w	r3, r3, r1
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	f04f 0300 	mov.w	r3, #0
 8002bca:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bce:	4659      	mov	r1, fp
 8002bd0:	018b      	lsls	r3, r1, #6
 8002bd2:	4651      	mov	r1, sl
 8002bd4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bd8:	4651      	mov	r1, sl
 8002bda:	018a      	lsls	r2, r1, #6
 8002bdc:	4651      	mov	r1, sl
 8002bde:	ebb2 0801 	subs.w	r8, r2, r1
 8002be2:	4659      	mov	r1, fp
 8002be4:	eb63 0901 	sbc.w	r9, r3, r1
 8002be8:	f04f 0200 	mov.w	r2, #0
 8002bec:	f04f 0300 	mov.w	r3, #0
 8002bf0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bf4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bf8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bfc:	4690      	mov	r8, r2
 8002bfe:	4699      	mov	r9, r3
 8002c00:	4623      	mov	r3, r4
 8002c02:	eb18 0303 	adds.w	r3, r8, r3
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	462b      	mov	r3, r5
 8002c0a:	eb49 0303 	adc.w	r3, r9, r3
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	f04f 0200 	mov.w	r2, #0
 8002c14:	f04f 0300 	mov.w	r3, #0
 8002c18:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	028b      	lsls	r3, r1, #10
 8002c20:	4621      	mov	r1, r4
 8002c22:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c26:	4621      	mov	r1, r4
 8002c28:	028a      	lsls	r2, r1, #10
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c32:	2200      	movs	r2, #0
 8002c34:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c36:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c38:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c3c:	f7fe f844 	bl	8000cc8 <__aeabi_uldivmod>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	4613      	mov	r3, r2
 8002c46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c4a:	4b60      	ldr	r3, [pc, #384]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	0c1b      	lsrs	r3, r3, #16
 8002c50:	f003 0303 	and.w	r3, r3, #3
 8002c54:	3301      	adds	r3, #1
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002c5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002c6c:	e0a6      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c6e:	4b57      	ldr	r3, [pc, #348]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c7a:	4b54      	ldr	r3, [pc, #336]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d02a      	beq.n	8002cdc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c86:	4b51      	ldr	r3, [pc, #324]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	099b      	lsrs	r3, r3, #6
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c9c:	fb03 f201 	mul.w	r2, r3, r1
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	fb00 f303 	mul.w	r3, r0, r3
 8002ca6:	4413      	add	r3, r2
 8002ca8:	4a4a      	ldr	r2, [pc, #296]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002caa:	fba0 1202 	umull	r1, r2, r0, r2
 8002cae:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cb0:	460a      	mov	r2, r1
 8002cb2:	673a      	str	r2, [r7, #112]	@ 0x70
 8002cb4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002cb6:	4413      	add	r3, r2
 8002cb8:	677b      	str	r3, [r7, #116]	@ 0x74
 8002cba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cc2:	637a      	str	r2, [r7, #52]	@ 0x34
 8002cc4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002cc8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002ccc:	f7fd fffc 	bl	8000cc8 <__aeabi_uldivmod>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002cda:	e05b      	b.n	8002d94 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	099b      	lsrs	r3, r3, #6
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ce6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cee:	623b      	str	r3, [r7, #32]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cf8:	4642      	mov	r2, r8
 8002cfa:	464b      	mov	r3, r9
 8002cfc:	f04f 0000 	mov.w	r0, #0
 8002d00:	f04f 0100 	mov.w	r1, #0
 8002d04:	0159      	lsls	r1, r3, #5
 8002d06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d0a:	0150      	lsls	r0, r2, #5
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4641      	mov	r1, r8
 8002d12:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d16:	4649      	mov	r1, r9
 8002d18:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	f04f 0300 	mov.w	r3, #0
 8002d24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d30:	ebb2 040a 	subs.w	r4, r2, sl
 8002d34:	eb63 050b 	sbc.w	r5, r3, fp
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	00eb      	lsls	r3, r5, #3
 8002d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d46:	00e2      	lsls	r2, r4, #3
 8002d48:	4614      	mov	r4, r2
 8002d4a:	461d      	mov	r5, r3
 8002d4c:	4643      	mov	r3, r8
 8002d4e:	18e3      	adds	r3, r4, r3
 8002d50:	603b      	str	r3, [r7, #0]
 8002d52:	464b      	mov	r3, r9
 8002d54:	eb45 0303 	adc.w	r3, r5, r3
 8002d58:	607b      	str	r3, [r7, #4]
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	f04f 0300 	mov.w	r3, #0
 8002d62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d66:	4629      	mov	r1, r5
 8002d68:	028b      	lsls	r3, r1, #10
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d70:	4621      	mov	r1, r4
 8002d72:	028a      	lsls	r2, r1, #10
 8002d74:	4610      	mov	r0, r2
 8002d76:	4619      	mov	r1, r3
 8002d78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	61fa      	str	r2, [r7, #28]
 8002d82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d86:	f7fd ff9f 	bl	8000cc8 <__aeabi_uldivmod>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4613      	mov	r3, r2
 8002d90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x348>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	0f1b      	lsrs	r3, r3, #28
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002da2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002da6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002db2:	e003      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002db4:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002db6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002dba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3798      	adds	r7, #152	@ 0x98
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dca:	bf00      	nop
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	00f42400 	.word	0x00f42400
 8002dd4:	017d7840 	.word	0x017d7840

08002dd8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e28d      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 8083 	beq.w	8002efe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002df8:	4b94      	ldr	r3, [pc, #592]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d019      	beq.n	8002e38 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e04:	4b91      	ldr	r3, [pc, #580]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d106      	bne.n	8002e1e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e10:	4b8e      	ldr	r3, [pc, #568]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e1c:	d00c      	beq.n	8002e38 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d112      	bne.n	8002e50 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e2a:	4b88      	ldr	r3, [pc, #544]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e36:	d10b      	bne.n	8002e50 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e38:	4b84      	ldr	r3, [pc, #528]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d05b      	beq.n	8002efc <HAL_RCC_OscConfig+0x124>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d157      	bne.n	8002efc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e25a      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e58:	d106      	bne.n	8002e68 <HAL_RCC_OscConfig+0x90>
 8002e5a:	4b7c      	ldr	r3, [pc, #496]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a7b      	ldr	r2, [pc, #492]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e64:	6013      	str	r3, [r2, #0]
 8002e66:	e01d      	b.n	8002ea4 <HAL_RCC_OscConfig+0xcc>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e70:	d10c      	bne.n	8002e8c <HAL_RCC_OscConfig+0xb4>
 8002e72:	4b76      	ldr	r3, [pc, #472]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a75      	ldr	r2, [pc, #468]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	4b73      	ldr	r3, [pc, #460]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a72      	ldr	r2, [pc, #456]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e88:	6013      	str	r3, [r2, #0]
 8002e8a:	e00b      	b.n	8002ea4 <HAL_RCC_OscConfig+0xcc>
 8002e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a6e      	ldr	r2, [pc, #440]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4b6c      	ldr	r3, [pc, #432]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a6b      	ldr	r2, [pc, #428]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d013      	beq.n	8002ed4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7ff f910 	bl	80020d0 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb4:	f7ff f90c 	bl	80020d0 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b64      	cmp	r3, #100	@ 0x64
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e21f      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	4b61      	ldr	r3, [pc, #388]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0xdc>
 8002ed2:	e014      	b.n	8002efe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7ff f8fc 	bl	80020d0 <HAL_GetTick>
 8002ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002edc:	f7ff f8f8 	bl	80020d0 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b64      	cmp	r3, #100	@ 0x64
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e20b      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eee:	4b57      	ldr	r3, [pc, #348]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1f0      	bne.n	8002edc <HAL_RCC_OscConfig+0x104>
 8002efa:	e000      	b.n	8002efe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d06f      	beq.n	8002fea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f0a:	4b50      	ldr	r3, [pc, #320]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 030c 	and.w	r3, r3, #12
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d017      	beq.n	8002f46 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f16:	4b4d      	ldr	r3, [pc, #308]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d105      	bne.n	8002f2e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f22:	4b4a      	ldr	r3, [pc, #296]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f2e:	4b47      	ldr	r3, [pc, #284]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f36:	2b0c      	cmp	r3, #12
 8002f38:	d11c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f3a:	4b44      	ldr	r3, [pc, #272]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d116      	bne.n	8002f74 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f46:	4b41      	ldr	r3, [pc, #260]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d005      	beq.n	8002f5e <HAL_RCC_OscConfig+0x186>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d001      	beq.n	8002f5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e1d3      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4937      	ldr	r1, [pc, #220]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f72:	e03a      	b.n	8002fea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d020      	beq.n	8002fbe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f7c:	4b34      	ldr	r3, [pc, #208]	@ (8003050 <HAL_RCC_OscConfig+0x278>)
 8002f7e:	2201      	movs	r2, #1
 8002f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f82:	f7ff f8a5 	bl	80020d0 <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f88:	e008      	b.n	8002f9c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f8a:	f7ff f8a1 	bl	80020d0 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e1b4      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0f0      	beq.n	8002f8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa8:	4b28      	ldr	r3, [pc, #160]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4925      	ldr	r1, [pc, #148]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	600b      	str	r3, [r1, #0]
 8002fbc:	e015      	b.n	8002fea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fbe:	4b24      	ldr	r3, [pc, #144]	@ (8003050 <HAL_RCC_OscConfig+0x278>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7ff f884 	bl	80020d0 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fcc:	f7ff f880 	bl	80020d0 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e193      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fde:	4b1b      	ldr	r3, [pc, #108]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d036      	beq.n	8003064 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d016      	beq.n	800302c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ffe:	4b15      	ldr	r3, [pc, #84]	@ (8003054 <HAL_RCC_OscConfig+0x27c>)
 8003000:	2201      	movs	r2, #1
 8003002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003004:	f7ff f864 	bl	80020d0 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800300c:	f7ff f860 	bl	80020d0 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e173      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301e:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <HAL_RCC_OscConfig+0x274>)
 8003020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0f0      	beq.n	800300c <HAL_RCC_OscConfig+0x234>
 800302a:	e01b      	b.n	8003064 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800302c:	4b09      	ldr	r3, [pc, #36]	@ (8003054 <HAL_RCC_OscConfig+0x27c>)
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003032:	f7ff f84d 	bl	80020d0 <HAL_GetTick>
 8003036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003038:	e00e      	b.n	8003058 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303a:	f7ff f849 	bl	80020d0 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d907      	bls.n	8003058 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e15c      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
 800304c:	40023800 	.word	0x40023800
 8003050:	42470000 	.word	0x42470000
 8003054:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003058:	4b8a      	ldr	r3, [pc, #552]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800305a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1ea      	bne.n	800303a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 8097 	beq.w	80031a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003072:	2300      	movs	r3, #0
 8003074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003076:	4b83      	ldr	r3, [pc, #524]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10f      	bne.n	80030a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	4b7f      	ldr	r3, [pc, #508]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	4a7e      	ldr	r2, [pc, #504]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800308c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003090:	6413      	str	r3, [r2, #64]	@ 0x40
 8003092:	4b7c      	ldr	r3, [pc, #496]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309a:	60bb      	str	r3, [r7, #8]
 800309c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800309e:	2301      	movs	r3, #1
 80030a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a2:	4b79      	ldr	r3, [pc, #484]	@ (8003288 <HAL_RCC_OscConfig+0x4b0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d118      	bne.n	80030e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ae:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCC_OscConfig+0x4b0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a75      	ldr	r2, [pc, #468]	@ (8003288 <HAL_RCC_OscConfig+0x4b0>)
 80030b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ba:	f7ff f809 	bl	80020d0 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c2:	f7ff f805 	bl	80020d0 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e118      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003288 <HAL_RCC_OscConfig+0x4b0>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d106      	bne.n	80030f6 <HAL_RCC_OscConfig+0x31e>
 80030e8:	4b66      	ldr	r3, [pc, #408]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 80030ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ec:	4a65      	ldr	r2, [pc, #404]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f4:	e01c      	b.n	8003130 <HAL_RCC_OscConfig+0x358>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	2b05      	cmp	r3, #5
 80030fc:	d10c      	bne.n	8003118 <HAL_RCC_OscConfig+0x340>
 80030fe:	4b61      	ldr	r3, [pc, #388]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003102:	4a60      	ldr	r2, [pc, #384]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003104:	f043 0304 	orr.w	r3, r3, #4
 8003108:	6713      	str	r3, [r2, #112]	@ 0x70
 800310a:	4b5e      	ldr	r3, [pc, #376]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800310c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310e:	4a5d      	ldr	r2, [pc, #372]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6713      	str	r3, [r2, #112]	@ 0x70
 8003116:	e00b      	b.n	8003130 <HAL_RCC_OscConfig+0x358>
 8003118:	4b5a      	ldr	r3, [pc, #360]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800311a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311c:	4a59      	ldr	r2, [pc, #356]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800311e:	f023 0301 	bic.w	r3, r3, #1
 8003122:	6713      	str	r3, [r2, #112]	@ 0x70
 8003124:	4b57      	ldr	r3, [pc, #348]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003128:	4a56      	ldr	r2, [pc, #344]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800312a:	f023 0304 	bic.w	r3, r3, #4
 800312e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d015      	beq.n	8003164 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003138:	f7fe ffca 	bl	80020d0 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313e:	e00a      	b.n	8003156 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003140:	f7fe ffc6 	bl	80020d0 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e0d7      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003156:	4b4b      	ldr	r3, [pc, #300]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0ee      	beq.n	8003140 <HAL_RCC_OscConfig+0x368>
 8003162:	e014      	b.n	800318e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003164:	f7fe ffb4 	bl	80020d0 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800316a:	e00a      	b.n	8003182 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800316c:	f7fe ffb0 	bl	80020d0 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317a:	4293      	cmp	r3, r2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e0c1      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003182:	4b40      	ldr	r3, [pc, #256]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1ee      	bne.n	800316c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800318e:	7dfb      	ldrb	r3, [r7, #23]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d105      	bne.n	80031a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003194:	4b3b      	ldr	r3, [pc, #236]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	4a3a      	ldr	r2, [pc, #232]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800319a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800319e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80ad 	beq.w	8003304 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031aa:	4b36      	ldr	r3, [pc, #216]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f003 030c 	and.w	r3, r3, #12
 80031b2:	2b08      	cmp	r3, #8
 80031b4:	d060      	beq.n	8003278 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d145      	bne.n	800324a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031be:	4b33      	ldr	r3, [pc, #204]	@ (800328c <HAL_RCC_OscConfig+0x4b4>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c4:	f7fe ff84 	bl	80020d0 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031cc:	f7fe ff80 	bl	80020d0 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e093      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031de:	4b29      	ldr	r3, [pc, #164]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69da      	ldr	r2, [r3, #28]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f8:	019b      	lsls	r3, r3, #6
 80031fa:	431a      	orrs	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003200:	085b      	lsrs	r3, r3, #1
 8003202:	3b01      	subs	r3, #1
 8003204:	041b      	lsls	r3, r3, #16
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320c:	061b      	lsls	r3, r3, #24
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003214:	071b      	lsls	r3, r3, #28
 8003216:	491b      	ldr	r1, [pc, #108]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 8003218:	4313      	orrs	r3, r2
 800321a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800321c:	4b1b      	ldr	r3, [pc, #108]	@ (800328c <HAL_RCC_OscConfig+0x4b4>)
 800321e:	2201      	movs	r2, #1
 8003220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003222:	f7fe ff55 	bl	80020d0 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322a:	f7fe ff51 	bl	80020d0 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e064      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323c:	4b11      	ldr	r3, [pc, #68]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x452>
 8003248:	e05c      	b.n	8003304 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	4b10      	ldr	r3, [pc, #64]	@ (800328c <HAL_RCC_OscConfig+0x4b4>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003250:	f7fe ff3e 	bl	80020d0 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003258:	f7fe ff3a 	bl	80020d0 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e04d      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_RCC_OscConfig+0x4ac>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x480>
 8003276:	e045      	b.n	8003304 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d107      	bne.n	8003290 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e040      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
 8003284:	40023800 	.word	0x40023800
 8003288:	40007000 	.word	0x40007000
 800328c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003290:	4b1f      	ldr	r3, [pc, #124]	@ (8003310 <HAL_RCC_OscConfig+0x538>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d030      	beq.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d129      	bne.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d122      	bne.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032c0:	4013      	ands	r3, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d119      	bne.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	085b      	lsrs	r3, r3, #1
 80032d8:	3b01      	subs	r3, #1
 80032da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d10f      	bne.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d107      	bne.n	8003300 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d001      	beq.n	8003304 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40023800 	.word	0x40023800

08003314 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e07b      	b.n	800341e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	2b00      	cmp	r3, #0
 800332c:	d108      	bne.n	8003340 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003336:	d009      	beq.n	800334c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	61da      	str	r2, [r3, #28]
 800333e:	e005      	b.n	800334c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fe fca6 	bl	8001cb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d0:	ea42 0103 	orr.w	r1, r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	0c1b      	lsrs	r3, r3, #16
 80033ea:	f003 0104 	and.w	r1, r3, #4
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	f003 0210 	and.w	r2, r3, #16
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	69da      	ldr	r2, [r3, #28]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800340c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b088      	sub	sp, #32
 800342a:	af00      	add	r7, sp, #0
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	603b      	str	r3, [r7, #0]
 8003432:	4613      	mov	r3, r2
 8003434:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003436:	f7fe fe4b 	bl	80020d0 <HAL_GetTick>
 800343a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800343c:	88fb      	ldrh	r3, [r7, #6]
 800343e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b01      	cmp	r3, #1
 800344a:	d001      	beq.n	8003450 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800344c:	2302      	movs	r3, #2
 800344e:	e12a      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d002      	beq.n	800345c <HAL_SPI_Transmit+0x36>
 8003456:	88fb      	ldrh	r3, [r7, #6]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e122      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <HAL_SPI_Transmit+0x48>
 800346a:	2302      	movs	r3, #2
 800346c:	e11b      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2203      	movs	r2, #3
 800347a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	88fa      	ldrh	r2, [r7, #6]
 800348e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	88fa      	ldrh	r2, [r7, #6]
 8003494:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034bc:	d10f      	bne.n	80034de <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e8:	2b40      	cmp	r3, #64	@ 0x40
 80034ea:	d007      	beq.n	80034fc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003504:	d152      	bne.n	80035ac <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d002      	beq.n	8003514 <HAL_SPI_Transmit+0xee>
 800350e:	8b7b      	ldrh	r3, [r7, #26]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d145      	bne.n	80035a0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	881a      	ldrh	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003524:	1c9a      	adds	r2, r3, #2
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003538:	e032      	b.n	80035a0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b02      	cmp	r3, #2
 8003546:	d112      	bne.n	800356e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354c:	881a      	ldrh	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003558:	1c9a      	adds	r2, r3, #2
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800356c:	e018      	b.n	80035a0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800356e:	f7fe fdaf 	bl	80020d0 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d803      	bhi.n	8003586 <HAL_SPI_Transmit+0x160>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003584:	d102      	bne.n	800358c <HAL_SPI_Transmit+0x166>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d109      	bne.n	80035a0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e082      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1c7      	bne.n	800353a <HAL_SPI_Transmit+0x114>
 80035aa:	e053      	b.n	8003654 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_SPI_Transmit+0x194>
 80035b4:	8b7b      	ldrh	r3, [r7, #26]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d147      	bne.n	800364a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	330c      	adds	r3, #12
 80035c4:	7812      	ldrb	r2, [r2, #0]
 80035c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80035e0:	e033      	b.n	800364a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d113      	bne.n	8003618 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	330c      	adds	r3, #12
 80035fa:	7812      	ldrb	r2, [r2, #0]
 80035fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003616:	e018      	b.n	800364a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003618:	f7fe fd5a 	bl	80020d0 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	429a      	cmp	r2, r3
 8003626:	d803      	bhi.n	8003630 <HAL_SPI_Transmit+0x20a>
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362e:	d102      	bne.n	8003636 <HAL_SPI_Transmit+0x210>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d109      	bne.n	800364a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e02d      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800364e:	b29b      	uxth	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1c6      	bne.n	80035e2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	6839      	ldr	r1, [r7, #0]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fbe7 	bl	8003e2c <SPI_EndRxTxTransaction>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10a      	bne.n	8003688 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	617b      	str	r3, [r7, #20]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	617b      	str	r3, [r7, #20]
 8003686:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80036a4:	2300      	movs	r3, #0
  }
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3720      	adds	r7, #32
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b088      	sub	sp, #32
 80036b2:	af02      	add	r7, sp, #8
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	603b      	str	r3, [r7, #0]
 80036ba:	4613      	mov	r3, r2
 80036bc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d001      	beq.n	80036ce <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80036ca:	2302      	movs	r3, #2
 80036cc:	e104      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <HAL_SPI_Receive+0x2c>
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e0fc      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036e6:	d112      	bne.n	800370e <HAL_SPI_Receive+0x60>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10e      	bne.n	800370e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2204      	movs	r2, #4
 80036f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036f8:	88fa      	ldrh	r2, [r7, #6]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	4613      	mov	r3, r2
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	68b9      	ldr	r1, [r7, #8]
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 f8eb 	bl	80038e0 <HAL_SPI_TransmitReceive>
 800370a:	4603      	mov	r3, r0
 800370c:	e0e4      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800370e:	f7fe fcdf 	bl	80020d0 <HAL_GetTick>
 8003712:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_SPI_Receive+0x74>
 800371e:	2302      	movs	r3, #2
 8003720:	e0da      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2204      	movs	r2, #4
 800372e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	88fa      	ldrh	r2, [r7, #6]
 8003742:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	88fa      	ldrh	r2, [r7, #6]
 8003748:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003770:	d10f      	bne.n	8003792 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003780:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003790:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800379c:	2b40      	cmp	r3, #64	@ 0x40
 800379e:	d007      	beq.n	80037b0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d170      	bne.n	800389a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037b8:	e035      	b.n	8003826 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d115      	bne.n	80037f4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f103 020c 	add.w	r2, r3, #12
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	7812      	ldrb	r2, [r2, #0]
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037de:	1c5a      	adds	r2, r3, #1
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	3b01      	subs	r3, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037f2:	e018      	b.n	8003826 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037f4:	f7fe fc6c 	bl	80020d0 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d803      	bhi.n	800380c <HAL_SPI_Receive+0x15e>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380a:	d102      	bne.n	8003812 <HAL_SPI_Receive+0x164>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d109      	bne.n	8003826 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e058      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800382a:	b29b      	uxth	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1c4      	bne.n	80037ba <HAL_SPI_Receive+0x10c>
 8003830:	e038      	b.n	80038a4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b01      	cmp	r3, #1
 800383e:	d113      	bne.n	8003868 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384a:	b292      	uxth	r2, r2
 800384c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003852:	1c9a      	adds	r2, r3, #2
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385c:	b29b      	uxth	r3, r3
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003866:	e018      	b.n	800389a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003868:	f7fe fc32 	bl	80020d0 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d803      	bhi.n	8003880 <HAL_SPI_Receive+0x1d2>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387e:	d102      	bne.n	8003886 <HAL_SPI_Receive+0x1d8>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d109      	bne.n	800389a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e01e      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389e:	b29b      	uxth	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1c6      	bne.n	8003832 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	6839      	ldr	r1, [r7, #0]
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 fa59 	bl	8003d60 <SPI_EndRxTransaction>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d002      	beq.n	80038ba <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2220      	movs	r2, #32
 80038b8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80038d6:	2300      	movs	r3, #0
  }
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08a      	sub	sp, #40	@ 0x28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
 80038ec:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038ee:	2301      	movs	r3, #1
 80038f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038f2:	f7fe fbed 	bl	80020d0 <HAL_GetTick>
 80038f6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038fe:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003906:	887b      	ldrh	r3, [r7, #2]
 8003908:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800390a:	7ffb      	ldrb	r3, [r7, #31]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d00c      	beq.n	800392a <HAL_SPI_TransmitReceive+0x4a>
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003916:	d106      	bne.n	8003926 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d102      	bne.n	8003926 <HAL_SPI_TransmitReceive+0x46>
 8003920:	7ffb      	ldrb	r3, [r7, #31]
 8003922:	2b04      	cmp	r3, #4
 8003924:	d001      	beq.n	800392a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003926:	2302      	movs	r3, #2
 8003928:	e17f      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_SPI_TransmitReceive+0x5c>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_SPI_TransmitReceive+0x5c>
 8003936:	887b      	ldrh	r3, [r7, #2]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e174      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_SPI_TransmitReceive+0x6e>
 800394a:	2302      	movs	r3, #2
 800394c:	e16d      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b04      	cmp	r3, #4
 8003960:	d003      	beq.n	800396a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2205      	movs	r2, #5
 8003966:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	887a      	ldrh	r2, [r7, #2]
 800397a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	887a      	ldrh	r2, [r7, #2]
 8003980:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	887a      	ldrh	r2, [r7, #2]
 800398c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	887a      	ldrh	r2, [r7, #2]
 8003992:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039aa:	2b40      	cmp	r3, #64	@ 0x40
 80039ac:	d007      	beq.n	80039be <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039c6:	d17e      	bne.n	8003ac6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_SPI_TransmitReceive+0xf6>
 80039d0:	8afb      	ldrh	r3, [r7, #22]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d16c      	bne.n	8003ab0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039da:	881a      	ldrh	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	1c9a      	adds	r2, r3, #2
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	3b01      	subs	r3, #1
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039fa:	e059      	b.n	8003ab0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d11b      	bne.n	8003a42 <HAL_SPI_TransmitReceive+0x162>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d016      	beq.n	8003a42 <HAL_SPI_TransmitReceive+0x162>
 8003a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d113      	bne.n	8003a42 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	881a      	ldrh	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	1c9a      	adds	r2, r3, #2
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d119      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x1a4>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d014      	beq.n	8003a84 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a64:	b292      	uxth	r2, r2
 8003a66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	1c9a      	adds	r2, r3, #2
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a80:	2301      	movs	r3, #1
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a84:	f7fe fb24 	bl	80020d0 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d80d      	bhi.n	8003ab0 <HAL_SPI_TransmitReceive+0x1d0>
 8003a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9a:	d009      	beq.n	8003ab0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e0bc      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1a0      	bne.n	80039fc <HAL_SPI_TransmitReceive+0x11c>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d19b      	bne.n	80039fc <HAL_SPI_TransmitReceive+0x11c>
 8003ac4:	e082      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <HAL_SPI_TransmitReceive+0x1f4>
 8003ace:	8afb      	ldrh	r3, [r7, #22]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d171      	bne.n	8003bb8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	330c      	adds	r3, #12
 8003ade:	7812      	ldrb	r2, [r2, #0]
 8003ae0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003afa:	e05d      	b.n	8003bb8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d11c      	bne.n	8003b44 <HAL_SPI_TransmitReceive+0x264>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d017      	beq.n	8003b44 <HAL_SPI_TransmitReceive+0x264>
 8003b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d114      	bne.n	8003b44 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	330c      	adds	r3, #12
 8003b24:	7812      	ldrb	r2, [r2, #0]
 8003b26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d119      	bne.n	8003b86 <HAL_SPI_TransmitReceive+0x2a6>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d014      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b82:	2301      	movs	r3, #1
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b86:	f7fe faa3 	bl	80020d0 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d803      	bhi.n	8003b9e <HAL_SPI_TransmitReceive+0x2be>
 8003b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9c:	d102      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x2c4>
 8003b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d109      	bne.n	8003bb8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e038      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d19c      	bne.n	8003afc <HAL_SPI_TransmitReceive+0x21c>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d197      	bne.n	8003afc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bcc:	6a3a      	ldr	r2, [r7, #32]
 8003bce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f000 f92b 	bl	8003e2c <SPI_EndRxTxTransaction>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d008      	beq.n	8003bee <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e01d      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10a      	bne.n	8003c0c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003c28:	2300      	movs	r3, #0
  }
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3728      	adds	r7, #40	@ 0x28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c40:	b2db      	uxtb	r3, r3
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	603b      	str	r3, [r7, #0]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c60:	f7fe fa36 	bl	80020d0 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c68:	1a9b      	subs	r3, r3, r2
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c70:	f7fe fa2e 	bl	80020d0 <HAL_GetTick>
 8003c74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c76:	4b39      	ldr	r3, [pc, #228]	@ (8003d5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	015b      	lsls	r3, r3, #5
 8003c7c:	0d1b      	lsrs	r3, r3, #20
 8003c7e:	69fa      	ldr	r2, [r7, #28]
 8003c80:	fb02 f303 	mul.w	r3, r2, r3
 8003c84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c86:	e055      	b.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8e:	d051      	beq.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c90:	f7fe fa1e 	bl	80020d0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d902      	bls.n	8003ca6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d13d      	bne.n	8003d22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cbe:	d111      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cc8:	d004      	beq.n	8003cd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd2:	d107      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ce2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cec:	d10f      	bne.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e018      	b.n	8003d54 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d102      	bne.n	8003d2e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	61fb      	str	r3, [r7, #28]
 8003d2c:	e002      	b.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	68ba      	ldr	r2, [r7, #8]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	bf0c      	ite	eq
 8003d44:	2301      	moveq	r3, #1
 8003d46:	2300      	movne	r3, #0
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d19a      	bne.n	8003c88 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3720      	adds	r7, #32
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	20000000 	.word	0x20000000

08003d60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af02      	add	r7, sp, #8
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d74:	d111      	bne.n	8003d9a <SPI_EndRxTransaction+0x3a>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d7e:	d004      	beq.n	8003d8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d88:	d107      	bne.n	8003d9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003da2:	d12a      	bne.n	8003dfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dac:	d012      	beq.n	8003dd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2200      	movs	r2, #0
 8003db6:	2180      	movs	r1, #128	@ 0x80
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f7ff ff49 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d02d      	beq.n	8003e20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	f043 0220 	orr.w	r2, r3, #32
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e026      	b.n	8003e22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	2101      	movs	r1, #1
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f7ff ff36 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01a      	beq.n	8003e20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dee:	f043 0220 	orr.w	r2, r3, #32
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e013      	b.n	8003e22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2200      	movs	r2, #0
 8003e02:	2101      	movs	r1, #1
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff ff23 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d007      	beq.n	8003e20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e14:	f043 0220 	orr.w	r2, r3, #32
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e000      	b.n	8003e22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	2102      	movs	r1, #2
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f7ff ff04 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d007      	beq.n	8003e5e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e52:	f043 0220 	orr.w	r2, r3, #32
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e032      	b.n	8003ec4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <SPI_EndRxTxTransaction+0xa0>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1b      	ldr	r2, [pc, #108]	@ (8003ed0 <SPI_EndRxTxTransaction+0xa4>)
 8003e64:	fba2 2303 	umull	r2, r3, r2, r3
 8003e68:	0d5b      	lsrs	r3, r3, #21
 8003e6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e7c:	d112      	bne.n	8003ea4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2200      	movs	r2, #0
 8003e86:	2180      	movs	r1, #128	@ 0x80
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f7ff fee1 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d016      	beq.n	8003ec2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e00f      	b.n	8003ec4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eba:	2b80      	cmp	r3, #128	@ 0x80
 8003ebc:	d0f2      	beq.n	8003ea4 <SPI_EndRxTxTransaction+0x78>
 8003ebe:	e000      	b.n	8003ec2 <SPI_EndRxTxTransaction+0x96>
        break;
 8003ec0:	bf00      	nop
  }

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3718      	adds	r7, #24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	20000000 	.word	0x20000000
 8003ed0:	165e9f81 	.word	0x165e9f81

08003ed4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e042      	b.n	8003f6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7fd ff24 	bl	8001d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2224      	movs	r2, #36	@ 0x24
 8003f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 f973 	bl	8004204 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3708      	adds	r7, #8
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	@ 0x28
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	4613      	mov	r3, r2
 8003f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	d175      	bne.n	8004080 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_UART_Transmit+0x2c>
 8003f9a:	88fb      	ldrh	r3, [r7, #6]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e06e      	b.n	8004082 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2221      	movs	r2, #33	@ 0x21
 8003fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fb2:	f7fe f88d 	bl	80020d0 <HAL_GetTick>
 8003fb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	88fa      	ldrh	r2, [r7, #6]
 8003fc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fcc:	d108      	bne.n	8003fe0 <HAL_UART_Transmit+0x6c>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d104      	bne.n	8003fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	e003      	b.n	8003fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fe8:	e02e      	b.n	8004048 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2180      	movs	r1, #128	@ 0x80
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 f848 	bl	800408a <UART_WaitOnFlagUntilTimeout>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e03a      	b.n	8004082 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10b      	bne.n	800402a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	881b      	ldrh	r3, [r3, #0]
 8004016:	461a      	mov	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004020:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	3302      	adds	r3, #2
 8004026:	61bb      	str	r3, [r7, #24]
 8004028:	e007      	b.n	800403a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	781a      	ldrb	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	3301      	adds	r3, #1
 8004038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1cb      	bne.n	8003fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2200      	movs	r2, #0
 800405a:	2140      	movs	r1, #64	@ 0x40
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f000 f814 	bl	800408a <UART_WaitOnFlagUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e006      	b.n	8004082 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2220      	movs	r2, #32
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3720      	adds	r7, #32
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b086      	sub	sp, #24
 800408e:	af00      	add	r7, sp, #0
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	60b9      	str	r1, [r7, #8]
 8004094:	603b      	str	r3, [r7, #0]
 8004096:	4613      	mov	r3, r2
 8004098:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800409a:	e03b      	b.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a2:	d037      	beq.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a4:	f7fe f814 	bl	80020d0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	6a3a      	ldr	r2, [r7, #32]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d302      	bcc.n	80040ba <UART_WaitOnFlagUntilTimeout+0x30>
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e03a      	b.n	8004134 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d023      	beq.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2b80      	cmp	r3, #128	@ 0x80
 80040d0:	d020      	beq.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b40      	cmp	r3, #64	@ 0x40
 80040d6:	d01d      	beq.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d116      	bne.n	8004114 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	617b      	str	r3, [r7, #20]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f81d 	bl	800413c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2208      	movs	r2, #8
 8004106:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e00f      	b.n	8004134 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4013      	ands	r3, r2
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	429a      	cmp	r2, r3
 8004122:	bf0c      	ite	eq
 8004124:	2301      	moveq	r3, #1
 8004126:	2300      	movne	r3, #0
 8004128:	b2db      	uxtb	r3, r3
 800412a:	461a      	mov	r2, r3
 800412c:	79fb      	ldrb	r3, [r7, #7]
 800412e:	429a      	cmp	r2, r3
 8004130:	d0b4      	beq.n	800409c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b095      	sub	sp, #84	@ 0x54
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	330c      	adds	r3, #12
 800414a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800414e:	e853 3f00 	ldrex	r3, [r3]
 8004152:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004156:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800415a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004164:	643a      	str	r2, [r7, #64]	@ 0x40
 8004166:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004168:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800416a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800416c:	e841 2300 	strex	r3, r2, [r1]
 8004170:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1e5      	bne.n	8004144 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3314      	adds	r3, #20
 800417e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	e853 3f00 	ldrex	r3, [r3]
 8004186:	61fb      	str	r3, [r7, #28]
   return(result);
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	3314      	adds	r3, #20
 8004196:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004198:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800419a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800419e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041a0:	e841 2300 	strex	r3, r2, [r1]
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e5      	bne.n	8004178 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d119      	bne.n	80041e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	330c      	adds	r3, #12
 80041ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	e853 3f00 	ldrex	r3, [r3]
 80041c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f023 0310 	bic.w	r3, r3, #16
 80041ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	330c      	adds	r3, #12
 80041d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041d4:	61ba      	str	r2, [r7, #24]
 80041d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d8:	6979      	ldr	r1, [r7, #20]
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	e841 2300 	strex	r3, r2, [r1]
 80041e0:	613b      	str	r3, [r7, #16]
   return(result);
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1e5      	bne.n	80041b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80041f6:	bf00      	nop
 80041f8:	3754      	adds	r7, #84	@ 0x54
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004208:	b0c0      	sub	sp, #256	@ 0x100
 800420a:	af00      	add	r7, sp, #0
 800420c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800421c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004220:	68d9      	ldr	r1, [r3, #12]
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	ea40 0301 	orr.w	r3, r0, r1
 800422c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800422e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	431a      	orrs	r2, r3
 800423c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	431a      	orrs	r2, r3
 8004244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800425c:	f021 010c 	bic.w	r1, r1, #12
 8004260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800426a:	430b      	orrs	r3, r1
 800426c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800426e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800427a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427e:	6999      	ldr	r1, [r3, #24]
 8004280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	ea40 0301 	orr.w	r3, r0, r1
 800428a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800428c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4b8f      	ldr	r3, [pc, #572]	@ (80044d0 <UART_SetConfig+0x2cc>)
 8004294:	429a      	cmp	r2, r3
 8004296:	d005      	beq.n	80042a4 <UART_SetConfig+0xa0>
 8004298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	4b8d      	ldr	r3, [pc, #564]	@ (80044d4 <UART_SetConfig+0x2d0>)
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d104      	bne.n	80042ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042a4:	f7fe fbda 	bl	8002a5c <HAL_RCC_GetPCLK2Freq>
 80042a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042ac:	e003      	b.n	80042b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042ae:	f7fe fbc1 	bl	8002a34 <HAL_RCC_GetPCLK1Freq>
 80042b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042c0:	f040 810c 	bne.w	80044dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042c8:	2200      	movs	r2, #0
 80042ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80042d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80042d6:	4622      	mov	r2, r4
 80042d8:	462b      	mov	r3, r5
 80042da:	1891      	adds	r1, r2, r2
 80042dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80042de:	415b      	adcs	r3, r3
 80042e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80042e6:	4621      	mov	r1, r4
 80042e8:	eb12 0801 	adds.w	r8, r2, r1
 80042ec:	4629      	mov	r1, r5
 80042ee:	eb43 0901 	adc.w	r9, r3, r1
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004306:	4690      	mov	r8, r2
 8004308:	4699      	mov	r9, r3
 800430a:	4623      	mov	r3, r4
 800430c:	eb18 0303 	adds.w	r3, r8, r3
 8004310:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004314:	462b      	mov	r3, r5
 8004316:	eb49 0303 	adc.w	r3, r9, r3
 800431a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800431e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800432a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800432e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004332:	460b      	mov	r3, r1
 8004334:	18db      	adds	r3, r3, r3
 8004336:	653b      	str	r3, [r7, #80]	@ 0x50
 8004338:	4613      	mov	r3, r2
 800433a:	eb42 0303 	adc.w	r3, r2, r3
 800433e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004340:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004344:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004348:	f7fc fcbe 	bl	8000cc8 <__aeabi_uldivmod>
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4b61      	ldr	r3, [pc, #388]	@ (80044d8 <UART_SetConfig+0x2d4>)
 8004352:	fba3 2302 	umull	r2, r3, r3, r2
 8004356:	095b      	lsrs	r3, r3, #5
 8004358:	011c      	lsls	r4, r3, #4
 800435a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800435e:	2200      	movs	r2, #0
 8004360:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004364:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004368:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800436c:	4642      	mov	r2, r8
 800436e:	464b      	mov	r3, r9
 8004370:	1891      	adds	r1, r2, r2
 8004372:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004374:	415b      	adcs	r3, r3
 8004376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004378:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800437c:	4641      	mov	r1, r8
 800437e:	eb12 0a01 	adds.w	sl, r2, r1
 8004382:	4649      	mov	r1, r9
 8004384:	eb43 0b01 	adc.w	fp, r3, r1
 8004388:	f04f 0200 	mov.w	r2, #0
 800438c:	f04f 0300 	mov.w	r3, #0
 8004390:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004394:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800439c:	4692      	mov	sl, r2
 800439e:	469b      	mov	fp, r3
 80043a0:	4643      	mov	r3, r8
 80043a2:	eb1a 0303 	adds.w	r3, sl, r3
 80043a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043aa:	464b      	mov	r3, r9
 80043ac:	eb4b 0303 	adc.w	r3, fp, r3
 80043b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80043c8:	460b      	mov	r3, r1
 80043ca:	18db      	adds	r3, r3, r3
 80043cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ce:	4613      	mov	r3, r2
 80043d0:	eb42 0303 	adc.w	r3, r2, r3
 80043d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80043da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80043de:	f7fc fc73 	bl	8000cc8 <__aeabi_uldivmod>
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	4611      	mov	r1, r2
 80043e8:	4b3b      	ldr	r3, [pc, #236]	@ (80044d8 <UART_SetConfig+0x2d4>)
 80043ea:	fba3 2301 	umull	r2, r3, r3, r1
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	2264      	movs	r2, #100	@ 0x64
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	1acb      	subs	r3, r1, r3
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80043fe:	4b36      	ldr	r3, [pc, #216]	@ (80044d8 <UART_SetConfig+0x2d4>)
 8004400:	fba3 2302 	umull	r2, r3, r3, r2
 8004404:	095b      	lsrs	r3, r3, #5
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800440c:	441c      	add	r4, r3
 800440e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004412:	2200      	movs	r2, #0
 8004414:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004418:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800441c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004420:	4642      	mov	r2, r8
 8004422:	464b      	mov	r3, r9
 8004424:	1891      	adds	r1, r2, r2
 8004426:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004428:	415b      	adcs	r3, r3
 800442a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800442c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004430:	4641      	mov	r1, r8
 8004432:	1851      	adds	r1, r2, r1
 8004434:	6339      	str	r1, [r7, #48]	@ 0x30
 8004436:	4649      	mov	r1, r9
 8004438:	414b      	adcs	r3, r1
 800443a:	637b      	str	r3, [r7, #52]	@ 0x34
 800443c:	f04f 0200 	mov.w	r2, #0
 8004440:	f04f 0300 	mov.w	r3, #0
 8004444:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004448:	4659      	mov	r1, fp
 800444a:	00cb      	lsls	r3, r1, #3
 800444c:	4651      	mov	r1, sl
 800444e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004452:	4651      	mov	r1, sl
 8004454:	00ca      	lsls	r2, r1, #3
 8004456:	4610      	mov	r0, r2
 8004458:	4619      	mov	r1, r3
 800445a:	4603      	mov	r3, r0
 800445c:	4642      	mov	r2, r8
 800445e:	189b      	adds	r3, r3, r2
 8004460:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004464:	464b      	mov	r3, r9
 8004466:	460a      	mov	r2, r1
 8004468:	eb42 0303 	adc.w	r3, r2, r3
 800446c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800447c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004480:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004484:	460b      	mov	r3, r1
 8004486:	18db      	adds	r3, r3, r3
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800448a:	4613      	mov	r3, r2
 800448c:	eb42 0303 	adc.w	r3, r2, r3
 8004490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004492:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004496:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800449a:	f7fc fc15 	bl	8000cc8 <__aeabi_uldivmod>
 800449e:	4602      	mov	r2, r0
 80044a0:	460b      	mov	r3, r1
 80044a2:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <UART_SetConfig+0x2d4>)
 80044a4:	fba3 1302 	umull	r1, r3, r3, r2
 80044a8:	095b      	lsrs	r3, r3, #5
 80044aa:	2164      	movs	r1, #100	@ 0x64
 80044ac:	fb01 f303 	mul.w	r3, r1, r3
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	3332      	adds	r3, #50	@ 0x32
 80044b6:	4a08      	ldr	r2, [pc, #32]	@ (80044d8 <UART_SetConfig+0x2d4>)
 80044b8:	fba2 2303 	umull	r2, r3, r2, r3
 80044bc:	095b      	lsrs	r3, r3, #5
 80044be:	f003 0207 	and.w	r2, r3, #7
 80044c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4422      	add	r2, r4
 80044ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80044cc:	e106      	b.n	80046dc <UART_SetConfig+0x4d8>
 80044ce:	bf00      	nop
 80044d0:	40011000 	.word	0x40011000
 80044d4:	40011400 	.word	0x40011400
 80044d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044e0:	2200      	movs	r2, #0
 80044e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80044ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80044ee:	4642      	mov	r2, r8
 80044f0:	464b      	mov	r3, r9
 80044f2:	1891      	adds	r1, r2, r2
 80044f4:	6239      	str	r1, [r7, #32]
 80044f6:	415b      	adcs	r3, r3
 80044f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044fe:	4641      	mov	r1, r8
 8004500:	1854      	adds	r4, r2, r1
 8004502:	4649      	mov	r1, r9
 8004504:	eb43 0501 	adc.w	r5, r3, r1
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	00eb      	lsls	r3, r5, #3
 8004512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004516:	00e2      	lsls	r2, r4, #3
 8004518:	4614      	mov	r4, r2
 800451a:	461d      	mov	r5, r3
 800451c:	4643      	mov	r3, r8
 800451e:	18e3      	adds	r3, r4, r3
 8004520:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004524:	464b      	mov	r3, r9
 8004526:	eb45 0303 	adc.w	r3, r5, r3
 800452a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800452e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800453a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800453e:	f04f 0200 	mov.w	r2, #0
 8004542:	f04f 0300 	mov.w	r3, #0
 8004546:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800454a:	4629      	mov	r1, r5
 800454c:	008b      	lsls	r3, r1, #2
 800454e:	4621      	mov	r1, r4
 8004550:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004554:	4621      	mov	r1, r4
 8004556:	008a      	lsls	r2, r1, #2
 8004558:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800455c:	f7fc fbb4 	bl	8000cc8 <__aeabi_uldivmod>
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4b60      	ldr	r3, [pc, #384]	@ (80046e8 <UART_SetConfig+0x4e4>)
 8004566:	fba3 2302 	umull	r2, r3, r3, r2
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	011c      	lsls	r4, r3, #4
 800456e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004572:	2200      	movs	r2, #0
 8004574:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004578:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800457c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004580:	4642      	mov	r2, r8
 8004582:	464b      	mov	r3, r9
 8004584:	1891      	adds	r1, r2, r2
 8004586:	61b9      	str	r1, [r7, #24]
 8004588:	415b      	adcs	r3, r3
 800458a:	61fb      	str	r3, [r7, #28]
 800458c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004590:	4641      	mov	r1, r8
 8004592:	1851      	adds	r1, r2, r1
 8004594:	6139      	str	r1, [r7, #16]
 8004596:	4649      	mov	r1, r9
 8004598:	414b      	adcs	r3, r1
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	f04f 0200 	mov.w	r2, #0
 80045a0:	f04f 0300 	mov.w	r3, #0
 80045a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045a8:	4659      	mov	r1, fp
 80045aa:	00cb      	lsls	r3, r1, #3
 80045ac:	4651      	mov	r1, sl
 80045ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045b2:	4651      	mov	r1, sl
 80045b4:	00ca      	lsls	r2, r1, #3
 80045b6:	4610      	mov	r0, r2
 80045b8:	4619      	mov	r1, r3
 80045ba:	4603      	mov	r3, r0
 80045bc:	4642      	mov	r2, r8
 80045be:	189b      	adds	r3, r3, r2
 80045c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045c4:	464b      	mov	r3, r9
 80045c6:	460a      	mov	r2, r1
 80045c8:	eb42 0303 	adc.w	r3, r2, r3
 80045cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80045dc:	f04f 0200 	mov.w	r2, #0
 80045e0:	f04f 0300 	mov.w	r3, #0
 80045e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80045e8:	4649      	mov	r1, r9
 80045ea:	008b      	lsls	r3, r1, #2
 80045ec:	4641      	mov	r1, r8
 80045ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045f2:	4641      	mov	r1, r8
 80045f4:	008a      	lsls	r2, r1, #2
 80045f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80045fa:	f7fc fb65 	bl	8000cc8 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4611      	mov	r1, r2
 8004604:	4b38      	ldr	r3, [pc, #224]	@ (80046e8 <UART_SetConfig+0x4e4>)
 8004606:	fba3 2301 	umull	r2, r3, r3, r1
 800460a:	095b      	lsrs	r3, r3, #5
 800460c:	2264      	movs	r2, #100	@ 0x64
 800460e:	fb02 f303 	mul.w	r3, r2, r3
 8004612:	1acb      	subs	r3, r1, r3
 8004614:	011b      	lsls	r3, r3, #4
 8004616:	3332      	adds	r3, #50	@ 0x32
 8004618:	4a33      	ldr	r2, [pc, #204]	@ (80046e8 <UART_SetConfig+0x4e4>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	095b      	lsrs	r3, r3, #5
 8004620:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004624:	441c      	add	r4, r3
 8004626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800462a:	2200      	movs	r2, #0
 800462c:	673b      	str	r3, [r7, #112]	@ 0x70
 800462e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004630:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004634:	4642      	mov	r2, r8
 8004636:	464b      	mov	r3, r9
 8004638:	1891      	adds	r1, r2, r2
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	415b      	adcs	r3, r3
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004644:	4641      	mov	r1, r8
 8004646:	1851      	adds	r1, r2, r1
 8004648:	6039      	str	r1, [r7, #0]
 800464a:	4649      	mov	r1, r9
 800464c:	414b      	adcs	r3, r1
 800464e:	607b      	str	r3, [r7, #4]
 8004650:	f04f 0200 	mov.w	r2, #0
 8004654:	f04f 0300 	mov.w	r3, #0
 8004658:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800465c:	4659      	mov	r1, fp
 800465e:	00cb      	lsls	r3, r1, #3
 8004660:	4651      	mov	r1, sl
 8004662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004666:	4651      	mov	r1, sl
 8004668:	00ca      	lsls	r2, r1, #3
 800466a:	4610      	mov	r0, r2
 800466c:	4619      	mov	r1, r3
 800466e:	4603      	mov	r3, r0
 8004670:	4642      	mov	r2, r8
 8004672:	189b      	adds	r3, r3, r2
 8004674:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004676:	464b      	mov	r3, r9
 8004678:	460a      	mov	r2, r1
 800467a:	eb42 0303 	adc.w	r3, r2, r3
 800467e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	663b      	str	r3, [r7, #96]	@ 0x60
 800468a:	667a      	str	r2, [r7, #100]	@ 0x64
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004698:	4649      	mov	r1, r9
 800469a:	008b      	lsls	r3, r1, #2
 800469c:	4641      	mov	r1, r8
 800469e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046a2:	4641      	mov	r1, r8
 80046a4:	008a      	lsls	r2, r1, #2
 80046a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046aa:	f7fc fb0d 	bl	8000cc8 <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4b0d      	ldr	r3, [pc, #52]	@ (80046e8 <UART_SetConfig+0x4e4>)
 80046b4:	fba3 1302 	umull	r1, r3, r3, r2
 80046b8:	095b      	lsrs	r3, r3, #5
 80046ba:	2164      	movs	r1, #100	@ 0x64
 80046bc:	fb01 f303 	mul.w	r3, r1, r3
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	3332      	adds	r3, #50	@ 0x32
 80046c6:	4a08      	ldr	r2, [pc, #32]	@ (80046e8 <UART_SetConfig+0x4e4>)
 80046c8:	fba2 2303 	umull	r2, r3, r2, r3
 80046cc:	095b      	lsrs	r3, r3, #5
 80046ce:	f003 020f 	and.w	r2, r3, #15
 80046d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4422      	add	r2, r4
 80046da:	609a      	str	r2, [r3, #8]
}
 80046dc:	bf00      	nop
 80046de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80046e2:	46bd      	mov	sp, r7
 80046e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046e8:	51eb851f 	.word	0x51eb851f

080046ec <__cvt>:
 80046ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f0:	b088      	sub	sp, #32
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	461d      	mov	r5, r3
 80046f6:	4614      	mov	r4, r2
 80046f8:	bfbc      	itt	lt
 80046fa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80046fe:	4614      	movlt	r4, r2
 8004700:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004702:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004704:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004708:	bfb6      	itet	lt
 800470a:	461d      	movlt	r5, r3
 800470c:	2300      	movge	r3, #0
 800470e:	232d      	movlt	r3, #45	@ 0x2d
 8004710:	7013      	strb	r3, [r2, #0]
 8004712:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004714:	f023 0820 	bic.w	r8, r3, #32
 8004718:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800471c:	d005      	beq.n	800472a <__cvt+0x3e>
 800471e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004722:	d100      	bne.n	8004726 <__cvt+0x3a>
 8004724:	3601      	adds	r6, #1
 8004726:	2302      	movs	r3, #2
 8004728:	e000      	b.n	800472c <__cvt+0x40>
 800472a:	2303      	movs	r3, #3
 800472c:	aa07      	add	r2, sp, #28
 800472e:	9204      	str	r2, [sp, #16]
 8004730:	aa06      	add	r2, sp, #24
 8004732:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004736:	e9cd 3600 	strd	r3, r6, [sp]
 800473a:	4622      	mov	r2, r4
 800473c:	462b      	mov	r3, r5
 800473e:	f001 f89f 	bl	8005880 <_dtoa_r>
 8004742:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004746:	4607      	mov	r7, r0
 8004748:	d119      	bne.n	800477e <__cvt+0x92>
 800474a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800474c:	07db      	lsls	r3, r3, #31
 800474e:	d50e      	bpl.n	800476e <__cvt+0x82>
 8004750:	eb00 0906 	add.w	r9, r0, r6
 8004754:	2200      	movs	r2, #0
 8004756:	2300      	movs	r3, #0
 8004758:	4620      	mov	r0, r4
 800475a:	4629      	mov	r1, r5
 800475c:	f7fc f9d4 	bl	8000b08 <__aeabi_dcmpeq>
 8004760:	b108      	cbz	r0, 8004766 <__cvt+0x7a>
 8004762:	f8cd 901c 	str.w	r9, [sp, #28]
 8004766:	2230      	movs	r2, #48	@ 0x30
 8004768:	9b07      	ldr	r3, [sp, #28]
 800476a:	454b      	cmp	r3, r9
 800476c:	d31e      	bcc.n	80047ac <__cvt+0xc0>
 800476e:	9b07      	ldr	r3, [sp, #28]
 8004770:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004772:	1bdb      	subs	r3, r3, r7
 8004774:	4638      	mov	r0, r7
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	b008      	add	sp, #32
 800477a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800477e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004782:	eb00 0906 	add.w	r9, r0, r6
 8004786:	d1e5      	bne.n	8004754 <__cvt+0x68>
 8004788:	7803      	ldrb	r3, [r0, #0]
 800478a:	2b30      	cmp	r3, #48	@ 0x30
 800478c:	d10a      	bne.n	80047a4 <__cvt+0xb8>
 800478e:	2200      	movs	r2, #0
 8004790:	2300      	movs	r3, #0
 8004792:	4620      	mov	r0, r4
 8004794:	4629      	mov	r1, r5
 8004796:	f7fc f9b7 	bl	8000b08 <__aeabi_dcmpeq>
 800479a:	b918      	cbnz	r0, 80047a4 <__cvt+0xb8>
 800479c:	f1c6 0601 	rsb	r6, r6, #1
 80047a0:	f8ca 6000 	str.w	r6, [sl]
 80047a4:	f8da 3000 	ldr.w	r3, [sl]
 80047a8:	4499      	add	r9, r3
 80047aa:	e7d3      	b.n	8004754 <__cvt+0x68>
 80047ac:	1c59      	adds	r1, r3, #1
 80047ae:	9107      	str	r1, [sp, #28]
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	e7d9      	b.n	8004768 <__cvt+0x7c>

080047b4 <__exponent>:
 80047b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047b6:	2900      	cmp	r1, #0
 80047b8:	bfba      	itte	lt
 80047ba:	4249      	neglt	r1, r1
 80047bc:	232d      	movlt	r3, #45	@ 0x2d
 80047be:	232b      	movge	r3, #43	@ 0x2b
 80047c0:	2909      	cmp	r1, #9
 80047c2:	7002      	strb	r2, [r0, #0]
 80047c4:	7043      	strb	r3, [r0, #1]
 80047c6:	dd29      	ble.n	800481c <__exponent+0x68>
 80047c8:	f10d 0307 	add.w	r3, sp, #7
 80047cc:	461d      	mov	r5, r3
 80047ce:	270a      	movs	r7, #10
 80047d0:	461a      	mov	r2, r3
 80047d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80047d6:	fb07 1416 	mls	r4, r7, r6, r1
 80047da:	3430      	adds	r4, #48	@ 0x30
 80047dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80047e0:	460c      	mov	r4, r1
 80047e2:	2c63      	cmp	r4, #99	@ 0x63
 80047e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80047e8:	4631      	mov	r1, r6
 80047ea:	dcf1      	bgt.n	80047d0 <__exponent+0x1c>
 80047ec:	3130      	adds	r1, #48	@ 0x30
 80047ee:	1e94      	subs	r4, r2, #2
 80047f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80047f4:	1c41      	adds	r1, r0, #1
 80047f6:	4623      	mov	r3, r4
 80047f8:	42ab      	cmp	r3, r5
 80047fa:	d30a      	bcc.n	8004812 <__exponent+0x5e>
 80047fc:	f10d 0309 	add.w	r3, sp, #9
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	42ac      	cmp	r4, r5
 8004804:	bf88      	it	hi
 8004806:	2300      	movhi	r3, #0
 8004808:	3302      	adds	r3, #2
 800480a:	4403      	add	r3, r0
 800480c:	1a18      	subs	r0, r3, r0
 800480e:	b003      	add	sp, #12
 8004810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004812:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004816:	f801 6f01 	strb.w	r6, [r1, #1]!
 800481a:	e7ed      	b.n	80047f8 <__exponent+0x44>
 800481c:	2330      	movs	r3, #48	@ 0x30
 800481e:	3130      	adds	r1, #48	@ 0x30
 8004820:	7083      	strb	r3, [r0, #2]
 8004822:	70c1      	strb	r1, [r0, #3]
 8004824:	1d03      	adds	r3, r0, #4
 8004826:	e7f1      	b.n	800480c <__exponent+0x58>

08004828 <_printf_float>:
 8004828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800482c:	b091      	sub	sp, #68	@ 0x44
 800482e:	460c      	mov	r4, r1
 8004830:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004834:	4616      	mov	r6, r2
 8004836:	461f      	mov	r7, r3
 8004838:	4605      	mov	r5, r0
 800483a:	f000 ff1b 	bl	8005674 <_localeconv_r>
 800483e:	6803      	ldr	r3, [r0, #0]
 8004840:	9308      	str	r3, [sp, #32]
 8004842:	4618      	mov	r0, r3
 8004844:	f7fb fd34 	bl	80002b0 <strlen>
 8004848:	2300      	movs	r3, #0
 800484a:	930e      	str	r3, [sp, #56]	@ 0x38
 800484c:	f8d8 3000 	ldr.w	r3, [r8]
 8004850:	9009      	str	r0, [sp, #36]	@ 0x24
 8004852:	3307      	adds	r3, #7
 8004854:	f023 0307 	bic.w	r3, r3, #7
 8004858:	f103 0208 	add.w	r2, r3, #8
 800485c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004860:	f8d4 b000 	ldr.w	fp, [r4]
 8004864:	f8c8 2000 	str.w	r2, [r8]
 8004868:	e9d3 8900 	ldrd	r8, r9, [r3]
 800486c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004872:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004876:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800487a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800487e:	4b9d      	ldr	r3, [pc, #628]	@ (8004af4 <_printf_float+0x2cc>)
 8004880:	f04f 32ff 	mov.w	r2, #4294967295
 8004884:	f7fc f972 	bl	8000b6c <__aeabi_dcmpun>
 8004888:	bb70      	cbnz	r0, 80048e8 <_printf_float+0xc0>
 800488a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800488e:	4b99      	ldr	r3, [pc, #612]	@ (8004af4 <_printf_float+0x2cc>)
 8004890:	f04f 32ff 	mov.w	r2, #4294967295
 8004894:	f7fc f94c 	bl	8000b30 <__aeabi_dcmple>
 8004898:	bb30      	cbnz	r0, 80048e8 <_printf_float+0xc0>
 800489a:	2200      	movs	r2, #0
 800489c:	2300      	movs	r3, #0
 800489e:	4640      	mov	r0, r8
 80048a0:	4649      	mov	r1, r9
 80048a2:	f7fc f93b 	bl	8000b1c <__aeabi_dcmplt>
 80048a6:	b110      	cbz	r0, 80048ae <_printf_float+0x86>
 80048a8:	232d      	movs	r3, #45	@ 0x2d
 80048aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048ae:	4a92      	ldr	r2, [pc, #584]	@ (8004af8 <_printf_float+0x2d0>)
 80048b0:	4b92      	ldr	r3, [pc, #584]	@ (8004afc <_printf_float+0x2d4>)
 80048b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80048b6:	bf8c      	ite	hi
 80048b8:	4690      	movhi	r8, r2
 80048ba:	4698      	movls	r8, r3
 80048bc:	2303      	movs	r3, #3
 80048be:	6123      	str	r3, [r4, #16]
 80048c0:	f02b 0304 	bic.w	r3, fp, #4
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	f04f 0900 	mov.w	r9, #0
 80048ca:	9700      	str	r7, [sp, #0]
 80048cc:	4633      	mov	r3, r6
 80048ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80048d0:	4621      	mov	r1, r4
 80048d2:	4628      	mov	r0, r5
 80048d4:	f000 f9d4 	bl	8004c80 <_printf_common>
 80048d8:	3001      	adds	r0, #1
 80048da:	f040 808f 	bne.w	80049fc <_printf_float+0x1d4>
 80048de:	f04f 30ff 	mov.w	r0, #4294967295
 80048e2:	b011      	add	sp, #68	@ 0x44
 80048e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e8:	4642      	mov	r2, r8
 80048ea:	464b      	mov	r3, r9
 80048ec:	4640      	mov	r0, r8
 80048ee:	4649      	mov	r1, r9
 80048f0:	f7fc f93c 	bl	8000b6c <__aeabi_dcmpun>
 80048f4:	b140      	cbz	r0, 8004908 <_printf_float+0xe0>
 80048f6:	464b      	mov	r3, r9
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	bfbc      	itt	lt
 80048fc:	232d      	movlt	r3, #45	@ 0x2d
 80048fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004902:	4a7f      	ldr	r2, [pc, #508]	@ (8004b00 <_printf_float+0x2d8>)
 8004904:	4b7f      	ldr	r3, [pc, #508]	@ (8004b04 <_printf_float+0x2dc>)
 8004906:	e7d4      	b.n	80048b2 <_printf_float+0x8a>
 8004908:	6863      	ldr	r3, [r4, #4]
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004910:	d13f      	bne.n	8004992 <_printf_float+0x16a>
 8004912:	2306      	movs	r3, #6
 8004914:	6063      	str	r3, [r4, #4]
 8004916:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800491a:	2200      	movs	r2, #0
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	9206      	str	r2, [sp, #24]
 8004920:	aa0e      	add	r2, sp, #56	@ 0x38
 8004922:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004926:	aa0d      	add	r2, sp, #52	@ 0x34
 8004928:	9203      	str	r2, [sp, #12]
 800492a:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800492e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004932:	6863      	ldr	r3, [r4, #4]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	4642      	mov	r2, r8
 8004938:	464b      	mov	r3, r9
 800493a:	4628      	mov	r0, r5
 800493c:	910a      	str	r1, [sp, #40]	@ 0x28
 800493e:	f7ff fed5 	bl	80046ec <__cvt>
 8004942:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004944:	2947      	cmp	r1, #71	@ 0x47
 8004946:	4680      	mov	r8, r0
 8004948:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800494a:	d128      	bne.n	800499e <_printf_float+0x176>
 800494c:	1cc8      	adds	r0, r1, #3
 800494e:	db02      	blt.n	8004956 <_printf_float+0x12e>
 8004950:	6863      	ldr	r3, [r4, #4]
 8004952:	4299      	cmp	r1, r3
 8004954:	dd40      	ble.n	80049d8 <_printf_float+0x1b0>
 8004956:	f1aa 0a02 	sub.w	sl, sl, #2
 800495a:	fa5f fa8a 	uxtb.w	sl, sl
 800495e:	3901      	subs	r1, #1
 8004960:	4652      	mov	r2, sl
 8004962:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004966:	910d      	str	r1, [sp, #52]	@ 0x34
 8004968:	f7ff ff24 	bl	80047b4 <__exponent>
 800496c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800496e:	1813      	adds	r3, r2, r0
 8004970:	2a01      	cmp	r2, #1
 8004972:	4681      	mov	r9, r0
 8004974:	6123      	str	r3, [r4, #16]
 8004976:	dc02      	bgt.n	800497e <_printf_float+0x156>
 8004978:	6822      	ldr	r2, [r4, #0]
 800497a:	07d2      	lsls	r2, r2, #31
 800497c:	d501      	bpl.n	8004982 <_printf_float+0x15a>
 800497e:	3301      	adds	r3, #1
 8004980:	6123      	str	r3, [r4, #16]
 8004982:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004986:	2b00      	cmp	r3, #0
 8004988:	d09f      	beq.n	80048ca <_printf_float+0xa2>
 800498a:	232d      	movs	r3, #45	@ 0x2d
 800498c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004990:	e79b      	b.n	80048ca <_printf_float+0xa2>
 8004992:	2947      	cmp	r1, #71	@ 0x47
 8004994:	d1bf      	bne.n	8004916 <_printf_float+0xee>
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1bd      	bne.n	8004916 <_printf_float+0xee>
 800499a:	2301      	movs	r3, #1
 800499c:	e7ba      	b.n	8004914 <_printf_float+0xec>
 800499e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049a2:	d9dc      	bls.n	800495e <_printf_float+0x136>
 80049a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80049a8:	d118      	bne.n	80049dc <_printf_float+0x1b4>
 80049aa:	2900      	cmp	r1, #0
 80049ac:	6863      	ldr	r3, [r4, #4]
 80049ae:	dd0b      	ble.n	80049c8 <_printf_float+0x1a0>
 80049b0:	6121      	str	r1, [r4, #16]
 80049b2:	b913      	cbnz	r3, 80049ba <_printf_float+0x192>
 80049b4:	6822      	ldr	r2, [r4, #0]
 80049b6:	07d0      	lsls	r0, r2, #31
 80049b8:	d502      	bpl.n	80049c0 <_printf_float+0x198>
 80049ba:	3301      	adds	r3, #1
 80049bc:	440b      	add	r3, r1
 80049be:	6123      	str	r3, [r4, #16]
 80049c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80049c2:	f04f 0900 	mov.w	r9, #0
 80049c6:	e7dc      	b.n	8004982 <_printf_float+0x15a>
 80049c8:	b913      	cbnz	r3, 80049d0 <_printf_float+0x1a8>
 80049ca:	6822      	ldr	r2, [r4, #0]
 80049cc:	07d2      	lsls	r2, r2, #31
 80049ce:	d501      	bpl.n	80049d4 <_printf_float+0x1ac>
 80049d0:	3302      	adds	r3, #2
 80049d2:	e7f4      	b.n	80049be <_printf_float+0x196>
 80049d4:	2301      	movs	r3, #1
 80049d6:	e7f2      	b.n	80049be <_printf_float+0x196>
 80049d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80049dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049de:	4299      	cmp	r1, r3
 80049e0:	db05      	blt.n	80049ee <_printf_float+0x1c6>
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	6121      	str	r1, [r4, #16]
 80049e6:	07d8      	lsls	r0, r3, #31
 80049e8:	d5ea      	bpl.n	80049c0 <_printf_float+0x198>
 80049ea:	1c4b      	adds	r3, r1, #1
 80049ec:	e7e7      	b.n	80049be <_printf_float+0x196>
 80049ee:	2900      	cmp	r1, #0
 80049f0:	bfd4      	ite	le
 80049f2:	f1c1 0202 	rsble	r2, r1, #2
 80049f6:	2201      	movgt	r2, #1
 80049f8:	4413      	add	r3, r2
 80049fa:	e7e0      	b.n	80049be <_printf_float+0x196>
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	055a      	lsls	r2, r3, #21
 8004a00:	d407      	bmi.n	8004a12 <_printf_float+0x1ea>
 8004a02:	6923      	ldr	r3, [r4, #16]
 8004a04:	4642      	mov	r2, r8
 8004a06:	4631      	mov	r1, r6
 8004a08:	4628      	mov	r0, r5
 8004a0a:	47b8      	blx	r7
 8004a0c:	3001      	adds	r0, #1
 8004a0e:	d12b      	bne.n	8004a68 <_printf_float+0x240>
 8004a10:	e765      	b.n	80048de <_printf_float+0xb6>
 8004a12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a16:	f240 80dd 	bls.w	8004bd4 <_printf_float+0x3ac>
 8004a1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a1e:	2200      	movs	r2, #0
 8004a20:	2300      	movs	r3, #0
 8004a22:	f7fc f871 	bl	8000b08 <__aeabi_dcmpeq>
 8004a26:	2800      	cmp	r0, #0
 8004a28:	d033      	beq.n	8004a92 <_printf_float+0x26a>
 8004a2a:	4a37      	ldr	r2, [pc, #220]	@ (8004b08 <_printf_float+0x2e0>)
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	4631      	mov	r1, r6
 8004a30:	4628      	mov	r0, r5
 8004a32:	47b8      	blx	r7
 8004a34:	3001      	adds	r0, #1
 8004a36:	f43f af52 	beq.w	80048de <_printf_float+0xb6>
 8004a3a:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004a3e:	4543      	cmp	r3, r8
 8004a40:	db02      	blt.n	8004a48 <_printf_float+0x220>
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	07d8      	lsls	r0, r3, #31
 8004a46:	d50f      	bpl.n	8004a68 <_printf_float+0x240>
 8004a48:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f af43 	beq.w	80048de <_printf_float+0xb6>
 8004a58:	f04f 0900 	mov.w	r9, #0
 8004a5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a60:	f104 0a1a 	add.w	sl, r4, #26
 8004a64:	45c8      	cmp	r8, r9
 8004a66:	dc09      	bgt.n	8004a7c <_printf_float+0x254>
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	079b      	lsls	r3, r3, #30
 8004a6c:	f100 8103 	bmi.w	8004c76 <_printf_float+0x44e>
 8004a70:	68e0      	ldr	r0, [r4, #12]
 8004a72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a74:	4298      	cmp	r0, r3
 8004a76:	bfb8      	it	lt
 8004a78:	4618      	movlt	r0, r3
 8004a7a:	e732      	b.n	80048e2 <_printf_float+0xba>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	4652      	mov	r2, sl
 8004a80:	4631      	mov	r1, r6
 8004a82:	4628      	mov	r0, r5
 8004a84:	47b8      	blx	r7
 8004a86:	3001      	adds	r0, #1
 8004a88:	f43f af29 	beq.w	80048de <_printf_float+0xb6>
 8004a8c:	f109 0901 	add.w	r9, r9, #1
 8004a90:	e7e8      	b.n	8004a64 <_printf_float+0x23c>
 8004a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	dc39      	bgt.n	8004b0c <_printf_float+0x2e4>
 8004a98:	4a1b      	ldr	r2, [pc, #108]	@ (8004b08 <_printf_float+0x2e0>)
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4631      	mov	r1, r6
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	47b8      	blx	r7
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	f43f af1b 	beq.w	80048de <_printf_float+0xb6>
 8004aa8:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004aac:	ea59 0303 	orrs.w	r3, r9, r3
 8004ab0:	d102      	bne.n	8004ab8 <_printf_float+0x290>
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	07d9      	lsls	r1, r3, #31
 8004ab6:	d5d7      	bpl.n	8004a68 <_printf_float+0x240>
 8004ab8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004abc:	4631      	mov	r1, r6
 8004abe:	4628      	mov	r0, r5
 8004ac0:	47b8      	blx	r7
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	f43f af0b 	beq.w	80048de <_printf_float+0xb6>
 8004ac8:	f04f 0a00 	mov.w	sl, #0
 8004acc:	f104 0b1a 	add.w	fp, r4, #26
 8004ad0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ad2:	425b      	negs	r3, r3
 8004ad4:	4553      	cmp	r3, sl
 8004ad6:	dc01      	bgt.n	8004adc <_printf_float+0x2b4>
 8004ad8:	464b      	mov	r3, r9
 8004ada:	e793      	b.n	8004a04 <_printf_float+0x1dc>
 8004adc:	2301      	movs	r3, #1
 8004ade:	465a      	mov	r2, fp
 8004ae0:	4631      	mov	r1, r6
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	47b8      	blx	r7
 8004ae6:	3001      	adds	r0, #1
 8004ae8:	f43f aef9 	beq.w	80048de <_printf_float+0xb6>
 8004aec:	f10a 0a01 	add.w	sl, sl, #1
 8004af0:	e7ee      	b.n	8004ad0 <_printf_float+0x2a8>
 8004af2:	bf00      	nop
 8004af4:	7fefffff 	.word	0x7fefffff
 8004af8:	08008ef8 	.word	0x08008ef8
 8004afc:	08008ef4 	.word	0x08008ef4
 8004b00:	08008f00 	.word	0x08008f00
 8004b04:	08008efc 	.word	0x08008efc
 8004b08:	08008f04 	.word	0x08008f04
 8004b0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b0e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b12:	4553      	cmp	r3, sl
 8004b14:	bfa8      	it	ge
 8004b16:	4653      	movge	r3, sl
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	4699      	mov	r9, r3
 8004b1c:	dc36      	bgt.n	8004b8c <_printf_float+0x364>
 8004b1e:	f04f 0b00 	mov.w	fp, #0
 8004b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b26:	f104 021a 	add.w	r2, r4, #26
 8004b2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b2e:	eba3 0309 	sub.w	r3, r3, r9
 8004b32:	455b      	cmp	r3, fp
 8004b34:	dc31      	bgt.n	8004b9a <_printf_float+0x372>
 8004b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b38:	459a      	cmp	sl, r3
 8004b3a:	dc3a      	bgt.n	8004bb2 <_printf_float+0x38a>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	07da      	lsls	r2, r3, #31
 8004b40:	d437      	bmi.n	8004bb2 <_printf_float+0x38a>
 8004b42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b44:	ebaa 0903 	sub.w	r9, sl, r3
 8004b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b4a:	ebaa 0303 	sub.w	r3, sl, r3
 8004b4e:	4599      	cmp	r9, r3
 8004b50:	bfa8      	it	ge
 8004b52:	4699      	movge	r9, r3
 8004b54:	f1b9 0f00 	cmp.w	r9, #0
 8004b58:	dc33      	bgt.n	8004bc2 <_printf_float+0x39a>
 8004b5a:	f04f 0800 	mov.w	r8, #0
 8004b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b62:	f104 0b1a 	add.w	fp, r4, #26
 8004b66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b68:	ebaa 0303 	sub.w	r3, sl, r3
 8004b6c:	eba3 0309 	sub.w	r3, r3, r9
 8004b70:	4543      	cmp	r3, r8
 8004b72:	f77f af79 	ble.w	8004a68 <_printf_float+0x240>
 8004b76:	2301      	movs	r3, #1
 8004b78:	465a      	mov	r2, fp
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	47b8      	blx	r7
 8004b80:	3001      	adds	r0, #1
 8004b82:	f43f aeac 	beq.w	80048de <_printf_float+0xb6>
 8004b86:	f108 0801 	add.w	r8, r8, #1
 8004b8a:	e7ec      	b.n	8004b66 <_printf_float+0x33e>
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4628      	mov	r0, r5
 8004b92:	47b8      	blx	r7
 8004b94:	3001      	adds	r0, #1
 8004b96:	d1c2      	bne.n	8004b1e <_printf_float+0x2f6>
 8004b98:	e6a1      	b.n	80048de <_printf_float+0xb6>
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ba2:	47b8      	blx	r7
 8004ba4:	3001      	adds	r0, #1
 8004ba6:	f43f ae9a 	beq.w	80048de <_printf_float+0xb6>
 8004baa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bac:	f10b 0b01 	add.w	fp, fp, #1
 8004bb0:	e7bb      	b.n	8004b2a <_printf_float+0x302>
 8004bb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	47b8      	blx	r7
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	d1c0      	bne.n	8004b42 <_printf_float+0x31a>
 8004bc0:	e68d      	b.n	80048de <_printf_float+0xb6>
 8004bc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bc4:	464b      	mov	r3, r9
 8004bc6:	4442      	add	r2, r8
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4628      	mov	r0, r5
 8004bcc:	47b8      	blx	r7
 8004bce:	3001      	adds	r0, #1
 8004bd0:	d1c3      	bne.n	8004b5a <_printf_float+0x332>
 8004bd2:	e684      	b.n	80048de <_printf_float+0xb6>
 8004bd4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004bd8:	f1ba 0f01 	cmp.w	sl, #1
 8004bdc:	dc01      	bgt.n	8004be2 <_printf_float+0x3ba>
 8004bde:	07db      	lsls	r3, r3, #31
 8004be0:	d536      	bpl.n	8004c50 <_printf_float+0x428>
 8004be2:	2301      	movs	r3, #1
 8004be4:	4642      	mov	r2, r8
 8004be6:	4631      	mov	r1, r6
 8004be8:	4628      	mov	r0, r5
 8004bea:	47b8      	blx	r7
 8004bec:	3001      	adds	r0, #1
 8004bee:	f43f ae76 	beq.w	80048de <_printf_float+0xb6>
 8004bf2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004bf6:	4631      	mov	r1, r6
 8004bf8:	4628      	mov	r0, r5
 8004bfa:	47b8      	blx	r7
 8004bfc:	3001      	adds	r0, #1
 8004bfe:	f43f ae6e 	beq.w	80048de <_printf_float+0xb6>
 8004c02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c06:	2200      	movs	r2, #0
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c0e:	f7fb ff7b 	bl	8000b08 <__aeabi_dcmpeq>
 8004c12:	b9c0      	cbnz	r0, 8004c46 <_printf_float+0x41e>
 8004c14:	4653      	mov	r3, sl
 8004c16:	f108 0201 	add.w	r2, r8, #1
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	d10c      	bne.n	8004c3e <_printf_float+0x416>
 8004c24:	e65b      	b.n	80048de <_printf_float+0xb6>
 8004c26:	2301      	movs	r3, #1
 8004c28:	465a      	mov	r2, fp
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	47b8      	blx	r7
 8004c30:	3001      	adds	r0, #1
 8004c32:	f43f ae54 	beq.w	80048de <_printf_float+0xb6>
 8004c36:	f108 0801 	add.w	r8, r8, #1
 8004c3a:	45d0      	cmp	r8, sl
 8004c3c:	dbf3      	blt.n	8004c26 <_printf_float+0x3fe>
 8004c3e:	464b      	mov	r3, r9
 8004c40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c44:	e6df      	b.n	8004a06 <_printf_float+0x1de>
 8004c46:	f04f 0800 	mov.w	r8, #0
 8004c4a:	f104 0b1a 	add.w	fp, r4, #26
 8004c4e:	e7f4      	b.n	8004c3a <_printf_float+0x412>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4642      	mov	r2, r8
 8004c54:	e7e1      	b.n	8004c1a <_printf_float+0x3f2>
 8004c56:	2301      	movs	r3, #1
 8004c58:	464a      	mov	r2, r9
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	47b8      	blx	r7
 8004c60:	3001      	adds	r0, #1
 8004c62:	f43f ae3c 	beq.w	80048de <_printf_float+0xb6>
 8004c66:	f108 0801 	add.w	r8, r8, #1
 8004c6a:	68e3      	ldr	r3, [r4, #12]
 8004c6c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004c6e:	1a5b      	subs	r3, r3, r1
 8004c70:	4543      	cmp	r3, r8
 8004c72:	dcf0      	bgt.n	8004c56 <_printf_float+0x42e>
 8004c74:	e6fc      	b.n	8004a70 <_printf_float+0x248>
 8004c76:	f04f 0800 	mov.w	r8, #0
 8004c7a:	f104 0919 	add.w	r9, r4, #25
 8004c7e:	e7f4      	b.n	8004c6a <_printf_float+0x442>

08004c80 <_printf_common>:
 8004c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c84:	4616      	mov	r6, r2
 8004c86:	4698      	mov	r8, r3
 8004c88:	688a      	ldr	r2, [r1, #8]
 8004c8a:	690b      	ldr	r3, [r1, #16]
 8004c8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c90:	4293      	cmp	r3, r2
 8004c92:	bfb8      	it	lt
 8004c94:	4613      	movlt	r3, r2
 8004c96:	6033      	str	r3, [r6, #0]
 8004c98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c9c:	4607      	mov	r7, r0
 8004c9e:	460c      	mov	r4, r1
 8004ca0:	b10a      	cbz	r2, 8004ca6 <_printf_common+0x26>
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	6033      	str	r3, [r6, #0]
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	0699      	lsls	r1, r3, #26
 8004caa:	bf42      	ittt	mi
 8004cac:	6833      	ldrmi	r3, [r6, #0]
 8004cae:	3302      	addmi	r3, #2
 8004cb0:	6033      	strmi	r3, [r6, #0]
 8004cb2:	6825      	ldr	r5, [r4, #0]
 8004cb4:	f015 0506 	ands.w	r5, r5, #6
 8004cb8:	d106      	bne.n	8004cc8 <_printf_common+0x48>
 8004cba:	f104 0a19 	add.w	sl, r4, #25
 8004cbe:	68e3      	ldr	r3, [r4, #12]
 8004cc0:	6832      	ldr	r2, [r6, #0]
 8004cc2:	1a9b      	subs	r3, r3, r2
 8004cc4:	42ab      	cmp	r3, r5
 8004cc6:	dc26      	bgt.n	8004d16 <_printf_common+0x96>
 8004cc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ccc:	6822      	ldr	r2, [r4, #0]
 8004cce:	3b00      	subs	r3, #0
 8004cd0:	bf18      	it	ne
 8004cd2:	2301      	movne	r3, #1
 8004cd4:	0692      	lsls	r2, r2, #26
 8004cd6:	d42b      	bmi.n	8004d30 <_printf_common+0xb0>
 8004cd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cdc:	4641      	mov	r1, r8
 8004cde:	4638      	mov	r0, r7
 8004ce0:	47c8      	blx	r9
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d01e      	beq.n	8004d24 <_printf_common+0xa4>
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	6922      	ldr	r2, [r4, #16]
 8004cea:	f003 0306 	and.w	r3, r3, #6
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	bf02      	ittt	eq
 8004cf2:	68e5      	ldreq	r5, [r4, #12]
 8004cf4:	6833      	ldreq	r3, [r6, #0]
 8004cf6:	1aed      	subeq	r5, r5, r3
 8004cf8:	68a3      	ldr	r3, [r4, #8]
 8004cfa:	bf0c      	ite	eq
 8004cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d00:	2500      	movne	r5, #0
 8004d02:	4293      	cmp	r3, r2
 8004d04:	bfc4      	itt	gt
 8004d06:	1a9b      	subgt	r3, r3, r2
 8004d08:	18ed      	addgt	r5, r5, r3
 8004d0a:	2600      	movs	r6, #0
 8004d0c:	341a      	adds	r4, #26
 8004d0e:	42b5      	cmp	r5, r6
 8004d10:	d11a      	bne.n	8004d48 <_printf_common+0xc8>
 8004d12:	2000      	movs	r0, #0
 8004d14:	e008      	b.n	8004d28 <_printf_common+0xa8>
 8004d16:	2301      	movs	r3, #1
 8004d18:	4652      	mov	r2, sl
 8004d1a:	4641      	mov	r1, r8
 8004d1c:	4638      	mov	r0, r7
 8004d1e:	47c8      	blx	r9
 8004d20:	3001      	adds	r0, #1
 8004d22:	d103      	bne.n	8004d2c <_printf_common+0xac>
 8004d24:	f04f 30ff 	mov.w	r0, #4294967295
 8004d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d2c:	3501      	adds	r5, #1
 8004d2e:	e7c6      	b.n	8004cbe <_printf_common+0x3e>
 8004d30:	18e1      	adds	r1, r4, r3
 8004d32:	1c5a      	adds	r2, r3, #1
 8004d34:	2030      	movs	r0, #48	@ 0x30
 8004d36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d3a:	4422      	add	r2, r4
 8004d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d44:	3302      	adds	r3, #2
 8004d46:	e7c7      	b.n	8004cd8 <_printf_common+0x58>
 8004d48:	2301      	movs	r3, #1
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	4641      	mov	r1, r8
 8004d4e:	4638      	mov	r0, r7
 8004d50:	47c8      	blx	r9
 8004d52:	3001      	adds	r0, #1
 8004d54:	d0e6      	beq.n	8004d24 <_printf_common+0xa4>
 8004d56:	3601      	adds	r6, #1
 8004d58:	e7d9      	b.n	8004d0e <_printf_common+0x8e>
	...

08004d5c <_printf_i>:
 8004d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	7e0f      	ldrb	r7, [r1, #24]
 8004d62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d64:	2f78      	cmp	r7, #120	@ 0x78
 8004d66:	4691      	mov	r9, r2
 8004d68:	4680      	mov	r8, r0
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	469a      	mov	sl, r3
 8004d6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d72:	d807      	bhi.n	8004d84 <_printf_i+0x28>
 8004d74:	2f62      	cmp	r7, #98	@ 0x62
 8004d76:	d80a      	bhi.n	8004d8e <_printf_i+0x32>
 8004d78:	2f00      	cmp	r7, #0
 8004d7a:	f000 80d1 	beq.w	8004f20 <_printf_i+0x1c4>
 8004d7e:	2f58      	cmp	r7, #88	@ 0x58
 8004d80:	f000 80b8 	beq.w	8004ef4 <_printf_i+0x198>
 8004d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d8c:	e03a      	b.n	8004e04 <_printf_i+0xa8>
 8004d8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d92:	2b15      	cmp	r3, #21
 8004d94:	d8f6      	bhi.n	8004d84 <_printf_i+0x28>
 8004d96:	a101      	add	r1, pc, #4	@ (adr r1, 8004d9c <_printf_i+0x40>)
 8004d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d9c:	08004df5 	.word	0x08004df5
 8004da0:	08004e09 	.word	0x08004e09
 8004da4:	08004d85 	.word	0x08004d85
 8004da8:	08004d85 	.word	0x08004d85
 8004dac:	08004d85 	.word	0x08004d85
 8004db0:	08004d85 	.word	0x08004d85
 8004db4:	08004e09 	.word	0x08004e09
 8004db8:	08004d85 	.word	0x08004d85
 8004dbc:	08004d85 	.word	0x08004d85
 8004dc0:	08004d85 	.word	0x08004d85
 8004dc4:	08004d85 	.word	0x08004d85
 8004dc8:	08004f07 	.word	0x08004f07
 8004dcc:	08004e33 	.word	0x08004e33
 8004dd0:	08004ec1 	.word	0x08004ec1
 8004dd4:	08004d85 	.word	0x08004d85
 8004dd8:	08004d85 	.word	0x08004d85
 8004ddc:	08004f29 	.word	0x08004f29
 8004de0:	08004d85 	.word	0x08004d85
 8004de4:	08004e33 	.word	0x08004e33
 8004de8:	08004d85 	.word	0x08004d85
 8004dec:	08004d85 	.word	0x08004d85
 8004df0:	08004ec9 	.word	0x08004ec9
 8004df4:	6833      	ldr	r3, [r6, #0]
 8004df6:	1d1a      	adds	r2, r3, #4
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6032      	str	r2, [r6, #0]
 8004dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e04:	2301      	movs	r3, #1
 8004e06:	e09c      	b.n	8004f42 <_printf_i+0x1e6>
 8004e08:	6833      	ldr	r3, [r6, #0]
 8004e0a:	6820      	ldr	r0, [r4, #0]
 8004e0c:	1d19      	adds	r1, r3, #4
 8004e0e:	6031      	str	r1, [r6, #0]
 8004e10:	0606      	lsls	r6, r0, #24
 8004e12:	d501      	bpl.n	8004e18 <_printf_i+0xbc>
 8004e14:	681d      	ldr	r5, [r3, #0]
 8004e16:	e003      	b.n	8004e20 <_printf_i+0xc4>
 8004e18:	0645      	lsls	r5, r0, #25
 8004e1a:	d5fb      	bpl.n	8004e14 <_printf_i+0xb8>
 8004e1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e20:	2d00      	cmp	r5, #0
 8004e22:	da03      	bge.n	8004e2c <_printf_i+0xd0>
 8004e24:	232d      	movs	r3, #45	@ 0x2d
 8004e26:	426d      	negs	r5, r5
 8004e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e2c:	4858      	ldr	r0, [pc, #352]	@ (8004f90 <_printf_i+0x234>)
 8004e2e:	230a      	movs	r3, #10
 8004e30:	e011      	b.n	8004e56 <_printf_i+0xfa>
 8004e32:	6821      	ldr	r1, [r4, #0]
 8004e34:	6833      	ldr	r3, [r6, #0]
 8004e36:	0608      	lsls	r0, r1, #24
 8004e38:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e3c:	d402      	bmi.n	8004e44 <_printf_i+0xe8>
 8004e3e:	0649      	lsls	r1, r1, #25
 8004e40:	bf48      	it	mi
 8004e42:	b2ad      	uxthmi	r5, r5
 8004e44:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e46:	4852      	ldr	r0, [pc, #328]	@ (8004f90 <_printf_i+0x234>)
 8004e48:	6033      	str	r3, [r6, #0]
 8004e4a:	bf14      	ite	ne
 8004e4c:	230a      	movne	r3, #10
 8004e4e:	2308      	moveq	r3, #8
 8004e50:	2100      	movs	r1, #0
 8004e52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e56:	6866      	ldr	r6, [r4, #4]
 8004e58:	60a6      	str	r6, [r4, #8]
 8004e5a:	2e00      	cmp	r6, #0
 8004e5c:	db05      	blt.n	8004e6a <_printf_i+0x10e>
 8004e5e:	6821      	ldr	r1, [r4, #0]
 8004e60:	432e      	orrs	r6, r5
 8004e62:	f021 0104 	bic.w	r1, r1, #4
 8004e66:	6021      	str	r1, [r4, #0]
 8004e68:	d04b      	beq.n	8004f02 <_printf_i+0x1a6>
 8004e6a:	4616      	mov	r6, r2
 8004e6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e70:	fb03 5711 	mls	r7, r3, r1, r5
 8004e74:	5dc7      	ldrb	r7, [r0, r7]
 8004e76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e7a:	462f      	mov	r7, r5
 8004e7c:	42bb      	cmp	r3, r7
 8004e7e:	460d      	mov	r5, r1
 8004e80:	d9f4      	bls.n	8004e6c <_printf_i+0x110>
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d10b      	bne.n	8004e9e <_printf_i+0x142>
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	07df      	lsls	r7, r3, #31
 8004e8a:	d508      	bpl.n	8004e9e <_printf_i+0x142>
 8004e8c:	6923      	ldr	r3, [r4, #16]
 8004e8e:	6861      	ldr	r1, [r4, #4]
 8004e90:	4299      	cmp	r1, r3
 8004e92:	bfde      	ittt	le
 8004e94:	2330      	movle	r3, #48	@ 0x30
 8004e96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e9e:	1b92      	subs	r2, r2, r6
 8004ea0:	6122      	str	r2, [r4, #16]
 8004ea2:	f8cd a000 	str.w	sl, [sp]
 8004ea6:	464b      	mov	r3, r9
 8004ea8:	aa03      	add	r2, sp, #12
 8004eaa:	4621      	mov	r1, r4
 8004eac:	4640      	mov	r0, r8
 8004eae:	f7ff fee7 	bl	8004c80 <_printf_common>
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	d14a      	bne.n	8004f4c <_printf_i+0x1f0>
 8004eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eba:	b004      	add	sp, #16
 8004ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	f043 0320 	orr.w	r3, r3, #32
 8004ec6:	6023      	str	r3, [r4, #0]
 8004ec8:	4832      	ldr	r0, [pc, #200]	@ (8004f94 <_printf_i+0x238>)
 8004eca:	2778      	movs	r7, #120	@ 0x78
 8004ecc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	6831      	ldr	r1, [r6, #0]
 8004ed4:	061f      	lsls	r7, r3, #24
 8004ed6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004eda:	d402      	bmi.n	8004ee2 <_printf_i+0x186>
 8004edc:	065f      	lsls	r7, r3, #25
 8004ede:	bf48      	it	mi
 8004ee0:	b2ad      	uxthmi	r5, r5
 8004ee2:	6031      	str	r1, [r6, #0]
 8004ee4:	07d9      	lsls	r1, r3, #31
 8004ee6:	bf44      	itt	mi
 8004ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8004eec:	6023      	strmi	r3, [r4, #0]
 8004eee:	b11d      	cbz	r5, 8004ef8 <_printf_i+0x19c>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	e7ad      	b.n	8004e50 <_printf_i+0xf4>
 8004ef4:	4826      	ldr	r0, [pc, #152]	@ (8004f90 <_printf_i+0x234>)
 8004ef6:	e7e9      	b.n	8004ecc <_printf_i+0x170>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	f023 0320 	bic.w	r3, r3, #32
 8004efe:	6023      	str	r3, [r4, #0]
 8004f00:	e7f6      	b.n	8004ef0 <_printf_i+0x194>
 8004f02:	4616      	mov	r6, r2
 8004f04:	e7bd      	b.n	8004e82 <_printf_i+0x126>
 8004f06:	6833      	ldr	r3, [r6, #0]
 8004f08:	6825      	ldr	r5, [r4, #0]
 8004f0a:	6961      	ldr	r1, [r4, #20]
 8004f0c:	1d18      	adds	r0, r3, #4
 8004f0e:	6030      	str	r0, [r6, #0]
 8004f10:	062e      	lsls	r6, r5, #24
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	d501      	bpl.n	8004f1a <_printf_i+0x1be>
 8004f16:	6019      	str	r1, [r3, #0]
 8004f18:	e002      	b.n	8004f20 <_printf_i+0x1c4>
 8004f1a:	0668      	lsls	r0, r5, #25
 8004f1c:	d5fb      	bpl.n	8004f16 <_printf_i+0x1ba>
 8004f1e:	8019      	strh	r1, [r3, #0]
 8004f20:	2300      	movs	r3, #0
 8004f22:	6123      	str	r3, [r4, #16]
 8004f24:	4616      	mov	r6, r2
 8004f26:	e7bc      	b.n	8004ea2 <_printf_i+0x146>
 8004f28:	6833      	ldr	r3, [r6, #0]
 8004f2a:	1d1a      	adds	r2, r3, #4
 8004f2c:	6032      	str	r2, [r6, #0]
 8004f2e:	681e      	ldr	r6, [r3, #0]
 8004f30:	6862      	ldr	r2, [r4, #4]
 8004f32:	2100      	movs	r1, #0
 8004f34:	4630      	mov	r0, r6
 8004f36:	f7fb f96b 	bl	8000210 <memchr>
 8004f3a:	b108      	cbz	r0, 8004f40 <_printf_i+0x1e4>
 8004f3c:	1b80      	subs	r0, r0, r6
 8004f3e:	6060      	str	r0, [r4, #4]
 8004f40:	6863      	ldr	r3, [r4, #4]
 8004f42:	6123      	str	r3, [r4, #16]
 8004f44:	2300      	movs	r3, #0
 8004f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f4a:	e7aa      	b.n	8004ea2 <_printf_i+0x146>
 8004f4c:	6923      	ldr	r3, [r4, #16]
 8004f4e:	4632      	mov	r2, r6
 8004f50:	4649      	mov	r1, r9
 8004f52:	4640      	mov	r0, r8
 8004f54:	47d0      	blx	sl
 8004f56:	3001      	adds	r0, #1
 8004f58:	d0ad      	beq.n	8004eb6 <_printf_i+0x15a>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	079b      	lsls	r3, r3, #30
 8004f5e:	d413      	bmi.n	8004f88 <_printf_i+0x22c>
 8004f60:	68e0      	ldr	r0, [r4, #12]
 8004f62:	9b03      	ldr	r3, [sp, #12]
 8004f64:	4298      	cmp	r0, r3
 8004f66:	bfb8      	it	lt
 8004f68:	4618      	movlt	r0, r3
 8004f6a:	e7a6      	b.n	8004eba <_printf_i+0x15e>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	4632      	mov	r2, r6
 8004f70:	4649      	mov	r1, r9
 8004f72:	4640      	mov	r0, r8
 8004f74:	47d0      	blx	sl
 8004f76:	3001      	adds	r0, #1
 8004f78:	d09d      	beq.n	8004eb6 <_printf_i+0x15a>
 8004f7a:	3501      	adds	r5, #1
 8004f7c:	68e3      	ldr	r3, [r4, #12]
 8004f7e:	9903      	ldr	r1, [sp, #12]
 8004f80:	1a5b      	subs	r3, r3, r1
 8004f82:	42ab      	cmp	r3, r5
 8004f84:	dcf2      	bgt.n	8004f6c <_printf_i+0x210>
 8004f86:	e7eb      	b.n	8004f60 <_printf_i+0x204>
 8004f88:	2500      	movs	r5, #0
 8004f8a:	f104 0619 	add.w	r6, r4, #25
 8004f8e:	e7f5      	b.n	8004f7c <_printf_i+0x220>
 8004f90:	08008f06 	.word	0x08008f06
 8004f94:	08008f17 	.word	0x08008f17

08004f98 <_scanf_float>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	b087      	sub	sp, #28
 8004f9e:	4691      	mov	r9, r2
 8004fa0:	9303      	str	r3, [sp, #12]
 8004fa2:	688b      	ldr	r3, [r1, #8]
 8004fa4:	1e5a      	subs	r2, r3, #1
 8004fa6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004faa:	bf81      	itttt	hi
 8004fac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004fb0:	eb03 0b05 	addhi.w	fp, r3, r5
 8004fb4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004fb8:	608b      	strhi	r3, [r1, #8]
 8004fba:	680b      	ldr	r3, [r1, #0]
 8004fbc:	460a      	mov	r2, r1
 8004fbe:	f04f 0500 	mov.w	r5, #0
 8004fc2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004fc6:	f842 3b1c 	str.w	r3, [r2], #28
 8004fca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004fce:	4680      	mov	r8, r0
 8004fd0:	460c      	mov	r4, r1
 8004fd2:	bf98      	it	ls
 8004fd4:	f04f 0b00 	movls.w	fp, #0
 8004fd8:	9201      	str	r2, [sp, #4]
 8004fda:	4616      	mov	r6, r2
 8004fdc:	46aa      	mov	sl, r5
 8004fde:	462f      	mov	r7, r5
 8004fe0:	9502      	str	r5, [sp, #8]
 8004fe2:	68a2      	ldr	r2, [r4, #8]
 8004fe4:	b15a      	cbz	r2, 8004ffe <_scanf_float+0x66>
 8004fe6:	f8d9 3000 	ldr.w	r3, [r9]
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b4e      	cmp	r3, #78	@ 0x4e
 8004fee:	d863      	bhi.n	80050b8 <_scanf_float+0x120>
 8004ff0:	2b40      	cmp	r3, #64	@ 0x40
 8004ff2:	d83b      	bhi.n	800506c <_scanf_float+0xd4>
 8004ff4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004ff8:	b2c8      	uxtb	r0, r1
 8004ffa:	280e      	cmp	r0, #14
 8004ffc:	d939      	bls.n	8005072 <_scanf_float+0xda>
 8004ffe:	b11f      	cbz	r7, 8005008 <_scanf_float+0x70>
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005006:	6023      	str	r3, [r4, #0]
 8005008:	f10a 3aff 	add.w	sl, sl, #4294967295
 800500c:	f1ba 0f01 	cmp.w	sl, #1
 8005010:	f200 8114 	bhi.w	800523c <_scanf_float+0x2a4>
 8005014:	9b01      	ldr	r3, [sp, #4]
 8005016:	429e      	cmp	r6, r3
 8005018:	f200 8105 	bhi.w	8005226 <_scanf_float+0x28e>
 800501c:	2001      	movs	r0, #1
 800501e:	b007      	add	sp, #28
 8005020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005024:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005028:	2a0d      	cmp	r2, #13
 800502a:	d8e8      	bhi.n	8004ffe <_scanf_float+0x66>
 800502c:	a101      	add	r1, pc, #4	@ (adr r1, 8005034 <_scanf_float+0x9c>)
 800502e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005032:	bf00      	nop
 8005034:	0800517d 	.word	0x0800517d
 8005038:	08004fff 	.word	0x08004fff
 800503c:	08004fff 	.word	0x08004fff
 8005040:	08004fff 	.word	0x08004fff
 8005044:	080051d9 	.word	0x080051d9
 8005048:	080051b3 	.word	0x080051b3
 800504c:	08004fff 	.word	0x08004fff
 8005050:	08004fff 	.word	0x08004fff
 8005054:	0800518b 	.word	0x0800518b
 8005058:	08004fff 	.word	0x08004fff
 800505c:	08004fff 	.word	0x08004fff
 8005060:	08004fff 	.word	0x08004fff
 8005064:	08004fff 	.word	0x08004fff
 8005068:	08005147 	.word	0x08005147
 800506c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005070:	e7da      	b.n	8005028 <_scanf_float+0x90>
 8005072:	290e      	cmp	r1, #14
 8005074:	d8c3      	bhi.n	8004ffe <_scanf_float+0x66>
 8005076:	a001      	add	r0, pc, #4	@ (adr r0, 800507c <_scanf_float+0xe4>)
 8005078:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800507c:	08005137 	.word	0x08005137
 8005080:	08004fff 	.word	0x08004fff
 8005084:	08005137 	.word	0x08005137
 8005088:	080051c7 	.word	0x080051c7
 800508c:	08004fff 	.word	0x08004fff
 8005090:	080050d9 	.word	0x080050d9
 8005094:	0800511d 	.word	0x0800511d
 8005098:	0800511d 	.word	0x0800511d
 800509c:	0800511d 	.word	0x0800511d
 80050a0:	0800511d 	.word	0x0800511d
 80050a4:	0800511d 	.word	0x0800511d
 80050a8:	0800511d 	.word	0x0800511d
 80050ac:	0800511d 	.word	0x0800511d
 80050b0:	0800511d 	.word	0x0800511d
 80050b4:	0800511d 	.word	0x0800511d
 80050b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80050ba:	d809      	bhi.n	80050d0 <_scanf_float+0x138>
 80050bc:	2b60      	cmp	r3, #96	@ 0x60
 80050be:	d8b1      	bhi.n	8005024 <_scanf_float+0x8c>
 80050c0:	2b54      	cmp	r3, #84	@ 0x54
 80050c2:	d07b      	beq.n	80051bc <_scanf_float+0x224>
 80050c4:	2b59      	cmp	r3, #89	@ 0x59
 80050c6:	d19a      	bne.n	8004ffe <_scanf_float+0x66>
 80050c8:	2d07      	cmp	r5, #7
 80050ca:	d198      	bne.n	8004ffe <_scanf_float+0x66>
 80050cc:	2508      	movs	r5, #8
 80050ce:	e02f      	b.n	8005130 <_scanf_float+0x198>
 80050d0:	2b74      	cmp	r3, #116	@ 0x74
 80050d2:	d073      	beq.n	80051bc <_scanf_float+0x224>
 80050d4:	2b79      	cmp	r3, #121	@ 0x79
 80050d6:	e7f6      	b.n	80050c6 <_scanf_float+0x12e>
 80050d8:	6821      	ldr	r1, [r4, #0]
 80050da:	05c8      	lsls	r0, r1, #23
 80050dc:	d51e      	bpl.n	800511c <_scanf_float+0x184>
 80050de:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80050e2:	6021      	str	r1, [r4, #0]
 80050e4:	3701      	adds	r7, #1
 80050e6:	f1bb 0f00 	cmp.w	fp, #0
 80050ea:	d003      	beq.n	80050f4 <_scanf_float+0x15c>
 80050ec:	3201      	adds	r2, #1
 80050ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050f2:	60a2      	str	r2, [r4, #8]
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	60a3      	str	r3, [r4, #8]
 80050fa:	6923      	ldr	r3, [r4, #16]
 80050fc:	3301      	adds	r3, #1
 80050fe:	6123      	str	r3, [r4, #16]
 8005100:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005104:	3b01      	subs	r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	f8c9 3004 	str.w	r3, [r9, #4]
 800510c:	f340 8082 	ble.w	8005214 <_scanf_float+0x27c>
 8005110:	f8d9 3000 	ldr.w	r3, [r9]
 8005114:	3301      	adds	r3, #1
 8005116:	f8c9 3000 	str.w	r3, [r9]
 800511a:	e762      	b.n	8004fe2 <_scanf_float+0x4a>
 800511c:	eb1a 0105 	adds.w	r1, sl, r5
 8005120:	f47f af6d 	bne.w	8004ffe <_scanf_float+0x66>
 8005124:	6822      	ldr	r2, [r4, #0]
 8005126:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800512a:	6022      	str	r2, [r4, #0]
 800512c:	460d      	mov	r5, r1
 800512e:	468a      	mov	sl, r1
 8005130:	f806 3b01 	strb.w	r3, [r6], #1
 8005134:	e7de      	b.n	80050f4 <_scanf_float+0x15c>
 8005136:	6822      	ldr	r2, [r4, #0]
 8005138:	0610      	lsls	r0, r2, #24
 800513a:	f57f af60 	bpl.w	8004ffe <_scanf_float+0x66>
 800513e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005142:	6022      	str	r2, [r4, #0]
 8005144:	e7f4      	b.n	8005130 <_scanf_float+0x198>
 8005146:	f1ba 0f00 	cmp.w	sl, #0
 800514a:	d10c      	bne.n	8005166 <_scanf_float+0x1ce>
 800514c:	b977      	cbnz	r7, 800516c <_scanf_float+0x1d4>
 800514e:	6822      	ldr	r2, [r4, #0]
 8005150:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005154:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005158:	d108      	bne.n	800516c <_scanf_float+0x1d4>
 800515a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800515e:	6022      	str	r2, [r4, #0]
 8005160:	f04f 0a01 	mov.w	sl, #1
 8005164:	e7e4      	b.n	8005130 <_scanf_float+0x198>
 8005166:	f1ba 0f02 	cmp.w	sl, #2
 800516a:	d050      	beq.n	800520e <_scanf_float+0x276>
 800516c:	2d01      	cmp	r5, #1
 800516e:	d002      	beq.n	8005176 <_scanf_float+0x1de>
 8005170:	2d04      	cmp	r5, #4
 8005172:	f47f af44 	bne.w	8004ffe <_scanf_float+0x66>
 8005176:	3501      	adds	r5, #1
 8005178:	b2ed      	uxtb	r5, r5
 800517a:	e7d9      	b.n	8005130 <_scanf_float+0x198>
 800517c:	f1ba 0f01 	cmp.w	sl, #1
 8005180:	f47f af3d 	bne.w	8004ffe <_scanf_float+0x66>
 8005184:	f04f 0a02 	mov.w	sl, #2
 8005188:	e7d2      	b.n	8005130 <_scanf_float+0x198>
 800518a:	b975      	cbnz	r5, 80051aa <_scanf_float+0x212>
 800518c:	2f00      	cmp	r7, #0
 800518e:	f47f af37 	bne.w	8005000 <_scanf_float+0x68>
 8005192:	6822      	ldr	r2, [r4, #0]
 8005194:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005198:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800519c:	f040 80fe 	bne.w	800539c <_scanf_float+0x404>
 80051a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051a4:	6022      	str	r2, [r4, #0]
 80051a6:	2501      	movs	r5, #1
 80051a8:	e7c2      	b.n	8005130 <_scanf_float+0x198>
 80051aa:	2d03      	cmp	r5, #3
 80051ac:	d0e3      	beq.n	8005176 <_scanf_float+0x1de>
 80051ae:	2d05      	cmp	r5, #5
 80051b0:	e7df      	b.n	8005172 <_scanf_float+0x1da>
 80051b2:	2d02      	cmp	r5, #2
 80051b4:	f47f af23 	bne.w	8004ffe <_scanf_float+0x66>
 80051b8:	2503      	movs	r5, #3
 80051ba:	e7b9      	b.n	8005130 <_scanf_float+0x198>
 80051bc:	2d06      	cmp	r5, #6
 80051be:	f47f af1e 	bne.w	8004ffe <_scanf_float+0x66>
 80051c2:	2507      	movs	r5, #7
 80051c4:	e7b4      	b.n	8005130 <_scanf_float+0x198>
 80051c6:	6822      	ldr	r2, [r4, #0]
 80051c8:	0591      	lsls	r1, r2, #22
 80051ca:	f57f af18 	bpl.w	8004ffe <_scanf_float+0x66>
 80051ce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	9702      	str	r7, [sp, #8]
 80051d6:	e7ab      	b.n	8005130 <_scanf_float+0x198>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80051de:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80051e2:	d005      	beq.n	80051f0 <_scanf_float+0x258>
 80051e4:	0550      	lsls	r0, r2, #21
 80051e6:	f57f af0a 	bpl.w	8004ffe <_scanf_float+0x66>
 80051ea:	2f00      	cmp	r7, #0
 80051ec:	f000 80d6 	beq.w	800539c <_scanf_float+0x404>
 80051f0:	0591      	lsls	r1, r2, #22
 80051f2:	bf58      	it	pl
 80051f4:	9902      	ldrpl	r1, [sp, #8]
 80051f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051fa:	bf58      	it	pl
 80051fc:	1a79      	subpl	r1, r7, r1
 80051fe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005202:	bf58      	it	pl
 8005204:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005208:	6022      	str	r2, [r4, #0]
 800520a:	2700      	movs	r7, #0
 800520c:	e790      	b.n	8005130 <_scanf_float+0x198>
 800520e:	f04f 0a03 	mov.w	sl, #3
 8005212:	e78d      	b.n	8005130 <_scanf_float+0x198>
 8005214:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005218:	4649      	mov	r1, r9
 800521a:	4640      	mov	r0, r8
 800521c:	4798      	blx	r3
 800521e:	2800      	cmp	r0, #0
 8005220:	f43f aedf 	beq.w	8004fe2 <_scanf_float+0x4a>
 8005224:	e6eb      	b.n	8004ffe <_scanf_float+0x66>
 8005226:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800522a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800522e:	464a      	mov	r2, r9
 8005230:	4640      	mov	r0, r8
 8005232:	4798      	blx	r3
 8005234:	6923      	ldr	r3, [r4, #16]
 8005236:	3b01      	subs	r3, #1
 8005238:	6123      	str	r3, [r4, #16]
 800523a:	e6eb      	b.n	8005014 <_scanf_float+0x7c>
 800523c:	1e6b      	subs	r3, r5, #1
 800523e:	2b06      	cmp	r3, #6
 8005240:	d824      	bhi.n	800528c <_scanf_float+0x2f4>
 8005242:	2d02      	cmp	r5, #2
 8005244:	d836      	bhi.n	80052b4 <_scanf_float+0x31c>
 8005246:	9b01      	ldr	r3, [sp, #4]
 8005248:	429e      	cmp	r6, r3
 800524a:	f67f aee7 	bls.w	800501c <_scanf_float+0x84>
 800524e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005256:	464a      	mov	r2, r9
 8005258:	4640      	mov	r0, r8
 800525a:	4798      	blx	r3
 800525c:	6923      	ldr	r3, [r4, #16]
 800525e:	3b01      	subs	r3, #1
 8005260:	6123      	str	r3, [r4, #16]
 8005262:	e7f0      	b.n	8005246 <_scanf_float+0x2ae>
 8005264:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005268:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800526c:	464a      	mov	r2, r9
 800526e:	4640      	mov	r0, r8
 8005270:	4798      	blx	r3
 8005272:	6923      	ldr	r3, [r4, #16]
 8005274:	3b01      	subs	r3, #1
 8005276:	6123      	str	r3, [r4, #16]
 8005278:	f10a 3aff 	add.w	sl, sl, #4294967295
 800527c:	fa5f fa8a 	uxtb.w	sl, sl
 8005280:	f1ba 0f02 	cmp.w	sl, #2
 8005284:	d1ee      	bne.n	8005264 <_scanf_float+0x2cc>
 8005286:	3d03      	subs	r5, #3
 8005288:	b2ed      	uxtb	r5, r5
 800528a:	1b76      	subs	r6, r6, r5
 800528c:	6823      	ldr	r3, [r4, #0]
 800528e:	05da      	lsls	r2, r3, #23
 8005290:	d530      	bpl.n	80052f4 <_scanf_float+0x35c>
 8005292:	055b      	lsls	r3, r3, #21
 8005294:	d511      	bpl.n	80052ba <_scanf_float+0x322>
 8005296:	9b01      	ldr	r3, [sp, #4]
 8005298:	429e      	cmp	r6, r3
 800529a:	f67f aebf 	bls.w	800501c <_scanf_float+0x84>
 800529e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052a6:	464a      	mov	r2, r9
 80052a8:	4640      	mov	r0, r8
 80052aa:	4798      	blx	r3
 80052ac:	6923      	ldr	r3, [r4, #16]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	6123      	str	r3, [r4, #16]
 80052b2:	e7f0      	b.n	8005296 <_scanf_float+0x2fe>
 80052b4:	46aa      	mov	sl, r5
 80052b6:	46b3      	mov	fp, r6
 80052b8:	e7de      	b.n	8005278 <_scanf_float+0x2e0>
 80052ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80052be:	6923      	ldr	r3, [r4, #16]
 80052c0:	2965      	cmp	r1, #101	@ 0x65
 80052c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80052c6:	f106 35ff 	add.w	r5, r6, #4294967295
 80052ca:	6123      	str	r3, [r4, #16]
 80052cc:	d00c      	beq.n	80052e8 <_scanf_float+0x350>
 80052ce:	2945      	cmp	r1, #69	@ 0x45
 80052d0:	d00a      	beq.n	80052e8 <_scanf_float+0x350>
 80052d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052d6:	464a      	mov	r2, r9
 80052d8:	4640      	mov	r0, r8
 80052da:	4798      	blx	r3
 80052dc:	6923      	ldr	r3, [r4, #16]
 80052de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	1eb5      	subs	r5, r6, #2
 80052e6:	6123      	str	r3, [r4, #16]
 80052e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052ec:	464a      	mov	r2, r9
 80052ee:	4640      	mov	r0, r8
 80052f0:	4798      	blx	r3
 80052f2:	462e      	mov	r6, r5
 80052f4:	6822      	ldr	r2, [r4, #0]
 80052f6:	f012 0210 	ands.w	r2, r2, #16
 80052fa:	d001      	beq.n	8005300 <_scanf_float+0x368>
 80052fc:	2000      	movs	r0, #0
 80052fe:	e68e      	b.n	800501e <_scanf_float+0x86>
 8005300:	7032      	strb	r2, [r6, #0]
 8005302:	6823      	ldr	r3, [r4, #0]
 8005304:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800530c:	d125      	bne.n	800535a <_scanf_float+0x3c2>
 800530e:	9b02      	ldr	r3, [sp, #8]
 8005310:	429f      	cmp	r7, r3
 8005312:	d00a      	beq.n	800532a <_scanf_float+0x392>
 8005314:	1bda      	subs	r2, r3, r7
 8005316:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800531a:	429e      	cmp	r6, r3
 800531c:	bf28      	it	cs
 800531e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005322:	491f      	ldr	r1, [pc, #124]	@ (80053a0 <_scanf_float+0x408>)
 8005324:	4630      	mov	r0, r6
 8005326:	f000 f937 	bl	8005598 <siprintf>
 800532a:	2200      	movs	r2, #0
 800532c:	9901      	ldr	r1, [sp, #4]
 800532e:	4640      	mov	r0, r8
 8005330:	f002 fc12 	bl	8007b58 <_strtod_r>
 8005334:	9b03      	ldr	r3, [sp, #12]
 8005336:	6825      	ldr	r5, [r4, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f015 0f02 	tst.w	r5, #2
 800533e:	4606      	mov	r6, r0
 8005340:	460f      	mov	r7, r1
 8005342:	f103 0204 	add.w	r2, r3, #4
 8005346:	d015      	beq.n	8005374 <_scanf_float+0x3dc>
 8005348:	9903      	ldr	r1, [sp, #12]
 800534a:	600a      	str	r2, [r1, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	e9c3 6700 	strd	r6, r7, [r3]
 8005352:	68e3      	ldr	r3, [r4, #12]
 8005354:	3301      	adds	r3, #1
 8005356:	60e3      	str	r3, [r4, #12]
 8005358:	e7d0      	b.n	80052fc <_scanf_float+0x364>
 800535a:	9b04      	ldr	r3, [sp, #16]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0e4      	beq.n	800532a <_scanf_float+0x392>
 8005360:	9905      	ldr	r1, [sp, #20]
 8005362:	230a      	movs	r3, #10
 8005364:	3101      	adds	r1, #1
 8005366:	4640      	mov	r0, r8
 8005368:	f002 fc76 	bl	8007c58 <_strtol_r>
 800536c:	9b04      	ldr	r3, [sp, #16]
 800536e:	9e05      	ldr	r6, [sp, #20]
 8005370:	1ac2      	subs	r2, r0, r3
 8005372:	e7d0      	b.n	8005316 <_scanf_float+0x37e>
 8005374:	076d      	lsls	r5, r5, #29
 8005376:	d4e7      	bmi.n	8005348 <_scanf_float+0x3b0>
 8005378:	9d03      	ldr	r5, [sp, #12]
 800537a:	602a      	str	r2, [r5, #0]
 800537c:	681d      	ldr	r5, [r3, #0]
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	f7fb fbf3 	bl	8000b6c <__aeabi_dcmpun>
 8005386:	b120      	cbz	r0, 8005392 <_scanf_float+0x3fa>
 8005388:	4806      	ldr	r0, [pc, #24]	@ (80053a4 <_scanf_float+0x40c>)
 800538a:	f000 f9eb 	bl	8005764 <nanf>
 800538e:	6028      	str	r0, [r5, #0]
 8005390:	e7df      	b.n	8005352 <_scanf_float+0x3ba>
 8005392:	4630      	mov	r0, r6
 8005394:	4639      	mov	r1, r7
 8005396:	f7fb fc47 	bl	8000c28 <__aeabi_d2f>
 800539a:	e7f8      	b.n	800538e <_scanf_float+0x3f6>
 800539c:	2700      	movs	r7, #0
 800539e:	e633      	b.n	8005008 <_scanf_float+0x70>
 80053a0:	08008f28 	.word	0x08008f28
 80053a4:	08009069 	.word	0x08009069

080053a8 <std>:
 80053a8:	2300      	movs	r3, #0
 80053aa:	b510      	push	{r4, lr}
 80053ac:	4604      	mov	r4, r0
 80053ae:	e9c0 3300 	strd	r3, r3, [r0]
 80053b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053b6:	6083      	str	r3, [r0, #8]
 80053b8:	8181      	strh	r1, [r0, #12]
 80053ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80053bc:	81c2      	strh	r2, [r0, #14]
 80053be:	6183      	str	r3, [r0, #24]
 80053c0:	4619      	mov	r1, r3
 80053c2:	2208      	movs	r2, #8
 80053c4:	305c      	adds	r0, #92	@ 0x5c
 80053c6:	f000 f94c 	bl	8005662 <memset>
 80053ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005400 <std+0x58>)
 80053cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80053ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005404 <std+0x5c>)
 80053d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005408 <std+0x60>)
 80053d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053d6:	4b0d      	ldr	r3, [pc, #52]	@ (800540c <std+0x64>)
 80053d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80053da:	4b0d      	ldr	r3, [pc, #52]	@ (8005410 <std+0x68>)
 80053dc:	6224      	str	r4, [r4, #32]
 80053de:	429c      	cmp	r4, r3
 80053e0:	d006      	beq.n	80053f0 <std+0x48>
 80053e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053e6:	4294      	cmp	r4, r2
 80053e8:	d002      	beq.n	80053f0 <std+0x48>
 80053ea:	33d0      	adds	r3, #208	@ 0xd0
 80053ec:	429c      	cmp	r4, r3
 80053ee:	d105      	bne.n	80053fc <std+0x54>
 80053f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053f8:	f000 b9b0 	b.w	800575c <__retarget_lock_init_recursive>
 80053fc:	bd10      	pop	{r4, pc}
 80053fe:	bf00      	nop
 8005400:	080055dd 	.word	0x080055dd
 8005404:	080055ff 	.word	0x080055ff
 8005408:	08005637 	.word	0x08005637
 800540c:	0800565b 	.word	0x0800565b
 8005410:	20000324 	.word	0x20000324

08005414 <stdio_exit_handler>:
 8005414:	4a02      	ldr	r2, [pc, #8]	@ (8005420 <stdio_exit_handler+0xc>)
 8005416:	4903      	ldr	r1, [pc, #12]	@ (8005424 <stdio_exit_handler+0x10>)
 8005418:	4803      	ldr	r0, [pc, #12]	@ (8005428 <stdio_exit_handler+0x14>)
 800541a:	f000 b869 	b.w	80054f0 <_fwalk_sglue>
 800541e:	bf00      	nop
 8005420:	2000000c 	.word	0x2000000c
 8005424:	08008015 	.word	0x08008015
 8005428:	2000001c 	.word	0x2000001c

0800542c <cleanup_stdio>:
 800542c:	6841      	ldr	r1, [r0, #4]
 800542e:	4b0c      	ldr	r3, [pc, #48]	@ (8005460 <cleanup_stdio+0x34>)
 8005430:	4299      	cmp	r1, r3
 8005432:	b510      	push	{r4, lr}
 8005434:	4604      	mov	r4, r0
 8005436:	d001      	beq.n	800543c <cleanup_stdio+0x10>
 8005438:	f002 fdec 	bl	8008014 <_fflush_r>
 800543c:	68a1      	ldr	r1, [r4, #8]
 800543e:	4b09      	ldr	r3, [pc, #36]	@ (8005464 <cleanup_stdio+0x38>)
 8005440:	4299      	cmp	r1, r3
 8005442:	d002      	beq.n	800544a <cleanup_stdio+0x1e>
 8005444:	4620      	mov	r0, r4
 8005446:	f002 fde5 	bl	8008014 <_fflush_r>
 800544a:	68e1      	ldr	r1, [r4, #12]
 800544c:	4b06      	ldr	r3, [pc, #24]	@ (8005468 <cleanup_stdio+0x3c>)
 800544e:	4299      	cmp	r1, r3
 8005450:	d004      	beq.n	800545c <cleanup_stdio+0x30>
 8005452:	4620      	mov	r0, r4
 8005454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005458:	f002 bddc 	b.w	8008014 <_fflush_r>
 800545c:	bd10      	pop	{r4, pc}
 800545e:	bf00      	nop
 8005460:	20000324 	.word	0x20000324
 8005464:	2000038c 	.word	0x2000038c
 8005468:	200003f4 	.word	0x200003f4

0800546c <global_stdio_init.part.0>:
 800546c:	b510      	push	{r4, lr}
 800546e:	4b0b      	ldr	r3, [pc, #44]	@ (800549c <global_stdio_init.part.0+0x30>)
 8005470:	4c0b      	ldr	r4, [pc, #44]	@ (80054a0 <global_stdio_init.part.0+0x34>)
 8005472:	4a0c      	ldr	r2, [pc, #48]	@ (80054a4 <global_stdio_init.part.0+0x38>)
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	4620      	mov	r0, r4
 8005478:	2200      	movs	r2, #0
 800547a:	2104      	movs	r1, #4
 800547c:	f7ff ff94 	bl	80053a8 <std>
 8005480:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005484:	2201      	movs	r2, #1
 8005486:	2109      	movs	r1, #9
 8005488:	f7ff ff8e 	bl	80053a8 <std>
 800548c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005490:	2202      	movs	r2, #2
 8005492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005496:	2112      	movs	r1, #18
 8005498:	f7ff bf86 	b.w	80053a8 <std>
 800549c:	2000045c 	.word	0x2000045c
 80054a0:	20000324 	.word	0x20000324
 80054a4:	08005415 	.word	0x08005415

080054a8 <__sfp_lock_acquire>:
 80054a8:	4801      	ldr	r0, [pc, #4]	@ (80054b0 <__sfp_lock_acquire+0x8>)
 80054aa:	f000 b958 	b.w	800575e <__retarget_lock_acquire_recursive>
 80054ae:	bf00      	nop
 80054b0:	20000465 	.word	0x20000465

080054b4 <__sfp_lock_release>:
 80054b4:	4801      	ldr	r0, [pc, #4]	@ (80054bc <__sfp_lock_release+0x8>)
 80054b6:	f000 b953 	b.w	8005760 <__retarget_lock_release_recursive>
 80054ba:	bf00      	nop
 80054bc:	20000465 	.word	0x20000465

080054c0 <__sinit>:
 80054c0:	b510      	push	{r4, lr}
 80054c2:	4604      	mov	r4, r0
 80054c4:	f7ff fff0 	bl	80054a8 <__sfp_lock_acquire>
 80054c8:	6a23      	ldr	r3, [r4, #32]
 80054ca:	b11b      	cbz	r3, 80054d4 <__sinit+0x14>
 80054cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054d0:	f7ff bff0 	b.w	80054b4 <__sfp_lock_release>
 80054d4:	4b04      	ldr	r3, [pc, #16]	@ (80054e8 <__sinit+0x28>)
 80054d6:	6223      	str	r3, [r4, #32]
 80054d8:	4b04      	ldr	r3, [pc, #16]	@ (80054ec <__sinit+0x2c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f5      	bne.n	80054cc <__sinit+0xc>
 80054e0:	f7ff ffc4 	bl	800546c <global_stdio_init.part.0>
 80054e4:	e7f2      	b.n	80054cc <__sinit+0xc>
 80054e6:	bf00      	nop
 80054e8:	0800542d 	.word	0x0800542d
 80054ec:	2000045c 	.word	0x2000045c

080054f0 <_fwalk_sglue>:
 80054f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f4:	4607      	mov	r7, r0
 80054f6:	4688      	mov	r8, r1
 80054f8:	4614      	mov	r4, r2
 80054fa:	2600      	movs	r6, #0
 80054fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005500:	f1b9 0901 	subs.w	r9, r9, #1
 8005504:	d505      	bpl.n	8005512 <_fwalk_sglue+0x22>
 8005506:	6824      	ldr	r4, [r4, #0]
 8005508:	2c00      	cmp	r4, #0
 800550a:	d1f7      	bne.n	80054fc <_fwalk_sglue+0xc>
 800550c:	4630      	mov	r0, r6
 800550e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005512:	89ab      	ldrh	r3, [r5, #12]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d907      	bls.n	8005528 <_fwalk_sglue+0x38>
 8005518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800551c:	3301      	adds	r3, #1
 800551e:	d003      	beq.n	8005528 <_fwalk_sglue+0x38>
 8005520:	4629      	mov	r1, r5
 8005522:	4638      	mov	r0, r7
 8005524:	47c0      	blx	r8
 8005526:	4306      	orrs	r6, r0
 8005528:	3568      	adds	r5, #104	@ 0x68
 800552a:	e7e9      	b.n	8005500 <_fwalk_sglue+0x10>

0800552c <sniprintf>:
 800552c:	b40c      	push	{r2, r3}
 800552e:	b530      	push	{r4, r5, lr}
 8005530:	4b18      	ldr	r3, [pc, #96]	@ (8005594 <sniprintf+0x68>)
 8005532:	1e0c      	subs	r4, r1, #0
 8005534:	681d      	ldr	r5, [r3, #0]
 8005536:	b09d      	sub	sp, #116	@ 0x74
 8005538:	da08      	bge.n	800554c <sniprintf+0x20>
 800553a:	238b      	movs	r3, #139	@ 0x8b
 800553c:	602b      	str	r3, [r5, #0]
 800553e:	f04f 30ff 	mov.w	r0, #4294967295
 8005542:	b01d      	add	sp, #116	@ 0x74
 8005544:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005548:	b002      	add	sp, #8
 800554a:	4770      	bx	lr
 800554c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005550:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005554:	f04f 0300 	mov.w	r3, #0
 8005558:	931b      	str	r3, [sp, #108]	@ 0x6c
 800555a:	bf14      	ite	ne
 800555c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005560:	4623      	moveq	r3, r4
 8005562:	9304      	str	r3, [sp, #16]
 8005564:	9307      	str	r3, [sp, #28]
 8005566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800556a:	9002      	str	r0, [sp, #8]
 800556c:	9006      	str	r0, [sp, #24]
 800556e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005572:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005574:	ab21      	add	r3, sp, #132	@ 0x84
 8005576:	a902      	add	r1, sp, #8
 8005578:	4628      	mov	r0, r5
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	f002 fbca 	bl	8007d14 <_svfiprintf_r>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	bfbc      	itt	lt
 8005584:	238b      	movlt	r3, #139	@ 0x8b
 8005586:	602b      	strlt	r3, [r5, #0]
 8005588:	2c00      	cmp	r4, #0
 800558a:	d0da      	beq.n	8005542 <sniprintf+0x16>
 800558c:	9b02      	ldr	r3, [sp, #8]
 800558e:	2200      	movs	r2, #0
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	e7d6      	b.n	8005542 <sniprintf+0x16>
 8005594:	20000018 	.word	0x20000018

08005598 <siprintf>:
 8005598:	b40e      	push	{r1, r2, r3}
 800559a:	b510      	push	{r4, lr}
 800559c:	b09d      	sub	sp, #116	@ 0x74
 800559e:	ab1f      	add	r3, sp, #124	@ 0x7c
 80055a0:	9002      	str	r0, [sp, #8]
 80055a2:	9006      	str	r0, [sp, #24]
 80055a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80055a8:	480a      	ldr	r0, [pc, #40]	@ (80055d4 <siprintf+0x3c>)
 80055aa:	9107      	str	r1, [sp, #28]
 80055ac:	9104      	str	r1, [sp, #16]
 80055ae:	490a      	ldr	r1, [pc, #40]	@ (80055d8 <siprintf+0x40>)
 80055b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80055b4:	9105      	str	r1, [sp, #20]
 80055b6:	2400      	movs	r4, #0
 80055b8:	a902      	add	r1, sp, #8
 80055ba:	6800      	ldr	r0, [r0, #0]
 80055bc:	9301      	str	r3, [sp, #4]
 80055be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80055c0:	f002 fba8 	bl	8007d14 <_svfiprintf_r>
 80055c4:	9b02      	ldr	r3, [sp, #8]
 80055c6:	701c      	strb	r4, [r3, #0]
 80055c8:	b01d      	add	sp, #116	@ 0x74
 80055ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ce:	b003      	add	sp, #12
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20000018 	.word	0x20000018
 80055d8:	ffff0208 	.word	0xffff0208

080055dc <__sread>:
 80055dc:	b510      	push	{r4, lr}
 80055de:	460c      	mov	r4, r1
 80055e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e4:	f000 f86c 	bl	80056c0 <_read_r>
 80055e8:	2800      	cmp	r0, #0
 80055ea:	bfab      	itete	ge
 80055ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80055ee:	89a3      	ldrhlt	r3, [r4, #12]
 80055f0:	181b      	addge	r3, r3, r0
 80055f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80055f6:	bfac      	ite	ge
 80055f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80055fa:	81a3      	strhlt	r3, [r4, #12]
 80055fc:	bd10      	pop	{r4, pc}

080055fe <__swrite>:
 80055fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005602:	461f      	mov	r7, r3
 8005604:	898b      	ldrh	r3, [r1, #12]
 8005606:	05db      	lsls	r3, r3, #23
 8005608:	4605      	mov	r5, r0
 800560a:	460c      	mov	r4, r1
 800560c:	4616      	mov	r6, r2
 800560e:	d505      	bpl.n	800561c <__swrite+0x1e>
 8005610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005614:	2302      	movs	r3, #2
 8005616:	2200      	movs	r2, #0
 8005618:	f000 f840 	bl	800569c <_lseek_r>
 800561c:	89a3      	ldrh	r3, [r4, #12]
 800561e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005622:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005626:	81a3      	strh	r3, [r4, #12]
 8005628:	4632      	mov	r2, r6
 800562a:	463b      	mov	r3, r7
 800562c:	4628      	mov	r0, r5
 800562e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005632:	f000 b857 	b.w	80056e4 <_write_r>

08005636 <__sseek>:
 8005636:	b510      	push	{r4, lr}
 8005638:	460c      	mov	r4, r1
 800563a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800563e:	f000 f82d 	bl	800569c <_lseek_r>
 8005642:	1c43      	adds	r3, r0, #1
 8005644:	89a3      	ldrh	r3, [r4, #12]
 8005646:	bf15      	itete	ne
 8005648:	6560      	strne	r0, [r4, #84]	@ 0x54
 800564a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800564e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005652:	81a3      	strheq	r3, [r4, #12]
 8005654:	bf18      	it	ne
 8005656:	81a3      	strhne	r3, [r4, #12]
 8005658:	bd10      	pop	{r4, pc}

0800565a <__sclose>:
 800565a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800565e:	f000 b80d 	b.w	800567c <_close_r>

08005662 <memset>:
 8005662:	4402      	add	r2, r0
 8005664:	4603      	mov	r3, r0
 8005666:	4293      	cmp	r3, r2
 8005668:	d100      	bne.n	800566c <memset+0xa>
 800566a:	4770      	bx	lr
 800566c:	f803 1b01 	strb.w	r1, [r3], #1
 8005670:	e7f9      	b.n	8005666 <memset+0x4>
	...

08005674 <_localeconv_r>:
 8005674:	4800      	ldr	r0, [pc, #0]	@ (8005678 <_localeconv_r+0x4>)
 8005676:	4770      	bx	lr
 8005678:	20000158 	.word	0x20000158

0800567c <_close_r>:
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	4d06      	ldr	r5, [pc, #24]	@ (8005698 <_close_r+0x1c>)
 8005680:	2300      	movs	r3, #0
 8005682:	4604      	mov	r4, r0
 8005684:	4608      	mov	r0, r1
 8005686:	602b      	str	r3, [r5, #0]
 8005688:	f7fc fc15 	bl	8001eb6 <_close>
 800568c:	1c43      	adds	r3, r0, #1
 800568e:	d102      	bne.n	8005696 <_close_r+0x1a>
 8005690:	682b      	ldr	r3, [r5, #0]
 8005692:	b103      	cbz	r3, 8005696 <_close_r+0x1a>
 8005694:	6023      	str	r3, [r4, #0]
 8005696:	bd38      	pop	{r3, r4, r5, pc}
 8005698:	20000460 	.word	0x20000460

0800569c <_lseek_r>:
 800569c:	b538      	push	{r3, r4, r5, lr}
 800569e:	4d07      	ldr	r5, [pc, #28]	@ (80056bc <_lseek_r+0x20>)
 80056a0:	4604      	mov	r4, r0
 80056a2:	4608      	mov	r0, r1
 80056a4:	4611      	mov	r1, r2
 80056a6:	2200      	movs	r2, #0
 80056a8:	602a      	str	r2, [r5, #0]
 80056aa:	461a      	mov	r2, r3
 80056ac:	f7fc fc2a 	bl	8001f04 <_lseek>
 80056b0:	1c43      	adds	r3, r0, #1
 80056b2:	d102      	bne.n	80056ba <_lseek_r+0x1e>
 80056b4:	682b      	ldr	r3, [r5, #0]
 80056b6:	b103      	cbz	r3, 80056ba <_lseek_r+0x1e>
 80056b8:	6023      	str	r3, [r4, #0]
 80056ba:	bd38      	pop	{r3, r4, r5, pc}
 80056bc:	20000460 	.word	0x20000460

080056c0 <_read_r>:
 80056c0:	b538      	push	{r3, r4, r5, lr}
 80056c2:	4d07      	ldr	r5, [pc, #28]	@ (80056e0 <_read_r+0x20>)
 80056c4:	4604      	mov	r4, r0
 80056c6:	4608      	mov	r0, r1
 80056c8:	4611      	mov	r1, r2
 80056ca:	2200      	movs	r2, #0
 80056cc:	602a      	str	r2, [r5, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	f7fc fbd4 	bl	8001e7c <_read>
 80056d4:	1c43      	adds	r3, r0, #1
 80056d6:	d102      	bne.n	80056de <_read_r+0x1e>
 80056d8:	682b      	ldr	r3, [r5, #0]
 80056da:	b103      	cbz	r3, 80056de <_read_r+0x1e>
 80056dc:	6023      	str	r3, [r4, #0]
 80056de:	bd38      	pop	{r3, r4, r5, pc}
 80056e0:	20000460 	.word	0x20000460

080056e4 <_write_r>:
 80056e4:	b538      	push	{r3, r4, r5, lr}
 80056e6:	4d07      	ldr	r5, [pc, #28]	@ (8005704 <_write_r+0x20>)
 80056e8:	4604      	mov	r4, r0
 80056ea:	4608      	mov	r0, r1
 80056ec:	4611      	mov	r1, r2
 80056ee:	2200      	movs	r2, #0
 80056f0:	602a      	str	r2, [r5, #0]
 80056f2:	461a      	mov	r2, r3
 80056f4:	f7fb ff92 	bl	800161c <_write>
 80056f8:	1c43      	adds	r3, r0, #1
 80056fa:	d102      	bne.n	8005702 <_write_r+0x1e>
 80056fc:	682b      	ldr	r3, [r5, #0]
 80056fe:	b103      	cbz	r3, 8005702 <_write_r+0x1e>
 8005700:	6023      	str	r3, [r4, #0]
 8005702:	bd38      	pop	{r3, r4, r5, pc}
 8005704:	20000460 	.word	0x20000460

08005708 <__errno>:
 8005708:	4b01      	ldr	r3, [pc, #4]	@ (8005710 <__errno+0x8>)
 800570a:	6818      	ldr	r0, [r3, #0]
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20000018 	.word	0x20000018

08005714 <__libc_init_array>:
 8005714:	b570      	push	{r4, r5, r6, lr}
 8005716:	4d0d      	ldr	r5, [pc, #52]	@ (800574c <__libc_init_array+0x38>)
 8005718:	4c0d      	ldr	r4, [pc, #52]	@ (8005750 <__libc_init_array+0x3c>)
 800571a:	1b64      	subs	r4, r4, r5
 800571c:	10a4      	asrs	r4, r4, #2
 800571e:	2600      	movs	r6, #0
 8005720:	42a6      	cmp	r6, r4
 8005722:	d109      	bne.n	8005738 <__libc_init_array+0x24>
 8005724:	4d0b      	ldr	r5, [pc, #44]	@ (8005754 <__libc_init_array+0x40>)
 8005726:	4c0c      	ldr	r4, [pc, #48]	@ (8005758 <__libc_init_array+0x44>)
 8005728:	f003 fb62 	bl	8008df0 <_init>
 800572c:	1b64      	subs	r4, r4, r5
 800572e:	10a4      	asrs	r4, r4, #2
 8005730:	2600      	movs	r6, #0
 8005732:	42a6      	cmp	r6, r4
 8005734:	d105      	bne.n	8005742 <__libc_init_array+0x2e>
 8005736:	bd70      	pop	{r4, r5, r6, pc}
 8005738:	f855 3b04 	ldr.w	r3, [r5], #4
 800573c:	4798      	blx	r3
 800573e:	3601      	adds	r6, #1
 8005740:	e7ee      	b.n	8005720 <__libc_init_array+0xc>
 8005742:	f855 3b04 	ldr.w	r3, [r5], #4
 8005746:	4798      	blx	r3
 8005748:	3601      	adds	r6, #1
 800574a:	e7f2      	b.n	8005732 <__libc_init_array+0x1e>
 800574c:	08009324 	.word	0x08009324
 8005750:	08009324 	.word	0x08009324
 8005754:	08009324 	.word	0x08009324
 8005758:	08009328 	.word	0x08009328

0800575c <__retarget_lock_init_recursive>:
 800575c:	4770      	bx	lr

0800575e <__retarget_lock_acquire_recursive>:
 800575e:	4770      	bx	lr

08005760 <__retarget_lock_release_recursive>:
 8005760:	4770      	bx	lr
	...

08005764 <nanf>:
 8005764:	4800      	ldr	r0, [pc, #0]	@ (8005768 <nanf+0x4>)
 8005766:	4770      	bx	lr
 8005768:	7fc00000 	.word	0x7fc00000

0800576c <quorem>:
 800576c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005770:	6903      	ldr	r3, [r0, #16]
 8005772:	690c      	ldr	r4, [r1, #16]
 8005774:	42a3      	cmp	r3, r4
 8005776:	4607      	mov	r7, r0
 8005778:	db7e      	blt.n	8005878 <quorem+0x10c>
 800577a:	3c01      	subs	r4, #1
 800577c:	f101 0814 	add.w	r8, r1, #20
 8005780:	00a3      	lsls	r3, r4, #2
 8005782:	f100 0514 	add.w	r5, r0, #20
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800578c:	9301      	str	r3, [sp, #4]
 800578e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005792:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005796:	3301      	adds	r3, #1
 8005798:	429a      	cmp	r2, r3
 800579a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800579e:	fbb2 f6f3 	udiv	r6, r2, r3
 80057a2:	d32e      	bcc.n	8005802 <quorem+0x96>
 80057a4:	f04f 0a00 	mov.w	sl, #0
 80057a8:	46c4      	mov	ip, r8
 80057aa:	46ae      	mov	lr, r5
 80057ac:	46d3      	mov	fp, sl
 80057ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80057b2:	b298      	uxth	r0, r3
 80057b4:	fb06 a000 	mla	r0, r6, r0, sl
 80057b8:	0c02      	lsrs	r2, r0, #16
 80057ba:	0c1b      	lsrs	r3, r3, #16
 80057bc:	fb06 2303 	mla	r3, r6, r3, r2
 80057c0:	f8de 2000 	ldr.w	r2, [lr]
 80057c4:	b280      	uxth	r0, r0
 80057c6:	b292      	uxth	r2, r2
 80057c8:	1a12      	subs	r2, r2, r0
 80057ca:	445a      	add	r2, fp
 80057cc:	f8de 0000 	ldr.w	r0, [lr]
 80057d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80057da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80057de:	b292      	uxth	r2, r2
 80057e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80057e4:	45e1      	cmp	r9, ip
 80057e6:	f84e 2b04 	str.w	r2, [lr], #4
 80057ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80057ee:	d2de      	bcs.n	80057ae <quorem+0x42>
 80057f0:	9b00      	ldr	r3, [sp, #0]
 80057f2:	58eb      	ldr	r3, [r5, r3]
 80057f4:	b92b      	cbnz	r3, 8005802 <quorem+0x96>
 80057f6:	9b01      	ldr	r3, [sp, #4]
 80057f8:	3b04      	subs	r3, #4
 80057fa:	429d      	cmp	r5, r3
 80057fc:	461a      	mov	r2, r3
 80057fe:	d32f      	bcc.n	8005860 <quorem+0xf4>
 8005800:	613c      	str	r4, [r7, #16]
 8005802:	4638      	mov	r0, r7
 8005804:	f001 f9c8 	bl	8006b98 <__mcmp>
 8005808:	2800      	cmp	r0, #0
 800580a:	db25      	blt.n	8005858 <quorem+0xec>
 800580c:	4629      	mov	r1, r5
 800580e:	2000      	movs	r0, #0
 8005810:	f858 2b04 	ldr.w	r2, [r8], #4
 8005814:	f8d1 c000 	ldr.w	ip, [r1]
 8005818:	fa1f fe82 	uxth.w	lr, r2
 800581c:	fa1f f38c 	uxth.w	r3, ip
 8005820:	eba3 030e 	sub.w	r3, r3, lr
 8005824:	4403      	add	r3, r0
 8005826:	0c12      	lsrs	r2, r2, #16
 8005828:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800582c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005830:	b29b      	uxth	r3, r3
 8005832:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005836:	45c1      	cmp	r9, r8
 8005838:	f841 3b04 	str.w	r3, [r1], #4
 800583c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005840:	d2e6      	bcs.n	8005810 <quorem+0xa4>
 8005842:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005846:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800584a:	b922      	cbnz	r2, 8005856 <quorem+0xea>
 800584c:	3b04      	subs	r3, #4
 800584e:	429d      	cmp	r5, r3
 8005850:	461a      	mov	r2, r3
 8005852:	d30b      	bcc.n	800586c <quorem+0x100>
 8005854:	613c      	str	r4, [r7, #16]
 8005856:	3601      	adds	r6, #1
 8005858:	4630      	mov	r0, r6
 800585a:	b003      	add	sp, #12
 800585c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	3b04      	subs	r3, #4
 8005864:	2a00      	cmp	r2, #0
 8005866:	d1cb      	bne.n	8005800 <quorem+0x94>
 8005868:	3c01      	subs	r4, #1
 800586a:	e7c6      	b.n	80057fa <quorem+0x8e>
 800586c:	6812      	ldr	r2, [r2, #0]
 800586e:	3b04      	subs	r3, #4
 8005870:	2a00      	cmp	r2, #0
 8005872:	d1ef      	bne.n	8005854 <quorem+0xe8>
 8005874:	3c01      	subs	r4, #1
 8005876:	e7ea      	b.n	800584e <quorem+0xe2>
 8005878:	2000      	movs	r0, #0
 800587a:	e7ee      	b.n	800585a <quorem+0xee>
 800587c:	0000      	movs	r0, r0
	...

08005880 <_dtoa_r>:
 8005880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005884:	69c7      	ldr	r7, [r0, #28]
 8005886:	b097      	sub	sp, #92	@ 0x5c
 8005888:	4614      	mov	r4, r2
 800588a:	461d      	mov	r5, r3
 800588c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005890:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005892:	4681      	mov	r9, r0
 8005894:	b97f      	cbnz	r7, 80058b6 <_dtoa_r+0x36>
 8005896:	2010      	movs	r0, #16
 8005898:	f000 fe0c 	bl	80064b4 <malloc>
 800589c:	4602      	mov	r2, r0
 800589e:	f8c9 001c 	str.w	r0, [r9, #28]
 80058a2:	b920      	cbnz	r0, 80058ae <_dtoa_r+0x2e>
 80058a4:	4baa      	ldr	r3, [pc, #680]	@ (8005b50 <_dtoa_r+0x2d0>)
 80058a6:	21ef      	movs	r1, #239	@ 0xef
 80058a8:	48aa      	ldr	r0, [pc, #680]	@ (8005b54 <_dtoa_r+0x2d4>)
 80058aa:	f002 fc2b 	bl	8008104 <__assert_func>
 80058ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80058b2:	6007      	str	r7, [r0, #0]
 80058b4:	60c7      	str	r7, [r0, #12]
 80058b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80058ba:	6819      	ldr	r1, [r3, #0]
 80058bc:	b159      	cbz	r1, 80058d6 <_dtoa_r+0x56>
 80058be:	685a      	ldr	r2, [r3, #4]
 80058c0:	604a      	str	r2, [r1, #4]
 80058c2:	2301      	movs	r3, #1
 80058c4:	4093      	lsls	r3, r2
 80058c6:	608b      	str	r3, [r1, #8]
 80058c8:	4648      	mov	r0, r9
 80058ca:	f000 fee9 	bl	80066a0 <_Bfree>
 80058ce:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	1e2b      	subs	r3, r5, #0
 80058d8:	bfb9      	ittee	lt
 80058da:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80058de:	9307      	strlt	r3, [sp, #28]
 80058e0:	2300      	movge	r3, #0
 80058e2:	6033      	strge	r3, [r6, #0]
 80058e4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80058e8:	4b9b      	ldr	r3, [pc, #620]	@ (8005b58 <_dtoa_r+0x2d8>)
 80058ea:	bfbc      	itt	lt
 80058ec:	2201      	movlt	r2, #1
 80058ee:	6032      	strlt	r2, [r6, #0]
 80058f0:	ea33 0308 	bics.w	r3, r3, r8
 80058f4:	d112      	bne.n	800591c <_dtoa_r+0x9c>
 80058f6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80058f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005902:	4323      	orrs	r3, r4
 8005904:	f000 855b 	beq.w	80063be <_dtoa_r+0xb3e>
 8005908:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800590a:	f8df a260 	ldr.w	sl, [pc, #608]	@ 8005b6c <_dtoa_r+0x2ec>
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 855d 	beq.w	80063ce <_dtoa_r+0xb4e>
 8005914:	f10a 0303 	add.w	r3, sl, #3
 8005918:	f000 bd57 	b.w	80063ca <_dtoa_r+0xb4a>
 800591c:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005920:	2200      	movs	r2, #0
 8005922:	ec51 0b17 	vmov	r0, r1, d7
 8005926:	2300      	movs	r3, #0
 8005928:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800592c:	f7fb f8ec 	bl	8000b08 <__aeabi_dcmpeq>
 8005930:	4607      	mov	r7, r0
 8005932:	b158      	cbz	r0, 800594c <_dtoa_r+0xcc>
 8005934:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005936:	2301      	movs	r3, #1
 8005938:	6013      	str	r3, [r2, #0]
 800593a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800593c:	b113      	cbz	r3, 8005944 <_dtoa_r+0xc4>
 800593e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005940:	4b86      	ldr	r3, [pc, #536]	@ (8005b5c <_dtoa_r+0x2dc>)
 8005942:	6013      	str	r3, [r2, #0]
 8005944:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005b70 <_dtoa_r+0x2f0>
 8005948:	f000 bd41 	b.w	80063ce <_dtoa_r+0xb4e>
 800594c:	ab14      	add	r3, sp, #80	@ 0x50
 800594e:	9301      	str	r3, [sp, #4]
 8005950:	ab15      	add	r3, sp, #84	@ 0x54
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	4648      	mov	r0, r9
 8005956:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800595a:	f001 fa37 	bl	8006dcc <__d2b>
 800595e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005962:	9003      	str	r0, [sp, #12]
 8005964:	2e00      	cmp	r6, #0
 8005966:	d077      	beq.n	8005a58 <_dtoa_r+0x1d8>
 8005968:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800596a:	9712      	str	r7, [sp, #72]	@ 0x48
 800596c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005970:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005974:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005978:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800597c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005980:	4619      	mov	r1, r3
 8005982:	2200      	movs	r2, #0
 8005984:	4b76      	ldr	r3, [pc, #472]	@ (8005b60 <_dtoa_r+0x2e0>)
 8005986:	f7fa fc9f 	bl	80002c8 <__aeabi_dsub>
 800598a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005b38 <_dtoa_r+0x2b8>)
 800598c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005990:	f7fa fe52 	bl	8000638 <__aeabi_dmul>
 8005994:	a36a      	add	r3, pc, #424	@ (adr r3, 8005b40 <_dtoa_r+0x2c0>)
 8005996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599a:	f7fa fc97 	bl	80002cc <__adddf3>
 800599e:	4604      	mov	r4, r0
 80059a0:	4630      	mov	r0, r6
 80059a2:	460d      	mov	r5, r1
 80059a4:	f7fa fdde 	bl	8000564 <__aeabi_i2d>
 80059a8:	a367      	add	r3, pc, #412	@ (adr r3, 8005b48 <_dtoa_r+0x2c8>)
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	f7fa fe43 	bl	8000638 <__aeabi_dmul>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	4620      	mov	r0, r4
 80059b8:	4629      	mov	r1, r5
 80059ba:	f7fa fc87 	bl	80002cc <__adddf3>
 80059be:	4604      	mov	r4, r0
 80059c0:	460d      	mov	r5, r1
 80059c2:	f7fb f8e9 	bl	8000b98 <__aeabi_d2iz>
 80059c6:	2200      	movs	r2, #0
 80059c8:	4607      	mov	r7, r0
 80059ca:	2300      	movs	r3, #0
 80059cc:	4620      	mov	r0, r4
 80059ce:	4629      	mov	r1, r5
 80059d0:	f7fb f8a4 	bl	8000b1c <__aeabi_dcmplt>
 80059d4:	b140      	cbz	r0, 80059e8 <_dtoa_r+0x168>
 80059d6:	4638      	mov	r0, r7
 80059d8:	f7fa fdc4 	bl	8000564 <__aeabi_i2d>
 80059dc:	4622      	mov	r2, r4
 80059de:	462b      	mov	r3, r5
 80059e0:	f7fb f892 	bl	8000b08 <__aeabi_dcmpeq>
 80059e4:	b900      	cbnz	r0, 80059e8 <_dtoa_r+0x168>
 80059e6:	3f01      	subs	r7, #1
 80059e8:	2f16      	cmp	r7, #22
 80059ea:	d853      	bhi.n	8005a94 <_dtoa_r+0x214>
 80059ec:	4b5d      	ldr	r3, [pc, #372]	@ (8005b64 <_dtoa_r+0x2e4>)
 80059ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80059f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059fa:	f7fb f88f 	bl	8000b1c <__aeabi_dcmplt>
 80059fe:	2800      	cmp	r0, #0
 8005a00:	d04a      	beq.n	8005a98 <_dtoa_r+0x218>
 8005a02:	3f01      	subs	r7, #1
 8005a04:	2300      	movs	r3, #0
 8005a06:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005a08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a0a:	1b9b      	subs	r3, r3, r6
 8005a0c:	1e5a      	subs	r2, r3, #1
 8005a0e:	bf45      	ittet	mi
 8005a10:	f1c3 0301 	rsbmi	r3, r3, #1
 8005a14:	9304      	strmi	r3, [sp, #16]
 8005a16:	2300      	movpl	r3, #0
 8005a18:	2300      	movmi	r3, #0
 8005a1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a1c:	bf54      	ite	pl
 8005a1e:	9304      	strpl	r3, [sp, #16]
 8005a20:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005a22:	2f00      	cmp	r7, #0
 8005a24:	db3a      	blt.n	8005a9c <_dtoa_r+0x21c>
 8005a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a28:	970e      	str	r7, [sp, #56]	@ 0x38
 8005a2a:	443b      	add	r3, r7
 8005a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a2e:	2300      	movs	r3, #0
 8005a30:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a32:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a34:	2b09      	cmp	r3, #9
 8005a36:	d864      	bhi.n	8005b02 <_dtoa_r+0x282>
 8005a38:	2b05      	cmp	r3, #5
 8005a3a:	bfc4      	itt	gt
 8005a3c:	3b04      	subgt	r3, #4
 8005a3e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005a40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a42:	f1a3 0302 	sub.w	r3, r3, #2
 8005a46:	bfcc      	ite	gt
 8005a48:	2400      	movgt	r4, #0
 8005a4a:	2401      	movle	r4, #1
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	d864      	bhi.n	8005b1a <_dtoa_r+0x29a>
 8005a50:	e8df f003 	tbb	[pc, r3]
 8005a54:	2c385553 	.word	0x2c385553
 8005a58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005a5c:	441e      	add	r6, r3
 8005a5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005a62:	2b20      	cmp	r3, #32
 8005a64:	bfc1      	itttt	gt
 8005a66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a6a:	fa08 f803 	lslgt.w	r8, r8, r3
 8005a6e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a72:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a76:	bfd6      	itet	le
 8005a78:	f1c3 0320 	rsble	r3, r3, #32
 8005a7c:	ea48 0003 	orrgt.w	r0, r8, r3
 8005a80:	fa04 f003 	lslle.w	r0, r4, r3
 8005a84:	f7fa fd5e 	bl	8000544 <__aeabi_ui2d>
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a8e:	3e01      	subs	r6, #1
 8005a90:	9212      	str	r2, [sp, #72]	@ 0x48
 8005a92:	e775      	b.n	8005980 <_dtoa_r+0x100>
 8005a94:	2301      	movs	r3, #1
 8005a96:	e7b6      	b.n	8005a06 <_dtoa_r+0x186>
 8005a98:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005a9a:	e7b5      	b.n	8005a08 <_dtoa_r+0x188>
 8005a9c:	9b04      	ldr	r3, [sp, #16]
 8005a9e:	1bdb      	subs	r3, r3, r7
 8005aa0:	9304      	str	r3, [sp, #16]
 8005aa2:	427b      	negs	r3, r7
 8005aa4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	930e      	str	r3, [sp, #56]	@ 0x38
 8005aaa:	e7c2      	b.n	8005a32 <_dtoa_r+0x1b2>
 8005aac:	2301      	movs	r3, #1
 8005aae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ab0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ab2:	eb07 0b03 	add.w	fp, r7, r3
 8005ab6:	f10b 0301 	add.w	r3, fp, #1
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	9308      	str	r3, [sp, #32]
 8005abe:	bfb8      	it	lt
 8005ac0:	2301      	movlt	r3, #1
 8005ac2:	e006      	b.n	8005ad2 <_dtoa_r+0x252>
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ac8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	dd28      	ble.n	8005b20 <_dtoa_r+0x2a0>
 8005ace:	469b      	mov	fp, r3
 8005ad0:	9308      	str	r3, [sp, #32]
 8005ad2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005ad6:	2100      	movs	r1, #0
 8005ad8:	2204      	movs	r2, #4
 8005ada:	f102 0514 	add.w	r5, r2, #20
 8005ade:	429d      	cmp	r5, r3
 8005ae0:	d926      	bls.n	8005b30 <_dtoa_r+0x2b0>
 8005ae2:	6041      	str	r1, [r0, #4]
 8005ae4:	4648      	mov	r0, r9
 8005ae6:	f000 fd9b 	bl	8006620 <_Balloc>
 8005aea:	4682      	mov	sl, r0
 8005aec:	2800      	cmp	r0, #0
 8005aee:	d141      	bne.n	8005b74 <_dtoa_r+0x2f4>
 8005af0:	4b1d      	ldr	r3, [pc, #116]	@ (8005b68 <_dtoa_r+0x2e8>)
 8005af2:	4602      	mov	r2, r0
 8005af4:	f240 11af 	movw	r1, #431	@ 0x1af
 8005af8:	e6d6      	b.n	80058a8 <_dtoa_r+0x28>
 8005afa:	2300      	movs	r3, #0
 8005afc:	e7e3      	b.n	8005ac6 <_dtoa_r+0x246>
 8005afe:	2300      	movs	r3, #0
 8005b00:	e7d5      	b.n	8005aae <_dtoa_r+0x22e>
 8005b02:	2401      	movs	r4, #1
 8005b04:	2300      	movs	r3, #0
 8005b06:	9320      	str	r3, [sp, #128]	@ 0x80
 8005b08:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005b0a:	f04f 3bff 	mov.w	fp, #4294967295
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f8cd b020 	str.w	fp, [sp, #32]
 8005b14:	2312      	movs	r3, #18
 8005b16:	9221      	str	r2, [sp, #132]	@ 0x84
 8005b18:	e7db      	b.n	8005ad2 <_dtoa_r+0x252>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b1e:	e7f4      	b.n	8005b0a <_dtoa_r+0x28a>
 8005b20:	f04f 0b01 	mov.w	fp, #1
 8005b24:	f8cd b020 	str.w	fp, [sp, #32]
 8005b28:	465b      	mov	r3, fp
 8005b2a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005b2e:	e7d0      	b.n	8005ad2 <_dtoa_r+0x252>
 8005b30:	3101      	adds	r1, #1
 8005b32:	0052      	lsls	r2, r2, #1
 8005b34:	e7d1      	b.n	8005ada <_dtoa_r+0x25a>
 8005b36:	bf00      	nop
 8005b38:	636f4361 	.word	0x636f4361
 8005b3c:	3fd287a7 	.word	0x3fd287a7
 8005b40:	8b60c8b3 	.word	0x8b60c8b3
 8005b44:	3fc68a28 	.word	0x3fc68a28
 8005b48:	509f79fb 	.word	0x509f79fb
 8005b4c:	3fd34413 	.word	0x3fd34413
 8005b50:	08008f3a 	.word	0x08008f3a
 8005b54:	08008f51 	.word	0x08008f51
 8005b58:	7ff00000 	.word	0x7ff00000
 8005b5c:	08008f05 	.word	0x08008f05
 8005b60:	3ff80000 	.word	0x3ff80000
 8005b64:	08009100 	.word	0x08009100
 8005b68:	08008fa9 	.word	0x08008fa9
 8005b6c:	08008f36 	.word	0x08008f36
 8005b70:	08008f04 	.word	0x08008f04
 8005b74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b78:	6018      	str	r0, [r3, #0]
 8005b7a:	9b08      	ldr	r3, [sp, #32]
 8005b7c:	2b0e      	cmp	r3, #14
 8005b7e:	f200 80a1 	bhi.w	8005cc4 <_dtoa_r+0x444>
 8005b82:	2c00      	cmp	r4, #0
 8005b84:	f000 809e 	beq.w	8005cc4 <_dtoa_r+0x444>
 8005b88:	2f00      	cmp	r7, #0
 8005b8a:	dd33      	ble.n	8005bf4 <_dtoa_r+0x374>
 8005b8c:	4b9c      	ldr	r3, [pc, #624]	@ (8005e00 <_dtoa_r+0x580>)
 8005b8e:	f007 020f 	and.w	r2, r7, #15
 8005b92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b96:	ed93 7b00 	vldr	d7, [r3]
 8005b9a:	05f8      	lsls	r0, r7, #23
 8005b9c:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8005ba0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005ba4:	d516      	bpl.n	8005bd4 <_dtoa_r+0x354>
 8005ba6:	4b97      	ldr	r3, [pc, #604]	@ (8005e04 <_dtoa_r+0x584>)
 8005ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005bb0:	f7fa fe6c 	bl	800088c <__aeabi_ddiv>
 8005bb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005bb8:	f004 040f 	and.w	r4, r4, #15
 8005bbc:	2603      	movs	r6, #3
 8005bbe:	4d91      	ldr	r5, [pc, #580]	@ (8005e04 <_dtoa_r+0x584>)
 8005bc0:	b954      	cbnz	r4, 8005bd8 <_dtoa_r+0x358>
 8005bc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bca:	f7fa fe5f 	bl	800088c <__aeabi_ddiv>
 8005bce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005bd2:	e028      	b.n	8005c26 <_dtoa_r+0x3a6>
 8005bd4:	2602      	movs	r6, #2
 8005bd6:	e7f2      	b.n	8005bbe <_dtoa_r+0x33e>
 8005bd8:	07e1      	lsls	r1, r4, #31
 8005bda:	d508      	bpl.n	8005bee <_dtoa_r+0x36e>
 8005bdc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005be0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005be4:	f7fa fd28 	bl	8000638 <__aeabi_dmul>
 8005be8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bec:	3601      	adds	r6, #1
 8005bee:	1064      	asrs	r4, r4, #1
 8005bf0:	3508      	adds	r5, #8
 8005bf2:	e7e5      	b.n	8005bc0 <_dtoa_r+0x340>
 8005bf4:	f000 80af 	beq.w	8005d56 <_dtoa_r+0x4d6>
 8005bf8:	427c      	negs	r4, r7
 8005bfa:	4b81      	ldr	r3, [pc, #516]	@ (8005e00 <_dtoa_r+0x580>)
 8005bfc:	4d81      	ldr	r5, [pc, #516]	@ (8005e04 <_dtoa_r+0x584>)
 8005bfe:	f004 020f 	and.w	r2, r4, #15
 8005c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c0e:	f7fa fd13 	bl	8000638 <__aeabi_dmul>
 8005c12:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c16:	1124      	asrs	r4, r4, #4
 8005c18:	2300      	movs	r3, #0
 8005c1a:	2602      	movs	r6, #2
 8005c1c:	2c00      	cmp	r4, #0
 8005c1e:	f040 808f 	bne.w	8005d40 <_dtoa_r+0x4c0>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1d3      	bne.n	8005bce <_dtoa_r+0x34e>
 8005c26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c28:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 8094 	beq.w	8005d5a <_dtoa_r+0x4da>
 8005c32:	4b75      	ldr	r3, [pc, #468]	@ (8005e08 <_dtoa_r+0x588>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	4620      	mov	r0, r4
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fa ff6f 	bl	8000b1c <__aeabi_dcmplt>
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	f000 808b 	beq.w	8005d5a <_dtoa_r+0x4da>
 8005c44:	9b08      	ldr	r3, [sp, #32]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f000 8087 	beq.w	8005d5a <_dtoa_r+0x4da>
 8005c4c:	f1bb 0f00 	cmp.w	fp, #0
 8005c50:	dd34      	ble.n	8005cbc <_dtoa_r+0x43c>
 8005c52:	4620      	mov	r0, r4
 8005c54:	4b6d      	ldr	r3, [pc, #436]	@ (8005e0c <_dtoa_r+0x58c>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	4629      	mov	r1, r5
 8005c5a:	f7fa fced 	bl	8000638 <__aeabi_dmul>
 8005c5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c62:	f107 38ff 	add.w	r8, r7, #4294967295
 8005c66:	3601      	adds	r6, #1
 8005c68:	465c      	mov	r4, fp
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f7fa fc7a 	bl	8000564 <__aeabi_i2d>
 8005c70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c74:	f7fa fce0 	bl	8000638 <__aeabi_dmul>
 8005c78:	4b65      	ldr	r3, [pc, #404]	@ (8005e10 <_dtoa_r+0x590>)
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f7fa fb26 	bl	80002cc <__adddf3>
 8005c80:	4605      	mov	r5, r0
 8005c82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c86:	2c00      	cmp	r4, #0
 8005c88:	d16a      	bne.n	8005d60 <_dtoa_r+0x4e0>
 8005c8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c8e:	4b61      	ldr	r3, [pc, #388]	@ (8005e14 <_dtoa_r+0x594>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	f7fa fb19 	bl	80002c8 <__aeabi_dsub>
 8005c96:	4602      	mov	r2, r0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c9e:	462a      	mov	r2, r5
 8005ca0:	4633      	mov	r3, r6
 8005ca2:	f7fa ff59 	bl	8000b58 <__aeabi_dcmpgt>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	f040 8298 	bne.w	80061dc <_dtoa_r+0x95c>
 8005cac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cb0:	462a      	mov	r2, r5
 8005cb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005cb6:	f7fa ff31 	bl	8000b1c <__aeabi_dcmplt>
 8005cba:	bb38      	cbnz	r0, 8005d0c <_dtoa_r+0x48c>
 8005cbc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005cc0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005cc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f2c0 8157 	blt.w	8005f7a <_dtoa_r+0x6fa>
 8005ccc:	2f0e      	cmp	r7, #14
 8005cce:	f300 8154 	bgt.w	8005f7a <_dtoa_r+0x6fa>
 8005cd2:	4b4b      	ldr	r3, [pc, #300]	@ (8005e00 <_dtoa_r+0x580>)
 8005cd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005cd8:	ed93 7b00 	vldr	d7, [r3]
 8005cdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005ce4:	f280 80e5 	bge.w	8005eb2 <_dtoa_r+0x632>
 8005ce8:	9b08      	ldr	r3, [sp, #32]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f300 80e1 	bgt.w	8005eb2 <_dtoa_r+0x632>
 8005cf0:	d10c      	bne.n	8005d0c <_dtoa_r+0x48c>
 8005cf2:	4b48      	ldr	r3, [pc, #288]	@ (8005e14 <_dtoa_r+0x594>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	ec51 0b17 	vmov	r0, r1, d7
 8005cfa:	f7fa fc9d 	bl	8000638 <__aeabi_dmul>
 8005cfe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d02:	f7fa ff1f 	bl	8000b44 <__aeabi_dcmpge>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f000 8266 	beq.w	80061d8 <_dtoa_r+0x958>
 8005d0c:	2400      	movs	r4, #0
 8005d0e:	4625      	mov	r5, r4
 8005d10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d12:	4656      	mov	r6, sl
 8005d14:	ea6f 0803 	mvn.w	r8, r3
 8005d18:	2700      	movs	r7, #0
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	4648      	mov	r0, r9
 8005d1e:	f000 fcbf 	bl	80066a0 <_Bfree>
 8005d22:	2d00      	cmp	r5, #0
 8005d24:	f000 80bd 	beq.w	8005ea2 <_dtoa_r+0x622>
 8005d28:	b12f      	cbz	r7, 8005d36 <_dtoa_r+0x4b6>
 8005d2a:	42af      	cmp	r7, r5
 8005d2c:	d003      	beq.n	8005d36 <_dtoa_r+0x4b6>
 8005d2e:	4639      	mov	r1, r7
 8005d30:	4648      	mov	r0, r9
 8005d32:	f000 fcb5 	bl	80066a0 <_Bfree>
 8005d36:	4629      	mov	r1, r5
 8005d38:	4648      	mov	r0, r9
 8005d3a:	f000 fcb1 	bl	80066a0 <_Bfree>
 8005d3e:	e0b0      	b.n	8005ea2 <_dtoa_r+0x622>
 8005d40:	07e2      	lsls	r2, r4, #31
 8005d42:	d505      	bpl.n	8005d50 <_dtoa_r+0x4d0>
 8005d44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d48:	f7fa fc76 	bl	8000638 <__aeabi_dmul>
 8005d4c:	3601      	adds	r6, #1
 8005d4e:	2301      	movs	r3, #1
 8005d50:	1064      	asrs	r4, r4, #1
 8005d52:	3508      	adds	r5, #8
 8005d54:	e762      	b.n	8005c1c <_dtoa_r+0x39c>
 8005d56:	2602      	movs	r6, #2
 8005d58:	e765      	b.n	8005c26 <_dtoa_r+0x3a6>
 8005d5a:	9c08      	ldr	r4, [sp, #32]
 8005d5c:	46b8      	mov	r8, r7
 8005d5e:	e784      	b.n	8005c6a <_dtoa_r+0x3ea>
 8005d60:	4b27      	ldr	r3, [pc, #156]	@ (8005e00 <_dtoa_r+0x580>)
 8005d62:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d6c:	4454      	add	r4, sl
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	d054      	beq.n	8005e1c <_dtoa_r+0x59c>
 8005d72:	4929      	ldr	r1, [pc, #164]	@ (8005e18 <_dtoa_r+0x598>)
 8005d74:	2000      	movs	r0, #0
 8005d76:	f7fa fd89 	bl	800088c <__aeabi_ddiv>
 8005d7a:	4633      	mov	r3, r6
 8005d7c:	462a      	mov	r2, r5
 8005d7e:	f7fa faa3 	bl	80002c8 <__aeabi_dsub>
 8005d82:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d86:	4656      	mov	r6, sl
 8005d88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d8c:	f7fa ff04 	bl	8000b98 <__aeabi_d2iz>
 8005d90:	4605      	mov	r5, r0
 8005d92:	f7fa fbe7 	bl	8000564 <__aeabi_i2d>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d9e:	f7fa fa93 	bl	80002c8 <__aeabi_dsub>
 8005da2:	3530      	adds	r5, #48	@ 0x30
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005dac:	f806 5b01 	strb.w	r5, [r6], #1
 8005db0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005db4:	f7fa feb2 	bl	8000b1c <__aeabi_dcmplt>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d172      	bne.n	8005ea2 <_dtoa_r+0x622>
 8005dbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dc0:	4911      	ldr	r1, [pc, #68]	@ (8005e08 <_dtoa_r+0x588>)
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	f7fa fa80 	bl	80002c8 <__aeabi_dsub>
 8005dc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005dcc:	f7fa fea6 	bl	8000b1c <__aeabi_dcmplt>
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	f040 80b4 	bne.w	8005f3e <_dtoa_r+0x6be>
 8005dd6:	42a6      	cmp	r6, r4
 8005dd8:	f43f af70 	beq.w	8005cbc <_dtoa_r+0x43c>
 8005ddc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005de0:	4b0a      	ldr	r3, [pc, #40]	@ (8005e0c <_dtoa_r+0x58c>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	f7fa fc28 	bl	8000638 <__aeabi_dmul>
 8005de8:	4b08      	ldr	r3, [pc, #32]	@ (8005e0c <_dtoa_r+0x58c>)
 8005dea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dee:	2200      	movs	r2, #0
 8005df0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005df4:	f7fa fc20 	bl	8000638 <__aeabi_dmul>
 8005df8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dfc:	e7c4      	b.n	8005d88 <_dtoa_r+0x508>
 8005dfe:	bf00      	nop
 8005e00:	08009100 	.word	0x08009100
 8005e04:	080090d8 	.word	0x080090d8
 8005e08:	3ff00000 	.word	0x3ff00000
 8005e0c:	40240000 	.word	0x40240000
 8005e10:	401c0000 	.word	0x401c0000
 8005e14:	40140000 	.word	0x40140000
 8005e18:	3fe00000 	.word	0x3fe00000
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f7fa fc0a 	bl	8000638 <__aeabi_dmul>
 8005e24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005e2a:	4656      	mov	r6, sl
 8005e2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e30:	f7fa feb2 	bl	8000b98 <__aeabi_d2iz>
 8005e34:	4605      	mov	r5, r0
 8005e36:	f7fa fb95 	bl	8000564 <__aeabi_i2d>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e42:	f7fa fa41 	bl	80002c8 <__aeabi_dsub>
 8005e46:	3530      	adds	r5, #48	@ 0x30
 8005e48:	f806 5b01 	strb.w	r5, [r6], #1
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	460b      	mov	r3, r1
 8005e50:	42a6      	cmp	r6, r4
 8005e52:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	d124      	bne.n	8005ea6 <_dtoa_r+0x626>
 8005e5c:	4baf      	ldr	r3, [pc, #700]	@ (800611c <_dtoa_r+0x89c>)
 8005e5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e62:	f7fa fa33 	bl	80002cc <__adddf3>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e6e:	f7fa fe73 	bl	8000b58 <__aeabi_dcmpgt>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	d163      	bne.n	8005f3e <_dtoa_r+0x6be>
 8005e76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e7a:	49a8      	ldr	r1, [pc, #672]	@ (800611c <_dtoa_r+0x89c>)
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	f7fa fa23 	bl	80002c8 <__aeabi_dsub>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e8a:	f7fa fe47 	bl	8000b1c <__aeabi_dcmplt>
 8005e8e:	2800      	cmp	r0, #0
 8005e90:	f43f af14 	beq.w	8005cbc <_dtoa_r+0x43c>
 8005e94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005e96:	1e73      	subs	r3, r6, #1
 8005e98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e9e:	2b30      	cmp	r3, #48	@ 0x30
 8005ea0:	d0f8      	beq.n	8005e94 <_dtoa_r+0x614>
 8005ea2:	4647      	mov	r7, r8
 8005ea4:	e03b      	b.n	8005f1e <_dtoa_r+0x69e>
 8005ea6:	4b9e      	ldr	r3, [pc, #632]	@ (8006120 <_dtoa_r+0x8a0>)
 8005ea8:	f7fa fbc6 	bl	8000638 <__aeabi_dmul>
 8005eac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005eb0:	e7bc      	b.n	8005e2c <_dtoa_r+0x5ac>
 8005eb2:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005eb6:	4656      	mov	r6, sl
 8005eb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	4629      	mov	r1, r5
 8005ec0:	f7fa fce4 	bl	800088c <__aeabi_ddiv>
 8005ec4:	f7fa fe68 	bl	8000b98 <__aeabi_d2iz>
 8005ec8:	4680      	mov	r8, r0
 8005eca:	f7fa fb4b 	bl	8000564 <__aeabi_i2d>
 8005ece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed2:	f7fa fbb1 	bl	8000638 <__aeabi_dmul>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	4620      	mov	r0, r4
 8005edc:	4629      	mov	r1, r5
 8005ede:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005ee2:	f7fa f9f1 	bl	80002c8 <__aeabi_dsub>
 8005ee6:	f806 4b01 	strb.w	r4, [r6], #1
 8005eea:	9d08      	ldr	r5, [sp, #32]
 8005eec:	eba6 040a 	sub.w	r4, r6, sl
 8005ef0:	42a5      	cmp	r5, r4
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	d133      	bne.n	8005f60 <_dtoa_r+0x6e0>
 8005ef8:	f7fa f9e8 	bl	80002cc <__adddf3>
 8005efc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f00:	4604      	mov	r4, r0
 8005f02:	460d      	mov	r5, r1
 8005f04:	f7fa fe28 	bl	8000b58 <__aeabi_dcmpgt>
 8005f08:	b9c0      	cbnz	r0, 8005f3c <_dtoa_r+0x6bc>
 8005f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f0e:	4620      	mov	r0, r4
 8005f10:	4629      	mov	r1, r5
 8005f12:	f7fa fdf9 	bl	8000b08 <__aeabi_dcmpeq>
 8005f16:	b110      	cbz	r0, 8005f1e <_dtoa_r+0x69e>
 8005f18:	f018 0f01 	tst.w	r8, #1
 8005f1c:	d10e      	bne.n	8005f3c <_dtoa_r+0x6bc>
 8005f1e:	9903      	ldr	r1, [sp, #12]
 8005f20:	4648      	mov	r0, r9
 8005f22:	f000 fbbd 	bl	80066a0 <_Bfree>
 8005f26:	2300      	movs	r3, #0
 8005f28:	7033      	strb	r3, [r6, #0]
 8005f2a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005f2c:	3701      	adds	r7, #1
 8005f2e:	601f      	str	r7, [r3, #0]
 8005f30:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 824b 	beq.w	80063ce <_dtoa_r+0xb4e>
 8005f38:	601e      	str	r6, [r3, #0]
 8005f3a:	e248      	b.n	80063ce <_dtoa_r+0xb4e>
 8005f3c:	46b8      	mov	r8, r7
 8005f3e:	4633      	mov	r3, r6
 8005f40:	461e      	mov	r6, r3
 8005f42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f46:	2a39      	cmp	r2, #57	@ 0x39
 8005f48:	d106      	bne.n	8005f58 <_dtoa_r+0x6d8>
 8005f4a:	459a      	cmp	sl, r3
 8005f4c:	d1f8      	bne.n	8005f40 <_dtoa_r+0x6c0>
 8005f4e:	2230      	movs	r2, #48	@ 0x30
 8005f50:	f108 0801 	add.w	r8, r8, #1
 8005f54:	f88a 2000 	strb.w	r2, [sl]
 8005f58:	781a      	ldrb	r2, [r3, #0]
 8005f5a:	3201      	adds	r2, #1
 8005f5c:	701a      	strb	r2, [r3, #0]
 8005f5e:	e7a0      	b.n	8005ea2 <_dtoa_r+0x622>
 8005f60:	4b6f      	ldr	r3, [pc, #444]	@ (8006120 <_dtoa_r+0x8a0>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	f7fa fb68 	bl	8000638 <__aeabi_dmul>
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	4604      	mov	r4, r0
 8005f6e:	460d      	mov	r5, r1
 8005f70:	f7fa fdca 	bl	8000b08 <__aeabi_dcmpeq>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d09f      	beq.n	8005eb8 <_dtoa_r+0x638>
 8005f78:	e7d1      	b.n	8005f1e <_dtoa_r+0x69e>
 8005f7a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005f7c:	2a00      	cmp	r2, #0
 8005f7e:	f000 80ea 	beq.w	8006156 <_dtoa_r+0x8d6>
 8005f82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f84:	2a01      	cmp	r2, #1
 8005f86:	f300 80cd 	bgt.w	8006124 <_dtoa_r+0x8a4>
 8005f8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f8c:	2a00      	cmp	r2, #0
 8005f8e:	f000 80c1 	beq.w	8006114 <_dtoa_r+0x894>
 8005f92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f96:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f98:	9e04      	ldr	r6, [sp, #16]
 8005f9a:	9a04      	ldr	r2, [sp, #16]
 8005f9c:	441a      	add	r2, r3
 8005f9e:	9204      	str	r2, [sp, #16]
 8005fa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	441a      	add	r2, r3
 8005fa6:	4648      	mov	r0, r9
 8005fa8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005faa:	f000 fc77 	bl	800689c <__i2b>
 8005fae:	4605      	mov	r5, r0
 8005fb0:	b166      	cbz	r6, 8005fcc <_dtoa_r+0x74c>
 8005fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	dd09      	ble.n	8005fcc <_dtoa_r+0x74c>
 8005fb8:	42b3      	cmp	r3, r6
 8005fba:	9a04      	ldr	r2, [sp, #16]
 8005fbc:	bfa8      	it	ge
 8005fbe:	4633      	movge	r3, r6
 8005fc0:	1ad2      	subs	r2, r2, r3
 8005fc2:	9204      	str	r2, [sp, #16]
 8005fc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fc6:	1af6      	subs	r6, r6, r3
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fce:	b30b      	cbz	r3, 8006014 <_dtoa_r+0x794>
 8005fd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 80c6 	beq.w	8006164 <_dtoa_r+0x8e4>
 8005fd8:	2c00      	cmp	r4, #0
 8005fda:	f000 80c0 	beq.w	800615e <_dtoa_r+0x8de>
 8005fde:	4629      	mov	r1, r5
 8005fe0:	4622      	mov	r2, r4
 8005fe2:	4648      	mov	r0, r9
 8005fe4:	f000 fd12 	bl	8006a0c <__pow5mult>
 8005fe8:	9a03      	ldr	r2, [sp, #12]
 8005fea:	4601      	mov	r1, r0
 8005fec:	4605      	mov	r5, r0
 8005fee:	4648      	mov	r0, r9
 8005ff0:	f000 fc6a 	bl	80068c8 <__multiply>
 8005ff4:	9903      	ldr	r1, [sp, #12]
 8005ff6:	4680      	mov	r8, r0
 8005ff8:	4648      	mov	r0, r9
 8005ffa:	f000 fb51 	bl	80066a0 <_Bfree>
 8005ffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006000:	1b1b      	subs	r3, r3, r4
 8006002:	930a      	str	r3, [sp, #40]	@ 0x28
 8006004:	f000 80b1 	beq.w	800616a <_dtoa_r+0x8ea>
 8006008:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800600a:	4641      	mov	r1, r8
 800600c:	4648      	mov	r0, r9
 800600e:	f000 fcfd 	bl	8006a0c <__pow5mult>
 8006012:	9003      	str	r0, [sp, #12]
 8006014:	2101      	movs	r1, #1
 8006016:	4648      	mov	r0, r9
 8006018:	f000 fc40 	bl	800689c <__i2b>
 800601c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800601e:	4604      	mov	r4, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 81d8 	beq.w	80063d6 <_dtoa_r+0xb56>
 8006026:	461a      	mov	r2, r3
 8006028:	4601      	mov	r1, r0
 800602a:	4648      	mov	r0, r9
 800602c:	f000 fcee 	bl	8006a0c <__pow5mult>
 8006030:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006032:	2b01      	cmp	r3, #1
 8006034:	4604      	mov	r4, r0
 8006036:	f300 809f 	bgt.w	8006178 <_dtoa_r+0x8f8>
 800603a:	9b06      	ldr	r3, [sp, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	f040 8097 	bne.w	8006170 <_dtoa_r+0x8f0>
 8006042:	9b07      	ldr	r3, [sp, #28]
 8006044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006048:	2b00      	cmp	r3, #0
 800604a:	f040 8093 	bne.w	8006174 <_dtoa_r+0x8f4>
 800604e:	9b07      	ldr	r3, [sp, #28]
 8006050:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006054:	0d1b      	lsrs	r3, r3, #20
 8006056:	051b      	lsls	r3, r3, #20
 8006058:	b133      	cbz	r3, 8006068 <_dtoa_r+0x7e8>
 800605a:	9b04      	ldr	r3, [sp, #16]
 800605c:	3301      	adds	r3, #1
 800605e:	9304      	str	r3, [sp, #16]
 8006060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006062:	3301      	adds	r3, #1
 8006064:	9309      	str	r3, [sp, #36]	@ 0x24
 8006066:	2301      	movs	r3, #1
 8006068:	930a      	str	r3, [sp, #40]	@ 0x28
 800606a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 81b8 	beq.w	80063e2 <_dtoa_r+0xb62>
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006078:	6918      	ldr	r0, [r3, #16]
 800607a:	f000 fbc3 	bl	8006804 <__hi0bits>
 800607e:	f1c0 0020 	rsb	r0, r0, #32
 8006082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006084:	4418      	add	r0, r3
 8006086:	f010 001f 	ands.w	r0, r0, #31
 800608a:	f000 8082 	beq.w	8006192 <_dtoa_r+0x912>
 800608e:	f1c0 0320 	rsb	r3, r0, #32
 8006092:	2b04      	cmp	r3, #4
 8006094:	dd73      	ble.n	800617e <_dtoa_r+0x8fe>
 8006096:	9b04      	ldr	r3, [sp, #16]
 8006098:	f1c0 001c 	rsb	r0, r0, #28
 800609c:	4403      	add	r3, r0
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a2:	4403      	add	r3, r0
 80060a4:	4406      	add	r6, r0
 80060a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	dd05      	ble.n	80060ba <_dtoa_r+0x83a>
 80060ae:	9903      	ldr	r1, [sp, #12]
 80060b0:	461a      	mov	r2, r3
 80060b2:	4648      	mov	r0, r9
 80060b4:	f000 fd04 	bl	8006ac0 <__lshift>
 80060b8:	9003      	str	r0, [sp, #12]
 80060ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	dd05      	ble.n	80060cc <_dtoa_r+0x84c>
 80060c0:	4621      	mov	r1, r4
 80060c2:	461a      	mov	r2, r3
 80060c4:	4648      	mov	r0, r9
 80060c6:	f000 fcfb 	bl	8006ac0 <__lshift>
 80060ca:	4604      	mov	r4, r0
 80060cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d061      	beq.n	8006196 <_dtoa_r+0x916>
 80060d2:	9803      	ldr	r0, [sp, #12]
 80060d4:	4621      	mov	r1, r4
 80060d6:	f000 fd5f 	bl	8006b98 <__mcmp>
 80060da:	2800      	cmp	r0, #0
 80060dc:	da5b      	bge.n	8006196 <_dtoa_r+0x916>
 80060de:	2300      	movs	r3, #0
 80060e0:	9903      	ldr	r1, [sp, #12]
 80060e2:	220a      	movs	r2, #10
 80060e4:	4648      	mov	r0, r9
 80060e6:	f000 fafd 	bl	80066e4 <__multadd>
 80060ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060ec:	9003      	str	r0, [sp, #12]
 80060ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 8177 	beq.w	80063e6 <_dtoa_r+0xb66>
 80060f8:	4629      	mov	r1, r5
 80060fa:	2300      	movs	r3, #0
 80060fc:	220a      	movs	r2, #10
 80060fe:	4648      	mov	r0, r9
 8006100:	f000 faf0 	bl	80066e4 <__multadd>
 8006104:	f1bb 0f00 	cmp.w	fp, #0
 8006108:	4605      	mov	r5, r0
 800610a:	dc6f      	bgt.n	80061ec <_dtoa_r+0x96c>
 800610c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800610e:	2b02      	cmp	r3, #2
 8006110:	dc49      	bgt.n	80061a6 <_dtoa_r+0x926>
 8006112:	e06b      	b.n	80061ec <_dtoa_r+0x96c>
 8006114:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006116:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800611a:	e73c      	b.n	8005f96 <_dtoa_r+0x716>
 800611c:	3fe00000 	.word	0x3fe00000
 8006120:	40240000 	.word	0x40240000
 8006124:	9b08      	ldr	r3, [sp, #32]
 8006126:	1e5c      	subs	r4, r3, #1
 8006128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800612a:	42a3      	cmp	r3, r4
 800612c:	db09      	blt.n	8006142 <_dtoa_r+0x8c2>
 800612e:	1b1c      	subs	r4, r3, r4
 8006130:	9b08      	ldr	r3, [sp, #32]
 8006132:	2b00      	cmp	r3, #0
 8006134:	f6bf af30 	bge.w	8005f98 <_dtoa_r+0x718>
 8006138:	9b04      	ldr	r3, [sp, #16]
 800613a:	9a08      	ldr	r2, [sp, #32]
 800613c:	1a9e      	subs	r6, r3, r2
 800613e:	2300      	movs	r3, #0
 8006140:	e72b      	b.n	8005f9a <_dtoa_r+0x71a>
 8006142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006144:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006146:	940a      	str	r4, [sp, #40]	@ 0x28
 8006148:	1ae3      	subs	r3, r4, r3
 800614a:	441a      	add	r2, r3
 800614c:	9e04      	ldr	r6, [sp, #16]
 800614e:	9b08      	ldr	r3, [sp, #32]
 8006150:	920e      	str	r2, [sp, #56]	@ 0x38
 8006152:	2400      	movs	r4, #0
 8006154:	e721      	b.n	8005f9a <_dtoa_r+0x71a>
 8006156:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006158:	9e04      	ldr	r6, [sp, #16]
 800615a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800615c:	e728      	b.n	8005fb0 <_dtoa_r+0x730>
 800615e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006162:	e751      	b.n	8006008 <_dtoa_r+0x788>
 8006164:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006166:	9903      	ldr	r1, [sp, #12]
 8006168:	e750      	b.n	800600c <_dtoa_r+0x78c>
 800616a:	f8cd 800c 	str.w	r8, [sp, #12]
 800616e:	e751      	b.n	8006014 <_dtoa_r+0x794>
 8006170:	2300      	movs	r3, #0
 8006172:	e779      	b.n	8006068 <_dtoa_r+0x7e8>
 8006174:	9b06      	ldr	r3, [sp, #24]
 8006176:	e777      	b.n	8006068 <_dtoa_r+0x7e8>
 8006178:	2300      	movs	r3, #0
 800617a:	930a      	str	r3, [sp, #40]	@ 0x28
 800617c:	e779      	b.n	8006072 <_dtoa_r+0x7f2>
 800617e:	d093      	beq.n	80060a8 <_dtoa_r+0x828>
 8006180:	9a04      	ldr	r2, [sp, #16]
 8006182:	331c      	adds	r3, #28
 8006184:	441a      	add	r2, r3
 8006186:	9204      	str	r2, [sp, #16]
 8006188:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800618a:	441a      	add	r2, r3
 800618c:	441e      	add	r6, r3
 800618e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006190:	e78a      	b.n	80060a8 <_dtoa_r+0x828>
 8006192:	4603      	mov	r3, r0
 8006194:	e7f4      	b.n	8006180 <_dtoa_r+0x900>
 8006196:	9b08      	ldr	r3, [sp, #32]
 8006198:	2b00      	cmp	r3, #0
 800619a:	46b8      	mov	r8, r7
 800619c:	dc20      	bgt.n	80061e0 <_dtoa_r+0x960>
 800619e:	469b      	mov	fp, r3
 80061a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	dd1e      	ble.n	80061e4 <_dtoa_r+0x964>
 80061a6:	f1bb 0f00 	cmp.w	fp, #0
 80061aa:	f47f adb1 	bne.w	8005d10 <_dtoa_r+0x490>
 80061ae:	4621      	mov	r1, r4
 80061b0:	465b      	mov	r3, fp
 80061b2:	2205      	movs	r2, #5
 80061b4:	4648      	mov	r0, r9
 80061b6:	f000 fa95 	bl	80066e4 <__multadd>
 80061ba:	4601      	mov	r1, r0
 80061bc:	4604      	mov	r4, r0
 80061be:	9803      	ldr	r0, [sp, #12]
 80061c0:	f000 fcea 	bl	8006b98 <__mcmp>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	f77f ada3 	ble.w	8005d10 <_dtoa_r+0x490>
 80061ca:	4656      	mov	r6, sl
 80061cc:	2331      	movs	r3, #49	@ 0x31
 80061ce:	f806 3b01 	strb.w	r3, [r6], #1
 80061d2:	f108 0801 	add.w	r8, r8, #1
 80061d6:	e59f      	b.n	8005d18 <_dtoa_r+0x498>
 80061d8:	9c08      	ldr	r4, [sp, #32]
 80061da:	46b8      	mov	r8, r7
 80061dc:	4625      	mov	r5, r4
 80061de:	e7f4      	b.n	80061ca <_dtoa_r+0x94a>
 80061e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80061e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	f000 8101 	beq.w	80063ee <_dtoa_r+0xb6e>
 80061ec:	2e00      	cmp	r6, #0
 80061ee:	dd05      	ble.n	80061fc <_dtoa_r+0x97c>
 80061f0:	4629      	mov	r1, r5
 80061f2:	4632      	mov	r2, r6
 80061f4:	4648      	mov	r0, r9
 80061f6:	f000 fc63 	bl	8006ac0 <__lshift>
 80061fa:	4605      	mov	r5, r0
 80061fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d05c      	beq.n	80062bc <_dtoa_r+0xa3c>
 8006202:	6869      	ldr	r1, [r5, #4]
 8006204:	4648      	mov	r0, r9
 8006206:	f000 fa0b 	bl	8006620 <_Balloc>
 800620a:	4606      	mov	r6, r0
 800620c:	b928      	cbnz	r0, 800621a <_dtoa_r+0x99a>
 800620e:	4b82      	ldr	r3, [pc, #520]	@ (8006418 <_dtoa_r+0xb98>)
 8006210:	4602      	mov	r2, r0
 8006212:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006216:	f7ff bb47 	b.w	80058a8 <_dtoa_r+0x28>
 800621a:	692a      	ldr	r2, [r5, #16]
 800621c:	3202      	adds	r2, #2
 800621e:	0092      	lsls	r2, r2, #2
 8006220:	f105 010c 	add.w	r1, r5, #12
 8006224:	300c      	adds	r0, #12
 8006226:	f001 ff59 	bl	80080dc <memcpy>
 800622a:	2201      	movs	r2, #1
 800622c:	4631      	mov	r1, r6
 800622e:	4648      	mov	r0, r9
 8006230:	f000 fc46 	bl	8006ac0 <__lshift>
 8006234:	f10a 0301 	add.w	r3, sl, #1
 8006238:	9304      	str	r3, [sp, #16]
 800623a:	eb0a 030b 	add.w	r3, sl, fp
 800623e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006240:	9b06      	ldr	r3, [sp, #24]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	462f      	mov	r7, r5
 8006248:	9309      	str	r3, [sp, #36]	@ 0x24
 800624a:	4605      	mov	r5, r0
 800624c:	9b04      	ldr	r3, [sp, #16]
 800624e:	9803      	ldr	r0, [sp, #12]
 8006250:	4621      	mov	r1, r4
 8006252:	f103 3bff 	add.w	fp, r3, #4294967295
 8006256:	f7ff fa89 	bl	800576c <quorem>
 800625a:	4603      	mov	r3, r0
 800625c:	3330      	adds	r3, #48	@ 0x30
 800625e:	9008      	str	r0, [sp, #32]
 8006260:	4639      	mov	r1, r7
 8006262:	9803      	ldr	r0, [sp, #12]
 8006264:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006266:	f000 fc97 	bl	8006b98 <__mcmp>
 800626a:	462a      	mov	r2, r5
 800626c:	9006      	str	r0, [sp, #24]
 800626e:	4621      	mov	r1, r4
 8006270:	4648      	mov	r0, r9
 8006272:	f000 fcad 	bl	8006bd0 <__mdiff>
 8006276:	68c2      	ldr	r2, [r0, #12]
 8006278:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800627a:	4606      	mov	r6, r0
 800627c:	bb02      	cbnz	r2, 80062c0 <_dtoa_r+0xa40>
 800627e:	4601      	mov	r1, r0
 8006280:	9803      	ldr	r0, [sp, #12]
 8006282:	f000 fc89 	bl	8006b98 <__mcmp>
 8006286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006288:	4602      	mov	r2, r0
 800628a:	4631      	mov	r1, r6
 800628c:	4648      	mov	r0, r9
 800628e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006292:	f000 fa05 	bl	80066a0 <_Bfree>
 8006296:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006298:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800629a:	9e04      	ldr	r6, [sp, #16]
 800629c:	ea42 0103 	orr.w	r1, r2, r3
 80062a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a2:	4319      	orrs	r1, r3
 80062a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062a6:	d10d      	bne.n	80062c4 <_dtoa_r+0xa44>
 80062a8:	2b39      	cmp	r3, #57	@ 0x39
 80062aa:	d027      	beq.n	80062fc <_dtoa_r+0xa7c>
 80062ac:	9a06      	ldr	r2, [sp, #24]
 80062ae:	2a00      	cmp	r2, #0
 80062b0:	dd01      	ble.n	80062b6 <_dtoa_r+0xa36>
 80062b2:	9b08      	ldr	r3, [sp, #32]
 80062b4:	3331      	adds	r3, #49	@ 0x31
 80062b6:	f88b 3000 	strb.w	r3, [fp]
 80062ba:	e52e      	b.n	8005d1a <_dtoa_r+0x49a>
 80062bc:	4628      	mov	r0, r5
 80062be:	e7b9      	b.n	8006234 <_dtoa_r+0x9b4>
 80062c0:	2201      	movs	r2, #1
 80062c2:	e7e2      	b.n	800628a <_dtoa_r+0xa0a>
 80062c4:	9906      	ldr	r1, [sp, #24]
 80062c6:	2900      	cmp	r1, #0
 80062c8:	db04      	blt.n	80062d4 <_dtoa_r+0xa54>
 80062ca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80062cc:	4301      	orrs	r1, r0
 80062ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062d0:	4301      	orrs	r1, r0
 80062d2:	d120      	bne.n	8006316 <_dtoa_r+0xa96>
 80062d4:	2a00      	cmp	r2, #0
 80062d6:	ddee      	ble.n	80062b6 <_dtoa_r+0xa36>
 80062d8:	9903      	ldr	r1, [sp, #12]
 80062da:	9304      	str	r3, [sp, #16]
 80062dc:	2201      	movs	r2, #1
 80062de:	4648      	mov	r0, r9
 80062e0:	f000 fbee 	bl	8006ac0 <__lshift>
 80062e4:	4621      	mov	r1, r4
 80062e6:	9003      	str	r0, [sp, #12]
 80062e8:	f000 fc56 	bl	8006b98 <__mcmp>
 80062ec:	2800      	cmp	r0, #0
 80062ee:	9b04      	ldr	r3, [sp, #16]
 80062f0:	dc02      	bgt.n	80062f8 <_dtoa_r+0xa78>
 80062f2:	d1e0      	bne.n	80062b6 <_dtoa_r+0xa36>
 80062f4:	07da      	lsls	r2, r3, #31
 80062f6:	d5de      	bpl.n	80062b6 <_dtoa_r+0xa36>
 80062f8:	2b39      	cmp	r3, #57	@ 0x39
 80062fa:	d1da      	bne.n	80062b2 <_dtoa_r+0xa32>
 80062fc:	2339      	movs	r3, #57	@ 0x39
 80062fe:	f88b 3000 	strb.w	r3, [fp]
 8006302:	4633      	mov	r3, r6
 8006304:	461e      	mov	r6, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800630c:	2a39      	cmp	r2, #57	@ 0x39
 800630e:	d04e      	beq.n	80063ae <_dtoa_r+0xb2e>
 8006310:	3201      	adds	r2, #1
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	e501      	b.n	8005d1a <_dtoa_r+0x49a>
 8006316:	2a00      	cmp	r2, #0
 8006318:	dd03      	ble.n	8006322 <_dtoa_r+0xaa2>
 800631a:	2b39      	cmp	r3, #57	@ 0x39
 800631c:	d0ee      	beq.n	80062fc <_dtoa_r+0xa7c>
 800631e:	3301      	adds	r3, #1
 8006320:	e7c9      	b.n	80062b6 <_dtoa_r+0xa36>
 8006322:	9a04      	ldr	r2, [sp, #16]
 8006324:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006326:	f802 3c01 	strb.w	r3, [r2, #-1]
 800632a:	428a      	cmp	r2, r1
 800632c:	d028      	beq.n	8006380 <_dtoa_r+0xb00>
 800632e:	9903      	ldr	r1, [sp, #12]
 8006330:	2300      	movs	r3, #0
 8006332:	220a      	movs	r2, #10
 8006334:	4648      	mov	r0, r9
 8006336:	f000 f9d5 	bl	80066e4 <__multadd>
 800633a:	42af      	cmp	r7, r5
 800633c:	9003      	str	r0, [sp, #12]
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	f04f 020a 	mov.w	r2, #10
 8006346:	4639      	mov	r1, r7
 8006348:	4648      	mov	r0, r9
 800634a:	d107      	bne.n	800635c <_dtoa_r+0xadc>
 800634c:	f000 f9ca 	bl	80066e4 <__multadd>
 8006350:	4607      	mov	r7, r0
 8006352:	4605      	mov	r5, r0
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	3301      	adds	r3, #1
 8006358:	9304      	str	r3, [sp, #16]
 800635a:	e777      	b.n	800624c <_dtoa_r+0x9cc>
 800635c:	f000 f9c2 	bl	80066e4 <__multadd>
 8006360:	4629      	mov	r1, r5
 8006362:	4607      	mov	r7, r0
 8006364:	2300      	movs	r3, #0
 8006366:	220a      	movs	r2, #10
 8006368:	4648      	mov	r0, r9
 800636a:	f000 f9bb 	bl	80066e4 <__multadd>
 800636e:	4605      	mov	r5, r0
 8006370:	e7f0      	b.n	8006354 <_dtoa_r+0xad4>
 8006372:	f1bb 0f00 	cmp.w	fp, #0
 8006376:	bfcc      	ite	gt
 8006378:	465e      	movgt	r6, fp
 800637a:	2601      	movle	r6, #1
 800637c:	4456      	add	r6, sl
 800637e:	2700      	movs	r7, #0
 8006380:	9903      	ldr	r1, [sp, #12]
 8006382:	9304      	str	r3, [sp, #16]
 8006384:	2201      	movs	r2, #1
 8006386:	4648      	mov	r0, r9
 8006388:	f000 fb9a 	bl	8006ac0 <__lshift>
 800638c:	4621      	mov	r1, r4
 800638e:	9003      	str	r0, [sp, #12]
 8006390:	f000 fc02 	bl	8006b98 <__mcmp>
 8006394:	2800      	cmp	r0, #0
 8006396:	dcb4      	bgt.n	8006302 <_dtoa_r+0xa82>
 8006398:	d102      	bne.n	80063a0 <_dtoa_r+0xb20>
 800639a:	9b04      	ldr	r3, [sp, #16]
 800639c:	07db      	lsls	r3, r3, #31
 800639e:	d4b0      	bmi.n	8006302 <_dtoa_r+0xa82>
 80063a0:	4633      	mov	r3, r6
 80063a2:	461e      	mov	r6, r3
 80063a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063a8:	2a30      	cmp	r2, #48	@ 0x30
 80063aa:	d0fa      	beq.n	80063a2 <_dtoa_r+0xb22>
 80063ac:	e4b5      	b.n	8005d1a <_dtoa_r+0x49a>
 80063ae:	459a      	cmp	sl, r3
 80063b0:	d1a8      	bne.n	8006304 <_dtoa_r+0xa84>
 80063b2:	2331      	movs	r3, #49	@ 0x31
 80063b4:	f108 0801 	add.w	r8, r8, #1
 80063b8:	f88a 3000 	strb.w	r3, [sl]
 80063bc:	e4ad      	b.n	8005d1a <_dtoa_r+0x49a>
 80063be:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800641c <_dtoa_r+0xb9c>
 80063c4:	b11b      	cbz	r3, 80063ce <_dtoa_r+0xb4e>
 80063c6:	f10a 0308 	add.w	r3, sl, #8
 80063ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	4650      	mov	r0, sl
 80063d0:	b017      	add	sp, #92	@ 0x5c
 80063d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063d8:	2b01      	cmp	r3, #1
 80063da:	f77f ae2e 	ble.w	800603a <_dtoa_r+0x7ba>
 80063de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80063e2:	2001      	movs	r0, #1
 80063e4:	e64d      	b.n	8006082 <_dtoa_r+0x802>
 80063e6:	f1bb 0f00 	cmp.w	fp, #0
 80063ea:	f77f aed9 	ble.w	80061a0 <_dtoa_r+0x920>
 80063ee:	4656      	mov	r6, sl
 80063f0:	9803      	ldr	r0, [sp, #12]
 80063f2:	4621      	mov	r1, r4
 80063f4:	f7ff f9ba 	bl	800576c <quorem>
 80063f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80063fc:	f806 3b01 	strb.w	r3, [r6], #1
 8006400:	eba6 020a 	sub.w	r2, r6, sl
 8006404:	4593      	cmp	fp, r2
 8006406:	ddb4      	ble.n	8006372 <_dtoa_r+0xaf2>
 8006408:	9903      	ldr	r1, [sp, #12]
 800640a:	2300      	movs	r3, #0
 800640c:	220a      	movs	r2, #10
 800640e:	4648      	mov	r0, r9
 8006410:	f000 f968 	bl	80066e4 <__multadd>
 8006414:	9003      	str	r0, [sp, #12]
 8006416:	e7eb      	b.n	80063f0 <_dtoa_r+0xb70>
 8006418:	08008fa9 	.word	0x08008fa9
 800641c:	08008f2d 	.word	0x08008f2d

08006420 <_free_r>:
 8006420:	b538      	push	{r3, r4, r5, lr}
 8006422:	4605      	mov	r5, r0
 8006424:	2900      	cmp	r1, #0
 8006426:	d041      	beq.n	80064ac <_free_r+0x8c>
 8006428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800642c:	1f0c      	subs	r4, r1, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	bfb8      	it	lt
 8006432:	18e4      	addlt	r4, r4, r3
 8006434:	f000 f8e8 	bl	8006608 <__malloc_lock>
 8006438:	4a1d      	ldr	r2, [pc, #116]	@ (80064b0 <_free_r+0x90>)
 800643a:	6813      	ldr	r3, [r2, #0]
 800643c:	b933      	cbnz	r3, 800644c <_free_r+0x2c>
 800643e:	6063      	str	r3, [r4, #4]
 8006440:	6014      	str	r4, [r2, #0]
 8006442:	4628      	mov	r0, r5
 8006444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006448:	f000 b8e4 	b.w	8006614 <__malloc_unlock>
 800644c:	42a3      	cmp	r3, r4
 800644e:	d908      	bls.n	8006462 <_free_r+0x42>
 8006450:	6820      	ldr	r0, [r4, #0]
 8006452:	1821      	adds	r1, r4, r0
 8006454:	428b      	cmp	r3, r1
 8006456:	bf01      	itttt	eq
 8006458:	6819      	ldreq	r1, [r3, #0]
 800645a:	685b      	ldreq	r3, [r3, #4]
 800645c:	1809      	addeq	r1, r1, r0
 800645e:	6021      	streq	r1, [r4, #0]
 8006460:	e7ed      	b.n	800643e <_free_r+0x1e>
 8006462:	461a      	mov	r2, r3
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	b10b      	cbz	r3, 800646c <_free_r+0x4c>
 8006468:	42a3      	cmp	r3, r4
 800646a:	d9fa      	bls.n	8006462 <_free_r+0x42>
 800646c:	6811      	ldr	r1, [r2, #0]
 800646e:	1850      	adds	r0, r2, r1
 8006470:	42a0      	cmp	r0, r4
 8006472:	d10b      	bne.n	800648c <_free_r+0x6c>
 8006474:	6820      	ldr	r0, [r4, #0]
 8006476:	4401      	add	r1, r0
 8006478:	1850      	adds	r0, r2, r1
 800647a:	4283      	cmp	r3, r0
 800647c:	6011      	str	r1, [r2, #0]
 800647e:	d1e0      	bne.n	8006442 <_free_r+0x22>
 8006480:	6818      	ldr	r0, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	6053      	str	r3, [r2, #4]
 8006486:	4408      	add	r0, r1
 8006488:	6010      	str	r0, [r2, #0]
 800648a:	e7da      	b.n	8006442 <_free_r+0x22>
 800648c:	d902      	bls.n	8006494 <_free_r+0x74>
 800648e:	230c      	movs	r3, #12
 8006490:	602b      	str	r3, [r5, #0]
 8006492:	e7d6      	b.n	8006442 <_free_r+0x22>
 8006494:	6820      	ldr	r0, [r4, #0]
 8006496:	1821      	adds	r1, r4, r0
 8006498:	428b      	cmp	r3, r1
 800649a:	bf04      	itt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	6063      	str	r3, [r4, #4]
 80064a2:	bf04      	itt	eq
 80064a4:	1809      	addeq	r1, r1, r0
 80064a6:	6021      	streq	r1, [r4, #0]
 80064a8:	6054      	str	r4, [r2, #4]
 80064aa:	e7ca      	b.n	8006442 <_free_r+0x22>
 80064ac:	bd38      	pop	{r3, r4, r5, pc}
 80064ae:	bf00      	nop
 80064b0:	2000046c 	.word	0x2000046c

080064b4 <malloc>:
 80064b4:	4b02      	ldr	r3, [pc, #8]	@ (80064c0 <malloc+0xc>)
 80064b6:	4601      	mov	r1, r0
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	f000 b825 	b.w	8006508 <_malloc_r>
 80064be:	bf00      	nop
 80064c0:	20000018 	.word	0x20000018

080064c4 <sbrk_aligned>:
 80064c4:	b570      	push	{r4, r5, r6, lr}
 80064c6:	4e0f      	ldr	r6, [pc, #60]	@ (8006504 <sbrk_aligned+0x40>)
 80064c8:	460c      	mov	r4, r1
 80064ca:	6831      	ldr	r1, [r6, #0]
 80064cc:	4605      	mov	r5, r0
 80064ce:	b911      	cbnz	r1, 80064d6 <sbrk_aligned+0x12>
 80064d0:	f001 fdf4 	bl	80080bc <_sbrk_r>
 80064d4:	6030      	str	r0, [r6, #0]
 80064d6:	4621      	mov	r1, r4
 80064d8:	4628      	mov	r0, r5
 80064da:	f001 fdef 	bl	80080bc <_sbrk_r>
 80064de:	1c43      	adds	r3, r0, #1
 80064e0:	d103      	bne.n	80064ea <sbrk_aligned+0x26>
 80064e2:	f04f 34ff 	mov.w	r4, #4294967295
 80064e6:	4620      	mov	r0, r4
 80064e8:	bd70      	pop	{r4, r5, r6, pc}
 80064ea:	1cc4      	adds	r4, r0, #3
 80064ec:	f024 0403 	bic.w	r4, r4, #3
 80064f0:	42a0      	cmp	r0, r4
 80064f2:	d0f8      	beq.n	80064e6 <sbrk_aligned+0x22>
 80064f4:	1a21      	subs	r1, r4, r0
 80064f6:	4628      	mov	r0, r5
 80064f8:	f001 fde0 	bl	80080bc <_sbrk_r>
 80064fc:	3001      	adds	r0, #1
 80064fe:	d1f2      	bne.n	80064e6 <sbrk_aligned+0x22>
 8006500:	e7ef      	b.n	80064e2 <sbrk_aligned+0x1e>
 8006502:	bf00      	nop
 8006504:	20000468 	.word	0x20000468

08006508 <_malloc_r>:
 8006508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800650c:	1ccd      	adds	r5, r1, #3
 800650e:	f025 0503 	bic.w	r5, r5, #3
 8006512:	3508      	adds	r5, #8
 8006514:	2d0c      	cmp	r5, #12
 8006516:	bf38      	it	cc
 8006518:	250c      	movcc	r5, #12
 800651a:	2d00      	cmp	r5, #0
 800651c:	4606      	mov	r6, r0
 800651e:	db01      	blt.n	8006524 <_malloc_r+0x1c>
 8006520:	42a9      	cmp	r1, r5
 8006522:	d904      	bls.n	800652e <_malloc_r+0x26>
 8006524:	230c      	movs	r3, #12
 8006526:	6033      	str	r3, [r6, #0]
 8006528:	2000      	movs	r0, #0
 800652a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800652e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006604 <_malloc_r+0xfc>
 8006532:	f000 f869 	bl	8006608 <__malloc_lock>
 8006536:	f8d8 3000 	ldr.w	r3, [r8]
 800653a:	461c      	mov	r4, r3
 800653c:	bb44      	cbnz	r4, 8006590 <_malloc_r+0x88>
 800653e:	4629      	mov	r1, r5
 8006540:	4630      	mov	r0, r6
 8006542:	f7ff ffbf 	bl	80064c4 <sbrk_aligned>
 8006546:	1c43      	adds	r3, r0, #1
 8006548:	4604      	mov	r4, r0
 800654a:	d158      	bne.n	80065fe <_malloc_r+0xf6>
 800654c:	f8d8 4000 	ldr.w	r4, [r8]
 8006550:	4627      	mov	r7, r4
 8006552:	2f00      	cmp	r7, #0
 8006554:	d143      	bne.n	80065de <_malloc_r+0xd6>
 8006556:	2c00      	cmp	r4, #0
 8006558:	d04b      	beq.n	80065f2 <_malloc_r+0xea>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	4639      	mov	r1, r7
 800655e:	4630      	mov	r0, r6
 8006560:	eb04 0903 	add.w	r9, r4, r3
 8006564:	f001 fdaa 	bl	80080bc <_sbrk_r>
 8006568:	4581      	cmp	r9, r0
 800656a:	d142      	bne.n	80065f2 <_malloc_r+0xea>
 800656c:	6821      	ldr	r1, [r4, #0]
 800656e:	1a6d      	subs	r5, r5, r1
 8006570:	4629      	mov	r1, r5
 8006572:	4630      	mov	r0, r6
 8006574:	f7ff ffa6 	bl	80064c4 <sbrk_aligned>
 8006578:	3001      	adds	r0, #1
 800657a:	d03a      	beq.n	80065f2 <_malloc_r+0xea>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	442b      	add	r3, r5
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	f8d8 3000 	ldr.w	r3, [r8]
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	bb62      	cbnz	r2, 80065e4 <_malloc_r+0xdc>
 800658a:	f8c8 7000 	str.w	r7, [r8]
 800658e:	e00f      	b.n	80065b0 <_malloc_r+0xa8>
 8006590:	6822      	ldr	r2, [r4, #0]
 8006592:	1b52      	subs	r2, r2, r5
 8006594:	d420      	bmi.n	80065d8 <_malloc_r+0xd0>
 8006596:	2a0b      	cmp	r2, #11
 8006598:	d917      	bls.n	80065ca <_malloc_r+0xc2>
 800659a:	1961      	adds	r1, r4, r5
 800659c:	42a3      	cmp	r3, r4
 800659e:	6025      	str	r5, [r4, #0]
 80065a0:	bf18      	it	ne
 80065a2:	6059      	strne	r1, [r3, #4]
 80065a4:	6863      	ldr	r3, [r4, #4]
 80065a6:	bf08      	it	eq
 80065a8:	f8c8 1000 	streq.w	r1, [r8]
 80065ac:	5162      	str	r2, [r4, r5]
 80065ae:	604b      	str	r3, [r1, #4]
 80065b0:	4630      	mov	r0, r6
 80065b2:	f000 f82f 	bl	8006614 <__malloc_unlock>
 80065b6:	f104 000b 	add.w	r0, r4, #11
 80065ba:	1d23      	adds	r3, r4, #4
 80065bc:	f020 0007 	bic.w	r0, r0, #7
 80065c0:	1ac2      	subs	r2, r0, r3
 80065c2:	bf1c      	itt	ne
 80065c4:	1a1b      	subne	r3, r3, r0
 80065c6:	50a3      	strne	r3, [r4, r2]
 80065c8:	e7af      	b.n	800652a <_malloc_r+0x22>
 80065ca:	6862      	ldr	r2, [r4, #4]
 80065cc:	42a3      	cmp	r3, r4
 80065ce:	bf0c      	ite	eq
 80065d0:	f8c8 2000 	streq.w	r2, [r8]
 80065d4:	605a      	strne	r2, [r3, #4]
 80065d6:	e7eb      	b.n	80065b0 <_malloc_r+0xa8>
 80065d8:	4623      	mov	r3, r4
 80065da:	6864      	ldr	r4, [r4, #4]
 80065dc:	e7ae      	b.n	800653c <_malloc_r+0x34>
 80065de:	463c      	mov	r4, r7
 80065e0:	687f      	ldr	r7, [r7, #4]
 80065e2:	e7b6      	b.n	8006552 <_malloc_r+0x4a>
 80065e4:	461a      	mov	r2, r3
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	d1fb      	bne.n	80065e4 <_malloc_r+0xdc>
 80065ec:	2300      	movs	r3, #0
 80065ee:	6053      	str	r3, [r2, #4]
 80065f0:	e7de      	b.n	80065b0 <_malloc_r+0xa8>
 80065f2:	230c      	movs	r3, #12
 80065f4:	6033      	str	r3, [r6, #0]
 80065f6:	4630      	mov	r0, r6
 80065f8:	f000 f80c 	bl	8006614 <__malloc_unlock>
 80065fc:	e794      	b.n	8006528 <_malloc_r+0x20>
 80065fe:	6005      	str	r5, [r0, #0]
 8006600:	e7d6      	b.n	80065b0 <_malloc_r+0xa8>
 8006602:	bf00      	nop
 8006604:	2000046c 	.word	0x2000046c

08006608 <__malloc_lock>:
 8006608:	4801      	ldr	r0, [pc, #4]	@ (8006610 <__malloc_lock+0x8>)
 800660a:	f7ff b8a8 	b.w	800575e <__retarget_lock_acquire_recursive>
 800660e:	bf00      	nop
 8006610:	20000464 	.word	0x20000464

08006614 <__malloc_unlock>:
 8006614:	4801      	ldr	r0, [pc, #4]	@ (800661c <__malloc_unlock+0x8>)
 8006616:	f7ff b8a3 	b.w	8005760 <__retarget_lock_release_recursive>
 800661a:	bf00      	nop
 800661c:	20000464 	.word	0x20000464

08006620 <_Balloc>:
 8006620:	b570      	push	{r4, r5, r6, lr}
 8006622:	69c6      	ldr	r6, [r0, #28]
 8006624:	4604      	mov	r4, r0
 8006626:	460d      	mov	r5, r1
 8006628:	b976      	cbnz	r6, 8006648 <_Balloc+0x28>
 800662a:	2010      	movs	r0, #16
 800662c:	f7ff ff42 	bl	80064b4 <malloc>
 8006630:	4602      	mov	r2, r0
 8006632:	61e0      	str	r0, [r4, #28]
 8006634:	b920      	cbnz	r0, 8006640 <_Balloc+0x20>
 8006636:	4b18      	ldr	r3, [pc, #96]	@ (8006698 <_Balloc+0x78>)
 8006638:	4818      	ldr	r0, [pc, #96]	@ (800669c <_Balloc+0x7c>)
 800663a:	216b      	movs	r1, #107	@ 0x6b
 800663c:	f001 fd62 	bl	8008104 <__assert_func>
 8006640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006644:	6006      	str	r6, [r0, #0]
 8006646:	60c6      	str	r6, [r0, #12]
 8006648:	69e6      	ldr	r6, [r4, #28]
 800664a:	68f3      	ldr	r3, [r6, #12]
 800664c:	b183      	cbz	r3, 8006670 <_Balloc+0x50>
 800664e:	69e3      	ldr	r3, [r4, #28]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006656:	b9b8      	cbnz	r0, 8006688 <_Balloc+0x68>
 8006658:	2101      	movs	r1, #1
 800665a:	fa01 f605 	lsl.w	r6, r1, r5
 800665e:	1d72      	adds	r2, r6, #5
 8006660:	0092      	lsls	r2, r2, #2
 8006662:	4620      	mov	r0, r4
 8006664:	f001 fd6c 	bl	8008140 <_calloc_r>
 8006668:	b160      	cbz	r0, 8006684 <_Balloc+0x64>
 800666a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800666e:	e00e      	b.n	800668e <_Balloc+0x6e>
 8006670:	2221      	movs	r2, #33	@ 0x21
 8006672:	2104      	movs	r1, #4
 8006674:	4620      	mov	r0, r4
 8006676:	f001 fd63 	bl	8008140 <_calloc_r>
 800667a:	69e3      	ldr	r3, [r4, #28]
 800667c:	60f0      	str	r0, [r6, #12]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1e4      	bne.n	800664e <_Balloc+0x2e>
 8006684:	2000      	movs	r0, #0
 8006686:	bd70      	pop	{r4, r5, r6, pc}
 8006688:	6802      	ldr	r2, [r0, #0]
 800668a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800668e:	2300      	movs	r3, #0
 8006690:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006694:	e7f7      	b.n	8006686 <_Balloc+0x66>
 8006696:	bf00      	nop
 8006698:	08008f3a 	.word	0x08008f3a
 800669c:	08008fba 	.word	0x08008fba

080066a0 <_Bfree>:
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	69c6      	ldr	r6, [r0, #28]
 80066a4:	4605      	mov	r5, r0
 80066a6:	460c      	mov	r4, r1
 80066a8:	b976      	cbnz	r6, 80066c8 <_Bfree+0x28>
 80066aa:	2010      	movs	r0, #16
 80066ac:	f7ff ff02 	bl	80064b4 <malloc>
 80066b0:	4602      	mov	r2, r0
 80066b2:	61e8      	str	r0, [r5, #28]
 80066b4:	b920      	cbnz	r0, 80066c0 <_Bfree+0x20>
 80066b6:	4b09      	ldr	r3, [pc, #36]	@ (80066dc <_Bfree+0x3c>)
 80066b8:	4809      	ldr	r0, [pc, #36]	@ (80066e0 <_Bfree+0x40>)
 80066ba:	218f      	movs	r1, #143	@ 0x8f
 80066bc:	f001 fd22 	bl	8008104 <__assert_func>
 80066c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066c4:	6006      	str	r6, [r0, #0]
 80066c6:	60c6      	str	r6, [r0, #12]
 80066c8:	b13c      	cbz	r4, 80066da <_Bfree+0x3a>
 80066ca:	69eb      	ldr	r3, [r5, #28]
 80066cc:	6862      	ldr	r2, [r4, #4]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066d4:	6021      	str	r1, [r4, #0]
 80066d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066da:	bd70      	pop	{r4, r5, r6, pc}
 80066dc:	08008f3a 	.word	0x08008f3a
 80066e0:	08008fba 	.word	0x08008fba

080066e4 <__multadd>:
 80066e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066e8:	690d      	ldr	r5, [r1, #16]
 80066ea:	4607      	mov	r7, r0
 80066ec:	460c      	mov	r4, r1
 80066ee:	461e      	mov	r6, r3
 80066f0:	f101 0c14 	add.w	ip, r1, #20
 80066f4:	2000      	movs	r0, #0
 80066f6:	f8dc 3000 	ldr.w	r3, [ip]
 80066fa:	b299      	uxth	r1, r3
 80066fc:	fb02 6101 	mla	r1, r2, r1, r6
 8006700:	0c1e      	lsrs	r6, r3, #16
 8006702:	0c0b      	lsrs	r3, r1, #16
 8006704:	fb02 3306 	mla	r3, r2, r6, r3
 8006708:	b289      	uxth	r1, r1
 800670a:	3001      	adds	r0, #1
 800670c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006710:	4285      	cmp	r5, r0
 8006712:	f84c 1b04 	str.w	r1, [ip], #4
 8006716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800671a:	dcec      	bgt.n	80066f6 <__multadd+0x12>
 800671c:	b30e      	cbz	r6, 8006762 <__multadd+0x7e>
 800671e:	68a3      	ldr	r3, [r4, #8]
 8006720:	42ab      	cmp	r3, r5
 8006722:	dc19      	bgt.n	8006758 <__multadd+0x74>
 8006724:	6861      	ldr	r1, [r4, #4]
 8006726:	4638      	mov	r0, r7
 8006728:	3101      	adds	r1, #1
 800672a:	f7ff ff79 	bl	8006620 <_Balloc>
 800672e:	4680      	mov	r8, r0
 8006730:	b928      	cbnz	r0, 800673e <__multadd+0x5a>
 8006732:	4602      	mov	r2, r0
 8006734:	4b0c      	ldr	r3, [pc, #48]	@ (8006768 <__multadd+0x84>)
 8006736:	480d      	ldr	r0, [pc, #52]	@ (800676c <__multadd+0x88>)
 8006738:	21ba      	movs	r1, #186	@ 0xba
 800673a:	f001 fce3 	bl	8008104 <__assert_func>
 800673e:	6922      	ldr	r2, [r4, #16]
 8006740:	3202      	adds	r2, #2
 8006742:	f104 010c 	add.w	r1, r4, #12
 8006746:	0092      	lsls	r2, r2, #2
 8006748:	300c      	adds	r0, #12
 800674a:	f001 fcc7 	bl	80080dc <memcpy>
 800674e:	4621      	mov	r1, r4
 8006750:	4638      	mov	r0, r7
 8006752:	f7ff ffa5 	bl	80066a0 <_Bfree>
 8006756:	4644      	mov	r4, r8
 8006758:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800675c:	3501      	adds	r5, #1
 800675e:	615e      	str	r6, [r3, #20]
 8006760:	6125      	str	r5, [r4, #16]
 8006762:	4620      	mov	r0, r4
 8006764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006768:	08008fa9 	.word	0x08008fa9
 800676c:	08008fba 	.word	0x08008fba

08006770 <__s2b>:
 8006770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006774:	460c      	mov	r4, r1
 8006776:	4615      	mov	r5, r2
 8006778:	461f      	mov	r7, r3
 800677a:	2209      	movs	r2, #9
 800677c:	3308      	adds	r3, #8
 800677e:	4606      	mov	r6, r0
 8006780:	fb93 f3f2 	sdiv	r3, r3, r2
 8006784:	2100      	movs	r1, #0
 8006786:	2201      	movs	r2, #1
 8006788:	429a      	cmp	r2, r3
 800678a:	db09      	blt.n	80067a0 <__s2b+0x30>
 800678c:	4630      	mov	r0, r6
 800678e:	f7ff ff47 	bl	8006620 <_Balloc>
 8006792:	b940      	cbnz	r0, 80067a6 <__s2b+0x36>
 8006794:	4602      	mov	r2, r0
 8006796:	4b19      	ldr	r3, [pc, #100]	@ (80067fc <__s2b+0x8c>)
 8006798:	4819      	ldr	r0, [pc, #100]	@ (8006800 <__s2b+0x90>)
 800679a:	21d3      	movs	r1, #211	@ 0xd3
 800679c:	f001 fcb2 	bl	8008104 <__assert_func>
 80067a0:	0052      	lsls	r2, r2, #1
 80067a2:	3101      	adds	r1, #1
 80067a4:	e7f0      	b.n	8006788 <__s2b+0x18>
 80067a6:	9b08      	ldr	r3, [sp, #32]
 80067a8:	6143      	str	r3, [r0, #20]
 80067aa:	2d09      	cmp	r5, #9
 80067ac:	f04f 0301 	mov.w	r3, #1
 80067b0:	6103      	str	r3, [r0, #16]
 80067b2:	dd16      	ble.n	80067e2 <__s2b+0x72>
 80067b4:	f104 0909 	add.w	r9, r4, #9
 80067b8:	46c8      	mov	r8, r9
 80067ba:	442c      	add	r4, r5
 80067bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80067c0:	4601      	mov	r1, r0
 80067c2:	3b30      	subs	r3, #48	@ 0x30
 80067c4:	220a      	movs	r2, #10
 80067c6:	4630      	mov	r0, r6
 80067c8:	f7ff ff8c 	bl	80066e4 <__multadd>
 80067cc:	45a0      	cmp	r8, r4
 80067ce:	d1f5      	bne.n	80067bc <__s2b+0x4c>
 80067d0:	f1a5 0408 	sub.w	r4, r5, #8
 80067d4:	444c      	add	r4, r9
 80067d6:	1b2d      	subs	r5, r5, r4
 80067d8:	1963      	adds	r3, r4, r5
 80067da:	42bb      	cmp	r3, r7
 80067dc:	db04      	blt.n	80067e8 <__s2b+0x78>
 80067de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e2:	340a      	adds	r4, #10
 80067e4:	2509      	movs	r5, #9
 80067e6:	e7f6      	b.n	80067d6 <__s2b+0x66>
 80067e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80067ec:	4601      	mov	r1, r0
 80067ee:	3b30      	subs	r3, #48	@ 0x30
 80067f0:	220a      	movs	r2, #10
 80067f2:	4630      	mov	r0, r6
 80067f4:	f7ff ff76 	bl	80066e4 <__multadd>
 80067f8:	e7ee      	b.n	80067d8 <__s2b+0x68>
 80067fa:	bf00      	nop
 80067fc:	08008fa9 	.word	0x08008fa9
 8006800:	08008fba 	.word	0x08008fba

08006804 <__hi0bits>:
 8006804:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006808:	4603      	mov	r3, r0
 800680a:	bf36      	itet	cc
 800680c:	0403      	lslcc	r3, r0, #16
 800680e:	2000      	movcs	r0, #0
 8006810:	2010      	movcc	r0, #16
 8006812:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006816:	bf3c      	itt	cc
 8006818:	021b      	lslcc	r3, r3, #8
 800681a:	3008      	addcc	r0, #8
 800681c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006820:	bf3c      	itt	cc
 8006822:	011b      	lslcc	r3, r3, #4
 8006824:	3004      	addcc	r0, #4
 8006826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800682a:	bf3c      	itt	cc
 800682c:	009b      	lslcc	r3, r3, #2
 800682e:	3002      	addcc	r0, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	db05      	blt.n	8006840 <__hi0bits+0x3c>
 8006834:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006838:	f100 0001 	add.w	r0, r0, #1
 800683c:	bf08      	it	eq
 800683e:	2020      	moveq	r0, #32
 8006840:	4770      	bx	lr

08006842 <__lo0bits>:
 8006842:	6803      	ldr	r3, [r0, #0]
 8006844:	4602      	mov	r2, r0
 8006846:	f013 0007 	ands.w	r0, r3, #7
 800684a:	d00b      	beq.n	8006864 <__lo0bits+0x22>
 800684c:	07d9      	lsls	r1, r3, #31
 800684e:	d421      	bmi.n	8006894 <__lo0bits+0x52>
 8006850:	0798      	lsls	r0, r3, #30
 8006852:	bf49      	itett	mi
 8006854:	085b      	lsrmi	r3, r3, #1
 8006856:	089b      	lsrpl	r3, r3, #2
 8006858:	2001      	movmi	r0, #1
 800685a:	6013      	strmi	r3, [r2, #0]
 800685c:	bf5c      	itt	pl
 800685e:	6013      	strpl	r3, [r2, #0]
 8006860:	2002      	movpl	r0, #2
 8006862:	4770      	bx	lr
 8006864:	b299      	uxth	r1, r3
 8006866:	b909      	cbnz	r1, 800686c <__lo0bits+0x2a>
 8006868:	0c1b      	lsrs	r3, r3, #16
 800686a:	2010      	movs	r0, #16
 800686c:	b2d9      	uxtb	r1, r3
 800686e:	b909      	cbnz	r1, 8006874 <__lo0bits+0x32>
 8006870:	3008      	adds	r0, #8
 8006872:	0a1b      	lsrs	r3, r3, #8
 8006874:	0719      	lsls	r1, r3, #28
 8006876:	bf04      	itt	eq
 8006878:	091b      	lsreq	r3, r3, #4
 800687a:	3004      	addeq	r0, #4
 800687c:	0799      	lsls	r1, r3, #30
 800687e:	bf04      	itt	eq
 8006880:	089b      	lsreq	r3, r3, #2
 8006882:	3002      	addeq	r0, #2
 8006884:	07d9      	lsls	r1, r3, #31
 8006886:	d403      	bmi.n	8006890 <__lo0bits+0x4e>
 8006888:	085b      	lsrs	r3, r3, #1
 800688a:	f100 0001 	add.w	r0, r0, #1
 800688e:	d003      	beq.n	8006898 <__lo0bits+0x56>
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	4770      	bx	lr
 8006894:	2000      	movs	r0, #0
 8006896:	4770      	bx	lr
 8006898:	2020      	movs	r0, #32
 800689a:	4770      	bx	lr

0800689c <__i2b>:
 800689c:	b510      	push	{r4, lr}
 800689e:	460c      	mov	r4, r1
 80068a0:	2101      	movs	r1, #1
 80068a2:	f7ff febd 	bl	8006620 <_Balloc>
 80068a6:	4602      	mov	r2, r0
 80068a8:	b928      	cbnz	r0, 80068b6 <__i2b+0x1a>
 80068aa:	4b05      	ldr	r3, [pc, #20]	@ (80068c0 <__i2b+0x24>)
 80068ac:	4805      	ldr	r0, [pc, #20]	@ (80068c4 <__i2b+0x28>)
 80068ae:	f240 1145 	movw	r1, #325	@ 0x145
 80068b2:	f001 fc27 	bl	8008104 <__assert_func>
 80068b6:	2301      	movs	r3, #1
 80068b8:	6144      	str	r4, [r0, #20]
 80068ba:	6103      	str	r3, [r0, #16]
 80068bc:	bd10      	pop	{r4, pc}
 80068be:	bf00      	nop
 80068c0:	08008fa9 	.word	0x08008fa9
 80068c4:	08008fba 	.word	0x08008fba

080068c8 <__multiply>:
 80068c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068cc:	4617      	mov	r7, r2
 80068ce:	690a      	ldr	r2, [r1, #16]
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	bfa8      	it	ge
 80068d6:	463b      	movge	r3, r7
 80068d8:	4689      	mov	r9, r1
 80068da:	bfa4      	itt	ge
 80068dc:	460f      	movge	r7, r1
 80068de:	4699      	movge	r9, r3
 80068e0:	693d      	ldr	r5, [r7, #16]
 80068e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	6879      	ldr	r1, [r7, #4]
 80068ea:	eb05 060a 	add.w	r6, r5, sl
 80068ee:	42b3      	cmp	r3, r6
 80068f0:	b085      	sub	sp, #20
 80068f2:	bfb8      	it	lt
 80068f4:	3101      	addlt	r1, #1
 80068f6:	f7ff fe93 	bl	8006620 <_Balloc>
 80068fa:	b930      	cbnz	r0, 800690a <__multiply+0x42>
 80068fc:	4602      	mov	r2, r0
 80068fe:	4b41      	ldr	r3, [pc, #260]	@ (8006a04 <__multiply+0x13c>)
 8006900:	4841      	ldr	r0, [pc, #260]	@ (8006a08 <__multiply+0x140>)
 8006902:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006906:	f001 fbfd 	bl	8008104 <__assert_func>
 800690a:	f100 0414 	add.w	r4, r0, #20
 800690e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006912:	4623      	mov	r3, r4
 8006914:	2200      	movs	r2, #0
 8006916:	4573      	cmp	r3, lr
 8006918:	d320      	bcc.n	800695c <__multiply+0x94>
 800691a:	f107 0814 	add.w	r8, r7, #20
 800691e:	f109 0114 	add.w	r1, r9, #20
 8006922:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006926:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800692a:	9302      	str	r3, [sp, #8]
 800692c:	1beb      	subs	r3, r5, r7
 800692e:	3b15      	subs	r3, #21
 8006930:	f023 0303 	bic.w	r3, r3, #3
 8006934:	3304      	adds	r3, #4
 8006936:	3715      	adds	r7, #21
 8006938:	42bd      	cmp	r5, r7
 800693a:	bf38      	it	cc
 800693c:	2304      	movcc	r3, #4
 800693e:	9301      	str	r3, [sp, #4]
 8006940:	9b02      	ldr	r3, [sp, #8]
 8006942:	9103      	str	r1, [sp, #12]
 8006944:	428b      	cmp	r3, r1
 8006946:	d80c      	bhi.n	8006962 <__multiply+0x9a>
 8006948:	2e00      	cmp	r6, #0
 800694a:	dd03      	ble.n	8006954 <__multiply+0x8c>
 800694c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006950:	2b00      	cmp	r3, #0
 8006952:	d055      	beq.n	8006a00 <__multiply+0x138>
 8006954:	6106      	str	r6, [r0, #16]
 8006956:	b005      	add	sp, #20
 8006958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800695c:	f843 2b04 	str.w	r2, [r3], #4
 8006960:	e7d9      	b.n	8006916 <__multiply+0x4e>
 8006962:	f8b1 a000 	ldrh.w	sl, [r1]
 8006966:	f1ba 0f00 	cmp.w	sl, #0
 800696a:	d01f      	beq.n	80069ac <__multiply+0xe4>
 800696c:	46c4      	mov	ip, r8
 800696e:	46a1      	mov	r9, r4
 8006970:	2700      	movs	r7, #0
 8006972:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006976:	f8d9 3000 	ldr.w	r3, [r9]
 800697a:	fa1f fb82 	uxth.w	fp, r2
 800697e:	b29b      	uxth	r3, r3
 8006980:	fb0a 330b 	mla	r3, sl, fp, r3
 8006984:	443b      	add	r3, r7
 8006986:	f8d9 7000 	ldr.w	r7, [r9]
 800698a:	0c12      	lsrs	r2, r2, #16
 800698c:	0c3f      	lsrs	r7, r7, #16
 800698e:	fb0a 7202 	mla	r2, sl, r2, r7
 8006992:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006996:	b29b      	uxth	r3, r3
 8006998:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800699c:	4565      	cmp	r5, ip
 800699e:	f849 3b04 	str.w	r3, [r9], #4
 80069a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80069a6:	d8e4      	bhi.n	8006972 <__multiply+0xaa>
 80069a8:	9b01      	ldr	r3, [sp, #4]
 80069aa:	50e7      	str	r7, [r4, r3]
 80069ac:	9b03      	ldr	r3, [sp, #12]
 80069ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80069b2:	3104      	adds	r1, #4
 80069b4:	f1b9 0f00 	cmp.w	r9, #0
 80069b8:	d020      	beq.n	80069fc <__multiply+0x134>
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	4647      	mov	r7, r8
 80069be:	46a4      	mov	ip, r4
 80069c0:	f04f 0a00 	mov.w	sl, #0
 80069c4:	f8b7 b000 	ldrh.w	fp, [r7]
 80069c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80069cc:	fb09 220b 	mla	r2, r9, fp, r2
 80069d0:	4452      	add	r2, sl
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069d8:	f84c 3b04 	str.w	r3, [ip], #4
 80069dc:	f857 3b04 	ldr.w	r3, [r7], #4
 80069e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069e4:	f8bc 3000 	ldrh.w	r3, [ip]
 80069e8:	fb09 330a 	mla	r3, r9, sl, r3
 80069ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80069f0:	42bd      	cmp	r5, r7
 80069f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069f6:	d8e5      	bhi.n	80069c4 <__multiply+0xfc>
 80069f8:	9a01      	ldr	r2, [sp, #4]
 80069fa:	50a3      	str	r3, [r4, r2]
 80069fc:	3404      	adds	r4, #4
 80069fe:	e79f      	b.n	8006940 <__multiply+0x78>
 8006a00:	3e01      	subs	r6, #1
 8006a02:	e7a1      	b.n	8006948 <__multiply+0x80>
 8006a04:	08008fa9 	.word	0x08008fa9
 8006a08:	08008fba 	.word	0x08008fba

08006a0c <__pow5mult>:
 8006a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a10:	4615      	mov	r5, r2
 8006a12:	f012 0203 	ands.w	r2, r2, #3
 8006a16:	4607      	mov	r7, r0
 8006a18:	460e      	mov	r6, r1
 8006a1a:	d007      	beq.n	8006a2c <__pow5mult+0x20>
 8006a1c:	4c25      	ldr	r4, [pc, #148]	@ (8006ab4 <__pow5mult+0xa8>)
 8006a1e:	3a01      	subs	r2, #1
 8006a20:	2300      	movs	r3, #0
 8006a22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a26:	f7ff fe5d 	bl	80066e4 <__multadd>
 8006a2a:	4606      	mov	r6, r0
 8006a2c:	10ad      	asrs	r5, r5, #2
 8006a2e:	d03d      	beq.n	8006aac <__pow5mult+0xa0>
 8006a30:	69fc      	ldr	r4, [r7, #28]
 8006a32:	b97c      	cbnz	r4, 8006a54 <__pow5mult+0x48>
 8006a34:	2010      	movs	r0, #16
 8006a36:	f7ff fd3d 	bl	80064b4 <malloc>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	61f8      	str	r0, [r7, #28]
 8006a3e:	b928      	cbnz	r0, 8006a4c <__pow5mult+0x40>
 8006a40:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab8 <__pow5mult+0xac>)
 8006a42:	481e      	ldr	r0, [pc, #120]	@ (8006abc <__pow5mult+0xb0>)
 8006a44:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a48:	f001 fb5c 	bl	8008104 <__assert_func>
 8006a4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a50:	6004      	str	r4, [r0, #0]
 8006a52:	60c4      	str	r4, [r0, #12]
 8006a54:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a5c:	b94c      	cbnz	r4, 8006a72 <__pow5mult+0x66>
 8006a5e:	f240 2171 	movw	r1, #625	@ 0x271
 8006a62:	4638      	mov	r0, r7
 8006a64:	f7ff ff1a 	bl	800689c <__i2b>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a6e:	4604      	mov	r4, r0
 8006a70:	6003      	str	r3, [r0, #0]
 8006a72:	f04f 0900 	mov.w	r9, #0
 8006a76:	07eb      	lsls	r3, r5, #31
 8006a78:	d50a      	bpl.n	8006a90 <__pow5mult+0x84>
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4622      	mov	r2, r4
 8006a7e:	4638      	mov	r0, r7
 8006a80:	f7ff ff22 	bl	80068c8 <__multiply>
 8006a84:	4631      	mov	r1, r6
 8006a86:	4680      	mov	r8, r0
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f7ff fe09 	bl	80066a0 <_Bfree>
 8006a8e:	4646      	mov	r6, r8
 8006a90:	106d      	asrs	r5, r5, #1
 8006a92:	d00b      	beq.n	8006aac <__pow5mult+0xa0>
 8006a94:	6820      	ldr	r0, [r4, #0]
 8006a96:	b938      	cbnz	r0, 8006aa8 <__pow5mult+0x9c>
 8006a98:	4622      	mov	r2, r4
 8006a9a:	4621      	mov	r1, r4
 8006a9c:	4638      	mov	r0, r7
 8006a9e:	f7ff ff13 	bl	80068c8 <__multiply>
 8006aa2:	6020      	str	r0, [r4, #0]
 8006aa4:	f8c0 9000 	str.w	r9, [r0]
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	e7e4      	b.n	8006a76 <__pow5mult+0x6a>
 8006aac:	4630      	mov	r0, r6
 8006aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab2:	bf00      	nop
 8006ab4:	080090cc 	.word	0x080090cc
 8006ab8:	08008f3a 	.word	0x08008f3a
 8006abc:	08008fba 	.word	0x08008fba

08006ac0 <__lshift>:
 8006ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac4:	460c      	mov	r4, r1
 8006ac6:	6849      	ldr	r1, [r1, #4]
 8006ac8:	6923      	ldr	r3, [r4, #16]
 8006aca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ace:	68a3      	ldr	r3, [r4, #8]
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	4691      	mov	r9, r2
 8006ad4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ad8:	f108 0601 	add.w	r6, r8, #1
 8006adc:	42b3      	cmp	r3, r6
 8006ade:	db0b      	blt.n	8006af8 <__lshift+0x38>
 8006ae0:	4638      	mov	r0, r7
 8006ae2:	f7ff fd9d 	bl	8006620 <_Balloc>
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	b948      	cbnz	r0, 8006afe <__lshift+0x3e>
 8006aea:	4602      	mov	r2, r0
 8006aec:	4b28      	ldr	r3, [pc, #160]	@ (8006b90 <__lshift+0xd0>)
 8006aee:	4829      	ldr	r0, [pc, #164]	@ (8006b94 <__lshift+0xd4>)
 8006af0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006af4:	f001 fb06 	bl	8008104 <__assert_func>
 8006af8:	3101      	adds	r1, #1
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	e7ee      	b.n	8006adc <__lshift+0x1c>
 8006afe:	2300      	movs	r3, #0
 8006b00:	f100 0114 	add.w	r1, r0, #20
 8006b04:	f100 0210 	add.w	r2, r0, #16
 8006b08:	4618      	mov	r0, r3
 8006b0a:	4553      	cmp	r3, sl
 8006b0c:	db33      	blt.n	8006b76 <__lshift+0xb6>
 8006b0e:	6920      	ldr	r0, [r4, #16]
 8006b10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b14:	f104 0314 	add.w	r3, r4, #20
 8006b18:	f019 091f 	ands.w	r9, r9, #31
 8006b1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b24:	d02b      	beq.n	8006b7e <__lshift+0xbe>
 8006b26:	f1c9 0e20 	rsb	lr, r9, #32
 8006b2a:	468a      	mov	sl, r1
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	6818      	ldr	r0, [r3, #0]
 8006b30:	fa00 f009 	lsl.w	r0, r0, r9
 8006b34:	4310      	orrs	r0, r2
 8006b36:	f84a 0b04 	str.w	r0, [sl], #4
 8006b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b3e:	459c      	cmp	ip, r3
 8006b40:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b44:	d8f3      	bhi.n	8006b2e <__lshift+0x6e>
 8006b46:	ebac 0304 	sub.w	r3, ip, r4
 8006b4a:	3b15      	subs	r3, #21
 8006b4c:	f023 0303 	bic.w	r3, r3, #3
 8006b50:	3304      	adds	r3, #4
 8006b52:	f104 0015 	add.w	r0, r4, #21
 8006b56:	4560      	cmp	r0, ip
 8006b58:	bf88      	it	hi
 8006b5a:	2304      	movhi	r3, #4
 8006b5c:	50ca      	str	r2, [r1, r3]
 8006b5e:	b10a      	cbz	r2, 8006b64 <__lshift+0xa4>
 8006b60:	f108 0602 	add.w	r6, r8, #2
 8006b64:	3e01      	subs	r6, #1
 8006b66:	4638      	mov	r0, r7
 8006b68:	612e      	str	r6, [r5, #16]
 8006b6a:	4621      	mov	r1, r4
 8006b6c:	f7ff fd98 	bl	80066a0 <_Bfree>
 8006b70:	4628      	mov	r0, r5
 8006b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b76:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	e7c5      	b.n	8006b0a <__lshift+0x4a>
 8006b7e:	3904      	subs	r1, #4
 8006b80:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b84:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b88:	459c      	cmp	ip, r3
 8006b8a:	d8f9      	bhi.n	8006b80 <__lshift+0xc0>
 8006b8c:	e7ea      	b.n	8006b64 <__lshift+0xa4>
 8006b8e:	bf00      	nop
 8006b90:	08008fa9 	.word	0x08008fa9
 8006b94:	08008fba 	.word	0x08008fba

08006b98 <__mcmp>:
 8006b98:	690a      	ldr	r2, [r1, #16]
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	6900      	ldr	r0, [r0, #16]
 8006b9e:	1a80      	subs	r0, r0, r2
 8006ba0:	b530      	push	{r4, r5, lr}
 8006ba2:	d10e      	bne.n	8006bc2 <__mcmp+0x2a>
 8006ba4:	3314      	adds	r3, #20
 8006ba6:	3114      	adds	r1, #20
 8006ba8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006bac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006bb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006bb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006bb8:	4295      	cmp	r5, r2
 8006bba:	d003      	beq.n	8006bc4 <__mcmp+0x2c>
 8006bbc:	d205      	bcs.n	8006bca <__mcmp+0x32>
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	bd30      	pop	{r4, r5, pc}
 8006bc4:	42a3      	cmp	r3, r4
 8006bc6:	d3f3      	bcc.n	8006bb0 <__mcmp+0x18>
 8006bc8:	e7fb      	b.n	8006bc2 <__mcmp+0x2a>
 8006bca:	2001      	movs	r0, #1
 8006bcc:	e7f9      	b.n	8006bc2 <__mcmp+0x2a>
	...

08006bd0 <__mdiff>:
 8006bd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	4689      	mov	r9, r1
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	4611      	mov	r1, r2
 8006bda:	4648      	mov	r0, r9
 8006bdc:	4614      	mov	r4, r2
 8006bde:	f7ff ffdb 	bl	8006b98 <__mcmp>
 8006be2:	1e05      	subs	r5, r0, #0
 8006be4:	d112      	bne.n	8006c0c <__mdiff+0x3c>
 8006be6:	4629      	mov	r1, r5
 8006be8:	4630      	mov	r0, r6
 8006bea:	f7ff fd19 	bl	8006620 <_Balloc>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	b928      	cbnz	r0, 8006bfe <__mdiff+0x2e>
 8006bf2:	4b3f      	ldr	r3, [pc, #252]	@ (8006cf0 <__mdiff+0x120>)
 8006bf4:	f240 2137 	movw	r1, #567	@ 0x237
 8006bf8:	483e      	ldr	r0, [pc, #248]	@ (8006cf4 <__mdiff+0x124>)
 8006bfa:	f001 fa83 	bl	8008104 <__assert_func>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c04:	4610      	mov	r0, r2
 8006c06:	b003      	add	sp, #12
 8006c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0c:	bfbc      	itt	lt
 8006c0e:	464b      	movlt	r3, r9
 8006c10:	46a1      	movlt	r9, r4
 8006c12:	4630      	mov	r0, r6
 8006c14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c18:	bfba      	itte	lt
 8006c1a:	461c      	movlt	r4, r3
 8006c1c:	2501      	movlt	r5, #1
 8006c1e:	2500      	movge	r5, #0
 8006c20:	f7ff fcfe 	bl	8006620 <_Balloc>
 8006c24:	4602      	mov	r2, r0
 8006c26:	b918      	cbnz	r0, 8006c30 <__mdiff+0x60>
 8006c28:	4b31      	ldr	r3, [pc, #196]	@ (8006cf0 <__mdiff+0x120>)
 8006c2a:	f240 2145 	movw	r1, #581	@ 0x245
 8006c2e:	e7e3      	b.n	8006bf8 <__mdiff+0x28>
 8006c30:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c34:	6926      	ldr	r6, [r4, #16]
 8006c36:	60c5      	str	r5, [r0, #12]
 8006c38:	f109 0310 	add.w	r3, r9, #16
 8006c3c:	f109 0514 	add.w	r5, r9, #20
 8006c40:	f104 0e14 	add.w	lr, r4, #20
 8006c44:	f100 0b14 	add.w	fp, r0, #20
 8006c48:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c4c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c50:	9301      	str	r3, [sp, #4]
 8006c52:	46d9      	mov	r9, fp
 8006c54:	f04f 0c00 	mov.w	ip, #0
 8006c58:	9b01      	ldr	r3, [sp, #4]
 8006c5a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c5e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	fa1f f38a 	uxth.w	r3, sl
 8006c68:	4619      	mov	r1, r3
 8006c6a:	b283      	uxth	r3, r0
 8006c6c:	1acb      	subs	r3, r1, r3
 8006c6e:	0c00      	lsrs	r0, r0, #16
 8006c70:	4463      	add	r3, ip
 8006c72:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c76:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c80:	4576      	cmp	r6, lr
 8006c82:	f849 3b04 	str.w	r3, [r9], #4
 8006c86:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c8a:	d8e5      	bhi.n	8006c58 <__mdiff+0x88>
 8006c8c:	1b33      	subs	r3, r6, r4
 8006c8e:	3b15      	subs	r3, #21
 8006c90:	f023 0303 	bic.w	r3, r3, #3
 8006c94:	3415      	adds	r4, #21
 8006c96:	3304      	adds	r3, #4
 8006c98:	42a6      	cmp	r6, r4
 8006c9a:	bf38      	it	cc
 8006c9c:	2304      	movcc	r3, #4
 8006c9e:	441d      	add	r5, r3
 8006ca0:	445b      	add	r3, fp
 8006ca2:	461e      	mov	r6, r3
 8006ca4:	462c      	mov	r4, r5
 8006ca6:	4544      	cmp	r4, r8
 8006ca8:	d30e      	bcc.n	8006cc8 <__mdiff+0xf8>
 8006caa:	f108 0103 	add.w	r1, r8, #3
 8006cae:	1b49      	subs	r1, r1, r5
 8006cb0:	f021 0103 	bic.w	r1, r1, #3
 8006cb4:	3d03      	subs	r5, #3
 8006cb6:	45a8      	cmp	r8, r5
 8006cb8:	bf38      	it	cc
 8006cba:	2100      	movcc	r1, #0
 8006cbc:	440b      	add	r3, r1
 8006cbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cc2:	b191      	cbz	r1, 8006cea <__mdiff+0x11a>
 8006cc4:	6117      	str	r7, [r2, #16]
 8006cc6:	e79d      	b.n	8006c04 <__mdiff+0x34>
 8006cc8:	f854 1b04 	ldr.w	r1, [r4], #4
 8006ccc:	46e6      	mov	lr, ip
 8006cce:	0c08      	lsrs	r0, r1, #16
 8006cd0:	fa1c fc81 	uxtah	ip, ip, r1
 8006cd4:	4471      	add	r1, lr
 8006cd6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006cda:	b289      	uxth	r1, r1
 8006cdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ce0:	f846 1b04 	str.w	r1, [r6], #4
 8006ce4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ce8:	e7dd      	b.n	8006ca6 <__mdiff+0xd6>
 8006cea:	3f01      	subs	r7, #1
 8006cec:	e7e7      	b.n	8006cbe <__mdiff+0xee>
 8006cee:	bf00      	nop
 8006cf0:	08008fa9 	.word	0x08008fa9
 8006cf4:	08008fba 	.word	0x08008fba

08006cf8 <__ulp>:
 8006cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8006d34 <__ulp+0x3c>)
 8006cfa:	400b      	ands	r3, r1
 8006cfc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	dc08      	bgt.n	8006d16 <__ulp+0x1e>
 8006d04:	425b      	negs	r3, r3
 8006d06:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006d0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006d0e:	da04      	bge.n	8006d1a <__ulp+0x22>
 8006d10:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006d14:	4113      	asrs	r3, r2
 8006d16:	2200      	movs	r2, #0
 8006d18:	e008      	b.n	8006d2c <__ulp+0x34>
 8006d1a:	f1a2 0314 	sub.w	r3, r2, #20
 8006d1e:	2b1e      	cmp	r3, #30
 8006d20:	bfda      	itte	le
 8006d22:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006d26:	40da      	lsrle	r2, r3
 8006d28:	2201      	movgt	r2, #1
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	4610      	mov	r0, r2
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	7ff00000 	.word	0x7ff00000

08006d38 <__b2d>:
 8006d38:	6902      	ldr	r2, [r0, #16]
 8006d3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3c:	f100 0614 	add.w	r6, r0, #20
 8006d40:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006d44:	4f20      	ldr	r7, [pc, #128]	@ (8006dc8 <__b2d+0x90>)
 8006d46:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f7ff fd5a 	bl	8006804 <__hi0bits>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b0a      	cmp	r3, #10
 8006d54:	f1c0 0020 	rsb	r0, r0, #32
 8006d58:	f1a2 0504 	sub.w	r5, r2, #4
 8006d5c:	6008      	str	r0, [r1, #0]
 8006d5e:	dc13      	bgt.n	8006d88 <__b2d+0x50>
 8006d60:	42ae      	cmp	r6, r5
 8006d62:	bf38      	it	cc
 8006d64:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006d68:	f1c3 0c0b 	rsb	ip, r3, #11
 8006d6c:	bf28      	it	cs
 8006d6e:	2200      	movcs	r2, #0
 8006d70:	3315      	adds	r3, #21
 8006d72:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006d76:	fa04 f303 	lsl.w	r3, r4, r3
 8006d7a:	fa22 f20c 	lsr.w	r2, r2, ip
 8006d7e:	ea4e 0107 	orr.w	r1, lr, r7
 8006d82:	431a      	orrs	r2, r3
 8006d84:	4610      	mov	r0, r2
 8006d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d88:	42ae      	cmp	r6, r5
 8006d8a:	bf36      	itet	cc
 8006d8c:	f1a2 0508 	subcc.w	r5, r2, #8
 8006d90:	2200      	movcs	r2, #0
 8006d92:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006d96:	3b0b      	subs	r3, #11
 8006d98:	d012      	beq.n	8006dc0 <__b2d+0x88>
 8006d9a:	f1c3 0720 	rsb	r7, r3, #32
 8006d9e:	fa22 f107 	lsr.w	r1, r2, r7
 8006da2:	409c      	lsls	r4, r3
 8006da4:	430c      	orrs	r4, r1
 8006da6:	42b5      	cmp	r5, r6
 8006da8:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006dac:	bf8c      	ite	hi
 8006dae:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006db2:	2400      	movls	r4, #0
 8006db4:	409a      	lsls	r2, r3
 8006db6:	40fc      	lsrs	r4, r7
 8006db8:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006dbc:	4322      	orrs	r2, r4
 8006dbe:	e7e1      	b.n	8006d84 <__b2d+0x4c>
 8006dc0:	ea44 0107 	orr.w	r1, r4, r7
 8006dc4:	e7de      	b.n	8006d84 <__b2d+0x4c>
 8006dc6:	bf00      	nop
 8006dc8:	3ff00000 	.word	0x3ff00000

08006dcc <__d2b>:
 8006dcc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006dd0:	2101      	movs	r1, #1
 8006dd2:	9e08      	ldr	r6, [sp, #32]
 8006dd4:	4690      	mov	r8, r2
 8006dd6:	4699      	mov	r9, r3
 8006dd8:	f7ff fc22 	bl	8006620 <_Balloc>
 8006ddc:	4604      	mov	r4, r0
 8006dde:	b930      	cbnz	r0, 8006dee <__d2b+0x22>
 8006de0:	4602      	mov	r2, r0
 8006de2:	4b24      	ldr	r3, [pc, #144]	@ (8006e74 <__d2b+0xa8>)
 8006de4:	4824      	ldr	r0, [pc, #144]	@ (8006e78 <__d2b+0xac>)
 8006de6:	f240 310f 	movw	r1, #783	@ 0x30f
 8006dea:	f001 f98b 	bl	8008104 <__assert_func>
 8006dee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006df2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006df6:	b10d      	cbz	r5, 8006dfc <__d2b+0x30>
 8006df8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	f1b8 0300 	subs.w	r3, r8, #0
 8006e02:	d024      	beq.n	8006e4e <__d2b+0x82>
 8006e04:	4668      	mov	r0, sp
 8006e06:	9300      	str	r3, [sp, #0]
 8006e08:	f7ff fd1b 	bl	8006842 <__lo0bits>
 8006e0c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006e10:	b1d8      	cbz	r0, 8006e4a <__d2b+0x7e>
 8006e12:	f1c0 0320 	rsb	r3, r0, #32
 8006e16:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1a:	430b      	orrs	r3, r1
 8006e1c:	40c2      	lsrs	r2, r0
 8006e1e:	6163      	str	r3, [r4, #20]
 8006e20:	9201      	str	r2, [sp, #4]
 8006e22:	9b01      	ldr	r3, [sp, #4]
 8006e24:	61a3      	str	r3, [r4, #24]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	bf0c      	ite	eq
 8006e2a:	2201      	moveq	r2, #1
 8006e2c:	2202      	movne	r2, #2
 8006e2e:	6122      	str	r2, [r4, #16]
 8006e30:	b1ad      	cbz	r5, 8006e5e <__d2b+0x92>
 8006e32:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006e36:	4405      	add	r5, r0
 8006e38:	6035      	str	r5, [r6, #0]
 8006e3a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e40:	6018      	str	r0, [r3, #0]
 8006e42:	4620      	mov	r0, r4
 8006e44:	b002      	add	sp, #8
 8006e46:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006e4a:	6161      	str	r1, [r4, #20]
 8006e4c:	e7e9      	b.n	8006e22 <__d2b+0x56>
 8006e4e:	a801      	add	r0, sp, #4
 8006e50:	f7ff fcf7 	bl	8006842 <__lo0bits>
 8006e54:	9b01      	ldr	r3, [sp, #4]
 8006e56:	6163      	str	r3, [r4, #20]
 8006e58:	3020      	adds	r0, #32
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	e7e7      	b.n	8006e2e <__d2b+0x62>
 8006e5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e66:	6030      	str	r0, [r6, #0]
 8006e68:	6918      	ldr	r0, [r3, #16]
 8006e6a:	f7ff fccb 	bl	8006804 <__hi0bits>
 8006e6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e72:	e7e4      	b.n	8006e3e <__d2b+0x72>
 8006e74:	08008fa9 	.word	0x08008fa9
 8006e78:	08008fba 	.word	0x08008fba

08006e7c <__ratio>:
 8006e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e80:	b085      	sub	sp, #20
 8006e82:	e9cd 1000 	strd	r1, r0, [sp]
 8006e86:	a902      	add	r1, sp, #8
 8006e88:	f7ff ff56 	bl	8006d38 <__b2d>
 8006e8c:	468b      	mov	fp, r1
 8006e8e:	4606      	mov	r6, r0
 8006e90:	460f      	mov	r7, r1
 8006e92:	9800      	ldr	r0, [sp, #0]
 8006e94:	a903      	add	r1, sp, #12
 8006e96:	f7ff ff4f 	bl	8006d38 <__b2d>
 8006e9a:	9b01      	ldr	r3, [sp, #4]
 8006e9c:	4689      	mov	r9, r1
 8006e9e:	460d      	mov	r5, r1
 8006ea0:	6919      	ldr	r1, [r3, #16]
 8006ea2:	9b00      	ldr	r3, [sp, #0]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	1ac9      	subs	r1, r1, r3
 8006ea8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006eac:	1a9b      	subs	r3, r3, r2
 8006eae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	bfcd      	iteet	gt
 8006eb6:	463a      	movgt	r2, r7
 8006eb8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006ebc:	462a      	movle	r2, r5
 8006ebe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006ec2:	bfd8      	it	le
 8006ec4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006ec8:	4604      	mov	r4, r0
 8006eca:	4622      	mov	r2, r4
 8006ecc:	464b      	mov	r3, r9
 8006ece:	4630      	mov	r0, r6
 8006ed0:	4659      	mov	r1, fp
 8006ed2:	f7f9 fcdb 	bl	800088c <__aeabi_ddiv>
 8006ed6:	b005      	add	sp, #20
 8006ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006edc <__copybits>:
 8006edc:	3901      	subs	r1, #1
 8006ede:	b570      	push	{r4, r5, r6, lr}
 8006ee0:	1149      	asrs	r1, r1, #5
 8006ee2:	6914      	ldr	r4, [r2, #16]
 8006ee4:	3101      	adds	r1, #1
 8006ee6:	f102 0314 	add.w	r3, r2, #20
 8006eea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006eee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ef2:	1f05      	subs	r5, r0, #4
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	d30c      	bcc.n	8006f12 <__copybits+0x36>
 8006ef8:	1aa3      	subs	r3, r4, r2
 8006efa:	3b11      	subs	r3, #17
 8006efc:	f023 0303 	bic.w	r3, r3, #3
 8006f00:	3211      	adds	r2, #17
 8006f02:	42a2      	cmp	r2, r4
 8006f04:	bf88      	it	hi
 8006f06:	2300      	movhi	r3, #0
 8006f08:	4418      	add	r0, r3
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	4288      	cmp	r0, r1
 8006f0e:	d305      	bcc.n	8006f1c <__copybits+0x40>
 8006f10:	bd70      	pop	{r4, r5, r6, pc}
 8006f12:	f853 6b04 	ldr.w	r6, [r3], #4
 8006f16:	f845 6f04 	str.w	r6, [r5, #4]!
 8006f1a:	e7eb      	b.n	8006ef4 <__copybits+0x18>
 8006f1c:	f840 3b04 	str.w	r3, [r0], #4
 8006f20:	e7f4      	b.n	8006f0c <__copybits+0x30>

08006f22 <__any_on>:
 8006f22:	f100 0214 	add.w	r2, r0, #20
 8006f26:	6900      	ldr	r0, [r0, #16]
 8006f28:	114b      	asrs	r3, r1, #5
 8006f2a:	4298      	cmp	r0, r3
 8006f2c:	b510      	push	{r4, lr}
 8006f2e:	db11      	blt.n	8006f54 <__any_on+0x32>
 8006f30:	dd0a      	ble.n	8006f48 <__any_on+0x26>
 8006f32:	f011 011f 	ands.w	r1, r1, #31
 8006f36:	d007      	beq.n	8006f48 <__any_on+0x26>
 8006f38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006f3c:	fa24 f001 	lsr.w	r0, r4, r1
 8006f40:	fa00 f101 	lsl.w	r1, r0, r1
 8006f44:	428c      	cmp	r4, r1
 8006f46:	d10b      	bne.n	8006f60 <__any_on+0x3e>
 8006f48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d803      	bhi.n	8006f58 <__any_on+0x36>
 8006f50:	2000      	movs	r0, #0
 8006f52:	bd10      	pop	{r4, pc}
 8006f54:	4603      	mov	r3, r0
 8006f56:	e7f7      	b.n	8006f48 <__any_on+0x26>
 8006f58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f5c:	2900      	cmp	r1, #0
 8006f5e:	d0f5      	beq.n	8006f4c <__any_on+0x2a>
 8006f60:	2001      	movs	r0, #1
 8006f62:	e7f6      	b.n	8006f52 <__any_on+0x30>

08006f64 <sulp>:
 8006f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f68:	460f      	mov	r7, r1
 8006f6a:	4690      	mov	r8, r2
 8006f6c:	f7ff fec4 	bl	8006cf8 <__ulp>
 8006f70:	4604      	mov	r4, r0
 8006f72:	460d      	mov	r5, r1
 8006f74:	f1b8 0f00 	cmp.w	r8, #0
 8006f78:	d011      	beq.n	8006f9e <sulp+0x3a>
 8006f7a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006f7e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dd0b      	ble.n	8006f9e <sulp+0x3a>
 8006f86:	051b      	lsls	r3, r3, #20
 8006f88:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006f8c:	2400      	movs	r4, #0
 8006f8e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006f92:	4622      	mov	r2, r4
 8006f94:	462b      	mov	r3, r5
 8006f96:	f7f9 fb4f 	bl	8000638 <__aeabi_dmul>
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	460d      	mov	r5, r1
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006fa8 <_strtod_l>:
 8006fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fac:	b09f      	sub	sp, #124	@ 0x7c
 8006fae:	460c      	mov	r4, r1
 8006fb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	921a      	str	r2, [sp, #104]	@ 0x68
 8006fb6:	9005      	str	r0, [sp, #20]
 8006fb8:	f04f 0a00 	mov.w	sl, #0
 8006fbc:	f04f 0b00 	mov.w	fp, #0
 8006fc0:	460a      	mov	r2, r1
 8006fc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006fc4:	7811      	ldrb	r1, [r2, #0]
 8006fc6:	292b      	cmp	r1, #43	@ 0x2b
 8006fc8:	d048      	beq.n	800705c <_strtod_l+0xb4>
 8006fca:	d836      	bhi.n	800703a <_strtod_l+0x92>
 8006fcc:	290d      	cmp	r1, #13
 8006fce:	d830      	bhi.n	8007032 <_strtod_l+0x8a>
 8006fd0:	2908      	cmp	r1, #8
 8006fd2:	d830      	bhi.n	8007036 <_strtod_l+0x8e>
 8006fd4:	2900      	cmp	r1, #0
 8006fd6:	d039      	beq.n	800704c <_strtod_l+0xa4>
 8006fd8:	2200      	movs	r2, #0
 8006fda:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fdc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006fde:	782a      	ldrb	r2, [r5, #0]
 8006fe0:	2a30      	cmp	r2, #48	@ 0x30
 8006fe2:	f040 80b0 	bne.w	8007146 <_strtod_l+0x19e>
 8006fe6:	786a      	ldrb	r2, [r5, #1]
 8006fe8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006fec:	2a58      	cmp	r2, #88	@ 0x58
 8006fee:	d16c      	bne.n	80070ca <_strtod_l+0x122>
 8006ff0:	9302      	str	r3, [sp, #8]
 8006ff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	ab1a      	add	r3, sp, #104	@ 0x68
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	4a8e      	ldr	r2, [pc, #568]	@ (8007234 <_strtod_l+0x28c>)
 8006ffc:	9805      	ldr	r0, [sp, #20]
 8006ffe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007000:	a919      	add	r1, sp, #100	@ 0x64
 8007002:	f001 f919 	bl	8008238 <__gethex>
 8007006:	f010 060f 	ands.w	r6, r0, #15
 800700a:	4604      	mov	r4, r0
 800700c:	d005      	beq.n	800701a <_strtod_l+0x72>
 800700e:	2e06      	cmp	r6, #6
 8007010:	d126      	bne.n	8007060 <_strtod_l+0xb8>
 8007012:	3501      	adds	r5, #1
 8007014:	2300      	movs	r3, #0
 8007016:	9519      	str	r5, [sp, #100]	@ 0x64
 8007018:	930e      	str	r3, [sp, #56]	@ 0x38
 800701a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800701c:	2b00      	cmp	r3, #0
 800701e:	f040 8584 	bne.w	8007b2a <_strtod_l+0xb82>
 8007022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007024:	b1bb      	cbz	r3, 8007056 <_strtod_l+0xae>
 8007026:	4650      	mov	r0, sl
 8007028:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800702c:	b01f      	add	sp, #124	@ 0x7c
 800702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007032:	2920      	cmp	r1, #32
 8007034:	d1d0      	bne.n	8006fd8 <_strtod_l+0x30>
 8007036:	3201      	adds	r2, #1
 8007038:	e7c3      	b.n	8006fc2 <_strtod_l+0x1a>
 800703a:	292d      	cmp	r1, #45	@ 0x2d
 800703c:	d1cc      	bne.n	8006fd8 <_strtod_l+0x30>
 800703e:	2101      	movs	r1, #1
 8007040:	910e      	str	r1, [sp, #56]	@ 0x38
 8007042:	1c51      	adds	r1, r2, #1
 8007044:	9119      	str	r1, [sp, #100]	@ 0x64
 8007046:	7852      	ldrb	r2, [r2, #1]
 8007048:	2a00      	cmp	r2, #0
 800704a:	d1c7      	bne.n	8006fdc <_strtod_l+0x34>
 800704c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800704e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007050:	2b00      	cmp	r3, #0
 8007052:	f040 8568 	bne.w	8007b26 <_strtod_l+0xb7e>
 8007056:	4650      	mov	r0, sl
 8007058:	4659      	mov	r1, fp
 800705a:	e7e7      	b.n	800702c <_strtod_l+0x84>
 800705c:	2100      	movs	r1, #0
 800705e:	e7ef      	b.n	8007040 <_strtod_l+0x98>
 8007060:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007062:	b13a      	cbz	r2, 8007074 <_strtod_l+0xcc>
 8007064:	2135      	movs	r1, #53	@ 0x35
 8007066:	a81c      	add	r0, sp, #112	@ 0x70
 8007068:	f7ff ff38 	bl	8006edc <__copybits>
 800706c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800706e:	9805      	ldr	r0, [sp, #20]
 8007070:	f7ff fb16 	bl	80066a0 <_Bfree>
 8007074:	3e01      	subs	r6, #1
 8007076:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007078:	2e04      	cmp	r6, #4
 800707a:	d806      	bhi.n	800708a <_strtod_l+0xe2>
 800707c:	e8df f006 	tbb	[pc, r6]
 8007080:	201d0314 	.word	0x201d0314
 8007084:	14          	.byte	0x14
 8007085:	00          	.byte	0x00
 8007086:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800708a:	05e1      	lsls	r1, r4, #23
 800708c:	bf48      	it	mi
 800708e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007092:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007096:	0d1b      	lsrs	r3, r3, #20
 8007098:	051b      	lsls	r3, r3, #20
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1bd      	bne.n	800701a <_strtod_l+0x72>
 800709e:	f7fe fb33 	bl	8005708 <__errno>
 80070a2:	2322      	movs	r3, #34	@ 0x22
 80070a4:	6003      	str	r3, [r0, #0]
 80070a6:	e7b8      	b.n	800701a <_strtod_l+0x72>
 80070a8:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80070ac:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80070b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80070b4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80070b8:	e7e7      	b.n	800708a <_strtod_l+0xe2>
 80070ba:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800723c <_strtod_l+0x294>
 80070be:	e7e4      	b.n	800708a <_strtod_l+0xe2>
 80070c0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80070c4:	f04f 3aff 	mov.w	sl, #4294967295
 80070c8:	e7df      	b.n	800708a <_strtod_l+0xe2>
 80070ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070cc:	1c5a      	adds	r2, r3, #1
 80070ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80070d0:	785b      	ldrb	r3, [r3, #1]
 80070d2:	2b30      	cmp	r3, #48	@ 0x30
 80070d4:	d0f9      	beq.n	80070ca <_strtod_l+0x122>
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d09f      	beq.n	800701a <_strtod_l+0x72>
 80070da:	2301      	movs	r3, #1
 80070dc:	2700      	movs	r7, #0
 80070de:	9308      	str	r3, [sp, #32]
 80070e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80070e4:	970b      	str	r7, [sp, #44]	@ 0x2c
 80070e6:	46b9      	mov	r9, r7
 80070e8:	220a      	movs	r2, #10
 80070ea:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80070ec:	7805      	ldrb	r5, [r0, #0]
 80070ee:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80070f2:	b2d9      	uxtb	r1, r3
 80070f4:	2909      	cmp	r1, #9
 80070f6:	d928      	bls.n	800714a <_strtod_l+0x1a2>
 80070f8:	494f      	ldr	r1, [pc, #316]	@ (8007238 <_strtod_l+0x290>)
 80070fa:	2201      	movs	r2, #1
 80070fc:	f000 ffcc 	bl	8008098 <strncmp>
 8007100:	2800      	cmp	r0, #0
 8007102:	d032      	beq.n	800716a <_strtod_l+0x1c2>
 8007104:	2000      	movs	r0, #0
 8007106:	462a      	mov	r2, r5
 8007108:	900a      	str	r0, [sp, #40]	@ 0x28
 800710a:	464d      	mov	r5, r9
 800710c:	4603      	mov	r3, r0
 800710e:	2a65      	cmp	r2, #101	@ 0x65
 8007110:	d001      	beq.n	8007116 <_strtod_l+0x16e>
 8007112:	2a45      	cmp	r2, #69	@ 0x45
 8007114:	d114      	bne.n	8007140 <_strtod_l+0x198>
 8007116:	b91d      	cbnz	r5, 8007120 <_strtod_l+0x178>
 8007118:	9a08      	ldr	r2, [sp, #32]
 800711a:	4302      	orrs	r2, r0
 800711c:	d096      	beq.n	800704c <_strtod_l+0xa4>
 800711e:	2500      	movs	r5, #0
 8007120:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007122:	1c62      	adds	r2, r4, #1
 8007124:	9219      	str	r2, [sp, #100]	@ 0x64
 8007126:	7862      	ldrb	r2, [r4, #1]
 8007128:	2a2b      	cmp	r2, #43	@ 0x2b
 800712a:	d07a      	beq.n	8007222 <_strtod_l+0x27a>
 800712c:	2a2d      	cmp	r2, #45	@ 0x2d
 800712e:	d07e      	beq.n	800722e <_strtod_l+0x286>
 8007130:	f04f 0c00 	mov.w	ip, #0
 8007134:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007138:	2909      	cmp	r1, #9
 800713a:	f240 8085 	bls.w	8007248 <_strtod_l+0x2a0>
 800713e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007140:	f04f 0800 	mov.w	r8, #0
 8007144:	e0a5      	b.n	8007292 <_strtod_l+0x2ea>
 8007146:	2300      	movs	r3, #0
 8007148:	e7c8      	b.n	80070dc <_strtod_l+0x134>
 800714a:	f1b9 0f08 	cmp.w	r9, #8
 800714e:	bfd8      	it	le
 8007150:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007152:	f100 0001 	add.w	r0, r0, #1
 8007156:	bfda      	itte	le
 8007158:	fb02 3301 	mlale	r3, r2, r1, r3
 800715c:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800715e:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007162:	f109 0901 	add.w	r9, r9, #1
 8007166:	9019      	str	r0, [sp, #100]	@ 0x64
 8007168:	e7bf      	b.n	80070ea <_strtod_l+0x142>
 800716a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800716c:	1c5a      	adds	r2, r3, #1
 800716e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007170:	785a      	ldrb	r2, [r3, #1]
 8007172:	f1b9 0f00 	cmp.w	r9, #0
 8007176:	d03b      	beq.n	80071f0 <_strtod_l+0x248>
 8007178:	900a      	str	r0, [sp, #40]	@ 0x28
 800717a:	464d      	mov	r5, r9
 800717c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007180:	2b09      	cmp	r3, #9
 8007182:	d912      	bls.n	80071aa <_strtod_l+0x202>
 8007184:	2301      	movs	r3, #1
 8007186:	e7c2      	b.n	800710e <_strtod_l+0x166>
 8007188:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	9219      	str	r2, [sp, #100]	@ 0x64
 800718e:	785a      	ldrb	r2, [r3, #1]
 8007190:	3001      	adds	r0, #1
 8007192:	2a30      	cmp	r2, #48	@ 0x30
 8007194:	d0f8      	beq.n	8007188 <_strtod_l+0x1e0>
 8007196:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800719a:	2b08      	cmp	r3, #8
 800719c:	f200 84ca 	bhi.w	8007b34 <_strtod_l+0xb8c>
 80071a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071a2:	900a      	str	r0, [sp, #40]	@ 0x28
 80071a4:	2000      	movs	r0, #0
 80071a6:	930c      	str	r3, [sp, #48]	@ 0x30
 80071a8:	4605      	mov	r5, r0
 80071aa:	3a30      	subs	r2, #48	@ 0x30
 80071ac:	f100 0301 	add.w	r3, r0, #1
 80071b0:	d018      	beq.n	80071e4 <_strtod_l+0x23c>
 80071b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071b4:	4419      	add	r1, r3
 80071b6:	910a      	str	r1, [sp, #40]	@ 0x28
 80071b8:	462e      	mov	r6, r5
 80071ba:	f04f 0e0a 	mov.w	lr, #10
 80071be:	1c71      	adds	r1, r6, #1
 80071c0:	eba1 0c05 	sub.w	ip, r1, r5
 80071c4:	4563      	cmp	r3, ip
 80071c6:	dc15      	bgt.n	80071f4 <_strtod_l+0x24c>
 80071c8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80071cc:	182b      	adds	r3, r5, r0
 80071ce:	2b08      	cmp	r3, #8
 80071d0:	f105 0501 	add.w	r5, r5, #1
 80071d4:	4405      	add	r5, r0
 80071d6:	dc1a      	bgt.n	800720e <_strtod_l+0x266>
 80071d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071da:	230a      	movs	r3, #10
 80071dc:	fb03 2301 	mla	r3, r3, r1, r2
 80071e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071e2:	2300      	movs	r3, #0
 80071e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80071e6:	1c51      	adds	r1, r2, #1
 80071e8:	9119      	str	r1, [sp, #100]	@ 0x64
 80071ea:	7852      	ldrb	r2, [r2, #1]
 80071ec:	4618      	mov	r0, r3
 80071ee:	e7c5      	b.n	800717c <_strtod_l+0x1d4>
 80071f0:	4648      	mov	r0, r9
 80071f2:	e7ce      	b.n	8007192 <_strtod_l+0x1ea>
 80071f4:	2e08      	cmp	r6, #8
 80071f6:	dc05      	bgt.n	8007204 <_strtod_l+0x25c>
 80071f8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80071fa:	fb0e f606 	mul.w	r6, lr, r6
 80071fe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007200:	460e      	mov	r6, r1
 8007202:	e7dc      	b.n	80071be <_strtod_l+0x216>
 8007204:	2910      	cmp	r1, #16
 8007206:	bfd8      	it	le
 8007208:	fb0e f707 	mulle.w	r7, lr, r7
 800720c:	e7f8      	b.n	8007200 <_strtod_l+0x258>
 800720e:	2b0f      	cmp	r3, #15
 8007210:	bfdc      	itt	le
 8007212:	230a      	movle	r3, #10
 8007214:	fb03 2707 	mlale	r7, r3, r7, r2
 8007218:	e7e3      	b.n	80071e2 <_strtod_l+0x23a>
 800721a:	2300      	movs	r3, #0
 800721c:	930a      	str	r3, [sp, #40]	@ 0x28
 800721e:	2301      	movs	r3, #1
 8007220:	e77a      	b.n	8007118 <_strtod_l+0x170>
 8007222:	f04f 0c00 	mov.w	ip, #0
 8007226:	1ca2      	adds	r2, r4, #2
 8007228:	9219      	str	r2, [sp, #100]	@ 0x64
 800722a:	78a2      	ldrb	r2, [r4, #2]
 800722c:	e782      	b.n	8007134 <_strtod_l+0x18c>
 800722e:	f04f 0c01 	mov.w	ip, #1
 8007232:	e7f8      	b.n	8007226 <_strtod_l+0x27e>
 8007234:	080091dc 	.word	0x080091dc
 8007238:	08009013 	.word	0x08009013
 800723c:	7ff00000 	.word	0x7ff00000
 8007240:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007242:	1c51      	adds	r1, r2, #1
 8007244:	9119      	str	r1, [sp, #100]	@ 0x64
 8007246:	7852      	ldrb	r2, [r2, #1]
 8007248:	2a30      	cmp	r2, #48	@ 0x30
 800724a:	d0f9      	beq.n	8007240 <_strtod_l+0x298>
 800724c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007250:	2908      	cmp	r1, #8
 8007252:	f63f af75 	bhi.w	8007140 <_strtod_l+0x198>
 8007256:	3a30      	subs	r2, #48	@ 0x30
 8007258:	9209      	str	r2, [sp, #36]	@ 0x24
 800725a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800725c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800725e:	f04f 080a 	mov.w	r8, #10
 8007262:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007264:	1c56      	adds	r6, r2, #1
 8007266:	9619      	str	r6, [sp, #100]	@ 0x64
 8007268:	7852      	ldrb	r2, [r2, #1]
 800726a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800726e:	f1be 0f09 	cmp.w	lr, #9
 8007272:	d939      	bls.n	80072e8 <_strtod_l+0x340>
 8007274:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007276:	1a76      	subs	r6, r6, r1
 8007278:	2e08      	cmp	r6, #8
 800727a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800727e:	dc03      	bgt.n	8007288 <_strtod_l+0x2e0>
 8007280:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007282:	4588      	cmp	r8, r1
 8007284:	bfa8      	it	ge
 8007286:	4688      	movge	r8, r1
 8007288:	f1bc 0f00 	cmp.w	ip, #0
 800728c:	d001      	beq.n	8007292 <_strtod_l+0x2ea>
 800728e:	f1c8 0800 	rsb	r8, r8, #0
 8007292:	2d00      	cmp	r5, #0
 8007294:	d14e      	bne.n	8007334 <_strtod_l+0x38c>
 8007296:	9908      	ldr	r1, [sp, #32]
 8007298:	4308      	orrs	r0, r1
 800729a:	f47f aebe 	bne.w	800701a <_strtod_l+0x72>
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f47f aed4 	bne.w	800704c <_strtod_l+0xa4>
 80072a4:	2a69      	cmp	r2, #105	@ 0x69
 80072a6:	d028      	beq.n	80072fa <_strtod_l+0x352>
 80072a8:	dc25      	bgt.n	80072f6 <_strtod_l+0x34e>
 80072aa:	2a49      	cmp	r2, #73	@ 0x49
 80072ac:	d025      	beq.n	80072fa <_strtod_l+0x352>
 80072ae:	2a4e      	cmp	r2, #78	@ 0x4e
 80072b0:	f47f aecc 	bne.w	800704c <_strtod_l+0xa4>
 80072b4:	4999      	ldr	r1, [pc, #612]	@ (800751c <_strtod_l+0x574>)
 80072b6:	a819      	add	r0, sp, #100	@ 0x64
 80072b8:	f001 f9e0 	bl	800867c <__match>
 80072bc:	2800      	cmp	r0, #0
 80072be:	f43f aec5 	beq.w	800704c <_strtod_l+0xa4>
 80072c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	2b28      	cmp	r3, #40	@ 0x28
 80072c8:	d12e      	bne.n	8007328 <_strtod_l+0x380>
 80072ca:	4995      	ldr	r1, [pc, #596]	@ (8007520 <_strtod_l+0x578>)
 80072cc:	aa1c      	add	r2, sp, #112	@ 0x70
 80072ce:	a819      	add	r0, sp, #100	@ 0x64
 80072d0:	f001 f9e8 	bl	80086a4 <__hexnan>
 80072d4:	2805      	cmp	r0, #5
 80072d6:	d127      	bne.n	8007328 <_strtod_l+0x380>
 80072d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80072da:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80072de:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80072e2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80072e6:	e698      	b.n	800701a <_strtod_l+0x72>
 80072e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80072ea:	fb08 2101 	mla	r1, r8, r1, r2
 80072ee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80072f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80072f4:	e7b5      	b.n	8007262 <_strtod_l+0x2ba>
 80072f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80072f8:	e7da      	b.n	80072b0 <_strtod_l+0x308>
 80072fa:	498a      	ldr	r1, [pc, #552]	@ (8007524 <_strtod_l+0x57c>)
 80072fc:	a819      	add	r0, sp, #100	@ 0x64
 80072fe:	f001 f9bd 	bl	800867c <__match>
 8007302:	2800      	cmp	r0, #0
 8007304:	f43f aea2 	beq.w	800704c <_strtod_l+0xa4>
 8007308:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800730a:	4987      	ldr	r1, [pc, #540]	@ (8007528 <_strtod_l+0x580>)
 800730c:	3b01      	subs	r3, #1
 800730e:	a819      	add	r0, sp, #100	@ 0x64
 8007310:	9319      	str	r3, [sp, #100]	@ 0x64
 8007312:	f001 f9b3 	bl	800867c <__match>
 8007316:	b910      	cbnz	r0, 800731e <_strtod_l+0x376>
 8007318:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800731a:	3301      	adds	r3, #1
 800731c:	9319      	str	r3, [sp, #100]	@ 0x64
 800731e:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8007538 <_strtod_l+0x590>
 8007322:	f04f 0a00 	mov.w	sl, #0
 8007326:	e678      	b.n	800701a <_strtod_l+0x72>
 8007328:	4880      	ldr	r0, [pc, #512]	@ (800752c <_strtod_l+0x584>)
 800732a:	f000 fee5 	bl	80080f8 <nan>
 800732e:	4682      	mov	sl, r0
 8007330:	468b      	mov	fp, r1
 8007332:	e672      	b.n	800701a <_strtod_l+0x72>
 8007334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007336:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007338:	eba8 0303 	sub.w	r3, r8, r3
 800733c:	f1b9 0f00 	cmp.w	r9, #0
 8007340:	bf08      	it	eq
 8007342:	46a9      	moveq	r9, r5
 8007344:	2d10      	cmp	r5, #16
 8007346:	9309      	str	r3, [sp, #36]	@ 0x24
 8007348:	462c      	mov	r4, r5
 800734a:	bfa8      	it	ge
 800734c:	2410      	movge	r4, #16
 800734e:	f7f9 f8f9 	bl	8000544 <__aeabi_ui2d>
 8007352:	2d09      	cmp	r5, #9
 8007354:	4682      	mov	sl, r0
 8007356:	468b      	mov	fp, r1
 8007358:	dc11      	bgt.n	800737e <_strtod_l+0x3d6>
 800735a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800735c:	2b00      	cmp	r3, #0
 800735e:	f43f ae5c 	beq.w	800701a <_strtod_l+0x72>
 8007362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007364:	dd76      	ble.n	8007454 <_strtod_l+0x4ac>
 8007366:	2b16      	cmp	r3, #22
 8007368:	dc5d      	bgt.n	8007426 <_strtod_l+0x47e>
 800736a:	4971      	ldr	r1, [pc, #452]	@ (8007530 <_strtod_l+0x588>)
 800736c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007374:	4652      	mov	r2, sl
 8007376:	465b      	mov	r3, fp
 8007378:	f7f9 f95e 	bl	8000638 <__aeabi_dmul>
 800737c:	e7d7      	b.n	800732e <_strtod_l+0x386>
 800737e:	4b6c      	ldr	r3, [pc, #432]	@ (8007530 <_strtod_l+0x588>)
 8007380:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007384:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007388:	f7f9 f956 	bl	8000638 <__aeabi_dmul>
 800738c:	4682      	mov	sl, r0
 800738e:	4638      	mov	r0, r7
 8007390:	468b      	mov	fp, r1
 8007392:	f7f9 f8d7 	bl	8000544 <__aeabi_ui2d>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4650      	mov	r0, sl
 800739c:	4659      	mov	r1, fp
 800739e:	f7f8 ff95 	bl	80002cc <__adddf3>
 80073a2:	2d0f      	cmp	r5, #15
 80073a4:	4682      	mov	sl, r0
 80073a6:	468b      	mov	fp, r1
 80073a8:	ddd7      	ble.n	800735a <_strtod_l+0x3b2>
 80073aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ac:	1b2c      	subs	r4, r5, r4
 80073ae:	441c      	add	r4, r3
 80073b0:	2c00      	cmp	r4, #0
 80073b2:	f340 8093 	ble.w	80074dc <_strtod_l+0x534>
 80073b6:	f014 030f 	ands.w	r3, r4, #15
 80073ba:	d00a      	beq.n	80073d2 <_strtod_l+0x42a>
 80073bc:	495c      	ldr	r1, [pc, #368]	@ (8007530 <_strtod_l+0x588>)
 80073be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073c2:	4652      	mov	r2, sl
 80073c4:	465b      	mov	r3, fp
 80073c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073ca:	f7f9 f935 	bl	8000638 <__aeabi_dmul>
 80073ce:	4682      	mov	sl, r0
 80073d0:	468b      	mov	fp, r1
 80073d2:	f034 040f 	bics.w	r4, r4, #15
 80073d6:	d073      	beq.n	80074c0 <_strtod_l+0x518>
 80073d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80073dc:	dd49      	ble.n	8007472 <_strtod_l+0x4ca>
 80073de:	2400      	movs	r4, #0
 80073e0:	46a0      	mov	r8, r4
 80073e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073e4:	46a1      	mov	r9, r4
 80073e6:	9a05      	ldr	r2, [sp, #20]
 80073e8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007538 <_strtod_l+0x590>
 80073ec:	2322      	movs	r3, #34	@ 0x22
 80073ee:	6013      	str	r3, [r2, #0]
 80073f0:	f04f 0a00 	mov.w	sl, #0
 80073f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f43f ae0f 	beq.w	800701a <_strtod_l+0x72>
 80073fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073fe:	9805      	ldr	r0, [sp, #20]
 8007400:	f7ff f94e 	bl	80066a0 <_Bfree>
 8007404:	9805      	ldr	r0, [sp, #20]
 8007406:	4649      	mov	r1, r9
 8007408:	f7ff f94a 	bl	80066a0 <_Bfree>
 800740c:	9805      	ldr	r0, [sp, #20]
 800740e:	4641      	mov	r1, r8
 8007410:	f7ff f946 	bl	80066a0 <_Bfree>
 8007414:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007416:	9805      	ldr	r0, [sp, #20]
 8007418:	f7ff f942 	bl	80066a0 <_Bfree>
 800741c:	9805      	ldr	r0, [sp, #20]
 800741e:	4621      	mov	r1, r4
 8007420:	f7ff f93e 	bl	80066a0 <_Bfree>
 8007424:	e5f9      	b.n	800701a <_strtod_l+0x72>
 8007426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007428:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800742c:	4293      	cmp	r3, r2
 800742e:	dbbc      	blt.n	80073aa <_strtod_l+0x402>
 8007430:	4c3f      	ldr	r4, [pc, #252]	@ (8007530 <_strtod_l+0x588>)
 8007432:	f1c5 050f 	rsb	r5, r5, #15
 8007436:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800743a:	4652      	mov	r2, sl
 800743c:	465b      	mov	r3, fp
 800743e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007442:	f7f9 f8f9 	bl	8000638 <__aeabi_dmul>
 8007446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007448:	1b5d      	subs	r5, r3, r5
 800744a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800744e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007452:	e791      	b.n	8007378 <_strtod_l+0x3d0>
 8007454:	3316      	adds	r3, #22
 8007456:	dba8      	blt.n	80073aa <_strtod_l+0x402>
 8007458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800745a:	eba3 0808 	sub.w	r8, r3, r8
 800745e:	4b34      	ldr	r3, [pc, #208]	@ (8007530 <_strtod_l+0x588>)
 8007460:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007464:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007468:	4650      	mov	r0, sl
 800746a:	4659      	mov	r1, fp
 800746c:	f7f9 fa0e 	bl	800088c <__aeabi_ddiv>
 8007470:	e75d      	b.n	800732e <_strtod_l+0x386>
 8007472:	2300      	movs	r3, #0
 8007474:	4f2f      	ldr	r7, [pc, #188]	@ (8007534 <_strtod_l+0x58c>)
 8007476:	1124      	asrs	r4, r4, #4
 8007478:	4650      	mov	r0, sl
 800747a:	4659      	mov	r1, fp
 800747c:	461e      	mov	r6, r3
 800747e:	2c01      	cmp	r4, #1
 8007480:	dc21      	bgt.n	80074c6 <_strtod_l+0x51e>
 8007482:	b10b      	cbz	r3, 8007488 <_strtod_l+0x4e0>
 8007484:	4682      	mov	sl, r0
 8007486:	468b      	mov	fp, r1
 8007488:	492a      	ldr	r1, [pc, #168]	@ (8007534 <_strtod_l+0x58c>)
 800748a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800748e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007492:	4652      	mov	r2, sl
 8007494:	465b      	mov	r3, fp
 8007496:	e9d1 0100 	ldrd	r0, r1, [r1]
 800749a:	f7f9 f8cd 	bl	8000638 <__aeabi_dmul>
 800749e:	4b26      	ldr	r3, [pc, #152]	@ (8007538 <_strtod_l+0x590>)
 80074a0:	460a      	mov	r2, r1
 80074a2:	400b      	ands	r3, r1
 80074a4:	4925      	ldr	r1, [pc, #148]	@ (800753c <_strtod_l+0x594>)
 80074a6:	428b      	cmp	r3, r1
 80074a8:	4682      	mov	sl, r0
 80074aa:	d898      	bhi.n	80073de <_strtod_l+0x436>
 80074ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80074b0:	428b      	cmp	r3, r1
 80074b2:	bf86      	itte	hi
 80074b4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007540 <_strtod_l+0x598>
 80074b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80074bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80074c0:	2300      	movs	r3, #0
 80074c2:	9308      	str	r3, [sp, #32]
 80074c4:	e076      	b.n	80075b4 <_strtod_l+0x60c>
 80074c6:	07e2      	lsls	r2, r4, #31
 80074c8:	d504      	bpl.n	80074d4 <_strtod_l+0x52c>
 80074ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ce:	f7f9 f8b3 	bl	8000638 <__aeabi_dmul>
 80074d2:	2301      	movs	r3, #1
 80074d4:	3601      	adds	r6, #1
 80074d6:	1064      	asrs	r4, r4, #1
 80074d8:	3708      	adds	r7, #8
 80074da:	e7d0      	b.n	800747e <_strtod_l+0x4d6>
 80074dc:	d0f0      	beq.n	80074c0 <_strtod_l+0x518>
 80074de:	4264      	negs	r4, r4
 80074e0:	f014 020f 	ands.w	r2, r4, #15
 80074e4:	d00a      	beq.n	80074fc <_strtod_l+0x554>
 80074e6:	4b12      	ldr	r3, [pc, #72]	@ (8007530 <_strtod_l+0x588>)
 80074e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074ec:	4650      	mov	r0, sl
 80074ee:	4659      	mov	r1, fp
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	f7f9 f9ca 	bl	800088c <__aeabi_ddiv>
 80074f8:	4682      	mov	sl, r0
 80074fa:	468b      	mov	fp, r1
 80074fc:	1124      	asrs	r4, r4, #4
 80074fe:	d0df      	beq.n	80074c0 <_strtod_l+0x518>
 8007500:	2c1f      	cmp	r4, #31
 8007502:	dd1f      	ble.n	8007544 <_strtod_l+0x59c>
 8007504:	2400      	movs	r4, #0
 8007506:	46a0      	mov	r8, r4
 8007508:	940b      	str	r4, [sp, #44]	@ 0x2c
 800750a:	46a1      	mov	r9, r4
 800750c:	9a05      	ldr	r2, [sp, #20]
 800750e:	2322      	movs	r3, #34	@ 0x22
 8007510:	f04f 0a00 	mov.w	sl, #0
 8007514:	f04f 0b00 	mov.w	fp, #0
 8007518:	6013      	str	r3, [r2, #0]
 800751a:	e76b      	b.n	80073f4 <_strtod_l+0x44c>
 800751c:	08008f01 	.word	0x08008f01
 8007520:	080091c8 	.word	0x080091c8
 8007524:	08008ef9 	.word	0x08008ef9
 8007528:	08008f30 	.word	0x08008f30
 800752c:	08009069 	.word	0x08009069
 8007530:	08009100 	.word	0x08009100
 8007534:	080090d8 	.word	0x080090d8
 8007538:	7ff00000 	.word	0x7ff00000
 800753c:	7ca00000 	.word	0x7ca00000
 8007540:	7fefffff 	.word	0x7fefffff
 8007544:	f014 0310 	ands.w	r3, r4, #16
 8007548:	bf18      	it	ne
 800754a:	236a      	movne	r3, #106	@ 0x6a
 800754c:	4e78      	ldr	r6, [pc, #480]	@ (8007730 <_strtod_l+0x788>)
 800754e:	9308      	str	r3, [sp, #32]
 8007550:	4650      	mov	r0, sl
 8007552:	4659      	mov	r1, fp
 8007554:	2300      	movs	r3, #0
 8007556:	07e7      	lsls	r7, r4, #31
 8007558:	d504      	bpl.n	8007564 <_strtod_l+0x5bc>
 800755a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800755e:	f7f9 f86b 	bl	8000638 <__aeabi_dmul>
 8007562:	2301      	movs	r3, #1
 8007564:	1064      	asrs	r4, r4, #1
 8007566:	f106 0608 	add.w	r6, r6, #8
 800756a:	d1f4      	bne.n	8007556 <_strtod_l+0x5ae>
 800756c:	b10b      	cbz	r3, 8007572 <_strtod_l+0x5ca>
 800756e:	4682      	mov	sl, r0
 8007570:	468b      	mov	fp, r1
 8007572:	9b08      	ldr	r3, [sp, #32]
 8007574:	b1b3      	cbz	r3, 80075a4 <_strtod_l+0x5fc>
 8007576:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800757a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800757e:	2b00      	cmp	r3, #0
 8007580:	4659      	mov	r1, fp
 8007582:	dd0f      	ble.n	80075a4 <_strtod_l+0x5fc>
 8007584:	2b1f      	cmp	r3, #31
 8007586:	dd58      	ble.n	800763a <_strtod_l+0x692>
 8007588:	2b34      	cmp	r3, #52	@ 0x34
 800758a:	bfde      	ittt	le
 800758c:	f04f 33ff 	movle.w	r3, #4294967295
 8007590:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007594:	4093      	lslle	r3, r2
 8007596:	f04f 0a00 	mov.w	sl, #0
 800759a:	bfcc      	ite	gt
 800759c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80075a0:	ea03 0b01 	andle.w	fp, r3, r1
 80075a4:	2200      	movs	r2, #0
 80075a6:	2300      	movs	r3, #0
 80075a8:	4650      	mov	r0, sl
 80075aa:	4659      	mov	r1, fp
 80075ac:	f7f9 faac 	bl	8000b08 <__aeabi_dcmpeq>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d1a7      	bne.n	8007504 <_strtod_l+0x55c>
 80075b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80075ba:	9805      	ldr	r0, [sp, #20]
 80075bc:	462b      	mov	r3, r5
 80075be:	464a      	mov	r2, r9
 80075c0:	f7ff f8d6 	bl	8006770 <__s2b>
 80075c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80075c6:	2800      	cmp	r0, #0
 80075c8:	f43f af09 	beq.w	80073de <_strtod_l+0x436>
 80075cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075d0:	2a00      	cmp	r2, #0
 80075d2:	eba3 0308 	sub.w	r3, r3, r8
 80075d6:	bfa8      	it	ge
 80075d8:	2300      	movge	r3, #0
 80075da:	9312      	str	r3, [sp, #72]	@ 0x48
 80075dc:	2400      	movs	r4, #0
 80075de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80075e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80075e4:	46a0      	mov	r8, r4
 80075e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075e8:	9805      	ldr	r0, [sp, #20]
 80075ea:	6859      	ldr	r1, [r3, #4]
 80075ec:	f7ff f818 	bl	8006620 <_Balloc>
 80075f0:	4681      	mov	r9, r0
 80075f2:	2800      	cmp	r0, #0
 80075f4:	f43f aef7 	beq.w	80073e6 <_strtod_l+0x43e>
 80075f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075fa:	691a      	ldr	r2, [r3, #16]
 80075fc:	3202      	adds	r2, #2
 80075fe:	f103 010c 	add.w	r1, r3, #12
 8007602:	0092      	lsls	r2, r2, #2
 8007604:	300c      	adds	r0, #12
 8007606:	f000 fd69 	bl	80080dc <memcpy>
 800760a:	ab1c      	add	r3, sp, #112	@ 0x70
 800760c:	9301      	str	r3, [sp, #4]
 800760e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	9805      	ldr	r0, [sp, #20]
 8007614:	4652      	mov	r2, sl
 8007616:	465b      	mov	r3, fp
 8007618:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800761c:	f7ff fbd6 	bl	8006dcc <__d2b>
 8007620:	901a      	str	r0, [sp, #104]	@ 0x68
 8007622:	2800      	cmp	r0, #0
 8007624:	f43f aedf 	beq.w	80073e6 <_strtod_l+0x43e>
 8007628:	9805      	ldr	r0, [sp, #20]
 800762a:	2101      	movs	r1, #1
 800762c:	f7ff f936 	bl	800689c <__i2b>
 8007630:	4680      	mov	r8, r0
 8007632:	b948      	cbnz	r0, 8007648 <_strtod_l+0x6a0>
 8007634:	f04f 0800 	mov.w	r8, #0
 8007638:	e6d5      	b.n	80073e6 <_strtod_l+0x43e>
 800763a:	f04f 32ff 	mov.w	r2, #4294967295
 800763e:	fa02 f303 	lsl.w	r3, r2, r3
 8007642:	ea03 0a0a 	and.w	sl, r3, sl
 8007646:	e7ad      	b.n	80075a4 <_strtod_l+0x5fc>
 8007648:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800764a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800764c:	2d00      	cmp	r5, #0
 800764e:	bfab      	itete	ge
 8007650:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007652:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007654:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007656:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007658:	bfac      	ite	ge
 800765a:	18ef      	addge	r7, r5, r3
 800765c:	1b5e      	sublt	r6, r3, r5
 800765e:	9b08      	ldr	r3, [sp, #32]
 8007660:	1aed      	subs	r5, r5, r3
 8007662:	4415      	add	r5, r2
 8007664:	4b33      	ldr	r3, [pc, #204]	@ (8007734 <_strtod_l+0x78c>)
 8007666:	3d01      	subs	r5, #1
 8007668:	429d      	cmp	r5, r3
 800766a:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800766e:	da50      	bge.n	8007712 <_strtod_l+0x76a>
 8007670:	1b5b      	subs	r3, r3, r5
 8007672:	2b1f      	cmp	r3, #31
 8007674:	eba2 0203 	sub.w	r2, r2, r3
 8007678:	f04f 0101 	mov.w	r1, #1
 800767c:	dc3d      	bgt.n	80076fa <_strtod_l+0x752>
 800767e:	fa01 f303 	lsl.w	r3, r1, r3
 8007682:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007684:	2300      	movs	r3, #0
 8007686:	9310      	str	r3, [sp, #64]	@ 0x40
 8007688:	18bd      	adds	r5, r7, r2
 800768a:	9b08      	ldr	r3, [sp, #32]
 800768c:	42af      	cmp	r7, r5
 800768e:	4416      	add	r6, r2
 8007690:	441e      	add	r6, r3
 8007692:	463b      	mov	r3, r7
 8007694:	bfa8      	it	ge
 8007696:	462b      	movge	r3, r5
 8007698:	42b3      	cmp	r3, r6
 800769a:	bfa8      	it	ge
 800769c:	4633      	movge	r3, r6
 800769e:	2b00      	cmp	r3, #0
 80076a0:	bfc2      	ittt	gt
 80076a2:	1aed      	subgt	r5, r5, r3
 80076a4:	1af6      	subgt	r6, r6, r3
 80076a6:	1aff      	subgt	r7, r7, r3
 80076a8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	dd16      	ble.n	80076dc <_strtod_l+0x734>
 80076ae:	4641      	mov	r1, r8
 80076b0:	9805      	ldr	r0, [sp, #20]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f7ff f9aa 	bl	8006a0c <__pow5mult>
 80076b8:	4680      	mov	r8, r0
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d0ba      	beq.n	8007634 <_strtod_l+0x68c>
 80076be:	4601      	mov	r1, r0
 80076c0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80076c2:	9805      	ldr	r0, [sp, #20]
 80076c4:	f7ff f900 	bl	80068c8 <__multiply>
 80076c8:	900a      	str	r0, [sp, #40]	@ 0x28
 80076ca:	2800      	cmp	r0, #0
 80076cc:	f43f ae8b 	beq.w	80073e6 <_strtod_l+0x43e>
 80076d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076d2:	9805      	ldr	r0, [sp, #20]
 80076d4:	f7fe ffe4 	bl	80066a0 <_Bfree>
 80076d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076da:	931a      	str	r3, [sp, #104]	@ 0x68
 80076dc:	2d00      	cmp	r5, #0
 80076de:	dc1d      	bgt.n	800771c <_strtod_l+0x774>
 80076e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	dd28      	ble.n	8007738 <_strtod_l+0x790>
 80076e6:	4649      	mov	r1, r9
 80076e8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80076ea:	9805      	ldr	r0, [sp, #20]
 80076ec:	f7ff f98e 	bl	8006a0c <__pow5mult>
 80076f0:	4681      	mov	r9, r0
 80076f2:	bb08      	cbnz	r0, 8007738 <_strtod_l+0x790>
 80076f4:	f04f 0900 	mov.w	r9, #0
 80076f8:	e675      	b.n	80073e6 <_strtod_l+0x43e>
 80076fa:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80076fe:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007702:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007706:	35e2      	adds	r5, #226	@ 0xe2
 8007708:	fa01 f305 	lsl.w	r3, r1, r5
 800770c:	9310      	str	r3, [sp, #64]	@ 0x40
 800770e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007710:	e7ba      	b.n	8007688 <_strtod_l+0x6e0>
 8007712:	2300      	movs	r3, #0
 8007714:	9310      	str	r3, [sp, #64]	@ 0x40
 8007716:	2301      	movs	r3, #1
 8007718:	9313      	str	r3, [sp, #76]	@ 0x4c
 800771a:	e7b5      	b.n	8007688 <_strtod_l+0x6e0>
 800771c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800771e:	9805      	ldr	r0, [sp, #20]
 8007720:	462a      	mov	r2, r5
 8007722:	f7ff f9cd 	bl	8006ac0 <__lshift>
 8007726:	901a      	str	r0, [sp, #104]	@ 0x68
 8007728:	2800      	cmp	r0, #0
 800772a:	d1d9      	bne.n	80076e0 <_strtod_l+0x738>
 800772c:	e65b      	b.n	80073e6 <_strtod_l+0x43e>
 800772e:	bf00      	nop
 8007730:	080091f0 	.word	0x080091f0
 8007734:	fffffc02 	.word	0xfffffc02
 8007738:	2e00      	cmp	r6, #0
 800773a:	dd07      	ble.n	800774c <_strtod_l+0x7a4>
 800773c:	4649      	mov	r1, r9
 800773e:	9805      	ldr	r0, [sp, #20]
 8007740:	4632      	mov	r2, r6
 8007742:	f7ff f9bd 	bl	8006ac0 <__lshift>
 8007746:	4681      	mov	r9, r0
 8007748:	2800      	cmp	r0, #0
 800774a:	d0d3      	beq.n	80076f4 <_strtod_l+0x74c>
 800774c:	2f00      	cmp	r7, #0
 800774e:	dd08      	ble.n	8007762 <_strtod_l+0x7ba>
 8007750:	4641      	mov	r1, r8
 8007752:	9805      	ldr	r0, [sp, #20]
 8007754:	463a      	mov	r2, r7
 8007756:	f7ff f9b3 	bl	8006ac0 <__lshift>
 800775a:	4680      	mov	r8, r0
 800775c:	2800      	cmp	r0, #0
 800775e:	f43f ae42 	beq.w	80073e6 <_strtod_l+0x43e>
 8007762:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007764:	9805      	ldr	r0, [sp, #20]
 8007766:	464a      	mov	r2, r9
 8007768:	f7ff fa32 	bl	8006bd0 <__mdiff>
 800776c:	4604      	mov	r4, r0
 800776e:	2800      	cmp	r0, #0
 8007770:	f43f ae39 	beq.w	80073e6 <_strtod_l+0x43e>
 8007774:	68c3      	ldr	r3, [r0, #12]
 8007776:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007778:	2300      	movs	r3, #0
 800777a:	60c3      	str	r3, [r0, #12]
 800777c:	4641      	mov	r1, r8
 800777e:	f7ff fa0b 	bl	8006b98 <__mcmp>
 8007782:	2800      	cmp	r0, #0
 8007784:	da3d      	bge.n	8007802 <_strtod_l+0x85a>
 8007786:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007788:	ea53 030a 	orrs.w	r3, r3, sl
 800778c:	d163      	bne.n	8007856 <_strtod_l+0x8ae>
 800778e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007792:	2b00      	cmp	r3, #0
 8007794:	d15f      	bne.n	8007856 <_strtod_l+0x8ae>
 8007796:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800779a:	0d1b      	lsrs	r3, r3, #20
 800779c:	051b      	lsls	r3, r3, #20
 800779e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80077a2:	d958      	bls.n	8007856 <_strtod_l+0x8ae>
 80077a4:	6963      	ldr	r3, [r4, #20]
 80077a6:	b913      	cbnz	r3, 80077ae <_strtod_l+0x806>
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	dd53      	ble.n	8007856 <_strtod_l+0x8ae>
 80077ae:	4621      	mov	r1, r4
 80077b0:	2201      	movs	r2, #1
 80077b2:	9805      	ldr	r0, [sp, #20]
 80077b4:	f7ff f984 	bl	8006ac0 <__lshift>
 80077b8:	4641      	mov	r1, r8
 80077ba:	4604      	mov	r4, r0
 80077bc:	f7ff f9ec 	bl	8006b98 <__mcmp>
 80077c0:	2800      	cmp	r0, #0
 80077c2:	dd48      	ble.n	8007856 <_strtod_l+0x8ae>
 80077c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80077c8:	9a08      	ldr	r2, [sp, #32]
 80077ca:	0d1b      	lsrs	r3, r3, #20
 80077cc:	051b      	lsls	r3, r3, #20
 80077ce:	2a00      	cmp	r2, #0
 80077d0:	d062      	beq.n	8007898 <_strtod_l+0x8f0>
 80077d2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80077d6:	d85f      	bhi.n	8007898 <_strtod_l+0x8f0>
 80077d8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80077dc:	f67f ae96 	bls.w	800750c <_strtod_l+0x564>
 80077e0:	4ba7      	ldr	r3, [pc, #668]	@ (8007a80 <_strtod_l+0xad8>)
 80077e2:	4650      	mov	r0, sl
 80077e4:	4659      	mov	r1, fp
 80077e6:	2200      	movs	r2, #0
 80077e8:	f7f8 ff26 	bl	8000638 <__aeabi_dmul>
 80077ec:	4ba5      	ldr	r3, [pc, #660]	@ (8007a84 <_strtod_l+0xadc>)
 80077ee:	400b      	ands	r3, r1
 80077f0:	4682      	mov	sl, r0
 80077f2:	468b      	mov	fp, r1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f47f ae01 	bne.w	80073fc <_strtod_l+0x454>
 80077fa:	9a05      	ldr	r2, [sp, #20]
 80077fc:	2322      	movs	r3, #34	@ 0x22
 80077fe:	6013      	str	r3, [r2, #0]
 8007800:	e5fc      	b.n	80073fc <_strtod_l+0x454>
 8007802:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007806:	d165      	bne.n	80078d4 <_strtod_l+0x92c>
 8007808:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800780a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800780e:	b35a      	cbz	r2, 8007868 <_strtod_l+0x8c0>
 8007810:	4a9d      	ldr	r2, [pc, #628]	@ (8007a88 <_strtod_l+0xae0>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d12b      	bne.n	800786e <_strtod_l+0x8c6>
 8007816:	9b08      	ldr	r3, [sp, #32]
 8007818:	4651      	mov	r1, sl
 800781a:	b303      	cbz	r3, 800785e <_strtod_l+0x8b6>
 800781c:	4b99      	ldr	r3, [pc, #612]	@ (8007a84 <_strtod_l+0xadc>)
 800781e:	465a      	mov	r2, fp
 8007820:	4013      	ands	r3, r2
 8007822:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	d81b      	bhi.n	8007864 <_strtod_l+0x8bc>
 800782c:	0d1b      	lsrs	r3, r3, #20
 800782e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007832:	fa02 f303 	lsl.w	r3, r2, r3
 8007836:	4299      	cmp	r1, r3
 8007838:	d119      	bne.n	800786e <_strtod_l+0x8c6>
 800783a:	4b94      	ldr	r3, [pc, #592]	@ (8007a8c <_strtod_l+0xae4>)
 800783c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800783e:	429a      	cmp	r2, r3
 8007840:	d102      	bne.n	8007848 <_strtod_l+0x8a0>
 8007842:	3101      	adds	r1, #1
 8007844:	f43f adcf 	beq.w	80073e6 <_strtod_l+0x43e>
 8007848:	4b8e      	ldr	r3, [pc, #568]	@ (8007a84 <_strtod_l+0xadc>)
 800784a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800784c:	401a      	ands	r2, r3
 800784e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007852:	f04f 0a00 	mov.w	sl, #0
 8007856:	9b08      	ldr	r3, [sp, #32]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1c1      	bne.n	80077e0 <_strtod_l+0x838>
 800785c:	e5ce      	b.n	80073fc <_strtod_l+0x454>
 800785e:	f04f 33ff 	mov.w	r3, #4294967295
 8007862:	e7e8      	b.n	8007836 <_strtod_l+0x88e>
 8007864:	4613      	mov	r3, r2
 8007866:	e7e6      	b.n	8007836 <_strtod_l+0x88e>
 8007868:	ea53 030a 	orrs.w	r3, r3, sl
 800786c:	d0aa      	beq.n	80077c4 <_strtod_l+0x81c>
 800786e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007870:	b1db      	cbz	r3, 80078aa <_strtod_l+0x902>
 8007872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007874:	4213      	tst	r3, r2
 8007876:	d0ee      	beq.n	8007856 <_strtod_l+0x8ae>
 8007878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800787a:	9a08      	ldr	r2, [sp, #32]
 800787c:	4650      	mov	r0, sl
 800787e:	4659      	mov	r1, fp
 8007880:	b1bb      	cbz	r3, 80078b2 <_strtod_l+0x90a>
 8007882:	f7ff fb6f 	bl	8006f64 <sulp>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800788e:	f7f8 fd1d 	bl	80002cc <__adddf3>
 8007892:	4682      	mov	sl, r0
 8007894:	468b      	mov	fp, r1
 8007896:	e7de      	b.n	8007856 <_strtod_l+0x8ae>
 8007898:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800789c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80078a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80078a4:	f04f 3aff 	mov.w	sl, #4294967295
 80078a8:	e7d5      	b.n	8007856 <_strtod_l+0x8ae>
 80078aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078ac:	ea13 0f0a 	tst.w	r3, sl
 80078b0:	e7e1      	b.n	8007876 <_strtod_l+0x8ce>
 80078b2:	f7ff fb57 	bl	8006f64 <sulp>
 80078b6:	4602      	mov	r2, r0
 80078b8:	460b      	mov	r3, r1
 80078ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078be:	f7f8 fd03 	bl	80002c8 <__aeabi_dsub>
 80078c2:	2200      	movs	r2, #0
 80078c4:	2300      	movs	r3, #0
 80078c6:	4682      	mov	sl, r0
 80078c8:	468b      	mov	fp, r1
 80078ca:	f7f9 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d0c1      	beq.n	8007856 <_strtod_l+0x8ae>
 80078d2:	e61b      	b.n	800750c <_strtod_l+0x564>
 80078d4:	4641      	mov	r1, r8
 80078d6:	4620      	mov	r0, r4
 80078d8:	f7ff fad0 	bl	8006e7c <__ratio>
 80078dc:	2200      	movs	r2, #0
 80078de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80078e2:	4606      	mov	r6, r0
 80078e4:	460f      	mov	r7, r1
 80078e6:	f7f9 f923 	bl	8000b30 <__aeabi_dcmple>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	d06d      	beq.n	80079ca <_strtod_l+0xa22>
 80078ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d178      	bne.n	80079e6 <_strtod_l+0xa3e>
 80078f4:	f1ba 0f00 	cmp.w	sl, #0
 80078f8:	d156      	bne.n	80079a8 <_strtod_l+0xa00>
 80078fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007900:	2b00      	cmp	r3, #0
 8007902:	d158      	bne.n	80079b6 <_strtod_l+0xa0e>
 8007904:	4b62      	ldr	r3, [pc, #392]	@ (8007a90 <_strtod_l+0xae8>)
 8007906:	2200      	movs	r2, #0
 8007908:	4630      	mov	r0, r6
 800790a:	4639      	mov	r1, r7
 800790c:	f7f9 f906 	bl	8000b1c <__aeabi_dcmplt>
 8007910:	2800      	cmp	r0, #0
 8007912:	d157      	bne.n	80079c4 <_strtod_l+0xa1c>
 8007914:	4630      	mov	r0, r6
 8007916:	4639      	mov	r1, r7
 8007918:	4b5e      	ldr	r3, [pc, #376]	@ (8007a94 <_strtod_l+0xaec>)
 800791a:	2200      	movs	r2, #0
 800791c:	f7f8 fe8c 	bl	8000638 <__aeabi_dmul>
 8007920:	4606      	mov	r6, r0
 8007922:	460f      	mov	r7, r1
 8007924:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007928:	9606      	str	r6, [sp, #24]
 800792a:	9307      	str	r3, [sp, #28]
 800792c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007930:	4d54      	ldr	r5, [pc, #336]	@ (8007a84 <_strtod_l+0xadc>)
 8007932:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007936:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007938:	401d      	ands	r5, r3
 800793a:	4b57      	ldr	r3, [pc, #348]	@ (8007a98 <_strtod_l+0xaf0>)
 800793c:	429d      	cmp	r5, r3
 800793e:	f040 80af 	bne.w	8007aa0 <_strtod_l+0xaf8>
 8007942:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007944:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007948:	4650      	mov	r0, sl
 800794a:	4659      	mov	r1, fp
 800794c:	f7ff f9d4 	bl	8006cf8 <__ulp>
 8007950:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007954:	f7f8 fe70 	bl	8000638 <__aeabi_dmul>
 8007958:	4652      	mov	r2, sl
 800795a:	465b      	mov	r3, fp
 800795c:	f7f8 fcb6 	bl	80002cc <__adddf3>
 8007960:	460b      	mov	r3, r1
 8007962:	4948      	ldr	r1, [pc, #288]	@ (8007a84 <_strtod_l+0xadc>)
 8007964:	4a4d      	ldr	r2, [pc, #308]	@ (8007a9c <_strtod_l+0xaf4>)
 8007966:	4019      	ands	r1, r3
 8007968:	4291      	cmp	r1, r2
 800796a:	4682      	mov	sl, r0
 800796c:	d942      	bls.n	80079f4 <_strtod_l+0xa4c>
 800796e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007970:	4b46      	ldr	r3, [pc, #280]	@ (8007a8c <_strtod_l+0xae4>)
 8007972:	429a      	cmp	r2, r3
 8007974:	d103      	bne.n	800797e <_strtod_l+0x9d6>
 8007976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007978:	3301      	adds	r3, #1
 800797a:	f43f ad34 	beq.w	80073e6 <_strtod_l+0x43e>
 800797e:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007a8c <_strtod_l+0xae4>
 8007982:	f04f 3aff 	mov.w	sl, #4294967295
 8007986:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007988:	9805      	ldr	r0, [sp, #20]
 800798a:	f7fe fe89 	bl	80066a0 <_Bfree>
 800798e:	9805      	ldr	r0, [sp, #20]
 8007990:	4649      	mov	r1, r9
 8007992:	f7fe fe85 	bl	80066a0 <_Bfree>
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	4641      	mov	r1, r8
 800799a:	f7fe fe81 	bl	80066a0 <_Bfree>
 800799e:	9805      	ldr	r0, [sp, #20]
 80079a0:	4621      	mov	r1, r4
 80079a2:	f7fe fe7d 	bl	80066a0 <_Bfree>
 80079a6:	e61e      	b.n	80075e6 <_strtod_l+0x63e>
 80079a8:	f1ba 0f01 	cmp.w	sl, #1
 80079ac:	d103      	bne.n	80079b6 <_strtod_l+0xa0e>
 80079ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f43f adab 	beq.w	800750c <_strtod_l+0x564>
 80079b6:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8007a60 <_strtod_l+0xab8>
 80079ba:	4f35      	ldr	r7, [pc, #212]	@ (8007a90 <_strtod_l+0xae8>)
 80079bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079c0:	2600      	movs	r6, #0
 80079c2:	e7b3      	b.n	800792c <_strtod_l+0x984>
 80079c4:	4f33      	ldr	r7, [pc, #204]	@ (8007a94 <_strtod_l+0xaec>)
 80079c6:	2600      	movs	r6, #0
 80079c8:	e7ac      	b.n	8007924 <_strtod_l+0x97c>
 80079ca:	4b32      	ldr	r3, [pc, #200]	@ (8007a94 <_strtod_l+0xaec>)
 80079cc:	4630      	mov	r0, r6
 80079ce:	4639      	mov	r1, r7
 80079d0:	2200      	movs	r2, #0
 80079d2:	f7f8 fe31 	bl	8000638 <__aeabi_dmul>
 80079d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079d8:	4606      	mov	r6, r0
 80079da:	460f      	mov	r7, r1
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d0a1      	beq.n	8007924 <_strtod_l+0x97c>
 80079e0:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80079e4:	e7a2      	b.n	800792c <_strtod_l+0x984>
 80079e6:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8007a68 <_strtod_l+0xac0>
 80079ea:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079ee:	ec57 6b17 	vmov	r6, r7, d7
 80079f2:	e79b      	b.n	800792c <_strtod_l+0x984>
 80079f4:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80079f8:	9b08      	ldr	r3, [sp, #32]
 80079fa:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1c1      	bne.n	8007986 <_strtod_l+0x9de>
 8007a02:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a06:	0d1b      	lsrs	r3, r3, #20
 8007a08:	051b      	lsls	r3, r3, #20
 8007a0a:	429d      	cmp	r5, r3
 8007a0c:	d1bb      	bne.n	8007986 <_strtod_l+0x9de>
 8007a0e:	4630      	mov	r0, r6
 8007a10:	4639      	mov	r1, r7
 8007a12:	f7f9 f971 	bl	8000cf8 <__aeabi_d2lz>
 8007a16:	f7f8 fde1 	bl	80005dc <__aeabi_l2d>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	4630      	mov	r0, r6
 8007a20:	4639      	mov	r1, r7
 8007a22:	f7f8 fc51 	bl	80002c8 <__aeabi_dsub>
 8007a26:	460b      	mov	r3, r1
 8007a28:	4602      	mov	r2, r0
 8007a2a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007a2e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007a32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a34:	ea46 060a 	orr.w	r6, r6, sl
 8007a38:	431e      	orrs	r6, r3
 8007a3a:	d06e      	beq.n	8007b1a <_strtod_l+0xb72>
 8007a3c:	a30c      	add	r3, pc, #48	@ (adr r3, 8007a70 <_strtod_l+0xac8>)
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	f7f9 f86b 	bl	8000b1c <__aeabi_dcmplt>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f47f acd8 	bne.w	80073fc <_strtod_l+0x454>
 8007a4c:	a30a      	add	r3, pc, #40	@ (adr r3, 8007a78 <_strtod_l+0xad0>)
 8007a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a56:	f7f9 f87f 	bl	8000b58 <__aeabi_dcmpgt>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	d093      	beq.n	8007986 <_strtod_l+0x9de>
 8007a5e:	e4cd      	b.n	80073fc <_strtod_l+0x454>
 8007a60:	00000000 	.word	0x00000000
 8007a64:	bff00000 	.word	0xbff00000
 8007a68:	00000000 	.word	0x00000000
 8007a6c:	3ff00000 	.word	0x3ff00000
 8007a70:	94a03595 	.word	0x94a03595
 8007a74:	3fdfffff 	.word	0x3fdfffff
 8007a78:	35afe535 	.word	0x35afe535
 8007a7c:	3fe00000 	.word	0x3fe00000
 8007a80:	39500000 	.word	0x39500000
 8007a84:	7ff00000 	.word	0x7ff00000
 8007a88:	000fffff 	.word	0x000fffff
 8007a8c:	7fefffff 	.word	0x7fefffff
 8007a90:	3ff00000 	.word	0x3ff00000
 8007a94:	3fe00000 	.word	0x3fe00000
 8007a98:	7fe00000 	.word	0x7fe00000
 8007a9c:	7c9fffff 	.word	0x7c9fffff
 8007aa0:	9b08      	ldr	r3, [sp, #32]
 8007aa2:	b323      	cbz	r3, 8007aee <_strtod_l+0xb46>
 8007aa4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007aa8:	d821      	bhi.n	8007aee <_strtod_l+0xb46>
 8007aaa:	a327      	add	r3, pc, #156	@ (adr r3, 8007b48 <_strtod_l+0xba0>)
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	4639      	mov	r1, r7
 8007ab4:	f7f9 f83c 	bl	8000b30 <__aeabi_dcmple>
 8007ab8:	b1a0      	cbz	r0, 8007ae4 <_strtod_l+0xb3c>
 8007aba:	4639      	mov	r1, r7
 8007abc:	4630      	mov	r0, r6
 8007abe:	f7f9 f893 	bl	8000be8 <__aeabi_d2uiz>
 8007ac2:	2801      	cmp	r0, #1
 8007ac4:	bf38      	it	cc
 8007ac6:	2001      	movcc	r0, #1
 8007ac8:	f7f8 fd3c 	bl	8000544 <__aeabi_ui2d>
 8007acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ace:	4606      	mov	r6, r0
 8007ad0:	460f      	mov	r7, r1
 8007ad2:	b9fb      	cbnz	r3, 8007b14 <_strtod_l+0xb6c>
 8007ad4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ad8:	9014      	str	r0, [sp, #80]	@ 0x50
 8007ada:	9315      	str	r3, [sp, #84]	@ 0x54
 8007adc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007ae0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ae4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ae6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007aea:	1b5b      	subs	r3, r3, r5
 8007aec:	9311      	str	r3, [sp, #68]	@ 0x44
 8007aee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007af2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007af6:	f7ff f8ff 	bl	8006cf8 <__ulp>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	4650      	mov	r0, sl
 8007b00:	4659      	mov	r1, fp
 8007b02:	f7f8 fd99 	bl	8000638 <__aeabi_dmul>
 8007b06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007b0a:	f7f8 fbdf 	bl	80002cc <__adddf3>
 8007b0e:	4682      	mov	sl, r0
 8007b10:	468b      	mov	fp, r1
 8007b12:	e771      	b.n	80079f8 <_strtod_l+0xa50>
 8007b14:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007b18:	e7e0      	b.n	8007adc <_strtod_l+0xb34>
 8007b1a:	a30d      	add	r3, pc, #52	@ (adr r3, 8007b50 <_strtod_l+0xba8>)
 8007b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b20:	f7f8 fffc 	bl	8000b1c <__aeabi_dcmplt>
 8007b24:	e799      	b.n	8007a5a <_strtod_l+0xab2>
 8007b26:	2300      	movs	r3, #0
 8007b28:	930e      	str	r3, [sp, #56]	@ 0x38
 8007b2a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007b2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b2e:	6013      	str	r3, [r2, #0]
 8007b30:	f7ff ba77 	b.w	8007022 <_strtod_l+0x7a>
 8007b34:	2a65      	cmp	r2, #101	@ 0x65
 8007b36:	f43f ab70 	beq.w	800721a <_strtod_l+0x272>
 8007b3a:	2a45      	cmp	r2, #69	@ 0x45
 8007b3c:	f43f ab6d 	beq.w	800721a <_strtod_l+0x272>
 8007b40:	2301      	movs	r3, #1
 8007b42:	f7ff bba8 	b.w	8007296 <_strtod_l+0x2ee>
 8007b46:	bf00      	nop
 8007b48:	ffc00000 	.word	0xffc00000
 8007b4c:	41dfffff 	.word	0x41dfffff
 8007b50:	94a03595 	.word	0x94a03595
 8007b54:	3fcfffff 	.word	0x3fcfffff

08007b58 <_strtod_r>:
 8007b58:	4b01      	ldr	r3, [pc, #4]	@ (8007b60 <_strtod_r+0x8>)
 8007b5a:	f7ff ba25 	b.w	8006fa8 <_strtod_l>
 8007b5e:	bf00      	nop
 8007b60:	20000068 	.word	0x20000068

08007b64 <_strtol_l.isra.0>:
 8007b64:	2b24      	cmp	r3, #36	@ 0x24
 8007b66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b6a:	4686      	mov	lr, r0
 8007b6c:	4690      	mov	r8, r2
 8007b6e:	d801      	bhi.n	8007b74 <_strtol_l.isra.0+0x10>
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d106      	bne.n	8007b82 <_strtol_l.isra.0+0x1e>
 8007b74:	f7fd fdc8 	bl	8005708 <__errno>
 8007b78:	2316      	movs	r3, #22
 8007b7a:	6003      	str	r3, [r0, #0]
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b82:	4834      	ldr	r0, [pc, #208]	@ (8007c54 <_strtol_l.isra.0+0xf0>)
 8007b84:	460d      	mov	r5, r1
 8007b86:	462a      	mov	r2, r5
 8007b88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b8c:	5d06      	ldrb	r6, [r0, r4]
 8007b8e:	f016 0608 	ands.w	r6, r6, #8
 8007b92:	d1f8      	bne.n	8007b86 <_strtol_l.isra.0+0x22>
 8007b94:	2c2d      	cmp	r4, #45	@ 0x2d
 8007b96:	d110      	bne.n	8007bba <_strtol_l.isra.0+0x56>
 8007b98:	782c      	ldrb	r4, [r5, #0]
 8007b9a:	2601      	movs	r6, #1
 8007b9c:	1c95      	adds	r5, r2, #2
 8007b9e:	f033 0210 	bics.w	r2, r3, #16
 8007ba2:	d115      	bne.n	8007bd0 <_strtol_l.isra.0+0x6c>
 8007ba4:	2c30      	cmp	r4, #48	@ 0x30
 8007ba6:	d10d      	bne.n	8007bc4 <_strtol_l.isra.0+0x60>
 8007ba8:	782a      	ldrb	r2, [r5, #0]
 8007baa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007bae:	2a58      	cmp	r2, #88	@ 0x58
 8007bb0:	d108      	bne.n	8007bc4 <_strtol_l.isra.0+0x60>
 8007bb2:	786c      	ldrb	r4, [r5, #1]
 8007bb4:	3502      	adds	r5, #2
 8007bb6:	2310      	movs	r3, #16
 8007bb8:	e00a      	b.n	8007bd0 <_strtol_l.isra.0+0x6c>
 8007bba:	2c2b      	cmp	r4, #43	@ 0x2b
 8007bbc:	bf04      	itt	eq
 8007bbe:	782c      	ldrbeq	r4, [r5, #0]
 8007bc0:	1c95      	addeq	r5, r2, #2
 8007bc2:	e7ec      	b.n	8007b9e <_strtol_l.isra.0+0x3a>
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1f6      	bne.n	8007bb6 <_strtol_l.isra.0+0x52>
 8007bc8:	2c30      	cmp	r4, #48	@ 0x30
 8007bca:	bf14      	ite	ne
 8007bcc:	230a      	movne	r3, #10
 8007bce:	2308      	moveq	r3, #8
 8007bd0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007bd4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007bd8:	2200      	movs	r2, #0
 8007bda:	fbbc f9f3 	udiv	r9, ip, r3
 8007bde:	4610      	mov	r0, r2
 8007be0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007be4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007be8:	2f09      	cmp	r7, #9
 8007bea:	d80f      	bhi.n	8007c0c <_strtol_l.isra.0+0xa8>
 8007bec:	463c      	mov	r4, r7
 8007bee:	42a3      	cmp	r3, r4
 8007bf0:	dd1b      	ble.n	8007c2a <_strtol_l.isra.0+0xc6>
 8007bf2:	1c57      	adds	r7, r2, #1
 8007bf4:	d007      	beq.n	8007c06 <_strtol_l.isra.0+0xa2>
 8007bf6:	4581      	cmp	r9, r0
 8007bf8:	d314      	bcc.n	8007c24 <_strtol_l.isra.0+0xc0>
 8007bfa:	d101      	bne.n	8007c00 <_strtol_l.isra.0+0x9c>
 8007bfc:	45a2      	cmp	sl, r4
 8007bfe:	db11      	blt.n	8007c24 <_strtol_l.isra.0+0xc0>
 8007c00:	fb00 4003 	mla	r0, r0, r3, r4
 8007c04:	2201      	movs	r2, #1
 8007c06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c0a:	e7eb      	b.n	8007be4 <_strtol_l.isra.0+0x80>
 8007c0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007c10:	2f19      	cmp	r7, #25
 8007c12:	d801      	bhi.n	8007c18 <_strtol_l.isra.0+0xb4>
 8007c14:	3c37      	subs	r4, #55	@ 0x37
 8007c16:	e7ea      	b.n	8007bee <_strtol_l.isra.0+0x8a>
 8007c18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007c1c:	2f19      	cmp	r7, #25
 8007c1e:	d804      	bhi.n	8007c2a <_strtol_l.isra.0+0xc6>
 8007c20:	3c57      	subs	r4, #87	@ 0x57
 8007c22:	e7e4      	b.n	8007bee <_strtol_l.isra.0+0x8a>
 8007c24:	f04f 32ff 	mov.w	r2, #4294967295
 8007c28:	e7ed      	b.n	8007c06 <_strtol_l.isra.0+0xa2>
 8007c2a:	1c53      	adds	r3, r2, #1
 8007c2c:	d108      	bne.n	8007c40 <_strtol_l.isra.0+0xdc>
 8007c2e:	2322      	movs	r3, #34	@ 0x22
 8007c30:	f8ce 3000 	str.w	r3, [lr]
 8007c34:	4660      	mov	r0, ip
 8007c36:	f1b8 0f00 	cmp.w	r8, #0
 8007c3a:	d0a0      	beq.n	8007b7e <_strtol_l.isra.0+0x1a>
 8007c3c:	1e69      	subs	r1, r5, #1
 8007c3e:	e006      	b.n	8007c4e <_strtol_l.isra.0+0xea>
 8007c40:	b106      	cbz	r6, 8007c44 <_strtol_l.isra.0+0xe0>
 8007c42:	4240      	negs	r0, r0
 8007c44:	f1b8 0f00 	cmp.w	r8, #0
 8007c48:	d099      	beq.n	8007b7e <_strtol_l.isra.0+0x1a>
 8007c4a:	2a00      	cmp	r2, #0
 8007c4c:	d1f6      	bne.n	8007c3c <_strtol_l.isra.0+0xd8>
 8007c4e:	f8c8 1000 	str.w	r1, [r8]
 8007c52:	e794      	b.n	8007b7e <_strtol_l.isra.0+0x1a>
 8007c54:	08009219 	.word	0x08009219

08007c58 <_strtol_r>:
 8007c58:	f7ff bf84 	b.w	8007b64 <_strtol_l.isra.0>

08007c5c <__ssputs_r>:
 8007c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c60:	688e      	ldr	r6, [r1, #8]
 8007c62:	461f      	mov	r7, r3
 8007c64:	42be      	cmp	r6, r7
 8007c66:	680b      	ldr	r3, [r1, #0]
 8007c68:	4682      	mov	sl, r0
 8007c6a:	460c      	mov	r4, r1
 8007c6c:	4690      	mov	r8, r2
 8007c6e:	d82d      	bhi.n	8007ccc <__ssputs_r+0x70>
 8007c70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c78:	d026      	beq.n	8007cc8 <__ssputs_r+0x6c>
 8007c7a:	6965      	ldr	r5, [r4, #20]
 8007c7c:	6909      	ldr	r1, [r1, #16]
 8007c7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c82:	eba3 0901 	sub.w	r9, r3, r1
 8007c86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c8a:	1c7b      	adds	r3, r7, #1
 8007c8c:	444b      	add	r3, r9
 8007c8e:	106d      	asrs	r5, r5, #1
 8007c90:	429d      	cmp	r5, r3
 8007c92:	bf38      	it	cc
 8007c94:	461d      	movcc	r5, r3
 8007c96:	0553      	lsls	r3, r2, #21
 8007c98:	d527      	bpl.n	8007cea <__ssputs_r+0x8e>
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	f7fe fc34 	bl	8006508 <_malloc_r>
 8007ca0:	4606      	mov	r6, r0
 8007ca2:	b360      	cbz	r0, 8007cfe <__ssputs_r+0xa2>
 8007ca4:	6921      	ldr	r1, [r4, #16]
 8007ca6:	464a      	mov	r2, r9
 8007ca8:	f000 fa18 	bl	80080dc <memcpy>
 8007cac:	89a3      	ldrh	r3, [r4, #12]
 8007cae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007cb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cb6:	81a3      	strh	r3, [r4, #12]
 8007cb8:	6126      	str	r6, [r4, #16]
 8007cba:	6165      	str	r5, [r4, #20]
 8007cbc:	444e      	add	r6, r9
 8007cbe:	eba5 0509 	sub.w	r5, r5, r9
 8007cc2:	6026      	str	r6, [r4, #0]
 8007cc4:	60a5      	str	r5, [r4, #8]
 8007cc6:	463e      	mov	r6, r7
 8007cc8:	42be      	cmp	r6, r7
 8007cca:	d900      	bls.n	8007cce <__ssputs_r+0x72>
 8007ccc:	463e      	mov	r6, r7
 8007cce:	6820      	ldr	r0, [r4, #0]
 8007cd0:	4632      	mov	r2, r6
 8007cd2:	4641      	mov	r1, r8
 8007cd4:	f000 f9c6 	bl	8008064 <memmove>
 8007cd8:	68a3      	ldr	r3, [r4, #8]
 8007cda:	1b9b      	subs	r3, r3, r6
 8007cdc:	60a3      	str	r3, [r4, #8]
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	4433      	add	r3, r6
 8007ce2:	6023      	str	r3, [r4, #0]
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cea:	462a      	mov	r2, r5
 8007cec:	f000 fd87 	bl	80087fe <_realloc_r>
 8007cf0:	4606      	mov	r6, r0
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	d1e0      	bne.n	8007cb8 <__ssputs_r+0x5c>
 8007cf6:	6921      	ldr	r1, [r4, #16]
 8007cf8:	4650      	mov	r0, sl
 8007cfa:	f7fe fb91 	bl	8006420 <_free_r>
 8007cfe:	230c      	movs	r3, #12
 8007d00:	f8ca 3000 	str.w	r3, [sl]
 8007d04:	89a3      	ldrh	r3, [r4, #12]
 8007d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d10:	e7e9      	b.n	8007ce6 <__ssputs_r+0x8a>
	...

08007d14 <_svfiprintf_r>:
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	4698      	mov	r8, r3
 8007d1a:	898b      	ldrh	r3, [r1, #12]
 8007d1c:	061b      	lsls	r3, r3, #24
 8007d1e:	b09d      	sub	sp, #116	@ 0x74
 8007d20:	4607      	mov	r7, r0
 8007d22:	460d      	mov	r5, r1
 8007d24:	4614      	mov	r4, r2
 8007d26:	d510      	bpl.n	8007d4a <_svfiprintf_r+0x36>
 8007d28:	690b      	ldr	r3, [r1, #16]
 8007d2a:	b973      	cbnz	r3, 8007d4a <_svfiprintf_r+0x36>
 8007d2c:	2140      	movs	r1, #64	@ 0x40
 8007d2e:	f7fe fbeb 	bl	8006508 <_malloc_r>
 8007d32:	6028      	str	r0, [r5, #0]
 8007d34:	6128      	str	r0, [r5, #16]
 8007d36:	b930      	cbnz	r0, 8007d46 <_svfiprintf_r+0x32>
 8007d38:	230c      	movs	r3, #12
 8007d3a:	603b      	str	r3, [r7, #0]
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	b01d      	add	sp, #116	@ 0x74
 8007d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d46:	2340      	movs	r3, #64	@ 0x40
 8007d48:	616b      	str	r3, [r5, #20]
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d4e:	2320      	movs	r3, #32
 8007d50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d58:	2330      	movs	r3, #48	@ 0x30
 8007d5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ef8 <_svfiprintf_r+0x1e4>
 8007d5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d62:	f04f 0901 	mov.w	r9, #1
 8007d66:	4623      	mov	r3, r4
 8007d68:	469a      	mov	sl, r3
 8007d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d6e:	b10a      	cbz	r2, 8007d74 <_svfiprintf_r+0x60>
 8007d70:	2a25      	cmp	r2, #37	@ 0x25
 8007d72:	d1f9      	bne.n	8007d68 <_svfiprintf_r+0x54>
 8007d74:	ebba 0b04 	subs.w	fp, sl, r4
 8007d78:	d00b      	beq.n	8007d92 <_svfiprintf_r+0x7e>
 8007d7a:	465b      	mov	r3, fp
 8007d7c:	4622      	mov	r2, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	4638      	mov	r0, r7
 8007d82:	f7ff ff6b 	bl	8007c5c <__ssputs_r>
 8007d86:	3001      	adds	r0, #1
 8007d88:	f000 80a7 	beq.w	8007eda <_svfiprintf_r+0x1c6>
 8007d8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d8e:	445a      	add	r2, fp
 8007d90:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d92:	f89a 3000 	ldrb.w	r3, [sl]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 809f 	beq.w	8007eda <_svfiprintf_r+0x1c6>
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007da2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007da6:	f10a 0a01 	add.w	sl, sl, #1
 8007daa:	9304      	str	r3, [sp, #16]
 8007dac:	9307      	str	r3, [sp, #28]
 8007dae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007db2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007db4:	4654      	mov	r4, sl
 8007db6:	2205      	movs	r2, #5
 8007db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dbc:	484e      	ldr	r0, [pc, #312]	@ (8007ef8 <_svfiprintf_r+0x1e4>)
 8007dbe:	f7f8 fa27 	bl	8000210 <memchr>
 8007dc2:	9a04      	ldr	r2, [sp, #16]
 8007dc4:	b9d8      	cbnz	r0, 8007dfe <_svfiprintf_r+0xea>
 8007dc6:	06d0      	lsls	r0, r2, #27
 8007dc8:	bf44      	itt	mi
 8007dca:	2320      	movmi	r3, #32
 8007dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dd0:	0711      	lsls	r1, r2, #28
 8007dd2:	bf44      	itt	mi
 8007dd4:	232b      	movmi	r3, #43	@ 0x2b
 8007dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dda:	f89a 3000 	ldrb.w	r3, [sl]
 8007dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8007de0:	d015      	beq.n	8007e0e <_svfiprintf_r+0xfa>
 8007de2:	9a07      	ldr	r2, [sp, #28]
 8007de4:	4654      	mov	r4, sl
 8007de6:	2000      	movs	r0, #0
 8007de8:	f04f 0c0a 	mov.w	ip, #10
 8007dec:	4621      	mov	r1, r4
 8007dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007df2:	3b30      	subs	r3, #48	@ 0x30
 8007df4:	2b09      	cmp	r3, #9
 8007df6:	d94b      	bls.n	8007e90 <_svfiprintf_r+0x17c>
 8007df8:	b1b0      	cbz	r0, 8007e28 <_svfiprintf_r+0x114>
 8007dfa:	9207      	str	r2, [sp, #28]
 8007dfc:	e014      	b.n	8007e28 <_svfiprintf_r+0x114>
 8007dfe:	eba0 0308 	sub.w	r3, r0, r8
 8007e02:	fa09 f303 	lsl.w	r3, r9, r3
 8007e06:	4313      	orrs	r3, r2
 8007e08:	9304      	str	r3, [sp, #16]
 8007e0a:	46a2      	mov	sl, r4
 8007e0c:	e7d2      	b.n	8007db4 <_svfiprintf_r+0xa0>
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	1d19      	adds	r1, r3, #4
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	9103      	str	r1, [sp, #12]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bfbb      	ittet	lt
 8007e1a:	425b      	neglt	r3, r3
 8007e1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007e20:	9307      	strge	r3, [sp, #28]
 8007e22:	9307      	strlt	r3, [sp, #28]
 8007e24:	bfb8      	it	lt
 8007e26:	9204      	strlt	r2, [sp, #16]
 8007e28:	7823      	ldrb	r3, [r4, #0]
 8007e2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e2c:	d10a      	bne.n	8007e44 <_svfiprintf_r+0x130>
 8007e2e:	7863      	ldrb	r3, [r4, #1]
 8007e30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e32:	d132      	bne.n	8007e9a <_svfiprintf_r+0x186>
 8007e34:	9b03      	ldr	r3, [sp, #12]
 8007e36:	1d1a      	adds	r2, r3, #4
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	9203      	str	r2, [sp, #12]
 8007e3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e40:	3402      	adds	r4, #2
 8007e42:	9305      	str	r3, [sp, #20]
 8007e44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f08 <_svfiprintf_r+0x1f4>
 8007e48:	7821      	ldrb	r1, [r4, #0]
 8007e4a:	2203      	movs	r2, #3
 8007e4c:	4650      	mov	r0, sl
 8007e4e:	f7f8 f9df 	bl	8000210 <memchr>
 8007e52:	b138      	cbz	r0, 8007e64 <_svfiprintf_r+0x150>
 8007e54:	9b04      	ldr	r3, [sp, #16]
 8007e56:	eba0 000a 	sub.w	r0, r0, sl
 8007e5a:	2240      	movs	r2, #64	@ 0x40
 8007e5c:	4082      	lsls	r2, r0
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	3401      	adds	r4, #1
 8007e62:	9304      	str	r3, [sp, #16]
 8007e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e68:	4824      	ldr	r0, [pc, #144]	@ (8007efc <_svfiprintf_r+0x1e8>)
 8007e6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e6e:	2206      	movs	r2, #6
 8007e70:	f7f8 f9ce 	bl	8000210 <memchr>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d036      	beq.n	8007ee6 <_svfiprintf_r+0x1d2>
 8007e78:	4b21      	ldr	r3, [pc, #132]	@ (8007f00 <_svfiprintf_r+0x1ec>)
 8007e7a:	bb1b      	cbnz	r3, 8007ec4 <_svfiprintf_r+0x1b0>
 8007e7c:	9b03      	ldr	r3, [sp, #12]
 8007e7e:	3307      	adds	r3, #7
 8007e80:	f023 0307 	bic.w	r3, r3, #7
 8007e84:	3308      	adds	r3, #8
 8007e86:	9303      	str	r3, [sp, #12]
 8007e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8a:	4433      	add	r3, r6
 8007e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e8e:	e76a      	b.n	8007d66 <_svfiprintf_r+0x52>
 8007e90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e94:	460c      	mov	r4, r1
 8007e96:	2001      	movs	r0, #1
 8007e98:	e7a8      	b.n	8007dec <_svfiprintf_r+0xd8>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	3401      	adds	r4, #1
 8007e9e:	9305      	str	r3, [sp, #20]
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	f04f 0c0a 	mov.w	ip, #10
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eac:	3a30      	subs	r2, #48	@ 0x30
 8007eae:	2a09      	cmp	r2, #9
 8007eb0:	d903      	bls.n	8007eba <_svfiprintf_r+0x1a6>
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d0c6      	beq.n	8007e44 <_svfiprintf_r+0x130>
 8007eb6:	9105      	str	r1, [sp, #20]
 8007eb8:	e7c4      	b.n	8007e44 <_svfiprintf_r+0x130>
 8007eba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ebe:	4604      	mov	r4, r0
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e7f0      	b.n	8007ea6 <_svfiprintf_r+0x192>
 8007ec4:	ab03      	add	r3, sp, #12
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	462a      	mov	r2, r5
 8007eca:	4b0e      	ldr	r3, [pc, #56]	@ (8007f04 <_svfiprintf_r+0x1f0>)
 8007ecc:	a904      	add	r1, sp, #16
 8007ece:	4638      	mov	r0, r7
 8007ed0:	f7fc fcaa 	bl	8004828 <_printf_float>
 8007ed4:	1c42      	adds	r2, r0, #1
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	d1d6      	bne.n	8007e88 <_svfiprintf_r+0x174>
 8007eda:	89ab      	ldrh	r3, [r5, #12]
 8007edc:	065b      	lsls	r3, r3, #25
 8007ede:	f53f af2d 	bmi.w	8007d3c <_svfiprintf_r+0x28>
 8007ee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ee4:	e72c      	b.n	8007d40 <_svfiprintf_r+0x2c>
 8007ee6:	ab03      	add	r3, sp, #12
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	462a      	mov	r2, r5
 8007eec:	4b05      	ldr	r3, [pc, #20]	@ (8007f04 <_svfiprintf_r+0x1f0>)
 8007eee:	a904      	add	r1, sp, #16
 8007ef0:	4638      	mov	r0, r7
 8007ef2:	f7fc ff33 	bl	8004d5c <_printf_i>
 8007ef6:	e7ed      	b.n	8007ed4 <_svfiprintf_r+0x1c0>
 8007ef8:	08009015 	.word	0x08009015
 8007efc:	0800901f 	.word	0x0800901f
 8007f00:	08004829 	.word	0x08004829
 8007f04:	08007c5d 	.word	0x08007c5d
 8007f08:	0800901b 	.word	0x0800901b

08007f0c <__sflush_r>:
 8007f0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f14:	0716      	lsls	r6, r2, #28
 8007f16:	4605      	mov	r5, r0
 8007f18:	460c      	mov	r4, r1
 8007f1a:	d454      	bmi.n	8007fc6 <__sflush_r+0xba>
 8007f1c:	684b      	ldr	r3, [r1, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	dc02      	bgt.n	8007f28 <__sflush_r+0x1c>
 8007f22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	dd48      	ble.n	8007fba <__sflush_r+0xae>
 8007f28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f2a:	2e00      	cmp	r6, #0
 8007f2c:	d045      	beq.n	8007fba <__sflush_r+0xae>
 8007f2e:	2300      	movs	r3, #0
 8007f30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f34:	682f      	ldr	r7, [r5, #0]
 8007f36:	6a21      	ldr	r1, [r4, #32]
 8007f38:	602b      	str	r3, [r5, #0]
 8007f3a:	d030      	beq.n	8007f9e <__sflush_r+0x92>
 8007f3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f3e:	89a3      	ldrh	r3, [r4, #12]
 8007f40:	0759      	lsls	r1, r3, #29
 8007f42:	d505      	bpl.n	8007f50 <__sflush_r+0x44>
 8007f44:	6863      	ldr	r3, [r4, #4]
 8007f46:	1ad2      	subs	r2, r2, r3
 8007f48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f4a:	b10b      	cbz	r3, 8007f50 <__sflush_r+0x44>
 8007f4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f4e:	1ad2      	subs	r2, r2, r3
 8007f50:	2300      	movs	r3, #0
 8007f52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f54:	6a21      	ldr	r1, [r4, #32]
 8007f56:	4628      	mov	r0, r5
 8007f58:	47b0      	blx	r6
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	d106      	bne.n	8007f6e <__sflush_r+0x62>
 8007f60:	6829      	ldr	r1, [r5, #0]
 8007f62:	291d      	cmp	r1, #29
 8007f64:	d82b      	bhi.n	8007fbe <__sflush_r+0xb2>
 8007f66:	4a2a      	ldr	r2, [pc, #168]	@ (8008010 <__sflush_r+0x104>)
 8007f68:	40ca      	lsrs	r2, r1
 8007f6a:	07d6      	lsls	r6, r2, #31
 8007f6c:	d527      	bpl.n	8007fbe <__sflush_r+0xb2>
 8007f6e:	2200      	movs	r2, #0
 8007f70:	6062      	str	r2, [r4, #4]
 8007f72:	04d9      	lsls	r1, r3, #19
 8007f74:	6922      	ldr	r2, [r4, #16]
 8007f76:	6022      	str	r2, [r4, #0]
 8007f78:	d504      	bpl.n	8007f84 <__sflush_r+0x78>
 8007f7a:	1c42      	adds	r2, r0, #1
 8007f7c:	d101      	bne.n	8007f82 <__sflush_r+0x76>
 8007f7e:	682b      	ldr	r3, [r5, #0]
 8007f80:	b903      	cbnz	r3, 8007f84 <__sflush_r+0x78>
 8007f82:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f86:	602f      	str	r7, [r5, #0]
 8007f88:	b1b9      	cbz	r1, 8007fba <__sflush_r+0xae>
 8007f8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	d002      	beq.n	8007f98 <__sflush_r+0x8c>
 8007f92:	4628      	mov	r0, r5
 8007f94:	f7fe fa44 	bl	8006420 <_free_r>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f9c:	e00d      	b.n	8007fba <__sflush_r+0xae>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	47b0      	blx	r6
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	1c50      	adds	r0, r2, #1
 8007fa8:	d1c9      	bne.n	8007f3e <__sflush_r+0x32>
 8007faa:	682b      	ldr	r3, [r5, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d0c6      	beq.n	8007f3e <__sflush_r+0x32>
 8007fb0:	2b1d      	cmp	r3, #29
 8007fb2:	d001      	beq.n	8007fb8 <__sflush_r+0xac>
 8007fb4:	2b16      	cmp	r3, #22
 8007fb6:	d11e      	bne.n	8007ff6 <__sflush_r+0xea>
 8007fb8:	602f      	str	r7, [r5, #0]
 8007fba:	2000      	movs	r0, #0
 8007fbc:	e022      	b.n	8008004 <__sflush_r+0xf8>
 8007fbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fc2:	b21b      	sxth	r3, r3
 8007fc4:	e01b      	b.n	8007ffe <__sflush_r+0xf2>
 8007fc6:	690f      	ldr	r7, [r1, #16]
 8007fc8:	2f00      	cmp	r7, #0
 8007fca:	d0f6      	beq.n	8007fba <__sflush_r+0xae>
 8007fcc:	0793      	lsls	r3, r2, #30
 8007fce:	680e      	ldr	r6, [r1, #0]
 8007fd0:	bf08      	it	eq
 8007fd2:	694b      	ldreq	r3, [r1, #20]
 8007fd4:	600f      	str	r7, [r1, #0]
 8007fd6:	bf18      	it	ne
 8007fd8:	2300      	movne	r3, #0
 8007fda:	eba6 0807 	sub.w	r8, r6, r7
 8007fde:	608b      	str	r3, [r1, #8]
 8007fe0:	f1b8 0f00 	cmp.w	r8, #0
 8007fe4:	dde9      	ble.n	8007fba <__sflush_r+0xae>
 8007fe6:	6a21      	ldr	r1, [r4, #32]
 8007fe8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fea:	4643      	mov	r3, r8
 8007fec:	463a      	mov	r2, r7
 8007fee:	4628      	mov	r0, r5
 8007ff0:	47b0      	blx	r6
 8007ff2:	2800      	cmp	r0, #0
 8007ff4:	dc08      	bgt.n	8008008 <__sflush_r+0xfc>
 8007ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ffe:	81a3      	strh	r3, [r4, #12]
 8008000:	f04f 30ff 	mov.w	r0, #4294967295
 8008004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008008:	4407      	add	r7, r0
 800800a:	eba8 0800 	sub.w	r8, r8, r0
 800800e:	e7e7      	b.n	8007fe0 <__sflush_r+0xd4>
 8008010:	20400001 	.word	0x20400001

08008014 <_fflush_r>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	690b      	ldr	r3, [r1, #16]
 8008018:	4605      	mov	r5, r0
 800801a:	460c      	mov	r4, r1
 800801c:	b913      	cbnz	r3, 8008024 <_fflush_r+0x10>
 800801e:	2500      	movs	r5, #0
 8008020:	4628      	mov	r0, r5
 8008022:	bd38      	pop	{r3, r4, r5, pc}
 8008024:	b118      	cbz	r0, 800802e <_fflush_r+0x1a>
 8008026:	6a03      	ldr	r3, [r0, #32]
 8008028:	b90b      	cbnz	r3, 800802e <_fflush_r+0x1a>
 800802a:	f7fd fa49 	bl	80054c0 <__sinit>
 800802e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0f3      	beq.n	800801e <_fflush_r+0xa>
 8008036:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008038:	07d0      	lsls	r0, r2, #31
 800803a:	d404      	bmi.n	8008046 <_fflush_r+0x32>
 800803c:	0599      	lsls	r1, r3, #22
 800803e:	d402      	bmi.n	8008046 <_fflush_r+0x32>
 8008040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008042:	f7fd fb8c 	bl	800575e <__retarget_lock_acquire_recursive>
 8008046:	4628      	mov	r0, r5
 8008048:	4621      	mov	r1, r4
 800804a:	f7ff ff5f 	bl	8007f0c <__sflush_r>
 800804e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008050:	07da      	lsls	r2, r3, #31
 8008052:	4605      	mov	r5, r0
 8008054:	d4e4      	bmi.n	8008020 <_fflush_r+0xc>
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	059b      	lsls	r3, r3, #22
 800805a:	d4e1      	bmi.n	8008020 <_fflush_r+0xc>
 800805c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800805e:	f7fd fb7f 	bl	8005760 <__retarget_lock_release_recursive>
 8008062:	e7dd      	b.n	8008020 <_fflush_r+0xc>

08008064 <memmove>:
 8008064:	4288      	cmp	r0, r1
 8008066:	b510      	push	{r4, lr}
 8008068:	eb01 0402 	add.w	r4, r1, r2
 800806c:	d902      	bls.n	8008074 <memmove+0x10>
 800806e:	4284      	cmp	r4, r0
 8008070:	4623      	mov	r3, r4
 8008072:	d807      	bhi.n	8008084 <memmove+0x20>
 8008074:	1e43      	subs	r3, r0, #1
 8008076:	42a1      	cmp	r1, r4
 8008078:	d008      	beq.n	800808c <memmove+0x28>
 800807a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800807e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008082:	e7f8      	b.n	8008076 <memmove+0x12>
 8008084:	4402      	add	r2, r0
 8008086:	4601      	mov	r1, r0
 8008088:	428a      	cmp	r2, r1
 800808a:	d100      	bne.n	800808e <memmove+0x2a>
 800808c:	bd10      	pop	{r4, pc}
 800808e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008092:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008096:	e7f7      	b.n	8008088 <memmove+0x24>

08008098 <strncmp>:
 8008098:	b510      	push	{r4, lr}
 800809a:	b16a      	cbz	r2, 80080b8 <strncmp+0x20>
 800809c:	3901      	subs	r1, #1
 800809e:	1884      	adds	r4, r0, r2
 80080a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d103      	bne.n	80080b4 <strncmp+0x1c>
 80080ac:	42a0      	cmp	r0, r4
 80080ae:	d001      	beq.n	80080b4 <strncmp+0x1c>
 80080b0:	2a00      	cmp	r2, #0
 80080b2:	d1f5      	bne.n	80080a0 <strncmp+0x8>
 80080b4:	1ad0      	subs	r0, r2, r3
 80080b6:	bd10      	pop	{r4, pc}
 80080b8:	4610      	mov	r0, r2
 80080ba:	e7fc      	b.n	80080b6 <strncmp+0x1e>

080080bc <_sbrk_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4d06      	ldr	r5, [pc, #24]	@ (80080d8 <_sbrk_r+0x1c>)
 80080c0:	2300      	movs	r3, #0
 80080c2:	4604      	mov	r4, r0
 80080c4:	4608      	mov	r0, r1
 80080c6:	602b      	str	r3, [r5, #0]
 80080c8:	f7f9 ff2a 	bl	8001f20 <_sbrk>
 80080cc:	1c43      	adds	r3, r0, #1
 80080ce:	d102      	bne.n	80080d6 <_sbrk_r+0x1a>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	b103      	cbz	r3, 80080d6 <_sbrk_r+0x1a>
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	bd38      	pop	{r3, r4, r5, pc}
 80080d8:	20000460 	.word	0x20000460

080080dc <memcpy>:
 80080dc:	440a      	add	r2, r1
 80080de:	4291      	cmp	r1, r2
 80080e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80080e4:	d100      	bne.n	80080e8 <memcpy+0xc>
 80080e6:	4770      	bx	lr
 80080e8:	b510      	push	{r4, lr}
 80080ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080f2:	4291      	cmp	r1, r2
 80080f4:	d1f9      	bne.n	80080ea <memcpy+0xe>
 80080f6:	bd10      	pop	{r4, pc}

080080f8 <nan>:
 80080f8:	4901      	ldr	r1, [pc, #4]	@ (8008100 <nan+0x8>)
 80080fa:	2000      	movs	r0, #0
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	7ff80000 	.word	0x7ff80000

08008104 <__assert_func>:
 8008104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008106:	4614      	mov	r4, r2
 8008108:	461a      	mov	r2, r3
 800810a:	4b09      	ldr	r3, [pc, #36]	@ (8008130 <__assert_func+0x2c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4605      	mov	r5, r0
 8008110:	68d8      	ldr	r0, [r3, #12]
 8008112:	b14c      	cbz	r4, 8008128 <__assert_func+0x24>
 8008114:	4b07      	ldr	r3, [pc, #28]	@ (8008134 <__assert_func+0x30>)
 8008116:	9100      	str	r1, [sp, #0]
 8008118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800811c:	4906      	ldr	r1, [pc, #24]	@ (8008138 <__assert_func+0x34>)
 800811e:	462b      	mov	r3, r5
 8008120:	f000 fba8 	bl	8008874 <fiprintf>
 8008124:	f000 fbb8 	bl	8008898 <abort>
 8008128:	4b04      	ldr	r3, [pc, #16]	@ (800813c <__assert_func+0x38>)
 800812a:	461c      	mov	r4, r3
 800812c:	e7f3      	b.n	8008116 <__assert_func+0x12>
 800812e:	bf00      	nop
 8008130:	20000018 	.word	0x20000018
 8008134:	0800902e 	.word	0x0800902e
 8008138:	0800903b 	.word	0x0800903b
 800813c:	08009069 	.word	0x08009069

08008140 <_calloc_r>:
 8008140:	b570      	push	{r4, r5, r6, lr}
 8008142:	fba1 5402 	umull	r5, r4, r1, r2
 8008146:	b934      	cbnz	r4, 8008156 <_calloc_r+0x16>
 8008148:	4629      	mov	r1, r5
 800814a:	f7fe f9dd 	bl	8006508 <_malloc_r>
 800814e:	4606      	mov	r6, r0
 8008150:	b928      	cbnz	r0, 800815e <_calloc_r+0x1e>
 8008152:	4630      	mov	r0, r6
 8008154:	bd70      	pop	{r4, r5, r6, pc}
 8008156:	220c      	movs	r2, #12
 8008158:	6002      	str	r2, [r0, #0]
 800815a:	2600      	movs	r6, #0
 800815c:	e7f9      	b.n	8008152 <_calloc_r+0x12>
 800815e:	462a      	mov	r2, r5
 8008160:	4621      	mov	r1, r4
 8008162:	f7fd fa7e 	bl	8005662 <memset>
 8008166:	e7f4      	b.n	8008152 <_calloc_r+0x12>

08008168 <rshift>:
 8008168:	6903      	ldr	r3, [r0, #16]
 800816a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800816e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008172:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008176:	f100 0414 	add.w	r4, r0, #20
 800817a:	dd45      	ble.n	8008208 <rshift+0xa0>
 800817c:	f011 011f 	ands.w	r1, r1, #31
 8008180:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008184:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008188:	d10c      	bne.n	80081a4 <rshift+0x3c>
 800818a:	f100 0710 	add.w	r7, r0, #16
 800818e:	4629      	mov	r1, r5
 8008190:	42b1      	cmp	r1, r6
 8008192:	d334      	bcc.n	80081fe <rshift+0x96>
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	1eea      	subs	r2, r5, #3
 800819a:	4296      	cmp	r6, r2
 800819c:	bf38      	it	cc
 800819e:	2300      	movcc	r3, #0
 80081a0:	4423      	add	r3, r4
 80081a2:	e015      	b.n	80081d0 <rshift+0x68>
 80081a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80081a8:	f1c1 0820 	rsb	r8, r1, #32
 80081ac:	40cf      	lsrs	r7, r1
 80081ae:	f105 0e04 	add.w	lr, r5, #4
 80081b2:	46a1      	mov	r9, r4
 80081b4:	4576      	cmp	r6, lr
 80081b6:	46f4      	mov	ip, lr
 80081b8:	d815      	bhi.n	80081e6 <rshift+0x7e>
 80081ba:	1a9a      	subs	r2, r3, r2
 80081bc:	0092      	lsls	r2, r2, #2
 80081be:	3a04      	subs	r2, #4
 80081c0:	3501      	adds	r5, #1
 80081c2:	42ae      	cmp	r6, r5
 80081c4:	bf38      	it	cc
 80081c6:	2200      	movcc	r2, #0
 80081c8:	18a3      	adds	r3, r4, r2
 80081ca:	50a7      	str	r7, [r4, r2]
 80081cc:	b107      	cbz	r7, 80081d0 <rshift+0x68>
 80081ce:	3304      	adds	r3, #4
 80081d0:	1b1a      	subs	r2, r3, r4
 80081d2:	42a3      	cmp	r3, r4
 80081d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80081d8:	bf08      	it	eq
 80081da:	2300      	moveq	r3, #0
 80081dc:	6102      	str	r2, [r0, #16]
 80081de:	bf08      	it	eq
 80081e0:	6143      	streq	r3, [r0, #20]
 80081e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081e6:	f8dc c000 	ldr.w	ip, [ip]
 80081ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80081ee:	ea4c 0707 	orr.w	r7, ip, r7
 80081f2:	f849 7b04 	str.w	r7, [r9], #4
 80081f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80081fa:	40cf      	lsrs	r7, r1
 80081fc:	e7da      	b.n	80081b4 <rshift+0x4c>
 80081fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008202:	f847 cf04 	str.w	ip, [r7, #4]!
 8008206:	e7c3      	b.n	8008190 <rshift+0x28>
 8008208:	4623      	mov	r3, r4
 800820a:	e7e1      	b.n	80081d0 <rshift+0x68>

0800820c <__hexdig_fun>:
 800820c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008210:	2b09      	cmp	r3, #9
 8008212:	d802      	bhi.n	800821a <__hexdig_fun+0xe>
 8008214:	3820      	subs	r0, #32
 8008216:	b2c0      	uxtb	r0, r0
 8008218:	4770      	bx	lr
 800821a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800821e:	2b05      	cmp	r3, #5
 8008220:	d801      	bhi.n	8008226 <__hexdig_fun+0x1a>
 8008222:	3847      	subs	r0, #71	@ 0x47
 8008224:	e7f7      	b.n	8008216 <__hexdig_fun+0xa>
 8008226:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800822a:	2b05      	cmp	r3, #5
 800822c:	d801      	bhi.n	8008232 <__hexdig_fun+0x26>
 800822e:	3827      	subs	r0, #39	@ 0x27
 8008230:	e7f1      	b.n	8008216 <__hexdig_fun+0xa>
 8008232:	2000      	movs	r0, #0
 8008234:	4770      	bx	lr
	...

08008238 <__gethex>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	b085      	sub	sp, #20
 800823e:	468a      	mov	sl, r1
 8008240:	9302      	str	r3, [sp, #8]
 8008242:	680b      	ldr	r3, [r1, #0]
 8008244:	9001      	str	r0, [sp, #4]
 8008246:	4690      	mov	r8, r2
 8008248:	1c9c      	adds	r4, r3, #2
 800824a:	46a1      	mov	r9, r4
 800824c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008250:	2830      	cmp	r0, #48	@ 0x30
 8008252:	d0fa      	beq.n	800824a <__gethex+0x12>
 8008254:	eba9 0303 	sub.w	r3, r9, r3
 8008258:	f1a3 0b02 	sub.w	fp, r3, #2
 800825c:	f7ff ffd6 	bl	800820c <__hexdig_fun>
 8008260:	4605      	mov	r5, r0
 8008262:	2800      	cmp	r0, #0
 8008264:	d168      	bne.n	8008338 <__gethex+0x100>
 8008266:	49a0      	ldr	r1, [pc, #640]	@ (80084e8 <__gethex+0x2b0>)
 8008268:	2201      	movs	r2, #1
 800826a:	4648      	mov	r0, r9
 800826c:	f7ff ff14 	bl	8008098 <strncmp>
 8008270:	4607      	mov	r7, r0
 8008272:	2800      	cmp	r0, #0
 8008274:	d167      	bne.n	8008346 <__gethex+0x10e>
 8008276:	f899 0001 	ldrb.w	r0, [r9, #1]
 800827a:	4626      	mov	r6, r4
 800827c:	f7ff ffc6 	bl	800820c <__hexdig_fun>
 8008280:	2800      	cmp	r0, #0
 8008282:	d062      	beq.n	800834a <__gethex+0x112>
 8008284:	4623      	mov	r3, r4
 8008286:	7818      	ldrb	r0, [r3, #0]
 8008288:	2830      	cmp	r0, #48	@ 0x30
 800828a:	4699      	mov	r9, r3
 800828c:	f103 0301 	add.w	r3, r3, #1
 8008290:	d0f9      	beq.n	8008286 <__gethex+0x4e>
 8008292:	f7ff ffbb 	bl	800820c <__hexdig_fun>
 8008296:	fab0 f580 	clz	r5, r0
 800829a:	096d      	lsrs	r5, r5, #5
 800829c:	f04f 0b01 	mov.w	fp, #1
 80082a0:	464a      	mov	r2, r9
 80082a2:	4616      	mov	r6, r2
 80082a4:	3201      	adds	r2, #1
 80082a6:	7830      	ldrb	r0, [r6, #0]
 80082a8:	f7ff ffb0 	bl	800820c <__hexdig_fun>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d1f8      	bne.n	80082a2 <__gethex+0x6a>
 80082b0:	498d      	ldr	r1, [pc, #564]	@ (80084e8 <__gethex+0x2b0>)
 80082b2:	2201      	movs	r2, #1
 80082b4:	4630      	mov	r0, r6
 80082b6:	f7ff feef 	bl	8008098 <strncmp>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d13f      	bne.n	800833e <__gethex+0x106>
 80082be:	b944      	cbnz	r4, 80082d2 <__gethex+0x9a>
 80082c0:	1c74      	adds	r4, r6, #1
 80082c2:	4622      	mov	r2, r4
 80082c4:	4616      	mov	r6, r2
 80082c6:	3201      	adds	r2, #1
 80082c8:	7830      	ldrb	r0, [r6, #0]
 80082ca:	f7ff ff9f 	bl	800820c <__hexdig_fun>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d1f8      	bne.n	80082c4 <__gethex+0x8c>
 80082d2:	1ba4      	subs	r4, r4, r6
 80082d4:	00a7      	lsls	r7, r4, #2
 80082d6:	7833      	ldrb	r3, [r6, #0]
 80082d8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80082dc:	2b50      	cmp	r3, #80	@ 0x50
 80082de:	d13e      	bne.n	800835e <__gethex+0x126>
 80082e0:	7873      	ldrb	r3, [r6, #1]
 80082e2:	2b2b      	cmp	r3, #43	@ 0x2b
 80082e4:	d033      	beq.n	800834e <__gethex+0x116>
 80082e6:	2b2d      	cmp	r3, #45	@ 0x2d
 80082e8:	d034      	beq.n	8008354 <__gethex+0x11c>
 80082ea:	1c71      	adds	r1, r6, #1
 80082ec:	2400      	movs	r4, #0
 80082ee:	7808      	ldrb	r0, [r1, #0]
 80082f0:	f7ff ff8c 	bl	800820c <__hexdig_fun>
 80082f4:	1e43      	subs	r3, r0, #1
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	2b18      	cmp	r3, #24
 80082fa:	d830      	bhi.n	800835e <__gethex+0x126>
 80082fc:	f1a0 0210 	sub.w	r2, r0, #16
 8008300:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008304:	f7ff ff82 	bl	800820c <__hexdig_fun>
 8008308:	f100 3cff 	add.w	ip, r0, #4294967295
 800830c:	fa5f fc8c 	uxtb.w	ip, ip
 8008310:	f1bc 0f18 	cmp.w	ip, #24
 8008314:	f04f 030a 	mov.w	r3, #10
 8008318:	d91e      	bls.n	8008358 <__gethex+0x120>
 800831a:	b104      	cbz	r4, 800831e <__gethex+0xe6>
 800831c:	4252      	negs	r2, r2
 800831e:	4417      	add	r7, r2
 8008320:	f8ca 1000 	str.w	r1, [sl]
 8008324:	b1ed      	cbz	r5, 8008362 <__gethex+0x12a>
 8008326:	f1bb 0f00 	cmp.w	fp, #0
 800832a:	bf0c      	ite	eq
 800832c:	2506      	moveq	r5, #6
 800832e:	2500      	movne	r5, #0
 8008330:	4628      	mov	r0, r5
 8008332:	b005      	add	sp, #20
 8008334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008338:	2500      	movs	r5, #0
 800833a:	462c      	mov	r4, r5
 800833c:	e7b0      	b.n	80082a0 <__gethex+0x68>
 800833e:	2c00      	cmp	r4, #0
 8008340:	d1c7      	bne.n	80082d2 <__gethex+0x9a>
 8008342:	4627      	mov	r7, r4
 8008344:	e7c7      	b.n	80082d6 <__gethex+0x9e>
 8008346:	464e      	mov	r6, r9
 8008348:	462f      	mov	r7, r5
 800834a:	2501      	movs	r5, #1
 800834c:	e7c3      	b.n	80082d6 <__gethex+0x9e>
 800834e:	2400      	movs	r4, #0
 8008350:	1cb1      	adds	r1, r6, #2
 8008352:	e7cc      	b.n	80082ee <__gethex+0xb6>
 8008354:	2401      	movs	r4, #1
 8008356:	e7fb      	b.n	8008350 <__gethex+0x118>
 8008358:	fb03 0002 	mla	r0, r3, r2, r0
 800835c:	e7ce      	b.n	80082fc <__gethex+0xc4>
 800835e:	4631      	mov	r1, r6
 8008360:	e7de      	b.n	8008320 <__gethex+0xe8>
 8008362:	eba6 0309 	sub.w	r3, r6, r9
 8008366:	3b01      	subs	r3, #1
 8008368:	4629      	mov	r1, r5
 800836a:	2b07      	cmp	r3, #7
 800836c:	dc0a      	bgt.n	8008384 <__gethex+0x14c>
 800836e:	9801      	ldr	r0, [sp, #4]
 8008370:	f7fe f956 	bl	8006620 <_Balloc>
 8008374:	4604      	mov	r4, r0
 8008376:	b940      	cbnz	r0, 800838a <__gethex+0x152>
 8008378:	4b5c      	ldr	r3, [pc, #368]	@ (80084ec <__gethex+0x2b4>)
 800837a:	4602      	mov	r2, r0
 800837c:	21e4      	movs	r1, #228	@ 0xe4
 800837e:	485c      	ldr	r0, [pc, #368]	@ (80084f0 <__gethex+0x2b8>)
 8008380:	f7ff fec0 	bl	8008104 <__assert_func>
 8008384:	3101      	adds	r1, #1
 8008386:	105b      	asrs	r3, r3, #1
 8008388:	e7ef      	b.n	800836a <__gethex+0x132>
 800838a:	f100 0a14 	add.w	sl, r0, #20
 800838e:	2300      	movs	r3, #0
 8008390:	4655      	mov	r5, sl
 8008392:	469b      	mov	fp, r3
 8008394:	45b1      	cmp	r9, r6
 8008396:	d337      	bcc.n	8008408 <__gethex+0x1d0>
 8008398:	f845 bb04 	str.w	fp, [r5], #4
 800839c:	eba5 050a 	sub.w	r5, r5, sl
 80083a0:	10ad      	asrs	r5, r5, #2
 80083a2:	6125      	str	r5, [r4, #16]
 80083a4:	4658      	mov	r0, fp
 80083a6:	f7fe fa2d 	bl	8006804 <__hi0bits>
 80083aa:	016d      	lsls	r5, r5, #5
 80083ac:	f8d8 6000 	ldr.w	r6, [r8]
 80083b0:	1a2d      	subs	r5, r5, r0
 80083b2:	42b5      	cmp	r5, r6
 80083b4:	dd54      	ble.n	8008460 <__gethex+0x228>
 80083b6:	1bad      	subs	r5, r5, r6
 80083b8:	4629      	mov	r1, r5
 80083ba:	4620      	mov	r0, r4
 80083bc:	f7fe fdb1 	bl	8006f22 <__any_on>
 80083c0:	4681      	mov	r9, r0
 80083c2:	b178      	cbz	r0, 80083e4 <__gethex+0x1ac>
 80083c4:	1e6b      	subs	r3, r5, #1
 80083c6:	1159      	asrs	r1, r3, #5
 80083c8:	f003 021f 	and.w	r2, r3, #31
 80083cc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80083d0:	f04f 0901 	mov.w	r9, #1
 80083d4:	fa09 f202 	lsl.w	r2, r9, r2
 80083d8:	420a      	tst	r2, r1
 80083da:	d003      	beq.n	80083e4 <__gethex+0x1ac>
 80083dc:	454b      	cmp	r3, r9
 80083de:	dc36      	bgt.n	800844e <__gethex+0x216>
 80083e0:	f04f 0902 	mov.w	r9, #2
 80083e4:	4629      	mov	r1, r5
 80083e6:	4620      	mov	r0, r4
 80083e8:	f7ff febe 	bl	8008168 <rshift>
 80083ec:	442f      	add	r7, r5
 80083ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083f2:	42bb      	cmp	r3, r7
 80083f4:	da42      	bge.n	800847c <__gethex+0x244>
 80083f6:	9801      	ldr	r0, [sp, #4]
 80083f8:	4621      	mov	r1, r4
 80083fa:	f7fe f951 	bl	80066a0 <_Bfree>
 80083fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008400:	2300      	movs	r3, #0
 8008402:	6013      	str	r3, [r2, #0]
 8008404:	25a3      	movs	r5, #163	@ 0xa3
 8008406:	e793      	b.n	8008330 <__gethex+0xf8>
 8008408:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800840c:	2a2e      	cmp	r2, #46	@ 0x2e
 800840e:	d012      	beq.n	8008436 <__gethex+0x1fe>
 8008410:	2b20      	cmp	r3, #32
 8008412:	d104      	bne.n	800841e <__gethex+0x1e6>
 8008414:	f845 bb04 	str.w	fp, [r5], #4
 8008418:	f04f 0b00 	mov.w	fp, #0
 800841c:	465b      	mov	r3, fp
 800841e:	7830      	ldrb	r0, [r6, #0]
 8008420:	9303      	str	r3, [sp, #12]
 8008422:	f7ff fef3 	bl	800820c <__hexdig_fun>
 8008426:	9b03      	ldr	r3, [sp, #12]
 8008428:	f000 000f 	and.w	r0, r0, #15
 800842c:	4098      	lsls	r0, r3
 800842e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008432:	3304      	adds	r3, #4
 8008434:	e7ae      	b.n	8008394 <__gethex+0x15c>
 8008436:	45b1      	cmp	r9, r6
 8008438:	d8ea      	bhi.n	8008410 <__gethex+0x1d8>
 800843a:	492b      	ldr	r1, [pc, #172]	@ (80084e8 <__gethex+0x2b0>)
 800843c:	9303      	str	r3, [sp, #12]
 800843e:	2201      	movs	r2, #1
 8008440:	4630      	mov	r0, r6
 8008442:	f7ff fe29 	bl	8008098 <strncmp>
 8008446:	9b03      	ldr	r3, [sp, #12]
 8008448:	2800      	cmp	r0, #0
 800844a:	d1e1      	bne.n	8008410 <__gethex+0x1d8>
 800844c:	e7a2      	b.n	8008394 <__gethex+0x15c>
 800844e:	1ea9      	subs	r1, r5, #2
 8008450:	4620      	mov	r0, r4
 8008452:	f7fe fd66 	bl	8006f22 <__any_on>
 8008456:	2800      	cmp	r0, #0
 8008458:	d0c2      	beq.n	80083e0 <__gethex+0x1a8>
 800845a:	f04f 0903 	mov.w	r9, #3
 800845e:	e7c1      	b.n	80083e4 <__gethex+0x1ac>
 8008460:	da09      	bge.n	8008476 <__gethex+0x23e>
 8008462:	1b75      	subs	r5, r6, r5
 8008464:	4621      	mov	r1, r4
 8008466:	9801      	ldr	r0, [sp, #4]
 8008468:	462a      	mov	r2, r5
 800846a:	f7fe fb29 	bl	8006ac0 <__lshift>
 800846e:	1b7f      	subs	r7, r7, r5
 8008470:	4604      	mov	r4, r0
 8008472:	f100 0a14 	add.w	sl, r0, #20
 8008476:	f04f 0900 	mov.w	r9, #0
 800847a:	e7b8      	b.n	80083ee <__gethex+0x1b6>
 800847c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008480:	42bd      	cmp	r5, r7
 8008482:	dd6f      	ble.n	8008564 <__gethex+0x32c>
 8008484:	1bed      	subs	r5, r5, r7
 8008486:	42ae      	cmp	r6, r5
 8008488:	dc34      	bgt.n	80084f4 <__gethex+0x2bc>
 800848a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800848e:	2b02      	cmp	r3, #2
 8008490:	d022      	beq.n	80084d8 <__gethex+0x2a0>
 8008492:	2b03      	cmp	r3, #3
 8008494:	d024      	beq.n	80084e0 <__gethex+0x2a8>
 8008496:	2b01      	cmp	r3, #1
 8008498:	d115      	bne.n	80084c6 <__gethex+0x28e>
 800849a:	42ae      	cmp	r6, r5
 800849c:	d113      	bne.n	80084c6 <__gethex+0x28e>
 800849e:	2e01      	cmp	r6, #1
 80084a0:	d10b      	bne.n	80084ba <__gethex+0x282>
 80084a2:	9a02      	ldr	r2, [sp, #8]
 80084a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	2301      	movs	r3, #1
 80084ac:	6123      	str	r3, [r4, #16]
 80084ae:	f8ca 3000 	str.w	r3, [sl]
 80084b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084b4:	2562      	movs	r5, #98	@ 0x62
 80084b6:	601c      	str	r4, [r3, #0]
 80084b8:	e73a      	b.n	8008330 <__gethex+0xf8>
 80084ba:	1e71      	subs	r1, r6, #1
 80084bc:	4620      	mov	r0, r4
 80084be:	f7fe fd30 	bl	8006f22 <__any_on>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d1ed      	bne.n	80084a2 <__gethex+0x26a>
 80084c6:	9801      	ldr	r0, [sp, #4]
 80084c8:	4621      	mov	r1, r4
 80084ca:	f7fe f8e9 	bl	80066a0 <_Bfree>
 80084ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084d0:	2300      	movs	r3, #0
 80084d2:	6013      	str	r3, [r2, #0]
 80084d4:	2550      	movs	r5, #80	@ 0x50
 80084d6:	e72b      	b.n	8008330 <__gethex+0xf8>
 80084d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1f3      	bne.n	80084c6 <__gethex+0x28e>
 80084de:	e7e0      	b.n	80084a2 <__gethex+0x26a>
 80084e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1dd      	bne.n	80084a2 <__gethex+0x26a>
 80084e6:	e7ee      	b.n	80084c6 <__gethex+0x28e>
 80084e8:	08009013 	.word	0x08009013
 80084ec:	08008fa9 	.word	0x08008fa9
 80084f0:	0800906a 	.word	0x0800906a
 80084f4:	1e6f      	subs	r7, r5, #1
 80084f6:	f1b9 0f00 	cmp.w	r9, #0
 80084fa:	d130      	bne.n	800855e <__gethex+0x326>
 80084fc:	b127      	cbz	r7, 8008508 <__gethex+0x2d0>
 80084fe:	4639      	mov	r1, r7
 8008500:	4620      	mov	r0, r4
 8008502:	f7fe fd0e 	bl	8006f22 <__any_on>
 8008506:	4681      	mov	r9, r0
 8008508:	117a      	asrs	r2, r7, #5
 800850a:	2301      	movs	r3, #1
 800850c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008510:	f007 071f 	and.w	r7, r7, #31
 8008514:	40bb      	lsls	r3, r7
 8008516:	4213      	tst	r3, r2
 8008518:	4629      	mov	r1, r5
 800851a:	4620      	mov	r0, r4
 800851c:	bf18      	it	ne
 800851e:	f049 0902 	orrne.w	r9, r9, #2
 8008522:	f7ff fe21 	bl	8008168 <rshift>
 8008526:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800852a:	1b76      	subs	r6, r6, r5
 800852c:	2502      	movs	r5, #2
 800852e:	f1b9 0f00 	cmp.w	r9, #0
 8008532:	d047      	beq.n	80085c4 <__gethex+0x38c>
 8008534:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008538:	2b02      	cmp	r3, #2
 800853a:	d015      	beq.n	8008568 <__gethex+0x330>
 800853c:	2b03      	cmp	r3, #3
 800853e:	d017      	beq.n	8008570 <__gethex+0x338>
 8008540:	2b01      	cmp	r3, #1
 8008542:	d109      	bne.n	8008558 <__gethex+0x320>
 8008544:	f019 0f02 	tst.w	r9, #2
 8008548:	d006      	beq.n	8008558 <__gethex+0x320>
 800854a:	f8da 3000 	ldr.w	r3, [sl]
 800854e:	ea49 0903 	orr.w	r9, r9, r3
 8008552:	f019 0f01 	tst.w	r9, #1
 8008556:	d10e      	bne.n	8008576 <__gethex+0x33e>
 8008558:	f045 0510 	orr.w	r5, r5, #16
 800855c:	e032      	b.n	80085c4 <__gethex+0x38c>
 800855e:	f04f 0901 	mov.w	r9, #1
 8008562:	e7d1      	b.n	8008508 <__gethex+0x2d0>
 8008564:	2501      	movs	r5, #1
 8008566:	e7e2      	b.n	800852e <__gethex+0x2f6>
 8008568:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800856a:	f1c3 0301 	rsb	r3, r3, #1
 800856e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008572:	2b00      	cmp	r3, #0
 8008574:	d0f0      	beq.n	8008558 <__gethex+0x320>
 8008576:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800857a:	f104 0314 	add.w	r3, r4, #20
 800857e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008582:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008586:	f04f 0c00 	mov.w	ip, #0
 800858a:	4618      	mov	r0, r3
 800858c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008590:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008594:	d01b      	beq.n	80085ce <__gethex+0x396>
 8008596:	3201      	adds	r2, #1
 8008598:	6002      	str	r2, [r0, #0]
 800859a:	2d02      	cmp	r5, #2
 800859c:	f104 0314 	add.w	r3, r4, #20
 80085a0:	d13c      	bne.n	800861c <__gethex+0x3e4>
 80085a2:	f8d8 2000 	ldr.w	r2, [r8]
 80085a6:	3a01      	subs	r2, #1
 80085a8:	42b2      	cmp	r2, r6
 80085aa:	d109      	bne.n	80085c0 <__gethex+0x388>
 80085ac:	1171      	asrs	r1, r6, #5
 80085ae:	2201      	movs	r2, #1
 80085b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085b4:	f006 061f 	and.w	r6, r6, #31
 80085b8:	fa02 f606 	lsl.w	r6, r2, r6
 80085bc:	421e      	tst	r6, r3
 80085be:	d13a      	bne.n	8008636 <__gethex+0x3fe>
 80085c0:	f045 0520 	orr.w	r5, r5, #32
 80085c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c6:	601c      	str	r4, [r3, #0]
 80085c8:	9b02      	ldr	r3, [sp, #8]
 80085ca:	601f      	str	r7, [r3, #0]
 80085cc:	e6b0      	b.n	8008330 <__gethex+0xf8>
 80085ce:	4299      	cmp	r1, r3
 80085d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80085d4:	d8d9      	bhi.n	800858a <__gethex+0x352>
 80085d6:	68a3      	ldr	r3, [r4, #8]
 80085d8:	459b      	cmp	fp, r3
 80085da:	db17      	blt.n	800860c <__gethex+0x3d4>
 80085dc:	6861      	ldr	r1, [r4, #4]
 80085de:	9801      	ldr	r0, [sp, #4]
 80085e0:	3101      	adds	r1, #1
 80085e2:	f7fe f81d 	bl	8006620 <_Balloc>
 80085e6:	4681      	mov	r9, r0
 80085e8:	b918      	cbnz	r0, 80085f2 <__gethex+0x3ba>
 80085ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008654 <__gethex+0x41c>)
 80085ec:	4602      	mov	r2, r0
 80085ee:	2184      	movs	r1, #132	@ 0x84
 80085f0:	e6c5      	b.n	800837e <__gethex+0x146>
 80085f2:	6922      	ldr	r2, [r4, #16]
 80085f4:	3202      	adds	r2, #2
 80085f6:	f104 010c 	add.w	r1, r4, #12
 80085fa:	0092      	lsls	r2, r2, #2
 80085fc:	300c      	adds	r0, #12
 80085fe:	f7ff fd6d 	bl	80080dc <memcpy>
 8008602:	4621      	mov	r1, r4
 8008604:	9801      	ldr	r0, [sp, #4]
 8008606:	f7fe f84b 	bl	80066a0 <_Bfree>
 800860a:	464c      	mov	r4, r9
 800860c:	6923      	ldr	r3, [r4, #16]
 800860e:	1c5a      	adds	r2, r3, #1
 8008610:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008614:	6122      	str	r2, [r4, #16]
 8008616:	2201      	movs	r2, #1
 8008618:	615a      	str	r2, [r3, #20]
 800861a:	e7be      	b.n	800859a <__gethex+0x362>
 800861c:	6922      	ldr	r2, [r4, #16]
 800861e:	455a      	cmp	r2, fp
 8008620:	dd0b      	ble.n	800863a <__gethex+0x402>
 8008622:	2101      	movs	r1, #1
 8008624:	4620      	mov	r0, r4
 8008626:	f7ff fd9f 	bl	8008168 <rshift>
 800862a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800862e:	3701      	adds	r7, #1
 8008630:	42bb      	cmp	r3, r7
 8008632:	f6ff aee0 	blt.w	80083f6 <__gethex+0x1be>
 8008636:	2501      	movs	r5, #1
 8008638:	e7c2      	b.n	80085c0 <__gethex+0x388>
 800863a:	f016 061f 	ands.w	r6, r6, #31
 800863e:	d0fa      	beq.n	8008636 <__gethex+0x3fe>
 8008640:	4453      	add	r3, sl
 8008642:	f1c6 0620 	rsb	r6, r6, #32
 8008646:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800864a:	f7fe f8db 	bl	8006804 <__hi0bits>
 800864e:	42b0      	cmp	r0, r6
 8008650:	dbe7      	blt.n	8008622 <__gethex+0x3ea>
 8008652:	e7f0      	b.n	8008636 <__gethex+0x3fe>
 8008654:	08008fa9 	.word	0x08008fa9

08008658 <L_shift>:
 8008658:	f1c2 0208 	rsb	r2, r2, #8
 800865c:	0092      	lsls	r2, r2, #2
 800865e:	b570      	push	{r4, r5, r6, lr}
 8008660:	f1c2 0620 	rsb	r6, r2, #32
 8008664:	6843      	ldr	r3, [r0, #4]
 8008666:	6804      	ldr	r4, [r0, #0]
 8008668:	fa03 f506 	lsl.w	r5, r3, r6
 800866c:	432c      	orrs	r4, r5
 800866e:	40d3      	lsrs	r3, r2
 8008670:	6004      	str	r4, [r0, #0]
 8008672:	f840 3f04 	str.w	r3, [r0, #4]!
 8008676:	4288      	cmp	r0, r1
 8008678:	d3f4      	bcc.n	8008664 <L_shift+0xc>
 800867a:	bd70      	pop	{r4, r5, r6, pc}

0800867c <__match>:
 800867c:	b530      	push	{r4, r5, lr}
 800867e:	6803      	ldr	r3, [r0, #0]
 8008680:	3301      	adds	r3, #1
 8008682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008686:	b914      	cbnz	r4, 800868e <__match+0x12>
 8008688:	6003      	str	r3, [r0, #0]
 800868a:	2001      	movs	r0, #1
 800868c:	bd30      	pop	{r4, r5, pc}
 800868e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008692:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008696:	2d19      	cmp	r5, #25
 8008698:	bf98      	it	ls
 800869a:	3220      	addls	r2, #32
 800869c:	42a2      	cmp	r2, r4
 800869e:	d0f0      	beq.n	8008682 <__match+0x6>
 80086a0:	2000      	movs	r0, #0
 80086a2:	e7f3      	b.n	800868c <__match+0x10>

080086a4 <__hexnan>:
 80086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	680b      	ldr	r3, [r1, #0]
 80086aa:	6801      	ldr	r1, [r0, #0]
 80086ac:	115e      	asrs	r6, r3, #5
 80086ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80086b2:	f013 031f 	ands.w	r3, r3, #31
 80086b6:	b087      	sub	sp, #28
 80086b8:	bf18      	it	ne
 80086ba:	3604      	addne	r6, #4
 80086bc:	2500      	movs	r5, #0
 80086be:	1f37      	subs	r7, r6, #4
 80086c0:	4682      	mov	sl, r0
 80086c2:	4690      	mov	r8, r2
 80086c4:	9301      	str	r3, [sp, #4]
 80086c6:	f846 5c04 	str.w	r5, [r6, #-4]
 80086ca:	46b9      	mov	r9, r7
 80086cc:	463c      	mov	r4, r7
 80086ce:	9502      	str	r5, [sp, #8]
 80086d0:	46ab      	mov	fp, r5
 80086d2:	784a      	ldrb	r2, [r1, #1]
 80086d4:	1c4b      	adds	r3, r1, #1
 80086d6:	9303      	str	r3, [sp, #12]
 80086d8:	b342      	cbz	r2, 800872c <__hexnan+0x88>
 80086da:	4610      	mov	r0, r2
 80086dc:	9105      	str	r1, [sp, #20]
 80086de:	9204      	str	r2, [sp, #16]
 80086e0:	f7ff fd94 	bl	800820c <__hexdig_fun>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d151      	bne.n	800878c <__hexnan+0xe8>
 80086e8:	9a04      	ldr	r2, [sp, #16]
 80086ea:	9905      	ldr	r1, [sp, #20]
 80086ec:	2a20      	cmp	r2, #32
 80086ee:	d818      	bhi.n	8008722 <__hexnan+0x7e>
 80086f0:	9b02      	ldr	r3, [sp, #8]
 80086f2:	459b      	cmp	fp, r3
 80086f4:	dd13      	ble.n	800871e <__hexnan+0x7a>
 80086f6:	454c      	cmp	r4, r9
 80086f8:	d206      	bcs.n	8008708 <__hexnan+0x64>
 80086fa:	2d07      	cmp	r5, #7
 80086fc:	dc04      	bgt.n	8008708 <__hexnan+0x64>
 80086fe:	462a      	mov	r2, r5
 8008700:	4649      	mov	r1, r9
 8008702:	4620      	mov	r0, r4
 8008704:	f7ff ffa8 	bl	8008658 <L_shift>
 8008708:	4544      	cmp	r4, r8
 800870a:	d952      	bls.n	80087b2 <__hexnan+0x10e>
 800870c:	2300      	movs	r3, #0
 800870e:	f1a4 0904 	sub.w	r9, r4, #4
 8008712:	f844 3c04 	str.w	r3, [r4, #-4]
 8008716:	f8cd b008 	str.w	fp, [sp, #8]
 800871a:	464c      	mov	r4, r9
 800871c:	461d      	mov	r5, r3
 800871e:	9903      	ldr	r1, [sp, #12]
 8008720:	e7d7      	b.n	80086d2 <__hexnan+0x2e>
 8008722:	2a29      	cmp	r2, #41	@ 0x29
 8008724:	d157      	bne.n	80087d6 <__hexnan+0x132>
 8008726:	3102      	adds	r1, #2
 8008728:	f8ca 1000 	str.w	r1, [sl]
 800872c:	f1bb 0f00 	cmp.w	fp, #0
 8008730:	d051      	beq.n	80087d6 <__hexnan+0x132>
 8008732:	454c      	cmp	r4, r9
 8008734:	d206      	bcs.n	8008744 <__hexnan+0xa0>
 8008736:	2d07      	cmp	r5, #7
 8008738:	dc04      	bgt.n	8008744 <__hexnan+0xa0>
 800873a:	462a      	mov	r2, r5
 800873c:	4649      	mov	r1, r9
 800873e:	4620      	mov	r0, r4
 8008740:	f7ff ff8a 	bl	8008658 <L_shift>
 8008744:	4544      	cmp	r4, r8
 8008746:	d936      	bls.n	80087b6 <__hexnan+0x112>
 8008748:	f1a8 0204 	sub.w	r2, r8, #4
 800874c:	4623      	mov	r3, r4
 800874e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008752:	f842 1f04 	str.w	r1, [r2, #4]!
 8008756:	429f      	cmp	r7, r3
 8008758:	d2f9      	bcs.n	800874e <__hexnan+0xaa>
 800875a:	1b3b      	subs	r3, r7, r4
 800875c:	f023 0303 	bic.w	r3, r3, #3
 8008760:	3304      	adds	r3, #4
 8008762:	3401      	adds	r4, #1
 8008764:	3e03      	subs	r6, #3
 8008766:	42b4      	cmp	r4, r6
 8008768:	bf88      	it	hi
 800876a:	2304      	movhi	r3, #4
 800876c:	4443      	add	r3, r8
 800876e:	2200      	movs	r2, #0
 8008770:	f843 2b04 	str.w	r2, [r3], #4
 8008774:	429f      	cmp	r7, r3
 8008776:	d2fb      	bcs.n	8008770 <__hexnan+0xcc>
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	b91b      	cbnz	r3, 8008784 <__hexnan+0xe0>
 800877c:	4547      	cmp	r7, r8
 800877e:	d128      	bne.n	80087d2 <__hexnan+0x12e>
 8008780:	2301      	movs	r3, #1
 8008782:	603b      	str	r3, [r7, #0]
 8008784:	2005      	movs	r0, #5
 8008786:	b007      	add	sp, #28
 8008788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878c:	3501      	adds	r5, #1
 800878e:	2d08      	cmp	r5, #8
 8008790:	f10b 0b01 	add.w	fp, fp, #1
 8008794:	dd06      	ble.n	80087a4 <__hexnan+0x100>
 8008796:	4544      	cmp	r4, r8
 8008798:	d9c1      	bls.n	800871e <__hexnan+0x7a>
 800879a:	2300      	movs	r3, #0
 800879c:	f844 3c04 	str.w	r3, [r4, #-4]
 80087a0:	2501      	movs	r5, #1
 80087a2:	3c04      	subs	r4, #4
 80087a4:	6822      	ldr	r2, [r4, #0]
 80087a6:	f000 000f 	and.w	r0, r0, #15
 80087aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80087ae:	6020      	str	r0, [r4, #0]
 80087b0:	e7b5      	b.n	800871e <__hexnan+0x7a>
 80087b2:	2508      	movs	r5, #8
 80087b4:	e7b3      	b.n	800871e <__hexnan+0x7a>
 80087b6:	9b01      	ldr	r3, [sp, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d0dd      	beq.n	8008778 <__hexnan+0xd4>
 80087bc:	f1c3 0320 	rsb	r3, r3, #32
 80087c0:	f04f 32ff 	mov.w	r2, #4294967295
 80087c4:	40da      	lsrs	r2, r3
 80087c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80087ca:	4013      	ands	r3, r2
 80087cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80087d0:	e7d2      	b.n	8008778 <__hexnan+0xd4>
 80087d2:	3f04      	subs	r7, #4
 80087d4:	e7d0      	b.n	8008778 <__hexnan+0xd4>
 80087d6:	2004      	movs	r0, #4
 80087d8:	e7d5      	b.n	8008786 <__hexnan+0xe2>

080087da <__ascii_mbtowc>:
 80087da:	b082      	sub	sp, #8
 80087dc:	b901      	cbnz	r1, 80087e0 <__ascii_mbtowc+0x6>
 80087de:	a901      	add	r1, sp, #4
 80087e0:	b142      	cbz	r2, 80087f4 <__ascii_mbtowc+0x1a>
 80087e2:	b14b      	cbz	r3, 80087f8 <__ascii_mbtowc+0x1e>
 80087e4:	7813      	ldrb	r3, [r2, #0]
 80087e6:	600b      	str	r3, [r1, #0]
 80087e8:	7812      	ldrb	r2, [r2, #0]
 80087ea:	1e10      	subs	r0, r2, #0
 80087ec:	bf18      	it	ne
 80087ee:	2001      	movne	r0, #1
 80087f0:	b002      	add	sp, #8
 80087f2:	4770      	bx	lr
 80087f4:	4610      	mov	r0, r2
 80087f6:	e7fb      	b.n	80087f0 <__ascii_mbtowc+0x16>
 80087f8:	f06f 0001 	mvn.w	r0, #1
 80087fc:	e7f8      	b.n	80087f0 <__ascii_mbtowc+0x16>

080087fe <_realloc_r>:
 80087fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008802:	4607      	mov	r7, r0
 8008804:	4614      	mov	r4, r2
 8008806:	460d      	mov	r5, r1
 8008808:	b921      	cbnz	r1, 8008814 <_realloc_r+0x16>
 800880a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800880e:	4611      	mov	r1, r2
 8008810:	f7fd be7a 	b.w	8006508 <_malloc_r>
 8008814:	b92a      	cbnz	r2, 8008822 <_realloc_r+0x24>
 8008816:	f7fd fe03 	bl	8006420 <_free_r>
 800881a:	4625      	mov	r5, r4
 800881c:	4628      	mov	r0, r5
 800881e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008822:	f000 f840 	bl	80088a6 <_malloc_usable_size_r>
 8008826:	4284      	cmp	r4, r0
 8008828:	4606      	mov	r6, r0
 800882a:	d802      	bhi.n	8008832 <_realloc_r+0x34>
 800882c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008830:	d8f4      	bhi.n	800881c <_realloc_r+0x1e>
 8008832:	4621      	mov	r1, r4
 8008834:	4638      	mov	r0, r7
 8008836:	f7fd fe67 	bl	8006508 <_malloc_r>
 800883a:	4680      	mov	r8, r0
 800883c:	b908      	cbnz	r0, 8008842 <_realloc_r+0x44>
 800883e:	4645      	mov	r5, r8
 8008840:	e7ec      	b.n	800881c <_realloc_r+0x1e>
 8008842:	42b4      	cmp	r4, r6
 8008844:	4622      	mov	r2, r4
 8008846:	4629      	mov	r1, r5
 8008848:	bf28      	it	cs
 800884a:	4632      	movcs	r2, r6
 800884c:	f7ff fc46 	bl	80080dc <memcpy>
 8008850:	4629      	mov	r1, r5
 8008852:	4638      	mov	r0, r7
 8008854:	f7fd fde4 	bl	8006420 <_free_r>
 8008858:	e7f1      	b.n	800883e <_realloc_r+0x40>

0800885a <__ascii_wctomb>:
 800885a:	4603      	mov	r3, r0
 800885c:	4608      	mov	r0, r1
 800885e:	b141      	cbz	r1, 8008872 <__ascii_wctomb+0x18>
 8008860:	2aff      	cmp	r2, #255	@ 0xff
 8008862:	d904      	bls.n	800886e <__ascii_wctomb+0x14>
 8008864:	228a      	movs	r2, #138	@ 0x8a
 8008866:	601a      	str	r2, [r3, #0]
 8008868:	f04f 30ff 	mov.w	r0, #4294967295
 800886c:	4770      	bx	lr
 800886e:	700a      	strb	r2, [r1, #0]
 8008870:	2001      	movs	r0, #1
 8008872:	4770      	bx	lr

08008874 <fiprintf>:
 8008874:	b40e      	push	{r1, r2, r3}
 8008876:	b503      	push	{r0, r1, lr}
 8008878:	4601      	mov	r1, r0
 800887a:	ab03      	add	r3, sp, #12
 800887c:	4805      	ldr	r0, [pc, #20]	@ (8008894 <fiprintf+0x20>)
 800887e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008882:	6800      	ldr	r0, [r0, #0]
 8008884:	9301      	str	r3, [sp, #4]
 8008886:	f000 f83f 	bl	8008908 <_vfiprintf_r>
 800888a:	b002      	add	sp, #8
 800888c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008890:	b003      	add	sp, #12
 8008892:	4770      	bx	lr
 8008894:	20000018 	.word	0x20000018

08008898 <abort>:
 8008898:	b508      	push	{r3, lr}
 800889a:	2006      	movs	r0, #6
 800889c:	f000 fa08 	bl	8008cb0 <raise>
 80088a0:	2001      	movs	r0, #1
 80088a2:	f7f9 fae0 	bl	8001e66 <_exit>

080088a6 <_malloc_usable_size_r>:
 80088a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088aa:	1f18      	subs	r0, r3, #4
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	bfbc      	itt	lt
 80088b0:	580b      	ldrlt	r3, [r1, r0]
 80088b2:	18c0      	addlt	r0, r0, r3
 80088b4:	4770      	bx	lr

080088b6 <__sfputc_r>:
 80088b6:	6893      	ldr	r3, [r2, #8]
 80088b8:	3b01      	subs	r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	b410      	push	{r4}
 80088be:	6093      	str	r3, [r2, #8]
 80088c0:	da08      	bge.n	80088d4 <__sfputc_r+0x1e>
 80088c2:	6994      	ldr	r4, [r2, #24]
 80088c4:	42a3      	cmp	r3, r4
 80088c6:	db01      	blt.n	80088cc <__sfputc_r+0x16>
 80088c8:	290a      	cmp	r1, #10
 80088ca:	d103      	bne.n	80088d4 <__sfputc_r+0x1e>
 80088cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088d0:	f000 b932 	b.w	8008b38 <__swbuf_r>
 80088d4:	6813      	ldr	r3, [r2, #0]
 80088d6:	1c58      	adds	r0, r3, #1
 80088d8:	6010      	str	r0, [r2, #0]
 80088da:	7019      	strb	r1, [r3, #0]
 80088dc:	4608      	mov	r0, r1
 80088de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <__sfputs_r>:
 80088e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	4614      	mov	r4, r2
 80088ec:	18d5      	adds	r5, r2, r3
 80088ee:	42ac      	cmp	r4, r5
 80088f0:	d101      	bne.n	80088f6 <__sfputs_r+0x12>
 80088f2:	2000      	movs	r0, #0
 80088f4:	e007      	b.n	8008906 <__sfputs_r+0x22>
 80088f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fa:	463a      	mov	r2, r7
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff ffda 	bl	80088b6 <__sfputc_r>
 8008902:	1c43      	adds	r3, r0, #1
 8008904:	d1f3      	bne.n	80088ee <__sfputs_r+0xa>
 8008906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008908 <_vfiprintf_r>:
 8008908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800890c:	460d      	mov	r5, r1
 800890e:	b09d      	sub	sp, #116	@ 0x74
 8008910:	4614      	mov	r4, r2
 8008912:	4698      	mov	r8, r3
 8008914:	4606      	mov	r6, r0
 8008916:	b118      	cbz	r0, 8008920 <_vfiprintf_r+0x18>
 8008918:	6a03      	ldr	r3, [r0, #32]
 800891a:	b90b      	cbnz	r3, 8008920 <_vfiprintf_r+0x18>
 800891c:	f7fc fdd0 	bl	80054c0 <__sinit>
 8008920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008922:	07d9      	lsls	r1, r3, #31
 8008924:	d405      	bmi.n	8008932 <_vfiprintf_r+0x2a>
 8008926:	89ab      	ldrh	r3, [r5, #12]
 8008928:	059a      	lsls	r2, r3, #22
 800892a:	d402      	bmi.n	8008932 <_vfiprintf_r+0x2a>
 800892c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800892e:	f7fc ff16 	bl	800575e <__retarget_lock_acquire_recursive>
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	071b      	lsls	r3, r3, #28
 8008936:	d501      	bpl.n	800893c <_vfiprintf_r+0x34>
 8008938:	692b      	ldr	r3, [r5, #16]
 800893a:	b99b      	cbnz	r3, 8008964 <_vfiprintf_r+0x5c>
 800893c:	4629      	mov	r1, r5
 800893e:	4630      	mov	r0, r6
 8008940:	f000 f938 	bl	8008bb4 <__swsetup_r>
 8008944:	b170      	cbz	r0, 8008964 <_vfiprintf_r+0x5c>
 8008946:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008948:	07dc      	lsls	r4, r3, #31
 800894a:	d504      	bpl.n	8008956 <_vfiprintf_r+0x4e>
 800894c:	f04f 30ff 	mov.w	r0, #4294967295
 8008950:	b01d      	add	sp, #116	@ 0x74
 8008952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008956:	89ab      	ldrh	r3, [r5, #12]
 8008958:	0598      	lsls	r0, r3, #22
 800895a:	d4f7      	bmi.n	800894c <_vfiprintf_r+0x44>
 800895c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800895e:	f7fc feff 	bl	8005760 <__retarget_lock_release_recursive>
 8008962:	e7f3      	b.n	800894c <_vfiprintf_r+0x44>
 8008964:	2300      	movs	r3, #0
 8008966:	9309      	str	r3, [sp, #36]	@ 0x24
 8008968:	2320      	movs	r3, #32
 800896a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800896e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008972:	2330      	movs	r3, #48	@ 0x30
 8008974:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b24 <_vfiprintf_r+0x21c>
 8008978:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800897c:	f04f 0901 	mov.w	r9, #1
 8008980:	4623      	mov	r3, r4
 8008982:	469a      	mov	sl, r3
 8008984:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008988:	b10a      	cbz	r2, 800898e <_vfiprintf_r+0x86>
 800898a:	2a25      	cmp	r2, #37	@ 0x25
 800898c:	d1f9      	bne.n	8008982 <_vfiprintf_r+0x7a>
 800898e:	ebba 0b04 	subs.w	fp, sl, r4
 8008992:	d00b      	beq.n	80089ac <_vfiprintf_r+0xa4>
 8008994:	465b      	mov	r3, fp
 8008996:	4622      	mov	r2, r4
 8008998:	4629      	mov	r1, r5
 800899a:	4630      	mov	r0, r6
 800899c:	f7ff ffa2 	bl	80088e4 <__sfputs_r>
 80089a0:	3001      	adds	r0, #1
 80089a2:	f000 80a7 	beq.w	8008af4 <_vfiprintf_r+0x1ec>
 80089a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089a8:	445a      	add	r2, fp
 80089aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80089ac:	f89a 3000 	ldrb.w	r3, [sl]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f000 809f 	beq.w	8008af4 <_vfiprintf_r+0x1ec>
 80089b6:	2300      	movs	r3, #0
 80089b8:	f04f 32ff 	mov.w	r2, #4294967295
 80089bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089c0:	f10a 0a01 	add.w	sl, sl, #1
 80089c4:	9304      	str	r3, [sp, #16]
 80089c6:	9307      	str	r3, [sp, #28]
 80089c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80089ce:	4654      	mov	r4, sl
 80089d0:	2205      	movs	r2, #5
 80089d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d6:	4853      	ldr	r0, [pc, #332]	@ (8008b24 <_vfiprintf_r+0x21c>)
 80089d8:	f7f7 fc1a 	bl	8000210 <memchr>
 80089dc:	9a04      	ldr	r2, [sp, #16]
 80089de:	b9d8      	cbnz	r0, 8008a18 <_vfiprintf_r+0x110>
 80089e0:	06d1      	lsls	r1, r2, #27
 80089e2:	bf44      	itt	mi
 80089e4:	2320      	movmi	r3, #32
 80089e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ea:	0713      	lsls	r3, r2, #28
 80089ec:	bf44      	itt	mi
 80089ee:	232b      	movmi	r3, #43	@ 0x2b
 80089f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089f4:	f89a 3000 	ldrb.w	r3, [sl]
 80089f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80089fa:	d015      	beq.n	8008a28 <_vfiprintf_r+0x120>
 80089fc:	9a07      	ldr	r2, [sp, #28]
 80089fe:	4654      	mov	r4, sl
 8008a00:	2000      	movs	r0, #0
 8008a02:	f04f 0c0a 	mov.w	ip, #10
 8008a06:	4621      	mov	r1, r4
 8008a08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a0c:	3b30      	subs	r3, #48	@ 0x30
 8008a0e:	2b09      	cmp	r3, #9
 8008a10:	d94b      	bls.n	8008aaa <_vfiprintf_r+0x1a2>
 8008a12:	b1b0      	cbz	r0, 8008a42 <_vfiprintf_r+0x13a>
 8008a14:	9207      	str	r2, [sp, #28]
 8008a16:	e014      	b.n	8008a42 <_vfiprintf_r+0x13a>
 8008a18:	eba0 0308 	sub.w	r3, r0, r8
 8008a1c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a20:	4313      	orrs	r3, r2
 8008a22:	9304      	str	r3, [sp, #16]
 8008a24:	46a2      	mov	sl, r4
 8008a26:	e7d2      	b.n	80089ce <_vfiprintf_r+0xc6>
 8008a28:	9b03      	ldr	r3, [sp, #12]
 8008a2a:	1d19      	adds	r1, r3, #4
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	9103      	str	r1, [sp, #12]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	bfbb      	ittet	lt
 8008a34:	425b      	neglt	r3, r3
 8008a36:	f042 0202 	orrlt.w	r2, r2, #2
 8008a3a:	9307      	strge	r3, [sp, #28]
 8008a3c:	9307      	strlt	r3, [sp, #28]
 8008a3e:	bfb8      	it	lt
 8008a40:	9204      	strlt	r2, [sp, #16]
 8008a42:	7823      	ldrb	r3, [r4, #0]
 8008a44:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a46:	d10a      	bne.n	8008a5e <_vfiprintf_r+0x156>
 8008a48:	7863      	ldrb	r3, [r4, #1]
 8008a4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a4c:	d132      	bne.n	8008ab4 <_vfiprintf_r+0x1ac>
 8008a4e:	9b03      	ldr	r3, [sp, #12]
 8008a50:	1d1a      	adds	r2, r3, #4
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	9203      	str	r2, [sp, #12]
 8008a56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a5a:	3402      	adds	r4, #2
 8008a5c:	9305      	str	r3, [sp, #20]
 8008a5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b34 <_vfiprintf_r+0x22c>
 8008a62:	7821      	ldrb	r1, [r4, #0]
 8008a64:	2203      	movs	r2, #3
 8008a66:	4650      	mov	r0, sl
 8008a68:	f7f7 fbd2 	bl	8000210 <memchr>
 8008a6c:	b138      	cbz	r0, 8008a7e <_vfiprintf_r+0x176>
 8008a6e:	9b04      	ldr	r3, [sp, #16]
 8008a70:	eba0 000a 	sub.w	r0, r0, sl
 8008a74:	2240      	movs	r2, #64	@ 0x40
 8008a76:	4082      	lsls	r2, r0
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	3401      	adds	r4, #1
 8008a7c:	9304      	str	r3, [sp, #16]
 8008a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a82:	4829      	ldr	r0, [pc, #164]	@ (8008b28 <_vfiprintf_r+0x220>)
 8008a84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a88:	2206      	movs	r2, #6
 8008a8a:	f7f7 fbc1 	bl	8000210 <memchr>
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	d03f      	beq.n	8008b12 <_vfiprintf_r+0x20a>
 8008a92:	4b26      	ldr	r3, [pc, #152]	@ (8008b2c <_vfiprintf_r+0x224>)
 8008a94:	bb1b      	cbnz	r3, 8008ade <_vfiprintf_r+0x1d6>
 8008a96:	9b03      	ldr	r3, [sp, #12]
 8008a98:	3307      	adds	r3, #7
 8008a9a:	f023 0307 	bic.w	r3, r3, #7
 8008a9e:	3308      	adds	r3, #8
 8008aa0:	9303      	str	r3, [sp, #12]
 8008aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa4:	443b      	add	r3, r7
 8008aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aa8:	e76a      	b.n	8008980 <_vfiprintf_r+0x78>
 8008aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aae:	460c      	mov	r4, r1
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	e7a8      	b.n	8008a06 <_vfiprintf_r+0xfe>
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	3401      	adds	r4, #1
 8008ab8:	9305      	str	r3, [sp, #20]
 8008aba:	4619      	mov	r1, r3
 8008abc:	f04f 0c0a 	mov.w	ip, #10
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ac6:	3a30      	subs	r2, #48	@ 0x30
 8008ac8:	2a09      	cmp	r2, #9
 8008aca:	d903      	bls.n	8008ad4 <_vfiprintf_r+0x1cc>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0c6      	beq.n	8008a5e <_vfiprintf_r+0x156>
 8008ad0:	9105      	str	r1, [sp, #20]
 8008ad2:	e7c4      	b.n	8008a5e <_vfiprintf_r+0x156>
 8008ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ad8:	4604      	mov	r4, r0
 8008ada:	2301      	movs	r3, #1
 8008adc:	e7f0      	b.n	8008ac0 <_vfiprintf_r+0x1b8>
 8008ade:	ab03      	add	r3, sp, #12
 8008ae0:	9300      	str	r3, [sp, #0]
 8008ae2:	462a      	mov	r2, r5
 8008ae4:	4b12      	ldr	r3, [pc, #72]	@ (8008b30 <_vfiprintf_r+0x228>)
 8008ae6:	a904      	add	r1, sp, #16
 8008ae8:	4630      	mov	r0, r6
 8008aea:	f7fb fe9d 	bl	8004828 <_printf_float>
 8008aee:	4607      	mov	r7, r0
 8008af0:	1c78      	adds	r0, r7, #1
 8008af2:	d1d6      	bne.n	8008aa2 <_vfiprintf_r+0x19a>
 8008af4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008af6:	07d9      	lsls	r1, r3, #31
 8008af8:	d405      	bmi.n	8008b06 <_vfiprintf_r+0x1fe>
 8008afa:	89ab      	ldrh	r3, [r5, #12]
 8008afc:	059a      	lsls	r2, r3, #22
 8008afe:	d402      	bmi.n	8008b06 <_vfiprintf_r+0x1fe>
 8008b00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b02:	f7fc fe2d 	bl	8005760 <__retarget_lock_release_recursive>
 8008b06:	89ab      	ldrh	r3, [r5, #12]
 8008b08:	065b      	lsls	r3, r3, #25
 8008b0a:	f53f af1f 	bmi.w	800894c <_vfiprintf_r+0x44>
 8008b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b10:	e71e      	b.n	8008950 <_vfiprintf_r+0x48>
 8008b12:	ab03      	add	r3, sp, #12
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	462a      	mov	r2, r5
 8008b18:	4b05      	ldr	r3, [pc, #20]	@ (8008b30 <_vfiprintf_r+0x228>)
 8008b1a:	a904      	add	r1, sp, #16
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	f7fc f91d 	bl	8004d5c <_printf_i>
 8008b22:	e7e4      	b.n	8008aee <_vfiprintf_r+0x1e6>
 8008b24:	08009015 	.word	0x08009015
 8008b28:	0800901f 	.word	0x0800901f
 8008b2c:	08004829 	.word	0x08004829
 8008b30:	080088e5 	.word	0x080088e5
 8008b34:	0800901b 	.word	0x0800901b

08008b38 <__swbuf_r>:
 8008b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3a:	460e      	mov	r6, r1
 8008b3c:	4614      	mov	r4, r2
 8008b3e:	4605      	mov	r5, r0
 8008b40:	b118      	cbz	r0, 8008b4a <__swbuf_r+0x12>
 8008b42:	6a03      	ldr	r3, [r0, #32]
 8008b44:	b90b      	cbnz	r3, 8008b4a <__swbuf_r+0x12>
 8008b46:	f7fc fcbb 	bl	80054c0 <__sinit>
 8008b4a:	69a3      	ldr	r3, [r4, #24]
 8008b4c:	60a3      	str	r3, [r4, #8]
 8008b4e:	89a3      	ldrh	r3, [r4, #12]
 8008b50:	071a      	lsls	r2, r3, #28
 8008b52:	d501      	bpl.n	8008b58 <__swbuf_r+0x20>
 8008b54:	6923      	ldr	r3, [r4, #16]
 8008b56:	b943      	cbnz	r3, 8008b6a <__swbuf_r+0x32>
 8008b58:	4621      	mov	r1, r4
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f000 f82a 	bl	8008bb4 <__swsetup_r>
 8008b60:	b118      	cbz	r0, 8008b6a <__swbuf_r+0x32>
 8008b62:	f04f 37ff 	mov.w	r7, #4294967295
 8008b66:	4638      	mov	r0, r7
 8008b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b6a:	6823      	ldr	r3, [r4, #0]
 8008b6c:	6922      	ldr	r2, [r4, #16]
 8008b6e:	1a98      	subs	r0, r3, r2
 8008b70:	6963      	ldr	r3, [r4, #20]
 8008b72:	b2f6      	uxtb	r6, r6
 8008b74:	4283      	cmp	r3, r0
 8008b76:	4637      	mov	r7, r6
 8008b78:	dc05      	bgt.n	8008b86 <__swbuf_r+0x4e>
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	f7ff fa49 	bl	8008014 <_fflush_r>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d1ed      	bne.n	8008b62 <__swbuf_r+0x2a>
 8008b86:	68a3      	ldr	r3, [r4, #8]
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	60a3      	str	r3, [r4, #8]
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	1c5a      	adds	r2, r3, #1
 8008b90:	6022      	str	r2, [r4, #0]
 8008b92:	701e      	strb	r6, [r3, #0]
 8008b94:	6962      	ldr	r2, [r4, #20]
 8008b96:	1c43      	adds	r3, r0, #1
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d004      	beq.n	8008ba6 <__swbuf_r+0x6e>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	07db      	lsls	r3, r3, #31
 8008ba0:	d5e1      	bpl.n	8008b66 <__swbuf_r+0x2e>
 8008ba2:	2e0a      	cmp	r6, #10
 8008ba4:	d1df      	bne.n	8008b66 <__swbuf_r+0x2e>
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4628      	mov	r0, r5
 8008baa:	f7ff fa33 	bl	8008014 <_fflush_r>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d0d9      	beq.n	8008b66 <__swbuf_r+0x2e>
 8008bb2:	e7d6      	b.n	8008b62 <__swbuf_r+0x2a>

08008bb4 <__swsetup_r>:
 8008bb4:	b538      	push	{r3, r4, r5, lr}
 8008bb6:	4b29      	ldr	r3, [pc, #164]	@ (8008c5c <__swsetup_r+0xa8>)
 8008bb8:	4605      	mov	r5, r0
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	b118      	cbz	r0, 8008bc8 <__swsetup_r+0x14>
 8008bc0:	6a03      	ldr	r3, [r0, #32]
 8008bc2:	b90b      	cbnz	r3, 8008bc8 <__swsetup_r+0x14>
 8008bc4:	f7fc fc7c 	bl	80054c0 <__sinit>
 8008bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bcc:	0719      	lsls	r1, r3, #28
 8008bce:	d422      	bmi.n	8008c16 <__swsetup_r+0x62>
 8008bd0:	06da      	lsls	r2, r3, #27
 8008bd2:	d407      	bmi.n	8008be4 <__swsetup_r+0x30>
 8008bd4:	2209      	movs	r2, #9
 8008bd6:	602a      	str	r2, [r5, #0]
 8008bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bdc:	81a3      	strh	r3, [r4, #12]
 8008bde:	f04f 30ff 	mov.w	r0, #4294967295
 8008be2:	e033      	b.n	8008c4c <__swsetup_r+0x98>
 8008be4:	0758      	lsls	r0, r3, #29
 8008be6:	d512      	bpl.n	8008c0e <__swsetup_r+0x5a>
 8008be8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bea:	b141      	cbz	r1, 8008bfe <__swsetup_r+0x4a>
 8008bec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bf0:	4299      	cmp	r1, r3
 8008bf2:	d002      	beq.n	8008bfa <__swsetup_r+0x46>
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f7fd fc13 	bl	8006420 <_free_r>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c04:	81a3      	strh	r3, [r4, #12]
 8008c06:	2300      	movs	r3, #0
 8008c08:	6063      	str	r3, [r4, #4]
 8008c0a:	6923      	ldr	r3, [r4, #16]
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	89a3      	ldrh	r3, [r4, #12]
 8008c10:	f043 0308 	orr.w	r3, r3, #8
 8008c14:	81a3      	strh	r3, [r4, #12]
 8008c16:	6923      	ldr	r3, [r4, #16]
 8008c18:	b94b      	cbnz	r3, 8008c2e <__swsetup_r+0x7a>
 8008c1a:	89a3      	ldrh	r3, [r4, #12]
 8008c1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c24:	d003      	beq.n	8008c2e <__swsetup_r+0x7a>
 8008c26:	4621      	mov	r1, r4
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f000 f883 	bl	8008d34 <__smakebuf_r>
 8008c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c32:	f013 0201 	ands.w	r2, r3, #1
 8008c36:	d00a      	beq.n	8008c4e <__swsetup_r+0x9a>
 8008c38:	2200      	movs	r2, #0
 8008c3a:	60a2      	str	r2, [r4, #8]
 8008c3c:	6962      	ldr	r2, [r4, #20]
 8008c3e:	4252      	negs	r2, r2
 8008c40:	61a2      	str	r2, [r4, #24]
 8008c42:	6922      	ldr	r2, [r4, #16]
 8008c44:	b942      	cbnz	r2, 8008c58 <__swsetup_r+0xa4>
 8008c46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c4a:	d1c5      	bne.n	8008bd8 <__swsetup_r+0x24>
 8008c4c:	bd38      	pop	{r3, r4, r5, pc}
 8008c4e:	0799      	lsls	r1, r3, #30
 8008c50:	bf58      	it	pl
 8008c52:	6962      	ldrpl	r2, [r4, #20]
 8008c54:	60a2      	str	r2, [r4, #8]
 8008c56:	e7f4      	b.n	8008c42 <__swsetup_r+0x8e>
 8008c58:	2000      	movs	r0, #0
 8008c5a:	e7f7      	b.n	8008c4c <__swsetup_r+0x98>
 8008c5c:	20000018 	.word	0x20000018

08008c60 <_raise_r>:
 8008c60:	291f      	cmp	r1, #31
 8008c62:	b538      	push	{r3, r4, r5, lr}
 8008c64:	4605      	mov	r5, r0
 8008c66:	460c      	mov	r4, r1
 8008c68:	d904      	bls.n	8008c74 <_raise_r+0x14>
 8008c6a:	2316      	movs	r3, #22
 8008c6c:	6003      	str	r3, [r0, #0]
 8008c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c72:	bd38      	pop	{r3, r4, r5, pc}
 8008c74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c76:	b112      	cbz	r2, 8008c7e <_raise_r+0x1e>
 8008c78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c7c:	b94b      	cbnz	r3, 8008c92 <_raise_r+0x32>
 8008c7e:	4628      	mov	r0, r5
 8008c80:	f000 f830 	bl	8008ce4 <_getpid_r>
 8008c84:	4622      	mov	r2, r4
 8008c86:	4601      	mov	r1, r0
 8008c88:	4628      	mov	r0, r5
 8008c8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c8e:	f000 b817 	b.w	8008cc0 <_kill_r>
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d00a      	beq.n	8008cac <_raise_r+0x4c>
 8008c96:	1c59      	adds	r1, r3, #1
 8008c98:	d103      	bne.n	8008ca2 <_raise_r+0x42>
 8008c9a:	2316      	movs	r3, #22
 8008c9c:	6003      	str	r3, [r0, #0]
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	e7e7      	b.n	8008c72 <_raise_r+0x12>
 8008ca2:	2100      	movs	r1, #0
 8008ca4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ca8:	4620      	mov	r0, r4
 8008caa:	4798      	blx	r3
 8008cac:	2000      	movs	r0, #0
 8008cae:	e7e0      	b.n	8008c72 <_raise_r+0x12>

08008cb0 <raise>:
 8008cb0:	4b02      	ldr	r3, [pc, #8]	@ (8008cbc <raise+0xc>)
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	6818      	ldr	r0, [r3, #0]
 8008cb6:	f7ff bfd3 	b.w	8008c60 <_raise_r>
 8008cba:	bf00      	nop
 8008cbc:	20000018 	.word	0x20000018

08008cc0 <_kill_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4d07      	ldr	r5, [pc, #28]	@ (8008ce0 <_kill_r+0x20>)
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	4608      	mov	r0, r1
 8008cca:	4611      	mov	r1, r2
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	f7f9 f8ba 	bl	8001e46 <_kill>
 8008cd2:	1c43      	adds	r3, r0, #1
 8008cd4:	d102      	bne.n	8008cdc <_kill_r+0x1c>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	b103      	cbz	r3, 8008cdc <_kill_r+0x1c>
 8008cda:	6023      	str	r3, [r4, #0]
 8008cdc:	bd38      	pop	{r3, r4, r5, pc}
 8008cde:	bf00      	nop
 8008ce0:	20000460 	.word	0x20000460

08008ce4 <_getpid_r>:
 8008ce4:	f7f9 b8a7 	b.w	8001e36 <_getpid>

08008ce8 <__swhatbuf_r>:
 8008ce8:	b570      	push	{r4, r5, r6, lr}
 8008cea:	460c      	mov	r4, r1
 8008cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf0:	2900      	cmp	r1, #0
 8008cf2:	b096      	sub	sp, #88	@ 0x58
 8008cf4:	4615      	mov	r5, r2
 8008cf6:	461e      	mov	r6, r3
 8008cf8:	da0d      	bge.n	8008d16 <__swhatbuf_r+0x2e>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d00:	f04f 0100 	mov.w	r1, #0
 8008d04:	bf14      	ite	ne
 8008d06:	2340      	movne	r3, #64	@ 0x40
 8008d08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	6031      	str	r1, [r6, #0]
 8008d10:	602b      	str	r3, [r5, #0]
 8008d12:	b016      	add	sp, #88	@ 0x58
 8008d14:	bd70      	pop	{r4, r5, r6, pc}
 8008d16:	466a      	mov	r2, sp
 8008d18:	f000 f848 	bl	8008dac <_fstat_r>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	dbec      	blt.n	8008cfa <__swhatbuf_r+0x12>
 8008d20:	9901      	ldr	r1, [sp, #4]
 8008d22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d2a:	4259      	negs	r1, r3
 8008d2c:	4159      	adcs	r1, r3
 8008d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d32:	e7eb      	b.n	8008d0c <__swhatbuf_r+0x24>

08008d34 <__smakebuf_r>:
 8008d34:	898b      	ldrh	r3, [r1, #12]
 8008d36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d38:	079d      	lsls	r5, r3, #30
 8008d3a:	4606      	mov	r6, r0
 8008d3c:	460c      	mov	r4, r1
 8008d3e:	d507      	bpl.n	8008d50 <__smakebuf_r+0x1c>
 8008d40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	2301      	movs	r3, #1
 8008d4a:	6163      	str	r3, [r4, #20]
 8008d4c:	b003      	add	sp, #12
 8008d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d50:	ab01      	add	r3, sp, #4
 8008d52:	466a      	mov	r2, sp
 8008d54:	f7ff ffc8 	bl	8008ce8 <__swhatbuf_r>
 8008d58:	9f00      	ldr	r7, [sp, #0]
 8008d5a:	4605      	mov	r5, r0
 8008d5c:	4639      	mov	r1, r7
 8008d5e:	4630      	mov	r0, r6
 8008d60:	f7fd fbd2 	bl	8006508 <_malloc_r>
 8008d64:	b948      	cbnz	r0, 8008d7a <__smakebuf_r+0x46>
 8008d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d6a:	059a      	lsls	r2, r3, #22
 8008d6c:	d4ee      	bmi.n	8008d4c <__smakebuf_r+0x18>
 8008d6e:	f023 0303 	bic.w	r3, r3, #3
 8008d72:	f043 0302 	orr.w	r3, r3, #2
 8008d76:	81a3      	strh	r3, [r4, #12]
 8008d78:	e7e2      	b.n	8008d40 <__smakebuf_r+0xc>
 8008d7a:	89a3      	ldrh	r3, [r4, #12]
 8008d7c:	6020      	str	r0, [r4, #0]
 8008d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d82:	81a3      	strh	r3, [r4, #12]
 8008d84:	9b01      	ldr	r3, [sp, #4]
 8008d86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d8a:	b15b      	cbz	r3, 8008da4 <__smakebuf_r+0x70>
 8008d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d90:	4630      	mov	r0, r6
 8008d92:	f000 f81d 	bl	8008dd0 <_isatty_r>
 8008d96:	b128      	cbz	r0, 8008da4 <__smakebuf_r+0x70>
 8008d98:	89a3      	ldrh	r3, [r4, #12]
 8008d9a:	f023 0303 	bic.w	r3, r3, #3
 8008d9e:	f043 0301 	orr.w	r3, r3, #1
 8008da2:	81a3      	strh	r3, [r4, #12]
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	431d      	orrs	r5, r3
 8008da8:	81a5      	strh	r5, [r4, #12]
 8008daa:	e7cf      	b.n	8008d4c <__smakebuf_r+0x18>

08008dac <_fstat_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	4d07      	ldr	r5, [pc, #28]	@ (8008dcc <_fstat_r+0x20>)
 8008db0:	2300      	movs	r3, #0
 8008db2:	4604      	mov	r4, r0
 8008db4:	4608      	mov	r0, r1
 8008db6:	4611      	mov	r1, r2
 8008db8:	602b      	str	r3, [r5, #0]
 8008dba:	f7f9 f888 	bl	8001ece <_fstat>
 8008dbe:	1c43      	adds	r3, r0, #1
 8008dc0:	d102      	bne.n	8008dc8 <_fstat_r+0x1c>
 8008dc2:	682b      	ldr	r3, [r5, #0]
 8008dc4:	b103      	cbz	r3, 8008dc8 <_fstat_r+0x1c>
 8008dc6:	6023      	str	r3, [r4, #0]
 8008dc8:	bd38      	pop	{r3, r4, r5, pc}
 8008dca:	bf00      	nop
 8008dcc:	20000460 	.word	0x20000460

08008dd0 <_isatty_r>:
 8008dd0:	b538      	push	{r3, r4, r5, lr}
 8008dd2:	4d06      	ldr	r5, [pc, #24]	@ (8008dec <_isatty_r+0x1c>)
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	4608      	mov	r0, r1
 8008dda:	602b      	str	r3, [r5, #0]
 8008ddc:	f7f9 f887 	bl	8001eee <_isatty>
 8008de0:	1c43      	adds	r3, r0, #1
 8008de2:	d102      	bne.n	8008dea <_isatty_r+0x1a>
 8008de4:	682b      	ldr	r3, [r5, #0]
 8008de6:	b103      	cbz	r3, 8008dea <_isatty_r+0x1a>
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	20000460 	.word	0x20000460

08008df0 <_init>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr

08008dfc <_fini>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr
