INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 10:20:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.587ns (16.923%)  route 2.882ns (83.077%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 5.103 - 4.000 ) 
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=451, unset)          1.233     1.233    buffer6/clk
    SLICE_X47Y104        FDRE                                         r  buffer6/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.204     1.437 r  buffer6/dataReg_reg[4]/Q
                         net (fo=6, routed)           0.454     1.891    buffer6/control/Q[4]
    SLICE_X47Y106        LUT3 (Prop_lut3_I0_O)        0.125     2.016 r  buffer6/control/di_loadAddr[5]_INST_0_i_1/O
                         net (fo=10, routed)          0.451     2.467    buffer6/control/dataReg_reg[4]
    SLICE_X44Y106        LUT6 (Prop_lut6_I1_O)        0.043     2.510 f  buffer6/control/outputValid_i_4/O
                         net (fo=2, routed)           0.338     2.847    buffer6/control/outputValid_i_4_n_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I5_O)        0.043     2.890 f  buffer6/control/Head[2]_i_7/O
                         net (fo=2, routed)           0.206     3.096    control_merge0/tehb/control/Head[2]_i_2_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I1_O)        0.043     3.139 r  control_merge0/tehb/control/Head[2]_i_3/O
                         net (fo=1, routed)           0.445     3.584    control_merge0/tehb/control/Head[2]_i_3_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I0_O)        0.043     3.627 r  control_merge0/tehb/control/Head[2]_i_2/O
                         net (fo=9, routed)           0.436     4.064    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_7
    SLICE_X44Y107        LUT6 (Prop_lut6_I4_O)        0.043     4.107 r  control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_i_3/O
                         net (fo=6, routed)           0.267     4.374    fork2/control/generateBlocks[0].regblock/dataReg_reg[9]_0
    SLICE_X44Y105        LUT6 (Prop_lut6_I2_O)        0.043     4.417 r  fork2/control/generateBlocks[0].regblock/dataReg[9]_i_1__0/O
                         net (fo=10, routed)          0.285     4.702    buffer6/E[0]
    SLICE_X47Y104        FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=451, unset)          1.103     5.103    buffer6/clk
    SLICE_X47Y104        FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.107     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X47Y104        FDRE (Setup_fdre_C_CE)      -0.201     4.974    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  0.272    




