Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 22 18:40:34 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_slave_timing_summary_routed.rpt -pb SPI_slave_timing_summary_routed.pb -rpx SPI_slave_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_slave
| Device       : 7a35tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (11)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 3.423ns (60.547%)  route 2.231ns (39.453%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  miso_reg/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  miso_reg/Q
                         net (fo=1, routed)           2.231     2.767    miso_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         2.887     5.654 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000     5.654    miso
    AA19                                                              r  miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.452ns  (logic 3.398ns (62.317%)  route 2.055ns (37.683%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  data_out_reg[7]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[7]/Q
                         net (fo=1, routed)           2.055     2.591    data_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.862     5.452 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.452    data_out[7]
    V17                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.441ns  (logic 3.423ns (62.909%)  route 2.018ns (37.091%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  done_reg/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  done_reg/Q
                         net (fo=1, routed)           2.018     2.554    done_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.887     5.441 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     5.441    done
    AB20                                                              r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.439ns  (logic 3.400ns (62.518%)  route 2.039ns (37.482%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  data_out_reg[6]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[6]/Q
                         net (fo=1, routed)           2.039     2.575    data_out_OBUF[6]
    W17                  OBUF (Prop_obuf_I_O)         2.864     5.439 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.439    data_out[6]
    W17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.437ns  (logic 3.412ns (62.763%)  route 2.025ns (37.237%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  data_out_reg[4]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[4]/Q
                         net (fo=1, routed)           2.025     2.561    data_out_OBUF[4]
    AB18                 OBUF (Prop_obuf_I_O)         2.876     5.437 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.437    data_out[4]
    AB18                                                              r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.414ns  (logic 3.412ns (63.029%)  route 2.002ns (36.971%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  data_out_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[5]/Q
                         net (fo=1, routed)           2.002     2.538    data_out_OBUF[5]
    AA18                 OBUF (Prop_obuf_I_O)         2.876     5.414 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.414    data_out[5]
    AA18                                                              r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.287ns  (logic 3.402ns (64.346%)  route 1.885ns (35.654%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.885     2.421    data_out_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.866     5.287 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.287    data_out[2]
    U18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 3.397ns (64.694%)  route 1.854ns (35.306%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.854     2.390    data_out_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.861     5.251 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.251    data_out[3]
    U17                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.249ns  (logic 3.400ns (64.777%)  route 1.849ns (35.223%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.849     2.385    data_out_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         2.864     5.249 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.249    data_out[1]
    P14                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 3.401ns (66.464%)  route 1.716ns (33.536%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.536     0.536 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.716     2.252    data_out_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         2.865     5.116 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.116    data_out[0]
    R14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.193ns (56.647%)  route 0.148ns (43.353%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[4]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.148     0.341    shift_reg_in[4]
    SLICE_X1Y11          FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.193ns (55.611%)  route 0.154ns (44.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  shift_reg_in_reg[2]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.154     0.347    shift_reg_in[2]
    SLICE_X0Y9           FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            miso_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.341ns (84.258%)  route 0.064ns (15.742%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  shift_reg_out_reg[2]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_out_reg[2]/Q
                         net (fo=1, routed)           0.064     0.257    data3
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.062     0.319 r  miso_i_4/O
                         net (fo=1, routed)           0.000     0.319    miso_i_4_n_0
    SLICE_X1Y7           MUXF7 (Prop_muxf7_I1_O)      0.086     0.405 r  miso_reg_i_2/O
                         net (fo=1, routed)           0.000     0.405    miso0
    SLICE_X1Y7           FDCE                                         r  miso_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.193ns (47.548%)  route 0.213ns (52.452%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[1]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.213     0.406    shift_reg_in[1]
    SLICE_X1Y11          FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.193ns (46.725%)  route 0.220ns (53.275%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[7]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.220     0.413    shift_reg_in[7]
    SLICE_X0Y11          FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.193ns (46.446%)  route 0.223ns (53.554%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[5]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.223     0.416    shift_reg_in[5]
    SLICE_X0Y13          FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.193ns (46.278%)  route 0.224ns (53.722%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[6]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.224     0.417    shift_reg_in[6]
    SLICE_X0Y13          FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.193ns (45.421%)  route 0.232ns (54.579%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  shift_reg_in_reg[3]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.232     0.425    shift_reg_in[3]
    SLICE_X0Y13          FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.255ns (58.680%)  route 0.180ns (41.320%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  count_reg[0]/Q
                         net (fo=13, routed)          0.180     0.373    count[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.062     0.435 r  shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.435    shift_reg_in[5]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.255ns (53.350%)  route 0.223ns (46.650%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  shift_reg_in_reg[2]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.223     0.416    shift_reg_in[2]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.062     0.478 r  shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.478    shift_reg_in[2]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------





