#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 18 23:04:44 2023
# Process ID: 4564
# Current directory: D:/FPGACode/kernel3x3x3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19712 D:\FPGACode\kernel3x3x3\kernel3x3x3.xpr
# Log file: D:/FPGACode/kernel3x3x3/vivado.log
# Journal file: D:/FPGACode/kernel3x3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGACode/kernel3x3x3/kernel3x3x3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/20706/Desktop/FPGA”ÎZYNQ≥Ã–Ú/kernel3x3x3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.473 ; gain = 461.613
update_compile_order -fileset sources_1
close [ open D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_input.v w ]
add_files D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_input.v
close [ open D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_input.v w ]
add_files D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_input.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_input.v] -no_script -reset -force -quiet
remove_files  D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_input.v
file delete -force D:/FPGACode/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_input.v
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 00:28:24 2023...
