

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 15:35:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      161|      161|  1.610 us|  1.610 us|  162|  162|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   1537|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    2544|   2562|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1064|    -|
|Register         |        -|    -|     969|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    3513|   5163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U6  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U7       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|    0|     0|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|   390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U2       |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U5            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U4          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    |udiv_32ns_33s_33_36_seq_1_U12          |udiv_32ns_33s_33_36_seq_1           |        0|   0|  406|   245|    0|
    |udiv_32ns_64ns_32_36_seq_1_U10         |udiv_32ns_64ns_32_36_seq_1          |        0|   0|  779|   469|    0|
    |uitodp_64s_64_6_no_dsp_1_U8            |uitodp_64s_64_6_no_dsp_1            |        0|   0|    0|     0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U3           |uitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|     0|    0|
    |urem_16ns_17ns_17_20_seq_1_U11         |urem_16ns_17ns_17_20_seq_1          |        0|   0|  214|   130|    0|
    |urem_16ns_25ns_16_20_seq_1_U9          |urem_16ns_25ns_16_20_seq_1          |        0|   0|  310|   187|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|   5| 2544|  2562|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_8ns_16s_24_4_1_U13  |mul_mul_8ns_16s_24_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_fu_303_p2       |         +|   0|  0|   32|          25|           9|
    |add_ln12_fu_321_p2       |         +|   0|  0|   71|          64|          10|
    |add_ln13_fu_494_p2       |         +|   0|  0|   24|          17|           9|
    |add_ln341_1_fu_547_p2    |         +|   0|  0|   14|           9|           8|
    |add_ln341_fu_384_p2      |         +|   0|  0|   14|           9|           8|
    |grp_fu_353_p1            |         +|   0|  0|   24|          17|          10|
    |sub_ln1311_1_fu_561_p2   |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_fu_398_p2     |         -|   0|  0|   15|           7|           8|
    |sub_ln13_fu_504_p2       |         -|   0|  0|   25|          18|          18|
    |r_V_2_fu_601_p2          |      lshr|   0|  0|  363|         111|         111|
    |r_V_fu_445_p2            |      lshr|   0|  0|  179|          63|          63|
    |select_ln1312_fu_479_p3  |    select|   0|  0|   16|           1|          16|
    |ush_1_fu_570_p3          |    select|   0|  0|    9|           1|           9|
    |ush_fu_407_p3            |    select|   0|  0|    9|           1|           9|
    |val_fu_635_p3            |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_451_p2          |       shl|   0|  0|  179|          63|          63|
    |r_V_3_fu_607_p2          |       shl|   0|  0|  363|         111|         111|
    |xor_ln11_fu_293_p2       |       xor|   0|  0|   24|          24|          24|
    |xor_ln13_fu_642_p2       |       xor|   0|  0|   64|          64|          64|
    |xor_ln14_fu_415_p2       |       xor|   0|  0|   33|          32|          33|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1537|         645|         655|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  870|        163|    1|        163|
    |grp_fu_188_p0      |   20|          4|   32|        128|
    |grp_fu_188_p1      |   20|          4|   32|        128|
    |grp_fu_195_p0      |   14|          3|   32|         96|
    |grp_fu_195_p1      |   14|          3|   32|         96|
    |grp_fu_200_p0      |   14|          3|   32|         96|
    |grp_fu_209_opcode  |   14|          3|    2|          6|
    |grp_fu_209_p0      |   14|          3|   64|        192|
    |grp_fu_209_p1      |   14|          3|   64|        192|
    |grp_fu_215_p0      |   14|          3|   64|        192|
    |grp_fu_215_p1      |   14|          3|   64|        192|
    |grp_fu_219_p0      |   14|          3|   64|        192|
    |p_6_address0       |   14|          3|    3|          9|
    |p_8_address0       |   14|          3|    5|         15|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1064|        204|  491|       1697|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |add_ln11_reg_690     |   25|   0|   25|          0|
    |add_ln12_reg_715     |   64|   0|   64|          0|
    |ap_CS_fsm            |  162|   0|  162|          0|
    |conv2_reg_700        |   32|   0|   32|          0|
    |conv3_reg_750        |   64|   0|   64|          0|
    |data_V_reg_765       |   32|   0|   32|          0|
    |div_reg_735          |   32|   0|   32|          0|
    |isNeg_1_reg_837      |    1|   0|    1|          0|
    |isNeg_reg_781        |    1|   0|    1|          0|
    |mul_ln15_reg_720     |   24|   0|   24|          0|
    |p_10_load_reg_659    |   32|   0|   32|          0|
    |p_6_load_reg_674     |   16|   0|   16|          0|
    |reg_222              |   32|   0|   32|          0|
    |reg_229              |   64|   0|   64|          0|
    |reg_235              |   64|   0|   64|          0|
    |reg_241              |   64|   0|   64|          0|
    |sub_ln13_reg_806     |   18|   0|   18|          0|
    |tmp_14_reg_770       |    8|   0|    8|          0|
    |tmp_15_reg_776       |   23|   0|   23|          0|
    |tmp_16_reg_821       |    8|   0|    8|          0|
    |tmp_17_reg_827       |   23|   0|   23|          0|
    |udiv_ln12_1_reg_832  |   33|   0|   33|          0|
    |udiv_ln12_reg_801    |   32|   0|   32|          0|
    |urem_ln11_1_reg_755  |   17|   0|   17|          0|
    |urem_ln11_reg_740    |   16|   0|   16|          0|
    |ush_1_reg_842        |    9|   0|    9|          0|
    |ush_reg_786          |    9|   0|    9|          0|
    |xor_ln13_reg_847     |   64|   0|   64|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  969|   0|  969|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|   32|     ap_none|             p|        scalar|
|p_4            |   in|   64|     ap_none|           p_4|        scalar|
|p_6_address0   |  out|    3|   ap_memory|           p_6|         array|
|p_6_ce0        |  out|    1|   ap_memory|           p_6|         array|
|p_6_q0         |   in|   16|   ap_memory|           p_6|         array|
|p_8_address0   |  out|    5|   ap_memory|           p_8|         array|
|p_8_ce0        |  out|    1|   ap_memory|           p_8|         array|
|p_8_q0         |   in|    8|   ap_memory|           p_8|         array|
|p_10_address0  |  out|    1|   ap_memory|          p_10|         array|
|p_10_ce0       |  out|    1|   ap_memory|          p_10|         array|
|p_10_q0        |   in|   32|   ap_memory|          p_10|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 162
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_10_addr = getelementptr i32 %p_10, i64 0, i64 1" [dfg_199.c:17]   --->   Operation 163 'getelementptr' 'p_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (2.32ns)   --->   "%p_10_load = load i1 %p_10_addr" [dfg_199.c:17]   --->   Operation 164 'load' 'p_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 165 [1/2] (2.32ns)   --->   "%p_10_load = load i1 %p_10_addr" [dfg_199.c:17]   --->   Operation 165 'load' 'p_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %p_10_load" [dfg_199.c:17]   --->   Operation 166 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 5.4191e+08" [dfg_199.c:17]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 168 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 5.4191e+08" [dfg_199.c:17]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_6_addr = getelementptr i16 %p_6, i64 0, i64 2" [dfg_199.c:11]   --->   Operation 169 'getelementptr' 'p_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (2.32ns)   --->   "%p_6_load = load i3 %p_6_addr" [dfg_199.c:11]   --->   Operation 170 'load' 'p_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_5 : Operation 171 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 5.4191e+08" [dfg_199.c:17]   --->   Operation 171 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 172 [1/2] (2.32ns)   --->   "%p_6_load = load i3 %p_6_addr" [dfg_199.c:11]   --->   Operation 172 'load' 'p_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_6 : Operation 173 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 5.4191e+08" [dfg_199.c:17]   --->   Operation 173 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i16 %p_6_load" [dfg_199.c:16]   --->   Operation 174 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [6/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 175 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 176 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 5.4191e+08" [dfg_199.c:17]   --->   Operation 176 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 177 [5/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 177 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 178 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 884" [dfg_199.c:17]   --->   Operation 178 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%p_8_addr = getelementptr i8 %p_8, i64 0, i64 6" [dfg_199.c:11]   --->   Operation 179 'getelementptr' 'p_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (2.32ns)   --->   "%p_8_load = load i5 %p_8_addr" [dfg_199.c:11]   --->   Operation 180 'load' 'p_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_9 : Operation 181 [4/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 181 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 182 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 884" [dfg_199.c:17]   --->   Operation 182 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 183 [1/2] (2.32ns)   --->   "%p_8_load = load i5 %p_8_addr" [dfg_199.c:11]   --->   Operation 183 'load' 'p_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_8_load, i32 7" [dfg_199.c:11]   --->   Operation 184 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_8_load, i32 5" [dfg_199.c:11]   --->   Operation 185 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%trunc_ln11 = trunc i8 %p_8_load" [dfg_199.c:11]   --->   Operation 186 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i3.i2, i1 %tmp, i1 0, i1 %tmp_1, i3 0, i2 %trunc_ln11" [dfg_199.c:11]   --->   Operation 187 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%zext_ln11_1 = zext i8 %and_ln" [dfg_199.c:11]   --->   Operation 188 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%xor_ln11 = xor i24 %zext_ln11_1, i24 9861027" [dfg_199.c:11]   --->   Operation 189 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln11)   --->   "%sext_ln11 = sext i24 %xor_ln11" [dfg_199.c:11]   --->   Operation 190 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln11 = add i25 %sext_ln11, i25 405" [dfg_199.c:11]   --->   Operation 191 'add' 'add_ln11' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 192 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 193 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 884" [dfg_199.c:17]   --->   Operation 193 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i16 %p_6_load" [dfg_199.c:11]   --->   Operation 194 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [20/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 195 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [2/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 196 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 197 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 884" [dfg_199.c:17]   --->   Operation 197 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 198 [19/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 198 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln16" [dfg_199.c:16]   --->   Operation 199 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 200 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 884" [dfg_199.c:17]   --->   Operation 200 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 201 [18/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 201 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [16/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 202 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 203 [17/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 203 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [15/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 204 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 205 [16/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 205 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [14/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 206 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 207 [15/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 207 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [13/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 208 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 209 [14/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 209 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [12/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 210 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%p_8_addr_1 = getelementptr i8 %p_8, i64 0, i64 7" [dfg_199.c:15]   --->   Operation 211 'getelementptr' 'p_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [13/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 212 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [2/2] (2.32ns)   --->   "%p_8_load_1 = load i5 %p_8_addr_1" [dfg_199.c:15]   --->   Operation 213 'load' 'p_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_18 : Operation 214 [11/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 214 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 215 [12/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 215 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/2] (2.32ns)   --->   "%p_8_load_1 = load i5 %p_8_addr_1" [dfg_199.c:15]   --->   Operation 216 'load' 'p_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %p_8_load_1" [dfg_199.c:15]   --->   Operation 217 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 218 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i24 %zext_ln15, i24 16747092" [dfg_199.c:15]   --->   Operation 218 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 219 [10/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 219 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 220 [11/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 220 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i24 %zext_ln15, i24 16747092" [dfg_199.c:15]   --->   Operation 221 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 222 [9/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 222 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 223 [10/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 223 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln15 = mul i24 %zext_ln15, i24 16747092" [dfg_199.c:15]   --->   Operation 224 'mul' 'mul_ln15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 225 [8/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 225 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%p_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_4" [dfg_199.c:11]   --->   Operation 226 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [9/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 227 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [1/1] (3.52ns)   --->   "%add_ln12 = add i64 %p_4_read, i64 632" [dfg_199.c:12]   --->   Operation 228 'add' 'add_ln12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15 = mul i24 %zext_ln15, i24 16747092" [dfg_199.c:15]   --->   Operation 229 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 230 [7/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 230 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:11]   --->   Operation 231 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [8/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 232 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %p_read" [dfg_199.c:12]   --->   Operation 233 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [36/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 234 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i24 %mul_ln15" [dfg_199.c:14]   --->   Operation 235 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [6/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 236 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 237 [6/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 237 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 238 [7/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 238 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [35/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 239 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [5/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 240 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 241 [5/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 241 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 242 [6/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 242 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [34/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 243 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [4/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 244 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 245 [4/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 245 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 246 [5/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 246 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [33/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 247 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [3/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 248 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 249 [3/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 249 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.28>
ST_27 : Operation 250 [4/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 250 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [32/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 251 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [2/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 252 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 253 [2/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 253 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.28>
ST_28 : Operation 254 [3/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 254 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [31/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 255 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/6] (6.28ns)   --->   "%conv1 = uitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 256 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 257 [1/16] (6.07ns)   --->   "%div = fdiv i32 %conv2, i32 %add1" [dfg_199.c:16]   --->   Operation 257 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 258 [2/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 258 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [30/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 259 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [7/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 260 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %div, i32 890" [dfg_199.c:17]   --->   Operation 261 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 262 [1/20] (3.94ns)   --->   "%urem_ln11 = urem i25 %zext_ln11, i25 %add_ln11" [dfg_199.c:11]   --->   Operation 262 'urem' 'urem_ln11' <Predicate = true> <Delay = 3.94> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [29/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 263 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [6/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 264 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %div, i32 890" [dfg_199.c:17]   --->   Operation 265 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i16 %urem_ln11" [dfg_199.c:11]   --->   Operation 266 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i16 %trunc_ln11_1" [dfg_199.c:11]   --->   Operation 267 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (2.07ns)   --->   "%add_ln11_1 = add i17 %zext_ln11_2, i17 512" [dfg_199.c:11]   --->   Operation 268 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 269 [20/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 269 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 270 [28/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 270 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 271 [5/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 271 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 272 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %div, i32 890" [dfg_199.c:17]   --->   Operation 272 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 273 [19/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 273 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 274 [27/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 274 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 275 [4/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 275 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %div, i32 890" [dfg_199.c:17]   --->   Operation 276 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 277 [18/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 277 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [26/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 278 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 279 [3/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 279 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 280 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %div, i32 890" [dfg_199.c:17]   --->   Operation 280 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 281 [17/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 281 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 282 [25/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 282 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 283 [2/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 283 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 284 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %add2" [dfg_199.c:15]   --->   Operation 284 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 285 [16/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 285 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 286 [24/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 286 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/7] (7.29ns)   --->   "%sub1 = dsub i64 3.70928e+09, i64 %conv1" [dfg_199.c:14]   --->   Operation 287 'dsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 288 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %add2" [dfg_199.c:15]   --->   Operation 288 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 289 [15/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 289 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [23/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 290 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [59/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 291 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 292 [14/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 292 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 293 [22/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 293 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 294 [58/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 294 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 295 [13/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 295 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 296 [21/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 296 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 297 [57/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 297 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 298 [12/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 298 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 299 [20/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 299 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 300 [56/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 300 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 301 [11/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 301 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 302 [19/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 302 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 303 [55/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 303 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 304 [10/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 304 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 305 [18/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 305 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 306 [54/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 306 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 307 [9/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 307 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 308 [17/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 308 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 309 [53/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 309 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 310 [8/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 310 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 311 [16/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 311 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 312 [52/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 312 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 313 [7/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 313 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 314 [15/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 314 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 315 [51/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 315 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 316 [6/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 316 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 317 [14/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 317 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 318 [50/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 318 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 319 [5/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 319 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 320 [13/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 320 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 321 [49/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 321 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 322 [4/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 322 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 323 [12/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 323 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 324 [48/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 324 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 325 [3/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 325 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 326 [11/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 326 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 327 [47/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 327 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 328 [2/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 328 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 329 [10/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 329 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 330 [46/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 330 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 331 [1/20] (3.68ns)   --->   "%urem_ln11_1 = urem i17 31827, i17 %add_ln11_1" [dfg_199.c:11]   --->   Operation 331 'urem' 'urem_ln11_1' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 332 [9/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 332 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 333 [45/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 333 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.41>
ST_51 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i17 %urem_ln11_1" [dfg_199.c:11]   --->   Operation 334 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 335 [6/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 335 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 336 [8/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 336 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 337 [44/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 337 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.41>
ST_52 : Operation 338 [5/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 338 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 339 [7/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 339 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 340 [43/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 340 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.41>
ST_53 : Operation 341 [4/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 341 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 342 [6/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 342 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 343 [42/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 343 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.41>
ST_54 : Operation 344 [3/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 344 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 345 [5/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 345 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [41/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 346 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.41>
ST_55 : Operation 347 [2/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 347 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 348 [4/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 348 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 349 [40/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 349 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.41>
ST_56 : Operation 350 [1/6] (6.41ns)   --->   "%result_3 = uitofp i32 %zext_ln11_3" [dfg_199.c:11]   --->   Operation 350 'uitofp' 'result_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 351 [3/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 351 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 352 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %result_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 352 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 353 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %data_V"   --->   Operation 354 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 355 [39/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 355 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.06>
ST_57 : Operation 356 [2/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 356 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 357 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 358 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 358 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 359 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 359 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 360 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_14"   --->   Operation 360 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 361 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 362 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 362 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 363 [1/1] (0.00ns)   --->   "%p_6_addr_1 = getelementptr i16 %p_6, i64 0, i64 1" [dfg_199.c:13]   --->   Operation 363 'getelementptr' 'p_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 364 [2/2] (2.32ns)   --->   "%p_6_load_1 = load i3 %p_6_addr_1" [dfg_199.c:13]   --->   Operation 364 'load' 'p_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_57 : Operation 365 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i32 %data_V, i32 2147483648" [dfg_199.c:14]   --->   Operation 365 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %xor_ln14" [dfg_199.c:14]   --->   Operation 366 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [16/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 367 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 368 [38/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 368 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.52>
ST_58 : Operation 369 [1/36] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %zext_ln12, i64 %add_ln12" [dfg_199.c:12]   --->   Operation 369 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 370 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_15, i1 0"   --->   Operation 370 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 371 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 372 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 372 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 373 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 373 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%r_V = lshr i63 %zext_ln68, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 374 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%r_V_1 = shl i63 %zext_ln68, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 375 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 376 'bitselect' 'tmp_6' <Predicate = (isNeg)> <Delay = 0.00>
ST_58 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%zext_ln13_2 = zext i1 %tmp_6" [dfg_199.c:13]   --->   Operation 377 'zext' 'zext_ln13_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_58 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39" [dfg_199.c:13]   --->   Operation 378 'partselect' 'tmp_7' <Predicate = (!isNeg)> <Delay = 0.00>
ST_58 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%select_ln1312 = select i1 %isNeg, i16 %zext_ln13_2, i16 %tmp_7"   --->   Operation 379 'select' 'select_ln1312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%zext_ln13_3 = zext i16 %select_ln1312" [dfg_199.c:13]   --->   Operation 380 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 381 [1/2] (2.32ns)   --->   "%p_6_load_1 = load i3 %p_6_addr_1" [dfg_199.c:13]   --->   Operation 381 'load' 'p_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_58 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i16 %p_6_load_1" [dfg_199.c:13]   --->   Operation 382 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 383 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln13 = add i17 %zext_ln13_3, i17 294" [dfg_199.c:13]   --->   Operation 383 'add' 'add_ln13' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i17 %add_ln13" [dfg_199.c:13]   --->   Operation 384 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 385 [1/1] (2.10ns)   --->   "%sub_ln13 = sub i18 %zext_ln13_1, i18 %zext_ln13" [dfg_199.c:13]   --->   Operation 385 'sub' 'sub_ln13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 386 [15/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 386 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 387 [37/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 387 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.07>
ST_59 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %udiv_ln12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:64]   --->   Operation 388 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %trunc_ln64" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:64]   --->   Operation 389 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i18 %sub_ln13" [dfg_199.c:12]   --->   Operation 390 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 391 [36/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 391 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 392 [14/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 392 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 393 [36/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 393 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 394 [35/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 394 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 395 [13/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 395 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 396 [35/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 396 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 397 [34/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 397 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 398 [12/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 398 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 399 [34/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 399 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 400 [33/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 400 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 401 [11/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 401 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 402 [33/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 402 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 403 [32/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 403 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 404 [10/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 404 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 405 [32/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 405 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 406 [31/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 406 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 407 [9/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 407 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 408 [31/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 408 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 409 [30/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 409 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 410 [8/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 410 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 411 [30/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 411 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 412 [29/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 412 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 413 [7/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 413 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 414 [29/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 414 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 415 [28/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 415 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 416 [6/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 416 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 417 [28/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 417 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 418 [27/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 418 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 419 [5/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 419 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 420 [27/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 420 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 421 [26/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 421 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 422 [4/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 422 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 423 [26/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 423 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 424 [25/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 424 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 425 [3/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 425 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 426 [25/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 426 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 427 [24/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 427 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 428 [2/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 428 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 429 [24/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 429 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 430 [23/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 430 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 431 [1/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %bitcast_ln14, i32 -21297" [dfg_199.c:14]   --->   Operation 431 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 432 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 432 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 433 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %data_V_1"   --->   Operation 434 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 435 [23/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 435 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 436 [22/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 436 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 437 [22/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 437 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 438 [21/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 438 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 439 [21/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 439 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 440 [20/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 440 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 441 [20/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 441 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 442 [19/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 442 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 443 [19/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 443 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 444 [18/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 444 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 445 [18/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 445 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 446 [17/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 446 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 447 [17/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 447 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.55>
ST_79 : Operation 448 [16/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 448 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 449 [16/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 449 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 450 [15/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 450 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 451 [15/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 451 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.55>
ST_81 : Operation 452 [14/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 452 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 453 [14/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 453 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.55>
ST_82 : Operation 454 [13/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 454 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 455 [13/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 455 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.55>
ST_83 : Operation 456 [12/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 456 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 457 [12/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 457 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.55>
ST_84 : Operation 458 [11/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 458 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 459 [11/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 459 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.55>
ST_85 : Operation 460 [10/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 460 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 461 [10/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 461 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.55>
ST_86 : Operation 462 [9/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 462 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 463 [9/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 463 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.55>
ST_87 : Operation 464 [8/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 464 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 465 [8/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 465 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.55>
ST_88 : Operation 466 [7/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 466 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 467 [7/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 467 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.55>
ST_89 : Operation 468 [6/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 468 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 469 [6/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.55>
ST_90 : Operation 470 [5/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 470 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 471 [5/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.55>
ST_91 : Operation 472 [4/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 472 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 473 [4/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.55>
ST_92 : Operation 474 [3/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 474 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 475 [3/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.55>
ST_93 : Operation 476 [2/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 476 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 477 [2/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.55>
ST_94 : Operation 478 [1/36] (4.16ns)   --->   "%udiv_ln12_1 = udiv i33 %zext_ln64, i33 %sext_ln12" [dfg_199.c:12]   --->   Operation 478 'udiv' 'udiv_ln12_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 479 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 480 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 480 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 481 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 481 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 482 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_16"   --->   Operation 482 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 483 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 484 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 484 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 485 [1/59] (4.55ns)   --->   "%div1 = ddiv i64 %sub1, i64 %conv3" [dfg_199.c:15]   --->   Operation 485 'ddiv' 'div1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.29>
ST_95 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%zext_ln14 = zext i33 %udiv_ln12_1" [dfg_199.c:14]   --->   Operation 486 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 487 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_17, i1 0"   --->   Operation 487 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 488 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 489 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i27_cast_cast_cast = sext i9 %ush_1"   --->   Operation 489 'sext' 'sh_prom_i_i_i_i_i27_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 490 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i27_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i27_cast_cast_cast"   --->   Operation 490 'zext' 'sh_prom_i_i_i_i_i27_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%r_V_2 = lshr i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i27_cast_cast_cast_cast"   --->   Operation 491 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%r_V_3 = shl i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i27_cast_cast_cast_cast"   --->   Operation 492 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 493 'bitselect' 'tmp_13' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_95 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%zext_ln662 = zext i1 %tmp_13"   --->   Operation 494 'zext' 'zext_ln662' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_95 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_3, i32 24, i32 87"   --->   Operation 495 'partselect' 'tmp_s' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_95 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln13)   --->   "%val = select i1 %isNeg_1, i64 %zext_ln662, i64 %tmp_s"   --->   Operation 496 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 497 [1/1] (4.42ns) (out node of the LUT)   --->   "%xor_ln13 = xor i64 %val, i64 %zext_ln14" [dfg_199.c:13]   --->   Operation 497 'xor' 'xor_ln13' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 498 [7/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 498 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.29>
ST_96 : Operation 499 [6/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 499 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 500 [6/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 500 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.29>
ST_97 : Operation 501 [5/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 501 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 502 [5/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 502 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.29>
ST_98 : Operation 503 [4/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 503 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 504 [4/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 504 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.29>
ST_99 : Operation 505 [3/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 505 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 506 [3/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 506 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.29>
ST_100 : Operation 507 [2/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 507 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 508 [2/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 508 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.29>
ST_101 : Operation 509 [1/6] (6.28ns)   --->   "%conv = uitodp i64 %xor_ln13" [dfg_199.c:12]   --->   Operation 509 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 510 [1/7] (7.29ns)   --->   "%add3 = dadd i64 %div1, i64 693" [dfg_199.c:17]   --->   Operation 510 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.55>
ST_102 : Operation 511 [59/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 511 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.55>
ST_103 : Operation 512 [58/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 512 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.55>
ST_104 : Operation 513 [57/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 513 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.55>
ST_105 : Operation 514 [56/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 514 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.55>
ST_106 : Operation 515 [55/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 515 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.55>
ST_107 : Operation 516 [54/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 516 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.55>
ST_108 : Operation 517 [53/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 517 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.55>
ST_109 : Operation 518 [52/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 518 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.55>
ST_110 : Operation 519 [51/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 519 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.55>
ST_111 : Operation 520 [50/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 520 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.55>
ST_112 : Operation 521 [49/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 521 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.55>
ST_113 : Operation 522 [48/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 522 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.55>
ST_114 : Operation 523 [47/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 523 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.55>
ST_115 : Operation 524 [46/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 524 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.55>
ST_116 : Operation 525 [45/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 525 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.55>
ST_117 : Operation 526 [44/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 526 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.55>
ST_118 : Operation 527 [43/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 527 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.55>
ST_119 : Operation 528 [42/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 528 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.55>
ST_120 : Operation 529 [41/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 529 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 4.55>
ST_121 : Operation 530 [40/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 530 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 4.55>
ST_122 : Operation 531 [39/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 531 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 4.55>
ST_123 : Operation 532 [38/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 532 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.55>
ST_124 : Operation 533 [37/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 533 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 4.55>
ST_125 : Operation 534 [36/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 534 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 4.55>
ST_126 : Operation 535 [35/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 535 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.55>
ST_127 : Operation 536 [34/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 536 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.55>
ST_128 : Operation 537 [33/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 537 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.55>
ST_129 : Operation 538 [32/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 538 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.55>
ST_130 : Operation 539 [31/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 539 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.55>
ST_131 : Operation 540 [30/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 540 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.55>
ST_132 : Operation 541 [29/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 541 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.55>
ST_133 : Operation 542 [28/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 542 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.55>
ST_134 : Operation 543 [27/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 543 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.55>
ST_135 : Operation 544 [26/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 544 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.55>
ST_136 : Operation 545 [25/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 545 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.55>
ST_137 : Operation 546 [24/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 546 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.55>
ST_138 : Operation 547 [23/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 547 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.55>
ST_139 : Operation 548 [22/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 548 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.55>
ST_140 : Operation 549 [21/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 549 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.55>
ST_141 : Operation 550 [20/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 550 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.55>
ST_142 : Operation 551 [19/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 551 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.55>
ST_143 : Operation 552 [18/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 552 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.55>
ST_144 : Operation 553 [17/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 553 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.55>
ST_145 : Operation 554 [16/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 554 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.55>
ST_146 : Operation 555 [15/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 555 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.55>
ST_147 : Operation 556 [14/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 556 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.55>
ST_148 : Operation 557 [13/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 557 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 4.55>
ST_149 : Operation 558 [12/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 558 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 4.55>
ST_150 : Operation 559 [11/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 559 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 4.55>
ST_151 : Operation 560 [10/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 560 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 4.55>
ST_152 : Operation 561 [9/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 561 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 4.55>
ST_153 : Operation 562 [8/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 562 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 4.55>
ST_154 : Operation 563 [7/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 563 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 4.55>
ST_155 : Operation 564 [6/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 564 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 4.55>
ST_156 : Operation 565 [5/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 565 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 4.55>
ST_157 : Operation 566 [4/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 566 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 4.55>
ST_158 : Operation 567 [3/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 567 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 4.55>
ST_159 : Operation 568 [2/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 568 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 4.55>
ST_160 : Operation 569 [1/59] (4.55ns)   --->   "%div2 = ddiv i64 %conv, i64 %add3" [dfg_199.c:14]   --->   Operation 569 'ddiv' 'div2' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.20>
ST_161 : Operation 570 [2/2] (5.20ns)   --->   "%result = fptrunc i64 %div2" [dfg_199.c:12]   --->   Operation 570 'fptrunc' 'result' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.20>
ST_162 : Operation 571 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 571 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 572 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 572 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 573 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 573 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 574 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 574 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 575 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_4"   --->   Operation 575 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 576 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 576 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 577 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 578 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_6"   --->   Operation 578 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 579 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 579 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 580 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_8"   --->   Operation 580 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 581 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 581 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 582 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_10"   --->   Operation 582 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 583 [1/2] (5.20ns)   --->   "%result = fptrunc i64 %div2" [dfg_199.c:12]   --->   Operation 583 'fptrunc' 'result' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 584 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i32 %result" [dfg_199.c:18]   --->   Operation 584 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_10_addr                               (getelementptr ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_10_load                               (load          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17                            (bitcast       ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_addr                                (getelementptr ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_load                                (load          ) [ 0000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16                               (zext          ) [ 0000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                                     (fadd          ) [ 0000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_8_addr                                (getelementptr ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_8_load                                (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11                              (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln                                  (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11_1                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11                                (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln11                               (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln11                                (add           ) [ 0000000000011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11                               (zext          ) [ 0000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2                                   (uitofp        ) [ 0000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add1                                    (fadd          ) [ 0000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_8_addr_1                              (getelementptr ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_8_load_1                              (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 0000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_read                                (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln12                                (add           ) [ 0000000000000000000000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln15                                (mul           ) [ 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12                               (zext          ) [ 0000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln14                               (sext          ) [ 0000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1                                   (uitodp        ) [ 0000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div                                     (fdiv          ) [ 0000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln11                               (urem          ) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11_1                            (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11_2                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln11_1                              (add           ) [ 0000000000000000000000000000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add2                                    (fadd          ) [ 0000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub1                                    (dsub          ) [ 0000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
conv3                                   (fpext         ) [ 0000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
urem_ln11_1                             (urem          ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11_3                             (zext          ) [ 0000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_3                                (uitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                                  (trunc         ) [ 0000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln341                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341                               (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_addr_1                              (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln14                                (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln14                            (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln12                               (udiv          ) [ 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_2                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1312                           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_3                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_load_1                              (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13                                (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_1                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln13                                (sub           ) [ 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln64                              (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln64                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
sext_ln12                               (sext          ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
dc_1                                    (fdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1                                (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                                  (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln12_1                             (udiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln341_1                            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341_1                             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                                 (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311_1                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1                           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
div1                                    (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000]
zext_ln14                               (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68_1                             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i27_cast_cast_cast      (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i27_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                                   (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                                   (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                                  (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                   (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln13                                (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000]
conv                                    (uitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100]
add3                                    (dadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100]
div2                                    (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                  (fptrunc       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln18                                (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="p_4_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_4_read/22 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/23 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_10_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_10_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_10_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_6_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_6_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_6_load/5 p_6_load_1/57 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_8_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_8_addr/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_8_load/9 p_8_load_1/18 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_8_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_8_addr_1/18 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_6_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_6_addr_1/57 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add1/8 add2/29 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/13 dc_1/57 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv2/7 result_3/51 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="result/161 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv3/34 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub1/29 add3/95 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="64" slack="1"/>
<pin id="218" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div1/36 div2/102 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv1/23 conv/96 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add1 add2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1 conv "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 add3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div1 div2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bitcast_ln17_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln16_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln11_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="and_ln_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="0" index="4" bw="1" slack="0"/>
<pin id="281" dir="0" index="5" bw="2" slack="0"/>
<pin id="282" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln11_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln11_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="0"/>
<pin id="296" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln11_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln11_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln11_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="5"/>
<pin id="311" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="25" slack="1"/>
<pin id="315" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln11/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln15_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/19 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln12_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln12_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/23 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln12/23 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/23 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln11_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/31 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln11_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/31 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln11_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/31 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="17" slack="0"/>
<pin id="356" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln11_1/31 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln11_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/51 "/>
</bind>
</comp>

<comp id="363" class="1004" name="data_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/56 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_14_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/56 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_15_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/56 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln341_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/57 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln341_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/57 "/>
</bind>
</comp>

<comp id="390" class="1004" name="isNeg_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/57 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln1311_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/57 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1311_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/57 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ush_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/57 "/>
</bind>
</comp>

<comp id="415" class="1004" name="xor_ln14_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/57 "/>
</bind>
</comp>

<comp id="420" class="1004" name="bitcast_ln14_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/57 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mantissa_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="23" slack="2"/>
<pin id="429" dir="0" index="3" bw="1" slack="0"/>
<pin id="430" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/58 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln68_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="25" slack="0"/>
<pin id="436" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/58 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/58 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/58 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="25" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/58 "/>
</bind>
</comp>

<comp id="451" class="1004" name="r_V_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="25" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/58 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="63" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/58 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln13_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/58 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="63" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="7" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/58 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln1312_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="0" index="2" bw="16" slack="0"/>
<pin id="483" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1312/58 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln13_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/58 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/58 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln13_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/58 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln13_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/58 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/58 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln64_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/59 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln64_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/59 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln12_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="1"/>
<pin id="519" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/59 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="33" slack="0"/>
<pin id="523" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln12_1/59 "/>
</bind>
</comp>

<comp id="526" class="1004" name="data_V_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/72 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_16_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="0" index="3" bw="6" slack="0"/>
<pin id="535" dir="1" index="4" bw="8" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/72 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_17_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="23" slack="23"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/72 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln341_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="22"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/94 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln341_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/94 "/>
</bind>
</comp>

<comp id="553" class="1004" name="isNeg_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/94 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sub_ln1311_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="22"/>
<pin id="564" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/94 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln1311_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/94 "/>
</bind>
</comp>

<comp id="570" class="1004" name="ush_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="0" index="2" bw="9" slack="0"/>
<pin id="574" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/94 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln14_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/95 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mantissa_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="23" slack="23"/>
<pin id="585" dir="0" index="3" bw="1" slack="0"/>
<pin id="586" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/95 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln68_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="25" slack="0"/>
<pin id="592" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/95 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sh_prom_i_i_i_i_i27_cast_cast_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i27_cast_cast_cast/95 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sh_prom_i_i_i_i_i27_cast_cast_cast_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i27_cast_cast_cast_cast/95 "/>
</bind>
</comp>

<comp id="601" class="1004" name="r_V_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="25" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/95 "/>
</bind>
</comp>

<comp id="607" class="1004" name="r_V_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="25" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/95 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_13_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="111" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/95 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln662_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/95 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_s_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="111" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="8" slack="0"/>
<pin id="630" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/95 "/>
</bind>
</comp>

<comp id="635" class="1004" name="val_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="0" index="2" bw="64" slack="0"/>
<pin id="639" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/95 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xor_ln13_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/95 "/>
</bind>
</comp>

<comp id="648" class="1007" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="24" slack="0"/>
<pin id="651" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/19 "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_10_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_10_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="p_10_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_10_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="bitcast_ln17_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="669" class="1005" name="p_6_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="1"/>
<pin id="671" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_6_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_6_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_6_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="zext_ln16_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_8_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_8_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln11_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="25" slack="1"/>
<pin id="692" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln11_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="25" slack="1"/>
<pin id="697" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="700" class="1005" name="conv2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_8_addr_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_8_addr_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln15_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="24" slack="1"/>
<pin id="712" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln12_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="720" class="1005" name="mul_ln15_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="24" slack="1"/>
<pin id="722" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="725" class="1005" name="zext_ln12_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln14_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="735" class="1005" name="div_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="740" class="1005" name="urem_ln11_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln11 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln11_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="17" slack="1"/>
<pin id="747" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="conv3_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

<comp id="755" class="1005" name="urem_ln11_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="17" slack="1"/>
<pin id="757" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln11_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln11_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="data_V_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_14_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_15_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="23" slack="2"/>
<pin id="778" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="781" class="1005" name="isNeg_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="786" class="1005" name="ush_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="1"/>
<pin id="788" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="791" class="1005" name="p_6_addr_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="1"/>
<pin id="793" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_6_addr_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="bitcast_ln14_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="801" class="1005" name="udiv_ln12_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln12 "/>
</bind>
</comp>

<comp id="806" class="1005" name="sub_ln13_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="1"/>
<pin id="808" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13 "/>
</bind>
</comp>

<comp id="811" class="1005" name="zext_ln64_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="33" slack="1"/>
<pin id="813" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="816" class="1005" name="sext_ln12_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="33" slack="1"/>
<pin id="818" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_16_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="22"/>
<pin id="823" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_17_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="23" slack="23"/>
<pin id="829" dir="1" index="1" bw="23" slack="23"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="832" class="1005" name="udiv_ln12_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="33" slack="1"/>
<pin id="834" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln12_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="isNeg_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="ush_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="1"/>
<pin id="844" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="xor_ln13_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="128" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="225"><net_src comp="188" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="238"><net_src comp="209" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="244"><net_src comp="215" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="164" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="164" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="164" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="255" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="263" pin="3"/><net_sink comp="275" pin=3"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="288"><net_src comp="271" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="292"><net_src comp="275" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="164" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="116" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="122" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="366"><net_src comp="200" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="390" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="384" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="437"><net_src comp="425" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="434" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="434" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="441" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="484"><net_src comp="465" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="469" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="150" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="486" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="490" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="195" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="526" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="62" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="553" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="547" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="587"><net_src comp="74" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="30" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="593"><net_src comp="581" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="590" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="590" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="597" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="88" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="601" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="80" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="90" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="607" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="640"><net_src comp="621" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="625" pin="4"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="578" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="317" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="40" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="128" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="662"><net_src comp="136" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="667"><net_src comp="247" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="672"><net_src comp="142" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="677"><net_src comp="150" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="683"><net_src comp="251" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="688"><net_src comp="156" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="693"><net_src comp="303" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="698"><net_src comp="309" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="703"><net_src comp="200" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="708"><net_src comp="170" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="713"><net_src comp="317" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="718"><net_src comp="321" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="723"><net_src comp="648" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="728"><net_src comp="327" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="733"><net_src comp="336" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="738"><net_src comp="195" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="743"><net_src comp="312" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="748"><net_src comp="347" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="753"><net_src comp="206" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="758"><net_src comp="353" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="763"><net_src comp="359" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="768"><net_src comp="363" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="773"><net_src comp="367" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="779"><net_src comp="377" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="784"><net_src comp="390" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="789"><net_src comp="407" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="794"><net_src comp="179" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="799"><net_src comp="420" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="804"><net_src comp="331" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="809"><net_src comp="504" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="814"><net_src comp="513" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="819"><net_src comp="517" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="824"><net_src comp="530" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="830"><net_src comp="540" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="835"><net_src comp="520" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="840"><net_src comp="553" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="845"><net_src comp="570" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="850"><net_src comp="642" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {23 }
	Port: fn1 : p_4 | {22 }
	Port: fn1 : p_6 | {5 6 57 58 }
	Port: fn1 : p_8 | {9 10 18 19 }
	Port: fn1 : p_10 | {1 2 }
  - Chain level:
	State 1
		p_10_load : 1
	State 2
	State 3
		add : 1
	State 4
	State 5
		p_6_load : 1
	State 6
	State 7
		conv2 : 1
	State 8
	State 9
		p_8_load : 1
	State 10
		tmp : 1
		tmp_1 : 1
		trunc_ln11 : 1
		and_ln : 2
		zext_ln11_1 : 3
		xor_ln11 : 4
		sext_ln11 : 4
		add_ln11 : 5
	State 11
		urem_ln11 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		p_8_load_1 : 1
	State 19
		zext_ln15 : 1
		mul_ln15 : 2
	State 20
	State 21
	State 22
	State 23
		udiv_ln12 : 1
		conv1 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		zext_ln11_2 : 1
		add_ln11_1 : 2
		urem_ln11_1 : 3
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		result_3 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
		data_V : 1
		tmp_14 : 2
		tmp_15 : 2
	State 57
		add_ln341 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		p_6_load_1 : 1
		dc_1 : 1
	State 58
		zext_ln68 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp_6 : 3
		zext_ln13_2 : 4
		tmp_7 : 3
		select_ln1312 : 5
		zext_ln13_3 : 6
		zext_ln13 : 1
		add_ln13 : 7
		zext_ln13_1 : 8
		sub_ln13 : 9
	State 59
		zext_ln64 : 1
		udiv_ln12_1 : 2
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		data_V_1 : 1
		tmp_16 : 2
		tmp_17 : 2
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		add_ln341_1 : 1
		isNeg_1 : 2
		sext_ln1311_1 : 1
		ush_1 : 3
	State 95
		zext_ln68_1 : 1
		sh_prom_i_i_i_i_i27_cast_cast_cast_cast : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_13 : 3
		zext_ln662 : 4
		tmp_s : 3
		val : 5
		xor_ln13 : 6
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
		ret_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   udiv   |                   grp_fu_331                   |    0    |   779   |   469   |
|          |                   grp_fu_520                   |    0    |   406   |   245   |
|----------|------------------------------------------------|---------|---------|---------|
|   dadd   |                   grp_fu_209                   |    3    |   630   |   1141  |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_312                   |    0    |   310   |   187   |
|          |                   grp_fu_353                   |    0    |   214   |   130   |
|----------|------------------------------------------------|---------|---------|---------|
|   fadd   |                   grp_fu_188                   |    2    |   205   |   390   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_445                   |    0    |    0    |   100   |
|          |                  r_V_2_fu_601                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_451                  |    0    |    0    |   100   |
|          |                  r_V_3_fu_607                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln11_fu_303                |    0    |    0    |    31   |
|          |                 add_ln12_fu_321                |    0    |    0    |    71   |
|    add   |                add_ln11_1_fu_347               |    0    |    0    |    23   |
|          |                add_ln341_fu_384                |    0    |    0    |    15   |
|          |                 add_ln13_fu_494                |    0    |    0    |    23   |
|          |               add_ln341_1_fu_547               |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 xor_ln11_fu_293                |    0    |    0    |    24   |
|    xor   |                 xor_ln14_fu_415                |    0    |    0    |    32   |
|          |                 xor_ln13_fu_642                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_407                   |    0    |    0    |    9    |
|  select  |              select_ln1312_fu_479              |    0    |    0    |    16   |
|          |                  ush_1_fu_570                  |    0    |    0    |    9    |
|          |                   val_fu_635                   |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_398               |    0    |    0    |    15   |
|    sub   |                 sub_ln13_fu_504                |    0    |    0    |    24   |
|          |               sub_ln1311_1_fu_561              |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|    mul   |                   grp_fu_648                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |              p_4_read_read_fu_116              |    0    |    0    |    0    |
|          |               p_read_read_fu_122               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   fdiv   |                   grp_fu_195                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitofp  |                   grp_fu_200                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  fptrunc |                   grp_fu_203                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   fpext  |                   grp_fu_206                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   ddiv   |                   grp_fu_215                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitodp  |                   grp_fu_219                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln16_fu_251                |    0    |    0    |    0    |
|          |               zext_ln11_1_fu_289               |    0    |    0    |    0    |
|          |                zext_ln11_fu_309                |    0    |    0    |    0    |
|          |                zext_ln15_fu_317                |    0    |    0    |    0    |
|          |                zext_ln12_fu_327                |    0    |    0    |    0    |
|          |               zext_ln11_2_fu_343               |    0    |    0    |    0    |
|          |               zext_ln11_3_fu_359               |    0    |    0    |    0    |
|          |                zext_ln341_fu_381               |    0    |    0    |    0    |
|          |                zext_ln68_fu_434                |    0    |    0    |    0    |
|   zext   |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_441  |    0    |    0    |    0    |
|          |               zext_ln13_2_fu_465               |    0    |    0    |    0    |
|          |               zext_ln13_3_fu_486               |    0    |    0    |    0    |
|          |                zext_ln13_fu_490                |    0    |    0    |    0    |
|          |               zext_ln13_1_fu_500               |    0    |    0    |    0    |
|          |                zext_ln64_fu_513                |    0    |    0    |    0    |
|          |               zext_ln341_1_fu_544              |    0    |    0    |    0    |
|          |                zext_ln14_fu_578                |    0    |    0    |    0    |
|          |               zext_ln68_1_fu_590               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i27_cast_cast_cast_cast_fu_597 |    0    |    0    |    0    |
|          |                zext_ln662_fu_621               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   tmp_fu_255                   |    0    |    0    |    0    |
|          |                  tmp_1_fu_263                  |    0    |    0    |    0    |
| bitselect|                  isNeg_fu_390                  |    0    |    0    |    0    |
|          |                  tmp_6_fu_457                  |    0    |    0    |    0    |
|          |                 isNeg_1_fu_553                 |    0    |    0    |    0    |
|          |                  tmp_13_fu_613                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                trunc_ln11_fu_271               |    0    |    0    |    0    |
|          |               trunc_ln11_1_fu_340              |    0    |    0    |    0    |
|   trunc  |                  tmp_15_fu_377                 |    0    |    0    |    0    |
|          |                trunc_ln64_fu_510               |    0    |    0    |    0    |
|          |                  tmp_17_fu_540                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  and_ln_fu_275                 |    0    |    0    |    0    |
|bitconcatenate|                 mantissa_fu_425                |    0    |    0    |    0    |
|          |                mantissa_1_fu_581               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln11_fu_299                |    0    |    0    |    0    |
|          |                sext_ln14_fu_336                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_403               |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_438    |    0    |    0    |    0    |
|          |                sext_ln12_fu_517                |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_566              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i27_cast_cast_cast_fu_594   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_14_fu_367                 |    0    |    0    |    0    |
|partselect|                  tmp_7_fu_469                  |    0    |    0    |    0    |
|          |                  tmp_16_fu_530                 |    0    |    0    |    0    |
|          |                  tmp_s_fu_625                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    6    |   2544  |   3412  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln11_1_reg_745 |   17   |
|  add_ln11_reg_690  |   25   |
|  add_ln12_reg_715  |   64   |
|bitcast_ln14_reg_796|   32   |
|bitcast_ln17_reg_664|   32   |
|    conv2_reg_700   |   32   |
|    conv3_reg_750   |   64   |
|   data_V_reg_765   |   32   |
|     div_reg_735    |   32   |
|   isNeg_1_reg_837  |    1   |
|    isNeg_reg_781   |    1   |
|  mul_ln15_reg_720  |   24   |
|  p_10_addr_reg_654 |    1   |
|  p_10_load_reg_659 |   32   |
| p_6_addr_1_reg_791 |    3   |
|  p_6_addr_reg_669  |    3   |
|  p_6_load_reg_674  |   16   |
| p_8_addr_1_reg_705 |    5   |
|  p_8_addr_reg_685  |    5   |
|       reg_222      |   32   |
|       reg_229      |   64   |
|       reg_235      |   64   |
|       reg_241      |   64   |
|  sext_ln12_reg_816 |   33   |
|  sext_ln14_reg_730 |   32   |
|  sub_ln13_reg_806  |   18   |
|   tmp_14_reg_770   |    8   |
|   tmp_15_reg_776   |   23   |
|   tmp_16_reg_821   |    8   |
|   tmp_17_reg_827   |   23   |
| udiv_ln12_1_reg_832|   33   |
|  udiv_ln12_reg_801 |   32   |
| urem_ln11_1_reg_755|   17   |
|  urem_ln11_reg_740 |   16   |
|    ush_1_reg_842   |    9   |
|     ush_reg_786    |    9   |
|  xor_ln13_reg_847  |   64   |
| zext_ln11_3_reg_760|   32   |
|  zext_ln11_reg_695 |   25   |
|  zext_ln12_reg_725 |   64   |
|  zext_ln15_reg_710 |   24   |
|  zext_ln16_reg_680 |   32   |
|  zext_ln64_reg_811 |   33   |
+--------------------+--------+
|        Total       |  1180  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_150 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_164 |  p0  |   4  |   5  |   20   ||    20   |
|     grp_fu_188    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_188    |  p1  |   3  |  32  |   96   |
|     grp_fu_195    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_200    |  p0  |   4  |  17  |   68   ||    20   |
|     grp_fu_209    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_209    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_215    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_215    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_219    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_312    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_331    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_353    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_520    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_520    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_648    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1466  || 31.4843 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  2544  |  3412  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   216  |
|  Register |    -   |    -   |  1180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   31   |  3724  |  3628  |
+-----------+--------+--------+--------+--------+
