# CPU
Designed a 32-bit 5 cycle pipelined CPU that can process and execute MIPS assembly instructions. The 5 cycles are: Instruction Fetch, Instruction Decode, Execute, Memory and, Write-Back
