{
  "design": {
    "design_info": {
      "boundary_crc": "0xFAC2E4000D49E2E2",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../vivado_project/VHDL-Snake.gen/sources_1/bd/mcu",
      "name": "mcu_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": "",
        "vlbm_bram_if_cntlr": "",
        "iomodule_0": ""
      },
      "mdm_1": "",
      "rst_Clk_100M": ""
    },
    "interface_ports": {
      "VMEM_PORT_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "ip_prop"
          },
          "MEM_SIZE": {
            "value": "4096",
            "value_src": "ip_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "ip_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "VMEM_PORT_0_addr",
            "direction": "O",
            "left": "0",
            "right": "31"
          },
          "CLK": {
            "physical_name": "VMEM_PORT_0_clk",
            "direction": "O"
          },
          "DIN": {
            "physical_name": "VMEM_PORT_0_din",
            "direction": "O",
            "left": "0",
            "right": "31"
          },
          "DOUT": {
            "physical_name": "VMEM_PORT_0_dout",
            "direction": "I",
            "left": "0",
            "right": "31"
          },
          "EN": {
            "physical_name": "VMEM_PORT_0_en",
            "direction": "O"
          },
          "RST": {
            "physical_name": "VMEM_PORT_0_rst",
            "direction": "O"
          },
          "WE": {
            "physical_name": "VMEM_PORT_0_we",
            "direction": "O",
            "left": "0",
            "right": "3"
          }
        }
      },
      "KBD_IN_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "KBD_IN_0_tri_i",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "Clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_0_Clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "13",
        "xci_name": "mcu_0_microblaze_0_0",
        "xci_path": "ip\\mcu_0_microblaze_0_0\\mcu_0_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "0"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_CONVERSION": {
            "value": "0"
          },
          "C_INTERCONNECT": {
            "value": "2"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "4"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > mcu_0 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "VMEM_PORT_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "KBD_IN_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "mcu_0_dlmb_v10_0",
            "xci_path": "ip\\mcu_0_dlmb_v10_0\\mcu_0_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "parameters": {
              "C_LMB_NUM_SLAVES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0",
                  "LMB_Sl_1",
                  "LMB_Sl_2"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "mcu_0_ilmb_v10_0",
            "xci_path": "ip\\mcu_0_ilmb_v10_0\\mcu_0_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "mcu_0_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\mcu_0_dlmb_bram_if_cntlr_0\\mcu_0_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > mcu_0 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "mcu_0_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\mcu_0_ilmb_bram_if_cntlr_0\\mcu_0_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "mcu_0_lmb_bram_0",
            "xci_path": "ip\\mcu_0_lmb_bram_0\\mcu_0_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "vlbm_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "mcu_0_vlbm_bram_if_cntlr_0",
            "xci_path": "ip\\mcu_0_vlbm_bram_if_cntlr_0\\mcu_0_vlbm_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/vlbm_bram_if_cntlr"
          },
          "iomodule_0": {
            "vlnv": "xilinx.com:ip:iomodule:3.1",
            "ip_revision": "10",
            "xci_name": "mcu_0_iomodule_0_0",
            "xci_path": "ip\\mcu_0_iomodule_0_0\\mcu_0_iomodule_0_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/iomodule_0",
            "parameters": {
              "C_FIT1_No_CLOCKS": {
                "value": "100000"
              },
              "C_USE_FIT1": {
                "value": "1"
              },
              "C_USE_GPI1": {
                "value": "1"
              },
              "C_USE_IO_BUS": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn": {
            "interface_ports": [
              "vlbm_bram_if_cntlr/SLMB",
              "dlmb_v10/LMB_Sl_1"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "vlbm_bram_if_cntlr/BRAM_PORT",
              "VMEM_PORT_0"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "iomodule_0/GPIO1",
              "KBD_IN_0"
            ]
          },
          "dlmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "dlmb_v10_iomodule_0": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_2",
              "iomodule_0/SLMB"
            ]
          },
          "ilmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "vlbm_bram_if_cntlr/LMB_Rst",
              "iomodule_0/Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "vlbm_bram_if_cntlr/LMB_Clk",
              "iomodule_0/Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "26",
        "xci_name": "mcu_0_mdm_1_0",
        "xci_path": "ip\\mcu_0_mdm_1_0\\mcu_0_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_Clk_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "mcu_0_rst_Clk_100M_0",
        "xci_path": "ip\\mcu_0_rst_Clk_100M_0\\mcu_0_rst_Clk_100M_0.xci",
        "inst_hier_path": "rst_Clk_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_local_memory_GPIO1_0": {
        "interface_ports": [
          "KBD_IN_0",
          "microblaze_0_local_memory/KBD_IN_0"
        ]
      },
      "microblaze_0_local_memory_VMEM_PORT_0": {
        "interface_ports": [
          "VMEM_PORT_0",
          "microblaze_0_local_memory/VMEM_PORT_0"
        ]
      }
    },
    "nets": {
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_Clk_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "Clk",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/Clk",
          "rst_Clk_100M/slowest_sync_clk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "rst_Clk_100M/ext_reset_in"
        ]
      },
      "rst_Clk_100M_bus_struct_reset": {
        "ports": [
          "rst_Clk_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_Clk_100M_mb_reset": {
        "ports": [
          "rst_Clk_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_iomodule_0_Reg": {
                "address_block": "/microblaze_0_local_memory/iomodule_0/SLMB/Reg",
                "offset": "0x00200000",
                "range": "4K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_vmem_bram_if_cntlr_0_Mem": {
                "address_block": "/microblaze_0_local_memory/vlbm_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00100000",
                "range": "4K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}