// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
// Date        : Tue Nov 24 15:44:35 2015
// Host        : bamousse-MOBL2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/bamousse/Documents/PSU/ECE540/DDR2_MIG_Demo/DDR2_MIG_Demo.srcs/sources_1/ip/mig_7series_0/mig_7series_0_funcsim.v
// Design      : mig_7series_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module mig_7series_0
   (ddr2_dq,
    ddr2_dqs_n,
    ddr2_dqs_p,
    ddr2_addr,
    ddr2_ba,
    ddr2_ras_n,
    ddr2_cas_n,
    ddr2_we_n,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_cke,
    ddr2_cs_n,
    ddr2_dm,
    ddr2_odt,
    sys_clk_i,
    app_addr,
    app_cmd,
    app_en,
    app_wdf_data,
    app_wdf_end,
    app_wdf_mask,
    app_wdf_wren,
    app_rd_data,
    app_rd_data_end,
    app_rd_data_valid,
    app_rdy,
    app_wdf_rdy,
    app_sr_req,
    app_ref_req,
    app_zq_req,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    ui_clk,
    ui_clk_sync_rst,
    init_calib_complete,
    sys_rst);
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_n;
  inout [1:0]ddr2_dqs_p;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output ddr2_ras_n;
  output ddr2_cas_n;
  output ddr2_we_n;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [0:0]ddr2_cke;
  output [0:0]ddr2_cs_n;
  output [1:0]ddr2_dm;
  output [0:0]ddr2_odt;
  input sys_clk_i;
  input [26:0]app_addr;
  input [2:0]app_cmd;
  input app_en;
  input [63:0]app_wdf_data;
  input app_wdf_end;
  input [7:0]app_wdf_mask;
  input app_wdf_wren;
  output [63:0]app_rd_data;
  output app_rd_data_end;
  output app_rd_data_valid;
  output app_rdy;
  output app_wdf_rdy;
  input app_sr_req;
  input app_ref_req;
  input app_zq_req;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  output ui_clk;
  output ui_clk_sync_rst;
  output init_calib_complete;
  input sys_rst;

  wire [26:0]app_addr;
  wire [2:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_rdy;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire init_calib_complete;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_101_u_mig_7series_0_mig;
  wire n_102_u_mig_7series_0_mig;
  wire n_103_u_mig_7series_0_mig;
  wire n_104_u_mig_7series_0_mig;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_55_u_mig_7series_0_mig;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_93_u_mig_7series_0_mig;
  wire n_94_u_mig_7series_0_mig;
  wire n_95_u_mig_7series_0_mig;
  wire n_96_u_mig_7series_0_mig;
  wire sys_clk_i;
  wire sys_rst;
  wire [25:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address ;
  wire [5:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [0:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [63:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata ;
(* RTL_KEEP = "true" *)   wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire [75:8]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [77:6]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ;
  wire [79:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  wire [67:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [71:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r ;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;

RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:26]),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:42]),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:66]),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [73:72]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [75:74]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:76]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:74]),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({n_95_u_mig_7series_0_mig,n_96_u_mig_7series_0_mig}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({n_93_u_mig_7series_0_mig,n_94_u_mig_7series_0_mig}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [33]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [37]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [25]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:2]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [13:12]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [15:14]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:18]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [21:20]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [27:26]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n }),
        .DIC({n_55_u_mig_7series_0_mig,n_55_u_mig_7series_0_mig}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [31:30]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [37:36]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [39:38]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [10]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [61:60]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [63:62]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [69:68]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [7:6]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:74]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [79:78]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [45]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [41]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({n_103_u_mig_7series_0_mig,n_104_u_mig_7series_0_mig}),
        .DIB({n_101_u_mig_7series_0_mig,n_102_u_mig_7series_0_mig}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
mig_7series_0_mig_7series_0_mig u_mig_7series_0_mig
       (.I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .I3(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing ),
        .I4({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:72],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:8]}),
        .I5({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .I6(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ),
        .I7({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .O1(ui_clk),
        .O10({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:6]}),
        .O11(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .O12(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O13(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .O14(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O15({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:0]}),
        .O16(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .O2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .O3(app_rdy),
        .O4(app_wdf_rdy),
        .O5(app_rd_data_valid),
        .O6(app_rd_data_end),
        .O7({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [37],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [33],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0],n_93_u_mig_7series_0_mig,n_94_u_mig_7series_0_mig,n_95_u_mig_7series_0_mig,n_96_u_mig_7series_0_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .O8({n_101_u_mig_7series_0_mig,n_102_u_mig_7series_0_mig,n_103_u_mig_7series_0_mig,n_104_u_mig_7series_0_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [41],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [45],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .O9(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .Q(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .app_addr(app_addr[25:0]),
        .app_cmd(app_cmd[1:0]),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out({ddr2_ck_n,ddr2_ck_p}),
        .init_calib_complete(init_calib_complete),
        .init_complete_r_timing(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing ),
        .iserdes_clk(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mem_out({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:0]}),
        .out(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .p_0_in1_in(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .phy_dout({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0],n_55_u_mig_7series_0_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .wr_en(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .wr_ptr_1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ));
endmodule

(* ORIG_REF_NAME = "mig_7series_0_mig" *) 
module mig_7series_0_mig_7series_0_mig
   (O1,
    app_ref_ack,
    app_zq_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    iserdes_clk,
    O2,
    iserdes_clk_0,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    init_complete_r_timing,
    init_calib_complete,
    app_sr_active,
    O3,
    O4,
    O5,
    O6,
    ui_clk_sync_rst,
    phy_dout,
    O7,
    O8,
    wr_ptr,
    Q,
    O9,
    O10,
    O11,
    O12,
    wr_ptr_1,
    O13,
    O14,
    O15,
    app_rd_data,
    p_0_in1_in,
    O16,
    wr_en,
    wr_en_2,
    wr_en_3,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    I1,
    I2,
    I3,
    app_en,
    app_wdf_end,
    app_wdf_wren,
    app_ref_req,
    app_sr_req,
    sys_rst,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    sys_clk_i,
    mem_out,
    I4,
    I5,
    I6,
    I7,
    app_zq_req);
  output O1;
  output app_ref_ack;
  output app_zq_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output iserdes_clk;
  output [1:0]O2;
  output iserdes_clk_0;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output init_complete_r_timing;
  output init_calib_complete;
  output app_sr_active;
  output O3;
  output O4;
  output O5;
  output O6;
  output ui_clk_sync_rst;
  output [23:0]phy_dout;
  output [35:0]O7;
  output [35:0]O8;
  output [1:0]wr_ptr;
  output [3:0]Q;
  output [3:0]O9;
  output [59:0]O10;
  output [3:0]O11;
  output [3:0]O12;
  output [1:0]wr_ptr_1;
  output [3:0]O13;
  output [3:0]O14;
  output [65:0]O15;
  output [63:0]app_rd_data;
  output p_0_in1_in;
  output O16;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input I1;
  input I2;
  input I3;
  input app_en;
  input app_wdf_end;
  input app_wdf_wren;
  input app_ref_req;
  input app_sr_req;
  input sys_rst;
  input [25:0]app_addr;
  input [1:0]app_cmd;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input sys_clk_i;
  input [31:0]mem_out;
  input [31:0]I4;
  input [77:0]I5;
  input [79:0]I6;
  input [77:0]I7;
  input app_zq_req;

  wire I1;
  wire I2;
  wire I3;
  wire [31:0]I4;
  wire [77:0]I5;
  wire [79:0]I6;
  wire [77:0]I7;
  wire O1;
  wire [59:0]O10;
  wire [3:0]O11;
  wire [3:0]O12;
  wire [3:0]O13;
  wire [3:0]O14;
  wire [65:0]O15;
  wire O16;
  wire [1:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [35:0]O7;
  wire [35:0]O8;
  wire [3:0]O9;
  wire [3:0]Q;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire init_calib_complete;
  wire init_complete_r_timing;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire \mem_intfc0/mc0/bank_mach0/insert_maint_r ;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire n_0_u_ddr2_clk_ibuf;
  wire n_0_u_iodelay_ctrl;
  wire n_10_u_ddr2_infrastructure;
  wire n_11_u_ddr2_infrastructure;
  wire n_12_u_ddr2_infrastructure;
  wire n_13_u_ddr2_infrastructure;
  wire n_142_u_memc_ui_top_std;
  wire n_14_u_ddr2_infrastructure;
  wire n_15_u_ddr2_infrastructure;
  wire n_16_u_ddr2_infrastructure;
  wire n_17_u_ddr2_infrastructure;
  wire n_18_u_ddr2_infrastructure;
  wire n_19_u_ddr2_infrastructure;
  wire n_20_u_ddr2_infrastructure;
  wire n_21_u_ddr2_infrastructure;
  wire n_22_u_ddr2_infrastructure;
  wire n_23_u_ddr2_infrastructure;
  wire n_24_u_ddr2_infrastructure;
  wire n_26_u_ddr2_infrastructure;
  wire n_27_u_ddr2_infrastructure;
  wire n_28_u_ddr2_infrastructure;
  wire n_29_u_ddr2_infrastructure;
  wire n_31_u_ddr2_infrastructure;
  wire n_36_u_memc_ui_top_std;
  wire n_44_u_memc_ui_top_std;
  wire n_4_u_ddr2_infrastructure;
  wire n_7_u_ddr2_infrastructure;
  wire n_8_u_ddr2_infrastructure;
  wire n_9_u_ddr2_infrastructure;
  wire [1:0]out;
  wire p_0_in1_in;
  wire [23:0]phy_dout;
  wire pll_locked;
  wire ref_dll_lock;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire ui_clk_sync_rst;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire [1:0]wr_ptr;
  wire [1:0]wr_ptr_1;

mig_7series_0_mig_7series_v2_3_tempmon \temp_mon_enabled.u_tempmon 
       (.CLK(O1),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .SR(rstdiv0_sync_r1),
        .mmcm_clk(n_0_u_ddr2_clk_ibuf));
mig_7series_0_mig_7series_v2_3_clk_ibuf u_ddr2_clk_ibuf
       (.mmcm_clk(n_0_u_ddr2_clk_ibuf),
        .sys_clk_i(sys_clk_i));
mig_7series_0_mig_7series_v2_3_infrastructure u_ddr2_infrastructure
       (.AS(sys_rst_act_hi),
        .CLK(O1),
        .I1(n_0_u_ddr2_clk_ibuf),
        .I2(n_0_u_iodelay_ctrl),
        .I3(n_142_u_memc_ui_top_std),
        .I4(n_44_u_memc_ui_top_std),
        .I5(n_36_u_memc_ui_top_std),
        .O1(n_4_u_ddr2_infrastructure),
        .O10(n_20_u_ddr2_infrastructure),
        .O11(n_21_u_ddr2_infrastructure),
        .O12(n_22_u_ddr2_infrastructure),
        .O13(n_23_u_ddr2_infrastructure),
        .O14(n_24_u_ddr2_infrastructure),
        .O15(n_26_u_ddr2_infrastructure),
        .O16(n_27_u_ddr2_infrastructure),
        .O17(n_28_u_ddr2_infrastructure),
        .O18(n_29_u_ddr2_infrastructure),
        .O19(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .O2(n_7_u_ddr2_infrastructure),
        .O20(n_31_u_ddr2_infrastructure),
        .O21(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0 ),
        .O3(n_9_u_ddr2_infrastructure),
        .O4(n_10_u_ddr2_infrastructure),
        .O5(n_11_u_ddr2_infrastructure),
        .O6(n_12_u_ddr2_infrastructure),
        .O7({n_13_u_ddr2_infrastructure,n_14_u_ddr2_infrastructure,n_15_u_ddr2_infrastructure}),
        .O8({n_16_u_ddr2_infrastructure,n_17_u_ddr2_infrastructure,n_18_u_ddr2_infrastructure}),
        .O9(n_19_u_ddr2_infrastructure),
        .SR(rstdiv0_sync_r1),
        .SS(n_8_u_ddr2_infrastructure),
        .freq_refclk(freq_refclk),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .mem_refclk(mem_refclk),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .sync_pulse(sync_pulse),
        .ui_clk_sync_rst(ui_clk_sync_rst));
mig_7series_0_mig_7series_v2_3_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .I1(n_0_u_ddr2_clk_ibuf),
        .I2(n_4_u_ddr2_infrastructure),
        .O1(n_0_u_iodelay_ctrl),
        .ref_dll_lock(ref_dll_lock),
        .sys_rst(sys_rst));
(* CORE_GENERATION_INFO = "ddr2_7Series,mig_7series_v2_3,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=0, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=0, CLK_PERIOD=5000, PHY_RATIO=2, CLKIN_PERIOD=5000, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h64m16hr-25e, DQ_WIDTH=16, ECC=OFF, DATA_MASK=1, ORDERING=NORM, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=HIGH, USE_CS_PORT=1, USE_ODT_PORT=1, RTT_NOM=50, MEMORY_ADDRESS_MAP=BANK_ROW_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=USE_SYSTEM_CLOCK}" *) 
   (* X_CORE_INFO = "mig_7series_v2_3_ddr2_7Series, 2013.4" *) 
   mig_7series_0_mig_7series_v2_3_memc_ui_top_std u_memc_ui_top_std
       (.CLK(O1),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .E(O3),
        .I1(n_9_u_ddr2_infrastructure),
        .I10(n_23_u_ddr2_infrastructure),
        .I11(n_7_u_ddr2_infrastructure),
        .I12(n_20_u_ddr2_infrastructure),
        .I13(n_22_u_ddr2_infrastructure),
        .I14(n_21_u_ddr2_infrastructure),
        .I15(n_28_u_ddr2_infrastructure),
        .I16(n_26_u_ddr2_infrastructure),
        .I17(n_27_u_ddr2_infrastructure),
        .I18(n_11_u_ddr2_infrastructure),
        .I19(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0 ),
        .I2(I1),
        .I20(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .I21(n_29_u_ddr2_infrastructure),
        .I22(n_31_u_ddr2_infrastructure),
        .I23({n_16_u_ddr2_infrastructure,n_17_u_ddr2_infrastructure,n_18_u_ddr2_infrastructure}),
        .I24(I4),
        .I25(I5),
        .I26(I6),
        .I27(I7),
        .I3(I2),
        .I4(rstdiv0_sync_r1),
        .I5(n_24_u_ddr2_infrastructure),
        .I6(n_12_u_ddr2_infrastructure),
        .I7({n_13_u_ddr2_infrastructure,n_14_u_ddr2_infrastructure,n_15_u_ddr2_infrastructure}),
        .I8(I3),
        .I9(n_19_u_ddr2_infrastructure),
        .O1(iserdes_clk),
        .O10(O8),
        .O11(n_142_u_memc_ui_top_std),
        .O12(wr_ptr[0]),
        .O13(wr_ptr[1]),
        .O14(O9),
        .O15(O10),
        .O16(O11),
        .O17(O12),
        .O18(wr_ptr_1[0]),
        .O19(wr_ptr_1[1]),
        .O2(O2),
        .O20(O13),
        .O21(O14),
        .O22(O15),
        .O23(O16),
        .O3(iserdes_clk_0),
        .O4(n_36_u_memc_ui_top_std),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(n_44_u_memc_ui_top_std),
        .O9(O7),
        .Q(Q),
        .SR(n_10_u_ddr2_infrastructure),
        .SS(n_8_u_ddr2_infrastructure),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .init_calib_complete(init_calib_complete),
        .init_complete_r_timing(init_complete_r_timing),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .phy_dout(phy_dout),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .ref_dll_lock(ref_dll_lock),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_arb_mux" *) 
module mig_7series_0_mig_7series_v2_3_arb_mux
   (O1,
    O2,
    DIA,
    col_rd_wr_r,
    D,
    wr_data_en_ns,
    O4,
    O5,
    O6,
    Q,
    override_demand_ns,
    O3,
    read_this_rank,
    int_read_this_rank,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    O15,
    O16,
    col_data_buf_addr,
    O17,
    O18,
    O23,
    O24,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O28,
    O29,
    mc_cas_n_ns,
    mc_ras_n_ns,
    act_this_rank,
    O30,
    O14,
    O25,
    O26,
    O27,
    mc_cs_n_ns,
    O35,
    granted_row_ns,
    CLK,
    I1,
    I2,
    I3,
    SS,
    wr_data_offset_ns,
    mc_cmd,
    I9,
    I10,
    I4,
    I13,
    maint_ref_zq_wip,
    I5,
    p_14_out,
    I6,
    p_92_out,
    p_131_out,
    I7,
    I8,
    p_14_in,
    p_53_out,
    override_demand_r,
    I11,
    I12,
    ofs_rdy_r,
    I14,
    I15,
    ofs_rdy_r_0,
    I16,
    p_14_in_1,
    ofs_rdy_r_2,
    I17,
    I18,
    ofs_rdy_r_3,
    I19,
    I20,
    rd_this_rank_r,
    read_this_rank_r1,
    DIC,
    I21,
    I22,
    p_71_out,
    p_32_out,
    I23,
    I24,
    I25,
    I26,
    O19,
    O20,
    O21,
    O22,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    p_149_out,
    p_110_out,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    maint_zq_r,
    p_154_out,
    p_115_out,
    inhbt_act_faw_r,
    p_76_out,
    p_37_out,
    I35,
    I36,
    wr_this_rank_r,
    I37,
    I38,
    I39,
    I40,
    act_this_rank_r,
    demand_act_priority_r,
    demand_act_priority_r_7,
    demand_act_priority_r_8,
    demand_act_priority_r_9,
    maint_rank_r,
    I41,
    I42,
    I43);
  output O1;
  output O2;
  output [1:0]DIA;
  output col_rd_wr_r;
  output [0:0]D;
  output wr_data_en_ns;
  output O4;
  output [1:0]O5;
  output O6;
  output [3:0]Q;
  output override_demand_ns;
  output [3:0]O3;
  output read_this_rank;
  output int_read_this_rank;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output O15;
  output O16;
  output [2:0]col_data_buf_addr;
  output [23:0]O17;
  output [5:0]O18;
  output [0:0]O23;
  output O24;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O28;
  output O29;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output act_this_rank;
  output O30;
  output O14;
  output O25;
  output O26;
  output O27;
  output [0:0]mc_cs_n_ns;
  output O35;
  input granted_row_ns;
  input CLK;
  input I1;
  input I2;
  input [0:0]I3;
  input [0:0]SS;
  input wr_data_offset_ns;
  input [0:0]mc_cmd;
  input I9;
  input I10;
  input I4;
  input I13;
  input maint_ref_zq_wip;
  input I5;
  input p_14_out;
  input I6;
  input p_92_out;
  input p_131_out;
  input I7;
  input I8;
  input p_14_in;
  input p_53_out;
  input override_demand_r;
  input I11;
  input I12;
  input ofs_rdy_r;
  input I14;
  input I15;
  input ofs_rdy_r_0;
  input I16;
  input p_14_in_1;
  input ofs_rdy_r_2;
  input I17;
  input I18;
  input ofs_rdy_r_3;
  input I19;
  input I20;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input [0:0]DIC;
  input [3:0]I21;
  input [3:0]I22;
  input p_71_out;
  input p_32_out;
  input [9:0]I23;
  input [9:0]I24;
  input [9:0]I25;
  input [9:0]I26;
  input [2:0]O19;
  input [2:0]O20;
  input [2:0]O21;
  input [2:0]O22;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input p_149_out;
  input p_110_out;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input [12:0]I33;
  input [12:0]I34;
  input maint_zq_r;
  input p_154_out;
  input p_115_out;
  input inhbt_act_faw_r;
  input p_76_out;
  input p_37_out;
  input [12:0]I35;
  input [12:0]I36;
  input [3:0]wr_this_rank_r;
  input [3:0]I37;
  input [3:0]I38;
  input [3:0]I39;
  input I40;
  input [3:0]act_this_rank_r;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;
  input maint_rank_r;
  input I41;
  input [1:0]I42;
  input [0:0]I43;

  wire CLK;
  wire [0:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [3:0]I21;
  wire [3:0]I22;
  wire [9:0]I23;
  wire [9:0]I24;
  wire [9:0]I25;
  wire [9:0]I26;
  wire I27;
  wire I28;
  wire I29;
  wire [0:0]I3;
  wire I30;
  wire I31;
  wire I32;
  wire [12:0]I33;
  wire [12:0]I34;
  wire [12:0]I35;
  wire [12:0]I36;
  wire [3:0]I37;
  wire [3:0]I38;
  wire [3:0]I39;
  wire I4;
  wire I40;
  wire I41;
  wire [1:0]I42;
  wire [0:0]I43;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [23:0]O17;
  wire [5:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [0:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [3:0]O3;
  wire O30;
  wire O35;
  wire O4;
  wire [1:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SS;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire [2:0]col_data_buf_addr;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire int_read_this_rank;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire n_5_arb_row_col0;
  wire n_6_arb_row_col0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_0;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_110_out;
  wire p_115_out;
  wire p_131_out;
  wire p_149_out;
  wire p_14_in;
  wire p_14_in_1;
  wire p_14_out;
  wire p_154_out;
  wire p_2_in;
  wire p_32_out;
  wire p_37_out;
  wire p_53_out;
  wire p_71_out;
  wire p_76_out;
  wire p_92_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire rnk_config_r;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [3:0]wr_this_rank_r;

mig_7series_0_mig_7series_v2_3_arb_row_col arb_row_col0
       (.CLK(CLK),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O7),
        .O11(O8),
        .O12(O9),
        .O13(O10),
        .O14(O11),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O12),
        .O26(O13),
        .O27(O14),
        .O28(O28),
        .O29(O29),
        .O3(n_5_arb_row_col0),
        .O30(O30),
        .O31(O25),
        .O32(O26),
        .O33(O27),
        .O35(O35),
        .O4(O4),
        .O5(O5),
        .O6(n_6_arb_row_col0),
        .O7(O6),
        .O8(override_demand_ns),
        .O9(O3),
        .Q(Q),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_4(auto_pre_r_4),
        .auto_pre_r_5(auto_pre_r_5),
        .auto_pre_r_6(auto_pre_r_6),
        .col_data_buf_addr(col_data_buf_addr),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .granted_row_ns(granted_row_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_0(ofs_rdy_r_0),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .override_demand_r(override_demand_r),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_131_out(p_131_out),
        .p_149_out(p_149_out),
        .p_14_in(p_14_in),
        .p_14_in_1(p_14_in_1),
        .p_14_out(p_14_out),
        .p_154_out(p_154_out),
        .p_2_in(p_2_in),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_53_out(p_53_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_92_out(p_92_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .rnk_config_r(rnk_config_r),
        .wr_this_rank_r(wr_this_rank_r));
mig_7series_0_mig_7series_v2_3_arb_select arb_select0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA[1]),
        .I1(n_5_arb_row_col0),
        .I2(I2),
        .I3(I3),
        .I4(n_6_arb_row_col0),
        .O1(O1),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .mc_cmd(mc_cmd),
        .mc_odt_ns(mc_odt_ns),
        .p_2_in(p_2_in),
        .rnk_config_r(rnk_config_r),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_arb_row_col" *) 
module mig_7series_0_mig_7series_v2_3_arb_row_col
   (O1,
    O2,
    O4,
    O5,
    O3,
    O6,
    O7,
    Q,
    O8,
    O9,
    read_this_rank,
    int_read_this_rank,
    E,
    mc_cmd_ns,
    col_rd_wr,
    O15,
    O16,
    col_data_buf_addr,
    DIA,
    O17,
    O18,
    O23,
    O24,
    col_size,
    p_2_in,
    O10,
    O11,
    O12,
    O13,
    O14,
    O25,
    O26,
    O28,
    O29,
    mc_cas_n_ns,
    mc_ras_n_ns,
    act_this_rank,
    O30,
    O27,
    O31,
    O32,
    O33,
    mc_cs_n_ns,
    O35,
    granted_row_ns,
    CLK,
    I1,
    SS,
    I9,
    I10,
    I4,
    I13,
    maint_ref_zq_wip,
    I5,
    p_14_out,
    I6,
    p_92_out,
    p_131_out,
    I7,
    I8,
    p_14_in,
    p_53_out,
    override_demand_r,
    I11,
    I12,
    ofs_rdy_r,
    I14,
    I15,
    ofs_rdy_r_0,
    I16,
    p_14_in_1,
    ofs_rdy_r_2,
    rnk_config_r,
    I17,
    I18,
    ofs_rdy_r_3,
    I19,
    I20,
    rd_this_rank_r,
    read_this_rank_r1,
    DIC,
    col_rd_wr_r,
    I21,
    I22,
    p_71_out,
    p_32_out,
    I23,
    I24,
    I25,
    I26,
    O19,
    O20,
    O21,
    O22,
    col_size_r,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    p_149_out,
    p_110_out,
    col_periodic_rd_r,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    maint_zq_r,
    p_154_out,
    p_115_out,
    inhbt_act_faw_r,
    p_76_out,
    p_37_out,
    I35,
    I36,
    wr_this_rank_r,
    I37,
    I38,
    I39,
    I40,
    act_this_rank_r,
    demand_act_priority_r,
    demand_act_priority_r_7,
    demand_act_priority_r_8,
    demand_act_priority_r_9,
    maint_rank_r,
    I41,
    I42,
    I43);
  output O1;
  output O2;
  output O4;
  output [1:0]O5;
  output O3;
  output O6;
  output O7;
  output [3:0]Q;
  output O8;
  output [3:0]O9;
  output read_this_rank;
  output int_read_this_rank;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output col_rd_wr;
  output O15;
  output O16;
  output [2:0]col_data_buf_addr;
  output [1:0]DIA;
  output [23:0]O17;
  output [5:0]O18;
  output [0:0]O23;
  output O24;
  output col_size;
  output p_2_in;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O25;
  output O26;
  output O28;
  output O29;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output act_this_rank;
  output O30;
  output O27;
  output O31;
  output O32;
  output O33;
  output [0:0]mc_cs_n_ns;
  output O35;
  input granted_row_ns;
  input CLK;
  input I1;
  input [0:0]SS;
  input I9;
  input I10;
  input I4;
  input I13;
  input maint_ref_zq_wip;
  input I5;
  input p_14_out;
  input I6;
  input p_92_out;
  input p_131_out;
  input I7;
  input I8;
  input p_14_in;
  input p_53_out;
  input override_demand_r;
  input I11;
  input I12;
  input ofs_rdy_r;
  input I14;
  input I15;
  input ofs_rdy_r_0;
  input I16;
  input p_14_in_1;
  input ofs_rdy_r_2;
  input rnk_config_r;
  input I17;
  input I18;
  input ofs_rdy_r_3;
  input I19;
  input I20;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input [0:0]DIC;
  input col_rd_wr_r;
  input [3:0]I21;
  input [3:0]I22;
  input p_71_out;
  input p_32_out;
  input [9:0]I23;
  input [9:0]I24;
  input [9:0]I25;
  input [9:0]I26;
  input [2:0]O19;
  input [2:0]O20;
  input [2:0]O21;
  input [2:0]O22;
  input col_size_r;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input p_149_out;
  input p_110_out;
  input col_periodic_rd_r;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input [12:0]I33;
  input [12:0]I34;
  input maint_zq_r;
  input p_154_out;
  input p_115_out;
  input inhbt_act_faw_r;
  input p_76_out;
  input p_37_out;
  input [12:0]I35;
  input [12:0]I36;
  input [3:0]wr_this_rank_r;
  input [3:0]I37;
  input [3:0]I38;
  input [3:0]I39;
  input I40;
  input [3:0]act_this_rank_r;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;
  input maint_rank_r;
  input I41;
  input [1:0]I42;
  input [0:0]I43;

  wire CLK;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I20;
  wire [3:0]I21;
  wire [3:0]I22;
  wire [9:0]I23;
  wire [9:0]I24;
  wire [9:0]I25;
  wire [9:0]I26;
  wire I27;
  wire I28;
  wire I29;
  wire I30;
  wire I31;
  wire I32;
  wire [12:0]I33;
  wire [12:0]I34;
  wire [12:0]I35;
  wire [12:0]I36;
  wire [3:0]I37;
  wire [3:0]I38;
  wire [3:0]I39;
  wire I4;
  wire I40;
  wire I41;
  wire [1:0]I42;
  wire [0:0]I43;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [23:0]O17;
  wire [5:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [0:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O35;
  wire O4;
  wire [1:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]O9;
  wire [3:0]Q;
  wire [0:0]SS;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire [2:0]col_data_buf_addr;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire granted_col_ns;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire int_read_this_rank;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire \n_0_cmd_pipe_plus.mc_cas_n[1]_i_2 ;
  wire n_0_config_arb0;
  wire n_10_col_arb0;
  wire n_11_col_arb0;
  wire n_12_col_arb0;
  wire n_13_col_arb0;
  wire n_16_col_arb0;
  wire n_1_col_arb0;
  wire n_1_config_arb0;
  wire n_2_col_arb0;
  wire n_2_config_arb0;
  wire n_3_config_arb0;
  wire n_4_config_arb0;
  wire n_7_config_arb0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_0;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire override_demand_r;
  wire p_110_out;
  wire p_115_out;
  wire p_131_out;
  wire p_149_out;
  wire p_14_in;
  wire p_14_in_1;
  wire p_14_out;
  wire p_154_out;
  wire p_2_in;
  wire p_32_out;
  wire p_37_out;
  wire p_53_out;
  wire p_71_out;
  wire p_76_out;
  wire p_92_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire [5:1]rnk_config_strobe_0;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r;
  wire sent_row;
  wire [3:0]wr_this_rank_r;

LUT1 #(
    .INIT(2'h1)) 
     \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(O1),
        .O(mc_cas_n_ns[0]));
LUT2 #(
    .INIT(4'h1)) 
     \cmd_pipe_plus.mc_cas_n[1]_i_2 
       (.I0(O2),
        .I1(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_cas_n[1]_i_2 ));
mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1 col_arb0
       (.CLK(CLK),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .I1(O1),
        .I10(n_7_config_arb0),
        .I11(n_3_config_arb0),
        .I12(I12),
        .I13(I13),
        .I15(I15),
        .I17(I17),
        .I18(I18),
        .I2(n_1_config_arb0),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I3(n_4_config_arb0),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(O8),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(n_0_config_arb0),
        .O1(n_1_col_arb0),
        .O10(n_13_col_arb0),
        .O11(n_16_col_arb0),
        .O15(O15),
        .O16(O16),
        .O17(O17[10:0]),
        .O18(O18[2:0]),
        .O19(O19),
        .O2(n_2_col_arb0),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O35(O35),
        .O4(O6),
        .O5(O5[0]),
        .O6(n_10_col_arb0),
        .O7(O7),
        .O8(n_11_col_arb0),
        .O9(n_12_col_arb0),
        .Q(Q),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_4(auto_pre_r_4),
        .auto_pre_r_5(auto_pre_r_5),
        .auto_pre_r_6(auto_pre_r_6),
        .col_data_buf_addr(col_data_buf_addr),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .col_size_r(col_size_r),
        .int_read_this_rank(int_read_this_rank),
        .mc_cmd_ns(mc_cmd_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_0(ofs_rdy_r_0),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .p_110_out(p_110_out),
        .p_131_out(p_131_out),
        .p_149_out(p_149_out),
        .p_14_in(p_14_in),
        .p_14_in_1(p_14_in_1),
        .p_14_out(p_14_out),
        .p_32_out(p_32_out),
        .p_53_out(p_53_out),
        .p_71_out(p_71_out),
        .p_92_out(p_92_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .wr_this_rank_r(wr_this_rank_r));
mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3 config_arb0
       (.CLK(CLK),
        .I1(n_11_col_arb0),
        .I11(I11),
        .I12(I12),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(n_12_col_arb0),
        .I20(I20),
        .I3(n_10_col_arb0),
        .I4(n_13_col_arb0),
        .I5(n_16_col_arb0),
        .I6(n_2_col_arb0),
        .I7(n_1_col_arb0),
        .O1(n_0_config_arb0),
        .O2(n_1_config_arb0),
        .O3(n_2_config_arb0),
        .O4(n_3_config_arb0),
        .O5(n_4_config_arb0),
        .O6(O8),
        .O7(n_7_config_arb0),
        .granted_col_ns(granted_col_ns),
        .override_demand_r(override_demand_r),
        .p_131_out(p_131_out),
        .p_14_in_1(p_14_in_1),
        .p_2_in(p_2_in),
        .p_92_out(p_92_out),
        .rnk_config_r(rnk_config_r),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_strobe_0(rnk_config_strobe_0),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .rnk_config_valid_r(rnk_config_valid_r));
FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(rnk_config_strobe_0[1]),
        .R(1'b0));
FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[1]),
        .Q(rnk_config_strobe_0[2]),
        .R(1'b0));
FDRE \genblk3[3].rnk_config_strobe_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[2]),
        .Q(rnk_config_strobe_0[3]),
        .R(1'b0));
FDRE \genblk3[4].rnk_config_strobe_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[3]),
        .Q(rnk_config_strobe_0[4]),
        .R(1'b0));
FDRE \genblk3[5].rnk_config_strobe_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[4]),
        .Q(rnk_config_strobe_0[5]),
        .R(1'b0));
FDRE granted_col_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(O1),
        .R(1'b0));
FDRE granted_row_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(sent_row),
        .R(1'b0));
FDRE insert_maint_r1_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000FF0800000808)) 
     maint_ref_zq_wip_r_i_1
       (.I0(O2),
        .I1(I9),
        .I2(I10),
        .I3(I4),
        .I4(I13),
        .I5(maint_ref_zq_wip),
        .O(O4));
FDRE \rnk_config_strobe_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(rnk_config_strobe),
        .R(1'b0));
FDRE rnk_config_valid_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_2_config_arb0),
        .Q(rnk_config_valid_r),
        .R(SS));
mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4 row_arb0
       (.CLK(CLK),
        .I1(\n_0_cmd_pipe_plus.mc_cas_n[1]_i_2 ),
        .I17(I17),
        .I18(I18),
        .I2(O2),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I1),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I40(I40),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O17(O17[23:11]),
        .O18(O18[5:3]),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O5(O5[1]),
        .Q(O9),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_rank_r(maint_rank_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns[1]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .p_115_out(p_115_out),
        .p_154_out(p_154_out),
        .p_37_out(p_37_out),
        .p_76_out(p_76_out),
        .sent_row(sent_row));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_arb_select" *) 
module mig_7series_0_mig_7series_v2_3_arb_select
   (col_periodic_rd_r,
    col_rd_wr_r,
    col_size_r,
    D,
    rnk_config_r,
    wr_data_en_ns,
    mc_odt_ns,
    DIA,
    CLK,
    col_rd_wr,
    col_size,
    I1,
    I2,
    I3,
    p_2_in,
    wr_data_offset_ns,
    mc_cmd,
    O1,
    I4);
  output col_periodic_rd_r;
  output col_rd_wr_r;
  output col_size_r;
  output [0:0]D;
  output rnk_config_r;
  output wr_data_en_ns;
  output [0:0]mc_odt_ns;
  input [0:0]DIA;
  input CLK;
  input col_rd_wr;
  input col_size;
  input I1;
  input I2;
  input [0:0]I3;
  input p_2_in;
  input wr_data_offset_ns;
  input [0:0]mc_cmd;
  input O1;
  input I4;

  wire CLK;
  wire [0:0]D;
  wire [0:0]DIA;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire mc_aux_out_r;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [0:0]mc_cmd;
  wire [0:0]mc_odt_ns;
  wire p_2_in;
  wire rnk_config_r;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;

FDSE cke_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(D),
        .S(I2));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(O1),
        .I1(I4),
        .I2(mc_aux_out_r_1),
        .I3(mc_aux_out_r_2),
        .I4(mc_aux_out_r),
        .O(mc_odt_ns));
LUT3 #(
    .INIT(8'h54)) 
     \cmd_pipe_plus.wr_data_en_i_1 
       (.I0(col_rd_wr_r),
        .I1(wr_data_offset_ns),
        .I2(mc_cmd),
        .O(wr_data_en_ns));
FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA),
        .Q(col_periodic_rd_r),
        .R(1'b0));
FDRE \col_mux.col_rd_wr_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r),
        .R(1'b0));
FDRE \col_mux.col_size_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_size),
        .Q(col_size_r),
        .R(1'b0));
FDRE \mc_aux_out_r_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r),
        .Q(mc_aux_out_r_1),
        .R(1'b0));
FDRE \mc_aux_out_r_2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r_1),
        .Q(mc_aux_out_r_2),
        .R(1'b0));
FDRE \mc_aux_out_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(mc_aux_out_r),
        .R(1'b0));
FDRE \rnk_config_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_2_in),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_cntrl" *) 
module mig_7series_0_mig_7series_v2_3_bank_cntrl
   (p_129_out,
    p_149_out,
    p_131_out,
    p_126_out,
    p_154_out,
    demand_act_priority_r,
    act_this_rank_r,
    p_14_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O1,
    p_128_out,
    auto_pre_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    maint_rdy,
    D,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    granted_row_ns,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    p_142_out,
    CLK,
    periodic_rd_insert,
    I3,
    p_145_out,
    I1,
    ofs_rdy_r0,
    I4,
    I5,
    SR,
    I13,
    I2,
    I6,
    I12,
    p_106_out,
    I7,
    p_67_out,
    I8,
    p_28_out,
    I14,
    I9,
    accept_internal_r,
    app_en_r2,
    I15,
    I10,
    Q,
    I11,
    p_48_out,
    p_9_out,
    p_87_out,
    p_90_out,
    p_12_out,
    p_51_out,
    S,
    I19,
    I16,
    I17,
    I18,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    maint_req_r,
    I27,
    I28,
    I29,
    I30,
    I31,
    app_cmd_r2,
    I32,
    use_addr,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    app_hi_pri_r2,
    I41,
    was_wr,
    p_53_out,
    p_54_out,
    I42,
    I43,
    I44,
    I45,
    I46,
    row,
    I47,
    demand_priority_r_0,
    demanded_prior_r_1,
    I48,
    I60,
    I61,
    I62,
    I49,
    I50,
    I51);
  output p_129_out;
  output p_149_out;
  output p_131_out;
  output p_126_out;
  output p_154_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_14_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O1;
  output p_128_out;
  output auto_pre_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output maint_rdy;
  output [0:0]D;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output granted_row_ns;
  output O19;
  output O20;
  output [12:0]O21;
  output O22;
  output O23;
  output [3:0]O24;
  output [2:0]O25;
  output [9:0]O26;
  output p_142_out;
  input CLK;
  input periodic_rd_insert;
  input I3;
  input p_145_out;
  input I1;
  input ofs_rdy_r0;
  input I4;
  input I5;
  input [0:0]SR;
  input I13;
  input I2;
  input I6;
  input I12;
  input p_106_out;
  input I7;
  input p_67_out;
  input I8;
  input p_28_out;
  input I14;
  input I9;
  input accept_internal_r;
  input app_en_r2;
  input I15;
  input I10;
  input [1:0]Q;
  input [0:0]I11;
  input p_48_out;
  input p_9_out;
  input p_87_out;
  input p_90_out;
  input p_12_out;
  input p_51_out;
  input [1:0]S;
  input [0:0]I19;
  input I16;
  input I17;
  input I18;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input maint_req_r;
  input [2:0]I27;
  input [0:0]I28;
  input I29;
  input I30;
  input I31;
  input [0:0]app_cmd_r2;
  input [0:0]I32;
  input use_addr;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input app_hi_pri_r2;
  input I41;
  input was_wr;
  input p_53_out;
  input p_54_out;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input [12:0]row;
  input I47;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input I48;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I49;
  input I50;
  input I51;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire [2:0]I27;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire [0:0]I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire [12:0]O21;
  wire O22;
  wire O23;
  wire [3:0]O24;
  wire [2:0]O25;
  wire [9:0]O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire granted_row_ns;
  wire maint_rdy;
  wire maint_req_r;
  wire n_13_bank_queue0;
  wire n_15_bank_compare0;
  wire n_15_bank_state0;
  wire n_19_bank_queue0;
  wire n_5_bank_compare0;
  wire n_6_bank_compare0;
  wire n_7_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire p_106_out;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_12_out;
  wire p_130_out;
  wire p_131_out;
  wire p_132_out;
  wire p_133_out;
  wire p_142_out;
  wire p_145_out;
  wire p_149_out;
  wire p_14_in;
  wire p_154_out;
  wire p_28_out;
  wire p_48_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_67_out;
  wire p_87_out;
  wire p_90_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_priority_r;
  wire [12:0]row;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

mig_7series_0_mig_7series_v2_3_bank_compare_2 bank_compare0
       (.CLK(CLK),
        .D(D),
        .E(p_133_out),
        .I1(auto_pre_r),
        .I12(I12),
        .I14(I14),
        .I15(I15),
        .I18(I18),
        .I19(I19),
        .I2(n_15_bank_state0),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I4(O1),
        .I5(I2),
        .I6(O4),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(O5),
        .I8(p_129_out),
        .O1(p_131_out),
        .O10(O10),
        .O2(p_126_out),
        .O21(O21),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O3(n_5_bank_compare0),
        .O4(n_6_bank_compare0),
        .O5(n_7_bank_compare0),
        .O6(n_15_bank_compare0),
        .O7(O7),
        .Q(Q),
        .S(S),
        .app_cmd_r2(app_cmd_r2),
        .col_wait_r(col_wait_r),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .order_q_r(order_q_r),
        .p_130_out(p_130_out),
        .p_132_out(p_132_out),
        .p_145_out(p_145_out),
        .p_149_out(p_149_out),
        .p_14_in(p_14_in),
        .p_48_out(p_48_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wr_this_rank_r0(wr_this_rank_r0));
mig_7series_0_mig_7series_v2_3_bank_queue bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_133_out),
        .I1(n_7_bank_compare0),
        .I10(I9),
        .I11(I10),
        .I12(p_126_out),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(p_131_out),
        .I17(I16),
        .I18(I17),
        .I19(O8),
        .I2(n_5_bank_compare0),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(O9),
        .I24(I23),
        .I25(I24),
        .I26(I25),
        .I27(n_6_bank_compare0),
        .I28(O10),
        .I29(p_154_out),
        .I3(I2),
        .I30(I1),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I6(I6),
        .I7(I7),
        .I8(p_129_out),
        .I9(I8),
        .O1(O1),
        .O10(n_19_bank_queue0),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(p_128_out),
        .O20(O20),
        .O3(auto_pre_r),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(n_13_bank_queue0),
        .O9(O6),
        .Q(Q[0]),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .col_wait_r(col_wait_r),
        .granted_row_ns(granted_row_ns),
        .order_q_r(order_q_r),
        .p_106_out(p_106_out),
        .p_12_out(p_12_out),
        .p_132_out(p_132_out),
        .p_142_out(p_142_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_51_out(p_51_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_90_out(p_90_out),
        .p_9_out(p_9_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .was_wr(was_wr));
mig_7series_0_mig_7series_v2_3_bank_state bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .I1(I1),
        .I11(I11),
        .I13(I13),
        .I14(I14),
        .I2(p_131_out),
        .I3(n_19_bank_queue0),
        .I35(I35),
        .I4(n_13_bank_queue0),
        .I42(I42),
        .I47(I47),
        .I48(I48),
        .I5(O2),
        .I6(n_7_bank_compare0),
        .I7(auto_pre_r),
        .I8(n_15_bank_compare0),
        .I9(O1),
        .O1(p_154_out),
        .O2(demand_priority_r),
        .O22(O22),
        .O23(O23),
        .O3(demanded_prior_r),
        .O4(O4),
        .O5(n_15_bank_state0),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .p_126_out(p_126_out),
        .p_128_out(p_128_out),
        .p_129_out(p_129_out),
        .p_130_out(p_130_out),
        .p_132_out(p_132_out),
        .p_14_in(p_14_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r),
        .wr_this_rank_r0(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_cntrl" *) 
module mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0
   (p_90_out,
    p_110_out,
    p_92_out,
    p_93_out,
    p_87_out,
    p_115_out,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O1,
    p_89_out,
    auto_pre_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    D,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O22,
    O17,
    p_103_out,
    CLK,
    periodic_rd_insert,
    I3,
    p_106_out,
    I1,
    ofs_rdy_r0,
    I4,
    I6,
    I13,
    I2,
    I5,
    I7,
    I8,
    I12,
    I9,
    p_67_out,
    I10,
    p_28_out,
    I11,
    p_145_out,
    I14,
    Q,
    I15,
    override_demand_r,
    I16,
    demand_priority_r_0,
    I20,
    I17,
    p_14_out,
    p_15_out,
    I18,
    I19,
    I21,
    I22,
    I23,
    maint_req_r,
    I24,
    I25,
    I26,
    app_cmd_r2,
    I27,
    I28,
    I29,
    use_addr,
    accept_internal_r,
    I30,
    I31,
    I32,
    I33,
    I34,
    app_en_r2,
    I35,
    I36,
    I37,
    p_126_out,
    p_9_out,
    p_48_out,
    app_hi_pri_r2,
    I38,
    was_wr,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    row,
    demanded_prior_r_1,
    I45,
    I60,
    I61,
    I62,
    I46,
    SR,
    I47,
    I48);
  output p_90_out;
  output p_110_out;
  output p_92_out;
  output p_93_out;
  output p_87_out;
  output p_115_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O1;
  output p_89_out;
  output auto_pre_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output [0:0]D;
  output O11;
  output O12;
  output O13;
  output [12:0]O14;
  output O15;
  output [3:0]O16;
  output [2:0]O22;
  output [9:0]O17;
  output p_103_out;
  input CLK;
  input periodic_rd_insert;
  input I3;
  input p_106_out;
  input I1;
  input ofs_rdy_r0;
  input I4;
  input I6;
  input I13;
  input I2;
  input I5;
  input I7;
  input I8;
  input I12;
  input I9;
  input p_67_out;
  input I10;
  input p_28_out;
  input I11;
  input p_145_out;
  input I14;
  input [1:0]Q;
  input [0:0]I15;
  input override_demand_r;
  input I16;
  input demand_priority_r_0;
  input [0:0]I20;
  input I17;
  input p_14_out;
  input p_15_out;
  input I18;
  input I19;
  input I21;
  input [0:0]I22;
  input I23;
  input maint_req_r;
  input I24;
  input I25;
  input I26;
  input [0:0]app_cmd_r2;
  input I27;
  input [0:0]I28;
  input I29;
  input use_addr;
  input accept_internal_r;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input app_en_r2;
  input I35;
  input I36;
  input I37;
  input p_126_out;
  input p_9_out;
  input p_48_out;
  input app_hi_pri_r2;
  input I38;
  input was_wr;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input [12:0]row;
  input demanded_prior_r_1;
  input I45;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I46;
  input [0:0]SR;
  input I47;
  input I48;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire [0:0]I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [0:0]I20;
  wire I21;
  wire [0:0]I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [12:0]O14;
  wire O15;
  wire [3:0]O16;
  wire [9:0]O17;
  wire O2;
  wire [2:0]O22;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire maint_req_r;
  wire n_15_bank_queue0;
  wire n_16_bank_state0;
  wire n_18_bank_queue0;
  wire n_5_bank_compare0;
  wire n_6_bank_compare0;
  wire n_9_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire override_demand_r;
  wire p_103_out;
  wire p_106_out;
  wire p_110_out;
  wire p_115_out;
  wire p_126_out;
  wire p_145_out;
  wire p_14_in;
  wire p_14_out;
  wire p_15_out;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_87_out;
  wire p_89_out;
  wire p_90_out;
  wire p_91_out;
  wire p_92_out;
  wire p_93_out;
  wire p_94_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_priority_r;
  wire [12:0]row;
  wire tail_r;
  wire use_addr;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

mig_7series_0_mig_7series_v2_3_bank_compare_1 bank_compare0
       (.CLK(CLK),
        .D(D),
        .E(p_94_out),
        .I1(auto_pre_r),
        .I12(I12),
        .I14(I14),
        .I2(n_16_bank_state0),
        .I20(I20),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I3(I3),
        .I4(O1),
        .I5(I2),
        .I6(O5),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(p_90_out),
        .I8(I8),
        .I9(I9),
        .O1(p_92_out),
        .O11(O11),
        .O14(O14),
        .O16(O16),
        .O17(O17),
        .O2(p_93_out),
        .O22(O22),
        .O3(p_87_out),
        .O4(n_5_bank_compare0),
        .O5(n_6_bank_compare0),
        .O6(O3),
        .O7(O4),
        .O8(n_9_bank_compare0),
        .O9(O9),
        .Q(Q),
        .app_cmd_r2(app_cmd_r2),
        .col_wait_r(col_wait_r),
        .maint_req_r(maint_req_r),
        .order_q_r(order_q_r),
        .p_106_out(p_106_out),
        .p_110_out(p_110_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_91_out(p_91_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .tail_r(tail_r),
        .wr_this_rank_r0(wr_this_rank_r0));
mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_94_out),
        .I1(n_9_bank_compare0),
        .I10(I8),
        .I11(I10),
        .I12(I11),
        .I13(I13),
        .I14(p_93_out),
        .I15(p_92_out),
        .I16(n_6_bank_compare0),
        .I17(I17),
        .I18(I18),
        .I19(p_87_out),
        .I2(I1),
        .I20(I14),
        .I21(I21),
        .I22(p_115_out),
        .I27(I27),
        .I29(I29),
        .I3(n_5_bank_compare0),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I5(I2),
        .I6(I6),
        .I7(p_90_out),
        .I8(I5),
        .I9(I7),
        .O1(O1),
        .O10(O10),
        .O12(O12),
        .O13(O13),
        .O2(p_89_out),
        .O3(auto_pre_r),
        .O4(O2),
        .O5(O5),
        .O6(O6),
        .O7(n_15_bank_queue0),
        .O8(O8),
        .O9(n_18_bank_queue0),
        .Q(Q[0]),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .col_wait_r(col_wait_r),
        .order_q_r(order_q_r),
        .p_103_out(p_103_out),
        .p_126_out(p_126_out),
        .p_145_out(p_145_out),
        .p_14_in(p_14_in),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_9_out(p_9_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_priority_r(req_priority_r),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .was_wr(was_wr));
mig_7series_0_mig_7series_v2_3_bank_state__parameterized0 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .I1(I1),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I19(I19),
        .I2(p_92_out),
        .I3(n_18_bank_queue0),
        .I34(I34),
        .I4(n_15_bank_queue0),
        .I45(I45),
        .I5(O2),
        .I6(n_9_bank_compare0),
        .I7(auto_pre_r),
        .I8(O1),
        .O1(p_115_out),
        .O10(O10),
        .O15(O15),
        .O2(demand_priority_r),
        .O3(demanded_prior_r),
        .O4(n_16_bank_state0),
        .O5(O5),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_14_in(p_14_in),
        .p_87_out(p_87_out),
        .p_89_out(p_89_out),
        .p_90_out(p_90_out),
        .p_91_out(p_91_out),
        .p_93_out(p_93_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r),
        .wr_this_rank_r0(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_cntrl" *) 
module mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1
   (p_51_out,
    p_71_out,
    p_53_out,
    p_54_out,
    p_48_out,
    p_76_out,
    demand_act_priority_r,
    act_this_rank_r,
    p_14_in,
    demand_priority_r,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O1,
    p_50_out,
    auto_pre_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    p_7_in,
    D,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    O18,
    O20,
    O19,
    p_64_out,
    CLK,
    periodic_rd_insert,
    I3,
    p_67_out,
    override_demand_ns,
    SR,
    phy_mc_ctl_full,
    I1,
    phy_mc_cmd_full,
    I4,
    I7,
    I2,
    I13,
    I5,
    I6,
    I8,
    I12,
    p_106_out,
    I9,
    p_145_out,
    I14,
    I10,
    p_28_out,
    I11,
    accept_internal_r,
    app_en_r2,
    I15,
    I16,
    Q,
    I17,
    demanded_prior_r_2,
    demand_priority_r_3,
    I18,
    I21,
    I19,
    I20,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    maint_req_r,
    I32,
    I33,
    I34,
    app_cmd_r2,
    I35,
    use_addr,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    p_126_out,
    p_87_out,
    p_9_out,
    app_hi_pri_r2,
    I43,
    was_wr,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    row,
    p_131_out,
    phy_mc_data_full,
    p_14_out,
    p_92_out,
    I54,
    I60,
    I61,
    I62,
    I55,
    I56,
    I57);
  output p_51_out;
  output p_71_out;
  output p_53_out;
  output p_54_out;
  output p_48_out;
  output p_76_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_14_in;
  output demand_priority_r;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O1;
  output p_50_out;
  output auto_pre_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output p_7_in;
  output [0:0]D;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output [12:0]O15;
  output O16;
  output O17;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output [3:0]O18;
  output [2:0]O20;
  output [9:0]O19;
  output p_64_out;
  input CLK;
  input periodic_rd_insert;
  input I3;
  input p_67_out;
  input override_demand_ns;
  input [0:0]SR;
  input phy_mc_ctl_full;
  input I1;
  input phy_mc_cmd_full;
  input I4;
  input I7;
  input I2;
  input I13;
  input I5;
  input I6;
  input I8;
  input I12;
  input p_106_out;
  input I9;
  input p_145_out;
  input I14;
  input I10;
  input p_28_out;
  input I11;
  input accept_internal_r;
  input app_en_r2;
  input I15;
  input I16;
  input [1:0]Q;
  input [0:0]I17;
  input demanded_prior_r_2;
  input demand_priority_r_3;
  input I18;
  input [0:0]I21;
  input I19;
  input I20;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input [0:0]I30;
  input I31;
  input maint_req_r;
  input I32;
  input I33;
  input I34;
  input [0:0]app_cmd_r2;
  input [0:0]I35;
  input use_addr;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input p_126_out;
  input p_87_out;
  input p_9_out;
  input app_hi_pri_r2;
  input I43;
  input was_wr;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input [12:0]row;
  input p_131_out;
  input phy_mc_data_full;
  input p_14_out;
  input p_92_out;
  input I54;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I55;
  input I56;
  input I57;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [0:0]I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire [0:0]I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [0:0]I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [12:0]O15;
  wire O16;
  wire O17;
  wire [3:0]O18;
  wire [9:0]O19;
  wire O2;
  wire [2:0]O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_3;
  wire demanded_prior_r;
  wire demanded_prior_r_2;
  wire maint_req_r;
  wire n_10_bank_compare0;
  wire n_11_bank_compare0;
  wire n_12_bank_queue0;
  wire n_13_bank_compare0;
  wire n_17_bank_queue0;
  wire n_17_bank_state0;
  wire n_19_bank_queue0;
  wire n_23_bank_queue0;
  wire n_5_bank_compare0;
  wire n_6_bank_compare0;
  wire n_7_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_106_out;
  wire p_126_out;
  wire p_131_out;
  wire p_145_out;
  wire p_14_in;
  wire p_14_out;
  wire p_28_out;
  wire p_48_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_53_out;
  wire p_54_out;
  wire p_55_out;
  wire p_64_out;
  wire p_67_out;
  wire p_71_out;
  wire p_76_out;
  wire p_7_in;
  wire p_87_out;
  wire p_92_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_priority_r;
  wire [12:0]row;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

mig_7series_0_mig_7series_v2_3_bank_compare_0 bank_compare0
       (.CLK(CLK),
        .D(D),
        .E(p_55_out),
        .I1(auto_pre_r),
        .I12(I12),
        .I14(I14),
        .I15(I15),
        .I2(n_17_bank_state0),
        .I21(I21),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(O1),
        .I5(I5),
        .I6(O3),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(O4),
        .I8(n_19_bank_queue0),
        .I9(p_51_out),
        .O1(p_53_out),
        .O10(O9),
        .O15(O15),
        .O18(O18),
        .O19(O19),
        .O2(p_54_out),
        .O20(O20),
        .O3(p_48_out),
        .O4(n_5_bank_compare0),
        .O5(n_6_bank_compare0),
        .O6(n_7_bank_compare0),
        .O7(n_10_bank_compare0),
        .O8(n_11_bank_compare0),
        .O9(n_13_bank_compare0),
        .Q(Q[1]),
        .app_cmd_r2(app_cmd_r2),
        .maint_req_r(maint_req_r),
        .p_126_out(p_126_out),
        .p_52_out(p_52_out),
        .p_67_out(p_67_out),
        .p_71_out(p_71_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wr_this_rank_r0(wr_this_rank_r0));
mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_55_out),
        .I1(n_7_bank_compare0),
        .I10(I8),
        .I11(I9),
        .I12(I10),
        .I13(I13),
        .I14(I14),
        .I15(I11),
        .I16(I15),
        .I17(I16),
        .I18(p_53_out),
        .I19(I19),
        .I2(I1),
        .I20(I20),
        .I21(O7),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(O8),
        .I26(I25),
        .I27(I26),
        .I28(I27),
        .I29(I28),
        .I3(n_5_bank_compare0),
        .I30(I29),
        .I31(n_6_bank_compare0),
        .I32(O9),
        .I33(n_10_bank_compare0),
        .I34(p_54_out),
        .I35(p_76_out),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(n_11_bank_compare0),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I5(I2),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I6(I5),
        .I7(I7),
        .I8(I6),
        .I9(p_51_out),
        .O1(O1),
        .O10(n_19_bank_queue0),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(n_23_bank_queue0),
        .O2(p_50_out),
        .O3(auto_pre_r),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(n_12_bank_queue0),
        .O8(O6),
        .O9(n_17_bank_queue0),
        .Q(Q[1]),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .col_wait_r(col_wait_r),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_14_in(p_14_in),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_64_out(p_64_out),
        .p_7_in(p_7_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .was_wr(was_wr));
mig_7series_0_mig_7series_v2_3_bank_state__parameterized1 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .I1(I1),
        .I10(n_23_bank_queue0),
        .I11(O1),
        .I13(I13),
        .I14(I14),
        .I17(I17),
        .I18(I18),
        .I2(p_53_out),
        .I3(n_17_bank_queue0),
        .I38(I38),
        .I4(O3),
        .I44(I44),
        .I49(I49),
        .I5(n_12_bank_queue0),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I6(O2),
        .I7(n_7_bank_compare0),
        .I8(auto_pre_r),
        .I9(n_13_bank_compare0),
        .O1(p_76_out),
        .O13(O13),
        .O14(O14),
        .O16(O16),
        .O17(O17),
        .O2(demand_priority_r),
        .O3(demanded_prior_r),
        .O4(n_17_bank_state0),
        .O5(O5),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_3(demand_priority_r_3),
        .demanded_prior_r_2(demanded_prior_r_2),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .override_demand_ns(override_demand_ns),
        .override_demand_r(override_demand_r),
        .p_131_out(p_131_out),
        .p_14_in(p_14_in),
        .p_14_out(p_14_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_54_out(p_54_out),
        .p_92_out(p_92_out),
        .pass_open_bank_r(pass_open_bank_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r),
        .wr_this_rank_r0(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_cntrl" *) 
module mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2
   (p_12_out,
    p_32_out,
    p_14_out,
    p_15_out,
    p_9_out,
    p_37_out,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O1,
    p_11_out,
    auto_pre_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    D,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    CLK,
    periodic_rd_insert,
    I3,
    p_28_out,
    I1,
    ofs_rdy_r0,
    I4,
    I8,
    I13,
    I2,
    I5,
    I6,
    I12,
    I7,
    I9,
    p_106_out,
    I10,
    p_145_out,
    I14,
    I11,
    p_67_out,
    I15,
    I16,
    Q,
    I17,
    override_demand_r,
    I18,
    demand_priority_r_0,
    I22,
    I23,
    p_64_out,
    p_103_out,
    p_142_out,
    I19,
    p_93_out,
    I20,
    I21,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    maint_req_r,
    I30,
    I31,
    I32,
    app_cmd_r2,
    I33,
    I34,
    I35,
    use_addr,
    accept_internal_r,
    I36,
    I37,
    I38,
    app_en_r2,
    I39,
    app_hi_pri_r2,
    I40,
    was_wr,
    I41,
    I42,
    I43,
    p_126_out,
    p_87_out,
    p_48_out,
    I44,
    I45,
    I46,
    I47,
    I48,
    row,
    demanded_prior_r_1,
    I49,
    I60,
    I61,
    I62,
    I50,
    I51,
    I52,
    SR);
  output p_12_out;
  output p_32_out;
  output p_14_out;
  output p_15_out;
  output p_9_out;
  output p_37_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O1;
  output p_11_out;
  output auto_pre_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output [0:0]D;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output [12:0]O18;
  output O19;
  output O20;
  output [3:0]O21;
  output [2:0]O22;
  output [9:0]O23;
  input CLK;
  input periodic_rd_insert;
  input I3;
  input p_28_out;
  input I1;
  input ofs_rdy_r0;
  input I4;
  input I8;
  input I13;
  input I2;
  input I5;
  input I6;
  input I12;
  input I7;
  input I9;
  input p_106_out;
  input I10;
  input p_145_out;
  input I14;
  input I11;
  input p_67_out;
  input I15;
  input I16;
  input [1:0]Q;
  input [0:0]I17;
  input override_demand_r;
  input I18;
  input demand_priority_r_0;
  input [0:0]I22;
  input [0:0]I23;
  input p_64_out;
  input p_103_out;
  input p_142_out;
  input I19;
  input p_93_out;
  input I20;
  input I21;
  input I24;
  input I25;
  input I26;
  input I27;
  input [0:0]I28;
  input I29;
  input maint_req_r;
  input I30;
  input I31;
  input I32;
  input [0:0]app_cmd_r2;
  input I33;
  input [0:0]I34;
  input I35;
  input use_addr;
  input accept_internal_r;
  input I36;
  input I37;
  input I38;
  input app_en_r2;
  input I39;
  input app_hi_pri_r2;
  input I40;
  input was_wr;
  input I41;
  input I42;
  input I43;
  input p_126_out;
  input p_87_out;
  input p_48_out;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input [12:0]row;
  input demanded_prior_r_1;
  input I49;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I50;
  input I51;
  input I52;
  input [0:0]SR;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire [0:0]I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire [12:0]O18;
  wire O19;
  wire O2;
  wire O20;
  wire [3:0]O21;
  wire [2:0]O22;
  wire [9:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire maint_req_r;
  wire n_11_bank_compare0;
  wire n_16_bank_state0;
  wire n_17_bank_compare0;
  wire n_18_bank_compare0;
  wire n_19_bank_queue0;
  wire n_20_bank_queue0;
  wire n_24_bank_queue0;
  wire n_4_bank_compare0;
  wire n_5_bank_compare0;
  wire n_7_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire override_demand_r;
  wire p_103_out;
  wire p_106_out;
  wire p_11_out;
  wire p_126_out;
  wire p_12_out;
  wire p_13_out;
  wire p_142_out;
  wire p_145_out;
  wire p_14_in;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_25_out;
  wire p_28_out;
  wire p_32_out;
  wire p_37_out;
  wire p_48_out;
  wire p_64_out;
  wire p_67_out;
  wire p_87_out;
  wire p_93_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_priority;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire [12:0]row;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

mig_7series_0_mig_7series_v2_3_bank_compare bank_compare0
       (.CLK(CLK),
        .D(D),
        .E(p_16_out),
        .I1(auto_pre_r),
        .I10(p_12_out),
        .I12(I12),
        .I14(I14),
        .I16(I16),
        .I19(I19),
        .I2(n_16_bank_state0),
        .I22(I22),
        .I23(I23),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I39(I39),
        .I4(O1),
        .I5(I2),
        .I6(O4),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(I7),
        .I8(O12),
        .I9(n_20_bank_queue0),
        .O1(p_14_out),
        .O10(n_11_bank_compare0),
        .O11(n_17_bank_compare0),
        .O12(n_18_bank_compare0),
        .O14(O14),
        .O15(O15),
        .O18(O18),
        .O2(p_15_out),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O3(p_9_out),
        .O4(n_4_bank_compare0),
        .O5(n_5_bank_compare0),
        .O6(O5),
        .O7(n_7_bank_compare0),
        .O8(O7),
        .O9(O8),
        .Q(Q[1]),
        .app_cmd_r2(app_cmd_r2),
        .col_wait_r(col_wait_r),
        .maint_req_r(maint_req_r),
        .order_q_r(order_q_r),
        .p_103_out(p_103_out),
        .p_126_out(p_126_out),
        .p_13_out(p_13_out),
        .p_142_out(p_142_out),
        .p_14_in(p_14_in),
        .p_25_out(p_25_out),
        .p_28_out(p_28_out),
        .p_32_out(p_32_out),
        .p_48_out(p_48_out),
        .p_64_out(p_64_out),
        .p_87_out(p_87_out),
        .p_93_out(p_93_out),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority(q_has_priority),
        .row(row),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wr_this_rank_r0(wr_this_rank_r0));
mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_16_out),
        .I1(n_7_bank_compare0),
        .I10(p_12_out),
        .I11(I7),
        .I12(I9),
        .I13(I13),
        .I14(I10),
        .I15(I14),
        .I16(I11),
        .I17(I15),
        .I18(O8),
        .I19(n_5_bank_compare0),
        .I2(I1),
        .I20(I20),
        .I21(I21),
        .I22(I16),
        .I23(p_15_out),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(p_9_out),
        .I29(p_37_out),
        .I3(n_4_bank_compare0),
        .I30(n_17_bank_compare0),
        .I31(O7),
        .I33(I33),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I5(I2),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I6(I5),
        .I7(I6),
        .I8(I8),
        .I9(p_14_out),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(n_24_bank_queue0),
        .O16(O16),
        .O2(p_11_out),
        .O3(auto_pre_r),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(n_19_bank_queue0),
        .O8(n_20_bank_queue0),
        .O9(O9),
        .Q(Q[1]),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .col_wait_r(col_wait_r),
        .order_q_r(order_q_r),
        .p_103_out(p_103_out),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_142_out(p_142_out),
        .p_145_out(p_145_out),
        .p_25_out(p_25_out),
        .p_48_out(p_48_out),
        .p_64_out(p_64_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_priority(q_has_priority),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .use_addr(use_addr),
        .was_wr(was_wr));
mig_7series_0_mig_7series_v2_3_bank_state__parameterized2 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .I1(I1),
        .I10(O1),
        .I13(I13),
        .I14(I14),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I2(p_14_out),
        .I3(n_19_bank_queue0),
        .I4(n_11_bank_compare0),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(n_7_bank_compare0),
        .I6(auto_pre_r),
        .I7(O2),
        .I8(n_18_bank_compare0),
        .I9(n_24_bank_queue0),
        .O1(p_37_out),
        .O10(O10),
        .O11(O11),
        .O17(O17),
        .O19(O19),
        .O2(demand_priority_r),
        .O20(O20),
        .O3(demanded_prior_r),
        .O4(O4),
        .O5(n_16_bank_state0),
        .O6(O6),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_14_in(p_14_in),
        .p_15_out(p_15_out),
        .p_9_out(p_9_out),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r),
        .wr_this_rank_r0(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_common" *) 
module mig_7series_0_mig_7series_v2_3_bank_common
   (accept_internal_r,
    O1,
    accept_ns,
    was_wr,
    O2,
    O3,
    O4,
    O5,
    O6,
    Q,
    O7,
    O8,
    O9,
    O10,
    periodic_rd_insert,
    O26,
    O11,
    O12,
    O13,
    O14,
    O31,
    O15,
    p_7_in,
    CLK,
    was_wr0,
    maint_srx_r,
    maint_rdy,
    I4,
    SR,
    I11,
    p_51_out,
    p_12_out,
    p_90_out,
    p_129_out,
    I16,
    p_89_out,
    use_addr,
    p_128_out,
    p_50_out,
    p_11_out,
    maint_req_r,
    p_9_out,
    I15,
    app_en_r2,
    p_48_out,
    p_87_out,
    p_126_out,
    I30,
    I31,
    maint_zq_r,
    D,
    I29);
  output accept_internal_r;
  output O1;
  output accept_ns;
  output was_wr;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]Q;
  output O7;
  output O8;
  output O9;
  output O10;
  output periodic_rd_insert;
  output O26;
  output O11;
  output O12;
  output O13;
  output O14;
  output O31;
  output [3:0]O15;
  input p_7_in;
  input CLK;
  input was_wr0;
  input maint_srx_r;
  input maint_rdy;
  input I4;
  input [0:0]SR;
  input I11;
  input p_51_out;
  input p_12_out;
  input p_90_out;
  input p_129_out;
  input I16;
  input p_89_out;
  input use_addr;
  input p_128_out;
  input p_50_out;
  input p_11_out;
  input maint_req_r;
  input p_9_out;
  input I15;
  input app_en_r2;
  input p_48_out;
  input p_87_out;
  input p_126_out;
  input I30;
  input I31;
  input maint_zq_r;
  input [3:0]D;
  input [1:0]I29;

  wire CLK;
  wire [3:0]D;
  wire I11;
  wire I15;
  wire I16;
  wire [1:0]I29;
  wire I30;
  wire I31;
  wire I4;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [3:0]O15;
  wire O2;
  wire O26;
  wire O3;
  wire O31;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire accept_ns;
  wire app_en_r2;
  wire insert_maint_ns;
  wire maint_rdy;
  wire maint_rdy_r1;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_srx_r1;
  wire maint_zq_r;
  wire n_0_accept_r_reg;
  wire \n_0_maint_controller.maint_wip_r_lcl_i_2 ;
  wire \n_0_maint_controller.maint_wip_r_lcl_i_3 ;
  wire n_0_periodic_rd_cntr_r_i_1;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ;
  wire p_11_out;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_12_out;
  wire p_48_out;
  wire p_50_out;
  wire p_51_out;
  wire p_7_in;
  wire p_87_out;
  wire p_89_out;
  wire p_90_out;
  wire p_9_out;
  wire periodic_rd_ack_ns;
  wire periodic_rd_insert;
  wire [5:1]rfc_zq_xsdll_timer_ns;
  wire [8:1]rfc_zq_xsdll_timer_r;
  wire use_addr;
  wire was_wr;
  wire was_wr0;

FDRE accept_internal_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_in),
        .Q(accept_internal_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT4 #(
    .INIT(16'h80AA)) 
     accept_r_i_1
       (.I0(p_7_in),
        .I1(O1),
        .I2(O4),
        .I3(I11),
        .O(accept_ns));
FDRE accept_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(accept_ns),
        .Q(n_0_accept_r_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'h4F44)) 
     \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(maint_rdy_r1),
        .I1(maint_rdy),
        .I2(maint_srx_r1),
        .I3(maint_srx_r),
        .O(insert_maint_ns));
FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(insert_maint_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
     head_r_lcl_i_4
       (.I0(p_90_out),
        .I1(accept_internal_r),
        .I2(p_89_out),
        .I3(use_addr),
        .I4(n_0_accept_r_reg),
        .I5(O1),
        .O(O7));
LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
     head_r_lcl_i_4__0
       (.I0(p_12_out),
        .I1(accept_internal_r),
        .I2(p_11_out),
        .I3(use_addr),
        .I4(n_0_accept_r_reg),
        .I5(O1),
        .O(O10));
LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
     head_r_lcl_i_5
       (.I0(p_129_out),
        .I1(accept_internal_r),
        .I2(p_128_out),
        .I3(use_addr),
        .I4(n_0_accept_r_reg),
        .I5(O1),
        .O(O8));
LUT6 #(
    .INIT(64'h2A2A2A2A2A000000)) 
     head_r_lcl_i_5__0
       (.I0(p_51_out),
        .I1(accept_internal_r),
        .I2(p_50_out),
        .I3(use_addr),
        .I4(n_0_accept_r_reg),
        .I5(O1),
        .O(O9));
FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(O15[0]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(O15[1]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(O15[2]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(O15[3]),
        .R(1'b0));
FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_rdy),
        .Q(maint_rdy_r1),
        .R(1'b0));
FDRE \maint_controller.maint_srx_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(maint_srx_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \maint_controller.maint_wip_r_lcl_i_2 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(Q),
        .I2(\n_0_maint_controller.maint_wip_r_lcl_i_3 ),
        .I3(rfc_zq_xsdll_timer_r[6]),
        .I4(rfc_zq_xsdll_timer_r[7]),
        .I5(rfc_zq_xsdll_timer_r[8]),
        .O(\n_0_maint_controller.maint_wip_r_lcl_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \maint_controller.maint_wip_r_lcl_i_3 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(rfc_zq_xsdll_timer_r[4]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .I3(rfc_zq_xsdll_timer_r[5]),
        .O(\n_0_maint_controller.maint_wip_r_lcl_i_3 ));
FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_maint_controller.maint_wip_r_lcl_i_2 ),
        .Q(O3),
        .R(I4));
LUT2 #(
    .INIT(4'h1)) 
     \maintenance_request.upd_last_master_r_i_2 
       (.I0(O3),
        .I1(maint_req_r),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2
       (.I0(p_9_out),
        .I1(I15),
        .I2(app_en_r2),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O11));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__0
       (.I0(p_48_out),
        .I1(I15),
        .I2(app_en_r2),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O12));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__1
       (.I0(p_87_out),
        .I1(I15),
        .I2(app_en_r2),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O13));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__2
       (.I0(p_126_out),
        .I1(I15),
        .I2(app_en_r2),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT4 #(
    .INIT(16'h2A00)) 
     periodic_rd_ack_r_lcl_i_1
       (.I0(p_7_in),
        .I1(O1),
        .I2(O4),
        .I3(I11),
        .O(periodic_rd_ack_ns));
FDRE periodic_rd_ack_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT3 #(
    .INIT(8'h78)) 
     periodic_rd_cntr_r_i_1
       (.I0(I11),
        .I1(O1),
        .I2(O4),
        .O(n_0_periodic_rd_cntr_r_i_1));
FDRE periodic_rd_cntr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_periodic_rd_cntr_r_i_1),
        .Q(O4),
        .R(SR));
LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_4__2 
       (.I0(O6),
        .I1(p_51_out),
        .I2(p_12_out),
        .I3(p_90_out),
        .I4(p_129_out),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     q_has_priority_r_i_2
       (.I0(O1),
        .I1(n_0_accept_r_reg),
        .I2(app_en_r2),
        .I3(I15),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     req_periodic_rd_r_lcl_i_1
       (.I0(I11),
        .I1(O4),
        .I2(O1),
        .O(periodic_rd_insert));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT4 #(
    .INIT(16'h1001)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(O2),
        .I1(I16),
        .I2(Q),
        .I3(rfc_zq_xsdll_timer_r[1]),
        .O(rfc_zq_xsdll_timer_ns[1]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEEEB)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(I30),
        .I1(rfc_zq_xsdll_timer_r[2]),
        .I2(Q),
        .I3(rfc_zq_xsdll_timer_r[1]),
        .I4(I16),
        .I5(O2),
        .O(rfc_zq_xsdll_timer_ns[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(Q),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .I4(I31),
        .I5(I30),
        .O(rfc_zq_xsdll_timer_ns[3]));
LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(I31),
        .I1(rfc_zq_xsdll_timer_r[3]),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .I3(Q),
        .I4(rfc_zq_xsdll_timer_r[2]),
        .I5(rfc_zq_xsdll_timer_r[4]),
        .O(rfc_zq_xsdll_timer_ns[4]));
LUT6 #(
    .INIT(64'h00000000FF9A009A)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[5]),
        .I1(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 ),
        .I2(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 ),
        .I3(O2),
        .I4(maint_zq_r),
        .I5(I16),
        .O(rfc_zq_xsdll_timer_ns[5]));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(rfc_zq_xsdll_timer_r[3]),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[2]),
        .I1(Q),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT4 #(
    .INIT(16'h0006)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ),
        .I1(rfc_zq_xsdll_timer_r[6]),
        .I2(O2),
        .I3(I16),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT5 #(
    .INIT(32'h000000D2)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ),
        .I1(rfc_zq_xsdll_timer_r[6]),
        .I2(rfc_zq_xsdll_timer_r[7]),
        .I3(O2),
        .I4(I16),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 
       (.I0(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ),
        .I1(I16),
        .I2(O2),
        .I3(rfc_zq_xsdll_timer_r[8]),
        .I4(rfc_zq_xsdll_timer_r[7]),
        .I5(rfc_zq_xsdll_timer_r[6]),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 
       (.I0(Q),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[5]),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .I4(rfc_zq_xsdll_timer_r[4]),
        .I5(rfc_zq_xsdll_timer_r[3]),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ));
LUT5 #(
    .INIT(32'hAAAEFFFB)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4 
       (.I0(O2),
        .I1(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 ),
        .I2(rfc_zq_xsdll_timer_r[7]),
        .I3(rfc_zq_xsdll_timer_r[6]),
        .I4(rfc_zq_xsdll_timer_r[8]),
        .O(O31));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(I29[0]),
        .Q(Q),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[1]),
        .Q(rfc_zq_xsdll_timer_r[1]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[2]),
        .Q(rfc_zq_xsdll_timer_r[2]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[3]),
        .Q(rfc_zq_xsdll_timer_r[3]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[4]),
        .Q(rfc_zq_xsdll_timer_r[4]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[5]),
        .Q(rfc_zq_xsdll_timer_r[5]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 ),
        .Q(rfc_zq_xsdll_timer_r[6]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .Q(rfc_zq_xsdll_timer_r[7]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 ),
        .D(I29[1]),
        .Q(rfc_zq_xsdll_timer_r[8]),
        .R(1'b0));
FDRE was_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_compare" *) 
module mig_7series_0_mig_7series_v2_3_bank_compare
   (p_32_out,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    p_14_in,
    O10,
    D,
    set_order_q,
    O14,
    O15,
    p_13_out,
    O11,
    O12,
    wr_this_rank_r0,
    O18,
    O21,
    O22,
    O23,
    E,
    periodic_rd_insert,
    CLK,
    I3,
    p_28_out,
    I1,
    I2,
    I4,
    I12,
    I16,
    pass_open_bank_r,
    Q,
    pre_bm_end_r,
    tail_r,
    I5,
    pre_wait_r,
    I22,
    I23,
    p_64_out,
    p_103_out,
    p_25_out,
    p_142_out,
    col_wait_r,
    order_q_r,
    q_has_priority,
    I19,
    p_93_out,
    I7,
    I28,
    I29,
    maint_req_r,
    I30,
    I6,
    I31,
    I32,
    app_cmd_r2,
    I33,
    I34,
    I8,
    I39,
    I14,
    p_48_out,
    p_87_out,
    p_126_out,
    I9,
    row,
    I10,
    I60,
    I61,
    I62);
  output p_32_out;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output p_14_in;
  output O10;
  output [0:0]D;
  output set_order_q;
  output O14;
  output O15;
  output p_13_out;
  output O11;
  output O12;
  output wr_this_rank_r0;
  output [12:0]O18;
  output [3:0]O21;
  output [2:0]O22;
  output [9:0]O23;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input I3;
  input p_28_out;
  input I1;
  input I2;
  input I4;
  input I12;
  input I16;
  input pass_open_bank_r;
  input [0:0]Q;
  input pre_bm_end_r;
  input tail_r;
  input I5;
  input pre_wait_r;
  input [0:0]I22;
  input [0:0]I23;
  input p_64_out;
  input p_103_out;
  input p_25_out;
  input p_142_out;
  input col_wait_r;
  input [1:0]order_q_r;
  input q_has_priority;
  input I19;
  input p_93_out;
  input I7;
  input [0:0]I28;
  input I29;
  input maint_req_r;
  input I30;
  input I6;
  input I31;
  input I32;
  input [0:0]app_cmd_r2;
  input I33;
  input [0:0]I34;
  input I8;
  input I39;
  input I14;
  input p_48_out;
  input p_87_out;
  input p_126_out;
  input I9;
  input [12:0]row;
  input [0:0]I10;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I12;
  wire I14;
  wire I16;
  wire I19;
  wire I2;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire [0:0]I34;
  wire I39;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O14;
  wire O15;
  wire [12:0]O18;
  wire O2;
  wire [3:0]O21;
  wire [2:0]O22;
  wire [9:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]app_cmd_r2;
  wire col_wait_r;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3;
  wire \n_0_req_cmd_r[0]_i_1__2 ;
  wire \n_0_req_cmd_r[1]_i_1__2 ;
  wire n_0_row_hit_r_i_5__2;
  wire n_0_row_hit_r_i_6__2;
  wire n_0_row_hit_r_i_7__2;
  wire n_0_row_hit_r_reg_i_2__2;
  wire n_1_row_hit_r_reg_i_2__2;
  wire n_2_row_hit_r_reg_i_2__2;
  wire n_3_row_hit_r_reg_i_2__2;
  wire [1:0]order_q_r;
  wire p_103_out;
  wire p_126_out;
  wire p_13_out;
  wire p_142_out;
  wire p_14_in;
  wire p_25_out;
  wire p_28_out;
  wire p_32_out;
  wire p_48_out;
  wire p_64_out;
  wire p_87_out;
  wire p_93_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire q_has_priority;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire set_order_q;
  wire tail_r;
  wire wr_this_rank_r0;
  wire [3:1]NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED;

LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
     auto_pre_r_lcl_i_1__2
       (.I0(O5),
        .I1(I1),
        .I2(I2),
        .I3(I4),
        .I4(I12),
        .I5(row_hit_r),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_13_out));
LUT6 #(
    .INIT(64'h0000000000008FFF)) 
     \compute_tail.tail_r_lcl_i_3 
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(I39),
        .O(O15));
LUT6 #(
    .INIT(64'h545054505450FFFF)) 
     demand_priority_r_i_2
       (.I0(O1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(O9),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(O10));
LUT6 #(
    .INIT(64'h8888888A88888888)) 
     \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(O5),
        .I1(I28),
        .I2(I29),
        .I3(maint_req_r),
        .I4(I30),
        .I5(I6),
        .O(D));
LUT6 #(
    .INIT(64'h0000000000008FFF)) 
     \maint_controller.maint_hit_busies_r[3]_i_2 
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(I14),
        .O(O5));
LUT5 #(
    .INIT(32'h96696996)) 
     \order_q_r[0]_i_2 
       (.I0(O9),
        .I1(p_64_out),
        .I2(p_103_out),
        .I3(p_25_out),
        .I4(p_142_out),
        .O(O8));
LUT2 #(
    .INIT(4'h8)) 
     \order_q_r[1]_i_2__1 
       (.I0(O2),
        .I1(I8),
        .O(set_order_q));
LUT6 #(
    .INIT(64'h00000000F700F7F7)) 
     \order_q_r[1]_i_3 
       (.I0(O2),
        .I1(Q),
        .I2(O1),
        .I3(I19),
        .I4(p_93_out),
        .I5(I7),
        .O(O9));
LUT6 #(
    .INIT(64'h8888A88888888888)) 
     pass_open_bank_r_lcl_i_1
       (.I0(O5),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(I5),
        .I4(pre_wait_r),
        .I5(n_0_pass_open_bank_r_lcl_i_3),
        .O(O7));
LUT5 #(
    .INIT(32'hAAAAAA02)) 
     pass_open_bank_r_lcl_i_3
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I29),
        .I3(I30),
        .I4(I4),
        .O(n_0_pass_open_bank_r_lcl_i_3));
LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_3__1 
       (.I0(p_48_out),
        .I1(O3),
        .I2(p_87_out),
        .I3(p_126_out),
        .I4(I9),
        .O(O11));
LUT6 #(
    .INIT(64'hAAAAAAAA2A000000)) 
     \q_entry_r[1]_i_7 
       (.I0(I16),
        .I1(O2),
        .I2(O1),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O14));
LUT6 #(
    .INIT(64'h5555555515000000)) 
     \q_entry_r[1]_i_8 
       (.I0(I16),
        .I1(O2),
        .I2(O1),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT2 #(
    .INIT(4'hB)) 
     ras_timer_zero_r_i_3__0
       (.I0(O1),
        .I1(Q),
        .O(O12));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__2
       (.I0(O1),
        .I1(Q),
        .I2(I6),
        .I3(I31),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I61[0]),
        .Q(O22[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I61[1]),
        .Q(O22[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I61[2]),
        .Q(O22[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT5 #(
    .INIT(32'hAAAA020A)) 
     req_bank_rdy_r_i_1
       (.I0(col_wait_r),
        .I1(O9),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(O1),
        .O(p_14_in));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__2 
       (.I0(req_cmd_r[0]),
        .I1(I6),
        .I2(I31),
        .O(\n_0_req_cmd_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__2 
       (.I0(req_cmd_r[1]),
        .I1(I6),
        .I2(app_cmd_r2),
        .I3(I33),
        .I4(I34),
        .I5(periodic_rd_insert),
        .O(\n_0_req_cmd_r[1]_i_1__2 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__2 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__2 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I62[0]),
        .Q(O23[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I62[1]),
        .Q(O23[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I62[2]),
        .Q(O23[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I62[3]),
        .Q(O23[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I62[4]),
        .Q(O23[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I62[5]),
        .Q(O23[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I62[6]),
        .Q(O23[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I62[7]),
        .Q(O23[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I62[8]),
        .Q(O23[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I62[9]),
        .Q(O23[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I10),
        .D(I60[0]),
        .Q(O21[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I10),
        .D(I60[1]),
        .Q(O21[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I10),
        .D(I60[2]),
        .Q(O21[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I10),
        .D(I60[3]),
        .Q(O21[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(p_32_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(I3),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O18[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O18[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O18[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O18[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O18[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O18[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O18[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O18[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O18[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O18[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O18[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O18[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O18[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__2
       (.I0(I32),
        .I1(req_cmd_r[1]),
        .I2(I31),
        .I3(I6),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__2
       (.I0(O18[6]),
        .I1(row[6]),
        .I2(row[7]),
        .I3(O18[7]),
        .I4(row[8]),
        .I5(O18[8]),
        .O(n_0_row_hit_r_i_5__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__2
       (.I0(O18[5]),
        .I1(row[5]),
        .I2(row[3]),
        .I3(O18[3]),
        .I4(row[4]),
        .I5(O18[4]),
        .O(n_0_row_hit_r_i_6__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__2
       (.I0(O18[2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(O18[0]),
        .I4(row[1]),
        .I5(O18[1]),
        .O(n_0_row_hit_r_i_7__2));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1__2
       (.CI(n_0_row_hit_r_reg_i_2__2),
        .CO({NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I23}));
CARRY4 row_hit_r_reg_i_2__2
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__2,n_1_row_hit_r_reg_i_2__2,n_2_row_hit_r_reg_i_2__2,n_3_row_hit_r_reg_i_2__2}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({I22,n_0_row_hit_r_i_5__2,n_0_row_hit_r_i_6__2,n_0_row_hit_r_i_7__2}));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__2 
       (.I0(O1),
        .O(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_compare" *) 
module mig_7series_0_mig_7series_v2_3_bank_compare_0
   (p_71_out,
    O1,
    O2,
    req_priority_r,
    O3,
    O4,
    O5,
    O6,
    D,
    set_order_q,
    O7,
    O8,
    p_52_out,
    O9,
    wr_this_rank_r0,
    O15,
    O10,
    O18,
    O20,
    O19,
    E,
    periodic_rd_insert,
    CLK,
    I3,
    p_67_out,
    I1,
    I2,
    I4,
    I12,
    pass_open_bank_r,
    tail_r,
    I5,
    pre_wait_r,
    I21,
    I30,
    I31,
    maint_req_r,
    I32,
    I6,
    Q,
    I33,
    I34,
    app_cmd_r2,
    I15,
    I35,
    I7,
    p_126_out,
    p_87_out,
    p_9_out,
    I8,
    pre_bm_end_r,
    I14,
    row,
    I9,
    I60,
    I61,
    I62);
  output p_71_out;
  output O1;
  output O2;
  output req_priority_r;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]D;
  output set_order_q;
  output O7;
  output O8;
  output p_52_out;
  output O9;
  output wr_this_rank_r0;
  output [12:0]O15;
  output O10;
  output [3:0]O18;
  output [2:0]O20;
  output [9:0]O19;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input I3;
  input p_67_out;
  input I1;
  input I2;
  input I4;
  input I12;
  input pass_open_bank_r;
  input tail_r;
  input I5;
  input pre_wait_r;
  input [0:0]I21;
  input [0:0]I30;
  input I31;
  input maint_req_r;
  input I32;
  input I6;
  input [0:0]Q;
  input I33;
  input I34;
  input [0:0]app_cmd_r2;
  input I15;
  input [0:0]I35;
  input I7;
  input p_126_out;
  input p_87_out;
  input p_9_out;
  input I8;
  input pre_bm_end_r;
  input I14;
  input [12:0]row;
  input [0:0]I9;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I12;
  wire I14;
  wire I15;
  wire I2;
  wire [0:0]I21;
  wire I3;
  wire [0:0]I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire [0:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire [12:0]O15;
  wire [3:0]O18;
  wire [9:0]O19;
  wire O2;
  wire [2:0]O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]app_cmd_r2;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3__0;
  wire \n_0_req_cmd_r[0]_i_1__1 ;
  wire \n_0_req_cmd_r[1]_i_1__1 ;
  wire n_0_row_hit_r_i_4__1;
  wire n_0_row_hit_r_i_5__1;
  wire n_0_row_hit_r_i_6__1;
  wire n_0_row_hit_r_i_7__1;
  wire n_0_row_hit_r_reg_i_2__1;
  wire n_1_row_hit_r_reg_i_2__1;
  wire n_2_row_hit_r_reg_i_2__1;
  wire n_3_row_hit_r_reg_i_2__1;
  wire p_126_out;
  wire p_52_out;
  wire p_67_out;
  wire p_71_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire set_order_q;
  wire tail_r;
  wire wr_this_rank_r0;
  wire [3:1]NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED;

LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
     auto_pre_r_lcl_i_1__1
       (.I0(O5),
        .I1(I1),
        .I2(I2),
        .I3(I4),
        .I4(I12),
        .I5(row_hit_r),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__0
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_52_out));
LUT4 #(
    .INIT(16'h8117)) 
     head_r_lcl_i_6
       (.I0(O3),
        .I1(p_9_out),
        .I2(p_87_out),
        .I3(p_126_out),
        .O(O10));
LUT6 #(
    .INIT(64'h8888888A88888888)) 
     \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(O5),
        .I1(I30),
        .I2(I31),
        .I3(maint_req_r),
        .I4(I32),
        .I5(I6),
        .O(D));
LUT6 #(
    .INIT(64'h0000000000008FFF)) 
     \maint_controller.maint_hit_busies_r[2]_i_2 
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(I14),
        .O(O5));
LUT2 #(
    .INIT(4'h2)) 
     \order_q_r[1]_i_2__0 
       (.I0(O2),
        .I1(I7),
        .O(set_order_q));
LUT6 #(
    .INIT(64'h8888A88888888888)) 
     pass_open_bank_r_lcl_i_1__0
       (.I0(O5),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(I5),
        .I4(pre_wait_r),
        .I5(n_0_pass_open_bank_r_lcl_i_3__0),
        .O(O6));
LUT5 #(
    .INIT(32'hAAAAAA02)) 
     pass_open_bank_r_lcl_i_3__0
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I31),
        .I3(I32),
        .I4(I4),
        .O(n_0_pass_open_bank_r_lcl_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_3__0 
       (.I0(O3),
        .I1(p_9_out),
        .I2(p_87_out),
        .I3(p_126_out),
        .I4(I8),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT5 #(
    .INIT(32'h7EE8E881)) 
     \q_entry_r[1]_i_4__0 
       (.I0(p_126_out),
        .I1(p_87_out),
        .I2(p_9_out),
        .I3(O3),
        .I4(I8),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \ras_timer_r[1]_i_6__0 
       (.I0(O1),
        .I1(Q),
        .O(O9));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_67_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__1
       (.I0(O1),
        .I1(Q),
        .I2(I6),
        .I3(I33),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I61[0]),
        .Q(O20[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I61[1]),
        .Q(O20[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I61[2]),
        .Q(O20[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__1 
       (.I0(req_cmd_r[0]),
        .I1(I6),
        .I2(I33),
        .O(\n_0_req_cmd_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__1 
       (.I0(req_cmd_r[1]),
        .I1(I6),
        .I2(app_cmd_r2),
        .I3(I15),
        .I4(I35),
        .I5(periodic_rd_insert),
        .O(\n_0_req_cmd_r[1]_i_1__1 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__1 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__1 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I62[0]),
        .Q(O19[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I62[1]),
        .Q(O19[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I62[2]),
        .Q(O19[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I62[3]),
        .Q(O19[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I62[4]),
        .Q(O19[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I62[5]),
        .Q(O19[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I62[6]),
        .Q(O19[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I62[7]),
        .Q(O19[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I62[8]),
        .Q(O19[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I62[9]),
        .Q(O19[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I9),
        .D(I60[0]),
        .Q(O18[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I9),
        .D(I60[1]),
        .Q(O18[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I9),
        .D(I60[2]),
        .Q(O18[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I9),
        .D(I60[3]),
        .Q(O18[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(p_71_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(I3),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O15[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O15[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O15[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O15[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O15[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O15[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O15[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O15[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O15[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O15[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O15[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O15[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O15[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__1
       (.I0(I34),
        .I1(req_cmd_r[1]),
        .I2(I33),
        .I3(I6),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__1
       (.I0(O15[9]),
        .I1(row[9]),
        .I2(row[10]),
        .I3(O15[10]),
        .I4(row[11]),
        .I5(O15[11]),
        .O(n_0_row_hit_r_i_4__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__1
       (.I0(O15[6]),
        .I1(row[6]),
        .I2(row[7]),
        .I3(O15[7]),
        .I4(row[8]),
        .I5(O15[8]),
        .O(n_0_row_hit_r_i_5__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__1
       (.I0(O15[5]),
        .I1(row[5]),
        .I2(row[3]),
        .I3(O15[3]),
        .I4(row[4]),
        .I5(O15[4]),
        .O(n_0_row_hit_r_i_6__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__1
       (.I0(O15[2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(O15[0]),
        .I4(row[1]),
        .I5(O15[1]),
        .O(n_0_row_hit_r_i_7__1));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1__1
       (.CI(n_0_row_hit_r_reg_i_2__1),
        .CO({NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I21}));
CARRY4 row_hit_r_reg_i_2__1
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__1,n_1_row_hit_r_reg_i_2__1,n_2_row_hit_r_reg_i_2__1,n_3_row_hit_r_reg_i_2__1}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4__1,n_0_row_hit_r_i_5__1,n_0_row_hit_r_i_6__1,n_0_row_hit_r_i_7__1}));
LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__1 
       (.I0(O1),
        .O(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_compare" *) 
module mig_7series_0_mig_7series_v2_3_bank_compare_1
   (p_110_out,
    O1,
    O2,
    req_priority_r,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    D,
    O11,
    p_91_out,
    wr_this_rank_r0,
    O14,
    O16,
    O22,
    O17,
    E,
    periodic_rd_insert,
    CLK,
    I3,
    p_106_out,
    I1,
    I2,
    I4,
    I12,
    order_q_r,
    I9,
    col_wait_r,
    pass_open_bank_r,
    tail_r,
    I5,
    pre_wait_r,
    I20,
    Q,
    p_14_out,
    p_15_out,
    I22,
    I23,
    maint_req_r,
    I24,
    I6,
    I25,
    I26,
    app_cmd_r2,
    I27,
    I28,
    pre_bm_end_r,
    I8,
    I14,
    row,
    I7,
    I60,
    I61,
    I62);
  output p_110_out;
  output O1;
  output O2;
  output req_priority_r;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [0:0]D;
  output O11;
  output p_91_out;
  output wr_this_rank_r0;
  output [12:0]O14;
  output [3:0]O16;
  output [2:0]O22;
  output [9:0]O17;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input I3;
  input p_106_out;
  input I1;
  input I2;
  input I4;
  input I12;
  input [1:0]order_q_r;
  input I9;
  input col_wait_r;
  input pass_open_bank_r;
  input tail_r;
  input I5;
  input pre_wait_r;
  input [0:0]I20;
  input [1:0]Q;
  input p_14_out;
  input p_15_out;
  input [0:0]I22;
  input I23;
  input maint_req_r;
  input I24;
  input I6;
  input I25;
  input I26;
  input [0:0]app_cmd_r2;
  input I27;
  input [0:0]I28;
  input pre_bm_end_r;
  input I8;
  input I14;
  input [12:0]row;
  input [0:0]I7;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I12;
  wire I14;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire [0:0]I28;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire [0:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire O11;
  wire [12:0]O14;
  wire [3:0]O16;
  wire [9:0]O17;
  wire O2;
  wire [2:0]O22;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]app_cmd_r2;
  wire col_wait_r;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3__1;
  wire \n_0_req_cmd_r[0]_i_1 ;
  wire \n_0_req_cmd_r[1]_i_1 ;
  wire n_0_row_hit_r_i_4__0;
  wire n_0_row_hit_r_i_5__0;
  wire n_0_row_hit_r_i_6__0;
  wire n_0_row_hit_r_i_7__0;
  wire n_0_row_hit_r_reg_i_2__0;
  wire n_1_row_hit_r_reg_i_2__0;
  wire n_2_row_hit_r_reg_i_2__0;
  wire n_3_row_hit_r_reg_i_2__0;
  wire [1:0]order_q_r;
  wire p_106_out;
  wire p_110_out;
  wire p_14_out;
  wire p_15_out;
  wire p_91_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire tail_r;
  wire wr_this_rank_r0;
  wire [3:1]NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED;

LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
     auto_pre_r_lcl_i_1__0
       (.I0(O5),
        .I1(I1),
        .I2(I2),
        .I3(I4),
        .I4(I12),
        .I5(row_hit_r),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__2
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q[0]),
        .I4(pre_bm_end_r),
        .O(p_91_out));
LUT6 #(
    .INIT(64'h50545050FFFFFFFF)) 
     \grant_r[3]_i_10__1 
       (.I0(O1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(I9),
        .I4(O7),
        .I5(col_wait_r),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFF7000FFFFFFFF)) 
     head_r_lcl_i_3
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q[0]),
        .I4(pre_bm_end_r),
        .I5(I8),
        .O(O11));
LUT6 #(
    .INIT(64'h8888888A88888888)) 
     \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(O5),
        .I1(I22),
        .I2(I23),
        .I3(maint_req_r),
        .I4(I24),
        .I5(I6),
        .O(D));
LUT6 #(
    .INIT(64'h0000000000008FFF)) 
     \maint_controller.maint_hit_busies_r[1]_i_2 
       (.I0(O2),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q[0]),
        .I4(pre_bm_end_r),
        .I5(I14),
        .O(O5));
LUT6 #(
    .INIT(64'h8888A88888888888)) 
     pass_open_bank_r_lcl_i_1__2
       (.I0(O5),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(I5),
        .I4(pre_wait_r),
        .I5(n_0_pass_open_bank_r_lcl_i_3__1),
        .O(O8));
LUT5 #(
    .INIT(32'hAAAAAA02)) 
     pass_open_bank_r_lcl_i_3__1
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I23),
        .I3(I24),
        .I4(I4),
        .O(n_0_pass_open_bank_r_lcl_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT2 #(
    .INIT(4'hB)) 
     ras_timer_zero_r_i_3
       (.I0(O1),
        .I1(Q[0]),
        .O(O9));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_106_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1
       (.I0(O1),
        .I1(Q[0]),
        .I2(I6),
        .I3(I25),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I61[0]),
        .Q(O22[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I61[1]),
        .Q(O22[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I61[2]),
        .Q(O22[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hDF00DFDFDFDFDFDF)) 
     req_bank_rdy_r_i_3
       (.I0(O2),
        .I1(O1),
        .I2(Q[0]),
        .I3(p_14_out),
        .I4(Q[1]),
        .I5(p_15_out),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1 
       (.I0(req_cmd_r[0]),
        .I1(I6),
        .I2(I25),
        .O(\n_0_req_cmd_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1 
       (.I0(req_cmd_r[1]),
        .I1(I6),
        .I2(app_cmd_r2),
        .I3(I27),
        .I4(I28),
        .I5(periodic_rd_insert),
        .O(\n_0_req_cmd_r[1]_i_1 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I62[0]),
        .Q(O17[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I62[1]),
        .Q(O17[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I62[2]),
        .Q(O17[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I62[3]),
        .Q(O17[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I62[4]),
        .Q(O17[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I62[5]),
        .Q(O17[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I62[6]),
        .Q(O17[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I62[7]),
        .Q(O17[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I62[8]),
        .Q(O17[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I62[9]),
        .Q(O17[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I7),
        .D(I60[0]),
        .Q(O16[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I7),
        .D(I60[1]),
        .Q(O16[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I7),
        .D(I60[2]),
        .Q(O16[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I7),
        .D(I60[3]),
        .Q(O16[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(p_110_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(I3),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O14[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O14[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O14[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O14[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O14[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O14[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O14[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O14[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O14[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O14[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O14[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O14[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O14[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1
       (.I0(I26),
        .I1(req_cmd_r[1]),
        .I2(I25),
        .I3(I6),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__0
       (.I0(O14[9]),
        .I1(row[9]),
        .I2(row[10]),
        .I3(O14[10]),
        .I4(row[11]),
        .I5(O14[11]),
        .O(n_0_row_hit_r_i_4__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__0
       (.I0(O14[8]),
        .I1(row[8]),
        .I2(row[6]),
        .I3(O14[6]),
        .I4(row[7]),
        .I5(O14[7]),
        .O(n_0_row_hit_r_i_5__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__0
       (.I0(O14[5]),
        .I1(row[5]),
        .I2(row[3]),
        .I3(O14[3]),
        .I4(row[4]),
        .I5(O14[4]),
        .O(n_0_row_hit_r_i_6__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__0
       (.I0(O14[2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(O14[0]),
        .I4(row[1]),
        .I5(O14[1]),
        .O(n_0_row_hit_r_i_7__0));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1__0
       (.CI(n_0_row_hit_r_reg_i_2__0),
        .CO({NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I20}));
CARRY4 row_hit_r_reg_i_2__0
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__0,n_1_row_hit_r_reg_i_2__0,n_2_row_hit_r_reg_i_2__0,n_3_row_hit_r_reg_i_2__0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4__0,n_0_row_hit_r_i_5__0,n_0_row_hit_r_i_6__0,n_0_row_hit_r_i_7__0}));
LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__0 
       (.I0(O1),
        .O(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_compare" *) 
module mig_7series_0_mig_7series_v2_3_bank_compare_2
   (p_149_out,
    O1,
    p_132_out,
    req_priority_r,
    O2,
    O3,
    O4,
    O5,
    p_14_in,
    O7,
    maint_rdy,
    D,
    set_order_q,
    p_130_out,
    wr_this_rank_r0,
    O6,
    O21,
    O10,
    O24,
    O25,
    O26,
    E,
    periodic_rd_insert,
    CLK,
    I3,
    p_145_out,
    I1,
    I2,
    I4,
    I12,
    pass_open_bank_r,
    tail_r,
    I5,
    pre_wait_r,
    S,
    I19,
    col_wait_r,
    order_q_r,
    I18,
    I26,
    maint_req_r,
    I27,
    I28,
    I29,
    I6,
    Q,
    I30,
    I31,
    app_cmd_r2,
    I15,
    I32,
    I7,
    pre_bm_end_r,
    I14,
    p_53_out,
    p_54_out,
    row,
    p_87_out,
    p_9_out,
    p_48_out,
    I8,
    I60,
    I61,
    I62);
  output p_149_out;
  output O1;
  output p_132_out;
  output req_priority_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output p_14_in;
  output O7;
  output maint_rdy;
  output [0:0]D;
  output set_order_q;
  output p_130_out;
  output wr_this_rank_r0;
  output O6;
  output [12:0]O21;
  output O10;
  output [3:0]O24;
  output [2:0]O25;
  output [9:0]O26;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input I3;
  input p_145_out;
  input I1;
  input I2;
  input I4;
  input I12;
  input pass_open_bank_r;
  input tail_r;
  input I5;
  input pre_wait_r;
  input [1:0]S;
  input [0:0]I19;
  input col_wait_r;
  input [1:0]order_q_r;
  input I18;
  input I26;
  input maint_req_r;
  input [2:0]I27;
  input [0:0]I28;
  input I29;
  input I6;
  input [1:0]Q;
  input I30;
  input I31;
  input [0:0]app_cmd_r2;
  input I15;
  input [0:0]I32;
  input I7;
  input pre_bm_end_r;
  input I14;
  input p_53_out;
  input p_54_out;
  input [12:0]row;
  input p_87_out;
  input p_9_out;
  input p_48_out;
  input [0:0]I8;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I12;
  wire I14;
  wire I15;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire I26;
  wire [2:0]I27;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire [0:0]I32;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire [0:0]I8;
  wire O1;
  wire O10;
  wire O2;
  wire [12:0]O21;
  wire [3:0]O24;
  wire [2:0]O25;
  wire [9:0]O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]app_cmd_r2;
  wire col_wait_r;
  wire maint_rdy;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3__2;
  wire \n_0_req_cmd_r[0]_i_1__0 ;
  wire \n_0_req_cmd_r[1]_i_1__0 ;
  wire n_0_row_hit_r_i_4;
  wire n_0_row_hit_r_i_5;
  wire n_0_row_hit_r_reg_i_2;
  wire n_1_row_hit_r_reg_i_2;
  wire n_2_row_hit_r_reg_i_2;
  wire n_3_row_hit_r_reg_i_2;
  wire [1:0]order_q_r;
  wire p_130_out;
  wire p_132_out;
  wire p_145_out;
  wire p_149_out;
  wire p_14_in;
  wire p_48_out;
  wire p_53_out;
  wire p_54_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire set_order_q;
  wire tail_r;
  wire wr_this_rank_r0;
  wire [3:1]NLW_row_hit_r_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2_O_UNCONNECTED;

LUT6 #(
    .INIT(64'h888888A8A8A8A8A8)) 
     auto_pre_r_lcl_i_1
       (.I0(O4),
        .I1(I1),
        .I2(I2),
        .I3(I4),
        .I4(I12),
        .I5(row_hit_r),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__1
       (.I0(p_132_out),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q[0]),
        .I4(pre_bm_end_r),
        .O(p_130_out));
LUT6 #(
    .INIT(64'h8888888A88888888)) 
     \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(O4),
        .I1(I28),
        .I2(I26),
        .I3(maint_req_r),
        .I4(I29),
        .I5(I6),
        .O(D));
LUT6 #(
    .INIT(64'h0000000000008FFF)) 
     \maint_controller.maint_hit_busies_r[0]_i_2 
       (.I0(p_132_out),
        .I1(O1),
        .I2(pass_open_bank_r),
        .I3(Q[0]),
        .I4(pre_bm_end_r),
        .I5(I14),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000054)) 
     \maint_controller.maint_rdy_r1_i_1 
       (.I0(D),
        .I1(I26),
        .I2(maint_req_r),
        .I3(I27[1]),
        .I4(I27[0]),
        .I5(I27[2]),
        .O(maint_rdy));
LUT2 #(
    .INIT(4'h2)) 
     \order_q_r[1]_i_4 
       (.I0(p_132_out),
        .I1(I7),
        .O(set_order_q));
LUT6 #(
    .INIT(64'h8888A88888888888)) 
     pass_open_bank_r_lcl_i_1__1
       (.I0(O4),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(I5),
        .I4(pre_wait_r),
        .I5(n_0_pass_open_bank_r_lcl_i_3__2),
        .O(O5));
LUT5 #(
    .INIT(32'hAAAAAA02)) 
     pass_open_bank_r_lcl_i_3__2
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I26),
        .I3(I29),
        .I4(I4),
        .O(n_0_pass_open_bank_r_lcl_i_3__2));
LUT4 #(
    .INIT(16'h9669)) 
     \q_entry_r[0]_i_4__1 
       (.I0(O2),
        .I1(p_87_out),
        .I2(p_9_out),
        .I3(p_48_out),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \ras_timer_r[1]_i_6__1 
       (.I0(O1),
        .I1(Q[0]),
        .O(O6));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_145_out),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__0
       (.I0(O1),
        .I1(Q[0]),
        .I2(I6),
        .I3(I30),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I61[0]),
        .Q(O25[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I61[1]),
        .Q(O25[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I61[2]),
        .Q(O25[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h88AA888A88AA88AA)) 
     req_bank_rdy_r_i_1__2
       (.I0(col_wait_r),
        .I1(O1),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(O7),
        .I5(I18),
        .O(p_14_in));
LUT6 #(
    .INIT(64'h40FF404040404040)) 
     req_bank_rdy_r_i_2
       (.I0(O1),
        .I1(Q[0]),
        .I2(p_132_out),
        .I3(p_53_out),
        .I4(Q[1]),
        .I5(p_54_out),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__0 
       (.I0(req_cmd_r[0]),
        .I1(I6),
        .I2(I30),
        .O(\n_0_req_cmd_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__0 
       (.I0(req_cmd_r[1]),
        .I1(I6),
        .I2(app_cmd_r2),
        .I3(I15),
        .I4(I32),
        .I5(periodic_rd_insert),
        .O(\n_0_req_cmd_r[1]_i_1__0 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I62[0]),
        .Q(O26[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I62[1]),
        .Q(O26[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I62[2]),
        .Q(O26[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I62[3]),
        .Q(O26[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I62[4]),
        .Q(O26[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I62[5]),
        .Q(O26[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I62[6]),
        .Q(O26[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I62[7]),
        .Q(O26[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I62[8]),
        .Q(O26[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I62[9]),
        .Q(O26[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I8),
        .D(I60[0]),
        .Q(O24[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I8),
        .D(I60[1]),
        .Q(O24[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I8),
        .D(I60[2]),
        .Q(O24[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I8),
        .D(I60[3]),
        .Q(O24[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(p_149_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(I3),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O21[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O21[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O21[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O21[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O21[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O21[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O21[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O21[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O21[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O21[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O21[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O21[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O21[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__0
       (.I0(I31),
        .I1(req_cmd_r[1]),
        .I2(I30),
        .I3(I6),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(p_132_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4
       (.I0(O21[9]),
        .I1(row[9]),
        .I2(row[10]),
        .I3(O21[10]),
        .I4(row[11]),
        .I5(O21[11]),
        .O(n_0_row_hit_r_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5
       (.I0(O21[8]),
        .I1(row[8]),
        .I2(row[6]),
        .I3(O21[6]),
        .I4(row[7]),
        .I5(O21[7]),
        .O(n_0_row_hit_r_i_5));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1
       (.CI(n_0_row_hit_r_reg_i_2),
        .CO({NLW_row_hit_r_reg_i_1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I19}));
CARRY4 row_hit_r_reg_i_2
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2,n_1_row_hit_r_reg_i_2,n_2_row_hit_r_reg_i_2,n_3_row_hit_r_reg_i_2}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4,n_0_row_hit_r_i_5,S}));
LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1 
       (.I0(O1),
        .O(wr_this_rank_r0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_mach" *) 
module mig_7series_0_mig_7series_v2_3_bank_mach
   (O1,
    accept_ns,
    O2,
    sent_col,
    insert_maint_r1,
    DIA,
    col_rd_wr_r,
    D,
    maint_wip_r,
    wait_for_maint_r,
    wait_for_maint_r_0,
    wait_for_maint_r_1,
    wait_for_maint_r_2,
    O3,
    wr_data_en_ns,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    Q,
    O14,
    read_this_rank,
    int_read_this_rank,
    mc_odt_ns,
    E,
    mc_cmd_ns,
    O15,
    O16,
    col_data_buf_addr,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    mc_cas_n_ns,
    mc_ras_n_ns,
    act_this_rank,
    O30,
    O31,
    mc_cs_n_ns,
    O32,
    O33,
    O34,
    O35,
    CLK,
    was_wr0,
    maint_srx_r,
    I1,
    I2,
    I3,
    p_145_out,
    p_106_out,
    p_67_out,
    SR,
    phy_mc_ctl_full,
    phy_mc_cmd_full,
    p_28_out,
    I4,
    I5,
    I6,
    I7,
    I8,
    SS,
    wr_data_offset_ns,
    mc_cmd,
    I13,
    I9,
    I10,
    maint_ref_zq_wip,
    I11,
    I12,
    I14,
    app_en_r2,
    I15,
    I16,
    S,
    I19,
    I20,
    I21,
    I22,
    I23,
    read_this_rank_r1,
    DIC,
    maint_req_r,
    I17,
    I24,
    I18,
    app_cmd_r2,
    I26,
    use_addr,
    app_hi_pri_r2,
    I25,
    row,
    maint_zq_r,
    inhbt_act_faw_r,
    I27,
    I28,
    I29,
    I30,
    I31,
    maint_rank_r,
    phy_mc_data_full,
    I32,
    I33,
    I34,
    I60,
    I61,
    I62);
  output O1;
  output accept_ns;
  output O2;
  output sent_col;
  output insert_maint_r1;
  output [1:0]DIA;
  output col_rd_wr_r;
  output [0:0]D;
  output maint_wip_r;
  output wait_for_maint_r;
  output wait_for_maint_r_0;
  output wait_for_maint_r_1;
  output wait_for_maint_r_2;
  output O3;
  output wr_data_en_ns;
  output O4;
  output [1:0]O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output [0:0]Q;
  output [0:0]O14;
  output read_this_rank;
  output int_read_this_rank;
  output [0:0]mc_odt_ns;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output O15;
  output O16;
  output [2:0]col_data_buf_addr;
  output [23:0]O17;
  output [5:0]O18;
  output [2:0]O19;
  output [2:0]O20;
  output [2:0]O21;
  output [2:0]O22;
  output [0:0]O23;
  output O24;
  output O25;
  output O26;
  output [3:0]O27;
  output O28;
  output O29;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output act_this_rank;
  output O30;
  output O31;
  output [0:0]mc_cs_n_ns;
  output [6:0]O32;
  output [0:0]O33;
  output [0:0]O34;
  output O35;
  input CLK;
  input was_wr0;
  input maint_srx_r;
  input I1;
  input [0:0]I2;
  input I3;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input [0:0]SR;
  input phy_mc_ctl_full;
  input phy_mc_cmd_full;
  input p_28_out;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input [0:0]SS;
  input wr_data_offset_ns;
  input [0:0]mc_cmd;
  input I13;
  input I9;
  input I10;
  input maint_ref_zq_wip;
  input I11;
  input I12;
  input I14;
  input app_en_r2;
  input I15;
  input I16;
  input [1:0]S;
  input [0:0]I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input read_this_rank_r1;
  input [0:0]DIC;
  input maint_req_r;
  input I17;
  input I24;
  input I18;
  input [0:0]app_cmd_r2;
  input [0:0]I26;
  input use_addr;
  input app_hi_pri_r2;
  input I25;
  input [12:0]row;
  input maint_zq_r;
  input inhbt_act_faw_r;
  input [3:0]I27;
  input I28;
  input [1:0]I29;
  input I30;
  input I31;
  input maint_rank_r;
  input phy_mc_data_full;
  input I32;
  input [1:0]I33;
  input [0:0]I34;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;

  wire CLK;
  wire [0:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire [0:0]I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire [0:0]I26;
  wire [3:0]I27;
  wire I28;
  wire [1:0]I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire [1:0]I33;
  wire [0:0]I34;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [0:0]O14;
  wire O15;
  wire O16;
  wire [23:0]O17;
  wire [5:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [0:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire [3:0]O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire [6:0]O32;
  wire [0:0]O33;
  wire [0:0]O34;
  wire O35;
  wire O4;
  wire [1:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_ns;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_1;
  wire auto_pre_r_16;
  wire auto_pre_r_9;
  wire [9:0]\bank_compare0/req_col_r ;
  wire [9:0]\bank_compare0/req_col_r_0 ;
  wire [9:0]\bank_compare0/req_col_r_15 ;
  wire [9:0]\bank_compare0/req_col_r_6 ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_14 ;
  wire \bank_state0/demand_act_priority_r_20 ;
  wire \bank_state0/demand_act_priority_r_5 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_12 ;
  wire \bank_state0/demand_priority_r_19 ;
  wire \bank_state0/demand_priority_r_4 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_11 ;
  wire \bank_state0/demanded_prior_r_18 ;
  wire \bank_state0/demanded_prior_r_3 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_7 ;
  wire \bank_state0/ofs_rdy_r0_8 ;
  wire \bank_state0/ofs_rdy_r_10 ;
  wire \bank_state0/ofs_rdy_r_17 ;
  wire \bank_state0/ofs_rdy_r_2 ;
  wire \bank_state0/override_demand_ns ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/p_14_in ;
  wire \bank_state0/p_14_in_13 ;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr_r;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire [3:0]maint_hit_busies_ns;
  wire [3:0]maint_hit_busies_r;
  wire maint_rank_r;
  wire maint_rdy;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire n_10_bank_common0;
  wire n_11_bank_common0;
  wire n_12_bank_common0;
  wire n_13_bank_common0;
  wire \n_16_bank_cntrl[0].bank0 ;
  wire \n_16_bank_cntrl[1].bank0 ;
  wire \n_16_bank_cntrl[3].bank0 ;
  wire n_16_bank_common0;
  wire \n_17_bank_cntrl[0].bank0 ;
  wire \n_17_bank_cntrl[1].bank0 ;
  wire \n_17_bank_cntrl[3].bank0 ;
  wire n_17_bank_common0;
  wire \n_18_bank_cntrl[1].bank0 ;
  wire \n_18_bank_cntrl[2].bank0 ;
  wire n_18_bank_common0;
  wire \n_19_bank_cntrl[3].bank0 ;
  wire n_19_bank_common0;
  wire \n_20_bank_cntrl[0].bank0 ;
  wire \n_20_bank_cntrl[3].bank0 ;
  wire \n_21_bank_cntrl[0].bank0 ;
  wire \n_21_bank_cntrl[1].bank0 ;
  wire \n_21_bank_cntrl[2].bank0 ;
  wire \n_21_bank_cntrl[3].bank0 ;
  wire \n_22_bank_cntrl[0].bank0 ;
  wire \n_22_bank_cntrl[1].bank0 ;
  wire \n_22_bank_cntrl[2].bank0 ;
  wire \n_22_bank_cntrl[3].bank0 ;
  wire \n_23_bank_cntrl[0].bank0 ;
  wire \n_23_bank_cntrl[1].bank0 ;
  wire \n_23_bank_cntrl[2].bank0 ;
  wire \n_23_bank_cntrl[3].bank0 ;
  wire \n_24_bank_cntrl[1].bank0 ;
  wire \n_24_bank_cntrl[2].bank0 ;
  wire \n_24_bank_cntrl[3].bank0 ;
  wire \n_25_bank_cntrl[3].bank0 ;
  wire \n_26_bank_cntrl[0].bank0 ;
  wire \n_26_bank_cntrl[1].bank0 ;
  wire \n_27_bank_cntrl[0].bank0 ;
  wire \n_27_bank_cntrl[1].bank0 ;
  wire \n_27_bank_cntrl[2].bank0 ;
  wire \n_28_bank_cntrl[0].bank0 ;
  wire \n_28_bank_cntrl[1].bank0 ;
  wire \n_28_bank_cntrl[2].bank0 ;
  wire \n_28_bank_cntrl[3].bank0 ;
  wire \n_29_bank_cntrl[0].bank0 ;
  wire \n_29_bank_cntrl[2].bank0 ;
  wire \n_29_bank_cntrl[3].bank0 ;
  wire \n_30_bank_cntrl[0].bank0 ;
  wire \n_30_bank_cntrl[2].bank0 ;
  wire \n_30_bank_cntrl[3].bank0 ;
  wire \n_31_bank_cntrl[0].bank0 ;
  wire \n_31_bank_cntrl[2].bank0 ;
  wire \n_31_bank_cntrl[3].bank0 ;
  wire \n_32_bank_cntrl[0].bank0 ;
  wire \n_32_bank_cntrl[2].bank0 ;
  wire \n_32_bank_cntrl[3].bank0 ;
  wire \n_33_bank_cntrl[0].bank0 ;
  wire \n_34_bank_cntrl[0].bank0 ;
  wire \n_36_bank_cntrl[0].bank0 ;
  wire \n_37_bank_cntrl[0].bank0 ;
  wire \n_42_bank_cntrl[1].bank0 ;
  wire \n_46_bank_cntrl[2].bank0 ;
  wire \n_46_bank_cntrl[3].bank0 ;
  wire \n_47_bank_cntrl[2].bank0 ;
  wire \n_47_bank_cntrl[3].bank0 ;
  wire \n_51_bank_cntrl[0].bank0 ;
  wire \n_52_bank_cntrl[0].bank0 ;
  wire n_62_arb_mux0;
  wire n_63_arb_mux0;
  wire n_64_arb_mux0;
  wire n_65_arb_mux0;
  wire n_66_arb_mux0;
  wire n_67_arb_mux0;
  wire n_68_arb_mux0;
  wire n_76_arb_mux0;
  wire n_77_arb_mux0;
  wire n_78_arb_mux0;
  wire n_79_arb_mux0;
  wire n_7_bank_common0;
  wire n_8_bank_common0;
  wire p_103_out;
  wire p_106_out;
  wire p_110_out;
  wire [11:0]p_112_out;
  wire p_115_out;
  wire p_11_out;
  wire [3:0]p_123_out;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_12_out;
  wire p_131_out;
  wire p_142_out;
  wire p_145_out;
  wire p_149_out;
  wire p_14_out;
  wire [11:6]p_151_out;
  wire p_154_out;
  wire p_15_out;
  wire p_28_out;
  wire p_32_out;
  wire [8:0]p_34_out;
  wire p_37_out;
  wire [3:0]p_45_out;
  wire p_48_out;
  wire p_50_out;
  wire p_51_out;
  wire p_53_out;
  wire p_54_out;
  wire p_64_out;
  wire p_67_out;
  wire [3:0]p_6_out;
  wire p_71_out;
  wire [11:0]p_73_out;
  wire p_76_out;
  wire p_7_in;
  wire [3:0]p_84_out;
  wire p_87_out;
  wire p_89_out;
  wire p_90_out;
  wire p_92_out;
  wire p_93_out;
  wire p_9_out;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [12:0]row;
  wire [3:0]sending_col;
  wire [3:1]sending_row;
  wire sent_col;
  wire use_addr;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;
  wire was_wr;
  wire was_wr0;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [3:0]wr_this_rank_r;

mig_7series_0_mig_7series_v2_3_arb_mux arb_mux0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .I1(O2),
        .I10(I10),
        .I11(\n_42_bank_cntrl[1].bank0 ),
        .I12(\n_17_bank_cntrl[3].bank0 ),
        .I13(I13),
        .I14(\n_47_bank_cntrl[3].bank0 ),
        .I15(\n_17_bank_cntrl[1].bank0 ),
        .I16(\n_47_bank_cntrl[2].bank0 ),
        .I17(I14),
        .I18(I16),
        .I19(\n_20_bank_cntrl[0].bank0 ),
        .I2(I1),
        .I20(\n_22_bank_cntrl[2].bank0 ),
        .I21(p_45_out),
        .I22(p_6_out),
        .I23(\bank_compare0/req_col_r_15 ),
        .I24(\bank_compare0/req_col_r_6 ),
        .I25(\bank_compare0/req_col_r ),
        .I26(\bank_compare0/req_col_r_0 ),
        .I27(\n_31_bank_cntrl[2].bank0 ),
        .I28(\n_37_bank_cntrl[0].bank0 ),
        .I29(\n_28_bank_cntrl[1].bank0 ),
        .I3(I2),
        .I30(\n_36_bank_cntrl[0].bank0 ),
        .I31(\n_32_bank_cntrl[2].bank0 ),
        .I32(\n_32_bank_cntrl[3].bank0 ),
        .I33({O32[6],p_151_out,O32[5:0]}),
        .I34({O33,p_112_out}),
        .I35({O27,p_34_out}),
        .I36({O34,p_73_out}),
        .I37(p_84_out),
        .I38(p_123_out),
        .I39(I27),
        .I4(maint_wip_r),
        .I40(I28),
        .I41(I32),
        .I42(I33),
        .I43(I34),
        .I5(\n_21_bank_cntrl[1].bank0 ),
        .I6(\n_20_bank_cntrl[3].bank0 ),
        .I7(\n_46_bank_cntrl[2].bank0 ),
        .I8(\n_21_bank_cntrl[2].bank0 ),
        .I9(I9),
        .O1(sent_col),
        .O10(n_65_arb_mux0),
        .O11(n_66_arb_mux0),
        .O12(n_67_arb_mux0),
        .O13(n_68_arb_mux0),
        .O14(n_76_arb_mux0),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(insert_maint_r1),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(n_77_arb_mux0),
        .O26(n_78_arb_mux0),
        .O27(n_79_arb_mux0),
        .O28(O28),
        .O29(O29),
        .O3({sending_row,Q}),
        .O30(O30),
        .O35(O35),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(n_62_arb_mux0),
        .O8(n_63_arb_mux0),
        .O9(n_64_arb_mux0),
        .Q(sending_col),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .auto_pre_r(auto_pre_r_16),
        .auto_pre_r_4(auto_pre_r_9),
        .auto_pre_r_5(auto_pre_r),
        .auto_pre_r_6(auto_pre_r_1),
        .col_data_buf_addr(col_data_buf_addr),
        .col_rd_wr_r(col_rd_wr_r),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_5 ),
        .demand_act_priority_r_7(\bank_state0/demand_act_priority_r_20 ),
        .demand_act_priority_r_8(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_9(\bank_state0/demand_act_priority_r_14 ),
        .granted_row_ns(granted_row_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd(mc_cmd),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_17 ),
        .ofs_rdy_r_0(\bank_state0/ofs_rdy_r_2 ),
        .ofs_rdy_r_2(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r_3(\bank_state0/ofs_rdy_r_10 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_131_out(p_131_out),
        .p_149_out(p_149_out),
        .p_14_in(\bank_state0/p_14_in_13 ),
        .p_14_in_1(\bank_state0/p_14_in ),
        .p_14_out(p_14_out),
        .p_154_out(p_154_out),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_53_out(p_53_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_92_out(p_92_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns),
        .wr_this_rank_r(wr_this_rank_r));
mig_7series_0_mig_7series_v2_3_bank_cntrl \bank_cntrl[0].bank0 
       (.CLK(CLK),
        .D(maint_hit_busies_ns[0]),
        .I1(I1),
        .I10(O1),
        .I11(Q),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(\n_22_bank_cntrl[3].bank0 ),
        .I17(\n_47_bank_cntrl[2].bank0 ),
        .I18(\n_18_bank_cntrl[1].bank0 ),
        .I19(I19),
        .I2(n_19_bank_common0),
        .I20(\n_24_bank_cntrl[3].bank0 ),
        .I21(\n_22_bank_cntrl[1].bank0 ),
        .I22(\n_23_bank_cntrl[2].bank0 ),
        .I23(\n_25_bank_cntrl[3].bank0 ),
        .I24(\n_24_bank_cntrl[1].bank0 ),
        .I25(\n_24_bank_cntrl[2].bank0 ),
        .I26(maint_wip_r),
        .I27(maint_hit_busies_ns[3:1]),
        .I28(maint_hit_busies_r[0]),
        .I29(I17),
        .I3(I3),
        .I30(I24),
        .I31(I18),
        .I32(I26),
        .I33(n_11_bank_common0),
        .I34(\n_27_bank_cntrl[2].bank0 ),
        .I35(n_8_bank_common0),
        .I36(\n_27_bank_cntrl[1].bank0 ),
        .I37(\n_28_bank_cntrl[3].bank0 ),
        .I38(\n_29_bank_cntrl[2].bank0 ),
        .I39(\n_19_bank_cntrl[3].bank0 ),
        .I4(I4),
        .I40(\n_29_bank_cntrl[3].bank0 ),
        .I41(I25),
        .I42(n_62_arb_mux0),
        .I43(\n_31_bank_cntrl[2].bank0 ),
        .I44(\n_28_bank_cntrl[1].bank0 ),
        .I45(n_67_arb_mux0),
        .I46(n_77_arb_mux0),
        .I47(\n_46_bank_cntrl[3].bank0 ),
        .I48(sent_col),
        .I49(n_7_bank_common0),
        .I5(I5),
        .I50(\n_23_bank_cntrl[3].bank0 ),
        .I51(\n_21_bank_cntrl[3].bank0 ),
        .I6(\n_31_bank_cntrl[3].bank0 ),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(\n_16_bank_cntrl[1].bank0 ),
        .I8(\n_18_bank_cntrl[2].bank0 ),
        .I9(\n_16_bank_cntrl[3].bank0 ),
        .O1(wait_for_maint_r),
        .O10(\n_26_bank_cntrl[0].bank0 ),
        .O11(\n_27_bank_cntrl[0].bank0 ),
        .O12(\n_28_bank_cntrl[0].bank0 ),
        .O13(\n_29_bank_cntrl[0].bank0 ),
        .O14(\n_30_bank_cntrl[0].bank0 ),
        .O15(\n_31_bank_cntrl[0].bank0 ),
        .O16(\n_32_bank_cntrl[0].bank0 ),
        .O17(\n_33_bank_cntrl[0].bank0 ),
        .O18(\n_34_bank_cntrl[0].bank0 ),
        .O19(\n_36_bank_cntrl[0].bank0 ),
        .O2(\n_16_bank_cntrl[0].bank0 ),
        .O20(\n_37_bank_cntrl[0].bank0 ),
        .O21({O32[6],p_151_out,O32[5:0]}),
        .O22(\n_51_bank_cntrl[0].bank0 ),
        .O23(\n_52_bank_cntrl[0].bank0 ),
        .O24(p_123_out),
        .O25(O21),
        .O26(\bank_compare0/req_col_r ),
        .O3(\n_17_bank_cntrl[0].bank0 ),
        .O4(O8),
        .O5(O12),
        .O6(\n_20_bank_cntrl[0].bank0 ),
        .O7(\n_21_bank_cntrl[0].bank0 ),
        .O8(\n_22_bank_cntrl[0].bank0 ),
        .O9(\n_23_bank_cntrl[0].bank0 ),
        .Q({sending_col[2],sending_col[0]}),
        .S(S),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[0]),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_12 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_11 ),
        .granted_row_ns(granted_row_ns),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_8 ),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_128_out(p_128_out),
        .p_129_out(p_129_out),
        .p_12_out(p_12_out),
        .p_131_out(p_131_out),
        .p_142_out(p_142_out),
        .p_145_out(p_145_out),
        .p_149_out(p_149_out),
        .p_14_in(\bank_state0/p_14_in ),
        .p_154_out(p_154_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_90_out(p_90_out),
        .p_9_out(p_9_out),
        .periodic_rd_insert(periodic_rd_insert),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .row(row),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.CLK(CLK),
        .D(maint_hit_busies_ns[1]),
        .I1(I1),
        .I10(\n_18_bank_cntrl[2].bank0 ),
        .I11(\n_16_bank_cntrl[3].bank0 ),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(sending_row[1]),
        .I16(\n_52_bank_cntrl[0].bank0 ),
        .I17(\n_22_bank_cntrl[3].bank0 ),
        .I18(\n_22_bank_cntrl[0].bank0 ),
        .I19(n_66_arb_mux0),
        .I2(n_18_bank_common0),
        .I20(I20),
        .I21(\n_23_bank_cntrl[0].bank0 ),
        .I22(maint_hit_busies_r[1]),
        .I23(maint_wip_r),
        .I24(I17),
        .I25(I24),
        .I26(I18),
        .I27(I15),
        .I28(I26),
        .I29(O1),
        .I3(I3),
        .I30(n_10_bank_common0),
        .I31(\n_27_bank_cntrl[2].bank0 ),
        .I32(\n_26_bank_cntrl[0].bank0 ),
        .I33(\n_34_bank_cntrl[0].bank0 ),
        .I34(n_8_bank_common0),
        .I35(\n_31_bank_cntrl[0].bank0 ),
        .I36(\n_29_bank_cntrl[2].bank0 ),
        .I37(\n_28_bank_cntrl[3].bank0 ),
        .I38(I25),
        .I39(\n_23_bank_cntrl[2].bank0 ),
        .I4(I4),
        .I40(\n_24_bank_cntrl[3].bank0 ),
        .I41(\n_24_bank_cntrl[2].bank0 ),
        .I42(\n_25_bank_cntrl[3].bank0 ),
        .I43(n_64_arb_mux0),
        .I44(n_76_arb_mux0),
        .I45(sent_col),
        .I46(\n_33_bank_cntrl[0].bank0 ),
        .I47(\n_23_bank_cntrl[3].bank0 ),
        .I48(\n_21_bank_cntrl[3].bank0 ),
        .I5(\n_28_bank_cntrl[2].bank0 ),
        .I6(I6),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(\n_17_bank_cntrl[0].bank0 ),
        .I8(\n_16_bank_cntrl[0].bank0 ),
        .I9(\n_21_bank_cntrl[0].bank0 ),
        .O1(wait_for_maint_r_0),
        .O10(\n_24_bank_cntrl[1].bank0 ),
        .O11(\n_26_bank_cntrl[1].bank0 ),
        .O12(\n_27_bank_cntrl[1].bank0 ),
        .O13(\n_28_bank_cntrl[1].bank0 ),
        .O14({O33,p_112_out}),
        .O15(\n_42_bank_cntrl[1].bank0 ),
        .O16(p_84_out),
        .O17(\bank_compare0/req_col_r_0 ),
        .O2(\n_16_bank_cntrl[1].bank0 ),
        .O22(O22),
        .O3(\n_17_bank_cntrl[1].bank0 ),
        .O4(\n_18_bank_cntrl[1].bank0 ),
        .O5(O7),
        .O6(O11),
        .O7(\n_21_bank_cntrl[1].bank0 ),
        .O8(\n_22_bank_cntrl[1].bank0 ),
        .O9(\n_23_bank_cntrl[1].bank0 ),
        .Q({sending_col[3],sending_col[1]}),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[1]),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_1),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_5 ),
        .demand_priority_r(\bank_state0/demand_priority_r_4 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_19 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_3 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_18 ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_2 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_103_out(p_103_out),
        .p_106_out(p_106_out),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_126_out(p_126_out),
        .p_145_out(p_145_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_89_out(p_89_out),
        .p_90_out(p_90_out),
        .p_92_out(p_92_out),
        .p_93_out(p_93_out),
        .p_9_out(p_9_out),
        .periodic_rd_insert(periodic_rd_insert),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .row(row),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.CLK(CLK),
        .D(maint_hit_busies_ns[2]),
        .I1(I1),
        .I10(\n_16_bank_cntrl[0].bank0 ),
        .I11(\n_16_bank_cntrl[3].bank0 ),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(O1),
        .I17(sending_row[2]),
        .I18(\n_46_bank_cntrl[3].bank0 ),
        .I19(\n_22_bank_cntrl[3].bank0 ),
        .I2(\n_30_bank_cntrl[3].bank0 ),
        .I20(\n_51_bank_cntrl[0].bank0 ),
        .I21(I21),
        .I22(\n_21_bank_cntrl[0].bank0 ),
        .I23(\n_18_bank_cntrl[1].bank0 ),
        .I24(\n_22_bank_cntrl[1].bank0 ),
        .I25(\n_24_bank_cntrl[1].bank0 ),
        .I26(I9),
        .I27(O10),
        .I28(O7),
        .I29(O8),
        .I3(I3),
        .I30(maint_hit_busies_r[2]),
        .I31(maint_wip_r),
        .I32(I17),
        .I33(I24),
        .I34(I18),
        .I35(I26),
        .I36(n_12_bank_common0),
        .I37(\n_26_bank_cntrl[0].bank0 ),
        .I38(n_8_bank_common0),
        .I39(\n_30_bank_cntrl[0].bank0 ),
        .I4(I4),
        .I40(\n_27_bank_cntrl[1].bank0 ),
        .I41(\n_28_bank_cntrl[3].bank0 ),
        .I42(\n_31_bank_cntrl[0].bank0 ),
        .I43(I25),
        .I44(n_68_arb_mux0),
        .I45(\n_24_bank_cntrl[3].bank0 ),
        .I46(\n_22_bank_cntrl[0].bank0 ),
        .I47(\n_25_bank_cntrl[3].bank0 ),
        .I48(\n_23_bank_cntrl[0].bank0 ),
        .I49(\n_32_bank_cntrl[3].bank0 ),
        .I5(n_17_bank_common0),
        .I50(O2),
        .I51(n_79_arb_mux0),
        .I52(n_65_arb_mux0),
        .I53(n_63_arb_mux0),
        .I54(sent_col),
        .I55(\n_32_bank_cntrl[0].bank0 ),
        .I56(\n_23_bank_cntrl[3].bank0 ),
        .I57(\n_21_bank_cntrl[3].bank0 ),
        .I6(\n_17_bank_cntrl[0].bank0 ),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(I7),
        .I8(\n_26_bank_cntrl[1].bank0 ),
        .I9(\n_16_bank_cntrl[1].bank0 ),
        .O1(wait_for_maint_r_1),
        .O10(\n_28_bank_cntrl[2].bank0 ),
        .O11(\n_29_bank_cntrl[2].bank0 ),
        .O12(\n_30_bank_cntrl[2].bank0 ),
        .O13(\n_31_bank_cntrl[2].bank0 ),
        .O14(\n_32_bank_cntrl[2].bank0 ),
        .O15({O34,p_73_out}),
        .O16(\n_46_bank_cntrl[2].bank0 ),
        .O17(\n_47_bank_cntrl[2].bank0 ),
        .O18(p_45_out),
        .O19(\bank_compare0/req_col_r_6 ),
        .O2(\n_18_bank_cntrl[2].bank0 ),
        .O20(O20),
        .O3(O9),
        .O4(O13),
        .O5(\n_21_bank_cntrl[2].bank0 ),
        .O6(\n_22_bank_cntrl[2].bank0 ),
        .O7(\n_23_bank_cntrl[2].bank0 ),
        .O8(\n_24_bank_cntrl[2].bank0 ),
        .O9(\n_27_bank_cntrl[2].bank0 ),
        .Q({sending_col[2],sending_col[0]}),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[2]),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_9),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_14 ),
        .demand_priority_r(\bank_state0/demand_priority_r_12 ),
        .demand_priority_r_3(\bank_state0/demand_priority_r ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_11 ),
        .demanded_prior_r_2(\bank_state0/demanded_prior_r ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_10 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_8 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_7 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_131_out(p_131_out),
        .p_145_out(p_145_out),
        .p_14_in(\bank_state0/p_14_in_13 ),
        .p_14_out(p_14_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_53_out(p_53_out),
        .p_54_out(p_54_out),
        .p_64_out(p_64_out),
        .p_67_out(p_67_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_7_in(p_7_in),
        .p_87_out(p_87_out),
        .p_92_out(p_92_out),
        .p_9_out(p_9_out),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .row(row),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
mig_7series_0_mig_7series_v2_3_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.CLK(CLK),
        .D(maint_hit_busies_ns[3]),
        .I1(I1),
        .I10(\n_16_bank_cntrl[1].bank0 ),
        .I11(\n_16_bank_cntrl[0].bank0 ),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(\n_18_bank_cntrl[2].bank0 ),
        .I16(n_8_bank_common0),
        .I17(sending_row[3]),
        .I18(\n_52_bank_cntrl[0].bank0 ),
        .I19(\n_23_bank_cntrl[1].bank0 ),
        .I2(n_16_bank_common0),
        .I20(\n_23_bank_cntrl[2].bank0 ),
        .I21(\n_22_bank_cntrl[0].bank0 ),
        .I22(I22),
        .I23(I23),
        .I24(\n_22_bank_cntrl[1].bank0 ),
        .I25(\n_24_bank_cntrl[2].bank0 ),
        .I26(\n_23_bank_cntrl[0].bank0 ),
        .I27(\n_24_bank_cntrl[1].bank0 ),
        .I28(maint_hit_busies_r[3]),
        .I29(maint_wip_r),
        .I3(I3),
        .I30(I17),
        .I31(I24),
        .I32(I18),
        .I33(I15),
        .I34(I26),
        .I35(O1),
        .I36(n_13_bank_common0),
        .I37(\n_27_bank_cntrl[2].bank0 ),
        .I38(\n_26_bank_cntrl[0].bank0 ),
        .I39(\n_26_bank_cntrl[1].bank0 ),
        .I4(I4),
        .I40(I25),
        .I41(\n_31_bank_cntrl[0].bank0 ),
        .I42(\n_27_bank_cntrl[1].bank0 ),
        .I43(\n_29_bank_cntrl[2].bank0 ),
        .I44(n_65_arb_mux0),
        .I45(O2),
        .I46(n_78_arb_mux0),
        .I47(n_68_arb_mux0),
        .I48(n_63_arb_mux0),
        .I49(sent_col),
        .I5(\n_30_bank_cntrl[2].bank0 ),
        .I50(\n_29_bank_cntrl[0].bank0 ),
        .I51(\n_27_bank_cntrl[0].bank0 ),
        .I52(\n_28_bank_cntrl[0].bank0 ),
        .I6(\n_17_bank_cntrl[0].bank0 ),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(\n_21_bank_cntrl[0].bank0 ),
        .I8(I8),
        .I9(\n_18_bank_cntrl[1].bank0 ),
        .O1(wait_for_maint_r_2),
        .O10(\n_24_bank_cntrl[3].bank0 ),
        .O11(\n_25_bank_cntrl[3].bank0 ),
        .O12(O25),
        .O13(\n_28_bank_cntrl[3].bank0 ),
        .O14(\n_29_bank_cntrl[3].bank0 ),
        .O15(\n_30_bank_cntrl[3].bank0 ),
        .O16(\n_31_bank_cntrl[3].bank0 ),
        .O17(\n_32_bank_cntrl[3].bank0 ),
        .O18({O27,p_34_out}),
        .O19(\n_46_bank_cntrl[3].bank0 ),
        .O2(\n_16_bank_cntrl[3].bank0 ),
        .O20(\n_47_bank_cntrl[3].bank0 ),
        .O21(p_6_out),
        .O22(O19),
        .O23(\bank_compare0/req_col_r_15 ),
        .O3(\n_17_bank_cntrl[3].bank0 ),
        .O4(O10),
        .O5(\n_19_bank_cntrl[3].bank0 ),
        .O6(\n_20_bank_cntrl[3].bank0 ),
        .O7(\n_21_bank_cntrl[3].bank0 ),
        .O8(\n_22_bank_cntrl[3].bank0 ),
        .O9(\n_23_bank_cntrl[3].bank0 ),
        .Q({sending_col[3],sending_col[1]}),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[3]),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_16),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_20 ),
        .demand_priority_r(\bank_state0/demand_priority_r_19 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_4 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_18 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_3 ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_17 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_7 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_103_out(p_103_out),
        .p_106_out(p_106_out),
        .p_11_out(p_11_out),
        .p_126_out(p_126_out),
        .p_12_out(p_12_out),
        .p_142_out(p_142_out),
        .p_145_out(p_145_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_28_out(p_28_out),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_48_out(p_48_out),
        .p_64_out(p_64_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_93_out(p_93_out),
        .p_9_out(p_9_out),
        .periodic_rd_insert(periodic_rd_insert),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .row(row),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
mig_7series_0_mig_7series_v2_3_bank_common bank_common0
       (.CLK(CLK),
        .D(maint_hit_busies_ns),
        .I11(I11),
        .I15(I15),
        .I16(I16),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I4(I4),
        .O1(O1),
        .O10(n_13_bank_common0),
        .O11(n_16_bank_common0),
        .O12(n_17_bank_common0),
        .O13(n_18_bank_common0),
        .O14(n_19_bank_common0),
        .O15(maint_hit_busies_r),
        .O2(O2),
        .O26(O26),
        .O3(maint_wip_r),
        .O31(O31),
        .O4(O3),
        .O5(n_7_bank_common0),
        .O6(n_8_bank_common0),
        .O7(n_10_bank_common0),
        .O8(n_11_bank_common0),
        .O9(n_12_bank_common0),
        .Q(O14),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .accept_ns(accept_ns),
        .app_en_r2(app_en_r2),
        .maint_rdy(maint_rdy),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .p_11_out(p_11_out),
        .p_126_out(p_126_out),
        .p_128_out(p_128_out),
        .p_129_out(p_129_out),
        .p_12_out(p_12_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_7_in(p_7_in),
        .p_87_out(p_87_out),
        .p_89_out(p_89_out),
        .p_90_out(p_90_out),
        .p_9_out(p_9_out),
        .periodic_rd_insert(periodic_rd_insert),
        .use_addr(use_addr),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_queue" *) 
module mig_7series_0_mig_7series_v2_3_bank_queue
   (I8,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    O1,
    tail_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    order_q_r,
    O9,
    D,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    granted_row_ns,
    O19,
    O20,
    p_142_out,
    CLK,
    I1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I4,
    I5,
    SR,
    I2,
    I13,
    I3,
    I6,
    p_106_out,
    I7,
    p_67_out,
    I9,
    p_28_out,
    I14,
    I10,
    accept_internal_r,
    app_en_r2,
    I15,
    I11,
    p_48_out,
    p_9_out,
    p_87_out,
    I12,
    p_90_out,
    p_12_out,
    p_51_out,
    I16,
    I17,
    req_priority_r,
    col_wait_r,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    use_addr,
    I33,
    I34,
    I28,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    Q,
    p_132_out,
    app_hi_pri_r2,
    I41,
    was_wr,
    I43,
    I44,
    I45,
    ras_timer_zero_r,
    pre_wait_r,
    I46,
    I29,
    I49,
    I30,
    I50,
    set_order_q,
    I51);
  output [0:0]I8;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output O1;
  output tail_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [1:0]order_q_r;
  output O9;
  output [1:0]D;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output granted_row_ns;
  output O19;
  output O20;
  output p_142_out;
  input CLK;
  input I1;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I4;
  input I5;
  input [0:0]SR;
  input I2;
  input I13;
  input I3;
  input I6;
  input p_106_out;
  input I7;
  input p_67_out;
  input I9;
  input p_28_out;
  input I14;
  input I10;
  input accept_internal_r;
  input app_en_r2;
  input I15;
  input I11;
  input p_48_out;
  input p_9_out;
  input p_87_out;
  input I12;
  input p_90_out;
  input p_12_out;
  input p_51_out;
  input I16;
  input I17;
  input req_priority_r;
  input col_wait_r;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input use_addr;
  input I33;
  input I34;
  input I28;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input [0:0]Q;
  input p_132_out;
  input app_hi_pri_r2;
  input I41;
  input was_wr;
  input I43;
  input I44;
  input I45;
  input ras_timer_zero_r;
  input pre_wait_r;
  input I46;
  input I29;
  input I49;
  input I30;
  input I50;
  input set_order_q;
  input I51;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire col_wait_r;
  wire granted_row_ns;
  wire \n_0_compute_tail.tail_r_lcl_i_1 ;
  wire \n_0_compute_tail.tail_r_lcl_i_2__0 ;
  wire \n_0_grant_r[1]_i_8 ;
  wire n_0_head_r_lcl_i_1;
  wire n_0_head_r_lcl_i_2__0;
  wire n_0_head_r_lcl_i_4__1;
  wire \n_0_order_q_r[0]_i_1 ;
  wire \n_0_order_q_r[1]_i_1 ;
  wire n_0_ordered_r_lcl_i_1;
  wire \n_0_q_entry_r[0]_i_1 ;
  wire \n_0_q_entry_r[0]_i_2__2 ;
  wire \n_0_q_entry_r[1]_i_1 ;
  wire \n_0_q_entry_r[1]_i_3__0 ;
  wire \n_0_q_entry_r[1]_i_4__2 ;
  wire \n_0_q_entry_r[1]_i_5 ;
  wire \n_0_q_entry_r[1]_i_6__2 ;
  wire \n_0_q_entry_r[1]_i_7__0 ;
  wire \n_0_ras_timer_r[0]_i_2__0 ;
  wire \n_0_ras_timer_r[1]_i_2__0 ;
  wire \n_0_ras_timer_r[1]_i_7__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ;
  wire [1:0]order_q_r;
  wire p_106_out;
  wire p_12_out;
  wire p_132_out;
  wire p_142_out;
  wire p_28_out;
  wire p_48_out;
  wire p_51_out;
  wire p_67_out;
  wire p_87_out;
  wire p_90_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_wait_r;
  wire [1:1]q_entry_ns;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire ras_timer_zero_r;
  wire [3:1]rb_hit_busies_r;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;

LUT6 #(
    .INIT(64'hAAA2222222222222)) 
     accept_internal_r_i_5
       (.I0(I27),
        .I1(I8),
        .I2(I11),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(O2),
        .O(O6));
LUT5 #(
    .INIT(32'h55151515)) 
     act_wait_r_lcl_i_3
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I16),
        .I4(p_132_out),
        .O(O4));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1 
       (.I0(\n_0_compute_tail.tail_r_lcl_i_2__0 ),
        .I1(I13),
        .I2(I3),
        .I3(I8),
        .I4(I6),
        .I5(tail_r),
        .O(\n_0_compute_tail.tail_r_lcl_i_1 ));
LUT5 #(
    .INIT(32'h8AAAAAAA)) 
     \compute_tail.tail_r_lcl_i_2__0 
       (.I0(O7),
        .I1(O4),
        .I2(I10),
        .I3(I9),
        .I4(I7),
        .O(\n_0_compute_tail.tail_r_lcl_i_2__0 ));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_compute_tail.tail_r_lcl_i_1 ),
        .Q(tail_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h545054505450FFFF)) 
     demand_priority_r_i_2__2
       (.I0(I16),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(I17),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(O8));
LUT6 #(
    .INIT(64'h00000000FF130000)) 
     \grant_r[1]_i_3 
       (.I0(I17),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I16),
        .I4(col_wait_r),
        .I5(I18),
        .O(O9));
LUT6 #(
    .INIT(64'h000000002F222222)) 
     \grant_r[1]_i_4 
       (.I0(\n_0_grant_r[1]_i_8 ),
        .I1(I45),
        .I2(O3),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .I5(I46),
        .O(O20));
LUT5 #(
    .INIT(32'h00400000)) 
     \grant_r[1]_i_8 
       (.I0(I8),
        .I1(O2),
        .I2(I29),
        .I3(O1),
        .I4(ras_timer_zero_r),
        .O(\n_0_grant_r[1]_i_8 ));
LUT2 #(
    .INIT(4'hB)) 
     \grant_r[3]_i_2__0 
       (.I0(O20),
        .I1(I44),
        .O(O19));
LUT2 #(
    .INIT(4'hE)) 
     granted_row_r_i_1
       (.I0(O19),
        .I1(I43),
        .O(granted_row_ns));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     head_r_lcl_i_1
       (.I0(n_0_head_r_lcl_i_2__0),
        .I1(O4),
        .I2(O5),
        .I3(\n_0_q_entry_r[1]_i_3__0 ),
        .I4(O2),
        .O(n_0_head_r_lcl_i_1));
LUT6 #(
    .INIT(64'hAA2FAA20AAE0AA20)) 
     head_r_lcl_i_2__0
       (.I0(n_0_head_r_lcl_i_4__1),
        .I1(I8),
        .I2(\n_0_q_entry_r[1]_i_7__0 ),
        .I3(I33),
        .I4(I34),
        .I5(I28),
        .O(n_0_head_r_lcl_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT5 #(
    .INIT(32'h80010116)) 
     head_r_lcl_i_3__0
       (.I0(I8),
        .I1(p_90_out),
        .I2(p_12_out),
        .I3(p_51_out),
        .I4(I35),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT2 #(
    .INIT(4'h2)) 
     head_r_lcl_i_4__1
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(n_0_head_r_lcl_i_4__1));
FDSE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_head_r_lcl_i_1),
        .Q(O2),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__0
       (.I0(O6),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(I8),
        .R(1'b0));
LUT6 #(
    .INIT(64'h550D000C550DF00C)) 
     \order_q_r[0]_i_1 
       (.I0(I51),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I17),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAC200C0AAC2CCC0)) 
     \order_q_r[1]_i_1 
       (.I0(I50),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I17),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[1]_i_1 ));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[0]_i_1 ),
        .Q(order_q_r[0]),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[1]_i_1 ),
        .Q(order_q_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000BABA0ABA)) 
     ordered_r_lcl_i_1
       (.I0(p_142_out),
        .I1(O7),
        .I2(p_132_out),
        .I3(Q),
        .I4(I16),
        .I5(I13),
        .O(n_0_ordered_r_lcl_i_1));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1),
        .Q(p_142_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2F20FFFFEFE00000)) 
     \q_entry_r[0]_i_1 
       (.I0(\n_0_q_entry_r[0]_i_2__2 ),
        .I1(O7),
        .I2(O4),
        .I3(I49),
        .I4(\n_0_q_entry_r[1]_i_3__0 ),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \q_entry_r[0]_i_2__0 
       (.I0(O4),
        .I1(p_51_out),
        .I2(p_12_out),
        .I3(p_90_out),
        .I4(I8),
        .O(O17));
LUT5 #(
    .INIT(32'h96696996)) 
     \q_entry_r[0]_i_2__2 
       (.I0(\n_0_q_entry_r[1]_i_7__0 ),
        .I1(p_48_out),
        .I2(p_9_out),
        .I3(p_87_out),
        .I4(I12),
        .O(\n_0_q_entry_r[0]_i_2__2 ));
LUT6 #(
    .INIT(64'h77777FFFFFFFFFFF)) 
     \q_entry_r[0]_i_3__2 
       (.I0(O2),
        .I1(accept_internal_r),
        .I2(app_en_r2),
        .I3(I15),
        .I4(I11),
        .I5(I8),
        .O(O7));
LUT6 #(
    .INIT(64'h0000000069969669)) 
     \q_entry_r[0]_i_4 
       (.I0(\n_0_q_entry_r[1]_i_4__2 ),
        .I1(O4),
        .I2(I9),
        .I3(I7),
        .I4(I35),
        .I5(I10),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT4 #(
    .INIT(16'h9669)) 
     \q_entry_r[0]_i_4__0 
       (.I0(\n_0_q_entry_r[1]_i_4__2 ),
        .I1(I35),
        .I2(O4),
        .I3(I7),
        .O(O16));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1 
       (.I0(q_entry_ns),
        .I1(\n_0_q_entry_r[1]_i_3__0 ),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1 ));
LUT5 #(
    .INIT(32'hFE0EF101)) 
     \q_entry_r[1]_i_2__0 
       (.I0(\n_0_q_entry_r[1]_i_4__2 ),
        .I1(I35),
        .I2(O4),
        .I3(\n_0_q_entry_r[1]_i_5 ),
        .I4(\n_0_q_entry_r[1]_i_6__2 ),
        .O(q_entry_ns));
LUT5 #(
    .INIT(32'h3FBBFFFF)) 
     \q_entry_r[1]_i_3__0 
       (.I0(\n_0_q_entry_r[1]_i_7__0 ),
        .I1(O7),
        .I2(I35),
        .I3(I8),
        .I4(O4),
        .O(\n_0_q_entry_r[1]_i_3__0 ));
LUT6 #(
    .INIT(64'h2888888222282888)) 
     \q_entry_r[1]_i_3__2 
       (.I0(I40),
        .I1(\n_0_q_entry_r[1]_i_6__2 ),
        .I2(I9),
        .I3(O4),
        .I4(I7),
        .I5(\n_0_q_entry_r[1]_i_4__2 ),
        .O(O13));
LUT6 #(
    .INIT(64'h02802A02A82A80A8)) 
     \q_entry_r[1]_i_4 
       (.I0(I39),
        .I1(I9),
        .I2(I7),
        .I3(\n_0_q_entry_r[1]_i_4__2 ),
        .I4(O4),
        .I5(\n_0_q_entry_r[1]_i_6__2 ),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \q_entry_r[1]_i_4__2 
       (.I0(I8),
        .I1(p_90_out),
        .I2(p_12_out),
        .I3(p_51_out),
        .O(\n_0_q_entry_r[1]_i_4__2 ));
LUT6 #(
    .INIT(64'hFF0000FF87878787)) 
     \q_entry_r[1]_i_5 
       (.I0(I28),
        .I1(\n_0_q_entry_r[1]_i_7__0 ),
        .I2(I34),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[0]),
        .I5(O7),
        .O(\n_0_q_entry_r[1]_i_5 ));
LUT6 #(
    .INIT(64'h0140405454151501)) 
     \q_entry_r[1]_i_5__1 
       (.I0(I9),
        .I1(I35),
        .I2(\n_0_q_entry_r[1]_i_4__2 ),
        .I3(I7),
        .I4(O4),
        .I5(\n_0_q_entry_r[1]_i_6__2 ),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT5 #(
    .INIT(32'h00005965)) 
     \q_entry_r[1]_i_5__2 
       (.I0(\n_0_q_entry_r[1]_i_6__2 ),
        .I1(\n_0_q_entry_r[1]_i_4__2 ),
        .I2(O4),
        .I3(I35),
        .I4(I7),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT4 #(
    .INIT(16'h7EE8)) 
     \q_entry_r[1]_i_6__2 
       (.I0(I8),
        .I1(p_51_out),
        .I2(p_12_out),
        .I3(p_90_out),
        .O(\n_0_q_entry_r[1]_i_6__2 ));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \q_entry_r[1]_i_7__0 
       (.I0(I10),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[1]),
        .I3(I7),
        .I4(rb_hit_busies_r[2]),
        .I5(I9),
        .O(\n_0_q_entry_r[1]_i_7__0 ));
FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1 ),
        .Q(q_entry_r[0]),
        .R(I30));
FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1 ),
        .Q(q_entry_r[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h4040444040404040)) 
     q_has_priority_r_i_1__1
       (.I0(I14),
        .I1(O4),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(I35),
        .I5(I12),
        .O(q_has_priority_ns));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
     q_has_rd_r_i_1__1
       (.I0(I27),
        .I1(q_has_rd),
        .I2(I41),
        .I3(I8),
        .I4(was_wr),
        .I5(I3),
        .O(q_has_rd_ns));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[0]_i_1__2 
       (.I0(\n_0_ras_timer_r[0]_i_2__0 ),
        .I1(I23),
        .I2(O10),
        .I3(I24),
        .I4(rb_hit_busies_r[3]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[0]_i_2__0 
       (.I0(I25),
        .I1(rb_hit_busies_r[1]),
        .I2(I26),
        .I3(rb_hit_busies_r[2]),
        .O(\n_0_ras_timer_r[0]_i_2__0 ));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[1]_i_1__2 
       (.I0(\n_0_ras_timer_r[1]_i_2__0 ),
        .I1(I19),
        .I2(O10),
        .I3(I20),
        .I4(rb_hit_busies_r[3]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[1]_i_2__0 
       (.I0(rb_hit_busies_r[1]),
        .I1(I21),
        .I2(I22),
        .I3(rb_hit_busies_r[2]),
        .O(\n_0_ras_timer_r[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4__1 
       (.I0(\n_0_ras_timer_r[1]_i_7__0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(I8),
        .O(O10));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_6 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I16),
        .I4(p_132_out),
        .O(O15));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_7__0 
       (.I0(I36),
        .I1(rb_hit_busies_r[1]),
        .I2(rb_hit_busies_r[3]),
        .I3(I37),
        .I4(rb_hit_busies_r[2]),
        .I5(I38),
        .O(\n_0_ras_timer_r[1]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(p_106_out),
        .I1(O6),
        .I2(rb_hit_busies_r[1]),
        .I3(I13),
        .I4(I7),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 ));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(p_67_out),
        .I1(O6),
        .I2(rb_hit_busies_r[2]),
        .I3(I13),
        .I4(I9),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(p_28_out),
        .I1(O6),
        .I2(rb_hit_busies_r[3]),
        .I3(I14),
        .I4(I10),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 ),
        .Q(rb_hit_busies_r[1]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 ),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I5),
        .Q(O1),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_queue" *) 
module mig_7series_0_mig_7series_v2_3_bank_queue__parameterized0
   (I7,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    O1,
    tail_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    p_14_in,
    order_q_r,
    O7,
    D,
    O9,
    O12,
    O13,
    p_103_out,
    CLK,
    I1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I4,
    I6,
    I2,
    I3,
    I13,
    I5,
    I8,
    I9,
    I10,
    p_67_out,
    I11,
    p_28_out,
    I12,
    p_145_out,
    I14,
    col_wait_r,
    I17,
    I15,
    req_priority_r,
    O8,
    I18,
    O10,
    I21,
    I16,
    I29,
    use_addr,
    accept_internal_r,
    I30,
    I31,
    I32,
    I33,
    I34,
    app_en_r2,
    I27,
    I35,
    I36,
    I37,
    p_126_out,
    I19,
    p_9_out,
    p_48_out,
    Q,
    I20,
    app_hi_pri_r2,
    I38,
    was_wr,
    I39,
    I40,
    I41,
    I42,
    I43,
    ras_timer_zero_r,
    pre_wait_r,
    I44,
    I22,
    I46,
    SR,
    I47,
    I48);
  output [0:0]I7;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output O1;
  output tail_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output p_14_in;
  output [1:0]order_q_r;
  output O7;
  output [1:0]D;
  output O9;
  output O12;
  output O13;
  output p_103_out;
  input CLK;
  input I1;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I4;
  input I6;
  input I2;
  input I3;
  input I13;
  input I5;
  input I8;
  input I9;
  input I10;
  input p_67_out;
  input I11;
  input p_28_out;
  input I12;
  input p_145_out;
  input I14;
  input col_wait_r;
  input I17;
  input I15;
  input req_priority_r;
  input O8;
  input I18;
  input O10;
  input I21;
  input I16;
  input I29;
  input use_addr;
  input accept_internal_r;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input app_en_r2;
  input I27;
  input I35;
  input I36;
  input I37;
  input p_126_out;
  input I19;
  input p_9_out;
  input p_48_out;
  input [0:0]Q;
  input I20;
  input app_hi_pri_r2;
  input I38;
  input was_wr;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input ras_timer_zero_r;
  input pre_wait_r;
  input I44;
  input I22;
  input I46;
  input [0:0]SR;
  input I47;
  input I48;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I27;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I46;
  wire I47;
  wire I48;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O12;
  wire O13;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire col_wait_r;
  wire \n_0_compute_tail.tail_r_lcl_i_1__0 ;
  wire \n_0_compute_tail.tail_r_lcl_i_2 ;
  wire \n_0_grant_r[1]_i_5 ;
  wire n_0_head_r_lcl_i_1__0;
  wire n_0_head_r_lcl_i_2;
  wire n_0_head_r_lcl_i_3__1;
  wire \n_0_order_q_r[0]_i_1__0 ;
  wire \n_0_order_q_r[1]_i_1__0 ;
  wire \n_0_order_q_r[1]_i_2__2 ;
  wire n_0_ordered_r_lcl_i_1__0;
  wire \n_0_q_entry_r[0]_i_1__0 ;
  wire \n_0_q_entry_r[0]_i_3 ;
  wire \n_0_q_entry_r[1]_i_1__0 ;
  wire \n_0_q_entry_r[1]_i_3 ;
  wire \n_0_q_entry_r[1]_i_4__1 ;
  wire \n_0_q_entry_r[1]_i_6__0 ;
  wire \n_0_ras_timer_r[0]_i_2__1 ;
  wire \n_0_ras_timer_r[1]_i_2__1 ;
  wire \n_0_ras_timer_r[1]_i_5 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ;
  wire [1:0]order_q_r;
  wire [1:1]p_0_out;
  wire p_103_out;
  wire p_126_out;
  wire p_145_out;
  wire p_14_in;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_wait_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire ras_timer_zero_r;
  wire [4:2]rb_hit_busies_r;
  wire req_priority_r;
  wire tail_r;
  wire use_addr;
  wire was_wr;

LUT6 #(
    .INIT(64'hAAA2222222222222)) 
     accept_internal_r_i_4
       (.I0(I16),
        .I1(I7),
        .I2(I29),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(O2),
        .O(O5));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1__0 
       (.I0(\n_0_compute_tail.tail_r_lcl_i_2 ),
        .I1(I13),
        .I2(I5),
        .I3(I7),
        .I4(I8),
        .I5(tail_r),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__0 ));
LUT5 #(
    .INIT(32'h0000FF7F)) 
     \compute_tail.tail_r_lcl_i_2 
       (.I0(I11),
        .I1(I12),
        .I2(I10),
        .I3(O4),
        .I4(O6),
        .O(\n_0_compute_tail.tail_r_lcl_i_2 ));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_compute_tail.tail_r_lcl_i_1__0 ),
        .Q(tail_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h545054505450FFFF)) 
     demand_priority_r_i_2__1
       (.I0(I15),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(I17),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
     \grant_r[1]_i_3__0 
       (.I0(\n_0_grant_r[1]_i_5 ),
        .I1(I43),
        .I2(O3),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .I5(I44),
        .O(O13));
LUT5 #(
    .INIT(32'h00400000)) 
     \grant_r[1]_i_5 
       (.I0(I7),
        .I1(O2),
        .I2(I22),
        .I3(O1),
        .I4(ras_timer_zero_r),
        .O(\n_0_grant_r[1]_i_5 ));
LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
     head_r_lcl_i_1__0
       (.I0(n_0_head_r_lcl_i_2),
        .I1(O4),
        .I2(I9),
        .I3(I10),
        .I4(\n_0_q_entry_r[1]_i_3 ),
        .I5(O2),
        .O(n_0_head_r_lcl_i_1__0));
LUT6 #(
    .INIT(64'hAACEAA02AA32AA02)) 
     head_r_lcl_i_2
       (.I0(n_0_head_r_lcl_i_3__1),
        .I1(\n_0_q_entry_r[1]_i_6__0 ),
        .I2(I7),
        .I3(I30),
        .I4(I31),
        .I5(I32),
        .O(n_0_head_r_lcl_i_2));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT2 #(
    .INIT(4'h2)) 
     head_r_lcl_i_3__1
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(n_0_head_r_lcl_i_3__1));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_head_r_lcl_i_1__0),
        .Q(O2),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1
       (.I0(O5),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(I7),
        .R(1'b0));
LUT6 #(
    .INIT(64'h550D000C550DF00C)) 
     \order_q_r[0]_i_1__0 
       (.I0(I48),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I17),
        .I4(\n_0_order_q_r[1]_i_2__2 ),
        .I5(I13),
        .O(\n_0_order_q_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAC200C0AAC2CCC0)) 
     \order_q_r[1]_i_1__0 
       (.I0(I47),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I17),
        .I4(\n_0_order_q_r[1]_i_2__2 ),
        .I5(I13),
        .O(\n_0_order_q_r[1]_i_1__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \order_q_r[1]_i_2__2 
       (.I0(O6),
        .I1(I14),
        .O(\n_0_order_q_r[1]_i_2__2 ));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[0]_i_1__0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[1]_i_1__0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EE0EAAAA)) 
     ordered_r_lcl_i_1__0
       (.I0(p_103_out),
        .I1(O6),
        .I2(Q),
        .I3(I15),
        .I4(I14),
        .I5(I13),
        .O(n_0_ordered_r_lcl_i_1__0));
LUT6 #(
    .INIT(64'h8080808080000000)) 
     ordered_r_lcl_i_2
       (.I0(I7),
        .I1(O2),
        .I2(accept_internal_r),
        .I3(app_en_r2),
        .I4(I27),
        .I5(I29),
        .O(O6));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__0),
        .Q(p_103_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00DEFFFF00DE0000)) 
     \q_entry_r[0]_i_1__0 
       (.I0(I46),
        .I1(O4),
        .I2(I34),
        .I3(\n_0_q_entry_r[0]_i_3 ),
        .I4(\n_0_q_entry_r[1]_i_3 ),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__0 ));
LUT5 #(
    .INIT(32'h9090F000)) 
     \q_entry_r[0]_i_3 
       (.I0(I32),
        .I1(\n_0_q_entry_r[1]_i_6__0 ),
        .I2(O4),
        .I3(q_entry_r[0]),
        .I4(O6),
        .O(\n_0_q_entry_r[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1__0 
       (.I0(p_0_out),
        .I1(\n_0_q_entry_r[1]_i_3 ),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000041FFEBFF)) 
     \q_entry_r[1]_i_2 
       (.I0(O6),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(O4),
        .I4(\n_0_q_entry_r[1]_i_4__1 ),
        .I5(I33),
        .O(p_0_out));
LUT5 #(
    .INIT(32'hFFFF35FF)) 
     \q_entry_r[1]_i_3 
       (.I0(\n_0_q_entry_r[1]_i_6__0 ),
        .I1(I34),
        .I2(I7),
        .I3(O4),
        .I4(O6),
        .O(\n_0_q_entry_r[1]_i_3 ));
LUT5 #(
    .INIT(32'h8117177E)) 
     \q_entry_r[1]_i_4__1 
       (.I0(\n_0_q_entry_r[1]_i_6__0 ),
        .I1(p_126_out),
        .I2(I19),
        .I3(p_9_out),
        .I4(p_48_out),
        .O(\n_0_q_entry_r[1]_i_4__1 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_6__0 
       (.I0(rb_hit_busies_r[4]),
        .I1(I10),
        .I2(rb_hit_busies_r[3]),
        .I3(I12),
        .I4(rb_hit_busies_r[2]),
        .I5(I11),
        .O(\n_0_q_entry_r[1]_i_6__0 ));
FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__0 ),
        .Q(q_entry_r[0]),
        .S(SR));
FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__0 ),
        .Q(q_entry_r[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h4040444040404040)) 
     q_has_priority_r_i_1__2
       (.I0(I20),
        .I1(O4),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(I34),
        .I5(I19),
        .O(q_has_priority_ns));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
     q_has_rd_r_i_1__2
       (.I0(I16),
        .I1(q_has_rd),
        .I2(I38),
        .I3(I7),
        .I4(was_wr),
        .I5(I5),
        .O(q_has_rd_ns));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFC5C0C5C)) 
     \ras_timer_r[0]_i_1__1 
       (.I0(\n_0_ras_timer_r[0]_i_2__1 ),
        .I1(O10),
        .I2(O9),
        .I3(rb_hit_busies_r[4]),
        .I4(I21),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[0]_i_2__1 
       (.I0(I41),
        .I1(rb_hit_busies_r[2]),
        .I2(I42),
        .I3(rb_hit_busies_r[3]),
        .O(\n_0_ras_timer_r[0]_i_2__1 ));
LUT5 #(
    .INIT(32'hFC5C0C5C)) 
     \ras_timer_r[1]_i_1__1 
       (.I0(\n_0_ras_timer_r[1]_i_2__1 ),
        .I1(O8),
        .I2(O9),
        .I3(rb_hit_busies_r[4]),
        .I4(I18),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[1]_i_2__1 
       (.I0(rb_hit_busies_r[2]),
        .I1(I39),
        .I2(I40),
        .I3(rb_hit_busies_r[3]),
        .O(\n_0_ras_timer_r[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4__0 
       (.I0(\n_0_ras_timer_r[1]_i_5 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(I7),
        .O(O9));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_5 
       (.I0(I35),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[2]),
        .I3(I36),
        .I4(rb_hit_busies_r[3]),
        .I5(I37),
        .O(\n_0_ras_timer_r[1]_i_5 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_8 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I15),
        .I4(I14),
        .O(O12));
LUT5 #(
    .INIT(32'h55151515)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I15),
        .I4(I14),
        .O(O4));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(p_67_out),
        .I1(O5),
        .I2(rb_hit_busies_r[2]),
        .I3(I13),
        .I4(I11),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(p_28_out),
        .I1(O5),
        .I2(rb_hit_busies_r[3]),
        .I3(I13),
        .I4(I12),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(p_145_out),
        .I1(O5),
        .I2(rb_hit_busies_r[4]),
        .I3(I13),
        .I4(I10),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAAAA020A)) 
     req_bank_rdy_r_i_1__1
       (.I0(col_wait_r),
        .I1(I17),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(I15),
        .O(p_14_in));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I6),
        .Q(O1),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_queue" *) 
module mig_7series_0_mig_7series_v2_3_bank_queue__parameterized1
   (I9,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    O1,
    tail_r,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    p_14_in,
    D,
    O9,
    p_7_in,
    O10,
    O11,
    O12,
    O13,
    O14,
    p_64_out,
    CLK,
    I1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I4,
    I7,
    I2,
    I3,
    I5,
    I13,
    I6,
    I8,
    I10,
    p_106_out,
    I11,
    p_145_out,
    I14,
    I12,
    p_28_out,
    I15,
    accept_internal_r,
    app_en_r2,
    I16,
    I17,
    I18,
    I19,
    req_priority_r,
    col_wait_r,
    I20,
    I22,
    I23,
    I21,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    use_addr,
    I36,
    I32,
    I37,
    I38,
    I33,
    I39,
    I40,
    I41,
    I42,
    Q,
    I34,
    app_hi_pri_r2,
    p_48_out,
    I43,
    was_wr,
    I45,
    I46,
    I47,
    I48,
    I35,
    ras_timer_zero_r,
    I44,
    I55,
    I56,
    set_order_q,
    I57);
  output [0:0]I9;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output O1;
  output tail_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output p_14_in;
  output [1:0]D;
  output O9;
  output p_7_in;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output p_64_out;
  input CLK;
  input I1;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I4;
  input I7;
  input I2;
  input I3;
  input I5;
  input I13;
  input I6;
  input I8;
  input I10;
  input p_106_out;
  input I11;
  input p_145_out;
  input I14;
  input I12;
  input p_28_out;
  input I15;
  input accept_internal_r;
  input app_en_r2;
  input I16;
  input I17;
  input I18;
  input I19;
  input req_priority_r;
  input col_wait_r;
  input I20;
  input I22;
  input I23;
  input I21;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input use_addr;
  input I36;
  input I32;
  input I37;
  input I38;
  input I33;
  input I39;
  input I40;
  input I41;
  input I42;
  input [0:0]Q;
  input I34;
  input app_hi_pri_r2;
  input p_48_out;
  input I43;
  input was_wr;
  input I45;
  input I46;
  input I47;
  input I48;
  input I35;
  input ras_timer_zero_r;
  input I44;
  input I55;
  input I56;
  input set_order_q;
  input I57;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I5;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire col_wait_r;
  wire \n_0_compute_tail.tail_r_lcl_i_1__1 ;
  wire \n_0_compute_tail.tail_r_lcl_i_2__1 ;
  wire n_0_head_r_lcl_i_1__1;
  wire n_0_head_r_lcl_i_2__1;
  wire n_0_head_r_lcl_i_4__2;
  wire \n_0_order_q_r[0]_i_1__1 ;
  wire \n_0_order_q_r[1]_i_1__1 ;
  wire n_0_ordered_r_lcl_i_1__1;
  wire \n_0_q_entry_r[0]_i_1__1 ;
  wire \n_0_q_entry_r[1]_i_1__1 ;
  wire \n_0_q_entry_r[1]_i_3__1 ;
  wire \n_0_ras_timer_r[0]_i_2__2 ;
  wire \n_0_ras_timer_r[1]_i_2__2 ;
  wire \n_0_ras_timer_r[1]_i_7 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ;
  wire [1:0]order_q_r;
  wire [1:1]p_0_out;
  wire p_106_out;
  wire p_145_out;
  wire p_14_in;
  wire p_28_out;
  wire p_48_out;
  wire p_64_out;
  wire p_7_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire ras_timer_zero_r;
  wire [5:3]rb_hit_busies_r;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;

LUT5 #(
    .INIT(32'h2AAAAAAA)) 
     accept_internal_r_i_1
       (.I0(I27),
        .I1(O5),
        .I2(I28),
        .I3(I29),
        .I4(I30),
        .O(p_7_in));
LUT6 #(
    .INIT(64'hAAA2222222222222)) 
     accept_internal_r_i_2
       (.I0(I31),
        .I1(I9),
        .I2(I17),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(O2),
        .O(O5));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h005500F700550055)) 
     \compute_tail.tail_r_lcl_i_1__1 
       (.I0(\n_0_compute_tail.tail_r_lcl_i_2__1 ),
        .I1(I9),
        .I2(I5),
        .I3(I13),
        .I4(I6),
        .I5(tail_r),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT5 #(
    .INIT(32'h8AAAAAAA)) 
     \compute_tail.tail_r_lcl_i_2__1 
       (.I0(O6),
        .I1(O4),
        .I2(I15),
        .I3(I12),
        .I4(I11),
        .O(\n_0_compute_tail.tail_r_lcl_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__0 
       (.I0(O4),
        .I1(I15),
        .I2(I12),
        .O(O11));
LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__2 
       (.I0(O4),
        .I1(I12),
        .I2(I11),
        .O(O13));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_compute_tail.tail_r_lcl_i_1__1 ),
        .Q(tail_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h545054505450FFFF)) 
     demand_priority_r_i_2__0
       (.I0(I18),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(I19),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(O7));
LUT5 #(
    .INIT(32'h00400000)) 
     \grant_r[3]_i_14__0 
       (.I0(I9),
        .I1(O2),
        .I2(I35),
        .I3(O1),
        .I4(ras_timer_zero_r),
        .O(O14));
LUT6 #(
    .INIT(64'hFF13000000000000)) 
     \grant_r[3]_i_6 
       (.I0(I19),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I18),
        .I4(col_wait_r),
        .I5(I20),
        .O(O8));
LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
     head_r_lcl_i_1__1
       (.I0(n_0_head_r_lcl_i_2__1),
        .I1(O4),
        .I2(I8),
        .I3(I10),
        .I4(\n_0_q_entry_r[1]_i_3__1 ),
        .I5(O2),
        .O(n_0_head_r_lcl_i_1__1));
LUT6 #(
    .INIT(64'hAACEAA02AA32AA02)) 
     head_r_lcl_i_2__1
       (.I0(n_0_head_r_lcl_i_4__2),
        .I1(O10),
        .I2(I9),
        .I3(I36),
        .I4(I32),
        .I5(I37),
        .O(n_0_head_r_lcl_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT2 #(
    .INIT(4'h2)) 
     head_r_lcl_i_4__2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(n_0_head_r_lcl_i_4__2));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_head_r_lcl_i_1__1),
        .Q(O2),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__1
       (.I0(O5),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(I9),
        .R(1'b0));
LUT6 #(
    .INIT(64'h550D000C550DF00C)) 
     \order_q_r[0]_i_1__1 
       (.I0(I57),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I19),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAC200C0AAC2CCC0)) 
     \order_q_r[1]_i_1__1 
       (.I0(I56),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I19),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[1]_i_1__1 ));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[0]_i_1__1 ),
        .Q(order_q_r[0]),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[1]_i_1__1 ),
        .Q(order_q_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000BABA0ABA)) 
     ordered_r_lcl_i_1__1
       (.I0(p_64_out),
        .I1(O6),
        .I2(I34),
        .I3(Q),
        .I4(I18),
        .I5(I13),
        .O(n_0_ordered_r_lcl_i_1__1));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__1),
        .Q(p_64_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4F40FFFFEFE00000)) 
     \q_entry_r[0]_i_1__1 
       (.I0(O6),
        .I1(I44),
        .I2(O4),
        .I3(I55),
        .I4(\n_0_q_entry_r[1]_i_3__1 ),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h77777FFFFFFFFFFF)) 
     \q_entry_r[0]_i_2__1 
       (.I0(O2),
        .I1(accept_internal_r),
        .I2(app_en_r2),
        .I3(I16),
        .I4(I17),
        .I5(I9),
        .O(O6));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1__1 
       (.I0(p_0_out),
        .I1(\n_0_q_entry_r[1]_i_3__1 ),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h000000009FFF90FF)) 
     \q_entry_r[1]_i_2__1 
       (.I0(q_entry_r[1]),
        .I1(q_entry_r[0]),
        .I2(O6),
        .I3(O4),
        .I4(I33),
        .I5(I39),
        .O(p_0_out));
LUT5 #(
    .INIT(32'h3F77FFFF)) 
     \q_entry_r[1]_i_3__1 
       (.I0(O10),
        .I1(O6),
        .I2(I38),
        .I3(I9),
        .I4(O4),
        .O(\n_0_q_entry_r[1]_i_3__1 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_6 
       (.I0(rb_hit_busies_r[3]),
        .I1(I15),
        .I2(rb_hit_busies_r[5]),
        .I3(I11),
        .I4(rb_hit_busies_r[4]),
        .I5(I12),
        .O(O10));
FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__1 ),
        .Q(q_entry_r[0]),
        .R(I2));
FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__1 ),
        .Q(q_entry_r[1]),
        .S(I2));
LUT6 #(
    .INIT(64'h4040444040404040)) 
     q_has_priority_r_i_1__0
       (.I0(I14),
        .I1(O4),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(I38),
        .I5(p_48_out),
        .O(q_has_priority_ns));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
     q_has_rd_r_i_1__0
       (.I0(I31),
        .I1(q_has_rd),
        .I2(I43),
        .I3(I9),
        .I4(was_wr),
        .I5(I6),
        .O(q_has_rd_ns));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[0]_i_1__0 
       (.I0(\n_0_ras_timer_r[0]_i_2__2 ),
        .I1(I25),
        .I2(O9),
        .I3(I26),
        .I4(rb_hit_busies_r[5]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[0]_i_2__2 
       (.I0(I47),
        .I1(rb_hit_busies_r[3]),
        .I2(I48),
        .I3(rb_hit_busies_r[4]),
        .O(\n_0_ras_timer_r[0]_i_2__2 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_10 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I18),
        .I4(I34),
        .O(O12));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[1]_i_1__0 
       (.I0(\n_0_ras_timer_r[1]_i_2__2 ),
        .I1(I21),
        .I2(O9),
        .I3(I24),
        .I4(rb_hit_busies_r[5]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[1]_i_2__2 
       (.I0(rb_hit_busies_r[3]),
        .I1(I45),
        .I2(I46),
        .I3(rb_hit_busies_r[4]),
        .O(\n_0_ras_timer_r[1]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4 
       (.I0(\n_0_ras_timer_r[1]_i_7 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(I9),
        .O(O9));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_7 
       (.I0(I40),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[3]),
        .I3(I41),
        .I4(rb_hit_busies_r[4]),
        .I5(I42),
        .O(\n_0_ras_timer_r[1]_i_7 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I18),
        .I4(I34),
        .O(O4));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(p_28_out),
        .I1(O5),
        .I2(rb_hit_busies_r[3]),
        .I3(I14),
        .I4(I15),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(p_145_out),
        .I1(O5),
        .I2(rb_hit_busies_r[4]),
        .I3(I14),
        .I4(I12),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(p_106_out),
        .I1(O5),
        .I2(rb_hit_busies_r[5]),
        .I3(I13),
        .I4(I11),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 ),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h88AA888A88AA88AA)) 
     req_bank_rdy_r_i_1__0
       (.I0(col_wait_r),
        .I1(I18),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(I22),
        .I5(I23),
        .O(p_14_in));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I7),
        .Q(O1),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_queue" *) 
module mig_7series_0_mig_7series_v2_3_bank_queue__parameterized2
   (I10,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    q_has_priority,
    O1,
    tail_r,
    O2,
    O3,
    O4,
    O5,
    order_q_r,
    O6,
    O9,
    p_25_out,
    D,
    O7,
    O8,
    O12,
    O13,
    O16,
    O14,
    CLK,
    I1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I4,
    I8,
    I2,
    I3,
    I13,
    I5,
    I6,
    I7,
    I9,
    I11,
    I12,
    col_wait_r,
    p_106_out,
    I14,
    p_145_out,
    I15,
    I16,
    p_67_out,
    I17,
    p_142_out,
    p_103_out,
    p_64_out,
    I18,
    O10,
    I20,
    I21,
    I24,
    O11,
    I25,
    I26,
    I27,
    I19,
    I35,
    use_addr,
    accept_internal_r,
    I36,
    I37,
    I38,
    I22,
    app_en_r2,
    I33,
    Q,
    I23,
    app_hi_pri_r2,
    I28,
    I40,
    was_wr,
    I41,
    I42,
    I43,
    p_126_out,
    p_87_out,
    p_48_out,
    I29,
    ras_timer_zero_r,
    I50,
    I51,
    I30,
    I52,
    SR,
    set_order_q,
    I31);
  output [0:0]I10;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output q_has_priority;
  output O1;
  output tail_r;
  output O2;
  output O3;
  output O4;
  output O5;
  output [1:0]order_q_r;
  output O6;
  output O9;
  output p_25_out;
  output [1:0]D;
  output O7;
  output O8;
  output O12;
  output O13;
  output O16;
  output O14;
  input CLK;
  input I1;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I4;
  input I8;
  input I2;
  input I3;
  input I13;
  input I5;
  input I6;
  input I7;
  input I9;
  input I11;
  input I12;
  input col_wait_r;
  input p_106_out;
  input I14;
  input p_145_out;
  input I15;
  input I16;
  input p_67_out;
  input I17;
  input p_142_out;
  input p_103_out;
  input p_64_out;
  input I18;
  input O10;
  input I20;
  input I21;
  input I24;
  input O11;
  input I25;
  input I26;
  input I27;
  input I19;
  input I35;
  input use_addr;
  input accept_internal_r;
  input I36;
  input I37;
  input I38;
  input I22;
  input app_en_r2;
  input I33;
  input [0:0]Q;
  input I23;
  input app_hi_pri_r2;
  input I28;
  input I40;
  input was_wr;
  input I41;
  input I42;
  input I43;
  input p_126_out;
  input p_87_out;
  input p_48_out;
  input I29;
  input ras_timer_zero_r;
  input I50;
  input I51;
  input I30;
  input I52;
  input [0:0]SR;
  input set_order_q;
  input I31;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I33;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire col_wait_r;
  wire \n_0_compute_tail.tail_r_lcl_i_1__2 ;
  wire \n_0_compute_tail.tail_r_lcl_i_2__2 ;
  wire n_0_head_r_lcl_i_1__2;
  wire n_0_head_r_lcl_i_2__2;
  wire n_0_head_r_lcl_i_3__2;
  wire \n_0_order_q_r[0]_i_1__2 ;
  wire \n_0_order_q_r[1]_i_1__2 ;
  wire n_0_ordered_r_lcl_i_1__2;
  wire \n_0_q_entry_r[0]_i_1__2 ;
  wire \n_0_q_entry_r[1]_i_1__2 ;
  wire \n_0_q_entry_r[1]_i_2__2 ;
  wire \n_0_q_entry_r[1]_i_5__0 ;
  wire \n_0_q_entry_r[1]_i_6__1 ;
  wire \n_0_ras_timer_r[0]_i_2 ;
  wire \n_0_ras_timer_r[1]_i_2 ;
  wire \n_0_ras_timer_r[1]_i_4__2 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ;
  wire [1:0]order_q_r;
  wire p_103_out;
  wire p_106_out;
  wire p_126_out;
  wire p_142_out;
  wire p_145_out;
  wire p_25_out;
  wire p_48_out;
  wire p_64_out;
  wire p_67_out;
  wire p_87_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire ras_timer_zero_r;
  wire [6:4]rb_hit_busies_r;
  wire set_order_q;
  wire tail_r;
  wire use_addr;
  wire was_wr;

LUT6 #(
    .INIT(64'hAAA2222222222222)) 
     accept_internal_r_i_3
       (.I0(I19),
        .I1(I10),
        .I2(I35),
        .I3(use_addr),
        .I4(accept_internal_r),
        .I5(O2),
        .O(O6));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1__2 
       (.I0(\n_0_compute_tail.tail_r_lcl_i_2__2 ),
        .I1(I13),
        .I2(I5),
        .I3(I10),
        .I4(I6),
        .I5(tail_r),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT5 #(
    .INIT(32'h45555555)) 
     \compute_tail.tail_r_lcl_i_2__2 
       (.I0(O12),
        .I1(O4),
        .I2(I17),
        .I3(I16),
        .I4(I14),
        .O(\n_0_compute_tail.tail_r_lcl_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__1 
       (.I0(O4),
        .I1(I17),
        .I2(I14),
        .O(O16));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_compute_tail.tail_r_lcl_i_1__2 ),
        .Q(tail_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h50545050FFFFFFFF)) 
     \grant_r[3]_i_11__1 
       (.I0(I9),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(I11),
        .I4(I12),
        .I5(col_wait_r),
        .O(O5));
LUT5 #(
    .INIT(32'h00400000)) 
     \grant_r[3]_i_13 
       (.I0(I10),
        .I1(O2),
        .I2(I29),
        .I3(O1),
        .I4(ras_timer_zero_r),
        .O(O14));
LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
     head_r_lcl_i_1__2
       (.I0(n_0_head_r_lcl_i_2__2),
        .I1(O4),
        .I2(I6),
        .I3(I7),
        .I4(\n_0_q_entry_r[1]_i_5__0 ),
        .I5(O2),
        .O(n_0_head_r_lcl_i_1__2));
LUT6 #(
    .INIT(64'hAACEAA02AA32AA02)) 
     head_r_lcl_i_2__2
       (.I0(n_0_head_r_lcl_i_3__2),
        .I1(O8),
        .I2(I10),
        .I3(I36),
        .I4(I37),
        .I5(I38),
        .O(n_0_head_r_lcl_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT2 #(
    .INIT(4'h2)) 
     head_r_lcl_i_3__2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(n_0_head_r_lcl_i_3__2));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_head_r_lcl_i_1__2),
        .Q(O2),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__2
       (.I0(O6),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(I10),
        .R(1'b0));
LUT6 #(
    .INIT(64'h550D000C550DF00C)) 
     \order_q_r[0]_i_1__2 
       (.I0(I31),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I18),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hAAC200C0AAC2CCC0)) 
     \order_q_r[1]_i_1__2 
       (.I0(O9),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(I18),
        .I4(set_order_q),
        .I5(I13),
        .O(\n_0_order_q_r[1]_i_1__2 ));
LUT5 #(
    .INIT(32'h7EE8E881)) 
     \order_q_r[1]_i_2 
       (.I0(p_142_out),
        .I1(p_25_out),
        .I2(p_103_out),
        .I3(p_64_out),
        .I4(I18),
        .O(O9));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[0]_i_1__2 ),
        .Q(order_q_r[0]),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[1]_i_1__2 ),
        .Q(order_q_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EAEA0AEA)) 
     ordered_r_lcl_i_1__2
       (.I0(p_25_out),
        .I1(O12),
        .I2(I23),
        .I3(Q),
        .I4(I9),
        .I5(I13),
        .O(n_0_ordered_r_lcl_i_1__2));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__2),
        .Q(p_25_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00B3FFFF00F70000)) 
     \q_entry_r[0]_i_1__2 
       (.I0(O12),
        .I1(O4),
        .I2(I30),
        .I3(I52),
        .I4(\n_0_q_entry_r[1]_i_5__0 ),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h8080808080000000)) 
     \q_entry_r[0]_i_2 
       (.I0(I10),
        .I1(O2),
        .I2(accept_internal_r),
        .I3(app_en_r2),
        .I4(I33),
        .I5(I35),
        .O(O12));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \q_entry_r[1]_i_1__2 
       (.I0(\n_0_q_entry_r[1]_i_2__2 ),
        .I1(I50),
        .I2(I51),
        .I3(\n_0_q_entry_r[1]_i_5__0 ),
        .I4(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT5 #(
    .INIT(32'h7F73737F)) 
     \q_entry_r[1]_i_2__2 
       (.I0(\n_0_q_entry_r[1]_i_6__1 ),
        .I1(O4),
        .I2(O12),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFF35FF)) 
     \q_entry_r[1]_i_5__0 
       (.I0(O8),
        .I1(I22),
        .I2(I10),
        .I3(O4),
        .I4(O12),
        .O(\n_0_q_entry_r[1]_i_5__0 ));
LUT5 #(
    .INIT(32'h8117177E)) 
     \q_entry_r[1]_i_6__1 
       (.I0(O8),
        .I1(p_126_out),
        .I2(p_87_out),
        .I3(I28),
        .I4(p_48_out),
        .O(\n_0_q_entry_r[1]_i_6__1 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_9 
       (.I0(rb_hit_busies_r[4]),
        .I1(I16),
        .I2(rb_hit_busies_r[5]),
        .I3(I14),
        .I4(rb_hit_busies_r[6]),
        .I5(I17),
        .O(O8));
FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__2 ),
        .Q(q_entry_r[0]),
        .S(SR));
FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__2 ),
        .Q(q_entry_r[1]),
        .S(I2));
LUT6 #(
    .INIT(64'h4040444040404040)) 
     q_has_priority_r_i_1
       (.I0(I15),
        .I1(O4),
        .I2(q_has_priority),
        .I3(app_hi_pri_r2),
        .I4(I22),
        .I5(I28),
        .O(q_has_priority_ns));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
     q_has_rd_r_i_1
       (.I0(I19),
        .I1(q_has_rd),
        .I2(I40),
        .I3(I10),
        .I4(was_wr),
        .I5(I5),
        .O(q_has_rd_ns));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[0]_i_1 
       (.I0(\n_0_ras_timer_r[0]_i_2 ),
        .I1(O11),
        .I2(O7),
        .I3(I25),
        .I4(rb_hit_busies_r[6]),
        .O(D[0]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[0]_i_2 
       (.I0(I26),
        .I1(rb_hit_busies_r[4]),
        .I2(I27),
        .I3(rb_hit_busies_r[5]),
        .O(\n_0_ras_timer_r[0]_i_2 ));
LUT5 #(
    .INIT(32'hFC0C5C5C)) 
     \ras_timer_r[1]_i_1 
       (.I0(\n_0_ras_timer_r[1]_i_2 ),
        .I1(O10),
        .I2(O7),
        .I3(I20),
        .I4(rb_hit_busies_r[6]),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0F77)) 
     \ras_timer_r[1]_i_2 
       (.I0(rb_hit_busies_r[4]),
        .I1(I21),
        .I2(I24),
        .I3(rb_hit_busies_r[5]),
        .O(\n_0_ras_timer_r[1]_i_2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_3__0 
       (.I0(\n_0_ras_timer_r[1]_i_4__2 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(I10),
        .O(O7));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_4__2 
       (.I0(I41),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[5]),
        .I3(I42),
        .I4(rb_hit_busies_r[6]),
        .I5(I43),
        .O(\n_0_ras_timer_r[1]_i_4__2 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_9 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I9),
        .I4(I23),
        .O(O13));
LUT5 #(
    .INIT(32'h55151515)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I9),
        .I4(I23),
        .O(O4));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(p_145_out),
        .I1(O6),
        .I2(rb_hit_busies_r[4]),
        .I3(I15),
        .I4(I16),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(p_106_out),
        .I1(O6),
        .I2(rb_hit_busies_r[5]),
        .I3(I13),
        .I4(I14),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ));
LUT5 #(
    .INIT(32'h00E20000)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(p_67_out),
        .I1(O6),
        .I2(rb_hit_busies_r[6]),
        .I3(I15),
        .I4(I17),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 ),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I8),
        .Q(O1),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_state" *) 
module mig_7series_0_mig_7series_v2_3_bank_state
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    O2,
    O3,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O8,
    O9,
    O5,
    O22,
    O23,
    p_130_out,
    CLK,
    p_14_in,
    I1,
    ofs_rdy_r0,
    wr_this_rank_r0,
    I2,
    I14,
    Q,
    I11,
    I3,
    O4,
    I4,
    I5,
    pass_open_bank_r,
    I6,
    I7,
    I42,
    I8,
    p_126_out,
    I35,
    tail_r,
    I9,
    p_128_out,
    p_129_out,
    I47,
    demand_priority_r_0,
    demanded_prior_r_1,
    I48,
    q_has_rd,
    p_132_out,
    D,
    I13);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output O2;
  output O3;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O8;
  output O9;
  output O5;
  output O22;
  output O23;
  input p_130_out;
  input CLK;
  input p_14_in;
  input I1;
  input ofs_rdy_r0;
  input wr_this_rank_r0;
  input I2;
  input I14;
  input [1:0]Q;
  input [0:0]I11;
  input I3;
  input O4;
  input I4;
  input I5;
  input pass_open_bank_r;
  input I6;
  input I7;
  input I42;
  input I8;
  input p_126_out;
  input I35;
  input tail_r;
  input I9;
  input p_128_out;
  input p_129_out;
  input I47;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input I48;
  input q_has_rd;
  input p_132_out;
  input [1:0]D;
  input I13;

  wire CLK;
  wire [1:0]D;
  wire I1;
  wire [0:0]I11;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I35;
  wire I4;
  wire I42;
  wire I47;
  wire I48;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire n_0_act_wait_r_lcl_i_2__2;
  wire n_0_col_wait_r_i_1__1;
  wire n_0_demand_priority_r_i_3;
  wire n_0_demand_priority_r_i_4;
  wire n_0_pre_wait_r_i_2;
  wire \n_0_rtp_timer_r[0]_i_1 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_130_out;
  wire p_132_out;
  wire p_14_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_r;
  wire rtp_timer_ns0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire tail_r;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
     act_wait_r_lcl_i_1__1
       (.I0(O1),
        .I1(n_0_act_wait_r_lcl_i_2__2),
        .I2(I5),
        .I3(pass_open_bank_r),
        .I4(I14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
LUT3 #(
    .INIT(8'h07)) 
     act_wait_r_lcl_i_2__2
       (.I0(O1),
        .I1(I11),
        .I2(I3),
        .O(n_0_act_wait_r_lcl_i_2__2));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2020202000002000)) 
     auto_pre_r_lcl_i_2__2
       (.I0(p_126_out),
        .I1(I35),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(O1),
        .O(O5));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_130_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__1
       (.I0(I14),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(O1),
        .I4(I11),
        .I5(I3),
        .O(n_0_col_wait_r_i_1__1));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__1),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000008000000)) 
     demand_act_priority_r_i_1__2
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(I9),
        .I3(O1),
        .I4(p_128_out),
        .I5(p_129_out),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__2
       (.I0(n_0_col_wait_r_i_1__1),
        .I1(O4),
        .I2(I4),
        .I3(n_0_demand_priority_r_i_3),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h4000404000000000)) 
     demand_priority_r_i_3
       (.I0(Q[0]),
        .I1(I48),
        .I2(req_bank_rdy_r),
        .I3(q_has_rd),
        .I4(p_132_out),
        .I5(n_0_demand_priority_r_i_4),
        .O(n_0_demand_priority_r_i_3));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT3 #(
    .INIT(8'h80)) 
     demand_priority_r_i_4
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .O(n_0_demand_priority_r_i_4));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
     demanded_prior_r_i_1__1
       (.I0(O2),
        .I1(O3),
        .I2(I47),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
     demanded_prior_r_i_2__0
       (.I0(O3),
        .I1(O2),
        .I2(Q[0]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(O23));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'hBBBBBABB)) 
     \grant_r[3]_i_13__0 
       (.I0(demand_priority_r_0),
        .I1(I47),
        .I2(Q[0]),
        .I3(O2),
        .I4(O3),
        .O(O22));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     pre_bm_end_r_i_1__1
       (.I0(pre_passing_open_bank_ns),
        .I1(I7),
        .I2(I11),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__1
       (.I0(I6),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__1
       (.I0(I6),
        .I1(I14),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT4 #(
    .INIT(16'h8880)) 
     pre_wait_r_i_2
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(I11),
        .I3(I7),
        .O(n_0_pre_wait_r_i_2));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010111100100010)) 
     \ras_timer_r[0]_i_3__1 
       (.I0(bm_end_r1),
        .I1(I14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(I2),
        .I5(Q[0]),
        .O(O9));
LUT6 #(
    .INIT(64'h000000000000A4FF)) 
     \ras_timer_r[1]_i_3__2 
       (.I0(ras_timer_r[1]),
        .I1(I42),
        .I2(ras_timer_r[0]),
        .I3(I8),
        .I4(bm_end_r1),
        .I5(I14),
        .O(O8));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     ras_timer_zero_r_i_1__1
       (.I0(O8),
        .I1(O9),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1 
       (.I0(Q[0]),
        .I1(I13),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h0040404040404040)) 
     \starve_limit_cntr_r[2]_i_2 
       (.I0(Q[0]),
        .I1(I48),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_this_rank_r0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_state" *) 
module mig_7series_0_mig_7series_v2_3_bank_state__parameterized0
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    O2,
    O3,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O7,
    O8,
    O10,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O4,
    O15,
    p_91_out,
    CLK,
    p_14_in,
    I1,
    ofs_rdy_r0,
    wr_this_rank_r0,
    I2,
    I14,
    Q,
    I15,
    I3,
    override_demand_r,
    I16,
    demand_priority_r_0,
    O5,
    I4,
    I19,
    O9,
    I13,
    I5,
    pass_open_bank_r,
    I6,
    I7,
    p_87_out,
    I34,
    tail_r,
    I8,
    p_89_out,
    p_90_out,
    demanded_prior_r_1,
    I45,
    q_has_rd,
    p_93_out,
    D);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output O2;
  output O3;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O7;
  output O8;
  output O10;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O4;
  output O15;
  input p_91_out;
  input CLK;
  input p_14_in;
  input I1;
  input ofs_rdy_r0;
  input wr_this_rank_r0;
  input I2;
  input I14;
  input [1:0]Q;
  input [0:0]I15;
  input I3;
  input override_demand_r;
  input I16;
  input demand_priority_r_0;
  input O5;
  input I4;
  input I19;
  input O9;
  input I13;
  input I5;
  input pass_open_bank_r;
  input I6;
  input I7;
  input p_87_out;
  input I34;
  input tail_r;
  input I8;
  input p_89_out;
  input p_90_out;
  input demanded_prior_r_1;
  input I45;
  input q_has_rd;
  input p_93_out;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire I1;
  wire I13;
  wire I14;
  wire [0:0]I15;
  wire I16;
  wire I19;
  wire I2;
  wire I3;
  wire I34;
  wire I4;
  wire I45;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire n_0_act_wait_r_lcl_i_2__0;
  wire n_0_col_wait_r_i_1__0;
  wire n_0_demand_priority_r_i_3__0;
  wire n_0_demand_priority_r_i_4__0;
  wire n_0_pre_wait_r_i_2__0;
  wire \n_0_rtp_timer_r[0]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire p_14_in;
  wire p_87_out;
  wire p_89_out;
  wire p_90_out;
  wire p_91_out;
  wire p_93_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_r;
  wire rtp_timer_ns0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire tail_r;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
     act_wait_r_lcl_i_1__0
       (.I0(O1),
        .I1(n_0_act_wait_r_lcl_i_2__0),
        .I2(I5),
        .I3(pass_open_bank_r),
        .I4(I14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
LUT3 #(
    .INIT(8'h07)) 
     act_wait_r_lcl_i_2__0
       (.I0(O1),
        .I1(I15),
        .I2(I3),
        .O(n_0_act_wait_r_lcl_i_2__0));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2020202000002000)) 
     auto_pre_r_lcl_i_2__1
       (.I0(p_87_out),
        .I1(I34),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(O1),
        .O(O4));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_91_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__0
       (.I0(I14),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(O1),
        .I4(I15),
        .I5(I3),
        .O(n_0_col_wait_r_i_1__0));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__0),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000008000000)) 
     demand_act_priority_r_i_1
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(I8),
        .I3(O1),
        .I4(p_89_out),
        .I5(p_90_out),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__1
       (.I0(n_0_col_wait_r_i_1__0),
        .I1(O5),
        .I2(I4),
        .I3(n_0_demand_priority_r_i_3__0),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h4000404000000000)) 
     demand_priority_r_i_3__0
       (.I0(Q[0]),
        .I1(I45),
        .I2(req_bank_rdy_r),
        .I3(q_has_rd),
        .I4(p_93_out),
        .I5(n_0_demand_priority_r_i_4__0),
        .O(n_0_demand_priority_r_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT3 #(
    .INIT(8'h80)) 
     demand_priority_r_i_4__0
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .O(n_0_demand_priority_r_i_4__0));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000D00DDDDDDDD)) 
     demanded_prior_r_i_1
       (.I0(O2),
        .I1(O3),
        .I2(Q[1]),
        .I3(demand_priority_r_0),
        .I4(demanded_prior_r_1),
        .I5(I16),
        .O(demanded_prior_ns));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFEFAAAA)) 
     \grant_r[3]_i_12__0 
       (.I0(demand_priority_r_0),
        .I1(Q[0]),
        .I2(O2),
        .I3(O3),
        .I4(I16),
        .O(O15));
LUT6 #(
    .INIT(64'h0000000011111511)) 
     \grant_r[3]_i_12__1 
       (.I0(override_demand_r),
        .I1(I16),
        .I2(O3),
        .I3(O2),
        .I4(Q[0]),
        .I5(demand_priority_r_0),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     pre_bm_end_r_i_1__2
       (.I0(pre_passing_open_bank_ns),
        .I1(I7),
        .I2(I15),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__2
       (.I0(I6),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__2
       (.I0(I6),
        .I1(I14),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__0),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT4 #(
    .INIT(16'h8880)) 
     pre_wait_r_i_2__0
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(I15),
        .I3(I7),
        .O(n_0_pre_wait_r_i_2__0));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010111100100010)) 
     \ras_timer_r[0]_i_3 
       (.I0(bm_end_r1),
        .I1(I13),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(I2),
        .I5(Q[0]),
        .O(O10));
LUT6 #(
    .INIT(64'h000000000000A4FF)) 
     \ras_timer_r[1]_i_3 
       (.I0(ras_timer_r[1]),
        .I1(I19),
        .I2(ras_timer_r[0]),
        .I3(O9),
        .I4(bm_end_r1),
        .I5(I13),
        .O(O8));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00C4)) 
     ras_timer_zero_r_i_1
       (.I0(I19),
        .I1(O9),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I13),
        .I5(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(I13),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__0 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__0 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0040404040404040)) 
     \starve_limit_cntr_r[2]_i_2__0 
       (.I0(Q[0]),
        .I1(I45),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_this_rank_r0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_state" *) 
module mig_7series_0_mig_7series_v2_3_bank_state__parameterized1
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    O2,
    O3,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O5,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O7,
    O8,
    O4,
    O13,
    O14,
    O16,
    O17,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    p_52_out,
    CLK,
    p_14_in,
    override_demand_ns,
    SR,
    phy_mc_ctl_full,
    I1,
    phy_mc_cmd_full,
    wr_this_rank_r0,
    I2,
    I14,
    Q,
    I17,
    I3,
    demanded_prior_r_2,
    demand_priority_r_3,
    I18,
    I4,
    I5,
    I6,
    pass_open_bank_r,
    I7,
    I8,
    I44,
    I9,
    p_48_out,
    I38,
    tail_r,
    I49,
    I50,
    I51,
    I52,
    I53,
    I10,
    I11,
    p_50_out,
    p_51_out,
    p_131_out,
    phy_mc_data_full,
    p_14_out,
    p_92_out,
    I54,
    q_has_rd,
    p_54_out,
    D,
    I13);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output O2;
  output O3;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O5;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O7;
  output O8;
  output O4;
  output O13;
  output O14;
  output O16;
  output O17;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  input p_52_out;
  input CLK;
  input p_14_in;
  input override_demand_ns;
  input [0:0]SR;
  input phy_mc_ctl_full;
  input I1;
  input phy_mc_cmd_full;
  input wr_this_rank_r0;
  input I2;
  input I14;
  input [1:0]Q;
  input [0:0]I17;
  input I3;
  input demanded_prior_r_2;
  input demand_priority_r_3;
  input I18;
  input I4;
  input I5;
  input I6;
  input pass_open_bank_r;
  input I7;
  input I8;
  input I44;
  input I9;
  input p_48_out;
  input I38;
  input tail_r;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I10;
  input I11;
  input p_50_out;
  input p_51_out;
  input p_131_out;
  input phy_mc_data_full;
  input p_14_out;
  input p_92_out;
  input I54;
  input q_has_rd;
  input p_54_out;
  input [1:0]D;
  input I13;

  wire CLK;
  wire [1:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I13;
  wire I14;
  wire [0:0]I17;
  wire I18;
  wire I2;
  wire I3;
  wire I38;
  wire I4;
  wire I44;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O13;
  wire O14;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O7;
  wire O8;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_3;
  wire demanded_prior_ns;
  wire demanded_prior_r_2;
  wire n_0_act_wait_r_lcl_i_2;
  wire n_0_col_wait_r_i_1;
  wire n_0_demand_priority_r_i_3__1;
  wire n_0_demand_priority_r_i_4__1;
  wire \n_0_grant_r[3]_i_10 ;
  wire n_0_pre_wait_r_i_2__1;
  wire \n_0_rtp_timer_r[0]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__1 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_131_out;
  wire p_14_in;
  wire p_14_out;
  wire p_48_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_54_out;
  wire p_92_out;
  wire pass_open_bank_r;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_r;
  wire rtp_timer_ns0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire tail_r;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
     act_wait_r_lcl_i_1
       (.I0(O1),
        .I1(n_0_act_wait_r_lcl_i_2),
        .I2(I6),
        .I3(pass_open_bank_r),
        .I4(I14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
LUT3 #(
    .INIT(8'h07)) 
     act_wait_r_lcl_i_2
       (.I0(O1),
        .I1(I17),
        .I2(I3),
        .O(n_0_act_wait_r_lcl_i_2));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2020202000002000)) 
     auto_pre_r_lcl_i_2__0
       (.I0(p_48_out),
        .I1(I38),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(O1),
        .O(O4));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_52_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1
       (.I0(I14),
        .I1(col_wait_r),
        .I2(Q[1]),
        .I3(O1),
        .I4(I17),
        .I5(I3),
        .O(n_0_col_wait_r_i_1));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000008000000)) 
     demand_act_priority_r_i_1__1
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(I11),
        .I3(O1),
        .I4(p_50_out),
        .I5(p_51_out),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__0
       (.I0(n_0_col_wait_r_i_1),
        .I1(I4),
        .I2(I5),
        .I3(n_0_demand_priority_r_i_3__1),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h4000404000000000)) 
     demand_priority_r_i_3__1
       (.I0(Q[1]),
        .I1(I54),
        .I2(req_bank_rdy_r),
        .I3(q_has_rd),
        .I4(p_54_out),
        .I5(n_0_demand_priority_r_i_4__1),
        .O(n_0_demand_priority_r_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT3 #(
    .INIT(8'h80)) 
     demand_priority_r_i_4__1
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .O(n_0_demand_priority_r_i_4__1));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
     demanded_prior_r_i_1__2
       (.I0(O2),
        .I1(O3),
        .I2(I18),
        .I3(Q[0]),
        .I4(demand_priority_r_3),
        .I5(demanded_prior_r_2),
        .O(demanded_prior_ns));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h7)) 
     \grant_r[1]_i_2__0 
       (.I0(O14),
        .I1(I49),
        .O(O13));
LUT5 #(
    .INIT(32'h44444544)) 
     \grant_r[1]_i_4__0 
       (.I0(demand_priority_r_3),
        .I1(I18),
        .I2(Q[1]),
        .I3(O2),
        .I4(O3),
        .O(O17));
LUT6 #(
    .INIT(64'h000000000000FF04)) 
     \grant_r[2]_i_6 
       (.I0(O3),
        .I1(O2),
        .I2(Q[1]),
        .I3(I18),
        .I4(demand_priority_r_3),
        .I5(override_demand_r),
        .O(O16));
LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
     \grant_r[3]_i_10 
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(I8),
        .I3(I52),
        .I4(I53),
        .I5(I10),
        .O(\n_0_grant_r[3]_i_10 ));
LUT6 #(
    .INIT(64'h0000000055550010)) 
     \grant_r[3]_i_15 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_2),
        .I2(demand_priority_r_3),
        .I3(Q[0]),
        .I4(I18),
        .I5(O2),
        .O(O5));
LUT5 #(
    .INIT(32'hFEFEFEFF)) 
     \grant_r[3]_i_6__0 
       (.I0(\n_0_grant_r[3]_i_10 ),
        .I1(I17),
        .I2(I50),
        .I3(demand_act_priority_r),
        .I4(I51),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(p_131_out),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__0
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(p_14_out),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_0));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__1
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(I2),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_2));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__2
       (.I0(phy_mc_cmd_full_r),
        .I1(phy_mc_ctl_full_r),
        .I2(p_92_out),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_1));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0_2),
        .Q(ofs_rdy_r),
        .R(I1));
FDRE override_demand_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(override_demand_ns),
        .Q(override_demand_r),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     phy_mc_cmd_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     phy_mc_ctl_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     pre_bm_end_r_i_1__0
       (.I0(pre_passing_open_bank_ns),
        .I1(I8),
        .I2(I17),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__0
       (.I0(I7),
        .I1(Q[1]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__0
       (.I0(I7),
        .I1(I14),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__1),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT4 #(
    .INIT(16'h8880)) 
     pre_wait_r_i_2__1
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(I17),
        .I3(I8),
        .O(n_0_pre_wait_r_i_2__1));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010111100100010)) 
     \ras_timer_r[0]_i_3__0 
       (.I0(bm_end_r1),
        .I1(I14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(I2),
        .I5(Q[1]),
        .O(O8));
LUT6 #(
    .INIT(64'h000000000000A4FF)) 
     \ras_timer_r[1]_i_3__1 
       (.I0(ras_timer_r[1]),
        .I1(I44),
        .I2(ras_timer_r[0]),
        .I3(I9),
        .I4(bm_end_r1),
        .I5(I14),
        .O(O7));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     ras_timer_zero_r_i_1__0
       (.I0(O7),
        .I1(O8),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__1 
       (.I0(Q[1]),
        .I1(I13),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__1 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0040404040404040)) 
     \starve_limit_cntr_r[2]_i_2__1 
       (.I0(Q[1]),
        .I1(I54),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__1 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__1 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__1 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_this_rank_r0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_bank_state" *) 
module mig_7series_0_mig_7series_v2_3_bank_state__parameterized2
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    O2,
    O3,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O6,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O10,
    O11,
    O5,
    O17,
    O19,
    O20,
    p_13_out,
    CLK,
    p_14_in,
    I1,
    ofs_rdy_r0,
    wr_this_rank_r0,
    I2,
    I14,
    Q,
    I17,
    I3,
    override_demand_r,
    I18,
    demand_priority_r_0,
    O4,
    I4,
    I5,
    pass_open_bank_r,
    I6,
    I7,
    I44,
    I8,
    p_9_out,
    I16,
    tail_r,
    I45,
    I46,
    I47,
    I48,
    I9,
    I10,
    p_11_out,
    p_12_out,
    demanded_prior_r_1,
    I49,
    q_has_rd,
    p_15_out,
    D,
    I13);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output O2;
  output O3;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O6;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O10;
  output O11;
  output O5;
  output O17;
  output O19;
  output O20;
  input p_13_out;
  input CLK;
  input p_14_in;
  input I1;
  input ofs_rdy_r0;
  input wr_this_rank_r0;
  input I2;
  input I14;
  input [1:0]Q;
  input [0:0]I17;
  input I3;
  input override_demand_r;
  input I18;
  input demand_priority_r_0;
  input O4;
  input I4;
  input I5;
  input pass_open_bank_r;
  input I6;
  input I7;
  input I44;
  input I8;
  input p_9_out;
  input I16;
  input tail_r;
  input I45;
  input I46;
  input I47;
  input I48;
  input I9;
  input I10;
  input p_11_out;
  input p_12_out;
  input demanded_prior_r_1;
  input I49;
  input q_has_rd;
  input p_15_out;
  input [1:0]D;
  input I13;

  wire CLK;
  wire [1:0]D;
  wire I1;
  wire I10;
  wire I13;
  wire I14;
  wire I16;
  wire [0:0]I17;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O17;
  wire O19;
  wire O2;
  wire O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire n_0_act_wait_r_lcl_i_2__1;
  wire n_0_col_wait_r_i_1__2;
  wire n_0_demand_priority_r_i_3__2;
  wire n_0_demand_priority_r_i_4__2;
  wire \n_0_grant_r[3]_i_8 ;
  wire n_0_pre_wait_r_i_2__2;
  wire \n_0_rtp_timer_r[0]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__2 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_in;
  wire p_15_out;
  wire p_9_out;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_r;
  wire rtp_timer_ns0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire tail_r;
  wire [0:0]wr_this_rank_r;
  wire wr_this_rank_r0;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
     act_wait_r_lcl_i_1__2
       (.I0(O1),
        .I1(n_0_act_wait_r_lcl_i_2__1),
        .I2(I7),
        .I3(pass_open_bank_r),
        .I4(I14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
LUT3 #(
    .INIT(8'h07)) 
     act_wait_r_lcl_i_2__1
       (.I0(O1),
        .I1(I17),
        .I2(I3),
        .O(n_0_act_wait_r_lcl_i_2__1));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2020202000002000)) 
     auto_pre_r_lcl_i_2
       (.I0(p_9_out),
        .I1(I16),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(O1),
        .O(O5));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__2
       (.I0(I14),
        .I1(col_wait_r),
        .I2(Q[1]),
        .I3(O1),
        .I4(I17),
        .I5(I3),
        .O(n_0_col_wait_r_i_1__2));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__2),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000008000000)) 
     demand_act_priority_r_i_1__0
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(I10),
        .I3(O1),
        .I4(p_11_out),
        .I5(p_12_out),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1
       (.I0(n_0_col_wait_r_i_1__2),
        .I1(O4),
        .I2(I4),
        .I3(n_0_demand_priority_r_i_3__2),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h4000404000000000)) 
     demand_priority_r_i_3__2
       (.I0(Q[1]),
        .I1(I49),
        .I2(req_bank_rdy_r),
        .I3(q_has_rd),
        .I4(p_15_out),
        .I5(n_0_demand_priority_r_i_4__2),
        .O(n_0_demand_priority_r_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT3 #(
    .INIT(8'h80)) 
     demand_priority_r_i_4__2
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .O(n_0_demand_priority_r_i_4__2));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000D00DDDDDDDD)) 
     demanded_prior_r_i_1__0
       (.I0(O2),
        .I1(O3),
        .I2(Q[0]),
        .I3(demand_priority_r_0),
        .I4(demanded_prior_r_1),
        .I5(I18),
        .O(demanded_prior_ns));
LUT6 #(
    .INIT(64'h0404040404FF0404)) 
     demanded_prior_r_i_2
       (.I0(O3),
        .I1(O2),
        .I2(Q[1]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[0]),
        .O(O19));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000011111511)) 
     \grant_r[2]_i_8 
       (.I0(override_demand_r),
        .I1(I18),
        .I2(O3),
        .I3(O2),
        .I4(Q[1]),
        .I5(demand_priority_r_0),
        .O(O6));
LUT5 #(
    .INIT(32'hFEFEFFFE)) 
     \grant_r[3]_i_4 
       (.I0(\n_0_grant_r[3]_i_8 ),
        .I1(I17),
        .I2(I45),
        .I3(I46),
        .I4(demand_act_priority_r),
        .O(O17));
LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
     \grant_r[3]_i_8 
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(I6),
        .I3(I47),
        .I4(I48),
        .I5(I9),
        .O(\n_0_grant_r[3]_i_8 ));
LUT5 #(
    .INIT(32'hFFEFAAAA)) 
     \grant_r[3]_i_9__0 
       (.I0(demand_priority_r_0),
        .I1(Q[1]),
        .I2(O2),
        .I3(O3),
        .I4(I18),
        .O(O20));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT5 #(
    .INIT(32'hFEAAAAAA)) 
     pre_bm_end_r_i_1
       (.I0(pre_passing_open_bank_ns),
        .I1(I6),
        .I2(I17),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1
       (.I0(I5),
        .I1(Q[1]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1
       (.I0(I5),
        .I1(I14),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__2),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT4 #(
    .INIT(16'h8880)) 
     pre_wait_r_i_2__2
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(I17),
        .I3(I6),
        .O(n_0_pre_wait_r_i_2__2));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010111100100010)) 
     \ras_timer_r[0]_i_4 
       (.I0(bm_end_r1),
        .I1(I14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(I2),
        .I5(Q[1]),
        .O(O11));
LUT6 #(
    .INIT(64'h000000000000A4FF)) 
     \ras_timer_r[1]_i_5__0 
       (.I0(ras_timer_r[1]),
        .I1(I44),
        .I2(ras_timer_r[0]),
        .I3(I8),
        .I4(bm_end_r1),
        .I5(I14),
        .O(O10));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00C4)) 
     ras_timer_zero_r_i_1__2
       (.I0(I44),
        .I1(I8),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I14),
        .I5(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__2 
       (.I0(Q[1]),
        .I1(I13),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__2 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__2 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0040404040404040)) 
     \starve_limit_cntr_r[2]_i_2__2 
       (.I0(Q[1]),
        .I1(I49),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__2 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__2 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__2 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_this_rank_r0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_clk_ibuf" *) 
module mig_7series_0_mig_7series_v2_3_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

(* RTL_KEEP = "true" *) (* syn_keep = "1" *)   wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  assign sys_clk_ibufg = sys_clk_i;
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_col_mach" *) 
module mig_7series_0_mig_7series_v2_3_col_mach
   (DIC,
    wr_data_offset_ns,
    O1,
    D,
    mc_wrdata_en_ns,
    O2,
    O13,
    O3,
    Q,
    app_rd_data_end_ns,
    O18,
    E,
    mc_ref_zq_wip_ns,
    bypass,
    CLK,
    DIA,
    col_data_buf_addr,
    ADDRC,
    O23,
    I1,
    col_rd_wr_r,
    mc_cmd,
    I16,
    I4,
    if_empty_v,
    I5,
    ram_init_addr,
    I6,
    DOA,
    rd_buf_indx_r,
    wr_data_en,
    ram_init_done_r,
    maint_ref_zq_wip,
    SS,
    I11,
    I2,
    I3);
  output [0:0]DIC;
  output wr_data_offset_ns;
  output O1;
  output [3:0]D;
  output mc_wrdata_en_ns;
  output O2;
  output O13;
  output O3;
  output [6:0]Q;
  output app_rd_data_end_ns;
  output O18;
  output [0:0]E;
  output mc_ref_zq_wip_ns;
  output bypass;
  input CLK;
  input [1:0]DIA;
  input [2:0]col_data_buf_addr;
  input [0:0]ADDRC;
  input [0:0]O23;
  input I1;
  input col_rd_wr_r;
  input [0:0]mc_cmd;
  input I16;
  input I4;
  input if_empty_v;
  input I5;
  input [3:0]ram_init_addr;
  input I6;
  input [0:0]DOA;
  input [0:0]rd_buf_indx_r;
  input wr_data_en;
  input ram_init_done_r;
  input maint_ref_zq_wip;
  input [0:0]SS;
  input I11;
  input I2;
  input [0:0]I3;

  wire [0:0]ADDRC;
  wire CLK;
  wire [3:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]DOA;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I16;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O13;
  wire O18;
  wire O2;
  wire [0:0]O23;
  wire O3;
  wire [6:0]Q;
  wire [0:0]SS;
  wire app_rd_data_end_ns;
  wire bypass;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr_r;
  wire col_rd_wr_r2;
  wire if_empty_v;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_ref_zq_wip_ns;
  wire mc_wrdata_en_ns;
  wire n_0_mc_ref_zq_wip_r_i_2;
  wire \n_0_not_strict_mode.app_rd_data_end_i_4 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ;
  wire \n_0_read_fifo.tail_r[1]_i_1 ;
  wire \n_0_read_fifo.tail_r[2]_i_1 ;
  wire \n_0_read_fifo.tail_r[3]_i_1 ;
  wire \n_0_read_fifo.tail_r[4]_i_1 ;
  wire \n_5_read_fifo.fifo_ram[1].RAM32M0 ;
  wire [4:0]p_0_in;
  wire [1:0]p_3_out;
  wire [1:0]p_4_out;
  wire [1:0]p_5_out;
  wire [3:0]ram_init_addr;
  wire ram_init_done_r;
  wire [0:0]rd_buf_indx_r;
  wire [4:0]\read_fifo.head_r_reg__0 ;
  wire sent_col_r2;
  wire [3:3]tail_ns;
  wire [4:1]tail_r;
  wire wr_data_en;
  wire wr_data_offset_ns;
  wire [1:0]\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED ;
  wire [1:1]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \cmd_pipe_plus.mc_wrdata_en_i_1 
       (.I0(col_rd_wr_r2),
        .I1(O1),
        .I2(sent_col_r2),
        .O(mc_wrdata_en_ns));
FDRE \data_valid_2_1.offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(DIC),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA[0]),
        .Q(D[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(n_0_mc_ref_zq_wip_r_i_2),
        .I2(\read_fifo.head_r_reg__0 [4]),
        .I3(tail_r[4]),
        .I4(tail_r[3]),
        .I5(\read_fifo.head_r_reg__0 [3]),
        .O(mc_ref_zq_wip_ns));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     mc_ref_zq_wip_r_i_2
       (.I0(tail_r[1]),
        .I1(\read_fifo.head_r_reg__0 [1]),
        .I2(tail_r[2]),
        .I3(\read_fifo.head_r_reg__0 [2]),
        .I4(\read_fifo.head_r_reg__0 [0]),
        .I5(O2),
        .O(n_0_mc_ref_zq_wip_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT4 #(
    .INIT(16'h8008)) 
     \not_strict_mode.app_rd_data[63]_i_2 
       (.I0(I6),
        .I1(O3),
        .I2(ram_init_addr[3]),
        .I3(Q[3]),
        .O(bypass));
LUT6 #(
    .INIT(64'hEAAAAAEA2AAAAA2A)) 
     \not_strict_mode.app_rd_data_end_i_1 
       (.I0(DOA),
        .I1(O3),
        .I2(I6),
        .I3(ram_init_addr[3]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(app_rd_data_end_ns));
LUT5 #(
    .INIT(32'h00009009)) 
     \not_strict_mode.app_rd_data_end_i_2 
       (.I0(rd_buf_indx_r),
        .I1(Q[4]),
        .I2(ram_init_addr[0]),
        .I3(Q[0]),
        .I4(\n_0_not_strict_mode.app_rd_data_end_i_4 ),
        .O(O3));
LUT4 #(
    .INIT(16'h6FF6)) 
     \not_strict_mode.app_rd_data_end_i_4 
       (.I0(Q[2]),
        .I1(ram_init_addr[2]),
        .I2(Q[1]),
        .I3(ram_init_addr[1]),
        .O(\n_0_not_strict_mode.app_rd_data_end_i_4 ));
FDRE \offset_pipe_0.offset_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIC),
        .Q(wr_data_offset_ns),
        .R(1'b0));
FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr_r),
        .Q(col_rd_wr_r2),
        .R(1'b0));
FDRE \offset_pipe_1.offset_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'h4F)) 
     \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(O1),
        .I1(wr_data_en),
        .I2(ram_init_done_r),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT4 #(
    .INIT(16'h8200)) 
     \rd_buf_indx.rd_buf_indx_r[5]_i_3 
       (.I0(O3),
        .I1(Q[3]),
        .I2(ram_init_addr[3]),
        .I3(I6),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \read_data_indx.rd_data_upd_indx_r_i_1 
       (.I0(wr_data_en),
        .I1(O1),
        .O(E));
FDRE \read_fifo.fifo_out_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[0]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[1]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[1]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_read_fifo.fifo_ram[1].RAM32M0 ),
        .Q(Q[6]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \read_fifo.fifo_ram[0].RAM32M0 
       (.ADDRA({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRB({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRC({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRD(\read_fifo.head_r_reg__0 ),
        .DIA(DIA),
        .DIB(col_data_buf_addr[2:1]),
        .DIC({col_data_buf_addr[0],DIC}),
        .DID({1'b0,1'b0}),
        .DOA(p_5_out),
        .DOB(p_4_out),
        .DOC(p_3_out),
        .DOD(\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
LUT6 #(
    .INIT(64'h1555555540000000)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_5 
       (.I0(I16),
        .I1(tail_r[3]),
        .I2(tail_r[2]),
        .I3(I5),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ));
LUT5 #(
    .INIT(32'h00007F80)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_6 
       (.I0(tail_r[1]),
        .I1(I5),
        .I2(tail_r[2]),
        .I3(tail_r[3]),
        .I4(I16),
        .O(tail_ns));
LUT6 #(
    .INIT(64'h5155555504000000)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_7 
       (.I0(I16),
        .I1(I4),
        .I2(if_empty_v),
        .I3(O2),
        .I4(tail_r[1]),
        .I5(tail_r[2]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ));
LUT5 #(
    .INIT(32'h51550400)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_8 
       (.I0(I16),
        .I1(O2),
        .I2(if_empty_v),
        .I3(I4),
        .I4(tail_r[1]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \read_fifo.fifo_ram[1].RAM32M0 
       (.ADDRA({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRB({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRC({\n_0_read_fifo.fifo_ram[0].RAM32M0_i_5 ,tail_ns,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_7 ,\n_0_read_fifo.fifo_ram[0].RAM32M0_i_8 ,ADDRC}),
        .ADDRD(\read_fifo.head_r_reg__0 ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,O23}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC({\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED [1],\n_5_read_fifo.fifo_ram[1].RAM32M0 }),
        .DOD(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
LUT1 #(
    .INIT(2'h1)) 
     \read_fifo.head_r[0]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \read_fifo.head_r[1]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [1]),
        .I1(\read_fifo.head_r_reg__0 [0]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \read_fifo.head_r[2]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [2]),
        .I1(\read_fifo.head_r_reg__0 [0]),
        .I2(\read_fifo.head_r_reg__0 [1]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \read_fifo.head_r[3]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [3]),
        .I1(\read_fifo.head_r_reg__0 [1]),
        .I2(\read_fifo.head_r_reg__0 [0]),
        .I3(\read_fifo.head_r_reg__0 [2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \read_fifo.head_r[4]_i_2 
       (.I0(\read_fifo.head_r_reg__0 [4]),
        .I1(\read_fifo.head_r_reg__0 [2]),
        .I2(\read_fifo.head_r_reg__0 [0]),
        .I3(\read_fifo.head_r_reg__0 [1]),
        .I4(\read_fifo.head_r_reg__0 [3]),
        .O(p_0_in[4]));
FDRE \read_fifo.head_r_reg[0] 
       (.C(CLK),
        .CE(I3),
        .D(p_0_in[0]),
        .Q(\read_fifo.head_r_reg__0 [0]),
        .R(I2));
FDRE \read_fifo.head_r_reg[1] 
       (.C(CLK),
        .CE(I3),
        .D(p_0_in[1]),
        .Q(\read_fifo.head_r_reg__0 [1]),
        .R(I2));
FDRE \read_fifo.head_r_reg[2] 
       (.C(CLK),
        .CE(I3),
        .D(p_0_in[2]),
        .Q(\read_fifo.head_r_reg__0 [2]),
        .R(I2));
FDRE \read_fifo.head_r_reg[3] 
       (.C(CLK),
        .CE(I3),
        .D(p_0_in[3]),
        .Q(\read_fifo.head_r_reg__0 [3]),
        .R(I2));
FDRE \read_fifo.head_r_reg[4] 
       (.C(CLK),
        .CE(I3),
        .D(p_0_in[4]),
        .Q(\read_fifo.head_r_reg__0 [4]),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \read_fifo.tail_r[1]_i_1 
       (.I0(O2),
        .I1(if_empty_v),
        .I2(I4),
        .I3(tail_r[1]),
        .O(\n_0_read_fifo.tail_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT5 #(
    .INIT(32'hDFFF2000)) 
     \read_fifo.tail_r[2]_i_1 
       (.I0(I4),
        .I1(if_empty_v),
        .I2(O2),
        .I3(tail_r[1]),
        .I4(tail_r[2]),
        .O(\n_0_read_fifo.tail_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
     \read_fifo.tail_r[3]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(I4),
        .I3(if_empty_v),
        .I4(O2),
        .I5(tail_r[1]),
        .O(\n_0_read_fifo.tail_r[3]_i_1 ));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \read_fifo.tail_r[4]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(I5),
        .I3(tail_r[1]),
        .I4(tail_r[4]),
        .O(\n_0_read_fifo.tail_r[4]_i_1 ));
FDRE \read_fifo.tail_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I11),
        .Q(O2),
        .R(SS));
FDRE \read_fifo.tail_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[1]_i_1 ),
        .Q(tail_r[1]),
        .R(SS));
FDRE \read_fifo.tail_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[2]_i_1 ),
        .Q(tail_r[2]),
        .R(SS));
FDRE \read_fifo.tail_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[3]_i_1 ),
        .Q(tail_r[3]),
        .R(SS));
FDRE \read_fifo.tail_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[4]_i_1 ),
        .Q(tail_r[4]),
        .R(SS));
FDRE sent_col_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_group_io" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_group_io
   (O3,
    O4,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    idelay_ld_rst,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    I1,
    I3,
    iserdes_clkdiv,
    p_55_out,
    CLK,
    A_idelay_ce17_out,
    idelay_inc,
    I4,
    A_rst_primitives,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    Q1,
    Q2,
    Q3,
    Q4,
    Q5,
    Q6,
    Q7,
    Q8,
    Q9,
    rst_r4);
  output O3;
  output O4;
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output idelay_ld_rst;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input I1;
  input I3;
  input iserdes_clkdiv;
  input p_55_out;
  input CLK;
  input A_idelay_ce17_out;
  input idelay_inc;
  input I4;
  input A_rst_primitives;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input [3:0]Q1;
  input [3:0]Q2;
  input [3:0]Q3;
  input [3:0]Q4;
  input [3:0]Q5;
  input [3:0]Q6;
  input [3:0]Q7;
  input [3:0]Q8;
  input [3:0]Q9;
  input rst_r4;

  wire A_idelay_ce17_out;
  wire A_rst_primitives;
  wire CLK;
  wire [0:0]CTSBUS;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire I1;
  wire I3;
  wire I4;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q1;
  wire [3:0]Q2;
  wire [3:0]Q3;
  wire [3:0]Q4;
  wire [3:0]Q5;
  wire [3:0]Q6;
  wire [3:0]Q7;
  wire [3:0]Q8;
  wire [3:0]Q9;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire iserdes_clkdiv;
  wire n_0_idelay_ld_rst_i_1;
  wire \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2 ;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire po_oserdes_rst;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(O3),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "TRUE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(O4),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     idelay_ld_rst_i_1
       (.I0(idelay_ld_rst),
        .I1(rst_r4),
        .O(n_0_idelay_ld_rst_i_1));
FDSE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_rst_i_1),
        .Q(idelay_ld_rst),
        .S(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_55_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_55_out),
        .DDLY(\n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_63_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_63_out),
        .DDLY(\n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_39_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_39_out),
        .DDLY(\n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_51_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_51_out),
        .DDLY(\n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_59_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_59_out),
        .DDLY(\n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_47_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_47_out),
        .DDLY(\n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_35_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_35_out),
        .DDLY(\n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[9].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce17_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_43_out),
        .INC(idelay_inc),
        .LD(I4),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I3),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_43_out),
        .DDLY(\n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q1[0]),
        .D2(Q1[1]),
        .D3(Q1[2]),
        .D4(Q1[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_54_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_53_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q2[0]),
        .D2(Q2[1]),
        .D3(Q2[2]),
        .D4(Q2[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_3_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q3[0]),
        .D2(Q3[1]),
        .D3(Q3[2]),
        .D4(Q3[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_62_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_61_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q4[0]),
        .D2(Q4[1]),
        .D3(Q4[2]),
        .D4(Q4[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_38_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_37_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q5[0]),
        .D2(Q5[1]),
        .D3(Q5[2]),
        .D4(Q5[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_50_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_49_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q6[0]),
        .D2(Q6[1]),
        .D3(Q6[2]),
        .D4(Q6[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_58_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_57_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q7[0]),
        .D2(Q7[1]),
        .D3(Q7[2]),
        .D4(Q7[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_46_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_45_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q8[0]),
        .D2(Q8[1]),
        .D3(Q8[2]),
        .D4(Q8[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_34_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_33_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q9[0]),
        .D2(Q9[1]),
        .D3(Q9[2]),
        .D4(Q9[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_42_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_41_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
     \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_group_io" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_group_io" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1
   (O10,
    O11,
    D0,
    D1,
    D2,
    D4,
    D5,
    D6,
    D7,
    D8,
    O12,
    p_9_in,
    p_30_in,
    p_29_in,
    O13,
    O14,
    O15,
    p_13_in,
    O16,
    p_21_in,
    p_26_in,
    p_25_in,
    O17,
    p_17_in,
    O18,
    p_5_in,
    p_1_in,
    O19,
    idelay_ld_rst_0,
    rst_r4,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    I1,
    I8,
    iserdes_clkdiv,
    I9,
    CLK,
    C_idelay_ce7_out,
    idelay_inc,
    I10,
    A_rst_primitives,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    Q0,
    Q1,
    Q2,
    Q4,
    Q5,
    Q6,
    Q7,
    Q8,
    Q9);
  output O10;
  output O11;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output O12;
  output p_9_in;
  output p_30_in;
  output p_29_in;
  output O13;
  output O14;
  output O15;
  output p_13_in;
  output O16;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O17;
  output p_17_in;
  output O18;
  output p_5_in;
  output p_1_in;
  output O19;
  output idelay_ld_rst_0;
  output rst_r4;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input I1;
  input I8;
  input iserdes_clkdiv;
  input I9;
  input CLK;
  input C_idelay_ce7_out;
  input idelay_inc;
  input I10;
  input A_rst_primitives;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input [3:0]Q0;
  input [3:0]Q1;
  input [3:0]Q2;
  input [3:0]Q4;
  input [3:0]Q5;
  input [3:0]Q6;
  input [3:0]Q7;
  input [3:0]Q8;
  input [3:0]Q9;

  wire A_rst_primitives;
  wire CLK;
  wire [0:0]CTSBUS;
  wire C_idelay_ce7_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I8;
  wire I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [3:0]Q0;
  wire [3:0]Q1;
  wire [3:0]Q2;
  wire [3:0]Q4;
  wire [3:0]Q5;
  wire [3:0]Q6;
  wire [3:0]Q7;
  wire [3:0]Q8;
  wire [3:0]Q9;
  wire idelay_inc;
  wire idelay_ld_rst_0;
  wire iserdes_clkdiv;
  wire n_0_idelay_ld_rst_i_1__0;
  wire \n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ;
  wire n_0_rst_r3_reg_srl3;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_30_in;
  wire p_31_out;
  wire p_5_in;
  wire p_9_in;
  wire po_oserdes_rst;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(O10),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "TRUE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(O11),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     idelay_ld_rst_i_1__0
       (.I0(idelay_ld_rst_0),
        .I1(rst_r4),
        .O(n_0_idelay_ld_rst_i_1__0));
FDSE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_rst_i_1__0),
        .Q(idelay_ld_rst_0),
        .S(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I9),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I9),
        .DDLY(\n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_31_out),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_31_out),
        .DDLY(\n_0_input_[1].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I11),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I11),
        .DDLY(\n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I12),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I12),
        .DDLY(\n_0_input_[4].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I13),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I13),
        .DDLY(\n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(p_27_out),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_27_out),
        .DDLY(\n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I14),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I14),
        .DDLY(\n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce7_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .IDATAIN(I15),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I15),
        .DDLY(\n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q0[0]),
        .D2(Q0[1]),
        .D3(Q0[2]),
        .D4(Q0[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O12),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_9_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q1[0]),
        .D2(Q1[1]),
        .D3(Q1[2]),
        .D4(Q1[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_30_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_29_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q2[0]),
        .D2(Q2[1]),
        .D3(Q2[2]),
        .D4(Q2[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(O14));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q4[0]),
        .D2(Q4[1]),
        .D3(Q4[2]),
        .D4(Q4[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_13_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q5[0]),
        .D2(Q5[1]),
        .D3(Q5[2]),
        .D4(Q5[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O16),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_21_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q6[0]),
        .D2(Q6[1]),
        .D3(Q6[2]),
        .D4(Q6[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_26_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_25_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q7[0]),
        .D2(Q7[1]),
        .D3(Q7[2]),
        .D4(Q7[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O17),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_17_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q8[0]),
        .D2(Q8[1]),
        .D3(Q8[2]),
        .D4(Q8[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O18),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_5_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q9[0]),
        .D2(Q9[1]),
        .D3(Q9[2]),
        .D4(Q9[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_1_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(O19));
(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
   SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(A_rst_primitives),
        .Q(n_0_rst_r3_reg_srl3));
FDRE rst_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_r3_reg_srl3),
        .Q(rst_r4),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
     \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_group_io" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2
   (O132,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [9:0]O132;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_dq;
  input po_oserdes_rst;

  wire [9:0]O132;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O132[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_lane" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_lane
   (out,
    pi_dqs_found_lanes,
    O1,
    COUNTERREADVAL,
    O2,
    O3,
    O4,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    if_empty_r,
    idelay_ld_rst,
    O6,
    O22,
    O23,
    O7,
    O8,
    O52,
    O54,
    D,
    O119,
    O120,
    wr_en,
    O9,
    O10,
    O78,
    O110,
    O94,
    O62,
    O82,
    O114,
    O98,
    O66,
    O70,
    O102,
    O86,
    DIC,
    O74,
    O106,
    O90,
    O58,
    if_empty_v,
    O133,
    O11,
    O125,
    INBURSTPENDING,
    A_pi_counter_load_en146_out,
    I1,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    I2,
    A_rst_primitives,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    INRANKA,
    COUNTERLOADVAL,
    OUTBURSTPENDING,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    of_wren_pre,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    I3,
    p_55_out,
    A_idelay_ce17_out,
    idelay_inc,
    I4,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    mux_wrdata_en,
    if_empty_r_0,
    my_empty,
    ram_init_done_r,
    Q,
    I20,
    rst_r4,
    tail_r,
    I43,
    I44,
    bypass,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I5,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I70,
    I6);
  output [1:0]out;
  output [0:0]pi_dqs_found_lanes;
  output O1;
  output [5:0]COUNTERREADVAL;
  output O2;
  output O3;
  output O4;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output [0:0]if_empty_r;
  output idelay_ld_rst;
  output [1:0]O6;
  output O22;
  output O23;
  output O7;
  output [2:0]O8;
  output O52;
  output O54;
  output [31:0]D;
  output [59:0]O119;
  output O120;
  output wr_en;
  output O9;
  output O10;
  output [1:0]O78;
  output [1:0]O110;
  output [1:0]O94;
  output [1:0]O62;
  output [1:0]O82;
  output [1:0]O114;
  output [1:0]O98;
  output [1:0]O66;
  output [1:0]O70;
  output [1:0]O102;
  output [1:0]O86;
  output [1:0]DIC;
  output [1:0]O74;
  output [1:0]O106;
  output [1:0]O90;
  output [1:0]O58;
  output if_empty_v;
  output O133;
  output [3:0]O11;
  output [3:0]O125;
  input [0:0]INBURSTPENDING;
  input A_pi_counter_load_en146_out;
  input I1;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input A_rst_primitives;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKA;
  input [5:0]COUNTERLOADVAL;
  input [0:0]OUTBURSTPENDING;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input of_wren_pre;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input I3;
  input p_55_out;
  input A_idelay_ce17_out;
  input idelay_inc;
  input I4;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input mux_wrdata_en;
  input [0:0]if_empty_r_0;
  input [1:0]my_empty;
  input ram_init_done_r;
  input [0:0]Q;
  input I20;
  input rst_r4;
  input [0:0]tail_r;
  input [31:0]I43;
  input [1:0]I44;
  input bypass;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input I5;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I70;
  input I6;

  wire A_idelay_ce17_out;
  wire A_if_a_empty;
  wire A_of_data_a_full;
  wire A_pi_counter_load_en146_out;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_fine_overflow;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_coarse_overflow;
  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_po_fine_overflow;
  wire A_rst_primitives;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [31:0]D;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DIC;
  wire I1;
  wire I2;
  wire I20;
  wire I25;
  wire I3;
  wire I4;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [41:0]I70;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKA;
  wire O1;
  wire O10;
  wire [1:0]O102;
  wire [1:0]O106;
  wire [3:0]O11;
  wire [1:0]O110;
  wire [1:0]O114;
  wire [59:0]O119;
  wire O120;
  wire [3:0]O125;
  wire O133;
  wire O2;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O52;
  wire O54;
  wire [1:0]O58;
  wire [1:0]O6;
  wire [1:0]O62;
  wire [1:0]O66;
  wire O7;
  wire [1:0]O70;
  wire [1:0]O74;
  wire [1:0]O78;
  wire [2:0]O8;
  wire [1:0]O82;
  wire [1:0]O86;
  wire O9;
  wire [1:0]O90;
  wire [1:0]O94;
  wire [1:0]O98;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [0:0]Q;
  wire bypass;
  wire calib_wrdata_en;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d1;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire [7:0]if_q0;
  wire [7:0]if_q1;
  wire [7:0]if_q2;
  wire [7:0]if_q3;
  wire [7:0]if_q4;
  wire [7:0]if_q5;
  wire [7:0]if_q6;
  wire [7:0]if_q7;
  wire [7:0]if_q8;
  wire [7:0]if_q9;
  wire ififo_rst;
  wire ififo_rst0;
  wire ififo_wr_enable;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [1:0]my_empty;
  wire n_0_out_fifo;
  wire \n_1_in_fifo_gen.in_fifo ;
  wire n_2_out_fifo;
  wire \n_3_in_fifo_gen.in_fifo ;
  wire n_40_out_fifo;
  wire \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_41_out_fifo;
  wire \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_42_out_fifo;
  wire \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_43_out_fifo;
  wire \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_48_out_fifo;
  wire n_49_out_fifo;
  wire n_50_out_fifo;
  wire n_51_out_fifo;
  wire \n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_5_phaser_in_gen.phaser_in ;
  wire \n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_6_phaser_in_gen.phaser_in ;
  wire \n_7_phaser_in_gen.phaser_in ;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:4]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d5;
  wire [7:4]of_d6;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [5:4]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [1:0]out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire ram_init_done_r;
  wire rst_r4;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

mig_7series_0_mig_7series_v2_3_ddr_byte_group_io ddr_byte_group_io
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D1(if_d1),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .I1(O1),
        .I3(I3),
        .I4(I4),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .iserdes_clkdiv(iserdes_clkdiv),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .po_oserdes_rst(po_oserdes_rst),
        .rst_r4(rst_r4));
FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[2]),
        .Q(O119[4]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[3]),
        .Q(O119[5]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[0]),
        .Q(O119[6]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[1]),
        .Q(O119[7]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[2]),
        .Q(O119[8]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[3]),
        .Q(O119[9]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[4]),
        .Q(O119[10]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[5]),
        .Q(O119[11]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[6]),
        .Q(O119[12]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[7]),
        .Q(O119[13]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[0]),
        .Q(O119[14]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[1]),
        .Q(O119[15]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[2]),
        .Q(O119[16]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[3]),
        .Q(O119[17]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[4]),
        .Q(O119[18]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[5]),
        .Q(O119[19]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[6]),
        .Q(O119[20]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[7]),
        .Q(O119[21]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[0]),
        .Q(O119[22]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[1]),
        .Q(O119[23]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[2]),
        .Q(O119[24]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[3]),
        .Q(O119[25]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[4]),
        .Q(O119[26]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[5]),
        .Q(O119[27]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[6]),
        .Q(O119[28]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[7]),
        .Q(O119[29]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[0]),
        .Q(O119[30]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[1]),
        .Q(O119[31]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[2]),
        .Q(O119[32]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[3]),
        .Q(O119[33]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[4]),
        .Q(O119[34]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[5]),
        .Q(O119[35]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[6]),
        .Q(O119[36]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[7]),
        .Q(O119[37]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[0]),
        .Q(O119[38]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[1]),
        .Q(O119[39]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[2]),
        .Q(O119[40]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[3]),
        .Q(O119[41]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[4]),
        .Q(O119[42]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[5]),
        .Q(O119[43]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[6]),
        .Q(O119[44]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[7]),
        .Q(O119[45]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[0]),
        .Q(O119[46]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[1]),
        .Q(O119[47]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[2]),
        .Q(O119[48]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[3]),
        .Q(O119[49]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[4]),
        .Q(O119[50]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[5]),
        .Q(O119[51]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[6]),
        .Q(O119[0]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[6]),
        .Q(O119[52]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[7]),
        .Q(O119[53]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[0]),
        .Q(O119[54]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[1]),
        .Q(O119[55]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[2]),
        .Q(O119[56]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[3]),
        .Q(O119[57]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[4]),
        .Q(O119[58]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[5]),
        .Q(O119[59]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[7]),
        .Q(O119[1]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[0]),
        .Q(O119[2]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[1]),
        .Q(O119[3]),
        .R(1'b0));
mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .D(D),
        .DIC(DIC),
        .I1(if_empty_r),
        .I20(I20),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .O1(O9),
        .O102(O102),
        .O106(O106),
        .O110(O110),
        .O114(O114),
        .O119({O119[57:54],O119[49:46],O119[41:38],O119[33:30],O119[25:22],O119[17:14],O119[9:2]}),
        .O133(O133),
        .O2(O10),
        .O22(O22),
        .O23(O23),
        .O52(O52),
        .O54(O54),
        .O58(O58),
        .O6(O6),
        .O62(O62),
        .O66(O66),
        .O70(O70),
        .O74(O74),
        .O78(O78),
        .O82(O82),
        .O86(O86),
        .O90(O90),
        .O94(O94),
        .O98(O98),
        .Q(Q),
        .SR(ififo_rst),
        .bypass(bypass),
        .if_empty_r_0(if_empty_r_0),
        .if_empty_v(if_empty_v),
        .my_empty(my_empty),
        .out(out),
        .ram_init_done_r(ram_init_done_r),
        .tail_r(tail_r));
FDRE #(
    .INIT(1'b1)) 
     ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst0),
        .Q(ififo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
     \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\n_1_in_fifo_gen.in_fifo ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1(if_d1),
        .D2({1'b0,1'b0,1'b0,1'b0}),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\n_3_in_fifo_gen.in_fifo ),
        .Q0(if_q0),
        .Q1(if_q1),
        .Q2(if_q2),
        .Q3(if_q3),
        .Q4(if_q4),
        .Q5(if_q5),
        .Q6(if_q6),
        .Q7(if_q7),
        .Q8(if_q8),
        .Q9(if_q9),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D0({\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3),
        .D4(of_d4),
        .D5(of_d5),
        .D6(of_d6),
        .D7(of_d7),
        .D8(of_d8),
        .D9({\n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9}),
        .I1(O2),
        .I25(I25),
        .I70(I70),
        .O1(O7),
        .O125(O125),
        .O8(O8),
        .Q(O11),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst(ofifo_rst),
        .wr_en(wr_en));
FDSE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_rst_dqs_find140_out),
        .Q(ofifo_rst),
        .S(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(A_of_data_a_full),
        .D0({\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_45_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_46_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1({of_d1,D1}),
        .D2({of_d2,D2}),
        .D3({of_d3,D3}),
        .D4({of_d4,D4}),
        .D5({of_d5,D5}),
        .D6({of_d6,D6}),
        .D7({of_d7,D7}),
        .D8({of_d8,D8}),
        .D9({\n_5_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_6_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9,D9}),
        .EMPTY(n_2_out_fifo),
        .FULL(O2),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
     \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(A_pi_counter_load_en146_out),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(I1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_pi_fine_enable142_out),
        .FINEINC(A_pi_fine_inc144_out),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(O1),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\n_5_phaser_in_gen.phaser_in ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\n_6_phaser_in_gen.phaser_in ),
        .PHASEREFCLK(I2),
        .RANKSELPHY(INRANKA),
        .RCLK(\n_7_phaser_in_gen.phaser_in ),
        .RST(A_rst_primitives),
        .RSTDQSFIND(A_pi_rst_dqs_find140_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(A_po_coarse_enable128_out),
        .COARSEINC(I1),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I1),
        .COUNTERREADVAL(A_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_po_fine_enable126_out),
        .FINEINC(A_po_fine_inc130_out),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
LUT2 #(
    .INIT(4'h8)) 
     pi_phase_locked_all_inferred_i_1
       (.I0(\n_6_phaser_in_gen.phaser_in ),
        .I1(I5),
        .O(O120));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_lane" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0
   (O1,
    ofifo_rst,
    O2,
    phy_mc_cmd_full,
    wr_en_3,
    Q,
    O127,
    mem_dq_out,
    OUTBURSTPENDING,
    D_po_coarse_enable90_out,
    I5,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    of_wren_pre_1,
    D0,
    O33,
    O32,
    O31,
    O30,
    O29,
    O28,
    O26,
    O25,
    O24,
    mux_cmd_wren,
    I21,
    calib_cmd_wren,
    D_of_ctl_full,
    I71,
    I25);
  output O1;
  output ofifo_rst;
  output O2;
  output phy_mc_cmd_full;
  output wr_en_3;
  output [3:0]Q;
  output [3:0]O127;
  output [11:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input D_po_coarse_enable90_out;
  input I5;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input of_wren_pre_1;
  input [3:0]D0;
  input [3:0]O33;
  input [3:0]O32;
  input [3:0]O31;
  input [3:0]O30;
  input [7:0]O29;
  input [7:0]O28;
  input [3:0]O26;
  input [3:0]O25;
  input [3:0]O24;
  input mux_cmd_wren;
  input I21;
  input calib_cmd_wren;
  input D_of_ctl_full;
  input [31:0]I71;
  input I25;

  wire A_rst_primitives;
  wire B_of_ctl_a_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_overflow;
  wire CLK;
  wire [3:0]D0;
  wire D_of_ctl_full;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire I21;
  wire I25;
  wire I5;
  wire [31:0]I71;
  wire O1;
  wire [3:0]O127;
  wire O2;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire [7:0]O28;
  wire [7:0]O29;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire [11:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire n_0_out_fifo;
  wire n_2_out_fifo;
  wire \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:4]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [7:4]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre_1;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire phy_mc_cmd_full;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire wr_en_3;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D0({\n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3),
        .D4(of_d4),
        .D7(of_d7),
        .D8(of_d8),
        .D9(of_d9),
        .I1(O1),
        .I21(I21),
        .I25(I25),
        .I71(I71),
        .O1(O2),
        .O127(O127),
        .Q(Q),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .mux_cmd_wren(mux_cmd_wren),
        .wr_en_3(wr_en_3));
FDRE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(A_rst_primitives),
        .Q(ofifo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(B_of_ctl_a_full),
        .D0({\n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo ,D0}),
        .D1({of_d1,O33}),
        .D2({of_d2,O32}),
        .D3({of_d3,O31}),
        .D4({of_d4,O30}),
        .D5(O29),
        .D6(O28),
        .D7({of_d7,O26}),
        .D8({of_d8,O25}),
        .D9({of_d9,O24}),
        .EMPTY(n_2_out_fifo),
        .FULL(O1),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(D_po_coarse_enable90_out),
        .COARSEINC(I5),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I5),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(D_po_fine_enable87_out),
        .FINEINC(D_po_fine_inc93_out),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
LUT2 #(
    .INIT(4'hE)) 
     phy_mc_cmd_full_r_i_1
       (.I0(O1),
        .I1(D_of_ctl_full),
        .O(phy_mc_cmd_full));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_lane" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1
   (O7,
    pi_dqs_found_lanes,
    O1,
    O2,
    O3,
    O10,
    O11,
    O12,
    p_9_in,
    p_30_in,
    p_29_in,
    O13,
    O14,
    O15,
    p_13_in,
    O16,
    p_21_in,
    p_26_in,
    p_25_in,
    O17,
    p_17_in,
    O18,
    p_5_in,
    p_1_in,
    O19,
    if_empty_r,
    idelay_ld_rst_0,
    rst_r4,
    O4,
    phy_rddata_en,
    O5,
    O55,
    DIB,
    O56,
    O57,
    DIA,
    O59,
    O60,
    O61,
    O63,
    O64,
    O65,
    O67,
    O68,
    O69,
    O71,
    O72,
    O73,
    O75,
    O76,
    O77,
    O79,
    O80,
    O81,
    O83,
    O84,
    O85,
    O87,
    O88,
    O89,
    O91,
    O92,
    O93,
    O95,
    O96,
    O97,
    O99,
    O100,
    O101,
    O103,
    O104,
    O105,
    O107,
    O108,
    O109,
    O111,
    O112,
    O113,
    O115,
    D,
    Q,
    O8,
    phy_mc_data_full,
    wr_en_2,
    O9,
    O20,
    O21,
    p_0_in1_in,
    O22,
    O131,
    O134,
    O135,
    O136,
    O137,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O163,
    O164,
    O165,
    INBURSTPENDING,
    C_pi_counter_load_en81_out,
    I6,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    freq_refclk,
    mem_refclk,
    I7,
    A_rst_primitives,
    C_pi_rst_dqs_find75_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    INRANKC,
    O53,
    OUTBURSTPENDING,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    of_wren_pre_2,
    O42,
    O41,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    I8,
    I9,
    C_idelay_ce7_out,
    idelay_inc,
    I10,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    ififo_rst0_3,
    mux_wrdata_en,
    O6,
    if_empty_r_0,
    I23,
    DIC,
    O58,
    O62,
    O66,
    O70,
    O74,
    O78,
    O82,
    O86,
    O90,
    O94,
    O98,
    O102,
    O106,
    O110,
    O114,
    I24,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    calib_sel,
    COUNTERREADVAL,
    I1,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I72,
    I60);
  output [1:0]O7;
  output [0:0]pi_dqs_found_lanes;
  output O1;
  output O2;
  output O3;
  output O10;
  output O11;
  output O12;
  output p_9_in;
  output p_30_in;
  output p_29_in;
  output O13;
  output O14;
  output O15;
  output p_13_in;
  output O16;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O17;
  output p_17_in;
  output O18;
  output p_5_in;
  output p_1_in;
  output O19;
  output [0:0]if_empty_r;
  output idelay_ld_rst_0;
  output rst_r4;
  output [1:0]O4;
  output phy_rddata_en;
  output O5;
  output O55;
  output [1:0]DIB;
  output O56;
  output O57;
  output [1:0]DIA;
  output O59;
  output O60;
  output [1:0]O61;
  output O63;
  output O64;
  output [1:0]O65;
  output O67;
  output O68;
  output [1:0]O69;
  output O71;
  output O72;
  output [1:0]O73;
  output O75;
  output O76;
  output [1:0]O77;
  output O79;
  output O80;
  output [1:0]O81;
  output O83;
  output O84;
  output [1:0]O85;
  output O87;
  output O88;
  output [1:0]O89;
  output O91;
  output O92;
  output [1:0]O93;
  output O95;
  output O96;
  output [1:0]O97;
  output O99;
  output O100;
  output [1:0]O101;
  output O103;
  output O104;
  output [1:0]O105;
  output O107;
  output O108;
  output [1:0]O109;
  output O111;
  output O112;
  output [1:0]O113;
  output O115;
  output [31:0]D;
  output [65:0]Q;
  output [5:0]O8;
  output phy_mc_data_full;
  output wr_en_2;
  output O9;
  output O20;
  output O21;
  output p_0_in1_in;
  output [3:0]O22;
  output [3:0]O131;
  output O134;
  output O135;
  output O136;
  output O137;
  output O138;
  output O139;
  output O140;
  output O141;
  output O142;
  output O143;
  output O144;
  output O145;
  output O146;
  output O147;
  output O148;
  output O149;
  output O150;
  output O151;
  output O152;
  output O153;
  output O154;
  output O155;
  output O156;
  output O157;
  output O158;
  output O159;
  output O160;
  output O161;
  output O162;
  output O163;
  output O164;
  output O165;
  input [0:0]INBURSTPENDING;
  input C_pi_counter_load_en81_out;
  input I6;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input freq_refclk;
  input mem_refclk;
  input I7;
  input A_rst_primitives;
  input C_pi_rst_dqs_find75_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKC;
  input [5:0]O53;
  input [0:0]OUTBURSTPENDING;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input of_wren_pre_2;
  input [3:0]O42;
  input [3:0]O41;
  input [3:0]O40;
  input [3:0]O39;
  input [3:0]O38;
  input [3:0]O37;
  input [3:0]O36;
  input [3:0]O35;
  input [3:0]O34;
  input I8;
  input I9;
  input C_idelay_ce7_out;
  input idelay_inc;
  input I10;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input ififo_rst0_3;
  input mux_wrdata_en;
  input [1:0]O6;
  input [0:0]if_empty_r_0;
  input I23;
  input [1:0]DIC;
  input [1:0]O58;
  input [1:0]O62;
  input [1:0]O66;
  input [1:0]O70;
  input [1:0]O74;
  input [1:0]O78;
  input [1:0]O82;
  input [1:0]O86;
  input [1:0]O90;
  input [1:0]O94;
  input [1:0]O98;
  input [1:0]O102;
  input [1:0]O106;
  input [1:0]O110;
  input [1:0]O114;
  input [31:0]I24;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [0:0]calib_sel;
  input [5:0]COUNTERREADVAL;
  input [2:0]I1;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I72;
  input [0:0]I60;

  wire A_rst_primitives;
  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire C_idelay_ce7_out;
  wire C_if_a_empty;
  wire C_of_data_a_full;
  wire C_pi_counter_load_en81_out;
  wire [5:0]C_pi_counter_read_val;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_fine_overflow;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_coarse_overflow;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire C_po_fine_overflow;
  wire [31:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [2:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I23;
  wire [31:0]I24;
  wire I25;
  wire [1:0]I29;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire I6;
  wire [0:0]I60;
  wire I7;
  wire [41:0]I72;
  wire I8;
  wire I9;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKC;
  wire O1;
  wire O10;
  wire O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire O103;
  wire O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire O107;
  wire O108;
  wire [1:0]O109;
  wire O11;
  wire [1:0]O110;
  wire O111;
  wire O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire O115;
  wire O12;
  wire O13;
  wire [3:0]O131;
  wire O134;
  wire O135;
  wire O136;
  wire O137;
  wire O138;
  wire O139;
  wire O14;
  wire O140;
  wire O141;
  wire O142;
  wire O143;
  wire O144;
  wire O145;
  wire O146;
  wire O147;
  wire O148;
  wire O149;
  wire O15;
  wire O150;
  wire O151;
  wire O152;
  wire O153;
  wire O154;
  wire O155;
  wire O156;
  wire O157;
  wire O158;
  wire O159;
  wire O16;
  wire O160;
  wire O161;
  wire O162;
  wire O163;
  wire O164;
  wire O165;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire [3:0]O22;
  wire O3;
  wire [3:0]O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire [1:0]O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire O5;
  wire [5:0]O53;
  wire O55;
  wire O56;
  wire O57;
  wire [1:0]O58;
  wire O59;
  wire [1:0]O6;
  wire O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire O63;
  wire O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire O67;
  wire O68;
  wire [1:0]O69;
  wire [1:0]O7;
  wire [1:0]O70;
  wire O71;
  wire O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire O75;
  wire O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire O79;
  wire [5:0]O8;
  wire O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire O83;
  wire O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire O87;
  wire O88;
  wire [1:0]O89;
  wire O9;
  wire [1:0]O90;
  wire O91;
  wire O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire O95;
  wire O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire O99;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [65:0]Q;
  wire bypass;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst_0;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire [7:0]if_q0;
  wire [7:0]if_q1;
  wire [7:0]if_q2;
  wire [7:0]if_q3;
  wire [7:0]if_q4;
  wire [7:0]if_q5;
  wire [7:0]if_q6;
  wire [7:0]if_q7;
  wire [7:0]if_q8;
  wire [7:0]if_q9;
  wire ififo_rst;
  wire ififo_rst0_3;
  wire ififo_wr_enable;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire n_0_out_fifo;
  wire \n_1_in_fifo_gen.in_fifo ;
  wire n_2_ddr_byte_group_io;
  wire n_2_out_fifo;
  wire n_3_ddr_byte_group_io;
  wire \n_3_in_fifo_gen.in_fifo ;
  wire n_40_out_fifo;
  wire \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_41_out_fifo;
  wire \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_42_out_fifo;
  wire \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_43_out_fifo;
  wire \n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_48_out_fifo;
  wire n_49_out_fifo;
  wire n_4_ddr_byte_group_io;
  wire n_50_out_fifo;
  wire n_51_out_fifo;
  wire n_5_ddr_byte_group_io;
  wire \n_5_phaser_in_gen.phaser_in ;
  wire \n_7_phaser_in_gen.phaser_in ;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:0]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d5;
  wire [7:4]of_d6;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [5:4]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre_2;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_30_in;
  wire p_31_out;
  wire p_5_in;
  wire p_9_in;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire rst_r4;
  wire sync_pulse;
  wire wr_en_2;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .CTSBUS(oserdes_dqs_ts[0]),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .D0({n_2_ddr_byte_group_io,n_3_ddr_byte_group_io,n_4_ddr_byte_group_io,n_5_ddr_byte_group_io}),
        .D1(if_d1),
        .D2(if_d2),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .I1(O1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I8(I8),
        .I9(I9),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q4(of_q4),
        .Q5({n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst_0(idelay_ld_rst_0),
        .iserdes_clkdiv(iserdes_clkdiv),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .po_oserdes_rst(po_oserdes_rst),
        .rst_r4(rst_r4));
FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[2]),
        .Q(Q[10]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[3]),
        .Q(Q[11]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[4]),
        .Q(Q[12]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[5]),
        .Q(Q[13]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[6]),
        .Q(Q[14]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[7]),
        .Q(Q[15]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[0]),
        .Q(Q[16]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[1]),
        .Q(Q[17]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[2]),
        .Q(Q[18]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[3]),
        .Q(Q[19]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[4]),
        .Q(Q[20]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[5]),
        .Q(Q[21]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[6]),
        .Q(Q[22]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[7]),
        .Q(Q[23]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[6]),
        .Q(Q[24]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[7]),
        .Q(Q[25]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[0]),
        .Q(Q[26]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[1]),
        .Q(Q[27]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[2]),
        .Q(Q[28]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[3]),
        .Q(Q[29]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[4]),
        .Q(Q[30]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[5]),
        .Q(Q[31]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[6]),
        .Q(Q[32]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[7]),
        .Q(Q[33]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[0]),
        .Q(Q[34]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[1]),
        .Q(Q[35]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[2]),
        .Q(Q[36]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[3]),
        .Q(Q[37]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[4]),
        .Q(Q[38]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[5]),
        .Q(Q[39]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[6]),
        .Q(Q[40]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[7]),
        .Q(Q[41]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[0]),
        .Q(Q[42]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[1]),
        .Q(Q[43]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[2]),
        .Q(Q[44]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[3]),
        .Q(Q[45]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[4]),
        .Q(Q[46]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[5]),
        .Q(Q[47]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[6]),
        .Q(Q[48]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[7]),
        .Q(Q[49]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[0]),
        .Q(Q[50]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[1]),
        .Q(Q[51]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[2]),
        .Q(Q[52]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[3]),
        .Q(Q[53]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[4]),
        .Q(Q[54]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[5]),
        .Q(Q[55]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[6]),
        .Q(Q[56]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[7]),
        .Q(Q[57]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[0]),
        .Q(Q[58]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[1]),
        .Q(Q[59]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[2]),
        .Q(Q[60]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[3]),
        .Q(Q[61]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[4]),
        .Q(Q[62]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[5]),
        .Q(Q[63]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[6]),
        .Q(Q[64]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[7]),
        .Q(Q[65]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[0]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[1]),
        .Q(Q[9]),
        .R(1'b0));
mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .I1(if_empty_r),
        .I23(I23),
        .I24(I24),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I60(I60),
        .O1(O4[1]),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O134(O134),
        .O135(O135),
        .O136(O136),
        .O137(O137),
        .O138(O138),
        .O139(O139),
        .O140(O140),
        .O141(O141),
        .O142(O142),
        .O143(O143),
        .O144(O144),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O163(O163),
        .O164(O164),
        .O165(O165),
        .O2(O9),
        .O3(O20),
        .O4(O4[0]),
        .O5(O21),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O58(O58),
        .O59(O59),
        .O6(O6),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O65(O65),
        .O66(O66),
        .O67(O67),
        .O68(O68),
        .O69(O69),
        .O7(O7),
        .O70(O70),
        .O71(O71),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .Q({Q[61:58],Q[53:50],Q[45:42],Q[37:34],Q[29:26],Q[19:16],Q[11:8],Q[3:0]}),
        .bypass(bypass),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .p_0_in1_in(p_0_in1_in),
        .phy_rddata_en(phy_rddata_en));
FDRE #(
    .INIT(1'b1)) 
     ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst0_3),
        .Q(ififo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
     \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\n_1_in_fifo_gen.in_fifo ),
        .D0({n_2_ddr_byte_group_io,n_3_ddr_byte_group_io,n_4_ddr_byte_group_io,n_5_ddr_byte_group_io}),
        .D1(if_d1),
        .D2(if_d2),
        .D3({1'b0,1'b0,1'b0,1'b0}),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\n_3_in_fifo_gen.in_fifo ),
        .Q0(if_q0),
        .Q1(if_q1),
        .Q2(if_q2),
        .Q3(if_q3),
        .Q4(if_q4),
        .Q5(if_q5),
        .Q6(if_q6),
        .Q7(if_q7),
        .Q8(if_q8),
        .Q9(if_q9),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D0({\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3[7:2]),
        .D4(of_d4),
        .D5(of_d5),
        .D6(of_d6),
        .D7(of_d7),
        .D8(of_d8),
        .D9({of_d3[1:0],of_d9}),
        .I1(O3),
        .I2(I1),
        .I25(I25),
        .I72(I72),
        .O1(O5),
        .O131(O131),
        .Q(O22),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst(ofifo_rst),
        .phy_mc_data_full(phy_mc_data_full),
        .wr_en_2(wr_en_2));
FDSE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(C_pi_rst_dqs_find75_out),
        .Q(ofifo_rst),
        .S(A_rst_primitives));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(C_of_data_a_full),
        .D0({\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_44_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O42}),
        .D1({of_d1,O41}),
        .D2({of_d2,O40}),
        .D3(of_d3),
        .D4({of_d4,O39}),
        .D5({of_d5,O38}),
        .D6({of_d6,O37}),
        .D7({of_d7,O36}),
        .D8({of_d8,O35}),
        .D9({of_d3[1:0],of_d9,O34}),
        .EMPTY(n_2_out_fifo),
        .FULL(O3),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
     \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(C_pi_counter_load_en81_out),
        .COUNTERLOADVAL(O53),
        .COUNTERREADEN(I6),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_pi_fine_enable77_out),
        .FINEINC(C_pi_fine_inc79_out),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(O1),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\n_5_phaser_in_gen.phaser_in ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(O2),
        .PHASEREFCLK(I7),
        .RANKSELPHY(INRANKC),
        .RCLK(\n_7_phaser_in_gen.phaser_in ),
        .RST(A_rst_primitives),
        .RSTDQSFIND(C_pi_rst_dqs_find75_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(C_po_coarse_enable63_out),
        .COARSEINC(I6),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I6),
        .COUNTERREADVAL(C_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_po_fine_enable61_out),
        .FINEINC(C_po_fine_inc65_out),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[0]_i_1 
       (.I0(C_pi_counter_read_val[0]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[0]),
        .O(O8[0]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[1]_i_1 
       (.I0(C_pi_counter_read_val[1]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[1]),
        .O(O8[1]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[2]_i_1 
       (.I0(C_pi_counter_read_val[2]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[2]),
        .O(O8[2]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[3]_i_1 
       (.I0(C_pi_counter_read_val[3]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[3]),
        .O(O8[3]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[4]_i_1 
       (.I0(C_pi_counter_read_val[4]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[4]),
        .O(O8[4]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[5]_i_1 
       (.I0(C_pi_counter_read_val[5]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[5]),
        .O(O8[5]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_byte_lane" *) 
module mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2
   (ddr_ck_out,
    D_of_ctl_full,
    O1,
    O132,
    mem_out,
    OUTBURSTPENDING,
    D_po_coarse_enable90_out,
    I5,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    SR,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    I19,
    calib_cmd_wren,
    I22,
    mux_cmd_wren,
    mc_cas_n,
    I27,
    I28,
    I25,
    mc_cs_n,
    phy_dout);
  output [1:0]ddr_ck_out;
  output D_of_ctl_full;
  output O1;
  output [9:0]O132;
  output [29:0]mem_out;
  input [0:0]OUTBURSTPENDING;
  input D_po_coarse_enable90_out;
  input I5;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [0:0]SR;
  input [3:0]O43;
  input [3:0]O44;
  input [7:0]O45;
  input [5:0]O46;
  input [1:0]O47;
  input [3:0]O48;
  input [1:0]O49;
  input I19;
  input calib_cmd_wren;
  input I22;
  input mux_cmd_wren;
  input [1:0]mc_cas_n;
  input [0:0]I27;
  input [0:0]I28;
  input I25;
  input [0:0]mc_cs_n;
  input [18:0]phy_dout;

  wire A_rst_primitives;
  wire CLK;
  wire D_of_ctl_full;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire I19;
  wire I22;
  wire I25;
  wire [0:0]I27;
  wire [0:0]I28;
  wire I5;
  wire O1;
  wire [9:0]O132;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ;
  wire \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_0_out_fifo;
  wire n_0_phaser_out;
  wire \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_13_phaser_out;
  wire \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_14_phaser_out;
  wire n_15_phaser_out;
  wire n_16_phaser_out;
  wire \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_17_phaser_out;
  wire \n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_18_phaser_out;
  wire \n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_19_phaser_out;
  wire \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_1_out_fifo;
  wire n_1_phaser_out;
  wire \n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_20_phaser_out;
  wire n_21_phaser_out;
  wire \n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_2_out_fifo;
  wire \n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire [3:0]of_d3;
  wire [7:6]of_d6;
  wire [3:2]of_d7;
  wire [3:2]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [18:0]phy_dout;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

mig_7series_0_mig_7series_v2_3_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.O132(O132),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2}),
        .po_oserdes_rst(po_oserdes_rst));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(\n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
   OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
     \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(\n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D1({\n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D2({\n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D3({\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d3}),
        .D4({\n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D6(of_d6),
        .D7({\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d7}),
        .D8({\n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D9({\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9}),
        .I1(D_of_ctl_full),
        .I19(I19),
        .I22(I22),
        .I25(I25),
        .I27(I27),
        .I28(I28),
        .O1(O1),
        .O2(\n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo ),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mem_out(mem_out),
        .mux_cmd_wren(mux_cmd_wren),
        .phy_dout(phy_dout));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(n_1_out_fifo),
        .D0({\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1({\n_24_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_25_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_26_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_27_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_28_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_29_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_30_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_31_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D2({\n_32_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_33_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_34_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_35_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O43}),
        .D3({\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_2_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_3_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d3}),
        .D4({\n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O44}),
        .D5(O45),
        .D6({of_d6,O46}),
        .D7({\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d7,O47}),
        .D8({\n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_42_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_43_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O48}),
        .D9({\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_18_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_19_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_20_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9,O49}),
        .EMPTY(n_2_out_fifo),
        .FULL(D_of_ctl_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(SR),
        .WRCLK(CLK),
        .WREN(\n_23_of_pre_fifo_gen.u_ddr_of_pre_fifo ));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(D_po_coarse_enable90_out),
        .COARSEINC(I5),
        .COARSEOVERFLOW(n_0_phaser_out),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I5),
        .COUNTERREADVAL({n_13_phaser_out,n_14_phaser_out,n_15_phaser_out,n_16_phaser_out,n_17_phaser_out,n_18_phaser_out,n_19_phaser_out,n_20_phaser_out,n_21_phaser_out}),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(D_po_fine_enable87_out),
        .FINEINC(D_po_fine_inc93_out),
        .FINEOVERFLOW(n_1_phaser_out),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_calib_top" *) 
module mig_7series_0_mig_7series_v2_3_ddr_calib_top
   (init_complete_r_timing,
    O1,
    O2,
    O3,
    calib_complete,
    calib_cmd_wren,
    calib_wrdata_en,
    O4,
    init_calib_complete,
    tempmon_pi_f_inc,
    idelay_inc,
    rdlvl_stg1_done_r1,
    calib_sel,
    calib_in_common,
    O5,
    O6,
    O7,
    O8,
    O9,
    po_ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    reset_if,
    O10,
    samp_edge_cnt0_en_r,
    O11,
    pi_fine_dly_dec_done,
    out,
    O12,
    tempmon_pi_f_dec,
    phy_if_reset_w,
    O13,
    rd_data_offset_cal_done,
    wr_en,
    E,
    wr_en_0,
    O14,
    O15,
    O16,
    COUNTERLOADVAL,
    fine_adjust_done,
    O17,
    O18,
    O19,
    app_zq_ns,
    ADDRC,
    O27,
    O20,
    O21,
    O22,
    ififo_rst0,
    O23,
    ififo_rst0_1,
    C_idelay_ce7_out,
    C_po_fine_inc65_out,
    C_po_fine_enable61_out,
    C_po_coarse_enable63_out,
    C_pi_rst_dqs_find75_out,
    C_pi_fine_inc79_out,
    C_pi_fine_enable77_out,
    C_pi_counter_load_en81_out,
    D_po_coarse_enable90_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    A_idelay_ce17_out,
    A_po_fine_enable126_out,
    A_po_coarse_enable128_out,
    A_po_fine_inc130_out,
    A_pi_rst_dqs_find140_out,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    A_pi_counter_load_en146_out,
    of_wren_pre,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D2,
    D1,
    of_wren_pre_2,
    O24,
    O25,
    O26,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    D0,
    of_wren_pre_3,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    wrlvl_final_if_rst,
    PHYCTLWD,
    phy_read_calib,
    O50,
    O51,
    O52,
    O53,
    calib_sel0,
    phy_dout,
    O54,
    mux_wrdata_en,
    mux_cmd_wren,
    O55,
    O57,
    O59,
    O60,
    O61,
    O62,
    I1,
    I7,
    CLK,
    prbs_rdlvl_done_pulse0,
    I8,
    SS,
    I9,
    phy_if_reset0,
    tempmon_sel_pi_incdec,
    I2,
    I3,
    I4,
    phy_mc_go,
    I5,
    I6,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    if_empty_v,
    I42,
    I43,
    tempmon_sample_en,
    phy_rddata_en,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72,
    I73,
    I74,
    I75,
    I76,
    I77,
    I78,
    I79,
    I80,
    I81,
    I82,
    I83,
    refresh_bank_r,
    app_zq_req,
    tail_r,
    I84,
    I85,
    Q,
    idelay_ld_rst,
    idelay_ld_rst_4,
    mc_wrdata_en,
    I86,
    A_of_data_full,
    I87,
    I88,
    B_of_ctl_full,
    I89,
    I90,
    I91,
    mc_ras_n,
    I92,
    C_of_data_full,
    I93,
    I94,
    mem_out,
    I95,
    mc_odt,
    I96,
    mc_cas_n,
    I97,
    I98,
    I99,
    I100,
    I101,
    I102,
    I103,
    I104,
    mc_cmd,
    I105,
    I106,
    I107,
    I108,
    I109,
    I110,
    pi_dqs_found_lanes);
  output init_complete_r_timing;
  output O1;
  output O2;
  output O3;
  output calib_complete;
  output calib_cmd_wren;
  output calib_wrdata_en;
  output O4;
  output init_calib_complete;
  output tempmon_pi_f_inc;
  output idelay_inc;
  output rdlvl_stg1_done_r1;
  output [0:0]calib_sel;
  output calib_in_common;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output po_ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output reset_if;
  output O10;
  output samp_edge_cnt0_en_r;
  output O11;
  output pi_fine_dly_dec_done;
  output [0:0]out;
  output O12;
  output tempmon_pi_f_dec;
  output phy_if_reset_w;
  output O13;
  output rd_data_offset_cal_done;
  output wr_en;
  output [0:0]E;
  output wr_en_0;
  output [0:0]O14;
  output O15;
  output O16;
  output [5:0]COUNTERLOADVAL;
  output fine_adjust_done;
  output [35:0]O17;
  output [35:0]O18;
  output O19;
  output app_zq_ns;
  output [0:0]ADDRC;
  output O27;
  output O20;
  output [0:0]O21;
  output O22;
  output ififo_rst0;
  output O23;
  output ififo_rst0_1;
  output C_idelay_ce7_out;
  output C_po_fine_inc65_out;
  output C_po_fine_enable61_out;
  output C_po_coarse_enable63_out;
  output C_pi_rst_dqs_find75_out;
  output C_pi_fine_inc79_out;
  output C_pi_fine_enable77_out;
  output C_pi_counter_load_en81_out;
  output D_po_coarse_enable90_out;
  output D_po_fine_enable87_out;
  output D_po_fine_inc93_out;
  output A_idelay_ce17_out;
  output A_po_fine_enable126_out;
  output A_po_coarse_enable128_out;
  output A_po_fine_inc130_out;
  output A_pi_rst_dqs_find140_out;
  output A_pi_fine_enable142_out;
  output A_pi_fine_inc144_out;
  output A_pi_counter_load_en146_out;
  output of_wren_pre;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output of_wren_pre_2;
  output [3:0]O24;
  output [3:0]O25;
  output [3:0]O26;
  output [7:0]O28;
  output [7:0]O29;
  output [3:0]O30;
  output [3:0]O31;
  output [3:0]O32;
  output [3:0]O33;
  output [3:0]D0;
  output of_wren_pre_3;
  output [3:0]O34;
  output [3:0]O35;
  output [3:0]O36;
  output [3:0]O37;
  output [3:0]O38;
  output [3:0]O39;
  output [3:0]O40;
  output [3:0]O41;
  output [3:0]O42;
  output [3:0]O43;
  output [3:0]O44;
  output [7:0]O45;
  output [5:0]O46;
  output [1:0]O47;
  output [3:0]O48;
  output [1:0]O49;
  output wrlvl_final_if_rst;
  output [10:0]PHYCTLWD;
  output phy_read_calib;
  output O50;
  output O51;
  output O52;
  output [5:0]O53;
  output calib_sel0;
  output [22:0]phy_dout;
  output [15:0]O54;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output O55;
  output O57;
  output O59;
  output O60;
  output O61;
  output O62;
  input I1;
  input I7;
  input CLK;
  input prbs_rdlvl_done_pulse0;
  input [2:0]I8;
  input [0:0]SS;
  input I9;
  input phy_if_reset0;
  input tempmon_sel_pi_incdec;
  input I2;
  input I3;
  input I4;
  input phy_mc_go;
  input [0:0]I5;
  input I6;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input if_empty_v;
  input I42;
  input [0:0]I43;
  input tempmon_sample_en;
  input phy_rddata_en;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input I74;
  input I75;
  input I76;
  input I77;
  input I78;
  input I79;
  input I80;
  input I81;
  input I82;
  input [71:0]I83;
  input refresh_bank_r;
  input app_zq_req;
  input [0:0]tail_r;
  input I84;
  input I85;
  input [5:0]Q;
  input idelay_ld_rst;
  input idelay_ld_rst_4;
  input mc_wrdata_en;
  input I86;
  input A_of_data_full;
  input [35:0]I87;
  input I88;
  input B_of_ctl_full;
  input [23:0]I89;
  input [47:0]I90;
  input [5:0]I91;
  input [1:0]mc_ras_n;
  input I92;
  input C_of_data_full;
  input [35:0]I93;
  input I94;
  input [29:0]mem_out;
  input I95;
  input [0:0]mc_odt;
  input [0:0]I96;
  input [0:0]mc_cas_n;
  input [1:0]I97;
  input I98;
  input [0:0]I99;
  input [0:0]I100;
  input I101;
  input [0:0]I102;
  input [2:0]I103;
  input [11:0]I104;
  input [1:0]mc_cmd;
  input I105;
  input I106;
  input I107;
  input I108;
  input I109;
  input I110;
  input [1:0]pi_dqs_found_lanes;

  wire [0:0]ADDRC;
  wire A_idelay_ce17_out;
  wire A_of_data_full;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire B_of_ctl_full;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_of_data_full;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I100;
  wire I101;
  wire [0:0]I102;
  wire [2:0]I103;
  wire [11:0]I104;
  wire I105;
  wire I106;
  wire I107;
  wire I108;
  wire I109;
  wire I11;
  wire I110;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire [0:0]I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire [0:0]I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire I79;
  wire [2:0]I8;
  wire I80;
  wire I81;
  wire I82;
  wire [71:0]I83;
  wire I84;
  wire I85;
  wire I86;
  wire [35:0]I87;
  wire I88;
  wire [23:0]I89;
  wire I9;
  wire [47:0]I90;
  wire [5:0]I91;
  wire I92;
  wire [35:0]I93;
  wire I94;
  wire I95;
  wire [0:0]I96;
  wire [1:0]I97;
  wire I98;
  wire [0:0]I99;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [0:0]O14;
  wire O15;
  wire O16;
  wire [35:0]O17;
  wire [35:0]O18;
  wire O19;
  wire O2;
  wire O20;
  wire [0:0]O21;
  wire O22;
  wire O23;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [7:0]O28;
  wire [7:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [3:0]O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire O5;
  wire O50;
  wire O51;
  wire O52;
  wire [5:0]O53;
  wire [15:0]O54;
  wire O55;
  wire O57;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire O7;
  wire O8;
  wire O9;
  wire [10:0]PHYCTLWD;
  wire [5:0]Q;
  wire [0:0]SS;
  wire app_zq_ns;
  wire app_zq_req;
  wire cal1_dq_idel_inc;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire [4:0]cal1_wait_cnt_r_reg__0;
  wire cal1_wait_r;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [0:0]calib_sel;
  wire calib_sel0;
  wire calib_wrdata_en;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire cmd_po_en_stg2_f;
  wire [5:0]data1;
  wire detect_edge_done_r;
  wire detect_pi_found_dqs;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r2;
  wire fine_adj_state_r142_out;
  wire fine_adjust_done;
  wire found_stable_eye_last_r;
  wire idel_pat0_data_match_r0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [7:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0;
  wire idel_pat1_match_fall0_and_r;
  wire [7:1]idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire [7:0]idel_pat1_match_fall1_r;
  wire idel_pat1_match_rise0_and_r;
  wire [6:0]idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire [7:0]idel_pat1_match_rise1_r;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire idelay_ld_rst_4;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_1;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire init_calib_complete;
  wire init_complete_r_timing;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [29:0]mem_out;
  wire mpr_rdlvl_start_r;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_FSM_onehot_cal1_state_r[24]_i_4 ;
  wire \n_0_FSM_onehot_cal1_state_r[25]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_3 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_4 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_5 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_8 ;
  wire \n_0_cal1_cnt_cpt_r[0]_i_1 ;
  wire n_0_cal1_dlyinc_cpt_r_i_1;
  wire \n_0_cal1_state_r1[1]_i_3 ;
  wire n_0_cal1_wait_cnt_en_r_i_2;
  wire n_0_cal1_wait_cnt_en_r_i_3;
  wire \n_0_cal1_wait_cnt_r[4]_i_1 ;
  wire n_0_cal1_wait_r_i_1;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_12 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_13 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_14 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_15 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_16 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_17 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_11 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_12 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_13 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_14 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_15 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_16 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_13 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_14 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_15 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_16 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_20 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_21 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_23 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_27 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_28 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_35 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_37 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_38 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[1]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire n_0_detect_edge_done_r_i_1;
  wire n_0_detect_edge_done_r_i_2;
  wire \n_0_done_cnt[3]_i_2 ;
  wire \n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_0_first_edge_taps_r[5]_i_1 ;
  wire n_0_found_edge_r_i_1;
  wire n_0_found_edge_r_i_2;
  wire n_0_found_first_edge_r_i_1;
  wire n_0_found_second_edge_r_i_1;
  wire n_0_found_stable_eye_last_r_i_1;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.idel_pat_data_match_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ;
  wire \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ;
  wire \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ;
  wire \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ;
  wire \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ;
  wire \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ;
  wire \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ;
  wire \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ;
  wire \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ;
  wire n_0_idel_adj_inc_i_1;
  wire \n_0_idel_dec_cnt[3]_i_2 ;
  wire \n_0_idel_dec_cnt[4]_i_5 ;
  wire \n_0_idel_dec_cnt[4]_i_6 ;
  wire n_0_idel_pat_detect_valid_r_i_1;
  wire \n_0_idelay_tap_cnt_r[0][0][1]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][2]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][3]_i_2 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_2 ;
  wire \n_0_idelay_tap_cnt_r[0][1][4]_i_2 ;
  wire n_0_init_calib_complete_reg_rep__2;
  wire n_0_init_calib_complete_reg_rep__4;
  wire n_0_init_calib_complete_reg_rep__5;
  wire n_0_mpr_dec_cpt_r_i_1;
  wire n_0_mux_rd_valid_r_i_1;
  wire n_0_pi_cnt_dec_i_1;
  wire n_0_pi_cnt_dec_i_2;
  wire n_0_pi_stg2_load_timing_i_1;
  wire \n_0_pi_stg2_reg_l_timing[5]_i_1 ;
  wire n_0_rdlvl_last_byte_done_i_1;
  wire n_0_rdlvl_rank_done_r_i_1;
  wire n_0_rdlvl_stg1_done_i_1;
  wire \n_0_regl_dqs_cnt[1]_i_2 ;
  wire n_0_reset_if_r8_reg_srl8;
  wire n_0_samp_cnt_done_r_i_2;
  wire n_0_samp_cnt_done_r_i_3;
  wire n_0_samp_edge_cnt1_en_r_i_2;
  wire n_0_samp_edge_cnt1_en_r_i_3;
  wire \n_0_second_edge_taps_r[5]_i_1 ;
  wire n_0_store_sr_r_i_1;
  wire \n_0_tap_cnt_cpt_r[1]_i_1 ;
  wire \n_0_wait_cnt_r[1]_i_1 ;
  wire \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_10_u_ddr_phy_rdlvl;
  wire \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_11_u_ddr_phy_init;
  wire n_11_u_ddr_phy_wrcal;
  wire n_125_u_ddr_phy_rdlvl;
  wire \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_132_u_ddr_phy_rdlvl;
  wire n_133_u_ddr_phy_rdlvl;
  wire n_134_u_ddr_phy_rdlvl;
  wire \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_141_u_ddr_phy_rdlvl;
  wire n_156_u_ddr_phy_rdlvl;
  wire n_165_u_ddr_phy_rdlvl;
  wire n_166_u_ddr_phy_rdlvl;
  wire n_167_u_ddr_phy_rdlvl;
  wire n_168_u_ddr_phy_rdlvl;
  wire n_169_u_ddr_phy_rdlvl;
  wire n_16_u_ddr_phy_init;
  wire n_170_u_ddr_phy_rdlvl;
  wire n_171_u_ddr_phy_rdlvl;
  wire n_172_u_ddr_phy_init;
  wire n_172_u_ddr_phy_rdlvl;
  wire n_173_u_ddr_phy_rdlvl;
  wire n_199_u_ddr_phy_rdlvl;
  wire n_1_u_ddr_phy_rdlvl;
  wire n_200_u_ddr_phy_rdlvl;
  wire n_205_u_ddr_phy_init;
  wire n_206_u_ddr_phy_init;
  wire n_207_u_ddr_phy_init;
  wire n_219_u_ddr_phy_rdlvl;
  wire n_227_u_ddr_phy_rdlvl;
  wire n_235_u_ddr_phy_rdlvl;
  wire n_243_u_ddr_phy_rdlvl;
  wire n_251_u_ddr_phy_rdlvl;
  wire n_259_u_ddr_phy_rdlvl;
  wire n_25_u_ddr_phy_init;
  wire n_267_u_ddr_phy_rdlvl;
  wire n_275_u_ddr_phy_rdlvl;
  wire n_282_u_ddr_phy_rdlvl;
  wire n_284_u_ddr_phy_rdlvl;
  wire n_289_u_ddr_phy_rdlvl;
  wire n_290_u_ddr_phy_rdlvl;
  wire n_291_u_ddr_phy_rdlvl;
  wire n_298_u_ddr_phy_rdlvl;
  wire n_299_u_ddr_phy_rdlvl;
  wire n_2_ddr_phy_tempmon_0;
  wire n_2_u_ddr_phy_init;
  wire n_2_u_ddr_phy_rdlvl;
  wire n_300_u_ddr_phy_rdlvl;
  wire n_301_u_ddr_phy_rdlvl;
  wire n_302_u_ddr_phy_rdlvl;
  wire n_303_u_ddr_phy_rdlvl;
  wire n_304_u_ddr_phy_rdlvl;
  wire n_305_u_ddr_phy_rdlvl;
  wire n_306_u_ddr_phy_rdlvl;
  wire n_307_u_ddr_phy_rdlvl;
  wire n_308_u_ddr_phy_rdlvl;
  wire n_309_u_ddr_phy_rdlvl;
  wire n_315_u_ddr_phy_rdlvl;
  wire n_316_u_ddr_phy_rdlvl;
  wire n_322_u_ddr_phy_rdlvl;
  wire n_323_u_ddr_phy_rdlvl;
  wire n_324_u_ddr_phy_rdlvl;
  wire n_325_u_ddr_phy_rdlvl;
  wire n_326_u_ddr_phy_rdlvl;
  wire n_327_u_ddr_phy_rdlvl;
  wire n_328_u_ddr_phy_rdlvl;
  wire n_329_u_ddr_phy_rdlvl;
  wire n_330_u_ddr_phy_rdlvl;
  wire n_331_u_ddr_phy_rdlvl;
  wire n_332_u_ddr_phy_rdlvl;
  wire n_333_u_ddr_phy_rdlvl;
  wire n_334_u_ddr_phy_rdlvl;
  wire n_335_u_ddr_phy_rdlvl;
  wire n_336_u_ddr_phy_rdlvl;
  wire n_337_u_ddr_phy_rdlvl;
  wire n_338_u_ddr_phy_rdlvl;
  wire n_339_u_ddr_phy_rdlvl;
  wire n_340_u_ddr_phy_rdlvl;
  wire n_341_u_ddr_phy_rdlvl;
  wire n_342_u_ddr_phy_rdlvl;
  wire n_343_u_ddr_phy_rdlvl;
  wire n_344_u_ddr_phy_rdlvl;
  wire n_345_u_ddr_phy_rdlvl;
  wire n_346_u_ddr_phy_rdlvl;
  wire n_347_u_ddr_phy_rdlvl;
  wire n_348_u_ddr_phy_rdlvl;
  wire n_349_u_ddr_phy_rdlvl;
  wire n_351_u_ddr_phy_rdlvl;
  wire n_352_u_ddr_phy_rdlvl;
  wire n_353_u_ddr_phy_rdlvl;
  wire n_354_u_ddr_phy_rdlvl;
  wire n_355_u_ddr_phy_rdlvl;
  wire n_356_u_ddr_phy_rdlvl;
  wire n_357_u_ddr_phy_rdlvl;
  wire n_358_u_ddr_phy_rdlvl;
  wire n_359_u_ddr_phy_rdlvl;
  wire n_361_u_ddr_phy_rdlvl;
  wire n_363_u_ddr_phy_rdlvl;
  wire n_365_u_ddr_phy_rdlvl;
  wire n_367_u_ddr_phy_rdlvl;
  wire n_369_u_ddr_phy_rdlvl;
  wire n_370_u_ddr_phy_rdlvl;
  wire n_372_u_ddr_phy_rdlvl;
  wire n_373_u_ddr_phy_rdlvl;
  wire n_374_u_ddr_phy_rdlvl;
  wire n_375_u_ddr_phy_rdlvl;
  wire n_376_u_ddr_phy_rdlvl;
  wire n_384_u_ddr_phy_rdlvl;
  wire n_385_u_ddr_phy_rdlvl;
  wire n_386_u_ddr_phy_rdlvl;
  wire n_387_u_ddr_phy_rdlvl;
  wire n_388_u_ddr_phy_rdlvl;
  wire n_389_u_ddr_phy_rdlvl;
  wire n_390_u_ddr_phy_rdlvl;
  wire n_391_u_ddr_phy_rdlvl;
  wire n_392_u_ddr_phy_rdlvl;
  wire n_394_u_ddr_phy_rdlvl;
  wire n_395_u_ddr_phy_rdlvl;
  wire n_396_u_ddr_phy_rdlvl;
  wire n_397_u_ddr_phy_rdlvl;
  wire n_398_u_ddr_phy_rdlvl;
  wire n_399_u_ddr_phy_rdlvl;
  wire n_3_u_ddr_phy_rdlvl;
  wire n_400_u_ddr_phy_rdlvl;
  wire n_415_u_ddr_phy_rdlvl;
  wire n_428_u_ddr_phy_rdlvl;
  wire n_429_u_ddr_phy_rdlvl;
  wire n_430_u_ddr_phy_rdlvl;
  wire n_431_u_ddr_phy_rdlvl;
  wire n_450_u_ddr_phy_rdlvl;
  wire n_451_u_ddr_phy_rdlvl;
  wire n_452_u_ddr_phy_rdlvl;
  wire n_455_u_ddr_phy_rdlvl;
  wire n_457_u_ddr_phy_rdlvl;
  wire n_458_u_ddr_phy_rdlvl;
  wire n_459_u_ddr_phy_rdlvl;
  wire n_460_u_ddr_phy_rdlvl;
  wire n_461_u_ddr_phy_rdlvl;
  wire n_462_u_ddr_phy_rdlvl;
  wire n_463_u_ddr_phy_rdlvl;
  wire n_464_u_ddr_phy_rdlvl;
  wire n_465_u_ddr_phy_rdlvl;
  wire n_466_u_ddr_phy_rdlvl;
  wire n_467_u_ddr_phy_rdlvl;
  wire n_468_u_ddr_phy_rdlvl;
  wire n_4_ddr_phy_tempmon_0;
  wire \n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_4_u_ddr_phy_rdlvl;
  wire n_4_u_ddr_phy_wrcal;
  wire n_59_u_ddr_phy_rdlvl;
  wire n_60_u_ddr_phy_rdlvl;
  wire n_61_u_ddr_phy_rdlvl;
  wire n_64_u_ddr_phy_rdlvl;
  wire n_65_u_ddr_phy_rdlvl;
  wire n_66_u_ddr_phy_rdlvl;
  wire n_67_u_ddr_phy_rdlvl;
  wire n_6_u_ddr_phy_rdlvl;
  wire n_6_u_ddr_phy_wrcal;
  wire n_71_u_ddr_phy_rdlvl;
  wire n_73_u_ddr_phy_rdlvl;
  wire n_76_u_ddr_phy_rdlvl;
  wire n_77_u_ddr_phy_rdlvl;
  wire n_78_u_ddr_phy_rdlvl;
  wire n_79_u_ddr_phy_rdlvl;
  wire \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_7_u_ddr_phy_rdlvl;
  wire n_82_u_ddr_phy_rdlvl;
  wire n_83_u_ddr_phy_rdlvl;
  wire \n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_9_u_ddr_phy_rdlvl;
  wire n_9_u_ddr_phy_wrcal;
  wire of_wren_pre;
  wire of_wren_pre_2;
  wire of_wren_pre_3;
  wire [0:0]out;
  wire p_0_in100_in;
  wire p_0_in103_in;
  wire p_0_in106_in;
  wire p_0_in10_in;
  wire p_0_in139_in;
  wire p_0_in13_in;
  wire p_0_in151_in;
  wire p_0_in164_in;
  wire p_0_in16_in;
  wire p_0_in177_in;
  wire p_0_in190_in;
  wire p_0_in1_in;
  wire p_0_in203_in;
  wire p_0_in216_in;
  wire p_0_in229_in;
  wire p_0_in242_in;
  wire p_0_in255_in;
  wire p_0_in268_in;
  wire p_0_in281_in;
  wire p_0_in294_in;
  wire p_0_in307_in;
  wire p_0_in359_in;
  wire p_0_in368_in;
  wire p_0_in38_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_in91_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_11_in;
  wire p_142_out;
  wire p_155_out;
  wire p_168_out;
  wire p_181_out;
  wire p_194_out;
  wire p_1_in11_in;
  wire p_1_in141_in;
  wire p_1_in14_in;
  wire p_1_in154_in;
  wire p_1_in167_in;
  wire p_1_in17_in;
  wire p_1_in180_in;
  wire p_1_in193_in;
  wire p_1_in206_in;
  wire p_1_in219_in;
  wire p_1_in232_in;
  wire p_1_in245_in;
  wire p_1_in258_in;
  wire p_1_in25_in;
  wire p_1_in271_in;
  wire p_1_in284_in;
  wire p_1_in297_in;
  wire p_1_in2_in;
  wire p_1_in310_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_207_out;
  wire p_220_out;
  wire p_233_out;
  wire p_246_out;
  wire p_259_out;
  wire p_272_out;
  wire p_285_out;
  wire p_298_out;
  wire p_2_in152_in;
  wire p_2_in165_in;
  wire p_2_in178_in;
  wire p_2_in191_in;
  wire p_2_in204_in;
  wire p_2_in217_in;
  wire p_2_in230_in;
  wire p_2_in243_in;
  wire p_2_in256_in;
  wire p_2_in269_in;
  wire p_2_in282_in;
  wire p_2_in295_in;
  wire p_2_in308_in;
  wire p_2_in40_in;
  wire p_311_out;
  wire p_324_out;
  wire p_337_out;
  wire p_3_in140_in;
  wire p_3_in153_in;
  wire p_3_in166_in;
  wire p_3_in179_in;
  wire p_3_in192_in;
  wire p_3_in205_in;
  wire p_3_in218_in;
  wire p_3_in231_in;
  wire p_3_in244_in;
  wire p_3_in257_in;
  wire p_3_in270_in;
  wire p_3_in283_in;
  wire p_3_in296_in;
  wire p_3_in309_in;
  wire p_41_in;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire pat0_data_match_r0;
  wire pat0_match_fall0_and_r;
  wire [7:0]pat0_match_fall0_r;
  wire pat0_match_fall1_and_r;
  wire [7:0]pat0_match_fall1_r;
  wire pat0_match_rise0_and_r;
  wire [7:0]pat0_match_rise0_r;
  wire pat0_match_rise1_and_r;
  wire [7:0]pat0_match_rise1_r;
  wire pat1_data_match_r0;
  wire pat1_match_fall0_and_r;
  wire [7:0]pat1_match_fall0_r;
  wire pat1_match_fall1_and_r;
  wire [6:0]pat1_match_fall1_r;
  wire pat1_match_rise0_and_r;
  wire [7:1]pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire [7:0]pat1_match_rise1_r;
  wire [7:0]pb_detect_edge_done_r;
  wire [7:0]pb_found_stable_eye_r;
  wire pb_found_stable_eye_r55_out;
  wire pb_found_stable_eye_r59_out;
  wire pb_found_stable_eye_r63_out;
  wire pb_found_stable_eye_r67_out;
  wire pb_found_stable_eye_r71_out;
  wire pb_found_stable_eye_r75_out;
  wire pb_found_stable_eye_r79_out;
  wire [22:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0;
  wire phy_if_reset_w;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_calib_done;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire pi_stg2_load_timing0;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire po_ck_addr_cmd_delay_done;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire prech_req;
  wire rd_data_offset_cal_done;
  wire rdlvl_last_byte_done;
  wire rdlvl_prech_req;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire refresh_bank_r;
  wire reset_if;
  wire reset_if_r9;
  wire [5:1]right_edge_taps_r;
  wire samp_edge_cnt0_en_r;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire samp_edge_cnt1_en_r0;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire sr_valid_r112_out;
  wire sr_valid_r2;
  wire stg1_wr_done;
  wire [0:0]tail_r;
  wire tap_limit_cpt_r;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire [3:0]wait_cnt_r_reg__0;
  wire wr_en;
  wire wr_en_0;
  wire [0:0]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;

LUT5 #(
    .INIT(32'hFFFFEFEA)) 
     \FSM_onehot_cal1_state_r[24]_i_4 
       (.I0(n_355_u_ddr_phy_rdlvl),
        .I1(n_352_u_ddr_phy_rdlvl),
        .I2(n_6_u_ddr_phy_rdlvl),
        .I3(n_353_u_ddr_phy_rdlvl),
        .I4(n_354_u_ddr_phy_rdlvl),
        .O(\n_0_FSM_onehot_cal1_state_r[24]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_cal1_state_r[25]_i_2 
       (.I0(n_78_u_ddr_phy_rdlvl),
        .I1(out),
        .I2(n_83_u_ddr_phy_rdlvl),
        .I3(n_82_u_ddr_phy_rdlvl),
        .I4(n_71_u_ddr_phy_rdlvl),
        .O(\n_0_FSM_onehot_cal1_state_r[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
     \FSM_onehot_cal1_state_r[33]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[33]_i_3 ),
        .I1(p_0_in38_in),
        .I2(p_41_in),
        .I3(detect_edge_done_r),
        .I4(\n_0_FSM_onehot_cal1_state_r[33]_i_4 ),
        .I5(\n_0_FSM_onehot_cal1_state_r[33]_i_5 ),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_cal1_state_r[33]_i_3 
       (.I0(cal1_dq_idel_inc),
        .I1(n_67_u_ddr_phy_rdlvl),
        .I2(p_0_in359_in),
        .I3(n_65_u_ddr_phy_rdlvl),
        .I4(\n_0_FSM_onehot_cal1_state_r[33]_i_8 ),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_3 ));
LUT5 #(
    .INIT(32'h22F20000)) 
     \FSM_onehot_cal1_state_r[33]_i_4 
       (.I0(O4),
        .I1(rdlvl_stg1_start_r),
        .I2(n_207_u_ddr_phy_init),
        .I3(mpr_rdlvl_start_r),
        .I4(n_83_u_ddr_phy_rdlvl),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_4 ));
LUT6 #(
    .INIT(64'hFF00FFFF0000FDFD)) 
     \FSM_onehot_cal1_state_r[33]_i_5 
       (.I0(\n_0_cal1_state_r1[1]_i_3 ),
        .I1(n_341_u_ddr_phy_rdlvl),
        .I2(n_60_u_ddr_phy_rdlvl),
        .I3(I41),
        .I4(cal1_wait_r),
        .I5(out),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_5 ));
LUT5 #(
    .INIT(32'hFFFFFFF8)) 
     \FSM_onehot_cal1_state_r[33]_i_8 
       (.I0(prech_done),
        .I1(n_61_u_ddr_phy_rdlvl),
        .I2(p_0_in368_in),
        .I3(n_64_u_ddr_phy_rdlvl),
        .I4(n_79_u_ddr_phy_rdlvl),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT2 #(
    .INIT(4'h8)) 
     app_zq_r_i_1
       (.I0(O5),
        .I1(app_zq_req),
        .O(app_zq_ns));
LUT6 #(
    .INIT(64'h1E1E1E5E50505050)) 
     \cal1_cnt_cpt_r[0]_i_1 
       (.I0(p_0_in359_in),
        .I1(prech_done),
        .I2(n_6_u_ddr_phy_rdlvl),
        .I3(n_395_u_ddr_phy_rdlvl),
        .I4(n_394_u_ddr_phy_rdlvl),
        .I5(n_61_u_ddr_phy_rdlvl),
        .O(\n_0_cal1_cnt_cpt_r[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     cal1_dlyinc_cpt_r_i_1
       (.I0(n_64_u_ddr_phy_rdlvl),
        .I1(tap_limit_cpt_r),
        .O(n_0_cal1_dlyinc_cpt_r_i_1));
LUT3 #(
    .INIT(8'h01)) 
     \cal1_state_r1[1]_i_3 
       (.I0(n_78_u_ddr_phy_rdlvl),
        .I1(p_8_in),
        .I2(n_71_u_ddr_phy_rdlvl),
        .O(\n_0_cal1_state_r1[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     cal1_wait_cnt_en_r_i_1
       (.I0(n_0_cal1_wait_cnt_en_r_i_2),
        .I1(n_76_u_ddr_phy_rdlvl),
        .I2(n_0_cal1_wait_cnt_en_r_i_3),
        .I3(p_6_in),
        .I4(n_73_u_ddr_phy_rdlvl),
        .I5(n_359_u_ddr_phy_rdlvl),
        .O(cal1_wait_cnt_en_r0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     cal1_wait_cnt_en_r_i_2
       (.I0(n_60_u_ddr_phy_rdlvl),
        .I1(p_8_in),
        .I2(n_66_u_ddr_phy_rdlvl),
        .I3(out),
        .I4(p_9_in),
        .I5(p_11_in),
        .O(n_0_cal1_wait_cnt_en_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT2 #(
    .INIT(4'hE)) 
     cal1_wait_cnt_en_r_i_3
       (.I0(n_82_u_ddr_phy_rdlvl),
        .I1(n_71_u_ddr_phy_rdlvl),
        .O(n_0_cal1_wait_cnt_en_r_i_3));
LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
     \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[4]),
        .I1(cal1_wait_cnt_r_reg__0[3]),
        .I2(cal1_wait_cnt_r_reg__0[2]),
        .I3(cal1_wait_cnt_r_reg__0[0]),
        .I4(cal1_wait_cnt_r_reg__0[1]),
        .I5(cal1_wait_cnt_en_r),
        .O(\n_0_cal1_wait_cnt_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
     cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_r_reg__0[4]),
        .I1(cal1_wait_cnt_r_reg__0[3]),
        .I2(cal1_wait_cnt_r_reg__0[2]),
        .I3(cal1_wait_cnt_r_reg__0[0]),
        .I4(cal1_wait_cnt_r_reg__0[1]),
        .I5(cal1_wait_cnt_en_r),
        .O(n_0_cal1_wait_r_i_1));
FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(calib_sel),
        .R(1'b0));
FDRE \calib_zero_ctrl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I4),
        .Q(calib_zero_ctrl),
        .R(1'b0));
FDSE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_4_ddr_phy_tempmon_0),
        .Q(calib_zero_inputs),
        .S(SS));
LUT4 #(
    .INIT(16'h0020)) 
     \cnt_idel_dec_cpt_r[1]_i_10 
       (.I0(right_edge_taps_r[1]),
        .I1(n_340_u_ddr_phy_rdlvl),
        .I2(n_339_u_ddr_phy_rdlvl),
        .I3(n_338_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_10 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[1]_i_12 
       (.I0(n_465_u_ddr_phy_rdlvl),
        .I1(n_459_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_12 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[1]_i_13 
       (.I0(n_466_u_ddr_phy_rdlvl),
        .I1(n_460_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_13 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[1]_i_14 
       (.I0(n_467_u_ddr_phy_rdlvl),
        .I1(n_461_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_14 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[1]_i_15 
       (.I0(n_468_u_ddr_phy_rdlvl),
        .I1(n_462_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_15 ));
LUT6 #(
    .INIT(64'h2F22222220222222)) 
     \cnt_idel_dec_cpt_r[1]_i_16 
       (.I0(n_315_u_ddr_phy_rdlvl),
        .I1(n_290_u_ddr_phy_rdlvl),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_327_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_16 ));
LUT6 #(
    .INIT(64'hEFEEEEEEE0EEEEEE)) 
     \cnt_idel_dec_cpt_r[1]_i_17 
       (.I0(n_290_u_ddr_phy_rdlvl),
        .I1(n_315_u_ddr_phy_rdlvl),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_327_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_17 ));
LUT6 #(
    .INIT(64'h1101100001011000)) 
     \cnt_idel_dec_cpt_r[1]_i_5 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_10 ),
        .I1(n_333_u_ddr_phy_rdlvl),
        .I2(n_334_u_ddr_phy_rdlvl),
        .I3(n_306_u_ddr_phy_rdlvl),
        .I4(n_316_u_ddr_phy_rdlvl),
        .I5(n_290_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[1]_i_7 
       (.I0(n_431_u_ddr_phy_rdlvl),
        .I1(p_0_in359_in),
        .I2(n_332_u_ddr_phy_rdlvl),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(n_330_u_ddr_phy_rdlvl),
        .I5(n_331_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_10 
       (.I0(right_edge_taps_r[2]),
        .I1(n_460_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_10 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(right_edge_taps_r[1]),
        .I1(n_461_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_11 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_12 
       (.I0(n_315_u_ddr_phy_rdlvl),
        .I1(n_462_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_12 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(right_edge_taps_r[3]),
        .I1(n_459_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_9 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[3]_i_10 
       (.I0(n_464_u_ddr_phy_rdlvl),
        .I1(n_458_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ));
LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
     \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(n_324_u_ddr_phy_rdlvl),
        .I1(n_316_u_ddr_phy_rdlvl),
        .I2(n_290_u_ddr_phy_rdlvl),
        .I3(right_edge_taps_r[3]),
        .I4(data1[3]),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[3]_i_9 
       (.I0(n_463_u_ddr_phy_rdlvl),
        .I1(n_457_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_9 ));
LUT6 #(
    .INIT(64'hDFD5202A202ADFD5)) 
     \cnt_idel_dec_cpt_r[4]_i_10 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_15 ),
        .I2(data1[3]),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_16 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .I5(n_343_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_10 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[4]_i_13 
       (.I0(right_edge_taps_r[5]),
        .I1(n_457_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_13 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[4]_i_14 
       (.I0(right_edge_taps_r[4]),
        .I1(n_458_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_14 ));
LUT6 #(
    .INIT(64'hEFEEEEEEE0EEEEEE)) 
     \cnt_idel_dec_cpt_r[4]_i_15 
       (.I0(n_290_u_ddr_phy_rdlvl),
        .I1(right_edge_taps_r[3]),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_324_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_15 ));
LUT6 #(
    .INIT(64'h2F22222220222222)) 
     \cnt_idel_dec_cpt_r[4]_i_16 
       (.I0(right_edge_taps_r[3]),
        .I1(n_290_u_ddr_phy_rdlvl),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_324_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_16 ));
LUT6 #(
    .INIT(64'h405454D5BFABAB2A)) 
     \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(n_328_u_ddr_phy_rdlvl),
        .I1(n_309_u_ddr_phy_rdlvl),
        .I2(n_307_u_ddr_phy_rdlvl),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .I4(n_308_u_ddr_phy_rdlvl),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(n_316_u_ddr_phy_rdlvl),
        .I1(n_334_u_ddr_phy_rdlvl),
        .I2(n_304_u_ddr_phy_rdlvl),
        .I3(n_290_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ));
LUT6 #(
    .INIT(64'h00000000111DDD1D)) 
     \cnt_idel_dec_cpt_r[5]_i_13 
       (.I0(n_323_u_ddr_phy_rdlvl),
        .I1(n_316_u_ddr_phy_rdlvl),
        .I2(right_edge_taps_r[4]),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(data1[4]),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_13 ));
LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
     \cnt_idel_dec_cpt_r[5]_i_14 
       (.I0(n_322_u_ddr_phy_rdlvl),
        .I1(n_316_u_ddr_phy_rdlvl),
        .I2(right_edge_taps_r[5]),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(data1[5]),
        .I5(n_329_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_14 ));
LUT5 #(
    .INIT(32'h0000FEFC)) 
     \cnt_idel_dec_cpt_r[5]_i_15 
       (.I0(n_430_u_ddr_phy_rdlvl),
        .I1(n_335_u_ddr_phy_rdlvl),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_27 ),
        .I3(n_429_u_ddr_phy_rdlvl),
        .I4(n_308_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     \cnt_idel_dec_cpt_r[5]_i_16 
       (.I0(data1[3]),
        .I1(right_edge_taps_r[3]),
        .I2(n_290_u_ddr_phy_rdlvl),
        .I3(n_316_u_ddr_phy_rdlvl),
        .I4(n_324_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cnt_idel_dec_cpt_r[5]_i_20 
       (.I0(n_428_u_ddr_phy_rdlvl),
        .I1(p_0_in359_in),
        .I2(n_332_u_ddr_phy_rdlvl),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(n_330_u_ddr_phy_rdlvl),
        .I5(n_331_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_21 
       (.I0(n_429_u_ddr_phy_rdlvl),
        .I1(p_0_in359_in),
        .I2(n_332_u_ddr_phy_rdlvl),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(n_330_u_ddr_phy_rdlvl),
        .I5(n_331_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cnt_idel_dec_cpt_r[5]_i_23 
       (.I0(n_430_u_ddr_phy_rdlvl),
        .I1(p_0_in359_in),
        .I2(n_332_u_ddr_phy_rdlvl),
        .I3(n_290_u_ddr_phy_rdlvl),
        .I4(n_330_u_ddr_phy_rdlvl),
        .I5(n_331_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_27 
       (.I0(n_331_u_ddr_phy_rdlvl),
        .I1(n_59_u_ddr_phy_rdlvl),
        .I2(n_61_u_ddr_phy_rdlvl),
        .I3(p_9_in),
        .I4(n_79_u_ddr_phy_rdlvl),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_35 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_27 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \cnt_idel_dec_cpt_r[5]_i_28 
       (.I0(n_326_u_ddr_phy_rdlvl),
        .I1(n_340_u_ddr_phy_rdlvl),
        .I2(n_78_u_ddr_phy_rdlvl),
        .I3(p_8_in),
        .I4(n_71_u_ddr_phy_rdlvl),
        .I5(n_344_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_28 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_35 
       (.I0(p_11_in),
        .I1(cal1_dq_idel_inc),
        .I2(n_67_u_ddr_phy_rdlvl),
        .I3(n_66_u_ddr_phy_rdlvl),
        .I4(n_290_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_35 ));
LUT6 #(
    .INIT(64'h202222222F222222)) 
     \cnt_idel_dec_cpt_r[5]_i_37 
       (.I0(right_edge_taps_r[1]),
        .I1(n_290_u_ddr_phy_rdlvl),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_326_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_37 ));
LUT6 #(
    .INIT(64'hE0EEEEEEEFEEEEEE)) 
     \cnt_idel_dec_cpt_r[5]_i_38 
       (.I0(n_290_u_ddr_phy_rdlvl),
        .I1(right_edge_taps_r[1]),
        .I2(n_340_u_ddr_phy_rdlvl),
        .I3(n_344_u_ddr_phy_rdlvl),
        .I4(\n_0_cal1_state_r1[1]_i_3 ),
        .I5(n_326_u_ddr_phy_rdlvl),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_38 ));
LUT6 #(
    .INIT(64'h8B888BBB8BBB8B88)) 
     \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(n_337_u_ddr_phy_rdlvl),
        .I1(n_305_u_ddr_phy_rdlvl),
        .I2(right_edge_taps_r[5]),
        .I3(n_336_u_ddr_phy_rdlvl),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_13 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_14 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_5 ));
LUT6 #(
    .INIT(64'hDFFF00000000DFFF)) 
     \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I2(n_309_u_ddr_phy_rdlvl),
        .I3(n_307_u_ddr_phy_rdlvl),
        .I4(n_343_u_ddr_phy_rdlvl),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_6 ));
LUT6 #(
    .INIT(64'h8BBB8B888B888BBB)) 
     \cnt_idel_dec_cpt_r[5]_i_9 
       (.I0(n_337_u_ddr_phy_rdlvl),
        .I1(n_305_u_ddr_phy_rdlvl),
        .I2(right_edge_taps_r[5]),
        .I3(n_336_u_ddr_phy_rdlvl),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_13 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_14 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ));
MUXF7 \cnt_idel_dec_cpt_r_reg[1]_i_9 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_16 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[1]_i_17 ),
        .O(\n_0_cnt_idel_dec_cpt_r_reg[1]_i_9 ),
        .S(data1[0]));
MUXF7 \cnt_idel_dec_cpt_r_reg[5]_i_30 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_37 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_38 ),
        .O(\n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .S(data1[1]));
mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon ddr_phy_tempmon_0
       (.CLK(CLK),
        .I1(calib_complete),
        .I103(I103),
        .I104(I104),
        .I2(O20),
        .I3(O3),
        .I4(po_ck_addr_cmd_delay_done),
        .I42(I42),
        .I8(I8),
        .O1(tempmon_pi_f_inc),
        .O2(tempmon_pi_f_dec),
        .O3(n_2_ddr_phy_tempmon_0),
        .O4(n_4_ddr_phy_tempmon_0),
        .calib_sel0(calib_sel0),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .tempmon_sample_en(tempmon_sample_en));
LUT3 #(
    .INIT(8'h80)) 
     detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[1]),
        .I1(pb_detect_edge_done_r[0]),
        .I2(n_0_detect_edge_done_r_i_2),
        .O(n_0_detect_edge_done_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[3]),
        .I1(pb_detect_edge_done_r[2]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(pb_detect_edge_done_r[4]),
        .I5(pb_detect_edge_done_r[5]),
        .O(n_0_detect_edge_done_r_i_2));
LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
     \done_cnt[3]_i_2 
       (.I0(n_351_u_ddr_phy_rdlvl),
        .I1(n_335_u_ddr_phy_rdlvl),
        .I2(n_60_u_ddr_phy_rdlvl),
        .I3(n_450_u_ddr_phy_rdlvl),
        .I4(n_333_u_ddr_phy_rdlvl),
        .I5(n_342_u_ddr_phy_rdlvl),
        .O(\n_0_done_cnt[3]_i_2 ));
mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .CLK(CLK),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .I1(n_206_u_ddr_phy_init),
        .I2(n_2_u_ddr_phy_init),
        .I3(calib_in_common),
        .I4(calib_sel),
        .I5(po_ck_addr_cmd_delay_done),
        .I6(n_172_u_ddr_phy_init),
        .I76(I76),
        .I77(I77),
        .I8(I8[1]),
        .I98(I98),
        .O1(rd_data_offset_cal_done),
        .O2(\n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O3(\n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O4(\n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O5(\n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O50(O50),
        .O55(O55),
        .O57(O57),
        .O59(O59),
        .O6(\n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O7(\n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O8(\n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O9(\n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .SS(SS),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adj_state_r142_out(fine_adj_state_r142_out),
        .fine_adjust_done(fine_adjust_done),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_1(ififo_rst0_1),
        .out(\n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .p_1_in25_in(p_1_in25_in),
        .phy_if_reset(phy_if_reset),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_en_s2_f(cmd_po_en_stg2_f),
        .prech_done(prech_done));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \first_edge_taps_r[5]_i_1 
       (.I0(n_61_u_ddr_phy_rdlvl),
        .I1(p_0_in38_in),
        .O(\n_0_first_edge_taps_r[5]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     found_edge_r_i_1
       (.I0(n_171_u_ddr_phy_rdlvl),
        .I1(n_172_u_ddr_phy_rdlvl),
        .I2(n_0_found_edge_r_i_2),
        .O(n_0_found_edge_r_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     found_edge_r_i_2
       (.I0(n_169_u_ddr_phy_rdlvl),
        .I1(n_170_u_ddr_phy_rdlvl),
        .I2(n_166_u_ddr_phy_rdlvl),
        .I3(n_165_u_ddr_phy_rdlvl),
        .I4(n_168_u_ddr_phy_rdlvl),
        .I5(n_167_u_ddr_phy_rdlvl),
        .O(n_0_found_edge_r_i_2));
LUT6 #(
    .INIT(64'hDDDD555588C80000)) 
     found_first_edge_r_i_1
       (.I0(n_61_u_ddr_phy_rdlvl),
        .I1(n_7_u_ddr_phy_rdlvl),
        .I2(detect_edge_done_r),
        .I3(tap_limit_cpt_r),
        .I4(p_0_in38_in),
        .I5(n_173_u_ddr_phy_rdlvl),
        .O(n_0_found_first_edge_r_i_1));
LUT6 #(
    .INIT(64'hD5D55555C0800000)) 
     found_second_edge_r_i_1
       (.I0(n_61_u_ddr_phy_rdlvl),
        .I1(found_stable_eye_last_r),
        .I2(n_173_u_ddr_phy_rdlvl),
        .I3(n_392_u_ddr_phy_rdlvl),
        .I4(p_0_in38_in),
        .I5(n_290_u_ddr_phy_rdlvl),
        .O(n_0_found_second_edge_r_i_1));
LUT3 #(
    .INIT(8'hB8)) 
     found_stable_eye_last_r_i_1
       (.I0(n_4_u_ddr_phy_rdlvl),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(n_0_found_stable_eye_last_r_i_1));
FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_11_u_ddr_phy_wrcal),
        .Q(O52),
        .R(1'b0));
FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_9_u_ddr_phy_wrcal),
        .Q(O51),
        .R(1'b0));
FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(calib_in_common),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.idel_pat0_data_match_r_i_1 
       (.I0(idel_pat0_match_rise0_and_r),
        .I1(idel_pat0_match_fall0_and_r),
        .I2(idel_pat0_match_fall1_and_r),
        .I3(idel_pat0_match_rise1_and_r),
        .O(idel_pat0_data_match_r0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[7]),
        .I1(idel_pat0_match_fall0_r[5]),
        .I2(\n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[1]),
        .I1(idel_pat0_match_fall0_r[6]),
        .I2(idel_pat0_match_fall0_r[4]),
        .I3(idel_pat0_match_fall0_r[0]),
        .I4(idel_pat0_match_fall0_r[2]),
        .I5(idel_pat0_match_fall0_r[3]),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[5]),
        .I1(idel_pat0_match_fall1_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[0]),
        .I1(idel_pat0_match_fall1_r[7]),
        .I2(idel_pat0_match_fall1_r[6]),
        .I3(idel_pat0_match_fall1_r[2]),
        .I4(idel_pat0_match_fall1_r[1]),
        .I5(idel_pat0_match_fall1_r[3]),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 
       (.I0(pat1_match_rise0_r[5]),
        .I1(idel_pat0_match_rise0_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[0]),
        .I1(idel_pat0_match_rise0_r[6]),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(idel_pat0_match_rise0_r[3]),
        .I4(pat1_match_rise0_r[1]),
        .I5(idel_pat0_match_rise0_r[2]),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[7]),
        .I1(idel_pat0_match_rise1_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[0]),
        .I1(idel_pat0_match_rise1_r[6]),
        .I2(idel_pat0_match_rise1_r[5]),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(idel_pat0_match_rise1_r[2]),
        .I5(idel_pat0_match_rise1_r[3]),
        .O(\n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.idel_pat1_data_match_r_i_1 
       (.I0(idel_pat1_match_rise0_and_r),
        .I1(idel_pat1_match_fall1_and_r),
        .I2(idel_pat1_match_rise1_and_r),
        .I3(idel_pat1_match_fall0_and_r),
        .O(idel_pat1_data_match_r0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 
       (.I0(idel_pat1_match_fall0_r[5]),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 
       (.I0(idel_pat1_match_fall0_r[6]),
        .I1(idel_pat1_match_fall0_r[7]),
        .I2(idel_pat1_match_fall0_r[2]),
        .I3(idel_pat1_match_fall0_r[3]),
        .I4(idel_pat0_match_fall0_r[0]),
        .I5(idel_pat1_match_fall0_r[1]),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 
       (.I0(idel_pat1_match_fall1_r[5]),
        .I1(idel_pat1_match_fall1_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[6]),
        .I1(idel_pat1_match_fall1_r[7]),
        .I2(idel_pat0_match_fall1_r[2]),
        .I3(idel_pat1_match_fall1_r[3]),
        .I4(idel_pat1_match_fall1_r[0]),
        .I5(idel_pat1_match_fall1_r[1]),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 
       (.I0(idel_pat1_match_rise0_r[5]),
        .I1(idel_pat1_match_rise0_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 
       (.I0(idel_pat1_match_rise0_r[6]),
        .I1(idel_pat0_match_rise0_r[7]),
        .I2(idel_pat1_match_rise0_r[2]),
        .I3(idel_pat0_match_rise0_r[3]),
        .I4(idel_pat1_match_rise0_r[0]),
        .I5(idel_pat1_match_rise0_r[1]),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(idel_pat1_match_rise1_r[4]),
        .I2(\n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat1_match_rise1_r[6]),
        .I1(idel_pat1_match_rise1_r[7]),
        .I2(idel_pat1_match_rise1_r[2]),
        .I3(idel_pat1_match_rise1_r[3]),
        .I4(idel_pat1_match_rise1_r[0]),
        .I5(idel_pat0_match_rise1_r[1]),
        .O(\n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \gen_pat_match_div2.idel_pat_data_match_i_1 
       (.I0(n_9_u_ddr_phy_rdlvl),
        .I1(n_10_u_ddr_phy_rdlvl),
        .I2(sr_valid_r2),
        .I3(n_289_u_ddr_phy_rdlvl),
        .O(\n_0_gen_pat_match_div2.idel_pat_data_match_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.pat0_data_match_r_i_1 
       (.I0(pat0_match_rise0_and_r),
        .I1(pat0_match_fall1_and_r),
        .I2(pat0_match_rise1_and_r),
        .I3(pat0_match_fall0_and_r),
        .O(pat0_data_match_r0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat0_match_fall0_and_r_i_1 
       (.I0(pat0_match_fall0_r[7]),
        .I1(pat0_match_fall0_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat0_match_fall0_and_r_i_2 
       (.I0(pat0_match_fall0_r[0]),
        .I1(pat0_match_fall0_r[6]),
        .I2(pat0_match_fall0_r[5]),
        .I3(pat0_match_fall0_r[1]),
        .I4(pat0_match_fall0_r[2]),
        .I5(pat0_match_fall0_r[3]),
        .O(\n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat0_match_fall1_and_r_i_1 
       (.I0(pat0_match_fall1_r[5]),
        .I1(pat0_match_fall1_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat0_match_fall1_and_r_i_2 
       (.I0(pat0_match_fall1_r[0]),
        .I1(pat0_match_fall1_r[6]),
        .I2(pat0_match_fall1_r[7]),
        .I3(pat0_match_fall1_r[3]),
        .I4(pat0_match_fall1_r[1]),
        .I5(pat0_match_fall1_r[2]),
        .O(\n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat0_match_rise0_and_r_i_1 
       (.I0(pat0_match_rise0_r[7]),
        .I1(pat0_match_rise0_r[5]),
        .I2(\n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat0_match_rise0_and_r_i_2 
       (.I0(pat0_match_rise0_r[1]),
        .I1(pat0_match_rise0_r[6]),
        .I2(pat0_match_rise0_r[4]),
        .I3(pat0_match_rise0_r[0]),
        .I4(pat0_match_rise0_r[2]),
        .I5(pat0_match_rise0_r[3]),
        .O(\n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat0_match_rise1_and_r_i_1 
       (.I0(pat0_match_rise1_r[5]),
        .I1(pat0_match_rise1_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat0_match_rise1_and_r_i_2 
       (.I0(pat0_match_rise1_r[0]),
        .I1(pat0_match_rise1_r[7]),
        .I2(pat0_match_rise1_r[6]),
        .I3(pat0_match_rise1_r[2]),
        .I4(pat0_match_rise1_r[1]),
        .I5(pat0_match_rise1_r[3]),
        .O(\n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_2 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.pat1_data_match_r_i_1 
       (.I0(pat1_match_rise0_and_r),
        .I1(pat1_match_fall1_and_r),
        .I2(pat1_match_rise1_and_r),
        .I3(pat1_match_fall0_and_r),
        .O(pat1_data_match_r0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat1_match_fall0_and_r_i_1 
       (.I0(pat0_match_fall0_r[5]),
        .I1(pat1_match_fall0_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat1_match_fall0_and_r_i_2 
       (.I0(pat1_match_fall0_r[6]),
        .I1(pat1_match_fall0_r[7]),
        .I2(pat1_match_fall0_r[2]),
        .I3(pat1_match_fall0_r[3]),
        .I4(pat1_match_fall0_r[0]),
        .I5(pat0_match_fall0_r[1]),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat1_match_fall1_and_r_i_1 
       (.I0(pat1_match_fall1_r[5]),
        .I1(pat1_match_fall1_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat1_match_fall1_and_r_i_2 
       (.I0(pat1_match_fall1_r[6]),
        .I1(pat0_match_fall1_r[7]),
        .I2(pat1_match_fall1_r[2]),
        .I3(pat0_match_fall1_r[3]),
        .I4(pat1_match_fall1_r[0]),
        .I5(pat1_match_fall1_r[1]),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat1_match_rise0_and_r_i_1 
       (.I0(pat1_match_rise0_r[7]),
        .I1(pat0_match_rise0_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat1_match_rise0_and_r_i_2 
       (.I0(pat0_match_rise0_r[0]),
        .I1(pat1_match_rise0_r[6]),
        .I2(pat1_match_rise0_r[5]),
        .I3(pat1_match_rise0_r[1]),
        .I4(pat1_match_rise0_r[2]),
        .I5(pat1_match_rise0_r[3]),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div2.pat1_match_rise1_and_r_i_1 
       (.I0(pat1_match_rise1_r[5]),
        .I1(pat1_match_rise1_r[4]),
        .I2(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat1_match_rise1_and_r_i_2 
       (.I0(pat0_match_rise1_r[6]),
        .I1(pat1_match_rise1_r[7]),
        .I2(pat0_match_rise1_r[2]),
        .I3(pat1_match_rise1_r[3]),
        .I4(pat1_match_rise1_r[0]),
        .I5(pat1_match_rise1_r[1]),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(n_251_u_ddr_phy_rdlvl),
        .I1(n_259_u_ddr_phy_rdlvl),
        .I2(n_275_u_ddr_phy_rdlvl),
        .I3(n_267_u_ddr_phy_rdlvl),
        .O(p_324_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(n_219_u_ddr_phy_rdlvl),
        .I1(n_227_u_ddr_phy_rdlvl),
        .I2(n_243_u_ddr_phy_rdlvl),
        .I3(n_235_u_ddr_phy_rdlvl),
        .O(p_337_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_3_in296_in),
        .I1(p_0_in294_in),
        .I2(p_2_in295_in),
        .I3(p_1_in297_in),
        .O(p_298_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_2_in308_in),
        .I1(p_0_in307_in),
        .I2(p_3_in309_in),
        .I3(p_1_in310_in),
        .O(p_311_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_0_in268_in),
        .I1(p_3_in270_in),
        .I2(p_2_in269_in),
        .I3(p_1_in271_in),
        .O(p_272_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_0_in281_in),
        .I1(p_3_in283_in),
        .I2(p_2_in282_in),
        .I3(p_1_in284_in),
        .O(p_285_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_0_in242_in),
        .I1(p_2_in243_in),
        .I2(p_3_in244_in),
        .I3(p_1_in245_in),
        .O(p_246_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_0_in255_in),
        .I1(p_3_in257_in),
        .I2(p_2_in256_in),
        .I3(p_1_in258_in),
        .O(p_259_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_2_in217_in),
        .I1(p_3_in218_in),
        .I2(p_0_in216_in),
        .I3(p_1_in219_in),
        .O(p_220_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_0_in229_in),
        .I1(p_2_in230_in),
        .I2(p_3_in231_in),
        .I3(p_1_in232_in),
        .O(p_233_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_2_in191_in),
        .I1(p_3_in192_in),
        .I2(p_0_in190_in),
        .I3(p_1_in193_in),
        .O(p_194_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_0_in203_in),
        .I1(p_3_in205_in),
        .I2(p_2_in204_in),
        .I3(p_1_in206_in),
        .O(p_207_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_2_in165_in),
        .I1(p_3_in166_in),
        .I2(p_0_in164_in),
        .I3(p_1_in167_in),
        .O(p_168_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_2_in178_in),
        .I1(p_3_in179_in),
        .I2(p_0_in177_in),
        .I3(p_1_in180_in),
        .O(p_181_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(n_282_u_ddr_phy_rdlvl),
        .I1(p_3_in140_in),
        .I2(p_0_in139_in),
        .I3(p_1_in141_in),
        .O(p_142_out));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(p_2_in152_in),
        .I1(p_3_in153_in),
        .I2(p_0_in151_in),
        .I3(p_1_in154_in),
        .O(p_155_out));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_125_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(pb_detect_edge_done_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(n_373_u_ddr_phy_rdlvl),
        .I1(n_165_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(n_372_u_ddr_phy_rdlvl),
        .I4(pb_detect_edge_done_r[0]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(pb_found_stable_eye_r79_out),
        .I1(n_384_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ),
        .I3(pb_found_stable_eye_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(n_125_u_ddr_phy_rdlvl),
        .I3(n_372_u_ddr_phy_rdlvl),
        .I4(n_134_u_ddr_phy_rdlvl),
        .I5(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in106_in),
        .I3(pb_detect_edge_done_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hF1F1F0F100000000)) 
     \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(n_370_u_ddr_phy_rdlvl),
        .I1(pb_detect_edge_done_r[1]),
        .I2(n_166_u_ddr_phy_rdlvl),
        .I3(n_356_u_ddr_phy_rdlvl),
        .I4(p_0_in16_in),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ));
LUT4 #(
    .INIT(16'hF580)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ),
        .I1(n_385_u_ddr_phy_rdlvl),
        .I2(pb_found_stable_eye_r75_out),
        .I3(pb_found_stable_eye_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 
       (.I0(p_0_in106_in),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in16_in),
        .I3(p_1_in17_in),
        .I4(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ),
        .I5(n_359_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in103_in),
        .I3(pb_detect_edge_done_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(n_369_u_ddr_phy_rdlvl),
        .I1(n_167_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in13_in),
        .I4(pb_detect_edge_done_r[2]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(pb_found_stable_eye_r71_out),
        .I1(n_386_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ),
        .I3(pb_found_stable_eye_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(p_0_in103_in),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in13_in),
        .I4(p_1_in14_in),
        .I5(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in100_in),
        .I3(pb_detect_edge_done_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(n_367_u_ddr_phy_rdlvl),
        .I1(n_168_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in10_in),
        .I4(pb_detect_edge_done_r[3]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(pb_found_stable_eye_r67_out),
        .I1(n_387_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ),
        .I3(pb_found_stable_eye_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(p_0_in100_in),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in10_in),
        .I4(p_1_in11_in),
        .I5(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in97_in),
        .I3(pb_detect_edge_done_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(n_365_u_ddr_phy_rdlvl),
        .I1(n_169_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in7_in),
        .I4(pb_detect_edge_done_r[4]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(pb_found_stable_eye_r63_out),
        .I1(n_388_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ),
        .I3(pb_found_stable_eye_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(p_0_in97_in),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in7_in),
        .I4(p_1_in8_in),
        .I5(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in94_in),
        .I3(pb_detect_edge_done_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(n_363_u_ddr_phy_rdlvl),
        .I1(n_170_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in4_in),
        .I4(pb_detect_edge_done_r[5]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(pb_found_stable_eye_r59_out),
        .I1(n_389_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ),
        .I3(pb_found_stable_eye_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(p_0_in94_in),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in4_in),
        .I4(p_1_in5_in),
        .I5(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(p_0_in91_in),
        .I3(pb_detect_edge_done_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(n_361_u_ddr_phy_rdlvl),
        .I1(n_171_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in1_in),
        .I4(pb_detect_edge_done_r[6]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(pb_found_stable_eye_r55_out),
        .I1(n_390_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ),
        .I3(pb_found_stable_eye_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(p_0_in91_in),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ));
LUT5 #(
    .INIT(32'h55555554)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(p_0_in38_in),
        .I2(n_77_u_ddr_phy_rdlvl),
        .I3(p_2_in40_in),
        .I4(p_41_in),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ));
LUT4 #(
    .INIT(16'h5554)) 
     \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 
       (.I0(n_375_u_ddr_phy_rdlvl),
        .I1(n_356_u_ddr_phy_rdlvl),
        .I2(n_132_u_ddr_phy_rdlvl),
        .I3(pb_detect_edge_done_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ));
LUT6 #(
    .INIT(64'hCCCCDDCD00000000)) 
     \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(n_358_u_ddr_phy_rdlvl),
        .I1(n_172_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(n_357_u_ddr_phy_rdlvl),
        .I4(pb_detect_edge_done_r[7]),
        .I5(n_374_u_ddr_phy_rdlvl),
        .O(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ));
LUT4 #(
    .INIT(16'hFA08)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(n_376_u_ddr_phy_rdlvl),
        .I1(n_391_u_ddr_phy_rdlvl),
        .I2(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ),
        .I3(pb_found_stable_eye_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ));
LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 
       (.I0(n_359_u_ddr_phy_rdlvl),
        .I1(n_132_u_ddr_phy_rdlvl),
        .I2(n_356_u_ddr_phy_rdlvl),
        .I3(n_357_u_ddr_phy_rdlvl),
        .I4(n_141_u_ddr_phy_rdlvl),
        .I5(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \grant_r[0]_i_2 
       (.I0(O5),
        .I1(refresh_bank_r),
        .O(O19));
LUT6 #(
    .INIT(64'hFF007F7F80000000)) 
     idel_adj_inc_i_1
       (.I0(n_289_u_ddr_phy_rdlvl),
        .I1(detect_edge_done_r),
        .I2(p_41_in),
        .I3(cal1_wait_r),
        .I4(p_11_in),
        .I5(n_284_u_ddr_phy_rdlvl),
        .O(n_0_idel_adj_inc_i_1));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \idel_dec_cnt[3]_i_2 
       (.I0(n_399_u_ddr_phy_rdlvl),
        .I1(n_400_u_ddr_phy_rdlvl),
        .O(\n_0_idel_dec_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \idel_dec_cnt[4]_i_5 
       (.I0(n_397_u_ddr_phy_rdlvl),
        .I1(n_398_u_ddr_phy_rdlvl),
        .I2(n_400_u_ddr_phy_rdlvl),
        .I3(n_399_u_ddr_phy_rdlvl),
        .O(\n_0_idel_dec_cnt[4]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \idel_dec_cnt[4]_i_6 
       (.I0(n_323_u_ddr_phy_rdlvl),
        .I1(n_326_u_ddr_phy_rdlvl),
        .I2(n_327_u_ddr_phy_rdlvl),
        .I3(n_79_u_ddr_phy_rdlvl),
        .I4(n_325_u_ddr_phy_rdlvl),
        .I5(n_324_u_ddr_phy_rdlvl),
        .O(\n_0_idel_dec_cnt[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT4 #(
    .INIT(16'hCCCE)) 
     idel_pat_detect_valid_r_i_1
       (.I0(n_199_u_ddr_phy_rdlvl),
        .I1(p_0_in368_in),
        .I2(cal1_dq_idel_inc),
        .I3(p_0_in38_in),
        .O(n_0_idel_pat_detect_valid_r_i_1));
FDRE idelay_ce_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(I7));
FDRE idelay_ce_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(I7));
FDRE idelay_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(I7));
FDRE idelay_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'h04404004)) 
     \idelay_tap_cnt_r[0][0][1]_i_1 
       (.I0(I42),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_inc_int),
        .O(\n_0_idelay_tap_cnt_r[0][0][1]_i_1 ));
LUT6 #(
    .INIT(64'h0444400044400004)) 
     \idelay_tap_cnt_r[0][0][2]_i_1 
       (.I0(I42),
        .I1(idelay_ce_int),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\n_0_idelay_tap_cnt_r[0][0][2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \idelay_tap_cnt_r[0][0][3]_i_2 
       (.I0(idelay_ce_int),
        .I1(I42),
        .O(\n_0_idelay_tap_cnt_r[0][0][3]_i_2 ));
LUT6 #(
    .INIT(64'h4004404040400440)) 
     \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(I42),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[4]),
        .I3(n_415_u_ddr_phy_rdlvl),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[3]),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_2 ));
LUT3 #(
    .INIT(8'h10)) 
     \idelay_tap_cnt_r[0][1][4]_i_2 
       (.I0(n_394_u_ddr_phy_rdlvl),
        .I1(n_395_u_ddr_phy_rdlvl),
        .I2(n_6_u_ddr_phy_rdlvl),
        .O(\n_0_idelay_tap_cnt_r[0][1][4]_i_2 ));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O5),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O6),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O7),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg_rep__2),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O8),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg_rep__4),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg_rep__5),
        .R(1'b0));
(* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
   FDRE init_calib_complete_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O9),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(C_idelay_ce7_out));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(A_idelay_ce17_out));
mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay \mb_wrlvl_off.u_phy_wrlvl_off_delay 
       (.A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .CLK(CLK),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .I1(calib_sel),
        .I2(calib_in_common),
        .I77(I77),
        .I8(I8[2]),
        .O1(po_ck_addr_cmd_delay_done),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .dqs_po_dec_done(dqs_po_dec_done),
        .phy_mc_go(phy_mc_go),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_en_s2_f(cmd_po_en_stg2_f));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_1__2
       (.I0(O9),
        .I1(I83[66]),
        .O(O17[5]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_2__0
       (.I0(O9),
        .I1(I83[64]),
        .O(O17[4]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_1__2
       (.I0(O9),
        .I1(I83[70]),
        .O(O17[7]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_2__0
       (.I0(O9),
        .I1(I83[68]),
        .O(O17[6]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_1
       (.I0(n_0_init_calib_complete_reg_rep__4),
        .I1(I91[2]),
        .O(phy_dout[6]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_1__0
       (.I0(n_0_init_calib_complete_reg_rep__4),
        .I1(mc_cas_n),
        .O(O54[2]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_2
       (.I0(n_0_init_calib_complete_reg_rep__4),
        .I1(I91[5]),
        .O(phy_dout[7]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_2__0
       (.I0(n_0_init_calib_complete_reg_rep__5),
        .I1(I89[22]),
        .O(O54[3]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_1__2
       (.I0(O9),
        .I1(I83[67]),
        .O(O18[33]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_2__2
       (.I0(O9),
        .I1(I83[65]),
        .O(O18[32]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_3__0
       (.I0(O9),
        .I1(I83[71]),
        .O(O18[35]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_4__0
       (.I0(O9),
        .I1(I83[69]),
        .O(O18[34]));
LUT4 #(
    .INIT(16'hD5C0)) 
     mpr_dec_cpt_r_i_1
       (.I0(n_78_u_ddr_phy_rdlvl),
        .I1(out),
        .I2(I41),
        .I3(n_200_u_ddr_phy_rdlvl),
        .O(n_0_mpr_dec_cpt_r_i_1));
LUT1 #(
    .INIT(2'h1)) 
     mux_rd_valid_r_i_1
       (.I0(if_empty_v),
        .O(n_0_mux_rd_valid_r_i_1));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_22
       (.I0(O7),
        .I1(I83[70]),
        .I2(I86),
        .I3(I87[7]),
        .O(D2[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_23
       (.I0(O7),
        .I1(I83[68]),
        .I2(I86),
        .I3(I87[6]),
        .O(D2[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_24
       (.I0(O7),
        .I1(I83[66]),
        .I2(I86),
        .I3(I87[5]),
        .O(D2[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_25
       (.I0(O7),
        .I1(I83[64]),
        .I2(I86),
        .I3(I87[4]),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_30__0
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I91[5]),
        .I2(I88),
        .I3(I90[15]),
        .O(O31[3]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_31__0
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I91[5]),
        .I2(I88),
        .I3(I90[14]),
        .O(O31[2]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_32__0
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I91[2]),
        .I2(I88),
        .I3(I90[13]),
        .O(O31[1]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_33__0
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I91[2]),
        .I2(I88),
        .I3(I90[12]),
        .O(O31[0]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_38__0
       (.I0(mc_ras_n[1]),
        .I1(n_0_init_calib_complete_reg_rep__2),
        .I2(I88),
        .I3(I90[19]),
        .O(O30[3]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_39__0
       (.I0(mc_ras_n[1]),
        .I1(n_0_init_calib_complete_reg_rep__2),
        .I2(I88),
        .I3(I90[18]),
        .O(O30[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_76__1
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I83[71]),
        .I2(I92),
        .I3(I93[35]),
        .O(O34[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_77__1
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I83[69]),
        .I2(I92),
        .I3(I93[34]),
        .O(O34[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_78__1
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I83[67]),
        .I2(I92),
        .I3(I93[33]),
        .O(O34[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_79__1
       (.I0(n_0_init_calib_complete_reg_rep__2),
        .I1(I83[65]),
        .I2(I92),
        .I3(I93[32]),
        .O(O34[0]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \phaser_in_gen.phaser_in_i_2__0 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O16));
LUT3 #(
    .INIT(8'h04)) 
     phaser_out_i_2__1
       (.I0(calib_zero_ctrl),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O15));
FDRE phy_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_if_reset0),
        .Q(phy_if_reset),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     pi_cnt_dec_i_1
       (.I0(n_0_pi_cnt_dec_i_2),
        .I1(n_396_u_ddr_phy_rdlvl),
        .O(n_0_pi_cnt_dec_i_1));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     pi_cnt_dec_i_2
       (.I0(wait_cnt_r_reg__0[3]),
        .I1(wait_cnt_r_reg__0[1]),
        .I2(wait_cnt_r_reg__0[0]),
        .I3(I42),
        .I4(dqs_po_dec_done_r2),
        .I5(wait_cnt_r_reg__0[2]),
        .O(n_0_pi_cnt_dec_i_2));
LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
     pi_stg2_load_timing_i_1
       (.I0(n_346_u_ddr_phy_rdlvl),
        .I1(n_347_u_ddr_phy_rdlvl),
        .I2(n_349_u_ddr_phy_rdlvl),
        .I3(n_348_u_ddr_phy_rdlvl),
        .I4(I42),
        .I5(pi_stg2_load_timing0),
        .O(n_0_pi_stg2_load_timing_i_1));
LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
     \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(pi_stg2_load_timing0),
        .I1(I42),
        .I2(n_348_u_ddr_phy_rdlvl),
        .I3(n_349_u_ddr_phy_rdlvl),
        .I4(n_347_u_ddr_phy_rdlvl),
        .I5(n_346_u_ddr_phy_rdlvl),
        .O(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0101FFFE0000)) 
     rdlvl_last_byte_done_i_1
       (.I0(n_83_u_ddr_phy_rdlvl),
        .I1(out),
        .I2(n_451_u_ddr_phy_rdlvl),
        .I3(n_6_u_ddr_phy_rdlvl),
        .I4(n_61_u_ddr_phy_rdlvl),
        .I5(rdlvl_last_byte_done),
        .O(n_0_rdlvl_last_byte_done_i_1));
LUT6 #(
    .INIT(64'hA0A0A0FFA0A0A080)) 
     rdlvl_rank_done_r_i_1
       (.I0(n_6_u_ddr_phy_rdlvl),
        .I1(prech_done),
        .I2(n_61_u_ddr_phy_rdlvl),
        .I3(n_452_u_ddr_phy_rdlvl),
        .I4(p_0_in359_in),
        .I5(rdlvl_stg1_rank_done),
        .O(n_0_rdlvl_rank_done_r_i_1));
LUT3 #(
    .INIT(8'h0E)) 
     rdlvl_stg1_done_i_1
       (.I0(O3),
        .I1(n_59_u_ddr_phy_rdlvl),
        .I2(I42),
        .O(n_0_rdlvl_stg1_done_i_1));
LUT5 #(
    .INIT(32'h55555554)) 
     \regl_dqs_cnt[1]_i_2 
       (.I0(I42),
        .I1(n_348_u_ddr_phy_rdlvl),
        .I2(n_349_u_ddr_phy_rdlvl),
        .I3(n_347_u_ddr_phy_rdlvl),
        .I4(n_346_u_ddr_phy_rdlvl),
        .O(\n_0_regl_dqs_cnt[1]_i_2 ));
(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
   SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(reset_if),
        .Q(n_0_reset_if_r8_reg_srl8));
FDRE reset_if_r9_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_reset_if_r8_reg_srl8),
        .Q(reset_if_r9),
        .R(1'b0));
FDRE reset_if_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_455_u_ddr_phy_rdlvl),
        .Q(reset_if),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[5]),
        .I1(samp_edge_cnt1_r_reg[0]),
        .I2(samp_edge_cnt1_r_reg[10]),
        .I3(samp_edge_cnt1_r_reg[9]),
        .I4(samp_edge_cnt1_r_reg[4]),
        .I5(samp_edge_cnt1_r_reg[8]),
        .O(n_0_samp_cnt_done_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[6]),
        .I1(samp_edge_cnt1_r_reg[2]),
        .I2(samp_edge_cnt1_r_reg[3]),
        .I3(samp_edge_cnt1_r_reg[1]),
        .I4(samp_edge_cnt1_r_reg[7]),
        .I5(samp_edge_cnt1_r_reg[11]),
        .O(n_0_samp_cnt_done_r_i_3));
LUT3 #(
    .INIT(8'h20)) 
     samp_edge_cnt1_en_r_i_1
       (.I0(n_0_samp_edge_cnt1_en_r_i_2),
        .I1(samp_edge_cnt0_r_reg[3]),
        .I2(n_0_samp_edge_cnt1_en_r_i_3),
        .O(samp_edge_cnt1_en_r0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[8]),
        .I1(samp_edge_cnt0_r_reg[0]),
        .I2(samp_edge_cnt0_r_reg[2]),
        .I3(samp_edge_cnt0_r_reg[5]),
        .I4(samp_edge_cnt0_r_reg[6]),
        .I5(samp_edge_cnt0_r_reg[11]),
        .O(n_0_samp_edge_cnt1_en_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[10]),
        .I1(samp_edge_cnt0_r_reg[9]),
        .I2(sr_valid_r2),
        .I3(samp_edge_cnt0_r_reg[1]),
        .I4(samp_edge_cnt0_r_reg[7]),
        .I5(samp_edge_cnt0_r_reg[4]),
        .O(n_0_samp_edge_cnt1_en_r_i_3));
LUT2 #(
    .INIT(4'h2)) 
     \second_edge_taps_r[5]_i_1 
       (.I0(n_61_u_ddr_phy_rdlvl),
        .I1(p_0_in38_in),
        .O(\n_0_second_edge_taps_r[5]_i_1 ));
LUT4 #(
    .INIT(16'h00F4)) 
     store_sr_r_i_1
       (.I0(n_3_u_ddr_phy_rdlvl),
        .I1(n_156_u_ddr_phy_rdlvl),
        .I2(n_133_u_ddr_phy_rdlvl),
        .I3(I42),
        .O(n_0_store_sr_r_i_1));
LUT3 #(
    .INIT(8'h69)) 
     \tap_cnt_cpt_r[1]_i_1 
       (.I0(n_2_u_ddr_phy_rdlvl),
        .I1(right_edge_taps_r[1]),
        .I2(n_315_u_ddr_phy_rdlvl),
        .O(\n_0_tap_cnt_cpt_r[1]_i_1 ));
FDRE tempmon_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(I7));
FDRE tempmon_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(I7));
mig_7series_0_mig_7series_v2_3_ddr_phy_init u_ddr_phy_init
       (.ADDRC(ADDRC),
        .A_of_data_full(A_of_data_full),
        .B_of_ctl_full(B_of_ctl_full),
        .CLK(CLK),
        .C_of_data_full(C_of_data_full),
        .D0(D0),
        .D1(D1),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .E(E),
        .I1(I1),
        .I10(O20),
        .I105(I105),
        .I106(I106),
        .I107(I107),
        .I108(I108),
        .I109(I109),
        .I11(n_298_u_ddr_phy_rdlvl),
        .I110(I110),
        .I12(\n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I13(n_299_u_ddr_phy_rdlvl),
        .I14(n_302_u_ddr_phy_rdlvl),
        .I15(n_345_u_ddr_phy_rdlvl),
        .I16(n_1_u_ddr_phy_rdlvl),
        .I17(O6),
        .I18(O7),
        .I19(n_0_init_calib_complete_reg_rep__2),
        .I2(O3),
        .I20(n_0_init_calib_complete_reg_rep__4),
        .I21(n_0_init_calib_complete_reg_rep__5),
        .I22(O5),
        .I23(\n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I24(\n_8_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I25(\n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I26(\n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I27(\n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I28(\n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I29(n_300_u_ddr_phy_rdlvl),
        .I3(\n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I30(n_303_u_ddr_phy_rdlvl),
        .I31(O9),
        .I4(n_291_u_ddr_phy_rdlvl),
        .I42(I42),
        .I5(n_301_u_ddr_phy_rdlvl),
        .I6(O8),
        .I7(I7),
        .I77(I77),
        .I78(I78),
        .I79(I79),
        .I8(I8[2]),
        .I80(I80),
        .I81(I81),
        .I82(I82),
        .I83(I83[63:0]),
        .I84(I84),
        .I85(I85),
        .I86(I86),
        .I87({I87[35:8],I87[3:0]}),
        .I88(I88),
        .I89({I89[23],I89[21:0]}),
        .I9(I9),
        .I90({I90[47:20],I90[17:16],I90[11:0]}),
        .I91({I91[4:3],I91[1:0]}),
        .I92(I92),
        .I93(I93[31:0]),
        .I95(I95),
        .I96(I96),
        .I97(I97),
        .I98(I98),
        .O1(O1),
        .O10(n_16_u_ddr_phy_init),
        .O11(wrcal_pat_cnt),
        .O12(n_25_u_ddr_phy_init),
        .O13(n_172_u_ddr_phy_init),
        .O14(O14),
        .O15(n_205_u_ddr_phy_init),
        .O16(n_206_u_ddr_phy_init),
        .O17(n_207_u_ddr_phy_init),
        .O18({O17[35:8],O17[3:0]}),
        .O19(O18[31:0]),
        .O2(n_2_u_ddr_phy_init),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O2),
        .O30(O30[1:0]),
        .O32(O32),
        .O33(O33),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(calib_complete),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(calib_cmd_wren),
        .O54({O54[15:4],O54[1:0]}),
        .O6(calib_wrdata_en),
        .O7(n_11_u_ddr_phy_init),
        .O8(O4),
        .O9(rdlvl_stg1_done_r1),
        .PHYCTLWD(PHYCTLWD),
        .SS(SS),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .fine_adj_state_r142_out(fine_adj_state_r142_out),
        .if_empty_v(if_empty_v),
        .init_complete_r_timing(init_complete_r_timing),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[0]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(of_wren_pre),
        .of_wren_pre_2(of_wren_pre_2),
        .of_wren_pre_3(of_wren_pre_3),
        .out(\n_0_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .p_1_in25_in(p_1_in25_in),
        .phy_dout({phy_dout[22:8],phy_dout[5:0]}),
        .phy_mc_go(phy_mc_go),
        .phy_read_calib(phy_read_calib),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .prech_req(prech_req),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .sr_valid_r112_out(sr_valid_r112_out),
        .stg1_wr_done(stg1_wr_done),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_0(wr_en_0),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl u_ddr_phy_rdlvl
       (.A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .D(n_450_u_ddr_phy_rdlvl),
        .E(n_4_u_ddr_phy_wrcal),
        .I1(n_0_detect_edge_done_r_i_1),
        .I10(I10),
        .I100(\n_4_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I101(O20),
        .I102(wrcal_pat_cnt),
        .I103(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .I104(\n_0_cnt_idel_dec_cpt_r[1]_i_10 ),
        .I105(n_0_cal1_wait_cnt_en_r_i_3),
        .I106(\n_0_cnt_idel_dec_cpt_r[4]_i_5 ),
        .I107(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I108(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .I109(\n_0_cnt_idel_dec_cpt_r[3]_i_5 ),
        .I11(I11),
        .I110(\n_0_cnt_idel_dec_cpt_r[5]_i_5 ),
        .I111(\n_0_cnt_idel_dec_cpt_r[5]_i_6 ),
        .I112(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ),
        .I113(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I114(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ),
        .I115(\n_0_cnt_idel_dec_cpt_r[5]_i_28 ),
        .I116(\n_0_cnt_idel_dec_cpt_r[1]_i_7 ),
        .I117(\n_0_cnt_idel_dec_cpt_r_reg[1]_i_9 ),
        .I118(\n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .I119(\n_0_cal1_state_r1[1]_i_3 ),
        .I12(I12),
        .I120(I42),
        .I121(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ),
        .I122(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ),
        .I123(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ),
        .I124(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ),
        .I125(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ),
        .I126(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ),
        .I127(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ),
        .I128(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ),
        .I129(n_6_u_ddr_phy_wrcal),
        .I13(I13),
        .I130(O21),
        .I131(\n_0_idelay_tap_cnt_r[0][0][3]_i_2 ),
        .I132(I41),
        .I133(I94),
        .I134(\n_0_FSM_onehot_cal1_state_r[24]_i_4 ),
        .I135(\n_0_FSM_onehot_cal1_state_r[25]_i_2 ),
        .I136(\n_0_idel_dec_cnt[4]_i_6 ),
        .I137(\n_0_idel_dec_cnt[4]_i_5 ),
        .I138(\n_0_idel_dec_cnt[3]_i_2 ),
        .I139(po_ck_addr_cmd_delay_done),
        .I14(I14),
        .I140(\n_0_first_edge_taps_r[5]_i_1 ),
        .I141(\n_0_second_edge_taps_r[5]_i_1 ),
        .I142({\n_0_idelay_tap_cnt_r[0][0][4]_i_2 ,\n_0_idelay_tap_cnt_r[0][0][2]_i_1 ,\n_0_idelay_tap_cnt_r[0][0][1]_i_1 }),
        .I143(I99),
        .I144(n_25_u_ddr_phy_init),
        .I145(\n_0_done_cnt[3]_i_2 ),
        .I146(\n_0_regl_dqs_cnt[1]_i_2 ),
        .I147(n_0_samp_cnt_done_r_i_2),
        .I148(n_0_samp_cnt_done_r_i_3),
        .I149(I100),
        .I15(I15),
        .I150(\n_0_tap_cnt_cpt_r[1]_i_1 ),
        .I151(\n_0_cal1_wait_cnt_r[4]_i_1 ),
        .I152(I101),
        .I153(I102),
        .I154(\n_0_wait_cnt_r[1]_i_1 ),
        .I155(\n_0_FSM_onehot_cal1_state_r[33]_i_1 ),
        .I156({\n_0_cnt_idel_dec_cpt_r[3]_i_9 ,\n_0_cnt_idel_dec_cpt_r[3]_i_10 }),
        .I157({\n_0_cnt_idel_dec_cpt_r[2]_i_9 ,\n_0_cnt_idel_dec_cpt_r[2]_i_10 ,\n_0_cnt_idel_dec_cpt_r[2]_i_11 ,\n_0_cnt_idel_dec_cpt_r[2]_i_12 }),
        .I158({\n_0_cnt_idel_dec_cpt_r[4]_i_13 ,\n_0_cnt_idel_dec_cpt_r[4]_i_14 }),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(n_0_mux_rd_valid_r_i_1),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(n_0_cal1_dlyinc_cpt_r_i_1),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(n_0_found_edge_r_i_1),
        .I40(I40),
        .I41(\n_0_gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 ),
        .I42(\n_0_gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 ),
        .I43(\n_0_gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 ),
        .I44(\n_0_gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 ),
        .I45(\n_0_gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 ),
        .I46(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1 ),
        .I47(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1 ),
        .I48(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1 ),
        .I49(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1 ),
        .I5(I5),
        .I50(\n_0_gen_pat_match_div2.pat0_match_rise0_and_r_i_1 ),
        .I51(\n_0_gen_pat_match_div2.pat0_match_fall1_and_r_i_1 ),
        .I52(\n_0_gen_pat_match_div2.pat0_match_fall0_and_r_i_1 ),
        .I53(\n_0_gen_pat_match_div2.pat0_match_rise1_and_r_i_1 ),
        .I54(n_207_u_ddr_phy_init),
        .I55(O4),
        .I56(\n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ),
        .I57(\n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ),
        .I58(\n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ),
        .I59(\n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ),
        .I6(I6),
        .I60(\n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ),
        .I61(\n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ),
        .I62(\n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ),
        .I63(\n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ),
        .I64(n_0_store_sr_r_i_1),
        .I65(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ),
        .I66(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ),
        .I67(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ),
        .I68(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ),
        .I69(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ),
        .I7(\n_0_gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 ),
        .I70(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ),
        .I71(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ),
        .I72(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ),
        .I73(\n_0_cal1_cnt_cpt_r[0]_i_1 ),
        .I74(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ),
        .I75(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ),
        .I76(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ),
        .I77(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ),
        .I78(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ),
        .I79(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ),
        .I8(\n_0_gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 ),
        .I80(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ),
        .I81(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ),
        .I82(n_0_found_first_edge_r_i_1),
        .I83(n_0_cal1_wait_r_i_1),
        .I84(n_0_idel_pat_detect_valid_r_i_1),
        .I85(n_0_mpr_dec_cpt_r_i_1),
        .I86(n_0_found_stable_eye_last_r_i_1),
        .I87(n_0_idel_adj_inc_i_1),
        .I88(n_0_pi_cnt_dec_i_1),
        .I89(n_0_rdlvl_stg1_done_i_1),
        .I9(\n_0_gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 ),
        .I90(n_0_rdlvl_rank_done_r_i_1),
        .I91(n_0_rdlvl_last_byte_done_i_1),
        .I92(n_0_pi_stg2_load_timing_i_1),
        .I93(\n_0_gen_pat_match_div2.idel_pat_data_match_i_1 ),
        .I94(I43),
        .I95(n_0_found_second_edge_r_i_1),
        .I96(I77),
        .I97(calib_in_common),
        .I98(calib_sel),
        .I99(n_11_u_ddr_phy_init),
        .O1(n_1_u_ddr_phy_rdlvl),
        .O10(O10),
        .O100(n_376_u_ddr_phy_rdlvl),
        .O101(n_384_u_ddr_phy_rdlvl),
        .O102(n_385_u_ddr_phy_rdlvl),
        .O103(n_386_u_ddr_phy_rdlvl),
        .O104(n_387_u_ddr_phy_rdlvl),
        .O105(n_388_u_ddr_phy_rdlvl),
        .O106(n_389_u_ddr_phy_rdlvl),
        .O107(n_390_u_ddr_phy_rdlvl),
        .O108(n_391_u_ddr_phy_rdlvl),
        .O109(n_392_u_ddr_phy_rdlvl),
        .O11(n_132_u_ddr_phy_rdlvl),
        .O110(n_394_u_ddr_phy_rdlvl),
        .O111(n_395_u_ddr_phy_rdlvl),
        .O112(n_396_u_ddr_phy_rdlvl),
        .O113({n_397_u_ddr_phy_rdlvl,n_398_u_ddr_phy_rdlvl,n_399_u_ddr_phy_rdlvl,n_400_u_ddr_phy_rdlvl}),
        .O114(cal1_wait_cnt_r_reg__0),
        .O115(wait_cnt_r_reg__0),
        .O116(idelay_tap_cnt_slice_r),
        .O117(n_415_u_ddr_phy_rdlvl),
        .O118(samp_edge_cnt0_r_reg),
        .O119({n_428_u_ddr_phy_rdlvl,n_429_u_ddr_phy_rdlvl,n_430_u_ddr_phy_rdlvl,n_431_u_ddr_phy_rdlvl}),
        .O12(n_133_u_ddr_phy_rdlvl),
        .O120(samp_edge_cnt1_r_reg),
        .O121(n_451_u_ddr_phy_rdlvl),
        .O122(n_452_u_ddr_phy_rdlvl),
        .O123(n_455_u_ddr_phy_rdlvl),
        .O124(n_457_u_ddr_phy_rdlvl),
        .O125(n_458_u_ddr_phy_rdlvl),
        .O126(n_459_u_ddr_phy_rdlvl),
        .O127(n_460_u_ddr_phy_rdlvl),
        .O128(n_461_u_ddr_phy_rdlvl),
        .O129(n_462_u_ddr_phy_rdlvl),
        .O13(n_134_u_ddr_phy_rdlvl),
        .O130(O53),
        .O14(n_141_u_ddr_phy_rdlvl),
        .O15(O11),
        .O16(pi_fine_dly_dec_done),
        .O17(n_156_u_ddr_phy_rdlvl),
        .O18(n_165_u_ddr_phy_rdlvl),
        .O19(n_166_u_ddr_phy_rdlvl),
        .O2(n_2_u_ddr_phy_rdlvl),
        .O20(n_167_u_ddr_phy_rdlvl),
        .O21(n_168_u_ddr_phy_rdlvl),
        .O22(n_169_u_ddr_phy_rdlvl),
        .O23(n_170_u_ddr_phy_rdlvl),
        .O24(n_171_u_ddr_phy_rdlvl),
        .O25(n_172_u_ddr_phy_rdlvl),
        .O26(n_173_u_ddr_phy_rdlvl),
        .O27(n_199_u_ddr_phy_rdlvl),
        .O28(n_200_u_ddr_phy_rdlvl),
        .O29(n_219_u_ddr_phy_rdlvl),
        .O3(n_3_u_ddr_phy_rdlvl),
        .O30(n_227_u_ddr_phy_rdlvl),
        .O31(n_235_u_ddr_phy_rdlvl),
        .O32(n_243_u_ddr_phy_rdlvl),
        .O33(n_251_u_ddr_phy_rdlvl),
        .O34(n_259_u_ddr_phy_rdlvl),
        .O35(n_267_u_ddr_phy_rdlvl),
        .O36(n_275_u_ddr_phy_rdlvl),
        .O37(n_282_u_ddr_phy_rdlvl),
        .O38(n_284_u_ddr_phy_rdlvl),
        .O39(O12),
        .O4(n_4_u_ddr_phy_rdlvl),
        .O40(O3),
        .O41(n_289_u_ddr_phy_rdlvl),
        .O42(n_290_u_ddr_phy_rdlvl),
        .O43(n_291_u_ddr_phy_rdlvl),
        .O44(n_298_u_ddr_phy_rdlvl),
        .O45(n_299_u_ddr_phy_rdlvl),
        .O46(n_300_u_ddr_phy_rdlvl),
        .O47(n_301_u_ddr_phy_rdlvl),
        .O48(n_302_u_ddr_phy_rdlvl),
        .O49(n_303_u_ddr_phy_rdlvl),
        .O5(n_6_u_ddr_phy_rdlvl),
        .O50(n_304_u_ddr_phy_rdlvl),
        .O51(n_305_u_ddr_phy_rdlvl),
        .O52(n_306_u_ddr_phy_rdlvl),
        .O53(n_307_u_ddr_phy_rdlvl),
        .O54(n_308_u_ddr_phy_rdlvl),
        .O55(n_309_u_ddr_phy_rdlvl),
        .O56({right_edge_taps_r,n_315_u_ddr_phy_rdlvl}),
        .O57(n_316_u_ddr_phy_rdlvl),
        .O58({n_322_u_ddr_phy_rdlvl,n_323_u_ddr_phy_rdlvl,n_324_u_ddr_phy_rdlvl,n_325_u_ddr_phy_rdlvl,n_326_u_ddr_phy_rdlvl,n_327_u_ddr_phy_rdlvl}),
        .O59(n_328_u_ddr_phy_rdlvl),
        .O6(n_7_u_ddr_phy_rdlvl),
        .O60(n_329_u_ddr_phy_rdlvl),
        .O61(n_330_u_ddr_phy_rdlvl),
        .O62(n_331_u_ddr_phy_rdlvl),
        .O63(n_332_u_ddr_phy_rdlvl),
        .O64(n_333_u_ddr_phy_rdlvl),
        .O65(n_334_u_ddr_phy_rdlvl),
        .O66(n_335_u_ddr_phy_rdlvl),
        .O67(n_336_u_ddr_phy_rdlvl),
        .O68(n_337_u_ddr_phy_rdlvl),
        .O69(n_338_u_ddr_phy_rdlvl),
        .O7(n_9_u_ddr_phy_rdlvl),
        .O70(n_339_u_ddr_phy_rdlvl),
        .O71(n_340_u_ddr_phy_rdlvl),
        .O72(n_341_u_ddr_phy_rdlvl),
        .O73(n_342_u_ddr_phy_rdlvl),
        .O74(n_343_u_ddr_phy_rdlvl),
        .O75(n_344_u_ddr_phy_rdlvl),
        .O76(n_345_u_ddr_phy_rdlvl),
        .O77(n_346_u_ddr_phy_rdlvl),
        .O78(n_347_u_ddr_phy_rdlvl),
        .O79(n_348_u_ddr_phy_rdlvl),
        .O8(n_10_u_ddr_phy_rdlvl),
        .O80(n_349_u_ddr_phy_rdlvl),
        .O81(n_351_u_ddr_phy_rdlvl),
        .O82(n_352_u_ddr_phy_rdlvl),
        .O83(n_353_u_ddr_phy_rdlvl),
        .O84(n_354_u_ddr_phy_rdlvl),
        .O85(n_355_u_ddr_phy_rdlvl),
        .O86(n_356_u_ddr_phy_rdlvl),
        .O87(n_357_u_ddr_phy_rdlvl),
        .O88(n_358_u_ddr_phy_rdlvl),
        .O89(n_359_u_ddr_phy_rdlvl),
        .O9(n_125_u_ddr_phy_rdlvl),
        .O90(n_361_u_ddr_phy_rdlvl),
        .O91(n_363_u_ddr_phy_rdlvl),
        .O92(n_365_u_ddr_phy_rdlvl),
        .O93(n_367_u_ddr_phy_rdlvl),
        .O94(n_369_u_ddr_phy_rdlvl),
        .O95(n_370_u_ddr_phy_rdlvl),
        .O96(n_372_u_ddr_phy_rdlvl),
        .O97(n_373_u_ddr_phy_rdlvl),
        .O98(n_374_u_ddr_phy_rdlvl),
        .O99(n_375_u_ddr_phy_rdlvl),
        .Q(Q),
        .S({\n_0_cnt_idel_dec_cpt_r[1]_i_12 ,\n_0_cnt_idel_dec_cpt_r[1]_i_13 ,\n_0_cnt_idel_dec_cpt_r[1]_i_14 ,\n_0_cnt_idel_dec_cpt_r[1]_i_15 }),
        .SR(\n_0_pi_stg2_reg_l_timing[5]_i_1 ),
        .cal1_wait_cnt_en_r(cal1_wait_cnt_en_r),
        .cal1_wait_cnt_en_r0(cal1_wait_cnt_en_r0),
        .cal1_wait_r(cal1_wait_r),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .cnt_idel_dec_cpt_r2({data1[5:3],data1[1:0]}),
        .detect_edge_done_r(detect_edge_done_r),
        .dqs_po_dec_done(dqs_po_dec_done),
        .dqs_po_dec_done_r2(dqs_po_dec_done_r2),
        .found_stable_eye_last_r(found_stable_eye_last_r),
        .idel_pat0_data_match_r0(idel_pat0_data_match_r0),
        .idel_pat0_match_fall0_and_r(idel_pat0_match_fall0_and_r),
        .idel_pat0_match_fall0_r(idel_pat0_match_fall0_r),
        .idel_pat0_match_fall1_and_r(idel_pat0_match_fall1_and_r),
        .idel_pat0_match_fall1_r(idel_pat0_match_fall1_r),
        .idel_pat0_match_rise0_and_r(idel_pat0_match_rise0_and_r),
        .idel_pat0_match_rise0_r({idel_pat0_match_rise0_r[7:6],idel_pat0_match_rise0_r[4:2],idel_pat0_match_rise0_r[0]}),
        .idel_pat0_match_rise1_and_r(idel_pat0_match_rise1_and_r),
        .idel_pat0_match_rise1_r(idel_pat0_match_rise1_r),
        .idel_pat1_data_match_r0(idel_pat1_data_match_r0),
        .idel_pat1_match_fall0_and_r(idel_pat1_match_fall0_and_r),
        .idel_pat1_match_fall0_r({idel_pat1_match_fall0_r[7:5],idel_pat1_match_fall0_r[3:1]}),
        .idel_pat1_match_fall1_and_r(idel_pat1_match_fall1_and_r),
        .idel_pat1_match_fall1_r({idel_pat1_match_fall1_r[7],idel_pat1_match_fall1_r[5:3],idel_pat1_match_fall1_r[1:0]}),
        .idel_pat1_match_rise0_and_r(idel_pat1_match_rise0_and_r),
        .idel_pat1_match_rise0_r({idel_pat1_match_rise0_r[6:4],idel_pat1_match_rise0_r[2:0]}),
        .idel_pat1_match_rise1_and_r(idel_pat1_match_rise1_and_r),
        .idel_pat1_match_rise1_r({idel_pat1_match_rise1_r[7:6],idel_pat1_match_rise1_r[4:2],idel_pat1_match_rise1_r[0]}),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .mpr_rdlvl_start_r(mpr_rdlvl_start_r),
        .out({p_0_in359_in,n_59_u_ddr_phy_rdlvl,n_60_u_ddr_phy_rdlvl,n_61_u_ddr_phy_rdlvl,p_9_in,p_8_in,n_64_u_ddr_phy_rdlvl,n_65_u_ddr_phy_rdlvl,n_66_u_ddr_phy_rdlvl,n_67_u_ddr_phy_rdlvl,p_11_in,cal1_dq_idel_inc,p_0_in38_in,n_71_u_ddr_phy_rdlvl,p_41_in,n_73_u_ddr_phy_rdlvl,p_6_in,p_2_in40_in,n_76_u_ddr_phy_rdlvl,n_77_u_ddr_phy_rdlvl,n_78_u_ddr_phy_rdlvl,n_79_u_ddr_phy_rdlvl,p_0_in368_in,out,n_82_u_ddr_phy_rdlvl,n_83_u_ddr_phy_rdlvl}),
        .p_0_in100_in(p_0_in100_in),
        .p_0_in103_in(p_0_in103_in),
        .p_0_in106_in(p_0_in106_in),
        .p_0_in10_in(p_0_in10_in),
        .p_0_in139_in(p_0_in139_in),
        .p_0_in13_in(p_0_in13_in),
        .p_0_in151_in(p_0_in151_in),
        .p_0_in164_in(p_0_in164_in),
        .p_0_in16_in(p_0_in16_in),
        .p_0_in177_in(p_0_in177_in),
        .p_0_in190_in(p_0_in190_in),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in203_in(p_0_in203_in),
        .p_0_in216_in(p_0_in216_in),
        .p_0_in229_in(p_0_in229_in),
        .p_0_in242_in(p_0_in242_in),
        .p_0_in255_in(p_0_in255_in),
        .p_0_in268_in(p_0_in268_in),
        .p_0_in281_in(p_0_in281_in),
        .p_0_in294_in(p_0_in294_in),
        .p_0_in307_in(p_0_in307_in),
        .p_0_in4_in(p_0_in4_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in91_in(p_0_in91_in),
        .p_0_in94_in(p_0_in94_in),
        .p_0_in97_in(p_0_in97_in),
        .p_142_out(p_142_out),
        .p_155_out(p_155_out),
        .p_168_out(p_168_out),
        .p_181_out(p_181_out),
        .p_194_out(p_194_out),
        .p_1_in11_in(p_1_in11_in),
        .p_1_in141_in(p_1_in141_in),
        .p_1_in14_in(p_1_in14_in),
        .p_1_in154_in(p_1_in154_in),
        .p_1_in167_in(p_1_in167_in),
        .p_1_in17_in(p_1_in17_in),
        .p_1_in180_in(p_1_in180_in),
        .p_1_in193_in(p_1_in193_in),
        .p_1_in206_in(p_1_in206_in),
        .p_1_in219_in(p_1_in219_in),
        .p_1_in232_in(p_1_in232_in),
        .p_1_in245_in(p_1_in245_in),
        .p_1_in258_in(p_1_in258_in),
        .p_1_in271_in(p_1_in271_in),
        .p_1_in284_in(p_1_in284_in),
        .p_1_in297_in(p_1_in297_in),
        .p_1_in2_in(p_1_in2_in),
        .p_1_in310_in(p_1_in310_in),
        .p_1_in5_in(p_1_in5_in),
        .p_1_in8_in(p_1_in8_in),
        .p_207_out(p_207_out),
        .p_220_out(p_220_out),
        .p_233_out(p_233_out),
        .p_246_out(p_246_out),
        .p_259_out(p_259_out),
        .p_272_out(p_272_out),
        .p_285_out(p_285_out),
        .p_298_out(p_298_out),
        .p_2_in152_in(p_2_in152_in),
        .p_2_in165_in(p_2_in165_in),
        .p_2_in178_in(p_2_in178_in),
        .p_2_in191_in(p_2_in191_in),
        .p_2_in204_in(p_2_in204_in),
        .p_2_in217_in(p_2_in217_in),
        .p_2_in230_in(p_2_in230_in),
        .p_2_in243_in(p_2_in243_in),
        .p_2_in256_in(p_2_in256_in),
        .p_2_in269_in(p_2_in269_in),
        .p_2_in282_in(p_2_in282_in),
        .p_2_in295_in(p_2_in295_in),
        .p_2_in308_in(p_2_in308_in),
        .p_311_out(p_311_out),
        .p_324_out(p_324_out),
        .p_337_out(p_337_out),
        .p_3_in140_in(p_3_in140_in),
        .p_3_in153_in(p_3_in153_in),
        .p_3_in166_in(p_3_in166_in),
        .p_3_in179_in(p_3_in179_in),
        .p_3_in192_in(p_3_in192_in),
        .p_3_in205_in(p_3_in205_in),
        .p_3_in218_in(p_3_in218_in),
        .p_3_in231_in(p_3_in231_in),
        .p_3_in244_in(p_3_in244_in),
        .p_3_in257_in(p_3_in257_in),
        .p_3_in270_in(p_3_in270_in),
        .p_3_in283_in(p_3_in283_in),
        .p_3_in296_in(p_3_in296_in),
        .p_3_in309_in(p_3_in309_in),
        .pat0_data_match_r0(pat0_data_match_r0),
        .pat0_match_fall0_and_r(pat0_match_fall0_and_r),
        .pat0_match_fall0_r(pat0_match_fall0_r),
        .pat0_match_fall1_and_r(pat0_match_fall1_and_r),
        .pat0_match_fall1_r(pat0_match_fall1_r),
        .pat0_match_rise0_and_r(pat0_match_rise0_and_r),
        .pat0_match_rise0_r(pat0_match_rise0_r),
        .pat0_match_rise1_and_r(pat0_match_rise1_and_r),
        .pat0_match_rise1_r(pat0_match_rise1_r),
        .pat1_data_match_r0(pat1_data_match_r0),
        .pat1_match_fall0_and_r(pat1_match_fall0_and_r),
        .pat1_match_fall0_r({pat1_match_fall0_r[7:6],pat1_match_fall0_r[4:2],pat1_match_fall0_r[0]}),
        .pat1_match_fall1_and_r(pat1_match_fall1_and_r),
        .pat1_match_fall1_r({pat1_match_fall1_r[6:4],pat1_match_fall1_r[2:0]}),
        .pat1_match_rise0_and_r(pat1_match_rise0_and_r),
        .pat1_match_rise0_r({pat1_match_rise0_r[7:5],pat1_match_rise0_r[3:1]}),
        .pat1_match_rise1_and_r(pat1_match_rise1_and_r),
        .pat1_match_rise1_r({pat1_match_rise1_r[7],pat1_match_rise1_r[5:3],pat1_match_rise1_r[1:0]}),
        .pb_detect_edge_done_r(pb_detect_edge_done_r),
        .pb_found_stable_eye_r(pb_found_stable_eye_r),
        .pb_found_stable_eye_r55_out(pb_found_stable_eye_r55_out),
        .pb_found_stable_eye_r59_out(pb_found_stable_eye_r59_out),
        .pb_found_stable_eye_r63_out(pb_found_stable_eye_r63_out),
        .pb_found_stable_eye_r67_out(pb_found_stable_eye_r67_out),
        .pb_found_stable_eye_r71_out(pb_found_stable_eye_r71_out),
        .pb_found_stable_eye_r75_out(pb_found_stable_eye_r75_out),
        .pb_found_stable_eye_r79_out(pb_found_stable_eye_r79_out),
        .pi_calib_done(pi_calib_done),
        .pi_stg2_load_timing0(pi_stg2_load_timing0),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .prech_done(prech_done),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r(rdlvl_stg1_start_r),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .samp_edge_cnt1_en_r0(samp_edge_cnt1_en_r0),
        .second_edge_taps_r({n_463_u_ddr_phy_rdlvl,n_464_u_ddr_phy_rdlvl,n_465_u_ddr_phy_rdlvl,n_466_u_ddr_phy_rdlvl,n_467_u_ddr_phy_rdlvl,n_468_u_ddr_phy_rdlvl}),
        .sr_valid_r112_out(sr_valid_r112_out),
        .sr_valid_r2(sr_valid_r2),
        .stg1_wr_done(stg1_wr_done),
        .tap_limit_cpt_r(tap_limit_cpt_r),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r));
mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal u_ddr_phy_wrcal
       (.CLK(CLK),
        .E(n_4_u_ddr_phy_wrcal),
        .I1(n_16_u_ddr_phy_init),
        .I2(\n_0_idelay_tap_cnt_r[0][1][4]_i_2 ),
        .I3(calib_in_common),
        .I4(calib_sel),
        .I42(I42),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(O3),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(n_2_ddr_phy_tempmon_0),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I7(I7),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I73(I73),
        .I74(I74),
        .I75(I75),
        .I76(I76),
        .I77(I77),
        .I8(n_205_u_ddr_phy_init),
        .O1(n_6_u_ddr_phy_wrcal),
        .O2(n_9_u_ddr_phy_wrcal),
        .O22(O22),
        .O23(O23),
        .O3(O20),
        .O4(n_11_u_ddr_phy_wrcal),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .Q(O21),
        .SS(SS),
        .calib_zero_inputs(calib_zero_inputs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_4(idelay_ld_rst_4),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_rddata_en(phy_rddata_en),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .prech_done(prech_done),
        .prech_req(prech_req),
        .rdlvl_prech_req(rdlvl_prech_req),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrlvl_byte_redo(wrlvl_byte_redo));
LUT2 #(
    .INIT(4'h9)) 
     \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .O(\n_0_wait_cnt_r[1]_i_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_if_post_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo
   (O7,
    O1,
    O4,
    phy_rddata_en,
    O55,
    DIB,
    O56,
    O57,
    DIA,
    O59,
    O60,
    O61,
    O63,
    O64,
    O65,
    O67,
    O68,
    O69,
    O71,
    O72,
    O73,
    O75,
    O76,
    O77,
    O79,
    O80,
    O81,
    O83,
    O84,
    O85,
    O87,
    O88,
    O89,
    O91,
    O92,
    O93,
    O95,
    O96,
    O97,
    O99,
    O100,
    O101,
    O103,
    O104,
    O105,
    O107,
    O108,
    O109,
    O111,
    O112,
    O113,
    O115,
    D,
    O2,
    O3,
    O5,
    p_0_in1_in,
    O134,
    O135,
    O136,
    O137,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O163,
    O164,
    O165,
    I1,
    O6,
    if_empty_r_0,
    I23,
    DIC,
    O58,
    O62,
    O66,
    O70,
    O74,
    O78,
    O82,
    O86,
    O90,
    O94,
    O98,
    O102,
    O106,
    O110,
    O114,
    Q,
    I24,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    ififo_rst,
    CLK,
    I60);
  output [1:0]O7;
  output O1;
  output [0:0]O4;
  output phy_rddata_en;
  output O55;
  output [1:0]DIB;
  output O56;
  output O57;
  output [1:0]DIA;
  output O59;
  output O60;
  output [1:0]O61;
  output O63;
  output O64;
  output [1:0]O65;
  output O67;
  output O68;
  output [1:0]O69;
  output O71;
  output O72;
  output [1:0]O73;
  output O75;
  output O76;
  output [1:0]O77;
  output O79;
  output O80;
  output [1:0]O81;
  output O83;
  output O84;
  output [1:0]O85;
  output O87;
  output O88;
  output [1:0]O89;
  output O91;
  output O92;
  output [1:0]O93;
  output O95;
  output O96;
  output [1:0]O97;
  output O99;
  output O100;
  output [1:0]O101;
  output O103;
  output O104;
  output [1:0]O105;
  output O107;
  output O108;
  output [1:0]O109;
  output O111;
  output O112;
  output [1:0]O113;
  output O115;
  output [31:0]D;
  output O2;
  output O3;
  output O5;
  output p_0_in1_in;
  output O134;
  output O135;
  output O136;
  output O137;
  output O138;
  output O139;
  output O140;
  output O141;
  output O142;
  output O143;
  output O144;
  output O145;
  output O146;
  output O147;
  output O148;
  output O149;
  output O150;
  output O151;
  output O152;
  output O153;
  output O154;
  output O155;
  output O156;
  output O157;
  output O158;
  output O159;
  output O160;
  output O161;
  output O162;
  output O163;
  output O164;
  output O165;
  input I1;
  input [1:0]O6;
  input [0:0]if_empty_r_0;
  input I23;
  input [1:0]DIC;
  input [1:0]O58;
  input [1:0]O62;
  input [1:0]O66;
  input [1:0]O70;
  input [1:0]O74;
  input [1:0]O78;
  input [1:0]O82;
  input [1:0]O86;
  input [1:0]O90;
  input [1:0]O94;
  input [1:0]O98;
  input [1:0]O102;
  input [1:0]O106;
  input [1:0]O110;
  input [1:0]O114;
  input [31:0]Q;
  input [31:0]I24;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input ififo_rst;
  input CLK;
  input [0:0]I60;

  wire CLK;
  wire [31:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire I1;
  wire I23;
  wire [31:0]I24;
  wire [1:0]I29;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [0:0]I60;
  wire O1;
  wire O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire O103;
  wire O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire O107;
  wire O108;
  wire [1:0]O109;
  wire [1:0]O110;
  wire O111;
  wire O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire O115;
  wire O134;
  wire O135;
  wire O136;
  wire O137;
  wire O138;
  wire O139;
  wire O140;
  wire O141;
  wire O142;
  wire O143;
  wire O144;
  wire O145;
  wire O146;
  wire O147;
  wire O148;
  wire O149;
  wire O150;
  wire O151;
  wire O152;
  wire O153;
  wire O154;
  wire O155;
  wire O156;
  wire O157;
  wire O158;
  wire O159;
  wire O160;
  wire O161;
  wire O162;
  wire O163;
  wire O164;
  wire O165;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire O55;
  wire O56;
  wire O57;
  wire [1:0]O58;
  wire O59;
  wire [1:0]O6;
  wire O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire O63;
  wire O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire O67;
  wire O68;
  wire [1:0]O69;
  wire [1:0]O70;
  wire O71;
  wire O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire O75;
  wire O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire O79;
  wire O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire O83;
  wire O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire O87;
  wire O88;
  wire [1:0]O89;
  wire [1:0]O90;
  wire O91;
  wire O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire O95;
  wire O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire O99;
  wire [31:0]Q;
  wire bypass;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [4:1]my_empty;
  wire [1:0]my_full;
  wire \n_0_my_empty[1]_i_1 ;
  wire \n_0_my_empty[1]_i_2__0 ;
  wire \n_0_my_empty[4]_i_1__1 ;
  wire \n_0_my_empty[4]_i_2__0 ;
  wire \n_0_my_empty[4]_rep__0_i_1 ;
  wire \n_0_my_empty[4]_rep_i_1 ;
  wire \n_0_my_empty_reg[4]_rep ;
  wire \n_0_my_empty_reg[4]_rep__0 ;
  wire \n_0_my_full[0]_i_1 ;
  wire \n_0_my_full[1]_i_1 ;
  wire \n_0_my_full[1]_i_2__0 ;
  wire \n_0_rd_ptr[0]_i_1__0 ;
  wire \n_0_rd_ptr[1]_i_1__0 ;
  wire \n_0_rd_ptr_timing[0]_i_1 ;
  wire \n_0_rd_ptr_timing[1]_i_1 ;
  wire \n_0_wr_ptr[0]_i_1__1 ;
  wire \n_0_wr_ptr[1]_i_1__1 ;
  wire p_0_in1_in;
  wire phy_rddata_en;
  wire [1:0]rd_ptr;
(* RTL_KEEP = "true" *) (* syn_maxfan = "10" *)   wire [1:0]rd_ptr_timing;

  assign O7[1:0] = rd_ptr_timing;
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(O85[0]),
        .I1(I23),
        .I2(O86[0]),
        .O(O84));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(O69[0]),
        .I1(I23),
        .I2(O70[0]),
        .O(O68));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(DIB[0]),
        .I1(I23),
        .I2(DIC[0]),
        .O(O55));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(O101[0]),
        .I1(I23),
        .I2(O102[0]),
        .O(O100));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(O85[1]),
        .I1(I23),
        .I2(O86[1]),
        .O(O87));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(O69[1]),
        .I1(I23),
        .I2(O70[1]),
        .O(O71));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(DIB[1]),
        .I1(I23),
        .I2(DIC[1]),
        .O(O56));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(O101[1]),
        .I1(I23),
        .I2(O102[1]),
        .O(O103));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(O89[0]),
        .I1(I23),
        .I2(O90[0]),
        .O(O88));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(O73[0]),
        .I1(I23),
        .I2(O74[0]),
        .O(O72));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(DIA[0]),
        .I1(I23),
        .I2(O58[0]),
        .O(O57));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(O105[0]),
        .I1(I23),
        .I2(O106[0]),
        .O(O104));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(O89[1]),
        .I1(I23),
        .I2(O90[1]),
        .O(O91));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(O73[1]),
        .I1(I23),
        .I2(O74[1]),
        .O(O75));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(DIA[1]),
        .I1(I23),
        .I2(O58[1]),
        .O(O59));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(O105[1]),
        .I1(I23),
        .I2(O106[1]),
        .O(O107));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(O93[0]),
        .I1(I23),
        .I2(O94[0]),
        .O(O92));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(O77[0]),
        .I1(I23),
        .I2(O78[0]),
        .O(O76));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(O61[0]),
        .I1(I23),
        .I2(O62[0]),
        .O(O60));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(O109[0]),
        .I1(I23),
        .I2(O110[0]),
        .O(O108));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(O93[1]),
        .I1(I23),
        .I2(O94[1]),
        .O(O95));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(O77[1]),
        .I1(I23),
        .I2(O78[1]),
        .O(O79));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(O61[1]),
        .I1(I23),
        .I2(O62[1]),
        .O(O63));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(O109[1]),
        .I1(I23),
        .I2(O110[1]),
        .O(O111));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(O97[0]),
        .I1(I23),
        .I2(O98[0]),
        .O(O96));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(O81[0]),
        .I1(I23),
        .I2(O82[0]),
        .O(O80));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(O65[0]),
        .I1(I23),
        .I2(O66[0]),
        .O(O64));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(O113[0]),
        .I1(I23),
        .I2(O114[0]),
        .O(O112));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(O97[1]),
        .I1(I23),
        .I2(O98[1]),
        .O(O99));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(O81[1]),
        .I1(I23),
        .I2(O82[1]),
        .O(O83));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(O65[1]),
        .I1(I23),
        .I2(O66[1]),
        .O(O67));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(O113[1]),
        .I1(I23),
        .I2(O114[1]),
        .O(O115));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(Q[5]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[5]),
        .I3(I60),
        .I4(O86[0]),
        .O(O160));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(Q[7]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[7]),
        .I3(I60),
        .I4(O70[0]),
        .O(O158));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(Q[4]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[4]),
        .I3(I60),
        .I4(DIC[0]),
        .O(O161));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(Q[6]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[6]),
        .I3(I60),
        .I4(O102[0]),
        .O(O159));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(Q[21]),
        .I1(my_empty[4]),
        .I2(I24[21]),
        .I3(I60),
        .I4(O86[1]),
        .O(O144));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(Q[23]),
        .I1(my_empty[4]),
        .I2(I24[23]),
        .I3(I60),
        .I4(O70[1]),
        .O(O142));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(Q[20]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[20]),
        .I3(I60),
        .I4(DIC[1]),
        .O(O145));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(Q[22]),
        .I1(my_empty[4]),
        .I2(I24[22]),
        .I3(I60),
        .I4(O102[1]),
        .O(O143));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(Q[17]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[17]),
        .I3(I60),
        .I4(O90[0]),
        .O(O148));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(Q[19]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[19]),
        .I3(I60),
        .I4(O74[0]),
        .O(O146));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(Q[16]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[16]),
        .I3(I60),
        .I4(O58[0]),
        .O(O149));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(Q[18]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[18]),
        .I3(I60),
        .I4(O106[0]),
        .O(O147));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(Q[25]),
        .I1(my_empty[4]),
        .I2(I24[25]),
        .I3(I60),
        .I4(O90[1]),
        .O(O140));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(Q[27]),
        .I1(my_empty[4]),
        .I2(I24[27]),
        .I3(I60),
        .I4(O74[1]),
        .O(O138));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(Q[24]),
        .I1(my_empty[4]),
        .I2(I24[24]),
        .I3(I60),
        .I4(O58[1]),
        .O(O141));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(Q[26]),
        .I1(my_empty[4]),
        .I2(I24[26]),
        .I3(I60),
        .I4(O106[1]),
        .O(O139));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(Q[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[13]),
        .I3(I60),
        .I4(O94[0]),
        .O(O152));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(Q[15]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[15]),
        .I3(I60),
        .I4(O78[0]),
        .O(O150));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(Q[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[12]),
        .I3(I60),
        .I4(O62[0]),
        .O(O153));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(Q[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[14]),
        .I3(I60),
        .I4(O110[0]),
        .O(O151));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(Q[1]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[1]),
        .I3(I60),
        .I4(O94[1]),
        .O(O164));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[3]),
        .I3(I60),
        .I4(O78[1]),
        .O(O162));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[0]),
        .I3(I60),
        .I4(O62[1]),
        .O(O165));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(Q[2]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[2]),
        .I3(I60),
        .I4(O110[1]),
        .O(O163));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(Q[29]),
        .I1(my_empty[4]),
        .I2(I24[29]),
        .I3(I60),
        .I4(O98[0]),
        .O(O136));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(Q[31]),
        .I1(my_empty[4]),
        .I2(I24[31]),
        .I3(I60),
        .I4(O82[0]),
        .O(O134));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(Q[28]),
        .I1(my_empty[4]),
        .I2(I24[28]),
        .I3(I60),
        .I4(O66[0]),
        .O(O137));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(Q[30]),
        .I1(my_empty[4]),
        .I2(I24[30]),
        .I3(I60),
        .I4(O114[0]),
        .O(O135));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(Q[9]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[9]),
        .I3(I60),
        .I4(O98[1]),
        .O(O156));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(Q[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[11]),
        .I3(I60),
        .I4(O82[1]),
        .O(O154));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(Q[8]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[8]),
        .I3(I60),
        .I4(O66[1]),
        .O(O157));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(Q[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[10]),
        .I3(I60),
        .I4(O114[1]),
        .O(O155));
LUT5 #(
    .INIT(32'h10001333)) 
     mem_reg_0_3_0_5_i_1
       (.I0(my_full[0]),
        .I1(I1),
        .I2(O6[1]),
        .I3(if_empty_r_0),
        .I4(my_empty[2]),
        .O(p_0_in1_in));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT1 #(
    .INIT(2'h2)) 
     mem_reg_0_3_0_5_i_2
       (.I0(\n_0_my_empty_reg[4]_rep__0 ),
        .O(my_empty[2]));
LUT5 #(
    .INIT(32'hEF00EF02)) 
     \my_empty[1]_i_1 
       (.I0(I1),
        .I1(my_full[1]),
        .I2(O2),
        .I3(my_empty[1]),
        .I4(\n_0_my_empty[1]_i_2__0 ),
        .O(\n_0_my_empty[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT4 #(
    .INIT(16'hF69F)) 
     \my_empty[1]_i_2__0 
       (.I0(rd_ptr[1]),
        .I1(O5),
        .I2(rd_ptr[0]),
        .I3(O3),
        .O(\n_0_my_empty[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000008800070000)) 
     \my_empty[4]_i_1__1 
       (.I0(if_empty_r_0),
        .I1(O6[1]),
        .I2(O1),
        .I3(my_full[1]),
        .I4(I1),
        .I5(my_empty[1]),
        .O(\n_0_my_empty[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT5 #(
    .INIT(32'h00002442)) 
     \my_empty[4]_i_2__0 
       (.I0(O3),
        .I1(rd_ptr[0]),
        .I2(O5),
        .I3(rd_ptr[1]),
        .I4(my_empty[1]),
        .O(\n_0_my_empty[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT5 #(
    .INIT(32'h00002442)) 
     \my_empty[4]_rep__0_i_1 
       (.I0(O3),
        .I1(rd_ptr[0]),
        .I2(O5),
        .I3(rd_ptr[1]),
        .I4(my_empty[1]),
        .O(\n_0_my_empty[4]_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT5 #(
    .INIT(32'h00002442)) 
     \my_empty[4]_rep_i_1 
       (.I0(O3),
        .I1(rd_ptr[0]),
        .I2(O5),
        .I3(rd_ptr[1]),
        .I4(my_empty[1]),
        .O(\n_0_my_empty[4]_rep_i_1 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1 ),
        .Q(my_empty[1]),
        .S(ififo_rst));
(* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
   FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__1 ),
        .D(\n_0_my_empty[4]_i_2__0 ),
        .Q(my_empty[4]),
        .S(ififo_rst));
(* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
   FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__1 ),
        .D(\n_0_my_empty[4]_rep_i_1 ),
        .Q(\n_0_my_empty_reg[4]_rep ),
        .S(ififo_rst));
(* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
   FDSE \my_empty_reg[4]_rep__0 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__1 ),
        .D(\n_0_my_empty[4]_rep__0_i_1 ),
        .Q(\n_0_my_empty_reg[4]_rep__0 ),
        .S(ififo_rst));
LUT6 #(
    .INIT(64'hA8AAAAA2A8AAAAAE)) 
     \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(O2),
        .I2(my_empty[1]),
        .I3(my_full[1]),
        .I4(I1),
        .I5(\n_0_my_full[1]_i_2__0 ),
        .O(\n_0_my_full[0]_i_1 ));
LUT5 #(
    .INIT(32'hF0F0C0F4)) 
     \my_full[1]_i_1 
       (.I0(\n_0_my_full[1]_i_2__0 ),
        .I1(O2),
        .I2(my_full[1]),
        .I3(I1),
        .I4(my_empty[1]),
        .O(\n_0_my_full[1]_i_1 ));
LUT4 #(
    .INIT(16'hF96F)) 
     \my_full[1]_i_2__0 
       (.I0(O5),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O3),
        .O(\n_0_my_full[1]_i_2__0 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1 ),
        .Q(my_full[0]),
        .R(ififo_rst));
FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[1]_i_1 ),
        .Q(my_full[1]),
        .R(ififo_rst));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[10]_i_1 
       (.I0(Q[16]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[16]),
        .I3(I34[0]),
        .I4(bypass),
        .O(D[2]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[11]_i_1 
       (.I0(Q[24]),
        .I1(my_empty[4]),
        .I2(I24[24]),
        .I3(I34[1]),
        .I4(bypass),
        .O(D[3]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[12]_i_1 
       (.I0(Q[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[12]),
        .I3(I42[0]),
        .I4(bypass),
        .O(D[4]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[13]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[0]),
        .I3(I42[1]),
        .I4(bypass),
        .O(D[5]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[14]_i_1 
       (.I0(Q[28]),
        .I1(my_empty[4]),
        .I2(I24[28]),
        .I3(I30[0]),
        .I4(bypass),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[15]_i_1 
       (.I0(Q[8]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[8]),
        .I3(I30[1]),
        .I4(bypass),
        .O(D[7]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[24]_i_1 
       (.I0(Q[5]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[5]),
        .I3(I37[0]),
        .I4(bypass),
        .O(D[8]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[25]_i_1 
       (.I0(Q[21]),
        .I1(my_empty[4]),
        .I2(I24[21]),
        .I3(I37[1]),
        .I4(bypass),
        .O(D[9]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[26]_i_1 
       (.I0(Q[17]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[17]),
        .I3(I33[0]),
        .I4(bypass),
        .O(D[10]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[27]_i_1 
       (.I0(Q[25]),
        .I1(my_empty[4]),
        .I2(I24[25]),
        .I3(I33[1]),
        .I4(bypass),
        .O(D[11]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[28]_i_1 
       (.I0(Q[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[13]),
        .I3(I41[0]),
        .I4(bypass),
        .O(D[12]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[29]_i_1 
       (.I0(Q[1]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[1]),
        .I3(I41[1]),
        .I4(bypass),
        .O(D[13]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[30]_i_1 
       (.I0(Q[29]),
        .I1(my_empty[4]),
        .I2(I24[29]),
        .I3(DOC[0]),
        .I4(bypass),
        .O(D[14]));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[31]_i_1 
       (.I0(Q[9]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[9]),
        .I3(DOC[1]),
        .I4(bypass),
        .O(D[15]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[40]_i_1 
       (.I0(Q[6]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[6]),
        .I3(I36[0]),
        .I4(bypass),
        .O(D[16]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[41]_i_1 
       (.I0(Q[22]),
        .I1(my_empty[4]),
        .I2(I24[22]),
        .I3(I36[1]),
        .I4(bypass),
        .O(D[17]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[42]_i_1 
       (.I0(Q[18]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[18]),
        .I3(I32[0]),
        .I4(bypass),
        .O(D[18]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[43]_i_1 
       (.I0(Q[26]),
        .I1(my_empty[4]),
        .I2(I24[26]),
        .I3(I32[1]),
        .I4(bypass),
        .O(D[19]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[44]_i_1 
       (.I0(Q[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[14]),
        .I3(I40[0]),
        .I4(bypass),
        .O(D[20]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[45]_i_1 
       (.I0(Q[2]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[2]),
        .I3(I40[1]),
        .I4(bypass),
        .O(D[21]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[46]_i_1 
       (.I0(Q[30]),
        .I1(my_empty[4]),
        .I2(I24[30]),
        .I3(I29[0]),
        .I4(bypass),
        .O(D[22]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[47]_i_1 
       (.I0(Q[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[10]),
        .I3(I29[1]),
        .I4(bypass),
        .O(D[23]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[56]_i_1 
       (.I0(Q[7]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[7]),
        .I3(I35[0]),
        .I4(bypass),
        .O(D[24]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[57]_i_1 
       (.I0(Q[23]),
        .I1(my_empty[4]),
        .I2(I24[23]),
        .I3(I35[1]),
        .I4(bypass),
        .O(D[25]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[58]_i_1 
       (.I0(Q[19]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[19]),
        .I3(I31[0]),
        .I4(bypass),
        .O(D[26]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[59]_i_1 
       (.I0(Q[27]),
        .I1(my_empty[4]),
        .I2(I24[27]),
        .I3(I31[1]),
        .I4(bypass),
        .O(D[27]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[60]_i_1 
       (.I0(Q[15]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[15]),
        .I3(I39[0]),
        .I4(bypass),
        .O(D[28]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[61]_i_1 
       (.I0(Q[3]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[3]),
        .I3(I39[1]),
        .I4(bypass),
        .O(D[29]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[62]_i_1 
       (.I0(Q[31]),
        .I1(my_empty[4]),
        .I2(I24[31]),
        .I3(DOB[0]),
        .I4(bypass),
        .O(D[30]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[63]_i_1 
       (.I0(Q[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[11]),
        .I3(DOB[1]),
        .I4(bypass),
        .O(D[31]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[8]_i_1 
       (.I0(Q[4]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[4]),
        .I3(I38[0]),
        .I4(bypass),
        .O(D[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[9]_i_1 
       (.I0(Q[20]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[20]),
        .I3(I38[1]),
        .I4(bypass),
        .O(D[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_1 
       (.I0(Q[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[11]),
        .O(O81[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_2 
       (.I0(Q[31]),
        .I1(my_empty[4]),
        .I2(I24[31]),
        .O(O81[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_3 
       (.I0(Q[3]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[3]),
        .O(O77[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_4 
       (.I0(Q[15]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[15]),
        .O(O77[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_1 
       (.I0(Q[24]),
        .I1(my_empty[4]),
        .I2(I24[24]),
        .O(DIA[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_2 
       (.I0(Q[16]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[16]),
        .O(DIA[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_3 
       (.I0(Q[20]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[20]),
        .O(DIB[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_4 
       (.I0(Q[4]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[4]),
        .O(DIB[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_3 
       (.I0(Q[8]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[8]),
        .O(O65[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_4 
       (.I0(Q[28]),
        .I1(my_empty[4]),
        .I2(I24[28]),
        .O(O65[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_5 
       (.I0(Q[0]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[0]),
        .O(O61[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_6 
       (.I0(Q[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[12]),
        .O(O61[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_1 
       (.I0(Q[1]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[1]),
        .O(O93[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_2 
       (.I0(Q[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[13]),
        .O(O93[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_3 
       (.I0(Q[25]),
        .I1(my_empty[4]),
        .I2(I24[25]),
        .O(O89[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_4 
       (.I0(Q[17]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[17]),
        .O(O89[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_5 
       (.I0(Q[21]),
        .I1(my_empty[4]),
        .I2(I24[21]),
        .O(O85[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_6 
       (.I0(Q[5]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[5]),
        .O(O85[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_5 
       (.I0(Q[9]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[9]),
        .O(O97[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_6 
       (.I0(Q[29]),
        .I1(my_empty[4]),
        .I2(I24[29]),
        .O(O97[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_1 
       (.I0(Q[22]),
        .I1(my_empty[4]),
        .I2(I24[22]),
        .O(O101[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_2 
       (.I0(Q[6]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[6]),
        .O(O101[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_1 
       (.I0(Q[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[10]),
        .O(O113[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_2 
       (.I0(Q[30]),
        .I1(my_empty[4]),
        .I2(I24[30]),
        .O(O113[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_3 
       (.I0(Q[2]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[2]),
        .O(O109[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_4 
       (.I0(Q[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[14]),
        .O(O109[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_5 
       (.I0(Q[26]),
        .I1(my_empty[4]),
        .I2(I24[26]),
        .O(O105[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_6 
       (.I0(Q[18]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[18]),
        .O(O105[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_1 
       (.I0(Q[27]),
        .I1(my_empty[4]),
        .I2(I24[27]),
        .O(O73[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_2 
       (.I0(Q[19]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I24[19]),
        .O(O73[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_3 
       (.I0(Q[23]),
        .I1(my_empty[4]),
        .I2(I24[23]),
        .O(O69[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_4 
       (.I0(Q[7]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I24[7]),
        .O(O69[0]));
LUT4 #(
    .INIT(16'h0777)) 
     rd_active_r_i_1
       (.I0(O4),
        .I1(I1),
        .I2(O6[0]),
        .I3(if_empty_r_0),
        .O(phy_rddata_en));
LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
     \rd_ptr[0]_i_1__0 
       (.I0(my_empty[1]),
        .I1(O1),
        .I2(I1),
        .I3(O6[1]),
        .I4(if_empty_r_0),
        .I5(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT1 #(
    .INIT(2'h2)) 
     \rd_ptr[0]_i_2 
       (.I0(\n_0_my_empty_reg[4]_rep__0 ),
        .O(O1));
LUT4 #(
    .INIT(16'hFD02)) 
     \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(O2),
        .I2(my_empty[1]),
        .I3(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1__0 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1__0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1__0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
LUT4 #(
    .INIT(16'hFD01)) 
     \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[0]),
        .I1(O2),
        .I2(my_empty[1]),
        .I3(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFF60006)) 
     \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(O2),
        .I3(my_empty[1]),
        .I4(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1 ));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT1 #(
    .INIT(2'h2)) 
     \read_fifo.tail_r[0]_i_3 
       (.I0(\n_0_my_empty_reg[4]_rep__0 ),
        .O(O4));
LUT5 #(
    .INIT(32'hFEF2010D)) 
     \wr_ptr[0]_i_1__1 
       (.I0(my_empty[1]),
        .I1(O2),
        .I2(I1),
        .I3(my_full[1]),
        .I4(O3),
        .O(\n_0_wr_ptr[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFDFFFDF50200020A)) 
     \wr_ptr[1]_i_1__1 
       (.I0(O3),
        .I1(my_full[1]),
        .I2(I1),
        .I3(O2),
        .I4(my_empty[1]),
        .I5(O5),
        .O(\n_0_wr_ptr[1]_i_1__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \wr_ptr[1]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(O6[1]),
        .I3(if_empty_r_0),
        .O(O2));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__1 ),
        .Q(O3),
        .R(ififo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__1 ),
        .Q(O5),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_if_post_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_if_post_fifo_8
   (out,
    O6,
    O22,
    O23,
    O52,
    O54,
    D,
    O1,
    O2,
    O78,
    O110,
    O94,
    O62,
    O82,
    O114,
    O98,
    O66,
    O70,
    O102,
    O86,
    DIC,
    O74,
    O106,
    O90,
    O58,
    if_empty_v,
    O133,
    if_empty_r_0,
    my_empty,
    I1,
    ram_init_done_r,
    Q,
    I20,
    tail_r,
    O119,
    I43,
    I44,
    bypass,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I6,
    SR,
    CLK);
  output [1:0]out;
  output [1:0]O6;
  output O22;
  output O23;
  output O52;
  output O54;
  output [31:0]D;
  output O1;
  output O2;
  output [1:0]O78;
  output [1:0]O110;
  output [1:0]O94;
  output [1:0]O62;
  output [1:0]O82;
  output [1:0]O114;
  output [1:0]O98;
  output [1:0]O66;
  output [1:0]O70;
  output [1:0]O102;
  output [1:0]O86;
  output [1:0]DIC;
  output [1:0]O74;
  output [1:0]O106;
  output [1:0]O90;
  output [1:0]O58;
  output if_empty_v;
  output O133;
  input [0:0]if_empty_r_0;
  input [1:0]my_empty;
  input I1;
  input ram_init_done_r;
  input [0:0]Q;
  input I20;
  input [0:0]tail_r;
  input [31:0]O119;
  input [31:0]I43;
  input [1:0]I44;
  input bypass;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input I6;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [31:0]D;
  wire [1:0]DIC;
  wire I1;
  wire I20;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire O1;
  wire [1:0]O102;
  wire [1:0]O106;
  wire [1:0]O110;
  wire [1:0]O114;
  wire [31:0]O119;
  wire O133;
  wire O2;
  wire O22;
  wire O23;
  wire O52;
  wire O54;
  wire [1:0]O58;
  wire [1:0]O6;
  wire [1:0]O62;
  wire [1:0]O66;
  wire [1:0]O70;
  wire [1:0]O74;
  wire [1:0]O78;
  wire [1:0]O82;
  wire [1:0]O86;
  wire [1:0]O90;
  wire [1:0]O94;
  wire [1:0]O98;
  wire [0:0]Q;
  wire [0:0]SR;
  wire bypass;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire [1:0]my_empty;
  wire [4:1]my_empty_0;
  wire [1:0]my_full;
  wire \n_0_my_empty[1]_i_1__0 ;
  wire \n_0_my_empty[1]_i_2 ;
  wire \n_0_my_empty[4]_i_1__2 ;
  wire \n_0_my_empty[4]_i_2 ;
  wire \n_0_my_empty[4]_rep_i_1__0 ;
  wire \n_0_my_empty_reg[4]_rep ;
  wire \n_0_my_full[0]_i_1__0 ;
  wire \n_0_my_full[1]_i_1__0 ;
  wire \n_0_my_full[1]_i_2 ;
  wire \n_0_rd_ptr[0]_i_1 ;
  wire \n_0_rd_ptr[1]_i_1 ;
  wire \n_0_rd_ptr_timing[0]_i_1__0 ;
  wire \n_0_rd_ptr_timing[1]_i_1__0 ;
  wire \n_0_wr_ptr[0]_i_1__0 ;
  wire \n_0_wr_ptr[1]_i_1__0 ;
  wire ram_init_done_r;
  wire [1:0]rd_ptr;
(* RTL_KEEP = "true" *) (* syn_maxfan = "10" *)   wire [1:0]rd_ptr_timing;
  wire [0:0]tail_r;

  assign out[1:0] = rd_ptr_timing;
LUT5 #(
    .INIT(32'h0040007F)) 
     mem_reg_0_3_6_11_i_1
       (.I0(my_full[0]),
        .I1(my_empty[1]),
        .I2(if_empty_r_0),
        .I3(I1),
        .I4(my_empty_0[2]),
        .O(O133));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT1 #(
    .INIT(2'h2)) 
     mem_reg_0_3_6_11_i_2
       (.I0(\n_0_my_empty_reg[4]_rep ),
        .O(my_empty_0[2]));
LUT5 #(
    .INIT(32'hEF00EF02)) 
     \my_empty[1]_i_1__0 
       (.I0(I1),
        .I1(my_full[1]),
        .I2(I6),
        .I3(my_empty_0[1]),
        .I4(\n_0_my_empty[1]_i_2 ),
        .O(\n_0_my_empty[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT4 #(
    .INIT(16'hF69F)) 
     \my_empty[1]_i_2 
       (.I0(rd_ptr[1]),
        .I1(O2),
        .I2(rd_ptr[0]),
        .I3(O1),
        .O(\n_0_my_empty[1]_i_2 ));
LUT6 #(
    .INIT(64'h000000C000150000)) 
     \my_empty[4]_i_1__2 
       (.I0(O6[1]),
        .I1(if_empty_r_0),
        .I2(my_empty[1]),
        .I3(my_full[1]),
        .I4(I1),
        .I5(my_empty_0[1]),
        .O(\n_0_my_empty[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT5 #(
    .INIT(32'h00002442)) 
     \my_empty[4]_i_2 
       (.I0(O1),
        .I1(rd_ptr[0]),
        .I2(O2),
        .I3(rd_ptr[1]),
        .I4(my_empty_0[1]),
        .O(\n_0_my_empty[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT5 #(
    .INIT(32'h00002442)) 
     \my_empty[4]_rep_i_1__0 
       (.I0(O1),
        .I1(rd_ptr[0]),
        .I2(O2),
        .I3(rd_ptr[1]),
        .I4(my_empty_0[1]),
        .O(\n_0_my_empty[4]_rep_i_1__0 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1__0 ),
        .Q(my_empty_0[1]),
        .S(SR));
(* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
   FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__2 ),
        .D(\n_0_my_empty[4]_i_2 ),
        .Q(my_empty_0[4]),
        .S(SR));
(* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
   FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__2 ),
        .D(\n_0_my_empty[4]_rep_i_1__0 ),
        .Q(\n_0_my_empty_reg[4]_rep ),
        .S(SR));
LUT6 #(
    .INIT(64'hA8AAAAA2A8AAAAAE)) 
     \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(I6),
        .I2(my_empty_0[1]),
        .I3(my_full[1]),
        .I4(I1),
        .I5(\n_0_my_full[1]_i_2 ),
        .O(\n_0_my_full[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hF0F0C0F4)) 
     \my_full[1]_i_1__0 
       (.I0(\n_0_my_full[1]_i_2 ),
        .I1(I6),
        .I2(my_full[1]),
        .I3(I1),
        .I4(my_empty_0[1]),
        .O(\n_0_my_full[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT4 #(
    .INIT(16'hF96F)) 
     \my_full[1]_i_2 
       (.I0(O2),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O1),
        .O(\n_0_my_full[1]_i_2 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__0 ),
        .Q(my_full[0]),
        .R(SR));
FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[1]_i_1__0 ),
        .Q(my_full[1]),
        .R(SR));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[0]_i_1 
       (.I0(O119[4]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[4]),
        .I3(I55[0]),
        .I4(bypass),
        .O(D[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[16]_i_1 
       (.I0(O119[5]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[5]),
        .I3(I54[0]),
        .I4(bypass),
        .O(D[8]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[17]_i_1 
       (.I0(O119[17]),
        .I1(my_empty_0[4]),
        .I2(I43[17]),
        .I3(I54[1]),
        .I4(bypass),
        .O(D[9]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[18]_i_1 
       (.I0(O119[1]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[1]),
        .I3(I58[0]),
        .I4(bypass),
        .O(D[10]));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[19]_i_1 
       (.I0(O119[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[13]),
        .I3(I58[1]),
        .I4(bypass),
        .O(D[11]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[1]_i_1 
       (.I0(O119[16]),
        .I1(my_empty_0[4]),
        .I2(I43[16]),
        .I3(I55[1]),
        .I4(bypass),
        .O(D[1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[20]_i_1 
       (.I0(O119[21]),
        .I1(my_empty_0[4]),
        .I2(I43[21]),
        .I3(I46[0]),
        .I4(bypass),
        .O(D[12]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[21]_i_1 
       (.I0(O119[29]),
        .I1(my_empty_0[4]),
        .I2(I43[29]),
        .I3(I46[1]),
        .I4(bypass),
        .O(D[13]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[22]_i_1 
       (.I0(O119[9]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[9]),
        .I3(I50[0]),
        .I4(bypass),
        .O(D[14]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[23]_i_1 
       (.I0(O119[25]),
        .I1(my_empty_0[4]),
        .I2(I43[25]),
        .I3(I50[1]),
        .I4(bypass),
        .O(D[15]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[2]_i_1 
       (.I0(O119[0]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[0]),
        .I3(I59[0]),
        .I4(bypass),
        .O(D[2]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[32]_i_1 
       (.I0(O119[6]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[6]),
        .I3(I53[0]),
        .I4(bypass),
        .O(D[16]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[33]_i_1 
       (.I0(O119[18]),
        .I1(my_empty_0[4]),
        .I2(I43[18]),
        .I3(I53[1]),
        .I4(bypass),
        .O(D[17]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[34]_i_1 
       (.I0(O119[2]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[2]),
        .I3(I57[0]),
        .I4(bypass),
        .O(D[18]));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[35]_i_1 
       (.I0(O119[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[14]),
        .I3(I57[1]),
        .I4(bypass),
        .O(D[19]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[36]_i_1 
       (.I0(O119[22]),
        .I1(my_empty_0[4]),
        .I2(I43[22]),
        .I3(I45[0]),
        .I4(bypass),
        .O(D[20]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[37]_i_1 
       (.I0(O119[30]),
        .I1(my_empty_0[4]),
        .I2(I43[30]),
        .I3(I45[1]),
        .I4(bypass),
        .O(D[21]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[38]_i_1 
       (.I0(O119[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[10]),
        .I3(I49[0]),
        .I4(bypass),
        .O(D[22]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[39]_i_1 
       (.I0(O119[26]),
        .I1(my_empty_0[4]),
        .I2(I43[26]),
        .I3(I49[1]),
        .I4(bypass),
        .O(D[23]));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[3]_i_1 
       (.I0(O119[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[12]),
        .I3(I59[1]),
        .I4(bypass),
        .O(D[3]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[48]_i_1 
       (.I0(O119[7]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[7]),
        .I3(I52[0]),
        .I4(bypass),
        .O(D[24]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[49]_i_1 
       (.I0(O119[19]),
        .I1(my_empty_0[4]),
        .I2(I43[19]),
        .I3(I52[1]),
        .I4(bypass),
        .O(D[25]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[4]_i_1 
       (.I0(O119[20]),
        .I1(my_empty_0[4]),
        .I2(I43[20]),
        .I3(I47[0]),
        .I4(bypass),
        .O(D[4]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[50]_i_1 
       (.I0(O119[3]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[3]),
        .I3(I56[0]),
        .I4(bypass),
        .O(D[26]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[51]_i_1 
       (.I0(O119[15]),
        .I1(my_empty_0[4]),
        .I2(I43[15]),
        .I3(I56[1]),
        .I4(bypass),
        .O(D[27]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[52]_i_1 
       (.I0(O119[23]),
        .I1(my_empty_0[4]),
        .I2(I43[23]),
        .I3(I44[0]),
        .I4(bypass),
        .O(D[28]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[53]_i_1 
       (.I0(O119[31]),
        .I1(my_empty_0[4]),
        .I2(I43[31]),
        .I3(I44[1]),
        .I4(bypass),
        .O(D[29]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[54]_i_1 
       (.I0(O119[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[11]),
        .I3(I48[0]),
        .I4(bypass),
        .O(D[30]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[55]_i_1 
       (.I0(O119[27]),
        .I1(my_empty_0[4]),
        .I2(I43[27]),
        .I3(I48[1]),
        .I4(bypass),
        .O(D[31]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[5]_i_1 
       (.I0(O119[28]),
        .I1(my_empty_0[4]),
        .I2(I43[28]),
        .I3(I47[1]),
        .I4(bypass),
        .O(D[5]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[6]_i_1 
       (.I0(O119[8]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[8]),
        .I3(I51[0]),
        .I4(bypass),
        .O(D[6]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \not_strict_mode.app_rd_data[7]_i_1 
       (.I0(O119[24]),
        .I1(my_empty_0[4]),
        .I2(I43[24]),
        .I3(I51[1]),
        .I4(bypass),
        .O(D[7]));
LUT6 #(
    .INIT(64'h0000044404440444)) 
     \not_strict_mode.app_rd_data_end_i_3 
       (.I0(Q),
        .I1(I20),
        .I2(O6[0]),
        .I3(I1),
        .I4(if_empty_r_0),
        .I5(my_empty[0]),
        .O(O23));
LUT2 #(
    .INIT(4'hB)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1 
       (.I0(O23),
        .I1(ram_init_done_r),
        .O(O22));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_2 
       (.I0(O119[28]),
        .I1(my_empty_0[4]),
        .I2(I43[28]),
        .O(O62[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_3 
       (.I0(O119[20]),
        .I1(my_empty_0[4]),
        .I2(I43[20]),
        .O(O62[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_4 
       (.I0(O119[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[12]),
        .O(O58[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_5 
       (.I0(O119[0]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[0]),
        .O(O58[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_6 
       (.I0(O119[16]),
        .I1(my_empty_0[4]),
        .I2(I43[16]),
        .O(DIC[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_7 
       (.I0(O119[4]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[4]),
        .O(DIC[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_5 
       (.I0(O119[24]),
        .I1(my_empty_0[4]),
        .I2(I43[24]),
        .O(O66[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_6 
       (.I0(O119[8]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[8]),
        .O(O66[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_1 
       (.I0(O119[17]),
        .I1(my_empty_0[4]),
        .I2(I43[17]),
        .O(O86[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_2 
       (.I0(O119[5]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[5]),
        .O(O86[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_1 
       (.I0(O119[25]),
        .I1(my_empty_0[4]),
        .I2(I43[25]),
        .O(O98[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_2 
       (.I0(O119[9]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[9]),
        .O(O98[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_3 
       (.I0(O119[29]),
        .I1(my_empty_0[4]),
        .I2(I43[29]),
        .O(O94[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_4 
       (.I0(O119[21]),
        .I1(my_empty_0[4]),
        .I2(I43[21]),
        .O(O94[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_5 
       (.I0(O119[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[13]),
        .O(O90[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_6 
       (.I0(O119[1]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[1]),
        .O(O90[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_1 
       (.I0(O119[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[14]),
        .O(O106[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_2 
       (.I0(O119[2]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[2]),
        .O(O106[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_3 
       (.I0(O119[18]),
        .I1(my_empty_0[4]),
        .I2(I43[18]),
        .O(O102[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_4 
       (.I0(O119[6]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[6]),
        .O(O102[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_3 
       (.I0(O119[26]),
        .I1(my_empty_0[4]),
        .I2(I43[26]),
        .O(O114[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_4 
       (.I0(O119[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[10]),
        .O(O114[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_5 
       (.I0(O119[30]),
        .I1(my_empty_0[4]),
        .I2(I43[30]),
        .O(O110[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6 
       (.I0(O119[22]),
        .I1(my_empty_0[4]),
        .I2(I43[22]),
        .O(O110[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_1 
       (.I0(O119[31]),
        .I1(my_empty_0[4]),
        .I2(I43[31]),
        .O(O78[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_2 
       (.I0(O119[23]),
        .I1(my_empty_0[4]),
        .I2(I43[23]),
        .O(O78[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_3 
       (.I0(O119[15]),
        .I1(my_empty_0[4]),
        .I2(I43[15]),
        .O(O74[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_4 
       (.I0(O119[3]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[3]),
        .O(O74[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_5 
       (.I0(O119[19]),
        .I1(my_empty_0[4]),
        .I2(I43[19]),
        .O(O70[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_6 
       (.I0(O119[7]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[7]),
        .O(O70[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_5 
       (.I0(O119[27]),
        .I1(my_empty_0[4]),
        .I2(I43[27]),
        .O(O82[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_6 
       (.I0(O119[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I43[11]),
        .O(O82[0]));
LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
     \rd_ptr[0]_i_1 
       (.I0(my_empty_0[1]),
        .I1(my_empty[1]),
        .I2(if_empty_r_0),
        .I3(O6[1]),
        .I4(I1),
        .I5(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT1 #(
    .INIT(2'h2)) 
     \rd_ptr[0]_i_3 
       (.I0(\n_0_my_empty_reg[4]_rep ),
        .O(O6[1]));
LUT4 #(
    .INIT(16'hFD02)) 
     \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(I6),
        .I2(my_empty_0[1]),
        .I3(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1 ),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1 ),
        .Q(rd_ptr[1]),
        .R(SR));
LUT4 #(
    .INIT(16'hFD01)) 
     \rd_ptr_timing[0]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(I6),
        .I2(my_empty_0[1]),
        .I3(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFF60006)) 
     \rd_ptr_timing[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(I6),
        .I3(my_empty_0[1]),
        .I4(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__0 ));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__0 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__0 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h002A2A2A00000000)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_14 
       (.I0(tail_r),
        .I1(I1),
        .I2(O6[0]),
        .I3(if_empty_r_0),
        .I4(my_empty[0]),
        .I5(I20),
        .O(O52));
LUT4 #(
    .INIT(16'hF888)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_15 
       (.I0(I1),
        .I1(O6[0]),
        .I2(if_empty_r_0),
        .I3(my_empty[0]),
        .O(if_empty_v));
LUT6 #(
    .INIT(64'hAA959595AAAAAAAA)) 
     \read_fifo.tail_r[0]_i_1 
       (.I0(tail_r),
        .I1(I1),
        .I2(O6[0]),
        .I3(if_empty_r_0),
        .I4(my_empty[0]),
        .I5(I20),
        .O(O54));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT1 #(
    .INIT(2'h2)) 
     \read_fifo.tail_r[0]_i_2 
       (.I0(\n_0_my_empty_reg[4]_rep ),
        .O(O6[0]));
LUT5 #(
    .INIT(32'hFEF2010D)) 
     \wr_ptr[0]_i_1__0 
       (.I0(my_empty_0[1]),
        .I1(I6),
        .I2(I1),
        .I3(my_full[1]),
        .I4(O1),
        .O(\n_0_wr_ptr[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFDFFFDF50200020A)) 
     \wr_ptr[1]_i_1__0 
       (.I0(O1),
        .I1(my_full[1]),
        .I2(I1),
        .I3(I6),
        .I4(my_empty_0[1]),
        .I5(O2),
        .O(\n_0_wr_ptr[1]_i_1__0 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__0 ),
        .Q(O1),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__0 ),
        .Q(O2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_mc_phy" *) 
module mig_7series_0_mig_7series_v2_3_ddr_mc_phy
   (out,
    pi_dqs_found_lanes,
    O1,
    O2,
    O3,
    O4,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    p_9_in,
    p_30_in,
    p_29_in,
    O13,
    O14,
    O15,
    p_13_in,
    O16,
    p_21_in,
    p_26_in,
    p_25_in,
    O17,
    p_17_in,
    O18,
    p_5_in,
    p_1_in,
    O19,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    idelay_ld_rst_0,
    phy_mc_go,
    ddr_ck_out,
    phy_rddata_en,
    O20,
    O21,
    O22,
    O23,
    O27,
    O50,
    O51,
    O52,
    O54,
    DIB,
    DIC,
    O55,
    O56,
    DIA,
    O57,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    D,
    O117,
    O118,
    O119,
    wr_en,
    phy_mc_data_full,
    wr_en_2,
    phy_mc_cmd_full,
    wr_en_3,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    mem_dq_out,
    O127,
    O128,
    O129,
    O130,
    O131,
    mem_out,
    if_empty_v,
    p_0_in1_in,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O163,
    O164,
    A_pi_counter_load_en146_out,
    I1,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    I2,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    of_wren_pre,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    I3,
    p_55_out,
    A_idelay_ce17_out,
    idelay_inc,
    I4,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    D_po_coarse_enable90_out,
    I5,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    of_wren_pre_1,
    D0,
    O33,
    O32,
    O31,
    O30,
    O29,
    O28,
    O26,
    O25,
    O24,
    C_pi_counter_load_en81_out,
    I6,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    I7,
    C_pi_rst_dqs_find75_out,
    O53,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    of_wren_pre_2,
    O42,
    O41,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    I8,
    I9,
    C_idelay_ce7_out,
    I10,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    ififo_rst0_3,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    I16,
    PHYCTLWD,
    I17,
    SR,
    SS,
    I18,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    mux_wrdata_en,
    I19,
    calib_cmd_wren,
    ram_init_done_r,
    Q,
    I20,
    I21,
    I22,
    tail_r,
    I23,
    I24,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    calib_sel,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I70,
    I71,
    I72,
    I26,
    mc_cas_n,
    I27,
    I28,
    mc_cs_n,
    phy_dout,
    I60);
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output O1;
  output O2;
  output O3;
  output O4;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output O6;
  output [1:0]O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output p_9_in;
  output p_30_in;
  output p_29_in;
  output O13;
  output O14;
  output O15;
  output p_13_in;
  output O16;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O17;
  output p_17_in;
  output O18;
  output p_5_in;
  output p_1_in;
  output O19;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output idelay_ld_rst_0;
  output phy_mc_go;
  output [1:0]ddr_ck_out;
  output phy_rddata_en;
  output O20;
  output O21;
  output O22;
  output O23;
  output O27;
  output O50;
  output O51;
  output O52;
  output O54;
  output [1:0]DIB;
  output [1:0]DIC;
  output O55;
  output O56;
  output [1:0]DIA;
  output [1:0]O57;
  output O58;
  output O59;
  output [1:0]O60;
  output [1:0]O61;
  output O62;
  output O63;
  output [1:0]O64;
  output [1:0]O65;
  output O66;
  output O67;
  output [1:0]O68;
  output [1:0]O69;
  output O70;
  output O71;
  output [1:0]O72;
  output [1:0]O73;
  output O74;
  output O75;
  output [1:0]O76;
  output [1:0]O77;
  output O78;
  output O79;
  output [1:0]O80;
  output [1:0]O81;
  output O82;
  output O83;
  output [1:0]O84;
  output [1:0]O85;
  output O86;
  output O87;
  output [1:0]O88;
  output [1:0]O89;
  output O90;
  output O91;
  output [1:0]O92;
  output [1:0]O93;
  output O94;
  output O95;
  output [1:0]O96;
  output [1:0]O97;
  output O98;
  output O99;
  output [1:0]O100;
  output [1:0]O101;
  output O102;
  output O103;
  output [1:0]O104;
  output [1:0]O105;
  output O106;
  output O107;
  output [1:0]O108;
  output [1:0]O109;
  output O110;
  output O111;
  output [1:0]O112;
  output [1:0]O113;
  output O114;
  output O115;
  output [5:0]O116;
  output [63:0]D;
  output [65:0]O117;
  output [59:0]O118;
  output O119;
  output wr_en;
  output phy_mc_data_full;
  output wr_en_2;
  output phy_mc_cmd_full;
  output wr_en_3;
  output O120;
  output O121;
  output O122;
  output [3:0]O123;
  output [3:0]O124;
  output [3:0]O125;
  output [3:0]O126;
  output [11:0]mem_dq_out;
  output O127;
  output O128;
  output [3:0]O129;
  output [3:0]O130;
  output [9:0]O131;
  output [29:0]mem_out;
  output if_empty_v;
  output p_0_in1_in;
  output O132;
  output O133;
  output O134;
  output O135;
  output O136;
  output O137;
  output O138;
  output O139;
  output O140;
  output O141;
  output O142;
  output O143;
  output O144;
  output O145;
  output O146;
  output O147;
  output O148;
  output O149;
  output O150;
  output O151;
  output O152;
  output O153;
  output O154;
  output O155;
  output O156;
  output O157;
  output O158;
  output O159;
  output O160;
  output O161;
  output O162;
  output O163;
  output O164;
  input A_pi_counter_load_en146_out;
  input I1;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input of_wren_pre;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input I3;
  input p_55_out;
  input A_idelay_ce17_out;
  input idelay_inc;
  input I4;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input D_po_coarse_enable90_out;
  input I5;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input of_wren_pre_1;
  input [3:0]D0;
  input [3:0]O33;
  input [3:0]O32;
  input [3:0]O31;
  input [3:0]O30;
  input [7:0]O29;
  input [7:0]O28;
  input [3:0]O26;
  input [3:0]O25;
  input [3:0]O24;
  input C_pi_counter_load_en81_out;
  input I6;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input I7;
  input C_pi_rst_dqs_find75_out;
  input [5:0]O53;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input of_wren_pre_2;
  input [3:0]O42;
  input [3:0]O41;
  input [3:0]O40;
  input [3:0]O39;
  input [3:0]O38;
  input [3:0]O37;
  input [3:0]O36;
  input [3:0]O35;
  input [3:0]O34;
  input I8;
  input I9;
  input C_idelay_ce7_out;
  input I10;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input ififo_rst0_3;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]I16;
  input [10:0]PHYCTLWD;
  input I17;
  input [0:0]SR;
  input [0:0]SS;
  input [0:0]I18;
  input [3:0]O43;
  input [3:0]O44;
  input [7:0]O45;
  input [5:0]O46;
  input [1:0]O47;
  input [3:0]O48;
  input [1:0]O49;
  input mux_wrdata_en;
  input I19;
  input calib_cmd_wren;
  input ram_init_done_r;
  input [0:0]Q;
  input I20;
  input I21;
  input I22;
  input [0:0]tail_r;
  input I23;
  input [31:0]I24;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [31:0]I43;
  input [1:0]I44;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input [0:0]calib_sel;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I70;
  input [31:0]I71;
  input [41:0]I72;
  input [0:0]I26;
  input [1:0]mc_cas_n;
  input [0:0]I27;
  input [0:0]I28;
  input [0:0]mc_cs_n;
  input [18:0]phy_dout;
  input [0:0]I60;

  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [63:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire I17;
  wire [0:0]I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire [31:0]I24;
  wire I25;
  wire [0:0]I26;
  wire [0:0]I27;
  wire [0:0]I28;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [0:0]I60;
  wire I7;
  wire [41:0]I70;
  wire [31:0]I71;
  wire [41:0]I72;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [1:0]O100;
  wire [1:0]O101;
  wire O102;
  wire O103;
  wire [1:0]O104;
  wire [1:0]O105;
  wire O106;
  wire O107;
  wire [1:0]O108;
  wire [1:0]O109;
  wire O11;
  wire O110;
  wire O111;
  wire [1:0]O112;
  wire [1:0]O113;
  wire O114;
  wire O115;
  wire [5:0]O116;
  wire [65:0]O117;
  wire [59:0]O118;
  wire O119;
  wire O12;
  wire O120;
  wire O121;
  wire O122;
  wire [3:0]O123;
  wire [3:0]O124;
  wire [3:0]O125;
  wire [3:0]O126;
  wire O127;
  wire O128;
  wire [3:0]O129;
  wire O13;
  wire [3:0]O130;
  wire [9:0]O131;
  wire O132;
  wire O133;
  wire O134;
  wire O135;
  wire O136;
  wire O137;
  wire O138;
  wire O139;
  wire O14;
  wire O140;
  wire O141;
  wire O142;
  wire O143;
  wire O144;
  wire O145;
  wire O146;
  wire O147;
  wire O148;
  wire O149;
  wire O15;
  wire O150;
  wire O151;
  wire O152;
  wire O153;
  wire O154;
  wire O155;
  wire O156;
  wire O157;
  wire O158;
  wire O159;
  wire O16;
  wire O160;
  wire O161;
  wire O162;
  wire O163;
  wire O164;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [7:0]O28;
  wire [7:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [3:0]O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire O5;
  wire O50;
  wire O51;
  wire O52;
  wire [5:0]O53;
  wire O54;
  wire O55;
  wire O56;
  wire [1:0]O57;
  wire O58;
  wire O59;
  wire O6;
  wire [1:0]O60;
  wire [1:0]O61;
  wire O62;
  wire O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire O66;
  wire O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire [1:0]O7;
  wire O70;
  wire O71;
  wire [1:0]O72;
  wire [1:0]O73;
  wire O74;
  wire O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire O78;
  wire O79;
  wire O8;
  wire [1:0]O80;
  wire [1:0]O81;
  wire O82;
  wire O83;
  wire [1:0]O84;
  wire [1:0]O85;
  wire O86;
  wire O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire O9;
  wire O90;
  wire O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire O94;
  wire O95;
  wire [1:0]O96;
  wire [1:0]O97;
  wire O98;
  wire O99;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire bypass;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_0;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_3;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [11:0]mem_dq_out;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ;
  wire \n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ;
  wire n_0_mcGo_r_reg_gate;
  wire n_0_mcGo_r_reg_r;
  wire n_0_mcGo_r_reg_r_0;
  wire n_0_mcGo_r_reg_r_1;
  wire n_0_mcGo_r_reg_r_10;
  wire n_0_mcGo_r_reg_r_11;
  wire n_0_mcGo_r_reg_r_12;
  wire n_0_mcGo_r_reg_r_13;
  wire n_0_mcGo_r_reg_r_2;
  wire n_0_mcGo_r_reg_r_3;
  wire n_0_mcGo_r_reg_r_4;
  wire n_0_mcGo_r_reg_r_5;
  wire n_0_mcGo_r_reg_r_6;
  wire n_0_mcGo_r_reg_r_7;
  wire n_0_mcGo_r_reg_r_8;
  wire n_0_mcGo_r_reg_r_9;
  wire \n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire of_wren_pre;
  wire of_wren_pre_1;
  wire of_wren_pre_2;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_9_in;
  wire [18:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire ram_init_done_r;
  wire ref_dll_lock;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;

mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D(D),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I60(I60),
        .I7(I7),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O100(O99),
        .O101(O100),
        .O102(O101),
        .O103(O102),
        .O104(O103),
        .O105(O104),
        .O106(O105),
        .O107(O106),
        .O108(O107),
        .O109(O108),
        .O11(O11),
        .O110(O109),
        .O111(O110),
        .O112(O111),
        .O113(O112),
        .O114(O113),
        .O115(O114),
        .O116(O115),
        .O117(O116),
        .O118(O117),
        .O119(O118),
        .O12(O12),
        .O120(O119),
        .O121(O120),
        .O122(O121),
        .O123(O122),
        .O124(O123),
        .O125(O124),
        .O126(O125),
        .O127(O126),
        .O128(O127),
        .O129(O128),
        .O13(O13),
        .O130(O129),
        .O131(O130),
        .O132(O131),
        .O133(O132),
        .O134(O133),
        .O135(O134),
        .O136(O135),
        .O137(O136),
        .O138(O137),
        .O139(O138),
        .O14(O14),
        .O140(O139),
        .O141(O140),
        .O142(O141),
        .O143(O142),
        .O144(O143),
        .O145(O144),
        .O146(O145),
        .O147(O146),
        .O148(O147),
        .O149(O148),
        .O15(O15),
        .O150(O149),
        .O151(O150),
        .O152(O151),
        .O153(O152),
        .O154(O153),
        .O155(O154),
        .O156(O155),
        .O157(O156),
        .O158(O157),
        .O159(O158),
        .O16(O16),
        .O160(O159),
        .O161(O160),
        .O162(O161),
        .O163(O162),
        .O164(O163),
        .O165(O164),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(\n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O21(O20),
        .O22(O21),
        .O23(O22),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O23),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(O4),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O5),
        .O50(O27),
        .O51(O50),
        .O52(O51),
        .O53(O53),
        .O54(O52),
        .O55(O54),
        .O56(O55),
        .O57(O56),
        .O58(O57),
        .O59(O58),
        .O6(O6),
        .O60(O59),
        .O61(O60),
        .O62(O61),
        .O63(O62),
        .O64(O63),
        .O65(O64),
        .O66(O65),
        .O67(O66),
        .O68(O67),
        .O69(O68),
        .O7(O7),
        .O70(O69),
        .O71(O70),
        .O72(O71),
        .O73(O72),
        .O74(O73),
        .O75(O74),
        .O76(O75),
        .O77(O76),
        .O78(O77),
        .O79(O78),
        .O8(O8),
        .O80(O79),
        .O81(O80),
        .O82(O81),
        .O83(O82),
        .O84(O83),
        .O85(O84),
        .O86(O85),
        .O87(O86),
        .O88(O87),
        .O89(O88),
        .O9(O9),
        .O90(O89),
        .O91(O90),
        .O92(O91),
        .O93(O92),
        .O94(O93),
        .O95(O94),
        .O96(O95),
        .O97(O96),
        .O98(O97),
        .O99(O98),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .SR(SR),
        .bypass(bypass),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_0(idelay_ld_rst_0),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_3(ififo_rst0_3),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_out(mem_dq_out),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(of_wren_pre),
        .of_wren_pre_1(of_wren_pre_1),
        .of_wren_pre_2(of_wren_pre_2),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_5_in(p_5_in),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .p_9_in(p_9_in),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .ram_init_done_r(ram_init_done_r),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
(* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 " *) 
   SRL16E \mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\n_53_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .Q(\n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ));
FDRE \mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mcGo_r_reg[13]_srl14___u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ),
        .Q(\n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ),
        .R(1'b0));
FDRE \mcGo_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_gate),
        .Q(phy_mc_go),
        .R(I18));
LUT2 #(
    .INIT(4'h8)) 
     mcGo_r_reg_gate
       (.I0(\n_0_mcGo_r_reg[14]_u_mig_7series_0_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ),
        .I1(n_0_mcGo_r_reg_r_13),
        .O(n_0_mcGo_r_reg_gate));
FDRE mcGo_r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(n_0_mcGo_r_reg_r),
        .R(SS));
FDRE mcGo_r_reg_r_0
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r),
        .Q(n_0_mcGo_r_reg_r_0),
        .R(SS));
FDRE mcGo_r_reg_r_1
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_0),
        .Q(n_0_mcGo_r_reg_r_1),
        .R(SS));
FDRE mcGo_r_reg_r_10
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_9),
        .Q(n_0_mcGo_r_reg_r_10),
        .R(SS));
FDRE mcGo_r_reg_r_11
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_10),
        .Q(n_0_mcGo_r_reg_r_11),
        .R(SS));
FDRE mcGo_r_reg_r_12
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_11),
        .Q(n_0_mcGo_r_reg_r_12),
        .R(SS));
FDRE mcGo_r_reg_r_13
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_12),
        .Q(n_0_mcGo_r_reg_r_13),
        .R(SS));
FDRE mcGo_r_reg_r_2
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_1),
        .Q(n_0_mcGo_r_reg_r_2),
        .R(SS));
FDRE mcGo_r_reg_r_3
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_2),
        .Q(n_0_mcGo_r_reg_r_3),
        .R(SS));
FDRE mcGo_r_reg_r_4
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_3),
        .Q(n_0_mcGo_r_reg_r_4),
        .R(SS));
FDRE mcGo_r_reg_r_5
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_4),
        .Q(n_0_mcGo_r_reg_r_5),
        .R(SS));
FDRE mcGo_r_reg_r_6
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_5),
        .Q(n_0_mcGo_r_reg_r_6),
        .R(SS));
FDRE mcGo_r_reg_r_7
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_6),
        .Q(n_0_mcGo_r_reg_r_7),
        .R(SS));
FDRE mcGo_r_reg_r_8
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_7),
        .Q(n_0_mcGo_r_reg_r_8),
        .R(SS));
FDRE mcGo_r_reg_r_9
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_8),
        .Q(n_0_mcGo_r_reg_r_9),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_mc_phy_wrapper" *) 
module mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    pi_dqs_found_lanes,
    O1,
    A_of_data_full,
    B_of_ctl_full,
    O3,
    O2,
    C_of_data_full,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    idelay_ld_rst_0,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    phy_mc_go,
    ddr_ck_out,
    phy_rddata_en,
    O4,
    O15,
    O11,
    O5,
    O6,
    O7,
    mem_out,
    O13,
    O14,
    O8,
    DIB,
    DIC,
    O9,
    O10,
    DIA,
    O12,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O27,
    O50,
    O51,
    O52,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    D,
    O101,
    O102,
    O103,
    wr_en,
    phy_mc_data_full,
    wr_en_2,
    phy_mc_cmd_full,
    wr_en_3,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    if_empty_v,
    p_0_in1_in,
    O119,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O151,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    A_pi_counter_load_en146_out,
    I1,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    of_wren_pre,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    I3,
    A_idelay_ce17_out,
    idelay_inc,
    I2,
    ififo_rst0,
    D_po_coarse_enable90_out,
    I4,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    of_wren_pre_1,
    D0,
    O33,
    O32,
    O31,
    O30,
    O29,
    O28,
    O26,
    O25,
    O24,
    C_pi_counter_load_en81_out,
    I5,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    C_pi_rst_dqs_find75_out,
    O53,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    of_wren_pre_2,
    O42,
    O41,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    I6,
    C_idelay_ce7_out,
    I7,
    ififo_rst0_3,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    I8,
    PHYCTLWD,
    I9,
    SR,
    wr_en_4,
    wr_en_5,
    SS,
    I11,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    mux_wrdata_en,
    I10,
    calib_cmd_wren,
    ram_init_done_r,
    Q,
    I12,
    I13,
    I14,
    I15,
    I16,
    tail_r,
    I17,
    I18,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    calib_sel,
    calib_wrdata_en,
    I19,
    mc_wrdata_en,
    I70,
    I71,
    I72,
    I20,
    mc_cas_n,
    I23,
    I24,
    mc_cs_n,
    E,
    I21,
    I63,
    phy_dout,
    I22);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output O1;
  output A_of_data_full;
  output B_of_ctl_full;
  output [1:0]O3;
  output O2;
  output C_of_data_full;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output idelay_ld_rst_0;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output phy_mc_go;
  output [1:0]ddr_ck_out;
  output phy_rddata_en;
  output O4;
  output O15;
  output O11;
  output O5;
  output O6;
  output O7;
  output [29:0]mem_out;
  output O13;
  output O14;
  output O8;
  output [1:0]DIB;
  output [1:0]DIC;
  output O9;
  output O10;
  output [1:0]DIA;
  output [1:0]O12;
  output O16;
  output O17;
  output [1:0]O18;
  output [1:0]O19;
  output O20;
  output O21;
  output [1:0]O22;
  output [1:0]O23;
  output O27;
  output O50;
  output [1:0]O51;
  output [1:0]O52;
  output O54;
  output O55;
  output [1:0]O56;
  output [1:0]O57;
  output O58;
  output O59;
  output [1:0]O60;
  output [1:0]O61;
  output O62;
  output O63;
  output [1:0]O64;
  output [1:0]O65;
  output O66;
  output O67;
  output [1:0]O68;
  output [1:0]O69;
  output O70;
  output O71;
  output [1:0]O72;
  output [1:0]O73;
  output O74;
  output O75;
  output [1:0]O76;
  output [1:0]O77;
  output O78;
  output O79;
  output [1:0]O80;
  output [1:0]O81;
  output O82;
  output O83;
  output [1:0]O84;
  output [1:0]O85;
  output O86;
  output O87;
  output [1:0]O88;
  output [1:0]O89;
  output O90;
  output O91;
  output [1:0]O92;
  output [1:0]O93;
  output O94;
  output O95;
  output [1:0]O96;
  output [1:0]O97;
  output O98;
  output O99;
  output [5:0]O100;
  output [63:0]D;
  output [65:0]O101;
  output [59:0]O102;
  output O103;
  output wr_en;
  output phy_mc_data_full;
  output wr_en_2;
  output phy_mc_cmd_full;
  output wr_en_3;
  output O104;
  output O105;
  output O106;
  output [3:0]O107;
  output [3:0]O108;
  output [3:0]O109;
  output [3:0]O110;
  output O111;
  output O112;
  output [3:0]O113;
  output [3:0]O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output if_empty_v;
  output p_0_in1_in;
  output O119;
  output O120;
  output O121;
  output O122;
  output O123;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output O130;
  output O131;
  output O132;
  output O133;
  output O134;
  output O135;
  output O136;
  output O137;
  output O138;
  output O139;
  output O140;
  output O141;
  output O142;
  output O143;
  output O144;
  output O145;
  output O146;
  output O147;
  output O148;
  output O149;
  output O150;
  output O151;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input A_pi_counter_load_en146_out;
  input I1;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input of_wren_pre;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input I3;
  input A_idelay_ce17_out;
  input idelay_inc;
  input I2;
  input ififo_rst0;
  input D_po_coarse_enable90_out;
  input I4;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input of_wren_pre_1;
  input [3:0]D0;
  input [3:0]O33;
  input [3:0]O32;
  input [3:0]O31;
  input [3:0]O30;
  input [7:0]O29;
  input [7:0]O28;
  input [3:0]O26;
  input [3:0]O25;
  input [3:0]O24;
  input C_pi_counter_load_en81_out;
  input I5;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input C_pi_rst_dqs_find75_out;
  input [5:0]O53;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input of_wren_pre_2;
  input [3:0]O42;
  input [3:0]O41;
  input [3:0]O40;
  input [3:0]O39;
  input [3:0]O38;
  input [3:0]O37;
  input [3:0]O36;
  input [3:0]O35;
  input [3:0]O34;
  input I6;
  input C_idelay_ce7_out;
  input I7;
  input ififo_rst0_3;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]I8;
  input [10:0]PHYCTLWD;
  input I9;
  input [0:0]SR;
  input wr_en_4;
  input wr_en_5;
  input [0:0]SS;
  input [0:0]I11;
  input [3:0]O43;
  input [3:0]O44;
  input [7:0]O45;
  input [5:0]O46;
  input [1:0]O47;
  input [3:0]O48;
  input [1:0]O49;
  input mux_wrdata_en;
  input I10;
  input calib_cmd_wren;
  input ram_init_done_r;
  input [0:0]Q;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input [0:0]tail_r;
  input I17;
  input [31:0]I18;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [31:0]I43;
  input [1:0]I44;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input [0:0]calib_sel;
  input calib_wrdata_en;
  input I19;
  input mc_wrdata_en;
  input [41:0]I70;
  input [31:0]I71;
  input [41:0]I72;
  input [0:0]I20;
  input [1:0]mc_cas_n;
  input [0:0]I23;
  input [0:0]I24;
  input [0:0]mc_cs_n;
  input [0:0]E;
  input [0:0]I21;
  input I63;
  input [18:0]phy_dout;
  input [0:0]I22;

  wire A_idelay_ce17_out;
  wire A_of_data_full;
  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire B_of_ctl_full;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_of_data_full;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [63:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [31:0]I18;
  wire I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [0:0]I24;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire I63;
  wire I7;
  wire [41:0]I70;
  wire [31:0]I71;
  wire [41:0]I72;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire [5:0]O100;
  wire [65:0]O101;
  wire [59:0]O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire [3:0]O107;
  wire [3:0]O108;
  wire [3:0]O109;
  wire O11;
  wire [3:0]O110;
  wire O111;
  wire O112;
  wire [3:0]O113;
  wire [3:0]O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire [1:0]O12;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O13;
  wire O130;
  wire O131;
  wire O132;
  wire O133;
  wire O134;
  wire O135;
  wire O136;
  wire O137;
  wire O138;
  wire O139;
  wire O14;
  wire O140;
  wire O141;
  wire O142;
  wire O143;
  wire O144;
  wire O145;
  wire O146;
  wire O147;
  wire O148;
  wire O149;
  wire O15;
  wire O150;
  wire O151;
  wire O16;
  wire O17;
  wire [1:0]O18;
  wire [1:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire [1:0]O22;
  wire [1:0]O23;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [7:0]O28;
  wire [7:0]O29;
  wire [1:0]O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [3:0]O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire O5;
  wire O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [5:0]O53;
  wire O54;
  wire O55;
  wire [1:0]O56;
  wire [1:0]O57;
  wire O58;
  wire O59;
  wire O6;
  wire [1:0]O60;
  wire [1:0]O61;
  wire O62;
  wire O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire O66;
  wire O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire O7;
  wire O70;
  wire O71;
  wire [1:0]O72;
  wire [1:0]O73;
  wire O74;
  wire O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire O78;
  wire O79;
  wire O8;
  wire [1:0]O80;
  wire [1:0]O81;
  wire O82;
  wire O83;
  wire [1:0]O84;
  wire [1:0]O85;
  wire O86;
  wire O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire O9;
  wire O90;
  wire O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire O94;
  wire O95;
  wire [1:0]O96;
  wire [1:0]O97;
  wire O98;
  wire O99;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire bypass;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_0;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_3;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq ;
  wire \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ;
  wire \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ;
  wire n_10_u_ddr_mc_phy;
  wire n_31_u_ddr_mc_phy;
  wire n_32_u_ddr_mc_phy;
  wire n_33_u_ddr_mc_phy;
  wire n_37_u_ddr_mc_phy;
  wire n_385_u_ddr_mc_phy;
  wire n_38_u_ddr_mc_phy;
  wire n_390_u_ddr_mc_phy;
  wire n_393_u_ddr_mc_phy;
  wire n_39_u_ddr_mc_phy;
  wire n_41_u_ddr_mc_phy;
  wire n_45_u_ddr_mc_phy;
  wire n_47_u_ddr_mc_phy;
  wire n_50_u_ddr_mc_phy;
  wire n_6_u_ddr_mc_phy;
  wire n_7_u_ddr_mc_phy;
  wire of_wren_pre;
  wire of_wren_pre_1;
  wire of_wren_pre_2;
  wire [1:0]out;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_10_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_2_in;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_4_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire [18:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire ram_init_done_r;
  wire ref_dll_lock;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr2_cke));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr2_odt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[0].u_addr_obuf 
       (.I(p_24_in),
        .O(ddr2_addr[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[10].u_addr_obuf 
       (.I(p_4_in),
        .O(ddr2_addr[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[11].u_addr_obuf 
       (.I(p_2_in),
        .O(ddr2_addr[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[12].u_addr_obuf 
       (.I(p_0_in),
        .O(ddr2_addr[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[1].u_addr_obuf 
       (.I(p_22_in),
        .O(ddr2_addr[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[2].u_addr_obuf 
       (.I(p_20_in),
        .O(ddr2_addr[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[3].u_addr_obuf 
       (.I(p_18_in),
        .O(ddr2_addr[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[4].u_addr_obuf 
       (.I(p_16_in),
        .O(ddr2_addr[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[5].u_addr_obuf 
       (.I(p_14_in),
        .O(ddr2_addr[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[6].u_addr_obuf 
       (.I(p_12_in),
        .O(ddr2_addr[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[7].u_addr_obuf 
       (.I(p_10_in),
        .O(ddr2_addr[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[8].u_addr_obuf 
       (.I(p_8_in),
        .O(ddr2_addr[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[9].u_addr_obuf 
       (.I(p_6_in),
        .O(ddr2_addr[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[0].u_bank_obuf 
       (.I(n_385_u_ddr_mc_phy),
        .O(ddr2_ba[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[1].u_bank_obuf 
       (.I(n_390_u_ddr_mc_phy),
        .O(ddr2_ba[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[2].u_bank_obuf 
       (.I(n_393_u_ddr_mc_phy),
        .O(ddr2_ba[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr2_cs_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUFT #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(n_10_u_ddr_mc_phy),
        .O(ddr2_dm[0]),
        .T(p_3_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUFT #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(p_1_in),
        .O(ddr2_dm[1]),
        .T(n_50_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(p_62_in),
        .IO(ddr2_dq[0]),
        .O(p_63_out),
        .T(p_61_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(n_41_u_ddr_mc_phy),
        .IO(ddr2_dq[10]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq ),
        .T(p_21_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(n_45_u_ddr_mc_phy),
        .IO(ddr2_dq[11]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq ),
        .T(p_17_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(n_39_u_ddr_mc_phy),
        .IO(ddr2_dq[12]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq ),
        .T(p_13_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(n_33_u_ddr_mc_phy),
        .IO(ddr2_dq[13]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq ),
        .T(p_9_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(n_47_u_ddr_mc_phy),
        .IO(ddr2_dq[14]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq ),
        .T(p_5_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(n_37_u_ddr_mc_phy),
        .IO(ddr2_dq[15]),
        .O(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq ),
        .T(n_38_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(p_58_in),
        .IO(ddr2_dq[1]),
        .O(p_59_out),
        .T(p_57_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(p_54_in),
        .IO(ddr2_dq[2]),
        .O(p_55_out),
        .T(p_53_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(p_50_in),
        .IO(ddr2_dq[3]),
        .O(p_51_out),
        .T(p_49_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(p_46_in),
        .IO(ddr2_dq[4]),
        .O(p_47_out),
        .T(p_45_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(p_42_in),
        .IO(ddr2_dq[5]),
        .O(p_43_out),
        .T(p_41_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(p_38_in),
        .IO(ddr2_dq[6]),
        .O(p_39_out),
        .T(p_37_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(p_34_in),
        .IO(ddr2_dq[7]),
        .O(p_35_out),
        .T(p_33_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(p_30_in),
        .IO(ddr2_dq[8]),
        .O(p_31_out),
        .T(p_29_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dq_iobuf_default.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(p_26_in),
        .IO(ddr2_dq[9]),
        .O(p_27_out),
        .T(p_25_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(n_6_u_ddr_mc_phy),
        .IBUFDISABLE(1'b0),
        .INTERMDISABLE(1'b0),
        .IO(ddr2_dqs_p[0]),
        .IOB(ddr2_dqs_n[0]),
        .O(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ),
        .T(n_7_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(n_31_u_ddr_mc_phy),
        .IBUFDISABLE(1'b0),
        .INTERMDISABLE(1'b0),
        .IO(ddr2_dqs_p[1]),
        .IOB(ddr2_dqs_n[1]),
        .O(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ),
        .T(n_32_u_ddr_mc_phy));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.CLK(CLK),
        .SR(SR));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.CLK(CLK),
        .E(E),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .O115(O115),
        .O116(O116),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .wr_en_4(wr_en_4));
mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5 \genblk24.phy_ctl_pre_fifo_2 
       (.CLK(CLK),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I21(I21),
        .I63(I63),
        .O117(O117),
        .O118(O118),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .wr_en_5(wr_en_5));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr2_cas_n));
mig_7series_0_mig_7series_v2_3_ddr_mc_phy u_ddr_mc_phy
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D(D),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .I1(I1),
        .I10(I7),
        .I11(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[15].u_iobuf_dq ),
        .I12(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[12].u_iobuf_dq ),
        .I13(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[10].u_iobuf_dq ),
        .I14(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[11].u_iobuf_dq ),
        .I15(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[14].u_iobuf_dq ),
        .I16(I8),
        .I17(I9),
        .I18(I11),
        .I19(I10),
        .I2(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ),
        .I20(I12),
        .I21(I13),
        .I22(I14),
        .I23(I17),
        .I24(I18),
        .I25(I19),
        .I26(I20),
        .I27(I23),
        .I28(I24),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I2),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I4),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I5),
        .I60(I22),
        .I7(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs ),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I8(I6),
        .I9(\n_0_gen_dq_iobuf_default.gen_dq_iobuf[13].u_iobuf_dq ),
        .O1(O1),
        .O10(n_31_u_ddr_mc_phy),
        .O100(O84),
        .O101(O85),
        .O102(O86),
        .O103(O87),
        .O104(O88),
        .O105(O89),
        .O106(O90),
        .O107(O91),
        .O108(O92),
        .O109(O93),
        .O11(n_32_u_ddr_mc_phy),
        .O110(O94),
        .O111(O95),
        .O112(O96),
        .O113(O97),
        .O114(O98),
        .O115(O99),
        .O116(O100),
        .O117(O101),
        .O118(O102),
        .O119(O103),
        .O12(n_33_u_ddr_mc_phy),
        .O120(O104),
        .O121(O105),
        .O122(O106),
        .O123(O107),
        .O124(O108),
        .O125(O109),
        .O126(O110),
        .O127(O111),
        .O128(O112),
        .O129(O113),
        .O13(n_37_u_ddr_mc_phy),
        .O130(O114),
        .O131({out_we_n,p_10_in,out_cas_n,out_cke,out_cs_n,p_16_in,out_odt,p_12_in,p_2_in,p_8_in}),
        .O132(O119),
        .O133(O120),
        .O134(O121),
        .O135(O122),
        .O136(O123),
        .O137(O124),
        .O138(O125),
        .O139(O126),
        .O14(n_38_u_ddr_mc_phy),
        .O140(O127),
        .O141(O128),
        .O142(O129),
        .O143(O130),
        .O144(O131),
        .O145(O132),
        .O146(O133),
        .O147(O134),
        .O148(O135),
        .O149(O136),
        .O15(n_39_u_ddr_mc_phy),
        .O150(O137),
        .O151(O138),
        .O152(O139),
        .O153(O140),
        .O154(O141),
        .O155(O142),
        .O156(O143),
        .O157(O144),
        .O158(O145),
        .O159(O146),
        .O16(n_41_u_ddr_mc_phy),
        .O160(O147),
        .O161(O148),
        .O162(O149),
        .O163(O150),
        .O164(O151),
        .O17(n_45_u_ddr_mc_phy),
        .O18(n_47_u_ddr_mc_phy),
        .O19(n_50_u_ddr_mc_phy),
        .O2(A_of_data_full),
        .O20(O4),
        .O21(O15),
        .O22(O11),
        .O23(O5),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O6),
        .O28(O28),
        .O29(O29),
        .O3(n_6_u_ddr_mc_phy),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(n_7_u_ddr_mc_phy),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(n_10_u_ddr_mc_phy),
        .O50(O7),
        .O51(O13),
        .O52(O14),
        .O53(O53),
        .O54(O8),
        .O55(O9),
        .O56(O10),
        .O57(O12),
        .O58(O16),
        .O59(O17),
        .O6(B_of_ctl_full),
        .O60(O18),
        .O61(O19),
        .O62(O20),
        .O63(O21),
        .O64(O22),
        .O65(O23),
        .O66(O27),
        .O67(O50),
        .O68(O51),
        .O69(O52),
        .O7(O3),
        .O70(O54),
        .O71(O55),
        .O72(O56),
        .O73(O57),
        .O74(O58),
        .O75(O59),
        .O76(O60),
        .O77(O61),
        .O78(O62),
        .O79(O63),
        .O8(O2),
        .O80(O64),
        .O81(O65),
        .O82(O66),
        .O83(O67),
        .O84(O68),
        .O85(O69),
        .O86(O70),
        .O87(O71),
        .O88(O72),
        .O89(O73),
        .O9(C_of_data_full),
        .O90(O74),
        .O91(O75),
        .O92(O76),
        .O93(O77),
        .O94(O78),
        .O95(O79),
        .O96(O80),
        .O97(O81),
        .O98(O82),
        .O99(O83),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .bypass(bypass),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_0(idelay_ld_rst_0),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_3(ififo_rst0_3),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_out({n_385_u_ddr_mc_phy,p_4_in,p_6_in,p_14_in,p_22_in,n_390_u_ddr_mc_phy,p_24_in,out_ras_n,n_393_u_ddr_mc_phy,p_18_in,p_20_in,p_0_in}),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(of_wren_pre),
        .of_wren_pre_1(of_wren_pre_1),
        .of_wren_pre_2(of_wren_pre_2),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_5_in(p_5_in),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .p_9_in(p_9_in),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .ram_init_done_r(ram_init_done_r),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr2_ras_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_we_n_obuf
       (.I(out_we_n),
        .O(ddr2_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo
   (SR,
    CLK);
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [0:0]SR;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire [2:0]rd_ptr_timing;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *)   wire wr_en;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire [2:0]wr_ptr_timing;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(wr_en));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0
   (O115,
    O116,
    wr_en_4,
    I15,
    calib_cmd_wren,
    I16,
    SR,
    CLK,
    E,
    I14);
  output O115;
  output O116;
  input wr_en_4;
  input I15;
  input calib_cmd_wren;
  input I16;
  input [0:0]SR;
  input CLK;
  input [0:0]E;
  input I14;

  wire CLK;
  wire [0:0]E;
  wire I14;
  wire I15;
  wire I16;
  wire O115;
  wire O116;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \n_0_my_empty[2]_i_1 ;
  wire \n_0_my_empty[3]_i_1 ;
  wire \n_0_my_empty[4]_i_1 ;
  wire \n_0_my_empty[5]_i_1 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[8]_i_1 ;
  wire \n_0_my_empty_reg[4] ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[0]_i_1__1 ;
  wire \n_0_my_full[3]_i_1__1 ;
  wire \n_0_my_full[5]_i_1 ;
  wire \n_0_my_full_reg[0] ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_my_full_reg[5] ;
  wire \n_0_rd_ptr[2]_i_1 ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire [2:0]rd_ptr_timing;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *)   wire wr_en_4;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'hCCCCCCCE)) 
     \my_empty[2]_i_1 
       (.I0(my_empty0),
        .I1(p_1_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .O(\n_0_my_empty[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[3]_i_1 
       (.I0(my_empty0),
        .I1(p_1_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .I5(O116),
        .O(\n_0_my_empty[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[4]_i_1 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[4] ),
        .O(\n_0_my_empty[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[5]_i_1 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(O115),
        .O(\n_0_my_empty[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[6]_i_1 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCCCCE)) 
     \my_empty[8]_i_1 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .O(\n_0_my_empty[8]_i_1 ));
LUT6 #(
    .INIT(64'h0041820014000082)) 
     \my_empty[8]_i_2 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0));
FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[2]_i_1 ),
        .Q(p_1_in),
        .S(SR));
FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[3]_i_1 ),
        .Q(O116),
        .S(SR));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[4]_i_1 ),
        .Q(\n_0_my_empty_reg[4] ),
        .S(SR));
FDSE \my_empty_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[5]_i_1 ),
        .Q(O115),
        .S(SR));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(SR));
FDSE \my_empty_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[8]_i_1 ),
        .Q(p_3_in),
        .S(SR));
LUT5 #(
    .INIT(32'h0000AAA8)) 
     \my_full[0]_i_1__1 
       (.I0(\n_0_my_full_reg[0] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_empty_reg[6] ),
        .I4(I16),
        .O(\n_0_my_full[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[3]_i_1__1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I16),
        .O(\n_0_my_full[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[5]_i_1 
       (.I0(\n_0_my_full_reg[5] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I16),
        .O(\n_0_my_full[5]_i_1 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__1 ),
        .Q(\n_0_my_full_reg[0] ),
        .R(1'b0));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
FDRE \my_full_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[5]_i_1 ),
        .Q(\n_0_my_full_reg[5] ),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
LUT1 #(
    .INIT(2'h1)) 
     \rd_ptr[2]_i_1 
       (.I0(\n_0_my_empty_reg[4] ),
        .O(\n_0_rd_ptr[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(SR));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized0_5
   (O117,
    O118,
    wr_en_5,
    I15,
    calib_cmd_wren,
    I16,
    SR,
    CLK,
    I21,
    I14,
    I63);
  output O117;
  output O118;
  input wr_en_5;
  input I15;
  input calib_cmd_wren;
  input I16;
  input [0:0]SR;
  input CLK;
  input [0:0]I21;
  input I14;
  input I63;

  wire CLK;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I21;
  wire I63;
  wire O117;
  wire O118;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \n_0_my_empty[2]_i_1__0 ;
  wire \n_0_my_empty[3]_i_1__0 ;
  wire \n_0_my_empty[4]_i_1__0 ;
  wire \n_0_my_empty[5]_i_1__0 ;
  wire \n_0_my_empty[6]_i_1__0 ;
  wire \n_0_my_empty[8]_i_1__0 ;
  wire \n_0_my_empty_reg[4] ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[0]_i_1__2 ;
  wire \n_0_my_full[3]_i_1__2 ;
  wire \n_0_my_full[5]_i_1__0 ;
  wire \n_0_my_full_reg[0] ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_my_full_reg[5] ;
  wire \n_0_rd_ptr[2]_i_1__0 ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire [2:0]rd_ptr_timing;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *)   wire wr_en_5;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'hCCCCCCCE)) 
     \my_empty[2]_i_1__0 
       (.I0(my_empty0),
        .I1(p_1_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .O(\n_0_my_empty[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[3]_i_1__0 
       (.I0(my_empty0),
        .I1(p_1_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .I5(O118),
        .O(\n_0_my_empty[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[4]_i_1__0 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[4] ),
        .O(\n_0_my_empty[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[5]_i_1__0 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(O117),
        .O(\n_0_my_empty[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[6]_i_1__0 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1__0 ));
LUT5 #(
    .INIT(32'hCCCCCCCE)) 
     \my_empty[8]_i_1__0 
       (.I0(my_empty0),
        .I1(p_3_in),
        .I2(I14),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[5] ),
        .O(\n_0_my_empty[8]_i_1__0 ));
LUT6 #(
    .INIT(64'h0041820014000082)) 
     \my_empty[8]_i_2__0 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0));
FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[2]_i_1__0 ),
        .Q(p_1_in),
        .S(I63));
FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[3]_i_1__0 ),
        .Q(O118),
        .S(I63));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[4]_i_1__0 ),
        .Q(\n_0_my_empty_reg[4] ),
        .S(I63));
FDSE \my_empty_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[5]_i_1__0 ),
        .Q(O117),
        .S(I63));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1__0 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(I63));
FDSE \my_empty_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[8]_i_1__0 ),
        .Q(p_3_in),
        .S(I63));
LUT5 #(
    .INIT(32'h0000AAA8)) 
     \my_full[0]_i_1__2 
       (.I0(\n_0_my_full_reg[0] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_empty_reg[6] ),
        .I4(I16),
        .O(\n_0_my_full[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[3]_i_1__2 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I16),
        .O(\n_0_my_full[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[5]_i_1__0 
       (.I0(\n_0_my_full_reg[5] ),
        .I1(I15),
        .I2(calib_cmd_wren),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I16),
        .O(\n_0_my_full[5]_i_1__0 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__2 ),
        .Q(\n_0_my_full_reg[0] ),
        .R(1'b0));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__2 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
FDRE \my_full_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[5]_i_1__0 ),
        .Q(\n_0_my_full_reg[5] ),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
LUT1 #(
    .INIT(2'h1)) 
     \rd_ptr[2]_i_1__0 
       (.I0(\n_0_my_empty_reg[4] ),
        .O(\n_0_rd_ptr[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(SR));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr[2]_i_1__0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(I21),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1
   (D3,
    O1,
    D6,
    D7,
    D9,
    O2,
    D1,
    D2,
    D4,
    D8,
    mem_out,
    CLK,
    mc_cas_n,
    I19,
    I27,
    I28,
    I25,
    mc_cs_n,
    I1,
    calib_cmd_wren,
    I22,
    mux_cmd_wren,
    SR,
    phy_dout);
  output [7:0]D3;
  output O1;
  output [1:0]D6;
  output [5:0]D7;
  output [5:0]D9;
  output O2;
  output [7:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D8;
  output [29:0]mem_out;
  input CLK;
  input [1:0]mc_cas_n;
  input I19;
  input [0:0]I27;
  input [0:0]I28;
  input I25;
  input [0:0]mc_cs_n;
  input I1;
  input calib_cmd_wren;
  input I22;
  input mux_cmd_wren;
  input [0:0]SR;
  input [18:0]phy_dout;

  wire CLK;
  wire [7:0]D1;
  wire [3:0]D2;
  wire [7:0]D3;
  wire [3:0]D4;
  wire [1:0]D6;
  wire [5:0]D7;
  wire [3:0]D8;
  wire [5:0]D9;
  wire I1;
  wire I19;
  wire I22;
  wire I25;
  wire [0:0]I27;
  wire [0:0]I28;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [29:0]mem_out;
  wire [77:2]mem_out_0;
  wire mux_cmd_wren;
  wire my_empty0;
  wire my_full0;
  wire \n_0_my_empty[1]_i_1 ;
  wire \n_0_my_empty[1]_i_2__1 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[6]_i_2 ;
  wire \n_0_my_empty[6]_i_4 ;
  wire \n_0_my_empty[6]_i_5 ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[3]_i_1 ;
  wire \n_0_my_full[3]_i_3 ;
  wire \n_0_my_full[3]_i_4 ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_rd_ptr_rep[3]_i_1__2 ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire [18:0]phy_dout;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_0;
  wire [3:0]rd_ptr_timing;
  wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[0],phy_dout[0]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[13:12]),
        .DOB(mem_out_0[15:14]),
        .DOC(mem_out[1:0]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[1],phy_dout[1]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[3:2]),
        .DOB(mem_out_0[21:20]),
        .DOC(mem_out_0[23:22]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[2],phy_dout[2]}),
        .DIB({phy_dout[3],phy_dout[3]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[25:24]),
        .DOB(mem_out_0[27:26]),
        .DOC(mem_out_0[29:28]),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[4],phy_dout[4]}),
        .DIC({phy_dout[5],phy_dout[5]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[31:30]),
        .DOB(mem_out[5:4]),
        .DOC(mem_out[7:6]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[6],phy_dout[6]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[37:36]),
        .DOB(mem_out_0[39:38]),
        .DOC(mem_out[9:8]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[6],phy_dout[6]}),
        .DIB({phy_dout[7],phy_dout[7]}),
        .DIC({phy_dout[8],phy_dout[8]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[11:10]),
        .DOB(mem_out[13:12]),
        .DOC(mem_out[15:14]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[9],phy_dout[9]}),
        .DIB({phy_dout[10],phy_dout[10]}),
        .DIC({phy_dout[11],phy_dout[11]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[17:16]),
        .DOB(mem_out[19:18]),
        .DOC(mem_out[21:20]),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[12],phy_dout[12]}),
        .DIB({phy_dout[13],phy_dout[13]}),
        .DIC({phy_dout[14],phy_dout[14]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[55:54]),
        .DOB(mem_out[23:22]),
        .DOC(mem_out_0[59:58]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[15],phy_dout[15]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[61:60]),
        .DOB(mem_out_0[63:62]),
        .DOC(mem_out[25:24]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[16],phy_dout[16]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[27:26]),
        .DOB(mem_out_0[69:68]),
        .DOC(mem_out_0[71:70]),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[7:6]),
        .DOB(mem_out_0[3:2]),
        .DOC(mem_out_0[5:4]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
LUT5 #(
    .INIT(32'h00E00EEE)) 
     mem_reg_0_15_6_11_i_1
       (.I0(calib_cmd_wren),
        .I1(I19),
        .I2(I1),
        .I3(\n_0_my_full_reg[3] ),
        .I4(O1),
        .O(wr_en));
RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr_0}),
        .ADDRB({1'b0,rd_ptr_0}),
        .ADDRC({1'b0,rd_ptr_0}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[17],phy_dout[17]}),
        .DIB({phy_dout[18],phy_dout[18]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[29:28]),
        .DOB(mem_out_0[75:74]),
        .DOC(mem_out_0[77:76]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
LUT5 #(
    .INIT(32'h40404001)) 
     \my_empty[1]_i_1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(O1),
        .I2(I1),
        .I3(I19),
        .I4(calib_cmd_wren),
        .O(\n_0_my_empty[1]_i_1 ));
LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
     \my_empty[1]_i_2__1 
       (.I0(my_empty0),
        .I1(\n_0_my_full_reg[3] ),
        .I2(O1),
        .I3(I1),
        .I4(I19),
        .I5(calib_cmd_wren),
        .O(\n_0_my_empty[1]_i_2__1 ));
LUT5 #(
    .INIT(32'h40404001)) 
     \my_empty[6]_i_1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(I1),
        .I3(I19),
        .I4(calib_cmd_wren),
        .O(\n_0_my_empty[6]_i_1 ));
LUT6 #(
    .INIT(64'h8AAA8AAA8AAAAAAA)) 
     \my_empty[6]_i_2 
       (.I0(my_empty0),
        .I1(\n_0_my_full_reg[3] ),
        .I2(\n_0_my_empty_reg[6] ),
        .I3(I1),
        .I4(I19),
        .I5(calib_cmd_wren),
        .O(\n_0_my_empty[6]_i_2 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[2]),
        .I1(\n_0_my_empty[6]_i_4 ),
        .I2(wr_ptr_timing[3]),
        .I3(rd_ptr[2]),
        .I4(\n_0_my_empty[6]_i_5 ),
        .O(my_empty0));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr_timing[0]),
        .I4(rd_ptr[1]),
        .O(\n_0_my_empty[6]_i_4 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_empty[6]_i_5 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .I2(wr_ptr_timing[0]),
        .I3(wr_ptr_timing[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[6]_i_5 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(\n_0_my_empty[1]_i_1 ),
        .D(\n_0_my_empty[1]_i_2__1 ),
        .Q(O1),
        .S(SR));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(\n_0_my_empty[6]_i_1 ),
        .D(\n_0_my_empty[6]_i_2 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(SR));
LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
     \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(I1),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(SR),
        .O(\n_0_my_full[3]_i_1 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_full[3]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_my_full[3]_i_3 ),
        .I2(rd_ptr_timing[3]),
        .I3(wr_ptr[2]),
        .I4(\n_0_my_full[3]_i_4 ),
        .O(my_full0));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[3]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .I3(rd_ptr_timing[0]),
        .I4(wr_ptr[1]),
        .O(\n_0_my_full[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_full[3]_i_4 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[3]),
        .I2(rd_ptr_timing[0]),
        .I3(rd_ptr_timing[1]),
        .I4(wr_ptr[1]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[3]_i_4 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10__2
       (.I0(mem_out_0[13]),
        .I1(O1),
        .O(D1[5]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11__2
       (.I0(mem_out_0[12]),
        .I1(O1),
        .O(D1[4]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12__2
       (.I0(mem_out_0[23]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13__2
       (.I0(mem_out_0[22]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_14__2
       (.I0(mem_out_0[21]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_15__2
       (.I0(mem_out_0[20]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT4 #(
    .INIT(16'h00FD)) 
     out_fifo_i_1__2
       (.I0(O1),
        .I1(I22),
        .I2(calib_cmd_wren),
        .I3(I1),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20__2
       (.I0(mem_out_0[31]),
        .I1(O1),
        .O(D3[7]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21__2
       (.I0(mem_out_0[30]),
        .I1(O1),
        .O(D3[6]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_22__2
       (.I0(mem_out_0[29]),
        .I1(O1),
        .O(D3[5]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_23__2
       (.I0(mem_out_0[28]),
        .I1(O1),
        .O(D3[4]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT4 #(
    .INIT(16'h88F0)) 
     out_fifo_i_24
       (.I0(I27),
        .I1(I19),
        .I2(mem_out_0[27]),
        .I3(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT4 #(
    .INIT(16'h88F0)) 
     out_fifo_i_25
       (.I0(I27),
        .I1(I19),
        .I2(mem_out_0[26]),
        .I3(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT4 #(
    .INIT(16'h88F0)) 
     out_fifo_i_26
       (.I0(mc_cas_n[0]),
        .I1(I19),
        .I2(mem_out_0[25]),
        .I3(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT4 #(
    .INIT(16'h88F0)) 
     out_fifo_i_27
       (.I0(mc_cas_n[0]),
        .I1(I19),
        .I2(mem_out_0[24]),
        .I3(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__2
       (.I0(mem_out_0[39]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__2
       (.I0(mem_out_0[38]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2__2
       (.I0(mem_out_0[7]),
        .I1(O1),
        .O(D9[5]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_30__2
       (.I0(mem_out_0[37]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_31__2
       (.I0(mem_out_0[36]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3__2
       (.I0(mem_out_0[6]),
        .I1(O1),
        .O(D9[4]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_44
       (.I0(I28),
        .I1(I25),
        .I2(mem_out_0[55]),
        .I3(O1),
        .O(D6[1]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_45
       (.I0(I28),
        .I1(I25),
        .I2(mem_out_0[54]),
        .I3(O1),
        .O(D6[0]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4__2
       (.I0(mem_out_0[5]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_52__2
       (.I0(mem_out_0[63]),
        .I1(O1),
        .O(D7[5]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_53__2
       (.I0(mem_out_0[62]),
        .I1(O1),
        .O(D7[4]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_54__2
       (.I0(mem_out_0[61]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_55__2
       (.I0(mem_out_0[60]),
        .I1(O1),
        .O(D7[2]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_56
       (.I0(mc_cs_n),
        .I1(I25),
        .I2(mem_out_0[59]),
        .I3(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_57
       (.I0(mc_cs_n),
        .I1(I25),
        .I2(mem_out_0[58]),
        .I3(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5__2
       (.I0(mem_out_0[4]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60__2
       (.I0(mem_out_0[71]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61__2
       (.I0(mem_out_0[70]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_62__2
       (.I0(mem_out_0[69]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_63__2
       (.I0(mem_out_0[68]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68__2
       (.I0(mem_out_0[77]),
        .I1(O1),
        .O(D9[3]));
LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69__2
       (.I0(mem_out_0[76]),
        .I1(O1),
        .O(D9[2]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_6__2
       (.I0(mem_out_0[3]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_70
       (.I0(mc_cas_n[1]),
        .I1(I25),
        .I2(mem_out_0[75]),
        .I3(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT4 #(
    .INIT(16'hBBF0)) 
     out_fifo_i_71
       (.I0(mc_cas_n[1]),
        .I1(I25),
        .I2(mem_out_0[74]),
        .I3(O1),
        .O(D9[0]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_7__2
       (.I0(mem_out_0[2]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_8__2
       (.I0(mem_out_0[15]),
        .I1(O1),
        .O(D1[7]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_9__2
       (.I0(mem_out_0[14]),
        .I1(O1),
        .O(D1[6]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_0[0]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_0[1]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_0[2]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_0[3]),
        .R(SR));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \rd_ptr_rep[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__2 
       (.I0(\n_0_my_empty_reg[6] ),
        .I1(I1),
        .O(\n_0_rd_ptr_rep[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\n_0_rd_ptr_rep[3]_i_1__2 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[3]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .O(nxt_wr_ptr[2]));
LUT5 #(
    .INIT(32'h00E00EEE)) 
     \wr_ptr[3]_i_1 
       (.I0(calib_cmd_wren),
        .I1(I19),
        .I2(I1),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty_reg[6] ),
        .O(wr_ptr0));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[3]),
        .I3(wr_ptr[2]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(SR));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(SR));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_6
   (O1,
    phy_mc_data_full,
    wr_en_2,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D2,
    D1,
    D0,
    Q,
    O131,
    CLK,
    I1,
    mux_wrdata_en,
    ofifo_rst,
    I2,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I72);
  output O1;
  output phy_mc_data_full;
  output wr_en_2;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [5:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [3:0]Q;
  output [3:0]O131;
  input CLK;
  input I1;
  input mux_wrdata_en;
  input ofifo_rst;
  input [2:0]I2;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I72;

  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [5:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire [2:0]I2;
  wire I25;
  wire [41:0]I72;
  wire O1;
  wire [3:0]O131;
  wire [3:0]Q;
  wire calib_wrdata_en;
  wire [4:0]entry_cnt_reg;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire \n_0_entry_cnt[0]_i_1__0 ;
  wire \n_0_entry_cnt[1]_i_1__0 ;
  wire \n_0_entry_cnt[2]_i_1__0 ;
  wire \n_0_entry_cnt[3]_i_1__0 ;
  wire \n_0_entry_cnt[4]_i_1__0 ;
  wire \n_0_entry_cnt[4]_i_2__0 ;
  wire \n_0_my_empty[1]_i_1__2 ;
  wire \n_0_my_empty[1]_i_2__3 ;
  wire \n_0_my_empty[7]_i_1__0 ;
  wire \n_0_my_empty[7]_i_2__0 ;
  wire \n_0_my_empty[7]_i_3__0 ;
  wire \n_0_my_empty[7]_i_4__0 ;
  wire \n_0_my_empty[7]_i_5__0 ;
  wire \n_0_my_empty[7]_i_6__0 ;
  wire \n_0_my_empty_reg[7] ;
  wire \n_0_my_full[4]_i_1__0 ;
  wire \n_0_my_full[4]_i_2__0 ;
  wire \n_0_my_full[4]_i_3 ;
  wire \n_0_my_full[4]_i_4__0 ;
  wire \n_0_my_full_reg[4] ;
  wire \n_0_rd_ptr_reg[0] ;
  wire \n_0_rd_ptr_reg[1] ;
  wire \n_0_rd_ptr_reg[2] ;
  wire \n_0_rd_ptr_reg[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire phy_mc_data_full;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en_2;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;

(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \entry_cnt[0]_i_1__0 
       (.I0(entry_cnt_reg[0]),
        .O(\n_0_entry_cnt[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \entry_cnt[1]_i_1__0 
       (.I0(\n_0_my_empty[7]_i_4__0 ),
        .I1(entry_cnt_reg[1]),
        .I2(entry_cnt_reg[0]),
        .O(\n_0_entry_cnt[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT4 #(
    .INIT(16'h6AA9)) 
     \entry_cnt[2]_i_1__0 
       (.I0(entry_cnt_reg[2]),
        .I1(entry_cnt_reg[1]),
        .I2(entry_cnt_reg[0]),
        .I3(\n_0_my_empty[7]_i_4__0 ),
        .O(\n_0_entry_cnt[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \entry_cnt[3]_i_1__0 
       (.I0(\n_0_my_empty[7]_i_4__0 ),
        .I1(entry_cnt_reg[0]),
        .I2(entry_cnt_reg[1]),
        .I3(entry_cnt_reg[2]),
        .I4(entry_cnt_reg[3]),
        .O(\n_0_entry_cnt[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h5550005000033303)) 
     \entry_cnt[4]_i_1__0 
       (.I0(\n_0_my_full_reg[4] ),
        .I1(\n_0_my_empty_reg[7] ),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(I1),
        .O(\n_0_entry_cnt[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
     \entry_cnt[4]_i_2__0 
       (.I0(entry_cnt_reg[4]),
        .I1(entry_cnt_reg[3]),
        .I2(\n_0_my_empty[7]_i_4__0 ),
        .I3(entry_cnt_reg[0]),
        .I4(entry_cnt_reg[1]),
        .I5(entry_cnt_reg[2]),
        .O(\n_0_entry_cnt[4]_i_2__0 ));
FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[0]_i_1__0 ),
        .Q(entry_cnt_reg[0]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[1]_i_1__0 ),
        .Q(entry_cnt_reg[1]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[2]_i_1__0 ),
        .Q(entry_cnt_reg[2]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[3]_i_1__0 ),
        .Q(entry_cnt_reg[3]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[4]_i_2__0 ),
        .Q(entry_cnt_reg[4]),
        .R(ofifo_rst));
LUT6 #(
    .INIT(64'h4440004077700070)) 
     mem_reg_0_15_0_5_i_1__0
       (.I0(\n_0_my_full_reg[4] ),
        .I1(I1),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(O1),
        .O(wr_en_2));
LUT6 #(
    .INIT(64'h00008A8000001015)) 
     \my_empty[1]_i_1__2 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .I5(O1),
        .O(\n_0_my_empty[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \my_empty[1]_i_2__3 
       (.I0(\n_0_my_empty[7]_i_3__0 ),
        .I1(\n_0_my_empty[7]_i_4__0 ),
        .I2(O1),
        .O(\n_0_my_empty[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h00008A8000001015)) 
     \my_empty[7]_i_1__0 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .I5(\n_0_my_empty_reg[7] ),
        .O(\n_0_my_empty[7]_i_1__0 ));
LUT3 #(
    .INIT(8'h2A)) 
     \my_empty[7]_i_2__0 
       (.I0(\n_0_my_empty[7]_i_3__0 ),
        .I1(\n_0_my_empty[7]_i_4__0 ),
        .I2(\n_0_my_empty_reg[7] ),
        .O(\n_0_my_empty[7]_i_2__0 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\n_0_my_empty[7]_i_5__0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\n_0_rd_ptr_reg[2] ),
        .I4(\n_0_my_empty[7]_i_6__0 ),
        .O(\n_0_my_empty[7]_i_3__0 ));
LUT5 #(
    .INIT(32'h00008A80)) 
     \my_empty[7]_i_4__0 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .O(\n_0_my_empty[7]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[7]_i_5__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .I3(wr_ptr_timing[0]),
        .I4(\n_0_rd_ptr_reg[1] ),
        .O(\n_0_my_empty[7]_i_5__0 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_empty[7]_i_6__0 
       (.I0(\n_0_rd_ptr_reg[0] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(wr_ptr_timing[0]),
        .I3(wr_ptr_timing[1]),
        .I4(\n_0_rd_ptr_reg[1] ),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[7]_i_6__0 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(\n_0_my_empty[1]_i_1__2 ),
        .D(\n_0_my_empty[1]_i_2__3 ),
        .Q(O1),
        .S(ofifo_rst));
FDSE \my_empty_reg[7] 
       (.C(CLK),
        .CE(\n_0_my_empty[7]_i_1__0 ),
        .D(\n_0_my_empty[7]_i_2__0 ),
        .Q(\n_0_my_empty_reg[7] ),
        .S(ofifo_rst));
LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
     \my_full[4]_i_1__0 
       (.I0(\n_0_my_full[4]_i_2__0 ),
        .I1(I1),
        .I2(mux_wrdata_en),
        .I3(\n_0_my_full_reg[4] ),
        .I4(\n_0_my_empty_reg[7] ),
        .I5(ofifo_rst),
        .O(\n_0_my_full[4]_i_1__0 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_full[4]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_my_full[4]_i_3 ),
        .I2(rd_ptr_timing[3]),
        .I3(Q[2]),
        .I4(\n_0_my_full[4]_i_4__0 ),
        .O(\n_0_my_full[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[4]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(rd_ptr_timing[0]),
        .I4(Q[1]),
        .O(\n_0_my_full[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_full[4]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(rd_ptr_timing[0]),
        .I3(rd_ptr_timing[1]),
        .I4(Q[1]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[4]_i_4__0 ));
FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[4]_i_1__0 ),
        .Q(\n_0_my_full_reg[4] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     ofs_rdy_r_i_2
       (.I0(entry_cnt_reg[2]),
        .I1(entry_cnt_reg[3]),
        .I2(I2[2]),
        .I3(entry_cnt_reg[4]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(phy_mc_data_full));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10__1
       (.I0(I72[7]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11__1
       (.I0(I72[6]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12__1
       (.I0(I72[5]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13__1
       (.I0(I72[4]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_18__1
       (.I0(I72[11]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_19__1
       (.I0(I72[10]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20__1
       (.I0(I72[9]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21__1
       (.I0(I72[8]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_26__1
       (.I0(I72[19]),
        .I1(O1),
        .O(D3[5]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_27__1
       (.I0(I72[18]),
        .I1(O1),
        .O(D3[4]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__1
       (.I0(I72[17]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__1
       (.I0(I72[16]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2__1
       (.I0(I72[3]),
        .I1(O1),
        .O(D0[3]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_30__1
       (.I0(I72[15]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_31__1
       (.I0(I72[14]),
        .I1(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_32__1
       (.I0(I72[13]),
        .I1(O1),
        .O(D9[3]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_33__1
       (.I0(I72[12]),
        .I1(O1),
        .O(D9[2]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_34__1
       (.I0(I72[23]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_35__1
       (.I0(I72[22]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_36__1
       (.I0(I72[21]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_37__1
       (.I0(I72[20]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3__1
       (.I0(I72[2]),
        .I1(O1),
        .O(D0[2]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_42__1
       (.I0(I72[27]),
        .I1(O1),
        .O(D5[3]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_43__1
       (.I0(I72[26]),
        .I1(O1),
        .O(D5[2]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_44__1
       (.I0(I72[25]),
        .I1(O1),
        .O(D5[1]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_45__1
       (.I0(I72[24]),
        .I1(O1),
        .O(D5[0]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4__1
       (.I0(I72[1]),
        .I1(O1),
        .O(D0[1]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_50__1
       (.I0(I72[31]),
        .I1(O1),
        .O(D6[3]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_51__1
       (.I0(I72[30]),
        .I1(O1),
        .O(D6[2]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_52__1
       (.I0(I72[29]),
        .I1(O1),
        .O(D6[1]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_53__1
       (.I0(I72[28]),
        .I1(O1),
        .O(D6[0]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_58__1
       (.I0(I72[35]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_59__1
       (.I0(I72[34]),
        .I1(O1),
        .O(D7[2]));
LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5__1
       (.I0(I72[0]),
        .I1(O1),
        .O(D0[0]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60__1
       (.I0(I72[33]),
        .I1(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61__1
       (.I0(I72[32]),
        .I1(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_66__1
       (.I0(I72[39]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_67__1
       (.I0(I72[38]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68__1
       (.I0(I72[37]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69__1
       (.I0(I72[36]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_74__1
       (.I0(I72[41]),
        .I1(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_75__1
       (.I0(I72[40]),
        .I1(O1),
        .O(D9[0]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\n_0_rd_ptr_reg[0] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\n_0_rd_ptr_reg[1] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\n_0_rd_ptr_reg[2] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\n_0_rd_ptr_reg[3] ),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O131[0]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O131[1]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O131[2]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O131[3]),
        .R(ofifo_rst));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__2 
       (.I0(\n_0_rd_ptr_reg[3] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1__2 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \rd_ptr_rep[2]_i_1__2 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__1 
       (.I0(I1),
        .I1(\n_0_my_empty_reg[7] ),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__2 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[2] ),
        .O(nxt_rd_ptr[3]));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \wr_ptr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(nxt_wr_ptr[2]));
LUT6 #(
    .INIT(64'h4440004077700070)) 
     \wr_ptr[3]_i_1__1 
       (.I0(\n_0_my_full_reg[4] ),
        .I1(I1),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(\n_0_my_empty_reg[7] ),
        .O(wr_ptr0));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_7
   (O1,
    wr_en_3,
    D9,
    D8,
    D7,
    D4,
    D3,
    D2,
    D1,
    D0,
    Q,
    O127,
    CLK,
    mux_cmd_wren,
    I1,
    SR,
    I21,
    calib_cmd_wren,
    I71,
    I25);
  output O1;
  output wr_en_3;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [3:0]Q;
  output [3:0]O127;
  input CLK;
  input mux_cmd_wren;
  input I1;
  input [0:0]SR;
  input I21;
  input calib_cmd_wren;
  input [31:0]I71;
  input I25;

  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire I21;
  wire I25;
  wire [31:0]I71;
  wire O1;
  wire [3:0]O127;
  wire [3:0]Q;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire mux_cmd_wren;
  wire my_empty0;
  wire my_full0;
  wire \n_0_my_empty[1]_i_1__1 ;
  wire \n_0_my_empty[1]_i_2__4 ;
  wire \n_0_my_empty[6]_i_1__0 ;
  wire \n_0_my_empty[6]_i_2__0 ;
  wire \n_0_my_empty[6]_i_4__0 ;
  wire \n_0_my_empty[6]_i_5__0 ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[3]_i_1__0 ;
  wire \n_0_my_full[3]_i_3__0 ;
  wire \n_0_my_full[3]_i_4__0 ;
  wire \n_0_my_full_reg[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire [3:0]rd_ptr;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en_3;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'h44407770)) 
     mem_reg_0_15_0_5_i_1__1
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I1),
        .I2(calib_cmd_wren),
        .I3(I21),
        .I4(O1),
        .O(wr_en_3));
LUT5 #(
    .INIT(32'h54000001)) 
     \my_empty[1]_i_1__1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I25),
        .I2(calib_cmd_wren),
        .I3(I1),
        .I4(O1),
        .O(\n_0_my_empty[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h888AAAAAAAAAAAAA)) 
     \my_empty[1]_i_2__4 
       (.I0(my_empty0),
        .I1(\n_0_my_full_reg[3] ),
        .I2(I21),
        .I3(calib_cmd_wren),
        .I4(I1),
        .I5(O1),
        .O(\n_0_my_empty[1]_i_2__4 ));
LUT5 #(
    .INIT(32'h54000001)) 
     \my_empty[6]_i_1__0 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I25),
        .I2(calib_cmd_wren),
        .I3(I1),
        .I4(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h888AAAAAAAAAAAAA)) 
     \my_empty[6]_i_2__0 
       (.I0(my_empty0),
        .I1(\n_0_my_full_reg[3] ),
        .I2(I21),
        .I3(calib_cmd_wren),
        .I4(I1),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_2__0 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_empty[6]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\n_0_my_empty[6]_i_4__0 ),
        .I2(wr_ptr_timing[3]),
        .I3(rd_ptr[2]),
        .I4(\n_0_my_empty[6]_i_5__0 ),
        .O(my_empty0));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[6]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr_timing[0]),
        .I4(rd_ptr[1]),
        .O(\n_0_my_empty[6]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_empty[6]_i_5__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .I2(wr_ptr_timing[0]),
        .I3(wr_ptr_timing[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[6]_i_5__0 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(\n_0_my_empty[1]_i_1__1 ),
        .D(\n_0_my_empty[1]_i_2__4 ),
        .Q(O1),
        .S(SR));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(\n_0_my_empty[6]_i_1__0 ),
        .D(\n_0_my_empty[6]_i_2__0 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(SR));
LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
     \my_full[3]_i_1__0 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(I1),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(SR),
        .O(\n_0_my_full[3]_i_1__0 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_full[3]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_my_full[3]_i_3__0 ),
        .I2(rd_ptr_timing[3]),
        .I3(Q[2]),
        .I4(\n_0_my_full[3]_i_4__0 ),
        .O(my_full0));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[3]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(rd_ptr_timing[0]),
        .I4(Q[1]),
        .O(\n_0_my_full[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_full[3]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(rd_ptr_timing[0]),
        .I3(rd_ptr_timing[1]),
        .I4(Q[1]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[3]_i_4__0 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__0 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10__0
       (.I0(I71[7]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11__0
       (.I0(I71[6]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12__0
       (.I0(I71[5]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13__0
       (.I0(I71[4]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_18__0
       (.I0(I71[11]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_19__0
       (.I0(I71[10]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20__0
       (.I0(I71[9]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21__0
       (.I0(I71[8]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_26__0
       (.I0(I71[15]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_27__0
       (.I0(I71[14]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__0
       (.I0(I71[13]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__0
       (.I0(I71[12]),
        .I1(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2__0
       (.I0(I71[3]),
        .I1(O1),
        .O(D0[3]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_34__0
       (.I0(I71[19]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_35__0
       (.I0(I71[18]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_36__0
       (.I0(I71[17]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_37__0
       (.I0(I71[16]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3__0
       (.I0(I71[2]),
        .I1(O1),
        .O(D0[2]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4__0
       (.I0(I71[1]),
        .I1(O1),
        .O(D0[1]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_58__0
       (.I0(I71[23]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_59__0
       (.I0(I71[22]),
        .I1(O1),
        .O(D7[2]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5__0
       (.I0(I71[0]),
        .I1(O1),
        .O(D0[0]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60__0
       (.I0(I71[21]),
        .I1(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61__0
       (.I0(I71[20]),
        .I1(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_66__0
       (.I0(I71[27]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_67__0
       (.I0(I71[26]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68__0
       (.I0(I71[25]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69__0
       (.I0(I71[24]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_74__0
       (.I0(I71[31]),
        .I1(O1),
        .O(D9[3]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_75__0
       (.I0(I71[30]),
        .I1(O1),
        .O(D9[2]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_76__0
       (.I0(I71[29]),
        .I1(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_77__0
       (.I0(I71[28]),
        .I1(O1),
        .O(D9[0]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O127[0]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O127[1]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O127[2]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O127[3]),
        .R(SR));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1__1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \rd_ptr_rep[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__0 
       (.I0(I1),
        .I1(\n_0_my_empty_reg[6] ),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \wr_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(nxt_wr_ptr[2]));
LUT5 #(
    .INIT(32'h44407770)) 
     \wr_ptr[3]_i_1__2 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(I1),
        .I2(calib_cmd_wren),
        .I3(I21),
        .I4(\n_0_my_empty_reg[6] ),
        .O(wr_ptr0));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_of_pre_fifo" *) 
module mig_7series_0_mig_7series_v2_3_ddr_of_pre_fifo__parameterized1_9
   (O1,
    O8,
    wr_en,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D2,
    D1,
    D0,
    Q,
    O125,
    CLK,
    I1,
    mux_wrdata_en,
    ofifo_rst,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I70);
  output O1;
  output [2:0]O8;
  output wr_en;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [5:0]D0;
  output [3:0]Q;
  output [3:0]O125;
  input CLK;
  input I1;
  input mux_wrdata_en;
  input ofifo_rst;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I70;

  wire CLK;
  wire [5:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire I25;
  wire [41:0]I70;
  wire O1;
  wire [3:0]O125;
  wire [2:0]O8;
  wire [3:0]Q;
  wire calib_wrdata_en;
  wire [1:0]entry_cnt_reg__0;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire \n_0_entry_cnt[0]_i_1 ;
  wire \n_0_entry_cnt[1]_i_1 ;
  wire \n_0_entry_cnt[2]_i_1 ;
  wire \n_0_entry_cnt[3]_i_1 ;
  wire \n_0_entry_cnt[4]_i_1 ;
  wire \n_0_entry_cnt[4]_i_2 ;
  wire \n_0_my_empty[1]_i_1__0 ;
  wire \n_0_my_empty[1]_i_2__2 ;
  wire \n_0_my_empty[7]_i_1 ;
  wire \n_0_my_empty[7]_i_2 ;
  wire \n_0_my_empty[7]_i_3 ;
  wire \n_0_my_empty[7]_i_4 ;
  wire \n_0_my_empty[7]_i_5 ;
  wire \n_0_my_empty[7]_i_6 ;
  wire \n_0_my_empty_reg[7] ;
  wire \n_0_my_full[4]_i_1 ;
  wire \n_0_my_full[4]_i_2 ;
  wire \n_0_my_full[4]_i_4 ;
  wire \n_0_my_full[4]_i_5 ;
  wire \n_0_my_full_reg[4] ;
  wire \n_0_rd_ptr_reg[0] ;
  wire \n_0_rd_ptr_reg[1] ;
  wire \n_0_rd_ptr_reg[2] ;
  wire \n_0_rd_ptr_reg[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;

(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \entry_cnt[0]_i_1 
       (.I0(entry_cnt_reg__0[0]),
        .O(\n_0_entry_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \entry_cnt[1]_i_1 
       (.I0(\n_0_my_empty[7]_i_4 ),
        .I1(entry_cnt_reg__0[1]),
        .I2(entry_cnt_reg__0[0]),
        .O(\n_0_entry_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT4 #(
    .INIT(16'h6AA9)) 
     \entry_cnt[2]_i_1 
       (.I0(O8[0]),
        .I1(entry_cnt_reg__0[1]),
        .I2(entry_cnt_reg__0[0]),
        .I3(\n_0_my_empty[7]_i_4 ),
        .O(\n_0_entry_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \entry_cnt[3]_i_1 
       (.I0(\n_0_my_empty[7]_i_4 ),
        .I1(entry_cnt_reg__0[0]),
        .I2(entry_cnt_reg__0[1]),
        .I3(O8[0]),
        .I4(O8[1]),
        .O(\n_0_entry_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h5550005000033303)) 
     \entry_cnt[4]_i_1 
       (.I0(\n_0_my_full_reg[4] ),
        .I1(\n_0_my_empty_reg[7] ),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(I1),
        .O(\n_0_entry_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
     \entry_cnt[4]_i_2 
       (.I0(O8[2]),
        .I1(O8[1]),
        .I2(\n_0_my_empty[7]_i_4 ),
        .I3(entry_cnt_reg__0[0]),
        .I4(entry_cnt_reg__0[1]),
        .I5(O8[0]),
        .O(\n_0_entry_cnt[4]_i_2 ));
FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[0]_i_1 ),
        .Q(entry_cnt_reg__0[0]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[1]_i_1 ),
        .Q(entry_cnt_reg__0[1]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[2]_i_1 ),
        .Q(O8[0]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[3]_i_1 ),
        .Q(O8[1]),
        .R(ofifo_rst));
FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[4]_i_2 ),
        .Q(O8[2]),
        .R(ofifo_rst));
LUT6 #(
    .INIT(64'h4440004077700070)) 
     mem_reg_0_15_0_5_i_1
       (.I0(\n_0_my_full_reg[4] ),
        .I1(I1),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(O1),
        .O(wr_en));
LUT6 #(
    .INIT(64'h00008A8000001015)) 
     \my_empty[1]_i_1__0 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .I5(O1),
        .O(\n_0_my_empty[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \my_empty[1]_i_2__2 
       (.I0(\n_0_my_empty[7]_i_3 ),
        .I1(\n_0_my_empty[7]_i_4 ),
        .I2(O1),
        .O(\n_0_my_empty[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h00008A8000001015)) 
     \my_empty[7]_i_1 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .I5(\n_0_my_empty_reg[7] ),
        .O(\n_0_my_empty[7]_i_1 ));
LUT3 #(
    .INIT(8'h2A)) 
     \my_empty[7]_i_2 
       (.I0(\n_0_my_empty[7]_i_3 ),
        .I1(\n_0_my_empty[7]_i_4 ),
        .I2(\n_0_my_empty_reg[7] ),
        .O(\n_0_my_empty[7]_i_2 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[2]),
        .I1(\n_0_my_empty[7]_i_5 ),
        .I2(wr_ptr_timing[3]),
        .I3(\n_0_rd_ptr_reg[2] ),
        .I4(\n_0_my_empty[7]_i_6 ),
        .O(\n_0_my_empty[7]_i_3 ));
LUT5 #(
    .INIT(32'h00008A80)) 
     \my_empty[7]_i_4 
       (.I0(I1),
        .I1(mc_wrdata_en),
        .I2(I25),
        .I3(calib_wrdata_en),
        .I4(\n_0_my_full_reg[4] ),
        .O(\n_0_my_empty[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[7]_i_5 
       (.I0(wr_ptr_timing[1]),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .I3(wr_ptr_timing[0]),
        .I4(\n_0_rd_ptr_reg[1] ),
        .O(\n_0_my_empty[7]_i_5 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_empty[7]_i_6 
       (.I0(\n_0_rd_ptr_reg[0] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(wr_ptr_timing[0]),
        .I3(wr_ptr_timing[1]),
        .I4(\n_0_rd_ptr_reg[1] ),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[7]_i_6 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(\n_0_my_empty[1]_i_1__0 ),
        .D(\n_0_my_empty[1]_i_2__2 ),
        .Q(O1),
        .S(ofifo_rst));
FDSE \my_empty_reg[7] 
       (.C(CLK),
        .CE(\n_0_my_empty[7]_i_1 ),
        .D(\n_0_my_empty[7]_i_2 ),
        .Q(\n_0_my_empty_reg[7] ),
        .S(ofifo_rst));
LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
     \my_full[4]_i_1 
       (.I0(\n_0_my_full[4]_i_2 ),
        .I1(I1),
        .I2(mux_wrdata_en),
        .I3(\n_0_my_full_reg[4] ),
        .I4(\n_0_my_empty_reg[7] ),
        .I5(ofifo_rst),
        .O(\n_0_my_full[4]_i_1 ));
LUT5 #(
    .INIT(32'hEA5D4008)) 
     \my_full[4]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_my_full[4]_i_4 ),
        .I2(rd_ptr_timing[3]),
        .I3(Q[2]),
        .I4(\n_0_my_full[4]_i_5 ),
        .O(\n_0_my_full[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[4]_i_4 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(rd_ptr_timing[0]),
        .I4(Q[1]),
        .O(\n_0_my_full[4]_i_4 ));
LUT6 #(
    .INIT(64'h0000000094000294)) 
     \my_full[4]_i_5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(rd_ptr_timing[0]),
        .I3(rd_ptr_timing[1]),
        .I4(Q[1]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[4]_i_5 ));
FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[4]_i_1 ),
        .Q(\n_0_my_full_reg[4] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10
       (.I0(I70[11]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11
       (.I0(I70[10]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12
       (.I0(I70[9]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13
       (.I0(I70[8]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_18
       (.I0(I70[15]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_19
       (.I0(I70[14]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2
       (.I0(I70[7]),
        .I1(O1),
        .O(D0[5]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20
       (.I0(I70[13]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21
       (.I0(I70[12]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_26
       (.I0(I70[19]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_27
       (.I0(I70[18]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28
       (.I0(I70[17]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29
       (.I0(I70[16]),
        .I1(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3
       (.I0(I70[6]),
        .I1(O1),
        .O(D0[4]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_34
       (.I0(I70[23]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_35
       (.I0(I70[22]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_36
       (.I0(I70[21]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_37
       (.I0(I70[20]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4
       (.I0(I70[5]),
        .I1(O1),
        .O(D0[3]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_42
       (.I0(I70[27]),
        .I1(O1),
        .O(D5[3]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_43
       (.I0(I70[26]),
        .I1(O1),
        .O(D5[2]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_44
       (.I0(I70[25]),
        .I1(O1),
        .O(D5[1]));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_45
       (.I0(I70[24]),
        .I1(O1),
        .O(D5[0]));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5
       (.I0(I70[4]),
        .I1(O1),
        .O(D0[2]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_50
       (.I0(I70[31]),
        .I1(O1),
        .O(D6[3]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_51
       (.I0(I70[30]),
        .I1(O1),
        .O(D6[2]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_52
       (.I0(I70[29]),
        .I1(O1),
        .O(D6[1]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_53
       (.I0(I70[28]),
        .I1(O1),
        .O(D6[0]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_58
       (.I0(I70[35]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_59
       (.I0(I70[34]),
        .I1(O1),
        .O(D7[2]));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_6
       (.I0(I70[3]),
        .I1(O1),
        .O(D0[1]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60
       (.I0(I70[33]),
        .I1(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61
       (.I0(I70[32]),
        .I1(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_66
       (.I0(I70[39]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_67
       (.I0(I70[38]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68
       (.I0(I70[37]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69
       (.I0(I70[36]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_7
       (.I0(I70[2]),
        .I1(O1),
        .O(D0[0]));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_74
       (.I0(I70[41]),
        .I1(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_75
       (.I0(I70[40]),
        .I1(O1),
        .O(D9[0]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_8
       (.I0(I70[1]),
        .I1(O1),
        .O(D9[3]));
LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_9
       (.I0(I70[0]),
        .I1(O1),
        .O(D9[2]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\n_0_rd_ptr_reg[0] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\n_0_rd_ptr_reg[1] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\n_0_rd_ptr_reg[2] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\n_0_rd_ptr_reg[3] ),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O125[0]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O125[1]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O125[2]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O125[3]),
        .R(ofifo_rst));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[3] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \rd_ptr_rep[2]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1 
       (.I0(I1),
        .I1(\n_0_my_empty_reg[7] ),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__0 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[2] ),
        .O(nxt_rd_ptr[3]));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'h9AAA)) 
     \wr_ptr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(nxt_wr_ptr[2]));
LUT6 #(
    .INIT(64'h4440004077700070)) 
     \wr_ptr[3]_i_1__0 
       (.I0(\n_0_my_full_reg[4] ),
        .I1(I1),
        .I2(calib_wrdata_en),
        .I3(I25),
        .I4(mc_wrdata_en),
        .I5(\n_0_my_empty_reg[7] ),
        .O(wr_ptr0));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
(* KEEP = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_4lanes" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_4lanes
   (out,
    pi_dqs_found_lanes,
    O1,
    O2,
    O3,
    O4,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    p_9_in,
    p_30_in,
    p_29_in,
    O13,
    O14,
    O15,
    p_13_in,
    O16,
    p_21_in,
    p_26_in,
    p_25_in,
    O17,
    p_17_in,
    O18,
    p_5_in,
    p_1_in,
    O19,
    phy_mc_ctl_full,
    ref_dll_lock,
    O20,
    idelay_ld_rst,
    idelay_ld_rst_0,
    ddr_ck_out,
    phy_rddata_en,
    O21,
    O22,
    O23,
    O27,
    O50,
    O51,
    O52,
    O54,
    O55,
    DIB,
    DIC,
    O56,
    O57,
    DIA,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    D,
    O118,
    O119,
    O120,
    wr_en,
    phy_mc_data_full,
    wr_en_2,
    phy_mc_cmd_full,
    wr_en_3,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    mem_dq_out,
    O128,
    O129,
    O130,
    O131,
    O132,
    mem_out,
    if_empty_v,
    p_0_in1_in,
    O133,
    O134,
    O135,
    O136,
    O137,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O163,
    O164,
    O165,
    A_pi_counter_load_en146_out,
    I1,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    freq_refclk,
    mem_refclk,
    I2,
    A_pi_rst_dqs_find140_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable128_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    of_wren_pre,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    I3,
    p_55_out,
    A_idelay_ce17_out,
    idelay_inc,
    I4,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    D_po_coarse_enable90_out,
    I5,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    of_wren_pre_1,
    D0,
    O33,
    O32,
    O31,
    O30,
    O29,
    O28,
    O26,
    O25,
    O24,
    C_pi_counter_load_en81_out,
    I6,
    C_pi_fine_enable77_out,
    C_pi_fine_inc79_out,
    I7,
    C_pi_rst_dqs_find75_out,
    O53,
    C_po_coarse_enable63_out,
    C_po_fine_enable61_out,
    C_po_fine_inc65_out,
    of_wren_pre_2,
    O42,
    O41,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    I8,
    I9,
    C_idelay_ce7_out,
    I10,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    ififo_rst0_3,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    I16,
    PHYCTLWD,
    I17,
    SR,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    mux_wrdata_en,
    I19,
    calib_cmd_wren,
    ram_init_done_r,
    Q,
    I20,
    I21,
    I22,
    tail_r,
    I23,
    I24,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    calib_sel,
    calib_wrdata_en,
    I25,
    mc_wrdata_en,
    I70,
    I71,
    I72,
    I26,
    mc_cas_n,
    I27,
    I28,
    mc_cs_n,
    phy_dout,
    I60);
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output O1;
  output O2;
  output O3;
  output O4;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output O6;
  output [1:0]O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output p_9_in;
  output p_30_in;
  output p_29_in;
  output O13;
  output O14;
  output O15;
  output p_13_in;
  output O16;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O17;
  output p_17_in;
  output O18;
  output p_5_in;
  output p_1_in;
  output O19;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output O20;
  output idelay_ld_rst;
  output idelay_ld_rst_0;
  output [1:0]ddr_ck_out;
  output phy_rddata_en;
  output O21;
  output O22;
  output O23;
  output O27;
  output O50;
  output O51;
  output O52;
  output O54;
  output O55;
  output [1:0]DIB;
  output [1:0]DIC;
  output O56;
  output O57;
  output [1:0]DIA;
  output [1:0]O58;
  output O59;
  output O60;
  output [1:0]O61;
  output [1:0]O62;
  output O63;
  output O64;
  output [1:0]O65;
  output [1:0]O66;
  output O67;
  output O68;
  output [1:0]O69;
  output [1:0]O70;
  output O71;
  output O72;
  output [1:0]O73;
  output [1:0]O74;
  output O75;
  output O76;
  output [1:0]O77;
  output [1:0]O78;
  output O79;
  output O80;
  output [1:0]O81;
  output [1:0]O82;
  output O83;
  output O84;
  output [1:0]O85;
  output [1:0]O86;
  output O87;
  output O88;
  output [1:0]O89;
  output [1:0]O90;
  output O91;
  output O92;
  output [1:0]O93;
  output [1:0]O94;
  output O95;
  output O96;
  output [1:0]O97;
  output [1:0]O98;
  output O99;
  output O100;
  output [1:0]O101;
  output [1:0]O102;
  output O103;
  output O104;
  output [1:0]O105;
  output [1:0]O106;
  output O107;
  output O108;
  output [1:0]O109;
  output [1:0]O110;
  output O111;
  output O112;
  output [1:0]O113;
  output [1:0]O114;
  output O115;
  output O116;
  output [5:0]O117;
  output [63:0]D;
  output [65:0]O118;
  output [59:0]O119;
  output O120;
  output wr_en;
  output phy_mc_data_full;
  output wr_en_2;
  output phy_mc_cmd_full;
  output wr_en_3;
  output O121;
  output O122;
  output O123;
  output [3:0]O124;
  output [3:0]O125;
  output [3:0]O126;
  output [3:0]O127;
  output [11:0]mem_dq_out;
  output O128;
  output O129;
  output [3:0]O130;
  output [3:0]O131;
  output [9:0]O132;
  output [29:0]mem_out;
  output if_empty_v;
  output p_0_in1_in;
  output O133;
  output O134;
  output O135;
  output O136;
  output O137;
  output O138;
  output O139;
  output O140;
  output O141;
  output O142;
  output O143;
  output O144;
  output O145;
  output O146;
  output O147;
  output O148;
  output O149;
  output O150;
  output O151;
  output O152;
  output O153;
  output O154;
  output O155;
  output O156;
  output O157;
  output O158;
  output O159;
  output O160;
  output O161;
  output O162;
  output O163;
  output O164;
  output O165;
  input A_pi_counter_load_en146_out;
  input I1;
  input A_pi_fine_enable142_out;
  input A_pi_fine_inc144_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input A_pi_rst_dqs_find140_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable128_out;
  input A_po_fine_enable126_out;
  input A_po_fine_inc130_out;
  input of_wren_pre;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input I3;
  input p_55_out;
  input A_idelay_ce17_out;
  input idelay_inc;
  input I4;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input D_po_coarse_enable90_out;
  input I5;
  input D_po_fine_enable87_out;
  input D_po_fine_inc93_out;
  input of_wren_pre_1;
  input [3:0]D0;
  input [3:0]O33;
  input [3:0]O32;
  input [3:0]O31;
  input [3:0]O30;
  input [7:0]O29;
  input [7:0]O28;
  input [3:0]O26;
  input [3:0]O25;
  input [3:0]O24;
  input C_pi_counter_load_en81_out;
  input I6;
  input C_pi_fine_enable77_out;
  input C_pi_fine_inc79_out;
  input I7;
  input C_pi_rst_dqs_find75_out;
  input [5:0]O53;
  input C_po_coarse_enable63_out;
  input C_po_fine_enable61_out;
  input C_po_fine_inc65_out;
  input of_wren_pre_2;
  input [3:0]O42;
  input [3:0]O41;
  input [3:0]O40;
  input [3:0]O39;
  input [3:0]O38;
  input [3:0]O37;
  input [3:0]O36;
  input [3:0]O35;
  input [3:0]O34;
  input I8;
  input I9;
  input C_idelay_ce7_out;
  input I10;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input ififo_rst0_3;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input [0:0]I16;
  input [10:0]PHYCTLWD;
  input I17;
  input [0:0]SR;
  input [3:0]O43;
  input [3:0]O44;
  input [7:0]O45;
  input [5:0]O46;
  input [1:0]O47;
  input [3:0]O48;
  input [1:0]O49;
  input mux_wrdata_en;
  input I19;
  input calib_cmd_wren;
  input ram_init_done_r;
  input [0:0]Q;
  input I20;
  input I21;
  input I22;
  input [0:0]tail_r;
  input I23;
  input [31:0]I24;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [31:0]I43;
  input [1:0]I44;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input [0:0]calib_sel;
  input calib_wrdata_en;
  input I25;
  input mc_wrdata_en;
  input [41:0]I70;
  input [31:0]I71;
  input [41:0]I72;
  input [0:0]I26;
  input [1:0]mc_cas_n;
  input [0:0]I27;
  input [0:0]I28;
  input [0:0]mc_cs_n;
  input [18:0]phy_dout;
  input [0:0]I60;

  wire A_idelay_ce17_out;
  wire A_pi_counter_load_en146_out;
  wire [5:0]A_pi_counter_read_val;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire A_pi_rst_dqs_find140_out;
  wire A_po_coarse_enable128_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire A_rst_primitives;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce7_out;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_coarse_enable63_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire [63:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire D_of_ctl_full;
  wire D_po_coarse_enable90_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire I17;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire [31:0]I24;
  wire I25;
  wire [0:0]I26;
  wire [0:0]I27;
  wire [0:0]I28;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [0:0]I60;
  wire I7;
  wire [41:0]I70;
  wire [31:0]I71;
  wire [41:0]I72;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire O103;
  wire O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire O107;
  wire O108;
  wire [1:0]O109;
  wire O11;
  wire [1:0]O110;
  wire O111;
  wire O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire O115;
  wire O116;
  wire [5:0]O117;
  wire [65:0]O118;
  wire [59:0]O119;
  wire O12;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire [3:0]O124;
  wire [3:0]O125;
  wire [3:0]O126;
  wire [3:0]O127;
  wire O128;
  wire O129;
  wire O13;
  wire [3:0]O130;
  wire [3:0]O131;
  wire [9:0]O132;
  wire O133;
  wire O134;
  wire O135;
  wire O136;
  wire O137;
  wire O138;
  wire O139;
  wire O14;
  wire O140;
  wire O141;
  wire O142;
  wire O143;
  wire O144;
  wire O145;
  wire O146;
  wire O147;
  wire O148;
  wire O149;
  wire O15;
  wire O150;
  wire O151;
  wire O152;
  wire O153;
  wire O154;
  wire O155;
  wire O156;
  wire O157;
  wire O158;
  wire O159;
  wire O16;
  wire O160;
  wire O161;
  wire O162;
  wire O163;
  wire O164;
  wire O165;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [7:0]O28;
  wire [7:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [3:0]O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire O5;
  wire O50;
  wire O51;
  wire O52;
  wire [5:0]O53;
  wire O54;
  wire O55;
  wire O56;
  wire O57;
  wire [1:0]O58;
  wire O59;
  wire O6;
  wire O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire O63;
  wire O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire O67;
  wire O68;
  wire [1:0]O69;
  wire [1:0]O7;
  wire [1:0]O70;
  wire O71;
  wire O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire O75;
  wire O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire O79;
  wire O8;
  wire O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire O83;
  wire O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire O87;
  wire O88;
  wire [1:0]O89;
  wire O9;
  wire [1:0]O90;
  wire O91;
  wire O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire O95;
  wire O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire O99;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [0:0]SR;
  wire bypass;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire [1:0]ddr_ck_out;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_0;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_1;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_3;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire mc_wrdata_en;
  wire [11:0]mem_dq_out;
  wire [29:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire n_0_phy_control_i;
  wire \n_0_rclk_delay_reg[10]_srl11 ;
  wire \n_0_rclk_delay_reg[10]_srl11_i_1 ;
  wire n_0_rst_out_i_1;
  wire n_0_rst_out_reg;
  wire n_10_phy_control_i;
  wire n_11_phy_control_i;
  wire n_14_phy_control_i;
  wire n_15_phy_control_i;
  wire n_16_phy_control_i;
  wire n_17_phy_control_i;
  wire n_18_phy_control_i;
  wire \n_195_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_196_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_197_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_198_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_199_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire n_19_phy_control_i;
  wire n_1_phy_control_i;
  wire \n_200_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_203_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire n_20_phy_control_i;
  wire n_21_phy_control_i;
  wire n_23_phy_control_i;
  wire n_24_phy_control_i;
  wire n_25_phy_control_i;
  wire n_3_phy_control_i;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire n_4_phy_control_i;
  wire n_5_phy_control_i;
  wire n_6_phy_control_i;
  wire n_7_phy_control_i;
  wire n_8_phy_control_i;
  wire n_9_phy_control_i;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire of_wren_pre;
  wire of_wren_pre_1;
  wire of_wren_pre_2;
  wire ofifo_rst;
  wire [1:0]out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_9_in;
  wire [3:3]phaser_ctl_bus;
  wire [18:0]phy_dout;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire ram_init_done_r;
  wire rclk_delay_11;
  wire ref_dll_lock;
  wire rst_primitives;
  wire rst_r4;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;

FDRE #(
    .INIT(1'b0)) 
     A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(A_rst_primitives),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_cal1_state_r[5]_i_4 
       (.I0(O116),
        .I1(I26),
        .O(O121));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(O117[0]),
        .I1(O117[1]),
        .I2(O117[2]),
        .I3(O117[4]),
        .I4(O117[3]),
        .I5(O117[5]),
        .O(O116));
mig_7series_0_mig_7series_v2_3_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.A_idelay_ce17_out(A_idelay_ce17_out),
        .A_pi_counter_load_en146_out(A_pi_counter_load_en146_out),
        .A_pi_fine_enable142_out(A_pi_fine_enable142_out),
        .A_pi_fine_inc144_out(A_pi_fine_inc144_out),
        .A_pi_rst_dqs_find140_out(A_pi_rst_dqs_find140_out),
        .A_po_coarse_enable128_out(A_po_coarse_enable128_out),
        .A_po_fine_enable126_out(A_po_fine_enable126_out),
        .A_po_fine_inc130_out(A_po_fine_inc130_out),
        .A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D({D[55:48],D[39:32],D[23:16],D[7:0]}),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .DIC(DIC),
        .I1(I1),
        .I2(I2),
        .I20(I20),
        .I25(I25),
        .I3(I3),
        .I4(I4),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(\n_4_ddr_byte_lane_C.ddr_byte_lane_C ),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(\n_203_ddr_byte_lane_C.ddr_byte_lane_C ),
        .I70(I70),
        .INBURSTPENDING(n_21_phy_control_i),
        .INRANKA({n_4_phy_control_i,n_5_phy_control_i}),
        .O1(O1),
        .O10(O123),
        .O102(O102),
        .O106(O106),
        .O11(O124),
        .O110(O110),
        .O114(O114),
        .O119(O119),
        .O120(O120),
        .O125(O125),
        .O133(O133),
        .O2(O2),
        .O22(O22),
        .O23(O23),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O52(O52),
        .O54(O54),
        .O58(O58),
        .O6({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .O62(O62),
        .O66(O66),
        .O7(O27),
        .O70(O70),
        .O74(O74),
        .O78(O78),
        .O8(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .O82(O82),
        .O86(O86),
        .O9(O122),
        .O90(O90),
        .O94(O94),
        .O98(O98),
        .OUTBURSTPENDING(n_25_phy_control_i),
        .PCENABLECALIB(phy_encalib),
        .Q(Q),
        .bypass(bypass),
        .calib_wrdata_en(calib_wrdata_en),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .my_empty({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .of_wren_pre(of_wren_pre),
        .out(out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[0]),
        .ram_init_done_r(ram_init_done_r),
        .rst_r4(rst_r4),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en));
mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .D0(D0),
        .D_of_ctl_full(D_of_ctl_full),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .I21(I21),
        .I25(I25),
        .I5(I5),
        .I71(I71),
        .O1(O6),
        .O127(O127),
        .O2(O51),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .OUTBURSTPENDING(n_24_phy_control_i),
        .PCENABLECALIB(phy_encalib),
        .Q(O126),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .of_wren_pre_1(of_wren_pre_1),
        .ofifo_rst(ofifo_rst),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .sync_pulse(sync_pulse),
        .wr_en_3(wr_en_3));
mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .C_idelay_ce7_out(C_idelay_ce7_out),
        .C_pi_counter_load_en81_out(C_pi_counter_load_en81_out),
        .C_pi_fine_enable77_out(C_pi_fine_enable77_out),
        .C_pi_fine_inc79_out(C_pi_fine_inc79_out),
        .C_pi_rst_dqs_find75_out(C_pi_rst_dqs_find75_out),
        .C_po_coarse_enable63_out(C_po_coarse_enable63_out),
        .C_po_fine_enable61_out(C_po_fine_enable61_out),
        .C_po_fine_inc65_out(C_po_fine_inc65_out),
        .D({D[63:56],D[47:40],D[31:24],D[15:8]}),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .I1(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I29(I29),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I6(I6),
        .I60(I60),
        .I7(I7),
        .I72(I72),
        .I8(I8),
        .I9(I9),
        .INBURSTPENDING(n_19_phy_control_i),
        .INRANKC({n_8_phy_control_i,n_9_phy_control_i}),
        .O1(O8),
        .O10(O10),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O11(O11),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O12(O12),
        .O13(O13),
        .O131(O131),
        .O134(O134),
        .O135(O135),
        .O136(O136),
        .O137(O137),
        .O138(O138),
        .O139(O139),
        .O14(O14),
        .O140(O140),
        .O141(O141),
        .O142(O142),
        .O143(O143),
        .O144(O144),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O15(O15),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O16(O16),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O163(O163),
        .O164(O164),
        .O165(O165),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(\n_4_ddr_byte_lane_C.ddr_byte_lane_C ),
        .O20(O128),
        .O21(O129),
        .O22(O130),
        .O3(O9),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O5(O50),
        .O53(O53),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O58(O58),
        .O59(O59),
        .O6({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O65(O65),
        .O66(O66),
        .O67(O67),
        .O68(O68),
        .O69(O69),
        .O7(O7),
        .O70(O70),
        .O71(O71),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O8({\n_195_ddr_byte_lane_C.ddr_byte_lane_C ,\n_196_ddr_byte_lane_C.ddr_byte_lane_C ,\n_197_ddr_byte_lane_C.ddr_byte_lane_C ,\n_198_ddr_byte_lane_C.ddr_byte_lane_C ,\n_199_ddr_byte_lane_C.ddr_byte_lane_C ,\n_200_ddr_byte_lane_C.ddr_byte_lane_C }),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O9(\n_203_ddr_byte_lane_C.ddr_byte_lane_C ),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .OUTBURSTPENDING(n_23_phy_control_i),
        .PCENABLECALIB(phy_encalib),
        .Q(O118),
        .bypass(bypass),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst_0(idelay_ld_rst_0),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .ififo_rst0_3(ififo_rst0_3),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre_2(of_wren_pre_2),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in(p_29_in),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[1]),
        .rst_r4(rst_r4),
        .sync_pulse(sync_pulse),
        .wr_en_2(wr_en_2));
mig_7series_0_mig_7series_v2_3_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .D_of_ctl_full(D_of_ctl_full),
        .D_po_coarse_enable90_out(D_po_coarse_enable90_out),
        .D_po_fine_enable87_out(D_po_fine_enable87_out),
        .D_po_fine_inc93_out(D_po_fine_inc93_out),
        .I19(I19),
        .I22(I22),
        .I25(I25),
        .I27(I27),
        .I28(I28),
        .I5(I5),
        .O1(O21),
        .O132(O132),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .phy_dout(phy_dout),
        .sync_pulse(sync_pulse));
FDRE #(
    .INIT(1'b0)) 
     mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_out_reg),
        .Q(O20),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
     phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(I17));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(5),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
     phy_control_i
       (.AUXOUTPUT({n_14_phy_control_i,n_15_phy_control_i,n_16_phy_control_i,n_17_phy_control_i}),
        .INBURSTPENDING({n_18_phy_control_i,n_19_phy_control_i,n_20_phy_control_i,n_21_phy_control_i}),
        .INRANKA({n_4_phy_control_i,n_5_phy_control_i}),
        .INRANKB({n_6_phy_control_i,n_7_phy_control_i}),
        .INRANKC({n_8_phy_control_i,n_9_phy_control_i}),
        .INRANKD({n_10_phy_control_i,n_11_phy_control_i}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phaser_ctl_bus,n_23_phy_control_i,n_24_phy_control_i,n_25_phy_control_i}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(n_0_phy_control_i),
        .PHYCTLEMPTY(n_1_phy_control_i),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(n_1_phy_control_i),
        .PHYCTLREADY(n_3_phy_control_i),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(mux_cmd_wren),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(I16),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_200_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[0]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_199_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[1]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_198_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[2]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_197_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[3]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_196_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[4]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_195_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O117[5]),
        .R(1'b0));
(* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
   SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\n_0_rclk_delay_reg[10]_srl11_i_1 ),
        .Q(\n_0_rclk_delay_reg[10]_srl11 ));
LUT1 #(
    .INIT(2'h1)) 
     \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\n_0_rclk_delay_reg[10]_srl11_i_1 ));
FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rclk_delay_reg[10]_srl11 ),
        .Q(rclk_delay_11),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(n_0_rst_out_reg),
        .O(n_0_rst_out_i_1));
FDCE #(
    .INIT(1'b0)) 
     rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(SR),
        .D(n_0_rst_out_i_1),
        .Q(n_0_rst_out_reg));
LUT1 #(
    .INIT(2'h1)) 
     rst_primitives_i_1
       (.I0(n_3_phy_control_i),
        .O(p_0_in));
FDRE #(
    .INIT(1'b0)) 
     rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_dqs_found_cal_hr" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_dqs_found_cal_hr
   (out,
    O1,
    p_1_in25_in,
    pi_dqs_found_rank_done,
    O2,
    fine_adjust_done,
    dqs_found_prech_req,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    ififo_rst0,
    ififo_rst0_1,
    C_po_fine_inc65_out,
    C_po_fine_enable61_out,
    C_pi_rst_dqs_find75_out,
    D_po_fine_enable87_out,
    D_po_fine_inc93_out,
    A_po_fine_enable126_out,
    A_po_fine_inc130_out,
    A_pi_rst_dqs_find140_out,
    O50,
    O55,
    O57,
    O59,
    O60,
    O61,
    O62,
    CLK,
    pi_dqs_found_lanes,
    I1,
    I76,
    SS,
    fine_adj_state_r142_out,
    detect_pi_found_dqs,
    pi_dqs_found_done_r1,
    I2,
    I3,
    I4,
    calib_zero_inputs,
    phy_if_reset,
    po_en_s2_f,
    calib_zero_ctrl,
    pi_calib_done,
    pi_fine_dly_dec_done,
    I5,
    dqs_po_dec_done,
    prech_done,
    I77,
    I6,
    I8,
    I98);
  output [0:0]out;
  output O1;
  output p_1_in25_in;
  output pi_dqs_found_rank_done;
  output O2;
  output fine_adjust_done;
  output dqs_found_prech_req;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output ififo_rst0;
  output ififo_rst0_1;
  output C_po_fine_inc65_out;
  output C_po_fine_enable61_out;
  output C_pi_rst_dqs_find75_out;
  output D_po_fine_enable87_out;
  output D_po_fine_inc93_out;
  output A_po_fine_enable126_out;
  output A_po_fine_inc130_out;
  output A_pi_rst_dqs_find140_out;
  output O50;
  output O55;
  output O57;
  output O59;
  output O60;
  output O61;
  output O62;
  input CLK;
  input [1:0]pi_dqs_found_lanes;
  input I1;
  input I76;
  input [0:0]SS;
  input fine_adj_state_r142_out;
  input detect_pi_found_dqs;
  input pi_dqs_found_done_r1;
  input I2;
  input I3;
  input I4;
  input calib_zero_inputs;
  input phy_if_reset;
  input po_en_s2_f;
  input calib_zero_ctrl;
  input pi_calib_done;
  input pi_fine_dly_dec_done;
  input I5;
  input dqs_po_dec_done;
  input prech_done;
  input I77;
  input I6;
  input [0:0]I8;
  input I98;

  wire A_pi_rst_dqs_find140_out;
  wire A_po_fine_enable126_out;
  wire A_po_fine_inc130_out;
  wire CLK;
  wire C_pi_rst_dqs_find75_out;
  wire C_po_fine_enable61_out;
  wire C_po_fine_inc65_out;
  wire D_po_fine_enable87_out;
  wire D_po_fine_inc93_out;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I76;
  wire I77;
  wire [0:0]I8;
  wire I98;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O50;
  wire O55;
  wire O57;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SS;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire [5:0]dec_cnt;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:2]detect_rd_cnt0__0;
  wire [3:0]detect_rd_cnt_reg__0;
  wire dqs_found_done_r0;
  wire dqs_found_prech_req;
  wire dqs_found_start_r;
  wire dqs_po_dec_done;
(* RTL_KEEP = "yes" *)   wire [3:0]fine_adj_state_r;
  wire fine_adj_state_r1;
  wire fine_adj_state_r139_out;
  wire fine_adj_state_r142_out;
  wire fine_adj_state_r14_out;
  wire fine_adj_state_r151_out;
  wire fine_adj_state_r15_out;
  wire fine_adj_state_r17_out;
  wire fine_adj_state_r3;
  wire fine_adjust_done;
  wire first_fail_detect;
  wire ififo_rst0;
  wire ififo_rst0_1;
  wire [5:0]init_dec_cnt0;
  wire [5:0]init_dec_cnt_reg__0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r5;
  wire n_0_0;
  wire n_0_1;
  wire \n_0_FSM_sequential_fine_adj_state_r[0]_i_2 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[0]_i_3 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[0]_i_5 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[0]_i_6 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[1]_i_1 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[1]_i_2 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_1 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_2 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_3 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_4 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_5 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[2]_i_6 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_11 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_12 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_2 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_3 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_4 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_5 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_7 ;
  wire \n_0_FSM_sequential_fine_adj_state_r[3]_i_9 ;
  wire \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1 ;
  wire \n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4 ;
  wire \n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ;
  wire n_0_ck_po_stg2_f_en_i_1;
  wire n_0_ck_po_stg2_f_indec_i_1;
  wire \n_0_dec_cnt[0]_i_3 ;
  wire \n_0_dec_cnt[0]_i_4 ;
  wire \n_0_dec_cnt[0]_i_5 ;
  wire \n_0_dec_cnt[0]_i_6 ;
  wire \n_0_dec_cnt[0]_i_7 ;
  wire \n_0_dec_cnt[0]_i_8 ;
  wire \n_0_dec_cnt[1]_i_2 ;
  wire \n_0_dec_cnt[1]_i_3 ;
  wire \n_0_dec_cnt[1]_i_4 ;
  wire \n_0_dec_cnt[2]_i_2 ;
  wire \n_0_dec_cnt[2]_i_3 ;
  wire \n_0_dec_cnt[2]_i_4 ;
  wire \n_0_dec_cnt[3]_i_2 ;
  wire \n_0_dec_cnt[3]_i_3 ;
  wire \n_0_dec_cnt[3]_i_4 ;
  wire \n_0_dec_cnt[4]_i_2 ;
  wire \n_0_dec_cnt[4]_i_4 ;
  wire \n_0_dec_cnt[4]_i_5 ;
  wire \n_0_dec_cnt[4]_i_7 ;
  wire \n_0_dec_cnt[4]_i_8 ;
  wire \n_0_dec_cnt[5]_i_1 ;
  wire \n_0_dec_cnt[5]_i_12 ;
  wire \n_0_dec_cnt[5]_i_13 ;
  wire \n_0_dec_cnt[5]_i_3 ;
  wire \n_0_dec_cnt[5]_i_4 ;
  wire \n_0_dec_cnt[5]_i_5 ;
  wire \n_0_dec_cnt[5]_i_6 ;
  wire \n_0_dec_cnt[5]_i_7 ;
  wire \n_0_dec_cnt[5]_i_8 ;
  wire \n_0_dec_cnt[5]_i_9 ;
  wire \n_0_dec_cnt_reg[0] ;
  wire \n_0_dec_cnt_reg[0]_i_2 ;
  wire \n_0_dec_cnt_reg[1] ;
  wire \n_0_dec_cnt_reg[2] ;
  wire \n_0_dec_cnt_reg[3] ;
  wire \n_0_dec_cnt_reg[4] ;
  wire \n_0_dec_cnt_reg[5] ;
  wire \n_0_detect_rd_cnt[0]_i_1 ;
  wire \n_0_detect_rd_cnt[1]_i_1 ;
  wire \n_0_detect_rd_cnt[3]_i_1 ;
  wire n_0_dqs_found_done_r_i_2;
  wire n_0_dqs_found_done_r_i_3;
  wire n_0_dqs_found_prech_req_i_1;
  wire n_0_dqs_found_prech_req_i_2;
  wire n_0_dqs_found_prech_req_i_3;
  wire n_0_dqs_found_prech_req_i_5;
  wire n_0_dqs_found_prech_req_i_7;
  wire n_0_final_dec_done_i_1;
  wire n_0_final_dec_done_reg;
  wire n_0_fine_adjust_done_r_i_1;
  wire n_0_fine_adjust_i_1;
  wire n_0_fine_adjust_reg;
  wire n_0_first_fail_detect_i_1;
  wire n_0_first_fail_detect_reg;
  wire \n_0_first_fail_taps[0]_i_1 ;
  wire \n_0_first_fail_taps[1]_i_1 ;
  wire \n_0_first_fail_taps[2]_i_1 ;
  wire \n_0_first_fail_taps[3]_i_1 ;
  wire \n_0_first_fail_taps[4]_i_1 ;
  wire \n_0_first_fail_taps[5]_i_2 ;
  wire \n_0_first_fail_taps[5]_i_3 ;
  wire \n_0_first_fail_taps[5]_i_4 ;
  wire \n_0_first_fail_taps[5]_i_6 ;
  wire \n_0_first_fail_taps[5]_i_7 ;
  wire \n_0_first_fail_taps[5]_i_8 ;
  wire \n_0_first_fail_taps_reg[0] ;
  wire \n_0_first_fail_taps_reg[1] ;
  wire \n_0_first_fail_taps_reg[2] ;
  wire \n_0_first_fail_taps_reg[3] ;
  wire \n_0_first_fail_taps_reg[4] ;
  wire \n_0_first_fail_taps_reg[5] ;
  wire \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6 ;
  wire \n_0_inc_cnt[5]_i_1 ;
  wire \n_0_inc_cnt_reg[0] ;
  wire \n_0_inc_cnt_reg[1] ;
  wire \n_0_inc_cnt_reg[2] ;
  wire \n_0_inc_cnt_reg[3] ;
  wire \n_0_inc_cnt_reg[4] ;
  wire \n_0_inc_cnt_reg[5] ;
  wire \n_0_init_dec_cnt[1]_i_1 ;
  wire \n_0_init_dec_cnt[5]_i_1 ;
  wire n_0_init_dec_done_i_1;
  wire n_0_init_dec_done_i_2;
  wire n_0_init_dec_done_reg;
  wire n_0_init_dqsfound_done_r1_reg;
  wire n_0_init_dqsfound_done_r2_reg;
  wire n_0_init_dqsfound_done_r4_reg_srl2;
  wire n_0_init_dqsfound_done_r_i_1;
  wire \n_0_pi_dqs_found_all_bank[0]_i_1 ;
  wire \n_0_pi_dqs_found_any_bank[0]_i_1 ;
  wire \n_0_pi_rst_stg1_cal[0]_i_1 ;
  wire \n_0_pi_rst_stg1_cal_r1_reg[0] ;
  wire \n_0_pi_rst_stg1_cal_r[0]_i_1 ;
  wire n_0_rank_done_r_i_1;
  wire \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_1 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_2 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_4 ;
  wire \n_0_rnk_cnt_r[0]_i_1 ;
  wire \n_0_rnk_cnt_r[1]_i_1 ;
  wire \n_0_rnk_cnt_r_reg[0] ;
  wire \n_0_rnk_cnt_r_reg[1] ;
  wire n_0_rst_dqs_find_i_1;
  wire n_0_rst_dqs_find_i_3;
  wire n_0_rst_dqs_find_i_4;
  wire n_0_rst_dqs_find_i_5;
  wire n_0_rst_dqs_find_i_6;
  wire n_0_rst_dqs_find_i_7;
  wire n_0_rst_dqs_find_i_8;
  wire n_0_rst_dqs_find_reg;
  wire \n_0_stable_pass_cnt[2]_i_1 ;
  wire \n_0_stable_pass_cnt[3]_i_1 ;
  wire \n_0_stable_pass_cnt[4]_i_1 ;
  wire \n_0_stable_pass_cnt[5]_i_1 ;
  wire \n_0_stable_pass_cnt[5]_i_2 ;
  wire \n_0_stable_pass_cnt[5]_i_3 ;
  wire \n_1_dec_cnt_reg[0]_i_2 ;
  wire \n_2_dec_cnt_reg[0]_i_2 ;
  wire \n_3_dec_cnt_reg[0]_i_2 ;
  wire \n_3_dec_cnt_reg[4]_i_3 ;
  wire \n_4_dec_cnt_reg[0]_i_2 ;
  wire \n_5_dec_cnt_reg[0]_i_2 ;
  wire \n_6_dec_cnt_reg[0]_i_2 ;
  wire \n_6_dec_cnt_reg[4]_i_3 ;
  wire \n_7_dec_cnt_reg[0]_i_2 ;
  wire \n_7_dec_cnt_reg[4]_i_3 ;
  wire [5:0]p_0_in;
  wire p_0_in24_out;
  wire [5:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_1_in25_in;
  wire phy_if_reset;
  wire pi_calib_done;
  wire pi_dqs_found_all_bank_r;
  wire pi_dqs_found_any_bank;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire [3:0]pi_dqs_found_lanes_r1;
  wire [3:0]pi_dqs_found_lanes_r2;
  wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire pi_rst_stg1_cal_r0;
  wire pi_rst_stg1_cal_r10;
  wire po_en_s2_f;
  wire [0:0]po_stg2_fincdec;
  wire prech_done;
  wire rank_done_r1;
  wire [5:0]\rd_byte_data_offset_reg[0]_34 ;
  wire [5:0]rd_data_offset_ranks_0;
  wire rst_dqs_find;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_stg1_cal;
  wire [5:0]stable_pass_cnt_reg__0;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED ;

  assign out[0] = fine_adj_state_r[1];
LUT6 #(
    .INIT(64'h00FFF00000FF44FF)) 
     \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(\n_0_dec_cnt[5]_i_4 ),
        .I1(n_0_final_dec_done_reg),
        .I2(p_1_in25_in),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[1]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[0]_i_2 ));
LUT6 #(
    .INIT(64'hCFBBCCCCCF88CCCC)) 
     \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r1),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r151_out),
        .O(\n_0_FSM_sequential_fine_adj_state_r[0]_i_3 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \FSM_sequential_fine_adj_state_r[0]_i_5 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_inc_cnt_reg[3] ),
        .I2(\n_0_inc_cnt_reg[0] ),
        .I3(\n_0_inc_cnt_reg[1] ),
        .I4(\n_0_inc_cnt_reg[2] ),
        .I5(\n_0_inc_cnt_reg[4] ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[0]_i_5 ));
LUT5 #(
    .INIT(32'h808AAAAF)) 
     \FSM_sequential_fine_adj_state_r[0]_i_6 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_7 ),
        .I2(n_0_first_fail_detect_reg),
        .I3(\n_0_inc_cnt_reg[5] ),
        .I4(\n_0_first_fail_taps[5]_i_8 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[0]_i_6 ));
LUT6 #(
    .INIT(64'h00FF55AA44AAAFAA)) 
     \FSM_sequential_fine_adj_state_r[1]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(p_1_in25_in),
        .I2(\n_0_FSM_sequential_fine_adj_state_r[1]_i_2 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[2]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(\n_0_dec_cnt[5]_i_4 ),
        .I1(n_0_final_dec_done_reg),
        .O(\n_0_FSM_sequential_fine_adj_state_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
     \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[2]_i_2 ),
        .I1(fine_adj_state_r[0]),
        .I2(\n_0_FSM_sequential_fine_adj_state_r[2]_i_3 ),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(\n_0_FSM_sequential_fine_adj_state_r[2]_i_4 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
     \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[3]_i_12 ),
        .I1(fine_adj_state_r142_out),
        .I2(\n_0_FSM_sequential_fine_adj_state_r[2]_i_5 ),
        .I3(fine_adj_state_r15_out),
        .I4(\n_0_FSM_sequential_fine_adj_state_r[2]_i_6 ),
        .I5(fine_adj_state_r[1]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_2 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r1),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_3 ));
LUT5 #(
    .INIT(32'h0FFF0F10)) 
     \FSM_sequential_fine_adj_state_r[2]_i_4 
       (.I0(n_0_final_dec_done_reg),
        .I1(\n_0_dec_cnt[5]_i_4 ),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[2]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_4 ));
LUT6 #(
    .INIT(64'hBFFFBFBBB3BBB3AA)) 
     \FSM_sequential_fine_adj_state_r[2]_i_5 
       (.I0(fine_adj_state_r17_out),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_first_fail_taps[5]_i_7 ),
        .I3(n_0_first_fail_detect_reg),
        .I4(\n_0_inc_cnt_reg[5] ),
        .I5(\n_0_first_fail_taps[5]_i_8 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'hFFABFFFF)) 
     \FSM_sequential_fine_adj_state_r[2]_i_6 
       (.I0(fine_adj_state_r17_out),
        .I1(fine_adj_state_r3),
        .I2(n_0_first_fail_detect_reg),
        .I3(fine_adj_state_r139_out),
        .I4(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \FSM_sequential_fine_adj_state_r[3]_i_10 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_7 ),
        .I2(n_0_first_fail_detect_reg),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ));
LUT6 #(
    .INIT(64'hFFFBFFFBFFFBFFFF)) 
     \FSM_sequential_fine_adj_state_r[3]_i_11 
       (.I0(\n_0_first_fail_taps[5]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_first_fail_taps[5]_i_8 ),
        .I3(fine_adj_state_r139_out),
        .I4(n_0_first_fail_detect_reg),
        .I5(fine_adj_state_r3),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_11 ));
LUT6 #(
    .INIT(64'h8401000401000400)) 
     \FSM_sequential_fine_adj_state_r[3]_i_12 
       (.I0(\n_0_inc_cnt_reg[0] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[3] ),
        .I4(\n_0_inc_cnt_reg[4] ),
        .I5(\n_0_inc_cnt_reg[5] ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_12 ));
LUT6 #(
    .INIT(64'h0F3000F0A0FF00F0)) 
     \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[3]_i_5 ),
        .I1(fine_adj_state_r1),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[2]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_2 ));
LUT5 #(
    .INIT(32'hFBFBFBF8)) 
     \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[3]_i_7 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[1]),
        .I4(init_dqsfound_done_r5),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_3 ));
LUT5 #(
    .INIT(32'hFDADFFFF)) 
     \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(fine_adj_state_r[1]),
        .I1(detect_pi_found_dqs),
        .I2(fine_adj_state_r[2]),
        .I3(prech_done),
        .I4(fine_adj_state_r[0]),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'hCFCAFFFFCFCA0000)) 
     \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(fine_adj_state_r15_out),
        .I1(\n_0_FSM_sequential_fine_adj_state_r[3]_i_9 ),
        .I2(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ),
        .I3(\n_0_FSM_sequential_fine_adj_state_r[3]_i_11 ),
        .I4(fine_adj_state_r142_out),
        .I5(\n_0_FSM_sequential_fine_adj_state_r[3]_i_12 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_dec_cnt[5]_i_4 ),
        .O(fine_adj_state_r1));
LUT4 #(
    .INIT(16'h88B8)) 
     \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(p_1_in25_in),
        .I1(fine_adj_state_r[1]),
        .I2(rst_dqs_find_r2),
        .I3(pi_dqs_found_any_bank),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_7 ));
LUT6 #(
    .INIT(64'h0008000200020000)) 
     \FSM_sequential_fine_adj_state_r[3]_i_8 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_inc_cnt_reg[3] ),
        .I2(\n_0_inc_cnt_reg[0] ),
        .I3(\n_0_inc_cnt_reg[1] ),
        .I4(\n_0_inc_cnt_reg[2] ),
        .I5(\n_0_inc_cnt_reg[4] ),
        .O(fine_adj_state_r15_out));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'hFFAB)) 
     \FSM_sequential_fine_adj_state_r[3]_i_9 
       (.I0(fine_adj_state_r139_out),
        .I1(n_0_first_fail_detect_reg),
        .I2(fine_adj_state_r3),
        .I3(fine_adj_state_r17_out),
        .O(\n_0_FSM_sequential_fine_adj_state_r[3]_i_9 ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ),
        .D(\n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1 ),
        .Q(fine_adj_state_r[0]),
        .R(I8));
MUXF7 \FSM_sequential_fine_adj_state_r_reg[0]_i_1 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[0]_i_2 ),
        .I1(\n_0_FSM_sequential_fine_adj_state_r[0]_i_3 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_1 ),
        .S(fine_adj_state_r[3]));
MUXF7 \FSM_sequential_fine_adj_state_r_reg[0]_i_4 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[0]_i_5 ),
        .I1(\n_0_FSM_sequential_fine_adj_state_r[0]_i_6 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r_reg[0]_i_4 ),
        .S(fine_adj_state_r142_out));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ),
        .D(\n_0_FSM_sequential_fine_adj_state_r[1]_i_1 ),
        .Q(fine_adj_state_r[1]),
        .R(I8));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ),
        .D(\n_0_FSM_sequential_fine_adj_state_r[2]_i_1 ),
        .Q(fine_adj_state_r[2]),
        .R(I8));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ),
        .D(\n_0_FSM_sequential_fine_adj_state_r[3]_i_2 ),
        .Q(fine_adj_state_r[3]),
        .R(I8));
MUXF7 \FSM_sequential_fine_adj_state_r_reg[3]_i_1 
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[3]_i_3 ),
        .I1(\n_0_FSM_sequential_fine_adj_state_r[3]_i_4 ),
        .O(\n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1 ),
        .S(fine_adj_state_r[3]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [0]),
        .O(O8));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[1]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [1]),
        .O(O7));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[2]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[2]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [2]),
        .O(O6));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[3]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[3]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [3]),
        .O(O5));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [4]),
        .O(O4));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_34 [5]),
        .O(O3));
LUT5 #(
    .INIT(32'hFF7D4008)) 
     ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(n_0_ck_po_stg2_f_en_i_1));
FDRE ck_po_stg2_f_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ck_po_stg2_f_en_i_1),
        .Q(ck_po_stg2_f_en),
        .R(I76));
LUT5 #(
    .INIT(32'hFF754000)) 
     ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(po_stg2_fincdec),
        .O(n_0_ck_po_stg2_f_indec_i_1));
FDRE ck_po_stg2_f_indec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ck_po_stg2_f_indec_i_1),
        .Q(po_stg2_fincdec),
        .R(I76));
LUT6 #(
    .INIT(64'hDDDD11D111111111)) 
     \dec_cnt[0]_i_1 
       (.I0(\n_0_dec_cnt_reg[0] ),
        .I1(fine_adj_state_r[0]),
        .I2(\n_6_dec_cnt_reg[0]_i_2 ),
        .I3(\n_0_dec_cnt[5]_i_8 ),
        .I4(fine_adj_state_r142_out),
        .I5(\n_0_dec_cnt[0]_i_3 ),
        .O(dec_cnt[0]));
LUT6 #(
    .INIT(64'h00FFB8FFFFFFB8FF)) 
     \dec_cnt[0]_i_3 
       (.I0(\n_6_dec_cnt_reg[0]_i_2 ),
        .I1(fine_adj_state_r3),
        .I2(\n_0_dec_cnt[0]_i_8 ),
        .I3(fine_adj_state_r142_out),
        .I4(fine_adj_state_r139_out),
        .I5(\n_0_inc_cnt_reg[1] ),
        .O(\n_0_dec_cnt[0]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_4 
       (.I0(\n_0_inc_cnt_reg[3] ),
        .I1(\n_0_first_fail_taps_reg[3] ),
        .O(\n_0_dec_cnt[0]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_5 
       (.I0(\n_0_inc_cnt_reg[2] ),
        .I1(\n_0_first_fail_taps_reg[2] ),
        .O(\n_0_dec_cnt[0]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_6 
       (.I0(\n_0_inc_cnt_reg[1] ),
        .I1(\n_0_first_fail_taps_reg[1] ),
        .O(\n_0_dec_cnt[0]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_7 
       (.I0(\n_0_inc_cnt_reg[0] ),
        .I1(\n_0_first_fail_taps_reg[0] ),
        .O(\n_0_dec_cnt[0]_i_7 ));
LUT6 #(
    .INIT(64'h5555555540000000)) 
     \dec_cnt[0]_i_8 
       (.I0(\n_0_first_fail_taps_reg[1] ),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[4]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\n_0_dec_cnt[0]_i_8 ));
LUT4 #(
    .INIT(16'hB88B)) 
     \dec_cnt[1]_i_1 
       (.I0(\n_0_dec_cnt[1]_i_2 ),
        .I1(fine_adj_state_r[0]),
        .I2(\n_0_dec_cnt_reg[0] ),
        .I3(\n_0_dec_cnt_reg[1] ),
        .O(dec_cnt[1]));
LUT5 #(
    .INIT(32'h0808FB08)) 
     \dec_cnt[1]_i_2 
       (.I0(\n_0_dec_cnt[1]_i_3 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in25_in),
        .I3(\n_5_dec_cnt_reg[0]_i_2 ),
        .I4(\n_0_dec_cnt[5]_i_8 ),
        .O(\n_0_dec_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
     \dec_cnt[1]_i_3 
       (.I0(\n_0_inc_cnt_reg[1] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(fine_adj_state_r139_out),
        .I3(\n_5_dec_cnt_reg[0]_i_2 ),
        .I4(fine_adj_state_r3),
        .I5(\n_0_dec_cnt[1]_i_4 ),
        .O(\n_0_dec_cnt[1]_i_3 ));
LUT6 #(
    .INIT(64'h5555555540000000)) 
     \dec_cnt[1]_i_4 
       (.I0(\n_0_first_fail_taps_reg[2] ),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[4]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\n_0_dec_cnt[1]_i_4 ));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \dec_cnt[2]_i_1 
       (.I0(\n_0_dec_cnt[2]_i_2 ),
        .I1(fine_adj_state_r[0]),
        .I2(\n_0_dec_cnt_reg[0] ),
        .I3(\n_0_dec_cnt_reg[1] ),
        .I4(\n_0_dec_cnt_reg[2] ),
        .O(dec_cnt[2]));
LUT5 #(
    .INIT(32'h0808FB08)) 
     \dec_cnt[2]_i_2 
       (.I0(\n_0_dec_cnt[2]_i_3 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in25_in),
        .I3(\n_4_dec_cnt_reg[0]_i_2 ),
        .I4(\n_0_dec_cnt[5]_i_8 ),
        .O(\n_0_dec_cnt[2]_i_2 ));
LUT5 #(
    .INIT(32'h6AFF6A00)) 
     \dec_cnt[2]_i_3 
       (.I0(\n_0_inc_cnt_reg[3] ),
        .I1(\n_0_inc_cnt_reg[1] ),
        .I2(\n_0_inc_cnt_reg[2] ),
        .I3(fine_adj_state_r139_out),
        .I4(\n_0_dec_cnt[2]_i_4 ),
        .O(\n_0_dec_cnt[2]_i_3 ));
LUT4 #(
    .INIT(16'h888B)) 
     \dec_cnt[2]_i_4 
       (.I0(\n_4_dec_cnt_reg[0]_i_2 ),
        .I1(fine_adj_state_r3),
        .I2(\n_0_first_fail_taps_reg[3] ),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_dec_cnt[2]_i_4 ));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \dec_cnt[3]_i_1 
       (.I0(\n_0_dec_cnt[3]_i_2 ),
        .I1(fine_adj_state_r[0]),
        .I2(\n_0_dec_cnt_reg[2] ),
        .I3(\n_0_dec_cnt_reg[1] ),
        .I4(\n_0_dec_cnt_reg[0] ),
        .I5(\n_0_dec_cnt_reg[3] ),
        .O(dec_cnt[3]));
LUT5 #(
    .INIT(32'h0808FB08)) 
     \dec_cnt[3]_i_2 
       (.I0(\n_0_dec_cnt[3]_i_3 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in25_in),
        .I3(\n_7_dec_cnt_reg[4]_i_3 ),
        .I4(\n_0_dec_cnt[5]_i_8 ),
        .O(\n_0_dec_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
     \dec_cnt[3]_i_3 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_inc_cnt_reg[3] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[2] ),
        .I4(fine_adj_state_r139_out),
        .I5(\n_0_dec_cnt[3]_i_4 ),
        .O(\n_0_dec_cnt[3]_i_3 ));
LUT4 #(
    .INIT(16'h888B)) 
     \dec_cnt[3]_i_4 
       (.I0(\n_7_dec_cnt_reg[4]_i_3 ),
        .I1(fine_adj_state_r3),
        .I2(\n_0_first_fail_taps_reg[4] ),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_dec_cnt[3]_i_4 ));
LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
     \dec_cnt[4]_i_1 
       (.I0(\n_0_dec_cnt[4]_i_2 ),
        .I1(fine_adj_state_r142_out),
        .I2(\n_6_dec_cnt_reg[4]_i_3 ),
        .I3(\n_0_dec_cnt[5]_i_8 ),
        .I4(fine_adj_state_r[0]),
        .I5(\n_0_dec_cnt[4]_i_4 ),
        .O(dec_cnt[4]));
LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
     \dec_cnt[4]_i_2 
       (.I0(\n_0_dec_cnt[4]_i_5 ),
        .I1(fine_adj_state_r139_out),
        .I2(\n_6_dec_cnt_reg[4]_i_3 ),
        .I3(fine_adj_state_r3),
        .I4(\n_0_first_fail_taps_reg[5] ),
        .I5(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_dec_cnt[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \dec_cnt[4]_i_4 
       (.I0(\n_0_dec_cnt_reg[3] ),
        .I1(\n_0_dec_cnt_reg[0] ),
        .I2(\n_0_dec_cnt_reg[1] ),
        .I3(\n_0_dec_cnt_reg[2] ),
        .I4(\n_0_dec_cnt_reg[4] ),
        .O(\n_0_dec_cnt[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \dec_cnt[4]_i_5 
       (.I0(\n_0_inc_cnt_reg[2] ),
        .I1(\n_0_inc_cnt_reg[1] ),
        .I2(\n_0_inc_cnt_reg[3] ),
        .I3(\n_0_inc_cnt_reg[4] ),
        .I4(\n_0_inc_cnt_reg[5] ),
        .O(\n_0_dec_cnt[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \dec_cnt[4]_i_6 
       (.I0(\n_0_first_fail_taps[5]_i_8 ),
        .I1(\n_0_inc_cnt_reg[5] ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .I3(n_0_first_fail_detect_reg),
        .O(fine_adj_state_r139_out));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[4]_i_7 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_first_fail_taps_reg[5] ),
        .O(\n_0_dec_cnt[4]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[4]_i_8 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_first_fail_taps_reg[4] ),
        .O(\n_0_dec_cnt[4]_i_8 ));
LUT6 #(
    .INIT(64'hFF20002000000000)) 
     \dec_cnt[5]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_dec_cnt[5]_i_4 ),
        .I2(\n_0_dec_cnt[5]_i_5 ),
        .I3(fine_adj_state_r[0]),
        .I4(\n_0_dec_cnt[5]_i_6 ),
        .I5(fine_adj_state_r[3]),
        .O(\n_0_dec_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \dec_cnt[5]_i_10 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_inc_cnt_reg[4] ),
        .I2(\n_0_inc_cnt_reg[3] ),
        .I3(\n_0_inc_cnt_reg[1] ),
        .I4(\n_0_inc_cnt_reg[2] ),
        .I5(\n_0_inc_cnt_reg[0] ),
        .O(fine_adj_state_r3));
LUT6 #(
    .INIT(64'h0008000600060000)) 
     \dec_cnt[5]_i_11 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[0] ),
        .I4(\n_0_inc_cnt_reg[3] ),
        .I5(\n_0_inc_cnt_reg[5] ),
        .O(fine_adj_state_r14_out));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'hBB003F03)) 
     \dec_cnt[5]_i_12 
       (.I0(\n_0_first_fail_taps[5]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_8 ),
        .I2(\n_0_inc_cnt_reg[5] ),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .I4(n_0_first_fail_detect_reg),
        .O(\n_0_dec_cnt[5]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \dec_cnt[5]_i_13 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_inc_cnt_reg[3] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[2] ),
        .O(\n_0_dec_cnt[5]_i_13 ));
LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
     \dec_cnt[5]_i_2 
       (.I0(\n_0_dec_cnt[5]_i_7 ),
        .I1(fine_adj_state_r142_out),
        .I2(\n_0_dec_cnt[5]_i_8 ),
        .I3(fine_adj_state_r[0]),
        .I4(\n_0_dec_cnt[5]_i_9 ),
        .I5(\n_0_dec_cnt_reg[5] ),
        .O(dec_cnt[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \dec_cnt[5]_i_3 
       (.I0(\n_0_dec_cnt_reg[5] ),
        .I1(\n_0_dec_cnt_reg[3] ),
        .I2(\n_0_dec_cnt_reg[0] ),
        .I3(\n_0_dec_cnt_reg[1] ),
        .I4(\n_0_dec_cnt_reg[2] ),
        .I5(\n_0_dec_cnt_reg[4] ),
        .O(\n_0_dec_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \dec_cnt[5]_i_4 
       (.I0(init_dec_cnt_reg__0[5]),
        .I1(init_dec_cnt_reg__0[3]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[1]),
        .I4(init_dec_cnt_reg__0[2]),
        .I5(init_dec_cnt_reg__0[4]),
        .O(\n_0_dec_cnt[5]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \dec_cnt[5]_i_5 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .O(\n_0_dec_cnt[5]_i_5 ));
LUT6 #(
    .INIT(64'h0000100005001500)) 
     \dec_cnt[5]_i_6 
       (.I0(\n_0_first_fail_taps[5]_i_3 ),
        .I1(fine_adj_state_r3),
        .I2(p_1_in25_in),
        .I3(detect_pi_found_dqs),
        .I4(fine_adj_state_r14_out),
        .I5(\n_0_dec_cnt[5]_i_12 ),
        .O(\n_0_dec_cnt[5]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h0000B100)) 
     \dec_cnt[5]_i_7 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(n_0_first_fail_detect_reg),
        .I2(\n_0_inc_cnt_reg[0] ),
        .I3(\n_0_inc_cnt_reg[5] ),
        .I4(\n_0_dec_cnt[5]_i_13 ),
        .O(\n_0_dec_cnt[5]_i_7 ));
LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
     \dec_cnt[5]_i_8 
       (.I0(\n_0_first_fail_taps_reg[1] ),
        .I1(\n_0_first_fail_taps_reg[2] ),
        .I2(\n_0_first_fail_taps_reg[3] ),
        .I3(\n_0_first_fail_taps_reg[4] ),
        .I4(\n_0_first_fail_taps_reg[5] ),
        .I5(n_0_first_fail_detect_reg),
        .O(\n_0_dec_cnt[5]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \dec_cnt[5]_i_9 
       (.I0(\n_0_dec_cnt_reg[4] ),
        .I1(\n_0_dec_cnt_reg[2] ),
        .I2(\n_0_dec_cnt_reg[1] ),
        .I3(\n_0_dec_cnt_reg[0] ),
        .I4(\n_0_dec_cnt_reg[3] ),
        .O(\n_0_dec_cnt[5]_i_9 ));
FDRE \dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[0]),
        .Q(\n_0_dec_cnt_reg[0] ),
        .R(I76));
CARRY4 \dec_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_dec_cnt_reg[0]_i_2 ,\n_1_dec_cnt_reg[0]_i_2 ,\n_2_dec_cnt_reg[0]_i_2 ,\n_3_dec_cnt_reg[0]_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_inc_cnt_reg[3] ,\n_0_inc_cnt_reg[2] ,\n_0_inc_cnt_reg[1] ,\n_0_inc_cnt_reg[0] }),
        .O({\n_4_dec_cnt_reg[0]_i_2 ,\n_5_dec_cnt_reg[0]_i_2 ,\n_6_dec_cnt_reg[0]_i_2 ,\n_7_dec_cnt_reg[0]_i_2 }),
        .S({\n_0_dec_cnt[0]_i_4 ,\n_0_dec_cnt[0]_i_5 ,\n_0_dec_cnt[0]_i_6 ,\n_0_dec_cnt[0]_i_7 }));
FDRE \dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[1]),
        .Q(\n_0_dec_cnt_reg[1] ),
        .R(I76));
FDRE \dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[2]),
        .Q(\n_0_dec_cnt_reg[2] ),
        .R(I76));
FDRE \dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[3]),
        .Q(\n_0_dec_cnt_reg[3] ),
        .R(I76));
FDRE \dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[4]),
        .Q(\n_0_dec_cnt_reg[4] ),
        .R(I76));
CARRY4 \dec_cnt_reg[4]_i_3 
       (.CI(\n_0_dec_cnt_reg[0]_i_2 ),
        .CO({\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED [3:1],\n_3_dec_cnt_reg[4]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_inc_cnt_reg[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED [3:2],\n_6_dec_cnt_reg[4]_i_3 ,\n_7_dec_cnt_reg[4]_i_3 }),
        .S({1'b0,1'b0,\n_0_dec_cnt[4]_i_7 ,\n_0_dec_cnt[4]_i_8 }));
FDRE \dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[5]),
        .Q(\n_0_dec_cnt_reg[5] ),
        .R(I76));
LUT1 #(
    .INIT(2'h1)) 
     \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg__0[0]),
        .O(\n_0_detect_rd_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg__0[1]),
        .I1(detect_rd_cnt_reg__0[0]),
        .O(\n_0_detect_rd_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg__0[2]),
        .I1(detect_rd_cnt_reg__0[0]),
        .I2(detect_rd_cnt_reg__0[1]),
        .O(detect_rd_cnt0__0[2]));
LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \detect_rd_cnt[3]_i_1 
       (.I0(I77),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(\n_0_detect_rd_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg__0[3]),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[1]),
        .I3(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0__0[3]));
FDSE \detect_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\n_0_detect_rd_cnt[0]_i_1 ),
        .Q(detect_rd_cnt_reg__0[0]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
FDSE \detect_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\n_0_detect_rd_cnt[1]_i_1 ),
        .Q(detect_rd_cnt_reg__0[1]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
FDSE \detect_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg__0[2]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
FDRE \detect_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg__0[3]),
        .R(\n_0_detect_rd_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h4D3C000000000000)) 
     dqs_found_done_r_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[1]),
        .I4(n_0_dqs_found_done_r_i_2),
        .I5(n_0_dqs_found_done_r_i_3),
        .O(dqs_found_done_r0));
LUT2 #(
    .INIT(4'h1)) 
     dqs_found_done_r_i_2
       (.I0(\n_0_rnk_cnt_r_reg[1] ),
        .I1(\n_0_rnk_cnt_r_reg[0] ),
        .O(n_0_dqs_found_done_r_i_2));
LUT6 #(
    .INIT(64'h8000000000800000)) 
     dqs_found_done_r_i_3
       (.I0(fine_adj_state_r[0]),
        .I1(n_0_init_dqsfound_done_r1_reg),
        .I2(p_1_in25_in),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[3]),
        .O(n_0_dqs_found_done_r_i_3));
FDRE dqs_found_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(O2),
        .R(I76));
LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
     dqs_found_prech_req_i_1
       (.I0(n_0_dqs_found_prech_req_i_2),
        .I1(n_0_dqs_found_prech_req_i_3),
        .I2(fine_adj_state_r[2]),
        .I3(I6),
        .I4(n_0_dqs_found_prech_req_i_5),
        .I5(dqs_found_prech_req),
        .O(n_0_dqs_found_prech_req_i_1));
LUT6 #(
    .INIT(64'h00000000ECEEEAEE)) 
     dqs_found_prech_req_i_2
       (.I0(fine_adj_state_r15_out),
        .I1(fine_adj_state_r17_out),
        .I2(p_1_in25_in),
        .I3(detect_pi_found_dqs),
        .I4(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ),
        .I5(fine_adj_state_r[2]),
        .O(n_0_dqs_found_prech_req_i_2));
LUT6 #(
    .INIT(64'hA080A00000800000)) 
     dqs_found_prech_req_i_3
       (.I0(fine_adj_state_r[1]),
        .I1(\n_0_dec_cnt[5]_i_12 ),
        .I2(detect_pi_found_dqs),
        .I3(p_1_in25_in),
        .I4(n_0_dqs_found_prech_req_i_7),
        .I5(fine_adj_state_r14_out),
        .O(n_0_dqs_found_prech_req_i_3));
LUT2 #(
    .INIT(4'h7)) 
     dqs_found_prech_req_i_5
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .O(n_0_dqs_found_prech_req_i_5));
LUT6 #(
    .INIT(64'h0000000001100000)) 
     dqs_found_prech_req_i_6
       (.I0(\n_0_inc_cnt_reg[1] ),
        .I1(\n_0_inc_cnt_reg[0] ),
        .I2(\n_0_inc_cnt_reg[2] ),
        .I3(\n_0_inc_cnt_reg[4] ),
        .I4(\n_0_inc_cnt_reg[3] ),
        .I5(\n_0_inc_cnt_reg[5] ),
        .O(fine_adj_state_r17_out));
LUT3 #(
    .INIT(8'hB8)) 
     dqs_found_prech_req_i_7
       (.I0(fine_adj_state_r17_out),
        .I1(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ),
        .I2(fine_adj_state_r15_out),
        .O(n_0_dqs_found_prech_req_i_7));
FDRE dqs_found_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_dqs_found_prech_req_i_1),
        .Q(dqs_found_prech_req),
        .R(I76));
FDRE dqs_found_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(dqs_found_start_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
     final_dec_done_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(n_0_init_dec_done_reg),
        .I2(fine_adj_state_r1),
        .I3(n_0_init_dec_done_i_2),
        .I4(fine_adj_state_r[0]),
        .I5(n_0_final_dec_done_reg),
        .O(n_0_final_dec_done_i_1));
FDRE final_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_final_dec_done_i_1),
        .Q(n_0_final_dec_done_reg),
        .R(I76));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     fine_adjust_done_r_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[1]),
        .I2(p_1_in25_in),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adjust_done),
        .O(n_0_fine_adjust_done_r_i_1));
FDRE fine_adjust_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_fine_adjust_done_r_i_1),
        .Q(fine_adjust_done),
        .R(I76));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     fine_adjust_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[3]),
        .I5(n_0_fine_adjust_reg),
        .O(n_0_fine_adjust_i_1));
FDRE fine_adjust_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_fine_adjust_i_1),
        .Q(n_0_fine_adjust_reg),
        .R(I76));
LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
     first_fail_detect_i_1
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[3]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(n_0_first_fail_detect_reg),
        .O(n_0_first_fail_detect_i_1));
FDRE first_fail_detect_reg
       (.C(CLK),
        .CE(first_fail_detect),
        .D(n_0_first_fail_detect_i_1),
        .Q(n_0_first_fail_detect_reg),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[0]_i_1 
       (.I0(\n_0_inc_cnt_reg[0] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[1]_i_1 
       (.I0(\n_0_inc_cnt_reg[1] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[2]_i_1 
       (.I0(\n_0_inc_cnt_reg[2] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[3]_i_1 
       (.I0(\n_0_inc_cnt_reg[3] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[4]_i_1 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[4]_i_1 ));
LUT6 #(
    .INIT(64'h2020002000000000)) 
     \first_fail_taps[5]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(\n_0_first_fail_taps[5]_i_3 ),
        .I2(fine_adj_state_r[0]),
        .I3(n_0_first_fail_detect_reg),
        .I4(\n_0_first_fail_taps[5]_i_4 ),
        .I5(fine_adj_state_r142_out),
        .O(first_fail_detect));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[5]_i_2 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .O(\n_0_first_fail_taps[5]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \first_fail_taps[5]_i_3 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .O(\n_0_first_fail_taps[5]_i_3 ));
LUT5 #(
    .INIT(32'h15555555)) 
     \first_fail_taps[5]_i_4 
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[3]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .O(\n_0_first_fail_taps[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'hFF04)) 
     \first_fail_taps[5]_i_6 
       (.I0(\n_0_first_fail_taps[5]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_first_fail_taps[5]_i_8 ),
        .I3(\n_0_FSM_sequential_fine_adj_state_r[3]_i_10 ),
        .O(\n_0_first_fail_taps[5]_i_6 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
     \first_fail_taps[5]_i_7 
       (.I0(\n_0_inc_cnt_reg[3] ),
        .I1(\n_0_inc_cnt_reg[4] ),
        .I2(\n_0_inc_cnt_reg[2] ),
        .I3(\n_0_inc_cnt_reg[0] ),
        .I4(\n_0_inc_cnt_reg[1] ),
        .I5(\n_0_inc_cnt_reg[5] ),
        .O(\n_0_first_fail_taps[5]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \first_fail_taps[5]_i_8 
       (.I0(\n_0_inc_cnt_reg[0] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[3] ),
        .I4(\n_0_inc_cnt_reg[4] ),
        .O(\n_0_first_fail_taps[5]_i_8 ));
FDRE \first_fail_taps_reg[0] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[0]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[0] ),
        .R(I76));
FDRE \first_fail_taps_reg[1] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[1]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[1] ),
        .R(I76));
FDRE \first_fail_taps_reg[2] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[2]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[2] ),
        .R(I76));
FDRE \first_fail_taps_reg[3] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[3]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[3] ),
        .R(I76));
FDRE \first_fail_taps_reg[4] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[4]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[4] ),
        .R(I76));
FDRE \first_fail_taps_reg[5] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[5]_i_2 ),
        .Q(\n_0_first_fail_taps_reg[5] ),
        .R(I76));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(pi_calib_done),
        .I1(pi_fine_dly_dec_done),
        .I2(\n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6 ),
        .I3(O2),
        .I4(I5),
        .I5(dqs_po_dec_done),
        .O(O50));
LUT2 #(
    .INIT(4'hB)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_6 
       (.I0(fine_adjust_done),
        .I1(O1),
        .O(\n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b1),
        .O(n_0_0));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b1),
        .O(n_0_1));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hFFFF00B0)) 
     ififo_rst_i_1
       (.I0(I3),
        .I1(I4),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst0));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hFFFF00E0)) 
     ififo_rst_i_1__0
       (.I0(I3),
        .I1(I4),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst0_1));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \inc_cnt[0]_i_1 
       (.I0(\n_0_inc_cnt_reg[0] ),
        .O(p_0_in__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \inc_cnt[1]_i_1 
       (.I0(\n_0_inc_cnt_reg[1] ),
        .I1(\n_0_inc_cnt_reg[0] ),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \inc_cnt[2]_i_1 
       (.I0(\n_0_inc_cnt_reg[2] ),
        .I1(\n_0_inc_cnt_reg[0] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \inc_cnt[3]_i_1 
       (.I0(\n_0_inc_cnt_reg[3] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[0] ),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \inc_cnt[4]_i_1 
       (.I0(\n_0_inc_cnt_reg[4] ),
        .I1(\n_0_inc_cnt_reg[2] ),
        .I2(\n_0_inc_cnt_reg[1] ),
        .I3(\n_0_inc_cnt_reg[3] ),
        .I4(\n_0_inc_cnt_reg[0] ),
        .O(p_0_in__0[4]));
LUT4 #(
    .INIT(16'h0080)) 
     \inc_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[3]),
        .O(\n_0_inc_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \inc_cnt[5]_i_2 
       (.I0(\n_0_inc_cnt_reg[5] ),
        .I1(\n_0_inc_cnt_reg[4] ),
        .I2(\n_0_inc_cnt_reg[3] ),
        .I3(\n_0_inc_cnt_reg[1] ),
        .I4(\n_0_inc_cnt_reg[2] ),
        .I5(\n_0_inc_cnt_reg[0] ),
        .O(p_0_in__0[5]));
FDRE \inc_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[0]),
        .Q(\n_0_inc_cnt_reg[0] ),
        .R(SS));
FDRE \inc_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[1]),
        .Q(\n_0_inc_cnt_reg[1] ),
        .R(SS));
FDRE \inc_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[2]),
        .Q(\n_0_inc_cnt_reg[2] ),
        .R(SS));
FDRE \inc_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[3]),
        .Q(\n_0_inc_cnt_reg[3] ),
        .R(SS));
FDRE \inc_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[4]),
        .Q(\n_0_inc_cnt_reg[4] ),
        .R(SS));
FDRE \inc_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[5]),
        .Q(\n_0_inc_cnt_reg[5] ),
        .R(SS));
LUT1 #(
    .INIT(2'h1)) 
     \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .O(init_dec_cnt0[0]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .O(\n_0_init_dec_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[2]),
        .O(init_dec_cnt0[2]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg__0[2]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[3]),
        .O(init_dec_cnt0[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg__0[3]),
        .I1(init_dec_cnt_reg__0[0]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[2]),
        .I4(init_dec_cnt_reg__0[4]),
        .O(init_dec_cnt0[4]));
LUT5 #(
    .INIT(32'h10000000)) 
     \init_dec_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[1]),
        .I2(\n_0_dec_cnt[5]_i_4 ),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .O(\n_0_init_dec_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg__0[4]),
        .I1(init_dec_cnt_reg__0[2]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[0]),
        .I4(init_dec_cnt_reg__0[3]),
        .I5(init_dec_cnt_reg__0[5]),
        .O(init_dec_cnt0[5]));
FDSE \init_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg__0[0]),
        .S(I98));
FDSE \init_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(\n_0_init_dec_cnt[1]_i_1 ),
        .Q(init_dec_cnt_reg__0[1]),
        .S(I98));
FDSE \init_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg__0[2]),
        .S(I98));
FDSE \init_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg__0[3]),
        .S(I98));
FDSE \init_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg__0[4]),
        .S(I98));
FDRE \init_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[5]),
        .Q(init_dec_cnt_reg__0[5]),
        .R(SS));
LUT6 #(
    .INIT(64'hFFFF0004FFFF0000)) 
     init_dec_done_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(n_0_init_dec_done_i_2),
        .I2(\n_0_dec_cnt[5]_i_3 ),
        .I3(\n_0_dec_cnt[5]_i_4 ),
        .I4(n_0_init_dec_done_reg),
        .I5(fine_adj_state_r[3]),
        .O(n_0_init_dec_done_i_1));
LUT2 #(
    .INIT(4'h8)) 
     init_dec_done_i_2
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[2]),
        .O(n_0_init_dec_done_i_2));
FDRE init_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dec_done_i_1),
        .Q(n_0_init_dec_done_reg),
        .R(I76));
FDRE init_dqsfound_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(n_0_init_dqsfound_done_r1_reg),
        .R(1'b0));
FDRE init_dqsfound_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r1_reg),
        .Q(n_0_init_dqsfound_done_r2_reg),
        .R(1'b0));
(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
   SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(n_0_init_dqsfound_done_r2_reg),
        .Q(n_0_init_dqsfound_done_r4_reg_srl2));
FDRE init_dqsfound_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r4_reg_srl2),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000001F00000010)) 
     init_dqsfound_done_r_i_1
       (.I0(\n_0_rnk_cnt_r_reg[0] ),
        .I1(\n_0_rnk_cnt_r_reg[1] ),
        .I2(p_1_in25_in),
        .I3(init_dqsfound_done_r2),
        .I4(I77),
        .I5(O1),
        .O(n_0_init_dqsfound_done_r_i_1));
FDRE init_dqsfound_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r_i_1),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'h01)) 
     \init_state_r[1]_i_13 
       (.I0(O2),
        .I1(I2),
        .I2(pi_dqs_found_rank_done),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_5 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(I4),
        .I3(I3),
        .O(C_pi_rst_dqs_find75_out));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \phaser_in_gen.phaser_in_i_5__0 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(I4),
        .I3(I3),
        .O(A_pi_rst_dqs_find140_out));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     phaser_out_i_2
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(po_en_s2_f),
        .I3(I4),
        .I4(I3),
        .O(C_po_fine_enable61_out));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     phaser_out_i_2__0
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(po_en_s2_f),
        .I3(I4),
        .I4(I3),
        .O(A_po_fine_enable126_out));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     phaser_out_i_3
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(I4),
        .I3(I3),
        .O(C_po_fine_inc65_out));
LUT5 #(
    .INIT(32'h00540000)) 
     phaser_out_i_3__0
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(po_en_s2_f),
        .I3(calib_zero_ctrl),
        .I4(I3),
        .O(D_po_fine_enable87_out));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     phaser_out_i_3__1
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(I4),
        .I3(I3),
        .O(A_po_fine_inc130_out));
LUT4 #(
    .INIT(16'h0400)) 
     phaser_out_i_4
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(calib_zero_ctrl),
        .I3(I3),
        .O(D_po_fine_inc93_out));
LUT4 #(
    .INIT(16'h8F80)) 
     \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(I1),
        .I3(p_1_in25_in),
        .O(\n_0_pi_dqs_found_all_bank[0]_i_1 ));
FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in25_in),
        .Q(pi_dqs_found_all_bank_r),
        .R(1'b0));
FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_dqs_found_all_bank[0]_i_1 ),
        .Q(p_1_in25_in),
        .R(I76));
LUT4 #(
    .INIT(16'hEFE0)) 
     \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(I1),
        .I3(pi_dqs_found_any_bank),
        .O(\n_0_pi_dqs_found_any_bank[0]_i_1 ));
FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_dqs_found_any_bank[0]_i_1 ),
        .Q(pi_dqs_found_any_bank),
        .R(I76));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \pi_rst_stg1_cal[0]_i_1 
       (.I0(init_dqsfound_done_r2),
        .I1(n_0_rst_dqs_find_reg),
        .O(\n_0_pi_rst_stg1_cal[0]_i_1 ));
LUT6 #(
    .INIT(64'h1111111010101010)) 
     \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(n_0_fine_adjust_reg),
        .I1(I77),
        .I2(init_dqsfound_done_r2),
        .I3(pi_dqs_found_any_bank_r),
        .I4(p_1_in25_in),
        .I5(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .O(pi_rst_stg1_cal_r10));
FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_rst_stg1_cal_r10),
        .Q(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000000E)) 
     \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(init_dqsfound_done_r2),
        .I1(pi_rst_stg1_cal_r0),
        .I2(I77),
        .I3(n_0_fine_adjust_reg),
        .I4(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .O(\n_0_pi_rst_stg1_cal_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
     \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_34 [5]),
        .I1(\rd_byte_data_offset_reg[0]_34 [4]),
        .I2(pi_dqs_found_any_bank_r),
        .I3(p_1_in25_in),
        .I4(I1),
        .I5(dqs_found_start_r),
        .O(pi_rst_stg1_cal_r0));
FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_rst_stg1_cal_r[0]_i_1 ),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_rst_stg1_cal[0]_i_1 ),
        .Q(rst_stg1_cal),
        .R(I76));
FDRE rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000044444404)) 
     rank_done_r_i_1
       (.I0(pi_dqs_found_all_bank_r),
        .I1(p_1_in25_in),
        .I2(O1),
        .I3(\n_0_rnk_cnt_r_reg[0] ),
        .I4(\n_0_rnk_cnt_r_reg[1] ),
        .I5(I77),
        .O(n_0_rank_done_r_i_1));
FDRE rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rank_done_r_i_1),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(O1),
        .I1(n_0_init_dqsfound_done_r1_reg),
        .O(p_0_in24_out));
LUT3 #(
    .INIT(8'h04)) 
     \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(n_0_init_dqsfound_done_r1_reg),
        .I1(O1),
        .I2(I77),
        .O(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [0]),
        .Q(O62),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [1]),
        .Q(O61),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [2]),
        .Q(O60),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [3]),
        .Q(O59),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [4]),
        .Q(O57),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_34 [5]),
        .Q(O55),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(I76));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [1]),
        .Q(rd_data_offset_ranks_0[1]),
        .R(I76));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [2]),
        .Q(rd_data_offset_ranks_0[2]),
        .R(I76));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [3]),
        .Q(rd_data_offset_ranks_0[3]),
        .R(I76));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(I76));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_34 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(I76));
LUT1 #(
    .INIT(2'h1)) 
     \rd_byte_data_offset[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_34 [0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_34 [0]),
        .I1(\rd_byte_data_offset_reg[0]_34 [1]),
        .O(p_0_in[1]));
LUT3 #(
    .INIT(8'h6A)) 
     \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_34 [2]),
        .I1(\rd_byte_data_offset_reg[0]_34 [1]),
        .I2(\rd_byte_data_offset_reg[0]_34 [0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_34 [3]),
        .I1(\rd_byte_data_offset_reg[0]_34 [0]),
        .I2(\rd_byte_data_offset_reg[0]_34 [1]),
        .I3(\rd_byte_data_offset_reg[0]_34 [2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_34 [4]),
        .I1(\rd_byte_data_offset_reg[0]_34 [2]),
        .I2(\rd_byte_data_offset_reg[0]_34 [1]),
        .I3(\rd_byte_data_offset_reg[0]_34 [0]),
        .I4(\rd_byte_data_offset_reg[0]_34 [3]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'hFFFFFFBAAAAAAAAA)) 
     \rd_byte_data_offset[0][5]_i_1 
       (.I0(I77),
        .I1(O1),
        .I2(rank_done_r1),
        .I3(\rd_byte_data_offset_reg[0]_34 [5]),
        .I4(\rd_byte_data_offset_reg[0]_34 [4]),
        .I5(n_0_dqs_found_done_r_i_2),
        .O(\n_0_rd_byte_data_offset[0][5]_i_1 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \rd_byte_data_offset[0][5]_i_2 
       (.I0(\n_0_rd_byte_data_offset[0][5]_i_4 ),
        .I1(n_0_fine_adjust_reg),
        .I2(dqs_found_start_r),
        .I3(p_1_in25_in),
        .I4(O1),
        .I5(fine_adj_state_r151_out),
        .O(\n_0_rd_byte_data_offset[0][5]_i_2 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg[0]_34 [5]),
        .I1(\rd_byte_data_offset_reg[0]_34 [3]),
        .I2(\rd_byte_data_offset_reg[0]_34 [0]),
        .I3(\rd_byte_data_offset_reg[0]_34 [1]),
        .I4(\rd_byte_data_offset_reg[0]_34 [2]),
        .I5(\rd_byte_data_offset_reg[0]_34 [4]),
        .O(p_0_in[5]));
LUT6 #(
    .INIT(64'h0000000000001101)) 
     \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rd_byte_data_offset_reg[0]_34 [4]),
        .I1(\rd_byte_data_offset_reg[0]_34 [5]),
        .I2(rank_done_r1),
        .I3(O1),
        .I4(\n_0_rnk_cnt_r_reg[0] ),
        .I5(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rd_byte_data_offset[0][5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h00001000)) 
     \rd_byte_data_offset[0][5]_i_5 
       (.I0(detect_rd_cnt_reg__0[3]),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_pi_found_dqs),
        .I3(detect_rd_cnt_reg__0[0]),
        .I4(detect_rd_cnt_reg__0[1]),
        .O(fine_adj_state_r151_out));
FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[0]),
        .Q(\rd_byte_data_offset_reg[0]_34 [0]),
        .S(\n_0_rd_byte_data_offset[0][5]_i_1 ));
FDRE \rd_byte_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[1]),
        .Q(\rd_byte_data_offset_reg[0]_34 [1]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[2]),
        .Q(\rd_byte_data_offset_reg[0]_34 [2]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[3]),
        .Q(\rd_byte_data_offset_reg[0]_34 [3]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[4]),
        .Q(\rd_byte_data_offset_reg[0]_34 [4]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[5]),
        .Q(\rd_byte_data_offset_reg[0]_34 [5]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB4)) 
     \rnk_cnt_r[0]_i_1 
       (.I0(O1),
        .I1(pi_dqs_found_rank_done),
        .I2(\n_0_rnk_cnt_r_reg[0] ),
        .O(\n_0_rnk_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'hF708)) 
     \rnk_cnt_r[1]_i_1 
       (.I0(\n_0_rnk_cnt_r_reg[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(O1),
        .I3(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rnk_cnt_r[1]_i_1 ));
FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[0]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[0] ),
        .R(I76));
FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[1]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[1] ),
        .R(I76));
LUT6 #(
    .INIT(64'hBFAABFFF80AA8000)) 
     rst_dqs_find_i_1
       (.I0(rst_dqs_find),
        .I1(n_0_rst_dqs_find_i_3),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[3]),
        .I4(n_0_rst_dqs_find_i_4),
        .I5(n_0_rst_dqs_find_reg),
        .O(n_0_rst_dqs_find_i_1));
LUT6 #(
    .INIT(64'hAABAFFBFAA8A0080)) 
     rst_dqs_find_i_2
       (.I0(n_0_rst_dqs_find_i_5),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(detect_pi_found_dqs),
        .I3(p_1_in25_in),
        .I4(fine_adj_state_r3),
        .I5(n_0_rst_dqs_find_i_6),
        .O(rst_dqs_find));
LUT6 #(
    .INIT(64'hFCFCFFFC88888888)) 
     rst_dqs_find_i_3
       (.I0(prech_done),
        .I1(fine_adj_state_r[2]),
        .I2(n_0_rst_dqs_find_i_7),
        .I3(fine_adj_state_r3),
        .I4(n_0_rst_dqs_find_i_8),
        .I5(fine_adj_state_r[1]),
        .O(n_0_rst_dqs_find_i_3));
LUT5 #(
    .INIT(32'h008B0088)) 
     rst_dqs_find_i_4
       (.I0(\n_0_FSM_sequential_fine_adj_state_r[3]_i_7 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[2]),
        .I4(init_dqsfound_done_r5),
        .O(n_0_rst_dqs_find_i_4));
LUT6 #(
    .INIT(64'hFBFBFB33FAFAFA00)) 
     rst_dqs_find_i_5
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(prech_done),
        .I4(fine_adj_state_r[1]),
        .I5(init_dqsfound_done_r5),
        .O(n_0_rst_dqs_find_i_5));
LUT5 #(
    .INIT(32'hDDD5CCC0)) 
     rst_dqs_find_i_6
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(prech_done),
        .I3(fine_adj_state_r[1]),
        .I4(init_dqsfound_done_r5),
        .O(n_0_rst_dqs_find_i_6));
LUT6 #(
    .INIT(64'h80008C00CC00CC0C)) 
     rst_dqs_find_i_7
       (.I0(\n_0_first_fail_taps[5]_i_7 ),
        .I1(fine_adj_state_r142_out),
        .I2(n_0_first_fail_detect_reg),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .I4(\n_0_inc_cnt_reg[5] ),
        .I5(\n_0_first_fail_taps[5]_i_8 ),
        .O(n_0_rst_dqs_find_i_7));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     rst_dqs_find_i_8
       (.I0(fine_adj_state_r14_out),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in25_in),
        .O(n_0_rst_dqs_find_i_8));
FDRE rst_dqs_find_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_dqs_find_reg),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
FDRE rst_dqs_find_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
FDRE rst_dqs_find_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_dqs_find_i_1),
        .Q(n_0_rst_dqs_find_reg),
        .R(I76));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \stable_pass_cnt[0]_i_1 
       (.I0(stable_pass_cnt_reg__0[0]),
        .I1(p_1_in25_in),
        .I2(detect_pi_found_dqs),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h6066)) 
     \stable_pass_cnt[1]_i_1 
       (.I0(stable_pass_cnt_reg__0[0]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(p_1_in25_in),
        .I3(detect_pi_found_dqs),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'h0BBBB000)) 
     \stable_pass_cnt[2]_i_1 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[0]),
        .I4(stable_pass_cnt_reg__0[2]),
        .O(\n_0_stable_pass_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
     \stable_pass_cnt[3]_i_1 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(stable_pass_cnt_reg__0[0]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(stable_pass_cnt_reg__0[3]),
        .O(\n_0_stable_pass_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h1555555540000000)) 
     \stable_pass_cnt[4]_i_1 
       (.I0(fine_adj_state_r142_out),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[0]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[4]),
        .O(\n_0_stable_pass_cnt[4]_i_1 ));
LUT5 #(
    .INIT(32'h00800000)) 
     \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[1]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .O(\n_0_stable_pass_cnt[5]_i_1 ));
LUT5 #(
    .INIT(32'h0BBBB000)) 
     \stable_pass_cnt[5]_i_2 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(\n_0_stable_pass_cnt[5]_i_3 ),
        .I3(stable_pass_cnt_reg__0[4]),
        .I4(stable_pass_cnt_reg__0[5]),
        .O(\n_0_stable_pass_cnt[5]_i_2 ));
LUT4 #(
    .INIT(16'h8000)) 
     \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg__0[2]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[0]),
        .I3(stable_pass_cnt_reg__0[3]),
        .O(\n_0_stable_pass_cnt[5]_i_3 ));
FDRE \stable_pass_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(p_0_in__1[0]),
        .Q(stable_pass_cnt_reg__0[0]),
        .R(SS));
FDRE \stable_pass_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(p_0_in__1[1]),
        .Q(stable_pass_cnt_reg__0[1]),
        .R(SS));
FDRE \stable_pass_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(\n_0_stable_pass_cnt[2]_i_1 ),
        .Q(stable_pass_cnt_reg__0[2]),
        .R(SS));
FDRE \stable_pass_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(\n_0_stable_pass_cnt[3]_i_1 ),
        .Q(stable_pass_cnt_reg__0[3]),
        .R(SS));
FDRE \stable_pass_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(\n_0_stable_pass_cnt[4]_i_1 ),
        .Q(stable_pass_cnt_reg__0[4]),
        .R(SS));
FDRE \stable_pass_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_stable_pass_cnt[5]_i_1 ),
        .D(\n_0_stable_pass_cnt[5]_i_2 ),
        .Q(stable_pass_cnt_reg__0[5]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_init" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_init
   (init_complete_r_timing,
    O1,
    O2,
    O3,
    pi_calib_done,
    wrcal_rd_wait,
    detect_pi_found_dqs,
    O4,
    O5,
    pi_dqs_found_done_r1,
    O6,
    O7,
    O8,
    O9,
    prech_done,
    stg1_wr_done,
    O10,
    O11,
    wr_en,
    E,
    wr_en_0,
    O14,
    ADDRC,
    O27,
    sr_valid_r112_out,
    O12,
    of_wren_pre,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D1,
    of_wren_pre_2,
    O24,
    O25,
    O26,
    O28,
    O29,
    O30,
    O32,
    O33,
    D0,
    of_wren_pre_3,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    phy_dout,
    O54,
    mux_wrdata_en,
    mux_cmd_wren,
    O13,
    fine_adj_state_r142_out,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    wrlvl_final_if_rst,
    O15,
    O16,
    O17,
    PHYCTLWD,
    phy_read_calib,
    O18,
    O19,
    I1,
    I7,
    CLK,
    prbs_rdlvl_done_pulse0,
    prech_req,
    I2,
    rdlvl_last_byte_done,
    I8,
    SS,
    I3,
    I9,
    I77,
    phy_mc_go,
    I78,
    dqs_found_prech_req,
    I4,
    I5,
    pi_dqs_found_rank_done,
    I6,
    I79,
    I80,
    I81,
    I82,
    I42,
    if_empty_v,
    tail_r,
    I84,
    ck_addr_cmd_delay_done,
    I85,
    I10,
    I11,
    wrlvl_byte_redo,
    I12,
    I13,
    wrcal_prech_req,
    rdlvl_prech_req,
    rdlvl_stg1_rank_done,
    I14,
    I15,
    I16,
    mc_wrdata_en,
    I17,
    I86,
    A_of_data_full,
    I83,
    I87,
    I18,
    I88,
    B_of_ctl_full,
    I89,
    I90,
    I91,
    I19,
    mc_ras_n,
    I92,
    C_of_data_full,
    I93,
    I20,
    I21,
    mc_cas_n,
    mc_odt,
    I96,
    out,
    p_1_in25_in,
    I22,
    mem_out,
    I95,
    I97,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I98,
    mc_cmd,
    I105,
    I106,
    I107,
    I108,
    I109,
    I110,
    I31);
  output init_complete_r_timing;
  output O1;
  output O2;
  output O3;
  output pi_calib_done;
  output wrcal_rd_wait;
  output detect_pi_found_dqs;
  output O4;
  output O5;
  output pi_dqs_found_done_r1;
  output O6;
  output O7;
  output O8;
  output O9;
  output prech_done;
  output stg1_wr_done;
  output O10;
  output [0:0]O11;
  output wr_en;
  output [0:0]E;
  output wr_en_0;
  output [0:0]O14;
  output [0:0]ADDRC;
  output O27;
  output sr_valid_r112_out;
  output [0:0]O12;
  output of_wren_pre;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D6;
  output [3:0]D5;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D1;
  output of_wren_pre_2;
  output [3:0]O24;
  output [3:0]O25;
  output [3:0]O26;
  output [7:0]O28;
  output [7:0]O29;
  output [1:0]O30;
  output [3:0]O32;
  output [3:0]O33;
  output [3:0]D0;
  output of_wren_pre_3;
  output [3:0]O35;
  output [3:0]O36;
  output [3:0]O37;
  output [3:0]O38;
  output [3:0]O39;
  output [3:0]O40;
  output [3:0]O41;
  output [3:0]O42;
  output [20:0]phy_dout;
  output [13:0]O54;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output O13;
  output fine_adj_state_r142_out;
  output [3:0]O43;
  output [3:0]O44;
  output [7:0]O45;
  output [5:0]O46;
  output [1:0]O47;
  output [3:0]O48;
  output [1:0]O49;
  output wrlvl_final_if_rst;
  output O15;
  output O16;
  output O17;
  output [10:0]PHYCTLWD;
  output phy_read_calib;
  output [31:0]O18;
  output [31:0]O19;
  input I1;
  input I7;
  input CLK;
  input prbs_rdlvl_done_pulse0;
  input prech_req;
  input I2;
  input rdlvl_last_byte_done;
  input [0:0]I8;
  input [0:0]SS;
  input I3;
  input I9;
  input I77;
  input phy_mc_go;
  input I78;
  input dqs_found_prech_req;
  input I4;
  input I5;
  input pi_dqs_found_rank_done;
  input I6;
  input I79;
  input I80;
  input I81;
  input I82;
  input I42;
  input if_empty_v;
  input [0:0]tail_r;
  input I84;
  input ck_addr_cmd_delay_done;
  input I85;
  input I10;
  input I11;
  input wrlvl_byte_redo;
  input I12;
  input I13;
  input wrcal_prech_req;
  input rdlvl_prech_req;
  input rdlvl_stg1_rank_done;
  input I14;
  input I15;
  input I16;
  input mc_wrdata_en;
  input I17;
  input I86;
  input A_of_data_full;
  input [63:0]I83;
  input [31:0]I87;
  input I18;
  input I88;
  input B_of_ctl_full;
  input [22:0]I89;
  input [41:0]I90;
  input [3:0]I91;
  input I19;
  input [0:0]mc_ras_n;
  input I92;
  input C_of_data_full;
  input [31:0]I93;
  input I20;
  input I21;
  input [0:0]mc_cas_n;
  input [0:0]mc_odt;
  input [0:0]I96;
  input [0:0]out;
  input p_1_in25_in;
  input I22;
  input [29:0]mem_out;
  input I95;
  input [1:0]I97;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I98;
  input [1:0]mc_cmd;
  input I105;
  input I106;
  input I107;
  input I108;
  input I109;
  input I110;
  input I31;

  wire [0:0]ADDRC;
  wire A_of_data_full;
  wire B_of_ctl_full;
  wire CLK;
  wire C_of_data_full;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I105;
  wire I106;
  wire I107;
  wire I108;
  wire I109;
  wire I11;
  wire I110;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I4;
  wire I42;
  wire I5;
  wire I6;
  wire I7;
  wire I77;
  wire I78;
  wire I79;
  wire [0:0]I8;
  wire I80;
  wire I81;
  wire I82;
  wire [63:0]I83;
  wire I84;
  wire I85;
  wire I86;
  wire [31:0]I87;
  wire I88;
  wire [22:0]I89;
  wire I9;
  wire [41:0]I90;
  wire [3:0]I91;
  wire I92;
  wire [31:0]I93;
  wire I95;
  wire [0:0]I96;
  wire [1:0]I97;
  wire I98;
  wire O10;
  wire [0:0]O11;
  wire [0:0]O12;
  wire O13;
  wire [0:0]O14;
  wire O15;
  wire O16;
  wire O17;
  wire [31:0]O18;
  wire [31:0]O19;
  wire O2;
  wire [3:0]O24;
  wire [3:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [7:0]O28;
  wire [7:0]O29;
  wire O3;
  wire [1:0]O30;
  wire [3:0]O32;
  wire [3:0]O33;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [3:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire [3:0]O41;
  wire [3:0]O42;
  wire [3:0]O43;
  wire [3:0]O44;
  wire [7:0]O45;
  wire [5:0]O46;
  wire [1:0]O47;
  wire [3:0]O48;
  wire [1:0]O49;
  wire O5;
  wire [13:0]O54;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [10:0]PHYCTLWD;
  wire [0:0]SS;
  wire burst_addr_r6_out;
  wire [1:1]calib_cke;
  wire [2:0]calib_cmd;
  wire calib_ctl_wren0;
  wire [5:0]calib_data_offset_0;
  wire [0:0]calib_odt;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_r;
  wire cnt_dllk_zqinit_done_r;
  wire [7:0]cnt_dllk_zqinit_r_reg__0;
  wire cnt_init_af_done_r;
  wire cnt_init_mr_done_r;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire cnt_init_pre_wait_done_r;
  wire [7:0]cnt_init_pre_wait_r_reg__0;
  wire [9:0]cnt_pwron_ce_r_reg__0;
  wire cnt_pwron_cke_done_r;
  wire [8:0]cnt_pwron_r_reg__0;
  wire complex_address0;
  wire complex_byte_rd_done;
  wire [3:0]complex_num_reads_dec_reg__0;
  wire [4:0]complex_num_writes_dec_reg__0;
  wire complex_ocal_odt_ext;
  wire complex_ocal_reset_rd_addr0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire [6:0]complex_row_cnt1_in;
  wire complex_row_cnt_ocal0;
  wire [7:0]complex_row_cnt_ocal_reg__0;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire [3:0]complex_wait_cnt_reg__0;
  wire ddr2_pre_flag_r;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire dqs_found_prech_req;
  wire [4:0]enable_wrlvl_cnt;
  wire fine_adj_state_r142_out;
  wire first_rdlvl_pat_r;
  wire first_wrcal_pat_r;
  wire [1:1]\gen_rnk[0].mr2_r_reg[0]_0 ;
  wire if_empty_v;
  wire init_complete_r1;
(* RTL_KEEP = "true" *)   wire init_complete_r1_timing;
  wire init_complete_r2;
(* RTL_KEEP = "true" *)   wire init_complete_r_timing_orig;
  wire init_next_state046_out;
  wire [6:0]init_state_r1;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r0;
  wire [29:0]mem_out;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_2 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_3 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_4 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_5 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_6 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_7 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_8 ;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_9 ;
  wire \n_0_back_to_back_reads_2_1.num_reads[0]_i_1 ;
  wire \n_0_back_to_back_reads_2_1.num_reads[1]_i_1 ;
  wire \n_0_back_to_back_reads_2_1.num_reads[2]_i_1 ;
  wire \n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ;
  wire \n_0_back_to_back_reads_2_1.num_reads_reg[0] ;
  wire \n_0_back_to_back_reads_2_1.num_reads_reg[1] ;
  wire \n_0_back_to_back_reads_2_1.num_reads_reg[2] ;
  wire n_0_burst_addr_r_i_2;
  wire n_0_burst_addr_r_i_3;
  wire n_0_burst_addr_r_i_4;
  wire n_0_burst_addr_r_i_5;
  wire n_0_burst_addr_r_i_6;
  wire n_0_burst_addr_r_reg;
  wire \n_0_calib_cmd[0]_i_1 ;
  wire \n_0_calib_cmd[1]_i_1 ;
  wire \n_0_calib_cmd[2]_i_1 ;
  wire \n_0_calib_cmd[2]_i_2 ;
  wire \n_0_calib_cmd[2]_i_3 ;
  wire \n_0_calib_cmd[2]_i_4 ;
  wire \n_0_calib_cmd[2]_i_5 ;
  wire \n_0_calib_cmd[2]_i_6 ;
  wire \n_0_calib_data_offset_0[5]_i_1 ;
  wire \n_0_calib_odt[0]_i_1 ;
  wire \n_0_calib_odt[0]_i_2 ;
  wire \n_0_calib_odt[0]_i_3 ;
  wire \n_0_calib_odt[0]_i_4 ;
  wire \n_0_calib_seq[0]_i_1 ;
  wire \n_0_calib_seq[1]_i_1 ;
  wire n_0_calib_wrdata_en_i_2;
  wire n_0_cnt_cmd_done_m7_r_i_1;
  wire n_0_cnt_cmd_done_m7_r_i_2;
  wire n_0_cnt_cmd_done_r_i_1;
  wire n_0_cnt_cmd_done_r_i_2;
  wire \n_0_cnt_cmd_r[0]_i_1 ;
  wire \n_0_cnt_cmd_r[1]_i_1 ;
  wire \n_0_cnt_cmd_r[2]_i_1 ;
  wire \n_0_cnt_cmd_r[3]_i_1 ;
  wire \n_0_cnt_cmd_r[3]_i_2 ;
  wire \n_0_cnt_cmd_r[4]_i_1 ;
  wire \n_0_cnt_cmd_r[5]_i_1 ;
  wire \n_0_cnt_cmd_r[6]_i_1 ;
  wire \n_0_cnt_cmd_r[6]_i_2 ;
  wire \n_0_cnt_cmd_r_reg[0] ;
  wire \n_0_cnt_cmd_r_reg[1] ;
  wire \n_0_cnt_cmd_r_reg[2] ;
  wire \n_0_cnt_cmd_r_reg[3] ;
  wire \n_0_cnt_cmd_r_reg[4] ;
  wire \n_0_cnt_cmd_r_reg[5] ;
  wire \n_0_cnt_cmd_r_reg[6] ;
  wire n_0_cnt_dllk_zqinit_done_r_i_1;
  wire \n_0_cnt_dllk_zqinit_r[7]_i_1 ;
  wire \n_0_cnt_dllk_zqinit_r[7]_i_3 ;
  wire n_0_cnt_init_af_done_r_i_1;
  wire \n_0_cnt_init_af_r[0]_i_1 ;
  wire \n_0_cnt_init_af_r[1]_i_1 ;
  wire \n_0_cnt_init_af_r_reg[0] ;
  wire \n_0_cnt_init_af_r_reg[1] ;
  wire n_0_cnt_init_mr_done_r_i_1;
  wire \n_0_cnt_init_mr_r[0]_i_1 ;
  wire \n_0_cnt_init_mr_r[1]_i_1 ;
  wire \n_0_cnt_init_mr_r[1]_i_2 ;
  wire \n_0_cnt_init_mr_r[1]_i_3 ;
  wire n_0_cnt_init_pre_wait_done_r_i_1;
  wire n_0_cnt_init_pre_wait_done_r_i_2;
  wire \n_0_cnt_init_pre_wait_r[7]_i_3 ;
  wire n_0_cnt_pwron_cke_done_r_i_1;
  wire n_0_cnt_pwron_cke_done_r_i_2;
  wire n_0_cnt_pwron_cke_done_r_i_3;
  wire \n_0_cnt_pwron_r[8]_i_2 ;
  wire \n_0_complex_address[9]_i_2 ;
  wire \n_0_complex_address[9]_i_3 ;
  wire \n_0_complex_address[9]_i_4 ;
  wire \n_0_complex_address[9]_i_5 ;
  wire \n_0_complex_address_reg[0] ;
  wire \n_0_complex_address_reg[1] ;
  wire \n_0_complex_address_reg[2] ;
  wire \n_0_complex_address_reg[3] ;
  wire \n_0_complex_address_reg[4] ;
  wire \n_0_complex_address_reg[5] ;
  wire \n_0_complex_address_reg[6] ;
  wire \n_0_complex_address_reg[7] ;
  wire \n_0_complex_address_reg[8] ;
  wire \n_0_complex_address_reg[9] ;
  wire n_0_complex_byte_rd_done_i_1;
  wire n_0_complex_byte_rd_done_i_2;
  wire \n_0_complex_num_reads[0]_i_1 ;
  wire \n_0_complex_num_reads[1]_i_1 ;
  wire \n_0_complex_num_reads[1]_i_2 ;
  wire \n_0_complex_num_reads[1]_i_3 ;
  wire \n_0_complex_num_reads[2]_i_1 ;
  wire \n_0_complex_num_reads[2]_i_3 ;
  wire \n_0_complex_num_reads[3]_i_1 ;
  wire \n_0_complex_num_reads[3]_i_10 ;
  wire \n_0_complex_num_reads[3]_i_11 ;
  wire \n_0_complex_num_reads[3]_i_2 ;
  wire \n_0_complex_num_reads[3]_i_3 ;
  wire \n_0_complex_num_reads[3]_i_5 ;
  wire \n_0_complex_num_reads[3]_i_6 ;
  wire \n_0_complex_num_reads[3]_i_7 ;
  wire \n_0_complex_num_reads[3]_i_8 ;
  wire \n_0_complex_num_reads[3]_i_9 ;
  wire \n_0_complex_num_reads_dec[3]_i_1 ;
  wire \n_0_complex_num_reads_dec[3]_i_3 ;
  wire \n_0_complex_num_reads_reg[0] ;
  wire \n_0_complex_num_reads_reg[1] ;
  wire \n_0_complex_num_reads_reg[2] ;
  wire \n_0_complex_num_reads_reg[3] ;
  wire \n_0_complex_num_writes[0]_i_1 ;
  wire \n_0_complex_num_writes[0]_i_2 ;
  wire \n_0_complex_num_writes[0]_i_3 ;
  wire \n_0_complex_num_writes[0]_i_4 ;
  wire \n_0_complex_num_writes[0]_i_5 ;
  wire \n_0_complex_num_writes[1]_i_1 ;
  wire \n_0_complex_num_writes[1]_i_2 ;
  wire \n_0_complex_num_writes[2]_i_1 ;
  wire \n_0_complex_num_writes[2]_i_2 ;
  wire \n_0_complex_num_writes[2]_i_3 ;
  wire \n_0_complex_num_writes[2]_i_4 ;
  wire \n_0_complex_num_writes[3]_i_1 ;
  wire \n_0_complex_num_writes[3]_i_2 ;
  wire \n_0_complex_num_writes[3]_i_3 ;
  wire \n_0_complex_num_writes[4]_i_1 ;
  wire \n_0_complex_num_writes[4]_i_10 ;
  wire \n_0_complex_num_writes[4]_i_11 ;
  wire \n_0_complex_num_writes[4]_i_12 ;
  wire \n_0_complex_num_writes[4]_i_13 ;
  wire \n_0_complex_num_writes[4]_i_14 ;
  wire \n_0_complex_num_writes[4]_i_15 ;
  wire \n_0_complex_num_writes[4]_i_16 ;
  wire \n_0_complex_num_writes[4]_i_17 ;
  wire \n_0_complex_num_writes[4]_i_18 ;
  wire \n_0_complex_num_writes[4]_i_19 ;
  wire \n_0_complex_num_writes[4]_i_2 ;
  wire \n_0_complex_num_writes[4]_i_20 ;
  wire \n_0_complex_num_writes[4]_i_21 ;
  wire \n_0_complex_num_writes[4]_i_22 ;
  wire \n_0_complex_num_writes[4]_i_3 ;
  wire \n_0_complex_num_writes[4]_i_4 ;
  wire \n_0_complex_num_writes[4]_i_5 ;
  wire \n_0_complex_num_writes[4]_i_6 ;
  wire \n_0_complex_num_writes[4]_i_7 ;
  wire \n_0_complex_num_writes[4]_i_8 ;
  wire \n_0_complex_num_writes[4]_i_9 ;
  wire \n_0_complex_num_writes_dec[4]_i_2 ;
  wire \n_0_complex_num_writes_dec[4]_i_4 ;
  wire \n_0_complex_num_writes_dec[4]_i_5 ;
  wire \n_0_complex_num_writes_dec[4]_i_6 ;
  wire \n_0_complex_num_writes_reg[0] ;
  wire \n_0_complex_num_writes_reg[1] ;
  wire \n_0_complex_num_writes_reg[2] ;
  wire \n_0_complex_num_writes_reg[3] ;
  wire \n_0_complex_num_writes_reg[4] ;
  wire n_0_complex_ocal_odt_ext_i_1;
  wire n_0_complex_ocal_odt_ext_i_2;
  wire n_0_complex_ocal_odt_ext_i_3;
  wire n_0_complex_ocal_reset_rd_addr_i_2;
  wire n_0_complex_ocal_reset_rd_addr_reg;
  wire n_0_complex_oclkdelay_calib_start_int_i_1;
  wire n_0_complex_oclkdelay_calib_start_int_i_2;
  wire n_0_complex_oclkdelay_calib_start_int_i_3;
  wire n_0_complex_odt_ext_i_1;
  wire n_0_complex_row0_rd_done_i_1;
  wire \n_0_complex_row1_rd_cnt[0]_i_1 ;
  wire \n_0_complex_row1_rd_cnt[1]_i_1 ;
  wire \n_0_complex_row1_rd_cnt[2]_i_1 ;
  wire n_0_complex_row1_rd_done_i_1;
  wire n_0_complex_row1_rd_done_i_2;
  wire n_0_complex_row1_rd_done_i_3;
  wire \n_0_complex_row_cnt_ocal[7]_i_2 ;
  wire \n_0_complex_row_cnt_ocal[7]_i_4 ;
  wire \n_0_complex_row_cnt_ocal[7]_i_5 ;
  wire \n_0_complex_row_cnt_ocal[7]_i_6 ;
  wire \n_0_complex_row_cnt_ocal[7]_i_7 ;
  wire n_0_complex_sample_cnt_inc_i_2;
  wire n_0_complex_sample_cnt_inc_reg;
  wire \n_0_complex_wait_cnt[3]_i_1 ;
  wire \n_0_complex_wait_cnt[3]_i_3 ;
  wire n_0_ddr2_pre_flag_r_i_1;
  wire n_0_ddr2_refresh_flag_r_i_1;
  wire n_0_ddr2_refresh_flag_r_reg;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1 ;
  wire \n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ;
  wire \n_0_en_cnt_div2.wrlvl_odt_i_1 ;
  wire \n_0_even_cwl.phy_cas_n[0]_i_1 ;
  wire \n_0_even_cwl.phy_ras_n[0]_i_1 ;
  wire \n_0_even_cwl.phy_ras_n[0]_i_2 ;
  wire \n_0_even_cwl.phy_ras_n[0]_i_3 ;
  wire \n_0_even_cwl.phy_we_n[0]_i_1 ;
  wire n_0_first_rdlvl_pat_r_i_1;
  wire n_0_first_wrcal_pat_r_i_1;
  wire n_0_first_wrcal_pat_r_i_2;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ;
  wire n_0_init_complete_r_i_1;
  wire n_0_init_complete_r_i_2;
  wire n_0_init_complete_r_reg;
  wire n_0_init_complete_r_timing_i_1;
  wire \n_0_init_state_r[0]_i_1 ;
  wire \n_0_init_state_r[0]_i_10 ;
  wire \n_0_init_state_r[0]_i_11 ;
  wire \n_0_init_state_r[0]_i_12 ;
  wire \n_0_init_state_r[0]_i_13 ;
  wire \n_0_init_state_r[0]_i_14 ;
  wire \n_0_init_state_r[0]_i_16 ;
  wire \n_0_init_state_r[0]_i_17 ;
  wire \n_0_init_state_r[0]_i_18 ;
  wire \n_0_init_state_r[0]_i_2 ;
  wire \n_0_init_state_r[0]_i_3 ;
  wire \n_0_init_state_r[0]_i_4 ;
  wire \n_0_init_state_r[0]_i_5 ;
  wire \n_0_init_state_r[0]_i_6 ;
  wire \n_0_init_state_r[0]_i_7 ;
  wire \n_0_init_state_r[0]_i_8 ;
  wire \n_0_init_state_r[0]_i_9 ;
  wire \n_0_init_state_r[1]_i_1 ;
  wire \n_0_init_state_r[1]_i_10 ;
  wire \n_0_init_state_r[1]_i_11 ;
  wire \n_0_init_state_r[1]_i_12 ;
  wire \n_0_init_state_r[1]_i_2 ;
  wire \n_0_init_state_r[1]_i_3 ;
  wire \n_0_init_state_r[1]_i_4 ;
  wire \n_0_init_state_r[1]_i_5 ;
  wire \n_0_init_state_r[1]_i_6 ;
  wire \n_0_init_state_r[1]_i_7 ;
  wire \n_0_init_state_r[1]_i_8 ;
  wire \n_0_init_state_r[1]_i_9 ;
  wire \n_0_init_state_r[2]_i_1 ;
  wire \n_0_init_state_r[2]_i_10 ;
  wire \n_0_init_state_r[2]_i_11 ;
  wire \n_0_init_state_r[2]_i_12 ;
  wire \n_0_init_state_r[2]_i_13 ;
  wire \n_0_init_state_r[2]_i_14 ;
  wire \n_0_init_state_r[2]_i_16 ;
  wire \n_0_init_state_r[2]_i_17 ;
  wire \n_0_init_state_r[2]_i_2 ;
  wire \n_0_init_state_r[2]_i_4 ;
  wire \n_0_init_state_r[2]_i_5 ;
  wire \n_0_init_state_r[2]_i_6 ;
  wire \n_0_init_state_r[2]_i_7 ;
  wire \n_0_init_state_r[2]_i_8 ;
  wire \n_0_init_state_r[2]_i_9 ;
  wire \n_0_init_state_r[3]_i_1 ;
  wire \n_0_init_state_r[3]_i_10 ;
  wire \n_0_init_state_r[3]_i_11 ;
  wire \n_0_init_state_r[3]_i_12 ;
  wire \n_0_init_state_r[3]_i_13 ;
  wire \n_0_init_state_r[3]_i_14 ;
  wire \n_0_init_state_r[3]_i_15 ;
  wire \n_0_init_state_r[3]_i_16 ;
  wire \n_0_init_state_r[3]_i_4 ;
  wire \n_0_init_state_r[3]_i_5 ;
  wire \n_0_init_state_r[3]_i_6 ;
  wire \n_0_init_state_r[3]_i_7 ;
  wire \n_0_init_state_r[3]_i_8 ;
  wire \n_0_init_state_r[3]_i_9 ;
  wire \n_0_init_state_r[4]_i_1 ;
  wire \n_0_init_state_r[4]_i_10 ;
  wire \n_0_init_state_r[4]_i_11 ;
  wire \n_0_init_state_r[4]_i_12 ;
  wire \n_0_init_state_r[4]_i_13 ;
  wire \n_0_init_state_r[4]_i_14 ;
  wire \n_0_init_state_r[4]_i_16 ;
  wire \n_0_init_state_r[4]_i_17 ;
  wire \n_0_init_state_r[4]_i_2 ;
  wire \n_0_init_state_r[4]_i_3 ;
  wire \n_0_init_state_r[4]_i_4 ;
  wire \n_0_init_state_r[4]_i_5 ;
  wire \n_0_init_state_r[4]_i_6 ;
  wire \n_0_init_state_r[4]_i_7 ;
  wire \n_0_init_state_r[4]_i_8 ;
  wire \n_0_init_state_r[4]_i_9 ;
  wire \n_0_init_state_r[5]_i_1 ;
  wire \n_0_init_state_r[5]_i_2 ;
  wire \n_0_init_state_r[5]_i_3 ;
  wire \n_0_init_state_r[5]_i_4 ;
  wire \n_0_init_state_r[5]_i_5 ;
  wire \n_0_init_state_r[5]_i_6 ;
  wire \n_0_init_state_r[5]_i_7 ;
  wire \n_0_init_state_r[5]_i_8 ;
  wire \n_0_init_state_r[5]_i_9 ;
  wire \n_0_init_state_r[6]_i_1 ;
  wire \n_0_init_state_r[6]_i_10 ;
  wire \n_0_init_state_r[6]_i_11 ;
  wire \n_0_init_state_r[6]_i_12 ;
  wire \n_0_init_state_r[6]_i_13 ;
  wire \n_0_init_state_r[6]_i_14 ;
  wire \n_0_init_state_r[6]_i_15 ;
  wire \n_0_init_state_r[6]_i_16 ;
  wire \n_0_init_state_r[6]_i_17 ;
  wire \n_0_init_state_r[6]_i_18 ;
  wire \n_0_init_state_r[6]_i_19 ;
  wire \n_0_init_state_r[6]_i_2 ;
  wire \n_0_init_state_r[6]_i_20 ;
  wire \n_0_init_state_r[6]_i_21 ;
  wire \n_0_init_state_r[6]_i_22 ;
  wire \n_0_init_state_r[6]_i_23 ;
  wire \n_0_init_state_r[6]_i_24 ;
  wire \n_0_init_state_r[6]_i_25 ;
  wire \n_0_init_state_r[6]_i_26 ;
  wire \n_0_init_state_r[6]_i_27 ;
  wire \n_0_init_state_r[6]_i_28 ;
  wire \n_0_init_state_r[6]_i_29 ;
  wire \n_0_init_state_r[6]_i_3 ;
  wire \n_0_init_state_r[6]_i_30 ;
  wire \n_0_init_state_r[6]_i_32 ;
  wire \n_0_init_state_r[6]_i_33 ;
  wire \n_0_init_state_r[6]_i_34 ;
  wire \n_0_init_state_r[6]_i_35 ;
  wire \n_0_init_state_r[6]_i_36 ;
  wire \n_0_init_state_r[6]_i_37 ;
  wire \n_0_init_state_r[6]_i_38 ;
  wire \n_0_init_state_r[6]_i_39 ;
  wire \n_0_init_state_r[6]_i_4 ;
  wire \n_0_init_state_r[6]_i_5 ;
  wire \n_0_init_state_r[6]_i_6 ;
  wire \n_0_init_state_r[6]_i_7 ;
  wire \n_0_init_state_r[6]_i_8 ;
  wire \n_0_init_state_r[6]_i_9 ;
  wire \n_0_init_state_r_reg[0] ;
  wire \n_0_init_state_r_reg[1] ;
  wire \n_0_init_state_r_reg[2] ;
  wire \n_0_init_state_r_reg[2]_i_3 ;
  wire \n_0_init_state_r_reg[3] ;
  wire \n_0_init_state_r_reg[3]_i_2 ;
  wire \n_0_init_state_r_reg[3]_i_3 ;
  wire \n_0_init_state_r_reg[4] ;
  wire \n_0_init_state_r_reg[5] ;
  wire \n_0_init_state_r_reg[6] ;
  wire n_0_mem_init_done_r_i_1;
  wire n_0_mem_init_done_r_i_2;
  wire n_0_mpr_rdlvl_start_i_1;
  wire n_0_new_burst_r_i_1;
  wire \n_0_num_refresh[3]_i_1 ;
  wire \n_0_num_refresh[3]_i_4 ;
  wire \n_0_num_refresh[3]_i_5 ;
  wire \n_0_ocal_act_wait_cnt[3]_i_1 ;
  wire \n_0_ocal_act_wait_cnt[3]_i_3 ;
  wire \n_0_oclk_wr_cnt[0]_i_1 ;
  wire \n_0_oclk_wr_cnt[1]_i_1 ;
  wire \n_0_oclk_wr_cnt[2]_i_1 ;
  wire \n_0_oclk_wr_cnt[3]_i_1 ;
  wire \n_0_oclk_wr_cnt[3]_i_2 ;
  wire \n_0_oclk_wr_cnt[3]_i_4 ;
  wire \n_0_oclk_wr_cnt[3]_i_5 ;
  wire \n_0_oclk_wr_cnt[3]_i_6 ;
  wire \n_0_one_rank.stg1_wr_done_i_1 ;
  wire n_0_pi_calib_done_r_i_1;
  wire n_0_pi_dqs_found_start_i_1;
  wire \n_0_prech_done_dly_r_reg[15]_srl16 ;
  wire n_0_prech_pending_r_i_1;
  wire n_0_prech_pending_r_i_2;
  wire n_0_prech_pending_r_i_3;
  wire n_0_prech_pending_r_i_4;
  wire n_0_prech_pending_r_i_5;
  wire n_0_prech_pending_r_i_6;
  wire n_0_prech_pending_r_i_7;
  wire n_0_prech_pending_r_i_8;
  wire n_0_prech_pending_r_reg;
  wire n_0_pwron_ce_r_i_1;
  wire n_0_pwron_ce_r_i_2;
  wire \n_0_rdlvl_start_dly0_r_reg[13]_srl14 ;
  wire n_0_rdlvl_start_pre_i_1;
  wire n_0_rdlvl_start_pre_i_2;
  wire n_0_rdlvl_stg1_start_i_1;
  wire n_0_rdlvl_stg1_start_i_2;
  wire n_0_read_calib_i_1;
  wire n_0_read_calib_i_2;
  wire \n_0_reg_ctrl_cnt_r[3]_i_1 ;
  wire \n_0_reg_ctrl_cnt_r[3]_i_2 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ;
  wire \n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ;
  wire \n_0_stg1_wr_rd_cnt[0]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[1]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[2]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[3]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[3]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[4]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[5]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[5]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[6]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[6]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[7]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_3 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_4 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_5 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_6 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_8 ;
  wire \n_0_stg1_wr_rd_cnt_reg[0] ;
  wire \n_0_stg1_wr_rd_cnt_reg[1] ;
  wire \n_0_stg1_wr_rd_cnt_reg[2] ;
  wire \n_0_stg1_wr_rd_cnt_reg[3] ;
  wire \n_0_stg1_wr_rd_cnt_reg[4] ;
  wire \n_0_stg1_wr_rd_cnt_reg[5] ;
  wire \n_0_stg1_wr_rd_cnt_reg[6] ;
  wire \n_0_stg1_wr_rd_cnt_reg[7] ;
  wire \n_0_stg1_wr_rd_cnt_reg[8] ;
  wire \n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1 ;
  wire \n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1 ;
  wire n_0_wr_victim_inc_i_2;
  wire n_0_wrcal_rd_wait_i_2;
  wire n_0_wrcal_rd_wait_i_3;
  wire \n_0_wrcal_reads[0]_i_1 ;
  wire \n_0_wrcal_reads[1]_i_1 ;
  wire \n_0_wrcal_reads[2]_i_1 ;
  wire \n_0_wrcal_reads[3]_i_1 ;
  wire \n_0_wrcal_reads[4]_i_1 ;
  wire \n_0_wrcal_reads[5]_i_1 ;
  wire \n_0_wrcal_reads[6]_i_1 ;
  wire \n_0_wrcal_reads[6]_i_2 ;
  wire \n_0_wrcal_reads[7]_i_2 ;
  wire \n_0_wrcal_reads[7]_i_3 ;
  wire \n_0_wrcal_reads[7]_i_4 ;
  wire \n_0_wrcal_reads[7]_i_5 ;
  wire \n_0_wrcal_reads[7]_i_6 ;
  wire \n_0_wrcal_reads[7]_i_7 ;
  wire \n_0_wrcal_reads[7]_i_8 ;
  wire \n_0_wrcal_reads_reg[0] ;
  wire \n_0_wrcal_reads_reg[1] ;
  wire \n_0_wrcal_reads_reg[2] ;
  wire \n_0_wrcal_reads_reg[3] ;
  wire \n_0_wrcal_reads_reg[4] ;
  wire \n_0_wrcal_reads_reg[5] ;
  wire \n_0_wrcal_reads_reg[6] ;
  wire \n_0_wrcal_reads_reg[7] ;
  wire \n_0_wrcal_start_dly_r_reg[4]_srl5 ;
  wire \n_0_wrcal_start_dly_r_reg[4]_srl5_i_1 ;
  wire \n_0_wrcal_start_dly_r_reg[5] ;
  wire n_0_wrcal_start_i_1;
  wire \n_0_wrcal_wr_cnt[0]_i_1 ;
  wire \n_0_wrcal_wr_cnt[1]_i_1 ;
  wire \n_0_wrcal_wr_cnt[3]_i_1 ;
  wire \n_0_wrcal_wr_cnt[3]_i_2 ;
  wire \n_0_wrcal_wr_cnt[3]_i_4 ;
  wire \n_0_wrcal_wr_cnt[3]_i_5 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 ;
  wire \n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 ;
  wire \n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1 ;
  wire \n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1 ;
  wire \n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1 ;
  wire \n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1 ;
  wire n_0_wrlvl_final_if_rst_i_1;
  wire n_0_wrlvl_final_if_rst_i_2;
  wire n_0_wrlvl_final_if_rst_i_3;
  wire n_0_wrlvl_final_if_rst_i_4;
  wire \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_1_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_2_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_3_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ;
  wire \n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ;
  wire new_burst_r;
  wire num_refresh0;
  wire [3:0]num_refresh_reg__0;
  wire [3:0]ocal_act_wait_cnt_reg__0;
  wire [3:3]oclk_wr_cnt0__0;
  wire [3:0]oclk_wr_cnt_reg__0;
  wire of_wren_pre;
  wire of_wren_pre_2;
  wire of_wren_pre_3;
  wire [0:0]out;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [3:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire [3:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire [3:0]p_0_in__9;
  wire p_1_in25_in;
  wire [25:13]phy_address;
  wire [4:3]phy_bank;
  wire [0:0]phy_cas_n;
  wire [0:0]phy_cs_n;
  wire [20:0]phy_dout;
  wire phy_mc_go;
  wire [0:0]phy_ras_n;
  wire phy_read_calib;
  wire [0:0]phy_we_n;
  wire [63:12]phy_wrdata;
  wire phy_wrdata_en;
  wire phy_wrdata_en_r1;
  wire phy_wrdata_en_r10;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_rank_done;
  wire pi_phase_locked_all_r1;
  wire pi_phase_locked_all_r2;
  wire pi_phase_locked_all_r3;
  wire pi_phase_locked_all_r4;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire prech_done_pre;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_r;
  wire pwron_ce_r;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire rdlvl_start_pre;
  wire rdlvl_stg1_rank_done;
  wire [3:0]reg_ctrl_cnt_r_reg__0;
  wire reset_rd_addr_r1;
  wire sr_valid_r112_out;
  wire stg1_wr_done;
  wire [0:0]tail_r;
  wire temp_lmr_done;
  wire wr_en;
  wire wr_en_0;
  wire wr_victim_inc;
  wire wr_victim_inc0;
  wire [1:1]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait3_out;
  wire wrcal_reads02_out;
  wire [3:2]wrcal_wr_cnt0__0;
  wire [3:0]wrcal_wr_cnt_reg__0;
  wire [1:0]wrdata_pat_cnt;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire wrlvl_odt;
  wire [3:3]\NLW_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10_CO_UNCONNECTED ;

  assign O1 = init_complete_r1_timing;
  assign init_complete_r_timing = init_complete_r_timing_orig;
LUT6 #(
    .INIT(64'h00000000000000AB)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_1 
       (.I0(\n_0_calib_cmd[2]_i_1 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_2 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I4(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_3 ),
        .I5(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_4 ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_3 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(n_0_wrlvl_final_if_rst_i_3),
        .I3(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_5 ),
        .I4(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_6 ),
        .I5(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_7 ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFF08)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_4 
       (.I0(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I3(\n_0_num_refresh[3]_i_5 ),
        .I4(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_8 ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_5 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_wrcal_reads[7]_i_4 ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_5 ));
LUT6 #(
    .INIT(64'h0200000000000002)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_6 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_calib_cmd[2]_i_4 ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000200000)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_7 
       (.I0(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF40407040)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_8 
       (.I0(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_9 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[4]_i_10 ),
        .I4(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I5(\n_0_cnt_init_mr_r[1]_i_3 ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'hFFFFDFFF)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_9 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_9 ));
FDSE \DDR3_1rank.phy_int_cs_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ),
        .Q(phy_cs_n),
        .S(SS));
LUT6 #(
    .INIT(64'h0000000033320000)) 
     \back_to_back_reads_2_1.num_reads[0]_i_1 
       (.I0(\n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ),
        .I1(\n_0_back_to_back_reads_2_1.num_reads_reg[0] ),
        .I2(\n_0_back_to_back_reads_2_1.num_reads_reg[1] ),
        .I3(\n_0_back_to_back_reads_2_1.num_reads_reg[2] ),
        .I4(O10),
        .I5(I42),
        .O(\n_0_back_to_back_reads_2_1.num_reads[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000C3C20000)) 
     \back_to_back_reads_2_1.num_reads[1]_i_1 
       (.I0(\n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ),
        .I1(\n_0_back_to_back_reads_2_1.num_reads_reg[0] ),
        .I2(\n_0_back_to_back_reads_2_1.num_reads_reg[1] ),
        .I3(\n_0_back_to_back_reads_2_1.num_reads_reg[2] ),
        .I4(O10),
        .I5(I42),
        .O(\n_0_back_to_back_reads_2_1.num_reads[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FC020000)) 
     \back_to_back_reads_2_1.num_reads[2]_i_1 
       (.I0(\n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ),
        .I1(\n_0_back_to_back_reads_2_1.num_reads_reg[0] ),
        .I2(\n_0_back_to_back_reads_2_1.num_reads_reg[1] ),
        .I3(\n_0_back_to_back_reads_2_1.num_reads_reg[2] ),
        .I4(O10),
        .I5(I42),
        .O(\n_0_back_to_back_reads_2_1.num_reads[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \back_to_back_reads_2_1.num_reads[2]_i_2 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(n_0_init_complete_r_i_2),
        .O(\n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ));
FDRE \back_to_back_reads_2_1.num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_back_to_back_reads_2_1.num_reads[0]_i_1 ),
        .Q(\n_0_back_to_back_reads_2_1.num_reads_reg[0] ),
        .R(1'b0));
FDRE \back_to_back_reads_2_1.num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_back_to_back_reads_2_1.num_reads[1]_i_1 ),
        .Q(\n_0_back_to_back_reads_2_1.num_reads_reg[1] ),
        .R(1'b0));
FDRE \back_to_back_reads_2_1.num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_back_to_back_reads_2_1.num_reads[2]_i_1 ),
        .Q(\n_0_back_to_back_reads_2_1.num_reads_reg[2] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000EEEF)) 
     burst_addr_r_i_1
       (.I0(n_0_burst_addr_r_i_2),
        .I1(n_0_burst_addr_r_i_3),
        .I2(n_0_burst_addr_r_reg),
        .I3(\n_0_calib_cmd[2]_i_1 ),
        .I4(I10),
        .I5(I77),
        .O(burst_addr_r6_out));
LUT6 #(
    .INIT(64'h0002000000220000)) 
     burst_addr_r_i_2
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(n_0_complex_ocal_odt_ext_i_2),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(n_0_burst_addr_r_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDFDD)) 
     burst_addr_r_i_3
       (.I0(n_0_burst_addr_r_i_4),
        .I1(n_0_burst_addr_r_i_5),
        .I2(n_0_rdlvl_start_pre_i_2),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(n_0_burst_addr_r_i_6),
        .O(n_0_burst_addr_r_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     burst_addr_r_i_4
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(n_0_burst_addr_r_i_4));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     burst_addr_r_i_5
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(n_0_burst_addr_r_i_5));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     burst_addr_r_i_6
       (.I0(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[6] ),
        .O(n_0_burst_addr_r_i_6));
FDRE burst_addr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(burst_addr_r6_out),
        .Q(n_0_burst_addr_r_reg),
        .R(1'b0));
FDRE \calib_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r),
        .Q(calib_cke),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \calib_cmd[0]_i_1 
       (.I0(\n_0_calib_cmd[2]_i_1 ),
        .O(\n_0_calib_cmd[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \calib_cmd[1]_i_1 
       (.I0(new_burst_r),
        .I1(\n_0_calib_cmd[2]_i_3 ),
        .O(\n_0_calib_cmd[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h0400FFFF)) 
     \calib_cmd[2]_i_1 
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(\n_0_calib_cmd[2]_i_3 ),
        .I4(new_burst_r),
        .O(\n_0_calib_cmd[2]_i_1 ));
LUT6 #(
    .INIT(64'h100010000000FFFF)) 
     \calib_cmd[2]_i_2 
       (.I0(\n_0_calib_cmd[2]_i_4 ),
        .I1(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_2 ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_calib_cmd[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \calib_cmd[2]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .I1(\n_0_calib_cmd[2]_i_5 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ),
        .I5(\n_0_calib_cmd[2]_i_6 ),
        .O(\n_0_calib_cmd[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \calib_cmd[2]_i_4 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .O(\n_0_calib_cmd[2]_i_4 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \calib_cmd[2]_i_5 
       (.I0(n_0_complex_ocal_odt_ext_i_2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_calib_cmd[2]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \calib_cmd[2]_i_6 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_calib_cmd[2]_i_6 ));
FDRE \calib_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[0]_i_1 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
FDRE \calib_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[1]_i_1 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
FDRE \calib_cmd_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[2]_i_1 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h8)) 
     calib_ctl_wren_i_1
       (.I0(cnt_pwron_cke_done_r),
        .I1(phy_mc_go),
        .O(calib_ctl_wren0));
FDRE calib_ctl_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_ctl_wren0),
        .Q(O5),
        .R(I8));
LUT3 #(
    .INIT(8'hDF)) 
     \calib_data_offset_0[5]_i_1 
       (.I0(new_burst_r),
        .I1(\n_0_calib_cmd[2]_i_3 ),
        .I2(pi_calib_done),
        .O(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28),
        .Q(calib_data_offset_0[0]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27),
        .Q(calib_data_offset_0[1]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26),
        .Q(calib_data_offset_0[2]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25),
        .Q(calib_data_offset_0[3]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I24),
        .Q(calib_data_offset_0[4]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I23),
        .Q(calib_data_offset_0[5]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FB00FF00)) 
     \calib_odt[0]_i_1 
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(\gen_rnk[0].mr2_r_reg[0]_0 ),
        .I4(\n_0_calib_odt[0]_i_2 ),
        .I5(I42),
        .O(\n_0_calib_odt[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \calib_odt[0]_i_2 
       (.I0(\n_0_oclk_wr_cnt[3]_i_4 ),
        .I1(\n_0_calib_odt[0]_i_3 ),
        .I2(\n_0_complex_address[9]_i_5 ),
        .I3(complex_odt_ext),
        .I4(complex_ocal_odt_ext),
        .I5(stg1_wr_done),
        .O(\n_0_calib_odt[0]_i_2 ));
LUT6 #(
    .INIT(64'h0EEEFFFFEEEEFFFF)) 
     \calib_odt[0]_i_3 
       (.I0(n_0_rdlvl_start_pre_i_2),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ),
        .I2(wrlvl_odt),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_calib_odt[0]_i_4 ),
        .O(\n_0_calib_odt[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \calib_odt[0]_i_4 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .O(\n_0_calib_odt[0]_i_4 ));
FDRE \calib_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_odt[0]_i_1 ),
        .Q(calib_odt),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \calib_seq[0]_i_1 
       (.I0(phy_mc_go),
        .I1(cnt_pwron_cke_done_r),
        .I2(PHYCTLWD[9]),
        .O(\n_0_calib_seq[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \calib_seq[1]_i_1 
       (.I0(PHYCTLWD[9]),
        .I1(cnt_pwron_cke_done_r),
        .I2(phy_mc_go),
        .I3(PHYCTLWD[10]),
        .O(\n_0_calib_seq[1]_i_1 ));
FDRE \calib_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_seq[0]_i_1 ),
        .Q(PHYCTLWD[9]),
        .R(I7));
FDRE \calib_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_seq[1]_i_1 ),
        .Q(PHYCTLWD[10]),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT1 #(
    .INIT(2'h1)) 
     calib_wrdata_en_i_1
       (.I0(n_0_calib_wrdata_en_i_2),
        .O(phy_wrdata_en));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h000400FF)) 
     calib_wrdata_en_i_2
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(phy_wrdata_en_r1),
        .I4(new_burst_r),
        .O(n_0_calib_wrdata_en_i_2));
FDRE calib_wrdata_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(O6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     cnt_cmd_done_m7_r_i_1
       (.I0(\n_0_cnt_cmd_r_reg[4] ),
        .I1(\n_0_cnt_cmd_r_reg[6] ),
        .I2(\n_0_cnt_cmd_r_reg[3] ),
        .I3(\n_0_cnt_cmd_r_reg[5] ),
        .I4(\n_0_cnt_cmd_r_reg[2] ),
        .I5(n_0_cnt_cmd_done_m7_r_i_2),
        .O(n_0_cnt_cmd_done_m7_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h1)) 
     cnt_cmd_done_m7_r_i_2
       (.I0(\n_0_cnt_cmd_r_reg[1] ),
        .I1(\n_0_cnt_cmd_r_reg[0] ),
        .O(n_0_cnt_cmd_done_m7_r_i_2));
FDRE cnt_cmd_done_m7_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_cmd_done_m7_r_i_1),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     cnt_cmd_done_r_i_1
       (.I0(\n_0_cnt_cmd_r_reg[6] ),
        .I1(n_0_cnt_cmd_done_r_i_2),
        .O(n_0_cnt_cmd_done_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     cnt_cmd_done_r_i_2
       (.I0(\n_0_cnt_cmd_r_reg[5] ),
        .I1(\n_0_cnt_cmd_r_reg[2] ),
        .I2(\n_0_cnt_cmd_r_reg[1] ),
        .I3(\n_0_cnt_cmd_r_reg[0] ),
        .I4(\n_0_cnt_cmd_r_reg[3] ),
        .I5(\n_0_cnt_cmd_r_reg[4] ),
        .O(n_0_cnt_cmd_done_r_i_2));
FDRE cnt_cmd_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_cmd_done_r_i_1),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_cmd_r[0]_i_1 
       (.I0(\n_0_cnt_cmd_r_reg[0] ),
        .O(\n_0_cnt_cmd_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h0014)) 
     \cnt_cmd_r[1]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_cnt_cmd_r_reg[0] ),
        .I2(\n_0_cnt_cmd_r_reg[1] ),
        .I3(\n_0_cnt_cmd_r[3]_i_2 ),
        .O(\n_0_cnt_cmd_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h00001444)) 
     \cnt_cmd_r[2]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_cnt_cmd_r_reg[2] ),
        .I2(\n_0_cnt_cmd_r_reg[0] ),
        .I3(\n_0_cnt_cmd_r_reg[1] ),
        .I4(\n_0_cnt_cmd_r[3]_i_2 ),
        .O(\n_0_cnt_cmd_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000006AAA)) 
     \cnt_cmd_r[3]_i_1 
       (.I0(\n_0_cnt_cmd_r_reg[3] ),
        .I1(\n_0_cnt_cmd_r_reg[2] ),
        .I2(\n_0_cnt_cmd_r_reg[1] ),
        .I3(\n_0_cnt_cmd_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_cnt_cmd_r[3]_i_2 ),
        .O(\n_0_cnt_cmd_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hFDF7FC97BC83ECD7)) 
     \cnt_cmd_r[3]_i_2 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_cnt_cmd_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_cmd_r[4]_i_1 
       (.I0(\n_0_cnt_cmd_r_reg[4] ),
        .I1(\n_0_cnt_cmd_r_reg[3] ),
        .I2(\n_0_cnt_cmd_r_reg[0] ),
        .I3(\n_0_cnt_cmd_r_reg[1] ),
        .I4(\n_0_cnt_cmd_r_reg[2] ),
        .O(\n_0_cnt_cmd_r[4]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_cmd_r[5]_i_1 
       (.I0(\n_0_cnt_cmd_r_reg[5] ),
        .I1(\n_0_cnt_cmd_r_reg[2] ),
        .I2(\n_0_cnt_cmd_r_reg[1] ),
        .I3(\n_0_cnt_cmd_r_reg[0] ),
        .I4(\n_0_cnt_cmd_r_reg[3] ),
        .I5(\n_0_cnt_cmd_r_reg[4] ),
        .O(\n_0_cnt_cmd_r[5]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \cnt_cmd_r[6]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_cnt_cmd_r[3]_i_2 ),
        .O(\n_0_cnt_cmd_r[6]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \cnt_cmd_r[6]_i_2 
       (.I0(\n_0_cnt_cmd_r_reg[6] ),
        .I1(n_0_cnt_cmd_done_r_i_2),
        .O(\n_0_cnt_cmd_r[6]_i_2 ));
FDRE \cnt_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[0]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[0] ),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[1]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[1] ),
        .R(1'b0));
FDRE \cnt_cmd_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[2]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[2] ),
        .R(1'b0));
FDRE \cnt_cmd_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[3]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[3] ),
        .R(1'b0));
FDRE \cnt_cmd_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[4]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[4] ),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[5]_i_1 ),
        .Q(\n_0_cnt_cmd_r_reg[5] ),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[6]_i_2 ),
        .Q(\n_0_cnt_cmd_r_reg[6] ),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg__0[6]),
        .I2(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .I3(cnt_dllk_zqinit_r_reg__0[7]),
        .O(n_0_cnt_dllk_zqinit_done_r_i_1));
FDRE cnt_dllk_zqinit_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_dllk_zqinit_done_r_i_1),
        .Q(cnt_dllk_zqinit_done_r),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[2]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[3]),
        .I1(cnt_dllk_zqinit_r_reg__0[0]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[2]),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[4]),
        .I1(cnt_dllk_zqinit_r_reg__0[2]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[0]),
        .I4(cnt_dllk_zqinit_r_reg__0[3]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(p_0_in__3[5]));
LUT2 #(
    .INIT(4'h6)) 
     \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[6]),
        .I1(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .O(p_0_in__3[6]));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_wrcal_reads[7]_i_5 ),
        .O(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg__0[7]),
        .I1(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .I2(cnt_dllk_zqinit_r_reg__0[6]),
        .O(p_0_in__3[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(\n_0_cnt_dllk_zqinit_r[7]_i_3 ));
FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_dllk_zqinit_r_reg__0[0]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_dllk_zqinit_r_reg__0[1]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_dllk_zqinit_r_reg__0[2]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_dllk_zqinit_r_reg__0[3]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(cnt_dllk_zqinit_r_reg__0[4]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(cnt_dllk_zqinit_r_reg__0[5]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(cnt_dllk_zqinit_r_reg__0[6]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[7]),
        .Q(cnt_dllk_zqinit_r_reg__0[7]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BA8A8A8A)) 
     cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I3(\n_0_cnt_init_af_r_reg[1] ),
        .I4(\n_0_cnt_init_af_r_reg[0] ),
        .I5(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(n_0_cnt_init_af_done_r_i_1));
FDRE cnt_init_af_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_af_done_r_i_1),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h00A6)) 
     \cnt_init_af_r[0]_i_1 
       (.I0(\n_0_cnt_init_af_r_reg[0] ),
        .I1(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I2(mem_init_done_r),
        .I3(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(\n_0_cnt_init_af_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'h00009AAA)) 
     \cnt_init_af_r[1]_i_1 
       (.I0(\n_0_cnt_init_af_r_reg[1] ),
        .I1(mem_init_done_r),
        .I2(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I3(\n_0_cnt_init_af_r_reg[0] ),
        .I4(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(\n_0_cnt_init_af_r[1]_i_1 ));
FDRE \cnt_init_af_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_af_r[0]_i_1 ),
        .Q(\n_0_cnt_init_af_r_reg[0] ),
        .R(1'b0));
FDRE \cnt_init_af_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_af_r[1]_i_1 ),
        .Q(\n_0_cnt_init_af_r_reg[1] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
     cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(cnt_init_mr_r[0]),
        .I2(cnt_init_mr_r[1]),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I5(cnt_init_mr_r1),
        .O(n_0_cnt_init_mr_done_r_i_1));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     cnt_init_mr_done_r_i_2
       (.I0(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I1(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(mem_init_done_r),
        .O(cnt_init_mr_r1));
FDRE cnt_init_mr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_mr_done_r_i_1),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hA4A400A4)) 
     \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I3(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I4(mem_init_done_r),
        .O(\n_0_cnt_init_mr_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hAA60AA600000AA60)) 
     \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(cnt_init_mr_r[0]),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I4(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I5(mem_init_done_r),
        .O(\n_0_cnt_init_mr_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cnt_init_mr_r[1]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_cnt_init_mr_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \cnt_init_mr_r[1]_i_3 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_cnt_init_mr_r[1]_i_3 ));
FDRE \cnt_init_mr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_mr_r[0]_i_1 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
FDRE \cnt_init_mr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_mr_r[1]_i_1 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFE)) 
     cnt_init_pre_wait_done_r_i_1
       (.I0(cnt_init_pre_wait_done_r),
        .I1(cnt_init_pre_wait_r_reg__0[6]),
        .I2(cnt_init_pre_wait_r_reg__0[7]),
        .I3(n_0_cnt_init_pre_wait_done_r_i_2),
        .O(n_0_cnt_init_pre_wait_done_r_i_1));
LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
     cnt_init_pre_wait_done_r_i_2
       (.I0(cnt_init_pre_wait_r_reg__0[5]),
        .I1(cnt_init_pre_wait_r_reg__0[3]),
        .I2(cnt_init_pre_wait_r_reg__0[0]),
        .I3(cnt_init_pre_wait_r_reg__0[1]),
        .I4(cnt_init_pre_wait_r_reg__0[2]),
        .I5(cnt_init_pre_wait_r_reg__0[4]),
        .O(n_0_cnt_init_pre_wait_done_r_i_2));
FDRE cnt_init_pre_wait_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_pre_wait_done_r_i_1),
        .Q(cnt_init_pre_wait_done_r),
        .R(clear));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \cnt_init_pre_wait_r[0]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_init_pre_wait_r[1]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[0]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_init_pre_wait_r[2]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .I2(cnt_init_pre_wait_r_reg__0[0]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_init_pre_wait_r[3]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[3]),
        .I1(cnt_init_pre_wait_r_reg__0[0]),
        .I2(cnt_init_pre_wait_r_reg__0[1]),
        .I3(cnt_init_pre_wait_r_reg__0[2]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_init_pre_wait_r[4]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[4]),
        .I1(cnt_init_pre_wait_r_reg__0[2]),
        .I2(cnt_init_pre_wait_r_reg__0[1]),
        .I3(cnt_init_pre_wait_r_reg__0[0]),
        .I4(cnt_init_pre_wait_r_reg__0[3]),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_init_pre_wait_r[5]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[5]),
        .I1(cnt_init_pre_wait_r_reg__0[4]),
        .I2(cnt_init_pre_wait_r_reg__0[3]),
        .I3(cnt_init_pre_wait_r_reg__0[0]),
        .I4(cnt_init_pre_wait_r_reg__0[1]),
        .I5(cnt_init_pre_wait_r_reg__0[2]),
        .O(p_0_in__1[5]));
LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_init_pre_wait_r[6]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[6]),
        .I1(\n_0_cnt_init_pre_wait_r[7]_i_3 ),
        .I2(cnt_init_pre_wait_r_reg__0[3]),
        .I3(cnt_init_pre_wait_r_reg__0[4]),
        .I4(cnt_init_pre_wait_r_reg__0[5]),
        .O(p_0_in__1[6]));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_init_pre_wait_r[7]_i_1 
       (.I0(cnt_pwron_cke_done_r),
        .O(clear));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_init_pre_wait_r[7]_i_2 
       (.I0(cnt_init_pre_wait_r_reg__0[7]),
        .I1(cnt_init_pre_wait_r_reg__0[5]),
        .I2(cnt_init_pre_wait_r_reg__0[4]),
        .I3(cnt_init_pre_wait_r_reg__0[3]),
        .I4(\n_0_cnt_init_pre_wait_r[7]_i_3 ),
        .I5(cnt_init_pre_wait_r_reg__0[6]),
        .O(p_0_in__1[7]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \cnt_init_pre_wait_r[7]_i_3 
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .I2(cnt_init_pre_wait_r_reg__0[0]),
        .O(\n_0_cnt_init_pre_wait_r[7]_i_3 ));
FDRE \cnt_init_pre_wait_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(cnt_init_pre_wait_r_reg__0[0]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(cnt_init_pre_wait_r_reg__0[1]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(cnt_init_pre_wait_r_reg__0[2]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(cnt_init_pre_wait_r_reg__0[3]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(cnt_init_pre_wait_r_reg__0[4]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(cnt_init_pre_wait_r_reg__0[5]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(cnt_init_pre_wait_r_reg__0[6]),
        .R(clear));
FDRE \cnt_init_pre_wait_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(cnt_init_pre_wait_r_reg__0[7]),
        .R(clear));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[2]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[3]),
        .I1(cnt_pwron_ce_r_reg__0[0]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[4]),
        .I1(cnt_pwron_ce_r_reg__0[2]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[0]),
        .I4(cnt_pwron_ce_r_reg__0[3]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[6]),
        .I1(n_0_pwron_ce_r_i_2),
        .O(p_0_in__0[6]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[7]),
        .I1(n_0_pwron_ce_r_i_2),
        .I2(cnt_pwron_ce_r_reg__0[6]),
        .O(p_0_in__0[7]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[8]),
        .I1(cnt_pwron_ce_r_reg__0[6]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[7]),
        .O(p_0_in__0[8]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(p_0_in__0[9]));
FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg__0[0]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg__0[1]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg__0[2]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg__0[3]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg__0[4]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg__0[5]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg__0[6]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg__0[7]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg__0[8]),
        .R(I98));
FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg__0[9]),
        .R(I98));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h0000F800)) 
     cnt_pwron_cke_done_r_i_1
       (.I0(n_0_cnt_pwron_cke_done_r_i_2),
        .I1(n_0_cnt_pwron_cke_done_r_i_3),
        .I2(cnt_pwron_cke_done_r),
        .I3(phy_mc_go),
        .I4(I77),
        .O(n_0_cnt_pwron_cke_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h04)) 
     cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[7]),
        .O(n_0_cnt_pwron_cke_done_r_i_2));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg__0[1]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[3]),
        .I3(cnt_pwron_r_reg__0[5]),
        .I4(cnt_pwron_r_reg__0[4]),
        .I5(cnt_pwron_r_reg__0[8]),
        .O(n_0_cnt_pwron_cke_done_r_i_3));
FDRE cnt_pwron_cke_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_pwron_cke_done_r_i_1),
        .Q(cnt_pwron_cke_done_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__0__0[0]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .I1(cnt_pwron_r_reg__0[1]),
        .O(p_0_in__0__0[1]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg__0[2]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__0__0[2]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg__0[3]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[1]),
        .I3(cnt_pwron_r_reg__0[2]),
        .O(p_0_in__0__0[3]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[1]),
        .I3(cnt_pwron_r_reg__0[0]),
        .I4(cnt_pwron_r_reg__0[3]),
        .O(p_0_in__0__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[3]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(p_0_in__0__0[5]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(\n_0_cnt_pwron_r[8]_i_2 ),
        .O(p_0_in__0__0[6]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg__0[7]),
        .I1(\n_0_cnt_pwron_r[8]_i_2 ),
        .I2(cnt_pwron_r_reg__0[6]),
        .O(p_0_in__0__0[7]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg__0[8]),
        .I1(cnt_pwron_r_reg__0[7]),
        .I2(cnt_pwron_r_reg__0[6]),
        .I3(\n_0_cnt_pwron_r[8]_i_2 ),
        .O(p_0_in__0__0[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[3]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(\n_0_cnt_pwron_r[8]_i_2 ));
FDRE \cnt_pwron_r_reg[0] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[0]),
        .Q(cnt_pwron_r_reg__0[0]),
        .R(I98));
FDRE \cnt_pwron_r_reg[1] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[1]),
        .Q(cnt_pwron_r_reg__0[1]),
        .R(I98));
FDRE \cnt_pwron_r_reg[2] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[2]),
        .Q(cnt_pwron_r_reg__0[2]),
        .R(I98));
FDRE \cnt_pwron_r_reg[3] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[3]),
        .Q(cnt_pwron_r_reg__0[3]),
        .R(I98));
FDRE \cnt_pwron_r_reg[4] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[4]),
        .Q(cnt_pwron_r_reg__0[4]),
        .R(I98));
FDRE \cnt_pwron_r_reg[5] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[5]),
        .Q(cnt_pwron_r_reg__0[5]),
        .R(I98));
FDRE \cnt_pwron_r_reg[6] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[6]),
        .Q(cnt_pwron_r_reg__0[6]),
        .R(I98));
FDRE \cnt_pwron_r_reg[7] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[7]),
        .Q(cnt_pwron_r_reg__0[7]),
        .R(I98));
FDRE \cnt_pwron_r_reg[8] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[8]),
        .Q(cnt_pwron_r_reg__0[8]),
        .R(I98));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \cnt_shift_r[3]_i_2 
       (.I0(O8),
        .I1(I16),
        .O(O12));
LUT6 #(
    .INIT(64'hFFAEAEAEFFAEFF0C)) 
     \complex_address[9]_i_1 
       (.I0(\n_0_complex_address[9]_i_2 ),
        .I1(\n_0_complex_address[9]_i_3 ),
        .I2(\n_0_complex_address[9]_i_4 ),
        .I3(\n_0_complex_address[9]_i_5 ),
        .I4(init_state_r1[6]),
        .I5(init_state_r1[2]),
        .O(complex_address0));
LUT6 #(
    .INIT(64'h0000200000000000)) 
     \complex_address[9]_i_2 
       (.I0(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_complex_address[9]_i_2 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \complex_address[9]_i_3 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[3]),
        .I4(init_state_r1[4]),
        .I5(init_state_r1[0]),
        .O(\n_0_complex_address[9]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'hFFDFFFFF)) 
     \complex_address[9]_i_4 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_complex_address[9]_i_4 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \complex_address[9]_i_5 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_complex_address[9]_i_5 ));
FDRE \complex_address_reg[0] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[13]),
        .Q(\n_0_complex_address_reg[0] ),
        .R(I7));
FDRE \complex_address_reg[1] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[14]),
        .Q(\n_0_complex_address_reg[1] ),
        .R(I7));
FDRE \complex_address_reg[2] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[15]),
        .Q(\n_0_complex_address_reg[2] ),
        .R(I7));
FDRE \complex_address_reg[3] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[16]),
        .Q(\n_0_complex_address_reg[3] ),
        .R(I7));
FDRE \complex_address_reg[4] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[17]),
        .Q(\n_0_complex_address_reg[4] ),
        .R(I7));
FDRE \complex_address_reg[5] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[18]),
        .Q(\n_0_complex_address_reg[5] ),
        .R(I7));
FDRE \complex_address_reg[6] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[19]),
        .Q(\n_0_complex_address_reg[6] ),
        .R(I7));
FDRE \complex_address_reg[7] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[20]),
        .Q(\n_0_complex_address_reg[7] ),
        .R(I7));
FDRE \complex_address_reg[8] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[21]),
        .Q(\n_0_complex_address_reg[8] ),
        .R(I7));
FDRE \complex_address_reg[9] 
       (.C(CLK),
        .CE(complex_address0),
        .D(phy_address[22]),
        .Q(\n_0_complex_address_reg[9] ),
        .R(I7));
LUT5 #(
    .INIT(32'h000000E0)) 
     complex_byte_rd_done_i_1
       (.I0(complex_byte_rd_done),
        .I1(n_0_complex_byte_rd_done_i_2),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I3(I84),
        .I4(O3),
        .O(n_0_complex_byte_rd_done_i_1));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_cnt[0]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(I2),
        .O(n_0_complex_byte_rd_done_i_2));
FDRE complex_byte_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_byte_rd_done_i_1),
        .Q(complex_byte_rd_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFF45FF45FFFFFF0F)) 
     \complex_num_reads[0]_i_1 
       (.I0(\n_0_complex_num_writes[0]_i_2 ),
        .I1(\n_0_complex_num_writes[0]_i_3 ),
        .I2(\n_0_complex_num_reads_reg[0] ),
        .I3(I85),
        .I4(\n_0_complex_num_reads[1]_i_2 ),
        .I5(\n_0_complex_num_writes[4]_i_5 ),
        .O(\n_0_complex_num_reads[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000303F2020)) 
     \complex_num_reads[1]_i_1 
       (.I0(\n_0_complex_num_writes[0]_i_3 ),
        .I1(\n_0_complex_num_writes[0]_i_2 ),
        .I2(\n_0_complex_num_writes[4]_i_5 ),
        .I3(\n_0_complex_num_reads[1]_i_2 ),
        .I4(\n_0_complex_num_reads[1]_i_3 ),
        .I5(I85),
        .O(\n_0_complex_num_reads[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     \complex_num_reads[1]_i_2 
       (.I0(\n_0_complex_num_reads_reg[3] ),
        .I1(\n_0_complex_num_reads_reg[2] ),
        .I2(\n_0_complex_num_reads_reg[1] ),
        .O(\n_0_complex_num_reads[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \complex_num_reads[1]_i_3 
       (.I0(\n_0_complex_num_reads_reg[0] ),
        .I1(\n_0_complex_num_reads_reg[1] ),
        .O(\n_0_complex_num_reads[1]_i_3 ));
LUT3 #(
    .INIT(8'h45)) 
     \complex_num_reads[2]_i_1 
       (.I0(I85),
        .I1(\n_0_complex_num_reads[2]_i_3 ),
        .I2(\n_0_complex_num_writes[4]_i_8 ),
        .O(\n_0_complex_num_reads[2]_i_1 ));
LUT6 #(
    .INIT(64'h000A1B1B1B000000)) 
     \complex_num_reads[2]_i_3 
       (.I0(\n_0_complex_num_writes[4]_i_5 ),
        .I1(\n_0_complex_num_reads_reg[3] ),
        .I2(\n_0_complex_num_writes[4]_i_15 ),
        .I3(\n_0_complex_num_reads_reg[0] ),
        .I4(\n_0_complex_num_reads_reg[1] ),
        .I5(\n_0_complex_num_reads_reg[2] ),
        .O(\n_0_complex_num_reads[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFA3FFAFFFA3FFA3)) 
     \complex_num_reads[3]_i_1 
       (.I0(\n_0_complex_num_reads[3]_i_3 ),
        .I1(\n_0_complex_num_writes[4]_i_5 ),
        .I2(O27),
        .I3(I77),
        .I4(\n_0_complex_num_reads[3]_i_5 ),
        .I5(\n_0_complex_num_reads[3]_i_6 ),
        .O(\n_0_complex_num_reads[3]_i_1 ));
LUT6 #(
    .INIT(64'h3FFFFFFFAAAAAAAA)) 
     \complex_num_reads[3]_i_10 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I5(\n_0_complex_num_reads[3]_i_11 ),
        .O(\n_0_complex_num_reads[3]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \complex_num_reads[3]_i_11 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .O(\n_0_complex_num_reads[3]_i_11 ));
LUT6 #(
    .INIT(64'hAAAAAAAA00002A80)) 
     \complex_num_reads[3]_i_2 
       (.I0(\n_0_complex_num_reads[3]_i_7 ),
        .I1(\n_0_complex_num_reads[3]_i_8 ),
        .I2(\n_0_complex_num_reads_reg[2] ),
        .I3(\n_0_complex_num_reads_reg[3] ),
        .I4(\n_0_complex_num_writes[0]_i_3 ),
        .I5(\n_0_complex_num_reads[3]_i_9 ),
        .O(\n_0_complex_num_reads[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000080000004000)) 
     \complex_num_reads[3]_i_3 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_complex_num_reads[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
     \complex_num_reads[3]_i_4 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[2]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[0]),
        .I4(complex_row0_rd_done),
        .I5(\n_0_complex_address[9]_i_2 ),
        .O(O27));
LUT6 #(
    .INIT(64'h4444444440404000)) 
     \complex_num_reads[3]_i_5 
       (.I0(\n_0_complex_num_writes[4]_i_15 ),
        .I1(\n_0_complex_num_writes[4]_i_17 ),
        .I2(\n_0_complex_num_reads_reg[2] ),
        .I3(\n_0_complex_num_reads_reg[1] ),
        .I4(\n_0_complex_num_reads_reg[0] ),
        .I5(\n_0_complex_num_reads_reg[3] ),
        .O(\n_0_complex_num_reads[3]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF037FFFFF)) 
     \complex_num_reads[3]_i_6 
       (.I0(\n_0_complex_num_reads[3]_i_10 ),
        .I1(\n_0_complex_num_reads_reg[2] ),
        .I2(\n_0_complex_num_reads_reg[1] ),
        .I3(\n_0_complex_num_writes[4]_i_12 ),
        .I4(\n_0_complex_num_reads_reg[3] ),
        .I5(\n_0_complex_num_writes[4]_i_17 ),
        .O(\n_0_complex_num_reads[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \complex_num_reads[3]_i_7 
       (.I0(\n_0_complex_num_writes[4]_i_5 ),
        .I1(O27),
        .I2(I77),
        .O(\n_0_complex_num_reads[3]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \complex_num_reads[3]_i_8 
       (.I0(\n_0_complex_num_reads_reg[0] ),
        .I1(\n_0_complex_num_reads_reg[1] ),
        .O(\n_0_complex_num_reads[3]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \complex_num_reads[3]_i_9 
       (.I0(\n_0_complex_num_reads[3]_i_11 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_complex_num_reads[3]_i_9 ));
LUT3 #(
    .INIT(8'h74)) 
     \complex_num_reads_dec[0]_i_1 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(\n_0_complex_num_reads_dec[3]_i_3 ),
        .I2(\n_0_complex_num_reads_reg[0] ),
        .O(p_0_in__6[0]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h9F90)) 
     \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(\n_0_complex_num_reads_dec[3]_i_3 ),
        .I3(\n_0_complex_num_reads_reg[1] ),
        .O(p_0_in__6[1]));
LUT5 #(
    .INIT(32'hA9FFA900)) 
     \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec_reg__0[2]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(\n_0_complex_num_reads_dec[3]_i_3 ),
        .I4(\n_0_complex_num_reads_reg[2] ),
        .O(p_0_in__6[2]));
LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
     \complex_num_reads_dec[3]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(complex_num_reads_dec_reg__0[3]),
        .I4(complex_num_reads_dec_reg__0[2]),
        .I5(\n_0_complex_num_reads_dec[3]_i_3 ),
        .O(\n_0_complex_num_reads_dec[3]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \complex_num_reads_dec[3]_i_2 
       (.I0(complex_num_reads_dec_reg__0[3]),
        .I1(complex_num_reads_dec_reg__0[2]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(complex_num_reads_dec_reg__0[1]),
        .I4(\n_0_complex_num_reads_dec[3]_i_3 ),
        .I5(\n_0_complex_num_reads_reg[3] ),
        .O(p_0_in__6[3]));
LUT6 #(
    .INIT(64'h5555555555554555)) 
     \complex_num_reads_dec[3]_i_3 
       (.I0(\n_0_complex_num_reads[3]_i_3 ),
        .I1(complex_row0_rd_done),
        .I2(\n_0_complex_num_writes_dec[4]_i_6 ),
        .I3(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I4(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I5(n_0_complex_oclkdelay_calib_start_int_i_2),
        .O(\n_0_complex_num_reads_dec[3]_i_3 ));
FDSE \complex_num_reads_dec_reg[0] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads_dec[3]_i_1 ),
        .D(p_0_in__6[0]),
        .Q(complex_num_reads_dec_reg__0[0]),
        .S(SS));
FDRE \complex_num_reads_dec_reg[1] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads_dec[3]_i_1 ),
        .D(p_0_in__6[1]),
        .Q(complex_num_reads_dec_reg__0[1]),
        .R(I98));
FDRE \complex_num_reads_dec_reg[2] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads_dec[3]_i_1 ),
        .D(p_0_in__6[2]),
        .Q(complex_num_reads_dec_reg__0[2]),
        .R(I98));
FDRE \complex_num_reads_dec_reg[3] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads_dec[3]_i_1 ),
        .D(p_0_in__6[3]),
        .Q(complex_num_reads_dec_reg__0[3]),
        .R(I98));
FDRE \complex_num_reads_reg[0] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads[3]_i_1 ),
        .D(\n_0_complex_num_reads[0]_i_1 ),
        .Q(\n_0_complex_num_reads_reg[0] ),
        .R(1'b0));
FDRE \complex_num_reads_reg[1] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads[3]_i_1 ),
        .D(\n_0_complex_num_reads[1]_i_1 ),
        .Q(\n_0_complex_num_reads_reg[1] ),
        .R(1'b0));
FDRE \complex_num_reads_reg[2] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads[3]_i_1 ),
        .D(\n_0_complex_num_reads[2]_i_1 ),
        .Q(\n_0_complex_num_reads_reg[2] ),
        .R(1'b0));
FDRE \complex_num_reads_reg[3] 
       (.C(CLK),
        .CE(\n_0_complex_num_reads[3]_i_1 ),
        .D(\n_0_complex_num_reads[3]_i_2 ),
        .Q(\n_0_complex_num_reads_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF4044FFFF)) 
     \complex_num_writes[0]_i_1 
       (.I0(\n_0_complex_num_writes[0]_i_2 ),
        .I1(\n_0_complex_num_writes[3]_i_2 ),
        .I2(\n_0_complex_num_writes[0]_i_3 ),
        .I3(\n_0_complex_num_writes_reg[0] ),
        .I4(\n_0_complex_num_writes[2]_i_2 ),
        .I5(\n_0_complex_num_writes[0]_i_4 ),
        .O(\n_0_complex_num_writes[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \complex_num_writes[0]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_complex_num_writes[0]_i_5 ),
        .O(\n_0_complex_num_writes[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \complex_num_writes[0]_i_3 
       (.I0(\n_0_complex_num_writes[4]_i_18 ),
        .I1(\n_0_complex_num_writes[4]_i_15 ),
        .O(\n_0_complex_num_writes[0]_i_3 ));
LUT6 #(
    .INIT(64'h4444044404440444)) 
     \complex_num_writes[0]_i_4 
       (.I0(\n_0_complex_num_writes[4]_i_5 ),
        .I1(\n_0_complex_num_writes[4]_i_4 ),
        .I2(\n_0_complex_num_writes_reg[0] ),
        .I3(\n_0_complex_num_writes[4]_i_16 ),
        .I4(\n_0_complex_num_writes_reg[1] ),
        .I5(\n_0_complex_num_writes_reg[2] ),
        .O(\n_0_complex_num_writes[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
     \complex_num_writes[0]_i_5 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(\n_0_complex_num_writes[0]_i_5 ));
LUT6 #(
    .INIT(64'h88A8A888AAAAAAAA)) 
     \complex_num_writes[1]_i_1 
       (.I0(\n_0_complex_num_writes[2]_i_2 ),
        .I1(\n_0_complex_num_writes[4]_i_11 ),
        .I2(\n_0_complex_num_writes[2]_i_4 ),
        .I3(\n_0_complex_num_writes_reg[0] ),
        .I4(\n_0_complex_num_writes_reg[1] ),
        .I5(\n_0_complex_num_writes[1]_i_2 ),
        .O(\n_0_complex_num_writes[1]_i_1 ));
LUT5 #(
    .INIT(32'h5445FFFF)) 
     \complex_num_writes[1]_i_2 
       (.I0(\n_0_complex_num_writes[0]_i_3 ),
        .I1(\n_0_complex_num_writes[0]_i_2 ),
        .I2(\n_0_complex_num_writes_reg[1] ),
        .I3(\n_0_complex_num_writes_reg[0] ),
        .I4(\n_0_complex_num_writes[4]_i_5 ),
        .O(\n_0_complex_num_writes[1]_i_2 ));
LUT6 #(
    .INIT(64'h8AAA8AAA8AAA8A8A)) 
     \complex_num_writes[2]_i_1 
       (.I0(\n_0_complex_num_writes[2]_i_2 ),
        .I1(\n_0_complex_num_writes[4]_i_11 ),
        .I2(\n_0_complex_num_writes[4]_i_8 ),
        .I3(\n_0_complex_num_writes[2]_i_3 ),
        .I4(\n_0_complex_num_writes[2]_i_4 ),
        .I5(\n_0_complex_num_writes[4]_i_9 ),
        .O(\n_0_complex_num_writes[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \complex_num_writes[2]_i_2 
       (.I0(O3),
        .I1(I77),
        .I2(\n_0_complex_num_writes[4]_i_4 ),
        .I3(\n_0_complex_num_writes[4]_i_11 ),
        .O(\n_0_complex_num_writes[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h95)) 
     \complex_num_writes[2]_i_3 
       (.I0(\n_0_complex_num_writes_reg[2] ),
        .I1(\n_0_complex_num_writes_reg[1] ),
        .I2(\n_0_complex_num_writes_reg[0] ),
        .O(\n_0_complex_num_writes[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000700000000)) 
     \complex_num_writes[2]_i_4 
       (.I0(\n_0_complex_num_writes_reg[1] ),
        .I1(\n_0_complex_num_writes_reg[2] ),
        .I2(\n_0_complex_num_writes_reg[3] ),
        .I3(\n_0_complex_num_writes_reg[4] ),
        .I4(\n_0_complex_num_writes[4]_i_5 ),
        .I5(\n_0_complex_num_writes[4]_i_4 ),
        .O(\n_0_complex_num_writes[2]_i_4 ));
LUT5 #(
    .INIT(32'h11110010)) 
     \complex_num_writes[3]_i_1 
       (.I0(O3),
        .I1(I77),
        .I2(\n_0_complex_num_writes[3]_i_2 ),
        .I3(\n_0_complex_num_writes[3]_i_3 ),
        .I4(\n_0_complex_num_writes[4]_i_11 ),
        .O(\n_0_complex_num_writes[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \complex_num_writes[3]_i_2 
       (.I0(\n_0_complex_num_writes[4]_i_4 ),
        .I1(\n_0_complex_num_writes[4]_i_5 ),
        .O(\n_0_complex_num_writes[3]_i_2 ));
LUT6 #(
    .INIT(64'h5445454545454545)) 
     \complex_num_writes[3]_i_3 
       (.I0(\n_0_complex_num_reads[3]_i_9 ),
        .I1(\n_0_complex_num_writes[0]_i_3 ),
        .I2(\n_0_complex_num_writes_reg[3] ),
        .I3(\n_0_complex_num_writes_reg[2] ),
        .I4(\n_0_complex_num_writes_reg[0] ),
        .I5(\n_0_complex_num_writes_reg[1] ),
        .O(\n_0_complex_num_writes[3]_i_3 ));
LUT6 #(
    .INIT(64'h7FFF4CCCFFFFFFFF)) 
     \complex_num_writes[4]_i_1 
       (.I0(\n_0_complex_num_writes[4]_i_3 ),
        .I1(\n_0_complex_num_writes[4]_i_4 ),
        .I2(\n_0_complex_num_writes[4]_i_5 ),
        .I3(\n_0_complex_num_writes[4]_i_6 ),
        .I4(\n_0_complex_num_writes[4]_i_7 ),
        .I5(I78),
        .O(\n_0_complex_num_writes[4]_i_1 ));
LUT6 #(
    .INIT(64'hD55555557FFFFFFF)) 
     \complex_num_writes[4]_i_10 
       (.I0(\n_0_complex_num_writes[4]_i_4 ),
        .I1(\n_0_complex_num_writes_reg[3] ),
        .I2(\n_0_complex_num_writes_reg[2] ),
        .I3(\n_0_complex_num_writes_reg[0] ),
        .I4(\n_0_complex_num_writes_reg[1] ),
        .I5(\n_0_complex_num_writes_reg[4] ),
        .O(\n_0_complex_num_writes[4]_i_10 ));
LUT6 #(
    .INIT(64'h0000008000000000)) 
     \complex_num_writes[4]_i_11 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_wrcal_reads[7]_i_4 ),
        .I5(complex_row0_wr_done),
        .O(\n_0_complex_num_writes[4]_i_11 ));
LUT6 #(
    .INIT(64'h00000000FFFEEEEE)) 
     \complex_num_writes[4]_i_12 
       (.I0(\n_0_complex_num_writes[4]_i_19 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I5(\n_0_complex_num_writes[4]_i_18 ),
        .O(\n_0_complex_num_writes[4]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFEAAAAAAAAAAA)) 
     \complex_num_writes[4]_i_13 
       (.I0(\n_0_complex_num_writes[4]_i_17 ),
        .I1(\n_0_complex_num_writes_reg[3] ),
        .I2(\n_0_complex_num_writes_reg[1] ),
        .I3(\n_0_complex_num_writes_reg[2] ),
        .I4(\n_0_complex_num_writes_reg[4] ),
        .I5(\n_0_complex_num_reads[3]_i_10 ),
        .O(\n_0_complex_num_writes[4]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'hF8000000)) 
     \complex_num_writes[4]_i_14 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(\n_0_complex_num_writes[4]_i_14 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \complex_num_writes[4]_i_15 
       (.I0(\n_0_complex_num_writes[4]_i_20 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I4(\n_0_complex_num_writes[4]_i_21 ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_complex_num_writes[4]_i_15 ));
LUT2 #(
    .INIT(4'h1)) 
     \complex_num_writes[4]_i_16 
       (.I0(\n_0_complex_num_writes_reg[3] ),
        .I1(\n_0_complex_num_writes_reg[4] ),
        .O(\n_0_complex_num_writes[4]_i_16 ));
LUT6 #(
    .INIT(64'hE0E0E000EEEEEEEE)) 
     \complex_num_writes[4]_i_17 
       (.I0(\n_0_complex_num_writes[4]_i_19 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I5(\n_0_complex_num_writes[4]_i_22 ),
        .O(\n_0_complex_num_writes[4]_i_17 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \complex_num_writes[4]_i_18 
       (.I0(\n_0_complex_num_writes[4]_i_22 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .O(\n_0_complex_num_writes[4]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \complex_num_writes[4]_i_19 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(\n_0_complex_num_writes[4]_i_19 ));
LUT6 #(
    .INIT(64'h1111111100001000)) 
     \complex_num_writes[4]_i_2 
       (.I0(O3),
        .I1(I77),
        .I2(\n_0_complex_num_writes[4]_i_8 ),
        .I3(\n_0_complex_num_writes[4]_i_9 ),
        .I4(\n_0_complex_num_writes[4]_i_10 ),
        .I5(\n_0_complex_num_writes[4]_i_11 ),
        .O(\n_0_complex_num_writes[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \complex_num_writes[4]_i_20 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .O(\n_0_complex_num_writes[4]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \complex_num_writes[4]_i_21 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(\n_0_complex_num_writes[4]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \complex_num_writes[4]_i_22 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .O(\n_0_complex_num_writes[4]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEAA0000)) 
     \complex_num_writes[4]_i_3 
       (.I0(\n_0_complex_num_writes_reg[4] ),
        .I1(\n_0_complex_num_writes_reg[1] ),
        .I2(\n_0_complex_num_writes_reg[2] ),
        .I3(\n_0_complex_num_writes_reg[3] ),
        .I4(\n_0_complex_num_writes[4]_i_12 ),
        .I5(\n_0_complex_num_writes[4]_i_13 ),
        .O(\n_0_complex_num_writes[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \complex_num_writes[4]_i_4 
       (.I0(complex_row0_wr_done),
        .I1(\n_0_complex_address[9]_i_5 ),
        .I2(complex_wait_cnt_reg__0[3]),
        .I3(complex_wait_cnt_reg__0[2]),
        .I4(complex_wait_cnt_reg__0[1]),
        .I5(complex_wait_cnt_reg__0[0]),
        .O(\n_0_complex_num_writes[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h00000103)) 
     \complex_num_writes[4]_i_5 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I4(\n_0_complex_num_writes[4]_i_14 ),
        .O(\n_0_complex_num_writes[4]_i_5 ));
LUT6 #(
    .INIT(64'h51515111FFFFFFFF)) 
     \complex_num_writes[4]_i_6 
       (.I0(\n_0_complex_num_writes[4]_i_15 ),
        .I1(\n_0_complex_num_writes[4]_i_16 ),
        .I2(\n_0_complex_num_writes_reg[2] ),
        .I3(\n_0_complex_num_writes_reg[0] ),
        .I4(\n_0_complex_num_writes_reg[1] ),
        .I5(\n_0_complex_num_writes[4]_i_17 ),
        .O(\n_0_complex_num_writes[4]_i_6 ));
LUT6 #(
    .INIT(64'h0400000000000000)) 
     \complex_num_writes[4]_i_7 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_complex_num_writes[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \complex_num_writes[4]_i_8 
       (.I0(\n_0_complex_num_writes[4]_i_18 ),
        .I1(\n_0_complex_num_writes[0]_i_2 ),
        .O(\n_0_complex_num_writes[4]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \complex_num_writes[4]_i_9 
       (.I0(\n_0_complex_num_writes[4]_i_5 ),
        .I1(\n_0_complex_num_writes[4]_i_15 ),
        .O(\n_0_complex_num_writes[4]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h74)) 
     \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I2(\n_0_complex_num_writes_reg[0] ),
        .O(p_0_in__5[0]));
LUT4 #(
    .INIT(16'h9F90)) 
     \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I3(\n_0_complex_num_writes_reg[1] ),
        .O(p_0_in__5[1]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hA9FFA900)) 
     \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg__0[2]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(complex_num_writes_dec_reg__0[0]),
        .I3(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I4(\n_0_complex_num_writes_reg[2] ),
        .O(p_0_in__5[2]));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg__0[3]),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[0]),
        .I3(complex_num_writes_dec_reg__0[1]),
        .I4(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I5(\n_0_complex_num_writes_reg[3] ),
        .O(p_0_in__5[3]));
LUT2 #(
    .INIT(4'hE)) 
     \complex_num_writes_dec[4]_i_1 
       (.I0(O3),
        .I1(I77),
        .O(complex_row0_rd_done1));
LUT6 #(
    .INIT(64'h55555555FFFFFDFF)) 
     \complex_num_writes_dec[4]_i_2 
       (.I0(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[3]),
        .I3(\n_0_complex_num_writes_dec[4]_i_5 ),
        .I4(complex_num_writes_dec_reg__0[4]),
        .I5(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .O(\n_0_complex_num_writes_dec[4]_i_2 ));
LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
     \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg__0[4]),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[3]),
        .I3(\n_0_complex_num_writes_dec[4]_i_5 ),
        .I4(\n_0_complex_num_writes_dec[4]_i_4 ),
        .I5(\n_0_complex_num_writes_reg[4] ),
        .O(p_0_in__5[4]));
LUT4 #(
    .INIT(16'h00BF)) 
     \complex_num_writes_dec[4]_i_4 
       (.I0(complex_row0_rd_done),
        .I1(\n_0_complex_num_writes_dec[4]_i_6 ),
        .I2(\n_0_complex_address[9]_i_5 ),
        .I3(\n_0_complex_num_reads[3]_i_3 ),
        .O(\n_0_complex_num_writes_dec[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \complex_num_writes_dec[4]_i_5 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .O(\n_0_complex_num_writes_dec[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \complex_num_writes_dec[4]_i_6 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[2]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[0]),
        .O(\n_0_complex_num_writes_dec[4]_i_6 ));
FDSE \complex_num_writes_dec_reg[0] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes_dec[4]_i_2 ),
        .D(p_0_in__5[0]),
        .Q(complex_num_writes_dec_reg__0[0]),
        .S(complex_row0_rd_done1));
FDRE \complex_num_writes_dec_reg[1] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes_dec[4]_i_2 ),
        .D(p_0_in__5[1]),
        .Q(complex_num_writes_dec_reg__0[1]),
        .R(complex_row0_rd_done1));
FDRE \complex_num_writes_dec_reg[2] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes_dec[4]_i_2 ),
        .D(p_0_in__5[2]),
        .Q(complex_num_writes_dec_reg__0[2]),
        .R(complex_row0_rd_done1));
FDRE \complex_num_writes_dec_reg[3] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes_dec[4]_i_2 ),
        .D(p_0_in__5[3]),
        .Q(complex_num_writes_dec_reg__0[3]),
        .R(complex_row0_rd_done1));
FDRE \complex_num_writes_dec_reg[4] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes_dec[4]_i_2 ),
        .D(p_0_in__5[4]),
        .Q(complex_num_writes_dec_reg__0[4]),
        .R(complex_row0_rd_done1));
FDRE \complex_num_writes_reg[0] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes[4]_i_1 ),
        .D(\n_0_complex_num_writes[0]_i_1 ),
        .Q(\n_0_complex_num_writes_reg[0] ),
        .R(1'b0));
FDRE \complex_num_writes_reg[1] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes[4]_i_1 ),
        .D(\n_0_complex_num_writes[1]_i_1 ),
        .Q(\n_0_complex_num_writes_reg[1] ),
        .R(1'b0));
FDRE \complex_num_writes_reg[2] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes[4]_i_1 ),
        .D(\n_0_complex_num_writes[2]_i_1 ),
        .Q(\n_0_complex_num_writes_reg[2] ),
        .R(1'b0));
FDRE \complex_num_writes_reg[3] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes[4]_i_1 ),
        .D(\n_0_complex_num_writes[3]_i_1 ),
        .Q(\n_0_complex_num_writes_reg[3] ),
        .R(1'b0));
FDRE \complex_num_writes_reg[4] 
       (.C(CLK),
        .CE(\n_0_complex_num_writes[4]_i_1 ),
        .D(\n_0_complex_num_writes[4]_i_2 ),
        .Q(\n_0_complex_num_writes_reg[4] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAABAA)) 
     complex_ocal_odt_ext_i_1
       (.I0(complex_ocal_odt_ext),
        .I1(n_0_complex_ocal_odt_ext_i_2),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r[0]_i_3 ),
        .I5(n_0_complex_ocal_odt_ext_i_3),
        .O(n_0_complex_ocal_odt_ext_i_1));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'hE)) 
     complex_ocal_odt_ext_i_2
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .O(n_0_complex_ocal_odt_ext_i_2));
LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
     complex_ocal_odt_ext_i_3
       (.I0(I77),
        .I1(\n_0_ocal_act_wait_cnt[3]_i_3 ),
        .I2(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 ),
        .I4(cnt_cmd_done_m7_r),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(n_0_complex_ocal_odt_ext_i_3));
FDRE complex_ocal_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_ocal_odt_ext_i_1),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
     complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[3]),
        .I4(complex_wait_cnt_reg__0[2]),
        .I5(n_0_complex_ocal_reset_rd_addr_i_2),
        .O(complex_ocal_reset_rd_addr0));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     complex_ocal_reset_rd_addr_i_2
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_wrcal_reads[7]_i_5 ),
        .O(n_0_complex_ocal_reset_rd_addr_i_2));
FDRE complex_ocal_reset_rd_addr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(n_0_complex_ocal_reset_rd_addr_reg),
        .R(1'b0));
FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
     complex_oclkdelay_calib_start_int_i_1
       (.I0(O9),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I4(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I5(complex_oclkdelay_calib_start_int),
        .O(n_0_complex_oclkdelay_calib_start_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     complex_oclkdelay_calib_start_int_i_2
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .O(n_0_complex_oclkdelay_calib_start_int_i_2));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'hB)) 
     complex_oclkdelay_calib_start_int_i_3
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .O(n_0_complex_oclkdelay_calib_start_int_i_3));
FDRE complex_oclkdelay_calib_start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_oclkdelay_calib_start_int_i_1),
        .Q(complex_oclkdelay_calib_start_int),
        .R(I7));
FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     complex_odt_ext_i_1
       (.I0(complex_odt_ext),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(O9),
        .I3(n_0_complex_sample_cnt_inc_i_2),
        .I4(n_0_complex_row1_rd_done_i_3),
        .I5(I77),
        .O(n_0_complex_odt_ext_i_1));
FDRE complex_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_odt_ext_i_1),
        .Q(complex_odt_ext),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
     complex_row0_rd_done_i_1
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done),
        .I4(I78),
        .I5(n_0_complex_sample_cnt_inc_reg),
        .O(n_0_complex_row0_rd_done_i_1));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     complex_row0_rd_done_i_2
       (.I0(complex_row0_wr_done),
        .I1(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I4(n_0_wr_victim_inc_i_2),
        .O(complex_row1_wr_done0));
FDRE complex_row0_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_row0_rd_done_i_1),
        .Q(complex_row0_rd_done),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000A6)) 
     \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_rd_done_r1),
        .I3(I84),
        .I4(O3),
        .O(\n_0_complex_row1_rd_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000009AAA)) 
     \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(I84),
        .I5(O3),
        .O(\n_0_complex_row1_rd_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h9AAAAAAA00000000)) 
     \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[1]),
        .I4(complex_row1_rd_cnt[0]),
        .I5(I78),
        .O(\n_0_complex_row1_rd_cnt[2]_i_1 ));
FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_complex_row1_rd_cnt[0]_i_1 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_complex_row1_rd_cnt[1]_i_1 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_complex_row1_rd_cnt[2]_i_1 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000AE)) 
     complex_row1_rd_done_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_row0_rd_done),
        .I2(n_0_complex_row1_rd_done_i_2),
        .I3(I84),
        .I4(O3),
        .I5(n_0_complex_row1_rd_done_i_3),
        .O(n_0_complex_row1_rd_done_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     complex_row1_rd_done_i_2
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(n_0_complex_row1_rd_done_i_2));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     complex_row1_rd_done_i_3
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_complex_row1_rd_done_i_3));
FDRE complex_row1_rd_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
FDRE complex_row1_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_row1_rd_done_i_1),
        .Q(complex_row1_rd_done),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[0]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[2]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \complex_row_cnt_ocal[3]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \complex_row_cnt_ocal[4]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[4]),
        .I1(complex_row_cnt_ocal_reg__0[2]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[0]),
        .I4(complex_row_cnt_ocal_reg__0[3]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \complex_row_cnt_ocal[5]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[5]),
        .I1(complex_row_cnt_ocal_reg__0[3]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(complex_row_cnt_ocal_reg__0[1]),
        .I4(complex_row_cnt_ocal_reg__0[2]),
        .I5(complex_row_cnt_ocal_reg__0[4]),
        .O(p_0_in__2[5]));
LUT4 #(
    .INIT(16'h6AAA)) 
     \complex_row_cnt_ocal[6]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[6]),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(\n_0_complex_row_cnt_ocal[7]_i_5 ),
        .I3(complex_row_cnt_ocal_reg__0[5]),
        .O(p_0_in__2[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
     \complex_row_cnt_ocal[7]_i_1 
       (.I0(\n_0_complex_row_cnt_ocal[7]_i_4 ),
        .I1(\n_0_complex_row_cnt_ocal[7]_i_5 ),
        .I2(O9),
        .I3(complex_byte_rd_done),
        .I4(O3),
        .I5(I77),
        .O(complex_row_cnt_ocal0));
LUT6 #(
    .INIT(64'h00000000FFF20000)) 
     \complex_row_cnt_ocal[7]_i_2 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9 ),
        .I1(\n_0_complex_row_cnt_ocal[7]_i_6 ),
        .I2(wr_victim_inc),
        .I3(complex_sample_cnt_inc_r2),
        .I4(I2),
        .I5(\n_0_complex_row_cnt_ocal[7]_i_7 ),
        .O(\n_0_complex_row_cnt_ocal[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \complex_row_cnt_ocal[7]_i_3 
       (.I0(complex_row_cnt_ocal_reg__0[7]),
        .I1(complex_row_cnt_ocal_reg__0[5]),
        .I2(\n_0_complex_row_cnt_ocal[7]_i_5 ),
        .I3(complex_row_cnt_ocal_reg__0[4]),
        .I4(complex_row_cnt_ocal_reg__0[6]),
        .O(p_0_in__2[7]));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \complex_row_cnt_ocal[7]_i_4 
       (.I0(complex_row_cnt_ocal_reg__0[7]),
        .I1(complex_row_cnt_ocal_reg__0[6]),
        .I2(wr_victim_inc),
        .I3(complex_row_cnt_ocal_reg__0[4]),
        .I4(complex_row_cnt_ocal_reg__0[5]),
        .O(\n_0_complex_row_cnt_ocal[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \complex_row_cnt_ocal[7]_i_5 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(\n_0_complex_row_cnt_ocal[7]_i_5 ));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \complex_row_cnt_ocal[7]_i_6 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_complex_row_cnt_ocal[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \complex_row_cnt_ocal[7]_i_7 
       (.I0(\n_0_complex_row_cnt_ocal[7]_i_5 ),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(complex_row_cnt_ocal_reg__0[5]),
        .I3(complex_row_cnt_ocal_reg__0[6]),
        .I4(complex_row_cnt_ocal_reg__0[7]),
        .O(\n_0_complex_row_cnt_ocal[7]_i_7 ));
FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[0]),
        .Q(complex_row_cnt_ocal_reg__0[0]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[1]),
        .Q(complex_row_cnt_ocal_reg__0[1]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[2]),
        .Q(complex_row_cnt_ocal_reg__0[2]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[3]),
        .Q(complex_row_cnt_ocal_reg__0[3]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[4] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[4]),
        .Q(complex_row_cnt_ocal_reg__0[4]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[5] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[5]),
        .Q(complex_row_cnt_ocal_reg__0[5]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[6] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[6]),
        .Q(complex_row_cnt_ocal_reg__0[6]),
        .R(complex_row_cnt_ocal0));
FDRE \complex_row_cnt_ocal_reg[7] 
       (.C(CLK),
        .CE(\n_0_complex_row_cnt_ocal[7]_i_2 ),
        .D(p_0_in__2[7]),
        .Q(complex_row_cnt_ocal_reg__0[7]),
        .R(complex_row_cnt_ocal0));
LUT2 #(
    .INIT(4'h2)) 
     complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(n_0_complex_sample_cnt_inc_i_2),
        .O(complex_sample_cnt_inc0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     complex_sample_cnt_inc_i_2
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(n_0_complex_sample_cnt_inc_i_2));
FDRE complex_sample_cnt_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_sample_cnt_inc_reg),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
FDRE complex_sample_cnt_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
FDRE complex_sample_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(n_0_complex_sample_cnt_inc_reg),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .I1(complex_wait_cnt_reg__0[1]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .I1(complex_wait_cnt_reg__0[1]),
        .I2(complex_wait_cnt_reg__0[2]),
        .O(p_0_in__4[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
     \complex_wait_cnt[3]_i_1 
       (.I0(\n_0_complex_wait_cnt[3]_i_3 ),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[1]),
        .I4(complex_wait_cnt_reg__0[0]),
        .I5(I77),
        .O(\n_0_complex_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[2]),
        .O(p_0_in__4[3]));
LUT6 #(
    .INIT(64'h5550555155415555)) 
     \complex_wait_cnt[3]_i_3 
       (.I0(\n_0_complex_num_writes[4]_i_7 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_complex_wait_cnt[3]_i_3 ));
FDRE \complex_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(complex_wait_cnt_reg__0[0]),
        .R(\n_0_complex_wait_cnt[3]_i_1 ));
FDRE \complex_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(complex_wait_cnt_reg__0[1]),
        .R(\n_0_complex_wait_cnt[3]_i_1 ));
FDRE \complex_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(complex_wait_cnt_reg__0[2]),
        .R(\n_0_complex_wait_cnt[3]_i_1 ));
FDRE \complex_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(complex_wait_cnt_reg__0[3]),
        .R(\n_0_complex_wait_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'h3FAA00AA)) 
     ddr2_pre_flag_r_i_1
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(cnt_cmd_done_r),
        .I2(mem_init_done_r0),
        .I3(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I4(ddr2_pre_flag_r),
        .O(n_0_ddr2_pre_flag_r_i_1));
FDRE ddr2_pre_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ddr2_pre_flag_r_i_1),
        .Q(ddr2_pre_flag_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0C5D5D5D0C0C0C0C)) 
     ddr2_refresh_flag_r_i_1
       (.I0(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I1(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I2(mem_init_done_r),
        .I3(cnt_cmd_done_r),
        .I4(mem_init_done_r0),
        .I5(n_0_ddr2_refresh_flag_r_reg),
        .O(n_0_ddr2_refresh_flag_r_i_1));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     ddr2_refresh_flag_r_i_2
       (.I0(n_0_complex_ocal_odt_ext_i_2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I3(cnt_init_mr_done_r),
        .I4(n_0_ddr2_refresh_flag_r_reg),
        .I5(\n_0_init_state_r[0]_i_3 ),
        .O(mem_init_done_r0));
FDRE ddr2_refresh_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ddr2_refresh_flag_r_i_1),
        .Q(n_0_ddr2_refresh_flag_r_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000002000000)) 
     detect_pi_found_dqs_i_1
       (.I0(n_0_cnt_cmd_done_r_i_2),
        .I1(n_0_rdlvl_start_pre_i_2),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_cnt_cmd_r_reg[6] ),
        .O(detect_pi_found_dqs0));
FDRE detect_pi_found_dqs_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(I7));
LUT2 #(
    .INIT(4'h2)) 
     dqs_found_prech_req_i_4
       (.I0(prech_done),
        .I1(out),
        .O(O13));
LUT6 #(
    .INIT(64'hFFFFFFFF0F0F0F0E)) 
     \en_cnt_div2.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'h000000A6)) 
     \en_cnt_div2.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(\n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2 ),
        .I2(enable_wrlvl_cnt[0]),
        .I3(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ),
        .I4(I77),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \en_cnt_div2.enable_wrlvl_cnt[1]_i_2 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[2]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(enable_wrlvl_cnt[4]),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF00F00E)) 
     \en_cnt_div2.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'h0000002C)) 
     \en_cnt_div2.enable_wrlvl_cnt[3]_i_1 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(\n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2 ),
        .I3(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ),
        .I4(I84),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \en_cnt_div2.enable_wrlvl_cnt[3]_i_2 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[2]),
        .I2(enable_wrlvl_cnt[1]),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
     \en_cnt_div2.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h44444444444444F4)) 
     \en_cnt_div2.enable_wrlvl_cnt[4]_i_2 
       (.I0(\n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_2 ),
        .I1(wrlvl_odt),
        .I2(\n_0_init_state_r[4]_i_10 ),
        .I3(\n_0_init_state_r[0]_i_3 ),
        .I4(\n_0_wrcal_reads[7]_i_4 ),
        .I5(\n_0_init_state_r_reg[6] ),
        .O(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_2 ));
FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.enable_wrlvl_cnt[0]_i_1 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(I7));
FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.enable_wrlvl_cnt[1]_i_1 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.enable_wrlvl_cnt[2]_i_1 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(I7));
FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.enable_wrlvl_cnt[3]_i_1 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(1'b0));
FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.enable_wrlvl_cnt[4]_i_1 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
     \en_cnt_div2.wrlvl_odt_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(enable_wrlvl_cnt[3]),
        .I5(wrlvl_odt),
        .O(\n_0_en_cnt_div2.wrlvl_odt_i_1 ));
FDRE \en_cnt_div2.wrlvl_odt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div2.wrlvl_odt_i_1 ),
        .Q(wrlvl_odt),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \even_cwl.phy_cas_n[0]_i_1 
       (.I0(\n_0_calib_cmd[2]_i_1 ),
        .I1(\n_0_even_cwl.phy_ras_n[0]_i_2 ),
        .I2(\n_0_cnt_init_mr_r[1]_i_3 ),
        .O(\n_0_even_cwl.phy_cas_n[0]_i_1 ));
FDRE \even_cwl.phy_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_cas_n[0]_i_1 ),
        .Q(phy_cas_n),
        .R(1'b0));
LUT3 #(
    .INIT(8'h01)) 
     \even_cwl.phy_ras_n[0]_i_1 
       (.I0(\n_0_even_cwl.phy_ras_n[0]_i_2 ),
        .I1(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_4 ),
        .I2(\n_0_even_cwl.phy_ras_n[0]_i_3 ),
        .O(\n_0_even_cwl.phy_ras_n[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
     \even_cwl.phy_ras_n[0]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I5(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_3 ),
        .O(\n_0_even_cwl.phy_ras_n[0]_i_2 ));
LUT6 #(
    .INIT(64'h0001000000090000)) 
     \even_cwl.phy_ras_n[0]_i_3 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_wrcal_reads[7]_i_4 ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_even_cwl.phy_ras_n[0]_i_3 ));
FDRE \even_cwl.phy_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_ras_n[0]_i_1 ),
        .Q(phy_ras_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000004FF)) 
     \even_cwl.phy_we_n[0]_i_1 
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(new_burst_r),
        .I4(\n_0_even_cwl.phy_ras_n[0]_i_2 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .O(\n_0_even_cwl.phy_we_n[0]_i_1 ));
FDRE \even_cwl.phy_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_we_n[0]_i_1 ),
        .Q(phy_we_n),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \first_fail_taps[5]_i_5 
       (.I0(detect_pi_found_dqs),
        .I1(p_1_in25_in),
        .O(fine_adj_state_r142_out));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'hFFFFFFE0)) 
     first_rdlvl_pat_r_i_1
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I1(n_0_calib_wrdata_en_i_2),
        .I2(first_rdlvl_pat_r),
        .I3(rdlvl_stg1_rank_done),
        .I4(I77),
        .O(n_0_first_rdlvl_pat_r_i_1));
FDRE first_rdlvl_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_first_rdlvl_pat_r_i_1),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCC8F)) 
     first_wrcal_pat_r_i_1
       (.I0(n_0_calib_wrdata_en_i_2),
        .I1(first_wrcal_pat_r),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(n_0_first_wrcal_pat_r_i_2),
        .I5(I77),
        .O(n_0_first_wrcal_pat_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     first_wrcal_pat_r_i_2
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .O(n_0_first_wrcal_pat_r_i_2));
FDRE first_wrcal_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_first_wrcal_pat_r_i_1),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAAAABABB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ));
LUT6 #(
    .INIT(64'hFEEEAEEEAAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ),
        .I1(phy_address[13]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I4(\n_0_complex_address_reg[0] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 ));
LUT5 #(
    .INIT(32'h10001555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I1(\n_0_complex_address_reg[0] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I3(new_burst_r),
        .I4(phy_address[13]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'h57F7)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .I2(I2),
        .I3(complex_row_cnt_ocal_reg__0[0]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 ));
LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4 ),
        .I3(\gen_rnk[0].mr2_r_reg[0]_0 ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ));
LUT6 #(
    .INIT(64'h000400000000000D)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_wrcal_reads[7]_i_4 ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'h2C)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5 
       (.I0(cnt_init_mr_r[0]),
        .I1(n_0_ddr2_refresh_flag_r_reg),
        .I2(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5 ));
LUT6 #(
    .INIT(64'h000000000100FFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\n_0_wrcal_reads[7]_i_4 ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_3 ));
LUT5 #(
    .INIT(32'hAAAABABB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ));
LUT6 #(
    .INIT(64'hFEEEAEEEAAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ),
        .I1(phy_address[14]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I4(\n_0_complex_address_reg[1] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 ));
LUT5 #(
    .INIT(32'h10001555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I1(\n_0_complex_address_reg[1] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I3(new_burst_r),
        .I4(phy_address[14]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 ));
LUT4 #(
    .INIT(16'h57F7)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .I2(I2),
        .I3(complex_row_cnt_ocal_reg__0[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 ));
LUT6 #(
    .INIT(64'h4444444444455545)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\n_0_wrcal_reads[7]_i_4 ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF11F1)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ));
LUT5 #(
    .INIT(32'hBAAABFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ),
        .I1(\n_0_complex_address_reg[2] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I3(new_burst_r),
        .I4(phy_address[15]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 ));
LUT6 #(
    .INIT(64'h0202020202220202)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(n_0_complex_oclkdelay_calib_start_int_i_3),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'hEA2A)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(phy_address[15]),
        .I1(new_burst_r),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I3(\n_0_complex_address_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .I3(I2),
        .I4(complex_row_cnt_ocal_reg__0[2]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00030202)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 ));
LUT6 #(
    .INIT(64'h00000000FF540054)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ));
LUT6 #(
    .INIT(64'hBABBBAABAAABBAAB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I2(new_burst_r),
        .I3(phy_address[16]),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I5(\n_0_complex_address_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .I1(I2),
        .I2(complex_row_cnt_ocal_reg__0[3]),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .I4(n_0_burst_addr_r_reg),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 ));
LUT5 #(
    .INIT(32'h04145414)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ),
        .I1(phy_address[16]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I4(\n_0_complex_address_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ));
LUT6 #(
    .INIT(64'h08082888A8A82888)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .I1(phy_address[17]),
        .I2(new_burst_r),
        .I3(phy_address[16]),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 ));
LUT4 #(
    .INIT(16'h57F7)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .I2(I2),
        .I3(complex_row_cnt_ocal_reg__0[4]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 ));
LUT6 #(
    .INIT(64'h00000000B88B00FF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I2(phy_address[16]),
        .I3(phy_address[17]),
        .I4(new_burst_r),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(\n_0_complex_address_reg[4] ),
        .I1(\n_0_complex_address_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 ));
LUT4 #(
    .INIT(16'hFEAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 ));
LUT6 #(
    .INIT(64'h000000000040FFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[6] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFF9BFFFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12 
       (.I0(cnt_init_mr_r[1]),
        .I1(n_0_ddr2_refresh_flag_r_reg),
        .I2(cnt_init_mr_r[0]),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_4 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'h95)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13 
       (.I0(phy_address[18]),
        .I1(phy_address[17]),
        .I2(phy_address[16]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'h95)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14 
       (.I0(\n_0_complex_address_reg[5] ),
        .I1(\n_0_complex_address_reg[4] ),
        .I2(\n_0_complex_address_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14 ));
LUT6 #(
    .INIT(64'h00000000FFEFFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 
       (.I0(n_0_complex_ocal_odt_ext_i_2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 
       (.I0(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ));
LUT6 #(
    .INIT(64'hA200A200A200F300)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I3(I2),
        .I4(\n_0_complex_row_cnt_ocal[7]_i_6 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEFEF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ));
LUT6 #(
    .INIT(64'h0004000A0004000E)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_12 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 ));
LUT6 #(
    .INIT(64'h080808A8A8A808A8)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .I1(phy_address[18]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 ));
LUT6 #(
    .INIT(64'h00000000B8B800FF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_14 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_13 ),
        .I3(phy_address[18]),
        .I4(new_burst_r),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 ));
LUT4 #(
    .INIT(16'h57F7)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_15 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I2(I2),
        .I3(complex_row_cnt_ocal_reg__0[5]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 ));
LUT5 #(
    .INIT(32'hFFFFFFE0)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ),
        .I1(\n_0_calib_cmd[2]_i_2 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_17 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 ));
LUT6 #(
    .INIT(64'h4444444545454445)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h9555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10 
       (.I0(\n_0_complex_address_reg[6] ),
        .I1(\n_0_complex_address_reg[5] ),
        .I2(\n_0_complex_address_reg[3] ),
        .I3(\n_0_complex_address_reg[4] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h00008088)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 ),
        .I1(cnt_init_mr_r[1]),
        .I2(n_0_ddr2_refresh_flag_r_reg),
        .I3(cnt_init_mr_r[0]),
        .I4(n_0_rdlvl_start_pre_i_2),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ));
LUT6 #(
    .INIT(64'hAABFAAAE00000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[0]_i_3 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ));
LUT6 #(
    .INIT(64'hFBFBFBABABABFBAB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ),
        .I1(phy_address[19]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(phy_address[19]),
        .I1(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 ));
LUT6 #(
    .INIT(64'h2E22E2EEFFFFFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 ),
        .I3(\n_0_complex_address_reg[5] ),
        .I4(\n_0_complex_address_reg[6] ),
        .I5(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I3(I2),
        .I4(complex_row_cnt_ocal_reg__0[6]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'h9555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 
       (.I0(phy_address[19]),
        .I1(phy_address[18]),
        .I2(phy_address[16]),
        .I3(phy_address[17]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 ));
LUT6 #(
    .INIT(64'h4444444444455545)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'hE2FF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 ),
        .I3(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 ));
LUT6 #(
    .INIT(64'hFFFF8888888F8888)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ),
        .I3(\n_0_complex_row_cnt_ocal[7]_i_6 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I3(I2),
        .I4(complex_row_cnt_ocal_reg__0[7]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 ));
LUT6 #(
    .INIT(64'h0000050000300500)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 
       (.I0(n_0_rdlvl_start_pre_i_2),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18 ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19 ),
        .I1(O7),
        .I2(complex_row0_rd_done),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h95555555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 
       (.I0(phy_address[20]),
        .I1(phy_address[19]),
        .I2(phy_address[17]),
        .I3(phy_address[16]),
        .I4(phy_address[18]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'h95555555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 
       (.I0(\n_0_complex_address_reg[7] ),
        .I1(\n_0_complex_address_reg[6] ),
        .I2(\n_0_complex_address_reg[4] ),
        .I3(\n_0_complex_address_reg[3] ),
        .I4(\n_0_complex_address_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_18 ));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[6]),
        .I3(init_state_r1[1]),
        .I4(init_state_r1[2]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_19 ));
LUT6 #(
    .INIT(64'h00000000FF080000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(cnt_init_mr_r[1]),
        .I1(n_0_ddr2_refresh_flag_r_reg),
        .I2(cnt_init_mr_r[0]),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(I2),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I4(n_0_wr_victim_inc_i_2),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21 
       (.I0(init_state_r1[0]),
        .I1(init_state_r1[3]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_21 ));
LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ));
LUT4 #(
    .INIT(16'h5545)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(I2),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 ),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ));
LUT6 #(
    .INIT(64'hFBFBFBABABABFBAB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 ),
        .I1(phy_address[20]),
        .I2(new_burst_r),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_15 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_16 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAA00220020)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r[0]_i_3 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(phy_address[20]),
        .I1(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 ));
LUT6 #(
    .INIT(64'h000000000000002F)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I2(I2),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ),
        .I5(\n_0_calib_cmd[2]_i_2 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF75757500)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I3(new_burst_r),
        .I4(phy_address[21]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ));
LUT5 #(
    .INIT(32'h5D555DDD)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .I1(new_burst_r),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ));
LUT5 #(
    .INIT(32'hBABFAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 ),
        .I4(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(temp_lmr_done),
        .I1(n_0_ddr2_refresh_flag_r_reg),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(\n_0_complex_address_reg[8] ),
        .I1(\n_0_complex_address_reg[5] ),
        .I2(\n_0_complex_address_reg[3] ),
        .I3(\n_0_complex_address_reg[4] ),
        .I4(\n_0_complex_address_reg[6] ),
        .I5(\n_0_complex_address_reg[7] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(phy_address[21]),
        .I1(phy_address[18]),
        .I2(phy_address[16]),
        .I3(phy_address[17]),
        .I4(phy_address[19]),
        .I5(phy_address[20]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(n_0_complex_ocal_odt_ext_i_2),
        .O(temp_lmr_done));
LUT6 #(
    .INIT(64'hFFFFFFFFE0EEE0E0)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(new_burst_r),
        .I1(phy_address[22]),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ));
LUT6 #(
    .INIT(64'h0400000004000400)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(n_0_prech_pending_r_i_6),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 ),
        .I3(I2),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000000E00)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_16 ),
        .I1(\n_0_calib_cmd[2]_i_2 ),
        .I2(oclk_wr_cnt_reg__0[3]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .I4(oclk_wr_cnt_reg__0[0]),
        .I5(oclk_wr_cnt_reg__0[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ));
LUT6 #(
    .INIT(64'hB0BBB0BBB0BBBBBB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29 ),
        .I4(\n_0_complex_row_cnt_ocal[7]_i_6 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h00000070)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFAAFFFFFCFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(n_0_prech_pending_r_i_6),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 ),
        .I2(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 ));
LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(n_0_wr_victim_inc_i_2),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30 ),
        .I2(I2),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 ));
LUT6 #(
    .INIT(64'h00000000FFFF0001)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[6]),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 ),
        .I4(O7),
        .I5(complex_row0_rd_done),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ));
LUT2 #(
    .INIT(4'h7)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(\n_0_complex_address_reg[3] ),
        .I1(\n_0_complex_address_reg[4] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 ));
LUT5 #(
    .INIT(32'h8A80AAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ),
        .I4(new_burst_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(init_state_r1[1]),
        .I1(init_state_r1[6]),
        .I2(init_state_r1[2]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(init_state_r1[3]),
        .I1(init_state_r1[0]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[4]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 
       (.I0(phy_address[20]),
        .I1(phy_address[19]),
        .I2(phy_address[17]),
        .I3(phy_address[16]),
        .I4(phy_address[18]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'hDFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 
       (.I0(init_state_r1[3]),
        .I1(init_state_r1[0]),
        .I2(init_state_r1[2]),
        .I3(init_state_r1[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[5]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[3]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 ));
LUT6 #(
    .INIT(64'h0C0C000055FF5555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 
       (.I0(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_2 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34 ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 ));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35 ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_28 ));
LUT6 #(
    .INIT(64'h0000020000080208)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29 
       (.I0(I2),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36 ),
        .I5(n_0_prech_pending_r_i_6),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_29 ));
LUT5 #(
    .INIT(32'hFFFF4700)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ),
        .I3(new_burst_r),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_30 ));
LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_31 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_32 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_33 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'hFFFFFFDF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_34 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_35 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_36 ));
LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 ),
        .I1(cnt_init_mr_r[1]),
        .I2(n_0_ddr2_refresh_flag_r_reg),
        .I3(cnt_init_mr_r[0]),
        .I4(n_0_rdlvl_start_pre_i_2),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ));
LUT6 #(
    .INIT(64'h000D000D000D0000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 ),
        .I2(I2),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ));
LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\n_0_complex_address_reg[9] ),
        .I1(\n_0_complex_address_reg[7] ),
        .I2(\n_0_complex_address_reg[6] ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 ),
        .I4(\n_0_complex_address_reg[5] ),
        .I5(\n_0_complex_address_reg[8] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ));
LUT6 #(
    .INIT(64'h1000000010001000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 ),
        .I1(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_wrcal_reads[7]_i_5 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ));
LUT3 #(
    .INIT(8'h6A)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(phy_address[22]),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 ),
        .I2(phy_address[21]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ),
        .Q(phy_address[13]),
        .R(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ),
        .Q(phy_address[23]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .Q(phy_address[25]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ),
        .Q(phy_address[14]),
        .R(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ),
        .Q(phy_address[15]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ),
        .Q(phy_address[16]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ),
        .Q(phy_address[17]),
        .R(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ),
        .Q(phy_address[18]),
        .R(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ),
        .Q(phy_address[19]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ),
        .Q(phy_address[20]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ),
        .Q(phy_address[21]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ),
        .Q(phy_address[22]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0008A0A800080008)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ));
LUT6 #(
    .INIT(64'h000000FF000000FE)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_wrcal_reads[7]_i_4 ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000FFD200FF0000)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(cnt_init_mr_r[0]),
        .I1(n_0_ddr2_refresh_flag_r_reg),
        .I2(cnt_init_mr_r[1]),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hD7)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ));
LUT6 #(
    .INIT(64'hBE7FBE7FBE7FBE7E)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(cnt_init_mr_r[1]),
        .I5(n_0_ddr2_refresh_flag_r_reg),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ),
        .Q(phy_bank[3]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ),
        .Q(phy_bank[4]),
        .R(1'b0));
FDRE \gen_rnk[0].mr2_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr2_r_reg[0]_0 ),
        .R(I7));
FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(O4),
        .R(I7));
FDRE init_complete_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_complete_r_reg),
        .Q(init_complete_r1),
        .R(I7));
(* KEEP = "yes" *) 
   FDRE init_complete_r1_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I9),
        .Q(init_complete_r1_timing),
        .R(I8));
FDRE init_complete_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(I8));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     init_complete_r_i_1
       (.I0(\n_0_wrcal_reads[7]_i_4 ),
        .I1(n_0_init_complete_r_i_2),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(n_0_init_complete_r_reg),
        .O(n_0_init_complete_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'hB)) 
     init_complete_r_i_2
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(n_0_init_complete_r_i_2));
FDRE init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_complete_r_i_1),
        .Q(n_0_init_complete_r_reg),
        .R(I8));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     init_complete_r_timing_i_1
       (.I0(\n_0_wrcal_reads[7]_i_4 ),
        .I1(n_0_init_complete_r_i_2),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(init_complete_r_timing_orig),
        .O(n_0_init_complete_r_timing_i_1));
(* KEEP = "yes" *) 
   FDRE init_complete_r_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_complete_r_timing_i_1),
        .Q(init_complete_r_timing_orig),
        .R(I7));
FDRE \init_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[0] ),
        .Q(init_state_r1[0]),
        .R(I8));
FDRE \init_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[1] ),
        .Q(init_state_r1[1]),
        .R(I8));
FDRE \init_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[2] ),
        .Q(init_state_r1[2]),
        .R(I8));
FDRE \init_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[3] ),
        .Q(init_state_r1[3]),
        .R(I8));
FDRE \init_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[4] ),
        .Q(init_state_r1[4]),
        .R(I8));
FDRE \init_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[5] ),
        .Q(init_state_r1[5]),
        .R(I8));
FDRE \init_state_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_init_state_r_reg[6] ),
        .Q(init_state_r1[6]),
        .R(I8));
LUT6 #(
    .INIT(64'hFFF10000FFF1FFF1)) 
     \init_state_r[0]_i_1 
       (.I0(\n_0_init_state_r[0]_i_2 ),
        .I1(\n_0_init_state_r[0]_i_3 ),
        .I2(\n_0_init_state_r[0]_i_4 ),
        .I3(\n_0_init_state_r[0]_i_5 ),
        .I4(\n_0_init_state_r[0]_i_6 ),
        .I5(\n_0_init_state_r[0]_i_7 ),
        .O(\n_0_init_state_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hBABABABABBBBBABB)) 
     \init_state_r[0]_i_10 
       (.I0(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I1(\n_0_init_state_r[1]_i_12 ),
        .I2(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I3(I2),
        .I4(O9),
        .I5(O2),
        .O(\n_0_init_state_r[0]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4E00000F)) 
     \init_state_r[0]_i_11 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r[3]_i_10 ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r[0]_i_16 ),
        .O(\n_0_init_state_r[0]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hF0F0F0F4)) 
     \init_state_r[0]_i_12 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[0]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFCFCC5555)) 
     \init_state_r[0]_i_13 
       (.I0(ddr2_pre_flag_r),
        .I1(\n_0_init_state_r[4]_i_17 ),
        .I2(mem_init_done_r),
        .I3(cnt_init_af_done_r),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[0]_i_13 ));
LUT6 #(
    .INIT(64'h3030300003037373)) 
     \init_state_r[0]_i_14 
       (.I0(I13),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[0]_i_17 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[0]_i_14 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
     \init_state_r[0]_i_16 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(I2),
        .I3(O9),
        .I4(O2),
        .I5(\n_0_init_state_r[0]_i_18 ),
        .O(\n_0_init_state_r[0]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     \init_state_r[0]_i_17 
       (.I0(reg_ctrl_cnt_r_reg__0[1]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[3]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(\n_0_init_state_r[0]_i_17 ));
LUT6 #(
    .INIT(64'hFFDFDDDDDDDDDDDD)) 
     \init_state_r[0]_i_18 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(complex_row1_wr_done),
        .I3(O7),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[0]_i_18 ));
LUT6 #(
    .INIT(64'hAFA03F0FAFA03000)) 
     \init_state_r[0]_i_2 
       (.I0(\n_0_init_state_r[0]_i_8 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r[0]_i_9 ),
        .O(\n_0_init_state_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[0]_i_3 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[0]_i_3 ));
LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
     \init_state_r[0]_i_4 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r[0]_i_10 ),
        .I2(\n_0_init_state_r[0]_i_11 ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r[0]_i_12 ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_init_state_r[0]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FF020000)) 
     \init_state_r[0]_i_5 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r[0]_i_13 ),
        .I3(\n_0_init_state_r[0]_i_14 ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_init_state_r[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \init_state_r[0]_i_6 
       (.I0(O2),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \init_state_r[0]_i_7 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[0]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAA00088888)) 
     \init_state_r[0]_i_8 
       (.I0(\n_0_init_state_r[2]_i_6 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(rdlvl_last_byte_done),
        .I3(I14),
        .I4(pi_calib_done),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[0]_i_8 ));
LUT6 #(
    .INIT(64'hFFD5D5D500000000)) 
     \init_state_r[0]_i_9 
       (.I0(cnt_init_mr_done_r),
        .I1(mem_init_done_r),
        .I2(n_0_ddr2_refresh_flag_r_reg),
        .I3(I2),
        .I4(I3),
        .I5(\n_0_oclk_wr_cnt[3]_i_6 ),
        .O(\n_0_init_state_r[0]_i_9 ));
LUT5 #(
    .INIT(32'hAAAABABF)) 
     \init_state_r[1]_i_1 
       (.I0(\n_0_init_state_r[4]_i_2 ),
        .I1(\n_0_init_state_r[1]_i_2 ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r[1]_i_3 ),
        .I4(\n_0_init_state_r_reg[6] ),
        .O(\n_0_init_state_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hF0FFEAAFF00FEAAF)) 
     \init_state_r[1]_i_10 
       (.I0(n_0_mem_init_done_r_i_2),
        .I1(I13),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(mem_init_done_r),
        .O(\n_0_init_state_r[1]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \init_state_r[1]_i_11 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(cnt_cmd_done_r),
        .I3(wrcal_prech_req),
        .O(\n_0_init_state_r[1]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \init_state_r[1]_i_12 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(complex_num_reads_dec_reg__0[0]),
        .I2(complex_num_reads_dec_reg__0[1]),
        .I3(I2),
        .I4(complex_row0_rd_done),
        .I5(\n_0_init_state_r[6]_i_23 ),
        .O(\n_0_init_state_r[1]_i_12 ));
LUT6 #(
    .INIT(64'hD0D0D0D0D0D0DDD0)) 
     \init_state_r[1]_i_2 
       (.I0(\n_0_init_state_r[1]_i_4 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r[1]_i_5 ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r[1]_i_6 ),
        .O(\n_0_init_state_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
     \init_state_r[1]_i_3 
       (.I0(\n_0_init_state_r[1]_i_7 ),
        .I1(\n_0_init_state_r[1]_i_8 ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r[1]_i_9 ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r[1]_i_10 ),
        .O(\n_0_init_state_r[1]_i_3 ));
LUT6 #(
    .INIT(64'h4444EEEFEEEFEE45)) 
     \init_state_r[1]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r[5]_i_7 ),
        .I2(\n_0_init_state_r[1]_i_11 ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[1]_i_4 ));
LUT6 #(
    .INIT(64'h0000A525FFFFFFFF)) 
     \init_state_r[1]_i_5 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(O7),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[1]_i_5 ));
LUT6 #(
    .INIT(64'h33FF30F133FF31F1)) 
     \init_state_r[1]_i_6 
       (.I0(\n_0_init_state_r[1]_i_12 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(O2),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(n_0_complex_sample_cnt_inc_i_2),
        .O(\n_0_init_state_r[1]_i_6 ));
LUT6 #(
    .INIT(64'hC0C0D3D0FFFFFFFF)) 
     \init_state_r[1]_i_7 
       (.I0(\n_0_init_state_r[4]_i_16 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(ddr2_pre_flag_r),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[1]_i_7 ));
LUT6 #(
    .INIT(64'h00003C0C00003737)) 
     \init_state_r[1]_i_8 
       (.I0(I12),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(I13),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[1]_i_8 ));
LUT6 #(
    .INIT(64'h2200A000AA00AAFF)) 
     \init_state_r[1]_i_9 
       (.I0(\n_0_init_state_r[6]_i_20 ),
        .I1(reset_rd_addr_r1),
        .I2(I11),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[1]_i_9 ));
LUT6 #(
    .INIT(64'h0000015155550151)) 
     \init_state_r[2]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r[2]_i_2 ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[2]_i_3 ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r[2]_i_4 ),
        .O(\n_0_init_state_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
     \init_state_r[2]_i_10 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I1(\n_0_init_state_r[2]_i_16 ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .O(\n_0_init_state_r[2]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFBA00FFFFFFFF)) 
     \init_state_r[2]_i_11 
       (.I0(O2),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(I2),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[2]_i_11 ));
LUT6 #(
    .INIT(64'hFFFF8B00333F33FF)) 
     \init_state_r[2]_i_12 
       (.I0(O7),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r[3]_i_9 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[2]_i_12 ));
LUT6 #(
    .INIT(64'hF0305F3F0F3FFF3F)) 
     \init_state_r[2]_i_13 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r[2]_i_17 ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[2]_i_13 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \init_state_r[2]_i_14 
       (.I0(complex_num_writes_dec_reg__0[4]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(O9),
        .I3(I2),
        .I4(complex_num_writes_dec_reg__0[0]),
        .I5(complex_row0_wr_done),
        .O(\n_0_init_state_r[2]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[2]_i_16 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(\n_0_init_state_r[2]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h22222223)) 
     \init_state_r[2]_i_17 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(wrlvl_byte_redo),
        .I3(O2),
        .I4(I10),
        .O(\n_0_init_state_r[2]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h8F008FFF)) 
     \init_state_r[2]_i_2 
       (.I0(\n_0_init_state_r[2]_i_5 ),
        .I1(\n_0_init_state_r[2]_i_6 ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r[2]_i_7 ),
        .O(\n_0_init_state_r[2]_i_2 ));
LUT6 #(
    .INIT(64'hF700F700FFFF0000)) 
     \init_state_r[2]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r[2]_i_10 ),
        .I2(\n_0_init_state_r[2]_i_11 ),
        .I3(\n_0_init_state_r[2]_i_12 ),
        .I4(\n_0_init_state_r[2]_i_13 ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     \init_state_r[2]_i_5 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(pi_calib_done),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(I5),
        .O(\n_0_init_state_r[2]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFD00FFFFFFFF)) 
     \init_state_r[2]_i_6 
       (.I0(\n_0_init_state_r[2]_i_14 ),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(complex_num_writes_dec_reg__0[2]),
        .I3(O9),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[2]_i_6 ));
LUT6 #(
    .INIT(64'h0F0FFF0FE0E0F0F0)) 
     \init_state_r[2]_i_7 
       (.I0(cnt_init_mr_done_r),
        .I1(I13),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(mem_init_done_r),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[2]_i_7 ));
LUT5 #(
    .INIT(32'h9BBB5555)) 
     \init_state_r[2]_i_8 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(I2),
        .I3(I3),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[2]_i_8 ));
LUT6 #(
    .INIT(64'h8797878797979797)) 
     \init_state_r[2]_i_9 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(mem_init_done_r),
        .I4(cnt_init_af_done_r),
        .I5(\n_0_init_state_r[4]_i_17 ),
        .O(\n_0_init_state_r[2]_i_9 ));
LUT5 #(
    .INIT(32'h51015151)) 
     \init_state_r[3]_i_1 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[3]_i_2 ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[3]_i_3 ),
        .I4(\n_0_init_state_r[3]_i_4 ),
        .O(\n_0_init_state_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hAA08)) 
     \init_state_r[3]_i_10 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(I2),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(O2),
        .O(\n_0_init_state_r[3]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \init_state_r[3]_i_11 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[3]_i_11 ));
LUT6 #(
    .INIT(64'hCFDDCFDDCFDDFFDD)) 
     \init_state_r[3]_i_12 
       (.I0(\n_0_init_state_r[3]_i_16 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(mem_init_done_r),
        .O(\n_0_init_state_r[3]_i_12 ));
LUT6 #(
    .INIT(64'hF7F7F737F3F3F333)) 
     \init_state_r[3]_i_13 
       (.I0(I5),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(reset_rd_addr_r1),
        .I4(O9),
        .I5(pi_calib_done),
        .O(\n_0_init_state_r[3]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'h40FF)) 
     \init_state_r[3]_i_14 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(I2),
        .I2(I3),
        .I3(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[3]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h0000220F)) 
     \init_state_r[3]_i_15 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(ddr2_pre_flag_r),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[3]_i_15 ));
LUT6 #(
    .INIT(64'h0000800080008000)) 
     \init_state_r[3]_i_16 
       (.I0(n_0_ddr2_refresh_flag_r_reg),
        .I1(cnt_init_mr_done_r),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(I3),
        .I5(I2),
        .O(\n_0_init_state_r[3]_i_16 ));
LUT6 #(
    .INIT(64'hFF1DCC1DFFFFFFFF)) 
     \init_state_r[3]_i_4 
       (.I0(\n_0_init_state_r[3]_i_9 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r[3]_i_10 ),
        .I5(\n_0_init_state_r[3]_i_11 ),
        .O(\n_0_init_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'h2000AAAAA888AAAA)) 
     \init_state_r[3]_i_5 
       (.I0(\n_0_init_state_r[3]_i_12 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r[3]_i_13 ),
        .O(\n_0_init_state_r[3]_i_5 ));
LUT5 #(
    .INIT(32'h7F734F43)) 
     \init_state_r[3]_i_6 
       (.I0(\n_0_init_state_r[4]_i_11 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r[3]_i_14 ),
        .I4(\n_0_init_state_r[3]_i_15 ),
        .O(\n_0_init_state_r[3]_i_6 ));
LUT5 #(
    .INIT(32'h38FFC000)) 
     \init_state_r[3]_i_7 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[3]_i_7 ));
LUT6 #(
    .INIT(64'h2200220000002000)) 
     \init_state_r[3]_i_8 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(O9),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(O2),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[3]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \init_state_r[3]_i_9 
       (.I0(O2),
        .I1(O9),
        .I2(I2),
        .O(\n_0_init_state_r[3]_i_9 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFB)) 
     \init_state_r[4]_i_1 
       (.I0(\n_0_init_state_r[4]_i_2 ),
        .I1(\n_0_init_state_r[4]_i_3 ),
        .I2(\n_0_init_state_r[4]_i_4 ),
        .I3(\n_0_init_state_r[4]_i_5 ),
        .I4(\n_0_init_state_r[4]_i_6 ),
        .I5(\n_0_init_state_r_reg[6] ),
        .O(\n_0_init_state_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \init_state_r[4]_i_10 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[4]_i_10 ));
LUT6 #(
    .INIT(64'h5555555555555455)) 
     \init_state_r[4]_i_11 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .I3(reg_ctrl_cnt_r_reg__0[3]),
        .I4(reg_ctrl_cnt_r_reg__0[2]),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[4]_i_11 ));
LUT6 #(
    .INIT(64'hBBAABBBABBBABBBA)) 
     \init_state_r[4]_i_12 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r[5]_i_7 ),
        .I2(\n_0_init_state_r[5]_i_6 ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(wrcal_prech_req),
        .I5(\n_0_wrcal_reads[7]_i_5 ),
        .O(\n_0_init_state_r[4]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \init_state_r[4]_i_13 
       (.I0(O2),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(I2),
        .O(\n_0_init_state_r[4]_i_13 ));
LUT6 #(
    .INIT(64'h777777777F777777)) 
     \init_state_r[4]_i_14 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_wrcal_reads[7]_i_4 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(O7),
        .O(\n_0_init_state_r[4]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \init_state_r[4]_i_16 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .O(\n_0_init_state_r[4]_i_16 ));
LUT6 #(
    .INIT(64'h88888888888B8888)) 
     \init_state_r[4]_i_17 
       (.I0(mem_init_done_r),
        .I1(I13),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[0]),
        .I4(num_refresh_reg__0[3]),
        .I5(num_refresh_reg__0[2]),
        .O(\n_0_init_state_r[4]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \init_state_r[4]_i_2 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(O2),
        .O(\n_0_init_state_r[4]_i_2 ));
LUT6 #(
    .INIT(64'hFBFBFBFBFBEAFBFB)) 
     \init_state_r[4]_i_3 
       (.I0(\n_0_init_state_r[0]_i_3 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r[4]_i_7 ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r[4]_i_8 ),
        .O(\n_0_init_state_r[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000AAA800000000)) 
     \init_state_r[4]_i_4 
       (.I0(\n_0_init_state_r[4]_i_9 ),
        .I1(\n_0_init_state_r[4]_i_10 ),
        .I2(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I3(\n_0_init_state_r[4]_i_11 ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[4]_i_4 ));
LUT6 #(
    .INIT(64'h1001110155555555)) 
     \init_state_r[4]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ),
        .I1(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(cnt_cmd_done_r),
        .I5(\n_0_init_state_r[4]_i_12 ),
        .O(\n_0_init_state_r[4]_i_5 ));
LUT6 #(
    .INIT(64'h00000000BABEBEBE)) 
     \init_state_r[4]_i_6 
       (.I0(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r[4]_i_13 ),
        .I4(n_0_complex_sample_cnt_inc_i_2),
        .I5(\n_0_init_state_r[4]_i_14 ),
        .O(\n_0_init_state_r[4]_i_6 ));
LUT6 #(
    .INIT(64'h155F15FF15FF15FF)) 
     \init_state_r[4]_i_7 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(O9),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(pi_calib_done),
        .I5(I5),
        .O(\n_0_init_state_r[4]_i_7 ));
LUT6 #(
    .INIT(64'h00008F008F008F00)) 
     \init_state_r[4]_i_8 
       (.I0(n_0_ddr2_refresh_flag_r_reg),
        .I1(mem_init_done_r),
        .I2(cnt_init_mr_done_r),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(I2),
        .I5(I3),
        .O(\n_0_init_state_r[4]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF1FFF1F0)) 
     \init_state_r[4]_i_9 
       (.I0(\n_0_init_state_r[4]_i_16 ),
        .I1(\n_0_init_state_r[4]_i_17 ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(ddr2_pre_flag_r),
        .I5(n_0_complex_oclkdelay_calib_start_int_i_3),
        .O(\n_0_init_state_r[4]_i_9 ));
LUT6 #(
    .INIT(64'h0000000003F35555)) 
     \init_state_r[5]_i_1 
       (.I0(\n_0_init_state_r[5]_i_2 ),
        .I1(\n_0_init_state_r[5]_i_3 ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r[5]_i_4 ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[6] ),
        .O(\n_0_init_state_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h3FFFFFFFBBBBFFFF)) 
     \init_state_r[5]_i_2 
       (.I0(\n_0_init_state_r[5]_i_5 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[5]_i_2 ));
LUT6 #(
    .INIT(64'hA0F0A0F0FFFF080F)) 
     \init_state_r[5]_i_3 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(wrcal_prech_req),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[5]_i_6 ),
        .I4(\n_0_init_state_r[5]_i_7 ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[5]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
     \init_state_r[5]_i_4 
       (.I0(n_0_complex_sample_cnt_inc_i_2),
        .I1(I2),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(O2),
        .I4(\n_0_init_state_r[5]_i_8 ),
        .I5(\n_0_init_state_r[5]_i_9 ),
        .O(\n_0_init_state_r[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h1133F0FF)) 
     \init_state_r[5]_i_5 
       (.I0(reset_rd_addr_r1),
        .I1(O9),
        .I2(pi_calib_done),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[5]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[5]_i_6 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[5]_i_6 ));
LUT6 #(
    .INIT(64'h4444444444444440)) 
     \init_state_r[5]_i_7 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(wrlvl_byte_redo),
        .I4(O2),
        .I5(I10),
        .O(\n_0_init_state_r[5]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'hF7FF)) 
     \init_state_r[5]_i_8 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[5]_i_8 ));
LUT6 #(
    .INIT(64'h383C3F3F380C030F)) 
     \init_state_r[5]_i_9 
       (.I0(O7),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r[3]_i_9 ),
        .O(\n_0_init_state_r[5]_i_9 ));
LUT6 #(
    .INIT(64'hFB3BFF3FC808CC0C)) 
     \init_state_r[6]_i_1 
       (.I0(O2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r[6]_i_3 ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r[6]_i_4 ),
        .O(\n_0_init_state_r[6]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
     \init_state_r[6]_i_10 
       (.I0(\n_0_init_state_r[6]_i_19 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(n_0_complex_sample_cnt_inc_i_2),
        .I3(\n_0_init_state_r[6]_i_20 ),
        .I4(\n_0_init_state_r[6]_i_21 ),
        .I5(\n_0_init_state_r[6]_i_22 ),
        .O(\n_0_init_state_r[6]_i_10 ));
LUT6 #(
    .INIT(64'h00000000F0F000B0)) 
     \init_state_r[6]_i_11 
       (.I0(O9),
        .I1(I2),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(O2),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_complex_num_writes_dec[4]_i_6 ),
        .O(\n_0_init_state_r[6]_i_11 ));
LUT6 #(
    .INIT(64'h7777777777777F77)) 
     \init_state_r[6]_i_12 
       (.I0(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(oclk_wr_cnt_reg__0[1]),
        .I3(oclk_wr_cnt_reg__0[0]),
        .I4(oclk_wr_cnt_reg__0[2]),
        .I5(oclk_wr_cnt_reg__0[3]),
        .O(\n_0_init_state_r[6]_i_12 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \init_state_r[6]_i_13 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r[6]_i_23 ),
        .I2(complex_num_reads_dec_reg__0[1]),
        .I3(complex_num_reads_dec_reg__0[0]),
        .I4(complex_row0_rd_done),
        .I5(I2),
        .O(\n_0_init_state_r[6]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFEFEEEFEECFCC)) 
     \init_state_r[6]_i_14 
       (.I0(\n_0_complex_num_writes_dec[4]_i_6 ),
        .I1(O2),
        .I2(O9),
        .I3(I2),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[6]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
     \init_state_r[6]_i_15 
       (.I0(\n_0_init_state_r[6]_i_24 ),
        .I1(\n_0_init_state_r[6]_i_25 ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I3(\n_0_init_state_r[6]_i_26 ),
        .I4(\n_0_init_state_r[3]_i_10 ),
        .I5(\n_0_init_state_r[6]_i_27 ),
        .O(\n_0_init_state_r[6]_i_15 ));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \init_state_r[6]_i_16 
       (.I0(wrcal_wr_cnt_reg__0[1]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[2]),
        .I3(wrcal_wr_cnt_reg__0[3]),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[6]_i_16 ));
LUT6 #(
    .INIT(64'hCF05CF0FC000C00F)) 
     \init_state_r[6]_i_17 
       (.I0(wrcal_prech_req),
        .I1(n_0_burst_addr_r_reg),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r[6]_i_28 ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[6]_i_17 ));
LUT6 #(
    .INIT(64'h0F0F2F0F0F002F0F)) 
     \init_state_r[6]_i_18 
       (.I0(\n_0_init_state_r[6]_i_29 ),
        .I1(\n_0_init_state_r[6]_i_30 ),
        .I2(\n_0_init_state_r[2]_i_17 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(init_next_state046_out),
        .O(\n_0_init_state_r[6]_i_18 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FF80)) 
     \init_state_r[6]_i_19 
       (.I0(ck_addr_cmd_delay_done),
        .I1(\n_0_wrcal_reads[7]_i_5 ),
        .I2(calib_ctl_wren0),
        .I3(\n_0_init_state_r[6]_i_32 ),
        .I4(n_0_complex_ocal_odt_ext_i_2),
        .I5(\n_0_init_state_r[6]_i_33 ),
        .O(\n_0_init_state_r[6]_i_19 ));
LUT6 #(
    .INIT(64'hCAFAFAFAC0F0F0F0)) 
     \init_state_r[6]_i_2 
       (.I0(\n_0_init_state_r[6]_i_5 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(O2),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_init_state_r[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hFF10FFFF)) 
     \init_state_r[6]_i_20 
       (.I0(complex_num_writes_dec_reg__0[2]),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(\n_0_init_state_r[2]_i_14 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[6]_i_20 ));
LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
     \init_state_r[6]_i_21 
       (.I0(reset_rd_addr_r1),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[6]_i_21 ));
LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
     \init_state_r[6]_i_22 
       (.I0(\n_0_init_state_r[6]_i_34 ),
        .I1(\n_0_init_state_r[6]_i_35 ),
        .I2(\n_0_init_state_r[6]_i_36 ),
        .I3(\n_0_init_state_r[6]_i_37 ),
        .I4(\n_0_init_state_r[6]_i_38 ),
        .I5(\n_0_init_state_r[6]_i_39 ),
        .O(\n_0_init_state_r[6]_i_22 ));
LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[6]_i_23 
       (.I0(complex_num_reads_dec_reg__0[2]),
        .I1(complex_num_reads_dec_reg__0[3]),
        .O(\n_0_init_state_r[6]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h11110110)) 
     \init_state_r[6]_i_24 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(cnt_cmd_done_r),
        .O(\n_0_init_state_r[6]_i_24 ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \init_state_r[6]_i_25 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(\n_0_init_state_r[6]_i_25 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \init_state_r[6]_i_26 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[2]),
        .I4(complex_wait_cnt_reg__0[3]),
        .O(\n_0_init_state_r[6]_i_26 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h88888088)) 
     \init_state_r[6]_i_27 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(I2),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[6]_i_27 ));
LUT2 #(
    .INIT(4'h1)) 
     \init_state_r[6]_i_28 
       (.I0(O2),
        .I1(I10),
        .O(\n_0_init_state_r[6]_i_28 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \init_state_r[6]_i_29 
       (.I0(\n_0_wrcal_reads_reg[6] ),
        .I1(\n_0_wrcal_reads_reg[7] ),
        .I2(\n_0_wrcal_reads_reg[0] ),
        .I3(\n_0_wrcal_reads_reg[5] ),
        .I4(\n_0_wrcal_reads_reg[1] ),
        .I5(\n_0_wrcal_reads_reg[2] ),
        .O(\n_0_init_state_r[6]_i_29 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \init_state_r[6]_i_3 
       (.I0(ocal_act_wait_cnt_reg__0[3]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .I3(ocal_act_wait_cnt_reg__0[2]),
        .O(\n_0_init_state_r[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[6]_i_30 
       (.I0(\n_0_wrcal_reads_reg[3] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .O(\n_0_init_state_r[6]_i_30 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'hBCB0)) 
     \init_state_r[6]_i_32 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(cnt_init_pre_wait_done_r),
        .O(\n_0_init_state_r[6]_i_32 ));
LUT6 #(
    .INIT(64'hAAAAFFEFAAAAAAAA)) 
     \init_state_r[6]_i_33 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(cnt_dllk_zqinit_done_r),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[6]_i_33 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     \init_state_r[6]_i_34 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[6]_i_34 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \init_state_r[6]_i_35 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(cnt_cmd_done_r),
        .I3(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[6]_i_35 ));
LUT6 #(
    .INIT(64'h0000AAABFFFFFFFF)) 
     \init_state_r[6]_i_36 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(O2),
        .I3(I3),
        .I4(cnt_cmd_done_r),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[6]_i_36 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
     \init_state_r[6]_i_37 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_back_to_back_reads_2_1.num_reads_reg[2] ),
        .I2(\n_0_back_to_back_reads_2_1.num_reads_reg[0] ),
        .I3(\n_0_back_to_back_reads_2_1.num_reads_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[6]_i_37 ));
LUT6 #(
    .INIT(64'h1110111111101110)) 
     \init_state_r[6]_i_38 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(rdlvl_stg1_rank_done),
        .I3(O2),
        .I4(O9),
        .I5(I2),
        .O(\n_0_init_state_r[6]_i_38 ));
LUT6 #(
    .INIT(64'hFFF80000FFFFFFFF)) 
     \init_state_r[6]_i_39 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[6]_i_39 ));
LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
     \init_state_r[6]_i_4 
       (.I0(\n_0_init_state_r[6]_i_6 ),
        .I1(\n_0_init_state_r[6]_i_7 ),
        .I2(\n_0_init_state_r[6]_i_8 ),
        .I3(\n_0_init_state_r[6]_i_9 ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r[6]_i_10 ),
        .O(\n_0_init_state_r[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \init_state_r[6]_i_5 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[6]_i_5 ));
LUT6 #(
    .INIT(64'h0000CCC05050FFFF)) 
     \init_state_r[6]_i_6 
       (.I0(\n_0_init_state_r[6]_i_11 ),
        .I1(\n_0_init_state_r[6]_i_12 ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[5]_i_6 ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[6]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hAE)) 
     \init_state_r[6]_i_7 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[6]_i_7 ));
LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
     \init_state_r[6]_i_8 
       (.I0(n_0_complex_sample_cnt_inc_i_2),
        .I1(\n_0_init_state_r[6]_i_13 ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r[6]_i_14 ),
        .I4(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I5(\n_0_init_state_r[6]_i_15 ),
        .O(\n_0_init_state_r[6]_i_8 ));
LUT6 #(
    .INIT(64'h0000000200000F02)) 
     \init_state_r[6]_i_9 
       (.I0(\n_0_init_state_r[6]_i_16 ),
        .I1(\n_0_init_state_r[6]_i_17 ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r[6]_i_18 ),
        .O(\n_0_init_state_r[6]_i_9 ));
FDRE \init_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[0]_i_1 ),
        .Q(\n_0_init_state_r_reg[0] ),
        .R(I8));
FDRE \init_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[1]_i_1 ),
        .Q(\n_0_init_state_r_reg[1] ),
        .R(I8));
FDRE \init_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[2]_i_1 ),
        .Q(\n_0_init_state_r_reg[2] ),
        .R(I8));
MUXF7 \init_state_r_reg[2]_i_3 
       (.I0(\n_0_init_state_r[2]_i_8 ),
        .I1(\n_0_init_state_r[2]_i_9 ),
        .O(\n_0_init_state_r_reg[2]_i_3 ),
        .S(\n_0_init_state_r_reg[3] ));
FDRE \init_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[3]_i_1 ),
        .Q(\n_0_init_state_r_reg[3] ),
        .R(I8));
MUXF7 \init_state_r_reg[3]_i_2 
       (.I0(\n_0_init_state_r[3]_i_5 ),
        .I1(\n_0_init_state_r[3]_i_6 ),
        .O(\n_0_init_state_r_reg[3]_i_2 ),
        .S(\n_0_init_state_r_reg[4] ));
MUXF7 \init_state_r_reg[3]_i_3 
       (.I0(\n_0_init_state_r[3]_i_7 ),
        .I1(\n_0_init_state_r[3]_i_8 ),
        .O(\n_0_init_state_r_reg[3]_i_3 ),
        .S(\n_0_init_state_r_reg[4] ));
FDRE \init_state_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[4]_i_1 ),
        .Q(\n_0_init_state_r_reg[4] ),
        .R(I8));
FDRE \init_state_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[5]_i_1 ),
        .Q(\n_0_init_state_r_reg[5] ),
        .R(I8));
FDRE \init_state_r_reg[6] 
       (.C(CLK),
        .CE(\n_0_init_state_r[6]_i_1 ),
        .D(\n_0_init_state_r[6]_i_2 ),
        .Q(\n_0_init_state_r_reg[6] ),
        .R(I8));
LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
     mem_init_done_r_i_1
       (.I0(\n_0_init_state_r[0]_i_3 ),
        .I1(n_0_mem_init_done_r_i_2),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(mem_init_done_r),
        .O(n_0_mem_init_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     mem_init_done_r_i_2
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(cnt_init_mr_done_r),
        .I3(n_0_ddr2_refresh_flag_r_reg),
        .O(n_0_mem_init_done_r_i_2));
FDRE mem_init_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mem_init_done_r_i_1),
        .Q(mem_init_done_r),
        .R(I7));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_2
       (.I0(mc_ras_n),
        .I1(phy_address[25]),
        .I2(I20),
        .O(phy_dout[0]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_2__0
       (.I0(I83[29]),
        .I1(phy_wrdata[29]),
        .I2(I21),
        .O(O19[1]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_3
       (.I0(I89[22]),
        .I1(phy_address[25]),
        .I2(I21),
        .O(phy_dout[1]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_3__0
       (.I0(I83[13]),
        .I1(phy_wrdata[13]),
        .I2(I21),
        .O(O19[0]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_4
       (.I0(I83[61]),
        .I1(phy_wrdata[61]),
        .I2(I31),
        .O(O19[3]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_0_5_i_5
       (.I0(I83[45]),
        .I1(phy_wrdata[45]),
        .I2(I31),
        .O(O19[2]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_12_17_i_1
       (.I0(I89[3]),
        .I1(phy_address[16]),
        .I2(I20),
        .O(phy_dout[4]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_12_17_i_1__0
       (.I0(I89[8]),
        .I1(phy_address[21]),
        .I2(I20),
        .O(O54[0]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_12_17_i_1__1
       (.I0(I83[31]),
        .I1(phy_wrdata[31]),
        .I2(I21),
        .O(O19[9]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_12_17_i_2
       (.I0(I83[15]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O19[8]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_18_23_i_1
       (.I0(I89[14]),
        .I1(phy_address[16]),
        .I2(I20),
        .O(phy_dout[5]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_18_23_i_1__0
       (.I0(I89[19]),
        .I1(phy_address[21]),
        .I2(I20),
        .O(O54[1]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_18_23_i_1__1
       (.I0(I83[63]),
        .I1(phy_wrdata[63]),
        .I2(I31),
        .O(O19[11]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_18_23_i_2
       (.I0(I83[47]),
        .I1(phy_wrdata[47]),
        .I2(I31),
        .O(O19[10]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_24_29_i_1__1
       (.I0(I83[16]),
        .I1(phy_wrdata[24]),
        .I2(I21),
        .O(O18[5]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_24_29_i_2__1
       (.I0(I83[0]),
        .I1(phy_wrdata[12]),
        .I2(I21),
        .O(O18[4]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_24_29_i_3
       (.I0(I83[48]),
        .I1(phy_wrdata[60]),
        .I2(I31),
        .O(O18[7]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_24_29_i_4
       (.I0(I83[32]),
        .I1(phy_wrdata[40]),
        .I2(I21),
        .O(O18[6]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_1
       (.I0(I89[6]),
        .I1(phy_address[19]),
        .I2(I20),
        .O(O54[2]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_1__0
       (.I0(I83[22]),
        .I1(phy_wrdata[26]),
        .I2(I21),
        .O(O18[9]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_1__1
       (.I0(I83[28]),
        .I1(phy_wrdata[24]),
        .I2(I21),
        .O(O19[13]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_1__2
       (.I0(mc_ras_n),
        .I1(I20),
        .I2(phy_ras_n),
        .O(phy_dout[6]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_2
       (.I0(I89[17]),
        .I1(phy_address[19]),
        .I2(I20),
        .O(O54[3]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_2__0
       (.I0(I83[6]),
        .I1(phy_wrdata[14]),
        .I2(I21),
        .O(O18[8]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_2__1
       (.I0(I83[12]),
        .I1(phy_wrdata[12]),
        .I2(I21),
        .O(O19[12]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_3
       (.I0(I83[54]),
        .I1(phy_wrdata[62]),
        .I2(I31),
        .O(O18[11]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_3__0
       (.I0(I83[60]),
        .I1(phy_wrdata[60]),
        .I2(I31),
        .O(O19[15]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_4
       (.I0(I83[38]),
        .I1(phy_wrdata[46]),
        .I2(I21),
        .O(O18[10]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_30_35_i_4__0
       (.I0(I83[44]),
        .I1(phy_wrdata[40]),
        .I2(I21),
        .O(O19[14]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_36_41_i_1
       (.I0(I89[0]),
        .I1(phy_address[13]),
        .I2(I20),
        .O(phy_dout[7]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_36_41_i_1__0
       (.I0(I83[19]),
        .I1(phy_wrdata[31]),
        .I2(I21),
        .O(O18[13]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_36_41_i_1__1
       (.I0(I83[26]),
        .I1(phy_wrdata[26]),
        .I2(I21),
        .O(O19[17]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_1__2
       (.I0(mc_odt),
        .I1(I20),
        .I2(calib_odt),
        .O(O54[4]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_36_41_i_2
       (.I0(I83[3]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O18[12]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_36_41_i_2__0
       (.I0(I83[10]),
        .I1(phy_wrdata[14]),
        .I2(I21),
        .O(O19[16]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_1
       (.I0(I89[7]),
        .I1(phy_address[20]),
        .I2(I20),
        .O(O54[5]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_1__0
       (.I0(I89[11]),
        .I1(phy_address[13]),
        .I2(I20),
        .O(phy_dout[8]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_1__1
       (.I0(I83[51]),
        .I1(phy_wrdata[63]),
        .I2(I31),
        .O(O18[15]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_1__2
       (.I0(I83[58]),
        .I1(phy_wrdata[62]),
        .I2(I31),
        .O(O19[19]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_2
       (.I0(I89[10]),
        .I1(phy_address[23]),
        .I2(I20),
        .O(phy_dout[9]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_2__0
       (.I0(I89[18]),
        .I1(phy_address[20]),
        .I2(I20),
        .O(O54[6]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_2__1
       (.I0(I83[35]),
        .I1(phy_wrdata[47]),
        .I2(I21),
        .O(O18[14]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_2__2
       (.I0(I83[42]),
        .I1(phy_wrdata[46]),
        .I2(I31),
        .O(O19[18]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_42_47_i_3
       (.I0(I89[21]),
        .I1(phy_address[23]),
        .I2(I21),
        .O(phy_dout[10]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_1
       (.I0(I91[1]),
        .I1(I20),
        .I2(phy_bank[4]),
        .O(phy_dout[11]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_1__0
       (.I0(I89[4]),
        .I1(phy_address[17]),
        .I2(I20),
        .O(O54[7]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_1__1
       (.I0(I83[17]),
        .I1(phy_wrdata[29]),
        .I2(I21),
        .O(O18[17]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_1__2
       (.I0(I83[25]),
        .I1(phy_wrdata[29]),
        .I2(I21),
        .O(O19[21]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_2
       (.I0(I91[3]),
        .I1(I20),
        .I2(phy_bank[4]),
        .O(phy_dout[12]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_2__0
       (.I0(I89[15]),
        .I1(phy_address[17]),
        .I2(I20),
        .O(O54[8]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_2__1
       (.I0(I83[1]),
        .I1(phy_wrdata[13]),
        .I2(I21),
        .O(O18[16]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_2__2
       (.I0(I83[9]),
        .I1(phy_wrdata[13]),
        .I2(I21),
        .O(O19[20]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_3
       (.I0(I91[0]),
        .I1(I20),
        .I2(phy_bank[3]),
        .O(phy_dout[13]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_3__0
       (.I0(I83[49]),
        .I1(phy_wrdata[61]),
        .I2(I31),
        .O(O18[19]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_3__1
       (.I0(I83[57]),
        .I1(phy_wrdata[61]),
        .I2(I31),
        .O(O19[23]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_3__2
       (.I0(I96),
        .I1(I20),
        .I2(phy_we_n),
        .O(O54[9]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_4
       (.I0(I83[33]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O18[18]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_48_53_i_4__0
       (.I0(I83[41]),
        .I1(phy_wrdata[45]),
        .I2(I31),
        .O(O19[22]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_1
       (.I0(I91[2]),
        .I1(I20),
        .I2(phy_bank[3]),
        .O(phy_dout[14]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_1__0
       (.I0(I83[20]),
        .I1(phy_wrdata[24]),
        .I2(I21),
        .O(O18[21]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_1__1
       (.I0(I83[27]),
        .I1(phy_wrdata[31]),
        .I2(I21),
        .O(O19[25]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_2
       (.I0(I89[1]),
        .I1(phy_address[14]),
        .I2(I20),
        .O(phy_dout[15]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_2__0
       (.I0(I83[4]),
        .I1(phy_wrdata[12]),
        .I2(I21),
        .O(O18[20]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_2__1
       (.I0(I83[11]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O19[24]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_2__2
       (.I0(mc_cas_n),
        .I1(I20),
        .I2(phy_cs_n),
        .O(O54[10]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_3
       (.I0(I89[12]),
        .I1(phy_address[14]),
        .I2(I20),
        .O(phy_dout[16]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_3__0
       (.I0(I83[52]),
        .I1(phy_wrdata[60]),
        .I2(I31),
        .O(O18[23]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_3__1
       (.I0(I83[59]),
        .I1(phy_wrdata[63]),
        .I2(I31),
        .O(O19[27]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_4
       (.I0(I83[36]),
        .I1(phy_wrdata[40]),
        .I2(I21),
        .O(O18[22]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_54_59_i_4__0
       (.I0(I83[43]),
        .I1(phy_wrdata[47]),
        .I2(I31),
        .O(O19[26]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_1
       (.I0(I97[0]),
        .I1(I20),
        .I2(calib_cke),
        .O(O54[11]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_60_65_i_1__0
       (.I0(I89[5]),
        .I1(phy_address[18]),
        .I2(I20),
        .O(phy_dout[17]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_60_65_i_1__1
       (.I0(I83[23]),
        .I1(phy_wrdata[31]),
        .I2(I21),
        .O(O18[25]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_60_65_i_1__2
       (.I0(I83[30]),
        .I1(phy_wrdata[26]),
        .I2(I21),
        .O(O19[29]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_60_65_i_2
       (.I0(I83[7]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O18[24]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_60_65_i_2__0
       (.I0(I83[14]),
        .I1(phy_wrdata[14]),
        .I2(I21),
        .O(O19[28]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_1
       (.I0(I97[1]),
        .I1(I20),
        .I2(calib_cke),
        .O(O54[12]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_66_71_i_1__0
       (.I0(I89[16]),
        .I1(phy_address[18]),
        .I2(I20),
        .O(phy_dout[18]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_66_71_i_1__1
       (.I0(I83[55]),
        .I1(phy_wrdata[63]),
        .I2(I31),
        .O(O18[27]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_66_71_i_1__2
       (.I0(I83[62]),
        .I1(phy_wrdata[62]),
        .I2(I31),
        .O(O19[31]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_66_71_i_2
       (.I0(I83[39]),
        .I1(phy_wrdata[47]),
        .I2(I21),
        .O(O18[26]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_66_71_i_2__0
       (.I0(I83[46]),
        .I1(phy_wrdata[46]),
        .I2(I31),
        .O(O19[30]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_1__0
       (.I0(I89[2]),
        .I1(phy_address[15]),
        .I2(I20),
        .O(phy_dout[2]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_1__1
       (.I0(I83[18]),
        .I1(phy_wrdata[26]),
        .I2(I21),
        .O(O18[1]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_1__2
       (.I0(I83[24]),
        .I1(phy_wrdata[24]),
        .I2(I21),
        .O(O19[5]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_2
       (.I0(I89[13]),
        .I1(phy_address[15]),
        .I2(I20),
        .O(phy_dout[3]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_2__0
       (.I0(I83[2]),
        .I1(phy_wrdata[14]),
        .I2(I21),
        .O(O18[0]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_2__1
       (.I0(I83[8]),
        .I1(phy_wrdata[12]),
        .I2(I21),
        .O(O19[4]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_3
       (.I0(I83[50]),
        .I1(phy_wrdata[62]),
        .I2(I31),
        .O(O18[3]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_3__0
       (.I0(I83[56]),
        .I1(phy_wrdata[60]),
        .I2(I31),
        .O(O19[7]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_4
       (.I0(I83[34]),
        .I1(phy_wrdata[46]),
        .I2(I21),
        .O(O18[2]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_6_11_i_4__0
       (.I0(I83[40]),
        .I1(phy_wrdata[40]),
        .I2(I21),
        .O(O19[6]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_1
       (.I0(I89[9]),
        .I1(phy_address[22]),
        .I2(I20),
        .O(phy_dout[19]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_1__0
       (.I0(I83[21]),
        .I1(phy_wrdata[29]),
        .I2(I21),
        .O(O18[29]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_1__1
       (.I0(mc_cas_n),
        .I1(I20),
        .I2(phy_cas_n),
        .O(O54[13]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_2
       (.I0(I89[20]),
        .I1(phy_address[22]),
        .I2(I20),
        .O(phy_dout[20]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_2__0
       (.I0(I83[5]),
        .I1(phy_wrdata[13]),
        .I2(I21),
        .O(O18[28]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_3
       (.I0(I83[53]),
        .I1(phy_wrdata[61]),
        .I2(I31),
        .O(O18[31]));
LUT3 #(
    .INIT(8'hAC)) 
     mem_reg_0_15_72_77_i_4
       (.I0(I83[37]),
        .I1(phy_wrdata[45]),
        .I2(I21),
        .O(O18[30]));
LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
     mpr_rdlvl_start_i_1
       (.I0(I3),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(n_0_wrlvl_final_if_rst_i_3),
        .I5(O17),
        .O(n_0_mpr_rdlvl_start_i_1));
FDRE mpr_rdlvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mpr_rdlvl_start_i_1),
        .Q(O17),
        .R(I8));
LUT3 #(
    .INIT(8'hB8)) 
     \my_full[4]_i_3__0 
       (.I0(mc_wrdata_en),
        .I1(I6),
        .I2(O6),
        .O(mux_wrdata_en));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h0400FFFF)) 
     new_burst_r_i_1
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(\n_0_calib_cmd[2]_i_3 ),
        .I4(new_burst_r),
        .O(n_0_new_burst_r_i_1));
FDRE new_burst_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_new_burst_r_i_1),
        .Q(new_burst_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \num_refresh[0]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .O(p_0_in__9[0]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \num_refresh[1]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .I1(num_refresh_reg__0[1]),
        .O(p_0_in__9[1]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \num_refresh[2]_i_1 
       (.I0(num_refresh_reg__0[2]),
        .I1(num_refresh_reg__0[1]),
        .I2(num_refresh_reg__0[0]),
        .O(p_0_in__9[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
     \num_refresh[3]_i_1 
       (.I0(\n_0_num_refresh[3]_i_4 ),
        .I1(n_0_complex_oclkdelay_calib_start_int_i_3),
        .I2(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(I77),
        .I5(\n_0_num_refresh[3]_i_5 ),
        .O(\n_0_num_refresh[3]_i_1 ));
LUT3 #(
    .INIT(8'h2A)) 
     \num_refresh[3]_i_2 
       (.I0(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I1(I3),
        .I2(I2),
        .O(num_refresh0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \num_refresh[3]_i_3 
       (.I0(num_refresh_reg__0[3]),
        .I1(num_refresh_reg__0[0]),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[2]),
        .O(p_0_in__9[3]));
LUT6 #(
    .INIT(64'h0800040000000000)) 
     \num_refresh[3]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_oclk_wr_cnt[3]_i_6 ),
        .O(\n_0_num_refresh[3]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000009)) 
     \num_refresh[3]_i_5 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_num_refresh[3]_i_5 ));
FDRE \num_refresh_reg[0] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__9[0]),
        .Q(num_refresh_reg__0[0]),
        .R(\n_0_num_refresh[3]_i_1 ));
FDRE \num_refresh_reg[1] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__9[1]),
        .Q(num_refresh_reg__0[1]),
        .R(\n_0_num_refresh[3]_i_1 ));
FDRE \num_refresh_reg[2] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__9[2]),
        .Q(num_refresh_reg__0[2]),
        .R(\n_0_num_refresh[3]_i_1 ));
FDRE \num_refresh_reg[3] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__9[3]),
        .Q(num_refresh_reg__0[3]),
        .R(\n_0_num_refresh[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__7[0]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[0]),
        .I1(ocal_act_wait_cnt_reg__0[1]),
        .O(p_0_in__7[1]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[2]),
        .I1(ocal_act_wait_cnt_reg__0[1]),
        .I2(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__7[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
     \ocal_act_wait_cnt[3]_i_1 
       (.I0(I77),
        .I1(\n_0_init_state_r[0]_i_3 ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_ocal_act_wait_cnt[3]_i_3 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r[6]_i_3 ),
        .O(\n_0_ocal_act_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg__0[3]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .I3(ocal_act_wait_cnt_reg__0[2]),
        .O(p_0_in__7[3]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \ocal_act_wait_cnt[3]_i_3 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .O(\n_0_ocal_act_wait_cnt[3]_i_3 ));
FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__7[0]),
        .Q(ocal_act_wait_cnt_reg__0[0]),
        .R(\n_0_ocal_act_wait_cnt[3]_i_1 ));
FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__7[1]),
        .Q(ocal_act_wait_cnt_reg__0[1]),
        .R(\n_0_ocal_act_wait_cnt[3]_i_1 ));
FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__7[2]),
        .Q(ocal_act_wait_cnt_reg__0[2]),
        .R(\n_0_ocal_act_wait_cnt[3]_i_1 ));
FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__7[3]),
        .Q(ocal_act_wait_cnt_reg__0[3]),
        .R(\n_0_ocal_act_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg__0[0]),
        .O(\n_0_oclk_wr_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .O(\n_0_oclk_wr_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'hA9)) 
     \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg__0[2]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[1]),
        .O(\n_0_oclk_wr_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
     \oclk_wr_cnt[3]_i_1 
       (.I0(\n_0_oclk_wr_cnt[3]_i_4 ),
        .I1(oclk_wr_cnt_reg__0[3]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[0]),
        .I4(oclk_wr_cnt_reg__0[1]),
        .I5(I77),
        .O(\n_0_oclk_wr_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \oclk_wr_cnt[3]_i_2 
       (.I0(\n_0_init_state_r_reg[6] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I5(new_burst_r),
        .O(\n_0_oclk_wr_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .O(oclk_wr_cnt0__0));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \oclk_wr_cnt[3]_i_4 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(n_0_complex_ocal_odt_ext_i_2),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_oclk_wr_cnt[3]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \oclk_wr_cnt[3]_i_5 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .O(\n_0_oclk_wr_cnt[3]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \oclk_wr_cnt[3]_i_6 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_oclk_wr_cnt[3]_i_6 ));
FDRE \oclk_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_oclk_wr_cnt[3]_i_2 ),
        .D(\n_0_oclk_wr_cnt[0]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[0]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
FDRE \oclk_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_oclk_wr_cnt[3]_i_2 ),
        .D(\n_0_oclk_wr_cnt[1]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[1]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
FDSE \oclk_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_oclk_wr_cnt[3]_i_2 ),
        .D(\n_0_oclk_wr_cnt[2]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[2]),
        .S(\n_0_oclk_wr_cnt[3]_i_1 ));
FDRE \oclk_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_oclk_wr_cnt[3]_i_2 ),
        .D(oclk_wr_cnt0__0),
        .Q(oclk_wr_cnt_reg__0[3]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(I89[19]),
        .I1(phy_address[21]),
        .I2(I22),
        .I3(mem_out[3]),
        .I4(I95),
        .O(O43[3]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(I89[19]),
        .I1(phy_address[21]),
        .I2(I22),
        .I3(mem_out[2]),
        .I4(I95),
        .O(O43[2]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(I89[8]),
        .I1(phy_address[21]),
        .I2(I22),
        .I3(mem_out[1]),
        .I4(I95),
        .O(O43[1]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(I89[8]),
        .I1(phy_address[21]),
        .I2(I22),
        .I3(mem_out[0]),
        .I4(I95),
        .O(O43[0]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(I89[17]),
        .I1(phy_address[19]),
        .I2(I22),
        .I3(mem_out[7]),
        .I4(I95),
        .O(O44[3]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(I89[17]),
        .I1(phy_address[19]),
        .I2(I22),
        .I3(mem_out[6]),
        .I4(I95),
        .O(O44[2]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(I89[6]),
        .I1(phy_address[19]),
        .I2(I22),
        .I3(mem_out[5]),
        .I4(I95),
        .O(O44[1]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(I89[6]),
        .I1(phy_address[19]),
        .I2(I22),
        .I3(mem_out[4]),
        .I4(I95),
        .O(O44[0]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(I89[18]),
        .I1(phy_address[20]),
        .I2(I22),
        .I3(mem_out[15]),
        .I4(I95),
        .O(O45[7]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(I89[18]),
        .I1(phy_address[20]),
        .I2(I22),
        .I3(mem_out[14]),
        .I4(I95),
        .O(O45[6]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38 
       (.I0(I89[7]),
        .I1(phy_address[20]),
        .I2(I22),
        .I3(mem_out[13]),
        .I4(I95),
        .O(O45[5]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(I89[7]),
        .I1(phy_address[20]),
        .I2(I22),
        .I3(mem_out[12]),
        .I4(I95),
        .O(O45[4]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mc_odt),
        .I1(I22),
        .I2(calib_odt),
        .I3(mem_out[11]),
        .I4(I95),
        .O(O45[3]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mc_odt),
        .I1(I22),
        .I2(calib_odt),
        .I3(mem_out[10]),
        .I4(I95),
        .O(O45[2]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(mc_odt),
        .I1(I22),
        .I2(calib_odt),
        .I3(mem_out[9]),
        .I4(I95),
        .O(O45[1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(mc_odt),
        .I1(I22),
        .I2(calib_odt),
        .I3(mem_out[8]),
        .I4(I95),
        .O(O45[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46 
       (.I0(I96),
        .I1(I17),
        .I2(phy_we_n),
        .I3(mem_out[21]),
        .I4(I95),
        .O(O46[5]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(I96),
        .I1(I17),
        .I2(phy_we_n),
        .I3(mem_out[20]),
        .I4(I95),
        .O(O46[4]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(I89[15]),
        .I1(phy_address[17]),
        .I2(I17),
        .I3(mem_out[19]),
        .I4(I95),
        .O(O46[3]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(I89[15]),
        .I1(phy_address[17]),
        .I2(I17),
        .I3(mem_out[18]),
        .I4(I95),
        .O(O46[2]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50 
       (.I0(I89[4]),
        .I1(phy_address[17]),
        .I2(I17),
        .I3(mem_out[17]),
        .I4(I95),
        .O(O46[1]));
LUT5 #(
    .INIT(32'hACACFF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51 
       (.I0(I89[4]),
        .I1(phy_address[17]),
        .I2(I17),
        .I3(mem_out[16]),
        .I4(I95),
        .O(O46[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_58 
       (.I0(mc_cas_n),
        .I1(I17),
        .I2(phy_cs_n),
        .I3(mem_out[23]),
        .I4(I95),
        .O(O47[1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_59 
       (.I0(mc_cas_n),
        .I1(I17),
        .I2(phy_cs_n),
        .I3(mem_out[22]),
        .I4(I95),
        .O(O47[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64 
       (.I0(I97[1]),
        .I1(I17),
        .I2(calib_cke),
        .I3(mem_out[27]),
        .I4(I95),
        .O(O48[3]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65 
       (.I0(I97[1]),
        .I1(I17),
        .I2(calib_cke),
        .I3(mem_out[26]),
        .I4(I95),
        .O(O48[2]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_66 
       (.I0(I97[0]),
        .I1(I17),
        .I2(calib_cke),
        .I3(mem_out[25]),
        .I4(I95),
        .O(O48[1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_67 
       (.I0(I97[0]),
        .I1(I17),
        .I2(calib_cke),
        .I3(mem_out[24]),
        .I4(I95),
        .O(O48[0]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_72 
       (.I0(mc_cas_n),
        .I1(I17),
        .I2(phy_cas_n),
        .I3(mem_out[29]),
        .I4(I95),
        .O(O49[1]));
LUT5 #(
    .INIT(32'hB8B8FF00)) 
     \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73 
       (.I0(mc_cas_n),
        .I1(I17),
        .I2(phy_cas_n),
        .I3(mem_out[28]),
        .I4(I95),
        .O(O49[0]));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     \one_rank.stg1_wr_done_i_1 
       (.I0(O7),
        .I1(stg1_wr_done),
        .I2(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I3(rdlvl_last_byte_done),
        .I4(O3),
        .I5(complex_byte_rd_done),
        .O(\n_0_one_rank.stg1_wr_done_i_1 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \one_rank.stg1_wr_done_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(stg1_wr_done));
FDRE \one_rank.stg1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_one_rank.stg1_wr_done_i_1 ),
        .Q(O7),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000B8FF)) 
     out_fifo_i_1
       (.I0(mc_wrdata_en),
        .I1(I17),
        .I2(O6),
        .I3(I86),
        .I4(A_of_data_full),
        .O(of_wren_pre));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_14
       (.I0(I83[50]),
        .I1(phy_wrdata[62]),
        .I2(I18),
        .I3(I86),
        .I4(I87[3]),
        .O(D1[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_14__0
       (.I0(I89[13]),
        .I1(phy_address[15]),
        .I2(I19),
        .I3(I88),
        .I4(I90[7]),
        .O(O33[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_14__1
       (.I0(I83[56]),
        .I1(phy_wrdata[60]),
        .I2(I6),
        .I3(I92),
        .I4(I93[7]),
        .O(O41[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_15
       (.I0(I83[34]),
        .I1(phy_wrdata[46]),
        .I2(I18),
        .I3(I86),
        .I4(I87[2]),
        .O(D1[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_15__0
       (.I0(I89[13]),
        .I1(phy_address[15]),
        .I2(I19),
        .I3(I88),
        .I4(I90[6]),
        .O(O33[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_15__1
       (.I0(I83[40]),
        .I1(phy_wrdata[40]),
        .I2(I6),
        .I3(I92),
        .I4(I93[6]),
        .O(O41[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_16
       (.I0(I83[18]),
        .I1(phy_wrdata[26]),
        .I2(I18),
        .I3(I86),
        .I4(I87[1]),
        .O(D1[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_16__0
       (.I0(I89[2]),
        .I1(phy_address[15]),
        .I2(I19),
        .I3(I88),
        .I4(I90[5]),
        .O(O33[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_16__1
       (.I0(I83[24]),
        .I1(phy_wrdata[24]),
        .I2(I6),
        .I3(I92),
        .I4(I93[5]),
        .O(O41[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_17
       (.I0(I83[2]),
        .I1(phy_wrdata[14]),
        .I2(I18),
        .I3(I86),
        .I4(I87[0]),
        .O(D1[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_17__0
       (.I0(I89[2]),
        .I1(phy_address[15]),
        .I2(I19),
        .I3(I88),
        .I4(I90[4]),
        .O(O33[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_17__1
       (.I0(I83[8]),
        .I1(phy_wrdata[12]),
        .I2(I6),
        .I3(I92),
        .I4(I93[4]),
        .O(O41[0]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h00EF)) 
     out_fifo_i_1__0
       (.I0(I18),
        .I1(O5),
        .I2(I88),
        .I3(B_of_ctl_full),
        .O(of_wren_pre_2));
LUT5 #(
    .INIT(32'h0000B8FF)) 
     out_fifo_i_1__1
       (.I0(mc_wrdata_en),
        .I1(I19),
        .I2(O6),
        .I3(I92),
        .I4(C_of_data_full),
        .O(of_wren_pre_3));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_22__0
       (.I0(I89[14]),
        .I1(phy_address[16]),
        .I2(I19),
        .I3(I88),
        .I4(I90[11]),
        .O(O32[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_22__1
       (.I0(I83[63]),
        .I1(phy_wrdata[63]),
        .I2(I6),
        .I3(I92),
        .I4(I93[11]),
        .O(O40[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_23__0
       (.I0(I89[14]),
        .I1(phy_address[16]),
        .I2(I19),
        .I3(I88),
        .I4(I90[10]),
        .O(O32[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_23__1
       (.I0(I83[47]),
        .I1(phy_wrdata[47]),
        .I2(I6),
        .I3(I92),
        .I4(I93[10]),
        .O(O40[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_24__0
       (.I0(I89[3]),
        .I1(phy_address[16]),
        .I2(I19),
        .I3(I88),
        .I4(I90[9]),
        .O(O32[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_24__1
       (.I0(I83[31]),
        .I1(phy_wrdata[31]),
        .I2(I6),
        .I3(I92),
        .I4(I93[9]),
        .O(O40[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_25__0
       (.I0(I89[3]),
        .I1(phy_address[16]),
        .I2(I19),
        .I3(I88),
        .I4(I90[8]),
        .O(O32[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_25__1
       (.I0(I83[15]),
        .I1(phy_wrdata[45]),
        .I2(I6),
        .I3(I92),
        .I4(I93[8]),
        .O(O40[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_30
       (.I0(I83[48]),
        .I1(phy_wrdata[60]),
        .I2(I18),
        .I3(I86),
        .I4(I87[7]),
        .O(D3[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_31
       (.I0(I83[32]),
        .I1(phy_wrdata[40]),
        .I2(I18),
        .I3(I86),
        .I4(I87[6]),
        .O(D3[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_32
       (.I0(I83[16]),
        .I1(phy_wrdata[24]),
        .I2(I18),
        .I3(I86),
        .I4(I87[5]),
        .O(D3[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_33
       (.I0(I83[0]),
        .I1(phy_wrdata[12]),
        .I2(I18),
        .I3(I86),
        .I4(I87[4]),
        .O(D3[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_38
       (.I0(I83[54]),
        .I1(phy_wrdata[62]),
        .I2(I18),
        .I3(I86),
        .I4(I87[11]),
        .O(D4[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_38__1
       (.I0(I83[60]),
        .I1(phy_wrdata[60]),
        .I2(I6),
        .I3(I92),
        .I4(I93[15]),
        .O(O39[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_39
       (.I0(I83[38]),
        .I1(phy_wrdata[46]),
        .I2(I18),
        .I3(I86),
        .I4(I87[10]),
        .O(D4[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_39__1
       (.I0(I83[44]),
        .I1(phy_wrdata[40]),
        .I2(I6),
        .I3(I92),
        .I4(I93[14]),
        .O(O39[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_40
       (.I0(I83[22]),
        .I1(phy_wrdata[26]),
        .I2(I18),
        .I3(I86),
        .I4(I87[9]),
        .O(D4[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_40__0
       (.I0(mc_ras_n),
        .I1(I19),
        .I2(phy_ras_n),
        .I3(I88),
        .I4(I90[13]),
        .O(O30[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_40__1
       (.I0(I83[28]),
        .I1(phy_wrdata[24]),
        .I2(I6),
        .I3(I92),
        .I4(I93[13]),
        .O(O39[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_41
       (.I0(I83[6]),
        .I1(phy_wrdata[14]),
        .I2(I18),
        .I3(I86),
        .I4(I87[8]),
        .O(D4[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_41__0
       (.I0(mc_ras_n),
        .I1(I19),
        .I2(phy_ras_n),
        .I3(I88),
        .I4(I90[12]),
        .O(O30[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_41__1
       (.I0(I83[12]),
        .I1(phy_wrdata[12]),
        .I2(I6),
        .I3(I92),
        .I4(I93[12]),
        .O(O39[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_42__0
       (.I0(I89[21]),
        .I1(phy_address[23]),
        .I2(I19),
        .I3(I88),
        .I4(I90[21]),
        .O(O29[7]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_43__0
       (.I0(I89[21]),
        .I1(phy_address[23]),
        .I2(I19),
        .I3(I88),
        .I4(I90[20]),
        .O(O29[6]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_44__0
       (.I0(I89[10]),
        .I1(phy_address[23]),
        .I2(I19),
        .I3(I88),
        .I4(I90[19]),
        .O(O29[5]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_45__0
       (.I0(I89[10]),
        .I1(phy_address[23]),
        .I2(I19),
        .I3(I88),
        .I4(I90[18]),
        .O(O29[4]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_46
       (.I0(I83[51]),
        .I1(phy_wrdata[63]),
        .I2(I18),
        .I3(I86),
        .I4(I87[15]),
        .O(D5[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_46__0
       (.I0(I89[11]),
        .I1(phy_address[13]),
        .I2(I19),
        .I3(I88),
        .I4(I90[17]),
        .O(O29[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_46__1
       (.I0(I83[58]),
        .I1(phy_wrdata[62]),
        .I2(I6),
        .I3(I92),
        .I4(I93[19]),
        .O(O38[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_47
       (.I0(I83[35]),
        .I1(phy_wrdata[47]),
        .I2(I18),
        .I3(I86),
        .I4(I87[14]),
        .O(D5[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_47__0
       (.I0(I89[11]),
        .I1(phy_address[13]),
        .I2(I19),
        .I3(I88),
        .I4(I90[16]),
        .O(O29[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_47__1
       (.I0(I83[42]),
        .I1(phy_wrdata[46]),
        .I2(I6),
        .I3(I92),
        .I4(I93[18]),
        .O(O38[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_48
       (.I0(I83[19]),
        .I1(phy_wrdata[31]),
        .I2(I18),
        .I3(I86),
        .I4(I87[13]),
        .O(D5[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_48__0
       (.I0(I89[0]),
        .I1(phy_address[13]),
        .I2(I19),
        .I3(I88),
        .I4(I90[15]),
        .O(O29[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_48__1
       (.I0(I83[26]),
        .I1(phy_wrdata[26]),
        .I2(I6),
        .I3(I92),
        .I4(I93[17]),
        .O(O38[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_49
       (.I0(I83[3]),
        .I1(phy_wrdata[45]),
        .I2(I18),
        .I3(I86),
        .I4(I87[12]),
        .O(D5[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_49__0
       (.I0(I89[0]),
        .I1(phy_address[13]),
        .I2(I19),
        .I3(I88),
        .I4(I90[14]),
        .O(O29[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_49__1
       (.I0(I83[10]),
        .I1(phy_wrdata[14]),
        .I2(I6),
        .I3(I92),
        .I4(I93[16]),
        .O(O38[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_50__0
       (.I0(I91[2]),
        .I1(I18),
        .I2(phy_bank[3]),
        .I3(I88),
        .I4(I90[29]),
        .O(O28[7]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_51__0
       (.I0(I91[2]),
        .I1(I18),
        .I2(phy_bank[3]),
        .I3(I88),
        .I4(I90[28]),
        .O(O28[6]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_52__0
       (.I0(I91[0]),
        .I1(I19),
        .I2(phy_bank[3]),
        .I3(I88),
        .I4(I90[27]),
        .O(O28[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_53__0
       (.I0(I91[0]),
        .I1(I19),
        .I2(phy_bank[3]),
        .I3(I88),
        .I4(I90[26]),
        .O(O28[4]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_54
       (.I0(I83[49]),
        .I1(phy_wrdata[61]),
        .I2(I18),
        .I3(I86),
        .I4(I87[19]),
        .O(D6[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_54__0
       (.I0(I91[3]),
        .I1(I19),
        .I2(phy_bank[4]),
        .I3(I88),
        .I4(I90[25]),
        .O(O28[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_54__1
       (.I0(I83[57]),
        .I1(phy_wrdata[61]),
        .I2(I6),
        .I3(I92),
        .I4(I93[23]),
        .O(O37[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_55
       (.I0(I83[33]),
        .I1(phy_wrdata[45]),
        .I2(I18),
        .I3(I86),
        .I4(I87[18]),
        .O(D6[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_55__0
       (.I0(I91[3]),
        .I1(I19),
        .I2(phy_bank[4]),
        .I3(I88),
        .I4(I90[24]),
        .O(O28[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_55__1
       (.I0(I83[41]),
        .I1(phy_wrdata[45]),
        .I2(I6),
        .I3(I92),
        .I4(I93[22]),
        .O(O37[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_56
       (.I0(I83[17]),
        .I1(phy_wrdata[29]),
        .I2(I18),
        .I3(I86),
        .I4(I87[17]),
        .O(D6[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_56__0
       (.I0(I91[1]),
        .I1(I19),
        .I2(phy_bank[4]),
        .I3(I88),
        .I4(I90[23]),
        .O(O28[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_56__1
       (.I0(I83[25]),
        .I1(phy_wrdata[29]),
        .I2(I6),
        .I3(I92),
        .I4(I93[21]),
        .O(O37[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_57
       (.I0(I83[1]),
        .I1(phy_wrdata[13]),
        .I2(I18),
        .I3(I86),
        .I4(I87[16]),
        .O(D6[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_57__0
       (.I0(I91[1]),
        .I1(I19),
        .I2(phy_bank[4]),
        .I3(I88),
        .I4(I90[22]),
        .O(O28[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_57__1
       (.I0(I83[9]),
        .I1(phy_wrdata[13]),
        .I2(I6),
        .I3(I92),
        .I4(I93[20]),
        .O(O37[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_62
       (.I0(I83[52]),
        .I1(phy_wrdata[60]),
        .I2(I17),
        .I3(I86),
        .I4(I87[23]),
        .O(D7[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_62__0
       (.I0(I89[12]),
        .I1(phy_address[14]),
        .I2(I18),
        .I3(I88),
        .I4(I90[33]),
        .O(O26[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_62__1
       (.I0(I83[59]),
        .I1(phy_wrdata[63]),
        .I2(I19),
        .I3(I92),
        .I4(I93[27]),
        .O(O36[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_63
       (.I0(I83[36]),
        .I1(phy_wrdata[40]),
        .I2(I17),
        .I3(I86),
        .I4(I87[22]),
        .O(D7[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_63__0
       (.I0(I89[12]),
        .I1(phy_address[14]),
        .I2(I18),
        .I3(I88),
        .I4(I90[32]),
        .O(O26[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_63__1
       (.I0(I83[43]),
        .I1(phy_wrdata[47]),
        .I2(I19),
        .I3(I92),
        .I4(I93[26]),
        .O(O36[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_64
       (.I0(I83[20]),
        .I1(phy_wrdata[24]),
        .I2(I18),
        .I3(I86),
        .I4(I87[21]),
        .O(D7[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_64__0
       (.I0(I89[1]),
        .I1(phy_address[14]),
        .I2(I18),
        .I3(I88),
        .I4(I90[31]),
        .O(O26[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_64__1
       (.I0(I83[27]),
        .I1(phy_wrdata[31]),
        .I2(I6),
        .I3(I92),
        .I4(I93[25]),
        .O(O36[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_65
       (.I0(I83[4]),
        .I1(phy_wrdata[12]),
        .I2(I18),
        .I3(I86),
        .I4(I87[20]),
        .O(D7[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_65__0
       (.I0(I89[1]),
        .I1(phy_address[14]),
        .I2(I18),
        .I3(I88),
        .I4(I90[30]),
        .O(O26[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_65__1
       (.I0(I83[11]),
        .I1(phy_wrdata[45]),
        .I2(I6),
        .I3(I92),
        .I4(I93[24]),
        .O(O36[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_6__0
       (.I0(I89[22]),
        .I1(phy_address[25]),
        .I2(I19),
        .I3(I88),
        .I4(I90[3]),
        .O(D0[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_6__1
       (.I0(I83[61]),
        .I1(phy_wrdata[61]),
        .I2(I6),
        .I3(I92),
        .I4(I93[3]),
        .O(O42[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_70
       (.I0(I83[55]),
        .I1(phy_wrdata[63]),
        .I2(I17),
        .I3(I86),
        .I4(I87[27]),
        .O(D8[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_70__0
       (.I0(I89[16]),
        .I1(phy_address[18]),
        .I2(I18),
        .I3(I88),
        .I4(I90[37]),
        .O(O25[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_70__1
       (.I0(I83[62]),
        .I1(phy_wrdata[62]),
        .I2(I19),
        .I3(I92),
        .I4(I93[31]),
        .O(O35[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_71
       (.I0(I83[39]),
        .I1(phy_wrdata[47]),
        .I2(I17),
        .I3(I86),
        .I4(I87[26]),
        .O(D8[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_71__0
       (.I0(I89[16]),
        .I1(phy_address[18]),
        .I2(I18),
        .I3(I88),
        .I4(I90[36]),
        .O(O25[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_71__1
       (.I0(I83[46]),
        .I1(phy_wrdata[46]),
        .I2(I19),
        .I3(I92),
        .I4(I93[30]),
        .O(O35[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_72
       (.I0(I83[23]),
        .I1(phy_wrdata[31]),
        .I2(I17),
        .I3(I86),
        .I4(I87[25]),
        .O(D8[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_72__0
       (.I0(I89[5]),
        .I1(phy_address[18]),
        .I2(I18),
        .I3(I88),
        .I4(I90[35]),
        .O(O25[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_72__1
       (.I0(I83[30]),
        .I1(phy_wrdata[26]),
        .I2(I19),
        .I3(I92),
        .I4(I93[29]),
        .O(O35[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_73
       (.I0(I83[7]),
        .I1(phy_wrdata[45]),
        .I2(I17),
        .I3(I86),
        .I4(I87[24]),
        .O(D8[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_73__0
       (.I0(I89[5]),
        .I1(phy_address[18]),
        .I2(I18),
        .I3(I88),
        .I4(I90[34]),
        .O(O25[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_73__1
       (.I0(I83[14]),
        .I1(phy_wrdata[14]),
        .I2(I19),
        .I3(I92),
        .I4(I93[28]),
        .O(O35[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_76
       (.I0(I83[53]),
        .I1(phy_wrdata[61]),
        .I2(I17),
        .I3(I86),
        .I4(I87[31]),
        .O(D9[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_77
       (.I0(I83[37]),
        .I1(phy_wrdata[45]),
        .I2(I17),
        .I3(I86),
        .I4(I87[30]),
        .O(D9[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_78
       (.I0(I83[21]),
        .I1(phy_wrdata[29]),
        .I2(I17),
        .I3(I86),
        .I4(I87[29]),
        .O(D9[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_78__0
       (.I0(I89[20]),
        .I1(phy_address[22]),
        .I2(I18),
        .I3(I88),
        .I4(I90[41]),
        .O(O24[3]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_79
       (.I0(I83[5]),
        .I1(phy_wrdata[13]),
        .I2(I17),
        .I3(I86),
        .I4(I87[28]),
        .O(D9[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_79__0
       (.I0(I89[20]),
        .I1(phy_address[22]),
        .I2(I18),
        .I3(I88),
        .I4(I90[40]),
        .O(O24[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_7__0
       (.I0(I89[22]),
        .I1(phy_address[25]),
        .I2(I19),
        .I3(I88),
        .I4(I90[2]),
        .O(D0[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_7__1
       (.I0(I83[45]),
        .I1(phy_wrdata[45]),
        .I2(I6),
        .I3(I92),
        .I4(I93[2]),
        .O(O42[2]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_80
       (.I0(I89[9]),
        .I1(phy_address[22]),
        .I2(I18),
        .I3(I88),
        .I4(I90[39]),
        .O(O24[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_81
       (.I0(I89[9]),
        .I1(phy_address[22]),
        .I2(I18),
        .I3(I88),
        .I4(I90[38]),
        .O(O24[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_8__0
       (.I0(mc_ras_n),
        .I1(phy_address[25]),
        .I2(I19),
        .I3(I88),
        .I4(I90[1]),
        .O(D0[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_8__1
       (.I0(I83[29]),
        .I1(phy_wrdata[29]),
        .I2(I6),
        .I3(I92),
        .I4(I93[1]),
        .O(O42[1]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_9__0
       (.I0(mc_ras_n),
        .I1(phy_address[25]),
        .I2(I19),
        .I3(I88),
        .I4(I90[0]),
        .O(D0[0]));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     out_fifo_i_9__1
       (.I0(I83[13]),
        .I1(phy_wrdata[13]),
        .I2(I6),
        .I3(I92),
        .I4(I93[0]),
        .O(O42[0]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'hE)) 
     phy_control_i_i_1
       (.I0(I6),
        .I1(O5),
        .O(mux_cmd_wren));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_10
       (.I0(mc_cmd[1]),
        .I1(calib_cmd[1]),
        .I2(I20),
        .O(PHYCTLWD[1]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_11
       (.I0(mc_cmd[0]),
        .I1(calib_cmd[0]),
        .I2(I20),
        .O(PHYCTLWD[0]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_3
       (.I0(I110),
        .I1(calib_data_offset_0[5]),
        .I2(I20),
        .O(PHYCTLWD[8]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_4
       (.I0(I109),
        .I1(calib_data_offset_0[4]),
        .I2(I20),
        .O(PHYCTLWD[7]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_5
       (.I0(I108),
        .I1(calib_data_offset_0[3]),
        .I2(I20),
        .O(PHYCTLWD[6]));
LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_6
       (.I0(I107),
        .I1(calib_data_offset_0[2]),
        .I2(I20),
        .O(PHYCTLWD[5]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_7
       (.I0(I106),
        .I1(calib_data_offset_0[1]),
        .I2(I20),
        .O(PHYCTLWD[4]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_8
       (.I0(I105),
        .I1(calib_data_offset_0[0]),
        .I2(I20),
        .O(PHYCTLWD[3]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     phy_control_i_i_9
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(I20),
        .O(PHYCTLWD[2]));
FDRE pi_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(n_0_pi_calib_done_r_i_1));
FDRE pi_calib_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pi_calib_done_r_i_1),
        .Q(pi_calib_done_r),
        .R(I7));
LUT2 #(
    .INIT(4'h2)) 
     pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state046_out));
FDRE pi_calib_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_next_state046_out),
        .Q(pi_calib_rank_done_r),
        .R(I8));
FDRE pi_dqs_found_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(pi_dqs_found_done_r1),
        .R(I8));
LUT5 #(
    .INIT(32'h000000AE)) 
     pi_dqs_found_start_i_1
       (.I0(O16),
        .I1(\n_0_back_to_back_reads_2_1.num_reads[2]_i_2 ),
        .I2(I3),
        .I3(wrlvl_byte_redo),
        .I4(I77),
        .O(n_0_pi_dqs_found_start_i_1));
FDRE pi_dqs_found_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pi_dqs_found_start_i_1),
        .Q(O16),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pi_phase_locked_all_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pi_phase_locked_all_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pi_phase_locked_all_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE pi_phase_locked_all_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
FDRE prbs_rdlvl_done_pulse_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(O3),
        .R(1'b0));
(* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
   SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(prech_done_pre),
        .Q(\n_0_prech_done_dly_r_reg[15]_srl16 ));
LUT5 #(
    .INIT(32'h00002F00)) 
     \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(cnt_cmd_done_r),
        .I1(n_0_prech_pending_r_i_2),
        .I2(n_0_prech_pending_r_i_3),
        .I3(n_0_prech_pending_r_reg),
        .I4(O2),
        .O(prech_done_pre));
FDRE prech_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_prech_done_dly_r_reg[15]_srl16 ),
        .Q(prech_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000FFFFD000)) 
     prech_pending_r_i_1
       (.I0(cnt_cmd_done_r),
        .I1(n_0_prech_pending_r_i_2),
        .I2(n_0_prech_pending_r_i_3),
        .I3(n_0_prech_pending_r_reg),
        .I4(O2),
        .I5(I77),
        .O(n_0_prech_pending_r_i_1));
LUT6 #(
    .INIT(64'h0D000D0D0D0D0D0D)) 
     prech_pending_r_i_2
       (.I0(rdlvl_last_byte_done_r),
        .I1(n_0_prech_pending_r_i_4),
        .I2(n_0_prech_pending_r_i_5),
        .I3(n_0_prech_pending_r_i_6),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r[4]_i_10 ),
        .O(n_0_prech_pending_r_i_2));
LUT6 #(
    .INIT(64'h0000000010100010)) 
     prech_pending_r_i_3
       (.I0(stg1_wr_done),
        .I1(n_0_rdlvl_stg1_start_i_2),
        .I2(n_0_prech_pending_r_i_7),
        .I3(dqs_found_prech_req),
        .I4(n_0_prech_pending_r_i_4),
        .I5(\n_0_num_refresh[3]_i_4 ),
        .O(n_0_prech_pending_r_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
     prech_pending_r_i_4
       (.I0(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(n_0_prech_pending_r_i_4));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     prech_pending_r_i_5
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_prech_pending_r_i_5));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hFFF7)) 
     prech_pending_r_i_6
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .O(n_0_prech_pending_r_i_6));
LUT6 #(
    .INIT(64'h0700070777777777)) 
     prech_pending_r_i_7
       (.I0(n_0_prech_pending_r_i_8),
        .I1(complex_oclkdelay_calib_start_r1),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9 ),
        .I3(n_0_prech_pending_r_i_4),
        .I4(cnt_cmd_done_r),
        .I5(O9),
        .O(n_0_prech_pending_r_i_7));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     prech_pending_r_i_8
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(n_0_complex_oclkdelay_calib_start_int_i_3),
        .O(n_0_prech_pending_r_i_8));
FDRE prech_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_prech_pending_r_i_1),
        .Q(n_0_prech_pending_r_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h54545554)) 
     prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(wrcal_prech_req),
        .I2(rdlvl_prech_req),
        .I3(dqs_found_prech_req),
        .I4(O10),
        .O(prech_req_posedge_r0));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     prech_req_posedge_r_i_2
       (.I0(n_0_complex_ocal_odt_ext_i_2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(O10));
FDRE prech_req_posedge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(O2),
        .R(I7));
FDRE prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(I7));
LUT5 #(
    .INIT(32'h80000000)) 
     pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(n_0_pwron_ce_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(n_0_pwron_ce_r_i_2));
FDRE pwron_ce_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pwron_ce_r_i_1),
        .Q(pwron_ce_r),
        .R(I7));
FDRE rdlvl_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
(* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
   SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(rdlvl_start_pre),
        .Q(\n_0_rdlvl_start_dly0_r_reg[13]_srl14 ));
FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rdlvl_start_dly0_r_reg[13]_srl14 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
     rdlvl_start_pre_i_1
       (.I0(I3),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(n_0_rdlvl_start_pre_i_2),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(rdlvl_start_pre),
        .O(n_0_rdlvl_start_pre_i_1));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     rdlvl_start_pre_i_2
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .O(n_0_rdlvl_start_pre_i_2));
FDRE rdlvl_start_pre_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rdlvl_start_pre_i_1),
        .Q(rdlvl_start_pre),
        .R(I7));
FDRE rdlvl_stg1_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O9),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(n_0_rdlvl_stg1_start_i_2),
        .I2(I3),
        .I3(O8),
        .O(n_0_rdlvl_stg1_start_i_1));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     rdlvl_stg1_start_i_2
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(n_0_complex_ocal_odt_ext_i_2),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(n_0_rdlvl_stg1_start_i_2));
FDRE rdlvl_stg1_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rdlvl_stg1_start_i_1),
        .Q(O8),
        .R(I8));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     read_calib_i_1
       (.I0(phy_read_calib),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(n_0_read_calib_i_2),
        .I4(pi_calib_done),
        .I5(I77),
        .O(n_0_read_calib_i_1));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'hFFFFFBFF)) 
     read_calib_i_2
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .O(n_0_read_calib_i_2));
FDRE read_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_read_calib_i_1),
        .Q(phy_read_calib),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00D2)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_9 
       (.I0(init_complete_r1_timing),
        .I1(if_empty_v),
        .I2(tail_r),
        .I3(I84),
        .O(ADDRC));
LUT1 #(
    .INIT(2'h1)) 
     \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__8[0]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .O(p_0_in__8[1]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[2]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__8[2]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(n_0_complex_ocal_odt_ext_i_2),
        .O(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_oclk_wr_cnt[3]_i_6 ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_reg_ctrl_cnt_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg__0[3]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[1]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(p_0_in__8[3]));
FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__8[0]),
        .Q(reg_ctrl_cnt_r_reg__0[0]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__8[1]),
        .Q(reg_ctrl_cnt_r_reg__0[1]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__8[2]),
        .Q(reg_ctrl_cnt_r_reg__0[2]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__8[3]),
        .Q(reg_ctrl_cnt_r_reg__0[3]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
FDRE reset_rd_addr_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_complex_ocal_reset_rd_addr_reg),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[0]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[1]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[2]));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[3]));
LUT2 #(
    .INIT(4'h1)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_10 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_3 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_4 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_5 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_6 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_7 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_8 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[3]_i_9 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[4]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFF08FFFF)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ),
        .I1(wr_victim_inc),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5 ),
        .I3(I77),
        .I4(O9),
        .I5(I2),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
LUT6 #(
    .INIT(64'h4545454445454545)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_11 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18 ),
        .I1(reset_rd_addr_r1),
        .I2(complex_sample_cnt_inc_r2),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5 ),
        .I5(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_12 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_13 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_14 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_15 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_16 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16 ));
LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_17 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_18 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I4(O7),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_19 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_19 ));
LUT6 #(
    .INIT(64'hDDD0DDDDDDD0DDD0)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_2 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6 ),
        .I1(O7),
        .I2(reset_rd_addr_r1),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7 ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8 ),
        .I5(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_20 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(O7),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I5(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_3 
       (.I0(\n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .O(complex_row_cnt1_in[6]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_4 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ));
LUT3 #(
    .INIT(8'hFE)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_5 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_6 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_4 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_7 
       (.I0(wr_victim_inc),
        .I1(complex_sample_cnt_inc_r2),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_8 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_12 ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_8 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \row_cnt_victim_rotate.complex_row_cnt[6]_i_9 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_9 ));
LUT5 #(
    .INIT(32'h000044E4)) 
     \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .I1(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .I2(\n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ),
        .I3(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_11 ),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1 ));
LUT3 #(
    .INIT(8'hF8)) 
     \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(reset_rd_addr_r1),
        .I1(O7),
        .I2(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ),
        .O(\n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[0]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[0] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[1]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[1] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[2]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[2] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[3]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
CARRY4 \row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_1_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_2_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_3_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_3 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_4 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_5 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_6 }),
        .O({\n_4_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_5_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_6_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ,\n_7_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 }),
        .S({\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_7 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_8 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_9 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[3]_i_10 }));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[4]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[4] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[5]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[5] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(CLK),
        .CE(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_2 ),
        .D(complex_row_cnt1_in[6]),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[6] ),
        .R(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_1 ));
CARRY4 \row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 
       (.CI(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[3]_i_2 ),
        .CO({\NLW_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10_CO_UNCONNECTED [3],\n_1_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ,\n_2_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ,\n_3_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_13 }),
        .O({\n_4_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ,\n_5_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ,\n_6_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 ,\n_7_row_cnt_victim_rotate.complex_row_cnt_reg[6]_i_10 }),
        .S({\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_14 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_15 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_16 ,\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_17 }));
FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1 ),
        .Q(\n_0_row_cnt_victim_rotate.complex_row_cnt_reg[7] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'h04)) 
     sr_valid_r_i_1
       (.I0(I42),
        .I1(O8),
        .I2(I15),
        .O(sr_valid_r112_out));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[6]_i_2 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .O(\n_0_stg1_wr_rd_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h82AA)) 
     \stg1_wr_rd_cnt[1]_i_1 
       (.I0(I4),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .O(\n_0_stg1_wr_rd_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'hFD57)) 
     \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_stg1_wr_rd_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h008AAA8AAA8A008A)) 
     \stg1_wr_rd_cnt[3]_i_1 
       (.I0(I4),
        .I1(I2),
        .I2(\n_0_stg1_wr_rd_cnt[3]_i_2 ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I5(\n_0_stg1_wr_rd_cnt[5]_i_2 ),
        .O(\n_0_stg1_wr_rd_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'h00005D00)) 
     \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_rd_done),
        .I2(complex_row1_rd_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\n_0_stg1_wr_rd_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h8288AAAA)) 
     \stg1_wr_rd_cnt[4]_i_1 
       (.I0(I4),
        .I1(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I3(\n_0_stg1_wr_rd_cnt[5]_i_2 ),
        .I4(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .O(\n_0_stg1_wr_rd_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hEEEBEEEEAAAAAAAA)) 
     \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[6]_i_2 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I4(\n_0_stg1_wr_rd_cnt[5]_i_2 ),
        .I5(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .O(\n_0_stg1_wr_rd_cnt[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \stg1_wr_rd_cnt[5]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_stg1_wr_rd_cnt[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'hBEAA)) 
     \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[6]_i_2 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .O(\n_0_stg1_wr_rd_cnt[6]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt[3]_i_2 ),
        .I1(I4),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .O(\n_0_stg1_wr_rd_cnt[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'hA208)) 
     \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .O(\n_0_stg1_wr_rd_cnt[7]_i_1 ));
LUT5 #(
    .INIT(32'hFF5D5D5D)) 
     \stg1_wr_rd_cnt[8]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_3 ),
        .I1(new_burst_r),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I4(I2),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
LUT6 #(
    .INIT(64'h8080800880808080)) 
     \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .I1(I4),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I5(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .I1(I4),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \stg1_wr_rd_cnt[8]_i_4 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_oclk_wr_cnt[3]_i_5 ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_4 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \stg1_wr_rd_cnt[8]_i_5 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FF7F0000)) 
     \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(n_0_complex_oclkdelay_calib_start_int_i_2),
        .I4(n_0_complex_sample_cnt_inc_i_2),
        .I5(rdlvl_last_byte_done),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \stg1_wr_rd_cnt[8]_i_8 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_8 ));
FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[0]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[1]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[2]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[3]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[4]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[5]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[6]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[7]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_1 ),
        .D(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'h00AE)) 
     \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(O9),
        .I2(n_0_complex_row1_rd_done_i_2),
        .I3(complex_row0_wr_done0),
        .O(\n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1 ));
LUT6 #(
    .INIT(64'hDFDDDFFFDDDDDDDD)) 
     \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(I78),
        .I1(complex_byte_rd_done),
        .I2(\n_0_complex_row_cnt_ocal[7]_i_7 ),
        .I3(I2),
        .I4(\n_0_row_cnt_victim_rotate.complex_row_cnt[6]_i_6 ),
        .I5(wr_victim_inc),
        .O(complex_row0_wr_done0));
FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_done_victim_rotate.complex_row0_wr_done_i_1 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'h00AE)) 
     \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_wr_done),
        .I2(n_0_complex_row1_rd_done_i_2),
        .I3(complex_row0_wr_done0),
        .O(\n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1 ));
FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_done_victim_rotate.complex_row1_wr_done_i_1 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     wr_en_inferred__0_i_1
       (.I0(O5),
        .I1(I6),
        .I2(I79),
        .O(wr_en));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     wr_en_inferred__0_i_1__0
       (.I0(O5),
        .I1(I6),
        .I2(I81),
        .O(wr_en_0));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \wr_ptr[2]_i_1__3 
       (.I0(O5),
        .I1(I6),
        .I2(I80),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \wr_ptr[2]_i_1__4 
       (.I0(O5),
        .I1(I6),
        .I2(I82),
        .O(O14));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     wr_victim_inc_i_1
       (.I0(n_0_wr_victim_inc_i_2),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(complex_row0_wr_done),
        .I5(O7),
        .O(wr_victim_inc0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     wr_victim_inc_i_2
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(n_0_wr_victim_inc_i_2));
FDRE wr_victim_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_victim_inc0),
        .Q(wr_victim_inc),
        .R(I7));
LUT6 #(
    .INIT(64'h0004000000000000)) 
     wrcal_rd_wait_i_1
       (.I0(I77),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(n_0_wrcal_rd_wait_i_2),
        .I5(n_0_wrcal_rd_wait_i_3),
        .O(wrcal_rd_wait3_out));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h1)) 
     wrcal_rd_wait_i_2
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(n_0_wrcal_rd_wait_i_2));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h2)) 
     wrcal_rd_wait_i_3
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .O(n_0_wrcal_rd_wait_i_3));
FDRE wrcal_rd_wait_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_rd_wait3_out),
        .Q(wrcal_rd_wait),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \wrcal_reads[0]_i_1 
       (.I0(\n_0_wrcal_reads[7]_i_7 ),
        .I1(\n_0_wrcal_reads_reg[0] ),
        .O(\n_0_wrcal_reads[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hF9)) 
     \wrcal_reads[1]_i_1 
       (.I0(\n_0_wrcal_reads_reg[1] ),
        .I1(\n_0_wrcal_reads_reg[0] ),
        .I2(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'hFFE1)) 
     \wrcal_reads[2]_i_1 
       (.I0(\n_0_wrcal_reads_reg[0] ),
        .I1(\n_0_wrcal_reads_reg[1] ),
        .I2(\n_0_wrcal_reads_reg[2] ),
        .I3(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'hFFFFFE01)) 
     \wrcal_reads[3]_i_1 
       (.I0(\n_0_wrcal_reads_reg[0] ),
        .I1(\n_0_wrcal_reads_reg[1] ),
        .I2(\n_0_wrcal_reads_reg[2] ),
        .I3(\n_0_wrcal_reads_reg[3] ),
        .I4(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \wrcal_reads[4]_i_1 
       (.I0(\n_0_wrcal_reads_reg[2] ),
        .I1(\n_0_wrcal_reads_reg[1] ),
        .I2(\n_0_wrcal_reads_reg[0] ),
        .I3(\n_0_wrcal_reads_reg[3] ),
        .I4(\n_0_wrcal_reads_reg[4] ),
        .I5(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'hFFFFFD02)) 
     \wrcal_reads[5]_i_1 
       (.I0(\n_0_wrcal_reads[6]_i_2 ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads_reg[3] ),
        .I3(\n_0_wrcal_reads_reg[5] ),
        .I4(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0010)) 
     \wrcal_reads[6]_i_1 
       (.I0(\n_0_wrcal_reads_reg[3] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads[6]_i_2 ),
        .I3(\n_0_wrcal_reads_reg[5] ),
        .I4(\n_0_wrcal_reads_reg[6] ),
        .I5(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \wrcal_reads[6]_i_2 
       (.I0(\n_0_wrcal_reads_reg[0] ),
        .I1(\n_0_wrcal_reads_reg[1] ),
        .I2(\n_0_wrcal_reads_reg[2] ),
        .O(\n_0_wrcal_reads[6]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
     \wrcal_reads[7]_i_1 
       (.I0(I77),
        .I1(\n_0_wrcal_reads[7]_i_4 ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_wrcal_reads[7]_i_5 ),
        .O(wrcal_reads02_out));
LUT4 #(
    .INIT(16'hFFFD)) 
     \wrcal_reads[7]_i_2 
       (.I0(\n_0_wrcal_reads[7]_i_6 ),
        .I1(\n_0_wrcal_reads_reg[6] ),
        .I2(\n_0_wrcal_reads_reg[7] ),
        .I3(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hFFD2)) 
     \wrcal_reads[7]_i_3 
       (.I0(\n_0_wrcal_reads[7]_i_6 ),
        .I1(\n_0_wrcal_reads_reg[6] ),
        .I2(\n_0_wrcal_reads_reg[7] ),
        .I3(\n_0_wrcal_reads[7]_i_7 ),
        .O(\n_0_wrcal_reads[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \wrcal_reads[7]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .O(\n_0_wrcal_reads[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \wrcal_reads[7]_i_5 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_wrcal_reads[7]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \wrcal_reads[7]_i_6 
       (.I0(\n_0_wrcal_reads_reg[3] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads_reg[0] ),
        .I3(\n_0_wrcal_reads_reg[1] ),
        .I4(\n_0_wrcal_reads_reg[2] ),
        .I5(\n_0_wrcal_reads_reg[5] ),
        .O(\n_0_wrcal_reads[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \wrcal_reads[7]_i_7 
       (.I0(\n_0_wrcal_reads[7]_i_8 ),
        .I1(\n_0_wrcal_reads[7]_i_6 ),
        .I2(\n_0_wrcal_reads_reg[6] ),
        .I3(\n_0_wrcal_reads_reg[7] ),
        .O(\n_0_wrcal_reads[7]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \wrcal_reads[7]_i_8 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[6] ),
        .I5(\n_0_wrcal_reads[7]_i_4 ),
        .O(\n_0_wrcal_reads[7]_i_8 ));
FDRE \wrcal_reads_reg[0] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[0]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[0] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[1] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[1]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[1] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[2] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[2]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[2] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[3] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[3]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[3] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[4] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[4]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[4] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[5] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[5]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[5] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[6] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[6]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[6] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[7] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[7]_i_3 ),
        .Q(\n_0_wrcal_reads_reg[7] ),
        .R(wrcal_reads02_out));
(* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
   SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\n_0_wrcal_start_dly_r_reg[4]_srl5_i_1 ),
        .Q(\n_0_wrcal_start_dly_r_reg[4]_srl5 ));
LUT6 #(
    .INIT(64'h0000000400000008)) 
     \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_wrcal_start_dly_r_reg[4]_srl5_i_1 ));
FDRE \wrcal_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_start_dly_r_reg[4]_srl5 ),
        .Q(\n_0_wrcal_start_dly_r_reg[5] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h000E)) 
     wrcal_start_i_1
       (.I0(O15),
        .I1(\n_0_wrcal_start_dly_r_reg[5] ),
        .I2(wrlvl_byte_redo),
        .I3(I77),
        .O(n_0_wrcal_start_i_1));
FDRE wrcal_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrcal_start_i_1),
        .Q(O15),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .O(\n_0_wrcal_wr_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[1]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .O(\n_0_wrcal_wr_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'hA9)) 
     \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[2]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .O(wrcal_wr_cnt0__0[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
     \wrcal_wr_cnt[3]_i_1 
       (.I0(\n_0_wrcal_wr_cnt[3]_i_4 ),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[3]),
        .I4(wrcal_wr_cnt_reg__0[2]),
        .I5(I77),
        .O(\n_0_wrcal_wr_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \wrcal_wr_cnt[3]_i_2 
       (.I0(n_0_complex_ocal_odt_ext_i_2),
        .I1(\n_0_init_state_r_reg[6] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I5(new_burst_r),
        .O(\n_0_wrcal_wr_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[2]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[0]),
        .O(wrcal_wr_cnt0__0[3]));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \wrcal_wr_cnt[3]_i_4 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(n_0_complex_ocal_odt_ext_i_2),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_wrcal_wr_cnt[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \wrcal_wr_cnt[3]_i_5 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .O(\n_0_wrcal_wr_cnt[3]_i_5 ));
FDRE \wrcal_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(\n_0_wrcal_wr_cnt[0]_i_1 ),
        .Q(wrcal_wr_cnt_reg__0[0]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
FDRE \wrcal_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(\n_0_wrcal_wr_cnt[1]_i_1 ),
        .Q(wrcal_wr_cnt_reg__0[1]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
FDSE \wrcal_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(wrcal_wr_cnt0__0[2]),
        .Q(wrcal_wr_cnt_reg__0[2]),
        .S(\n_0_wrcal_wr_cnt[3]_i_1 ));
FDRE \wrcal_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(wrcal_wr_cnt0__0[3]),
        .Q(wrcal_wr_cnt_reg__0[3]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h707F)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 
       (.I0(O11),
        .I1(wrcal_pat_cnt),
        .I2(I2),
        .I3(wrdata_pat_cnt[0]),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'h02CE)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(I2),
        .I2(wrdata_pat_cnt[0]),
        .I3(O11),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'hEE2E)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(I2),
        .I2(wrcal_pat_cnt),
        .I3(O11),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1 
       (.I0(O11),
        .I1(wrcal_pat_cnt),
        .I2(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1 
       (.I0(I2),
        .I1(wrcal_pat_cnt),
        .I2(O11),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hC0C5)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(O11),
        .I2(I2),
        .I3(wrdata_pat_cnt[1]),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 
       (.I0(O11),
        .I1(wrdata_pat_cnt[0]),
        .I2(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1 
       (.I0(O11),
        .I1(I2),
        .I2(wrdata_pat_cnt[0]),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hC5)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt),
        .I2(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 
       (.I0(wrcal_pat_cnt),
        .I1(I2),
        .I2(O11),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'h0C55)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(O11),
        .I2(wrcal_pat_cnt),
        .I3(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 
       (.I0(O11),
        .I1(wrcal_pat_cnt),
        .I2(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'hC055)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 
       (.I0(wrdata_pat_cnt[0]),
        .I1(O11),
        .I2(wrcal_pat_cnt),
        .I3(I2),
        .O(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 ));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 ),
        .Q(phy_wrdata[12]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 ),
        .Q(phy_wrdata[13]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 ),
        .Q(phy_wrdata[14]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[24] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[24]_i_1 ),
        .Q(phy_wrdata[24]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[26] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[26]_i_1 ),
        .Q(phy_wrdata[26]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 ),
        .Q(phy_wrdata[29]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 ),
        .Q(phy_wrdata[31]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[40] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[40]_i_1 ),
        .Q(phy_wrdata[40]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45] 
       (.C(CLK),
        .CE(I29),
        .D(I30),
        .Q(phy_wrdata[45]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[46] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 ),
        .Q(phy_wrdata[46]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] 
       (.C(CLK),
        .CE(I29),
        .D(I2),
        .Q(phy_wrdata[47]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 ),
        .Q(phy_wrdata[60]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 ),
        .Q(phy_wrdata[61]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 ),
        .Q(phy_wrdata[62]),
        .R(1'b0));
FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] 
       (.C(CLK),
        .CE(I29),
        .D(\n_0_wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 ),
        .Q(phy_wrdata[63]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'hFB00)) 
     \wrdqen_div2.phy_wrdata_en_r1_i_1 
       (.I0(n_0_wrlvl_final_if_rst_i_4),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_4 ),
        .I2(\n_0_calib_cmd[2]_i_2 ),
        .I3(new_burst_r),
        .O(phy_wrdata_en_r10));
FDRE \wrdqen_div2.phy_wrdata_en_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en_r10),
        .Q(phy_wrdata_en_r1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h15)) 
     \wrdqen_div2.wrcal_pat_cnt[0]_i_1 
       (.I0(O11),
        .I1(n_0_calib_wrdata_en_i_2),
        .I2(first_wrcal_pat_r),
        .O(\n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h0EEE)) 
     \wrdqen_div2.wrcal_pat_cnt[1]_i_1 
       (.I0(wrcal_pat_cnt),
        .I1(O11),
        .I2(n_0_calib_wrdata_en_i_2),
        .I3(first_wrcal_pat_r),
        .O(\n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1 ));
FDRE \wrdqen_div2.wrcal_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrdqen_div2.wrcal_pat_cnt[0]_i_1 ),
        .Q(O11),
        .R(1'b0));
FDRE \wrdqen_div2.wrcal_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrdqen_div2.wrcal_pat_cnt[1]_i_1 ),
        .Q(wrcal_pat_cnt),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h15)) 
     \wrdqen_div2.wrdata_pat_cnt[0]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(n_0_calib_wrdata_en_i_2),
        .I2(first_rdlvl_pat_r),
        .O(\n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h0EEE)) 
     \wrdqen_div2.wrdata_pat_cnt[1]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrdata_pat_cnt[1]),
        .I2(n_0_calib_wrdata_en_i_2),
        .I3(first_rdlvl_pat_r),
        .O(\n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1 ));
FDRE \wrdqen_div2.wrdata_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrdqen_div2.wrdata_pat_cnt[0]_i_1 ),
        .Q(wrdata_pat_cnt[0]),
        .R(1'b0));
FDRE \wrdqen_div2.wrdata_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrdqen_div2.wrdata_pat_cnt[1]_i_1 ),
        .Q(wrdata_pat_cnt[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000AB)) 
     wrlvl_final_if_rst_i_1
       (.I0(wrlvl_final_if_rst),
        .I1(n_0_wrlvl_final_if_rst_i_2),
        .I2(n_0_wrlvl_final_if_rst_i_3),
        .I3(I84),
        .I4(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I5(n_0_wrlvl_final_if_rst_i_4),
        .O(n_0_wrlvl_final_if_rst_i_1));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     wrlvl_final_if_rst_i_2
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .O(n_0_wrlvl_final_if_rst_i_2));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     wrlvl_final_if_rst_i_3
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[6] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .O(n_0_wrlvl_final_if_rst_i_3));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     wrlvl_final_if_rst_i_4
       (.I0(\n_0_wrcal_wr_cnt[3]_i_5 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[6] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_wrlvl_final_if_rst_i_4));
FDRE wrlvl_final_if_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrlvl_final_if_rst_i_1),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_rdlvl" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_rdlvl
   (detect_edge_done_r,
    O1,
    O2,
    O3,
    O4,
    O10,
    O5,
    O6,
    sr_valid_r2,
    O7,
    O8,
    idel_pat0_match_rise0_r,
    idel_pat1_match_rise0_and_r,
    idel_pat0_match_fall1_r,
    idel_pat1_match_fall1_and_r,
    idel_pat0_match_fall0_r,
    idel_pat1_match_fall0_and_r,
    idel_pat0_match_rise1_r,
    idel_pat1_match_rise1_and_r,
    pat1_match_rise0_r,
    idel_pat0_match_rise0_and_r,
    idel_pat0_match_fall0_and_r,
    idel_pat0_match_rise1_and_r,
    idel_pat0_match_fall1_and_r,
    cal1_wait_cnt_en_r,
    idelay_ce_int,
    idelay_inc_int,
    out,
    samp_edge_cnt0_en_r,
    pat0_match_rise0_r,
    pat1_match_rise0_and_r,
    pat0_match_fall1_r,
    pat1_match_fall1_and_r,
    pat0_match_fall0_r,
    pat1_match_fall0_and_r,
    pat0_match_rise1_r,
    pat1_match_rise1_and_r,
    pat0_match_rise0_and_r,
    pat0_match_fall1_and_r,
    pat0_match_fall0_and_r,
    pat0_match_rise1_and_r,
    O9,
    p_0_in106_in,
    p_0_in103_in,
    p_0_in100_in,
    p_0_in97_in,
    p_0_in94_in,
    p_0_in91_in,
    O11,
    O12,
    O13,
    p_1_in17_in,
    p_1_in14_in,
    p_1_in11_in,
    p_1_in8_in,
    p_1_in5_in,
    p_1_in2_in,
    O14,
    O15,
    mpr_rdlvl_start_r,
    rdlvl_stg1_start_r,
    dqs_po_dec_done_r2,
    rdlvl_prech_req,
    O16,
    pb_detect_edge_done_r,
    O17,
    pb_found_stable_eye_r,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    idel_pat1_match_rise0_r,
    idel_pat1_match_fall1_r,
    idel_pat1_match_fall0_r,
    idel_pat1_match_rise1_r,
    cal1_wait_r,
    O27,
    O28,
    pat1_match_fall1_r,
    pat1_match_fall0_r,
    pat1_match_rise1_r,
    O29,
    p_3_in309_in,
    p_3_in283_in,
    p_3_in257_in,
    p_3_in231_in,
    p_3_in205_in,
    p_3_in179_in,
    p_3_in153_in,
    O30,
    p_1_in310_in,
    p_1_in284_in,
    p_1_in258_in,
    p_1_in232_in,
    p_1_in206_in,
    p_1_in180_in,
    p_1_in154_in,
    O31,
    p_0_in307_in,
    p_0_in281_in,
    p_0_in255_in,
    p_0_in229_in,
    p_0_in203_in,
    p_0_in177_in,
    p_0_in151_in,
    O32,
    p_2_in308_in,
    p_2_in282_in,
    p_2_in256_in,
    p_2_in230_in,
    p_2_in204_in,
    p_2_in178_in,
    p_2_in152_in,
    O33,
    p_3_in296_in,
    p_3_in270_in,
    p_3_in244_in,
    p_3_in218_in,
    p_3_in192_in,
    p_3_in166_in,
    p_3_in140_in,
    O34,
    p_0_in294_in,
    p_0_in268_in,
    p_0_in242_in,
    p_0_in216_in,
    p_0_in190_in,
    p_0_in164_in,
    p_0_in139_in,
    O35,
    p_1_in297_in,
    p_1_in271_in,
    p_1_in245_in,
    p_1_in219_in,
    p_1_in193_in,
    p_1_in167_in,
    p_1_in141_in,
    O36,
    p_2_in295_in,
    p_2_in269_in,
    p_2_in243_in,
    p_2_in217_in,
    p_2_in191_in,
    p_2_in165_in,
    O37,
    found_stable_eye_last_r,
    O38,
    O39,
    O40,
    rdlvl_stg1_rank_done,
    rdlvl_last_byte_done,
    O41,
    O42,
    O43,
    COUNTERLOADVAL,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    O57,
    cnt_idel_dec_cpt_r2,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    pi_stg2_load_timing0,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    p_0_in1_in,
    O90,
    p_0_in4_in,
    O91,
    p_0_in7_in,
    O92,
    p_0_in10_in,
    O93,
    p_0_in13_in,
    O94,
    O95,
    p_0_in16_in,
    O96,
    O97,
    O98,
    O99,
    O100,
    pb_found_stable_eye_r55_out,
    pb_found_stable_eye_r59_out,
    pb_found_stable_eye_r63_out,
    pb_found_stable_eye_r67_out,
    pb_found_stable_eye_r71_out,
    pb_found_stable_eye_r75_out,
    pb_found_stable_eye_r79_out,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    tap_limit_cpt_r,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    C_pi_fine_inc79_out,
    C_pi_fine_enable77_out,
    C_pi_counter_load_en81_out,
    A_pi_fine_enable142_out,
    A_pi_fine_inc144_out,
    A_pi_counter_load_en146_out,
    D,
    O121,
    O122,
    pi_stg2_rdlvl_cnt,
    O123,
    ck_addr_cmd_delay_done,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    second_edge_taps_r,
    O130,
    I1,
    CLK,
    I2,
    I5,
    I3,
    sr_valid_r112_out,
    I4,
    idel_pat0_data_match_r0,
    idel_pat1_data_match_r0,
    pat0_data_match_r0,
    pat1_data_match_r0,
    I6,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I7,
    I8,
    I9,
    I41,
    I42,
    I43,
    I44,
    I45,
    cal1_wait_cnt_en_r0,
    samp_edge_cnt1_en_r0,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    p_337_out,
    p_311_out,
    p_285_out,
    p_259_out,
    p_233_out,
    p_207_out,
    p_181_out,
    p_155_out,
    p_324_out,
    p_298_out,
    p_272_out,
    p_246_out,
    p_220_out,
    p_194_out,
    p_168_out,
    p_142_out,
    I54,
    I55,
    dqs_po_dec_done,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72,
    I73,
    I74,
    I75,
    I76,
    I77,
    I78,
    I79,
    I80,
    I81,
    I82,
    I83,
    I84,
    I85,
    I86,
    I87,
    I88,
    I89,
    I90,
    I91,
    I92,
    I93,
    I94,
    I95,
    I96,
    stg1_wr_done,
    calib_zero_inputs,
    I97,
    I98,
    I99,
    pi_calib_done,
    I100,
    I101,
    I102,
    I103,
    I104,
    Q,
    I105,
    I106,
    I107,
    I108,
    I109,
    I110,
    I111,
    I112,
    I113,
    I114,
    I115,
    I116,
    I117,
    I118,
    I119,
    I120,
    I121,
    I122,
    I123,
    I124,
    I125,
    I126,
    I127,
    I128,
    I129,
    I130,
    I131,
    tempmon_pi_f_inc_r,
    tempmon_pi_f_en_r,
    I132,
    I133,
    I134,
    I135,
    I136,
    I137,
    I138,
    prech_done,
    reset_if,
    rdlvl_stg1_done_r1,
    reset_if_r9,
    I139,
    I140,
    I141,
    I142,
    E,
    I143,
    I144,
    I145,
    I146,
    I147,
    I148,
    SR,
    I149,
    I150,
    I151,
    I152,
    I153,
    I154,
    I155,
    S,
    I156,
    I157,
    I158);
  output detect_edge_done_r;
  output O1;
  output O2;
  output O3;
  output O4;
  output O10;
  output O5;
  output O6;
  output sr_valid_r2;
  output O7;
  output O8;
  output [5:0]idel_pat0_match_rise0_r;
  output idel_pat1_match_rise0_and_r;
  output [7:0]idel_pat0_match_fall1_r;
  output idel_pat1_match_fall1_and_r;
  output [7:0]idel_pat0_match_fall0_r;
  output idel_pat1_match_fall0_and_r;
  output [7:0]idel_pat0_match_rise1_r;
  output idel_pat1_match_rise1_and_r;
  output [5:0]pat1_match_rise0_r;
  output idel_pat0_match_rise0_and_r;
  output idel_pat0_match_fall0_and_r;
  output idel_pat0_match_rise1_and_r;
  output idel_pat0_match_fall1_and_r;
  output cal1_wait_cnt_en_r;
  output idelay_ce_int;
  output idelay_inc_int;
  output [25:0]out;
  output samp_edge_cnt0_en_r;
  output [7:0]pat0_match_rise0_r;
  output pat1_match_rise0_and_r;
  output [7:0]pat0_match_fall1_r;
  output pat1_match_fall1_and_r;
  output [7:0]pat0_match_fall0_r;
  output pat1_match_fall0_and_r;
  output [7:0]pat0_match_rise1_r;
  output pat1_match_rise1_and_r;
  output pat0_match_rise0_and_r;
  output pat0_match_fall1_and_r;
  output pat0_match_fall0_and_r;
  output pat0_match_rise1_and_r;
  output O9;
  output p_0_in106_in;
  output p_0_in103_in;
  output p_0_in100_in;
  output p_0_in97_in;
  output p_0_in94_in;
  output p_0_in91_in;
  output O11;
  output O12;
  output O13;
  output p_1_in17_in;
  output p_1_in14_in;
  output p_1_in11_in;
  output p_1_in8_in;
  output p_1_in5_in;
  output p_1_in2_in;
  output O14;
  output O15;
  output mpr_rdlvl_start_r;
  output rdlvl_stg1_start_r;
  output dqs_po_dec_done_r2;
  output rdlvl_prech_req;
  output O16;
  output [7:0]pb_detect_edge_done_r;
  output O17;
  output [7:0]pb_found_stable_eye_r;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output [5:0]idel_pat1_match_rise0_r;
  output [5:0]idel_pat1_match_fall1_r;
  output [5:0]idel_pat1_match_fall0_r;
  output [5:0]idel_pat1_match_rise1_r;
  output cal1_wait_r;
  output O27;
  output O28;
  output [5:0]pat1_match_fall1_r;
  output [5:0]pat1_match_fall0_r;
  output [5:0]pat1_match_rise1_r;
  output O29;
  output p_3_in309_in;
  output p_3_in283_in;
  output p_3_in257_in;
  output p_3_in231_in;
  output p_3_in205_in;
  output p_3_in179_in;
  output p_3_in153_in;
  output O30;
  output p_1_in310_in;
  output p_1_in284_in;
  output p_1_in258_in;
  output p_1_in232_in;
  output p_1_in206_in;
  output p_1_in180_in;
  output p_1_in154_in;
  output O31;
  output p_0_in307_in;
  output p_0_in281_in;
  output p_0_in255_in;
  output p_0_in229_in;
  output p_0_in203_in;
  output p_0_in177_in;
  output p_0_in151_in;
  output O32;
  output p_2_in308_in;
  output p_2_in282_in;
  output p_2_in256_in;
  output p_2_in230_in;
  output p_2_in204_in;
  output p_2_in178_in;
  output p_2_in152_in;
  output O33;
  output p_3_in296_in;
  output p_3_in270_in;
  output p_3_in244_in;
  output p_3_in218_in;
  output p_3_in192_in;
  output p_3_in166_in;
  output p_3_in140_in;
  output O34;
  output p_0_in294_in;
  output p_0_in268_in;
  output p_0_in242_in;
  output p_0_in216_in;
  output p_0_in190_in;
  output p_0_in164_in;
  output p_0_in139_in;
  output O35;
  output p_1_in297_in;
  output p_1_in271_in;
  output p_1_in245_in;
  output p_1_in219_in;
  output p_1_in193_in;
  output p_1_in167_in;
  output p_1_in141_in;
  output O36;
  output p_2_in295_in;
  output p_2_in269_in;
  output p_2_in243_in;
  output p_2_in217_in;
  output p_2_in191_in;
  output p_2_in165_in;
  output O37;
  output found_stable_eye_last_r;
  output O38;
  output O39;
  output O40;
  output rdlvl_stg1_rank_done;
  output rdlvl_last_byte_done;
  output O41;
  output O42;
  output O43;
  output [5:0]COUNTERLOADVAL;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O52;
  output O53;
  output O54;
  output O55;
  output [5:0]O56;
  output O57;
  output [4:0]cnt_idel_dec_cpt_r2;
  output [5:0]O58;
  output O59;
  output O60;
  output O61;
  output O62;
  output O63;
  output O64;
  output O65;
  output O66;
  output O67;
  output O68;
  output O69;
  output O70;
  output O71;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output pi_stg2_load_timing0;
  output O81;
  output [0:0]O82;
  output [0:0]O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output p_0_in1_in;
  output O90;
  output p_0_in4_in;
  output O91;
  output p_0_in7_in;
  output O92;
  output p_0_in10_in;
  output O93;
  output p_0_in13_in;
  output O94;
  output O95;
  output p_0_in16_in;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output pb_found_stable_eye_r55_out;
  output pb_found_stable_eye_r59_out;
  output pb_found_stable_eye_r63_out;
  output pb_found_stable_eye_r67_out;
  output pb_found_stable_eye_r71_out;
  output pb_found_stable_eye_r75_out;
  output pb_found_stable_eye_r79_out;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output tap_limit_cpt_r;
  output O110;
  output O111;
  output O112;
  output [3:0]O113;
  output [4:0]O114;
  output [3:0]O115;
  output [4:0]O116;
  output O117;
  output [11:0]O118;
  output [3:0]O119;
  output [11:0]O120;
  output C_pi_fine_inc79_out;
  output C_pi_fine_enable77_out;
  output C_pi_counter_load_en81_out;
  output A_pi_fine_enable142_out;
  output A_pi_fine_inc144_out;
  output A_pi_counter_load_en146_out;
  output [0:0]D;
  output O121;
  output O122;
  output [1:0]pi_stg2_rdlvl_cnt;
  output O123;
  output ck_addr_cmd_delay_done;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output [5:0]second_edge_taps_r;
  output [5:0]O130;
  input I1;
  input CLK;
  input I2;
  input [0:0]I5;
  input I3;
  input sr_valid_r112_out;
  input I4;
  input idel_pat0_data_match_r0;
  input idel_pat1_data_match_r0;
  input pat0_data_match_r0;
  input pat1_data_match_r0;
  input I6;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I7;
  input I8;
  input I9;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input cal1_wait_cnt_en_r0;
  input samp_edge_cnt1_en_r0;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input p_337_out;
  input p_311_out;
  input p_285_out;
  input p_259_out;
  input p_233_out;
  input p_207_out;
  input p_181_out;
  input p_155_out;
  input p_324_out;
  input p_298_out;
  input p_272_out;
  input p_246_out;
  input p_220_out;
  input p_194_out;
  input p_168_out;
  input p_142_out;
  input I54;
  input I55;
  input dqs_po_dec_done;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input I74;
  input I75;
  input I76;
  input I77;
  input I78;
  input I79;
  input I80;
  input I81;
  input I82;
  input I83;
  input I84;
  input I85;
  input I86;
  input I87;
  input I88;
  input I89;
  input I90;
  input I91;
  input I92;
  input I93;
  input [0:0]I94;
  input I95;
  input I96;
  input stg1_wr_done;
  input calib_zero_inputs;
  input I97;
  input I98;
  input I99;
  input pi_calib_done;
  input I100;
  input I101;
  input [0:0]I102;
  input I103;
  input I104;
  input [5:0]Q;
  input I105;
  input I106;
  input I107;
  input I108;
  input I109;
  input I110;
  input I111;
  input I112;
  input I113;
  input I114;
  input I115;
  input I116;
  input I117;
  input I118;
  input I119;
  input I120;
  input I121;
  input I122;
  input I123;
  input I124;
  input I125;
  input I126;
  input I127;
  input I128;
  input I129;
  input [0:0]I130;
  input I131;
  input tempmon_pi_f_inc_r;
  input tempmon_pi_f_en_r;
  input I132;
  input I133;
  input I134;
  input I135;
  input I136;
  input I137;
  input I138;
  input prech_done;
  input reset_if;
  input rdlvl_stg1_done_r1;
  input reset_if_r9;
  input I139;
  input I140;
  input I141;
  input [2:0]I142;
  input [0:0]E;
  input [0:0]I143;
  input [0:0]I144;
  input I145;
  input I146;
  input I147;
  input I148;
  input [0:0]SR;
  input [0:0]I149;
  input [0:0]I150;
  input [0:0]I151;
  input I152;
  input [0:0]I153;
  input [0:0]I154;
  input [0:0]I155;
  input [3:0]S;
  input [1:0]I156;
  input [3:0]I157;
  input [1:0]I158;

  wire A_pi_counter_load_en146_out;
  wire A_pi_fine_enable142_out;
  wire A_pi_fine_inc144_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_pi_counter_load_en81_out;
  wire C_pi_fine_enable77_out;
  wire C_pi_fine_inc79_out;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I100;
  wire I101;
  wire [0:0]I102;
  wire I103;
  wire I104;
  wire I105;
  wire I106;
  wire I107;
  wire I108;
  wire I109;
  wire I11;
  wire I110;
  wire I111;
  wire I112;
  wire I113;
  wire I114;
  wire I115;
  wire I116;
  wire I117;
  wire I118;
  wire I119;
  wire I12;
  wire I120;
  wire I121;
  wire I122;
  wire I123;
  wire I124;
  wire I125;
  wire I126;
  wire I127;
  wire I128;
  wire I129;
  wire I13;
  wire [0:0]I130;
  wire I131;
  wire I132;
  wire I133;
  wire I134;
  wire I135;
  wire I136;
  wire I137;
  wire I138;
  wire I139;
  wire I14;
  wire I140;
  wire I141;
  wire [2:0]I142;
  wire [0:0]I143;
  wire [0:0]I144;
  wire I145;
  wire I146;
  wire I147;
  wire I148;
  wire [0:0]I149;
  wire I15;
  wire [0:0]I150;
  wire [0:0]I151;
  wire I152;
  wire [0:0]I153;
  wire [0:0]I154;
  wire [0:0]I155;
  wire [1:0]I156;
  wire [3:0]I157;
  wire [1:0]I158;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire [0:0]I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire I79;
  wire I8;
  wire I80;
  wire I81;
  wire I82;
  wire I83;
  wire I84;
  wire I85;
  wire I86;
  wire I87;
  wire I88;
  wire I89;
  wire I9;
  wire I90;
  wire I91;
  wire I92;
  wire I93;
  wire [0:0]I94;
  wire I95;
  wire I96;
  wire I97;
  wire I98;
  wire I99;
  wire O1;
  wire O10;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O11;
  wire O110;
  wire O111;
  wire O112;
  wire [3:0]O113;
  wire [4:0]O114;
  wire [3:0]O115;
  wire [4:0]O116;
  wire O117;
  wire [11:0]O118;
  wire [3:0]O119;
  wire O12;
  wire [11:0]O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O13;
  wire [5:0]O130;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire O51;
  wire O52;
  wire O53;
  wire O54;
  wire O55;
  wire [5:0]O56;
  wire O57;
  wire [5:0]O58;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire O63;
  wire O64;
  wire O65;
  wire O66;
  wire O67;
  wire O68;
  wire O69;
  wire O7;
  wire O70;
  wire O71;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire [0:0]O82;
  wire [0:0]O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O9;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire cal1_dlyce_cpt_r;
  wire cal1_dq_idel_ce;
  wire cal1_state_r1;
  wire cal1_state_r1351_out;
  wire cal1_state_r2;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire cal1_wait_r;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire [4:0]cnt_idel_dec_cpt_r2;
  wire [3:0]cnt_shift_r;
  wire [2:2]data1;
  wire detect_edge_done_r;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r2;
  wire found_second_edge_r;
  wire found_stable_eye_last_r;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [5:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0;
  wire idel_pat1_match_fall0_and_r;
  wire [5:0]idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire [5:0]idel_pat1_match_fall1_r;
  wire idel_pat1_match_rise0_and_r;
  wire [5:0]idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire [5:0]idel_pat1_match_rise1_r;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire [4:0]idelay_tap_cnt_r;
  wire inhibit_edge_detect_r;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rdlvl_start_r;
  wire \n_0_FSM_onehot_cal1_state_r[18]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[18]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[19]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[1]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[20]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[20]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[20]_i_3 ;
  wire \n_0_FSM_onehot_cal1_state_r[20]_i_4 ;
  wire \n_0_FSM_onehot_cal1_state_r[21]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[22]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[22]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[23]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[24]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[24]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[25]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[26]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[27]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[28]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[28]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[28]_i_3 ;
  wire \n_0_FSM_onehot_cal1_state_r[29]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[2]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[30]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[30]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[30]_i_3 ;
  wire \n_0_FSM_onehot_cal1_state_r[31]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[32]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_6 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_7 ;
  wire \n_0_FSM_onehot_cal1_state_r[33]_i_9 ;
  wire \n_0_FSM_onehot_cal1_state_r[3]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[4]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[5]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[5]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[5]_i_3 ;
  wire \n_0_FSM_onehot_cal1_state_r[6]_i_1 ;
  wire \n_0_FSM_onehot_cal1_state_r[6]_i_2 ;
  wire \n_0_FSM_onehot_cal1_state_r[6]_i_3 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[10] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[11] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[13] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[15] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[22] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[7] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_onehot_cal1_state_r_reg[9] ;
  wire n_0_cal1_dlyce_cpt_r_reg;
  wire n_0_cal1_prech_req_r_reg;
  wire \n_0_cal1_state_r1[3]_i_2 ;
  wire \n_0_cal1_state_r1_reg[0] ;
  wire \n_0_cal1_state_r1_reg[1] ;
  wire \n_0_cal1_state_r1_reg[2] ;
  wire \n_0_cal1_state_r1_reg[3] ;
  wire \n_0_cal1_state_r1_reg[4] ;
  wire \n_0_cal1_state_r1_reg[5] ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_24 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_25 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_29 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_31 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_34 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_36 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[1]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_0_cnt_shift_r_reg[0] ;
  wire \n_0_cnt_shift_r_reg[1] ;
  wire \n_0_cnt_shift_r_reg[2] ;
  wire \n_0_cnt_shift_r_reg[3] ;
  wire \n_0_done_cnt[0]_i_1 ;
  wire \n_0_done_cnt[0]_i_2 ;
  wire \n_0_done_cnt[1]_i_1 ;
  wire \n_0_done_cnt[2]_i_1 ;
  wire \n_0_done_cnt[2]_i_2 ;
  wire \n_0_done_cnt[3]_i_1 ;
  wire \n_0_done_cnt[3]_i_3 ;
  wire n_0_fine_dly_dec_done_r1_i_1;
  wire n_0_fine_dly_dec_done_r1_i_2;
  wire \n_0_first_edge_taps_r[5]_i_2 ;
  wire n_0_found_stable_eye_r_i_1;
  wire n_0_found_stable_eye_r_i_2;
  wire \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.pat0_data_match_r_reg ;
  wire \n_0_gen_pat_match_div2.pat1_data_match_r_reg ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv ;
  wire \n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6 ;
  wire \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6 ;
  wire \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6 ;
  wire \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6 ;
  wire \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6 ;
  wire \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6 ;
  wire \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6 ;
  wire \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6 ;
  wire \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ;
  wire \n_0_idel_dec_cnt[0]_i_1 ;
  wire \n_0_idel_dec_cnt[1]_i_1 ;
  wire \n_0_idel_dec_cnt[2]_i_1 ;
  wire \n_0_idel_dec_cnt[3]_i_1 ;
  wire \n_0_idel_dec_cnt[4]_i_1 ;
  wire \n_0_idel_dec_cnt[4]_i_2 ;
  wire \n_0_idel_dec_cnt[4]_i_3 ;
  wire \n_0_idel_dec_cnt[4]_i_7 ;
  wire \n_0_idel_dec_cnt_reg[4] ;
  wire \n_0_idelay_tap_cnt_r[0][0][0]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][3]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_4 ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][1] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][2] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][3] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][4] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][1] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][2] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][3] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][4] ;
  wire n_0_idelay_tap_limit_r_i_1;
  wire n_0_idelay_tap_limit_r_i_2;
  wire n_0_idelay_tap_limit_r_i_3;
  wire n_0_idelay_tap_limit_r_reg;
  wire \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1 ;
  wire \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2 ;
  wire \n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3 ;
  wire \n_0_mpr_2to1.inhibit_edge_detect_r_i_1 ;
  wire \n_0_mpr_2to1.inhibit_edge_detect_r_i_2 ;
  wire \n_0_mpr_2to1.inhibit_edge_detect_r_i_3 ;
  wire \n_0_mpr_2to1.inhibit_edge_detect_r_i_4 ;
  wire \n_0_mpr_2to1.stable_idel_cnt[0]_i_1 ;
  wire \n_0_mpr_2to1.stable_idel_cnt[1]_i_1 ;
  wire \n_0_mpr_2to1.stable_idel_cnt[2]_i_1 ;
  wire \n_0_mpr_2to1.stable_idel_cnt[2]_i_4 ;
  wire \n_0_mpr_2to1.stable_idel_cnt[2]_i_5 ;
  wire \n_0_mpr_2to1.stable_idel_cnt_reg[0] ;
  wire \n_0_mpr_2to1.stable_idel_cnt_reg[1] ;
  wire \n_0_mpr_2to1.stable_idel_cnt_reg[2] ;
  wire n_0_new_cnt_cpt_r_i_2;
  wire n_0_pi_en_stg2_f_timing_i_1;
  wire \n_0_pi_rdval_cnt[5]_i_1 ;
  wire \n_0_pi_rdval_cnt[5]_i_4 ;
  wire \n_0_pi_rdval_cnt[5]_i_5 ;
  wire \n_0_pi_stg2_reg_l_timing[0]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[1]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[2]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[3]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[4]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[5]_i_2 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ;
  wire \n_0_regl_dqs_cnt[0]_i_1 ;
  wire \n_0_regl_dqs_cnt[1]_i_1 ;
  wire \n_0_regl_dqs_cnt[1]_i_3 ;
  wire \n_0_right_edge_taps_r[5]_i_1 ;
  wire \n_0_right_edge_taps_r_reg[0] ;
  wire \n_0_right_edge_taps_r_reg[1] ;
  wire \n_0_rnk_cnt_r[0]_i_1__0 ;
  wire \n_0_rnk_cnt_r[1]_i_1__0 ;
  wire n_0_samp_cnt_done_r_i_1;
  wire \n_0_samp_edge_cnt0_r[0]_i_3 ;
  wire \n_0_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[10]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[10]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[11]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[1]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[1]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[2]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[2]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[3]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[3]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[4]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[5]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[5]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[6]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[6]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[7]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[7]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[8]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[9]_i_1 ;
  wire \n_0_samp_edge_cnt0_r_reg[9]_i_2 ;
  wire \n_0_samp_edge_cnt1_r[0]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[10]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[10]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[11]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[1]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[1]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[2]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[2]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[3]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[3]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[4]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[5]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[5]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[6]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[6]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[7]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[7]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[8]_i_2 ;
  wire \n_0_samp_edge_cnt1_r_reg[9]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[9]_i_2 ;
  wire \n_0_second_edge_taps_r[0]_i_1 ;
  wire \n_0_second_edge_taps_r[1]_i_1 ;
  wire \n_0_second_edge_taps_r[2]_i_1 ;
  wire \n_0_second_edge_taps_r[3]_i_1 ;
  wire \n_0_second_edge_taps_r[4]_i_1 ;
  wire \n_0_second_edge_taps_r[5]_i_3 ;
  wire n_0_store_sr_req_pulsed_r_reg;
  wire \n_0_tap_cnt_cpt_r[5]_i_2 ;
  wire \n_0_tap_cnt_cpt_r[5]_i_4 ;
  wire n_0_tap_limit_cpt_r_i_1;
  wire n_0_tap_limit_cpt_r_i_2;
  wire n_0_tap_limit_cpt_r_i_3;
  wire \n_1_cnt_idel_dec_cpt_r_reg[1]_i_8 ;
  wire \n_1_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[1]_i_8 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[3]_i_8 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[1]_i_8 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[3]_i_8 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[4]_i_8 ;
  wire \n_4_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_5_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[4]_i_8 ;
  wire \n_7_cnt_idel_dec_cpt_r_reg[1]_i_8 ;
  wire \n_7_cnt_idel_dec_cpt_r_reg[2]_i_8 ;
  wire \n_7_cnt_idel_dec_cpt_r_reg[4]_i_8 ;
  wire new_cnt_cpt_r;
(* RTL_KEEP = "yes" *)   wire [25:0]out;
  wire [5:2]p_0_in;
  wire p_0_in100_in;
  wire p_0_in103_in;
  wire p_0_in106_in;
  wire p_0_in10_in;
  wire p_0_in139_in;
  wire p_0_in13_in;
  wire p_0_in151_in;
  wire p_0_in164_in;
  wire p_0_in16_in;
  wire p_0_in177_in;
  wire p_0_in190_in;
  wire p_0_in1_in;
  wire p_0_in203_in;
  wire p_0_in216_in;
  wire p_0_in229_in;
  wire p_0_in242_in;
  wire p_0_in255_in;
  wire p_0_in268_in;
  wire p_0_in281_in;
  wire p_0_in294_in;
  wire p_0_in307_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_in91_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire [5:0]p_0_in__9;
  wire p_142_out;
  wire p_144_out;
  wire p_146_out;
  wire p_148_out;
  wire p_150_out;
  wire p_155_out;
  wire p_157_out;
  wire p_159_out;
  wire p_161_out;
  wire p_163_out;
  wire p_168_out;
  wire p_170_out;
  wire p_172_out;
  wire p_174_out;
  wire p_176_out;
  wire p_181_out;
  wire p_183_out;
  wire p_185_out;
  wire p_187_out;
  wire p_189_out;
  wire p_194_out;
  wire p_196_out;
  wire p_198_out;
  wire p_1_in11_in;
  wire p_1_in141_in;
  wire p_1_in14_in;
  wire p_1_in154_in;
  wire p_1_in167_in;
  wire p_1_in17_in;
  wire p_1_in180_in;
  wire p_1_in193_in;
  wire p_1_in206_in;
  wire p_1_in219_in;
  wire p_1_in232_in;
  wire p_1_in245_in;
  wire p_1_in258_in;
  wire p_1_in271_in;
  wire p_1_in284_in;
  wire p_1_in297_in;
  wire p_1_in2_in;
  wire p_1_in310_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_200_out;
  wire p_202_out;
  wire p_207_out;
  wire p_209_out;
  wire p_211_out;
  wire p_213_out;
  wire p_215_out;
  wire p_220_out;
  wire p_222_out;
  wire p_224_out;
  wire p_226_out;
  wire p_228_out;
  wire p_233_out;
  wire p_235_out;
  wire p_237_out;
  wire p_239_out;
  wire p_241_out;
  wire p_246_out;
  wire p_248_out;
  wire p_250_out;
  wire p_252_out;
  wire p_254_out;
  wire p_259_out;
  wire p_261_out;
  wire p_263_out;
  wire p_265_out;
  wire p_267_out;
  wire p_272_out;
  wire p_274_out;
  wire p_276_out;
  wire p_278_out;
  wire p_280_out;
  wire p_285_out;
  wire p_287_out;
  wire p_289_out;
  wire p_291_out;
  wire p_293_out;
  wire p_298_out;
  wire p_2_in152_in;
  wire p_2_in165_in;
  wire p_2_in178_in;
  wire p_2_in191_in;
  wire p_2_in204_in;
  wire p_2_in217_in;
  wire p_2_in230_in;
  wire p_2_in243_in;
  wire p_2_in256_in;
  wire p_2_in269_in;
  wire p_2_in282_in;
  wire p_2_in295_in;
  wire p_2_in308_in;
  wire p_300_out;
  wire p_302_out;
  wire p_304_out;
  wire p_306_out;
  wire p_311_out;
  wire p_313_out;
  wire p_315_out;
  wire p_317_out;
  wire p_319_out;
  wire p_324_out;
  wire p_326_out;
  wire p_328_out;
  wire p_330_out;
  wire p_332_out;
  wire p_337_out;
  wire p_339_out;
  wire p_341_out;
  wire p_343_out;
  wire p_347_out;
  wire p_3_in140_in;
  wire p_3_in153_in;
  wire p_3_in166_in;
  wire p_3_in179_in;
  wire p_3_in192_in;
  wire p_3_in205_in;
  wire p_3_in218_in;
  wire p_3_in231_in;
  wire p_3_in244_in;
  wire p_3_in257_in;
  wire p_3_in270_in;
  wire p_3_in283_in;
  wire p_3_in296_in;
  wire p_3_in309_in;
  wire pat0_data_match_r0;
  wire pat0_match_fall0_and_r;
  wire [7:0]pat0_match_fall0_r;
  wire pat0_match_fall1_and_r;
  wire [7:0]pat0_match_fall1_r;
  wire pat0_match_rise0_and_r;
  wire [7:0]pat0_match_rise0_r;
  wire pat0_match_rise1_and_r;
  wire [7:0]pat0_match_rise1_r;
  wire pat1_data_match_r0;
  wire pat1_match_fall0_and_r;
  wire [5:0]pat1_match_fall0_r;
  wire pat1_match_fall1_and_r;
  wire [5:0]pat1_match_fall1_r;
  wire pat1_match_rise0_and_r;
  wire [5:0]pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire [5:0]pat1_match_rise1_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire pb_detect_edge_setup;
  wire [7:0]pb_found_stable_eye_r;
  wire pb_found_stable_eye_r55_out;
  wire pb_found_stable_eye_r59_out;
  wire pb_found_stable_eye_r63_out;
  wire pb_found_stable_eye_r67_out;
  wire pb_found_stable_eye_r71_out;
  wire pb_found_stable_eye_r75_out;
  wire pb_found_stable_eye_r79_out;
  wire pi_calib_done;
  wire pi_en_stg2_f_timing;
  wire [5:0]pi_rdval_cnt_reg__0;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing0;
  wire pi_stg2_load;
  wire pi_stg2_load_timing;
  wire pi_stg2_load_timing0;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [5:0]pi_stg2_reg_l;
  wire [5:0]pi_stg2_reg_l_timing;
  wire prech_done;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire [1:0]regl_dqs_cnt;
  wire [1:0]regl_dqs_cnt_r;
  wire reset_if;
  wire reset_if_r9;
  wire samp_edge_cnt0_en_r;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire [5:0]second_edge_taps_r;
  wire sr_valid_r1;
  wire sr_valid_r112_out;
  wire sr_valid_r2;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire stg1_wr_done;
  wire store_sr_r0;
  wire store_sr_req_r;
  wire tap_limit_cpt_r;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc_r;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000000000F0004)) 
     \FSM_onehot_cal1_state_r[18]_i_1 
       (.I0(out[12]),
        .I1(\n_0_FSM_onehot_cal1_state_r[18]_i_2 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[5]),
        .I5(out[1]),
        .O(\n_0_FSM_onehot_cal1_state_r[18]_i_1 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \FSM_onehot_cal1_state_r[18]_i_2 
       (.I0(out[11]),
        .I1(out[3]),
        .I2(out[14]),
        .I3(out[15]),
        .I4(O38),
        .O(\n_0_FSM_onehot_cal1_state_r[18]_i_2 ));
LUT3 #(
    .INIT(8'h20)) 
     \FSM_onehot_cal1_state_r[19]_i_1 
       (.I0(I135),
        .I1(O27),
        .I2(out[3]),
        .O(\n_0_FSM_onehot_cal1_state_r[19]_i_1 ));
LUT5 #(
    .INIT(32'hA8000000)) 
     \FSM_onehot_cal1_state_r[1]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ),
        .I1(O110),
        .I2(O111),
        .I3(O5),
        .I4(out[22]),
        .O(\n_0_FSM_onehot_cal1_state_r[1]_i_1 ));
LUT4 #(
    .INIT(16'hABAA)) 
     \FSM_onehot_cal1_state_r[20]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[20]_i_2 ),
        .I1(O28),
        .I2(cal1_state_r1),
        .I3(\n_0_FSM_onehot_cal1_state_r[24]_i_2 ),
        .O(\n_0_FSM_onehot_cal1_state_r[20]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
     \FSM_onehot_cal1_state_r[20]_i_2 
       (.I0(out[19]),
        .I1(out[13]),
        .I2(out[20]),
        .I3(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I4(\n_0_FSM_onehot_cal1_state_r[20]_i_3 ),
        .I5(\n_0_FSM_onehot_cal1_state_r[20]_i_4 ),
        .O(\n_0_FSM_onehot_cal1_state_r[20]_i_2 ));
LUT6 #(
    .INIT(64'hAA80008000800080)) 
     \FSM_onehot_cal1_state_r[20]_i_3 
       (.I0(I135),
        .I1(O41),
        .I2(out[11]),
        .I3(out[3]),
        .I4(O27),
        .I5(idel_mpr_pat_detect_r),
        .O(\n_0_FSM_onehot_cal1_state_r[20]_i_3 ));
LUT6 #(
    .INIT(64'h0000100000000000)) 
     \FSM_onehot_cal1_state_r[20]_i_4 
       (.I0(out[3]),
        .I1(out[11]),
        .I2(I135),
        .I3(O38),
        .I4(out[14]),
        .I5(out[15]),
        .O(\n_0_FSM_onehot_cal1_state_r[20]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_cal1_state_r[21]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[22]_i_2 ),
        .I1(I135),
        .I2(n_0_idelay_tap_limit_r_reg),
        .O(\n_0_FSM_onehot_cal1_state_r[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_cal1_state_r[22]_i_1 
       (.I0(I135),
        .I1(\n_0_FSM_onehot_cal1_state_r[22]_i_2 ),
        .I2(n_0_idelay_tap_limit_r_reg),
        .O(\n_0_FSM_onehot_cal1_state_r[22]_i_1 ));
LUT5 #(
    .INIT(32'h20202F20)) 
     \FSM_onehot_cal1_state_r[22]_i_2 
       (.I0(O27),
        .I1(idel_mpr_pat_detect_r),
        .I2(out[3]),
        .I3(out[11]),
        .I4(O41),
        .O(\n_0_FSM_onehot_cal1_state_r[22]_i_2 ));
LUT4 #(
    .INIT(16'h0200)) 
     \FSM_onehot_cal1_state_r[23]_i_1 
       (.I0(out[14]),
        .I1(out[3]),
        .I2(out[11]),
        .I3(I135),
        .O(\n_0_FSM_onehot_cal1_state_r[23]_i_1 ));
LUT6 #(
    .INIT(64'h8F88888888888888)) 
     \FSM_onehot_cal1_state_r[24]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[24]_i_2 ),
        .I1(cal1_state_r1),
        .I2(\n_0_FSM_onehot_cal1_state_r[30]_i_3 ),
        .I3(I134),
        .I4(O28),
        .I5(\n_0_FSM_onehot_cal1_state_r[30]_i_2 ),
        .O(\n_0_FSM_onehot_cal1_state_r[24]_i_1 ));
LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_cal1_state_r[24]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_3 ),
        .I1(out[16]),
        .I2(out[17]),
        .I3(out[15]),
        .I4(out[14]),
        .O(\n_0_FSM_onehot_cal1_state_r[24]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \FSM_onehot_cal1_state_r[24]_i_3 
       (.I0(O113[3]),
        .I1(O113[2]),
        .I2(O113[0]),
        .I3(O113[1]),
        .I4(\n_0_idel_dec_cnt_reg[4] ),
        .I5(O112),
        .O(cal1_state_r1));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT5 #(
    .INIT(32'hFFCFFACA)) 
     \FSM_onehot_cal1_state_r[24]_i_5 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .I2(O5),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .O(O85));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'hFFFACCFA)) 
     \FSM_onehot_cal1_state_r[24]_i_6 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .I3(O5),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .O(O84));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_cal1_state_r[25]_i_1 
       (.I0(out[3]),
        .I1(out[11]),
        .I2(I135),
        .I3(out[16]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\n_0_FSM_onehot_cal1_state_r[25]_i_1 ));
LUT6 #(
    .INIT(64'h8888888880000000)) 
     \FSM_onehot_cal1_state_r[26]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I1(out[13]),
        .I2(found_stable_eye_last_r),
        .I3(O26),
        .I4(O6),
        .I5(tap_limit_cpt_r),
        .O(\n_0_FSM_onehot_cal1_state_r[26]_i_1 ));
LUT6 #(
    .INIT(64'h0000000008888888)) 
     \FSM_onehot_cal1_state_r[27]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I1(out[13]),
        .I2(found_stable_eye_last_r),
        .I3(O26),
        .I4(O6),
        .I5(tap_limit_cpt_r),
        .O(\n_0_FSM_onehot_cal1_state_r[27]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_cal1_state_r[28]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I1(out[19]),
        .I2(out[13]),
        .O(\n_0_FSM_onehot_cal1_state_r[28]_i_1 ));
LUT5 #(
    .INIT(32'h00000002)) 
     \FSM_onehot_cal1_state_r[28]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_3 ),
        .I1(out[15]),
        .I2(out[14]),
        .I3(out[16]),
        .I4(out[17]),
        .O(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ));
LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_cal1_state_r[28]_i_3 
       (.I0(I135),
        .I1(out[11]),
        .I2(out[3]),
        .O(\n_0_FSM_onehot_cal1_state_r[28]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_cal1_state_r[29]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[30]_i_2 ),
        .I1(\n_0_FSM_onehot_cal1_state_r[30]_i_3 ),
        .O(\n_0_FSM_onehot_cal1_state_r[29]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     \FSM_onehot_cal1_state_r[2]_i_1 
       (.I0(out[0]),
        .I1(mpr_rdlvl_start_r),
        .I2(I54),
        .O(\n_0_FSM_onehot_cal1_state_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_cal1_state_r[30]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[30]_i_2 ),
        .I1(\n_0_FSM_onehot_cal1_state_r[30]_i_3 ),
        .I2(O28),
        .O(\n_0_FSM_onehot_cal1_state_r[30]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_cal1_state_r[30]_i_2 
       (.I0(out[4]),
        .I1(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I2(out[13]),
        .I3(out[19]),
        .I4(out[20]),
        .I5(out[18]),
        .O(\n_0_FSM_onehot_cal1_state_r[30]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \FSM_onehot_cal1_state_r[30]_i_3 
       (.I0(O58[1]),
        .I1(O58[5]),
        .I2(O58[3]),
        .I3(O58[0]),
        .I4(O58[4]),
        .I5(O58[2]),
        .O(\n_0_FSM_onehot_cal1_state_r[30]_i_3 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_cal1_state_r[31]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ),
        .I1(out[22]),
        .I2(O5),
        .O(\n_0_FSM_onehot_cal1_state_r[31]_i_1 ));
LUT5 #(
    .INIT(32'h02000000)) 
     \FSM_onehot_cal1_state_r[32]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ),
        .I1(out[22]),
        .I2(out[23]),
        .I3(out[25]),
        .I4(cal1_state_r1351_out),
        .O(\n_0_FSM_onehot_cal1_state_r[32]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_cal1_state_r[32]_i_2 
       (.I0(O77),
        .I1(O78),
        .I2(O79),
        .I3(O80),
        .I4(regl_dqs_cnt[0]),
        .I5(regl_dqs_cnt[1]),
        .O(cal1_state_r1351_out));
LUT6 #(
    .INIT(64'h88888A8888888888)) 
     \FSM_onehot_cal1_state_r[33]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ),
        .I1(\n_0_FSM_onehot_cal1_state_r[33]_i_7 ),
        .I2(O111),
        .I3(out[22]),
        .I4(O110),
        .I5(O5),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_2 ));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_cal1_state_r[33]_i_6 
       (.I0(out[21]),
        .I1(out[4]),
        .I2(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I3(\n_0_FSM_onehot_cal1_state_r[33]_i_9 ),
        .I4(out[18]),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ));
LUT6 #(
    .INIT(64'h1010101000101010)) 
     \FSM_onehot_cal1_state_r[33]_i_7 
       (.I0(out[23]),
        .I1(out[22]),
        .I2(out[25]),
        .I3(O81),
        .I4(regl_dqs_cnt[0]),
        .I5(regl_dqs_cnt[1]),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_7 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_cal1_state_r[33]_i_9 
       (.I0(out[20]),
        .I1(out[19]),
        .I2(out[13]),
        .O(\n_0_FSM_onehot_cal1_state_r[33]_i_9 ));
LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
     \FSM_onehot_cal1_state_r[3]_i_1 
       (.I0(out[22]),
        .I1(out[23]),
        .I2(\n_0_FSM_onehot_cal1_state_r[33]_i_6 ),
        .I3(I54),
        .I4(mpr_rdlvl_start_r),
        .I5(out[0]),
        .O(\n_0_FSM_onehot_cal1_state_r[3]_i_1 ));
LUT5 #(
    .INIT(32'h0A0A0B0A)) 
     \FSM_onehot_cal1_state_r[4]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[12]),
        .I4(out[5]),
        .O(\n_0_FSM_onehot_cal1_state_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
     \FSM_onehot_cal1_state_r[5]_i_1 
       (.I0(out[18]),
        .I1(out[4]),
        .I2(out[21]),
        .I3(\n_0_FSM_onehot_cal1_state_r[5]_i_2 ),
        .I4(\n_0_FSM_onehot_cal1_state_r[5]_i_3 ),
        .I5(I133),
        .O(\n_0_FSM_onehot_cal1_state_r[5]_i_1 ));
LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_cal1_state_r[5]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r[28]_i_2 ),
        .I1(out[13]),
        .I2(out[19]),
        .I3(out[20]),
        .O(\n_0_FSM_onehot_cal1_state_r[5]_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_cal1_state_r[5]_i_3 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\n_0_FSM_onehot_cal1_state_r[5]_i_3 ));
LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
     \FSM_onehot_cal1_state_r[6]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r[6]_i_2 ),
        .I1(\n_0_FSM_onehot_cal1_state_r[30]_i_2 ),
        .I2(\n_0_FSM_onehot_cal1_state_r[6]_i_3 ),
        .I3(\n_0_FSM_onehot_cal1_state_r[24]_i_2 ),
        .I4(O28),
        .I5(cal1_state_r1),
        .O(\n_0_FSM_onehot_cal1_state_r[6]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \FSM_onehot_cal1_state_r[6]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r[30]_i_3 ),
        .I1(O84),
        .I2(O28),
        .I3(idelay_tap_cnt_r[0]),
        .I4(O85),
        .O(\n_0_FSM_onehot_cal1_state_r[6]_i_2 ));
LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_cal1_state_r[6]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(I132),
        .O(\n_0_FSM_onehot_cal1_state_r[6]_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[0] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[0] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[10] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[10] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[11] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[11] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[12] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(out[7]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[13] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[14] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(out[8]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[15] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[15] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[16] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(out[9]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[17] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(out[10]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[18] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[18]_i_1 ),
        .Q(out[11]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[19] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[19]_i_1 ),
        .Q(out[12]),
        .R(I94));
(* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_cal1_state_r_reg[1] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[1]_i_1 ),
        .Q(out[0]),
        .S(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[20] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[20]_i_1 ),
        .Q(out[13]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[21] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[21]_i_1 ),
        .Q(out[14]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[22] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[22]_i_1 ),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[22] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[23] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[23]_i_1 ),
        .Q(out[15]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[24] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[24]_i_1 ),
        .Q(out[16]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[25] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[25]_i_1 ),
        .Q(out[17]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[26] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[26]_i_1 ),
        .Q(out[18]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[27] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[27]_i_1 ),
        .Q(out[19]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[28] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[28]_i_1 ),
        .Q(out[20]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[29] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[29]_i_1 ),
        .Q(out[21]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[2] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[2]_i_1 ),
        .Q(out[1]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[30] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[30]_i_1 ),
        .Q(out[22]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[31] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[31]_i_1 ),
        .Q(out[23]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[32] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[32]_i_1 ),
        .Q(out[24]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[33] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[33]_i_2 ),
        .Q(out[25]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[3] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[3]_i_1 ),
        .Q(out[2]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[4] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[4]_i_1 ),
        .Q(out[3]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[5] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[5]_i_1 ),
        .Q(out[4]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[6] 
       (.C(CLK),
        .CE(I155),
        .D(\n_0_FSM_onehot_cal1_state_r[6]_i_1 ),
        .Q(out[5]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[7] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[8] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(out[6]),
        .R(I94));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_cal1_state_r_reg[9] 
       (.C(CLK),
        .CE(I155),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_cal1_state_r_reg[9] ),
        .R(I94));
FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I73),
        .Q(O5),
        .R(I5));
LUT3 #(
    .INIT(8'hBA)) 
     cal1_dlyce_cpt_r_i_1
       (.I0(out[4]),
        .I1(tap_limit_cpt_r),
        .I2(out[19]),
        .O(cal1_dlyce_cpt_r));
FDRE cal1_dlyce_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(n_0_cal1_dlyce_cpt_r_reg),
        .R(I5));
FDRE cal1_dlyinc_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O2),
        .R(I5));
LUT2 #(
    .INIT(4'hE)) 
     cal1_dq_idel_ce_i_1
       (.I0(out[14]),
        .I1(out[16]),
        .O(cal1_dq_idel_ce));
FDRE cal1_dq_idel_ce_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(I5));
FDRE cal1_dq_idel_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[14]),
        .Q(idelay_inc_int),
        .R(I5));
FDRE cal1_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[22]),
        .Q(n_0_cal1_prech_req_r_reg),
        .R(I5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cal1_state_r1[0]_i_1 
       (.I0(O71),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[24]),
        .I4(out[19]),
        .I5(O72),
        .O(O65));
LUT3 #(
    .INIT(8'hFE)) 
     \cal1_state_r1[0]_i_2 
       (.I0(out[21]),
        .I1(out[17]),
        .I2(out[15]),
        .O(O72));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \cal1_state_r1[1]_i_1 
       (.I0(O71),
        .I1(out[24]),
        .I2(out[22]),
        .I3(out[17]),
        .I4(out[16]),
        .I5(I119),
        .O(O57));
LUT4 #(
    .INIT(16'hFFFE)) 
     \cal1_state_r1[1]_i_2 
       (.I0(out[18]),
        .I1(out[25]),
        .I2(out[11]),
        .I3(out[3]),
        .O(O71));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cal1_state_r1[2]_i_1 
       (.I0(out[24]),
        .I1(out[22]),
        .I2(out[21]),
        .I3(out[4]),
        .I4(O62),
        .I5(O63),
        .O(D));
LUT4 #(
    .INIT(16'hFFFE)) 
     \cal1_state_r1[2]_i_2 
       (.I0(out[12]),
        .I1(out[1]),
        .I2(\n_0_FSM_onehot_cal1_state_r_reg[22] ),
        .I3(out[3]),
        .O(O62));
LUT4 #(
    .INIT(16'hFFFE)) 
     \cal1_state_r1[2]_i_3 
       (.I0(out[17]),
        .I1(out[16]),
        .I2(out[14]),
        .I3(out[15]),
        .O(O63));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cal1_state_r1[3]_i_1 
       (.I0(\n_0_cal1_state_r1[3]_i_2 ),
        .I1(out[20]),
        .I2(out[19]),
        .I3(out[13]),
        .I4(out[25]),
        .I5(out[18]),
        .O(O64));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \cal1_state_r1[3]_i_2 
       (.I0(O62),
        .I1(out[4]),
        .I2(out[21]),
        .I3(out[22]),
        .I4(out[24]),
        .O(\n_0_cal1_state_r1[3]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \cal1_state_r1[4]_i_1 
       (.I0(out[25]),
        .I1(out[3]),
        .I2(\n_0_FSM_onehot_cal1_state_r_reg[22] ),
        .I3(out[1]),
        .I4(out[12]),
        .O(O66));
FDRE \cal1_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O65),
        .Q(\n_0_cal1_state_r1_reg[0] ),
        .R(1'b0));
FDRE \cal1_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(O57),
        .Q(\n_0_cal1_state_r1_reg[1] ),
        .R(1'b0));
FDRE \cal1_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(\n_0_cal1_state_r1_reg[2] ),
        .R(1'b0));
FDRE \cal1_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(O64),
        .Q(\n_0_cal1_state_r1_reg[3] ),
        .R(1'b0));
FDRE \cal1_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(O66),
        .Q(\n_0_cal1_state_r1_reg[4] ),
        .R(1'b0));
FDRE \cal1_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(out[23]),
        .Q(\n_0_cal1_state_r1_reg[5] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'h01)) 
     cal1_wait_cnt_en_r_i_4
       (.I0(out[5]),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .O(O89));
FDRE cal1_wait_cnt_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cal1_wait_cnt_r[0]_i_1 
       (.I0(O114[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cal1_wait_cnt_r[1]_i_1 
       (.I0(O114[1]),
        .I1(O114[0]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cal1_wait_cnt_r[2]_i_1 
       (.I0(O114[2]),
        .I1(O114[0]),
        .I2(O114[1]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cal1_wait_cnt_r[3]_i_1 
       (.I0(O114[3]),
        .I1(O114[1]),
        .I2(O114[0]),
        .I3(O114[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cal1_wait_cnt_r[4]_i_2 
       (.I0(O114[4]),
        .I1(O114[2]),
        .I2(O114[0]),
        .I3(O114[1]),
        .I4(O114[3]),
        .O(p_0_in__0[4]));
FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(O114[0]),
        .R(I151));
FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(O114[1]),
        .R(I151));
FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(O114[2]),
        .R(I151));
FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(O114[3]),
        .R(I151));
FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(O114[4]),
        .R(I151));
FDRE cal1_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I83),
        .Q(cal1_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0AA00AABBBB0BBB)) 
     \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[0]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ),
        .I2(O50),
        .I3(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[0]_i_3 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[0]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(Q[0]),
        .I1(O66),
        .I2(O51),
        .I3(O67),
        .I4(O56[0]),
        .I5(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(\n_6_cnt_idel_dec_cpt_r_reg[2]_i_8 ),
        .I1(O26),
        .I2(O56[1]),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_3 ));
LUT6 #(
    .INIT(64'h565656A6A656A6A6)) 
     \cnt_idel_dec_cpt_r[0]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[0]_i_5 ),
        .I1(O58[0]),
        .I2(O57),
        .I3(O42),
        .I4(O56[0]),
        .I5(cnt_idel_dec_cpt_r2[0]),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT4 #(
    .INIT(16'h02A2)) 
     \cnt_idel_dec_cpt_r[0]_i_5 
       (.I0(O57),
        .I1(\n_0_right_edge_taps_r_reg[1] ),
        .I2(O42),
        .I3(O65),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_5 ));
LUT6 #(
    .INIT(64'h00F900F9000000F9)) 
     \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[1]_i_3 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[1]_i_4 ),
        .I3(I103),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[1]_i_6 ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC5)) 
     \cnt_idel_dec_cpt_r[1]_i_11 
       (.I0(Q[1]),
        .I1(O4),
        .I2(out[25]),
        .I3(out[3]),
        .I4(\n_0_FSM_onehot_cal1_state_r_reg[22] ),
        .I5(I105),
        .O(O52));
LUT6 #(
    .INIT(64'h595959A9A959A9A9)) 
     \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(I116),
        .I1(O58[1]),
        .I2(O57),
        .I3(O42),
        .I4(O56[1]),
        .I5(cnt_idel_dec_cpt_r2[1]),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hFFFF4700)) 
     \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(O65),
        .I1(O42),
        .I2(\n_0_right_edge_taps_r_reg[1] ),
        .I3(O57),
        .I4(I117),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hB8B8BBB8)) 
     \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(O50),
        .I1(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I2(I104),
        .I3(O51),
        .I4(O52),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[1]_i_6 
       (.I0(\n_5_cnt_idel_dec_cpt_r_reg[2]_i_8 ),
        .I1(O26),
        .I2(O56[2]),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_6 ));
LUT6 #(
    .INIT(64'hBBBBA0AA0BBB00AA)) 
     \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[2]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ),
        .I2(O50),
        .I3(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[2]_i_5 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[2]_i_6 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF3A00)) 
     \cnt_idel_dec_cpt_r[2]_i_2 
       (.I0(Q[2]),
        .I1(O4),
        .I2(O66),
        .I3(O51),
        .I4(\n_0_cnt_idel_dec_cpt_r[2]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(O119[2]),
        .I1(O119[3]),
        .I2(\n_0_right_edge_taps_r_reg[0] ),
        .I3(O119[0]),
        .I4(O119[1]),
        .I5(\n_0_right_edge_taps_r_reg[1] ),
        .O(O50));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(O57),
        .I1(O65),
        .I2(O42),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'h9669)) 
     \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(O53),
        .I1(O54),
        .I2(I108),
        .I3(O55),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(\n_4_cnt_idel_dec_cpt_r_reg[2]_i_8 ),
        .I1(O26),
        .I2(O56[3]),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'h4C40)) 
     \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(O42),
        .I1(O57),
        .I2(O65),
        .I3(O56[2]),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_7 ));
LUT6 #(
    .INIT(64'h000A0B0B0B0B000A)) 
     \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_3 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .I4(I109),
        .I5(\n_0_cnt_idel_dec_cpt_r[3]_i_6 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF3A00)) 
     \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(Q[3]),
        .I1(O4),
        .I2(O66),
        .I3(O51),
        .I4(\n_0_cnt_idel_dec_cpt_r[3]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT5 #(
    .INIT(32'h00088808)) 
     \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(O50),
        .I1(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I2(O56[4]),
        .I3(O26),
        .I4(\n_7_cnt_idel_dec_cpt_r_reg[4]_i_8 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I1(O50),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'hE771)) 
     \cnt_idel_dec_cpt_r[3]_i_6 
       (.I0(I108),
        .I1(O54),
        .I2(O55),
        .I3(O53),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_6 ));
LUT5 #(
    .INIT(32'h55705540)) 
     \cnt_idel_dec_cpt_r[3]_i_7 
       (.I0(O42),
        .I1(O69),
        .I2(O70),
        .I3(O71),
        .I4(O56[3]),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_7 ));
LUT5 #(
    .INIT(32'h000B0A0B)) 
     \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[4]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[4]_i_4 ),
        .I3(I106),
        .I4(I107),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[4]_i_11 
       (.I0(O72),
        .I1(out[19]),
        .I2(out[24]),
        .I3(out[2]),
        .I4(out[1]),
        .O(O69));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \cnt_idel_dec_cpt_r[4]_i_12 
       (.I0(I119),
        .I1(out[16]),
        .I2(out[17]),
        .I3(out[22]),
        .I4(out[24]),
        .O(O70));
LUT4 #(
    .INIT(16'hFFE0)) 
     \cnt_idel_dec_cpt_r[4]_i_2 
       (.I0(Q[4]),
        .I1(O66),
        .I2(O51),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(O64),
        .I1(O57),
        .I2(O65),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ));
LUT5 #(
    .INIT(32'h00088808)) 
     \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(O50),
        .I1(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I2(O56[5]),
        .I3(O26),
        .I4(\n_6_cnt_idel_dec_cpt_r_reg[4]_i_8 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_4 ));
LUT5 #(
    .INIT(32'h55705540)) 
     \cnt_idel_dec_cpt_r[4]_i_7 
       (.I0(O42),
        .I1(O69),
        .I2(O70),
        .I3(O71),
        .I4(O56[4]),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ));
LUT6 #(
    .INIT(64'h565656A6A656A6A6)) 
     \cnt_idel_dec_cpt_r[4]_i_9 
       (.I0(I114),
        .I1(O58[3]),
        .I2(O57),
        .I3(O42),
        .I4(O56[3]),
        .I5(cnt_idel_dec_cpt_r2[2]),
        .O(O59));
LUT4 #(
    .INIT(16'hFFF8)) 
     \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(out[2]),
        .I1(I132),
        .I2(out[18]),
        .I3(out[4]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ));
LUT3 #(
    .INIT(8'hC5)) 
     \cnt_idel_dec_cpt_r[5]_i_10 
       (.I0(Q[5]),
        .I1(O4),
        .I2(O66),
        .O(O68));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \cnt_idel_dec_cpt_r[5]_i_11 
       (.I0(O65),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_25 ),
        .I2(out[13]),
        .I3(out[19]),
        .I4(out[20]),
        .I5(\n_0_cal1_state_r1[3]_i_2 ),
        .O(O51));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_idel_dec_cpt_r[5]_i_12 
       (.I0(O57),
        .I1(O65),
        .O(O67));
LUT6 #(
    .INIT(64'hAAAEEEEEEAEEEEEE)) 
     \cnt_idel_dec_cpt_r[5]_i_17 
       (.I0(I115),
        .I1(I116),
        .I2(O42),
        .I3(O56[1]),
        .I4(O57),
        .I5(cnt_idel_dec_cpt_r2[1]),
        .O(O55));
LUT5 #(
    .INIT(32'h51000051)) 
     \cnt_idel_dec_cpt_r[5]_i_18 
       (.I0(I117),
        .I1(O57),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_29 ),
        .I3(I118),
        .I4(I116),
        .O(O53));
LUT5 #(
    .INIT(32'hBAAA8AAA)) 
     \cnt_idel_dec_cpt_r[5]_i_19 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ),
        .I1(O71),
        .I2(O75),
        .I3(I119),
        .I4(O58[4]),
        .O(O74));
LUT6 #(
    .INIT(64'h0101000151515551)) 
     \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ),
        .I1(I110),
        .I2(I111),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_8 ),
        .I5(I112),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_2 ));
LUT5 #(
    .INIT(32'hBAAA8AAA)) 
     \cnt_idel_dec_cpt_r[5]_i_22 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_34 ),
        .I1(O71),
        .I2(O75),
        .I3(I119),
        .I4(O58[2]),
        .O(O54));
LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
     \cnt_idel_dec_cpt_r[5]_i_24 
       (.I0(I108),
        .I1(O58[2]),
        .I2(O57),
        .I3(O56[2]),
        .I4(O42),
        .I5(data1),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_24 ));
LUT2 #(
    .INIT(4'hE)) 
     \cnt_idel_dec_cpt_r[5]_i_25 
       (.I0(out[25]),
        .I1(out[18]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_25 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_26 
       (.I0(out[25]),
        .I1(O61),
        .I2(O62),
        .I3(O63),
        .I4(O42),
        .O(O60));
LUT5 #(
    .INIT(32'hFEFFFE00)) 
     \cnt_idel_dec_cpt_r[5]_i_29 
       (.I0(O71),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_36 ),
        .I2(O72),
        .I3(O42),
        .I4(\n_0_right_edge_taps_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_29 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[5]_i_31 
       (.I0(cnt_idel_dec_cpt_r2[3]),
        .I1(O42),
        .I2(O56[4]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ));
LUT4 #(
    .INIT(16'h0001)) 
     \cnt_idel_dec_cpt_r[5]_i_32 
       (.I0(out[24]),
        .I1(out[22]),
        .I2(out[17]),
        .I3(out[16]),
        .O(O75));
LUT4 #(
    .INIT(16'hFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_33 
       (.I0(out[24]),
        .I1(out[22]),
        .I2(out[21]),
        .I3(out[4]),
        .O(O61));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[5]_i_34 
       (.I0(data1),
        .I1(O42),
        .I2(O56[2]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_34 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_36 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[24]),
        .I3(out[19]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_36 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .I1(O50),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ));
LUT6 #(
    .INIT(64'h6666F666F666FFF6)) 
     \cnt_idel_dec_cpt_r[5]_i_7 
       (.I0(I113),
        .I1(I114),
        .I2(O54),
        .I3(I108),
        .I4(O53),
        .I5(O55),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ));
LUT5 #(
    .INIT(32'h4F444444)) 
     \cnt_idel_dec_cpt_r[5]_i_8 
       (.I0(I113),
        .I1(I114),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_24 ),
        .I3(O55),
        .I4(O53),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_8 ));
FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[0]_i_1 ),
        .Q(O58[0]),
        .R(1'b0));
FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[1]_i_1 ),
        .Q(O58[1]),
        .R(1'b0));
CARRY4 \cnt_idel_dec_cpt_r_reg[1]_i_8 
       (.CI(1'b0),
        .CO({\n_0_cnt_idel_dec_cpt_r_reg[1]_i_8 ,\n_1_cnt_idel_dec_cpt_r_reg[1]_i_8 ,\n_2_cnt_idel_dec_cpt_r_reg[1]_i_8 ,\n_3_cnt_idel_dec_cpt_r_reg[1]_i_8 }),
        .CYINIT(1'b1),
        .DI(second_edge_taps_r[3:0]),
        .O({data1,cnt_idel_dec_cpt_r2[1:0],\n_7_cnt_idel_dec_cpt_r_reg[1]_i_8 }),
        .S(S));
FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[2]_i_1 ),
        .Q(O58[2]),
        .R(1'b0));
CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_8 
       (.CI(1'b0),
        .CO({\n_0_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_1_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_2_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_3_cnt_idel_dec_cpt_r_reg[2]_i_8 }),
        .CYINIT(1'b1),
        .DI(O56[3:0]),
        .O({\n_4_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_5_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_6_cnt_idel_dec_cpt_r_reg[2]_i_8 ,\n_7_cnt_idel_dec_cpt_r_reg[2]_i_8 }),
        .S(I157));
FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[3]_i_1 ),
        .Q(O58[3]),
        .R(1'b0));
CARRY4 \cnt_idel_dec_cpt_r_reg[3]_i_8 
       (.CI(\n_0_cnt_idel_dec_cpt_r_reg[1]_i_8 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED [3:2],\n_2_cnt_idel_dec_cpt_r_reg[3]_i_8 ,\n_3_cnt_idel_dec_cpt_r_reg[3]_i_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,second_edge_taps_r[5:4]}),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED [3],cnt_idel_dec_cpt_r2[4:2]}),
        .S({1'b0,1'b1,I156}));
FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[4]_i_1 ),
        .Q(O58[4]),
        .R(1'b0));
CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_8 
       (.CI(\n_0_cnt_idel_dec_cpt_r_reg[2]_i_8 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED [3:1],\n_3_cnt_idel_dec_cpt_r_reg[4]_i_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O56[4]}),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED [3:2],\n_6_cnt_idel_dec_cpt_r_reg[4]_i_8 ,\n_7_cnt_idel_dec_cpt_r_reg[4]_i_8 }),
        .S({1'b0,1'b0,I158}));
FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[5]_i_2 ),
        .Q(O58[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_shift_r[0]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[0] ),
        .O(cnt_shift_r[0]));
LUT6 #(
    .INIT(64'h0000FFFFEFFF0000)) 
     \cnt_shift_r[1]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[3] ),
        .I1(\n_0_cnt_shift_r_reg[2] ),
        .I2(I55),
        .I3(O1),
        .I4(\n_0_cnt_shift_r_reg[0] ),
        .I5(\n_0_cnt_shift_r_reg[1] ),
        .O(cnt_shift_r[1]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_shift_r[2]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[2] ),
        .I1(\n_0_cnt_shift_r_reg[0] ),
        .I2(\n_0_cnt_shift_r_reg[1] ),
        .O(cnt_shift_r[2]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_shift_r[3]_i_3 
       (.I0(\n_0_cnt_shift_r_reg[3] ),
        .I1(\n_0_cnt_shift_r_reg[1] ),
        .I2(\n_0_cnt_shift_r_reg[0] ),
        .I3(\n_0_cnt_shift_r_reg[2] ),
        .O(cnt_shift_r[3]));
FDSE \cnt_shift_r_reg[0] 
       (.C(CLK),
        .CE(I144),
        .D(cnt_shift_r[0]),
        .Q(\n_0_cnt_shift_r_reg[0] ),
        .S(I143));
FDRE \cnt_shift_r_reg[1] 
       (.C(CLK),
        .CE(I144),
        .D(cnt_shift_r[1]),
        .Q(\n_0_cnt_shift_r_reg[1] ),
        .R(I143));
FDRE \cnt_shift_r_reg[2] 
       (.C(CLK),
        .CE(I144),
        .D(cnt_shift_r[2]),
        .Q(\n_0_cnt_shift_r_reg[2] ),
        .R(I143));
FDRE \cnt_shift_r_reg[3] 
       (.C(CLK),
        .CE(I144),
        .D(cnt_shift_r[3]),
        .Q(\n_0_cnt_shift_r_reg[3] ),
        .R(I143));
FDRE detect_edge_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(detect_edge_done_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00000009)) 
     \done_cnt[0]_i_1 
       (.I0(O78),
        .I1(\n_0_done_cnt[0]_i_2 ),
        .I2(\n_0_done_cnt[3]_i_3 ),
        .I3(I120),
        .I4(I145),
        .O(\n_0_done_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \done_cnt[0]_i_2 
       (.I0(O77),
        .I1(O78),
        .I2(O80),
        .I3(O79),
        .O(\n_0_done_cnt[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEBEBEBEA)) 
     \done_cnt[1]_i_1 
       (.I0(I145),
        .I1(O77),
        .I2(O78),
        .I3(O80),
        .I4(O79),
        .I5(\n_0_done_cnt[3]_i_3 ),
        .O(\n_0_done_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000004A)) 
     \done_cnt[2]_i_1 
       (.I0(O79),
        .I1(O80),
        .I2(\n_0_done_cnt[2]_i_2 ),
        .I3(\n_0_done_cnt[3]_i_3 ),
        .I4(I120),
        .I5(I145),
        .O(\n_0_done_cnt[2]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \done_cnt[2]_i_2 
       (.I0(O78),
        .I1(O77),
        .O(\n_0_done_cnt[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
     \done_cnt[3]_i_1 
       (.I0(I145),
        .I1(O77),
        .I2(O78),
        .I3(O80),
        .I4(O79),
        .I5(\n_0_done_cnt[3]_i_3 ),
        .O(\n_0_done_cnt[3]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \done_cnt[3]_i_3 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ),
        .I1(\n_0_cal1_state_r1_reg[2] ),
        .I2(out[25]),
        .O(\n_0_done_cnt[3]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \done_cnt[3]_i_4 
       (.I0(O65),
        .I1(O57),
        .O(O73));
FDRE \done_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_done_cnt[0]_i_1 ),
        .Q(O78),
        .R(1'b0));
FDRE \done_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_done_cnt[1]_i_1 ),
        .Q(O77),
        .R(I94));
FDRE \done_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_done_cnt[2]_i_1 ),
        .Q(O79),
        .R(1'b0));
FDRE \done_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_done_cnt[3]_i_1 ),
        .Q(O80),
        .R(I94));
FDRE dqs_po_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
FDRE dqs_po_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF54040000)) 
     fine_dly_dec_done_r1_i_1
       (.I0(pi_rdval_cnt_reg__0[2]),
        .I1(dqs_po_dec_done_r2),
        .I2(pi_rdval_cnt_reg__0[0]),
        .I3(O39),
        .I4(n_0_fine_dly_dec_done_r1_i_2),
        .I5(fine_dly_dec_done_r1),
        .O(n_0_fine_dly_dec_done_r1_i_1));
LUT4 #(
    .INIT(16'h0001)) 
     fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt_reg__0[3]),
        .I1(pi_rdval_cnt_reg__0[4]),
        .I2(pi_rdval_cnt_reg__0[5]),
        .I3(pi_rdval_cnt_reg__0[1]),
        .O(n_0_fine_dly_dec_done_r1_i_2));
FDRE fine_dly_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_fine_dly_dec_done_r1_i_1),
        .Q(fine_dly_dec_done_r1),
        .R(I94));
FDRE fine_dly_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAEEEAAAA)) 
     \first_edge_taps_r[5]_i_2 
       (.I0(out[22]),
        .I1(O109),
        .I2(found_stable_eye_last_r),
        .I3(O26),
        .I4(out[13]),
        .O(\n_0_first_edge_taps_r[5]_i_2 ));
LUT3 #(
    .INIT(8'h08)) 
     \first_edge_taps_r[5]_i_3 
       (.I0(O6),
        .I1(detect_edge_done_r),
        .I2(tap_limit_cpt_r),
        .O(O109));
FDRE \first_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[0]),
        .Q(O129),
        .R(I140));
FDRE \first_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[1]),
        .Q(O128),
        .R(I140));
FDRE \first_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[2]),
        .Q(O127),
        .R(I140));
FDRE \first_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[3]),
        .Q(O126),
        .R(I140));
FDRE \first_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[4]),
        .Q(O125),
        .R(I140));
FDRE \first_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(O56[5]),
        .Q(O124),
        .R(I140));
FDRE found_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I4),
        .Q(O6),
        .R(1'b0));
FDRE found_first_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I82),
        .Q(O26),
        .R(I5));
FDRE found_second_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I95),
        .Q(O42),
        .R(I94));
FDRE found_stable_eye_last_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I86),
        .Q(found_stable_eye_last_r),
        .R(pb_detect_edge_setup));
LUT3 #(
    .INIT(8'h80)) 
     found_stable_eye_r_i_1
       (.I0(n_0_found_stable_eye_r_i_2),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[5]),
        .O(n_0_found_stable_eye_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[6]),
        .I1(pb_found_stable_eye_r[7]),
        .I2(pb_found_stable_eye_r[1]),
        .I3(pb_found_stable_eye_r[0]),
        .I4(pb_found_stable_eye_r[3]),
        .I5(pb_found_stable_eye_r[2]),
        .O(n_0_found_stable_eye_r_i_2));
FDRE found_stable_eye_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_found_stable_eye_r_i_1),
        .Q(O4),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \gen_byte_sel_div2.byte_sel_cnt[0]_i_3 
       (.I0(regl_dqs_cnt_r[0]),
        .I1(out[25]),
        .I2(O5),
        .O(pi_stg2_rdlvl_cnt[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(out[25]),
        .I1(regl_dqs_cnt_r[1]),
        .O(pi_stg2_rdlvl_cnt[1]));
FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I17),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I33),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I6),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I18),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I34),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I19),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I35),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I11),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I20),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I36),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I12),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I37),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I13),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I22),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I38),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I14),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I23),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I39),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I15),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I24),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I40),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I16),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r[0][1]_i_1 
       (.I0(O17),
        .I1(O3),
        .O(store_sr_r0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(O3),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 ),
        .Q(idel_pat0_match_fall0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 ),
        .Q(idel_pat1_match_fall1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ),
        .Q(idel_pat1_match_rise0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 ),
        .Q(idel_pat1_match_rise1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ),
        .Q(pat0_match_fall0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1 ),
        .Q(pat0_match_fall1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1 ),
        .Q(pat0_match_rise0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1 ),
        .Q(pat0_match_rise1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0 ),
        .Q(pat1_match_fall0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1 ),
        .Q(pat1_match_fall1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0 ),
        .Q(pat1_match_rise1_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ),
        .Q(pat1_match_rise0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 ),
        .Q(idel_pat0_match_rise1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ),
        .Q(idel_pat1_match_fall0_r[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 ),
        .Q(idel_pat1_match_fall1_r[1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 ),
        .Q(idel_pat1_match_rise0_r[1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1 ),
        .Q(pat0_match_fall0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1 ),
        .Q(pat0_match_fall1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1 ),
        .Q(pat0_match_rise0_r[1]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ),
        .Q(pat0_match_rise1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0 ),
        .Q(pat1_match_fall1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1 ),
        .Q(pat1_match_rise1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 ),
        .Q(idel_pat0_match_fall1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ),
        .Q(idel_pat0_match_rise0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ),
        .Q(idel_pat1_match_fall0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 ),
        .Q(idel_pat1_match_rise0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ),
        .Q(idel_pat1_match_rise1_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1 ),
        .Q(pat0_match_fall0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ),
        .Q(pat0_match_fall1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1 ),
        .Q(pat0_match_rise0_r[2]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1 ),
        .Q(pat0_match_rise1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0 ),
        .Q(pat1_match_fall0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1 ),
        .Q(pat1_match_fall1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1 ),
        .Q(pat1_match_rise0_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 ),
        .Q(idel_pat1_match_fall0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ),
        .Q(idel_pat1_match_fall1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ),
        .Q(idel_pat1_match_rise1_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1 ),
        .Q(pat0_match_fall0_r[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1 ),
        .Q(pat0_match_fall1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1 ),
        .Q(pat0_match_rise0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1 ),
        .Q(pat0_match_rise1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0 ),
        .Q(pat1_match_fall0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1 ),
        .Q(pat1_match_rise0_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1 ),
        .Q(pat1_match_rise1_r[2]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 ),
        .Q(idel_pat0_match_fall0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 ),
        .Q(idel_pat0_match_rise0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 ),
        .Q(idel_pat1_match_fall1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ),
        .Q(idel_pat1_match_rise0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 ),
        .Q(idel_pat1_match_rise1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ),
        .Q(pat0_match_fall0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1 ),
        .Q(pat0_match_fall1_r[4]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1 ),
        .Q(pat0_match_rise0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1 ),
        .Q(pat0_match_rise1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0 ),
        .Q(pat1_match_fall0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1 ),
        .Q(pat1_match_fall1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0 ),
        .Q(pat1_match_rise1_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ),
        .Q(pat1_match_rise0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 ),
        .Q(idel_pat0_match_rise1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ),
        .Q(idel_pat1_match_fall0_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 ),
        .Q(idel_pat1_match_fall1_r[4]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 ),
        .Q(idel_pat1_match_rise0_r[4]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1 ),
        .Q(pat0_match_fall0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1 ),
        .Q(pat0_match_fall1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1 ),
        .Q(pat0_match_rise0_r[5]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ),
        .Q(pat0_match_rise1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0 ),
        .Q(pat1_match_fall1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1 ),
        .Q(pat1_match_rise1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 ),
        .Q(idel_pat0_match_fall1_r[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ),
        .Q(idel_pat1_match_fall0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 ),
        .Q(idel_pat1_match_rise0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ),
        .Q(idel_pat1_match_rise1_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1 ),
        .Q(pat0_match_fall0_r[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ),
        .Q(pat0_match_fall1_r[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1 ),
        .Q(pat0_match_rise0_r[6]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1 ),
        .Q(pat0_match_rise1_r[6]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0 ),
        .Q(pat1_match_fall0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1 ),
        .Q(pat1_match_fall1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1 ),
        .Q(pat1_match_rise0_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ),
        .Q(idel_pat0_match_rise0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 ),
        .Q(idel_pat1_match_fall0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ),
        .Q(idel_pat1_match_fall1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ),
        .Q(idel_pat1_match_rise1_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1 ),
        .Q(pat0_match_fall0_r[7]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1 ),
        .Q(pat0_match_fall1_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1 ),
        .Q(pat0_match_rise0_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1 ),
        .Q(pat0_match_rise1_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0 ),
        .Q(pat1_match_fall0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1 ),
        .Q(pat1_match_rise0_r[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1 ),
        .Q(pat1_match_rise1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0),
        .Q(O7),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I43),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I45),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I42),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I44),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0),
        .Q(O8),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I9),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I8),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I7),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I41),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.idel_pat_data_match_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I93),
        .Q(O41),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat0_data_match_r0),
        .Q(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I52),
        .Q(pat0_match_fall0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I51),
        .Q(pat0_match_fall1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I50),
        .Q(pat0_match_rise0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I53),
        .Q(pat0_match_rise1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0),
        .Q(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I48),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I47),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I46),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I49),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(O1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(O1),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv ),
        .Q(O13),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_324_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_347_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_347_out),
        .Q(O34),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_343_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_343_out),
        .Q(O33),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_341_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_341_out),
        .Q(O35),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_339_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_339_out),
        .Q(O36),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv ),
        .Q(O9),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_337_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_332_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_332_out),
        .Q(O31),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_330_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_330_out),
        .Q(O29),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_328_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_328_out),
        .Q(O30),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_326_out));
FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_326_out),
        .Q(O32),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv ),
        .Q(p_1_in17_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_298_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_319_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_319_out),
        .Q(p_0_in294_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_317_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_317_out),
        .Q(p_3_in296_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_315_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_315_out),
        .Q(p_1_in297_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_313_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_313_out),
        .Q(p_2_in295_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv ),
        .Q(p_0_in106_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_311_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_306_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_306_out),
        .Q(p_0_in307_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_304_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_304_out),
        .Q(p_3_in309_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_302_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_302_out),
        .Q(p_1_in310_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_300_out));
FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_300_out),
        .Q(p_2_in308_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv ),
        .Q(p_1_in14_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_272_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_293_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_293_out),
        .Q(p_0_in268_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_291_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_291_out),
        .Q(p_3_in270_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_289_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_289_out),
        .Q(p_1_in271_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_287_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_287_out),
        .Q(p_2_in269_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv ),
        .Q(p_0_in103_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_285_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_280_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_280_out),
        .Q(p_0_in281_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_278_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_278_out),
        .Q(p_3_in283_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_276_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_276_out),
        .Q(p_1_in284_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_274_out));
FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_274_out),
        .Q(p_2_in282_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv ),
        .Q(p_1_in11_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_246_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_267_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_267_out),
        .Q(p_0_in242_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_265_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_265_out),
        .Q(p_3_in244_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_263_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_263_out),
        .Q(p_1_in245_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_261_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_261_out),
        .Q(p_2_in243_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv ),
        .Q(p_0_in100_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_259_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_254_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_254_out),
        .Q(p_0_in255_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_252_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_252_out),
        .Q(p_3_in257_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_250_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_250_out),
        .Q(p_1_in258_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_248_out));
FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_248_out),
        .Q(p_2_in256_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv ),
        .Q(p_1_in8_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_220_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_241_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_241_out),
        .Q(p_0_in216_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_239_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_239_out),
        .Q(p_3_in218_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_237_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_237_out),
        .Q(p_1_in219_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_235_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_235_out),
        .Q(p_2_in217_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv ),
        .Q(p_0_in97_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_233_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_228_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_228_out),
        .Q(p_0_in229_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_226_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_226_out),
        .Q(p_3_in231_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_224_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_224_out),
        .Q(p_1_in232_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_222_out));
FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_222_out),
        .Q(p_2_in230_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv ),
        .Q(p_1_in5_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_194_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_215_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_215_out),
        .Q(p_0_in190_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_213_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_213_out),
        .Q(p_3_in192_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_211_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_211_out),
        .Q(p_1_in193_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_209_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_209_out),
        .Q(p_2_in191_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv ),
        .Q(p_0_in94_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_207_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_202_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_202_out),
        .Q(p_0_in203_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_200_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_200_out),
        .Q(p_3_in205_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_198_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_198_out),
        .Q(p_1_in206_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_196_out));
FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_196_out),
        .Q(p_2_in204_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv ),
        .Q(p_1_in2_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_168_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_189_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_189_out),
        .Q(p_0_in164_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_187_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_187_out),
        .Q(p_3_in166_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_185_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_185_out),
        .Q(p_1_in167_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_183_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_183_out),
        .Q(p_2_in165_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv ),
        .Q(p_0_in91_in),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_181_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_176_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_176_out),
        .Q(p_0_in177_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_174_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_174_out),
        .Q(p_3_in179_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_172_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_172_out),
        .Q(p_1_in180_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_170_out));
FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_170_out),
        .Q(p_2_in178_in),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv ),
        .Q(O14),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_142_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_163_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_163_out),
        .Q(p_0_in139_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_161_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_161_out),
        .Q(p_3_in140_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_159_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_159_out),
        .Q(p_1_in141_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_157_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_157_out),
        .Q(O37),
        .R(1'b0));
FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv ),
        .Q(O11),
        .R(\n_0_gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(p_155_out),
        .Q(\n_0_gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_150_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_150_out),
        .Q(p_0_in151_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_148_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_148_out),
        .Q(p_3_in153_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_146_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_146_out),
        .Q(p_1_in154_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009900990090000)) 
     \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]__0 [0]),
        .I3(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]__0 [0]),
        .I4(\n_0_gen_pat_match_div2.pat0_data_match_r_reg ),
        .I5(\n_0_gen_pat_match_div2.pat1_data_match_r_reg ),
        .O(p_144_out));
FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_144_out),
        .Q(p_2_in152_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(p_0_in__1[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(O96),
        .I1(O86),
        .I2(O18),
        .I3(I128),
        .I4(O97),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6 ),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I5(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .O(p_0_in__1[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(O86),
        .I1(O9),
        .I2(O96),
        .I3(O13),
        .O(O97));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_6 ));
FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I63),
        .Q(pb_detect_edge_done_r[0]),
        .R(pb_detect_edge_setup));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(O89),
        .I1(out[13]),
        .I2(out[6]),
        .I3(out[8]),
        .I4(out[11]),
        .O(O98));
FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I74),
        .Q(O18),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O18),
        .I4(O86),
        .I5(O96),
        .O(pb_found_stable_eye_r79_out));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .O(O101));
FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I65),
        .Q(pb_found_stable_eye_r[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(O96),
        .I1(O9),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 
       (.I0(out[11]),
        .I1(out[8]),
        .I2(out[6]),
        .I3(out[13]),
        .O(O99));
FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ),
        .Q(O96),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(p_0_in__2[3]));
LUT6 #(
    .INIT(64'h22222022FFFFFFFF)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(I127),
        .I1(O95),
        .I2(p_0_in16_in),
        .I3(O86),
        .I4(O19),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6 ),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I5(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .O(p_0_in__2[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(p_0_in106_in),
        .I1(O86),
        .I2(p_0_in16_in),
        .I3(p_1_in17_in),
        .O(O95));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_6 ));
FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I62),
        .Q(pb_detect_edge_done_r[1]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I75),
        .Q(O19),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .O(O102));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O19),
        .I4(O86),
        .I5(p_0_in16_in),
        .O(pb_found_stable_eye_r75_out));
FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I66),
        .Q(pb_found_stable_eye_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(p_0_in106_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ));
FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ),
        .Q(p_0_in16_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(p_0_in__3[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(p_0_in13_in),
        .I1(O86),
        .I2(O20),
        .I3(I126),
        .I4(O94),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6 ),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I5(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .O(p_0_in__3[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(p_0_in103_in),
        .I1(O86),
        .I2(p_0_in13_in),
        .I3(p_1_in14_in),
        .O(O94));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_6 ));
FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61),
        .Q(pb_detect_edge_done_r[2]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I76),
        .Q(O20),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O20),
        .I4(O86),
        .I5(p_0_in13_in),
        .O(pb_found_stable_eye_r71_out));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .O(O103));
FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I67),
        .Q(pb_found_stable_eye_r[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(p_0_in103_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ));
FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ),
        .Q(p_0_in13_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .O(p_0_in__4[2]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(p_0_in__4[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(p_0_in10_in),
        .I1(O86),
        .I2(O21),
        .I3(I125),
        .I4(O93),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I5(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .O(p_0_in__4[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(p_0_in100_in),
        .I1(O86),
        .I2(p_0_in10_in),
        .I3(p_1_in11_in),
        .O(O93));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_6 ));
FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60),
        .Q(pb_detect_edge_done_r[3]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I77),
        .Q(O21),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O21),
        .I4(O86),
        .I5(p_0_in10_in),
        .O(pb_found_stable_eye_r67_out));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .O(O104));
FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I68),
        .Q(pb_found_stable_eye_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(p_0_in100_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ));
FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ),
        .Q(p_0_in10_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[0]));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[1]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .O(p_0_in__5[2]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(p_0_in__5[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(p_0_in7_in),
        .I1(O86),
        .I2(O22),
        .I3(I124),
        .I4(O92),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6 ),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I5(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .O(p_0_in__5[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(p_0_in97_in),
        .I1(O86),
        .I2(p_0_in7_in),
        .I3(p_1_in8_in),
        .O(O92));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_6 ));
FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I59),
        .Q(pb_detect_edge_done_r[4]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I78),
        .Q(O22),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O22),
        .I4(O86),
        .I5(p_0_in7_in),
        .O(pb_found_stable_eye_r63_out));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .O(O105));
FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I69),
        .Q(pb_found_stable_eye_r[4]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_0_in97_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ),
        .Q(p_0_in7_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[0]));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[1]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .O(p_0_in__6[2]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(p_0_in__6[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(p_0_in4_in),
        .I1(O86),
        .I2(O23),
        .I3(I123),
        .I4(O91),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I5(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .O(p_0_in__6[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(p_0_in94_in),
        .I1(O86),
        .I2(p_0_in4_in),
        .I3(p_1_in5_in),
        .O(O91));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_6 ));
FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58),
        .Q(pb_detect_edge_done_r[5]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I79),
        .Q(O23),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O23),
        .I4(O86),
        .I5(p_0_in4_in),
        .O(pb_found_stable_eye_r59_out));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .O(O106));
FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I70),
        .Q(pb_found_stable_eye_r[5]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(p_0_in94_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ));
FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ),
        .Q(p_0_in4_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[0]));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[1]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .O(p_0_in__7[2]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(p_0_in__7[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(p_0_in1_in),
        .I1(O86),
        .I2(O24),
        .I3(I122),
        .I4(O90),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6 ),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I5(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .O(p_0_in__7[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(p_0_in91_in),
        .I1(O86),
        .I2(p_0_in1_in),
        .I3(p_1_in2_in),
        .O(O90));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_6 ));
FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57),
        .Q(pb_detect_edge_done_r[6]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I80),
        .Q(O24),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O24),
        .I4(O86),
        .I5(p_0_in1_in),
        .O(pb_found_stable_eye_r55_out));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .O(O107));
FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I71),
        .Q(pb_found_stable_eye_r[6]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in91_in),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ));
FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ),
        .Q(p_0_in1_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[0]));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[1]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .O(p_0_in__8[2]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(p_0_in__8[3]));
LUT6 #(
    .INIT(64'h0000FB00FFFFFFFF)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(O87),
        .I1(O86),
        .I2(O25),
        .I3(I121),
        .I4(O88),
        .I5(O89),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6 ),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I5(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .O(p_0_in__8[4]));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(O11),
        .I1(O86),
        .I2(O87),
        .I3(O14),
        .O(O88));
LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6 
       (.I0(O86),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[6]),
        .I4(out[13]),
        .I5(pb_detect_edge_done_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_6 ));
FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(CLK),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .O(pb_detect_edge_setup));
FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I56),
        .Q(pb_detect_edge_done_r[7]),
        .R(pb_detect_edge_setup));
FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I81),
        .Q(O25),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2 
       (.I0(\n_0_FSM_onehot_cal1_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_cal1_state_r_reg[7] ),
        .I2(out[5]),
        .I3(O25),
        .I4(O86),
        .I5(O87),
        .O(O100));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .O(O108));
FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I72),
        .Q(pb_found_stable_eye_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0A0A0A0A0A000E0)) 
     \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(O87),
        .I1(O11),
        .I2(O89),
        .I3(O86),
        .I4(O99),
        .I5(pb_detect_edge_done_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ));
FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ),
        .Q(O87),
        .R(1'b0));
FDRE idel_adj_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I87),
        .Q(O38),
        .R(I5));
LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
     \idel_dec_cnt[0]_i_1 
       (.I0(O82),
        .I1(O5),
        .I2(O83),
        .I3(out[4]),
        .I4(O113[0]),
        .I5(out[16]),
        .O(\n_0_idel_dec_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \idel_dec_cnt[1]_i_1 
       (.I0(idelay_tap_cnt_r[1]),
        .I1(out[4]),
        .I2(O113[0]),
        .I3(O113[1]),
        .I4(out[16]),
        .O(\n_0_idel_dec_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \idel_dec_cnt[2]_i_1 
       (.I0(idelay_tap_cnt_r[2]),
        .I1(out[4]),
        .I2(O113[2]),
        .I3(O113[1]),
        .I4(O113[0]),
        .I5(out[16]),
        .O(\n_0_idel_dec_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \idel_dec_cnt[3]_i_1 
       (.I0(idelay_tap_cnt_r[3]),
        .I1(out[4]),
        .I2(O113[3]),
        .I3(O113[2]),
        .I4(I138),
        .I5(out[16]),
        .O(\n_0_idel_dec_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
     \idel_dec_cnt[4]_i_1 
       (.I0(\n_0_idel_dec_cnt[4]_i_3 ),
        .I1(out[16]),
        .I2(cal1_state_r2),
        .I3(out[11]),
        .I4(detect_edge_done_r),
        .I5(O41),
        .O(\n_0_idel_dec_cnt[4]_i_1 ));
LUT5 #(
    .INIT(32'h8FF88888)) 
     \idel_dec_cnt[4]_i_2 
       (.I0(idelay_tap_cnt_r[4]),
        .I1(out[4]),
        .I2(\n_0_idel_dec_cnt_reg[4] ),
        .I3(I137),
        .I4(out[16]),
        .O(\n_0_idel_dec_cnt[4]_i_2 ));
LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
     \idel_dec_cnt[4]_i_3 
       (.I0(O58[5]),
        .I1(O28),
        .I2(I136),
        .I3(I134),
        .I4(\n_0_idel_dec_cnt[4]_i_7 ),
        .I5(out[3]),
        .O(\n_0_idel_dec_cnt[4]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \idel_dec_cnt[4]_i_4 
       (.I0(\n_0_idel_dec_cnt_reg[4] ),
        .I1(O113[1]),
        .I2(O113[0]),
        .I3(O113[2]),
        .I4(O113[3]),
        .O(cal1_state_r2));
LUT2 #(
    .INIT(4'h7)) 
     \idel_dec_cnt[4]_i_7 
       (.I0(idel_mpr_pat_detect_r),
        .I1(O27),
        .O(\n_0_idel_dec_cnt[4]_i_7 ));
FDRE \idel_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[0]_i_1 ),
        .Q(O113[0]),
        .R(I5));
FDRE \idel_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[1]_i_1 ),
        .Q(O113[1]),
        .R(I5));
FDRE \idel_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[2]_i_1 ),
        .Q(O113[2]),
        .R(I5));
FDRE \idel_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[3]_i_1 ),
        .Q(O113[3]),
        .R(I5));
FDRE \idel_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[4]_i_2 ),
        .Q(\n_0_idel_dec_cnt_reg[4] ),
        .R(I5));
FDRE idel_pat_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I84),
        .Q(O27),
        .R(I5));
LUT3 #(
    .INIT(8'h04)) 
     \idelay_tap_cnt_r[0][0][0]_i_1 
       (.I0(I120),
        .I1(idelay_ce_int),
        .I2(O116[0]),
        .O(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ));
LUT6 #(
    .INIT(64'h2888888888888882)) 
     \idelay_tap_cnt_r[0][0][3]_i_1 
       (.I0(I131),
        .I1(O116[3]),
        .I2(O116[2]),
        .I3(O116[0]),
        .I4(idelay_inc_int),
        .I5(O116[1]),
        .O(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
     \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(I129),
        .I1(I130),
        .I2(\n_0_idelay_tap_cnt_r[0][0][4]_i_4 ),
        .I3(idelay_ce_int),
        .I4(O5),
        .I5(I120),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \idelay_tap_cnt_r[0][0][4]_i_4 
       (.I0(O111),
        .I1(O110),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_4 ));
LUT4 #(
    .INIT(16'h2AAB)) 
     \idelay_tap_cnt_r[0][0][4]_i_5 
       (.I0(O116[2]),
        .I1(O116[0]),
        .I2(idelay_inc_int),
        .I3(O116[1]),
        .O(O117));
FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ),
        .Q(O83),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(I142[0]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(I142[1]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(I142[2]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ),
        .Q(O82),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(E),
        .D(I142[0]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(E),
        .D(I142[1]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .R(1'b0));
FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(E),
        .D(I142[2]),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(O82),
        .I1(O5),
        .I2(O83),
        .O(idelay_tap_cnt_r[0]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .I1(O5),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I1(O5),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hCA)) 
     \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I2(O5),
        .O(idelay_tap_cnt_r[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I1(O5),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(O116[0]),
        .R(I5));
FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(O116[1]),
        .R(I5));
FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(O116[2]),
        .R(I5));
FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(O116[3]),
        .R(I5));
FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(O116[4]),
        .R(I5));
LUT5 #(
    .INIT(32'h000000FE)) 
     idelay_tap_limit_r_i_1
       (.I0(n_0_idelay_tap_limit_r_reg),
        .I1(n_0_idelay_tap_limit_r_i_2),
        .I2(n_0_idelay_tap_limit_r_i_3),
        .I3(O15),
        .I4(I120),
        .O(n_0_idelay_tap_limit_r_i_1));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     idelay_tap_limit_r_i_2
       (.I0(O5),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .I3(O83),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .I5(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .O(n_0_idelay_tap_limit_r_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     idelay_tap_limit_r_i_3
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I1(O5),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .I5(O82),
        .O(n_0_idelay_tap_limit_r_i_3));
FDRE idelay_tap_limit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_tap_limit_r_i_1),
        .Q(n_0_idelay_tap_limit_r_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \init_state_r[0]_i_15 
       (.I0(O40),
        .I1(I100),
        .O(O48));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'h00E0F0F0)) 
     \init_state_r[1]_i_14 
       (.I0(rdlvl_last_byte_done),
        .I1(I99),
        .I2(pi_calib_done),
        .I3(O40),
        .I4(I100),
        .O(O44));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \init_state_r[2]_i_15 
       (.I0(O40),
        .I1(I100),
        .O(O45));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'hFF4F)) 
     \init_state_r[4]_i_15 
       (.I0(rdlvl_last_byte_done),
        .I1(I99),
        .I2(I100),
        .I3(O40),
        .O(O47));
LUT2 #(
    .INIT(4'h8)) 
     \init_state_r[6]_i_31 
       (.I0(O16),
        .I1(I139),
        .O(ck_addr_cmd_delay_done));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \mpr_2to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2 ),
        .I1(\n_0_mpr_2to1.inhibit_edge_detect_r_i_4 ),
        .I2(I120),
        .I3(out[1]),
        .I4(inhibit_edge_detect_r),
        .I5(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3 ),
        .O(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
     \mpr_2to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\n_0_mpr_2to1.inhibit_edge_detect_r_i_3 ),
        .I1(\n_0_mpr_2to1.stable_idel_cnt_reg[0] ),
        .I2(\n_0_mpr_2to1.stable_idel_cnt_reg[1] ),
        .I3(\n_0_mpr_2to1.stable_idel_cnt_reg[2] ),
        .I4(\n_0_mpr_2to1.stable_idel_cnt[2]_i_4 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \mpr_2to1.idel_mpr_pat_detect_r_i_3 
       (.I0(out[3]),
        .I1(O27),
        .I2(\n_0_mpr_2to1.stable_idel_cnt_reg[1] ),
        .I3(\n_0_mpr_2to1.stable_idel_cnt_reg[2] ),
        .O(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3 ));
FDRE \mpr_2to1.idel_mpr_pat_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_1 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
     \mpr_2to1.inhibit_edge_detect_r_i_1 
       (.I0(\n_0_mpr_2to1.inhibit_edge_detect_r_i_2 ),
        .I1(out[3]),
        .I2(\n_0_mpr_2to1.inhibit_edge_detect_r_i_3 ),
        .I3(inhibit_edge_detect_r),
        .I4(\n_0_mpr_2to1.inhibit_edge_detect_r_i_4 ),
        .I5(I120),
        .O(\n_0_mpr_2to1.inhibit_edge_detect_r_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFCFFACA)) 
     \mpr_2to1.inhibit_edge_detect_r_i_2 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I2(O5),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .I5(O84),
        .O(\n_0_mpr_2to1.inhibit_edge_detect_r_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'hFFF7)) 
     \mpr_2to1.inhibit_edge_detect_r_i_3 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(mpr_rd_fall0_prev_r),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_rise1_prev_r),
        .O(\n_0_mpr_2to1.inhibit_edge_detect_r_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \mpr_2to1.inhibit_edge_detect_r_i_4 
       (.I0(mpr_rd_rise0_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_fall1_prev_r),
        .I3(mpr_rd_fall0_prev_r),
        .O(\n_0_mpr_2to1.inhibit_edge_detect_r_i_4 ));
FDRE \mpr_2to1.inhibit_edge_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mpr_2to1.inhibit_edge_detect_r_i_1 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h06)) 
     \mpr_2to1.stable_idel_cnt[0]_i_1 
       (.I0(\n_0_mpr_2to1.stable_idel_cnt_reg[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\n_0_mpr_2to1.stable_idel_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h006A)) 
     \mpr_2to1.stable_idel_cnt[1]_i_1 
       (.I0(\n_0_mpr_2to1.stable_idel_cnt_reg[1] ),
        .I1(stable_idel_cnt),
        .I2(\n_0_mpr_2to1.stable_idel_cnt_reg[0] ),
        .I3(stable_idel_cnt0),
        .O(\n_0_mpr_2to1.stable_idel_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h00006AAA)) 
     \mpr_2to1.stable_idel_cnt[2]_i_1 
       (.I0(\n_0_mpr_2to1.stable_idel_cnt_reg[2] ),
        .I1(stable_idel_cnt),
        .I2(\n_0_mpr_2to1.stable_idel_cnt_reg[1] ),
        .I3(\n_0_mpr_2to1.stable_idel_cnt_reg[0] ),
        .I4(stable_idel_cnt0),
        .O(\n_0_mpr_2to1.stable_idel_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFB80000)) 
     \mpr_2to1.stable_idel_cnt[2]_i_2 
       (.I0(O82),
        .I1(O5),
        .I2(O83),
        .I3(\n_0_mpr_2to1.inhibit_edge_detect_r_i_2 ),
        .I4(\n_0_mpr_2to1.idel_mpr_pat_detect_r_i_3 ),
        .I5(\n_0_mpr_2to1.stable_idel_cnt[2]_i_4 ),
        .O(stable_idel_cnt));
LUT3 #(
    .INIT(8'hFE)) 
     \mpr_2to1.stable_idel_cnt[2]_i_3 
       (.I0(\n_0_mpr_2to1.stable_idel_cnt[2]_i_4 ),
        .I1(out[1]),
        .I2(I120),
        .O(stable_idel_cnt0));
LUT5 #(
    .INIT(32'hFFFF6FF6)) 
     \mpr_2to1.stable_idel_cnt[2]_i_4 
       (.I0(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .I1(mpr_rd_rise0_prev_r),
        .I2(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .I3(mpr_rd_rise1_prev_r),
        .I4(\n_0_mpr_2to1.stable_idel_cnt[2]_i_5 ),
        .O(\n_0_mpr_2to1.stable_idel_cnt[2]_i_4 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \mpr_2to1.stable_idel_cnt[2]_i_5 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .I2(mpr_rd_fall1_prev_r),
        .I3(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .O(\n_0_mpr_2to1.stable_idel_cnt[2]_i_5 ));
FDRE \mpr_2to1.stable_idel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mpr_2to1.stable_idel_cnt[0]_i_1 ),
        .Q(\n_0_mpr_2to1.stable_idel_cnt_reg[0] ),
        .R(1'b0));
FDRE \mpr_2to1.stable_idel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mpr_2to1.stable_idel_cnt[1]_i_1 ),
        .Q(\n_0_mpr_2to1.stable_idel_cnt_reg[1] ),
        .R(1'b0));
FDRE \mpr_2to1.stable_idel_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mpr_2to1.stable_idel_cnt[2]_i_1 ),
        .Q(\n_0_mpr_2to1.stable_idel_cnt_reg[2] ),
        .R(1'b0));
FDRE mpr_dec_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I85),
        .Q(O28),
        .R(I5));
FDRE mpr_rd_fall0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
FDRE mpr_rd_fall1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
FDRE mpr_rd_rise0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'hEA)) 
     mpr_rd_rise1_prev_r_i_1
       (.I0(out[1]),
        .I1(out[3]),
        .I2(O27),
        .O(mpr_rd_rise0_prev_r0));
FDRE mpr_rd_rise1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
FDRE mpr_rdlvl_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I54),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
FDRE mux_rd_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF40440000)) 
     new_cnt_cpt_r_i_1
       (.I0(rdlvl_stg1_start_r),
        .I1(I55),
        .I2(mpr_rdlvl_start_r),
        .I3(I54),
        .I4(out[0]),
        .I5(n_0_new_cnt_cpt_r_i_2),
        .O(new_cnt_cpt_r));
LUT5 #(
    .INIT(32'hA8AA0000)) 
     new_cnt_cpt_r_i_2
       (.I0(out[22]),
        .I1(O110),
        .I2(O111),
        .I3(O5),
        .I4(prech_done),
        .O(n_0_new_cnt_cpt_r_i_2));
FDRE new_cnt_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(O15),
        .R(I5));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_1 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(I98),
        .I3(I97),
        .O(C_pi_counter_load_en81_out));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_10 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(I98),
        .I3(I97),
        .O(O130[1]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_10__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[1]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_11 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(I98),
        .I3(I97),
        .O(O130[0]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_11__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[0]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \phaser_in_gen.phaser_in_i_1__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(I98),
        .I3(I97),
        .O(A_pi_counter_load_en146_out));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     \phaser_in_gen.phaser_in_i_3 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(I98),
        .I4(I97),
        .O(C_pi_fine_enable77_out));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     \phaser_in_gen.phaser_in_i_3__0 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(I98),
        .I4(I97),
        .O(A_pi_fine_enable142_out));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     \phaser_in_gen.phaser_in_i_4 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(I98),
        .I4(I97),
        .O(C_pi_fine_inc79_out));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     \phaser_in_gen.phaser_in_i_4__0 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(I98),
        .I4(I97),
        .O(A_pi_fine_inc144_out));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_6 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(I98),
        .I3(I97),
        .O(O130[5]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_6__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[5]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_7 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(I98),
        .I3(I97),
        .O(O130[4]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_7__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[4]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_8 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(I98),
        .I3(I97),
        .O(O130[3]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_8__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[3]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_9 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(I98),
        .I3(I97),
        .O(O130[2]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_9__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(I97),
        .I3(I98),
        .O(COUNTERLOADVAL[2]));
FDRE pi_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I88),
        .Q(O39),
        .R(1'b0));
FDRE pi_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     pi_en_stg2_f_timing_i_1
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(O39),
        .O(n_0_pi_en_stg2_f_timing_i_1));
FDRE pi_en_stg2_f_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pi_en_stg2_f_timing_i_1),
        .Q(pi_en_stg2_f_timing),
        .R(I5));
FDRE pi_fine_dly_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(O16),
        .R(1'b0));
LUT5 #(
    .INIT(32'h080808FB)) 
     \pi_rdval_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[0]),
        .I4(O112),
        .O(p_0_in__9[0]));
LUT6 #(
    .INIT(64'hFB08FB08FB0808FB)) 
     \pi_rdval_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[1]),
        .I4(O112),
        .I5(pi_rdval_cnt_reg__0[0]),
        .O(p_0_in__9[1]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \pi_rdval_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(\n_0_pi_rdval_cnt[5]_i_4 ),
        .I2(pi_rdval_cnt_reg__0[2]),
        .I3(pi_rdval_cnt_reg__0[0]),
        .I4(pi_rdval_cnt_reg__0[1]),
        .I5(O112),
        .O(p_0_in__9[2]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'h08FBFB08)) 
     \pi_rdval_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[3]),
        .I4(\n_0_pi_rdval_cnt[5]_i_5 ),
        .O(p_0_in__9[3]));
LUT6 #(
    .INIT(64'hFB0808FBFB08FB08)) 
     \pi_rdval_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[4]),
        .I4(pi_rdval_cnt_reg__0[3]),
        .I5(\n_0_pi_rdval_cnt[5]_i_5 ),
        .O(p_0_in__9[4]));
LUT4 #(
    .INIT(16'hFFAE)) 
     \pi_rdval_cnt[5]_i_1 
       (.I0(O112),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(O39),
        .O(\n_0_pi_rdval_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B888B8)) 
     \pi_rdval_cnt[5]_i_2 
       (.I0(Q[5]),
        .I1(\n_0_pi_rdval_cnt[5]_i_4 ),
        .I2(pi_rdval_cnt_reg__0[5]),
        .I3(\n_0_pi_rdval_cnt[5]_i_5 ),
        .I4(pi_rdval_cnt_reg__0[4]),
        .I5(pi_rdval_cnt_reg__0[3]),
        .O(p_0_in__9[5]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt_reg__0[1]),
        .I1(pi_rdval_cnt_reg__0[5]),
        .I2(pi_rdval_cnt_reg__0[4]),
        .I3(pi_rdval_cnt_reg__0[3]),
        .I4(pi_rdval_cnt_reg__0[0]),
        .I5(pi_rdval_cnt_reg__0[2]),
        .O(O112));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \pi_rdval_cnt[5]_i_4 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\n_0_pi_rdval_cnt[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000000011111110)) 
     \pi_rdval_cnt[5]_i_5 
       (.I0(pi_rdval_cnt_reg__0[0]),
        .I1(pi_rdval_cnt_reg__0[1]),
        .I2(pi_rdval_cnt_reg__0[3]),
        .I3(pi_rdval_cnt_reg__0[4]),
        .I4(pi_rdval_cnt_reg__0[5]),
        .I5(pi_rdval_cnt_reg__0[2]),
        .O(\n_0_pi_rdval_cnt[5]_i_5 ));
FDRE \pi_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[0]),
        .Q(pi_rdval_cnt_reg__0[0]),
        .R(I5));
FDRE \pi_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[1]),
        .Q(pi_rdval_cnt_reg__0[1]),
        .R(I5));
FDRE \pi_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[2]),
        .Q(pi_rdval_cnt_reg__0[2]),
        .R(I5));
FDRE \pi_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[3]),
        .Q(pi_rdval_cnt_reg__0[3]),
        .R(I5));
FDRE \pi_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[4]),
        .Q(pi_rdval_cnt_reg__0[4]),
        .R(I5));
FDRE \pi_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[5]),
        .Q(pi_rdval_cnt_reg__0[5]),
        .R(I5));
FDRE pi_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0008)) 
     pi_stg2_f_incdec_timing_i_1
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(O2),
        .I2(O39),
        .I3(I120),
        .O(pi_stg2_f_incdec_timing0));
FDRE pi_stg2_f_incdec_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
FDRE pi_stg2_load_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_stg2_load),
        .R(1'b0));
FDRE pi_stg2_load_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I92),
        .Q(pi_stg2_load_timing),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_stg2_reg_l[0]),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_stg2_reg_l[1]),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_stg2_reg_l[2]),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_stg2_reg_l[3]),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_stg2_reg_l[4]),
        .R(1'b0));
FDRE \pi_stg2_reg_l_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_stg2_reg_l[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ),
        .O(\n_0_pi_stg2_reg_l_timing[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ),
        .O(\n_0_pi_stg2_reg_l_timing[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ),
        .O(\n_0_pi_stg2_reg_l_timing[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ),
        .O(\n_0_pi_stg2_reg_l_timing[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ),
        .O(\n_0_pi_stg2_reg_l_timing[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ),
        .O(\n_0_pi_stg2_reg_l_timing[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \pi_stg2_reg_l_timing[5]_i_3 
       (.I0(O80),
        .I1(O79),
        .I2(O78),
        .I3(O77),
        .I4(out[25]),
        .I5(regl_dqs_cnt[1]),
        .O(pi_stg2_load_timing0));
FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[0]_i_1 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(SR));
FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[1]_i_1 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(SR));
FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[2]_i_1 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(SR));
FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[3]_i_1 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(SR));
FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[4]_i_1 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(SR));
FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[5]_i_2 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(SR));
FDRE \rd_mux_sel_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O5),
        .Q(O10),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00000008)) 
     \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ),
        .I1(\n_0_cal1_state_r1_reg[2] ),
        .I2(O110),
        .I3(O111),
        .I4(O10),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\n_0_cal1_state_r1_reg[4] ),
        .I1(\n_0_cal1_state_r1_reg[0] ),
        .I2(\n_0_cal1_state_r1_reg[1] ),
        .I3(\n_0_cal1_state_r1_reg[3] ),
        .I4(\n_0_cal1_state_r1_reg[5] ),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ));
LUT5 #(
    .INIT(32'h00000080)) 
     \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ),
        .I1(O10),
        .I2(\n_0_cal1_state_r1_reg[2] ),
        .I3(O110),
        .I4(O111),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[0]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[1]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[2]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[3]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[4]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(O56[5]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ),
        .R(I94));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[0]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .R(I5));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[1]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ),
        .R(I5));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[2]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ),
        .R(I5));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[3]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .R(I5));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[4]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ),
        .R(I5));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(CLK),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(O56[5]),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ),
        .R(I5));
LUT4 #(
    .INIT(16'h2000)) 
     rdlvl_last_byte_done_i_2
       (.I0(out[25]),
        .I1(regl_dqs_cnt[1]),
        .I2(regl_dqs_cnt[0]),
        .I3(O81),
        .O(O121));
FDRE rdlvl_last_byte_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I91),
        .Q(rdlvl_last_byte_done),
        .R(I5));
FDRE rdlvl_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal1_prech_req_r_reg),
        .Q(rdlvl_prech_req),
        .R(I5));
LUT2 #(
    .INIT(4'hE)) 
     rdlvl_rank_done_r_i_2
       (.I0(out[2]),
        .I1(out[0]),
        .O(O122));
FDRE rdlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I90),
        .Q(rdlvl_stg1_rank_done),
        .R(I5));
FDRE rdlvl_stg1_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I89),
        .Q(O40),
        .R(1'b0));
FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I55),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h7F00C000)) 
     \regl_dqs_cnt[0]_i_1 
       (.I0(regl_dqs_cnt[1]),
        .I1(O81),
        .I2(out[25]),
        .I3(I146),
        .I4(regl_dqs_cnt[0]),
        .O(\n_0_regl_dqs_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \regl_dqs_cnt[0]_i_2 
       (.I0(O80),
        .I1(O79),
        .I2(O78),
        .I3(O77),
        .O(O81));
LUT4 #(
    .INIT(16'h4F00)) 
     \regl_dqs_cnt[1]_i_1 
       (.I0(regl_dqs_cnt[0]),
        .I1(I146),
        .I2(\n_0_regl_dqs_cnt[1]_i_3 ),
        .I3(regl_dqs_cnt[1]),
        .O(\n_0_regl_dqs_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000023)) 
     \regl_dqs_cnt[1]_i_3 
       (.I0(out[25]),
        .I1(O77),
        .I2(O78),
        .I3(O80),
        .I4(O79),
        .I5(I120),
        .O(\n_0_regl_dqs_cnt[1]_i_3 ));
FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(regl_dqs_cnt[0]),
        .Q(regl_dqs_cnt_r[0]),
        .R(1'b0));
FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(regl_dqs_cnt[1]),
        .Q(regl_dqs_cnt_r[1]),
        .R(1'b0));
FDRE \regl_dqs_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_regl_dqs_cnt[0]_i_1 ),
        .Q(regl_dqs_cnt[0]),
        .R(1'b0));
FDRE \regl_dqs_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_regl_dqs_cnt[1]_i_1 ),
        .Q(regl_dqs_cnt[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000AE)) 
     reset_if_i_1
       (.I0(reset_if),
        .I1(O40),
        .I2(rdlvl_stg1_done_r1),
        .I3(I120),
        .I4(reset_if_r9),
        .O(O123));
LUT6 #(
    .INIT(64'h0000000020000000)) 
     \right_edge_taps_r[5]_i_1 
       (.I0(out[13]),
        .I1(O26),
        .I2(found_stable_eye_last_r),
        .I3(O6),
        .I4(detect_edge_done_r),
        .I5(tap_limit_cpt_r),
        .O(\n_0_right_edge_taps_r[5]_i_1 ));
FDRE \right_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[0]),
        .Q(\n_0_right_edge_taps_r_reg[0] ),
        .R(1'b0));
FDRE \right_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[1]),
        .Q(\n_0_right_edge_taps_r_reg[1] ),
        .R(1'b0));
FDRE \right_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[2]),
        .Q(O119[0]),
        .R(1'b0));
FDRE \right_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[3]),
        .Q(O119[1]),
        .R(1'b0));
FDRE \right_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[4]),
        .Q(O119[2]),
        .R(1'b0));
FDRE \right_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(O56[5]),
        .Q(O119[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1515EAAA55550000)) 
     \rnk_cnt_r[0]_i_1__0 
       (.I0(out[25]),
        .I1(prech_done),
        .I2(O5),
        .I3(O110),
        .I4(O111),
        .I5(out[22]),
        .O(\n_0_rnk_cnt_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h15EAFF0055005500)) 
     \rnk_cnt_r[1]_i_1__0 
       (.I0(out[25]),
        .I1(prech_done),
        .I2(O5),
        .I3(O110),
        .I4(O111),
        .I5(out[22]),
        .O(\n_0_rnk_cnt_r[1]_i_1__0 ));
FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[0]_i_1__0 ),
        .Q(O111),
        .R(I5));
FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[1]_i_1__0 ),
        .Q(O110),
        .R(I5));
LUT5 #(
    .INIT(32'h0000EA00)) 
     samp_cnt_done_r_i_1
       (.I0(O86),
        .I1(I147),
        .I2(I148),
        .I3(samp_edge_cnt0_en_r),
        .I4(I120),
        .O(n_0_samp_cnt_done_r_i_1));
FDRE samp_cnt_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_samp_cnt_done_r_i_1),
        .Q(O86),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFE)) 
     samp_edge_cnt0_en_r_i_1
       (.I0(out[13]),
        .I1(out[6]),
        .I2(out[8]),
        .I3(out[11]),
        .O(pb_detect_edge));
FDRE samp_edge_cnt0_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \samp_edge_cnt0_r[0]_i_3 
       (.I0(O118[0]),
        .O(\n_0_samp_edge_cnt0_r[0]_i_3 ));
FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[0]_i_2 ),
        .Q(O118[0]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[10]_i_1 ),
        .Q(O118[10]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[11]_i_1 ),
        .Q(O118[11]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[1]_i_1 ),
        .Q(O118[1]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt0_r_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_samp_edge_cnt0_r_reg[4]_i_2 ,\n_0_samp_edge_cnt0_r_reg[3]_i_2 ,\n_0_samp_edge_cnt0_r_reg[2]_i_2 ,\n_0_samp_edge_cnt0_r_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_samp_edge_cnt0_r_reg[3]_i_1 ,\n_0_samp_edge_cnt0_r_reg[2]_i_1 ,\n_0_samp_edge_cnt0_r_reg[1]_i_1 ,\n_0_samp_edge_cnt0_r_reg[0]_i_2 }),
        .S({O118[3:1],\n_0_samp_edge_cnt0_r[0]_i_3 }));
FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[2]_i_1 ),
        .Q(O118[2]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[3]_i_1 ),
        .Q(O118[3]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[4]_i_1 ),
        .Q(O118[4]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[5]_i_1 ),
        .Q(O118[5]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt0_r_reg[5]_i_2_CARRY4 
       (.CI(\n_0_samp_edge_cnt0_r_reg[4]_i_2 ),
        .CO({\n_0_samp_edge_cnt0_r_reg[8]_i_2 ,\n_0_samp_edge_cnt0_r_reg[7]_i_2 ,\n_0_samp_edge_cnt0_r_reg[6]_i_2 ,\n_0_samp_edge_cnt0_r_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_samp_edge_cnt0_r_reg[7]_i_1 ,\n_0_samp_edge_cnt0_r_reg[6]_i_1 ,\n_0_samp_edge_cnt0_r_reg[5]_i_1 ,\n_0_samp_edge_cnt0_r_reg[4]_i_1 }),
        .S(O118[7:4]));
FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[6]_i_1 ),
        .Q(O118[6]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[7]_i_1 ),
        .Q(O118[7]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[8]_i_1 ),
        .Q(O118[8]),
        .R(I152));
FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\n_0_samp_edge_cnt0_r_reg[9]_i_1 ),
        .Q(O118[9]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt0_r_reg[9]_i_2_CARRY4 
       (.CI(\n_0_samp_edge_cnt0_r_reg[8]_i_2 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED [3:2],\n_0_samp_edge_cnt0_r_reg[10]_i_2 ,\n_0_samp_edge_cnt0_r_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({\NLW_samp_edge_cnt0_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_samp_edge_cnt0_r_reg[11]_i_1 ,\n_0_samp_edge_cnt0_r_reg[10]_i_1 ,\n_0_samp_edge_cnt0_r_reg[9]_i_1 ,\n_0_samp_edge_cnt0_r_reg[8]_i_1 }),
        .S(O118[11:8]));
FDRE samp_edge_cnt1_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(I5));
LUT1 #(
    .INIT(2'h1)) 
     \samp_edge_cnt1_r[0]_i_2 
       (.I0(O120[0]),
        .O(\n_0_samp_edge_cnt1_r[0]_i_2 ));
FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[0]_i_1 ),
        .Q(O120[0]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[10]_i_1 ),
        .Q(O120[10]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[11]_i_1 ),
        .Q(O120[11]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[1]_i_1 ),
        .Q(O120[1]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt1_r_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_samp_edge_cnt1_r_reg[4]_i_2 ,\n_0_samp_edge_cnt1_r_reg[3]_i_2 ,\n_0_samp_edge_cnt1_r_reg[2]_i_2 ,\n_0_samp_edge_cnt1_r_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_samp_edge_cnt1_r_reg[3]_i_1 ,\n_0_samp_edge_cnt1_r_reg[2]_i_1 ,\n_0_samp_edge_cnt1_r_reg[1]_i_1 ,\n_0_samp_edge_cnt1_r_reg[0]_i_1 }),
        .S({O120[3:1],\n_0_samp_edge_cnt1_r[0]_i_2 }));
FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[2]_i_1 ),
        .Q(O120[2]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[3]_i_1 ),
        .Q(O120[3]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[4]_i_1 ),
        .Q(O120[4]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[5]_i_1 ),
        .Q(O120[5]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt1_r_reg[5]_i_2_CARRY4 
       (.CI(\n_0_samp_edge_cnt1_r_reg[4]_i_2 ),
        .CO({\n_0_samp_edge_cnt1_r_reg[8]_i_2 ,\n_0_samp_edge_cnt1_r_reg[7]_i_2 ,\n_0_samp_edge_cnt1_r_reg[6]_i_2 ,\n_0_samp_edge_cnt1_r_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_samp_edge_cnt1_r_reg[7]_i_1 ,\n_0_samp_edge_cnt1_r_reg[6]_i_1 ,\n_0_samp_edge_cnt1_r_reg[5]_i_1 ,\n_0_samp_edge_cnt1_r_reg[4]_i_1 }),
        .S(O120[7:4]));
FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[6]_i_1 ),
        .Q(O120[6]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[7]_i_1 ),
        .Q(O120[7]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[8]_i_1 ),
        .Q(O120[8]),
        .R(I152));
FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_0_samp_edge_cnt1_r_reg[9]_i_1 ),
        .Q(O120[9]),
        .R(I152));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \samp_edge_cnt1_r_reg[9]_i_2_CARRY4 
       (.CI(\n_0_samp_edge_cnt1_r_reg[8]_i_2 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_CO_UNCONNECTED [3:2],\n_0_samp_edge_cnt1_r_reg[10]_i_2 ,\n_0_samp_edge_cnt1_r_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({\NLW_samp_edge_cnt1_r_reg[9]_i_2_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_samp_edge_cnt1_r_reg[11]_i_1 ,\n_0_samp_edge_cnt1_r_reg[10]_i_1 ,\n_0_samp_edge_cnt1_r_reg[9]_i_1 ,\n_0_samp_edge_cnt1_r_reg[8]_i_1 }),
        .S(O120[11:8]));
LUT1 #(
    .INIT(2'h1)) 
     \second_edge_taps_r[0]_i_1 
       (.I0(O56[0]),
        .O(\n_0_second_edge_taps_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \second_edge_taps_r[1]_i_1 
       (.I0(O56[1]),
        .I1(O56[0]),
        .O(\n_0_second_edge_taps_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \second_edge_taps_r[2]_i_1 
       (.I0(O56[2]),
        .I1(O56[1]),
        .I2(O56[0]),
        .O(\n_0_second_edge_taps_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \second_edge_taps_r[3]_i_1 
       (.I0(O56[3]),
        .I1(O56[2]),
        .I2(O56[0]),
        .I3(O56[1]),
        .O(\n_0_second_edge_taps_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \second_edge_taps_r[4]_i_1 
       (.I0(O56[4]),
        .I1(O56[3]),
        .I2(O56[1]),
        .I3(O56[0]),
        .I4(O56[2]),
        .O(\n_0_second_edge_taps_r[4]_i_1 ));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \second_edge_taps_r[5]_i_2 
       (.I0(out[22]),
        .I1(found_stable_eye_last_r),
        .I2(O26),
        .I3(O109),
        .I4(out[13]),
        .O(found_second_edge_r));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \second_edge_taps_r[5]_i_3 
       (.I0(O56[5]),
        .I1(O56[4]),
        .I2(O56[2]),
        .I3(O56[0]),
        .I4(O56[1]),
        .I5(O56[3]),
        .O(\n_0_second_edge_taps_r[5]_i_3 ));
FDRE \second_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[0]_i_1 ),
        .Q(second_edge_taps_r[0]),
        .R(I141));
FDRE \second_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[1]_i_1 ),
        .Q(second_edge_taps_r[1]),
        .R(I141));
FDRE \second_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[2]_i_1 ),
        .Q(second_edge_taps_r[2]),
        .R(I141));
FDRE \second_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[3]_i_1 ),
        .Q(second_edge_taps_r[3]),
        .R(I141));
FDRE \second_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[4]_i_1 ),
        .Q(second_edge_taps_r[4]),
        .R(I141));
FDRE \second_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(found_second_edge_r),
        .D(\n_0_second_edge_taps_r[5]_i_3 ),
        .Q(second_edge_taps_r[5]),
        .R(I141));
FDRE sr_valid_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(O3),
        .Q(sr_valid_r1),
        .R(1'b0));
FDRE sr_valid_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
     sr_valid_r_i_2
       (.I0(O1),
        .I1(I55),
        .I2(\n_0_cnt_shift_r_reg[1] ),
        .I3(\n_0_cnt_shift_r_reg[0] ),
        .I4(\n_0_cnt_shift_r_reg[2] ),
        .I5(\n_0_cnt_shift_r_reg[3] ),
        .O(O76));
FDRE sr_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r112_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \stg1_wr_rd_cnt[8]_i_7 
       (.I0(I96),
        .I1(O40),
        .I2(stg1_wr_done),
        .O(O43));
FDRE store_sr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I64),
        .Q(O17),
        .R(1'b0));
FDRE store_sr_req_pulsed_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out[13]),
        .Q(n_0_store_sr_req_pulsed_r_reg),
        .R(I5));
LUT5 #(
    .INIT(32'h10FF1010)) 
     store_sr_req_r_i_1
       (.I0(cal1_wait_r),
        .I1(I132),
        .I2(out[2]),
        .I3(n_0_store_sr_req_pulsed_r_reg),
        .I4(out[13]),
        .O(store_sr_req_r));
FDRE store_sr_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(O12),
        .R(I5));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h6CC9)) 
     \tap_cnt_cpt_r[2]_i_1 
       (.I0(O2),
        .I1(O56[2]),
        .I2(O56[1]),
        .I3(O56[0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h6CCCCCC9)) 
     \tap_cnt_cpt_r[3]_i_1 
       (.I0(O2),
        .I1(O56[3]),
        .I2(O56[2]),
        .I3(O56[0]),
        .I4(O56[1]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
     \tap_cnt_cpt_r[4]_i_1 
       (.I0(O2),
        .I1(O56[4]),
        .I2(O56[3]),
        .I3(O56[1]),
        .I4(O56[0]),
        .I5(O56[2]),
        .O(p_0_in[4]));
LUT4 #(
    .INIT(16'hAA8A)) 
     \tap_cnt_cpt_r[5]_i_2 
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(O56[5]),
        .I2(\n_0_tap_cnt_cpt_r[5]_i_4 ),
        .I3(O2),
        .O(\n_0_tap_cnt_cpt_r[5]_i_2 ));
LUT4 #(
    .INIT(16'h6F60)) 
     \tap_cnt_cpt_r[5]_i_3 
       (.I0(O56[5]),
        .I1(n_0_tap_limit_cpt_r_i_2),
        .I2(O2),
        .I3(\n_0_second_edge_taps_r[5]_i_3 ),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \tap_cnt_cpt_r[5]_i_4 
       (.I0(O56[3]),
        .I1(O56[1]),
        .I2(O56[0]),
        .I3(O56[2]),
        .I4(O56[4]),
        .O(\n_0_tap_cnt_cpt_r[5]_i_4 ));
FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[0]_i_1 ),
        .Q(O56[0]),
        .R(I149));
FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(I150),
        .Q(O56[1]),
        .R(I149));
FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[2]),
        .Q(O56[2]),
        .R(I149));
FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[3]),
        .Q(O56[3]),
        .R(I149));
FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[4]),
        .Q(O56[4]),
        .R(I149));
FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[5]),
        .Q(O56[5]),
        .R(I149));
LUT6 #(
    .INIT(64'h00000000000000EA)) 
     tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(n_0_tap_limit_cpt_r_i_2),
        .I2(O56[5]),
        .I3(n_0_tap_limit_cpt_r_i_3),
        .I4(I120),
        .I5(O15),
        .O(n_0_tap_limit_cpt_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     tap_limit_cpt_r_i_2
       (.I0(O56[4]),
        .I1(O56[2]),
        .I2(O56[1]),
        .I3(O56[0]),
        .I4(O56[3]),
        .O(n_0_tap_limit_cpt_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     tap_limit_cpt_r_i_3
       (.I0(\n_0_cal1_state_r1_reg[4] ),
        .I1(\n_0_cal1_state_r1_reg[0] ),
        .I2(\n_0_cal1_state_r1_reg[5] ),
        .I3(\n_0_cal1_state_r1_reg[2] ),
        .I4(\n_0_cal1_state_r1_reg[1] ),
        .I5(\n_0_cal1_state_r1_reg[3] ),
        .O(n_0_tap_limit_cpt_r_i_3));
FDRE tap_limit_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_tap_limit_cpt_r_i_1),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_cnt_r[0]_i_1 
       (.I0(O115[0]),
        .O(wait_cnt_r0__0[0]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \wait_cnt_r[2]_i_1 
       (.I0(O115[2]),
        .I1(O115[0]),
        .I2(O115[1]),
        .O(wait_cnt_r0__0[2]));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \wait_cnt_r[3]_i_2 
       (.I0(dqs_po_dec_done_r2),
        .I1(O115[3]),
        .I2(O115[0]),
        .I3(O115[1]),
        .I4(O115[2]),
        .O(wait_cnt_r0));
LUT4 #(
    .INIT(16'hAAA9)) 
     \wait_cnt_r[3]_i_3 
       (.I0(O115[3]),
        .I1(O115[2]),
        .I2(O115[1]),
        .I3(O115[0]),
        .O(wait_cnt_r0__0[3]));
FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(O115[0]),
        .R(I153));
FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(I154),
        .Q(O115[1]),
        .R(I153));
FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(O115[2]),
        .R(I153));
FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(O115[3]),
        .S(I153));
LUT2 #(
    .INIT(4'h7)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1 
       (.I0(O40),
        .I1(I102),
        .O(O49));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1 
       (.I0(O40),
        .I1(I101),
        .O(O46));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_tempmon" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_tempmon
   (O1,
    O2,
    O3,
    calib_sel0,
    O4,
    CLK,
    I8,
    tempmon_sample_en,
    I1,
    I2,
    I3,
    pi_fine_dly_dec_done,
    I4,
    I42,
    I103,
    I104);
  output O1;
  output O2;
  output O3;
  output calib_sel0;
  output O4;
  input CLK;
  input [2:0]I8;
  input tempmon_sample_en;
  input I1;
  input I2;
  input I3;
  input pi_fine_dly_dec_done;
  input I4;
  input I42;
  input [2:0]I103;
  input [11:0]I104;

  wire CLK;
  wire I1;
  wire [2:0]I103;
  wire [11:0]I104;
  wire I2;
  wire I3;
  wire I4;
  wire I42;
  wire [2:0]I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire calib_sel0;
  wire [11:0]device_temp_101;
  wire [11:0]device_temp_init;
  wire [11:0]four_dec_min_limit;
  wire [11:2]four_dec_min_limit_nxt;
  wire [11:0]four_inc_max_limit;
  wire [11:0]four_inc_max_limit_nxt;
  wire \n_0_device_temp_init[11]_i_2 ;
  wire \n_0_four_dec_min_limit[11]_i_2 ;
  wire \n_0_four_dec_min_limit[11]_i_3 ;
  wire \n_0_four_dec_min_limit[5]_i_2 ;
  wire \n_0_four_dec_min_limit[5]_i_3 ;
  wire \n_0_four_dec_min_limit[5]_i_4 ;
  wire \n_0_four_dec_min_limit[5]_i_5 ;
  wire \n_0_four_dec_min_limit[9]_i_2 ;
  wire \n_0_four_dec_min_limit[9]_i_3 ;
  wire \n_0_four_dec_min_limit[9]_i_4 ;
  wire \n_0_four_dec_min_limit[9]_i_5 ;
  wire \n_0_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_four_inc_max_limit[11]_i_2 ;
  wire \n_0_four_inc_max_limit[11]_i_3 ;
  wire \n_0_four_inc_max_limit[11]_i_4 ;
  wire \n_0_four_inc_max_limit[11]_i_5 ;
  wire \n_0_four_inc_max_limit[3]_i_2 ;
  wire \n_0_four_inc_max_limit[3]_i_3 ;
  wire \n_0_four_inc_max_limit[3]_i_4 ;
  wire \n_0_four_inc_max_limit[3]_i_5 ;
  wire \n_0_four_inc_max_limit[7]_i_2 ;
  wire \n_0_four_inc_max_limit[7]_i_3 ;
  wire \n_0_four_inc_max_limit[7]_i_4 ;
  wire \n_0_four_inc_max_limit[7]_i_5 ;
  wire \n_0_four_inc_max_limit_reg[3]_i_1 ;
  wire \n_0_four_inc_max_limit_reg[7]_i_1 ;
  wire \n_0_neutral_max_limit[11]_i_2 ;
  wire \n_0_neutral_max_limit[11]_i_3 ;
  wire \n_0_neutral_max_limit[11]_i_4 ;
  wire \n_0_neutral_max_limit[11]_i_5 ;
  wire \n_0_neutral_max_limit[3]_i_2 ;
  wire \n_0_neutral_max_limit[3]_i_3 ;
  wire \n_0_neutral_max_limit[3]_i_4 ;
  wire \n_0_neutral_max_limit[3]_i_5 ;
  wire \n_0_neutral_max_limit[7]_i_2 ;
  wire \n_0_neutral_max_limit[7]_i_3 ;
  wire \n_0_neutral_max_limit[7]_i_4 ;
  wire \n_0_neutral_max_limit[7]_i_5 ;
  wire \n_0_neutral_max_limit_reg[3]_i_1 ;
  wire \n_0_neutral_max_limit_reg[7]_i_1 ;
  wire \n_0_neutral_min_limit[11]_i_2 ;
  wire \n_0_neutral_min_limit[11]_i_3 ;
  wire \n_0_neutral_min_limit[5]_i_2 ;
  wire \n_0_neutral_min_limit[5]_i_3 ;
  wire \n_0_neutral_min_limit[5]_i_4 ;
  wire \n_0_neutral_min_limit[5]_i_5 ;
  wire \n_0_neutral_min_limit[9]_i_2 ;
  wire \n_0_neutral_min_limit[9]_i_3 ;
  wire \n_0_neutral_min_limit[9]_i_4 ;
  wire \n_0_neutral_min_limit[9]_i_5 ;
  wire \n_0_neutral_min_limit_reg[5]_i_1 ;
  wire \n_0_neutral_min_limit_reg[9]_i_1 ;
  wire \n_0_one_dec_max_limit[11]_i_2 ;
  wire \n_0_one_dec_max_limit[11]_i_3 ;
  wire \n_0_one_dec_max_limit[11]_i_4 ;
  wire \n_0_one_dec_max_limit[11]_i_5 ;
  wire \n_0_one_dec_max_limit[3]_i_2 ;
  wire \n_0_one_dec_max_limit[3]_i_3 ;
  wire \n_0_one_dec_max_limit[3]_i_4 ;
  wire \n_0_one_dec_max_limit[3]_i_5 ;
  wire \n_0_one_dec_max_limit[7]_i_2 ;
  wire \n_0_one_dec_max_limit[7]_i_3 ;
  wire \n_0_one_dec_max_limit[7]_i_4 ;
  wire \n_0_one_dec_max_limit[7]_i_5 ;
  wire \n_0_one_dec_max_limit_reg[3]_i_1 ;
  wire \n_0_one_dec_max_limit_reg[7]_i_1 ;
  wire \n_0_one_dec_min_limit[11]_i_2 ;
  wire \n_0_one_dec_min_limit[11]_i_3 ;
  wire \n_0_one_dec_min_limit[5]_i_2 ;
  wire \n_0_one_dec_min_limit[5]_i_3 ;
  wire \n_0_one_dec_min_limit[5]_i_4 ;
  wire \n_0_one_dec_min_limit[5]_i_5 ;
  wire \n_0_one_dec_min_limit[9]_i_2 ;
  wire \n_0_one_dec_min_limit[9]_i_3 ;
  wire \n_0_one_dec_min_limit[9]_i_4 ;
  wire \n_0_one_dec_min_limit[9]_i_5 ;
  wire \n_0_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_one_inc_max_limit[11]_i_2 ;
  wire \n_0_one_inc_max_limit[11]_i_3 ;
  wire \n_0_one_inc_max_limit[11]_i_4 ;
  wire \n_0_one_inc_max_limit[11]_i_5 ;
  wire \n_0_one_inc_max_limit[3]_i_2 ;
  wire \n_0_one_inc_max_limit[3]_i_3 ;
  wire \n_0_one_inc_max_limit[3]_i_4 ;
  wire \n_0_one_inc_max_limit[3]_i_5 ;
  wire \n_0_one_inc_max_limit[7]_i_2 ;
  wire \n_0_one_inc_max_limit[7]_i_3 ;
  wire \n_0_one_inc_max_limit[7]_i_4 ;
  wire \n_0_one_inc_max_limit[7]_i_5 ;
  wire \n_0_one_inc_max_limit_reg[3]_i_1 ;
  wire \n_0_one_inc_max_limit_reg[7]_i_1 ;
  wire \n_0_one_inc_min_limit[11]_i_2 ;
  wire \n_0_one_inc_min_limit[11]_i_3 ;
  wire \n_0_one_inc_min_limit[5]_i_2 ;
  wire \n_0_one_inc_min_limit[5]_i_3 ;
  wire \n_0_one_inc_min_limit[5]_i_4 ;
  wire \n_0_one_inc_min_limit[5]_i_5 ;
  wire \n_0_one_inc_min_limit[9]_i_2 ;
  wire \n_0_one_inc_min_limit[9]_i_3 ;
  wire \n_0_one_inc_min_limit[9]_i_4 ;
  wire \n_0_one_inc_min_limit[9]_i_5 ;
  wire \n_0_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_one_inc_min_limit_reg[9]_i_1 ;
  wire n_0_pi_f_dec_i_2;
  wire n_0_pi_f_inc_i_2;
  wire n_0_pi_f_inc_i_3;
  wire n_0_pi_f_inc_i_4;
  wire n_0_pi_f_inc_i_5;
  wire n_0_pi_f_inc_i_6;
  wire n_0_pi_f_inc_i_7;
  wire n_0_pi_f_inc_i_8;
  wire n_0_temp_cmp_four_dec_min_102_i_10;
  wire n_0_temp_cmp_four_dec_min_102_i_11;
  wire n_0_temp_cmp_four_dec_min_102_i_12;
  wire n_0_temp_cmp_four_dec_min_102_i_13;
  wire n_0_temp_cmp_four_dec_min_102_i_14;
  wire n_0_temp_cmp_four_dec_min_102_i_3;
  wire n_0_temp_cmp_four_dec_min_102_i_4;
  wire n_0_temp_cmp_four_dec_min_102_i_5;
  wire n_0_temp_cmp_four_dec_min_102_i_6;
  wire n_0_temp_cmp_four_dec_min_102_i_7;
  wire n_0_temp_cmp_four_dec_min_102_i_8;
  wire n_0_temp_cmp_four_dec_min_102_i_9;
  wire n_0_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_four_inc_max_102_i_10;
  wire n_0_temp_cmp_four_inc_max_102_i_11;
  wire n_0_temp_cmp_four_inc_max_102_i_12;
  wire n_0_temp_cmp_four_inc_max_102_i_13;
  wire n_0_temp_cmp_four_inc_max_102_i_14;
  wire n_0_temp_cmp_four_inc_max_102_i_3;
  wire n_0_temp_cmp_four_inc_max_102_i_4;
  wire n_0_temp_cmp_four_inc_max_102_i_5;
  wire n_0_temp_cmp_four_inc_max_102_i_6;
  wire n_0_temp_cmp_four_inc_max_102_i_7;
  wire n_0_temp_cmp_four_inc_max_102_i_8;
  wire n_0_temp_cmp_four_inc_max_102_i_9;
  wire n_0_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_neutral_max_102_i_10;
  wire n_0_temp_cmp_neutral_max_102_i_11;
  wire n_0_temp_cmp_neutral_max_102_i_12;
  wire n_0_temp_cmp_neutral_max_102_i_13;
  wire n_0_temp_cmp_neutral_max_102_i_14;
  wire n_0_temp_cmp_neutral_max_102_i_3;
  wire n_0_temp_cmp_neutral_max_102_i_4;
  wire n_0_temp_cmp_neutral_max_102_i_5;
  wire n_0_temp_cmp_neutral_max_102_i_6;
  wire n_0_temp_cmp_neutral_max_102_i_7;
  wire n_0_temp_cmp_neutral_max_102_i_8;
  wire n_0_temp_cmp_neutral_max_102_i_9;
  wire n_0_temp_cmp_neutral_max_102_reg_i_2;
  wire n_0_temp_cmp_neutral_min_102_i_10;
  wire n_0_temp_cmp_neutral_min_102_i_11;
  wire n_0_temp_cmp_neutral_min_102_i_12;
  wire n_0_temp_cmp_neutral_min_102_i_13;
  wire n_0_temp_cmp_neutral_min_102_i_14;
  wire n_0_temp_cmp_neutral_min_102_i_3;
  wire n_0_temp_cmp_neutral_min_102_i_4;
  wire n_0_temp_cmp_neutral_min_102_i_5;
  wire n_0_temp_cmp_neutral_min_102_i_6;
  wire n_0_temp_cmp_neutral_min_102_i_7;
  wire n_0_temp_cmp_neutral_min_102_i_8;
  wire n_0_temp_cmp_neutral_min_102_i_9;
  wire n_0_temp_cmp_neutral_min_102_reg_i_2;
  wire n_0_temp_cmp_one_dec_max_102_i_10;
  wire n_0_temp_cmp_one_dec_max_102_i_11;
  wire n_0_temp_cmp_one_dec_max_102_i_12;
  wire n_0_temp_cmp_one_dec_max_102_i_13;
  wire n_0_temp_cmp_one_dec_max_102_i_14;
  wire n_0_temp_cmp_one_dec_max_102_i_3;
  wire n_0_temp_cmp_one_dec_max_102_i_4;
  wire n_0_temp_cmp_one_dec_max_102_i_5;
  wire n_0_temp_cmp_one_dec_max_102_i_6;
  wire n_0_temp_cmp_one_dec_max_102_i_7;
  wire n_0_temp_cmp_one_dec_max_102_i_8;
  wire n_0_temp_cmp_one_dec_max_102_i_9;
  wire n_0_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_one_dec_min_102_i_10;
  wire n_0_temp_cmp_one_dec_min_102_i_11;
  wire n_0_temp_cmp_one_dec_min_102_i_12;
  wire n_0_temp_cmp_one_dec_min_102_i_13;
  wire n_0_temp_cmp_one_dec_min_102_i_14;
  wire n_0_temp_cmp_one_dec_min_102_i_3;
  wire n_0_temp_cmp_one_dec_min_102_i_4;
  wire n_0_temp_cmp_one_dec_min_102_i_5;
  wire n_0_temp_cmp_one_dec_min_102_i_6;
  wire n_0_temp_cmp_one_dec_min_102_i_7;
  wire n_0_temp_cmp_one_dec_min_102_i_8;
  wire n_0_temp_cmp_one_dec_min_102_i_9;
  wire n_0_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_one_inc_max_102_i_10;
  wire n_0_temp_cmp_one_inc_max_102_i_11;
  wire n_0_temp_cmp_one_inc_max_102_i_12;
  wire n_0_temp_cmp_one_inc_max_102_i_13;
  wire n_0_temp_cmp_one_inc_max_102_i_14;
  wire n_0_temp_cmp_one_inc_max_102_i_3;
  wire n_0_temp_cmp_one_inc_max_102_i_4;
  wire n_0_temp_cmp_one_inc_max_102_i_5;
  wire n_0_temp_cmp_one_inc_max_102_i_6;
  wire n_0_temp_cmp_one_inc_max_102_i_7;
  wire n_0_temp_cmp_one_inc_max_102_i_8;
  wire n_0_temp_cmp_one_inc_max_102_i_9;
  wire n_0_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_one_inc_min_102_i_10;
  wire n_0_temp_cmp_one_inc_min_102_i_11;
  wire n_0_temp_cmp_one_inc_min_102_i_12;
  wire n_0_temp_cmp_one_inc_min_102_i_13;
  wire n_0_temp_cmp_one_inc_min_102_i_14;
  wire n_0_temp_cmp_one_inc_min_102_i_3;
  wire n_0_temp_cmp_one_inc_min_102_i_4;
  wire n_0_temp_cmp_one_inc_min_102_i_5;
  wire n_0_temp_cmp_one_inc_min_102_i_6;
  wire n_0_temp_cmp_one_inc_min_102_i_7;
  wire n_0_temp_cmp_one_inc_min_102_i_8;
  wire n_0_temp_cmp_one_inc_min_102_i_9;
  wire n_0_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_0_temp_cmp_three_dec_max_102_i_10;
  wire n_0_temp_cmp_three_dec_max_102_i_11;
  wire n_0_temp_cmp_three_dec_max_102_i_12;
  wire n_0_temp_cmp_three_dec_max_102_i_13;
  wire n_0_temp_cmp_three_dec_max_102_i_14;
  wire n_0_temp_cmp_three_dec_max_102_i_3;
  wire n_0_temp_cmp_three_dec_max_102_i_4;
  wire n_0_temp_cmp_three_dec_max_102_i_5;
  wire n_0_temp_cmp_three_dec_max_102_i_6;
  wire n_0_temp_cmp_three_dec_max_102_i_7;
  wire n_0_temp_cmp_three_dec_max_102_i_8;
  wire n_0_temp_cmp_three_dec_max_102_i_9;
  wire n_0_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_three_dec_min_102_i_10;
  wire n_0_temp_cmp_three_dec_min_102_i_11;
  wire n_0_temp_cmp_three_dec_min_102_i_12;
  wire n_0_temp_cmp_three_dec_min_102_i_13;
  wire n_0_temp_cmp_three_dec_min_102_i_14;
  wire n_0_temp_cmp_three_dec_min_102_i_3;
  wire n_0_temp_cmp_three_dec_min_102_i_4;
  wire n_0_temp_cmp_three_dec_min_102_i_5;
  wire n_0_temp_cmp_three_dec_min_102_i_6;
  wire n_0_temp_cmp_three_dec_min_102_i_7;
  wire n_0_temp_cmp_three_dec_min_102_i_8;
  wire n_0_temp_cmp_three_dec_min_102_i_9;
  wire n_0_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_three_inc_max_102_i_10;
  wire n_0_temp_cmp_three_inc_max_102_i_11;
  wire n_0_temp_cmp_three_inc_max_102_i_12;
  wire n_0_temp_cmp_three_inc_max_102_i_13;
  wire n_0_temp_cmp_three_inc_max_102_i_14;
  wire n_0_temp_cmp_three_inc_max_102_i_3;
  wire n_0_temp_cmp_three_inc_max_102_i_4;
  wire n_0_temp_cmp_three_inc_max_102_i_5;
  wire n_0_temp_cmp_three_inc_max_102_i_6;
  wire n_0_temp_cmp_three_inc_max_102_i_7;
  wire n_0_temp_cmp_three_inc_max_102_i_8;
  wire n_0_temp_cmp_three_inc_max_102_i_9;
  wire n_0_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_three_inc_min_102_i_10;
  wire n_0_temp_cmp_three_inc_min_102_i_11;
  wire n_0_temp_cmp_three_inc_min_102_i_12;
  wire n_0_temp_cmp_three_inc_min_102_i_13;
  wire n_0_temp_cmp_three_inc_min_102_i_14;
  wire n_0_temp_cmp_three_inc_min_102_i_3;
  wire n_0_temp_cmp_three_inc_min_102_i_4;
  wire n_0_temp_cmp_three_inc_min_102_i_5;
  wire n_0_temp_cmp_three_inc_min_102_i_6;
  wire n_0_temp_cmp_three_inc_min_102_i_7;
  wire n_0_temp_cmp_three_inc_min_102_i_8;
  wire n_0_temp_cmp_three_inc_min_102_i_9;
  wire n_0_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_0_temp_cmp_two_dec_max_102_i_10;
  wire n_0_temp_cmp_two_dec_max_102_i_11;
  wire n_0_temp_cmp_two_dec_max_102_i_12;
  wire n_0_temp_cmp_two_dec_max_102_i_13;
  wire n_0_temp_cmp_two_dec_max_102_i_14;
  wire n_0_temp_cmp_two_dec_max_102_i_3;
  wire n_0_temp_cmp_two_dec_max_102_i_4;
  wire n_0_temp_cmp_two_dec_max_102_i_5;
  wire n_0_temp_cmp_two_dec_max_102_i_6;
  wire n_0_temp_cmp_two_dec_max_102_i_7;
  wire n_0_temp_cmp_two_dec_max_102_i_8;
  wire n_0_temp_cmp_two_dec_max_102_i_9;
  wire n_0_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_two_dec_min_102_i_10;
  wire n_0_temp_cmp_two_dec_min_102_i_11;
  wire n_0_temp_cmp_two_dec_min_102_i_12;
  wire n_0_temp_cmp_two_dec_min_102_i_13;
  wire n_0_temp_cmp_two_dec_min_102_i_14;
  wire n_0_temp_cmp_two_dec_min_102_i_3;
  wire n_0_temp_cmp_two_dec_min_102_i_4;
  wire n_0_temp_cmp_two_dec_min_102_i_5;
  wire n_0_temp_cmp_two_dec_min_102_i_6;
  wire n_0_temp_cmp_two_dec_min_102_i_7;
  wire n_0_temp_cmp_two_dec_min_102_i_8;
  wire n_0_temp_cmp_two_dec_min_102_i_9;
  wire n_0_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_two_inc_max_102_i_10;
  wire n_0_temp_cmp_two_inc_max_102_i_11;
  wire n_0_temp_cmp_two_inc_max_102_i_12;
  wire n_0_temp_cmp_two_inc_max_102_i_13;
  wire n_0_temp_cmp_two_inc_max_102_i_14;
  wire n_0_temp_cmp_two_inc_max_102_i_3;
  wire n_0_temp_cmp_two_inc_max_102_i_4;
  wire n_0_temp_cmp_two_inc_max_102_i_5;
  wire n_0_temp_cmp_two_inc_max_102_i_6;
  wire n_0_temp_cmp_two_inc_max_102_i_7;
  wire n_0_temp_cmp_two_inc_max_102_i_8;
  wire n_0_temp_cmp_two_inc_max_102_i_9;
  wire n_0_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_two_inc_min_102_i_10;
  wire n_0_temp_cmp_two_inc_min_102_i_11;
  wire n_0_temp_cmp_two_inc_min_102_i_12;
  wire n_0_temp_cmp_two_inc_min_102_i_13;
  wire n_0_temp_cmp_two_inc_min_102_i_14;
  wire n_0_temp_cmp_two_inc_min_102_i_3;
  wire n_0_temp_cmp_two_inc_min_102_i_4;
  wire n_0_temp_cmp_two_inc_min_102_i_5;
  wire n_0_temp_cmp_two_inc_min_102_i_6;
  wire n_0_temp_cmp_two_inc_min_102_i_7;
  wire n_0_temp_cmp_two_inc_min_102_i_8;
  wire n_0_temp_cmp_two_inc_min_102_i_9;
  wire n_0_temp_cmp_two_inc_min_102_reg_i_2;
  wire n_0_tempmon_init_complete_i_1;
  wire \n_0_tempmon_state[0]_i_1 ;
  wire \n_0_tempmon_state[10]_i_1 ;
  wire \n_0_tempmon_state[10]_i_10 ;
  wire \n_0_tempmon_state[10]_i_11 ;
  wire \n_0_tempmon_state[10]_i_12 ;
  wire \n_0_tempmon_state[10]_i_13 ;
  wire \n_0_tempmon_state[10]_i_14 ;
  wire \n_0_tempmon_state[10]_i_15 ;
  wire \n_0_tempmon_state[10]_i_2 ;
  wire \n_0_tempmon_state[10]_i_3 ;
  wire \n_0_tempmon_state[10]_i_4 ;
  wire \n_0_tempmon_state[10]_i_5 ;
  wire \n_0_tempmon_state[10]_i_6 ;
  wire \n_0_tempmon_state[10]_i_7 ;
  wire \n_0_tempmon_state[10]_i_8 ;
  wire \n_0_tempmon_state[10]_i_9 ;
  wire \n_0_tempmon_state[1]_i_1 ;
  wire \n_0_tempmon_state[2]_i_1 ;
  wire \n_0_tempmon_state[3]_i_1 ;
  wire \n_0_tempmon_state[4]_i_1 ;
  wire \n_0_tempmon_state[5]_i_1 ;
  wire \n_0_tempmon_state[6]_i_1 ;
  wire \n_0_tempmon_state[6]_i_2 ;
  wire \n_0_tempmon_state[7]_i_1 ;
  wire \n_0_tempmon_state[8]_i_1 ;
  wire \n_0_tempmon_state[9]_i_1 ;
  wire \n_0_three_dec_max_limit[0]_i_1 ;
  wire \n_0_three_dec_max_limit[10]_i_1 ;
  wire \n_0_three_dec_max_limit[11]_i_1 ;
  wire \n_0_three_dec_max_limit[11]_i_3 ;
  wire \n_0_three_dec_max_limit[11]_i_4 ;
  wire \n_0_three_dec_max_limit[11]_i_5 ;
  wire \n_0_three_dec_max_limit[11]_i_6 ;
  wire \n_0_three_dec_max_limit[1]_i_1 ;
  wire \n_0_three_dec_max_limit[2]_i_1 ;
  wire \n_0_three_dec_max_limit[3]_i_1 ;
  wire \n_0_three_dec_max_limit[3]_i_3 ;
  wire \n_0_three_dec_max_limit[3]_i_4 ;
  wire \n_0_three_dec_max_limit[3]_i_5 ;
  wire \n_0_three_dec_max_limit[3]_i_6 ;
  wire \n_0_three_dec_max_limit[4]_i_1 ;
  wire \n_0_three_dec_max_limit[5]_i_1 ;
  wire \n_0_three_dec_max_limit[6]_i_1 ;
  wire \n_0_three_dec_max_limit[7]_i_1 ;
  wire \n_0_three_dec_max_limit[7]_i_3 ;
  wire \n_0_three_dec_max_limit[7]_i_4 ;
  wire \n_0_three_dec_max_limit[7]_i_5 ;
  wire \n_0_three_dec_max_limit[7]_i_6 ;
  wire \n_0_three_dec_max_limit[8]_i_1 ;
  wire \n_0_three_dec_max_limit[9]_i_1 ;
  wire \n_0_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_0_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_0_three_dec_min_limit[11]_i_2 ;
  wire \n_0_three_dec_min_limit[11]_i_3 ;
  wire \n_0_three_dec_min_limit[5]_i_2 ;
  wire \n_0_three_dec_min_limit[5]_i_3 ;
  wire \n_0_three_dec_min_limit[5]_i_4 ;
  wire \n_0_three_dec_min_limit[5]_i_5 ;
  wire \n_0_three_dec_min_limit[9]_i_2 ;
  wire \n_0_three_dec_min_limit[9]_i_3 ;
  wire \n_0_three_dec_min_limit[9]_i_4 ;
  wire \n_0_three_dec_min_limit[9]_i_5 ;
  wire \n_0_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_three_inc_max_limit[11]_i_2 ;
  wire \n_0_three_inc_max_limit[11]_i_3 ;
  wire \n_0_three_inc_max_limit[11]_i_4 ;
  wire \n_0_three_inc_max_limit[11]_i_5 ;
  wire \n_0_three_inc_max_limit[3]_i_2 ;
  wire \n_0_three_inc_max_limit[3]_i_3 ;
  wire \n_0_three_inc_max_limit[3]_i_4 ;
  wire \n_0_three_inc_max_limit[3]_i_5 ;
  wire \n_0_three_inc_max_limit[7]_i_2 ;
  wire \n_0_three_inc_max_limit[7]_i_3 ;
  wire \n_0_three_inc_max_limit[7]_i_4 ;
  wire \n_0_three_inc_max_limit[7]_i_5 ;
  wire \n_0_three_inc_max_limit_reg[3]_i_1 ;
  wire \n_0_three_inc_max_limit_reg[7]_i_1 ;
  wire \n_0_three_inc_min_limit[11]_i_2 ;
  wire \n_0_three_inc_min_limit[11]_i_3 ;
  wire \n_0_three_inc_min_limit[5]_i_2 ;
  wire \n_0_three_inc_min_limit[5]_i_3 ;
  wire \n_0_three_inc_min_limit[5]_i_4 ;
  wire \n_0_three_inc_min_limit[5]_i_5 ;
  wire \n_0_three_inc_min_limit[9]_i_2 ;
  wire \n_0_three_inc_min_limit[9]_i_3 ;
  wire \n_0_three_inc_min_limit[9]_i_4 ;
  wire \n_0_three_inc_min_limit[9]_i_5 ;
  wire \n_0_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_0_two_dec_max_limit[11]_i_2 ;
  wire \n_0_two_dec_max_limit[11]_i_3 ;
  wire \n_0_two_dec_max_limit[11]_i_4 ;
  wire \n_0_two_dec_max_limit[11]_i_5 ;
  wire \n_0_two_dec_max_limit[3]_i_2 ;
  wire \n_0_two_dec_max_limit[3]_i_3 ;
  wire \n_0_two_dec_max_limit[3]_i_4 ;
  wire \n_0_two_dec_max_limit[3]_i_5 ;
  wire \n_0_two_dec_max_limit[7]_i_2 ;
  wire \n_0_two_dec_max_limit[7]_i_3 ;
  wire \n_0_two_dec_max_limit[7]_i_4 ;
  wire \n_0_two_dec_max_limit[7]_i_5 ;
  wire \n_0_two_dec_max_limit_reg[3]_i_1 ;
  wire \n_0_two_dec_max_limit_reg[7]_i_1 ;
  wire \n_0_two_dec_min_limit[11]_i_2 ;
  wire \n_0_two_dec_min_limit[11]_i_3 ;
  wire \n_0_two_dec_min_limit[5]_i_2 ;
  wire \n_0_two_dec_min_limit[5]_i_3 ;
  wire \n_0_two_dec_min_limit[5]_i_4 ;
  wire \n_0_two_dec_min_limit[5]_i_5 ;
  wire \n_0_two_dec_min_limit[9]_i_2 ;
  wire \n_0_two_dec_min_limit[9]_i_3 ;
  wire \n_0_two_dec_min_limit[9]_i_4 ;
  wire \n_0_two_dec_min_limit[9]_i_5 ;
  wire \n_0_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_two_inc_max_limit[11]_i_2 ;
  wire \n_0_two_inc_max_limit[11]_i_3 ;
  wire \n_0_two_inc_max_limit[11]_i_4 ;
  wire \n_0_two_inc_max_limit[11]_i_5 ;
  wire \n_0_two_inc_max_limit[3]_i_2 ;
  wire \n_0_two_inc_max_limit[3]_i_3 ;
  wire \n_0_two_inc_max_limit[3]_i_4 ;
  wire \n_0_two_inc_max_limit[3]_i_5 ;
  wire \n_0_two_inc_max_limit[7]_i_2 ;
  wire \n_0_two_inc_max_limit[7]_i_3 ;
  wire \n_0_two_inc_max_limit[7]_i_4 ;
  wire \n_0_two_inc_max_limit[7]_i_5 ;
  wire \n_0_two_inc_max_limit_reg[3]_i_1 ;
  wire \n_0_two_inc_max_limit_reg[7]_i_1 ;
  wire \n_0_two_inc_min_limit[11]_i_2 ;
  wire \n_0_two_inc_min_limit[11]_i_3 ;
  wire \n_0_two_inc_min_limit[5]_i_2 ;
  wire \n_0_two_inc_min_limit[5]_i_3 ;
  wire \n_0_two_inc_min_limit[5]_i_4 ;
  wire \n_0_two_inc_min_limit[5]_i_5 ;
  wire \n_0_two_inc_min_limit[9]_i_2 ;
  wire \n_0_two_inc_min_limit[9]_i_3 ;
  wire \n_0_two_inc_min_limit[9]_i_4 ;
  wire \n_0_two_inc_min_limit[9]_i_5 ;
  wire \n_0_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_1_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_four_inc_max_limit_reg[11]_i_1 ;
  wire \n_1_four_inc_max_limit_reg[3]_i_1 ;
  wire \n_1_four_inc_max_limit_reg[7]_i_1 ;
  wire \n_1_neutral_max_limit_reg[11]_i_1 ;
  wire \n_1_neutral_max_limit_reg[3]_i_1 ;
  wire \n_1_neutral_max_limit_reg[7]_i_1 ;
  wire \n_1_neutral_min_limit_reg[5]_i_1 ;
  wire \n_1_neutral_min_limit_reg[9]_i_1 ;
  wire \n_1_one_dec_max_limit_reg[11]_i_1 ;
  wire \n_1_one_dec_max_limit_reg[3]_i_1 ;
  wire \n_1_one_dec_max_limit_reg[7]_i_1 ;
  wire \n_1_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_one_inc_max_limit_reg[11]_i_1 ;
  wire \n_1_one_inc_max_limit_reg[3]_i_1 ;
  wire \n_1_one_inc_max_limit_reg[7]_i_1 ;
  wire \n_1_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_one_inc_min_limit_reg[9]_i_1 ;
  wire n_1_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_neutral_max_102_reg_i_2;
  wire n_1_temp_cmp_neutral_min_102_reg_i_2;
  wire n_1_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_1_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_1_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_1_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_1_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_1_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_1_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_three_inc_max_limit_reg[11]_i_1 ;
  wire \n_1_three_inc_max_limit_reg[3]_i_1 ;
  wire \n_1_three_inc_max_limit_reg[7]_i_1 ;
  wire \n_1_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_1_two_dec_max_limit_reg[11]_i_1 ;
  wire \n_1_two_dec_max_limit_reg[3]_i_1 ;
  wire \n_1_two_dec_max_limit_reg[7]_i_1 ;
  wire \n_1_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_two_inc_max_limit_reg[11]_i_1 ;
  wire \n_1_two_inc_max_limit_reg[3]_i_1 ;
  wire \n_1_two_inc_max_limit_reg[7]_i_1 ;
  wire \n_1_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_2_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[3]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[7]_i_1 ;
  wire \n_2_neutral_max_limit_reg[11]_i_1 ;
  wire \n_2_neutral_max_limit_reg[3]_i_1 ;
  wire \n_2_neutral_max_limit_reg[7]_i_1 ;
  wire \n_2_neutral_min_limit_reg[5]_i_1 ;
  wire \n_2_neutral_min_limit_reg[9]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[11]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[3]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[7]_i_1 ;
  wire \n_2_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[3]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[7]_i_1 ;
  wire \n_2_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_one_inc_min_limit_reg[9]_i_1 ;
  wire n_2_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_neutral_max_102_reg_i_2;
  wire n_2_temp_cmp_neutral_min_102_reg_i_2;
  wire n_2_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_2_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_2_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_2_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_2_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_2_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_2_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[3]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[7]_i_1 ;
  wire \n_2_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[11]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[3]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[7]_i_1 ;
  wire \n_2_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[3]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[7]_i_1 ;
  wire \n_2_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[3]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[7]_i_1 ;
  wire \n_3_neutral_max_limit_reg[11]_i_1 ;
  wire \n_3_neutral_max_limit_reg[3]_i_1 ;
  wire \n_3_neutral_max_limit_reg[7]_i_1 ;
  wire \n_3_neutral_min_limit_reg[11]_i_1 ;
  wire \n_3_neutral_min_limit_reg[5]_i_1 ;
  wire \n_3_neutral_min_limit_reg[9]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[11]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[3]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[7]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[3]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[7]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[9]_i_1 ;
  wire n_3_temp_cmp_four_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_four_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_neutral_max_102_reg_i_1;
  wire n_3_temp_cmp_neutral_max_102_reg_i_2;
  wire n_3_temp_cmp_neutral_min_102_reg_i_1;
  wire n_3_temp_cmp_neutral_min_102_reg_i_2;
  wire n_3_temp_cmp_one_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_one_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_one_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_one_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_3_temp_cmp_three_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_three_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_three_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_three_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_3_temp_cmp_two_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_two_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_two_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_two_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_3_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_3_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_3_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_3_three_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[3]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[7]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[11]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[3]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[7]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[3]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[7]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_4_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_4_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_4_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[7]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[3]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[7]_i_2 ;
  wire [11:0]neutral_max_limit;
  wire [11:0]neutral_max_limit_nxt;
  wire [11:0]neutral_min_limit;
  wire [11:2]neutral_min_limit_nxt;
  wire [11:0]one_dec_max_limit;
  wire [11:0]one_dec_max_limit_nxt;
  wire [11:0]one_dec_min_limit;
  wire [11:2]one_dec_min_limit_nxt;
  wire [11:0]one_inc_max_limit;
  wire [11:0]one_inc_max_limit_nxt;
  wire [11:0]one_inc_min_limit;
  wire [11:2]one_inc_min_limit_nxt;
  wire p_0_in;
  wire pi_f_dec_nxt;
  wire pi_f_inc_nxt;
  wire pi_fine_dly_dec_done;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire tempmon_init_complete;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire tempmon_state_init;
  wire [11:0]three_dec_max_limit;
  wire [11:0]three_dec_min_limit;
  wire [11:2]three_dec_min_limit_nxt;
  wire [11:0]three_inc_max_limit;
  wire [11:0]three_inc_max_limit_nxt;
  wire [11:0]three_inc_min_limit;
  wire [11:2]three_inc_min_limit_nxt;
  wire [11:0]two_dec_max_limit;
  wire [11:0]two_dec_max_limit_nxt;
  wire [11:0]two_dec_min_limit;
  wire [11:2]two_dec_min_limit_nxt;
  wire [11:0]two_inc_max_limit;
  wire [11:0]two_inc_max_limit_nxt;
  wire [11:0]two_inc_min_limit;
  wire [11:2]two_inc_min_limit_nxt;
  wire update_temp_101;
  wire update_temp_102;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'hFF10)) 
     \calib_zero_ctrl[0]_i_2 
       (.I0(O1),
        .I1(O2),
        .I2(I1),
        .I3(I42),
        .O(calib_sel0));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \calib_zero_inputs[0]_i_1 
       (.I0(I1),
        .I1(O2),
        .I2(O1),
        .O(O4));
FDRE \device_temp_101_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[0]),
        .Q(device_temp_101[0]),
        .R(I103[2]));
FDRE \device_temp_101_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[10]),
        .Q(device_temp_101[10]),
        .R(I103[2]));
FDRE \device_temp_101_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[11]),
        .Q(device_temp_101[11]),
        .R(I103[2]));
FDRE \device_temp_101_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[1]),
        .Q(device_temp_101[1]),
        .R(I103[2]));
FDRE \device_temp_101_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[2]),
        .Q(device_temp_101[2]),
        .R(I103[2]));
FDRE \device_temp_101_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[3]),
        .Q(device_temp_101[3]),
        .R(I103[2]));
FDRE \device_temp_101_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[4]),
        .Q(device_temp_101[4]),
        .R(I103[2]));
FDRE \device_temp_101_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[5]),
        .Q(device_temp_101[5]),
        .R(I103[2]));
FDRE \device_temp_101_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[6]),
        .Q(device_temp_101[6]),
        .R(I103[2]));
FDRE \device_temp_101_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[7]),
        .Q(device_temp_101[7]),
        .R(I103[2]));
FDRE \device_temp_101_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[8]),
        .Q(device_temp_101[8]),
        .R(I103[2]));
FDRE \device_temp_101_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[9]),
        .Q(device_temp_101[9]),
        .R(I103[2]));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \device_temp_init[11]_i_1 
       (.I0(tempmon_state[10]),
        .I1(tempmon_state[8]),
        .I2(tempmon_state[9]),
        .I3(tempmon_state[6]),
        .I4(tempmon_state[7]),
        .I5(\n_0_device_temp_init[11]_i_2 ),
        .O(tempmon_state_init));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \device_temp_init[11]_i_2 
       (.I0(tempmon_state[4]),
        .I1(tempmon_state[5]),
        .I2(tempmon_state[1]),
        .I3(tempmon_state[0]),
        .I4(tempmon_state[3]),
        .I5(tempmon_state[2]),
        .O(\n_0_device_temp_init[11]_i_2 ));
FDRE \device_temp_init_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(I103[2]));
FDRE \device_temp_init_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(I103[2]));
FDRE \device_temp_init_reg[11] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(I103[2]));
FDRE \device_temp_init_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(I103[2]));
FDRE \device_temp_init_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(I103[2]));
FDRE \device_temp_init_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(I103[2]));
FDRE \device_temp_init_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(I103[2]));
FDRE \device_temp_init_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(I103[2]));
FDRE \device_temp_init_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(I103[2]));
FDRE \device_temp_init_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(I103[2]));
FDRE \device_temp_init_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(I103[2]));
FDRE \device_temp_init_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(I103[2]));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\n_0_four_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\n_0_four_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\n_0_four_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\n_0_four_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\n_0_four_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_dec_min_limit[5]_i_5 
       (.I0(three_dec_max_limit[2]),
        .O(\n_0_four_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\n_0_four_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\n_0_four_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\n_0_four_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\n_0_four_dec_min_limit[9]_i_5 ));
FDRE \four_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(I103[0]));
FDRE \four_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(I103[2]));
FDRE \four_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(I103[2]));
CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_four_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_four_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_four_dec_min_limit[11]_i_2 ,\n_0_four_dec_min_limit[11]_i_3 }));
FDRE \four_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(I103[1]));
CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_four_dec_min_limit_reg[5]_i_1 ,\n_1_four_dec_min_limit_reg[5]_i_1 ,\n_2_four_dec_min_limit_reg[5]_i_1 ,\n_3_four_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\n_0_four_dec_min_limit[5]_i_2 ,\n_0_four_dec_min_limit[5]_i_3 ,\n_0_four_dec_min_limit[5]_i_4 ,\n_0_four_dec_min_limit[5]_i_5 }));
FDRE \four_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(I103[1]));
FDRE \four_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(I103[1]));
CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_four_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_four_dec_min_limit_reg[9]_i_1 ,\n_1_four_dec_min_limit_reg[9]_i_1 ,\n_2_four_dec_min_limit_reg[9]_i_1 ,\n_3_four_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\n_0_four_dec_min_limit[9]_i_2 ,\n_0_four_dec_min_limit[9]_i_3 ,\n_0_four_dec_min_limit[9]_i_4 ,\n_0_four_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_four_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_four_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_four_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_four_inc_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_four_inc_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_four_inc_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_four_inc_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_four_inc_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_four_inc_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_four_inc_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_four_inc_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_four_inc_max_limit[7]_i_5 ));
FDRE \four_inc_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[0]),
        .Q(four_inc_max_limit[0]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(I103[1]));
CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_four_inc_max_limit_reg[7]_i_1 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_four_inc_max_limit_reg[11]_i_1 ,\n_2_four_inc_max_limit_reg[11]_i_1 ,\n_3_four_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[10],1'b0,1'b0}),
        .O(four_inc_max_limit_nxt[11:8]),
        .S({\n_0_four_inc_max_limit[11]_i_2 ,\n_0_four_inc_max_limit[11]_i_3 ,\n_0_four_inc_max_limit[11]_i_4 ,\n_0_four_inc_max_limit[11]_i_5 }));
FDRE \four_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[1]),
        .Q(four_inc_max_limit[1]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(I103[1]));
CARRY4 \four_inc_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_four_inc_max_limit_reg[3]_i_1 ,\n_1_four_inc_max_limit_reg[3]_i_1 ,\n_2_four_inc_max_limit_reg[3]_i_1 ,\n_3_four_inc_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(device_temp_init[3:0]),
        .O(four_inc_max_limit_nxt[3:0]),
        .S({\n_0_four_inc_max_limit[3]_i_2 ,\n_0_four_inc_max_limit[3]_i_3 ,\n_0_four_inc_max_limit[3]_i_4 ,\n_0_four_inc_max_limit[3]_i_5 }));
FDRE \four_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(I103[1]));
CARRY4 \four_inc_max_limit_reg[7]_i_1 
       (.CI(\n_0_four_inc_max_limit_reg[3]_i_1 ),
        .CO({\n_0_four_inc_max_limit_reg[7]_i_1 ,\n_1_four_inc_max_limit_reg[7]_i_1 ,\n_2_four_inc_max_limit_reg[7]_i_1 ,\n_3_four_inc_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[7],1'b0,device_temp_init[5:4]}),
        .O(four_inc_max_limit_nxt[7:4]),
        .S({\n_0_four_inc_max_limit[7]_i_2 ,\n_0_four_inc_max_limit[7]_i_3 ,\n_0_four_inc_max_limit[7]_i_4 ,\n_0_four_inc_max_limit[7]_i_5 }));
FDRE \four_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(I103[1]));
FDRE \four_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(I103[1]));
LUT6 #(
    .INIT(64'hEFFF000000000000)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_5 
       (.I0(O2),
        .I1(O1),
        .I2(I2),
        .I3(I3),
        .I4(pi_fine_dly_dec_done),
        .I5(I4),
        .O(O3));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_neutral_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_neutral_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_neutral_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_neutral_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_neutral_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_neutral_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_neutral_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_neutral_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_neutral_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_neutral_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_neutral_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_neutral_max_limit[7]_i_5 ));
FDRE \neutral_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[0]),
        .Q(neutral_max_limit[0]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(I103[0]));
CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\n_0_neutral_max_limit_reg[7]_i_1 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_neutral_max_limit_reg[11]_i_1 ,\n_2_neutral_max_limit_reg[11]_i_1 ,\n_3_neutral_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neutral_max_limit_nxt[11:8]),
        .S({\n_0_neutral_max_limit[11]_i_2 ,\n_0_neutral_max_limit[11]_i_3 ,\n_0_neutral_max_limit[11]_i_4 ,\n_0_neutral_max_limit[11]_i_5 }));
FDRE \neutral_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[1]),
        .Q(neutral_max_limit[1]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(I103[0]));
CARRY4 \neutral_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_neutral_max_limit_reg[3]_i_1 ,\n_1_neutral_max_limit_reg[3]_i_1 ,\n_2_neutral_max_limit_reg[3]_i_1 ,\n_3_neutral_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[2:0]}),
        .O(neutral_max_limit_nxt[3:0]),
        .S({\n_0_neutral_max_limit[3]_i_2 ,\n_0_neutral_max_limit[3]_i_3 ,\n_0_neutral_max_limit[3]_i_4 ,\n_0_neutral_max_limit[3]_i_5 }));
FDRE \neutral_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(I103[0]));
CARRY4 \neutral_max_limit_reg[7]_i_1 
       (.CI(\n_0_neutral_max_limit_reg[3]_i_1 ),
        .CO({\n_0_neutral_max_limit_reg[7]_i_1 ,\n_1_neutral_max_limit_reg[7]_i_1 ,\n_2_neutral_max_limit_reg[7]_i_1 ,\n_3_neutral_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[6:4]}),
        .O(neutral_max_limit_nxt[7:4]),
        .S({\n_0_neutral_max_limit[7]_i_2 ,\n_0_neutral_max_limit[7]_i_3 ,\n_0_neutral_max_limit[7]_i_4 ,\n_0_neutral_max_limit[7]_i_5 }));
FDRE \neutral_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(I103[0]));
FDRE \neutral_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(I103[0]));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\n_0_neutral_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\n_0_neutral_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\n_0_neutral_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\n_0_neutral_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\n_0_neutral_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_min_limit[5]_i_5 
       (.I0(one_inc_max_limit[2]),
        .O(\n_0_neutral_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\n_0_neutral_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\n_0_neutral_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\n_0_neutral_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\n_0_neutral_min_limit[9]_i_5 ));
FDRE \neutral_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit[0]),
        .Q(neutral_min_limit[0]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(I8[1]));
CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\n_0_neutral_min_limit_reg[9]_i_1 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_neutral_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_neutral_min_limit[11]_i_2 ,\n_0_neutral_min_limit[11]_i_3 }));
FDRE \neutral_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit[1]),
        .Q(neutral_min_limit[1]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(I8[1]));
CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_neutral_min_limit_reg[5]_i_1 ,\n_1_neutral_min_limit_reg[5]_i_1 ,\n_2_neutral_min_limit_reg[5]_i_1 ,\n_3_neutral_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\n_0_neutral_min_limit[5]_i_2 ,\n_0_neutral_min_limit[5]_i_3 ,\n_0_neutral_min_limit[5]_i_4 ,\n_0_neutral_min_limit[5]_i_5 }));
FDRE \neutral_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(I8[1]));
FDRE \neutral_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(I8[1]));
CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\n_0_neutral_min_limit_reg[5]_i_1 ),
        .CO({\n_0_neutral_min_limit_reg[9]_i_1 ,\n_1_neutral_min_limit_reg[9]_i_1 ,\n_2_neutral_min_limit_reg[9]_i_1 ,\n_3_neutral_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\n_0_neutral_min_limit[9]_i_2 ,\n_0_neutral_min_limit[9]_i_3 ,\n_0_neutral_min_limit[9]_i_4 ,\n_0_neutral_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_one_dec_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_one_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_one_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_one_dec_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_one_dec_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_one_dec_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_one_dec_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_one_dec_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_one_dec_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_one_dec_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_one_dec_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_one_dec_max_limit[7]_i_5 ));
FDRE \one_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[0]),
        .Q(one_dec_max_limit[0]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(I103[0]));
CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\n_0_one_dec_max_limit_reg[7]_i_1 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_one_dec_max_limit_reg[11]_i_1 ,\n_2_one_dec_max_limit_reg[11]_i_1 ,\n_3_one_dec_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[8]}),
        .O(one_dec_max_limit_nxt[11:8]),
        .S({\n_0_one_dec_max_limit[11]_i_2 ,\n_0_one_dec_max_limit[11]_i_3 ,\n_0_one_dec_max_limit[11]_i_4 ,\n_0_one_dec_max_limit[11]_i_5 }));
FDRE \one_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[1]),
        .Q(one_dec_max_limit[1]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(I103[0]));
CARRY4 \one_dec_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_dec_max_limit_reg[3]_i_1 ,\n_1_one_dec_max_limit_reg[3]_i_1 ,\n_2_one_dec_max_limit_reg[3]_i_1 ,\n_3_one_dec_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[2],1'b0,device_temp_init[0]}),
        .O(one_dec_max_limit_nxt[3:0]),
        .S({\n_0_one_dec_max_limit[3]_i_2 ,\n_0_one_dec_max_limit[3]_i_3 ,\n_0_one_dec_max_limit[3]_i_4 ,\n_0_one_dec_max_limit[3]_i_5 }));
FDRE \one_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(I103[0]));
CARRY4 \one_dec_max_limit_reg[7]_i_1 
       (.CI(\n_0_one_dec_max_limit_reg[3]_i_1 ),
        .CO({\n_0_one_dec_max_limit_reg[7]_i_1 ,\n_1_one_dec_max_limit_reg[7]_i_1 ,\n_2_one_dec_max_limit_reg[7]_i_1 ,\n_3_one_dec_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[6:5],1'b0}),
        .O(one_dec_max_limit_nxt[7:4]),
        .S({\n_0_one_dec_max_limit[7]_i_2 ,\n_0_one_dec_max_limit[7]_i_3 ,\n_0_one_dec_max_limit[7]_i_4 ,\n_0_one_dec_max_limit[7]_i_5 }));
FDRE \one_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(I103[0]));
FDRE \one_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(I103[0]));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\n_0_one_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\n_0_one_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\n_0_one_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\n_0_one_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\n_0_one_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_min_limit[5]_i_5 
       (.I0(neutral_max_limit[2]),
        .O(\n_0_one_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\n_0_one_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\n_0_one_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\n_0_one_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\n_0_one_dec_min_limit[9]_i_5 ));
FDRE \one_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[0]),
        .Q(one_dec_min_limit[0]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(I8[1]));
CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_one_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_one_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_one_dec_min_limit[11]_i_2 ,\n_0_one_dec_min_limit[11]_i_3 }));
FDRE \one_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(one_dec_min_limit[1]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(I8[1]));
CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_dec_min_limit_reg[5]_i_1 ,\n_1_one_dec_min_limit_reg[5]_i_1 ,\n_2_one_dec_min_limit_reg[5]_i_1 ,\n_3_one_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\n_0_one_dec_min_limit[5]_i_2 ,\n_0_one_dec_min_limit[5]_i_3 ,\n_0_one_dec_min_limit[5]_i_4 ,\n_0_one_dec_min_limit[5]_i_5 }));
FDRE \one_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(I8[1]));
FDRE \one_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(I8[1]));
CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_one_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_one_dec_min_limit_reg[9]_i_1 ,\n_1_one_dec_min_limit_reg[9]_i_1 ,\n_2_one_dec_min_limit_reg[9]_i_1 ,\n_3_one_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\n_0_one_dec_min_limit[9]_i_2 ,\n_0_one_dec_min_limit[9]_i_3 ,\n_0_one_dec_min_limit[9]_i_4 ,\n_0_one_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_one_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_one_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_one_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_one_inc_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_one_inc_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_one_inc_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_one_inc_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_one_inc_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_one_inc_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_one_inc_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_one_inc_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_one_inc_max_limit[7]_i_5 ));
FDRE \one_inc_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[0]),
        .Q(one_inc_max_limit[0]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(I103[0]));
CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_one_inc_max_limit_reg[7]_i_1 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_one_inc_max_limit_reg[11]_i_1 ,\n_2_one_inc_max_limit_reg[11]_i_1 ,\n_3_one_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[10:8]}),
        .O(one_inc_max_limit_nxt[11:8]),
        .S({\n_0_one_inc_max_limit[11]_i_2 ,\n_0_one_inc_max_limit[11]_i_3 ,\n_0_one_inc_max_limit[11]_i_4 ,\n_0_one_inc_max_limit[11]_i_5 }));
FDRE \one_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[1]),
        .Q(one_inc_max_limit[1]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(I103[0]));
CARRY4 \one_inc_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_inc_max_limit_reg[3]_i_1 ,\n_1_one_inc_max_limit_reg[3]_i_1 ,\n_2_one_inc_max_limit_reg[3]_i_1 ,\n_3_one_inc_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[3],1'b0,1'b0,device_temp_init[0]}),
        .O(one_inc_max_limit_nxt[3:0]),
        .S({\n_0_one_inc_max_limit[3]_i_2 ,\n_0_one_inc_max_limit[3]_i_3 ,\n_0_one_inc_max_limit[3]_i_4 ,\n_0_one_inc_max_limit[3]_i_5 }));
FDRE \one_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(I103[0]));
CARRY4 \one_inc_max_limit_reg[7]_i_1 
       (.CI(\n_0_one_inc_max_limit_reg[3]_i_1 ),
        .CO({\n_0_one_inc_max_limit_reg[7]_i_1 ,\n_1_one_inc_max_limit_reg[7]_i_1 ,\n_2_one_inc_max_limit_reg[7]_i_1 ,\n_3_one_inc_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[7],1'b0,1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[7:4]),
        .S({\n_0_one_inc_max_limit[7]_i_2 ,\n_0_one_inc_max_limit[7]_i_3 ,\n_0_one_inc_max_limit[7]_i_4 ,\n_0_one_inc_max_limit[7]_i_5 }));
FDRE \one_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(I103[0]));
FDRE \one_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(I103[0]));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\n_0_one_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\n_0_one_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\n_0_one_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\n_0_one_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\n_0_one_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_min_limit[5]_i_5 
       (.I0(two_inc_max_limit[2]),
        .O(\n_0_one_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\n_0_one_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\n_0_one_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\n_0_one_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\n_0_one_inc_min_limit[9]_i_5 ));
FDRE \one_inc_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit[0]),
        .Q(one_inc_min_limit[0]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(I8[0]));
CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_one_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_one_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_one_inc_min_limit[11]_i_2 ,\n_0_one_inc_min_limit[11]_i_3 }));
FDRE \one_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit[1]),
        .Q(one_inc_min_limit[1]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(I8[0]));
CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_inc_min_limit_reg[5]_i_1 ,\n_1_one_inc_min_limit_reg[5]_i_1 ,\n_2_one_inc_min_limit_reg[5]_i_1 ,\n_3_one_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\n_0_one_inc_min_limit[5]_i_2 ,\n_0_one_inc_min_limit[5]_i_3 ,\n_0_one_inc_min_limit[5]_i_4 ,\n_0_one_inc_min_limit[5]_i_5 }));
FDRE \one_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(I8[0]));
FDRE \one_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(I8[0]));
CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_one_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_one_inc_min_limit_reg[9]_i_1 ,\n_1_one_inc_min_limit_reg[9]_i_1 ,\n_2_one_inc_min_limit_reg[9]_i_1 ,\n_3_one_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\n_0_one_inc_min_limit[9]_i_2 ,\n_0_one_inc_min_limit[9]_i_3 ,\n_0_one_inc_min_limit[9]_i_4 ,\n_0_one_inc_min_limit[9]_i_5 }));
LUT3 #(
    .INIT(8'h8A)) 
     pi_f_dec_i_1
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(n_0_pi_f_dec_i_2),
        .I2(\n_0_tempmon_state[10]_i_4 ),
        .O(pi_f_dec_nxt));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'hF8880000)) 
     pi_f_dec_i_2
       (.I0(tempmon_state[5]),
        .I1(temp_cmp_one_inc_max_102),
        .I2(temp_cmp_four_inc_max_102),
        .I3(tempmon_state[2]),
        .I4(update_temp_102),
        .O(n_0_pi_f_dec_i_2));
FDRE pi_f_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(O2),
        .R(I8[2]));
LUT5 #(
    .INIT(32'h2AAAAAAA)) 
     pi_f_inc_i_1
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(n_0_pi_f_inc_i_2),
        .I2(n_0_pi_f_inc_i_3),
        .I3(n_0_pi_f_inc_i_4),
        .I4(n_0_pi_f_inc_i_5),
        .O(pi_f_inc_nxt));
LUT6 #(
    .INIT(64'hF7F7FF00F700FF00)) 
     pi_f_inc_i_2
       (.I0(temp_cmp_three_dec_min_102),
        .I1(tempmon_state[9]),
        .I2(temp_cmp_three_dec_max_102),
        .I3(n_0_pi_f_inc_i_6),
        .I4(update_temp_102),
        .I5(temp_cmp_three_inc_max_102),
        .O(n_0_pi_f_inc_i_2));
LUT6 #(
    .INIT(64'h00FFF7FFF7FFF7FF)) 
     pi_f_inc_i_3
       (.I0(temp_cmp_neutral_min_102),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[10]),
        .I5(temp_cmp_four_dec_min_102),
        .O(n_0_pi_f_inc_i_3));
LUT6 #(
    .INIT(64'h00FFF7FFF7FFF7FF)) 
     pi_f_inc_i_4
       (.I0(temp_cmp_one_dec_min_102),
        .I1(tempmon_state[7]),
        .I2(temp_cmp_one_dec_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_two_inc_min_102),
        .I5(n_0_pi_f_inc_i_7),
        .O(n_0_pi_f_inc_i_4));
LUT6 #(
    .INIT(64'hFF7FFF7FFF7F0000)) 
     pi_f_inc_i_5
       (.I0(temp_cmp_two_dec_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .I3(temp_cmp_two_dec_max_102),
        .I4(n_0_pi_f_inc_i_8),
        .I5(temp_cmp_one_inc_max_102),
        .O(n_0_pi_f_inc_i_5));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     pi_f_inc_i_6
       (.I0(temp_cmp_three_inc_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[3]),
        .O(n_0_pi_f_inc_i_6));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     pi_f_inc_i_7
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_max_102),
        .I2(update_temp_102),
        .O(n_0_pi_f_inc_i_7));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     pi_f_inc_i_8
       (.I0(temp_cmp_one_inc_min_102),
        .I1(update_temp_102),
        .I2(tempmon_state[5]),
        .O(n_0_pi_f_inc_i_8));
FDRE pi_f_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(O1),
        .R(I8[2]));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(n_0_temp_cmp_four_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_four_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_four_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_four_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_four_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(n_0_temp_cmp_four_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(n_0_temp_cmp_four_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_four_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_four_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(n_0_temp_cmp_four_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(four_dec_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_four_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(n_0_temp_cmp_four_dec_min_102_i_9));
FDRE temp_cmp_four_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_four_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,n_3_temp_cmp_four_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_four_dec_min_102_i_3,n_0_temp_cmp_four_dec_min_102_i_4}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_four_dec_min_102_i_5,n_0_temp_cmp_four_dec_min_102_i_6}));
CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_four_dec_min_102_reg_i_2,n_1_temp_cmp_four_dec_min_102_reg_i_2,n_2_temp_cmp_four_dec_min_102_reg_i_2,n_3_temp_cmp_four_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_four_dec_min_102_i_7,n_0_temp_cmp_four_dec_min_102_i_8,n_0_temp_cmp_four_dec_min_102_i_9,n_0_temp_cmp_four_dec_min_102_i_10}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_four_dec_min_102_i_11,n_0_temp_cmp_four_dec_min_102_i_12,n_0_temp_cmp_four_dec_min_102_i_13,n_0_temp_cmp_four_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(four_inc_max_limit[0]),
        .I2(four_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_four_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(n_0_temp_cmp_four_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(n_0_temp_cmp_four_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(n_0_temp_cmp_four_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(four_inc_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(four_inc_max_limit[1]),
        .O(n_0_temp_cmp_four_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_four_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_four_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(n_0_temp_cmp_four_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(n_0_temp_cmp_four_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_four_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(four_inc_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(four_inc_max_limit[4]),
        .O(n_0_temp_cmp_four_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_four_inc_max_102_i_9));
FDRE temp_cmp_four_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_four_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,n_3_temp_cmp_four_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_four_inc_max_102_i_3,n_0_temp_cmp_four_inc_max_102_i_4}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_four_inc_max_102_i_5,n_0_temp_cmp_four_inc_max_102_i_6}));
CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_four_inc_max_102_reg_i_2,n_1_temp_cmp_four_inc_max_102_reg_i_2,n_2_temp_cmp_four_inc_max_102_reg_i_2,n_3_temp_cmp_four_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_four_inc_max_102_i_7,n_0_temp_cmp_four_inc_max_102_i_8,n_0_temp_cmp_four_inc_max_102_i_9,n_0_temp_cmp_four_inc_max_102_i_10}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_four_inc_max_102_i_11,n_0_temp_cmp_four_inc_max_102_i_12,n_0_temp_cmp_four_inc_max_102_i_13,n_0_temp_cmp_four_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(neutral_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_neutral_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(n_0_temp_cmp_neutral_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(n_0_temp_cmp_neutral_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(n_0_temp_cmp_neutral_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(neutral_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(n_0_temp_cmp_neutral_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_neutral_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_neutral_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(n_0_temp_cmp_neutral_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(n_0_temp_cmp_neutral_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_neutral_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(neutral_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(neutral_max_limit[4]),
        .O(n_0_temp_cmp_neutral_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_neutral_max_102_i_9));
FDRE temp_cmp_neutral_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(n_0_temp_cmp_neutral_max_102_reg_i_2),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,n_3_temp_cmp_neutral_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_neutral_max_102_i_3,n_0_temp_cmp_neutral_max_102_i_4}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_neutral_max_102_i_5,n_0_temp_cmp_neutral_max_102_i_6}));
CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_neutral_max_102_reg_i_2,n_1_temp_cmp_neutral_max_102_reg_i_2,n_2_temp_cmp_neutral_max_102_reg_i_2,n_3_temp_cmp_neutral_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_neutral_max_102_i_7,n_0_temp_cmp_neutral_max_102_i_8,n_0_temp_cmp_neutral_max_102_i_9,n_0_temp_cmp_neutral_max_102_i_10}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_neutral_max_102_i_11,n_0_temp_cmp_neutral_max_102_i_12,n_0_temp_cmp_neutral_max_102_i_13,n_0_temp_cmp_neutral_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_10
       (.I0(neutral_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_min_limit[1]),
        .O(n_0_temp_cmp_neutral_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_neutral_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_neutral_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_neutral_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_14
       (.I0(neutral_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(neutral_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_neutral_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(n_0_temp_cmp_neutral_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(n_0_temp_cmp_neutral_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_neutral_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_neutral_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(n_0_temp_cmp_neutral_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(neutral_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_neutral_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(n_0_temp_cmp_neutral_min_102_i_9));
FDRE temp_cmp_neutral_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(n_0_temp_cmp_neutral_min_102_reg_i_2),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,n_3_temp_cmp_neutral_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_neutral_min_102_i_3,n_0_temp_cmp_neutral_min_102_i_4}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_neutral_min_102_i_5,n_0_temp_cmp_neutral_min_102_i_6}));
CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_neutral_min_102_reg_i_2,n_1_temp_cmp_neutral_min_102_reg_i_2,n_2_temp_cmp_neutral_min_102_reg_i_2,n_3_temp_cmp_neutral_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_neutral_min_102_i_7,n_0_temp_cmp_neutral_min_102_i_8,n_0_temp_cmp_neutral_min_102_i_9,n_0_temp_cmp_neutral_min_102_i_10}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_neutral_min_102_i_11,n_0_temp_cmp_neutral_min_102_i_12,n_0_temp_cmp_neutral_min_102_i_13,n_0_temp_cmp_neutral_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(one_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(n_0_temp_cmp_one_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(n_0_temp_cmp_one_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(n_0_temp_cmp_one_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(one_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(n_0_temp_cmp_one_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(n_0_temp_cmp_one_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(n_0_temp_cmp_one_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(one_dec_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(one_dec_max_limit[4]),
        .O(n_0_temp_cmp_one_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_dec_max_102_i_9));
FDRE temp_cmp_one_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_one_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,n_3_temp_cmp_one_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_dec_max_102_i_3,n_0_temp_cmp_one_dec_max_102_i_4}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_dec_max_102_i_5,n_0_temp_cmp_one_dec_max_102_i_6}));
CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_dec_max_102_reg_i_2,n_1_temp_cmp_one_dec_max_102_reg_i_2,n_2_temp_cmp_one_dec_max_102_reg_i_2,n_3_temp_cmp_one_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_one_dec_max_102_i_7,n_0_temp_cmp_one_dec_max_102_i_8,n_0_temp_cmp_one_dec_max_102_i_9,n_0_temp_cmp_one_dec_max_102_i_10}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_dec_max_102_i_11,n_0_temp_cmp_one_dec_max_102_i_12,n_0_temp_cmp_one_dec_max_102_i_13,n_0_temp_cmp_one_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_10
       (.I0(one_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_min_limit[1]),
        .O(n_0_temp_cmp_one_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_14
       (.I0(one_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(n_0_temp_cmp_one_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(n_0_temp_cmp_one_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(n_0_temp_cmp_one_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(one_dec_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_one_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(n_0_temp_cmp_one_dec_min_102_i_9));
FDRE temp_cmp_one_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_one_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,n_3_temp_cmp_one_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_dec_min_102_i_3,n_0_temp_cmp_one_dec_min_102_i_4}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_dec_min_102_i_5,n_0_temp_cmp_one_dec_min_102_i_6}));
CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_dec_min_102_reg_i_2,n_1_temp_cmp_one_dec_min_102_reg_i_2,n_2_temp_cmp_one_dec_min_102_reg_i_2,n_3_temp_cmp_one_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_one_dec_min_102_i_7,n_0_temp_cmp_one_dec_min_102_i_8,n_0_temp_cmp_one_dec_min_102_i_9,n_0_temp_cmp_one_dec_min_102_i_10}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_dec_min_102_i_11,n_0_temp_cmp_one_dec_min_102_i_12,n_0_temp_cmp_one_dec_min_102_i_13,n_0_temp_cmp_one_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(one_inc_max_limit[0]),
        .I2(one_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(n_0_temp_cmp_one_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(n_0_temp_cmp_one_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(n_0_temp_cmp_one_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(one_inc_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_max_limit[1]),
        .O(n_0_temp_cmp_one_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(n_0_temp_cmp_one_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(n_0_temp_cmp_one_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(one_inc_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(one_inc_max_limit[4]),
        .O(n_0_temp_cmp_one_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_inc_max_102_i_9));
FDRE temp_cmp_one_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_one_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,n_3_temp_cmp_one_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_inc_max_102_i_3,n_0_temp_cmp_one_inc_max_102_i_4}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_inc_max_102_i_5,n_0_temp_cmp_one_inc_max_102_i_6}));
CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_inc_max_102_reg_i_2,n_1_temp_cmp_one_inc_max_102_reg_i_2,n_2_temp_cmp_one_inc_max_102_reg_i_2,n_3_temp_cmp_one_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_one_inc_max_102_i_7,n_0_temp_cmp_one_inc_max_102_i_8,n_0_temp_cmp_one_inc_max_102_i_9,n_0_temp_cmp_one_inc_max_102_i_10}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_inc_max_102_i_11,n_0_temp_cmp_one_inc_max_102_i_12,n_0_temp_cmp_one_inc_max_102_i_13,n_0_temp_cmp_one_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_10
       (.I0(one_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_min_limit[1]),
        .O(n_0_temp_cmp_one_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_14
       (.I0(one_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(n_0_temp_cmp_one_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(n_0_temp_cmp_one_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(n_0_temp_cmp_one_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(one_inc_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_one_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(n_0_temp_cmp_one_inc_min_102_i_9));
FDRE temp_cmp_one_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_one_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,n_3_temp_cmp_one_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_inc_min_102_i_3,n_0_temp_cmp_one_inc_min_102_i_4}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_inc_min_102_i_5,n_0_temp_cmp_one_inc_min_102_i_6}));
CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_inc_min_102_reg_i_2,n_1_temp_cmp_one_inc_min_102_reg_i_2,n_2_temp_cmp_one_inc_min_102_reg_i_2,n_3_temp_cmp_one_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_one_inc_min_102_i_7,n_0_temp_cmp_one_inc_min_102_i_8,n_0_temp_cmp_one_inc_min_102_i_9,n_0_temp_cmp_one_inc_min_102_i_10}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_inc_min_102_i_11,n_0_temp_cmp_one_inc_min_102_i_12,n_0_temp_cmp_one_inc_min_102_i_13,n_0_temp_cmp_one_inc_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(n_0_temp_cmp_three_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(n_0_temp_cmp_three_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(n_0_temp_cmp_three_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(n_0_temp_cmp_three_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(n_0_temp_cmp_three_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(n_0_temp_cmp_three_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(three_dec_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(three_dec_max_limit[4]),
        .O(n_0_temp_cmp_three_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_dec_max_102_i_9));
FDRE temp_cmp_three_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_three_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,n_3_temp_cmp_three_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_dec_max_102_i_3,n_0_temp_cmp_three_dec_max_102_i_4}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_dec_max_102_i_5,n_0_temp_cmp_three_dec_max_102_i_6}));
CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_dec_max_102_reg_i_2,n_1_temp_cmp_three_dec_max_102_reg_i_2,n_2_temp_cmp_three_dec_max_102_reg_i_2,n_3_temp_cmp_three_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_three_dec_max_102_i_7,n_0_temp_cmp_three_dec_max_102_i_8,n_0_temp_cmp_three_dec_max_102_i_9,n_0_temp_cmp_three_dec_max_102_i_10}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_dec_max_102_i_11,n_0_temp_cmp_three_dec_max_102_i_12,n_0_temp_cmp_three_dec_max_102_i_13,n_0_temp_cmp_three_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(n_0_temp_cmp_three_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(n_0_temp_cmp_three_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(n_0_temp_cmp_three_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(n_0_temp_cmp_three_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(three_dec_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_three_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(n_0_temp_cmp_three_dec_min_102_i_9));
FDRE temp_cmp_three_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_three_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,n_3_temp_cmp_three_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_dec_min_102_i_3,n_0_temp_cmp_three_dec_min_102_i_4}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_dec_min_102_i_5,n_0_temp_cmp_three_dec_min_102_i_6}));
CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_dec_min_102_reg_i_2,n_1_temp_cmp_three_dec_min_102_reg_i_2,n_2_temp_cmp_three_dec_min_102_reg_i_2,n_3_temp_cmp_three_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_three_dec_min_102_i_7,n_0_temp_cmp_three_dec_min_102_i_8,n_0_temp_cmp_three_dec_min_102_i_9,n_0_temp_cmp_three_dec_min_102_i_10}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_dec_min_102_i_11,n_0_temp_cmp_three_dec_min_102_i_12,n_0_temp_cmp_three_dec_min_102_i_13,n_0_temp_cmp_three_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_inc_max_limit[0]),
        .I2(three_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(n_0_temp_cmp_three_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(n_0_temp_cmp_three_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(n_0_temp_cmp_three_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_inc_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_max_limit[1]),
        .O(n_0_temp_cmp_three_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(n_0_temp_cmp_three_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(n_0_temp_cmp_three_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(three_inc_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(three_inc_max_limit[4]),
        .O(n_0_temp_cmp_three_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_inc_max_102_i_9));
FDRE temp_cmp_three_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_three_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,n_3_temp_cmp_three_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_inc_max_102_i_3,n_0_temp_cmp_three_inc_max_102_i_4}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_inc_max_102_i_5,n_0_temp_cmp_three_inc_max_102_i_6}));
CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_inc_max_102_reg_i_2,n_1_temp_cmp_three_inc_max_102_reg_i_2,n_2_temp_cmp_three_inc_max_102_reg_i_2,n_3_temp_cmp_three_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_three_inc_max_102_i_7,n_0_temp_cmp_three_inc_max_102_i_8,n_0_temp_cmp_three_inc_max_102_i_9,n_0_temp_cmp_three_inc_max_102_i_10}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_inc_max_102_i_11,n_0_temp_cmp_three_inc_max_102_i_12,n_0_temp_cmp_three_inc_max_102_i_13,n_0_temp_cmp_three_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_10
       (.I0(three_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(n_0_temp_cmp_three_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_14
       (.I0(three_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(n_0_temp_cmp_three_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(n_0_temp_cmp_three_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(n_0_temp_cmp_three_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(three_inc_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_three_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(n_0_temp_cmp_three_inc_min_102_i_9));
FDRE temp_cmp_three_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_three_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,n_3_temp_cmp_three_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_inc_min_102_i_3,n_0_temp_cmp_three_inc_min_102_i_4}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_inc_min_102_i_5,n_0_temp_cmp_three_inc_min_102_i_6}));
CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_inc_min_102_reg_i_2,n_1_temp_cmp_three_inc_min_102_reg_i_2,n_2_temp_cmp_three_inc_min_102_reg_i_2,n_3_temp_cmp_three_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_three_inc_min_102_i_7,n_0_temp_cmp_three_inc_min_102_i_8,n_0_temp_cmp_three_inc_min_102_i_9,n_0_temp_cmp_three_inc_min_102_i_10}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_inc_min_102_i_11,n_0_temp_cmp_three_inc_min_102_i_12,n_0_temp_cmp_three_inc_min_102_i_13,n_0_temp_cmp_three_inc_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(n_0_temp_cmp_two_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(n_0_temp_cmp_two_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(n_0_temp_cmp_two_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(n_0_temp_cmp_two_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(n_0_temp_cmp_two_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(n_0_temp_cmp_two_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(two_dec_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(two_dec_max_limit[4]),
        .O(n_0_temp_cmp_two_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_dec_max_102_i_9));
FDRE temp_cmp_two_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_two_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,n_3_temp_cmp_two_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_dec_max_102_i_3,n_0_temp_cmp_two_dec_max_102_i_4}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_dec_max_102_i_5,n_0_temp_cmp_two_dec_max_102_i_6}));
CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_dec_max_102_reg_i_2,n_1_temp_cmp_two_dec_max_102_reg_i_2,n_2_temp_cmp_two_dec_max_102_reg_i_2,n_3_temp_cmp_two_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_two_dec_max_102_i_7,n_0_temp_cmp_two_dec_max_102_i_8,n_0_temp_cmp_two_dec_max_102_i_9,n_0_temp_cmp_two_dec_max_102_i_10}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_dec_max_102_i_11,n_0_temp_cmp_two_dec_max_102_i_12,n_0_temp_cmp_two_dec_max_102_i_13,n_0_temp_cmp_two_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_10
       (.I0(two_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_min_limit[1]),
        .O(n_0_temp_cmp_two_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_14
       (.I0(two_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(n_0_temp_cmp_two_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(n_0_temp_cmp_two_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(n_0_temp_cmp_two_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(two_dec_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_two_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(n_0_temp_cmp_two_dec_min_102_i_9));
FDRE temp_cmp_two_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_two_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,n_3_temp_cmp_two_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_dec_min_102_i_3,n_0_temp_cmp_two_dec_min_102_i_4}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_dec_min_102_i_5,n_0_temp_cmp_two_dec_min_102_i_6}));
CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_dec_min_102_reg_i_2,n_1_temp_cmp_two_dec_min_102_reg_i_2,n_2_temp_cmp_two_dec_min_102_reg_i_2,n_3_temp_cmp_two_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_two_dec_min_102_i_7,n_0_temp_cmp_two_dec_min_102_i_8,n_0_temp_cmp_two_dec_min_102_i_9,n_0_temp_cmp_two_dec_min_102_i_10}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_dec_min_102_i_11,n_0_temp_cmp_two_dec_min_102_i_12,n_0_temp_cmp_two_dec_min_102_i_13,n_0_temp_cmp_two_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_inc_max_limit[0]),
        .I2(two_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(n_0_temp_cmp_two_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(n_0_temp_cmp_two_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(n_0_temp_cmp_two_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_inc_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_max_limit[1]),
        .O(n_0_temp_cmp_two_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(n_0_temp_cmp_two_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(n_0_temp_cmp_two_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[5]),
        .I1(two_inc_max_limit[5]),
        .I2(device_temp_101[4]),
        .I3(two_inc_max_limit[4]),
        .O(n_0_temp_cmp_two_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_inc_max_102_i_9));
FDRE temp_cmp_two_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_two_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,n_3_temp_cmp_two_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_inc_max_102_i_3,n_0_temp_cmp_two_inc_max_102_i_4}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_inc_max_102_i_5,n_0_temp_cmp_two_inc_max_102_i_6}));
CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_inc_max_102_reg_i_2,n_1_temp_cmp_two_inc_max_102_reg_i_2,n_2_temp_cmp_two_inc_max_102_reg_i_2,n_3_temp_cmp_two_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_two_inc_max_102_i_7,n_0_temp_cmp_two_inc_max_102_i_8,n_0_temp_cmp_two_inc_max_102_i_9,n_0_temp_cmp_two_inc_max_102_i_10}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_inc_max_102_i_11,n_0_temp_cmp_two_inc_max_102_i_12,n_0_temp_cmp_two_inc_max_102_i_13,n_0_temp_cmp_two_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_10
       (.I0(two_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(n_0_temp_cmp_two_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_14
       (.I0(two_inc_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(n_0_temp_cmp_two_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(n_0_temp_cmp_two_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(n_0_temp_cmp_two_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h22B2)) 
     temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[5]),
        .I1(device_temp_101[5]),
        .I2(two_inc_min_limit[4]),
        .I3(device_temp_101[4]),
        .O(n_0_temp_cmp_two_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(n_0_temp_cmp_two_inc_min_102_i_9));
FDRE temp_cmp_two_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_two_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,n_3_temp_cmp_two_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_inc_min_102_i_3,n_0_temp_cmp_two_inc_min_102_i_4}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_inc_min_102_i_5,n_0_temp_cmp_two_inc_min_102_i_6}));
CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_inc_min_102_reg_i_2,n_1_temp_cmp_two_inc_min_102_reg_i_2,n_2_temp_cmp_two_inc_min_102_reg_i_2,n_3_temp_cmp_two_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_two_inc_min_102_i_7,n_0_temp_cmp_two_inc_min_102_i_8,n_0_temp_cmp_two_inc_min_102_i_9,n_0_temp_cmp_two_inc_min_102_i_10}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_inc_min_102_i_11,n_0_temp_cmp_two_inc_min_102_i_12,n_0_temp_cmp_two_inc_min_102_i_13,n_0_temp_cmp_two_inc_min_102_i_14}));
LUT2 #(
    .INIT(4'hE)) 
     tempmon_init_complete_i_1
       (.I0(tempmon_state_init),
        .I1(tempmon_init_complete),
        .O(n_0_tempmon_init_complete_i_1));
FDRE tempmon_init_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_tempmon_init_complete_i_1),
        .Q(tempmon_init_complete),
        .R(I8[2]));
FDRE tempmon_sample_en_101_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(I8[2]));
FDRE tempmon_sample_en_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(I8[2]));
LUT1 #(
    .INIT(2'h1)) 
     \tempmon_state[0]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .O(\n_0_tempmon_state[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEAAAFFFF)) 
     \tempmon_state[10]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_3 ),
        .I1(update_temp_102),
        .I2(tempmon_state[10]),
        .I3(temp_cmp_four_dec_min_102),
        .I4(\n_0_tempmon_state[10]_i_4 ),
        .I5(\n_0_tempmon_state[10]_i_5 ),
        .O(\n_0_tempmon_state[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hF8008800)) 
     \tempmon_state[10]_i_10 
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_min_102),
        .I2(tempmon_state[3]),
        .I3(update_temp_102),
        .I4(temp_cmp_three_inc_min_102),
        .O(\n_0_tempmon_state[10]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h00010116)) 
     \tempmon_state[10]_i_11 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\n_0_tempmon_state[10]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'hFFFEFEE8)) 
     \tempmon_state[10]_i_12 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\n_0_tempmon_state[10]_i_12 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \tempmon_state[10]_i_13 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\n_0_tempmon_state[10]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
     \tempmon_state[10]_i_14 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\n_0_tempmon_state[10]_i_14 ));
LUT5 #(
    .INIT(32'hF0808080)) 
     \tempmon_state[10]_i_15 
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_max_102),
        .I2(update_temp_102),
        .I3(temp_cmp_two_inc_max_102),
        .I4(tempmon_state[4]),
        .O(\n_0_tempmon_state[10]_i_15 ));
LUT4 #(
    .INIT(16'h8000)) 
     \tempmon_state[10]_i_2 
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .I2(tempmon_state[9]),
        .I3(\n_0_tempmon_state[10]_i_6 ),
        .O(\n_0_tempmon_state[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
     \tempmon_state[10]_i_3 
       (.I0(\n_0_tempmon_state[10]_i_7 ),
        .I1(n_0_pi_f_dec_i_2),
        .I2(tempmon_state[8]),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_min_102),
        .I5(\n_0_tempmon_state[10]_i_8 ),
        .O(\n_0_tempmon_state[10]_i_3 ));
LUT6 #(
    .INIT(64'h000000000F7F7F7F)) 
     \tempmon_state[10]_i_4 
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(update_temp_102),
        .I3(temp_cmp_two_dec_max_102),
        .I4(tempmon_state[8]),
        .I5(\n_0_tempmon_state[10]_i_9 ),
        .O(\n_0_tempmon_state[10]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'hFFFFFBBB)) 
     \tempmon_state[10]_i_5 
       (.I0(tempmon_state[1]),
        .I1(\n_0_tempmon_state[10]_i_6 ),
        .I2(I1),
        .I3(tempmon_state[0]),
        .I4(\n_0_tempmon_state[10]_i_10 ),
        .O(\n_0_tempmon_state[10]_i_5 ));
LUT4 #(
    .INIT(16'h0012)) 
     \tempmon_state[10]_i_6 
       (.I0(\n_0_tempmon_state[10]_i_11 ),
        .I1(\n_0_tempmon_state[10]_i_12 ),
        .I2(\n_0_tempmon_state[10]_i_13 ),
        .I3(\n_0_tempmon_state[10]_i_14 ),
        .O(\n_0_tempmon_state[10]_i_6 ));
LUT5 #(
    .INIT(32'hF8008800)) 
     \tempmon_state[10]_i_7 
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_min_102),
        .I2(tempmon_state[9]),
        .I3(update_temp_102),
        .I4(temp_cmp_three_dec_min_102),
        .O(\n_0_tempmon_state[10]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'hF8008800)) 
     \tempmon_state[10]_i_8 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_min_102),
        .I2(tempmon_state[5]),
        .I3(update_temp_102),
        .I4(temp_cmp_one_inc_min_102),
        .O(\n_0_tempmon_state[10]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF0808080)) 
     \tempmon_state[10]_i_9 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[9]),
        .I4(temp_cmp_three_dec_max_102),
        .I5(\n_0_tempmon_state[10]_i_15 ),
        .O(\n_0_tempmon_state[10]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \tempmon_state[1]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[0]),
        .O(\n_0_tempmon_state[1]_i_1 ));
LUT4 #(
    .INIT(16'h7000)) 
     \tempmon_state[2]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(update_temp_102),
        .I2(\n_0_tempmon_state[10]_i_6 ),
        .I3(tempmon_state[3]),
        .O(\n_0_tempmon_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'hAAAA0888)) 
     \tempmon_state[3]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[4]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[2]),
        .O(\n_0_tempmon_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h80AAAAAA80008000)) 
     \tempmon_state[4]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_one_inc_max_102),
        .I5(tempmon_state[5]),
        .O(\n_0_tempmon_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h80AA8000AAAA8000)) 
     \tempmon_state[5]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[4]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[6]),
        .I5(temp_cmp_neutral_max_102),
        .O(\n_0_tempmon_state[5]_i_1 ));
LUT6 #(
    .INIT(64'hA8A8AAA8AAA8AAA8)) 
     \tempmon_state[6]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[1]),
        .I2(\n_0_tempmon_state[6]_i_2 ),
        .I3(tempmon_state[7]),
        .I4(temp_cmp_one_dec_max_102),
        .I5(update_temp_102),
        .O(\n_0_tempmon_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \tempmon_state[6]_i_2 
       (.I0(temp_cmp_one_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[5]),
        .O(\n_0_tempmon_state[6]_i_2 ));
LUT6 #(
    .INIT(64'h8A0A8000AAAA8000)) 
     \tempmon_state[7]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(temp_cmp_neutral_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[6]),
        .I4(tempmon_state[8]),
        .I5(temp_cmp_two_dec_max_102),
        .O(\n_0_tempmon_state[7]_i_1 ));
LUT6 #(
    .INIT(64'h80AA8000AAAA8000)) 
     \tempmon_state[8]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[7]),
        .I2(temp_cmp_one_dec_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[9]),
        .I5(temp_cmp_three_dec_max_102),
        .O(\n_0_tempmon_state[8]_i_1 ));
LUT5 #(
    .INIT(32'hA8888888)) 
     \tempmon_state[9]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_6 ),
        .I1(tempmon_state[10]),
        .I2(temp_cmp_two_dec_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[8]),
        .O(\n_0_tempmon_state[9]_i_1 ));
FDSE \tempmon_state_reg[0] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[0]_i_1 ),
        .Q(tempmon_state[0]),
        .S(I8[2]));
FDRE \tempmon_state_reg[10] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[10]_i_2 ),
        .Q(tempmon_state[10]),
        .R(I103[2]));
FDRE \tempmon_state_reg[1] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[1]_i_1 ),
        .Q(tempmon_state[1]),
        .R(I103[2]));
FDRE \tempmon_state_reg[2] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[2]_i_1 ),
        .Q(tempmon_state[2]),
        .R(I103[2]));
FDRE \tempmon_state_reg[3] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[3]_i_1 ),
        .Q(tempmon_state[3]),
        .R(I103[2]));
FDRE \tempmon_state_reg[4] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[4]_i_1 ),
        .Q(tempmon_state[4]),
        .R(I103[2]));
FDRE \tempmon_state_reg[5] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[5]_i_1 ),
        .Q(tempmon_state[5]),
        .R(I103[2]));
FDRE \tempmon_state_reg[6] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[6]_i_1 ),
        .Q(tempmon_state[6]),
        .R(I103[2]));
FDRE \tempmon_state_reg[7] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[7]_i_1 ),
        .Q(tempmon_state[7]),
        .R(I103[2]));
FDRE \tempmon_state_reg[8] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[8]_i_1 ),
        .Q(tempmon_state[8]),
        .R(I103[2]));
FDRE \tempmon_state_reg[9] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(\n_0_tempmon_state[9]_i_1 ),
        .Q(tempmon_state[9]),
        .R(I103[2]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[0]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[3]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[0]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[10]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[11]_i_1 
       (.I0(\n_4_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[11]),
        .O(\n_0_three_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[10]),
        .O(\n_0_three_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[9]),
        .O(\n_0_three_dec_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[11]_i_6 
       (.I0(device_temp_init[8]),
        .O(\n_0_three_dec_max_limit[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[1]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[3]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[2]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[3]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[2]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[3]_i_1 
       (.I0(\n_4_three_dec_max_limit_reg[3]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[3]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_three_dec_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[3]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_three_dec_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[3]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_three_dec_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[3]_i_6 
       (.I0(device_temp_init[0]),
        .O(\n_0_three_dec_max_limit[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[4]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[7]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[5]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[7]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[6]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[7]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[7]_i_1 
       (.I0(\n_4_three_dec_max_limit_reg[7]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[7]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_three_dec_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[7]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_three_dec_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[7]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_three_dec_max_limit[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[7]_i_6 
       (.I0(device_temp_init[4]),
        .O(\n_0_three_dec_max_limit[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[8]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[9]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[9]_i_1 ));
FDRE \three_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[0]_i_1 ),
        .Q(three_dec_max_limit[0]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[10]_i_1 ),
        .Q(three_dec_max_limit[10]),
        .R(I8[0]));
FDRE \three_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[11]_i_1 ),
        .Q(three_dec_max_limit[11]),
        .R(I8[0]));
CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\n_0_three_dec_max_limit_reg[7]_i_2 ),
        .CO({p_0_in,\n_1_three_dec_max_limit_reg[11]_i_2 ,\n_2_three_dec_max_limit_reg[11]_i_2 ,\n_3_three_dec_max_limit_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[9:8]}),
        .O({\n_4_three_dec_max_limit_reg[11]_i_2 ,\n_5_three_dec_max_limit_reg[11]_i_2 ,\n_6_three_dec_max_limit_reg[11]_i_2 ,\n_7_three_dec_max_limit_reg[11]_i_2 }),
        .S({\n_0_three_dec_max_limit[11]_i_3 ,\n_0_three_dec_max_limit[11]_i_4 ,\n_0_three_dec_max_limit[11]_i_5 ,\n_0_three_dec_max_limit[11]_i_6 }));
FDRE \three_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[1]_i_1 ),
        .Q(three_dec_max_limit[1]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[2]_i_1 ),
        .Q(three_dec_max_limit[2]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[3]_i_1 ),
        .Q(three_dec_max_limit[3]),
        .R(I103[2]));
CARRY4 \three_dec_max_limit_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_three_dec_max_limit_reg[3]_i_2 ,\n_1_three_dec_max_limit_reg[3]_i_2 ,\n_2_three_dec_max_limit_reg[3]_i_2 ,\n_3_three_dec_max_limit_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[0]}),
        .O({\n_4_three_dec_max_limit_reg[3]_i_2 ,\n_5_three_dec_max_limit_reg[3]_i_2 ,\n_6_three_dec_max_limit_reg[3]_i_2 ,\n_7_three_dec_max_limit_reg[3]_i_2 }),
        .S({\n_0_three_dec_max_limit[3]_i_3 ,\n_0_three_dec_max_limit[3]_i_4 ,\n_0_three_dec_max_limit[3]_i_5 ,\n_0_three_dec_max_limit[3]_i_6 }));
FDRE \three_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[4]_i_1 ),
        .Q(three_dec_max_limit[4]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[5]_i_1 ),
        .Q(three_dec_max_limit[5]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[6]_i_1 ),
        .Q(three_dec_max_limit[6]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[7]_i_1 ),
        .Q(three_dec_max_limit[7]),
        .R(I103[2]));
CARRY4 \three_dec_max_limit_reg[7]_i_2 
       (.CI(\n_0_three_dec_max_limit_reg[3]_i_2 ),
        .CO({\n_0_three_dec_max_limit_reg[7]_i_2 ,\n_1_three_dec_max_limit_reg[7]_i_2 ,\n_2_three_dec_max_limit_reg[7]_i_2 ,\n_3_three_dec_max_limit_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[6],1'b0,1'b0}),
        .O({\n_4_three_dec_max_limit_reg[7]_i_2 ,\n_5_three_dec_max_limit_reg[7]_i_2 ,\n_6_three_dec_max_limit_reg[7]_i_2 ,\n_7_three_dec_max_limit_reg[7]_i_2 }),
        .S({\n_0_three_dec_max_limit[7]_i_3 ,\n_0_three_dec_max_limit[7]_i_4 ,\n_0_three_dec_max_limit[7]_i_5 ,\n_0_three_dec_max_limit[7]_i_6 }));
FDRE \three_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[8]_i_1 ),
        .Q(three_dec_max_limit[8]),
        .R(I103[2]));
FDRE \three_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[9]_i_1 ),
        .Q(three_dec_max_limit[9]),
        .R(I8[0]));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\n_0_three_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\n_0_three_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\n_0_three_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\n_0_three_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\n_0_three_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_min_limit[5]_i_5 
       (.I0(two_dec_max_limit[2]),
        .O(\n_0_three_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\n_0_three_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\n_0_three_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\n_0_three_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\n_0_three_dec_min_limit[9]_i_5 ));
FDRE \three_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(I8[2]));
CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_three_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_three_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_three_dec_min_limit[11]_i_2 ,\n_0_three_dec_min_limit[11]_i_3 }));
FDRE \three_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(I8[2]));
CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_dec_min_limit_reg[5]_i_1 ,\n_1_three_dec_min_limit_reg[5]_i_1 ,\n_2_three_dec_min_limit_reg[5]_i_1 ,\n_3_three_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\n_0_three_dec_min_limit[5]_i_2 ,\n_0_three_dec_min_limit[5]_i_3 ,\n_0_three_dec_min_limit[5]_i_4 ,\n_0_three_dec_min_limit[5]_i_5 }));
FDRE \three_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(I8[2]));
FDRE \three_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(I8[2]));
CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_three_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_three_dec_min_limit_reg[9]_i_1 ,\n_1_three_dec_min_limit_reg[9]_i_1 ,\n_2_three_dec_min_limit_reg[9]_i_1 ,\n_3_three_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\n_0_three_dec_min_limit[9]_i_2 ,\n_0_three_dec_min_limit[9]_i_3 ,\n_0_three_dec_min_limit[9]_i_4 ,\n_0_three_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_three_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_three_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_three_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_three_inc_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_three_inc_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_three_inc_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_three_inc_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_three_inc_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_three_inc_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_three_inc_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_three_inc_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_three_inc_max_limit[7]_i_5 ));
FDRE \three_inc_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[0]),
        .Q(three_inc_max_limit[0]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(I103[1]));
CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_three_inc_max_limit_reg[7]_i_1 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_three_inc_max_limit_reg[11]_i_1 ,\n_2_three_inc_max_limit_reg[11]_i_1 ,\n_3_three_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[10],1'b0,device_temp_init[8]}),
        .O(three_inc_max_limit_nxt[11:8]),
        .S({\n_0_three_inc_max_limit[11]_i_2 ,\n_0_three_inc_max_limit[11]_i_3 ,\n_0_three_inc_max_limit[11]_i_4 ,\n_0_three_inc_max_limit[11]_i_5 }));
FDRE \three_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[1]),
        .Q(three_inc_max_limit[1]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(I103[1]));
CARRY4 \three_inc_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_inc_max_limit_reg[3]_i_1 ,\n_1_three_inc_max_limit_reg[3]_i_1 ,\n_2_three_inc_max_limit_reg[3]_i_1 ,\n_3_three_inc_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[3:2],1'b0,device_temp_init[0]}),
        .O(three_inc_max_limit_nxt[3:0]),
        .S({\n_0_three_inc_max_limit[3]_i_2 ,\n_0_three_inc_max_limit[3]_i_3 ,\n_0_three_inc_max_limit[3]_i_4 ,\n_0_three_inc_max_limit[3]_i_5 }));
FDRE \three_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(I103[1]));
CARRY4 \three_inc_max_limit_reg[7]_i_1 
       (.CI(\n_0_three_inc_max_limit_reg[3]_i_1 ),
        .CO({\n_0_three_inc_max_limit_reg[7]_i_1 ,\n_1_three_inc_max_limit_reg[7]_i_1 ,\n_2_three_inc_max_limit_reg[7]_i_1 ,\n_3_three_inc_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[7],1'b0,device_temp_init[5],1'b0}),
        .O(three_inc_max_limit_nxt[7:4]),
        .S({\n_0_three_inc_max_limit[7]_i_2 ,\n_0_three_inc_max_limit[7]_i_3 ,\n_0_three_inc_max_limit[7]_i_4 ,\n_0_three_inc_max_limit[7]_i_5 }));
FDRE \three_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(I103[1]));
FDRE \three_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(I103[1]));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\n_0_three_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\n_0_three_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\n_0_three_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\n_0_three_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\n_0_three_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_min_limit[5]_i_5 
       (.I0(four_inc_max_limit[2]),
        .O(\n_0_three_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\n_0_three_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\n_0_three_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\n_0_three_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\n_0_three_inc_min_limit[9]_i_5 ));
FDRE \three_inc_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit[0]),
        .Q(three_inc_min_limit[0]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(I103[1]));
CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_three_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_three_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_three_inc_min_limit[11]_i_2 ,\n_0_three_inc_min_limit[11]_i_3 }));
FDRE \three_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(I103[1]));
CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_inc_min_limit_reg[5]_i_1 ,\n_1_three_inc_min_limit_reg[5]_i_1 ,\n_2_three_inc_min_limit_reg[5]_i_1 ,\n_3_three_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\n_0_three_inc_min_limit[5]_i_2 ,\n_0_three_inc_min_limit[5]_i_3 ,\n_0_three_inc_min_limit[5]_i_4 ,\n_0_three_inc_min_limit[5]_i_5 }));
FDRE \three_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(I103[1]));
FDRE \three_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(I103[1]));
CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_three_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_three_inc_min_limit_reg[9]_i_1 ,\n_1_three_inc_min_limit_reg[9]_i_1 ,\n_2_three_inc_min_limit_reg[9]_i_1 ,\n_3_three_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\n_0_three_inc_min_limit[9]_i_2 ,\n_0_three_inc_min_limit[9]_i_3 ,\n_0_three_inc_min_limit[9]_i_4 ,\n_0_three_inc_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_two_dec_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_two_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_two_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_two_dec_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_two_dec_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_two_dec_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_two_dec_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_two_dec_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_two_dec_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_two_dec_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_two_dec_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_two_dec_max_limit[7]_i_5 ));
FDRE \two_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[0]),
        .Q(two_dec_max_limit[0]),
        .R(I8[0]));
FDRE \two_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(I8[1]));
FDRE \two_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(I8[2]));
CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\n_0_two_dec_max_limit_reg[7]_i_1 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_two_dec_max_limit_reg[11]_i_1 ,\n_2_two_dec_max_limit_reg[11]_i_1 ,\n_3_two_dec_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[9],1'b0}),
        .O(two_dec_max_limit_nxt[11:8]),
        .S({\n_0_two_dec_max_limit[11]_i_2 ,\n_0_two_dec_max_limit[11]_i_3 ,\n_0_two_dec_max_limit[11]_i_4 ,\n_0_two_dec_max_limit[11]_i_5 }));
FDRE \two_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(I8[0]));
FDRE \two_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(I8[0]));
FDRE \two_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(I8[0]));
CARRY4 \two_dec_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_dec_max_limit_reg[3]_i_1 ,\n_1_two_dec_max_limit_reg[3]_i_1 ,\n_2_two_dec_max_limit_reg[3]_i_1 ,\n_3_two_dec_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[1:0]}),
        .O(two_dec_max_limit_nxt[3:0]),
        .S({\n_0_two_dec_max_limit[3]_i_2 ,\n_0_two_dec_max_limit[3]_i_3 ,\n_0_two_dec_max_limit[3]_i_4 ,\n_0_two_dec_max_limit[3]_i_5 }));
FDRE \two_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(I8[0]));
FDRE \two_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(I8[0]));
FDRE \two_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(I8[1]));
FDRE \two_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(I8[1]));
CARRY4 \two_dec_max_limit_reg[7]_i_1 
       (.CI(\n_0_two_dec_max_limit_reg[3]_i_1 ),
        .CO({\n_0_two_dec_max_limit_reg[7]_i_1 ,\n_1_two_dec_max_limit_reg[7]_i_1 ,\n_2_two_dec_max_limit_reg[7]_i_1 ,\n_3_two_dec_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[6],1'b0,device_temp_init[4]}),
        .O(two_dec_max_limit_nxt[7:4]),
        .S({\n_0_two_dec_max_limit[7]_i_2 ,\n_0_two_dec_max_limit[7]_i_3 ,\n_0_two_dec_max_limit[7]_i_4 ,\n_0_two_dec_max_limit[7]_i_5 }));
FDRE \two_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(I8[1]));
FDRE \two_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(I8[1]));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\n_0_two_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\n_0_two_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\n_0_two_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\n_0_two_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\n_0_two_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_min_limit[5]_i_5 
       (.I0(one_dec_max_limit[2]),
        .O(\n_0_two_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\n_0_two_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\n_0_two_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\n_0_two_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\n_0_two_dec_min_limit[9]_i_5 ));
FDRE \two_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[0]),
        .Q(two_dec_min_limit[0]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(I8[1]));
CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_two_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_two_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_two_dec_min_limit[11]_i_2 ,\n_0_two_dec_min_limit[11]_i_3 }));
FDRE \two_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_dec_min_limit[1]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(I8[1]));
CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_dec_min_limit_reg[5]_i_1 ,\n_1_two_dec_min_limit_reg[5]_i_1 ,\n_2_two_dec_min_limit_reg[5]_i_1 ,\n_3_two_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\n_0_two_dec_min_limit[5]_i_2 ,\n_0_two_dec_min_limit[5]_i_3 ,\n_0_two_dec_min_limit[5]_i_4 ,\n_0_two_dec_min_limit[5]_i_5 }));
FDRE \two_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(I8[1]));
FDRE \two_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(I8[1]));
CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_two_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_two_dec_min_limit_reg[9]_i_1 ,\n_1_two_dec_min_limit_reg[9]_i_1 ,\n_2_two_dec_min_limit_reg[9]_i_1 ,\n_3_two_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\n_0_two_dec_min_limit[9]_i_2 ,\n_0_two_dec_min_limit[9]_i_3 ,\n_0_two_dec_min_limit[9]_i_4 ,\n_0_two_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_two_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_two_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_two_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[11]_i_5 
       (.I0(device_temp_init[8]),
        .O(\n_0_two_inc_max_limit[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[3]_i_2 
       (.I0(device_temp_init[3]),
        .O(\n_0_two_inc_max_limit[3]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[3]_i_3 
       (.I0(device_temp_init[2]),
        .O(\n_0_two_inc_max_limit[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[3]_i_4 
       (.I0(device_temp_init[1]),
        .O(\n_0_two_inc_max_limit[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[3]_i_5 
       (.I0(device_temp_init[0]),
        .O(\n_0_two_inc_max_limit[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[7]_i_2 
       (.I0(device_temp_init[7]),
        .O(\n_0_two_inc_max_limit[7]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[7]_i_3 
       (.I0(device_temp_init[6]),
        .O(\n_0_two_inc_max_limit[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[7]_i_4 
       (.I0(device_temp_init[5]),
        .O(\n_0_two_inc_max_limit[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[7]_i_5 
       (.I0(device_temp_init[4]),
        .O(\n_0_two_inc_max_limit[7]_i_5 ));
FDRE \two_inc_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[0]),
        .Q(two_inc_max_limit[0]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(I8[0]));
CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_two_inc_max_limit_reg[7]_i_1 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_two_inc_max_limit_reg[11]_i_1 ,\n_2_two_inc_max_limit_reg[11]_i_1 ,\n_3_two_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[10:9],1'b0}),
        .O(two_inc_max_limit_nxt[11:8]),
        .S({\n_0_two_inc_max_limit[11]_i_2 ,\n_0_two_inc_max_limit[11]_i_3 ,\n_0_two_inc_max_limit[11]_i_4 ,\n_0_two_inc_max_limit[11]_i_5 }));
FDRE \two_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[1]),
        .Q(two_inc_max_limit[1]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(I8[0]));
CARRY4 \two_inc_max_limit_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_inc_max_limit_reg[3]_i_1 ,\n_1_two_inc_max_limit_reg[3]_i_1 ,\n_2_two_inc_max_limit_reg[3]_i_1 ,\n_3_two_inc_max_limit_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[3],1'b0,device_temp_init[1:0]}),
        .O(two_inc_max_limit_nxt[3:0]),
        .S({\n_0_two_inc_max_limit[3]_i_2 ,\n_0_two_inc_max_limit[3]_i_3 ,\n_0_two_inc_max_limit[3]_i_4 ,\n_0_two_inc_max_limit[3]_i_5 }));
FDRE \two_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(I8[0]));
CARRY4 \two_inc_max_limit_reg[7]_i_1 
       (.CI(\n_0_two_inc_max_limit_reg[3]_i_1 ),
        .CO({\n_0_two_inc_max_limit_reg[7]_i_1 ,\n_1_two_inc_max_limit_reg[7]_i_1 ,\n_2_two_inc_max_limit_reg[7]_i_1 ,\n_3_two_inc_max_limit_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[7],1'b0,1'b0,device_temp_init[4]}),
        .O(two_inc_max_limit_nxt[7:4]),
        .S({\n_0_two_inc_max_limit[7]_i_2 ,\n_0_two_inc_max_limit[7]_i_3 ,\n_0_two_inc_max_limit[7]_i_4 ,\n_0_two_inc_max_limit[7]_i_5 }));
FDRE \two_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(I8[0]));
FDRE \two_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(I8[0]));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\n_0_two_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\n_0_two_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\n_0_two_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\n_0_two_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\n_0_two_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_min_limit[5]_i_5 
       (.I0(three_inc_max_limit[2]),
        .O(\n_0_two_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\n_0_two_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\n_0_two_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\n_0_two_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\n_0_two_inc_min_limit[9]_i_5 ));
FDRE \two_inc_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit[0]),
        .Q(two_inc_min_limit[0]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(I8[0]));
CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_two_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_two_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_two_inc_min_limit[11]_i_2 ,\n_0_two_inc_min_limit[11]_i_3 }));
FDRE \two_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(I8[0]));
CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_inc_min_limit_reg[5]_i_1 ,\n_1_two_inc_min_limit_reg[5]_i_1 ,\n_2_two_inc_min_limit_reg[5]_i_1 ,\n_3_two_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\n_0_two_inc_min_limit[5]_i_2 ,\n_0_two_inc_min_limit[5]_i_3 ,\n_0_two_inc_min_limit[5]_i_4 ,\n_0_two_inc_min_limit[5]_i_5 }));
FDRE \two_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(I8[0]));
FDRE \two_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(I8[0]));
CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_two_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_two_inc_min_limit_reg[9]_i_1 ,\n_1_two_inc_min_limit_reg[9]_i_1 ,\n_2_two_inc_min_limit_reg[9]_i_1 ,\n_3_two_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\n_0_two_inc_min_limit[9]_i_2 ,\n_0_two_inc_min_limit[9]_i_3 ,\n_0_two_inc_min_limit[9]_i_4 ,\n_0_two_inc_min_limit[9]_i_5 }));
LUT3 #(
    .INIT(8'h40)) 
     update_temp_102_i_1
       (.I0(tempmon_sample_en_102),
        .I1(tempmon_init_complete),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101));
FDRE update_temp_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(update_temp_101),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_top" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_top
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O1,
    O3,
    O2,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    init_complete_r_timing,
    O4,
    O5,
    O6,
    init_calib_complete,
    O7,
    O8,
    samp_edge_cnt0_en_r,
    O9,
    if_empty_v,
    O10,
    O15,
    O11,
    O16,
    O17,
    O12,
    app_zq_ns,
    O13,
    ADDRC,
    O14,
    O27,
    DIB,
    DIC,
    DIA,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    D,
    O18,
    O58,
    O19,
    O20,
    O21,
    O63,
    O22,
    O65,
    O23,
    O24,
    O25,
    O69,
    p_0_in1_in,
    O70,
    phy_dout,
    wr_en,
    phy_mc_data_full,
    wr_en_2,
    phy_mc_cmd_full,
    wr_en_3,
    O26,
    O57,
    O59,
    O60,
    O61,
    O62,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    I3,
    I4,
    pll_locked,
    I5,
    I6,
    SR,
    I7,
    I8,
    SS,
    I9,
    I10,
    I11,
    tempmon_sample_en,
    I12,
    ram_init_done_r,
    Q,
    I17,
    I18,
    refresh_bank_r,
    app_zq_req,
    tail_r,
    I16,
    I28,
    mem_out,
    DOB,
    bypass,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    mc_wrdata_en,
    I63,
    I1,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I2,
    I13,
    mc_cas_n,
    mc_cmd,
    I14,
    I15,
    I19,
    I20,
    I21,
    I22,
    I23,
    mc_ras_n,
    mc_odt,
    I24,
    I70,
    I71,
    I72,
    I25,
    mc_cs_n);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output O1;
  output [1:0]O3;
  output O2;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output init_complete_r_timing;
  output O4;
  output O5;
  output O6;
  output init_calib_complete;
  output O7;
  output O8;
  output samp_edge_cnt0_en_r;
  output O9;
  output if_empty_v;
  output O10;
  output O15;
  output O11;
  output [35:0]O16;
  output [35:0]O17;
  output O12;
  output app_zq_ns;
  output O13;
  output [0:0]ADDRC;
  output O14;
  output O27;
  output [1:0]DIB;
  output [1:0]DIC;
  output [1:0]DIA;
  output [1:0]O28;
  output [1:0]O29;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [63:0]D;
  output [65:0]O18;
  output [59:0]O58;
  output O19;
  output O20;
  output [3:0]O21;
  output [3:0]O63;
  output [3:0]O22;
  output [3:0]O65;
  output O23;
  output O24;
  output [3:0]O25;
  output [3:0]O69;
  output p_0_in1_in;
  output O70;
  output [22:0]phy_dout;
  output wr_en;
  output phy_mc_data_full;
  output wr_en_2;
  output phy_mc_cmd_full;
  output wr_en_3;
  output O26;
  output O57;
  output O59;
  output O60;
  output O61;
  output O62;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input I3;
  input I4;
  input pll_locked;
  input [0:0]I5;
  input I6;
  input [0:0]SR;
  input I7;
  input [2:0]I8;
  input [0:0]SS;
  input I9;
  input I10;
  input [0:0]I11;
  input tempmon_sample_en;
  input I12;
  input ram_init_done_r;
  input [0:0]Q;
  input I17;
  input [71:0]I18;
  input refresh_bank_r;
  input app_zq_req;
  input [0:0]tail_r;
  input I16;
  input I28;
  input [31:0]mem_out;
  input [1:0]DOB;
  input bypass;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [31:0]I43;
  input [1:0]I44;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input mc_wrdata_en;
  input I63;
  input I1;
  input [0:0]I64;
  input [0:0]I65;
  input I66;
  input [0:0]I67;
  input [2:0]I68;
  input [11:0]I69;
  input [5:0]I2;
  input [1:0]I13;
  input [1:0]mc_cas_n;
  input [1:0]mc_cmd;
  input I14;
  input I15;
  input I19;
  input I20;
  input I21;
  input I22;
  input [23:0]I23;
  input [1:0]mc_ras_n;
  input [0:0]mc_odt;
  input [1:0]I24;
  input [77:0]I70;
  input [79:0]I71;
  input [77:0]I72;
  input [2:0]I25;
  input [0:0]mc_cs_n;

  wire [0:0]ADDRC;
  wire CLK;
  wire [63:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire [1:0]I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [71:0]I18;
  wire I19;
  wire [5:0]I2;
  wire I20;
  wire I21;
  wire I22;
  wire [23:0]I23;
  wire [1:0]I24;
  wire [2:0]I25;
  wire I28;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire [0:0]I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire I63;
  wire [0:0]I64;
  wire [0:0]I65;
  wire I66;
  wire [0:0]I67;
  wire [2:0]I68;
  wire [11:0]I69;
  wire I7;
  wire [77:0]I70;
  wire [79:0]I71;
  wire [77:0]I72;
  wire [2:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire [35:0]O16;
  wire [35:0]O17;
  wire [65:0]O18;
  wire O19;
  wire O2;
  wire O20;
  wire [3:0]O21;
  wire [3:0]O22;
  wire O23;
  wire O24;
  wire [3:0]O25;
  wire O26;
  wire O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire [1:0]O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire O57;
  wire [59:0]O58;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire [3:0]O63;
  wire [3:0]O65;
  wire [3:0]O69;
  wire O7;
  wire O70;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_zq_ns;
  wire app_zq_req;
  wire bypass;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [1:1]calib_sel;
  wire calib_sel0;
  wire calib_wrdata_en;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire dqs_po_dec_done;
  wire fine_adjust_done;
  wire freq_refclk;
  wire \genblk24.phy_ctl_pre_fifo_1/wr_en ;
  wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire idelay_inc;
  wire if_empty_v;
  wire init_calib_complete;
  wire init_complete_r_timing;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire [24:4]mux_address;
  wire [0:0]mux_cas_n;
  wire [1:0]mux_cke;
  wire mux_cmd_wren;
  wire [0:0]mux_cs_n;
  wire [0:0]mux_odt;
  wire [0:0]mux_we_n;
  wire mux_wrdata_en;
  wire \n_0_calib_sel[1]_i_1 ;
  wire \n_0_calib_zero_ctrl[0]_i_1 ;
  wire \n_0_gen_byte_sel_div2.calib_in_common_i_1 ;
  wire n_104_u_ddr_mc_phy_wrapper;
  wire n_105_u_ddr_mc_phy_wrapper;
  wire n_110_u_ddr_mc_phy_wrapper;
  wire n_111_u_ddr_mc_phy_wrapper;
  wire n_116_u_ddr_mc_phy_wrapper;
  wire n_117_u_ddr_mc_phy_wrapper;
  wire n_121_u_ddr_calib_top;
  wire n_122_u_ddr_mc_phy_wrapper;
  wire n_123_u_ddr_calib_top;
  wire n_123_u_ddr_mc_phy_wrapper;
  wire n_125_u_ddr_calib_top;
  wire n_128_u_ddr_mc_phy_wrapper;
  wire n_129_u_ddr_mc_phy_wrapper;
  wire n_134_u_ddr_mc_phy_wrapper;
  wire n_135_u_ddr_mc_phy_wrapper;
  wire n_140_u_ddr_mc_phy_wrapper;
  wire n_141_u_ddr_mc_phy_wrapper;
  wire n_146_u_ddr_mc_phy_wrapper;
  wire n_147_u_ddr_mc_phy_wrapper;
  wire n_152_u_ddr_mc_phy_wrapper;
  wire n_153_u_ddr_mc_phy_wrapper;
  wire n_158_u_ddr_mc_phy_wrapper;
  wire n_159_u_ddr_mc_phy_wrapper;
  wire n_15_u_ddr_calib_top;
  wire n_164_u_ddr_mc_phy_wrapper;
  wire n_165_u_ddr_mc_phy_wrapper;
  wire n_16_u_ddr_calib_top;
  wire n_170_u_ddr_mc_phy_wrapper;
  wire n_171_u_ddr_mc_phy_wrapper;
  wire n_176_u_ddr_mc_phy_wrapper;
  wire n_177_u_ddr_mc_phy_wrapper;
  wire n_17_u_ddr_calib_top;
  wire n_228_u_ddr_calib_top;
  wire n_229_u_ddr_calib_top;
  wire n_22_u_ddr_calib_top;
  wire n_230_u_ddr_calib_top;
  wire n_231_u_ddr_calib_top;
  wire n_265_u_ddr_calib_top;
  wire n_266_u_ddr_calib_top;
  wire n_267_u_ddr_calib_top;
  wire n_268_u_ddr_calib_top;
  wire n_26_u_ddr_calib_top;
  wire n_300_u_ddr_calib_top;
  wire n_301_u_ddr_calib_top;
  wire n_302_u_ddr_calib_top;
  wire n_303_u_ddr_calib_top;
  wire n_304_u_ddr_calib_top;
  wire n_305_u_ddr_calib_top;
  wire n_306_u_ddr_calib_top;
  wire n_307_u_ddr_calib_top;
  wire n_308_u_ddr_calib_top;
  wire n_309_u_ddr_calib_top;
  wire n_30_u_ddr_calib_top;
  wire n_310_u_ddr_calib_top;
  wire n_312_u_ddr_calib_top;
  wire n_313_u_ddr_calib_top;
  wire n_314_u_ddr_calib_top;
  wire n_33_u_ddr_calib_top;
  wire n_35_u_ddr_calib_top;
  wire n_36_u_ddr_calib_top;
  wire n_374_u_ddr_mc_phy_wrapper;
  wire n_37_u_ddr_calib_top;
  wire n_380_u_ddr_mc_phy_wrapper;
  wire n_38_u_ddr_calib_top;
  wire n_39_u_ddr_calib_top;
  wire n_3_u_ddr_calib_top;
  wire n_409_u_ddr_mc_phy_wrapper;
  wire n_40_u_ddr_calib_top;
  wire n_410_u_ddr_mc_phy_wrapper;
  wire n_411_u_ddr_mc_phy_wrapper;
  wire n_412_u_ddr_mc_phy_wrapper;
  wire n_416_u_ddr_mc_phy_wrapper;
  wire n_417_u_ddr_mc_phy_wrapper;
  wire n_418_u_ddr_mc_phy_wrapper;
  wire n_419_u_ddr_mc_phy_wrapper;
  wire n_41_u_ddr_calib_top;
  wire n_420_u_ddr_mc_phy_wrapper;
  wire n_421_u_ddr_mc_phy_wrapper;
  wire n_422_u_ddr_mc_phy_wrapper;
  wire n_423_u_ddr_mc_phy_wrapper;
  wire n_424_u_ddr_mc_phy_wrapper;
  wire n_425_u_ddr_mc_phy_wrapper;
  wire n_426_u_ddr_mc_phy_wrapper;
  wire n_427_u_ddr_mc_phy_wrapper;
  wire n_428_u_ddr_mc_phy_wrapper;
  wire n_429_u_ddr_mc_phy_wrapper;
  wire n_42_u_ddr_calib_top;
  wire n_430_u_ddr_mc_phy_wrapper;
  wire n_431_u_ddr_mc_phy_wrapper;
  wire n_432_u_ddr_mc_phy_wrapper;
  wire n_433_u_ddr_mc_phy_wrapper;
  wire n_434_u_ddr_mc_phy_wrapper;
  wire n_435_u_ddr_mc_phy_wrapper;
  wire n_436_u_ddr_mc_phy_wrapper;
  wire n_437_u_ddr_mc_phy_wrapper;
  wire n_438_u_ddr_mc_phy_wrapper;
  wire n_439_u_ddr_mc_phy_wrapper;
  wire n_43_u_ddr_calib_top;
  wire n_43_u_ddr_mc_phy_wrapper;
  wire n_440_u_ddr_mc_phy_wrapper;
  wire n_441_u_ddr_mc_phy_wrapper;
  wire n_442_u_ddr_mc_phy_wrapper;
  wire n_443_u_ddr_mc_phy_wrapper;
  wire n_444_u_ddr_mc_phy_wrapper;
  wire n_445_u_ddr_mc_phy_wrapper;
  wire n_446_u_ddr_mc_phy_wrapper;
  wire n_447_u_ddr_mc_phy_wrapper;
  wire n_46_u_ddr_mc_phy_wrapper;
  wire n_47_u_ddr_mc_phy_wrapper;
  wire n_48_u_ddr_mc_phy_wrapper;
  wire n_5_u_ddr_mc_phy_wrapper;
  wire n_6_u_ddr_mc_phy_wrapper;
  wire n_81_u_ddr_mc_phy_wrapper;
  wire n_86_u_ddr_mc_phy_wrapper;
  wire n_87_u_ddr_mc_phy_wrapper;
  wire n_92_u_ddr_mc_phy_wrapper;
  wire n_93_u_ddr_mc_phy_wrapper;
  wire n_98_u_ddr_mc_phy_wrapper;
  wire n_99_u_ddr_mc_phy_wrapper;
  wire [1:0]out;
  wire p_0_in1_in;
  wire [22:0]phy_dout;
  wire phy_if_reset0;
  wire phy_if_reset_w;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_fine_dly_dec_done;
  wire pll_locked;
  wire po_ck_addr_cmd_delay_done;
  wire [0:0]po_stg2_wrcal_cnt;
  wire ram_init_done_r;
  wire rd_data_offset_cal_done;
  wire ref_dll_lock;
  wire refresh_bank_r;
  wire reset_if;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre ;
  wire [73:16]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [1:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_1 ;
  wire \u_ddr_phy_init/prbs_rdlvl_done_pulse0 ;
  wire \u_ddr_phy_init/rdlvl_stg1_done_r1 ;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wrlvl_final_if_rst;

LUT6 #(
    .INIT(64'h0404040404040004)) 
     \calib_sel[1]_i_1 
       (.I0(n_313_u_ddr_calib_top),
        .I1(n_314_u_ddr_calib_top),
        .I2(I10),
        .I3(calib_complete),
        .I4(tempmon_pi_f_dec),
        .I5(tempmon_pi_f_inc),
        .O(\n_0_calib_sel[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
     \calib_zero_ctrl[0]_i_1 
       (.I0(dqs_po_dec_done),
        .I1(pi_fine_dly_dec_done),
        .I2(fine_adjust_done),
        .I3(rd_data_offset_cal_done),
        .I4(po_ck_addr_cmd_delay_done),
        .I5(calib_sel0),
        .O(\n_0_calib_zero_ctrl[0]_i_1 ));
LUT6 #(
    .INIT(64'h5550505054505050)) 
     \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(I10),
        .I1(tempmon_sel_pi_incdec),
        .I2(n_312_u_ddr_calib_top),
        .I3(n_121_u_ddr_calib_top),
        .I4(n_3_u_ddr_calib_top),
        .I5(calib_in_common),
        .O(\n_0_gen_byte_sel_div2.calib_in_common_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     phy_if_reset_i_1
       (.I0(reset_if),
        .I1(phy_if_reset_w),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0));
LUT2 #(
    .INIT(4'h2)) 
     prbs_rdlvl_done_pulse_i_1
       (.I0(n_3_u_ddr_calib_top),
        .I1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .O(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ));
LUT2 #(
    .INIT(4'hE)) 
     tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
mig_7series_0_mig_7series_v2_3_ddr_calib_top u_ddr_calib_top
       (.ADDRC(ADDRC),
        .A_idelay_ce17_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ),
        .A_of_data_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full ),
        .A_pi_counter_load_en146_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ),
        .A_pi_fine_enable142_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ),
        .A_pi_fine_inc144_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ),
        .A_pi_rst_dqs_find140_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ),
        .A_po_coarse_enable128_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ),
        .A_po_fine_enable126_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ),
        .A_po_fine_inc130_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ),
        .B_of_ctl_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full ),
        .CLK(CLK),
        .COUNTERLOADVAL({n_38_u_ddr_calib_top,n_39_u_ddr_calib_top,n_40_u_ddr_calib_top,n_41_u_ddr_calib_top,n_42_u_ddr_calib_top,n_43_u_ddr_calib_top}),
        .C_idelay_ce7_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ),
        .C_of_data_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full ),
        .C_pi_counter_load_en81_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ),
        .C_pi_fine_enable77_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ),
        .C_pi_fine_inc79_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ),
        .C_pi_rst_dqs_find75_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ),
        .C_po_coarse_enable63_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ),
        .C_po_fine_enable61_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ),
        .C_po_fine_inc65_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ),
        .D0({n_228_u_ddr_calib_top,n_229_u_ddr_calib_top,n_230_u_ddr_calib_top,n_231_u_ddr_calib_top}),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .D_po_coarse_enable90_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ),
        .D_po_fine_enable87_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ),
        .D_po_fine_inc93_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ),
        .E(n_33_u_ddr_calib_top),
        .I1(n_374_u_ddr_mc_phy_wrapper),
        .I10(n_86_u_ddr_mc_phy_wrapper),
        .I100(I65),
        .I101(I66),
        .I102(I67),
        .I103(I68),
        .I104(I69),
        .I105(I14),
        .I106(I15),
        .I107(I19),
        .I108(I20),
        .I109(I21),
        .I11(n_87_u_ddr_mc_phy_wrapper),
        .I110(I22),
        .I12(n_92_u_ddr_mc_phy_wrapper),
        .I13(n_93_u_ddr_mc_phy_wrapper),
        .I14(n_98_u_ddr_mc_phy_wrapper),
        .I15(n_99_u_ddr_mc_phy_wrapper),
        .I16(n_104_u_ddr_mc_phy_wrapper),
        .I17(n_129_u_ddr_mc_phy_wrapper),
        .I18(n_134_u_ddr_mc_phy_wrapper),
        .I19(n_135_u_ddr_mc_phy_wrapper),
        .I2(\n_0_calib_sel[1]_i_1 ),
        .I20(n_140_u_ddr_mc_phy_wrapper),
        .I21(n_141_u_ddr_mc_phy_wrapper),
        .I22(n_146_u_ddr_mc_phy_wrapper),
        .I23(n_147_u_ddr_mc_phy_wrapper),
        .I24(n_152_u_ddr_mc_phy_wrapper),
        .I25(n_153_u_ddr_mc_phy_wrapper),
        .I26(n_158_u_ddr_mc_phy_wrapper),
        .I27(n_159_u_ddr_mc_phy_wrapper),
        .I28(n_164_u_ddr_mc_phy_wrapper),
        .I29(n_165_u_ddr_mc_phy_wrapper),
        .I3(\n_0_gen_byte_sel_div2.calib_in_common_i_1 ),
        .I30(n_170_u_ddr_mc_phy_wrapper),
        .I31(n_171_u_ddr_mc_phy_wrapper),
        .I32(n_176_u_ddr_mc_phy_wrapper),
        .I33(n_105_u_ddr_mc_phy_wrapper),
        .I34(n_110_u_ddr_mc_phy_wrapper),
        .I35(n_111_u_ddr_mc_phy_wrapper),
        .I36(n_116_u_ddr_mc_phy_wrapper),
        .I37(n_117_u_ddr_mc_phy_wrapper),
        .I38(n_122_u_ddr_mc_phy_wrapper),
        .I39(n_123_u_ddr_mc_phy_wrapper),
        .I4(\n_0_calib_zero_ctrl[0]_i_1 ),
        .I40(n_128_u_ddr_mc_phy_wrapper),
        .I41(n_177_u_ddr_mc_phy_wrapper),
        .I42(I10),
        .I43(I11),
        .I44(n_441_u_ddr_mc_phy_wrapper),
        .I45(n_425_u_ddr_mc_phy_wrapper),
        .I46(n_429_u_ddr_mc_phy_wrapper),
        .I47(n_421_u_ddr_mc_phy_wrapper),
        .I48(n_433_u_ddr_mc_phy_wrapper),
        .I49(n_445_u_ddr_mc_phy_wrapper),
        .I5(I5),
        .I50(n_417_u_ddr_mc_phy_wrapper),
        .I51(n_437_u_ddr_mc_phy_wrapper),
        .I52(n_440_u_ddr_mc_phy_wrapper),
        .I53(n_424_u_ddr_mc_phy_wrapper),
        .I54(n_428_u_ddr_mc_phy_wrapper),
        .I55(n_420_u_ddr_mc_phy_wrapper),
        .I56(n_432_u_ddr_mc_phy_wrapper),
        .I57(n_444_u_ddr_mc_phy_wrapper),
        .I58(n_416_u_ddr_mc_phy_wrapper),
        .I59(n_436_u_ddr_mc_phy_wrapper),
        .I6(n_81_u_ddr_mc_phy_wrapper),
        .I60(n_443_u_ddr_mc_phy_wrapper),
        .I61(n_427_u_ddr_mc_phy_wrapper),
        .I62(n_431_u_ddr_mc_phy_wrapper),
        .I63(n_423_u_ddr_mc_phy_wrapper),
        .I64(n_435_u_ddr_mc_phy_wrapper),
        .I65(n_447_u_ddr_mc_phy_wrapper),
        .I66(n_419_u_ddr_mc_phy_wrapper),
        .I67(n_439_u_ddr_mc_phy_wrapper),
        .I68(n_442_u_ddr_mc_phy_wrapper),
        .I69(n_426_u_ddr_mc_phy_wrapper),
        .I7(I7),
        .I70(n_430_u_ddr_mc_phy_wrapper),
        .I71(n_422_u_ddr_mc_phy_wrapper),
        .I72(n_434_u_ddr_mc_phy_wrapper),
        .I73(n_446_u_ddr_mc_phy_wrapper),
        .I74(n_418_u_ddr_mc_phy_wrapper),
        .I75(n_438_u_ddr_mc_phy_wrapper),
        .I76(I63),
        .I77(I12),
        .I78(I17),
        .I79(n_412_u_ddr_mc_phy_wrapper),
        .I8(I8),
        .I80(n_411_u_ddr_mc_phy_wrapper),
        .I81(n_410_u_ddr_mc_phy_wrapper),
        .I82(n_409_u_ddr_mc_phy_wrapper),
        .I83(I18),
        .I84(I16),
        .I85(I28),
        .I86(n_46_u_ddr_mc_phy_wrapper),
        .I87({I70[75:72],I70[67:64],I70[59:56],I70[51:48],I70[43:40],I70[35:32],I70[27:24],I70[19:16],I70[11:8]}),
        .I88(n_48_u_ddr_mc_phy_wrapper),
        .I89(I23),
        .I9(I9),
        .I90({I71[75:72],I71[67:64],I71[59:40],I71[35:32],I71[27:24],I71[19:16],I71[11:8],I71[3:0]}),
        .I91(I2),
        .I92(n_47_u_ddr_mc_phy_wrapper),
        .I93({I72[75:72],I72[67:64],I72[59:56],I72[51:48],I72[43:40],I72[35:32],I72[19:16],I72[11:8],I72[3:0]}),
        .I94(n_380_u_ddr_mc_phy_wrapper),
        .I95(n_43_u_ddr_mc_phy_wrapper),
        .I96(I24[0]),
        .I97(I13),
        .I98(I1),
        .I99(I64),
        .O1(O4),
        .O10(n_22_u_ddr_calib_top),
        .O11(O9),
        .O12(O10),
        .O13(n_30_u_ddr_calib_top),
        .O14(n_35_u_ddr_calib_top),
        .O15(n_36_u_ddr_calib_top),
        .O16(n_37_u_ddr_calib_top),
        .O17(O16),
        .O18(O17),
        .O19(O12),
        .O2(O5),
        .O20(n_121_u_ddr_calib_top),
        .O21(po_stg2_wrcal_cnt),
        .O22(n_123_u_ddr_calib_top),
        .O23(n_125_u_ddr_calib_top),
        .O24(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .O25(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .O26(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .O27(O27),
        .O28(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .O29(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .O3(n_3_u_ddr_calib_top),
        .O30(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .O31(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .O32(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .O33(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .O34(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .O35(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .O36(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .O37(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .O38(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .O39(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .O4(O6),
        .O40(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .O41(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .O42({n_265_u_ddr_calib_top,n_266_u_ddr_calib_top,n_267_u_ddr_calib_top,n_268_u_ddr_calib_top}),
        .O43(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .O44(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .O45(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .O46(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .O47(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .O48(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .O49(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .O5(O7),
        .O50(n_312_u_ddr_calib_top),
        .O51(n_313_u_ddr_calib_top),
        .O52(n_314_u_ddr_calib_top),
        .O53(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .O54({mux_cas_n,mux_cke,mux_cs_n,mux_we_n,mux_address[17],mux_address[4],mux_address[20],mux_address[7],mux_odt,mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .O55(O26),
        .O57(O57),
        .O59(O59),
        .O6(n_15_u_ddr_calib_top),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O7(n_16_u_ddr_calib_top),
        .O8(n_17_u_ddr_calib_top),
        .O9(O8),
        .PHYCTLWD({n_300_u_ddr_calib_top,n_301_u_ddr_calib_top,n_302_u_ddr_calib_top,n_303_u_ddr_calib_top,n_304_u_ddr_calib_top,n_305_u_ddr_calib_top,n_306_u_ddr_calib_top,n_307_u_ddr_calib_top,n_308_u_ddr_calib_top,n_309_u_ddr_calib_top,n_310_u_ddr_calib_top}),
        .Q(\u_ddr_mc_phy/pi_counter_read_val_w[0]_1 ),
        .SS(SS),
        .app_zq_ns(app_zq_ns),
        .app_zq_req(app_zq_req),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_complete(calib_complete),
        .calib_in_common(calib_in_common),
        .calib_sel(calib_sel),
        .calib_sel0(calib_sel0),
        .calib_wrdata_en(calib_wrdata_en),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adjust_done(fine_adjust_done),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idelay_ld_rst_4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .if_empty_v(if_empty_v),
        .ififo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ),
        .ififo_rst0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ),
        .init_calib_complete(init_calib_complete),
        .init_complete_r_timing(init_complete_r_timing),
        .mc_cas_n(mc_cas_n[0]),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre ),
        .of_wren_pre_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre ),
        .of_wren_pre_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre ),
        .out(n_26_u_ddr_calib_top),
        .phy_dout(phy_dout),
        .phy_if_reset0(phy_if_reset0),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({n_5_u_ddr_mc_phy_wrapper,n_6_u_ddr_mc_phy_wrapper}),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .prbs_rdlvl_done_pulse0(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .rdlvl_stg1_done_r1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .refresh_bank_r(refresh_bank_r),
        .reset_if(reset_if),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .tail_r(tail_r),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .wr_en(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .wr_en_0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
mig_7series_0_mig_7series_v2_3_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.A_idelay_ce17_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce17_out ),
        .A_of_data_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_data_full ),
        .A_pi_counter_load_en146_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en146_out ),
        .A_pi_fine_enable142_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable142_out ),
        .A_pi_fine_inc144_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc144_out ),
        .A_pi_rst_dqs_find140_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find140_out ),
        .A_po_coarse_enable128_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable128_out ),
        .A_po_fine_enable126_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable126_out ),
        .A_po_fine_inc130_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc130_out ),
        .B_of_ctl_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_of_ctl_full ),
        .CLK(CLK),
        .COUNTERLOADVAL({n_38_u_ddr_calib_top,n_39_u_ddr_calib_top,n_40_u_ddr_calib_top,n_41_u_ddr_calib_top,n_42_u_ddr_calib_top,n_43_u_ddr_calib_top}),
        .C_idelay_ce7_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce7_out ),
        .C_of_data_full(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_of_data_full ),
        .C_pi_counter_load_en81_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en81_out ),
        .C_pi_fine_enable77_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable77_out ),
        .C_pi_fine_inc79_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc79_out ),
        .C_pi_rst_dqs_find75_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find75_out ),
        .C_po_coarse_enable63_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable63_out ),
        .C_po_fine_enable61_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable61_out ),
        .C_po_fine_inc65_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc65_out ),
        .D(D),
        .D0({n_228_u_ddr_calib_top,n_229_u_ddr_calib_top,n_230_u_ddr_calib_top,n_231_u_ddr_calib_top}),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .D_po_coarse_enable90_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_coarse_enable90_out ),
        .D_po_fine_enable87_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable87_out ),
        .D_po_fine_inc93_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_inc93_out ),
        .E(n_35_u_ddr_calib_top),
        .I1(n_37_u_ddr_calib_top),
        .I10(O7),
        .I11(I11),
        .I12(O4),
        .I13(n_16_u_ddr_calib_top),
        .I14(n_17_u_ddr_calib_top),
        .I15(O8),
        .I16(I10),
        .I17(n_22_u_ddr_calib_top),
        .I18(mem_out),
        .I19(n_15_u_ddr_calib_top),
        .I2(n_123_u_ddr_calib_top),
        .I20(n_26_u_ddr_calib_top),
        .I21(n_33_u_ddr_calib_top),
        .I22(po_stg2_wrcal_cnt),
        .I23(I23[22]),
        .I24(I24[1]),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(n_36_u_ddr_calib_top),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(n_30_u_ddr_calib_top),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I4),
        .I63(I63),
        .I7(n_125_u_ddr_calib_top),
        .I70({I70[77:76],I70[71:68],I70[63:60],I70[55:52],I70[47:44],I70[39:36],I70[31:28],I70[23:20],I70[15:12],I70[7:0]}),
        .I71({I71[79:76],I71[71:68],I71[63:60],I71[39:36],I71[31:28],I71[23:20],I71[15:12],I71[7:4]}),
        .I72({I72[77:76],I72[71:68],I72[63:60],I72[55:52],I72[47:44],I72[39:36],I72[31:20],I72[15:12],I72[7:4]}),
        .I8(I5),
        .I9(I6),
        .O1(O1),
        .O10(n_87_u_ddr_mc_phy_wrapper),
        .O100(\u_ddr_mc_phy/pi_counter_read_val_w[0]_1 ),
        .O101(O18),
        .O102(O58),
        .O103(n_374_u_ddr_mc_phy_wrapper),
        .O104(n_380_u_ddr_mc_phy_wrapper),
        .O105(O19),
        .O106(O20),
        .O107(O21),
        .O108(O63),
        .O109(O22),
        .O11(O11),
        .O110(O65),
        .O111(O23),
        .O112(O24),
        .O113(O25),
        .O114(O69),
        .O115(n_409_u_ddr_mc_phy_wrapper),
        .O116(n_410_u_ddr_mc_phy_wrapper),
        .O117(n_411_u_ddr_mc_phy_wrapper),
        .O118(n_412_u_ddr_mc_phy_wrapper),
        .O119(O70),
        .O12(O28),
        .O120(n_416_u_ddr_mc_phy_wrapper),
        .O121(n_417_u_ddr_mc_phy_wrapper),
        .O122(n_418_u_ddr_mc_phy_wrapper),
        .O123(n_419_u_ddr_mc_phy_wrapper),
        .O124(n_420_u_ddr_mc_phy_wrapper),
        .O125(n_421_u_ddr_mc_phy_wrapper),
        .O126(n_422_u_ddr_mc_phy_wrapper),
        .O127(n_423_u_ddr_mc_phy_wrapper),
        .O128(n_424_u_ddr_mc_phy_wrapper),
        .O129(n_425_u_ddr_mc_phy_wrapper),
        .O13(O13),
        .O130(n_426_u_ddr_mc_phy_wrapper),
        .O131(n_427_u_ddr_mc_phy_wrapper),
        .O132(n_428_u_ddr_mc_phy_wrapper),
        .O133(n_429_u_ddr_mc_phy_wrapper),
        .O134(n_430_u_ddr_mc_phy_wrapper),
        .O135(n_431_u_ddr_mc_phy_wrapper),
        .O136(n_432_u_ddr_mc_phy_wrapper),
        .O137(n_433_u_ddr_mc_phy_wrapper),
        .O138(n_434_u_ddr_mc_phy_wrapper),
        .O139(n_435_u_ddr_mc_phy_wrapper),
        .O14(O14),
        .O140(n_436_u_ddr_mc_phy_wrapper),
        .O141(n_437_u_ddr_mc_phy_wrapper),
        .O142(n_438_u_ddr_mc_phy_wrapper),
        .O143(n_439_u_ddr_mc_phy_wrapper),
        .O144(n_440_u_ddr_mc_phy_wrapper),
        .O145(n_441_u_ddr_mc_phy_wrapper),
        .O146(n_442_u_ddr_mc_phy_wrapper),
        .O147(n_443_u_ddr_mc_phy_wrapper),
        .O148(n_444_u_ddr_mc_phy_wrapper),
        .O149(n_445_u_ddr_mc_phy_wrapper),
        .O15(O15),
        .O150(n_446_u_ddr_mc_phy_wrapper),
        .O151(n_447_u_ddr_mc_phy_wrapper),
        .O16(n_92_u_ddr_mc_phy_wrapper),
        .O17(n_93_u_ddr_mc_phy_wrapper),
        .O18(O29),
        .O19(O30),
        .O2(O2),
        .O20(n_98_u_ddr_mc_phy_wrapper),
        .O21(n_99_u_ddr_mc_phy_wrapper),
        .O22(O31),
        .O23(O32),
        .O24(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .O25(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .O26(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .O27(n_104_u_ddr_mc_phy_wrapper),
        .O28(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .O29(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .O3(O3),
        .O30(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .O31(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .O32(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .O33(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .O34(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .O35(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .O36(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .O37(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .O38(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .O39(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .O4(n_43_u_ddr_mc_phy_wrapper),
        .O40(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .O41(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .O42({n_265_u_ddr_calib_top,n_266_u_ddr_calib_top,n_267_u_ddr_calib_top,n_268_u_ddr_calib_top}),
        .O43(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .O44(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .O45(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .O46(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .O47(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .O48(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .O49(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .O5(n_46_u_ddr_mc_phy_wrapper),
        .O50(n_105_u_ddr_mc_phy_wrapper),
        .O51(O33),
        .O52(O34),
        .O53(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .O54(n_110_u_ddr_mc_phy_wrapper),
        .O55(n_111_u_ddr_mc_phy_wrapper),
        .O56(O35),
        .O57(O36),
        .O58(n_116_u_ddr_mc_phy_wrapper),
        .O59(n_117_u_ddr_mc_phy_wrapper),
        .O6(n_47_u_ddr_mc_phy_wrapper),
        .O60(O37),
        .O61(O38),
        .O62(n_122_u_ddr_mc_phy_wrapper),
        .O63(n_123_u_ddr_mc_phy_wrapper),
        .O64(O39),
        .O65(O40),
        .O66(n_128_u_ddr_mc_phy_wrapper),
        .O67(n_129_u_ddr_mc_phy_wrapper),
        .O68(O41),
        .O69(O42),
        .O7(n_48_u_ddr_mc_phy_wrapper),
        .O70(n_134_u_ddr_mc_phy_wrapper),
        .O71(n_135_u_ddr_mc_phy_wrapper),
        .O72(O43),
        .O73(O44),
        .O74(n_140_u_ddr_mc_phy_wrapper),
        .O75(n_141_u_ddr_mc_phy_wrapper),
        .O76(O45),
        .O77(O46),
        .O78(n_146_u_ddr_mc_phy_wrapper),
        .O79(n_147_u_ddr_mc_phy_wrapper),
        .O8(n_81_u_ddr_mc_phy_wrapper),
        .O80(O47),
        .O81(O48),
        .O82(n_152_u_ddr_mc_phy_wrapper),
        .O83(n_153_u_ddr_mc_phy_wrapper),
        .O84(O49),
        .O85(O50),
        .O86(n_158_u_ddr_mc_phy_wrapper),
        .O87(n_159_u_ddr_mc_phy_wrapper),
        .O88(O51),
        .O89(O52),
        .O9(n_86_u_ddr_mc_phy_wrapper),
        .O90(n_164_u_ddr_mc_phy_wrapper),
        .O91(n_165_u_ddr_mc_phy_wrapper),
        .O92(O53),
        .O93(O54),
        .O94(n_170_u_ddr_mc_phy_wrapper),
        .O95(n_171_u_ddr_mc_phy_wrapper),
        .O96(O55),
        .O97(O56),
        .O98(n_176_u_ddr_mc_phy_wrapper),
        .O99(n_177_u_ddr_mc_phy_wrapper),
        .PHYCTLWD({n_300_u_ddr_calib_top,n_301_u_ddr_calib_top,n_302_u_ddr_calib_top,n_303_u_ddr_calib_top,n_304_u_ddr_calib_top,n_305_u_ddr_calib_top,n_306_u_ddr_calib_top,n_307_u_ddr_calib_top,n_308_u_ddr_calib_top,n_309_u_ddr_calib_top,n_310_u_ddr_calib_top}),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .bypass(bypass),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idelay_ld_rst_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .if_empty_v(if_empty_v),
        .ififo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ),
        .ififo_rst0_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre ),
        .of_wren_pre_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_wren_pre ),
        .of_wren_pre_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_wren_pre ),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .phy_dout({I25[2],mux_cas_n,mux_cke,I25[1],mux_cs_n,I25[0],mux_we_n,mux_address[17],mux_address[4],mux_address[20],mux_address[7],mux_odt,mux_address[19],mux_address[6],mux_address[24],mux_address[11],mux_address[21],mux_address[8]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({n_5_u_ddr_mc_phy_wrapper,n_6_u_ddr_mc_phy_wrapper}),
        .pll_locked(pll_locked),
        .ram_init_done_r(ram_init_done_r),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .wr_en_5(\genblk24.phy_ctl_pre_fifo_2/wr_en ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_wrcal" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_wrcal
   (wrcal_prech_req,
    wrlvl_byte_redo,
    phy_if_reset_w,
    prech_req,
    E,
    Q,
    O1,
    O22,
    O23,
    O2,
    O3,
    O4,
    phy_rddata_en,
    CLK,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72,
    I73,
    I74,
    I75,
    I76,
    I7,
    rdlvl_prech_req,
    dqs_found_prech_req,
    I1,
    I2,
    idelay_ce_int,
    I42,
    I3,
    I4,
    calib_zero_inputs,
    idelay_ld_rst,
    idelay_ld_rst_4,
    I77,
    O50,
    I5,
    pi_stg2_rdlvl_cnt,
    I6,
    O51,
    O52,
    prech_done,
    SS,
    wrcal_rd_wait,
    I8);
  output wrcal_prech_req;
  output wrlvl_byte_redo;
  output phy_if_reset_w;
  output prech_req;
  output [0:0]E;
  output [0:0]Q;
  output O1;
  output O22;
  output O23;
  output O2;
  output O3;
  output O4;
  input phy_rddata_en;
  input CLK;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input I74;
  input I75;
  input I76;
  input I7;
  input rdlvl_prech_req;
  input dqs_found_prech_req;
  input I1;
  input I2;
  input idelay_ce_int;
  input I42;
  input I3;
  input I4;
  input calib_zero_inputs;
  input idelay_ld_rst;
  input idelay_ld_rst_4;
  input I77;
  input O50;
  input I5;
  input [1:0]pi_stg2_rdlvl_cnt;
  input I6;
  input O51;
  input O52;
  input prech_done;
  input [0:0]SS;
  input wrcal_rd_wait;
  input I8;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I42;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I8;
  wire O1;
  wire O2;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire O50;
  wire O51;
  wire O52;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cal2_done_r;
  wire cal2_prech_req_r;
  wire calib_zero_inputs;
  wire dqs_found_prech_req;
  wire early1_data_match_r;
  wire early1_data_match_r0;
  wire early1_data_match_r1;
  wire early1_match_fall0_and_r;
  wire [6:0]early1_match_fall0_r;
  wire early1_match_fall1_and_r;
  wire [7:2]early1_match_fall1_r;
  wire early1_match_rise0_and_r;
  wire [6:0]early1_match_rise0_r;
  wire early1_match_rise1_and_r;
  wire [7:2]early1_match_rise1_r;
  wire early2_data_match_r;
  wire early2_data_match_r0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall0_and_r0;
  wire early2_match_fall1_and_r;
  wire early2_match_fall1_and_r0;
  wire early2_match_rise0_and_r;
  wire early2_match_rise0_and_r0;
  wire early2_match_rise1_and_r;
  wire early2_match_rise1_and_r0;
  wire \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_rst;
  wire idelay_ld_rst_4;
  wire n_0_cal2_done_r_i_1;
  wire n_0_cal2_if_reset_i_1;
  wire n_0_cal2_if_reset_i_2;
  wire n_0_cal2_if_reset_i_3;
  wire n_0_cal2_if_reset_i_4;
  wire n_0_cal2_prech_req_r_i_1;
  wire \n_0_cal2_state_r[0]_i_1 ;
  wire \n_0_cal2_state_r[0]_i_2 ;
  wire \n_0_cal2_state_r[0]_i_3 ;
  wire \n_0_cal2_state_r[0]_i_4 ;
  wire \n_0_cal2_state_r[0]_i_5 ;
  wire \n_0_cal2_state_r[1]_i_1 ;
  wire \n_0_cal2_state_r[1]_i_2 ;
  wire \n_0_cal2_state_r[1]_i_3 ;
  wire \n_0_cal2_state_r[2]_i_1 ;
  wire \n_0_cal2_state_r[2]_i_2 ;
  wire \n_0_cal2_state_r[2]_i_3 ;
  wire \n_0_cal2_state_r[2]_i_4 ;
  wire \n_0_cal2_state_r[2]_i_5 ;
  wire \n_0_cal2_state_r[3]_i_1 ;
  wire \n_0_cal2_state_r[3]_i_2 ;
  wire \n_0_cal2_state_r[3]_i_3 ;
  wire \n_0_cal2_state_r[3]_i_4 ;
  wire \n_0_cal2_state_r[3]_i_5 ;
  wire \n_0_cal2_state_r[3]_i_6 ;
  wire \n_0_cal2_state_r[3]_i_7 ;
  wire \n_0_cal2_state_r[3]_i_8 ;
  wire \n_0_cal2_state_r[3]_i_9 ;
  wire \n_0_cal2_state_r_reg[0] ;
  wire \n_0_cal2_state_r_reg[1] ;
  wire \n_0_cal2_state_r_reg[2] ;
  wire \n_0_cal2_state_r_reg[3] ;
  wire n_0_early1_detect_i_1;
  wire n_0_early1_detect_i_2;
  wire n_0_early1_detect_i_3;
  wire n_0_early1_detect_i_4;
  wire n_0_early1_detect_reg;
  wire \n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2 ;
  wire \n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2 ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0 ;
  wire \n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0 ;
  wire \n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0 ;
  wire \n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1 ;
  wire n_0_idelay_ld_done_i_1;
  wire n_0_idelay_ld_done_i_2;
  wire n_0_idelay_ld_done_reg;
  wire n_0_idelay_ld_i_1;
  wire n_0_idelay_ld_i_2;
  wire \n_0_not_empty_wait_cnt[4]_i_1 ;
  wire \n_0_not_empty_wait_cnt_reg[0] ;
  wire \n_0_not_empty_wait_cnt_reg[1] ;
  wire \n_0_not_empty_wait_cnt_reg[2] ;
  wire \n_0_not_empty_wait_cnt_reg[3] ;
  wire \n_0_not_empty_wait_cnt_reg[4] ;
  wire n_0_pat1_detect_i_1;
  wire n_0_pat1_detect_reg;
  wire \n_0_tap_inc_wait_cnt[2]_i_1 ;
  wire \n_0_tap_inc_wait_cnt[3]_i_1 ;
  wire n_0_wrcal_done_i_1;
  wire \n_0_wrcal_dqs_cnt_r[0]_i_1 ;
  wire \n_0_wrcal_dqs_cnt_r[1]_i_1 ;
  wire \n_0_wrcal_dqs_cnt_r[1]_i_2 ;
  wire n_0_wrlvl_byte_redo_i_1;
  wire n_0_wrlvl_byte_redo_i_2;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire pat1_data_match_r;
  wire pat1_data_match_r0;
  wire pat1_data_match_r1;
  wire pat1_match_fall0_and_r;
  wire [7:0]pat1_match_fall0_r;
  wire pat1_match_fall1_and_r;
  wire [7:0]pat1_match_fall1_r;
  wire pat1_match_rise0_and_r;
  wire [7:0]pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire [7:0]pat1_match_rise1_r;
  wire pat2_data_match_r;
  wire pat2_data_match_r0;
  wire pat2_match_fall0_and_r;
  wire pat2_match_fall0_and_r0;
  wire [7:1]pat2_match_fall0_r;
  wire pat2_match_fall1_and_r;
  wire pat2_match_fall1_and_r0;
  wire [5:0]pat2_match_fall1_r;
  wire pat2_match_rise0_and_r;
  wire pat2_match_rise0_and_r0;
  wire [7:1]pat2_match_rise0_r;
  wire pat2_match_rise1_and_r;
  wire pat2_match_rise1_and_r0;
  wire [5:0]pat2_match_rise1_r;
  wire pat_data_match_valid_r;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [1:1]po_stg2_wrcal_cnt;
  wire prech_done;
  wire prech_req;
  wire rd_active_r;
  wire rd_active_r1;
  wire rd_active_r2;
  wire rd_active_r3;
  wire rd_active_r4;
  wire rd_active_r5;
  wire rdlvl_prech_req;
  wire [3:0]tap_inc_wait_cnt_reg__0;
  wire [1:0]wrcal_dqs_cnt_r;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;

(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT5 #(
    .INIT(32'hFFFF0400)) 
     cal2_done_r_i_1
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(\n_0_cal2_state_r_reg[1] ),
        .I4(cal2_done_r),
        .O(n_0_cal2_done_r_i_1));
FDRE cal2_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_done_r_i_1),
        .Q(cal2_done_r),
        .R(I76));
LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
     cal2_if_reset_i_1
       (.I0(n_0_cal2_if_reset_i_2),
        .I1(\n_0_cal2_state_r[3]_i_3 ),
        .I2(n_0_cal2_if_reset_i_3),
        .I3(n_0_cal2_if_reset_i_4),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(phy_if_reset_w),
        .O(n_0_cal2_if_reset_i_1));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT5 #(
    .INIT(32'h20206020)) 
     cal2_if_reset_i_2
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(rd_active_r1),
        .I4(rd_active_r),
        .O(n_0_cal2_if_reset_i_2));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'h5D)) 
     cal2_if_reset_i_3
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .O(n_0_cal2_if_reset_i_3));
LUT6 #(
    .INIT(64'h0D0F0D0F0000000F)) 
     cal2_if_reset_i_4
       (.I0(rd_active_r1),
        .I1(rd_active_r),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(I8),
        .I5(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_cal2_if_reset_i_4));
FDRE cal2_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_if_reset_i_1),
        .Q(phy_if_reset_w),
        .R(I76));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     cal2_prech_req_r_i_1
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_cal2_prech_req_r_i_1));
FDRE cal2_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_prech_req_r_i_1),
        .Q(cal2_prech_req_r),
        .R(I76));
LUT5 #(
    .INIT(32'h0000AAFB)) 
     \cal2_state_r[0]_i_1 
       (.I0(\n_0_cal2_state_r[0]_i_2 ),
        .I1(n_0_idelay_ld_done_reg),
        .I2(\n_0_cal2_state_r[0]_i_3 ),
        .I3(\n_0_cal2_state_r[0]_i_4 ),
        .I4(\n_0_cal2_state_r[0]_i_5 ),
        .O(\n_0_cal2_state_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEFFFFFFF)) 
     \cal2_state_r[0]_i_2 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(wrcal_dqs_cnt_r[1]),
        .I2(wrcal_dqs_cnt_r[0]),
        .I3(prech_done),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT4 #(
    .INIT(16'hFFEA)) 
     \cal2_state_r[0]_i_3 
       (.I0(pat1_data_match_r1),
        .I1(early2_data_match_r),
        .I2(n_0_early1_detect_reg),
        .I3(early1_data_match_r1),
        .O(\n_0_cal2_state_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT5 #(
    .INIT(32'hFFFDDDDD)) 
     \cal2_state_r[0]_i_4 
       (.I0(pat_data_match_valid_r),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(pat1_data_match_r1),
        .I3(n_0_pat1_detect_reg),
        .I4(pat2_data_match_r),
        .O(\n_0_cal2_state_r[0]_i_4 ));
LUT6 #(
    .INIT(64'hAAEABAEAAAFABAFA)) 
     \cal2_state_r[0]_i_5 
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(tap_inc_wait_cnt_reg__0[0]),
        .I5(n_0_idelay_ld_done_reg),
        .O(\n_0_cal2_state_r[0]_i_5 ));
LUT6 #(
    .INIT(64'hFCFCFCDCCCDCCCDC)) 
     \cal2_state_r[1]_i_1 
       (.I0(\n_0_cal2_state_r[1]_i_2 ),
        .I1(\n_0_cal2_state_r[1]_i_3 ),
        .I2(\n_0_cal2_state_r[2]_i_3 ),
        .I3(pat1_data_match_r1),
        .I4(n_0_pat1_detect_reg),
        .I5(pat2_data_match_r),
        .O(\n_0_cal2_state_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'h57)) 
     \cal2_state_r[1]_i_2 
       (.I0(early2_data_match_r),
        .I1(n_0_early1_detect_reg),
        .I2(early1_data_match_r1),
        .O(\n_0_cal2_state_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h00000C0002020000)) 
     \cal2_state_r[1]_i_3 
       (.I0(\n_0_cal2_state_r[2]_i_5 ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[3] ),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT4 #(
    .INIT(16'hFF04)) 
     \cal2_state_r[2]_i_1 
       (.I0(\n_0_cal2_state_r[2]_i_2 ),
        .I1(\n_0_cal2_state_r[2]_i_3 ),
        .I2(n_0_idelay_ld_done_reg),
        .I3(\n_0_cal2_state_r[2]_i_4 ),
        .O(\n_0_cal2_state_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
     \cal2_state_r[2]_i_2 
       (.I0(n_0_pat1_detect_reg),
        .I1(pat2_data_match_r),
        .I2(early1_data_match_r1),
        .I3(n_0_early1_detect_reg),
        .I4(early2_data_match_r),
        .I5(pat1_data_match_r1),
        .O(\n_0_cal2_state_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \cal2_state_r[2]_i_3 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[3] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(\n_0_cal2_state_r_reg[1] ),
        .I4(pat_data_match_valid_r),
        .O(\n_0_cal2_state_r[2]_i_3 ));
LUT6 #(
    .INIT(64'h00000C000000E0E0)) 
     \cal2_state_r[2]_i_4 
       (.I0(\n_0_cal2_state_r[2]_i_5 ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(tap_inc_wait_cnt_reg__0[2]),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(\n_0_cal2_state_r_reg[2] ),
        .O(\n_0_cal2_state_r[2]_i_4 ));
LUT3 #(
    .INIT(8'h4F)) 
     \cal2_state_r[2]_i_5 
       (.I0(wrcal_dqs_cnt_r[1]),
        .I1(wrcal_dqs_cnt_r[0]),
        .I2(prech_done),
        .O(\n_0_cal2_state_r[2]_i_5 ));
LUT6 #(
    .INIT(64'h0000E0E000FFF0F0)) 
     \cal2_state_r[3]_i_1 
       (.I0(\n_0_cal2_state_r[3]_i_3 ),
        .I1(\n_0_cal2_state_r[3]_i_4 ),
        .I2(\n_0_cal2_state_r[3]_i_5 ),
        .I3(\n_0_cal2_state_r[3]_i_6 ),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(\n_0_cal2_state_r_reg[2] ),
        .O(\n_0_cal2_state_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
     \cal2_state_r[3]_i_2 
       (.I0(\n_0_cal2_state_r[3]_i_7 ),
        .I1(tap_inc_wait_cnt_reg__0[3]),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_cal2_state_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000018000000000)) 
     \cal2_state_r[3]_i_3 
       (.I0(tap_inc_wait_cnt_reg__0[3]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(tap_inc_wait_cnt_reg__0[2]),
        .O(\n_0_cal2_state_r[3]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cal2_state_r[3]_i_4 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .I2(tap_inc_wait_cnt_reg__0[2]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00FB00C8)) 
     \cal2_state_r[3]_i_5 
       (.I0(\n_0_cal2_state_r[3]_i_8 ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(pat_data_match_valid_r),
        .I3(\n_0_cal2_state_r_reg[1] ),
        .I4(I8),
        .I5(\n_0_cal2_state_r[3]_i_9 ),
        .O(\n_0_cal2_state_r[3]_i_5 ));
LUT2 #(
    .INIT(4'hE)) 
     \cal2_state_r[3]_i_6 
       (.I0(\n_0_cal2_state_r_reg[0] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .O(\n_0_cal2_state_r[3]_i_6 ));
LUT6 #(
    .INIT(64'h0000040004040404)) 
     \cal2_state_r[3]_i_7 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(n_0_idelay_ld_done_reg),
        .I4(\n_0_cal2_state_r[2]_i_2 ),
        .I5(pat_data_match_valid_r),
        .O(\n_0_cal2_state_r[3]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \cal2_state_r[3]_i_8 
       (.I0(\n_0_not_empty_wait_cnt_reg[4] ),
        .I1(\n_0_not_empty_wait_cnt_reg[3] ),
        .I2(\n_0_not_empty_wait_cnt_reg[0] ),
        .I3(\n_0_not_empty_wait_cnt_reg[1] ),
        .I4(\n_0_not_empty_wait_cnt_reg[2] ),
        .O(\n_0_cal2_state_r[3]_i_8 ));
LUT6 #(
    .INIT(64'hF2F2FFF0F0F0F0F0)) 
     \cal2_state_r[3]_i_9 
       (.I0(rd_active_r1),
        .I1(rd_active_r),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(prech_done),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .I5(\n_0_cal2_state_r_reg[1] ),
        .O(\n_0_cal2_state_r[3]_i_9 ));
FDRE \cal2_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[0]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[0] ),
        .R(I7));
FDRE \cal2_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[1]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[1] ),
        .R(I7));
FDRE \cal2_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[2]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[2] ),
        .R(I7));
FDRE \cal2_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[3]_i_2 ),
        .Q(\n_0_cal2_state_r_reg[3] ),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
     early1_detect_i_1
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(early1_data_match_r1),
        .I2(early2_data_match_r),
        .I3(n_0_early1_detect_i_2),
        .I4(n_0_early1_detect_i_3),
        .I5(n_0_early1_detect_reg),
        .O(n_0_early1_detect_i_1));
LUT2 #(
    .INIT(4'h1)) 
     early1_detect_i_2
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .O(n_0_early1_detect_i_2));
LUT6 #(
    .INIT(64'h3F3F3F3F3F3F3F1F)) 
     early1_detect_i_3
       (.I0(pat_data_match_valid_r),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(n_0_early1_detect_i_4),
        .I4(pat1_data_match_r1),
        .I5(n_0_wrlvl_byte_redo_i_2),
        .O(n_0_early1_detect_i_3));
LUT2 #(
    .INIT(4'hB)) 
     early1_detect_i_4
       (.I0(early2_data_match_r),
        .I1(early1_data_match_r1),
        .O(n_0_early1_detect_i_4));
FDRE early1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_early1_detect_i_1),
        .Q(n_0_early1_detect_reg),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(\n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2 ),
        .I1(I42),
        .I2(O50),
        .O(O4));
LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
     \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(Q),
        .I1(O3),
        .I2(I5),
        .I3(pi_stg2_rdlvl_cnt[0]),
        .I4(I6),
        .I5(O52),
        .O(\n_0_gen_byte_sel_div2.byte_sel_cnt[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(\n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2 ),
        .I1(I77),
        .I2(O50),
        .O(O2));
LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(po_stg2_wrcal_cnt),
        .I1(O3),
        .I2(I5),
        .I3(pi_stg2_rdlvl_cnt[1]),
        .I4(I6),
        .I5(O51),
        .O(\n_0_gen_byte_sel_div2.byte_sel_cnt[1]_i_2 ));
FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I68),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I52),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I44),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I69),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I53),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I70),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I62),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I46),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I71),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I55),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I63),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I47),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I72),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I56),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I64),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I73),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I65),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I49),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I74),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I66),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I50),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I75),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I59),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I67),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51),
        .Q(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_pat_match_div2.early1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r),
        .Q(early1_data_match_r1),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early1_data_match_r_i_1 
       (.I0(early1_match_rise1_and_r),
        .I1(early1_match_rise0_and_r),
        .I2(early1_match_fall1_and_r),
        .I3(early1_match_fall0_and_r),
        .O(early1_data_match_r0));
FDRE \gen_pat_match_div2.early1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r0),
        .Q(early1_data_match_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early1_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2 ),
        .I1(early1_match_fall0_r[0]),
        .I2(early1_match_fall0_r[4]),
        .I3(pat1_match_fall0_r[1]),
        .I4(pat1_match_fall0_r[5]),
        .O(\n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early1_match_fall0_and_r_i_2 
       (.I0(early1_match_fall0_r[2]),
        .I1(pat1_match_fall0_r[3]),
        .I2(pat1_match_fall0_r[7]),
        .I3(early1_match_fall0_r[6]),
        .O(\n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div2.early1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.early1_match_fall0_and_r_i_1 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early1_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2 ),
        .I1(early1_match_fall1_r[3]),
        .I2(early1_match_fall1_r[7]),
        .I3(early1_match_fall1_r[2]),
        .I4(early1_match_fall1_r[6]),
        .O(\n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early1_match_fall1_and_r_i_2 
       (.I0(pat2_match_fall1_r[0]),
        .I1(pat2_match_fall1_r[1]),
        .I2(pat2_match_fall1_r[4]),
        .I3(pat2_match_fall1_r[5]),
        .O(\n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div2.early1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.early1_match_fall1_and_r_i_1 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early1_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2 ),
        .I1(early1_match_rise0_r[0]),
        .I2(early1_match_rise0_r[4]),
        .I3(pat1_match_rise0_r[1]),
        .I4(pat1_match_rise0_r[5]),
        .O(\n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early1_match_rise0_and_r_i_2 
       (.I0(early1_match_rise0_r[2]),
        .I1(pat1_match_rise0_r[3]),
        .I2(pat1_match_rise0_r[7]),
        .I3(early1_match_rise0_r[6]),
        .O(\n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div2.early1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.early1_match_rise0_and_r_i_1 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early1_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2 ),
        .I1(early1_match_rise1_r[6]),
        .I2(early1_match_rise1_r[7]),
        .I3(early1_match_rise1_r[3]),
        .I4(early1_match_rise1_r[2]),
        .O(\n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early1_match_rise1_and_r_i_2 
       (.I0(pat2_match_rise1_r[4]),
        .I1(pat2_match_rise1_r[0]),
        .I2(pat2_match_rise1_r[5]),
        .I3(pat2_match_rise1_r[1]),
        .O(\n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div2.early1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.early1_match_rise1_and_r_i_1 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early2_data_match_r_i_1 
       (.I0(early2_match_rise1_and_r),
        .I1(early2_match_fall1_and_r),
        .I2(early2_match_fall0_and_r),
        .I3(early2_match_rise0_and_r),
        .O(early2_data_match_r0));
FDRE \gen_pat_match_div2.early2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_data_match_r0),
        .Q(early2_data_match_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early2_match_fall0_and_r_i_1 
       (.I0(early1_match_fall0_r[6]),
        .I1(pat1_match_fall0_r[7]),
        .I2(pat1_match_fall0_r[3]),
        .I3(early1_match_fall0_r[2]),
        .I4(\n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2 ),
        .O(early2_match_fall0_and_r0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early2_match_fall0_and_r_i_2 
       (.I0(pat1_match_fall0_r[0]),
        .I1(pat2_match_fall0_r[1]),
        .I2(rd_active_r3),
        .I3(pat1_match_fall0_r[4]),
        .I4(pat2_match_fall0_r[5]),
        .O(\n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div2.early2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall0_and_r0),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.early2_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2 ),
        .I1(early1_match_fall1_r[6]),
        .I2(early1_match_fall1_r[2]),
        .I3(rd_active_r3),
        .I4(pat1_match_fall1_r[3]),
        .I5(pat1_match_fall1_r[7]),
        .O(early2_match_fall1_and_r0));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early2_match_fall1_and_r_i_2 
       (.I0(pat1_match_fall1_r[0]),
        .I1(pat1_match_fall1_r[1]),
        .I2(pat1_match_fall1_r[4]),
        .I3(pat1_match_fall1_r[5]),
        .O(\n_0_gen_pat_match_div2.early2_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div2.early2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall1_and_r0),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early2_match_rise0_and_r_i_1 
       (.I0(early1_match_rise0_r[6]),
        .I1(pat1_match_rise0_r[7]),
        .I2(pat1_match_rise0_r[3]),
        .I3(early1_match_rise0_r[2]),
        .I4(\n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2 ),
        .O(early2_match_rise0_and_r0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.early2_match_rise0_and_r_i_2 
       (.I0(pat2_match_rise0_r[5]),
        .I1(pat2_match_rise0_r[1]),
        .I2(rd_active_r3),
        .I3(pat1_match_rise0_r[0]),
        .I4(pat1_match_rise0_r[4]),
        .O(\n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div2.early2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise0_and_r0),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.early2_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2 ),
        .I1(pat2_match_rise1_r[4]),
        .I2(pat2_match_rise1_r[0]),
        .I3(rd_active_r3),
        .I4(pat1_match_rise1_r[1]),
        .I5(pat1_match_rise1_r[5]),
        .O(early2_match_rise1_and_r0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.early2_match_rise1_and_r_i_2 
       (.I0(pat1_match_rise1_r[2]),
        .I1(pat1_match_rise1_r[3]),
        .I2(pat1_match_rise1_r[7]),
        .I3(pat1_match_rise1_r[6]),
        .O(\n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div2.early2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise1_and_r0),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26 ),
        .Q(early1_match_fall0_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ),
        .Q(early1_match_rise0_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 ),
        .Q(pat1_match_fall0_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10 ),
        .Q(pat1_match_fall1_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18 ),
        .Q(pat1_match_rise0_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 ),
        .Q(pat1_match_rise1_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 ),
        .Q(pat2_match_fall1_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .Q(pat2_match_rise1_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 ),
        .Q(pat1_match_fall0_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 ),
        .Q(pat1_match_fall1_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19 ),
        .Q(pat1_match_rise0_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .Q(pat1_match_rise1_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27 ),
        .Q(pat2_match_fall0_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11 ),
        .Q(pat2_match_fall1_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 ),
        .Q(pat2_match_rise0_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 ),
        .Q(pat2_match_rise1_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28 ),
        .Q(early1_match_fall0_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ),
        .Q(early1_match_fall1_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ),
        .Q(early1_match_rise0_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .Q(early1_match_rise1_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 ),
        .Q(pat1_match_fall0_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12 ),
        .Q(pat1_match_fall1_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20 ),
        .Q(pat1_match_rise0_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 ),
        .Q(pat1_match_rise1_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13 ),
        .Q(early1_match_fall1_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ),
        .Q(early1_match_rise1_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 ),
        .Q(pat1_match_fall0_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 ),
        .Q(pat1_match_fall1_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21 ),
        .Q(pat1_match_rise0_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .Q(pat1_match_rise1_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29 ),
        .Q(pat2_match_fall0_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 ),
        .Q(pat2_match_rise0_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30 ),
        .Q(early1_match_fall0_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ),
        .Q(early1_match_rise0_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 ),
        .Q(pat1_match_fall0_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14 ),
        .Q(pat1_match_fall1_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22 ),
        .Q(pat1_match_rise0_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 ),
        .Q(pat1_match_rise1_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 ),
        .Q(pat2_match_fall1_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .Q(pat2_match_rise1_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 ),
        .Q(pat1_match_fall0_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 ),
        .Q(pat1_match_fall1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23 ),
        .Q(pat1_match_rise0_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .Q(pat1_match_rise1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31 ),
        .Q(pat2_match_fall0_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15 ),
        .Q(pat2_match_fall1_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 ),
        .Q(pat2_match_rise0_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 ),
        .Q(pat2_match_rise1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32 ),
        .Q(early1_match_fall0_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ),
        .Q(early1_match_fall1_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ),
        .Q(early1_match_rise0_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .Q(early1_match_rise1_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 ),
        .Q(pat1_match_fall0_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16 ),
        .Q(pat1_match_fall1_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24 ),
        .Q(pat1_match_rise0_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 ),
        .Q(pat1_match_rise1_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17 ),
        .Q(early1_match_fall1_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ),
        .Q(early1_match_rise1_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 ),
        .Q(pat1_match_fall0_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 ),
        .Q(pat1_match_fall1_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25 ),
        .Q(pat1_match_rise0_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .Q(pat1_match_rise1_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33 ),
        .Q(pat2_match_fall0_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25 ),
        .O(\n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 ),
        .Q(pat2_match_rise0_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div2.pat1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r),
        .Q(pat1_data_match_r1),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.pat1_data_match_r_i_1__0 
       (.I0(pat1_match_rise0_and_r),
        .I1(pat1_match_rise1_and_r),
        .I2(pat1_match_fall0_and_r),
        .I3(pat1_match_fall1_and_r),
        .O(pat1_data_match_r0));
FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0),
        .Q(pat1_data_match_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0 
       (.I0(pat1_match_fall0_r[3]),
        .I1(pat1_match_fall0_r[4]),
        .I2(pat1_match_fall0_r[0]),
        .I3(pat1_match_fall0_r[7]),
        .I4(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0 
       (.I0(pat1_match_fall0_r[6]),
        .I1(pat1_match_fall0_r[2]),
        .I2(pat1_match_fall0_r[5]),
        .I3(pat1_match_fall0_r[1]),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0 ));
FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0 
       (.I0(pat1_match_fall1_r[5]),
        .I1(pat1_match_fall1_r[4]),
        .I2(pat1_match_fall1_r[1]),
        .I3(pat1_match_fall1_r[0]),
        .I4(\n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0 ));
FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0 
       (.I0(pat1_match_rise0_r[3]),
        .I1(pat1_match_rise0_r[4]),
        .I2(pat1_match_rise0_r[0]),
        .I3(pat1_match_rise0_r[7]),
        .I4(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0 ),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0 
       (.I0(pat1_match_rise0_r[6]),
        .I1(pat1_match_rise0_r[2]),
        .I2(pat1_match_rise0_r[5]),
        .I3(pat1_match_rise0_r[1]),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0 ));
FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0 
       (.I0(\n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2 ),
        .I1(pat1_match_rise1_r[0]),
        .I2(pat1_match_rise1_r[4]),
        .I3(pat1_match_rise1_r[1]),
        .I4(pat1_match_rise1_r[5]),
        .O(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0 ));
FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div2.pat2_data_match_r_i_1 
       (.I0(pat2_match_rise0_and_r),
        .I1(pat2_match_fall1_and_r),
        .I2(pat2_match_fall0_and_r),
        .I3(pat2_match_rise1_and_r),
        .O(pat2_data_match_r0));
FDRE \gen_pat_match_div2.pat2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_data_match_r0),
        .Q(pat2_data_match_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.pat2_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early2_match_fall0_and_r_i_2 ),
        .I1(pat2_match_fall0_r[3]),
        .I2(pat2_match_fall0_r[7]),
        .I3(pat1_match_fall0_r[2]),
        .I4(pat1_match_fall0_r[6]),
        .O(pat2_match_fall0_and_r0));
FDRE \gen_pat_match_div2.pat2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall0_and_r0),
        .Q(pat2_match_fall0_and_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \gen_pat_match_div2.pat2_match_fall1_and_r_i_1 
       (.I0(pat2_match_fall1_r[5]),
        .I1(pat2_match_fall1_r[4]),
        .I2(pat2_match_fall1_r[1]),
        .I3(pat2_match_fall1_r[0]),
        .I4(rd_active_r3),
        .I5(\n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2 ),
        .O(pat2_match_fall1_and_r0));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div2.pat2_match_fall1_and_r_i_2 
       (.I0(pat1_match_fall1_r[7]),
        .I1(pat1_match_fall1_r[3]),
        .I2(pat1_match_fall1_r[6]),
        .I3(pat1_match_fall1_r[2]),
        .O(\n_0_gen_pat_match_div2.pat2_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div2.pat2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall1_and_r0),
        .Q(pat2_match_fall1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div2.pat2_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early2_match_rise0_and_r_i_2 ),
        .I1(pat2_match_rise0_r[3]),
        .I2(pat2_match_rise0_r[7]),
        .I3(pat1_match_rise0_r[2]),
        .I4(pat1_match_rise0_r[6]),
        .O(pat2_match_rise0_and_r0));
FDRE \gen_pat_match_div2.pat2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise0_and_r0),
        .Q(pat2_match_rise0_and_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div2.pat2_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div2.early2_match_rise1_and_r_i_2 ),
        .I1(pat2_match_rise1_r[4]),
        .I2(pat2_match_rise1_r[0]),
        .I3(pat2_match_rise1_r[5]),
        .I4(pat2_match_rise1_r[1]),
        .I5(rd_active_r3),
        .O(pat2_match_rise1_and_r0));
FDRE \gen_pat_match_div2.pat2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise1_and_r0),
        .Q(pat2_match_rise1_and_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \gen_pat_match_div2.pat_data_match_valid_r_i_1 
       (.I0(rd_active_r4),
        .I1(rd_active_r5),
        .O(\n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1 ));
FDRE \gen_pat_match_div2.pat_data_match_valid_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div2.pat_data_match_valid_r_i_1 ),
        .Q(pat_data_match_valid_r),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_26 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_10 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_18 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_27 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_11 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_19 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_28 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_12 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_20 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_29 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_13 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_21 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_30 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_14 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_22 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_31 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_15 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_23 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_32 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_16 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_24 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_33 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_17 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_25 ),
        .R(1'b0));
FDRE \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFCFFFF10101010)) 
     idelay_ld_done_i_1
       (.I0(n_0_idelay_ld_done_i_2),
        .I1(\n_0_cal2_state_r_reg[3] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(n_0_idelay_ld_done_reg),
        .O(n_0_idelay_ld_done_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
     idelay_ld_done_i_2
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(tap_inc_wait_cnt_reg__0[0]),
        .I5(tap_inc_wait_cnt_reg__0[3]),
        .O(n_0_idelay_ld_done_i_2));
FDRE idelay_ld_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_done_i_1),
        .Q(n_0_idelay_ld_done_reg),
        .R(I7));
LUT6 #(
    .INIT(64'h00AAFCFF00AA0000)) 
     idelay_ld_i_1
       (.I0(pat_data_match_valid_r),
        .I1(n_0_idelay_ld_done_i_2),
        .I2(\n_0_cal2_state_r_reg[3] ),
        .I3(\n_0_cal2_state_r_reg[2] ),
        .I4(n_0_idelay_ld_i_2),
        .I5(idelay_ld),
        .O(n_0_idelay_ld_i_1));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'h04)) 
     idelay_ld_i_2
       (.I0(n_0_idelay_ld_done_reg),
        .I1(\n_0_cal2_state_r[2]_i_3 ),
        .I2(\n_0_cal2_state_r[2]_i_2 ),
        .O(n_0_idelay_ld_i_2));
FDRE idelay_ld_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_i_1),
        .Q(idelay_ld),
        .R(I76));
LUT3 #(
    .INIT(8'hFB)) 
     \idelay_tap_cnt_r[0][0][4]_i_3 
       (.I0(po_stg2_wrcal_cnt),
        .I1(idelay_ld),
        .I2(idelay_ce_int),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFFA0A0ACA0)) 
     \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(I2),
        .I1(Q),
        .I2(idelay_ce_int),
        .I3(idelay_ld),
        .I4(po_stg2_wrcal_cnt),
        .I5(I42),
        .O(E));
LUT5 #(
    .INIT(32'hFFFF00E0)) 
     \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(I3),
        .I1(I4),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst_4),
        .O(O23));
LUT5 #(
    .INIT(32'hFFFF00B0)) 
     \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(I3),
        .I1(I4),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \not_empty_wait_cnt[0]_i_1 
       (.I0(\n_0_not_empty_wait_cnt_reg[0] ),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \not_empty_wait_cnt[1]_i_1 
       (.I0(\n_0_not_empty_wait_cnt_reg[1] ),
        .I1(\n_0_not_empty_wait_cnt_reg[0] ),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \not_empty_wait_cnt[2]_i_1 
       (.I0(\n_0_not_empty_wait_cnt_reg[2] ),
        .I1(\n_0_not_empty_wait_cnt_reg[1] ),
        .I2(\n_0_not_empty_wait_cnt_reg[0] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \not_empty_wait_cnt[3]_i_1 
       (.I0(\n_0_not_empty_wait_cnt_reg[3] ),
        .I1(\n_0_not_empty_wait_cnt_reg[0] ),
        .I2(\n_0_not_empty_wait_cnt_reg[1] ),
        .I3(\n_0_not_empty_wait_cnt_reg[2] ),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
     \not_empty_wait_cnt[4]_i_1 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(I77),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(wrcal_rd_wait),
        .O(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \not_empty_wait_cnt[4]_i_2 
       (.I0(\n_0_not_empty_wait_cnt_reg[2] ),
        .I1(\n_0_not_empty_wait_cnt_reg[1] ),
        .I2(\n_0_not_empty_wait_cnt_reg[0] ),
        .I3(\n_0_not_empty_wait_cnt_reg[3] ),
        .I4(\n_0_not_empty_wait_cnt_reg[4] ),
        .O(p_0_in[4]));
FDRE \not_empty_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\n_0_not_empty_wait_cnt_reg[0] ),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
FDRE \not_empty_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\n_0_not_empty_wait_cnt_reg[1] ),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
FDRE \not_empty_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\n_0_not_empty_wait_cnt_reg[2] ),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
FDRE \not_empty_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\n_0_not_empty_wait_cnt_reg[3] ),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
FDRE \not_empty_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\n_0_not_empty_wait_cnt_reg[4] ),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hDFFF101010001010)) 
     pat1_detect_i_1
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(pat2_data_match_r),
        .I2(pat1_data_match_r1),
        .I3(\n_0_cal2_state_r[2]_i_3 ),
        .I4(\n_0_wrcal_dqs_cnt_r[1]_i_2 ),
        .I5(n_0_pat1_detect_reg),
        .O(n_0_pat1_detect_i_1));
FDRE pat1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pat1_detect_i_1),
        .Q(n_0_pat1_detect_reg),
        .R(I76));
FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r[0]),
        .Q(Q),
        .R(1'b0));
FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r[1]),
        .Q(po_stg2_wrcal_cnt),
        .R(1'b0));
LUT4 #(
    .INIT(16'hEEFE)) 
     prech_req_r_i_1
       (.I0(wrcal_prech_req),
        .I1(rdlvl_prech_req),
        .I2(dqs_found_prech_req),
        .I3(I1),
        .O(prech_req));
FDRE rd_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
FDRE rd_active_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r1),
        .Q(rd_active_r2),
        .R(1'b0));
FDRE rd_active_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r2),
        .Q(rd_active_r3),
        .R(1'b0));
FDRE rd_active_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r3),
        .Q(rd_active_r4),
        .R(1'b0));
FDRE rd_active_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r4),
        .Q(rd_active_r5),
        .R(1'b0));
FDRE rd_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[1]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .O(\n_0_tap_inc_wait_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'hEFEEFFFF)) 
     \tap_inc_wait_cnt[3]_i_1 
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(I77),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(\n_0_cal2_state_r_reg[1] ),
        .I4(\n_0_cal2_state_r_reg[2] ),
        .O(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .I2(tap_inc_wait_cnt_reg__0[2]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg__0[0]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg__0[1]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_tap_inc_wait_cnt[2]_i_1 ),
        .Q(tap_inc_wait_cnt_reg__0[2]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg__0[3]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     wrcal_done_i_1
       (.I0(cal2_done_r),
        .I1(O3),
        .O(n_0_wrcal_done_i_1));
FDRE wrcal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrcal_done_i_1),
        .Q(O3),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT5 #(
    .INIT(32'hF0F034F4)) 
     \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(prech_done),
        .I2(wrcal_dqs_cnt_r[0]),
        .I3(wrcal_dqs_cnt_r[1]),
        .I4(\n_0_wrcal_dqs_cnt_r[1]_i_2 ),
        .O(\n_0_wrcal_dqs_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT5 #(
    .INIT(32'hFF003700)) 
     \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(prech_done),
        .I2(wrcal_dqs_cnt_r[0]),
        .I3(wrcal_dqs_cnt_r[1]),
        .I4(\n_0_wrcal_dqs_cnt_r[1]_i_2 ),
        .O(\n_0_wrcal_dqs_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_wrcal_dqs_cnt_r[1]_i_2 ));
FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_dqs_cnt_r[0]_i_1 ),
        .Q(wrcal_dqs_cnt_r[0]),
        .R(I76));
FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_dqs_cnt_r[1]_i_1 ),
        .Q(wrcal_dqs_cnt_r[1]),
        .R(I76));
FDRE wrcal_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFFDFF00000100)) 
     wrlvl_byte_redo_i_1
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(pat1_data_match_r1),
        .I2(\n_0_cal2_state_r[1]_i_2 ),
        .I3(\n_0_cal2_state_r[2]_i_3 ),
        .I4(n_0_wrlvl_byte_redo_i_2),
        .I5(wrlvl_byte_redo),
        .O(n_0_wrlvl_byte_redo_i_1));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT2 #(
    .INIT(4'h8)) 
     wrlvl_byte_redo_i_2
       (.I0(pat2_data_match_r),
        .I1(n_0_pat1_detect_reg),
        .O(n_0_wrlvl_byte_redo_i_2));
FDRE wrlvl_byte_redo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrlvl_byte_redo_i_1),
        .Q(wrlvl_byte_redo),
        .R(I7));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ddr_phy_wrlvl_off_delay" *) 
module mig_7series_0_mig_7series_v2_3_ddr_phy_wrlvl_off_delay
   (O1,
    dqs_po_dec_done,
    C_po_coarse_enable63_out,
    D_po_coarse_enable90_out,
    A_po_coarse_enable128_out,
    po_en_s2_f,
    phy_mc_go,
    CLK,
    calib_zero_inputs,
    I1,
    I2,
    calib_zero_ctrl,
    pi_fine_dly_dec_done,
    I77,
    I8);
  output O1;
  output dqs_po_dec_done;
  output C_po_coarse_enable63_out;
  output D_po_coarse_enable90_out;
  output A_po_coarse_enable128_out;
  output po_en_s2_f;
  input phy_mc_go;
  input CLK;
  input calib_zero_inputs;
  input I1;
  input I2;
  input calib_zero_ctrl;
  input pi_fine_dly_dec_done;
  input I77;
  input [0:0]I8;

  wire A_po_coarse_enable128_out;
  wire CLK;
  wire C_po_coarse_enable63_out;
  wire D_po_coarse_enable90_out;
  wire I1;
  wire I2;
  wire I77;
  wire [0:0]I8;
  wire O1;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire delay_cnt_r0;
  wire [5:0]delay_cnt_r0__0;
  wire [5:0]delay_cnt_r_reg__0;
  wire delay_done;
  wire dqs_po_dec_done;
  wire [1:0]lane_cnt_dqs_c_r;
  wire [1:0]lane_cnt_po_r;
  wire n_0_cmd_delay_start_r5_reg_srl5;
  wire n_0_cmd_delay_start_r6_reg;
  wire \n_0_delay_cnt_r[1]_i_1 ;
  wire \n_0_delay_cnt_r[4]_i_1 ;
  wire \n_0_delay_cnt_r[5]_i_1 ;
  wire n_0_delay_done_i_1;
  wire n_0_delay_done_i_2;
  wire n_0_delay_done_r3_reg_srl3;
  wire \n_0_lane_cnt_dqs_c_r[0]_i_1 ;
  wire \n_0_lane_cnt_dqs_c_r[1]_i_1 ;
  wire \n_0_lane_cnt_po_r[0]_i_1 ;
  wire \n_0_lane_cnt_po_r[1]_i_1 ;
  wire \n_0_lane_cnt_po_r[1]_i_2 ;
  wire \n_0_po_delay_cnt_r[1]_i_1 ;
  wire \n_0_po_delay_cnt_r[4]_i_1 ;
  wire \n_0_po_delay_cnt_r[5]_i_1 ;
  wire n_0_po_delay_done_i_1;
  wire n_0_po_delay_done_r3_reg_srl3;
  wire n_0_po_en_stg2_c_i_1;
  wire n_0_po_en_stg2_f_i_1;
  wire phy_mc_go;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire po_delay_cnt_r0;
  wire [5:0]po_delay_cnt_r0__0;
  wire [5:0]po_delay_cnt_r_reg__0;
  wire po_delay_done;
  wire po_en_s2_f;
  wire po_en_stg2_c;
  wire po_en_stg2_c0;
  wire po_en_stg2_f;
  wire po_en_stg2_f0;
  wire [0:0]po_enstg2_c;

(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 " *) 
   SRL16E cmd_delay_start_r5_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(phy_mc_go),
        .Q(n_0_cmd_delay_start_r5_reg_srl5));
FDRE cmd_delay_start_r6_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cmd_delay_start_r5_reg_srl5),
        .Q(n_0_cmd_delay_start_r6_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \delay_cnt_r[0]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0[0]));
LUT2 #(
    .INIT(4'h9)) 
     \delay_cnt_r[1]_i_1 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[0]),
        .O(\n_0_delay_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \delay_cnt_r[2]_i_1 
       (.I0(delay_cnt_r_reg__0[2]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(delay_cnt_r_reg__0[1]),
        .O(delay_cnt_r0__0[2]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \delay_cnt_r[3]_i_1 
       (.I0(delay_cnt_r_reg__0[3]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0[3]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \delay_cnt_r[4]_i_1 
       (.I0(delay_cnt_r_reg__0[4]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[3]),
        .O(\n_0_delay_cnt_r[4]_i_1 ));
LUT3 #(
    .INIT(8'hDF)) 
     \delay_cnt_r[5]_i_1 
       (.I0(pi_fine_dly_dec_done_r),
        .I1(I77),
        .I2(po_en_stg2_c0),
        .O(\n_0_delay_cnt_r[5]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .O(delay_cnt_r0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \delay_cnt_r[5]_i_3 
       (.I0(delay_cnt_r_reg__0[5]),
        .I1(delay_cnt_r_reg__0[4]),
        .I2(delay_cnt_r_reg__0[3]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[1]),
        .I5(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \delay_cnt_r[5]_i_4 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[5]),
        .I3(delay_cnt_r_reg__0[4]),
        .I4(delay_cnt_r_reg__0[3]),
        .I5(delay_cnt_r_reg__0[2]),
        .O(po_en_stg2_c0));
FDRE \delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[0]),
        .Q(delay_cnt_r_reg__0[0]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
FDSE \delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[1]_i_1 ),
        .Q(delay_cnt_r_reg__0[1]),
        .S(\n_0_delay_cnt_r[5]_i_1 ));
FDRE \delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[2]),
        .Q(delay_cnt_r_reg__0[2]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
FDRE \delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[3]),
        .Q(delay_cnt_r_reg__0[3]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
FDRE \delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[4]_i_1 ),
        .Q(delay_cnt_r_reg__0[4]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
FDRE \delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0[5]),
        .Q(delay_cnt_r_reg__0[5]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
     delay_done_i_1
       (.I0(delay_done),
        .I1(n_0_delay_done_i_2),
        .I2(lane_cnt_dqs_c_r[1]),
        .I3(lane_cnt_dqs_c_r[0]),
        .I4(pi_fine_dly_dec_done_r),
        .I5(I77),
        .O(n_0_delay_done_i_1));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     delay_done_i_2
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[5]),
        .I3(delay_cnt_r_reg__0[4]),
        .I4(delay_cnt_r_reg__0[3]),
        .I5(delay_cnt_r_reg__0[2]),
        .O(n_0_delay_done_i_2));
(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 " *) 
   SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(delay_done),
        .Q(n_0_delay_done_r3_reg_srl3));
FDRE delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_delay_done_r3_reg_srl3),
        .Q(O1),
        .R(1'b0));
FDRE delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_delay_done_i_1),
        .Q(delay_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \lane_cnt_dqs_c_r[0]_i_1 
       (.I0(n_0_delay_done_i_2),
        .I1(po_en_stg2_c),
        .I2(lane_cnt_dqs_c_r[0]),
        .O(\n_0_lane_cnt_dqs_c_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \lane_cnt_dqs_c_r[1]_i_1 
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(po_en_stg2_c),
        .I2(n_0_delay_done_i_2),
        .I3(lane_cnt_dqs_c_r[1]),
        .O(\n_0_lane_cnt_dqs_c_r[1]_i_1 ));
FDRE \lane_cnt_dqs_c_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_dqs_c_r[0]_i_1 ),
        .Q(lane_cnt_dqs_c_r[0]),
        .R(I8));
FDRE \lane_cnt_dqs_c_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_dqs_c_r[1]_i_1 ),
        .Q(lane_cnt_dqs_c_r[1]),
        .R(I8));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \lane_cnt_po_r[0]_i_1 
       (.I0(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I1(po_en_stg2_f),
        .I2(lane_cnt_po_r[0]),
        .O(\n_0_lane_cnt_po_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \lane_cnt_po_r[1]_i_1 
       (.I0(lane_cnt_po_r[0]),
        .I1(po_en_stg2_f),
        .I2(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I3(lane_cnt_po_r[1]),
        .O(\n_0_lane_cnt_po_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \lane_cnt_po_r[1]_i_2 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[5]),
        .I3(po_delay_cnt_r_reg__0[4]),
        .I4(po_delay_cnt_r_reg__0[3]),
        .I5(po_delay_cnt_r_reg__0[2]),
        .O(\n_0_lane_cnt_po_r[1]_i_2 ));
FDRE \lane_cnt_po_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_po_r[0]_i_1 ),
        .Q(lane_cnt_po_r[0]),
        .R(I8));
FDRE \lane_cnt_po_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_po_r[1]_i_1 ),
        .Q(lane_cnt_po_r[1]),
        .R(I8));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     phaser_out_i_1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(I1),
        .I3(I2),
        .O(C_po_coarse_enable63_out));
LUT4 #(
    .INIT(16'h0400)) 
     phaser_out_i_1__0
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(calib_zero_ctrl),
        .I3(I2),
        .O(D_po_coarse_enable90_out));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     phaser_out_i_1__1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(I1),
        .I3(I2),
        .O(A_po_coarse_enable128_out));
FDRE pi_fine_dly_dec_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_fine_dly_dec_done),
        .Q(pi_fine_dly_dec_done_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \po_delay_cnt_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0[0]));
LUT2 #(
    .INIT(4'h9)) 
     \po_delay_cnt_r[1]_i_1 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .O(\n_0_po_delay_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \po_delay_cnt_r[2]_i_1 
       (.I0(po_delay_cnt_r_reg__0[2]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .O(po_delay_cnt_r0__0[2]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \po_delay_cnt_r[3]_i_1 
       (.I0(po_delay_cnt_r_reg__0[3]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0[3]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \po_delay_cnt_r[4]_i_1 
       (.I0(po_delay_cnt_r_reg__0[4]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[3]),
        .O(\n_0_po_delay_cnt_r[4]_i_1 ));
LUT3 #(
    .INIT(8'hF7)) 
     \po_delay_cnt_r[5]_i_1 
       (.I0(po_en_stg2_f0),
        .I1(n_0_cmd_delay_start_r6_reg),
        .I2(I77),
        .O(\n_0_po_delay_cnt_r[5]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \po_delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .O(po_delay_cnt_r0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \po_delay_cnt_r[5]_i_3 
       (.I0(po_delay_cnt_r_reg__0[5]),
        .I1(po_delay_cnt_r_reg__0[4]),
        .I2(po_delay_cnt_r_reg__0[3]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[1]),
        .I5(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \po_delay_cnt_r[5]_i_4 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[5]),
        .I3(po_delay_cnt_r_reg__0[4]),
        .I4(po_delay_cnt_r_reg__0[3]),
        .I5(po_delay_cnt_r_reg__0[2]),
        .O(po_en_stg2_f0));
FDSE \po_delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[0]),
        .Q(po_delay_cnt_r_reg__0[0]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
FDRE \po_delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[1]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[1]),
        .R(\n_0_po_delay_cnt_r[5]_i_1 ));
FDSE \po_delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[2]),
        .Q(po_delay_cnt_r_reg__0[2]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
FDSE \po_delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[3]),
        .Q(po_delay_cnt_r_reg__0[3]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
FDSE \po_delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[4]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[4]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
FDRE \po_delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0[5]),
        .Q(po_delay_cnt_r_reg__0[5]),
        .R(\n_0_po_delay_cnt_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
     po_delay_done_i_1
       (.I0(po_delay_done),
        .I1(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I2(lane_cnt_po_r[1]),
        .I3(lane_cnt_po_r[0]),
        .I4(n_0_cmd_delay_start_r6_reg),
        .I5(I77),
        .O(n_0_po_delay_done_i_1));
(* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 " *) 
   SRL16E po_delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(po_delay_done),
        .Q(n_0_po_delay_done_r3_reg_srl3));
FDRE po_delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_delay_done_r3_reg_srl3),
        .Q(dqs_po_dec_done),
        .R(1'b0));
FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_delay_done_i_1),
        .Q(po_delay_done),
        .R(1'b0));
FDRE po_en_s2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_c),
        .Q(po_enstg2_c),
        .R(1'b0));
FDRE po_en_s2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_f),
        .Q(po_en_s2_f),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00000600)) 
     po_en_stg2_c_i_1
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .I2(I77),
        .I3(pi_fine_dly_dec_done_r),
        .I4(delay_done),
        .O(n_0_po_en_stg2_c_i_1));
FDRE po_en_stg2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_en_stg2_c_i_1),
        .Q(po_en_stg2_c),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00000600)) 
     po_en_stg2_f_i_1
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .I2(I77),
        .I3(n_0_cmd_delay_start_r6_reg),
        .I4(po_delay_done),
        .O(n_0_po_en_stg2_f_i_1));
FDRE po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_en_stg2_f_i_1),
        .Q(po_en_stg2_f),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_infrastructure" *) 
module mig_7series_0_mig_7series_v2_3_infrastructure
   (freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    O1,
    ui_clk_sync_rst,
    SR,
    O2,
    SS,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    pll_locked,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    I1,
    AS,
    I2,
    insert_maint_r,
    I3,
    prbs_rdlvl_done_pulse,
    samp_edge_cnt0_en_r,
    I4,
    pi_cnt_dec,
    I5);
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output CLK;
  output O1;
  output ui_clk_sync_rst;
  output [0:0]SR;
  output [0:0]O2;
  output [0:0]SS;
  output O3;
  output [0:0]O4;
  output O5;
  output O6;
  output [2:0]O7;
  output [2:0]O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output pll_locked;
  output O15;
  output O16;
  output O17;
  output O18;
  output [0:0]O19;
  output [0:0]O20;
  output [0:0]O21;
  input I1;
  input [0:0]AS;
  input I2;
  input insert_maint_r;
  input I3;
  input prbs_rdlvl_done_pulse;
  input samp_edge_cnt0_en_r;
  input I4;
  input pi_cnt_dec;
  input I5;

  wire [0:0]AS;
  wire CLK;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [0:0]O19;
  wire [0:0]O2;
  wire [0:0]O20;
  wire [0:0]O21;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire [2:0]O7;
  wire [2:0]O8;
  wire O9;
  wire [0:0]SS;
  wire auxout_clk_i;
  wire clk_pll_i;
  wire freq_refclk;
  wire insert_maint_r;
  wire mem_refclk;
  wire mmcm_ps_clk_bufg_in;
  wire \n_0_gen_mmcm.mmcm_i_i_1 ;
  wire \n_0_gen_mmcm.u_bufg_mmcm_ps_clk ;
  wire n_0_u_bufh_auxout_clk;
  wire \n_17_gen_mmcm.mmcm_i ;
  wire pi_cnt_dec;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire prbs_rdlvl_done_pulse;
  wire [11:0]rst_sync_r;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire rst_sync_r1;
  wire [11:0]rstdiv0_sync_r;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "50" *)   wire ui_clk_sync_rst;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  assign SR[0] = ui_clk_sync_rst;
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \cnt_shift_r[3]_i_1 
       (.I0(O9),
        .I1(I5),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \complex_num_reads[2]_i_2 
       (.I0(O10),
        .I1(I3),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \complex_row1_rd_cnt[2]_i_2 
       (.I0(O10),
        .I1(prbs_rdlvl_done_pulse),
        .O(O17));
(* BOX_TYPE = "PRIMITIVE" *) 
   MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(12.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(24.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("TRUE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
     \gen_mmcm.mmcm_i 
       (.CLKFBIN(CLK),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_ps_clk_bufg_in),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(\NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(O1),
        .PSCLK(CLK),
        .PSDONE(\n_17_gen_mmcm.mmcm_i ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(\n_0_gen_mmcm.mmcm_i_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_mmcm.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(\n_0_gen_mmcm.mmcm_i_i_1 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \gen_mmcm.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h7)) 
     phaser_ref_i_i_1
       (.I0(O1),
        .I1(pll_locked_i),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h8)) 
     phy_control_i_i_2
       (.I0(pll_locked_i),
        .I1(O1),
        .O(pll_locked));
(* BOX_TYPE = "PRIMITIVE" *) 
   PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(4),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(5.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
     plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(I1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(auxout_clk_i),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
LUT2 #(
    .INIT(4'h1)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_2 
       (.I0(O11),
        .I1(insert_maint_r),
        .O(O15));
FDPE rst_sync_r1_reg
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(I2),
        .Q(rst_sync_r1));
FDPE \rst_sync_r_reg[0] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(I2),
        .Q(rst_sync_r[0]));
FDPE \rst_sync_r_reg[10] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(I2),
        .Q(rst_sync_r[10]));
FDPE \rst_sync_r_reg[11] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(I2),
        .Q(rst_sync_r[11]));
FDPE \rst_sync_r_reg[1] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(I2),
        .Q(rst_sync_r[1]));
FDPE \rst_sync_r_reg[2] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(I2),
        .Q(rst_sync_r[2]));
FDPE \rst_sync_r_reg[3] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(I2),
        .Q(rst_sync_r[3]));
FDPE \rst_sync_r_reg[4] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(I2),
        .Q(rst_sync_r[4]));
FDPE \rst_sync_r_reg[5] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(I2),
        .Q(rst_sync_r[5]));
FDPE \rst_sync_r_reg[6] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(I2),
        .Q(rst_sync_r[6]));
FDPE \rst_sync_r_reg[7] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(I2),
        .Q(rst_sync_r[7]));
FDPE \rst_sync_r_reg[8] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(I2),
        .Q(rst_sync_r[8]));
FDPE \rst_sync_r_reg[9] 
       (.C(\n_0_gen_mmcm.u_bufg_mmcm_ps_clk ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(I2),
        .Q(rst_sync_r[9]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(ui_clk_sync_rst));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O2));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(SS));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O3));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O8[0]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O9));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O10));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O11));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__14
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O12));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__15
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O13));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O4));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O5));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O6));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O7[2]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O7[1]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O7[0]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O8[2]));
(* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
   FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(I2),
        .Q(O8[1]));
FDPE \rstdiv0_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(I2),
        .Q(rstdiv0_sync_r[0]));
FDPE \rstdiv0_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[10]));
FDPE \rstdiv0_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[11]));
FDPE \rstdiv0_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[1]));
FDPE \rstdiv0_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[2]));
FDPE \rstdiv0_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[3]));
FDPE \rstdiv0_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[4]));
FDPE \rstdiv0_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[5]));
FDPE \rstdiv0_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[6]));
FDPE \rstdiv0_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[7]));
FDPE \rstdiv0_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[8]));
FDPE \rstdiv0_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(I2),
        .Q(rstdiv0_sync_r[9]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \samp_edge_cnt0_r[0]_i_1 
       (.I0(O9),
        .I1(samp_edge_cnt0_en_r),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tap_cnt_cpt_r[5]_i_1 
       (.I0(O9),
        .I1(I4),
        .O(O19));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(CLK));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH u_bufh_auxout_clk
       (.I(auxout_clk_i),
        .O(n_0_u_bufh_auxout_clk));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_cnt_r[3]_i_1 
       (.I0(O9),
        .I1(pi_cnt_dec),
        .O(O20));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_iodelay_ctrl" *) 
module mig_7series_0_mig_7series_v2_3_iodelay_ctrl
   (O1,
    AS,
    I1,
    sys_rst,
    I2,
    ref_dll_lock);
  output O1;
  output [0:0]AS;
  input I1;
  input sys_rst;
  input I2;
  input ref_dll_lock;

  wire [0:0]AS;
  wire I1;
  wire I2;
  wire O1;
  wire [0:0]iodelay_ctrl_rdy;
  wire \n_0_rst_ref_sync_r_reg[0][0] ;
  wire \n_0_rst_ref_sync_r_reg[0][10] ;
  wire \n_0_rst_ref_sync_r_reg[0][11] ;
  wire \n_0_rst_ref_sync_r_reg[0][12] ;
  wire \n_0_rst_ref_sync_r_reg[0][13] ;
  wire \n_0_rst_ref_sync_r_reg[0][14] ;
  wire \n_0_rst_ref_sync_r_reg[0][1] ;
  wire \n_0_rst_ref_sync_r_reg[0][2] ;
  wire \n_0_rst_ref_sync_r_reg[0][3] ;
  wire \n_0_rst_ref_sync_r_reg[0][4] ;
  wire \n_0_rst_ref_sync_r_reg[0][5] ;
  wire \n_0_rst_ref_sync_r_reg[0][6] ;
  wire \n_0_rst_ref_sync_r_reg[0][7] ;
  wire \n_0_rst_ref_sync_r_reg[0][8] ;
  wire \n_0_rst_ref_sync_r_reg[0][9] ;
  wire ref_dll_lock;
  wire sys_rst;

LUT1 #(
    .INIT(2'h1)) 
     plle2_i_i_1
       (.I0(sys_rst),
        .O(AS));
FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][0] ));
FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][9] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][10] ));
FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][10] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][11] ));
FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][11] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][12] ));
FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][12] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][13] ));
FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][13] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][14] ));
FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][0] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][1] ));
FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][1] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][2] ));
FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][2] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][3] ));
FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][3] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][4] ));
FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][4] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][5] ));
FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][5] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][6] ));
FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][6] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][7] ));
FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][7] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][8] ));
FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(I1),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0][8] ),
        .PRE(AS),
        .Q(\n_0_rst_ref_sync_r_reg[0][9] ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \rstdiv0_sync_r[11]_i_1 
       (.I0(sys_rst),
        .I1(iodelay_ctrl_rdy),
        .I2(I2),
        .I3(ref_dll_lock),
        .O(O1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_7SERIES_0_IODELAY_MIG0" *) 
   IDELAYCTRL u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(I1),
        .RST(\n_0_rst_ref_sync_r_reg[0][14] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_mc" *) 
module mig_7series_0_mig_7series_v2_3_mc
   (O1,
    accept_ns,
    O2,
    O3,
    app_ref_ack,
    app_zq_ack,
    O4,
    mc_cmd,
    tempmon_sample_en,
    mc_ras_n,
    mc_cas_n,
    mc_cs_n,
    mc_odt,
    mc_wrdata_en,
    O5,
    app_sr_active,
    refresh_bank_r,
    O6,
    O7,
    O8,
    O9,
    O10,
    O13,
    O11,
    Q,
    app_rd_data_end_ns,
    I25,
    phy_dout,
    O12,
    O18,
    E,
    O19,
    O20,
    O21,
    O22,
    O26,
    O23,
    O24,
    O25,
    bypass,
    O59,
    O14,
    O15,
    O16,
    O17,
    O27,
    O28,
    O29,
    O30,
    O31,
    CLK,
    was_wr0,
    I1,
    I2,
    p_145_out,
    p_106_out,
    p_67_out,
    SR,
    phy_mc_ctl_full,
    phy_mc_cmd_full,
    p_28_out,
    ADDRC,
    app_zq_ns,
    SS,
    I13,
    I3,
    app_ref_req,
    I14,
    app_en_r2,
    I15,
    app_sr_req,
    I16,
    I4,
    if_empty_v,
    I5,
    ram_init_addr,
    I6,
    DOA,
    rd_buf_indx_r,
    I7,
    ram_init_done_r,
    S,
    I19,
    I20,
    I21,
    I22,
    I23,
    I8,
    I24,
    I9,
    app_cmd_r2,
    I26,
    use_addr,
    app_hi_pri_r2,
    row,
    I27,
    phy_mc_data_full,
    I10,
    I60,
    I61,
    I62,
    I11,
    I12,
    I17,
    I18,
    I28,
    I29,
    I30);
  output O1;
  output accept_ns;
  output O2;
  output O3;
  output app_ref_ack;
  output app_zq_ack;
  output O4;
  output [1:0]mc_cmd;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [1:0]mc_cas_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output mc_wrdata_en;
  output O5;
  output app_sr_active;
  output refresh_bank_r;
  output O6;
  output O7;
  output O8;
  output O9;
  output [0:0]O10;
  output O13;
  output O11;
  output [6:0]Q;
  output app_rd_data_end_ns;
  output [2:0]I25;
  output [0:0]phy_dout;
  output [1:0]O12;
  output O18;
  output [0:0]E;
  output [2:0]O19;
  output [2:0]O20;
  output [2:0]O21;
  output [2:0]O22;
  output [3:0]O26;
  output [6:0]O23;
  output [0:0]O24;
  output [0:0]O25;
  output bypass;
  output [3:0]O59;
  output [23:0]O14;
  output [5:0]O15;
  output [1:0]O16;
  output O17;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  input CLK;
  input was_wr0;
  input I1;
  input I2;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input [0:0]SR;
  input phy_mc_ctl_full;
  input phy_mc_cmd_full;
  input p_28_out;
  input [0:0]ADDRC;
  input app_zq_ns;
  input [0:0]SS;
  input I13;
  input I3;
  input app_ref_req;
  input I14;
  input app_en_r2;
  input I15;
  input app_sr_req;
  input I16;
  input I4;
  input if_empty_v;
  input I5;
  input [3:0]ram_init_addr;
  input I6;
  input [0:0]DOA;
  input [0:0]rd_buf_indx_r;
  input I7;
  input ram_init_done_r;
  input [1:0]S;
  input [0:0]I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input I8;
  input I24;
  input I9;
  input [0:0]app_cmd_r2;
  input [0:0]I26;
  input use_addr;
  input app_hi_pri_r2;
  input [12:0]row;
  input I27;
  input phy_mc_data_full;
  input I10;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I11;
  input I12;
  input I17;
  input I18;
  input I28;
  input I29;
  input I30;

  wire [0:0]ADDRC;
  wire CLK;
  wire [0:0]DOA;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire [2:0]I25;
  wire [0:0]I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O10;
  wire O11;
  wire [1:0]O12;
  wire O13;
  wire [23:0]O14;
  wire [5:0]O15;
  wire [1:0]O16;
  wire O17;
  wire O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [6:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire [3:0]O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O4;
  wire O5;
  wire [3:0]O59;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire app_rd_data_end_ns;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire \arb_mux0/arb_select0/cke_r ;
  wire \arb_mux0/arb_select0/col_rd_wr_r ;
  wire \bank_cntrl[0].bank0/wait_for_maint_r ;
  wire \bank_cntrl[1].bank0/wait_for_maint_r ;
  wire \bank_cntrl[2].bank0/wait_for_maint_r ;
  wire \bank_cntrl[3].bank0/wait_for_maint_r ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer_ns ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer_r ;
  wire bypass;
  wire [3:0]col_data_buf_addr;
  wire col_periodic_rd;
  wire [3:0]col_wr_data_buf_addr_r;
  wire data_end;
  wire if_empty_v;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [25:0]mc_address_ns;
  wire [5:0]mc_bank_ns;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [1:1]mc_cke_ns;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cmd_ns;
  wire [0:0]mc_cs_n;
  wire [1:1]mc_cs_n_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [1:1]mc_ras_n_ns;
  wire mc_ref_zq_wip_ns;
  wire [1:1]mc_we_n_ns;
  wire mc_wrdata_en;
  wire mc_wrdata_en_ns;
  wire n_107_bank_mach0;
  wire n_12_rank_mach0;
  wire n_16_bank_mach0;
  wire n_16_rank_mach0;
  wire n_17_rank_mach0;
  wire n_18_bank_mach0;
  wire n_18_rank_mach0;
  wire n_19_bank_mach0;
  wire n_19_rank_mach0;
  wire n_20_rank_mach0;
  wire n_22_rank_mach0;
  wire n_23_rank_mach0;
  wire n_24_bank_mach0;
  wire n_24_rank_mach0;
  wire n_25_bank_mach0;
  wire n_26_bank_mach0;
  wire n_26_rank_mach0;
  wire n_27_rank_mach0;
  wire n_34_bank_mach0;
  wire n_35_bank_mach0;
  wire n_82_bank_mach0;
  wire n_83_bank_mach0;
  wire n_84_bank_mach0;
  wire n_89_bank_mach0;
  wire n_90_bank_mach0;
  wire n_95_bank_mach0;
  wire n_96_bank_mach0;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire [0:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [3:0]ram_init_addr;
  wire ram_init_done_r;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/int_read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ;
  wire [0:0]rd_buf_indx_r;
  wire read_data_valid;
  wire read_data_valid1;
  wire refresh_bank_r;
  wire [12:0]row;
  wire [2:1]rtw_cnt_r;
  wire [0:0]sending_row;
  wire sent_col;
  wire tempmon_sample_en;
  wire use_addr;
  wire was_wr0;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [1:1]wtr_cnt_r;

mig_7series_0_mig_7series_v2_3_bank_mach bank_mach0
       (.CLK(CLK),
        .D(\arb_mux0/arb_select0/cke_r ),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(read_data_valid1),
        .E(read_data_valid),
        .I1(I1),
        .I10(refresh_bank_r),
        .I11(O3),
        .I12(n_23_rank_mach0),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(n_24_rank_mach0),
        .I18(I9),
        .I19(I19),
        .I2(mc_cke_ns),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(n_22_rank_mach0),
        .I26(I26),
        .I27(col_wr_data_buf_addr_r),
        .I28(n_26_rank_mach0),
        .I29({n_12_rank_mach0,\bank_common0/rfc_zq_xsdll_timer_ns }),
        .I3(I2),
        .I30(n_27_rank_mach0),
        .I31(I27),
        .I32(I10),
        .I33(rtw_cnt_r),
        .I34(wtr_cnt_r),
        .I4(n_20_rank_mach0),
        .I5(n_17_rank_mach0),
        .I6(n_16_rank_mach0),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(n_18_rank_mach0),
        .I8(n_19_rank_mach0),
        .I9(I3),
        .O1(O1),
        .O10(O9),
        .O11(n_24_bank_mach0),
        .O12(n_25_bank_mach0),
        .O13(n_26_bank_mach0),
        .O14(\bank_common0/rfc_zq_xsdll_timer_r ),
        .O15(n_34_bank_mach0),
        .O16(n_35_bank_mach0),
        .O17({mc_address_ns[25:13],mc_address_ns[10:0]}),
        .O18(mc_bank_ns),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(data_end),
        .O24(n_82_bank_mach0),
        .O25(n_83_bank_mach0),
        .O26(n_84_bank_mach0),
        .O27(O26),
        .O28(n_89_bank_mach0),
        .O29(n_90_bank_mach0),
        .O3(O5),
        .O30(n_95_bank_mach0),
        .O31(n_96_bank_mach0),
        .O32(O23),
        .O33(O24),
        .O34(O25),
        .O35(n_107_bank_mach0),
        .O4(n_16_bank_mach0),
        .O5({mc_we_n_ns,n_18_bank_mach0}),
        .O6(n_19_bank_mach0),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(sending_row),
        .S(S),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr_r(\arb_mux0/arb_select0/col_rd_wr_r ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd(mc_cmd[0]),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r1(\rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ),
        .row(row),
        .sent_col(sent_col),
        .use_addr(use_addr),
        .wait_for_maint_r(\bank_cntrl[0].bank0/wait_for_maint_r ),
        .wait_for_maint_r_0(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_1(\bank_cntrl[2].bank0/wait_for_maint_r ),
        .wait_for_maint_r_2(\bank_cntrl[3].bank0/wait_for_maint_r ),
        .was_wr0(was_wr0),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns));
FDRE \cmd_pipe_plus.mc_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[0]),
        .Q(O14[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(O14[10]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(O14[11]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(O14[12]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(O14[13]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(O14[14]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(O14[15]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(O14[16]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(O14[17]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[1]),
        .Q(O14[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(O14[18]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(O14[19]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(O14[20]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(O14[21]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(O14[22]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(O14[23]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[2]),
        .Q(O14[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(O14[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(O14[4]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(O14[5]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(O14[6]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(O14[7]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(O14[8]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(O14[9]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(O15[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(O15[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(O15[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(O15[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(O15[4]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(O15[5]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/cke_r ),
        .Q(O16[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cke_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cke_ns),
        .Q(O16[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd_ns),
        .Q(mc_cmd[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cs_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30),
        .Q(O31),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29),
        .Q(O30),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28),
        .Q(O29),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I18),
        .Q(O28),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I17),
        .Q(O27),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I12),
        .Q(O17),
        .R(n_107_bank_mach0));
FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_19_bank_mach0),
        .Q(mc_ras_n[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns),
        .Q(mc_ras_n[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_18_bank_mach0),
        .Q(O12[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns),
        .Q(O12[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_wrdata_en_ns),
        .Q(mc_wrdata_en),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[0]),
        .Q(O59[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[1]),
        .Q(O59[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[2]),
        .Q(O59[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[3]),
        .Q(O59[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(wr_data_en),
        .R(1'b0));
mig_7series_0_mig_7series_v2_3_col_mach col_mach0
       (.ADDRC(ADDRC),
        .CLK(CLK),
        .D(col_wr_data_buf_addr_r),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(read_data_valid1),
        .DOA(DOA),
        .E(E),
        .I1(n_82_bank_mach0),
        .I11(I11),
        .I16(I16),
        .I2(I1),
        .I3(read_data_valid),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O4),
        .O13(O13),
        .O18(O18),
        .O2(O10),
        .O23(data_end),
        .O3(O11),
        .Q(Q),
        .SS(SS),
        .app_rd_data_end_ns(app_rd_data_end_ns),
        .bypass(bypass),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr_r(\arb_mux0/arb_select0/col_rd_wr_r ),
        .if_empty_v(if_empty_v),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd[0]),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .mc_wrdata_en_ns(mc_wrdata_en_ns),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .rd_buf_indx_r(rd_buf_indx_r),
        .wr_data_en(wr_data_en),
        .wr_data_offset_ns(wr_data_offset_ns));
FDRE mc_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_30_35_i_2__2
       (.I0(mc_ras_n[1]),
        .I1(I7),
        .O(phy_dout));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_1__2
       (.I0(O12[1]),
        .I1(I7),
        .O(I25[0]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_3__2
       (.I0(mc_cs_n),
        .I1(I7),
        .O(I25[1]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_72_77_i_2__1
       (.I0(mc_cas_n[1]),
        .I1(I7),
        .O(I25[2]));
mig_7series_0_mig_7series_v2_3_rank_mach rank_mach0
       (.CLK(CLK),
        .D(mc_cke_ns),
        .I1(n_16_bank_mach0),
        .I10(n_26_bank_mach0),
        .I11(n_83_bank_mach0),
        .I12(n_90_bank_mach0),
        .I13(I13),
        .I14(I14),
        .I15(n_89_bank_mach0),
        .I16(I16),
        .I17(n_95_bank_mach0),
        .I18(I8),
        .I19(n_84_bank_mach0),
        .I2(O1),
        .I20(\arb_mux0/arb_select0/cke_r ),
        .I21(sending_row),
        .I29({n_12_rank_mach0,\bank_common0/rfc_zq_xsdll_timer_ns }),
        .I3(I3),
        .I4(O2),
        .I5(n_96_bank_mach0),
        .I6(n_34_bank_mach0),
        .I7(n_35_bank_mach0),
        .I8(n_24_bank_mach0),
        .I9(n_25_bank_mach0),
        .O1(O3),
        .O10(n_23_rank_mach0),
        .O11(n_24_rank_mach0),
        .O12(n_26_rank_mach0),
        .O13(n_27_rank_mach0),
        .O14(\bank_common0/rfc_zq_xsdll_timer_r ),
        .O2(refresh_bank_r),
        .O3(n_16_rank_mach0),
        .O4(n_17_rank_mach0),
        .O5(n_18_rank_mach0),
        .O6(n_19_rank_mach0),
        .O7(n_20_rank_mach0),
        .O8(wtr_cnt_r),
        .O9(n_22_rank_mach0),
        .Q(rtw_cnt_r),
        .SR(SR),
        .SS(SS),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r1(\rank_cntrl[0].rank_cntrl0/read_this_rank_r1 ),
        .wait_for_maint_r(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_0(\bank_cntrl[0].bank0/wait_for_maint_r ),
        .wait_for_maint_r_1(\bank_cntrl[2].bank0/wait_for_maint_r ),
        .wait_for_maint_r_2(\bank_cntrl[3].bank0/wait_for_maint_r ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_mem_intfc" *) 
module mig_7series_0_mig_7series_v2_3_mem_intfc
   (periodic_rd_ack_r,
    accept_ns,
    O1,
    periodic_rd_r,
    app_ref_ack,
    app_zq_ack,
    wr_data_offset,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O2,
    O3,
    O4,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    init_complete_r_timing,
    O5,
    O6,
    init_calib_complete,
    periodic_rd_cntr_r,
    app_sr_active,
    samp_edge_cnt0_en_r,
    O8,
    O7,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    Q,
    rd_data_en,
    app_rd_data_end_ns,
    O15,
    phy_dout,
    O16,
    O17,
    O18,
    E,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    DIB,
    DIC,
    DIA,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    D,
    O57,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    p_0_in1_in,
    O70,
    wr_en,
    wr_en_2,
    wr_en_3,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    was_wr0,
    I1,
    I2,
    p_145_out,
    p_106_out,
    p_67_out,
    SR,
    p_28_out,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    I3,
    I4,
    pll_locked,
    I5,
    I6,
    I7,
    I8,
    SS,
    I9,
    I10,
    I11,
    I12,
    I13,
    app_ref_req,
    I14,
    app_en_r2,
    I15,
    app_sr_req,
    I16,
    ram_init_addr,
    DOA,
    ram_init_done_r,
    I17,
    rd_buf_indx_r,
    I18,
    S,
    I19,
    I20,
    I21,
    I22,
    I23,
    app_zq_req,
    I24,
    I25,
    app_cmd_r2,
    I26,
    use_addr,
    app_hi_pri_r2,
    row,
    I27,
    I28,
    mem_out,
    DOB,
    I29,
    DOC,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72);
  output periodic_rd_ack_r;
  output accept_ns;
  output O1;
  output periodic_rd_r;
  output app_ref_ack;
  output app_zq_ack;
  output wr_data_offset;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output O2;
  output [1:0]O3;
  output O4;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output init_complete_r_timing;
  output O5;
  output O6;
  output init_calib_complete;
  output periodic_rd_cntr_r;
  output app_sr_active;
  output samp_edge_cnt0_en_r;
  output O8;
  output O7;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output [5:0]Q;
  output rd_data_en;
  output app_rd_data_end_ns;
  output O15;
  output [23:0]phy_dout;
  output [35:0]O16;
  output [35:0]O17;
  output O18;
  output [0:0]E;
  output [2:0]O19;
  output [2:0]O20;
  output [2:0]O21;
  output [2:0]O22;
  output [6:0]O23;
  output [0:0]O24;
  output [0:0]O25;
  output [3:0]O26;
  output O27;
  output [1:0]DIB;
  output [1:0]DIC;
  output [1:0]DIA;
  output [1:0]O28;
  output [1:0]O29;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [63:0]D;
  output [65:0]O57;
  output [59:0]O58;
  output [3:0]O59;
  output O60;
  output O61;
  output [3:0]O62;
  output [3:0]O63;
  output [3:0]O64;
  output [3:0]O65;
  output O66;
  output O67;
  output [3:0]O68;
  output [3:0]O69;
  output p_0_in1_in;
  output O70;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input was_wr0;
  input I1;
  input I2;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input [0:0]SR;
  input p_28_out;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input I3;
  input I4;
  input pll_locked;
  input [0:0]I5;
  input I6;
  input I7;
  input [2:0]I8;
  input [0:0]SS;
  input I9;
  input I10;
  input [0:0]I11;
  input I12;
  input I13;
  input app_ref_req;
  input I14;
  input app_en_r2;
  input I15;
  input app_sr_req;
  input I16;
  input [3:0]ram_init_addr;
  input [0:0]DOA;
  input ram_init_done_r;
  input I17;
  input [0:0]rd_buf_indx_r;
  input [71:0]I18;
  input [1:0]S;
  input [0:0]I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input app_zq_req;
  input I24;
  input I25;
  input [0:0]app_cmd_r2;
  input [0:0]I26;
  input use_addr;
  input app_hi_pri_r2;
  input [12:0]row;
  input I27;
  input I28;
  input [31:0]mem_out;
  input [1:0]DOB;
  input [1:0]I29;
  input [1:0]DOC;
  input [1:0]I30;
  input [1:0]I31;
  input [1:0]I32;
  input [1:0]I33;
  input [1:0]I34;
  input [1:0]I35;
  input [1:0]I36;
  input [1:0]I37;
  input [1:0]I38;
  input [1:0]I39;
  input [1:0]I40;
  input [1:0]I41;
  input [1:0]I42;
  input [31:0]I43;
  input [1:0]I44;
  input [1:0]I45;
  input [1:0]I46;
  input [1:0]I47;
  input [1:0]I48;
  input [1:0]I49;
  input [1:0]I50;
  input [1:0]I51;
  input [1:0]I52;
  input [1:0]I53;
  input [1:0]I54;
  input [1:0]I55;
  input [1:0]I56;
  input [1:0]I57;
  input [1:0]I58;
  input [1:0]I59;
  input [3:0]I60;
  input [2:0]I61;
  input [9:0]I62;
  input I63;
  input [0:0]I64;
  input [0:0]I65;
  input I66;
  input [0:0]I67;
  input [2:0]I68;
  input [11:0]I69;
  input [77:0]I70;
  input [79:0]I71;
  input [77:0]I72;

  wire CLK;
  wire [63:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [71:0]I18;
  wire [0:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire [0:0]I26;
  wire I27;
  wire I28;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [31:0]I43;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire [0:0]I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I63;
  wire [0:0]I64;
  wire [0:0]I65;
  wire I66;
  wire [0:0]I67;
  wire [2:0]I68;
  wire [11:0]I69;
  wire I7;
  wire [77:0]I70;
  wire [79:0]I71;
  wire [77:0]I72;
  wire [2:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire [35:0]O16;
  wire [35:0]O17;
  wire O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [6:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire [3:0]O26;
  wire O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire [1:0]O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [65:0]O57;
  wire [59:0]O58;
  wire [3:0]O59;
  wire O6;
  wire O60;
  wire O61;
  wire [3:0]O62;
  wire [3:0]O63;
  wire [3:0]O64;
  wire [3:0]O65;
  wire O66;
  wire O67;
  wire [3:0]O68;
  wire [3:0]O69;
  wire O7;
  wire O70;
  wire O8;
  wire O9;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire app_rd_data_end_ns;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire [0:0]\col_mach0/tail_ns ;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire init_calib_complete;
  wire init_complete_r_timing;
  wire [25:0]mc_address;
  wire [5:0]mc_bank;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire n_105_mc0;
  wire n_106_mc0;
  wire n_107_mc0;
  wire n_108_mc0;
  wire n_109_mc0;
  wire n_110_mc0;
  wire n_117_ddr_phy_top0;
  wire n_119_ddr_phy_top0;
  wire n_121_ddr_phy_top0;
  wire n_28_mc0;
  wire n_33_ddr_phy_top0;
  wire n_35_mc0;
  wire n_36_mc0;
  wire n_37_ddr_phy_top0;
  wire n_37_mc0;
  wire n_38_ddr_phy_top0;
  wire n_435_ddr_phy_top0;
  wire n_436_ddr_phy_top0;
  wire n_437_ddr_phy_top0;
  wire n_438_ddr_phy_top0;
  wire n_439_ddr_phy_top0;
  wire n_440_ddr_phy_top0;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [23:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pll_locked;
  wire [3:0]ram_init_addr;
  wire ram_init_done_r;
  wire \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ;
  wire \rank_mach0/rank_common0/app_zq_ns ;
  wire [0:0]rd_buf_indx_r;
  wire rd_data_en;
  wire ref_dll_lock;
  wire [12:0]row;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_sample_en;
  wire \u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v ;
  wire \u_ui_top/ui_rd_data0/bypass ;
  wire use_addr;
  wire was_wr0;
  wire wr_data_offset;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;

mig_7series_0_mig_7series_v2_3_ddr_phy_top ddr_phy_top0
       (.ADDRC(\col_mach0/tail_ns ),
        .CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOB(DOB),
        .DOC(DOC),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(mc_cke),
        .I14(n_110_mc0),
        .I15(n_109_mc0),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(n_108_mc0),
        .I2(mc_bank),
        .I20(n_107_mc0),
        .I21(n_106_mc0),
        .I22(n_105_mc0),
        .I23({mc_address[25:13],mc_address[10:0]}),
        .I24(mc_we_n),
        .I25({n_35_mc0,n_36_mc0,n_37_mc0}),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I7(I7),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I8(I8),
        .I9(I9),
        .O1(O2),
        .O10(O7),
        .O11(rd_data_en),
        .O12(n_117_ddr_phy_top0),
        .O13(n_119_ddr_phy_top0),
        .O14(n_121_ddr_phy_top0),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O57),
        .O19(O60),
        .O2(O4),
        .O20(O61),
        .O21(O62),
        .O22(O64),
        .O23(O66),
        .O24(O67),
        .O25(O68),
        .O26(n_435_ddr_phy_top0),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(n_33_ddr_phy_top0),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O5),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(n_436_ddr_phy_top0),
        .O58(O58),
        .O59(n_437_ddr_phy_top0),
        .O6(O6),
        .O60(n_438_ddr_phy_top0),
        .O61(n_439_ddr_phy_top0),
        .O62(n_440_ddr_phy_top0),
        .O63(O63),
        .O65(O65),
        .O69(O69),
        .O7(n_37_ddr_phy_top0),
        .O70(O70),
        .O8(n_38_ddr_phy_top0),
        .O9(O8),
        .Q(n_28_mc0),
        .SR(SR),
        .SS(SS),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .app_zq_req(app_zq_req),
        .bypass(\u_ui_top/ui_rd_data0/bypass ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .if_empty_v(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v ),
        .init_calib_complete(init_calib_complete),
        .init_complete_r_timing(init_complete_r_timing),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .phy_dout({phy_dout[23:10],phy_dout[8:0]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pll_locked(pll_locked),
        .ram_init_done_r(ram_init_done_r),
        .ref_dll_lock(ref_dll_lock),
        .refresh_bank_r(\rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .tempmon_sample_en(tempmon_sample_en),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
mig_7series_0_mig_7series_v2_3_mc mc0
       (.ADDRC(\col_mach0/tail_ns ),
        .CLK(CLK),
        .DOA(DOA),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(n_121_ddr_phy_top0),
        .I12(n_435_ddr_phy_top0),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(n_436_ddr_phy_top0),
        .I18(n_437_ddr_phy_top0),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25({n_35_mc0,n_36_mc0,n_37_mc0}),
        .I26(I26),
        .I27(I27),
        .I28(n_438_ddr_phy_top0),
        .I29(n_439_ddr_phy_top0),
        .I3(n_37_ddr_phy_top0),
        .I30(n_440_ddr_phy_top0),
        .I4(n_33_ddr_phy_top0),
        .I5(n_119_ddr_phy_top0),
        .I6(rd_data_en),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I7(n_38_ddr_phy_top0),
        .I8(n_117_ddr_phy_top0),
        .I9(I25),
        .O1(periodic_rd_ack_r),
        .O10(tail_r),
        .O11(O14),
        .O12(mc_we_n),
        .O13(O13),
        .O14({mc_address[25:13],mc_address[10:0]}),
        .O15(mc_bank),
        .O16(mc_cke),
        .O17(n_105_mc0),
        .O18(O18),
        .O19(O19),
        .O2(O1),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(n_106_mc0),
        .O28(n_107_mc0),
        .O29(n_108_mc0),
        .O3(periodic_rd_r),
        .O30(n_109_mc0),
        .O31(n_110_mc0),
        .O4(wr_data_offset),
        .O5(periodic_rd_cntr_r),
        .O59(O59),
        .O6(O9),
        .O7(O10),
        .O8(O11),
        .O9(O12),
        .Q({Q[5],n_28_mc0,Q[4:0]}),
        .S(S),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_rd_data_end_ns(app_rd_data_end_ns),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .bypass(\u_ui_top/ui_rd_data0/bypass ),
        .if_empty_v(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/if_empty_v ),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .phy_dout(phy_dout[9]),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .rd_buf_indx_r(rd_buf_indx_r),
        .refresh_bank_r(\rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ),
        .row(row),
        .tempmon_sample_en(tempmon_sample_en),
        .use_addr(use_addr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_memc_ui_top_std" *) 
module mig_7series_0_mig_7series_v2_3_memc_ui_top_std
   (insert_maint_r,
    app_ref_ack,
    app_zq_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O1,
    O2,
    O3,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    init_complete_r_timing,
    prbs_rdlvl_done_pulse,
    O4,
    init_calib_complete,
    app_sr_active,
    E,
    O5,
    O6,
    O7,
    samp_edge_cnt0_en_r,
    O8,
    pi_cnt_dec,
    phy_dout,
    O9,
    O10,
    O11,
    O12,
    O13,
    Q,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    app_rd_data,
    p_0_in1_in,
    O23,
    wr_en,
    wr_en_2,
    wr_en_3,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    I1,
    SR,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    I2,
    I3,
    pll_locked,
    I4,
    I5,
    I6,
    I7,
    SS,
    I8,
    I9,
    I10,
    app_en,
    I11,
    I12,
    app_wdf_end,
    app_wdf_wren,
    app_ref_req,
    I13,
    app_sr_req,
    I14,
    I15,
    app_zq_req,
    I16,
    I17,
    I18,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    I19,
    I20,
    I21,
    I22,
    I23,
    D,
    mem_out,
    I24,
    I25,
    I26,
    I27);
  output insert_maint_r;
  output app_ref_ack;
  output app_zq_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output O1;
  output [1:0]O2;
  output O3;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output init_complete_r_timing;
  output prbs_rdlvl_done_pulse;
  output O4;
  output init_calib_complete;
  output app_sr_active;
  output [0:0]E;
  output O5;
  output O6;
  output O7;
  output samp_edge_cnt0_en_r;
  output O8;
  output pi_cnt_dec;
  output [23:0]phy_dout;
  output [35:0]O9;
  output [35:0]O10;
  output O11;
  output O12;
  output O13;
  output [3:0]Q;
  output [3:0]O14;
  output [59:0]O15;
  output [3:0]O16;
  output [3:0]O17;
  output O18;
  output O19;
  output [3:0]O20;
  output [3:0]O21;
  output [65:0]O22;
  output [63:0]app_rd_data;
  output p_0_in1_in;
  output O23;
  output wr_en;
  output wr_en_2;
  output wr_en_3;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input I1;
  input [0:0]SR;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input I2;
  input I3;
  input pll_locked;
  input [0:0]I4;
  input I5;
  input I6;
  input [2:0]I7;
  input [0:0]SS;
  input I8;
  input I9;
  input I10;
  input app_en;
  input [0:0]I11;
  input I12;
  input app_wdf_end;
  input app_wdf_wren;
  input app_ref_req;
  input I13;
  input app_sr_req;
  input I14;
  input I15;
  input app_zq_req;
  input I16;
  input I17;
  input I18;
  input [25:0]app_addr;
  input [1:0]app_cmd;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input [0:0]I19;
  input [0:0]I20;
  input I21;
  input [0:0]I22;
  input [2:0]I23;
  input [11:0]D;
  input [31:0]mem_out;
  input [31:0]I24;
  input [77:0]I25;
  input [79:0]I26;
  input [77:0]I27;

  wire CLK;
  wire [11:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [0:0]I19;
  wire I2;
  wire [0:0]I20;
  wire I21;
  wire [0:0]I22;
  wire [2:0]I23;
  wire [31:0]I24;
  wire [77:0]I25;
  wire [79:0]I26;
  wire [77:0]I27;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire [35:0]O10;
  wire O11;
  wire O12;
  wire O13;
  wire [3:0]O14;
  wire [59:0]O15;
  wire [3:0]O16;
  wire [3:0]O17;
  wire O18;
  wire O19;
  wire [1:0]O2;
  wire [3:0]O20;
  wire [3:0]O21;
  wire [65:0]O22;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [35:0]O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire [63:0]app_rd_data_ns;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire [9:0]col;
  wire [3:0]data_buf_addr;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire init_calib_complete;
  wire init_complete_r_timing;
  wire insert_maint_r;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire \mc0/bank_mach0/p_106_out ;
  wire [2:0]\mc0/bank_mach0/p_108_out ;
  wire [12:12]\mc0/bank_mach0/p_112_out ;
  wire \mc0/bank_mach0/p_145_out ;
  wire [2:0]\mc0/bank_mach0/p_147_out ;
  wire [12:0]\mc0/bank_mach0/p_151_out ;
  wire \mc0/bank_mach0/p_28_out ;
  wire [2:0]\mc0/bank_mach0/p_30_out ;
  wire [12:9]\mc0/bank_mach0/p_34_out ;
  wire \mc0/bank_mach0/p_67_out ;
  wire [2:0]\mc0/bank_mach0/p_69_out ;
  wire [12:12]\mc0/bank_mach0/p_73_out ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire n_0_reset_reg;
  wire n_0_u_ui_top;
  wire n_105_u_ui_top;
  wire n_158_mem_intfc0;
  wire n_159_mem_intfc0;
  wire n_186_mem_intfc0;
  wire n_187_mem_intfc0;
  wire n_188_mem_intfc0;
  wire n_189_mem_intfc0;
  wire n_190_mem_intfc0;
  wire n_191_mem_intfc0;
  wire n_192_mem_intfc0;
  wire n_193_mem_intfc0;
  wire n_194_mem_intfc0;
  wire n_195_mem_intfc0;
  wire n_196_mem_intfc0;
  wire n_197_mem_intfc0;
  wire n_198_mem_intfc0;
  wire n_199_mem_intfc0;
  wire n_200_mem_intfc0;
  wire n_201_mem_intfc0;
  wire n_202_mem_intfc0;
  wire n_203_mem_intfc0;
  wire n_204_mem_intfc0;
  wire n_205_mem_intfc0;
  wire n_206_mem_intfc0;
  wire n_207_mem_intfc0;
  wire n_208_mem_intfc0;
  wire n_209_mem_intfc0;
  wire n_210_mem_intfc0;
  wire n_211_mem_intfc0;
  wire n_212_mem_intfc0;
  wire n_213_mem_intfc0;
  wire n_214_mem_intfc0;
  wire n_215_mem_intfc0;
  wire n_216_mem_intfc0;
  wire n_217_mem_intfc0;
  wire n_218_mem_intfc0;
  wire n_219_mem_intfc0;
  wire n_220_mem_intfc0;
  wire n_221_mem_intfc0;
  wire n_222_mem_intfc0;
  wire n_223_mem_intfc0;
  wire n_224_mem_intfc0;
  wire n_225_mem_intfc0;
  wire n_226_mem_intfc0;
  wire n_227_mem_intfc0;
  wire n_228_mem_intfc0;
  wire n_229_mem_intfc0;
  wire n_230_mem_intfc0;
  wire n_231_mem_intfc0;
  wire n_232_mem_intfc0;
  wire n_233_mem_intfc0;
  wire n_234_mem_intfc0;
  wire n_235_mem_intfc0;
  wire n_236_mem_intfc0;
  wire n_237_mem_intfc0;
  wire n_238_mem_intfc0;
  wire n_239_mem_intfc0;
  wire n_240_mem_intfc0;
  wire n_241_mem_intfc0;
  wire n_242_mem_intfc0;
  wire n_243_mem_intfc0;
  wire n_244_mem_intfc0;
  wire n_245_mem_intfc0;
  wire n_246_mem_intfc0;
  wire n_247_mem_intfc0;
  wire n_248_mem_intfc0;
  wire n_249_mem_intfc0;
  wire n_47_mem_intfc0;
  wire n_48_mem_intfc0;
  wire n_49_mem_intfc0;
  wire n_50_mem_intfc0;
  wire n_51_mem_intfc0;
  wire n_52_mem_intfc0;
  wire n_61_mem_intfc0;
  wire n_72_u_ui_top;
  wire n_79_u_ui_top;
  wire n_80_u_ui_top;
  wire n_81_u_ui_top;
  wire n_82_u_ui_top;
  wire n_87_u_ui_top;
  wire n_89_u_ui_top;
  wire n_90_u_ui_top;
  wire n_91_u_ui_top;
  wire [1:0]out;
  wire p_0_in1_in;
  wire [23:0]phy_dout;
  wire pi_cnt_dec;
  wire pll_locked;
  wire prbs_rdlvl_done_pulse;
  wire [3:0]ram_init_addr;
  wire ram_init_done_r;
  wire [3:0]rd_data_addr;
  wire rd_data_en;
  wire rd_data_end;
  wire rd_data_offset;
  wire ref_dll_lock;
  wire [12:0]row;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire [1:1]\ui_cmd0/app_cmd_r1 ;
  wire [1:1]\ui_cmd0/app_cmd_r2 ;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_cmd0/app_hi_pri_r2 ;
  wire \ui_rd_data0/app_rd_data_end_ns ;
  wire [1:0]\ui_rd_data0/p_0_out ;
  wire [1:0]\ui_rd_data0/p_10_out ;
  wire [1:0]\ui_rd_data0/p_11_out ;
  wire [1:0]\ui_rd_data0/p_12_out ;
  wire [1:0]\ui_rd_data0/p_13_out ;
  wire [1:0]\ui_rd_data0/p_14_out ;
  wire [1:0]\ui_rd_data0/p_15_out ;
  wire [1:0]\ui_rd_data0/p_16_out ;
  wire [1:0]\ui_rd_data0/p_17_out ;
  wire [1:0]\ui_rd_data0/p_18_out ;
  wire [1:0]\ui_rd_data0/p_19_out ;
  wire [1:0]\ui_rd_data0/p_1_out ;
  wire [1:0]\ui_rd_data0/p_20_out ;
  wire [1:0]\ui_rd_data0/p_21_out ;
  wire [1:0]\ui_rd_data0/p_22_out ;
  wire [1:0]\ui_rd_data0/p_23_out ;
  wire [1:0]\ui_rd_data0/p_24_out ;
  wire [1:0]\ui_rd_data0/p_25_out ;
  wire [1:0]\ui_rd_data0/p_26_out ;
  wire [1:0]\ui_rd_data0/p_27_out ;
  wire [1:0]\ui_rd_data0/p_28_out ;
  wire [1:0]\ui_rd_data0/p_29_out ;
  wire [1:0]\ui_rd_data0/p_31_out ;
  wire [1:0]\ui_rd_data0/p_32_out ;
  wire [1:0]\ui_rd_data0/p_33_out ;
  wire [1:0]\ui_rd_data0/p_3_out ;
  wire [1:0]\ui_rd_data0/p_4_out ;
  wire [1:0]\ui_rd_data0/p_5_out ;
  wire [1:0]\ui_rd_data0/p_6_out ;
  wire [1:0]\ui_rd_data0/p_7_out ;
  wire [1:0]\ui_rd_data0/p_8_out ;
  wire [1:0]\ui_rd_data0/p_9_out ;
  wire [4:4]\ui_rd_data0/rd_buf_indx_r ;
  wire use_addr;
  wire [63:0]wr_data;
  wire [3:0]wr_data_addr;
  wire [7:0]wr_data_mask;
  wire wr_data_offset;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;

mig_7series_0_mig_7series_v2_3_mem_intfc mem_intfc0
       (.CLK(CLK),
        .D(app_rd_data_ns),
        .DIA({n_190_mem_intfc0,n_191_mem_intfc0}),
        .DIB({n_186_mem_intfc0,n_187_mem_intfc0}),
        .DIC({n_188_mem_intfc0,n_189_mem_intfc0}),
        .DOA(n_0_u_ui_top),
        .DOB(\ui_rd_data0/p_1_out ),
        .DOC(\ui_rd_data0/p_15_out ),
        .E(n_159_mem_intfc0),
        .I1(I1),
        .I10(I9),
        .I11(I11),
        .I12(I12),
        .I13(I10),
        .I14(I13),
        .I15(E),
        .I16(I14),
        .I17(I15),
        .I18({wr_data_mask,wr_data}),
        .I19(n_81_u_ui_top),
        .I2(n_72_u_ui_top),
        .I20(n_80_u_ui_top),
        .I21(n_82_u_ui_top),
        .I22(n_105_u_ui_top),
        .I23(n_79_u_ui_top),
        .I24(n_89_u_ui_top),
        .I25(n_87_u_ui_top),
        .I26(\ui_cmd0/app_cmd_r1 ),
        .I27(I16),
        .I28(I17),
        .I29(\ui_rd_data0/p_11_out ),
        .I3(I2),
        .I30(\ui_rd_data0/p_25_out ),
        .I31(\ui_rd_data0/p_5_out ),
        .I32(\ui_rd_data0/p_9_out ),
        .I33(\ui_rd_data0/p_19_out ),
        .I34(\ui_rd_data0/p_29_out ),
        .I35(\ui_rd_data0/p_4_out ),
        .I36(\ui_rd_data0/p_14_out ),
        .I37(\ui_rd_data0/p_18_out ),
        .I38(\ui_rd_data0/p_28_out ),
        .I39(\ui_rd_data0/p_0_out ),
        .I4(I3),
        .I40(\ui_rd_data0/p_10_out ),
        .I41(\ui_rd_data0/p_20_out ),
        .I42(\ui_rd_data0/p_24_out ),
        .I43(I24),
        .I44(\ui_rd_data0/p_8_out ),
        .I45(\ui_rd_data0/p_12_out ),
        .I46(\ui_rd_data0/p_22_out ),
        .I47(\ui_rd_data0/p_33_out ),
        .I48(\ui_rd_data0/p_3_out ),
        .I49(\ui_rd_data0/p_13_out ),
        .I5(I4),
        .I50(\ui_rd_data0/p_23_out ),
        .I51(\ui_rd_data0/p_27_out ),
        .I52(\ui_rd_data0/p_6_out ),
        .I53(\ui_rd_data0/p_16_out ),
        .I54(\ui_rd_data0/p_26_out ),
        .I55(\ui_rd_data0/p_31_out ),
        .I56(\ui_rd_data0/p_7_out ),
        .I57(\ui_rd_data0/p_17_out ),
        .I58(\ui_rd_data0/p_21_out ),
        .I59(\ui_rd_data0/p_32_out ),
        .I6(I5),
        .I60(data_buf_addr),
        .I61(bank),
        .I62(col),
        .I63(I18),
        .I64(I19),
        .I65(I20),
        .I66(I21),
        .I67(I22),
        .I68(I23),
        .I69(D),
        .I7(I6),
        .I70(I25),
        .I71(I26),
        .I72(I27),
        .I8(I7),
        .I9(I8),
        .O1(insert_maint_r),
        .O10(n_48_mem_intfc0),
        .O11(n_49_mem_intfc0),
        .O12(n_50_mem_intfc0),
        .O13(n_51_mem_intfc0),
        .O14(n_52_mem_intfc0),
        .O15(n_61_mem_intfc0),
        .O16(O9),
        .O17(O10),
        .O18(n_158_mem_intfc0),
        .O19(\mc0/bank_mach0/p_30_out ),
        .O2(O1),
        .O20(\mc0/bank_mach0/p_69_out ),
        .O21(\mc0/bank_mach0/p_147_out ),
        .O22(\mc0/bank_mach0/p_108_out ),
        .O23({\mc0/bank_mach0/p_151_out [12],\mc0/bank_mach0/p_151_out [5:0]}),
        .O24(\mc0/bank_mach0/p_112_out ),
        .O25(\mc0/bank_mach0/p_73_out ),
        .O26(\mc0/bank_mach0/p_34_out ),
        .O27(O11),
        .O28({n_192_mem_intfc0,n_193_mem_intfc0}),
        .O29({n_194_mem_intfc0,n_195_mem_intfc0}),
        .O3(O2),
        .O30({n_196_mem_intfc0,n_197_mem_intfc0}),
        .O31({n_198_mem_intfc0,n_199_mem_intfc0}),
        .O32({n_200_mem_intfc0,n_201_mem_intfc0}),
        .O33({n_202_mem_intfc0,n_203_mem_intfc0}),
        .O34({n_204_mem_intfc0,n_205_mem_intfc0}),
        .O35({n_206_mem_intfc0,n_207_mem_intfc0}),
        .O36({n_208_mem_intfc0,n_209_mem_intfc0}),
        .O37({n_210_mem_intfc0,n_211_mem_intfc0}),
        .O38({n_212_mem_intfc0,n_213_mem_intfc0}),
        .O39({n_214_mem_intfc0,n_215_mem_intfc0}),
        .O4(O3),
        .O40({n_216_mem_intfc0,n_217_mem_intfc0}),
        .O41({n_218_mem_intfc0,n_219_mem_intfc0}),
        .O42({n_220_mem_intfc0,n_221_mem_intfc0}),
        .O43({n_222_mem_intfc0,n_223_mem_intfc0}),
        .O44({n_224_mem_intfc0,n_225_mem_intfc0}),
        .O45({n_226_mem_intfc0,n_227_mem_intfc0}),
        .O46({n_228_mem_intfc0,n_229_mem_intfc0}),
        .O47({n_230_mem_intfc0,n_231_mem_intfc0}),
        .O48({n_232_mem_intfc0,n_233_mem_intfc0}),
        .O49({n_234_mem_intfc0,n_235_mem_intfc0}),
        .O5(prbs_rdlvl_done_pulse),
        .O50({n_236_mem_intfc0,n_237_mem_intfc0}),
        .O51({n_238_mem_intfc0,n_239_mem_intfc0}),
        .O52({n_240_mem_intfc0,n_241_mem_intfc0}),
        .O53({n_242_mem_intfc0,n_243_mem_intfc0}),
        .O54({n_244_mem_intfc0,n_245_mem_intfc0}),
        .O55({n_246_mem_intfc0,n_247_mem_intfc0}),
        .O56({n_248_mem_intfc0,n_249_mem_intfc0}),
        .O57(O22),
        .O58(O15),
        .O59(wr_data_addr),
        .O6(O4),
        .O60(O12),
        .O61(O13),
        .O62(Q),
        .O63(O14),
        .O64(O16),
        .O65(O17),
        .O66(O18),
        .O67(O19),
        .O68(O20),
        .O69(O21),
        .O7(pi_cnt_dec),
        .O70(O23),
        .O8(O8),
        .O9(n_47_mem_intfc0),
        .Q({rd_data_end,rd_data_addr,rd_data_offset}),
        .S({n_90_u_ui_top,n_91_u_ui_top}),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .app_cmd_r2(\ui_cmd0/app_cmd_r2 ),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_rd_data_end_ns(\ui_rd_data0/app_rd_data_end_ns ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .init_calib_complete(init_calib_complete),
        .init_complete_r_timing(init_complete_r_timing),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .phy_dout(phy_dout),
        .pll_locked(pll_locked),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .rd_buf_indx_r(\ui_rd_data0/rd_buf_indx_r ),
        .rd_data_en(rd_data_en),
        .ref_dll_lock(ref_dll_lock),
        .row(row),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sync_pulse(sync_pulse),
        .use_addr(use_addr),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_data_offset(wr_data_offset),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I10),
        .Q(n_0_reset_reg),
        .R(1'b0));
mig_7series_0_mig_7series_v2_3_ui_top u_ui_top
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .D(app_rd_data_ns),
        .DIA({n_190_mem_intfc0,n_191_mem_intfc0}),
        .DIB({n_186_mem_intfc0,n_187_mem_intfc0}),
        .DIC({n_188_mem_intfc0,n_189_mem_intfc0}),
        .DOA(n_0_u_ui_top),
        .DOB(\ui_rd_data0/p_1_out ),
        .DOC(\ui_rd_data0/p_15_out ),
        .E(n_159_mem_intfc0),
        .I1(n_158_mem_intfc0),
        .I19(n_81_u_ui_top),
        .I2(n_61_mem_intfc0),
        .I20(n_80_u_ui_top),
        .I21(n_82_u_ui_top),
        .I22(n_105_u_ui_top),
        .I23(n_79_u_ui_top),
        .I29(\ui_rd_data0/p_11_out ),
        .I3(n_0_reset_reg),
        .I30(\ui_rd_data0/p_25_out ),
        .I31(\ui_rd_data0/p_5_out ),
        .I32(\ui_rd_data0/p_9_out ),
        .I33(\ui_rd_data0/p_19_out ),
        .I34(\ui_rd_data0/p_29_out ),
        .I35(\ui_rd_data0/p_4_out ),
        .I36(\ui_rd_data0/p_14_out ),
        .I37(\ui_rd_data0/p_18_out ),
        .I38(\ui_rd_data0/p_28_out ),
        .I39(\ui_rd_data0/p_0_out ),
        .I4(n_51_mem_intfc0),
        .I40(\ui_rd_data0/p_10_out ),
        .I41(\ui_rd_data0/p_20_out ),
        .I42(\ui_rd_data0/p_24_out ),
        .I44(\ui_rd_data0/p_8_out ),
        .I45(\ui_rd_data0/p_12_out ),
        .I46(\ui_rd_data0/p_22_out ),
        .I47(\ui_rd_data0/p_33_out ),
        .I48(\ui_rd_data0/p_3_out ),
        .I49(\ui_rd_data0/p_13_out ),
        .I5(n_52_mem_intfc0),
        .I50(\ui_rd_data0/p_23_out ),
        .I51(\ui_rd_data0/p_27_out ),
        .I52(\ui_rd_data0/p_6_out ),
        .I53(\ui_rd_data0/p_16_out ),
        .I54(\ui_rd_data0/p_26_out ),
        .I55(\ui_rd_data0/p_31_out ),
        .I56(\ui_rd_data0/p_7_out ),
        .I57(\ui_rd_data0/p_17_out ),
        .I58(\ui_rd_data0/p_21_out ),
        .I59(\ui_rd_data0/p_32_out ),
        .I6(n_47_mem_intfc0),
        .I60(data_buf_addr),
        .I61(bank),
        .I62(col),
        .I7(n_48_mem_intfc0),
        .I8(n_49_mem_intfc0),
        .I9(n_50_mem_intfc0),
        .O1(E),
        .O10({wr_data_mask,wr_data}),
        .O19(\mc0/bank_mach0/p_30_out ),
        .O2(n_72_u_ui_top),
        .O20(\mc0/bank_mach0/p_69_out ),
        .O21(\mc0/bank_mach0/p_147_out ),
        .O22(\mc0/bank_mach0/p_108_out ),
        .O23({\mc0/bank_mach0/p_151_out [12],\mc0/bank_mach0/p_151_out [5:0]}),
        .O24(\mc0/bank_mach0/p_112_out ),
        .O25(\mc0/bank_mach0/p_73_out ),
        .O26(\mc0/bank_mach0/p_34_out ),
        .O28({n_192_mem_intfc0,n_193_mem_intfc0}),
        .O29({n_194_mem_intfc0,n_195_mem_intfc0}),
        .O3(O5),
        .O30({n_196_mem_intfc0,n_197_mem_intfc0}),
        .O31({n_198_mem_intfc0,n_199_mem_intfc0}),
        .O32({n_200_mem_intfc0,n_201_mem_intfc0}),
        .O33({n_202_mem_intfc0,n_203_mem_intfc0}),
        .O34({n_204_mem_intfc0,n_205_mem_intfc0}),
        .O35({n_206_mem_intfc0,n_207_mem_intfc0}),
        .O36({n_208_mem_intfc0,n_209_mem_intfc0}),
        .O37({n_210_mem_intfc0,n_211_mem_intfc0}),
        .O38({n_212_mem_intfc0,n_213_mem_intfc0}),
        .O39({n_214_mem_intfc0,n_215_mem_intfc0}),
        .O4(O6),
        .O40({n_216_mem_intfc0,n_217_mem_intfc0}),
        .O41({n_218_mem_intfc0,n_219_mem_intfc0}),
        .O42({n_220_mem_intfc0,n_221_mem_intfc0}),
        .O43({n_222_mem_intfc0,n_223_mem_intfc0}),
        .O44({n_224_mem_intfc0,n_225_mem_intfc0}),
        .O45({n_226_mem_intfc0,n_227_mem_intfc0}),
        .O46({n_228_mem_intfc0,n_229_mem_intfc0}),
        .O47({n_230_mem_intfc0,n_231_mem_intfc0}),
        .O48({n_232_mem_intfc0,n_233_mem_intfc0}),
        .O49({n_234_mem_intfc0,n_235_mem_intfc0}),
        .O5(O7),
        .O50({n_236_mem_intfc0,n_237_mem_intfc0}),
        .O51({n_238_mem_intfc0,n_239_mem_intfc0}),
        .O52({n_240_mem_intfc0,n_241_mem_intfc0}),
        .O53({n_242_mem_intfc0,n_243_mem_intfc0}),
        .O54({n_244_mem_intfc0,n_245_mem_intfc0}),
        .O55({n_246_mem_intfc0,n_247_mem_intfc0}),
        .O56({n_248_mem_intfc0,n_249_mem_intfc0}),
        .O6(\ui_cmd0/app_cmd_r2 ),
        .O7(n_87_u_ui_top),
        .O8(\ui_cmd0/app_cmd_r1 ),
        .O9(n_89_u_ui_top),
        .Q({rd_data_end,rd_data_addr,rd_data_offset}),
        .S({n_90_u_ui_top,n_91_u_ui_top}),
        .accept_ns(accept_ns),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_rd_data(app_rd_data),
        .app_rd_data_end_ns(\ui_rd_data0/app_rd_data_end_ns ),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .rd_buf_indx_r(\ui_rd_data0/rd_buf_indx_r ),
        .rd_data_en(rd_data_en),
        .row(row),
        .use_addr(use_addr),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_rank_cntrl" *) 
module mig_7series_0_mig_7series_v2_3_rank_cntrl
   (read_this_rank_r1,
    inhbt_act_faw_r,
    periodic_rd_request_r,
    periodic_rd_cntr1_r,
    O1,
    Q,
    O8,
    act_this_rank,
    CLK,
    read_this_rank,
    SS,
    I1,
    I2,
    periodic_rd_grant_r,
    I3,
    int_read_this_rank,
    I4,
    I13,
    I6,
    I7,
    I14,
    I12,
    I15,
    I16,
    I17,
    maint_prescaler_tick_r);
  output read_this_rank_r1;
  output inhbt_act_faw_r;
  output periodic_rd_request_r;
  output periodic_rd_cntr1_r;
  output O1;
  output [1:0]Q;
  output [0:0]O8;
  input act_this_rank;
  input CLK;
  input read_this_rank;
  input [0:0]SS;
  input I1;
  input I2;
  input periodic_rd_grant_r;
  input I3;
  input int_read_this_rank;
  input I4;
  input I13;
  input I6;
  input I7;
  input I14;
  input I12;
  input I15;
  input I16;
  input I17;
  input maint_prescaler_tick_r;

  wire CLK;
  wire I1;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire I7;
  wire O1;
  wire [0:0]O8;
  wire [1:0]Q;
  wire [0:0]SS;
  wire act_delayed;
  wire act_this_rank;
  wire [0:0]faw_cnt_ns;
  wire [2:0]faw_cnt_r;
  wire inhbt_act_faw_r;
  wire int_read_this_rank;
  wire maint_prescaler_tick_r;
  wire \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ;
  wire \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ;
  wire \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ;
  wire \n_0_rtw_timer.rtw_cnt_r[2]_i_1 ;
  wire \n_0_wtr_timer.wtr_cnt_r[0]_i_1 ;
  wire \n_0_wtr_timer.wtr_cnt_r[1]_i_1 ;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire [2:0]periodic_rd_timer_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire read_this_rank_r1;
  wire [1:0]rtw_cnt_ns;
  wire [0:0]rtw_cnt_r;
  wire [0:0]wtr_cnt_r;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
   (* srl_bus_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
   (* srl_name = "\u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \inhbt_act_faw.SRLC32E0 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(act_this_rank),
        .Q(act_delayed));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT4 #(
    .INIT(16'h0069)) 
     \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(act_delayed),
        .I1(I17),
        .I2(faw_cnt_r[0]),
        .I3(I16),
        .O(faw_cnt_ns));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT5 #(
    .INIT(32'h44411444)) 
     \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(I16),
        .I1(faw_cnt_r[1]),
        .I2(act_delayed),
        .I3(I17),
        .I4(faw_cnt_r[0]),
        .O(\n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h5050501441505050)) 
     \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(I16),
        .I1(faw_cnt_r[1]),
        .I2(faw_cnt_r[2]),
        .I3(act_delayed),
        .I4(I17),
        .I5(faw_cnt_r[0]),
        .O(\n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ));
FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(faw_cnt_ns),
        .Q(faw_cnt_r[0]),
        .R(1'b0));
FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ),
        .Q(faw_cnt_r[1]),
        .R(1'b0));
FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ),
        .Q(faw_cnt_r[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000010000008028)) 
     \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(faw_cnt_r[2]),
        .I1(act_delayed),
        .I2(I17),
        .I3(faw_cnt_r[0]),
        .I4(I16),
        .I5(faw_cnt_r[1]),
        .O(\n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ));
FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(periodic_rd_cntr1_r),
        .R(SS));
LUT6 #(
    .INIT(64'h00001555FFFFFFFF)) 
     \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ),
        .I1(periodic_rd_grant_r),
        .I2(I3),
        .I3(periodic_rd_cntr1_r),
        .I4(int_read_this_rank),
        .I5(I4),
        .O(\n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ));
LUT5 #(
    .INIT(32'h0000EFFF)) 
     \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(periodic_rd_timer_r[1]),
        .I1(periodic_rd_timer_r[2]),
        .I2(maint_prescaler_tick_r),
        .I3(periodic_rd_timer_r[0]),
        .I4(periodic_rd_request_r),
        .O(\n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ));
FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ),
        .Q(periodic_rd_request_r),
        .R(SS));
LUT6 #(
    .INIT(64'hBEBEBEBA00000000)) 
     \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[0]),
        .I3(periodic_rd_timer_r[1]),
        .I4(periodic_rd_timer_r[2]),
        .I5(I4),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000C2CC0000)) 
     \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(periodic_rd_timer_r[2]),
        .I1(periodic_rd_timer_r[1]),
        .I2(periodic_rd_timer_r[0]),
        .I3(maint_prescaler_tick_r),
        .I4(I4),
        .I5(int_read_this_rank),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFBAAAA00000000)) 
     \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[0]),
        .I3(periodic_rd_timer_r[1]),
        .I4(periodic_rd_timer_r[2]),
        .I5(I4),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ),
        .Q(periodic_rd_timer_r[0]),
        .R(1'b0));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ),
        .Q(periodic_rd_timer_r[1]),
        .R(1'b0));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ),
        .Q(periodic_rd_timer_r[2]),
        .R(1'b0));
FDRE \periodic_rd_generation.read_this_rank_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(read_this_rank_r),
        .Q(read_this_rank_r1),
        .R(1'b0));
FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(read_this_rank),
        .Q(read_this_rank_r),
        .R(1'b0));
FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(I6),
        .I1(I7),
        .I2(I13),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(rtw_cnt_r),
        .O(rtw_cnt_ns[0]));
LUT6 #(
    .INIT(64'h0100010000010000)) 
     \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(I6),
        .I1(I7),
        .I2(I13),
        .I3(rtw_cnt_r),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(rtw_cnt_ns[1]));
LUT6 #(
    .INIT(64'h5555555555554440)) 
     \rtw_timer.rtw_cnt_r[2]_i_1 
       (.I0(I13),
        .I1(Q[1]),
        .I2(rtw_cnt_r),
        .I3(Q[0]),
        .I4(I6),
        .I5(I7),
        .O(\n_0_rtw_timer.rtw_cnt_r[2]_i_1 ));
FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rtw_cnt_ns[0]),
        .Q(rtw_cnt_r),
        .R(1'b0));
FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rtw_cnt_ns[1]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \rtw_timer.rtw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtw_timer.rtw_cnt_r[2]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT5 #(
    .INIT(32'h55550455)) 
     \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(I14),
        .I1(O8),
        .I2(wtr_cnt_r),
        .I3(I12),
        .I4(I15),
        .O(\n_0_wtr_timer.wtr_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT5 #(
    .INIT(32'h55554055)) 
     \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(I14),
        .I1(O8),
        .I2(wtr_cnt_r),
        .I3(I12),
        .I4(I15),
        .O(\n_0_wtr_timer.wtr_cnt_r[1]_i_1 ));
FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wtr_timer.wtr_cnt_r[0]_i_1 ),
        .Q(wtr_cnt_r),
        .R(1'b0));
FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wtr_timer.wtr_cnt_r[1]_i_1 ),
        .Q(O8),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_rank_common" *) 
module mig_7series_0_mig_7series_v2_3_rank_common
   (maint_prescaler_tick_r,
    O1,
    O2,
    O3,
    app_ref_ack,
    app_zq_ack,
    O4,
    O5,
    periodic_rd_grant_r,
    app_sr_active,
    maint_ref_zq_wip,
    O6,
    O7,
    I29,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    D,
    O16,
    O17,
    CLK,
    app_zq_ns,
    SS,
    SR,
    I1,
    periodic_rd_request_r,
    I3,
    insert_maint_r1,
    I2,
    periodic_rd_cntr1_r,
    I4,
    app_ref_req,
    I13,
    I5,
    I6,
    wait_for_maint_r,
    I8,
    wait_for_maint_r_0,
    I9,
    wait_for_maint_r_1,
    I10,
    wait_for_maint_r_2,
    I11,
    I14,
    maint_wip_r,
    app_sr_req,
    I16,
    I18,
    I19,
    I20,
    I21,
    I7);
  output maint_prescaler_tick_r;
  output O1;
  output O2;
  output O3;
  output app_ref_ack;
  output app_zq_ack;
  output O4;
  output O5;
  output periodic_rd_grant_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output O6;
  output O7;
  output [1:0]I29;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output [0:0]D;
  output O16;
  output O17;
  input CLK;
  input app_zq_ns;
  input [0:0]SS;
  input [0:0]SR;
  input I1;
  input periodic_rd_request_r;
  input I3;
  input insert_maint_r1;
  input I2;
  input periodic_rd_cntr1_r;
  input I4;
  input app_ref_req;
  input I13;
  input I5;
  input I6;
  input wait_for_maint_r;
  input I8;
  input wait_for_maint_r_0;
  input I9;
  input wait_for_maint_r_1;
  input I10;
  input wait_for_maint_r_2;
  input I11;
  input I14;
  input maint_wip_r;
  input app_sr_req;
  input I16;
  input I18;
  input I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]I7;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I13;
  wire I14;
  wire I16;
  wire I18;
  wire I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [1:0]I29;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire app_zq_r;
  wire [1:0]ckesr_timer_r;
  wire inhbt_srx;
  wire insert_maint_r1;
  wire [4:0]\maint_prescaler.maint_prescaler_r_reg__0 ;
  wire [4:0]maint_prescaler_r0;
  wire maint_prescaler_tick_ns;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_sre_r;
  wire maint_wip_r;
  wire maint_zq_ns;
  wire n_0_app_sr_active_r_i_1;
  wire \n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ;
  wire \n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ;
  wire \n_0_maintenance_request.maint_arb0 ;
  wire \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ;
  wire \n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ;
  wire \n_0_periodic_read_request.upd_last_master_r_reg ;
  wire \n_0_refresh_generation.refresh_bank_r[0]_i_2 ;
  wire \n_0_refresh_generation.refresh_bank_r[0]_i_3 ;
  wire \n_0_refresh_timer.refresh_timer_r[1]_i_1 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_1 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_4 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_5 ;
  wire \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 ;
  wire \n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 ;
  wire \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ;
  wire \n_1_maintenance_request.maint_arb0 ;
  wire \n_2_maintenance_request.maint_arb0 ;
  wire new_maint_rank_r;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_ns;
  wire periodic_rd_r_cnt;
  wire periodic_rd_request_r;
  wire [5:0]\refresh_timer.refresh_timer_r_reg__0 ;
  wire [5:0]refresh_timer_r0;
  wire refresh_timer_r0_0;
  wire sel;
  wire sre_request_r;
  wire upd_last_master_ns;
  wire upd_last_master_ns7_out;
  wire upd_last_master_r;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;

(* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(I4),
        .I2(I3),
        .O(app_ref_ack_ns));
FDRE #(
    .INIT(1'b0)) 
     app_ref_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT4 #(
    .INIT(16'hAA08)) 
     app_ref_r_i_1
       (.I0(I3),
        .I1(app_ref_r),
        .I2(I4),
        .I3(app_ref_req),
        .O(app_ref_ns));
FDRE #(
    .INIT(1'b0)) 
     app_ref_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     app_sr_active_r_i_1
       (.I0(maint_sre_r),
        .I1(O4),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(n_0_app_sr_active_r_i_1));
FDRE app_sr_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_sr_active_r_i_1),
        .Q(app_sr_active),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_zq_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_r),
        .Q(app_zq_ack),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_zq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ns),
        .Q(app_zq_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT5 #(
    .INIT(32'h111F1111)) 
     auto_pre_r_lcl_i_3
       (.I0(O1),
        .I1(maint_wip_r),
        .I2(maint_sre_r),
        .I3(O2),
        .I4(O5),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT4 #(
    .INIT(16'h0CEC)) 
     cke_r_i_1
       (.I0(O4),
        .I1(I20),
        .I2(insert_maint_r1),
        .I3(maint_sre_r),
        .O(D));
LUT5 #(
    .INIT(32'h000000E0)) 
     \cmd_pipe_plus.mc_ras_n[1]_i_2 
       (.I0(O2),
        .I1(O4),
        .I2(insert_maint_r1),
        .I3(I16),
        .I4(I21),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \maint_controller.maint_hit_busies_r[3]_i_3 
       (.I0(O5),
        .I1(O2),
        .I2(maint_sre_r),
        .O(O15));
LUT3 #(
    .INIT(8'hAB)) 
     \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(I14),
        .I1(O1),
        .I2(maint_wip_r),
        .O(O12));
LUT1 #(
    .INIT(2'h1)) 
     \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[0]));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(\n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[2]));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(maint_prescaler_r0[3]));
LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
     \maint_prescaler.maint_prescaler_r[4]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I5(I3),
        .O(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \maint_prescaler.maint_prescaler_r[4]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \maint_prescaler.maint_prescaler_r[4]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .O(maint_prescaler_r0[4]));
FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .R(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
FDRE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .R(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
FDSE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .S(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
FDRE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .R(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
FDSE \maint_prescaler.maint_prescaler_r_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[4]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .S(\n_0_maint_prescaler.maint_prescaler_r[4]_i_1 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [4]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .O(maint_prescaler_tick_ns));
FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_prescaler_tick_ns),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     maint_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(maint_ref_zq_wip),
        .R(1'b0));
mig_7series_0_mig_7series_v2_3_round_robin_arb \maintenance_request.maint_arb0 
       (.CLK(CLK),
        .I1(O5),
        .I13(I13),
        .I16(I16),
        .I18(I18),
        .I2(O4),
        .I3(O2),
        .I4(I3),
        .I5(I4),
        .O1(\n_0_maintenance_request.maint_arb0 ),
        .O2(\n_1_maintenance_request.maint_arb0 ),
        .O3(\n_2_maintenance_request.maint_arb0 ),
        .app_sr_req(app_sr_req),
        .ckesr_timer_r(ckesr_timer_r),
        .inhbt_srx(inhbt_srx),
        .maint_sre_r(maint_sre_r),
        .sre_request_r(sre_request_r),
        .upd_last_master_r(upd_last_master_r));
FDRE \maintenance_request.maint_rank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_maintenance_request.maint_arb0 ),
        .Q(O5),
        .R(1'b0));
FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(new_maint_rank_r),
        .Q(O1),
        .R(1'b0));
FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_1_maintenance_request.maint_arb0 ),
        .Q(maint_sre_r),
        .R(SS));
LUT2 #(
    .INIT(4'hE)) 
     \maintenance_request.maint_srx_r_lcl_i_2 
       (.I0(ckesr_timer_r[1]),
        .I1(ckesr_timer_r[0]),
        .O(inhbt_srx));
FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_2_maintenance_request.maint_arb0 ),
        .Q(O4),
        .R(SS));
LUT3 #(
    .INIT(8'h02)) 
     \maintenance_request.maint_zq_r_lcl_i_1 
       (.I0(O2),
        .I1(I13),
        .I2(upd_last_master_r),
        .O(maint_zq_ns));
FDRE \maintenance_request.maint_zq_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_zq_ns),
        .Q(O2),
        .R(1'b0));
FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_r),
        .Q(new_maint_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000008A00000000)) 
     \maintenance_request.upd_last_master_r_i_1 
       (.I0(I3),
        .I1(sre_request_r),
        .I2(I4),
        .I3(upd_last_master_r),
        .I4(new_maint_rank_r),
        .I5(I19),
        .O(upd_last_master_ns7_out));
FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns7_out),
        .Q(upd_last_master_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(I2),
        .I1(periodic_rd_grant_r),
        .I2(periodic_rd_cntr1_r),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT5 #(
    .INIT(32'hFFFF0008)) 
     \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(periodic_rd_request_r),
        .I1(I3),
        .I2(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .I3(O3),
        .I4(periodic_rd_grant_r),
        .O(\n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ));
FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ),
        .Q(periodic_rd_grant_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(O3),
        .I1(I2),
        .I2(periodic_rd_r_cnt),
        .O(\n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ));
FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ),
        .Q(periodic_rd_r_cnt),
        .R(SR));
LUT5 #(
    .INIT(32'hFF700000)) 
     \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(periodic_rd_r_cnt),
        .I1(I2),
        .I2(O3),
        .I3(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .I4(I3),
        .O(periodic_rd_ns));
FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ns),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \periodic_read_request.upd_last_master_r_i_1 
       (.I0(periodic_rd_request_r),
        .I1(I3),
        .I2(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .I3(O3),
        .O(upd_last_master_ns));
FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns),
        .Q(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT4 #(
    .INIT(16'h10FF)) 
     q_has_rd_r_i_2
       (.I0(maint_sre_r),
        .I1(O2),
        .I2(O5),
        .I3(O1),
        .O(O13));
LUT5 #(
    .INIT(32'h88820008)) 
     \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(I3),
        .I1(I4),
        .I2(app_ref_req),
        .I3(\n_0_refresh_generation.refresh_bank_r[0]_i_2 ),
        .I4(\n_0_refresh_generation.refresh_bank_r[0]_i_3 ),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     \refresh_generation.refresh_bank_r[0]_i_2 
       (.I0(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I4(maint_prescaler_tick_r),
        .O(\n_0_refresh_generation.refresh_bank_r[0]_i_2 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \refresh_generation.refresh_bank_r[0]_i_3 
       (.I0(maint_sre_r),
        .I1(O4),
        .I2(O2),
        .I3(insert_maint_r1),
        .I4(O5),
        .O(\n_0_refresh_generation.refresh_bank_r[0]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[0]));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(\n_0_refresh_timer.refresh_timer_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(refresh_timer_r0[2]));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[3]));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[4]));
LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
     \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ),
        .I5(I3),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
LUT5 #(
    .INIT(32'hAAA8AAAA)) 
     \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I4(\n_0_refresh_timer.refresh_timer_r[5]_i_5 ),
        .O(refresh_timer_r0_0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I5(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .O(refresh_timer_r0[5]));
LUT3 #(
    .INIT(8'h01)) 
     \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_5 ));
FDSE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[0]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(\n_0_refresh_timer.refresh_timer_r[1]_i_1 ),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[2]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[3]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[4]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[5]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000101000000FF)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(O2),
        .I1(O4),
        .I2(maint_sre_r),
        .I3(I7),
        .I4(I16),
        .I5(I5),
        .O(I29[0]));
LUT5 #(
    .INIT(32'h00000100)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2 
       (.I0(maint_sre_r),
        .I1(O4),
        .I2(O2),
        .I3(I5),
        .I4(I16),
        .O(O17));
LUT6 #(
    .INIT(64'h0010000055555555)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2 
       (.I0(I13),
        .I1(maint_sre_r),
        .I2(O4),
        .I3(O2),
        .I4(I5),
        .I5(I6),
        .O(I29[1]));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT4 #(
    .INIT(16'h0444)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(ckesr_timer_r[0]),
        .I1(ckesr_timer_r[1]),
        .I2(insert_maint_r1),
        .I3(maint_sre_r),
        .O(\n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 
       (.I0(ckesr_timer_r[0]),
        .I1(ckesr_timer_r[1]),
        .I2(insert_maint_r1),
        .I3(maint_sre_r),
        .O(\n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 ),
        .Q(ckesr_timer_r[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 ),
        .Q(ckesr_timer_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F8F0F8)) 
     \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(I3),
        .I1(app_sr_req),
        .I2(sre_request_r),
        .I3(maint_sre_r),
        .I4(insert_maint_r1),
        .O(\n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ));
FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ),
        .Q(sre_request_r),
        .R(SS));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT5 #(
    .INIT(32'hFFFBAAAA)) 
     wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r),
        .I1(O5),
        .I2(O2),
        .I3(maint_sre_r),
        .I4(I8),
        .O(O8));
LUT5 #(
    .INIT(32'hAAAAFFFB)) 
     wait_for_maint_r_lcl_i_1__0
       (.I0(wait_for_maint_r_0),
        .I1(O5),
        .I2(O2),
        .I3(maint_sre_r),
        .I4(I9),
        .O(O9));
LUT5 #(
    .INIT(32'hAAAAFFFB)) 
     wait_for_maint_r_lcl_i_1__1
       (.I0(wait_for_maint_r_1),
        .I1(O5),
        .I2(O2),
        .I3(maint_sre_r),
        .I4(I10),
        .O(O10));
LUT5 #(
    .INIT(32'hFFFBAAAA)) 
     wait_for_maint_r_lcl_i_1__2
       (.I0(wait_for_maint_r_2),
        .I1(O5),
        .I2(O2),
        .I3(maint_sre_r),
        .I4(I11),
        .O(O11));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_rank_mach" *) 
module mig_7series_0_mig_7series_v2_3_rank_mach
   (maint_req_r,
    maint_zq_r,
    O1,
    app_ref_ack,
    app_zq_ack,
    read_this_rank_r1,
    inhbt_act_faw_r,
    maint_srx_r,
    maint_rank_r,
    app_sr_active,
    maint_ref_zq_wip,
    O2,
    I29,
    Q,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    D,
    O12,
    O13,
    act_this_rank,
    CLK,
    app_zq_ns,
    read_this_rank,
    SS,
    SR,
    I1,
    I3,
    insert_maint_r1,
    I2,
    app_ref_req,
    I13,
    I4,
    I5,
    int_read_this_rank,
    I6,
    I7,
    wait_for_maint_r,
    I8,
    wait_for_maint_r_0,
    I9,
    wait_for_maint_r_1,
    I10,
    wait_for_maint_r_2,
    I11,
    I14,
    maint_wip_r,
    I12,
    I15,
    app_sr_req,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    O14);
  output maint_req_r;
  output maint_zq_r;
  output O1;
  output app_ref_ack;
  output app_zq_ack;
  output read_this_rank_r1;
  output inhbt_act_faw_r;
  output maint_srx_r;
  output maint_rank_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output O2;
  output [1:0]I29;
  output [1:0]Q;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]O8;
  output O9;
  output O10;
  output O11;
  output [0:0]D;
  output O12;
  output O13;
  input act_this_rank;
  input CLK;
  input app_zq_ns;
  input read_this_rank;
  input [0:0]SS;
  input [0:0]SR;
  input I1;
  input I3;
  input insert_maint_r1;
  input I2;
  input app_ref_req;
  input I13;
  input I4;
  input I5;
  input int_read_this_rank;
  input I6;
  input I7;
  input wait_for_maint_r;
  input I8;
  input wait_for_maint_r_0;
  input I9;
  input wait_for_maint_r_1;
  input I10;
  input wait_for_maint_r_2;
  input I11;
  input I14;
  input maint_wip_r;
  input I12;
  input I15;
  input app_sr_req;
  input I16;
  input I17;
  input I18;
  input I19;
  input [0:0]I20;
  input [0:0]I21;
  input [0:0]O14;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [1:0]I29;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [0:0]O14;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire maint_prescaler_tick_r;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire n_11_rank_common0;
  wire n_12_rank_common0;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;

mig_7series_0_mig_7series_v2_3_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.CLK(CLK),
        .I1(n_11_rank_common0),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I2(n_12_rank_common0),
        .I3(I2),
        .I4(I3),
        .I6(I6),
        .I7(I7),
        .O1(O2),
        .O8(O8),
        .Q(Q),
        .SS(SS),
        .act_this_rank(act_this_rank),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r1(read_this_rank_r1));
mig_7series_0_mig_7series_v2_3_rank_common rank_common0
       (.CLK(CLK),
        .D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I13(I13),
        .I14(I14),
        .I16(I16),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I29(I29),
        .I3(I3),
        .I4(O2),
        .I5(I4),
        .I6(I5),
        .I7(O14),
        .I8(I8),
        .I9(I9),
        .O1(maint_req_r),
        .O10(O5),
        .O11(O6),
        .O12(O7),
        .O13(O9),
        .O14(O10),
        .O15(O11),
        .O16(O12),
        .O17(O13),
        .O2(maint_zq_r),
        .O3(O1),
        .O4(maint_srx_r),
        .O5(maint_rank_r),
        .O6(n_11_rank_common0),
        .O7(n_12_rank_common0),
        .O8(O3),
        .O9(O4),
        .SR(SR),
        .SS(SS),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .insert_maint_r1(insert_maint_r1),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_0(wait_for_maint_r_0),
        .wait_for_maint_r_1(wait_for_maint_r_1),
        .wait_for_maint_r_2(wait_for_maint_r_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_round_robin_arb" *) 
module mig_7series_0_mig_7series_v2_3_round_robin_arb
   (O1,
    O2,
    O3,
    I1,
    I16,
    upd_last_master_r,
    app_sr_req,
    ckesr_timer_r,
    maint_sre_r,
    inhbt_srx,
    I2,
    I18,
    I13,
    sre_request_r,
    I3,
    I4,
    I5,
    CLK);
  output O1;
  output O2;
  output O3;
  input I1;
  input I16;
  input upd_last_master_r;
  input app_sr_req;
  input [1:0]ckesr_timer_r;
  input maint_sre_r;
  input inhbt_srx;
  input I2;
  input I18;
  input I13;
  input sre_request_r;
  input I3;
  input I4;
  input I5;
  input CLK;

  wire CLK;
  wire I1;
  wire I13;
  wire I16;
  wire I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire app_sr_req;
  wire [1:0]ckesr_timer_r;
  wire inhbt_srx;
  wire [2:0]last_master_r;
  wire maint_sre_r;
  wire \n_0_grant_r[0]_i_1 ;
  wire \n_0_grant_r[2]_i_1__2 ;
  wire \n_0_grant_r[2]_i_2__2 ;
  wire \n_0_grant_r_reg[0] ;
  wire \n_0_grant_r_reg[2] ;
  wire \n_0_last_master_r[0]_i_1__2 ;
  wire \n_0_last_master_r[1]_i_1 ;
  wire \n_0_last_master_r[2]_i_1__2 ;
  wire \n_0_maintenance_request.maint_rank_r_lcl[0]_i_2 ;
  wire \n_0_maintenance_request.maint_rank_r_lcl[0]_i_3 ;
  wire \n_0_maintenance_request.maint_rank_r_lcl[0]_i_4 ;
  wire sre_request_r;
  wire upd_last_master_r;

LUT6 #(
    .INIT(64'h0000A8AAAAAAAAAA)) 
     \grant_r[0]_i_1 
       (.I0(I18),
        .I1(upd_last_master_r),
        .I2(I13),
        .I3(last_master_r[1]),
        .I4(\n_0_last_master_r[0]_i_1__2 ),
        .I5(sre_request_r),
        .O(\n_0_grant_r[0]_i_1 ));
LUT4 #(
    .INIT(16'h8880)) 
     \grant_r[2]_i_1__2 
       (.I0(sre_request_r),
        .I1(I4),
        .I2(\n_0_grant_r[2]_i_2__2 ),
        .I3(I5),
        .O(\n_0_grant_r[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT4 #(
    .INIT(16'h0151)) 
     \grant_r[2]_i_2__2 
       (.I0(I16),
        .I1(last_master_r[2]),
        .I2(upd_last_master_r),
        .I3(\n_0_grant_r_reg[2] ),
        .O(\n_0_grant_r[2]_i_2__2 ));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1 ),
        .Q(\n_0_grant_r_reg[0] ),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__2 ),
        .Q(\n_0_grant_r_reg[2] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__2 
       (.I0(last_master_r[0]),
        .I1(upd_last_master_r),
        .I2(\n_0_grant_r_reg[0] ),
        .I3(I16),
        .O(\n_0_last_master_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \last_master_r[1]_i_1 
       (.I0(last_master_r[1]),
        .I1(I13),
        .I2(upd_last_master_r),
        .O(\n_0_last_master_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \last_master_r[2]_i_1__2 
       (.I0(\n_0_grant_r_reg[2] ),
        .I1(upd_last_master_r),
        .I2(last_master_r[2]),
        .I3(I16),
        .O(\n_0_last_master_r[2]_i_1__2 ));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[0]_i_1__2 ),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[1]_i_1 ),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[2]_i_1__2 ),
        .Q(last_master_r[2]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \maintenance_request.maint_rank_r_lcl[0]_i_1 
       (.I0(I1),
        .I1(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_2 ),
        .I2(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_3 ),
        .I3(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_4 ),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFF2F2FFF002F2F)) 
     \maintenance_request.maint_rank_r_lcl[0]_i_2 
       (.I0(upd_last_master_r),
        .I1(\n_0_grant_r_reg[2] ),
        .I2(I2),
        .I3(app_sr_req),
        .I4(maint_sre_r),
        .I5(inhbt_srx),
        .O(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT4 #(
    .INIT(16'h001D)) 
     \maintenance_request.maint_rank_r_lcl[0]_i_3 
       (.I0(I3),
        .I1(upd_last_master_r),
        .I2(\n_0_grant_r_reg[0] ),
        .I3(I13),
        .O(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_3 ));
LUT6 #(
    .INIT(64'h4747474747474777)) 
     \maintenance_request.maint_rank_r_lcl[0]_i_4 
       (.I0(\n_0_grant_r_reg[2] ),
        .I1(upd_last_master_r),
        .I2(maint_sre_r),
        .I3(ckesr_timer_r[0]),
        .I4(ckesr_timer_r[1]),
        .I5(app_sr_req),
        .O(\n_0_maintenance_request.maint_rank_r_lcl[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFE000000FE00)) 
     \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(app_sr_req),
        .I1(ckesr_timer_r[1]),
        .I2(ckesr_timer_r[0]),
        .I3(maint_sre_r),
        .I4(upd_last_master_r),
        .I5(\n_0_grant_r_reg[2] ),
        .O(O2));
LUT6 #(
    .INIT(64'h3704040437043704)) 
     \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(inhbt_srx),
        .I1(maint_sre_r),
        .I2(app_sr_req),
        .I3(I2),
        .I4(\n_0_grant_r_reg[2] ),
        .I5(upd_last_master_r),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_round_robin_arb" *) 
module mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1
   (O5,
    O1,
    O2,
    O3,
    O4,
    O7,
    Q,
    O6,
    O8,
    O9,
    O10,
    read_this_rank,
    int_read_this_rank,
    O11,
    E,
    mc_cmd_ns,
    col_rd_wr,
    O15,
    O16,
    col_data_buf_addr,
    DIA,
    O17,
    O18,
    O23,
    O24,
    col_size,
    O28,
    O29,
    O35,
    I1,
    I2,
    I5,
    p_14_out,
    I6,
    p_92_out,
    p_131_out,
    I7,
    I3,
    I8,
    p_14_in,
    p_53_out,
    I12,
    ofs_rdy_r,
    I4,
    I15,
    ofs_rdy_r_0,
    p_14_in_1,
    ofs_rdy_r_2,
    I17,
    ofs_rdy_r_3,
    rd_this_rank_r,
    read_this_rank_r1,
    I9,
    I10,
    I11,
    DIC,
    col_rd_wr_r,
    I21,
    I22,
    p_71_out,
    p_32_out,
    I23,
    I24,
    I25,
    I26,
    O19,
    O20,
    O21,
    O22,
    col_size_r,
    I13,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    p_149_out,
    p_110_out,
    col_periodic_rd_r,
    wr_this_rank_r,
    I18,
    I37,
    I38,
    I39,
    I41,
    I42,
    I43,
    CLK);
  output [0:0]O5;
  output O1;
  output O2;
  output O3;
  output O4;
  output O7;
  output [3:0]Q;
  output O6;
  output O8;
  output O9;
  output O10;
  output read_this_rank;
  output int_read_this_rank;
  output O11;
  output [0:0]E;
  output [0:0]mc_cmd_ns;
  output col_rd_wr;
  output O15;
  output O16;
  output [2:0]col_data_buf_addr;
  output [1:0]DIA;
  output [10:0]O17;
  output [2:0]O18;
  output [0:0]O23;
  output O24;
  output col_size;
  output O28;
  output O29;
  output O35;
  input I1;
  input I2;
  input I5;
  input p_14_out;
  input I6;
  input p_92_out;
  input p_131_out;
  input I7;
  input I3;
  input I8;
  input p_14_in;
  input p_53_out;
  input I12;
  input ofs_rdy_r;
  input I4;
  input I15;
  input ofs_rdy_r_0;
  input p_14_in_1;
  input ofs_rdy_r_2;
  input I17;
  input ofs_rdy_r_3;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r1;
  input I9;
  input I10;
  input I11;
  input [0:0]DIC;
  input col_rd_wr_r;
  input [3:0]I21;
  input [3:0]I22;
  input p_71_out;
  input p_32_out;
  input [9:0]I23;
  input [9:0]I24;
  input [9:0]I25;
  input [9:0]I26;
  input [2:0]O19;
  input [2:0]O20;
  input [2:0]O21;
  input [2:0]O22;
  input col_size_r;
  input I13;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input p_149_out;
  input p_110_out;
  input col_periodic_rd_r;
  input [3:0]wr_this_rank_r;
  input I18;
  input [3:0]I37;
  input [3:0]I38;
  input [3:0]I39;
  input I41;
  input [1:0]I42;
  input [0:0]I43;
  input CLK;

  wire CLK;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I15;
  wire I17;
  wire I18;
  wire I2;
  wire [3:0]I21;
  wire [3:0]I22;
  wire [9:0]I23;
  wire [9:0]I24;
  wire [9:0]I25;
  wire [9:0]I26;
  wire I3;
  wire [3:0]I37;
  wire [3:0]I38;
  wire [3:0]I39;
  wire I4;
  wire I41;
  wire [1:0]I42;
  wire [0:0]I43;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O15;
  wire O16;
  wire [10:0]O17;
  wire [2:0]O18;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [0:0]O23;
  wire O24;
  wire O28;
  wire O29;
  wire O3;
  wire O35;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire [2:0]col_data_buf_addr;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire col_size_r;
  wire int_read_this_rank;
  wire [3:0]last_master_r;
  wire [0:0]mc_cmd_ns;
  wire \n_0_cmd_pipe_plus.mc_address[0]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[10]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[2]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[3]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[4]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[5]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[6]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[7]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[8]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[9]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[0]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[2]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ;
  wire \n_0_col_mux.col_periodic_rd_r_i_2 ;
  wire \n_0_grant_r[0]_i_1__0 ;
  wire \n_0_grant_r[1]_i_1 ;
  wire \n_0_grant_r[2]_i_1 ;
  wire \n_0_grant_r[2]_i_2__1 ;
  wire \n_0_grant_r[2]_i_3__0 ;
  wire \n_0_grant_r[2]_i_4 ;
  wire \n_0_grant_r[2]_i_5 ;
  wire \n_0_grant_r[2]_i_7 ;
  wire \n_0_grant_r[2]_i_9 ;
  wire \n_0_grant_r[3]_i_1 ;
  wire \n_0_grant_r[3]_i_13__1 ;
  wire \n_0_grant_r[3]_i_3__0 ;
  wire \n_0_grant_r[3]_i_4__0 ;
  wire \n_0_grant_r[3]_i_5 ;
  wire \n_0_grant_r[3]_i_6__1 ;
  wire \n_0_grant_r[3]_i_7 ;
  wire \n_0_last_master_r[0]_i_1 ;
  wire \n_0_last_master_r[1]_i_1__0 ;
  wire \n_0_last_master_r[2]_i_1 ;
  wire \n_0_last_master_r[3]_i_1__0 ;
  wire \n_0_periodic_rd_generation.read_this_rank_r_i_2 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_10 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_11 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_12 ;
  wire \n_0_read_fifo.fifo_ram[0].RAM32M0_i_13 ;
  wire \n_0_read_fifo.fifo_ram[1].RAM32M0_i_2 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r_0;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire p_110_out;
  wire p_131_out;
  wire p_149_out;
  wire p_14_in;
  wire p_14_in_1;
  wire p_14_out;
  wire p_32_out;
  wire p_53_out;
  wire p_71_out;
  wire p_92_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r1;
  wire [3:0]wr_this_rank_r;

LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[0]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[0]_i_2 ),
        .I1(I23[0]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[0]),
        .I5(Q[2]),
        .O(O17[0]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[0]_i_2 
       (.I0(I25[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I26[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\n_0_cmd_pipe_plus.mc_address[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[10]_i_2 ),
        .I1(auto_pre_r),
        .I2(Q[3]),
        .I3(I1),
        .I4(auto_pre_r_4),
        .I5(Q[2]),
        .O(O17[10]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(auto_pre_r_5),
        .I1(auto_pre_r_6),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[10]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[1]_i_2 ),
        .I1(I23[1]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[1]),
        .I5(Q[2]),
        .O(O17[1]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[1]_i_2 
       (.I0(I25[1]),
        .I1(I26[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[1]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[2]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[2]_i_2 ),
        .I1(I23[2]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[2]),
        .I5(Q[2]),
        .O(O17[2]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[2]_i_2 
       (.I0(I25[2]),
        .I1(I26[2]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[2]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[3]_i_2 ),
        .I1(I23[3]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[3]),
        .I5(Q[2]),
        .O(O17[3]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(I25[3]),
        .I1(I26[3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[3]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[4]_i_2 ),
        .I1(I23[4]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[4]),
        .I5(Q[2]),
        .O(O17[4]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(I25[4]),
        .I1(I26[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[4]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[5]_i_2 ),
        .I1(I23[5]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[5]),
        .I5(Q[2]),
        .O(O17[5]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(I25[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I26[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\n_0_cmd_pipe_plus.mc_address[5]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[6]_i_2 ),
        .I1(I23[6]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[6]),
        .I5(Q[2]),
        .O(O17[6]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(I25[6]),
        .I1(I26[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[6]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[7]_i_2 ),
        .I1(I23[7]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[7]),
        .I5(Q[2]),
        .O(O17[7]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(I25[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I26[7]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\n_0_cmd_pipe_plus.mc_address[7]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[8]_i_2 ),
        .I1(I23[8]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[8]),
        .I5(Q[2]),
        .O(O17[8]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(I25[8]),
        .I1(I26[8]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[8]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[9]_i_2 ),
        .I1(I23[9]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I24[9]),
        .I5(Q[2]),
        .O(O17[9]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(I25[9]),
        .I1(I26[9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[9]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[0]_i_2 ),
        .I1(O19[0]),
        .I2(Q[3]),
        .I3(I1),
        .I4(O20[0]),
        .I5(Q[2]),
        .O(O18[0]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(O21[0]),
        .I1(O22[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_bank[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[1]_i_2 ),
        .I1(O19[1]),
        .I2(Q[3]),
        .I3(I1),
        .I4(O20[1]),
        .I5(Q[2]),
        .O(O18[1]));
LUT6 #(
    .INIT(64'h000C000A000C0000)) 
     \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(O21[1]),
        .I1(O22[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_bank[1]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[2]_i_2 ),
        .I1(O19[2]),
        .I2(Q[3]),
        .I3(I1),
        .I4(O20[2]),
        .I5(Q[2]),
        .O(O18[2]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(O21[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(O22[2]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\n_0_cmd_pipe_plus.mc_bank[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(I1),
        .I1(O4),
        .O(mc_cmd_ns));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(O4),
        .I1(I1),
        .O(O35));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(I1),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ),
        .I1(I1),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT5 #(
    .INIT(32'hEFEAEAEA)) 
     \cmd_pipe_plus.mc_we_n[0]_i_2 
       (.I0(O15),
        .I1(p_14_out),
        .I2(Q[3]),
        .I3(p_53_out),
        .I4(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFCA00CA)) 
     \col_mux.col_periodic_rd_r_i_1 
       (.I0(\n_0_col_mux.col_periodic_rd_r_i_2 ),
        .I1(p_71_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(p_32_out),
        .O(DIA[1]));
LUT6 #(
    .INIT(64'hCCCCAAAACCCC00F0)) 
     \col_mux.col_periodic_rd_r_i_2 
       (.I0(p_149_out),
        .I1(p_110_out),
        .I2(col_periodic_rd_r),
        .I3(I13),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_col_mux.col_periodic_rd_r_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \col_mux.col_rd_wr_r_i_1 
       (.I0(O4),
        .O(col_rd_wr));
LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
     \col_mux.col_rd_wr_r_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(col_rd_wr_r),
        .I5(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
     \col_mux.col_size_r_i_1 
       (.I0(col_size_r),
        .I1(I13),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(col_size));
LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A08)) 
     \data_valid_2_1.offset_r[0]_i_1 
       (.I0(I1),
        .I1(col_size_r),
        .I2(I13),
        .I3(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_2 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O24));
LUT6 #(
    .INIT(64'h00E0000000E000C0)) 
     \grant_r[0]_i_1__0 
       (.I0(\n_0_grant_r[3]_i_6__1 ),
        .I1(\n_0_grant_r[3]_i_7 ),
        .I2(\n_0_grant_r[2]_i_2__1 ),
        .I3(\n_0_grant_r[3]_i_5 ),
        .I4(\n_0_grant_r[3]_i_4__0 ),
        .I5(\n_0_last_master_r[2]_i_1 ),
        .O(\n_0_grant_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000003000707)) 
     \grant_r[1]_i_1 
       (.I0(O11),
        .I1(\n_0_last_master_r[1]_i_1__0 ),
        .I2(\n_0_grant_r[2]_i_4 ),
        .I3(\n_0_grant_r[2]_i_3__0 ),
        .I4(\n_0_grant_r[2]_i_2__1 ),
        .I5(\n_0_grant_r[2]_i_5 ),
        .O(\n_0_grant_r[1]_i_1 ));
LUT5 #(
    .INIT(32'h55DF55D5)) 
     \grant_r[1]_i_2 
       (.I0(\n_0_grant_r[3]_i_6__1 ),
        .I1(O2),
        .I2(p_14_out),
        .I3(I9),
        .I4(O1),
        .O(O11));
LUT6 #(
    .INIT(64'h000000000000D0DC)) 
     \grant_r[2]_i_1 
       (.I0(\n_0_grant_r[2]_i_2__1 ),
        .I1(\n_0_grant_r[2]_i_3__0 ),
        .I2(\n_0_grant_r[2]_i_4 ),
        .I3(\n_0_last_master_r[0]_i_1 ),
        .I4(\n_0_grant_r[2]_i_5 ),
        .I5(\n_0_grant_r[3]_i_6__1 ),
        .O(\n_0_grant_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT4 #(
    .INIT(16'hFFFB)) 
     \grant_r[2]_i_11 
       (.I0(I4),
        .I1(ofs_rdy_r),
        .I2(I1),
        .I3(Q[3]),
        .O(O8));
LUT6 #(
    .INIT(64'h000000E200000000)) 
     \grant_r[2]_i_2__1 
       (.I0(O1),
        .I1(p_131_out),
        .I2(O2),
        .I3(I2),
        .I4(I7),
        .I5(\n_0_grant_r[2]_i_7 ),
        .O(\n_0_grant_r[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h0005000000050303)) 
     \grant_r[2]_i_3__0 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(I17),
        .I3(Q[2]),
        .I4(I1),
        .I5(last_master_r[2]),
        .O(\n_0_grant_r[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
     \grant_r[2]_i_4 
       (.I0(O1),
        .I1(I2),
        .I2(I6),
        .I3(\n_0_grant_r[2]_i_9 ),
        .I4(p_92_out),
        .I5(O2),
        .O(\n_0_grant_r[2]_i_4 ));
LUT5 #(
    .INIT(32'h008A0080)) 
     \grant_r[2]_i_5 
       (.I0(\n_0_last_master_r[2]_i_1 ),
        .I1(O2),
        .I2(p_14_out),
        .I3(I9),
        .I4(O1),
        .O(\n_0_grant_r[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \grant_r[2]_i_7 
       (.I0(p_14_in_1),
        .I1(I4),
        .I2(ofs_rdy_r_2),
        .I3(Q[0]),
        .I4(I1),
        .O(\n_0_grant_r[2]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \grant_r[2]_i_9 
       (.I0(I15),
        .I1(Q[1]),
        .I2(I1),
        .I3(ofs_rdy_r_0),
        .I4(I4),
        .O(\n_0_grant_r[2]_i_9 ));
LUT6 #(
    .INIT(64'h000D000C000D0000)) 
     \grant_r[3]_i_1 
       (.I0(I10),
        .I1(\n_0_grant_r[3]_i_3__0 ),
        .I2(\n_0_grant_r[3]_i_4__0 ),
        .I3(\n_0_grant_r[3]_i_5 ),
        .I4(\n_0_grant_r[3]_i_6__1 ),
        .I5(\n_0_grant_r[3]_i_7 ),
        .O(\n_0_grant_r[3]_i_1 ));
LUT5 #(
    .INIT(32'hF0F0F0F1)) 
     \grant_r[3]_i_11__0 
       (.I0(O15),
        .I1(O16),
        .I2(I41),
        .I3(I42[1]),
        .I4(I42[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \grant_r[3]_i_13__1 
       (.I0(I12),
        .I1(Q[3]),
        .I2(I1),
        .I3(ofs_rdy_r),
        .I4(I4),
        .O(\n_0_grant_r[3]_i_13__1 ));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \grant_r[3]_i_16 
       (.I0(I1),
        .I1(Q[0]),
        .I2(ofs_rdy_r_2),
        .I3(I4),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT4 #(
    .INIT(16'hFFFB)) 
     \grant_r[3]_i_17 
       (.I0(I4),
        .I1(ofs_rdy_r_0),
        .I2(I1),
        .I3(Q[1]),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \grant_r[3]_i_19 
       (.I0(Q[2]),
        .I1(I1),
        .I2(ofs_rdy_r_3),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT4 #(
    .INIT(16'h0151)) 
     \grant_r[3]_i_3__0 
       (.I0(I17),
        .I1(last_master_r[3]),
        .I2(I1),
        .I3(Q[3]),
        .O(\n_0_grant_r[3]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
     \grant_r[3]_i_4__0 
       (.I0(O1),
        .I1(I2),
        .I2(I5),
        .I3(\n_0_grant_r[3]_i_13__1 ),
        .I4(p_14_out),
        .I5(O2),
        .O(\n_0_grant_r[3]_i_4__0 ));
LUT5 #(
    .INIT(32'h008A0080)) 
     \grant_r[3]_i_5 
       (.I0(\n_0_last_master_r[0]_i_1 ),
        .I1(O2),
        .I2(p_92_out),
        .I3(I11),
        .I4(O1),
        .O(\n_0_grant_r[3]_i_5 ));
LUT6 #(
    .INIT(64'hEFEFEFFFFFFFEFFF)) 
     \grant_r[3]_i_6__1 
       (.I0(I3),
        .I1(I8),
        .I2(p_14_in),
        .I3(O1),
        .I4(p_53_out),
        .I5(O2),
        .O(\n_0_grant_r[3]_i_6__1 ));
LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
     \grant_r[3]_i_7 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(I18),
        .I3(Q[0]),
        .I4(I1),
        .I5(last_master_r[0]),
        .O(\n_0_grant_r[3]_i_7 ));
LUT4 #(
    .INIT(16'hFF04)) 
     \grant_r[3]_i_9__1 
       (.I0(O28),
        .I1(O29),
        .I2(I43),
        .I3(I41),
        .O(O2));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__0 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1 ),
        .Q(Q[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1 
       (.I0(last_master_r[0]),
        .I1(I1),
        .I2(Q[0]),
        .I3(I18),
        .O(\n_0_last_master_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__0 
       (.I0(last_master_r[1]),
        .I1(I1),
        .I2(Q[1]),
        .I3(I18),
        .O(\n_0_last_master_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1 
       (.I0(last_master_r[2]),
        .I1(I1),
        .I2(Q[2]),
        .I3(I18),
        .O(\n_0_last_master_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \last_master_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(I1),
        .I2(last_master_r[3]),
        .I3(I17),
        .O(\n_0_last_master_r[3]_i_1__0 ));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[0]_i_1 ),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[1]_i_1__0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[2]_i_1 ),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[3]_i_1__0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mc_aux_out_r[0]_i_1 
       (.I0(O4),
        .I1(I1),
        .O(O3));
LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
     \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(read_this_rank_r1),
        .I1(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ),
        .I2(Q[1]),
        .I3(rd_this_rank_r[1]),
        .I4(Q[0]),
        .I5(rd_this_rank_r[0]),
        .O(int_read_this_rank));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ),
        .I1(Q[1]),
        .I2(rd_this_rank_r[1]),
        .I3(Q[0]),
        .I4(rd_this_rank_r[0]),
        .O(read_this_rank));
LUT4 #(
    .INIT(16'hF888)) 
     \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(Q[3]),
        .I1(rd_this_rank_r[3]),
        .I2(Q[2]),
        .I3(rd_this_rank_r[2]),
        .O(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ));
LUT5 #(
    .INIT(32'hFFCA00CA)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_1 
       (.I0(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_10 ),
        .I1(I21[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(I22[3]),
        .O(DIA[0]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_10 
       (.I0(I37[3]),
        .I1(Q[1]),
        .I2(I38[3]),
        .I3(Q[0]),
        .I4(I39[3]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_10 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_11 
       (.I0(I37[2]),
        .I1(Q[1]),
        .I2(I38[2]),
        .I3(Q[0]),
        .I4(I39[2]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_11 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_12 
       (.I0(I37[1]),
        .I1(Q[1]),
        .I2(I38[1]),
        .I3(Q[0]),
        .I4(I39[1]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_12 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_13 
       (.I0(I37[0]),
        .I1(Q[1]),
        .I2(I38[0]),
        .I3(Q[0]),
        .I4(I39[0]),
        .O(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_13 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_2 
       (.I0(I21[2]),
        .I1(I22[2]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_11 ),
        .O(col_data_buf_addr[2]));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_3 
       (.I0(I21[1]),
        .I1(I22[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_12 ),
        .O(col_data_buf_addr[1]));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \read_fifo.fifo_ram[0].RAM32M0_i_4 
       (.I0(I21[0]),
        .I1(I22[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\n_0_read_fifo.fifo_ram[0].RAM32M0_i_13 ),
        .O(col_data_buf_addr[0]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAFB)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_1 
       (.I0(DIC),
        .I1(col_size_r),
        .I2(I13),
        .I3(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_2 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O23));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \read_fifo.head_r[4]_i_1 
       (.I0(DIC),
        .I1(I1),
        .I2(O4),
        .O(E));
LUT6 #(
    .INIT(64'h1110110000100000)) 
     \rtw_timer.rtw_cnt_r[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_131_out),
        .I5(p_92_out),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT4 #(
    .INIT(16'hF808)) 
     \rtw_timer.rtw_cnt_r[2]_i_3 
       (.I0(Q[2]),
        .I1(p_53_out),
        .I2(Q[3]),
        .I3(p_14_out),
        .O(O16));
LUT4 #(
    .INIT(16'h0777)) 
     \wtr_timer.wtr_cnt_r[1]_i_2 
       (.I0(wr_this_rank_r[1]),
        .I1(Q[1]),
        .I2(wr_this_rank_r[0]),
        .I3(Q[0]),
        .O(O29));
LUT4 #(
    .INIT(16'hF888)) 
     \wtr_timer.wtr_cnt_r[1]_i_3 
       (.I0(wr_this_rank_r[3]),
        .I1(Q[3]),
        .I2(wr_this_rank_r[2]),
        .I3(Q[2]),
        .O(O28));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_round_robin_arb" *) 
module mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_3
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    granted_col_ns,
    O7,
    rnk_config_strobe_ns,
    p_2_in,
    override_demand_r,
    I11,
    I1,
    I12,
    rnk_config_valid_r,
    I14,
    I2,
    I15,
    I16,
    I3,
    p_14_in_1,
    rnk_config_r,
    I4,
    rnk_config_strobe,
    I19,
    I20,
    I5,
    p_131_out,
    I6,
    p_92_out,
    I7,
    I17,
    rnk_config_strobe_0,
    I18,
    CLK);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output granted_col_ns;
  output O7;
  output rnk_config_strobe_ns;
  output p_2_in;
  input override_demand_r;
  input I11;
  input I1;
  input I12;
  input rnk_config_valid_r;
  input I14;
  input I2;
  input I15;
  input I16;
  input I3;
  input p_14_in_1;
  input rnk_config_r;
  input I4;
  input rnk_config_strobe;
  input I19;
  input I20;
  input I5;
  input p_131_out;
  input I6;
  input p_92_out;
  input I7;
  input I17;
  input [4:0]rnk_config_strobe_0;
  input I18;
  input CLK;

  wire CLK;
  wire I1;
  wire I11;
  wire I12;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [3:0]grant_config_r;
  wire granted_col_ns;
  wire [3:0]last_master_r;
  wire \n_0_grant_r[0]_i_1__1 ;
  wire \n_0_grant_r[1]_i_1__0 ;
  wire \n_0_grant_r[1]_i_2__1 ;
  wire \n_0_grant_r[2]_i_1__0 ;
  wire \n_0_grant_r[2]_i_2 ;
  wire \n_0_grant_r[2]_i_3__1 ;
  wire \n_0_grant_r[2]_i_4__0 ;
  wire \n_0_grant_r[2]_i_5__0 ;
  wire \n_0_grant_r[2]_i_6__0 ;
  wire \n_0_grant_r[3]_i_14 ;
  wire \n_0_grant_r[3]_i_18 ;
  wire \n_0_grant_r[3]_i_1__0 ;
  wire \n_0_grant_r[3]_i_2__1 ;
  wire \n_0_grant_r[3]_i_3 ;
  wire \n_0_grant_r[3]_i_4__1 ;
  wire \n_0_grant_r[3]_i_5__1 ;
  wire \n_0_grant_r[3]_i_7__1 ;
  wire \n_0_grant_r[3]_i_8__0 ;
  wire \n_0_last_master_r[0]_i_1__0 ;
  wire \n_0_last_master_r[1]_i_1__1 ;
  wire \n_0_last_master_r[2]_i_1__0 ;
  wire \n_0_last_master_r[3]_i_1 ;
  wire \n_0_rnk_config_r[0]_i_2 ;
  wire override_demand_r;
  wire p_131_out;
  wire p_14_in_1;
  wire p_2_in;
  wire p_92_out;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire [4:0]rnk_config_strobe_0;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r;

LUT6 #(
    .INIT(64'h3303000001010000)) 
     \grant_r[0]_i_1__1 
       (.I0(\n_0_last_master_r[1]_i_1__1 ),
        .I1(\n_0_grant_r[2]_i_6__0 ),
        .I2(\n_0_last_master_r[0]_i_1__0 ),
        .I3(\n_0_grant_r[2]_i_5__0 ),
        .I4(\n_0_grant_r[2]_i_3__1 ),
        .I5(\n_0_grant_r[1]_i_2__1 ),
        .O(\n_0_grant_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000302233)) 
     \grant_r[1]_i_1__0 
       (.I0(\n_0_grant_r[1]_i_2__1 ),
        .I1(\n_0_grant_r[2]_i_5__0 ),
        .I2(\n_0_grant_r[2]_i_2 ),
        .I3(\n_0_last_master_r[1]_i_1__1 ),
        .I4(I19),
        .I5(\n_0_grant_r[2]_i_6__0 ),
        .O(\n_0_grant_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT5 #(
    .INIT(32'hDDDDFFDF)) 
     \grant_r[1]_i_2__1 
       (.I0(O2),
        .I1(O6),
        .I2(I11),
        .I3(I12),
        .I4(I20),
        .O(\n_0_grant_r[1]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFAB)) 
     \grant_r[2]_i_10 
       (.I0(O2),
        .I1(override_demand_r),
        .I2(I11),
        .I3(I1),
        .I4(I12),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000B000B0A0)) 
     \grant_r[2]_i_1__0 
       (.I0(\n_0_grant_r[2]_i_2 ),
        .I1(\n_0_grant_r[2]_i_3__1 ),
        .I2(\n_0_grant_r[2]_i_4__0 ),
        .I3(\n_0_grant_r[2]_i_5__0 ),
        .I4(\n_0_last_master_r[0]_i_1__0 ),
        .I5(\n_0_grant_r[2]_i_6__0 ),
        .O(\n_0_grant_r[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0003000000030505)) 
     \grant_r[2]_i_2 
       (.I0(last_master_r[3]),
        .I1(grant_config_r[3]),
        .I2(I17),
        .I3(grant_config_r[2]),
        .I4(rnk_config_strobe),
        .I5(last_master_r[2]),
        .O(\n_0_grant_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \grant_r[2]_i_3__1 
       (.I0(O2),
        .I1(O6),
        .I2(I19),
        .O(\n_0_grant_r[2]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \grant_r[2]_i_4__0 
       (.I0(O2),
        .I1(O6),
        .I2(I20),
        .O(\n_0_grant_r[2]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     \grant_r[2]_i_5__0 
       (.I0(O2),
        .I1(O6),
        .I2(I15),
        .I3(I14),
        .O(\n_0_grant_r[2]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \grant_r[2]_i_6__0 
       (.I0(O2),
        .I1(O6),
        .I2(\n_0_last_master_r[2]_i_1__0 ),
        .I3(I11),
        .I4(I12),
        .O(\n_0_grant_r[2]_i_6__0 ));
LUT5 #(
    .INIT(32'hFFFFFFAB)) 
     \grant_r[3]_i_10__0 
       (.I0(O2),
        .I1(override_demand_r),
        .I2(I14),
        .I3(I2),
        .I4(I15),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT4 #(
    .INIT(16'hF8FF)) 
     \grant_r[3]_i_14 
       (.I0(grant_config_r[3]),
        .I1(rnk_config_strobe),
        .I2(I17),
        .I3(rnk_config_r),
        .O(\n_0_grant_r[3]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF55D5)) 
     \grant_r[3]_i_14__1 
       (.I0(rnk_config_valid_r),
        .I1(\n_0_grant_r[3]_i_18 ),
        .I2(rnk_config_r),
        .I3(\n_0_rnk_config_r[0]_i_2 ),
        .I4(I4),
        .I5(O6),
        .O(O5));
LUT4 #(
    .INIT(16'h5557)) 
     \grant_r[3]_i_18 
       (.I0(rnk_config_strobe),
        .I1(grant_config_r[0]),
        .I2(grant_config_r[2]),
        .I3(grant_config_r[1]),
        .O(\n_0_grant_r[3]_i_18 ));
LUT6 #(
    .INIT(64'h000000000C000E0E)) 
     \grant_r[3]_i_1__0 
       (.I0(\n_0_grant_r[3]_i_2__1 ),
        .I1(\n_0_grant_r[3]_i_3 ),
        .I2(\n_0_grant_r[3]_i_4__1 ),
        .I3(\n_0_grant_r[3]_i_5__1 ),
        .I4(I20),
        .I5(\n_0_grant_r[3]_i_7__1 ),
        .O(\n_0_grant_r[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hA2A2F2FF8080F080)) 
     \grant_r[3]_i_2 
       (.I0(\n_0_grant_r[3]_i_8__0 ),
        .I1(p_131_out),
        .I2(I6),
        .I3(p_92_out),
        .I4(O4),
        .I5(I7),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT5 #(
    .INIT(32'hDDDDFFDF)) 
     \grant_r[3]_i_2__1 
       (.I0(O2),
        .I1(O6),
        .I2(I14),
        .I3(I15),
        .I4(I19),
        .O(\n_0_grant_r[3]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT4 #(
    .INIT(16'h1013)) 
     \grant_r[3]_i_3 
       (.I0(grant_config_r[3]),
        .I1(I17),
        .I2(rnk_config_strobe),
        .I3(last_master_r[3]),
        .O(\n_0_grant_r[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     \grant_r[3]_i_4__1 
       (.I0(O2),
        .I1(O6),
        .I2(I12),
        .I3(I11),
        .O(\n_0_grant_r[3]_i_4__1 ));
LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
     \grant_r[3]_i_5__1 
       (.I0(grant_config_r[1]),
        .I1(last_master_r[1]),
        .I2(I18),
        .I3(grant_config_r[0]),
        .I4(rnk_config_strobe),
        .I5(last_master_r[0]),
        .O(\n_0_grant_r[3]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT5 #(
    .INIT(32'h00002000)) 
     \grant_r[3]_i_7__1 
       (.I0(O2),
        .I1(O6),
        .I2(\n_0_last_master_r[0]_i_1__0 ),
        .I3(I14),
        .I4(I15),
        .O(\n_0_grant_r[3]_i_7__1 ));
LUT5 #(
    .INIT(32'h51000000)) 
     \grant_r[3]_i_8__0 
       (.I0(O2),
        .I1(I16),
        .I2(override_demand_r),
        .I3(I3),
        .I4(p_14_in_1),
        .O(\n_0_grant_r[3]_i_8__0 ));
LUT6 #(
    .INIT(64'h11111115FFFFFFFF)) 
     \grant_r[3]_i_8__1 
       (.I0(\n_0_grant_r[3]_i_14 ),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[0]),
        .I3(grant_config_r[2]),
        .I4(grant_config_r[1]),
        .I5(rnk_config_valid_r),
        .O(O2));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__1 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1__0 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__0 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1__0 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     granted_col_r_i_1
       (.I0(O7),
        .I1(I5),
        .O(granted_col_ns));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[0]),
        .I3(I18),
        .O(\n_0_last_master_r[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__1 
       (.I0(last_master_r[1]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[1]),
        .I3(I18),
        .O(\n_0_last_master_r[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1__0 
       (.I0(last_master_r[2]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[2]),
        .I3(I18),
        .O(\n_0_last_master_r[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT4 #(
    .INIT(16'hFEF2)) 
     \last_master_r[3]_i_1 
       (.I0(last_master_r[3]),
        .I1(rnk_config_strobe),
        .I2(I17),
        .I3(grant_config_r[3]),
        .O(\n_0_last_master_r[3]_i_1 ));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[0]_i_1__0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[1]_i_1__1 ),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[2]_i_1__0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[3]_i_1 ),
        .Q(last_master_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     override_demand_r_i_1
       (.I0(rnk_config_strobe_0[4]),
        .I1(rnk_config_strobe),
        .I2(rnk_config_strobe_0[0]),
        .I3(rnk_config_strobe_0[1]),
        .I4(rnk_config_strobe_0[2]),
        .I5(rnk_config_strobe_0[3]),
        .O(O6));
LUT6 #(
    .INIT(64'h0000000001FF0000)) 
     \rnk_config_r[0]_i_1 
       (.I0(grant_config_r[1]),
        .I1(grant_config_r[2]),
        .I2(grant_config_r[0]),
        .I3(rnk_config_strobe),
        .I4(rnk_config_r),
        .I5(\n_0_rnk_config_r[0]_i_2 ),
        .O(p_2_in));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     \rnk_config_r[0]_i_2 
       (.I0(I17),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[3]),
        .O(\n_0_rnk_config_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \rnk_config_strobe_r[0]_i_1 
       (.I0(\n_0_grant_r[3]_i_2__1 ),
        .I1(\n_0_grant_r[1]_i_2__1 ),
        .O(rnk_config_strobe_ns));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     rnk_config_valid_r_lcl_i_1
       (.I0(rnk_config_valid_r),
        .I1(\n_0_grant_r[1]_i_2__1 ),
        .I2(\n_0_grant_r[3]_i_2__1 ),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_round_robin_arb" *) 
module mig_7series_0_mig_7series_v2_3_round_robin_arb__parameterized1_4
   (Q,
    O17,
    O10,
    O5,
    O11,
    O12,
    O13,
    O14,
    O25,
    O26,
    mc_cas_n_ns,
    mc_ras_n_ns,
    act_this_rank,
    O30,
    O27,
    O31,
    O32,
    O33,
    mc_cs_n_ns,
    O18,
    I18,
    sent_row,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    maint_zq_r,
    p_154_out,
    I17,
    p_115_out,
    inhbt_act_faw_r,
    p_76_out,
    p_37_out,
    I1,
    I35,
    I36,
    I40,
    I2,
    act_this_rank_r,
    demand_act_priority_r,
    demand_act_priority_r_7,
    I3,
    demand_act_priority_r_8,
    demand_act_priority_r_9,
    maint_rank_r,
    O21,
    O22,
    O20,
    O19,
    CLK);
  output [3:0]Q;
  output [12:0]O17;
  output O10;
  output [0:0]O5;
  output O11;
  output O12;
  output O13;
  output O14;
  output O25;
  output O26;
  output [0:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output act_this_rank;
  output O30;
  output O27;
  output O31;
  output O32;
  output O33;
  output [0:0]mc_cs_n_ns;
  output [2:0]O18;
  input I18;
  input sent_row;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input [12:0]I33;
  input [12:0]I34;
  input maint_zq_r;
  input p_154_out;
  input I17;
  input p_115_out;
  input inhbt_act_faw_r;
  input p_76_out;
  input p_37_out;
  input I1;
  input [12:0]I35;
  input [12:0]I36;
  input I40;
  input I2;
  input [3:0]act_this_rank_r;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input I3;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;
  input maint_rank_r;
  input [2:0]O21;
  input [2:0]O22;
  input [2:0]O20;
  input [2:0]O19;
  input CLK;

  wire CLK;
  wire I1;
  wire I17;
  wire I18;
  wire I2;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire [12:0]I33;
  wire [12:0]I34;
  wire [12:0]I35;
  wire [12:0]I36;
  wire I40;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [12:0]O17;
  wire [2:0]O18;
  wire [2:0]O19;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire O25;
  wire O26;
  wire O27;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire [0:0]O5;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire inhbt_act_faw_r;
  wire [3:0]last_master_r;
  wire maint_rank_r;
  wire maint_zq_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire \n_0_cmd_pipe_plus.mc_address[13]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[14]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[15]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[16]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[17]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[18]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[19]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[20]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[21]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[22]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[23]_i_3 ;
  wire \n_0_cmd_pipe_plus.mc_address[23]_i_4 ;
  wire \n_0_cmd_pipe_plus.mc_address[24]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_3 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_4 ;
  wire \n_0_cmd_pipe_plus.mc_bank[3]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[4]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[5]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[1]_i_4 ;
  wire \n_0_grant_r[0]_i_1__2 ;
  wire \n_0_grant_r[1]_i_11 ;
  wire \n_0_grant_r[1]_i_12 ;
  wire \n_0_grant_r[1]_i_1__1 ;
  wire \n_0_grant_r[2]_i_1__1 ;
  wire \n_0_grant_r[2]_i_2__0 ;
  wire \n_0_grant_r[2]_i_3 ;
  wire \n_0_grant_r[3]_i_1__1 ;
  wire \n_0_grant_r[3]_i_3__1 ;
  wire \n_0_grant_r[3]_i_5__0 ;
  wire \n_0_grant_r[3]_i_7__0 ;
  wire \n_0_inhbt_act_faw.SRLC32E0_i_3 ;
  wire \n_0_last_master_r[0]_i_1__1 ;
  wire \n_0_last_master_r[1]_i_1__2 ;
  wire \n_0_last_master_r[2]_i_1__1 ;
  wire \n_0_last_master_r[3]_i_1__1 ;
  wire p_115_out;
  wire p_154_out;
  wire p_37_out;
  wire p_76_out;
  wire sent_row;

LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[0]),
        .I2(\n_0_cmd_pipe_plus.mc_address[13]_i_2 ),
        .I3(I34[0]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[0]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[13]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[1]),
        .I2(\n_0_cmd_pipe_plus.mc_address[14]_i_2 ),
        .I3(I34[1]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[1]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[1]),
        .O(\n_0_cmd_pipe_plus.mc_address[14]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[2]),
        .I2(\n_0_cmd_pipe_plus.mc_address[15]_i_2 ),
        .I3(I34[2]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[2]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[15]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[3]),
        .I2(\n_0_cmd_pipe_plus.mc_address[16]_i_2 ),
        .I3(I34[3]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[3]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[3]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[3]),
        .O(\n_0_cmd_pipe_plus.mc_address[16]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[4]),
        .I2(\n_0_cmd_pipe_plus.mc_address[17]_i_2 ),
        .I3(I34[4]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[4]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[4]),
        .O(\n_0_cmd_pipe_plus.mc_address[17]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[5]),
        .I2(\n_0_cmd_pipe_plus.mc_address[18]_i_2 ),
        .I3(I34[5]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[5]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[5]),
        .O(\n_0_cmd_pipe_plus.mc_address[18]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[6]),
        .I2(\n_0_cmd_pipe_plus.mc_address[19]_i_2 ),
        .I3(I34[6]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[6]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[6]),
        .O(\n_0_cmd_pipe_plus.mc_address[19]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[7]),
        .I2(\n_0_cmd_pipe_plus.mc_address[20]_i_2 ),
        .I3(I34[7]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[7]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[7]),
        .O(\n_0_cmd_pipe_plus.mc_address[20]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[8]),
        .I2(\n_0_cmd_pipe_plus.mc_address[21]_i_2 ),
        .I3(I34[8]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[8]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[8]),
        .O(\n_0_cmd_pipe_plus.mc_address[21]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[9]),
        .I2(\n_0_cmd_pipe_plus.mc_address[22]_i_2 ),
        .I3(I34[9]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[9]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[9]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[9]),
        .O(\n_0_cmd_pipe_plus.mc_address[22]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
     \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[1]_i_4 ),
        .I1(O10),
        .I2(I33[10]),
        .I3(\n_0_cmd_pipe_plus.mc_address[23]_i_3 ),
        .I4(I34[10]),
        .I5(\n_0_cmd_pipe_plus.mc_address[23]_i_4 ),
        .O(O17[10]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(Q[0]),
        .I1(p_154_out),
        .O(O10));
LUT6 #(
    .INIT(64'hF8F8FFF0F8F8F0F0)) 
     \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(I35[10]),
        .I1(p_37_out),
        .I2(I1),
        .I3(O26),
        .I4(Q[3]),
        .I5(I36[10]),
        .O(\n_0_cmd_pipe_plus.mc_address[23]_i_3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \cmd_pipe_plus.mc_address[23]_i_4 
       (.I0(p_115_out),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[23]_i_4 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[11]),
        .I2(\n_0_cmd_pipe_plus.mc_address[24]_i_2 ),
        .I3(I34[11]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[11]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[11]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[11]),
        .O(\n_0_cmd_pipe_plus.mc_address[24]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I33[12]),
        .I2(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .I3(I34[12]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O17[12]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_address[25]_i_3 
       (.I0(sent_row),
        .I1(I2),
        .I2(I36[12]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I35[12]),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \cmd_pipe_plus.mc_address[25]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(O21[0]),
        .I2(\n_0_cmd_pipe_plus.mc_bank[3]_i_2 ),
        .I3(O22[0]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O18[0]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(O20[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(O19[0]),
        .O(\n_0_cmd_pipe_plus.mc_bank[3]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(O21[1]),
        .I2(\n_0_cmd_pipe_plus.mc_bank[4]_i_2 ),
        .I3(O22[1]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O18[1]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(O20[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(O19[1]),
        .O(\n_0_cmd_pipe_plus.mc_bank[4]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(O21[2]),
        .I2(\n_0_cmd_pipe_plus.mc_bank[5]_i_2 ),
        .I3(O22[2]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(O18[2]));
LUT6 #(
    .INIT(64'hFFFFF1111111F111)) 
     \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(sent_row),
        .I1(I2),
        .I2(O20[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(O19[2]),
        .O(\n_0_cmd_pipe_plus.mc_bank[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(I40),
        .I1(Q[0]),
        .I2(I1),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(mc_cas_n_ns));
LUT6 #(
    .INIT(64'h111D111111111111)) 
     \cmd_pipe_plus.mc_cs_n[1]_i_1 
       (.I0(sent_row),
        .I1(I2),
        .I2(I18),
        .I3(Q[0]),
        .I4(\n_0_cmd_pipe_plus.mc_we_n[1]_i_4 ),
        .I5(maint_rank_r),
        .O(mc_cs_n_ns));
LUT6 #(
    .INIT(64'h11111111111111F1)) 
     \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(sent_row),
        .I1(I2),
        .I2(I40),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(mc_ras_n_ns));
LUT6 #(
    .INIT(64'hFFF1F1F1F1F1F1F1)) 
     \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ),
        .I1(maint_zq_r),
        .I2(\n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ),
        .I3(\n_0_cmd_pipe_plus.mc_we_n[1]_i_4 ),
        .I4(p_154_out),
        .I5(Q[0]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(I2),
        .I1(I18),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFCAFFCAFFCFFFC0)) 
     \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(p_76_out),
        .I1(p_37_out),
        .I2(Q[3]),
        .I3(I1),
        .I4(O14),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \cmd_pipe_plus.mc_we_n[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[1]_i_4 ));
LUT5 #(
    .INIT(32'h000000D0)) 
     \grant_r[0]_i_1__2 
       (.I0(I27),
        .I1(\n_0_grant_r[3]_i_7__0 ),
        .I2(I28),
        .I3(\n_0_grant_r[3]_i_5__0 ),
        .I4(\n_0_grant_r[2]_i_3 ),
        .O(\n_0_grant_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1055)) 
     \grant_r[1]_i_10 
       (.I0(demand_act_priority_r_8),
        .I1(Q[2]),
        .I2(demand_act_priority_r_9),
        .I3(\n_0_grant_r[1]_i_12 ),
        .I4(I3),
        .I5(Q[0]),
        .O(O31));
LUT4 #(
    .INIT(16'h4F44)) 
     \grant_r[1]_i_11 
       (.I0(Q[0]),
        .I1(demand_act_priority_r_8),
        .I2(Q[2]),
        .I3(demand_act_priority_r_9),
        .O(\n_0_grant_r[1]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT4 #(
    .INIT(16'hB0BB)) 
     \grant_r[1]_i_12 
       (.I0(Q[1]),
        .I1(demand_act_priority_r),
        .I2(Q[3]),
        .I3(demand_act_priority_r_7),
        .O(\n_0_grant_r[1]_i_12 ));
LUT6 #(
    .INIT(64'h0000000003000707)) 
     \grant_r[1]_i_1__1 
       (.I0(I27),
        .I1(\n_0_last_master_r[1]_i_1__2 ),
        .I2(I29),
        .I3(\n_0_grant_r[2]_i_2__0 ),
        .I4(I28),
        .I5(\n_0_grant_r[2]_i_3 ),
        .O(\n_0_grant_r[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
     \grant_r[1]_i_6 
       (.I0(Q[0]),
        .I1(p_154_out),
        .I2(inhbt_act_faw_r),
        .I3(O13),
        .I4(Q[2]),
        .I5(p_76_out),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
     \grant_r[1]_i_7 
       (.I0(demand_act_priority_r),
        .I1(Q[3]),
        .I2(demand_act_priority_r_7),
        .I3(\n_0_grant_r[1]_i_11 ),
        .I4(I3),
        .I5(Q[1]),
        .O(O27));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \grant_r[1]_i_9 
       (.I0(O13),
        .I1(Q[2]),
        .I2(p_76_out),
        .I3(Q[1]),
        .I4(p_115_out),
        .I5(inhbt_act_faw_r),
        .O(O25));
LUT5 #(
    .INIT(32'h0000000D)) 
     \grant_r[2]_i_1__1 
       (.I0(I30),
        .I1(\n_0_grant_r[2]_i_2__0 ),
        .I2(I31),
        .I3(\n_0_grant_r[2]_i_3 ),
        .I4(\n_0_grant_r[3]_i_5__0 ),
        .O(\n_0_grant_r[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0005000000050303)) 
     \grant_r[2]_i_2__0 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(I18),
        .I3(Q[2]),
        .I4(sent_row),
        .I5(last_master_r[2]),
        .O(\n_0_grant_r[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h00004540)) 
     \grant_r[2]_i_3 
       (.I0(I17),
        .I1(Q[2]),
        .I2(sent_row),
        .I3(last_master_r[2]),
        .I4(I32),
        .O(\n_0_grant_r[2]_i_3 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \grant_r[3]_i_11 
       (.I0(demand_act_priority_r_7),
        .I1(Q[3]),
        .I2(demand_act_priority_r),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(demand_act_priority_r_8),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT5 #(
    .INIT(32'hFFFFF888)) 
     \grant_r[3]_i_12 
       (.I0(p_115_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_154_out),
        .I4(inhbt_act_faw_r),
        .O(O11));
LUT6 #(
    .INIT(64'h000D000C000D0000)) 
     \grant_r[3]_i_1__1 
       (.I0(I30),
        .I1(\n_0_grant_r[3]_i_3__1 ),
        .I2(I32),
        .I3(\n_0_grant_r[3]_i_5__0 ),
        .I4(I31),
        .I5(\n_0_grant_r[3]_i_7__0 ),
        .O(\n_0_grant_r[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT4 #(
    .INIT(16'h0151)) 
     \grant_r[3]_i_3__1 
       (.I0(I18),
        .I1(last_master_r[3]),
        .I2(sent_row),
        .I3(Q[3]),
        .O(\n_0_grant_r[3]_i_3__1 ));
LUT5 #(
    .INIT(32'h00004540)) 
     \grant_r[3]_i_5__0 
       (.I0(I17),
        .I1(Q[0]),
        .I2(sent_row),
        .I3(last_master_r[0]),
        .I4(I29),
        .O(\n_0_grant_r[3]_i_5__0 ));
LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
     \grant_r[3]_i_7__0 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(I18),
        .I3(Q[0]),
        .I4(sent_row),
        .I5(last_master_r[0]),
        .O(\n_0_grant_r[3]_i_7__0 ));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \grant_r[3]_i_9 
       (.I0(Q[1]),
        .I1(demand_act_priority_r),
        .I2(demand_act_priority_r_9),
        .I3(Q[2]),
        .I4(demand_act_priority_r_8),
        .I5(Q[0]),
        .O(O32));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__2 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1__1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1__1 ),
        .Q(Q[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(O30),
        .O(act_this_rank));
LUT5 #(
    .INIT(32'h00000777)) 
     \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[0]),
        .I1(act_this_rank_r[0]),
        .I2(Q[1]),
        .I3(act_this_rank_r[1]),
        .I4(\n_0_inhbt_act_faw.SRLC32E0_i_3 ),
        .O(O30));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(act_this_rank_r[3]),
        .I1(Q[3]),
        .I2(act_this_rank_r[2]),
        .I3(Q[2]),
        .O(\n_0_inhbt_act_faw.SRLC32E0_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__1 
       (.I0(last_master_r[0]),
        .I1(sent_row),
        .I2(Q[0]),
        .I3(I18),
        .O(\n_0_last_master_r[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__2 
       (.I0(last_master_r[1]),
        .I1(sent_row),
        .I2(Q[1]),
        .I3(I18),
        .O(\n_0_last_master_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1__1 
       (.I0(last_master_r[2]),
        .I1(sent_row),
        .I2(Q[2]),
        .I3(I18),
        .O(\n_0_last_master_r[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \last_master_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(sent_row),
        .I2(last_master_r[3]),
        .I3(I18),
        .O(\n_0_last_master_r[3]_i_1__1 ));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[0]_i_1__1 ),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[1]_i_1__2 ),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[2]_i_1__1 ),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_last_master_r[3]_i_1__1 ),
        .Q(last_master_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \ras_timer_r[1]_i_5__1 
       (.I0(Q[2]),
        .I1(p_76_out),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ras_timer_zero_r_i_2
       (.I0(Q[1]),
        .I1(p_115_out),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ras_timer_zero_r_i_2__0
       (.I0(Q[3]),
        .I1(p_37_out),
        .O(O13));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_tempmon" *) 
module mig_7series_0_mig_7series_v2_3_tempmon
   (D,
    mmcm_clk,
    SR,
    CLK);
  output [11:0]D;
  input mmcm_clk;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [11:0]D;
  wire [0:0]SR;
  wire [11:0]device_temp_lcl;
  wire [11:0]device_temp_r;
  wire [11:0]device_temp_sync_r1;
  wire [11:0]device_temp_sync_r2;
  wire [11:0]device_temp_sync_r3;
  wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire [11:0]device_temp_sync_r5;
  wire mmcm_clk;
  wire \n_0_device_temp_101[11]_i_4 ;
  wire \n_0_device_temp_101[11]_i_5 ;
  wire \n_0_device_temp_101[11]_i_6 ;
  wire \n_0_device_temp_101[11]_i_7 ;
  wire \n_0_device_temp_101[11]_i_8 ;
  wire \n_0_device_temp_r[11]_i_1 ;
  wire n_0_device_temp_sync_r4_neq_r3_i_2;
  wire n_0_device_temp_sync_r4_neq_r3_i_3;
  wire n_0_device_temp_sync_r4_neq_r3_i_4;
  wire n_0_device_temp_sync_r4_neq_r3_i_5;
  wire n_0_device_temp_sync_r4_neq_r3_reg_i_1;
  wire \n_0_sync_cntr[2]_i_1 ;
  wire \n_0_sync_cntr[3]_i_2 ;
  wire \n_0_xadc_supplied_temperature.sample_en_i_2 ;
  wire \n_0_xadc_supplied_temperature.sample_timer[0]_i_1 ;
  wire \n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ;
  wire \n_0_xadc_supplied_temperature.sample_timer_clr_i_1 ;
  wire \n_0_xadc_supplied_temperature.sample_timer_clr_reg ;
  wire \n_0_xadc_supplied_temperature.sample_timer_en_i_1 ;
  wire \n_0_xadc_supplied_temperature.temperature[11]_i_1 ;
  wire \n_0_xadc_supplied_temperature.tempmon_state[0]_i_1 ;
  wire \n_0_xadc_supplied_temperature.tempmon_state[1]_i_1 ;
  wire \n_0_xadc_supplied_temperature.tempmon_state_reg[0] ;
  wire \n_0_xadc_supplied_temperature.tempmon_state_reg[1] ;
  wire n_1_device_temp_sync_r4_neq_r3_reg_i_1;
  wire n_2_device_temp_sync_r4_neq_r3_reg_i_1;
  wire n_3_device_temp_sync_r4_neq_r3_reg_i_1;
  wire [10:1]p_0_in;
  wire [3:0]p_0_in__0;
  wire [11:0]p_1_in;
  wire rst_r1;
  wire rst_r2;
  wire sample_en;
  wire sample_en0;
  wire sample_timer0;
  wire sample_timer_en;
  wire sync_cntr0;
  wire [3:0]sync_cntr_reg__0;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  wire [15:0]xadc_do;
  wire xadc_drdy;
  wire xadc_drdy_r;
  wire [10:0]\xadc_supplied_temperature.sample_timer_reg__0 ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;
  wire \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ;
  wire [7:0]\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED ;

LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[0]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[0]),
        .O(D[0]));
LUT3 #(
    .INIT(8'hBA)) 
     \device_temp_101[10]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[10]),
        .O(D[10]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[11]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[11]),
        .O(D[11]));
LUT5 #(
    .INIT(32'h0000EF0F)) 
     \device_temp_101[11]_i_2 
       (.I0(device_temp_r[1]),
        .I1(device_temp_r[0]),
        .I2(\n_0_device_temp_101[11]_i_4 ),
        .I3(device_temp_r[2]),
        .I4(\n_0_device_temp_101[11]_i_5 ),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ));
LUT6 #(
    .INIT(64'h000000000002AAAA)) 
     \device_temp_101[11]_i_3 
       (.I0(\n_0_device_temp_101[11]_i_6 ),
        .I1(device_temp_r[8]),
        .I2(device_temp_r[9]),
        .I3(device_temp_r[10]),
        .I4(device_temp_r[11]),
        .I5(\n_0_device_temp_101[11]_i_7 ),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
LUT5 #(
    .INIT(32'h00000001)) 
     \device_temp_101[11]_i_4 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[3]),
        .I2(device_temp_r[6]),
        .I3(device_temp_r[8]),
        .I4(device_temp_r[9]),
        .O(\n_0_device_temp_101[11]_i_4 ));
LUT6 #(
    .INIT(64'h04CCFFFFFFFFFFFF)) 
     \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(\n_0_device_temp_101[11]_i_8 ),
        .I2(device_temp_r[5]),
        .I3(device_temp_r[7]),
        .I4(device_temp_r[10]),
        .I5(device_temp_r[11]),
        .O(\n_0_device_temp_101[11]_i_5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \device_temp_101[11]_i_6 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[5]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[11]),
        .O(\n_0_device_temp_101[11]_i_6 ));
LUT6 #(
    .INIT(64'hC080808080808080)) 
     \device_temp_101[11]_i_7 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[11]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[5]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\n_0_device_temp_101[11]_i_7 ));
LUT2 #(
    .INIT(4'h1)) 
     \device_temp_101[11]_i_8 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[9]),
        .O(\n_0_device_temp_101[11]_i_8 ));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[1]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[1]),
        .O(D[1]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[2]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[2]),
        .O(D[2]));
LUT3 #(
    .INIT(8'hDC)) 
     \device_temp_101[3]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[3]),
        .O(D[3]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[4]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[4]),
        .O(D[4]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[5]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[5]),
        .O(D[5]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[6]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[6]),
        .O(D[6]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[7]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[7]),
        .O(D[7]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[8]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[8]),
        .O(D[8]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[9]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[9]),
        .O(D[9]));
LUT4 #(
    .INIT(16'h8000)) 
     \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(\n_0_device_temp_r[11]_i_1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[10] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[11] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[6] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[7] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[8] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_r_reg[9] 
       (.C(CLK),
        .CE(\n_0_device_temp_r[11]_i_1 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_5));
FDRE device_temp_sync_r4_neq_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_device_temp_sync_r4_neq_r3_reg_i_1),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({n_0_device_temp_sync_r4_neq_r3_reg_i_1,n_1_device_temp_sync_r4_neq_r3_reg_i_1,n_2_device_temp_sync_r4_neq_r3_reg_i_1,n_3_device_temp_sync_r4_neq_r3_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({n_0_device_temp_sync_r4_neq_r3_i_2,n_0_device_temp_sync_r4_neq_r3_i_3,n_0_device_temp_sync_r4_neq_r3_i_4,n_0_device_temp_sync_r4_neq_r3_i_5}));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \device_temp_sync_r5_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .O(\n_0_sync_cntr[2]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \sync_cntr[3]_i_1 
       (.I0(SR),
        .I1(device_temp_sync_r4_neq_r3),
        .O(sync_cntr0));
LUT4 #(
    .INIT(16'h7FFF)) 
     \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg__0[3]),
        .I1(sync_cntr_reg__0[2]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .O(\n_0_sync_cntr[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(p_0_in__0[3]));
FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[0] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__0[0]),
        .Q(sync_cntr_reg__0[0]),
        .R(sync_cntr0));
FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[1] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__0[1]),
        .Q(sync_cntr_reg__0[1]),
        .R(sync_cntr0));
FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[2] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(\n_0_sync_cntr[2]_i_1 ),
        .Q(sync_cntr_reg__0[2]),
        .R(sync_cntr0));
FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[3] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__0[3]),
        .Q(sync_cntr_reg__0[3]),
        .R(sync_cntr0));
(* BOX_TYPE = "PRIMITIVE" *) 
   XADC #(
    .INIT_40(16'h1000),
    .INIT_41(16'h2FFF),
    .INIT_42(16'h0800),
    .INIT_43(16'h0000),
    .INIT_44(16'h0000),
    .INIT_45(16'h0000),
    .INIT_46(16'h0000),
    .INIT_47(16'h0000),
    .INIT_48(16'h0101),
    .INIT_49(16'h0000),
    .INIT_4A(16'h0100),
    .INIT_4B(16'h0000),
    .INIT_4C(16'h0000),
    .INIT_4D(16'h0000),
    .INIT_4E(16'h0000),
    .INIT_4F(16'h0000),
    .INIT_50(16'hB5ED),
    .INIT_51(16'h57E4),
    .INIT_52(16'hA147),
    .INIT_53(16'hCA33),
    .INIT_54(16'hA93A),
    .INIT_55(16'h52C6),
    .INIT_56(16'h9555),
    .INIT_57(16'hAE4E),
    .INIT_58(16'h5999),
    .INIT_59(16'h0000),
    .INIT_5A(16'h0000),
    .INIT_5B(16'h0000),
    .INIT_5C(16'h5111),
    .INIT_5D(16'h0000),
    .INIT_5E(16'h0000),
    .INIT_5F(16'h0000),
    .IS_CONVSTCLK_INVERTED(1'b0),
    .IS_DCLK_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SIM_MONITOR_FILE("design.txt")) 
     \xadc_supplied_temperature.XADC_inst 
       (.ALM(\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED [7:0]),
        .BUSY(\NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ),
        .CHANNEL(\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED [4:0]),
        .CONVST(1'b0),
        .CONVSTCLK(1'b0),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(mmcm_clk),
        .DEN(\n_0_xadc_supplied_temperature.sample_timer_clr_reg ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(xadc_do),
        .DRDY(xadc_drdy),
        .DWE(1'b0),
        .EOC(\NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ),
        .EOS(\NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ),
        .JTAGBUSY(\NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ),
        .JTAGLOCKED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ),
        .JTAGMODIFIED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ),
        .MUXADDR(\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED [4:0]),
        .OT(\NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ),
        .RESET(1'b0),
        .VAUXN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VAUXP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VN(1'b0),
        .VP(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \xadc_supplied_temperature.rst_r1_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(SR),
        .Q(rst_r1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE \xadc_supplied_temperature.rst_r2_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(rst_r1),
        .Q(rst_r2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \xadc_supplied_temperature.sample_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I5(\n_0_xadc_supplied_temperature.sample_en_i_2 ),
        .O(sample_en0));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \xadc_supplied_temperature.sample_en_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .O(\n_0_xadc_supplied_temperature.sample_en_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_en_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(sample_en0),
        .Q(sample_en),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \xadc_supplied_temperature.sample_timer[0]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .O(\n_0_xadc_supplied_temperature.sample_timer[0]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \xadc_supplied_temperature.sample_timer[10]_i_1 
       (.I0(rst_r2),
        .I1(\n_0_xadc_supplied_temperature.sample_timer_clr_reg ),
        .O(sample_timer0));
LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
     \xadc_supplied_temperature.sample_timer[10]_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I2(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .O(p_0_in[10]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \xadc_supplied_temperature.sample_timer[10]_i_3 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .O(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \xadc_supplied_temperature.sample_timer[1]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \xadc_supplied_temperature.sample_timer[2]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \xadc_supplied_temperature.sample_timer[3]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \xadc_supplied_temperature.sample_timer[4]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \xadc_supplied_temperature.sample_timer[5]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \xadc_supplied_temperature.sample_timer[6]_i_1 
       (.I0(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \xadc_supplied_temperature.sample_timer[7]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I1(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \xadc_supplied_temperature.sample_timer[8]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I1(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .O(p_0_in[8]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hF7FF0800)) 
     \xadc_supplied_temperature.sample_timer[9]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I2(\n_0_xadc_supplied_temperature.sample_timer[10]_i_3 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .O(p_0_in[9]));
LUT4 #(
    .INIT(16'h2302)) 
     \xadc_supplied_temperature.sample_timer_clr_i_1 
       (.I0(\n_0_xadc_supplied_temperature.sample_timer_clr_reg ),
        .I1(rst_r2),
        .I2(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .I3(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .O(\n_0_xadc_supplied_temperature.sample_timer_clr_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_clr_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\n_0_xadc_supplied_temperature.sample_timer_clr_i_1 ),
        .Q(\n_0_xadc_supplied_temperature.sample_timer_clr_reg ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h3203)) 
     \xadc_supplied_temperature.sample_timer_en_i_1 
       (.I0(sample_timer_en),
        .I1(rst_r2),
        .I2(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .I3(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .O(\n_0_xadc_supplied_temperature.sample_timer_en_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_en_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\n_0_xadc_supplied_temperature.sample_timer_en_i_1 ),
        .Q(sample_timer_en),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[0] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(\n_0_xadc_supplied_temperature.sample_timer[0]_i_1 ),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[10] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[10]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[1] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[1]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[2] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[2]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[3] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[3]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[4] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[4]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[5] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[5]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[6] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[6]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[7] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[7]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[8] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[8]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .R(sample_timer0));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.sample_timer_reg[9] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in[9]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .R(sample_timer0));
LUT2 #(
    .INIT(4'h8)) 
     \xadc_supplied_temperature.temperature[11]_i_1 
       (.I0(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .I1(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .O(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[0] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[0]),
        .Q(device_temp_lcl[0]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[10] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[10]),
        .Q(device_temp_lcl[10]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[11] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[11]),
        .Q(device_temp_lcl[11]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[1] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[1]),
        .Q(device_temp_lcl[1]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[2] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[2]),
        .Q(device_temp_lcl[2]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[3] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[3]),
        .Q(device_temp_lcl[3]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[4] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[4]),
        .Q(device_temp_lcl[4]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[5] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[5]),
        .Q(device_temp_lcl[5]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[6] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[6]),
        .Q(device_temp_lcl[6]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[7] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[7]),
        .Q(device_temp_lcl[7]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[8] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[8]),
        .Q(device_temp_lcl[8]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.temperature_reg[9] 
       (.C(mmcm_clk),
        .CE(\n_0_xadc_supplied_temperature.temperature[11]_i_1 ),
        .D(p_1_in[9]),
        .Q(device_temp_lcl[9]),
        .R(rst_r2));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h00B8)) 
     \xadc_supplied_temperature.tempmon_state[0]_i_1 
       (.I0(xadc_drdy_r),
        .I1(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .I2(sample_en),
        .I3(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .O(\n_0_xadc_supplied_temperature.tempmon_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \xadc_supplied_temperature.tempmon_state[1]_i_1 
       (.I0(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .I1(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .O(\n_0_xadc_supplied_temperature.tempmon_state[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.tempmon_state_reg[0] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\n_0_xadc_supplied_temperature.tempmon_state[0]_i_1 ),
        .Q(\n_0_xadc_supplied_temperature.tempmon_state_reg[0] ),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.tempmon_state_reg[1] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\n_0_xadc_supplied_temperature.tempmon_state[1]_i_1 ),
        .Q(\n_0_xadc_supplied_temperature.tempmon_state_reg[1] ),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[10] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[10]),
        .Q(p_1_in[6]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[11] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[11]),
        .Q(p_1_in[7]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[12] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[12]),
        .Q(p_1_in[8]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[13] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[13]),
        .Q(p_1_in[9]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[14] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[14]),
        .Q(p_1_in[10]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[15] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[15]),
        .Q(p_1_in[11]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[4] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[4]),
        .Q(p_1_in[0]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[5] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[5]),
        .Q(p_1_in[1]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[6] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[6]),
        .Q(p_1_in[2]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[7] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[7]),
        .Q(p_1_in[3]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[8] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[8]),
        .Q(p_1_in[4]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_do_r_reg[9] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[9]),
        .Q(p_1_in[5]),
        .R(rst_r2));
FDRE #(
    .INIT(1'b0)) 
     \xadc_supplied_temperature.xadc_drdy_r_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_drdy),
        .Q(xadc_drdy_r),
        .R(rst_r2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ui_cmd" *) 
module mig_7series_0_mig_7series_v2_3_ui_cmd
   (E,
    app_hi_pri_r2,
    O2,
    O1,
    rd_accepted,
    O3,
    I23,
    I20,
    I19,
    I21,
    O4,
    p_106_out,
    p_145_out,
    p_67_out,
    p_28_out,
    O7,
    O8,
    O9,
    S,
    row,
    I22,
    was_wr0,
    O5,
    I61,
    O6,
    O10,
    O11,
    wr_accepted,
    use_addr,
    I60,
    I62,
    app_rdy_ns,
    CLK,
    I3,
    app_en,
    O26,
    O24,
    O23,
    O25,
    I6,
    O22,
    I7,
    O21,
    I8,
    O20,
    I9,
    O19,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    occ_cnt_r,
    wr_req_cnt_r,
    p_0_in,
    wr_data_buf_addr,
    Q,
    app_addr,
    app_cmd);
  output [0:0]E;
  output app_hi_pri_r2;
  output O2;
  output O1;
  output rd_accepted;
  output O3;
  output [0:0]I23;
  output [0:0]I20;
  output [0:0]I19;
  output [0:0]I21;
  output O4;
  output p_106_out;
  output p_145_out;
  output p_67_out;
  output p_28_out;
  output O7;
  output [0:0]O8;
  output O9;
  output [1:0]S;
  output [12:0]row;
  output [0:0]I22;
  output was_wr0;
  output O5;
  output [1:0]I61;
  output O6;
  output O10;
  output O11;
  output wr_accepted;
  output use_addr;
  output [3:0]I60;
  output [9:0]I62;
  input app_rdy_ns;
  input CLK;
  input I3;
  input app_en;
  input [3:0]O26;
  input [0:0]O24;
  input [6:0]O23;
  input [0:0]O25;
  input I6;
  input [2:0]O22;
  input I7;
  input [2:0]O21;
  input I8;
  input [2:0]O20;
  input I9;
  input [2:0]O19;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [1:0]occ_cnt_r;
  input [1:0]wr_req_cnt_r;
  input [0:0]p_0_in;
  input [3:0]wr_data_buf_addr;
  input [3:0]Q;
  input [25:0]app_addr;
  input [1:0]app_cmd;

  wire CLK;
  wire [0:0]E;
  wire [0:0]I19;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I3;
  wire I6;
  wire [3:0]I60;
  wire [1:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [6:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire [3:0]O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
  wire [3:0]Q;
  wire [1:0]S;
  wire [25:0]app_addr;
  wire app_addr_r10;
  wire [1:0]app_cmd;
  wire [0:0]app_cmd_r1;
  wire [0:0]app_cmd_r2;
  wire app_en;
  wire app_en_r1;
  wire app_hi_pri_r2;
  wire app_rdy_ns;
  wire \n_0_app_addr_r1_reg[0] ;
  wire \n_0_app_addr_r1_reg[10] ;
  wire \n_0_app_addr_r1_reg[11] ;
  wire \n_0_app_addr_r1_reg[12] ;
  wire \n_0_app_addr_r1_reg[13] ;
  wire \n_0_app_addr_r1_reg[14] ;
  wire \n_0_app_addr_r1_reg[15] ;
  wire \n_0_app_addr_r1_reg[16] ;
  wire \n_0_app_addr_r1_reg[17] ;
  wire \n_0_app_addr_r1_reg[18] ;
  wire \n_0_app_addr_r1_reg[19] ;
  wire \n_0_app_addr_r1_reg[1] ;
  wire \n_0_app_addr_r1_reg[20] ;
  wire \n_0_app_addr_r1_reg[21] ;
  wire \n_0_app_addr_r1_reg[22] ;
  wire \n_0_app_addr_r1_reg[2] ;
  wire \n_0_app_addr_r1_reg[3] ;
  wire \n_0_app_addr_r1_reg[4] ;
  wire \n_0_app_addr_r1_reg[5] ;
  wire \n_0_app_addr_r1_reg[6] ;
  wire \n_0_app_addr_r1_reg[7] ;
  wire \n_0_app_addr_r1_reg[8] ;
  wire \n_0_app_addr_r1_reg[9] ;
  wire \n_0_app_addr_r2_reg[0] ;
  wire \n_0_app_addr_r2_reg[10] ;
  wire \n_0_app_addr_r2_reg[11] ;
  wire \n_0_app_addr_r2_reg[12] ;
  wire \n_0_app_addr_r2_reg[13] ;
  wire \n_0_app_addr_r2_reg[14] ;
  wire \n_0_app_addr_r2_reg[15] ;
  wire \n_0_app_addr_r2_reg[16] ;
  wire \n_0_app_addr_r2_reg[17] ;
  wire \n_0_app_addr_r2_reg[18] ;
  wire \n_0_app_addr_r2_reg[19] ;
  wire \n_0_app_addr_r2_reg[1] ;
  wire \n_0_app_addr_r2_reg[20] ;
  wire \n_0_app_addr_r2_reg[21] ;
  wire \n_0_app_addr_r2_reg[22] ;
  wire \n_0_app_addr_r2_reg[2] ;
  wire \n_0_app_addr_r2_reg[3] ;
  wire \n_0_app_addr_r2_reg[4] ;
  wire \n_0_app_addr_r2_reg[5] ;
  wire \n_0_app_addr_r2_reg[6] ;
  wire \n_0_app_addr_r2_reg[7] ;
  wire \n_0_app_addr_r2_reg[8] ;
  wire \n_0_app_addr_r2_reg[9] ;
  wire n_0_rb_hit_busy_r_i_2;
  wire n_0_rb_hit_busy_r_i_2__0;
  wire n_0_rb_hit_busy_r_i_2__1;
  wire n_0_rb_hit_busy_r_i_2__2;
  wire [1:0]occ_cnt_r;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire p_106_out;
  wire p_145_out;
  wire [2:0]p_1_in;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire rd_accepted;
  wire [12:0]row;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [1:0]wr_req_cnt_r;

(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT2 #(
    .INIT(4'h8)) 
     accept_internal_r_i_6
       (.I0(O1),
        .I1(E),
        .O(use_addr));
LUT2 #(
    .INIT(4'h8)) 
     \app_addr_r1[25]_i_1 
       (.I0(E),
        .I1(app_en),
        .O(app_addr_r10));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[0] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[0]),
        .Q(\n_0_app_addr_r1_reg[0] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[10] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[10]),
        .Q(\n_0_app_addr_r1_reg[10] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[11] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[11]),
        .Q(\n_0_app_addr_r1_reg[11] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[12] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[12]),
        .Q(\n_0_app_addr_r1_reg[12] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[13] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[13]),
        .Q(\n_0_app_addr_r1_reg[13] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[14] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[14]),
        .Q(\n_0_app_addr_r1_reg[14] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[15] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[15]),
        .Q(\n_0_app_addr_r1_reg[15] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[16] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[16]),
        .Q(\n_0_app_addr_r1_reg[16] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[17] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[17]),
        .Q(\n_0_app_addr_r1_reg[17] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[18] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[18]),
        .Q(\n_0_app_addr_r1_reg[18] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[19] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[19]),
        .Q(\n_0_app_addr_r1_reg[19] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[1] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[1]),
        .Q(\n_0_app_addr_r1_reg[1] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[20] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[20]),
        .Q(\n_0_app_addr_r1_reg[20] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[21] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[21]),
        .Q(\n_0_app_addr_r1_reg[21] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[22] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[22]),
        .Q(\n_0_app_addr_r1_reg[22] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[23] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[23]),
        .Q(p_1_in[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[24] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[24]),
        .Q(p_1_in[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[25] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[25]),
        .Q(p_1_in[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[2] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[2]),
        .Q(\n_0_app_addr_r1_reg[2] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[3] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[3]),
        .Q(\n_0_app_addr_r1_reg[3] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[4] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[4]),
        .Q(\n_0_app_addr_r1_reg[4] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[5] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[5]),
        .Q(\n_0_app_addr_r1_reg[5] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[6] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[6]),
        .Q(\n_0_app_addr_r1_reg[6] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[7] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[7]),
        .Q(\n_0_app_addr_r1_reg[7] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[8] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[8]),
        .Q(\n_0_app_addr_r1_reg[8] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[9] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[9]),
        .Q(\n_0_app_addr_r1_reg[9] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[0] ),
        .Q(\n_0_app_addr_r2_reg[0] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[10] ),
        .Q(\n_0_app_addr_r2_reg[10] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[11] ),
        .Q(\n_0_app_addr_r2_reg[11] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[12] ),
        .Q(\n_0_app_addr_r2_reg[12] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[13] ),
        .Q(\n_0_app_addr_r2_reg[13] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[14] ),
        .Q(\n_0_app_addr_r2_reg[14] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[15] ),
        .Q(\n_0_app_addr_r2_reg[15] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[16] ),
        .Q(\n_0_app_addr_r2_reg[16] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[17] ),
        .Q(\n_0_app_addr_r2_reg[17] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[18] ),
        .Q(\n_0_app_addr_r2_reg[18] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[19] ),
        .Q(\n_0_app_addr_r2_reg[19] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[1] ),
        .Q(\n_0_app_addr_r2_reg[1] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[20] ),
        .Q(\n_0_app_addr_r2_reg[20] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[21] ),
        .Q(\n_0_app_addr_r2_reg[21] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[22] ),
        .Q(\n_0_app_addr_r2_reg[22] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[2] ),
        .Q(\n_0_app_addr_r2_reg[2] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[3] ),
        .Q(\n_0_app_addr_r2_reg[3] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[4] ),
        .Q(\n_0_app_addr_r2_reg[4] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[5] ),
        .Q(\n_0_app_addr_r2_reg[5] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[6] ),
        .Q(\n_0_app_addr_r2_reg[6] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[7] ),
        .Q(\n_0_app_addr_r2_reg[7] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[8] ),
        .Q(\n_0_app_addr_r2_reg[8] ),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[9] ),
        .Q(\n_0_app_addr_r2_reg[9] ),
        .R(I3));
FDRE \app_cmd_r1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[0]),
        .Q(app_cmd_r1),
        .R(1'b0));
FDRE \app_cmd_r1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[1]),
        .Q(O8),
        .R(1'b0));
FDRE \app_cmd_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd_r1),
        .Q(app_cmd_r2),
        .R(1'b0));
FDRE \app_cmd_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(O8),
        .Q(O3),
        .R(1'b0));
FDRE app_en_r1_reg
       (.C(CLK),
        .CE(E),
        .D(app_en),
        .Q(app_en_r1),
        .R(I3));
FDRE app_en_r2_reg
       (.C(CLK),
        .CE(E),
        .D(app_en_r1),
        .Q(O1),
        .R(I3));
FDRE app_hi_pri_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(O2),
        .Q(app_hi_pri_r2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT4 #(
    .INIT(16'h8008)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(E),
        .I1(O1),
        .I2(O3),
        .I3(app_cmd_r2),
        .O(wr_accepted));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(O1),
        .I1(E),
        .I2(app_cmd_r2),
        .I3(O3),
        .O(rd_accepted));
LUT6 #(
    .INIT(64'h2F0F0F0F02000000)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[2]_i_2 
       (.I0(app_cmd_r2),
        .I1(O3),
        .I2(occ_cnt_r[1]),
        .I3(O1),
        .I4(E),
        .I5(occ_cnt_r[0]),
        .O(O6));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1
       (.I0(I6),
        .I1(n_0_rb_hit_busy_r_i_2__0),
        .I2(O22[1]),
        .I3(p_0_in_0[1]),
        .I4(E),
        .I5(p_1_in[1]),
        .O(p_106_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__0
       (.I0(I7),
        .I1(n_0_rb_hit_busy_r_i_2__1),
        .I2(O21[2]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(p_145_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__1
       (.I0(I8),
        .I1(n_0_rb_hit_busy_r_i_2),
        .I2(O20[0]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_67_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__2
       (.I0(I9),
        .I1(n_0_rb_hit_busy_r_i_2__2),
        .I2(O19[0]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_28_out));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O20[2]),
        .I4(O5),
        .I5(O20[1]),
        .O(n_0_rb_hit_busy_r_i_2));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__0
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O22[2]),
        .I4(I61[0]),
        .I5(O22[0]),
        .O(n_0_rb_hit_busy_r_i_2__0));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__1
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(O21[0]),
        .I4(O5),
        .I5(O21[1]),
        .O(n_0_rb_hit_busy_r_i_2__1));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__2
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O19[2]),
        .I4(O5),
        .I5(O19[1]),
        .O(n_0_rb_hit_busy_r_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(I61[0]));
(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(I61[1]));
LUT6 #(
    .INIT(64'hE2FFFFFFE2E2E2E2)) 
     \req_cmd_r[0]_i_2 
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair552" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[0]_i_1 
       (.I0(\n_0_app_addr_r1_reg[0] ),
        .I1(\n_0_app_addr_r2_reg[0] ),
        .I2(E),
        .O(I62[0]));
(* SOFT_HLUTNM = "soft_lutpair553" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[1]_i_1 
       (.I0(\n_0_app_addr_r1_reg[1] ),
        .I1(\n_0_app_addr_r2_reg[1] ),
        .I2(E),
        .O(I62[1]));
(* SOFT_HLUTNM = "soft_lutpair552" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[2]_i_1 
       (.I0(\n_0_app_addr_r1_reg[2] ),
        .I1(\n_0_app_addr_r2_reg[2] ),
        .I2(E),
        .O(I62[2]));
(* SOFT_HLUTNM = "soft_lutpair554" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[3]_i_1 
       (.I0(\n_0_app_addr_r1_reg[3] ),
        .I1(\n_0_app_addr_r2_reg[3] ),
        .I2(E),
        .O(I62[3]));
(* SOFT_HLUTNM = "soft_lutpair553" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[4]_i_1 
       (.I0(\n_0_app_addr_r1_reg[4] ),
        .I1(\n_0_app_addr_r2_reg[4] ),
        .I2(E),
        .O(I62[4]));
(* SOFT_HLUTNM = "soft_lutpair555" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[5]_i_1 
       (.I0(\n_0_app_addr_r1_reg[5] ),
        .I1(\n_0_app_addr_r2_reg[5] ),
        .I2(E),
        .O(I62[5]));
(* SOFT_HLUTNM = "soft_lutpair555" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[6]_i_1 
       (.I0(\n_0_app_addr_r1_reg[6] ),
        .I1(\n_0_app_addr_r2_reg[6] ),
        .I2(E),
        .O(I62[6]));
(* SOFT_HLUTNM = "soft_lutpair556" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[7]_i_1 
       (.I0(\n_0_app_addr_r1_reg[7] ),
        .I1(\n_0_app_addr_r2_reg[7] ),
        .I2(E),
        .O(I62[7]));
(* SOFT_HLUTNM = "soft_lutpair556" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[8]_i_1 
       (.I0(\n_0_app_addr_r1_reg[8] ),
        .I1(\n_0_app_addr_r2_reg[8] ),
        .I2(E),
        .O(I62[8]));
(* SOFT_HLUTNM = "soft_lutpair554" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_col_r[9]_i_1 
       (.I0(\n_0_app_addr_r1_reg[9] ),
        .I1(\n_0_app_addr_r2_reg[9] ),
        .I2(E),
        .O(I62[9]));
LUT4 #(
    .INIT(16'hBE82)) 
     \req_data_buf_addr_r[0]_i_1 
       (.I0(wr_data_buf_addr[0]),
        .I1(app_cmd_r2),
        .I2(O3),
        .I3(Q[0]),
        .O(I60[0]));
LUT4 #(
    .INIT(16'hBE82)) 
     \req_data_buf_addr_r[1]_i_1 
       (.I0(wr_data_buf_addr[1]),
        .I1(app_cmd_r2),
        .I2(O3),
        .I3(Q[1]),
        .O(I60[1]));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT4 #(
    .INIT(16'hBE82)) 
     \req_data_buf_addr_r[2]_i_1 
       (.I0(wr_data_buf_addr[2]),
        .I1(app_cmd_r2),
        .I2(O3),
        .I3(Q[2]),
        .O(I60[2]));
LUT4 #(
    .INIT(16'hBE82)) 
     \req_data_buf_addr_r[3]_i_1 
       (.I0(wr_data_buf_addr[3]),
        .I1(app_cmd_r2),
        .I2(O3),
        .I3(Q[3]),
        .O(I60[3]));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT2 #(
    .INIT(4'h2)) 
     req_priority_r_i_1
       (.I0(app_hi_pri_r2),
        .I1(E),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[0]_i_1 
       (.I0(\n_0_app_addr_r1_reg[10] ),
        .I1(\n_0_app_addr_r2_reg[10] ),
        .I2(E),
        .O(row[0]));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[10]_i_1 
       (.I0(\n_0_app_addr_r1_reg[20] ),
        .I1(\n_0_app_addr_r2_reg[20] ),
        .I2(E),
        .O(row[10]));
(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[11]_i_1 
       (.I0(\n_0_app_addr_r1_reg[21] ),
        .I1(\n_0_app_addr_r2_reg[21] ),
        .I2(E),
        .O(row[11]));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[12]_i_1 
       (.I0(\n_0_app_addr_r1_reg[22] ),
        .I1(\n_0_app_addr_r2_reg[22] ),
        .I2(E),
        .O(row[12]));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[1]_i_1 
       (.I0(\n_0_app_addr_r1_reg[11] ),
        .I1(\n_0_app_addr_r2_reg[11] ),
        .I2(E),
        .O(row[1]));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[2]_i_1 
       (.I0(\n_0_app_addr_r1_reg[12] ),
        .I1(\n_0_app_addr_r2_reg[12] ),
        .I2(E),
        .O(row[2]));
(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[3]_i_1 
       (.I0(\n_0_app_addr_r1_reg[13] ),
        .I1(\n_0_app_addr_r2_reg[13] ),
        .I2(E),
        .O(row[3]));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[4]_i_1 
       (.I0(\n_0_app_addr_r1_reg[14] ),
        .I1(\n_0_app_addr_r2_reg[14] ),
        .I2(E),
        .O(row[4]));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[5]_i_1 
       (.I0(\n_0_app_addr_r1_reg[15] ),
        .I1(\n_0_app_addr_r2_reg[15] ),
        .I2(E),
        .O(row[5]));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[6]_i_1 
       (.I0(\n_0_app_addr_r1_reg[16] ),
        .I1(\n_0_app_addr_r2_reg[16] ),
        .I2(E),
        .O(row[6]));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[7]_i_1 
       (.I0(\n_0_app_addr_r1_reg[17] ),
        .I1(\n_0_app_addr_r2_reg[17] ),
        .I2(E),
        .O(row[7]));
(* SOFT_HLUTNM = "soft_lutpair551" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[8]_i_1 
       (.I0(\n_0_app_addr_r1_reg[18] ),
        .I1(\n_0_app_addr_r2_reg[18] ),
        .I2(E),
        .O(row[8]));
(* SOFT_HLUTNM = "soft_lutpair551" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \req_row_r_lcl[9]_i_1 
       (.I0(\n_0_app_addr_r1_reg[19] ),
        .I1(\n_0_app_addr_r2_reg[19] ),
        .I2(E),
        .O(row[9]));
LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
     req_wr_r_lcl_i_2
       (.I0(O3),
        .I1(E),
        .I2(O8),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(O7));
LUT4 #(
    .INIT(16'hE41B)) 
     row_hit_r_i_3
       (.I0(E),
        .I1(\n_0_app_addr_r2_reg[22] ),
        .I2(\n_0_app_addr_r1_reg[22] ),
        .I3(O26[3]),
        .O(I23));
LUT4 #(
    .INIT(16'hE41B)) 
     row_hit_r_i_3__0
       (.I0(E),
        .I1(\n_0_app_addr_r2_reg[22] ),
        .I2(\n_0_app_addr_r1_reg[22] ),
        .I3(O24),
        .O(I20));
LUT4 #(
    .INIT(16'hE41B)) 
     row_hit_r_i_3__1
       (.I0(E),
        .I1(\n_0_app_addr_r2_reg[22] ),
        .I2(\n_0_app_addr_r1_reg[22] ),
        .I3(O23[6]),
        .O(I19));
LUT4 #(
    .INIT(16'hE41B)) 
     row_hit_r_i_3__2
       (.I0(E),
        .I1(\n_0_app_addr_r2_reg[22] ),
        .I2(\n_0_app_addr_r1_reg[22] ),
        .I3(O25),
        .O(I21));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__2
       (.I0(row[9]),
        .I1(O26[0]),
        .I2(row[11]),
        .I3(O26[2]),
        .I4(O26[1]),
        .I5(row[10]),
        .O(I22));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6
       (.I0(row[3]),
        .I1(O23[3]),
        .I2(row[5]),
        .I3(O23[5]),
        .I4(O23[4]),
        .I5(row[4]),
        .O(S[1]));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7
       (.I0(row[1]),
        .I1(O23[1]),
        .I2(row[2]),
        .I3(O23[2]),
        .I4(O23[0]),
        .I5(row[0]),
        .O(S[0]));
LUT5 #(
    .INIT(32'hE200E2E2)) 
     was_wr_i_1
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_r),
        .O(was_wr0));
LUT6 #(
    .INIT(64'h9666666666669666)) 
     \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(p_0_in),
        .I1(wr_req_cnt_r[0]),
        .I2(E),
        .I3(O1),
        .I4(O3),
        .I5(app_cmd_r2),
        .O(O11));
LUT6 #(
    .INIT(64'h90F900F000F000F0)) 
     \wr_req_counter.wr_req_cnt_r[3]_i_2 
       (.I0(O3),
        .I1(app_cmd_r2),
        .I2(wr_req_cnt_r[0]),
        .I3(wr_req_cnt_r[1]),
        .I4(O1),
        .I5(E),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_3 
       (.I0(app_cmd_r2),
        .I1(O3),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ui_rd_data" *) 
module mig_7series_0_mig_7series_v2_3_ui_rd_data
   (DOA,
    ADDRA,
    I47,
    I59,
    I55,
    I34,
    I38,
    I51,
    I54,
    I30,
    I42,
    I50,
    I46,
    I58,
    I41,
    I33,
    I37,
    I57,
    I53,
    DOC,
    I36,
    I49,
    I45,
    I29,
    I40,
    I32,
    I44,
    I56,
    I52,
    I31,
    I35,
    I48,
    DOB,
    I39,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    ADDRD,
    pointer_wr_data,
    app_rd_data,
    CLK,
    I2,
    O30,
    O28,
    DIC,
    Q,
    DIA,
    DIB,
    O32,
    O42,
    O31,
    O29,
    O48,
    O46,
    O44,
    O45,
    O43,
    O41,
    O52,
    O50,
    O47,
    O49,
    O56,
    O54,
    O55,
    O53,
    O51,
    O38,
    O36,
    O34,
    O35,
    O33,
    O40,
    O39,
    O37,
    app_rd_data_end_ns,
    I3,
    I4,
    rd_data_en,
    I5,
    rd_accepted,
    I1,
    I6,
    I7,
    D);
  output [0:0]DOA;
  output [4:0]ADDRA;
  output [1:0]I47;
  output [1:0]I59;
  output [1:0]I55;
  output [1:0]I34;
  output [1:0]I38;
  output [1:0]I51;
  output [1:0]I54;
  output [1:0]I30;
  output [1:0]I42;
  output [1:0]I50;
  output [1:0]I46;
  output [1:0]I58;
  output [1:0]I41;
  output [1:0]I33;
  output [1:0]I37;
  output [1:0]I57;
  output [1:0]I53;
  output [1:0]DOC;
  output [1:0]I36;
  output [1:0]I49;
  output [1:0]I45;
  output [1:0]I29;
  output [1:0]I40;
  output [1:0]I32;
  output [1:0]I44;
  output [1:0]I56;
  output [1:0]I52;
  output [1:0]I31;
  output [1:0]I35;
  output [1:0]I48;
  output [1:0]DOB;
  output [1:0]I39;
  output O1;
  output O2;
  output O3;
  output O4;
  output [1:0]O5;
  output [3:0]O6;
  output [3:0]ADDRD;
  output [3:0]pointer_wr_data;
  output [63:0]app_rd_data;
  input CLK;
  input I2;
  input [1:0]O30;
  input [1:0]O28;
  input [1:0]DIC;
  input [5:0]Q;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]O32;
  input [1:0]O42;
  input [1:0]O31;
  input [1:0]O29;
  input [1:0]O48;
  input [1:0]O46;
  input [1:0]O44;
  input [1:0]O45;
  input [1:0]O43;
  input [1:0]O41;
  input [1:0]O52;
  input [1:0]O50;
  input [1:0]O47;
  input [1:0]O49;
  input [1:0]O56;
  input [1:0]O54;
  input [1:0]O55;
  input [1:0]O53;
  input [1:0]O51;
  input [1:0]O38;
  input [1:0]O36;
  input [1:0]O34;
  input [1:0]O35;
  input [1:0]O33;
  input [1:0]O40;
  input [1:0]O39;
  input [1:0]O37;
  input app_rd_data_end_ns;
  input I3;
  input I4;
  input rd_data_en;
  input I5;
  input rd_accepted;
  input I1;
  input [3:0]I6;
  input [3:0]I7;
  input [63:0]D;

  wire [4:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [63:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire I1;
  wire I2;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire [3:0]I6;
  wire [3:0]I7;
  wire O1;
  wire O2;
  wire [1:0]O28;
  wire [1:0]O29;
  wire O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire [1:0]O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [3:0]O6;
  wire [5:0]Q;
  wire [63:0]app_rd_data;
  wire app_rd_data_end_ns;
  wire app_rd_data_valid_ns;
  wire free_rd_buf;
  wire \n_0_not_strict_mode.app_rd_data_valid_i_2 ;
  wire \n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1 ;
  wire \n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1 ;
  wire \n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1 ;
  wire \n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1 ;
  wire \n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3 ;
  wire \n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1 ;
  wire \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ;
  wire \n_1_not_strict_mode.status_ram.RAM32M0 ;
  wire \n_5_not_strict_mode.status_ram.RAM32M0 ;
  wire [4:2]occ_cnt_r;
  wire [3:0]p_0_in__2;
  wire [3:0]pointer_wr_data;
  wire rd_accepted;
(* RTL_KEEP = "true" *) (* syn_keep = "1" *)   wire [4:0]rd_buf_indx_copy_r;
  wire rd_buf_we_r1;
  wire rd_data_en;
  wire [4:0]status_ram_wr_addr_ns;
  wire [4:0]status_ram_wr_addr_r;
  wire [1:1]status_ram_wr_data_ns;
  wire [1:0]status_ram_wr_data_r;
  wire wr_status_r1;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED ;
  wire [1:1]\NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED ;

FDRE \not_strict_mode.app_rd_data_end_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data_end_ns),
        .Q(O2),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(app_rd_data[0]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(app_rd_data[10]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(app_rd_data[11]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(app_rd_data[12]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(app_rd_data[13]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(app_rd_data[14]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(app_rd_data[15]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(app_rd_data[16]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(app_rd_data[17]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(app_rd_data[18]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(app_rd_data[19]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(app_rd_data[1]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(app_rd_data[20]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(app_rd_data[21]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(app_rd_data[22]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(app_rd_data[23]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(app_rd_data[24]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(app_rd_data[25]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(app_rd_data[26]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(app_rd_data[27]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(app_rd_data[28]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(app_rd_data[29]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(app_rd_data[2]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(app_rd_data[30]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(app_rd_data[31]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(app_rd_data[32]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(app_rd_data[33]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(app_rd_data[34]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(app_rd_data[35]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(app_rd_data[36]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(app_rd_data[37]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(app_rd_data[38]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(app_rd_data[39]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(app_rd_data[3]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(app_rd_data[40]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(app_rd_data[41]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(app_rd_data[42]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(app_rd_data[43]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(app_rd_data[44]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(app_rd_data[45]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(app_rd_data[46]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(app_rd_data[47]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(app_rd_data[48]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(app_rd_data[49]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(app_rd_data[4]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(app_rd_data[50]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(app_rd_data[51]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(app_rd_data[52]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(app_rd_data[53]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(app_rd_data[54]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(app_rd_data[55]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(app_rd_data[56]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(app_rd_data[57]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(app_rd_data[58]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(app_rd_data[59]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(app_rd_data[5]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(app_rd_data[60]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(app_rd_data[61]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(app_rd_data[62]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(app_rd_data[63]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(app_rd_data[6]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(app_rd_data[7]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(app_rd_data[8]),
        .R(1'b0));
FDRE \not_strict_mode.app_rd_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(app_rd_data[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair560" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \not_strict_mode.app_rd_data_valid_i_1 
       (.I0(O3),
        .I1(\n_0_not_strict_mode.app_rd_data_valid_i_2 ),
        .O(app_rd_data_valid_ns));
LUT6 #(
    .INIT(64'hF99999F999999999)) 
     \not_strict_mode.app_rd_data_valid_i_2 
       (.I0(\n_1_not_strict_mode.status_ram.RAM32M0 ),
        .I1(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .I2(rd_data_en),
        .I3(ADDRA[3]),
        .I4(Q[3]),
        .I5(I5),
        .O(\n_0_not_strict_mode.app_rd_data_valid_i_2 ));
FDRE \not_strict_mode.app_rd_data_valid_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data_valid_ns),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair562" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(O6[0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair562" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(O6[0]),
        .I1(O6[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair559" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(O6[0]),
        .I1(O6[1]),
        .I2(O6[2]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair559" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl[3]_i_2 
       (.I0(O6[1]),
        .I1(O6[0]),
        .I2(O6[2]),
        .I3(O6[3]),
        .O(p_0_in__2[3]));
FDRE \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(CLK),
        .CE(rd_accepted),
        .D(p_0_in__2[0]),
        .Q(O6[0]),
        .R(I3));
FDRE \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(CLK),
        .CE(rd_accepted),
        .D(p_0_in__2[1]),
        .Q(O6[1]),
        .R(I3));
FDRE \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(CLK),
        .CE(rd_accepted),
        .D(p_0_in__2[2]),
        .Q(O6[2]),
        .R(I3));
FDRE \not_strict_mode.data_buf_addr.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(CLK),
        .CE(rd_accepted),
        .D(p_0_in__2[3]),
        .Q(O6[3]),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair558" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(O5[0]),
        .I3(rd_accepted),
        .O(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair558" *) 
   LUT5 #(
    .INIT(32'h8FF77008)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1 
       (.I0(O1),
        .I1(O2),
        .I2(O5[0]),
        .I3(rd_accepted),
        .I4(O5[1]),
        .O(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h8FF87FF770078008)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1 
       (.I0(O1),
        .I1(O2),
        .I2(I1),
        .I3(O5[1]),
        .I4(rd_accepted),
        .I5(occ_cnt_r[2]),
        .O(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h8FF87FF770078008)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1 
       (.I0(O1),
        .I1(O2),
        .I2(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3 ),
        .I3(occ_cnt_r[2]),
        .I4(rd_accepted),
        .I5(occ_cnt_r[3]),
        .O(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hBFFE7FFD40018002)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_1 
       (.I0(free_rd_buf),
        .I1(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3 ),
        .I2(occ_cnt_r[2]),
        .I3(occ_cnt_r[3]),
        .I4(rd_accepted),
        .I5(occ_cnt_r[4]),
        .O(O4));
LUT2 #(
    .INIT(4'h8)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_2 
       (.I0(O1),
        .I1(O2),
        .O(free_rd_buf));
LUT3 #(
    .INIT(8'hD4)) 
     \not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3 
       (.I0(occ_cnt_r[2]),
        .I1(O5[1]),
        .I2(I1),
        .O(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[4]_i_3 ));
FDRE \not_strict_mode.occupied_counter.occ_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[0]_i_1 ),
        .Q(O5[0]),
        .R(I3));
FDRE \not_strict_mode.occupied_counter.occ_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[1]_i_1 ),
        .Q(O5[1]),
        .R(I3));
FDRE \not_strict_mode.occupied_counter.occ_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[2]_i_1 ),
        .Q(occ_cnt_r[2]),
        .R(I3));
FDRE \not_strict_mode.occupied_counter.occ_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_strict_mode.occupied_counter.occ_cnt_r[3]_i_1 ),
        .Q(occ_cnt_r[3]),
        .R(I3));
FDRE \not_strict_mode.occupied_counter.occ_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(O4),
        .Q(occ_cnt_r[4]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1 ),
        .Q(rd_buf_indx_copy_r[0]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1 ),
        .Q(rd_buf_indx_copy_r[1]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1 ),
        .Q(rd_buf_indx_copy_r[2]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1 ),
        .Q(rd_buf_indx_copy_r[3]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .Q(rd_buf_indx_copy_r[4]),
        .R(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O30),
        .DIB(O28),
        .DIC(DIC),
        .DID({1'b0,1'b0}),
        .DOA(I47),
        .DOB(I59),
        .DOC(I55),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA({1'b0,1'b0}),
        .DIB(O39),
        .DIC(O37),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(DOB),
        .DOC(I39),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(O32),
        .DID({1'b0,1'b0}),
        .DOA(I34),
        .DOB(I38),
        .DOC(I51),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O42),
        .DIB(O31),
        .DIC(O29),
        .DID({1'b0,1'b0}),
        .DOA(I54),
        .DOB(I30),
        .DOC(I42),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O48),
        .DIB(O46),
        .DIC(O44),
        .DID({1'b0,1'b0}),
        .DOA(I50),
        .DOB(I46),
        .DOC(I58),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O45),
        .DIB(O43),
        .DIC(O41),
        .DID({1'b0,1'b0}),
        .DOA(I41),
        .DOB(I33),
        .DOC(I37),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O52),
        .DIB(O50),
        .DIC(O47),
        .DID({1'b0,1'b0}),
        .DOA(I57),
        .DOB(I53),
        .DOC(DOC),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O49),
        .DIB(O56),
        .DIC(O54),
        .DID({1'b0,1'b0}),
        .DOA(I36),
        .DOB(I49),
        .DOC(I45),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O55),
        .DIB(O53),
        .DIC(O51),
        .DID({1'b0,1'b0}),
        .DOA(I29),
        .DOB(I40),
        .DOC(I32),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O38),
        .DIB(O36),
        .DIC(O34),
        .DID({1'b0,1'b0}),
        .DOA(I44),
        .DOB(I56),
        .DOC(I52),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0 
       (.ADDRA(rd_buf_indx_copy_r),
        .ADDRB(rd_buf_indx_copy_r),
        .ADDRC(rd_buf_indx_copy_r),
        .ADDRD(Q[4:0]),
        .DIA(O35),
        .DIB(O33),
        .DIC(O40),
        .DID({1'b0,1'b0}),
        .DOA(I31),
        .DOB(I35),
        .DOC(I48),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \not_strict_mode.status_ram.RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRC(status_ram_wr_addr_ns),
        .ADDRD(status_ram_wr_addr_r),
        .DIA(status_ram_wr_data_r),
        .DIB({1'b0,1'b0}),
        .DIC(status_ram_wr_data_r),
        .DID(status_ram_wr_data_r),
        .DOA({DOA,\n_1_not_strict_mode.status_ram.RAM32M0 }),
        .DOB(\NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC({\NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED [1],\n_5_not_strict_mode.status_ram.RAM32M0 }),
        .DOD(\NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(rd_buf_we_r1));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.status_ram.RAM32M0_i_1 
       (.I0(Q[4]),
        .I1(O3),
        .I2(ADDRA[4]),
        .O(status_ram_wr_addr_ns[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.status_ram.RAM32M0_i_2 
       (.I0(Q[3]),
        .I1(O3),
        .I2(ADDRA[3]),
        .O(status_ram_wr_addr_ns[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.status_ram.RAM32M0_i_3 
       (.I0(Q[2]),
        .I1(O3),
        .I2(ADDRA[2]),
        .O(status_ram_wr_addr_ns[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.status_ram.RAM32M0_i_4 
       (.I0(Q[1]),
        .I1(O3),
        .I2(ADDRA[1]),
        .O(status_ram_wr_addr_ns[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \not_strict_mode.status_ram.RAM32M0_i_5 
       (.I0(Q[0]),
        .I1(O3),
        .I2(ADDRA[0]),
        .O(status_ram_wr_addr_ns[0]));
FDRE \not_strict_mode.status_ram.rd_buf_we_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(rd_buf_we_r1),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_addr_ns[0]),
        .Q(status_ram_wr_addr_r[0]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_addr_ns[1]),
        .Q(status_ram_wr_addr_r[1]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_addr_ns[2]),
        .Q(status_ram_wr_addr_r[2]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_addr_ns[3]),
        .Q(status_ram_wr_addr_r[3]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_addr_ns[4]),
        .Q(status_ram_wr_addr_r[4]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair561" *) 
   LUT4 #(
    .INIT(16'h02A2)) 
     \not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1 
       (.I0(O3),
        .I1(\n_5_not_strict_mode.status_ram.RAM32M0 ),
        .I2(Q[0]),
        .I3(wr_status_r1),
        .O(\n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair561" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1 
       (.I0(O3),
        .I1(Q[5]),
        .O(status_ram_wr_data_ns));
FDRE \not_strict_mode.status_ram.status_ram_wr_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1 ),
        .Q(status_ram_wr_data_r[0]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(status_ram_wr_data_ns),
        .Q(status_ram_wr_data_r[1]),
        .R(1'b0));
FDRE \not_strict_mode.status_ram.wr_status_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_not_strict_mode.status_ram.RAM32M0 ),
        .Q(wr_status_r1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(I7[1]),
        .I1(O3),
        .I2(ADDRA[1]),
        .O(pointer_wr_data[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(I7[0]),
        .I1(O3),
        .I2(ADDRA[0]),
        .O(pointer_wr_data[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(I6[3]),
        .I1(O3),
        .I2(ADDRA[3]),
        .O(ADDRD[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(I6[2]),
        .I1(O3),
        .I2(ADDRA[2]),
        .O(ADDRD[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(I6[1]),
        .I1(O3),
        .I2(ADDRA[1]),
        .O(ADDRD[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(I6[0]),
        .I1(O3),
        .I2(ADDRA[0]),
        .O(ADDRD[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(I7[3]),
        .I1(O3),
        .I2(ADDRA[3]),
        .O(pointer_wr_data[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(I7[2]),
        .I1(O3),
        .I2(ADDRA[2]),
        .O(pointer_wr_data[2]));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \rd_buf_indx.ram_init_done_r_lcl_i_1 
       (.I0(O3),
        .I1(ADDRA[2]),
        .I2(ADDRA[4]),
        .I3(ADDRA[0]),
        .I4(ADDRA[1]),
        .I5(ADDRA[3]),
        .O(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ));
FDRE \rd_buf_indx.ram_init_done_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ),
        .Q(O3),
        .R(I3));
LUT3 #(
    .INIT(8'h96)) 
     \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ADDRA[0]),
        .I1(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2 ),
        .I2(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3 ),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ),
        .I1(ADDRA[1]),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair557" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ),
        .I1(ADDRA[1]),
        .I2(ADDRA[2]),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
     \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ADDRA[1]),
        .I1(ADDRA[2]),
        .I2(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2 ),
        .I3(ADDRA[0]),
        .I4(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3 ),
        .I5(ADDRA[3]),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair560" *) 
   LUT4 #(
    .INIT(16'hEBFF)) 
     \rd_buf_indx.rd_buf_indx_r[3]_i_2 
       (.I0(I4),
        .I1(\n_1_not_strict_mode.status_ram.RAM32M0 ),
        .I2(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .I3(O3),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h2222200200000000)) 
     \rd_buf_indx.rd_buf_indx_r[3]_i_3 
       (.I0(O3),
        .I1(ADDRA[0]),
        .I2(\n_1_not_strict_mode.status_ram.RAM32M0 ),
        .I3(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .I4(I4),
        .I5(app_rd_data_end_ns),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair557" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(ADDRA[2]),
        .I1(ADDRA[1]),
        .I2(ADDRA[3]),
        .I3(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ),
        .I4(ADDRA[4]),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \rd_buf_indx.rd_buf_indx_r[5]_i_1 
       (.I0(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ),
        .I1(ADDRA[3]),
        .I2(ADDRA[1]),
        .I3(ADDRA[2]),
        .I4(ADDRA[4]),
        .I5(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hFCCFA88AFFFF0000)) 
     \rd_buf_indx.rd_buf_indx_r[5]_i_2 
       (.I0(app_rd_data_end_ns),
        .I1(I4),
        .I2(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .I3(\n_1_not_strict_mode.status_ram.RAM32M0 ),
        .I4(ADDRA[0]),
        .I5(O3),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_2 ));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[0]_i_1 ),
        .Q(ADDRA[0]),
        .R(I3));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[1]_i_1 ),
        .Q(ADDRA[1]),
        .R(I3));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[2]_i_1 ),
        .Q(ADDRA[2]),
        .R(I3));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[3]_i_1 ),
        .Q(ADDRA[3]),
        .R(I3));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .Q(ADDRA[4]),
        .R(I3));
FDRE \rd_buf_indx.rd_buf_indx_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.rd_buf_indx_r[5]_i_1 ),
        .Q(\n_0_rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .R(I3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ui_top" *) 
module mig_7series_0_mig_7series_v2_3_ui_top
   (DOA,
    rd_buf_indx_r,
    ram_init_addr,
    I47,
    I59,
    I55,
    I34,
    I38,
    I51,
    I54,
    I30,
    I42,
    I50,
    I46,
    I58,
    I41,
    I33,
    I37,
    I57,
    I53,
    DOC,
    I36,
    I49,
    I45,
    I29,
    I40,
    I32,
    I44,
    I56,
    I52,
    I31,
    I35,
    I48,
    DOB,
    I39,
    O1,
    app_hi_pri_r2,
    O2,
    O3,
    O4,
    O5,
    ram_init_done_r,
    app_en_r2,
    O6,
    I23,
    I20,
    I19,
    I21,
    p_106_out,
    p_145_out,
    p_67_out,
    p_28_out,
    O7,
    O8,
    O9,
    S,
    row,
    I22,
    was_wr0,
    I61,
    use_addr,
    I60,
    I62,
    O10,
    app_rd_data,
    CLK,
    I1,
    ADDRA,
    I2,
    O30,
    O28,
    DIC,
    Q,
    DIA,
    DIB,
    O32,
    O42,
    O31,
    O29,
    O48,
    O46,
    O44,
    O45,
    O43,
    O41,
    O52,
    O50,
    O47,
    O49,
    O56,
    O54,
    O55,
    O53,
    O51,
    O38,
    O36,
    O34,
    O35,
    O33,
    O40,
    O39,
    O37,
    E,
    app_rd_data_end_ns,
    I3,
    app_en,
    app_wdf_end,
    app_wdf_wren,
    I4,
    rd_data_en,
    I5,
    O26,
    O24,
    O23,
    O25,
    I6,
    O22,
    I7,
    O21,
    I8,
    O20,
    I9,
    O19,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    accept_ns,
    app_wdf_data,
    app_wdf_mask,
    app_addr,
    app_cmd,
    D);
  output [0:0]DOA;
  output [0:0]rd_buf_indx_r;
  output [3:0]ram_init_addr;
  output [1:0]I47;
  output [1:0]I59;
  output [1:0]I55;
  output [1:0]I34;
  output [1:0]I38;
  output [1:0]I51;
  output [1:0]I54;
  output [1:0]I30;
  output [1:0]I42;
  output [1:0]I50;
  output [1:0]I46;
  output [1:0]I58;
  output [1:0]I41;
  output [1:0]I33;
  output [1:0]I37;
  output [1:0]I57;
  output [1:0]I53;
  output [1:0]DOC;
  output [1:0]I36;
  output [1:0]I49;
  output [1:0]I45;
  output [1:0]I29;
  output [1:0]I40;
  output [1:0]I32;
  output [1:0]I44;
  output [1:0]I56;
  output [1:0]I52;
  output [1:0]I31;
  output [1:0]I35;
  output [1:0]I48;
  output [1:0]DOB;
  output [1:0]I39;
  output O1;
  output app_hi_pri_r2;
  output O2;
  output O3;
  output O4;
  output O5;
  output ram_init_done_r;
  output app_en_r2;
  output [0:0]O6;
  output [0:0]I23;
  output [0:0]I20;
  output [0:0]I19;
  output [0:0]I21;
  output p_106_out;
  output p_145_out;
  output p_67_out;
  output p_28_out;
  output O7;
  output [0:0]O8;
  output O9;
  output [1:0]S;
  output [12:0]row;
  output [0:0]I22;
  output was_wr0;
  output [2:0]I61;
  output use_addr;
  output [3:0]I60;
  output [9:0]I62;
  output [71:0]O10;
  output [63:0]app_rd_data;
  input CLK;
  input I1;
  input [4:0]ADDRA;
  input I2;
  input [1:0]O30;
  input [1:0]O28;
  input [1:0]DIC;
  input [5:0]Q;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]O32;
  input [1:0]O42;
  input [1:0]O31;
  input [1:0]O29;
  input [1:0]O48;
  input [1:0]O46;
  input [1:0]O44;
  input [1:0]O45;
  input [1:0]O43;
  input [1:0]O41;
  input [1:0]O52;
  input [1:0]O50;
  input [1:0]O47;
  input [1:0]O49;
  input [1:0]O56;
  input [1:0]O54;
  input [1:0]O55;
  input [1:0]O53;
  input [1:0]O51;
  input [1:0]O38;
  input [1:0]O36;
  input [1:0]O34;
  input [1:0]O35;
  input [1:0]O33;
  input [1:0]O40;
  input [1:0]O39;
  input [1:0]O37;
  input [0:0]E;
  input app_rd_data_end_ns;
  input I3;
  input app_en;
  input app_wdf_end;
  input app_wdf_wren;
  input I4;
  input rd_data_en;
  input I5;
  input [3:0]O26;
  input [0:0]O24;
  input [6:0]O23;
  input [0:0]O25;
  input I6;
  input [2:0]O22;
  input I7;
  input [2:0]O21;
  input I8;
  input [2:0]O20;
  input I9;
  input [2:0]O19;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input accept_ns;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input [25:0]app_addr;
  input [1:0]app_cmd;
  input [63:0]D;

  wire [4:0]ADDRA;
  wire CLK;
  wire [63:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire I1;
  wire [0:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [0:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [1:0]I29;
  wire I3;
  wire [1:0]I30;
  wire [1:0]I31;
  wire [1:0]I32;
  wire [1:0]I33;
  wire [1:0]I34;
  wire [1:0]I35;
  wire [1:0]I36;
  wire [1:0]I37;
  wire [1:0]I38;
  wire [1:0]I39;
  wire I4;
  wire [1:0]I40;
  wire [1:0]I41;
  wire [1:0]I42;
  wire [1:0]I44;
  wire [1:0]I45;
  wire [1:0]I46;
  wire [1:0]I47;
  wire [1:0]I48;
  wire [1:0]I49;
  wire I5;
  wire [1:0]I50;
  wire [1:0]I51;
  wire [1:0]I52;
  wire [1:0]I53;
  wire [1:0]I54;
  wire [1:0]I55;
  wire [1:0]I56;
  wire [1:0]I57;
  wire [1:0]I58;
  wire [1:0]I59;
  wire I6;
  wire [3:0]I60;
  wire [2:0]I61;
  wire [9:0]I62;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [71:0]O10;
  wire [2:0]O19;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [6:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire [3:0]O26;
  wire [1:0]O28;
  wire [1:0]O29;
  wire O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [0:0]O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
  wire [5:0]Q;
  wire [1:0]S;
  wire accept_ns;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire [63:0]app_rd_data;
  wire app_rd_data_end_ns;
  wire app_rdy_ns;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_wren;
  wire n_10_ui_cmd0;
  wire n_38_ui_cmd0;
  wire n_39_ui_cmd0;
  wire n_40_ui_cmd0;
  wire n_73_ui_rd_data0;
  wire [1:0]occ_cnt_r;
  wire [0:0]p_0_in;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [3:0]pointer_wr_addr;
  wire [3:0]pointer_wr_data;
  wire [3:0]ram_init_addr;
  wire ram_init_done_r;
  wire rd_accepted;
  wire [0:0]rd_buf_indx_r;
  wire [3:0]rd_data_buf_addr_r;
  wire rd_data_en;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg__0 ;
  wire [12:0]row;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [1:0]wr_req_cnt_r;

mig_7series_0_mig_7series_v2_3_ui_cmd ui_cmd0
       (.CLK(CLK),
        .E(O1),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I3(I3),
        .I6(I6),
        .I60(I60),
        .I61({I61[2],I61[0]}),
        .I62(I62),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(app_en_r2),
        .O10(n_39_ui_cmd0),
        .O11(n_40_ui_cmd0),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O3(O6),
        .O4(n_10_ui_cmd0),
        .O5(I61[1]),
        .O6(n_38_ui_cmd0),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(rd_data_buf_addr_r),
        .S(S),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_rdy_ns(app_rdy_ns),
        .occ_cnt_r(occ_cnt_r),
        .p_0_in(p_0_in),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .rd_accepted(rd_accepted),
        .row(row),
        .use_addr(use_addr),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .wr_req_cnt_r(wr_req_cnt_r));
mig_7series_0_mig_7series_v2_3_ui_rd_data ui_rd_data0
       (.ADDRA({rd_buf_indx_r,ram_init_addr}),
        .ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .I1(n_38_ui_cmd0),
        .I2(I2),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(\read_data_indx.rd_data_indx_r_reg__0 ),
        .I7(ADDRA[4:1]),
        .O1(O4),
        .O2(O5),
        .O28(O28),
        .O29(O29),
        .O3(ram_init_done_r),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(n_73_ui_rd_data0),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(occ_cnt_r),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O6(rd_data_buf_addr_r),
        .Q(Q),
        .app_rd_data(app_rd_data),
        .app_rd_data_end_ns(app_rd_data_end_ns),
        .pointer_wr_data(pointer_wr_data),
        .rd_accepted(rd_accepted),
        .rd_data_en(rd_data_en));
mig_7series_0_mig_7series_v2_3_ui_wr_data ui_wr_data0
       (.ADDRA(ADDRA),
        .ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .E(E),
        .I1(I1),
        .I2(n_73_ui_rd_data0),
        .I3(I3),
        .I4(n_39_ui_cmd0),
        .I5(O1),
        .I6(n_10_ui_cmd0),
        .I7(n_40_ui_cmd0),
        .O1(O3),
        .O10(O10),
        .O2(wr_req_cnt_r),
        .Q(\read_data_indx.rd_data_indx_r_reg__0 ),
        .accept_ns(accept_ns),
        .app_en_r2(app_en_r2),
        .app_rdy_ns(app_rdy_ns),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .p_0_in(p_0_in),
        .pointer_wr_data(pointer_wr_data),
        .ram_init_done_r(ram_init_done_r),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_3_ui_wr_data" *) 
module mig_7series_0_mig_7series_v2_3_ui_wr_data
   (wr_data_buf_addr,
    p_0_in,
    O1,
    O2,
    app_rdy_ns,
    Q,
    O10,
    CLK,
    I1,
    pointer_wr_data,
    ADDRD,
    ADDRA,
    E,
    I3,
    app_wdf_end,
    app_wdf_wren,
    wr_accepted,
    accept_ns,
    I2,
    I4,
    I5,
    app_en_r2,
    I6,
    ram_init_done_r,
    app_wdf_data,
    app_wdf_mask,
    I7);
  output [3:0]wr_data_buf_addr;
  output [0:0]p_0_in;
  output O1;
  output [1:0]O2;
  output app_rdy_ns;
  output [3:0]Q;
  output [71:0]O10;
  input CLK;
  input I1;
  input [3:0]pointer_wr_data;
  input [3:0]ADDRD;
  input [4:0]ADDRA;
  input [0:0]E;
  input I3;
  input app_wdf_end;
  input app_wdf_wren;
  input wr_accepted;
  input accept_ns;
  input I2;
  input I4;
  input I5;
  input app_en_r2;
  input I6;
  input ram_init_done_r;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input I7;

  wire [4:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire [71:0]O10;
  wire [1:0]O2;
  wire [3:0]Q;
  wire accept_ns;
  wire app_en_r2;
  wire app_rdy_ns;
  wire [63:0]app_wdf_data;
  wire [63:0]app_wdf_data_r1;
  wire app_wdf_end;
  wire app_wdf_end_r1;
  wire [7:0]app_wdf_mask;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_wren;
  wire app_wdf_wren_r1;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 ;
  wire n_0_app_rdy_r_i_2;
  wire n_0_app_wdf_end_r1_i_1;
  wire n_0_app_wdf_wren_r1_i_1;
  wire \n_0_occupied_counter.occ_cnt[0]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[10]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[11]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[12]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[13]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[14]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[15]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[15]_i_2 ;
  wire \n_0_occupied_counter.occ_cnt[1]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[2]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[3]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[4]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[5]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[6]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[7]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[8]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[9]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt_reg[0] ;
  wire \n_0_occupied_counter.occ_cnt_reg[10] ;
  wire \n_0_occupied_counter.occ_cnt_reg[11] ;
  wire \n_0_occupied_counter.occ_cnt_reg[12] ;
  wire \n_0_occupied_counter.occ_cnt_reg[13] ;
  wire \n_0_occupied_counter.occ_cnt_reg[15] ;
  wire \n_0_occupied_counter.occ_cnt_reg[1] ;
  wire \n_0_occupied_counter.occ_cnt_reg[2] ;
  wire \n_0_occupied_counter.occ_cnt_reg[3] ;
  wire \n_0_occupied_counter.occ_cnt_reg[4] ;
  wire \n_0_occupied_counter.occ_cnt_reg[5] ;
  wire \n_0_occupied_counter.occ_cnt_reg[6] ;
  wire \n_0_occupied_counter.occ_cnt_reg[7] ;
  wire \n_0_occupied_counter.occ_cnt_reg[8] ;
  wire \n_0_occupied_counter.occ_cnt_reg[9] ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[2]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[4]_i_2 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ;
  wire \n_0_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire \n_0_write_data_control.wb_wr_data_addr0_r_i_1 ;
  wire \n_1_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire \n_2_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire \n_3_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire \n_4_write_buffer.wr_buffer_ram[10].RAM32M0 ;
  wire \n_4_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire \n_5_write_buffer.wr_buffer_ram[10].RAM32M0 ;
  wire \n_5_write_buffer.wr_buffer_ram[11].RAM32M0 ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [1:1]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire [1:0]p_0_out;
  wire [1:0]p_10_out;
  wire [1:0]p_11_out;
  wire [1:0]p_12_out;
  wire [1:0]p_13_out;
  wire [1:0]p_14_out;
  wire [1:0]p_15_out;
  wire [1:0]p_16_out;
  wire [1:0]p_17_out;
  wire [1:0]p_18_out;
  wire [1:0]p_19_out;
  wire [1:0]p_20_out;
  wire [1:0]p_21_out;
  wire [1:0]p_22_out;
  wire [1:0]p_23_out;
  wire [1:0]p_24_out;
  wire [1:0]p_25_out;
  wire [1:0]p_26_out;
  wire [1:0]p_27_out;
  wire [1:0]p_28_out;
  wire [1:0]p_29_out;
  wire [1:0]p_2_out;
  wire [1:0]p_30_out;
  wire [1:0]p_31_out;
  wire [1:0]p_32_out;
  wire [1:0]p_33_out;
  wire [1:0]p_34_out;
  wire [1:0]p_35_out;
  wire p_4_in;
  wire [1:0]p_4_out;
  wire [1:0]p_5_out;
  wire [1:0]p_6_out;
  wire [1:0]p_7_out;
  wire [1:0]p_8_out;
  wire [1:0]p_9_out;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire wb_wr_data_addr0_r;
  wire [4:1]wb_wr_data_addr_r;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [71:0]wr_buf_in_data;
  wire wr_data_addr_le;
  wire [3:0]wr_data_buf_addr;
  wire [4:2]wr_req_cnt_r;
  wire [3:0]\write_data_control.wr_data_indx_r_reg__0 ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

LUT6 #(
    .INIT(64'hA2A202A2A2A200A2)) 
     app_rdy_r_i_1
       (.I0(accept_ns),
        .I1(I2),
        .I2(I3),
        .I3(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ),
        .I4(n_0_app_rdy_r_i_2),
        .I5(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ),
        .O(app_rdy_ns));
LUT6 #(
    .INIT(64'hFFFFFFFFFEEFBFFE)) 
     app_rdy_r_i_2
       (.I0(\n_0_wr_req_counter.wr_req_cnt_r[2]_i_1 ),
        .I1(O2[1]),
        .I2(wr_accepted),
        .I3(O2[0]),
        .I4(p_0_in),
        .I5(I3),
        .O(n_0_app_rdy_r_i_2));
FDRE \app_wdf_data_r1_reg[0] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[10] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[11] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[12] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[13] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[14] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[15] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[16] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[17] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[18] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[19] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[1] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[20] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[21] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[22] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[23] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[24] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[25] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[26] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[27] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[28] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[29] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[2] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[30] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[31] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[32] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[32]),
        .Q(app_wdf_data_r1[32]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[33] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[33]),
        .Q(app_wdf_data_r1[33]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[34] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[34]),
        .Q(app_wdf_data_r1[34]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[35] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[35]),
        .Q(app_wdf_data_r1[35]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[36] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[36]),
        .Q(app_wdf_data_r1[36]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[37] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[37]),
        .Q(app_wdf_data_r1[37]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[38] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[38]),
        .Q(app_wdf_data_r1[38]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[39] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[39]),
        .Q(app_wdf_data_r1[39]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[3] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[40] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[40]),
        .Q(app_wdf_data_r1[40]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[41] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[41]),
        .Q(app_wdf_data_r1[41]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[42] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[42]),
        .Q(app_wdf_data_r1[42]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[43] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[43]),
        .Q(app_wdf_data_r1[43]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[44] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[44]),
        .Q(app_wdf_data_r1[44]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[45] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[45]),
        .Q(app_wdf_data_r1[45]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[46] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[46]),
        .Q(app_wdf_data_r1[46]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[47] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[47]),
        .Q(app_wdf_data_r1[47]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[48] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[48]),
        .Q(app_wdf_data_r1[48]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[49] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[49]),
        .Q(app_wdf_data_r1[49]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[4] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[50] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[50]),
        .Q(app_wdf_data_r1[50]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[51] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[51]),
        .Q(app_wdf_data_r1[51]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[52] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[52]),
        .Q(app_wdf_data_r1[52]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[53] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[53]),
        .Q(app_wdf_data_r1[53]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[54] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[54]),
        .Q(app_wdf_data_r1[54]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[55] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[55]),
        .Q(app_wdf_data_r1[55]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[56] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[56]),
        .Q(app_wdf_data_r1[56]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[57] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[57]),
        .Q(app_wdf_data_r1[57]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[58] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[58]),
        .Q(app_wdf_data_r1[58]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[59] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[59]),
        .Q(app_wdf_data_r1[59]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[5] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[60] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[60]),
        .Q(app_wdf_data_r1[60]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[61] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[61]),
        .Q(app_wdf_data_r1[61]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[62] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[62]),
        .Q(app_wdf_data_r1[62]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[63] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[63]),
        .Q(app_wdf_data_r1[63]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[6] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[7] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[8] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[9] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_data[9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair567" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     app_wdf_end_r1_i_1
       (.I0(app_wdf_end),
        .I1(O1),
        .I2(app_wdf_end_r1),
        .O(n_0_app_wdf_end_r1_i_1));
FDRE app_wdf_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_wdf_end_r1_i_1),
        .Q(app_wdf_end_r1),
        .R(I3));
FDRE \app_wdf_mask_r1_reg[0] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[1] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[2] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[3] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[4] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[4]),
        .Q(app_wdf_mask_r1[4]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[5] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[5]),
        .Q(app_wdf_mask_r1[5]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[6] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[6]),
        .Q(app_wdf_mask_r1[6]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[7] 
       (.C(CLK),
        .CE(O1),
        .D(app_wdf_mask[7]),
        .Q(app_wdf_mask_r1[7]),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     app_wdf_wren_r1_i_1
       (.I0(app_wdf_wren),
        .I1(O1),
        .I2(app_wdf_wren_r1),
        .O(n_0_app_wdf_wren_r1_i_1));
FDRE app_wdf_wren_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_wdf_wren_r1_i_1),
        .Q(app_wdf_wren_r1),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair570" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair570" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair569" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair569" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .O(p_0_in__0[3]));
FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .R(I3));
FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .R(I3));
FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .R(I3));
FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .R(I3));
LUT6 #(
    .INIT(64'h4444444400040404)) 
     \occupied_counter.app_wdf_rdy_r_i_1 
       (.I0(I3),
        .I1(ram_init_done_r),
        .I2(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .I3(p_0_in__0_0),
        .I4(p_4_in),
        .I5(p_0_in),
        .O(wdf_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair563" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \occupied_counter.app_wdf_rdy_r_i_2 
       (.I0(app_wdf_wren_r1),
        .I1(O1),
        .I2(app_wdf_end_r1),
        .O(p_0_in__0_0));
(* equivalent_register_removal = "no" *) 
   FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair564" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     \occupied_counter.occ_cnt[0]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .I1(app_wdf_end_r1),
        .I2(O1),
        .I3(app_wdf_wren_r1),
        .O(\n_0_occupied_counter.occ_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[10]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[11]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair565" *) 
   LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .I1(p_4_in),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[13]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[14]_i_1 ));
LUT4 #(
    .INIT(16'h6AAA)) 
     \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_end_r1),
        .I2(O1),
        .I3(app_wdf_wren_r1),
        .O(\n_0_occupied_counter.occ_cnt[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair565" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \occupied_counter.occ_cnt[15]_i_2 
       (.I0(app_wdf_end_r1),
        .I1(O1),
        .I2(app_wdf_wren_r1),
        .I3(p_4_in),
        .O(\n_0_occupied_counter.occ_cnt[15]_i_2 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[0] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair564" *) 
   LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[4]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[5]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[6]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair563" *) 
   LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[8]_i_1 ));
LUT5 #(
    .INIT(32'hACCCCCCC)) 
     \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .I1(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .I2(app_wdf_wren_r1),
        .I3(O1),
        .I4(app_wdf_end_r1),
        .O(\n_0_occupied_counter.occ_cnt[9]_i_1 ));
FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[0]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[0] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[10]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[11]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[12]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[13]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[14]_i_1 ),
        .Q(p_4_in),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[15]_i_2 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[1]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[2]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[3]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[4]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[5]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[6]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[7]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[8]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .R(I3));
FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[9]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .R(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[1:0]),
        .DIC(pointer_wr_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(p_2_out),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I1));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[3:2]),
        .DIC(pointer_wr_data[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(p_0_out),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(I1));
(* SOFT_HLUTNM = "soft_lutpair571" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair571" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair566" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair566" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(I3));
FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(I3));
FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(I3));
FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(I3));
FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBD42)) 
     \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(p_0_in),
        .I1(O2[0]),
        .I2(wr_accepted),
        .I3(O2[1]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ));
LUT5 #(
    .INIT(32'hBE7D4182)) 
     \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(p_0_in),
        .I1(I4),
        .I2(O2[1]),
        .I3(wr_accepted),
        .I4(wr_req_cnt_r[2]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hBFFE7FFD40018002)) 
     \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(p_0_in),
        .I1(I4),
        .I2(O2[1]),
        .I3(wr_req_cnt_r[2]),
        .I4(wr_accepted),
        .I5(wr_req_cnt_r[3]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hBFFE7FFD40018002)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(p_0_in),
        .I1(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_2 ),
        .I2(wr_req_cnt_r[2]),
        .I3(wr_req_cnt_r[3]),
        .I4(wr_accepted),
        .I5(wr_req_cnt_r[4]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hD555544455554444)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(wr_req_cnt_r[2]),
        .I1(O2[1]),
        .I2(I5),
        .I3(app_en_r2),
        .I4(O2[0]),
        .I5(I6),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_2 ));
FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I7),
        .Q(O2[0]),
        .R(I3));
FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ),
        .Q(O2[1]),
        .R(I3));
FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[2]_i_1 ),
        .Q(wr_req_cnt_r[2]),
        .R(I3));
FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ),
        .Q(wr_req_cnt_r[3]),
        .R(I3));
FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ),
        .Q(wr_req_cnt_r[4]),
        .R(I3));
FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_33_out[0]),
        .Q(O10[0]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_32_out[0]),
        .Q(O10[10]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_32_out[1]),
        .Q(O10[11]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_27_out[0]),
        .Q(O10[12]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_27_out[1]),
        .Q(O10[13]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out[0]),
        .Q(O10[14]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out[1]),
        .Q(O10[15]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_out[0]),
        .Q(O10[16]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_out[1]),
        .Q(O10[17]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_24_out[0]),
        .Q(O10[18]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_24_out[1]),
        .Q(O10[19]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_33_out[1]),
        .Q(O10[1]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_25_out[0]),
        .Q(O10[20]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_25_out[1]),
        .Q(O10[21]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_26_out[0]),
        .Q(O10[22]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_26_out[1]),
        .Q(O10[23]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_21_out[0]),
        .Q(O10[24]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_21_out[1]),
        .Q(O10[25]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_22_out[0]),
        .Q(O10[26]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_22_out[1]),
        .Q(O10[27]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_23_out[0]),
        .Q(O10[28]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_23_out[1]),
        .Q(O10[29]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_34_out[0]),
        .Q(O10[2]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_18_out[0]),
        .Q(O10[30]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_18_out[1]),
        .Q(O10[31]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_19_out[0]),
        .Q(O10[32]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_19_out[1]),
        .Q(O10[33]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_20_out[0]),
        .Q(O10[34]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_20_out[1]),
        .Q(O10[35]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_out[0]),
        .Q(O10[36]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_out[1]),
        .Q(O10[37]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_16_out[0]),
        .Q(O10[38]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_16_out[1]),
        .Q(O10[39]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_34_out[1]),
        .Q(O10[3]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_out[0]),
        .Q(O10[40]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_out[1]),
        .Q(O10[41]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_out[0]),
        .Q(O10[42]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_out[1]),
        .Q(O10[43]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out[0]),
        .Q(O10[44]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out[1]),
        .Q(O10[45]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(O10[46]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(O10[47]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_out[0]),
        .Q(O10[48]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_out[1]),
        .Q(O10[49]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_35_out[0]),
        .Q(O10[4]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_10_out[0]),
        .Q(O10[50]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_10_out[1]),
        .Q(O10[51]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_11_out[0]),
        .Q(O10[52]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_11_out[1]),
        .Q(O10[53]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_6_out[0]),
        .Q(O10[54]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_6_out[1]),
        .Q(O10[55]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(O10[56]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(O10[57]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(O10[58]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(O10[59]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_35_out[1]),
        .Q(O10[5]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_write_buffer.wr_buffer_ram[10].RAM32M0 ),
        .Q(O10[60]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_4_write_buffer.wr_buffer_ram[10].RAM32M0 ),
        .Q(O10[61]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[0]),
        .Q(O10[62]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[1]),
        .Q(O10[63]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(O10[64]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[1]),
        .Q(O10[65]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[66]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_4_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[67]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_3_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[68]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_2_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[69]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_30_out[0]),
        .Q(O10[6]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_1_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[70]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_write_buffer.wr_buffer_ram[11].RAM32M0 ),
        .Q(O10[71]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_30_out[1]),
        .Q(O10[7]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_31_out[0]),
        .Q(O10[8]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_31_out[1]),
        .Q(O10[9]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[5:4]),
        .DIB(wr_buf_in_data[3:2]),
        .DIC(wr_buf_in_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(p_35_out),
        .DOB(p_34_out),
        .DOC(p_33_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(app_wdf_data[5]),
        .I1(app_wdf_data_r1[5]),
        .I2(O1),
        .O(wr_buf_in_data[5]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(wb_wr_data_addr_r[1]),
        .I1(wr_data_addr_le),
        .I2(p_2_out[0]),
        .I3(I3),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ));
LUT5 #(
    .INIT(32'h000022E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(wb_wr_data_addr0_r),
        .I1(app_wdf_wren_r1),
        .I2(O1),
        .I3(app_wdf_end_r1),
        .I4(I3),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 ));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(app_wdf_data[4]),
        .I1(app_wdf_data_r1[4]),
        .I2(O1),
        .O(wr_buf_in_data[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(app_wdf_data[3]),
        .I1(app_wdf_data_r1[3]),
        .I2(O1),
        .O(wr_buf_in_data[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(app_wdf_data[2]),
        .I1(app_wdf_data_r1[2]),
        .I2(O1),
        .O(wr_buf_in_data[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(app_wdf_data[1]),
        .I1(app_wdf_data_r1[1]),
        .I2(O1),
        .O(wr_buf_in_data[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(app_wdf_data[0]),
        .I1(app_wdf_data_r1[0]),
        .I2(O1),
        .O(wr_buf_in_data[0]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(wb_wr_data_addr_r[4]),
        .I1(wr_data_addr_le),
        .I2(p_0_out[1]),
        .I3(I3),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(wb_wr_data_addr_r[3]),
        .I1(wr_data_addr_le),
        .I2(p_0_out[0]),
        .I3(I3),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(wb_wr_data_addr_r[2]),
        .I1(wr_data_addr_le),
        .I2(p_2_out[1]),
        .I3(I3),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[65:64]),
        .DIB(wr_buf_in_data[63:62]),
        .DIC(wr_buf_in_data[61:60]),
        .DID({1'b0,1'b0}),
        .DOA(p_5_out),
        .DOB(p_4_out),
        .DOC({\n_4_write_buffer.wr_buffer_ram[10].RAM32M0 ,\n_5_write_buffer.wr_buffer_ram[10].RAM32M0 }),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(app_wdf_mask[1]),
        .I1(app_wdf_mask_r1[1]),
        .I2(O1),
        .O(wr_buf_in_data[65]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(app_wdf_mask[0]),
        .I1(app_wdf_mask_r1[0]),
        .I2(O1),
        .O(wr_buf_in_data[64]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(app_wdf_data[63]),
        .I1(app_wdf_data_r1[63]),
        .I2(O1),
        .O(wr_buf_in_data[63]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(app_wdf_data[62]),
        .I1(app_wdf_data_r1[62]),
        .I2(O1),
        .O(wr_buf_in_data[62]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(app_wdf_data[61]),
        .I1(app_wdf_data_r1[61]),
        .I2(O1),
        .O(wr_buf_in_data[61]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(app_wdf_data[60]),
        .I1(app_wdf_data_r1[60]),
        .I2(O1),
        .O(wr_buf_in_data[60]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[71:70]),
        .DIB(wr_buf_in_data[69:68]),
        .DIC(wr_buf_in_data[67:66]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_write_buffer.wr_buffer_ram[11].RAM32M0 ,\n_1_write_buffer.wr_buffer_ram[11].RAM32M0 }),
        .DOB({\n_2_write_buffer.wr_buffer_ram[11].RAM32M0 ,\n_3_write_buffer.wr_buffer_ram[11].RAM32M0 }),
        .DOC({\n_4_write_buffer.wr_buffer_ram[11].RAM32M0 ,\n_5_write_buffer.wr_buffer_ram[11].RAM32M0 }),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(app_wdf_mask[7]),
        .I1(app_wdf_mask_r1[7]),
        .I2(O1),
        .O(wr_buf_in_data[71]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(app_wdf_mask[6]),
        .I1(app_wdf_mask_r1[6]),
        .I2(O1),
        .O(wr_buf_in_data[70]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(app_wdf_mask[5]),
        .I1(app_wdf_mask_r1[5]),
        .I2(O1),
        .O(wr_buf_in_data[69]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(app_wdf_mask[4]),
        .I1(app_wdf_mask_r1[4]),
        .I2(O1),
        .O(wr_buf_in_data[68]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(app_wdf_mask[3]),
        .I1(app_wdf_mask_r1[3]),
        .I2(O1),
        .O(wr_buf_in_data[67]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(app_wdf_mask[2]),
        .I1(app_wdf_mask_r1[2]),
        .I2(O1),
        .O(wr_buf_in_data[66]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[11:10]),
        .DIB(wr_buf_in_data[9:8]),
        .DIC(wr_buf_in_data[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(p_32_out),
        .DOB(p_31_out),
        .DOC(p_30_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(app_wdf_data[11]),
        .I1(app_wdf_data_r1[11]),
        .I2(O1),
        .O(wr_buf_in_data[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(app_wdf_data[10]),
        .I1(app_wdf_data_r1[10]),
        .I2(O1),
        .O(wr_buf_in_data[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(app_wdf_data[9]),
        .I1(app_wdf_data_r1[9]),
        .I2(O1),
        .O(wr_buf_in_data[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(app_wdf_data[8]),
        .I1(app_wdf_data_r1[8]),
        .I2(O1),
        .O(wr_buf_in_data[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(app_wdf_data[7]),
        .I1(app_wdf_data_r1[7]),
        .I2(O1),
        .O(wr_buf_in_data[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(app_wdf_data[6]),
        .I1(app_wdf_data_r1[6]),
        .I2(O1),
        .O(wr_buf_in_data[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[17:16]),
        .DIB(wr_buf_in_data[15:14]),
        .DIC(wr_buf_in_data[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(p_29_out),
        .DOB(p_28_out),
        .DOC(p_27_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(app_wdf_data[17]),
        .I1(app_wdf_data_r1[17]),
        .I2(O1),
        .O(wr_buf_in_data[17]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(app_wdf_data[16]),
        .I1(app_wdf_data_r1[16]),
        .I2(O1),
        .O(wr_buf_in_data[16]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(app_wdf_data[15]),
        .I1(app_wdf_data_r1[15]),
        .I2(O1),
        .O(wr_buf_in_data[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(app_wdf_data[14]),
        .I1(app_wdf_data_r1[14]),
        .I2(O1),
        .O(wr_buf_in_data[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(app_wdf_data[13]),
        .I1(app_wdf_data_r1[13]),
        .I2(O1),
        .O(wr_buf_in_data[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(app_wdf_data[12]),
        .I1(app_wdf_data_r1[12]),
        .I2(O1),
        .O(wr_buf_in_data[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[23:22]),
        .DIB(wr_buf_in_data[21:20]),
        .DIC(wr_buf_in_data[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(p_26_out),
        .DOB(p_25_out),
        .DOC(p_24_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(app_wdf_data[23]),
        .I1(app_wdf_data_r1[23]),
        .I2(O1),
        .O(wr_buf_in_data[23]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(app_wdf_data[22]),
        .I1(app_wdf_data_r1[22]),
        .I2(O1),
        .O(wr_buf_in_data[22]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(app_wdf_data[21]),
        .I1(app_wdf_data_r1[21]),
        .I2(O1),
        .O(wr_buf_in_data[21]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(app_wdf_data[20]),
        .I1(app_wdf_data_r1[20]),
        .I2(O1),
        .O(wr_buf_in_data[20]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(app_wdf_data[19]),
        .I1(app_wdf_data_r1[19]),
        .I2(O1),
        .O(wr_buf_in_data[19]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(app_wdf_data[18]),
        .I1(app_wdf_data_r1[18]),
        .I2(O1),
        .O(wr_buf_in_data[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[29:28]),
        .DIB(wr_buf_in_data[27:26]),
        .DIC(wr_buf_in_data[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(p_23_out),
        .DOB(p_22_out),
        .DOC(p_21_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(app_wdf_data[29]),
        .I1(app_wdf_data_r1[29]),
        .I2(O1),
        .O(wr_buf_in_data[29]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(app_wdf_data[28]),
        .I1(app_wdf_data_r1[28]),
        .I2(O1),
        .O(wr_buf_in_data[28]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(app_wdf_data[27]),
        .I1(app_wdf_data_r1[27]),
        .I2(O1),
        .O(wr_buf_in_data[27]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(app_wdf_data[26]),
        .I1(app_wdf_data_r1[26]),
        .I2(O1),
        .O(wr_buf_in_data[26]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(app_wdf_data[25]),
        .I1(app_wdf_data_r1[25]),
        .I2(O1),
        .O(wr_buf_in_data[25]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(app_wdf_data[24]),
        .I1(app_wdf_data_r1[24]),
        .I2(O1),
        .O(wr_buf_in_data[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[35:34]),
        .DIB(wr_buf_in_data[33:32]),
        .DIC(wr_buf_in_data[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(p_20_out),
        .DOB(p_19_out),
        .DOC(p_18_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(app_wdf_data[35]),
        .I1(app_wdf_data_r1[35]),
        .I2(O1),
        .O(wr_buf_in_data[35]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(app_wdf_data[34]),
        .I1(app_wdf_data_r1[34]),
        .I2(O1),
        .O(wr_buf_in_data[34]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(app_wdf_data[33]),
        .I1(app_wdf_data_r1[33]),
        .I2(O1),
        .O(wr_buf_in_data[33]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(app_wdf_data[32]),
        .I1(app_wdf_data_r1[32]),
        .I2(O1),
        .O(wr_buf_in_data[32]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(app_wdf_data[31]),
        .I1(app_wdf_data_r1[31]),
        .I2(O1),
        .O(wr_buf_in_data[31]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(app_wdf_data[30]),
        .I1(app_wdf_data_r1[30]),
        .I2(O1),
        .O(wr_buf_in_data[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[41:40]),
        .DIB(wr_buf_in_data[39:38]),
        .DIC(wr_buf_in_data[37:36]),
        .DID({1'b0,1'b0}),
        .DOA(p_17_out),
        .DOB(p_16_out),
        .DOC(p_15_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(app_wdf_data[41]),
        .I1(app_wdf_data_r1[41]),
        .I2(O1),
        .O(wr_buf_in_data[41]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(app_wdf_data[40]),
        .I1(app_wdf_data_r1[40]),
        .I2(O1),
        .O(wr_buf_in_data[40]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(app_wdf_data[39]),
        .I1(app_wdf_data_r1[39]),
        .I2(O1),
        .O(wr_buf_in_data[39]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(app_wdf_data[38]),
        .I1(app_wdf_data_r1[38]),
        .I2(O1),
        .O(wr_buf_in_data[38]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(app_wdf_data[37]),
        .I1(app_wdf_data_r1[37]),
        .I2(O1),
        .O(wr_buf_in_data[37]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(app_wdf_data[36]),
        .I1(app_wdf_data_r1[36]),
        .I2(O1),
        .O(wr_buf_in_data[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[47:46]),
        .DIB(wr_buf_in_data[45:44]),
        .DIC(wr_buf_in_data[43:42]),
        .DID({1'b0,1'b0}),
        .DOA(p_14_out),
        .DOB(p_13_out),
        .DOC(p_12_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(app_wdf_data[47]),
        .I1(app_wdf_data_r1[47]),
        .I2(O1),
        .O(wr_buf_in_data[47]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(app_wdf_data[46]),
        .I1(app_wdf_data_r1[46]),
        .I2(O1),
        .O(wr_buf_in_data[46]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(app_wdf_data[45]),
        .I1(app_wdf_data_r1[45]),
        .I2(O1),
        .O(wr_buf_in_data[45]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(app_wdf_data[44]),
        .I1(app_wdf_data_r1[44]),
        .I2(O1),
        .O(wr_buf_in_data[44]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(app_wdf_data[43]),
        .I1(app_wdf_data_r1[43]),
        .I2(O1),
        .O(wr_buf_in_data[43]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(app_wdf_data[42]),
        .I1(app_wdf_data_r1[42]),
        .I2(O1),
        .O(wr_buf_in_data[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[53:52]),
        .DIB(wr_buf_in_data[51:50]),
        .DIC(wr_buf_in_data[49:48]),
        .DID({1'b0,1'b0}),
        .DOA(p_11_out),
        .DOB(p_10_out),
        .DOC(p_9_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(app_wdf_data[53]),
        .I1(app_wdf_data_r1[53]),
        .I2(O1),
        .O(wr_buf_in_data[53]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(app_wdf_data[52]),
        .I1(app_wdf_data_r1[52]),
        .I2(O1),
        .O(wr_buf_in_data[52]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(app_wdf_data[51]),
        .I1(app_wdf_data_r1[51]),
        .I2(O1),
        .O(wr_buf_in_data[51]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(app_wdf_data[50]),
        .I1(app_wdf_data_r1[50]),
        .I2(O1),
        .O(wr_buf_in_data[50]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(app_wdf_data[49]),
        .I1(app_wdf_data_r1[49]),
        .I2(O1),
        .O(wr_buf_in_data[49]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(app_wdf_data[48]),
        .I1(app_wdf_data_r1[48]),
        .I2(O1),
        .O(wr_buf_in_data[48]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_7 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_8 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_9 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_10 ,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[59:58]),
        .DIB(wr_buf_in_data[57:56]),
        .DIC(wr_buf_in_data[55:54]),
        .DID({1'b0,1'b0}),
        .DOA(p_8_out),
        .DOB(p_7_out),
        .DOC(p_6_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(app_wdf_data[59]),
        .I1(app_wdf_data_r1[59]),
        .I2(O1),
        .O(wr_buf_in_data[59]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(app_wdf_data[58]),
        .I1(app_wdf_data_r1[58]),
        .I2(O1),
        .O(wr_buf_in_data[58]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(app_wdf_data[57]),
        .I1(app_wdf_data_r1[57]),
        .I2(O1),
        .O(wr_buf_in_data[57]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(app_wdf_data[56]),
        .I1(app_wdf_data_r1[56]),
        .I2(O1),
        .O(wr_buf_in_data[56]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(app_wdf_data[55]),
        .I1(app_wdf_data_r1[55]),
        .I2(O1),
        .O(wr_buf_in_data[55]));
LUT3 #(
    .INIT(8'hAC)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(app_wdf_data[54]),
        .I1(app_wdf_data_r1[54]),
        .I2(O1),
        .O(wr_buf_in_data[54]));
(* SOFT_HLUTNM = "soft_lutpair567" *) 
   LUT4 #(
    .INIT(16'h4F40)) 
     \write_data_control.wb_wr_data_addr0_r_i_1 
       (.I0(app_wdf_end_r1),
        .I1(O1),
        .I2(app_wdf_wren_r1),
        .I3(wb_wr_data_addr0_r),
        .O(\n_0_write_data_control.wb_wr_data_addr0_r_i_1 ));
FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_write_data_control.wb_wr_data_addr0_r_i_1 ),
        .Q(wb_wr_data_addr0_r),
        .R(I3));
LUT5 #(
    .INIT(32'h80FF8000)) 
     \write_data_control.wb_wr_data_addr_r[4]_i_1 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_end_r1),
        .I2(wdf_rdy_ns),
        .I3(O1),
        .I4(p_0_in),
        .O(wr_data_addr_le));
FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_2_out[0]),
        .Q(wb_wr_data_addr_r[1]),
        .R(I3));
FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_2_out[1]),
        .Q(wb_wr_data_addr_r[2]),
        .R(I3));
FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_out[0]),
        .Q(wb_wr_data_addr_r[3]),
        .R(I3));
FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_out[1]),
        .Q(wb_wr_data_addr_r[4]),
        .R(I3));
LUT1 #(
    .INIT(2'h1)) 
     \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__0__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .O(p_0_in__0__0[1]));
(* SOFT_HLUTNM = "soft_lutpair568" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .O(p_0_in__0__0[2]));
(* SOFT_HLUTNM = "soft_lutpair568" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .I3(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .O(p_0_in__0__0[3]));
FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[0]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .S(I3));
FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[1]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .R(I3));
FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[2]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .R(I3));
FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[3]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .R(I3));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
