$date
	Sun Oct 23 10:05:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#406933
b1100 !
1"
#406934
b1100 &
b1100 %
1$
#406935
0"
#406938
b110 &
b110 %
#406942
b11 &
b11 %
#406946
b1010 &
b1010 %
#406950
b101 &
b101 %
#406954
b10000 &
b10000 %
#406958
b1000 &
b1000 %
#406962
b100 &
b100 %
#406966
b10 &
b10 %
#406970
b1 &
b1 %
1#
#406974
b0 &
0#
b0 %
0$
#1375113
b10100 !
1"
#1375114
b10100 &
b10100 %
1$
#1375115
0"
#1375118
b1010 &
b1010 %
#1375122
b101 &
b101 %
#1375126
b10000 &
b10000 %
#1375130
b1000 &
b1000 %
#1375134
b100 &
b100 %
#1375138
b10 &
b10 %
#1375142
b1 &
1#
b1 %
#1375146
b0 &
b0 %
0#
0$
#2365575
1"
#2365578
b10100 &
b10100 %
1$
#2365579
0"
#2365582
b1010 &
b1010 %
#2365586
b101 &
b101 %
#2365590
b10000 &
b10000 %
#2365594
b1000 &
b1000 %
#2365598
b100 &
b100 %
#2365602
b10 &
b10 %
#2365606
b1 &
1#
b1 %
#2365610
b0 &
b0 %
0#
0$
#4500012
