70332ac539c5 ("drm/i915/icl+: Sanitize port to PLL mapping")
d6cae4aa30ce ("drm/i915: Call intel_opregion_notify_encoder in intel_sanitize_encoder, v2.")
c27e917e2bda ("drm/i915/icl: add basic support for the ICL clocks")
2320175feb74 ("drm/i915: Implement HDCP for HDMI")
8edcda1266f9 ("drm/i915: Protect DDI port to DPLL map from theoretical race.")
6a44e1772177 ("drm/i915: remove stale comment from sanitize_encoder")
6b8506d575e3 ("drm/i915: Extract intel_ddi_clk_disable()")
2de3813880bf ("drm/i915: add the BXT and CNL DPLL registers to pipe_config_compare")
3daa3cee6ebc ("drm/i915: push DDI CRT underrun reporting on disable to encoder")
51c4fa6903f9 ("drm/i915: push DDI CRT underrun reporting on enable to encoder")
ed69cd40685c ("drm/i915/glk, cnl: Implement WaDisableScalarClockGating")
2901215920aa ("drm/i915: Pass enum pipe to intel_set_pch_fifo_underrun_reporting()")
cf54ca8bc567 ("drm/i915/cnl: Implement voltage swing sequence.")
a927c927de34 ("drm/i915/cnl: Initialize PLLs")
555e38d27317 ("drm/i915/cnl: DDI - PLL mapping")
d8d4a512a6ff ("drm/i915/cnl: Implement CNL display init/unit sequence")
ef4f7a689ac5 ("drm/i915/cnl: Implement .set_cdclk() for CNL")
945f2672ccbb ("drm/i915/cnl: Implement .get_display_clock_speed() for CNL")
a1986f4174a4 ("drm/i915: Remove unnecessary PORT3 definition.")
d7c530b25946 ("drm/i915: make a few DDI functions static")
15953637886d ("drm/i915: enable scrambling")
396a1200d820 ("drm/i915: simplify intel_ddi_pll_select()")
1524e93e1eb4 ("drm/i915: Remove intel_ prefix from encoder variables in intel_ddi.c")
e1cd3325b7a7 ("drm/i915: move the {skl, bxt}_{i, uni}nit_cdclk declarations")
e9728bd888e1 ("drm/i915: Track visible planes in a bitmask")
3dc38eea665f ("drm/i915: Remove direct usages of intel_crtc->config from DDI code")
e9ce1a625fca ("drm/i915: Pass intel_crtc to DDI functions called from crtc en/disable")
dc4a109474c6 ("drm/i915: Pass pipe_config to fdi_link_train() functions")
4cbe4b2b175c ("drm/i915: Pass intel_crtc to fdi_link_train() hooks")
62b695662a24 ("drm/i915: Only enable DDI IO power domains after enabling DPLL")
71cc22e5db89 ("drm/i915/glk: Don't enable DDI IO power domains during init")
f4f4b59be52b ("drm/i915/glk: Implement WaDDIIOTimeout")
79f255a0c99c ("drm/i915: Store encoder power domain in struct intel_encoder")
5432fcaff3ce ("drm/i915: Store aux power domain in intel_dp")
ffe5111e28e5 ("drm/i915: Introduce intel_ddi_dp_voltage_max()")
97eeb872764c ("drm/i915: Refactor translate_signal_level()")
7d1c42e679f9 ("drm/i915: Refactor code to select the DDI buf translation table")
24dbf51a5517 ("drm/i915: struct_mutex is not required for allocating the framebuffer")
70001cd25654 ("drm/i915: Remove struct_mutex for destroying framebuffers")
370a81fb89cb ("drm/i915: Remove unused function intel_ddi_get_link_dpll()")
d8fc70b7367b ("drm/i915: Make power domain masks 64 bit long")
b71953a16da6 ("drm/i915/dp: Move initialization of hpd_pin to a new function")
ca4c38909fab ("drm/i915: Remove WA for swapped HPD pins in broxton A stepping")
49cd97a35d90 ("drm/i915: Start moving the cdclk stuff into a distinct state structure")
8f0cfa4d2a62 ("drm/i915: Pass computed vco to bxt_set_cdclk()")
7ff89ca21358 ("drm/i915: Move most cdclk/rawclk related code to intel_cdclk.c")
4717e8bb7341 ("drm/i915: Clean up the .get_cdclk() assignment if ladder")
c49a0d054a05 ("drm/i915: s/get_display_clock_speed/get_cdclk/")
4e841ecd4e18 ("drm/i915: Nuke intel_mode_max_pixclk()")
a7d1b3f41a2d ("drm/i915: Store the pipe pixel rate in the crtc state")
