{
    "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "if/if_statement/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "if_statement.blif",
        "warnings": [
            "OUTPUT_BLIF Vector 5 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 8 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 10 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 14 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 15 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 17 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 18 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 20 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 24 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 25 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 27 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 30 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 31 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 32 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 33 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 35 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 36 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 37 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 70.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "if/if_statement/k6_N10_40nm": {
        "test_name": "if/if_statement/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "if_statement.blif",
        "warnings": [
            "OUTPUT_BLIF Vector 5 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 8 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 10 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 14 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 15 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 17 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 18 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 20 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 24 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 25 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 27 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 30 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 31 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 32 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 33 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 35 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 36 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 37 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "if/if_statement/k6_N10_mem32K_40nm": {
        "test_name": "if/if_statement/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "if_statement.blif",
        "warnings": [
            "OUTPUT_BLIF Vector 5 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 8 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 10 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 14 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 15 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 17 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 18 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 20 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 24 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 25 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 27 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 30 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 31 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 32 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 33 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 35 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 36 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 37 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 69,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "if/if_statement/no_arch": {
        "test_name": "if/if_statement/no_arch",
        "blif": "if_statement.blif",
        "warnings": [
            "OUTPUT_BLIF Vector 5 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 8 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 10 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 14 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 15 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 17 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 18 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 20 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 24 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 25 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 27 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 30 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 31 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 32 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 33 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 35 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 36 equivalent but output vector has bits set when expecting don't care :",
            "OUTPUT_BLIF Vector 37 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
