

================================================================
== Vivado HLS Report for 'gaussian'
================================================================
* Date:           Mon Nov 28 09:50:02 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        gaussian
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  117855585|  117855585|  117855586|  117855586|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  117855584|  117855584|    109328|          -|          -|  1078|    no    |
        | + Loop 1.1  |     109326|     109326|        57|          -|          -|  1918|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
|ShiftMemory      |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 59
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_60 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecMem([2073600 x i16]* %in_r, [10 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_61 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecMem([2073600 x i16]* %out_r, [10 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_62 [1/1] 1.39ns
entry:2  br label %bb4.i


 <State 2>: 3.50ns
ST_2: indvar1_i [1/1] 0.00ns
bb4.i:0  %indvar1_i = phi i11 [ 0, %entry ], [ %i, %bb2.i ] ; <i11> [#uses=5]

ST_2: tmp_i_12 [1/1] 1.84ns
bb4.i:1  %tmp_i_12 = add i11 %indvar1_i, 2               ; <i11> [#uses=2]

ST_2: i [1/1] 1.84ns
bb4.i:2  %i = add i11 %indvar1_i, 1                      ; <i11> [#uses=3]

ST_2: empty_13 [1/1] 0.00ns
bb4.i:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind ; <i32> [#uses=0]

ST_2: exitcond [1/1] 2.11ns
bb4.i:4  %exitcond = icmp eq i11 %indvar1_i, -970        ; <i1> [#uses=1]

ST_2: stg_68 [1/1] 1.39ns
bb4.i:5  br i1 %exitcond, label %gaussian_3x3.exit, label %bb2.i

ST_2: stg_69 [1/1] 0.00ns
gaussian_3x3.exit:0  ret void


 <State 3>: 6.79ns
ST_3: indvar_i [1/1] 0.00ns
bb2.i:0  %indvar_i = phi i11 [ %j, %bb1.i ], [ 0, %bb4.i ] ; <i11> [#uses=4]

ST_3: tmp6_i [1/1] 1.84ns
bb2.i:1  %tmp6_i = add i11 %indvar_i, 2                  ; <i11> [#uses=1]

ST_3: j [1/1] 1.84ns
bb2.i:2  %j = add i11 %indvar_i, 1                       ; <i11> [#uses=2]

ST_3: empty [1/1] 0.00ns
bb2.i:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind ; <i32> [#uses=0]

ST_3: exitcond1 [1/1] 2.11ns
bb2.i:4  %exitcond1 = icmp eq i11 %indvar_i, -130        ; <i1> [#uses=1]

ST_3: stg_75 [1/1] 0.00ns
bb2.i:5  br i1 %exitcond1, label %bb4.i, label %bb1.i

ST_3: tmp_4_i_trn_cast [1/1] 0.00ns
bb1.i:0  %tmp_4_i_trn_cast = zext i11 %indvar_i to i24   ; <i24> [#uses=3]

ST_3: tmp [1/1] 0.00ns
bb1.i:1  %tmp = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %indvar1_i, i11 0) ; <i22> [#uses=1]

ST_3: p_shl_cast [1/1] 0.00ns
bb1.i:2  %p_shl_cast = zext i22 %tmp to i23              ; <i23> [#uses=1]

ST_3: tmp_1 [1/1] 0.00ns
bb1.i:3  %tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %indvar1_i, i7 0) ; <i18> [#uses=1]

ST_3: p_shl1_cast [1/1] 0.00ns
bb1.i:4  %p_shl1_cast = zext i18 %tmp_1 to i23           ; <i23> [#uses=1]

ST_3: p_addr [1/1] 2.20ns
bb1.i:5  %p_addr = sub i23 %p_shl_cast, %p_shl1_cast     ; <i23> [#uses=1]

ST_3: p_addr_cast [1/1] 0.00ns
bb1.i:6  %p_addr_cast = sext i23 %p_addr to i24          ; <i24> [#uses=3]

ST_3: p_addr2 [1/1] 2.20ns
bb1.i:7  %p_addr2 = add i24 %p_addr_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

ST_3: p_addr2_cast [1/1] 0.00ns
bb1.i:8  %p_addr2_cast = sext i24 %p_addr2 to i32        ; <i32> [#uses=1]

ST_3: tmp_2 [1/1] 0.00ns
bb1.i:9  %tmp_2 = zext i32 %p_addr2_cast to i64          ; <i64> [#uses=1]

ST_3: in_addr [1/1] 0.00ns
bb1.i:10  %in_addr = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_2 ; <i16*> [#uses=1]

ST_3: in_load [2/2] 2.39ns
bb1.i:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

ST_3: tmp_8_i_trn_cast [1/1] 0.00ns
bb1.i:15  %tmp_8_i_trn_cast = zext i11 %j to i24          ; <i24> [#uses=3]

ST_3: p_addr3 [1/1] 2.20ns
bb1.i:16  %p_addr3 = add i24 %p_addr_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

ST_3: p_addr3_cast [1/1] 0.00ns
bb1.i:17  %p_addr3_cast = sext i24 %p_addr3 to i32        ; <i32> [#uses=1]

ST_3: tmp_3 [1/1] 0.00ns
bb1.i:18  %tmp_3 = zext i32 %p_addr3_cast to i64          ; <i64> [#uses=1]

ST_3: in_addr_1 [1/1] 0.00ns
bb1.i:19  %in_addr_1 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_3 ; <i16*> [#uses=1]

ST_3: in_load_1 [2/2] 2.39ns
bb1.i:20  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]


 <State 4>: 2.39ns
ST_4: in_load [1/2] 2.39ns
bb1.i:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

ST_4: in_load_1 [1/2] 2.39ns
bb1.i:20  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]


 <State 5>: 6.41ns
ST_5: tmp_6_i3 [1/1] 0.00ns
bb1.i:12  %tmp_6_i3 = zext i16 %in_load to i64            ; <i64> [#uses=1]

ST_5: tmp_6_i [6/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_5: tmp_i4 [1/1] 0.00ns
bb1.i:21  %tmp_i4 = zext i16 %in_load_1 to i64            ; <i64> [#uses=1]

ST_5: tmp_i [6/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]


 <State 6>: 6.41ns
ST_6: tmp_6_i [5/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_6: tmp_i [5/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]


 <State 7>: 6.41ns
ST_7: tmp_6_i [4/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_7: tmp_i [4/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]


 <State 8>: 6.41ns
ST_8: tmp_6_i [3/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_8: tmp_i [3/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

ST_8: tmp_12_i_trn_cast [1/1] 0.00ns
bb1.i:25  %tmp_12_i_trn_cast = zext i11 %tmp6_i to i24    ; <i24> [#uses=3]

ST_8: p_addr5 [1/1] 2.20ns
bb1.i:26  %p_addr5 = add i24 %p_addr_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]

ST_8: p_addr5_cast [1/1] 0.00ns
bb1.i:27  %p_addr5_cast = sext i24 %p_addr5 to i32        ; <i32> [#uses=1]

ST_8: tmp_4 [1/1] 0.00ns
bb1.i:28  %tmp_4 = zext i32 %p_addr5_cast to i64          ; <i64> [#uses=1]

ST_8: in_addr_2 [1/1] 0.00ns
bb1.i:29  %in_addr_2 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_4 ; <i16*> [#uses=1]

ST_8: in_load_2 [2/2] 2.39ns
bb1.i:30  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]


 <State 9>: 6.41ns
ST_9: tmp_6_i [2/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_9: tmp_i [2/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

ST_9: in_load_2 [1/2] 2.39ns
bb1.i:30  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]


 <State 10>: 6.41ns
ST_10: tmp_6_i [1/6] 6.41ns
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

ST_10: tmp_i [1/6] 6.41ns
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

ST_10: tmp_14_i5 [1/1] 0.00ns
bb1.i:31  %tmp_14_i5 = zext i16 %in_load_2 to i64         ; <i64> [#uses=1]

ST_10: tmp_14_i [6/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]


 <State 11>: 6.41ns
ST_11: tmp_7_i [4/4] 5.70ns
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_11: tmp_10_i [4/4] 5.70ns
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_11: tmp_14_i [5/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]


 <State 12>: 6.41ns
ST_12: tmp_7_i [3/4] 5.70ns
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_12: tmp_10_i [3/4] 5.70ns
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_12: tmp_14_i [4/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]


 <State 13>: 6.79ns
ST_13: tmp_7_i [2/4] 5.70ns
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_13: tmp_10_i [2/4] 5.70ns
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_13: tmp_14_i [3/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

ST_13: tmp_5 [1/1] 0.00ns
bb1.i:35  %tmp_5 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0) ; <i22> [#uses=1]

ST_13: p_shl2_cast [1/1] 0.00ns
bb1.i:36  %p_shl2_cast = zext i22 %tmp_5 to i23           ; <i23> [#uses=1]

ST_13: tmp_6 [1/1] 0.00ns
bb1.i:37  %tmp_6 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0) ; <i18> [#uses=1]

ST_13: p_shl3_cast [1/1] 0.00ns
bb1.i:38  %p_shl3_cast = zext i18 %tmp_6 to i23           ; <i23> [#uses=1]

ST_13: p_addr8 [1/1] 2.20ns
bb1.i:39  %p_addr8 = sub i23 %p_shl2_cast, %p_shl3_cast   ; <i23> [#uses=1]

ST_13: p_addr8_cast [1/1] 0.00ns
bb1.i:40  %p_addr8_cast = sext i23 %p_addr8 to i24        ; <i24> [#uses=3]

ST_13: p_addr9 [1/1] 2.20ns
bb1.i:41  %p_addr9 = add i24 %p_addr8_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

ST_13: p_addr9_cast [1/1] 0.00ns
bb1.i:42  %p_addr9_cast = sext i24 %p_addr9 to i32        ; <i32> [#uses=1]

ST_13: tmp_7 [1/1] 0.00ns
bb1.i:43  %tmp_7 = zext i32 %p_addr9_cast to i64          ; <i64> [#uses=1]

ST_13: in_addr_3 [1/1] 0.00ns
bb1.i:44  %in_addr_3 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_7 ; <i16*> [#uses=1]

ST_13: in_load_3 [2/2] 2.39ns
bb1.i:45  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]


 <State 14>: 6.41ns
ST_14: tmp_7_i [1/4] 5.70ns
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_14: tmp_10_i [1/4] 5.70ns
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_14: tmp_14_i [2/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

ST_14: in_load_3 [1/2] 2.39ns
bb1.i:45  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]


 <State 15>: 7.26ns
ST_15: tmp_11_i [5/5] 7.26ns
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

ST_15: tmp_14_i [1/6] 6.41ns
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

ST_15: tmp_18_i6 [1/1] 0.00ns
bb1.i:46  %tmp_18_i6 = zext i16 %in_load_3 to i64         ; <i64> [#uses=1]

ST_15: tmp_18_i [6/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]


 <State 16>: 7.26ns
ST_16: tmp_11_i [4/5] 7.26ns
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

ST_16: tmp_15_i [4/4] 5.70ns
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_16: tmp_18_i [5/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]


 <State 17>: 7.26ns
ST_17: tmp_11_i [3/5] 7.26ns
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

ST_17: tmp_15_i [3/4] 5.70ns
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_17: tmp_18_i [4/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]


 <State 18>: 7.26ns
ST_18: tmp_11_i [2/5] 7.26ns
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

ST_18: tmp_15_i [2/4] 5.70ns
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_18: tmp_18_i [3/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

ST_18: p_addr11 [1/1] 2.20ns
bb1.i:50  %p_addr11 = add i24 %p_addr8_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

ST_18: p_addr11_cast [1/1] 0.00ns
bb1.i:51  %p_addr11_cast = sext i24 %p_addr11 to i32      ; <i32> [#uses=1]

ST_18: tmp_8 [1/1] 0.00ns
bb1.i:52  %tmp_8 = zext i32 %p_addr11_cast to i64         ; <i64> [#uses=2]

ST_18: in_addr_4 [1/1] 0.00ns
bb1.i:53  %in_addr_4 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_8 ; <i16*> [#uses=1]

ST_18: in_load_4 [2/2] 2.39ns
bb1.i:54  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

ST_18: p_addr10 [1/1] 2.20ns
bb1.i:59  %p_addr10 = add i24 %p_addr8_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]

ST_18: p_addr10_cast [1/1] 0.00ns
bb1.i:60  %p_addr10_cast = sext i24 %p_addr10 to i32      ; <i32> [#uses=1]

ST_18: tmp_9 [1/1] 0.00ns
bb1.i:61  %tmp_9 = zext i32 %p_addr10_cast to i64         ; <i64> [#uses=1]

ST_18: in_addr_5 [1/1] 0.00ns
bb1.i:62  %in_addr_5 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_9 ; <i16*> [#uses=1]

ST_18: in_load_5 [2/2] 2.39ns
bb1.i:63  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

ST_18: tmp_s [1/1] 0.00ns
bb1.i:68  %tmp_s = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_i_12, i11 0) ; <i22> [#uses=1]

ST_18: p_shl4_cast [1/1] 0.00ns
bb1.i:69  %p_shl4_cast = zext i22 %tmp_s to i23           ; <i23> [#uses=1]

ST_18: tmp_10 [1/1] 0.00ns
bb1.i:70  %tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_i_12, i7 0) ; <i18> [#uses=1]

ST_18: p_shl5_cast [1/1] 0.00ns
bb1.i:71  %p_shl5_cast = zext i18 %tmp_10 to i23          ; <i23> [#uses=1]

ST_18: p_addr6 [1/1] 2.20ns
bb1.i:72  %p_addr6 = sub i23 %p_shl4_cast, %p_shl5_cast   ; <i23> [#uses=1]

ST_18: p_addr6_cast [1/1] 0.00ns
bb1.i:73  %p_addr6_cast = sext i23 %p_addr6 to i24        ; <i24> [#uses=3]

ST_18: p_addr7 [1/1] 2.20ns
bb1.i:74  %p_addr7 = add i24 %p_addr6_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

ST_18: p_addr4 [1/1] 2.20ns
bb1.i:83  %p_addr4 = add i24 %p_addr6_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

ST_18: p_addr1 [1/1] 2.20ns
bb1.i:92  %p_addr1 = add i24 %p_addr6_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]


 <State 19>: 7.26ns
ST_19: tmp_11_i [1/5] 7.26ns
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

ST_19: tmp_15_i [1/4] 5.70ns
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_19: tmp_18_i [2/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

ST_19: in_load_4 [1/2] 2.39ns
bb1.i:54  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

ST_19: in_load_5 [1/2] 2.39ns
bb1.i:63  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

ST_19: p_addr7_cast [1/1] 0.00ns
bb1.i:75  %p_addr7_cast = sext i24 %p_addr7 to i32        ; <i32> [#uses=1]

ST_19: tmp_11 [1/1] 0.00ns
bb1.i:76  %tmp_11 = zext i32 %p_addr7_cast to i64         ; <i64> [#uses=1]

ST_19: in_addr_6 [1/1] 0.00ns
bb1.i:77  %in_addr_6 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_11 ; <i16*> [#uses=1]

ST_19: in_load_6 [2/2] 2.39ns
bb1.i:78  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

ST_19: p_addr4_cast [1/1] 0.00ns
bb1.i:84  %p_addr4_cast = sext i24 %p_addr4 to i32        ; <i32> [#uses=1]

ST_19: tmp_12 [1/1] 0.00ns
bb1.i:85  %tmp_12 = zext i32 %p_addr4_cast to i64         ; <i64> [#uses=1]

ST_19: in_addr_7 [1/1] 0.00ns
bb1.i:86  %in_addr_7 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_12 ; <i16*> [#uses=1]

ST_19: in_load_7 [2/2] 2.39ns
bb1.i:87  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]


 <State 20>: 7.26ns
ST_20: tmp_16_i [5/5] 7.26ns
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

ST_20: tmp_18_i [1/6] 6.41ns
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

ST_20: tmp_22_i7 [1/1] 0.00ns
bb1.i:55  %tmp_22_i7 = zext i16 %in_load_4 to i64         ; <i64> [#uses=1]

ST_20: tmp_22_i [6/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

ST_20: in_load_6 [1/2] 2.39ns
bb1.i:78  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

ST_20: in_load_7 [1/2] 2.39ns
bb1.i:87  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]

ST_20: p_addr1_cast [1/1] 0.00ns
bb1.i:93  %p_addr1_cast = sext i24 %p_addr1 to i32        ; <i32> [#uses=1]

ST_20: tmp_13 [1/1] 0.00ns
bb1.i:94  %tmp_13 = zext i32 %p_addr1_cast to i64         ; <i64> [#uses=1]

ST_20: in_addr_8 [1/1] 0.00ns
bb1.i:95  %in_addr_8 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_13 ; <i16*> [#uses=1]

ST_20: in_load_8 [2/2] 2.39ns
bb1.i:96  %in_load_8 = load i16* %in_addr_8, align 2      ; <i16> [#uses=1]


 <State 21>: 7.26ns
ST_21: tmp_16_i [4/5] 7.26ns
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

ST_21: tmp_19_i [4/4] 5.70ns
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_21: tmp_22_i [5/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

ST_21: in_load_8 [1/2] 2.39ns
bb1.i:96  %in_load_8 = load i16* %in_addr_8, align 2      ; <i16> [#uses=1]


 <State 22>: 7.26ns
ST_22: tmp_16_i [3/5] 7.26ns
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

ST_22: tmp_19_i [3/4] 5.70ns
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_22: tmp_22_i [4/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]


 <State 23>: 7.26ns
ST_23: tmp_16_i [2/5] 7.26ns
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

ST_23: tmp_19_i [2/4] 5.70ns
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_23: tmp_22_i [3/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]


 <State 24>: 7.26ns
ST_24: tmp_16_i [1/5] 7.26ns
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

ST_24: tmp_19_i [1/4] 5.70ns
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_24: tmp_22_i [2/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]


 <State 25>: 7.26ns
ST_25: tmp_20_i [5/5] 7.26ns
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

ST_25: tmp_22_i [1/6] 6.41ns
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

ST_25: tmp_26_i8 [1/1] 0.00ns
bb1.i:64  %tmp_26_i8 = zext i16 %in_load_5 to i64         ; <i64> [#uses=1]

ST_25: tmp_26_i [6/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]


 <State 26>: 7.26ns
ST_26: tmp_20_i [4/5] 7.26ns
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

ST_26: tmp_23_i [4/4] 5.70ns
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

ST_26: tmp_26_i [5/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]


 <State 27>: 7.26ns
ST_27: tmp_20_i [3/5] 7.26ns
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

ST_27: tmp_23_i [3/4] 5.70ns
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

ST_27: tmp_26_i [4/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]


 <State 28>: 7.26ns
ST_28: tmp_20_i [2/5] 7.26ns
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

ST_28: tmp_23_i [2/4] 5.70ns
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

ST_28: tmp_26_i [3/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]


 <State 29>: 7.26ns
ST_29: tmp_20_i [1/5] 7.26ns
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

ST_29: tmp_23_i [1/4] 5.70ns
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

ST_29: tmp_26_i [2/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]


 <State 30>: 7.26ns
ST_30: tmp_24_i [5/5] 7.26ns
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

ST_30: tmp_26_i [1/6] 6.41ns
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

ST_30: tmp_30_i9 [1/1] 0.00ns
bb1.i:79  %tmp_30_i9 = zext i16 %in_load_6 to i64         ; <i64> [#uses=1]

ST_30: tmp_30_i [6/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]


 <State 31>: 7.26ns
ST_31: tmp_24_i [4/5] 7.26ns
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

ST_31: tmp_27_i [4/4] 5.70ns
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

ST_31: tmp_30_i [5/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]


 <State 32>: 7.26ns
ST_32: tmp_24_i [3/5] 7.26ns
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

ST_32: tmp_27_i [3/4] 5.70ns
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

ST_32: tmp_30_i [4/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]


 <State 33>: 7.26ns
ST_33: tmp_24_i [2/5] 7.26ns
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

ST_33: tmp_27_i [2/4] 5.70ns
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

ST_33: tmp_30_i [3/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]


 <State 34>: 7.26ns
ST_34: tmp_24_i [1/5] 7.26ns
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

ST_34: tmp_27_i [1/4] 5.70ns
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

ST_34: tmp_30_i [2/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]


 <State 35>: 7.26ns
ST_35: tmp_28_i [5/5] 7.26ns
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

ST_35: tmp_30_i [1/6] 6.41ns
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

ST_35: tmp_34_i1 [1/1] 0.00ns
bb1.i:88  %tmp_34_i1 = zext i16 %in_load_7 to i64         ; <i64> [#uses=1]

ST_35: tmp_34_i [6/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]


 <State 36>: 7.26ns
ST_36: tmp_28_i [4/5] 7.26ns
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

ST_36: tmp_31_i [4/4] 5.70ns
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_36: tmp_34_i [5/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]


 <State 37>: 7.26ns
ST_37: tmp_28_i [3/5] 7.26ns
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

ST_37: tmp_31_i [3/4] 5.70ns
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_37: tmp_34_i [4/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]


 <State 38>: 7.26ns
ST_38: tmp_28_i [2/5] 7.26ns
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

ST_38: tmp_31_i [2/4] 5.70ns
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_38: tmp_34_i [3/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]


 <State 39>: 7.26ns
ST_39: tmp_28_i [1/5] 7.26ns
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

ST_39: tmp_31_i [1/4] 5.70ns
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

ST_39: tmp_34_i [2/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]


 <State 40>: 7.26ns
ST_40: tmp_32_i [5/5] 7.26ns
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

ST_40: tmp_34_i [1/6] 6.41ns
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

ST_40: tmp_38_i1 [1/1] 0.00ns
bb1.i:97  %tmp_38_i1 = zext i16 %in_load_8 to i64         ; <i64> [#uses=1]

ST_40: tmp_38_i [6/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 41>: 7.26ns
ST_41: tmp_32_i [4/5] 7.26ns
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

ST_41: tmp_35_i [4/4] 5.70ns
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_41: tmp_38_i [5/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 42>: 7.26ns
ST_42: tmp_32_i [3/5] 7.26ns
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

ST_42: tmp_35_i [3/4] 5.70ns
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_42: tmp_38_i [4/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 43>: 7.26ns
ST_43: tmp_32_i [2/5] 7.26ns
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

ST_43: tmp_35_i [2/4] 5.70ns
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_43: tmp_38_i [3/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 44>: 7.26ns
ST_44: tmp_32_i [1/5] 7.26ns
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

ST_44: tmp_35_i [1/4] 5.70ns
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

ST_44: tmp_38_i [2/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 45>: 7.26ns
ST_45: tmp_36_i [5/5] 7.26ns
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

ST_45: tmp_38_i [1/6] 6.41ns
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]


 <State 46>: 7.26ns
ST_46: tmp_36_i [4/5] 7.26ns
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

ST_46: tmp_39_i [4/4] 5.70ns
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]


 <State 47>: 7.26ns
ST_47: tmp_36_i [3/5] 7.26ns
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

ST_47: tmp_39_i [3/4] 5.70ns
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]


 <State 48>: 7.26ns
ST_48: tmp_36_i [2/5] 7.26ns
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

ST_48: tmp_39_i [2/4] 5.70ns
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]


 <State 49>: 7.26ns
ST_49: tmp_36_i [1/5] 7.26ns
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

ST_49: tmp_39_i [1/4] 5.70ns
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]


 <State 50>: 7.26ns
ST_50: tmp_40_i [5/5] 7.26ns
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]


 <State 51>: 7.26ns
ST_51: tmp_40_i [4/5] 7.26ns
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]


 <State 52>: 7.26ns
ST_52: tmp_40_i [3/5] 7.26ns
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]


 <State 53>: 7.26ns
ST_53: tmp_40_i [2/5] 7.26ns
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]


 <State 54>: 7.26ns
ST_54: tmp_40_i [1/5] 7.26ns
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]


 <State 55>: 6.49ns
ST_55: tmp_41_i [4/4] 6.49ns
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]


 <State 56>: 6.49ns
ST_56: tmp_41_i [3/4] 6.49ns
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]


 <State 57>: 6.49ns
ST_57: tmp_41_i [2/4] 6.49ns
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]


 <State 58>: 6.49ns
ST_58: tmp_41_i [1/4] 6.49ns
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]

ST_58: tmp_14 [1/1] 0.00ns
bb1.i:102  %tmp_14 = trunc i64 %tmp_41_i to i16            ; <i16> [#uses=1]


 <State 59>: 2.39ns
ST_59: out_addr [1/1] 0.00ns
bb1.i:103  %out_addr = getelementptr [2073600 x i16]* %out_r, i64 0, i64 %tmp_8 ; <i16*> [#uses=1]

ST_59: stg_296 [1/1] 2.39ns
bb1.i:104  store i16 %tmp_14, i16* %out_addr, align 2

ST_59: stg_297 [1/1] 0.00ns
bb1.i:105  br label %bb2.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
