<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="atg_leddriver" device="LAV-AT-G70-1LFG1156C" performance_grade="1" default_implementation="atg">
    <Options/>
    <Implementation title="atg" dir="atg" description="atg" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="led_driver_top" top="led_driver_top"/>
        <Source name="../../rtl/sync_rst.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../rtl/svn_seg_cntr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../rtl/led_kitt.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../rtl/led_driver_top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="led_driver_top"/>
        </Source>
        <Source name="../../rtl/defines.svh" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../cst/cst_physical_ATG_versa.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../../cst/cst_timing_ATG_versa.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="source/atg.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="atg_leddriver1.sty"/>
</RadiantProject>
