reg_map = {
    "I3CCSR_BASE_ADDR": 0,
    "I3CCSR_I3CBASE_START": 0,
    "I3CCSR_I3CBASE_HCI_VERSION": 0,
    "I3CCSR_I3CBASE_HC_CONTROL": 4,
    "I3CCSR_I3CBASE_HC_CONTROL_IBA_INCLUDE_LOW": 0,
    "I3CCSR_I3CBASE_HC_CONTROL_IBA_INCLUDE_MASK": 1,
    "I3CCSR_I3CBASE_HC_CONTROL_AUTOCMD_DATA_RPT_LOW": 3,
    "I3CCSR_I3CBASE_HC_CONTROL_AUTOCMD_DATA_RPT_MASK": 8,
    "I3CCSR_I3CBASE_HC_CONTROL_DATA_BYTE_ORDER_MODE_LOW": 4,
    "I3CCSR_I3CBASE_HC_CONTROL_DATA_BYTE_ORDER_MODE_MASK": 16,
    "I3CCSR_I3CBASE_HC_CONTROL_MODE_SELECTOR_LOW": 6,
    "I3CCSR_I3CBASE_HC_CONTROL_MODE_SELECTOR_MASK": 64,
    "I3CCSR_I3CBASE_HC_CONTROL_I2C_DEV_PRESENT_LOW": 7,
    "I3CCSR_I3CBASE_HC_CONTROL_I2C_DEV_PRESENT_MASK": 128,
    "I3CCSR_I3CBASE_HC_CONTROL_HOT_JOIN_CTRL_LOW": 8,
    "I3CCSR_I3CBASE_HC_CONTROL_HOT_JOIN_CTRL_MASK": 256,
    "I3CCSR_I3CBASE_HC_CONTROL_HALT_ON_CMD_SEQ_TIMEOUT_LOW": 12,
    "I3CCSR_I3CBASE_HC_CONTROL_HALT_ON_CMD_SEQ_TIMEOUT_MASK": 4096,
    "I3CCSR_I3CBASE_HC_CONTROL_ABORT_LOW": 29,
    "I3CCSR_I3CBASE_HC_CONTROL_ABORT_MASK": 536870912,
    "I3CCSR_I3CBASE_HC_CONTROL_RESUME_LOW": 30,
    "I3CCSR_I3CBASE_HC_CONTROL_RESUME_MASK": 1073741824,
    "I3CCSR_I3CBASE_HC_CONTROL_BUS_ENABLE_LOW": 31,
    "I3CCSR_I3CBASE_HC_CONTROL_BUS_ENABLE_MASK": 2147483648,
    "I3CCSR_I3CBASE_CONTROLLER_DEVICE_ADDR": 8,
    "I3CCSR_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_LOW": 16,
    "I3CCSR_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_MASK": 8323072,
    "I3CCSR_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LOW": 31,
    "I3CCSR_I3CBASE_CONTROLLER_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MASK": 2147483648,
    "I3CCSR_I3CBASE_HC_CAPABILITIES": 12,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_COMBO_COMMAND_LOW": 2,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_COMBO_COMMAND_MASK": 4,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_AUTO_COMMAND_LOW": 3,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_AUTO_COMMAND_MASK": 8,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_STANDBY_CR_CAP_LOW": 5,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_STANDBY_CR_CAP_MASK": 32,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_HDR_DDR_EN_LOW": 6,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_HDR_DDR_EN_MASK": 64,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_HDR_TS_EN_LOW": 7,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_HDR_TS_EN_MASK": 128,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_CMD_CCC_DEFBYTE_LOW": 10,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_CMD_CCC_DEFBYTE_MASK": 1024,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_IBI_DATA_ABORT_EN_LOW": 11,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_IBI_DATA_ABORT_EN_MASK": 2048,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_IBI_CREDIT_COUNT_EN_LOW": 12,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_IBI_CREDIT_COUNT_EN_MASK": 4096,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SCHEDULED_COMMANDS_EN_LOW": 13,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SCHEDULED_COMMANDS_EN_MASK": 8192,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_CMD_SIZE_LOW": 20,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_CMD_SIZE_MASK": 3145728,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_CR_EN_LOW": 28,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_CR_EN_MASK": 268435456,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_IBI_EN_LOW": 29,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_IBI_EN_MASK": 536870912,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_DC_EN_LOW": 30,
    "I3CCSR_I3CBASE_HC_CAPABILITIES_SG_CAPABILITY_DC_EN_MASK": 1073741824,
    "I3CCSR_I3CBASE_RESET_CONTROL": 16,
    "I3CCSR_I3CBASE_RESET_CONTROL_SOFT_RST_LOW": 0,
    "I3CCSR_I3CBASE_RESET_CONTROL_SOFT_RST_MASK": 1,
    "I3CCSR_I3CBASE_RESET_CONTROL_CMD_QUEUE_RST_LOW": 1,
    "I3CCSR_I3CBASE_RESET_CONTROL_CMD_QUEUE_RST_MASK": 2,
    "I3CCSR_I3CBASE_RESET_CONTROL_RESP_QUEUE_RST_LOW": 2,
    "I3CCSR_I3CBASE_RESET_CONTROL_RESP_QUEUE_RST_MASK": 4,
    "I3CCSR_I3CBASE_RESET_CONTROL_TX_FIFO_RST_LOW": 3,
    "I3CCSR_I3CBASE_RESET_CONTROL_TX_FIFO_RST_MASK": 8,
    "I3CCSR_I3CBASE_RESET_CONTROL_RX_FIFO_RST_LOW": 4,
    "I3CCSR_I3CBASE_RESET_CONTROL_RX_FIFO_RST_MASK": 16,
    "I3CCSR_I3CBASE_RESET_CONTROL_IBI_QUEUE_RST_LOW": 5,
    "I3CCSR_I3CBASE_RESET_CONTROL_IBI_QUEUE_RST_MASK": 32,
    "I3CCSR_I3CBASE_PRESENT_STATE": 20,
    "I3CCSR_I3CBASE_PRESENT_STATE_AC_CURRENT_OWN_LOW": 2,
    "I3CCSR_I3CBASE_PRESENT_STATE_AC_CURRENT_OWN_MASK": 4,
    "I3CCSR_I3CBASE_INTR_STATUS": 32,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_INTERNAL_ERR_STAT_LOW": 10,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_INTERNAL_ERR_STAT_MASK": 1024,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_SEQ_CANCEL_STAT_LOW": 11,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_SEQ_CANCEL_STAT_MASK": 2048,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_WARN_CMD_SEQ_STALL_STAT_LOW": 12,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_WARN_CMD_SEQ_STALL_STAT_MASK": 4096,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_LOW": 13,
    "I3CCSR_I3CBASE_INTR_STATUS_HC_ERR_CMD_SEQ_TIMEOUT_STAT_MASK": 8192,
    "I3CCSR_I3CBASE_INTR_STATUS_SCHED_CMD_MISSED_TICK_STAT_LOW": 14,
    "I3CCSR_I3CBASE_INTR_STATUS_SCHED_CMD_MISSED_TICK_STAT_MASK": 16384,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE": 36,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_INTERNAL_ERR_STAT_EN_LOW": 10,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_INTERNAL_ERR_STAT_EN_MASK": 1024,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_SEQ_CANCEL_STAT_EN_LOW": 11,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_SEQ_CANCEL_STAT_EN_MASK": 2048,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_WARN_CMD_SEQ_STALL_STAT_EN_LOW": 12,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_WARN_CMD_SEQ_STALL_STAT_EN_MASK": 4096,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_LOW": 13,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_MASK": 8192,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_SCHED_CMD_MISSED_TICK_STAT_EN_LOW": 14,
    "I3CCSR_I3CBASE_INTR_STATUS_ENABLE_SCHED_CMD_MISSED_TICK_STAT_EN_MASK": 16384,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE": 40,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_INTERNAL_ERR_SIGNAL_EN_LOW": 10,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_INTERNAL_ERR_SIGNAL_EN_MASK": 1024,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_SEQ_CANCEL_SIGNAL_EN_LOW": 11,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_SEQ_CANCEL_SIGNAL_EN_MASK": 2048,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_LOW": 12,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_MASK": 4096,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_LOW": 13,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_MASK": 8192,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_SCHED_CMD_MISSED_TICK_SIGNAL_EN_LOW": 14,
    "I3CCSR_I3CBASE_INTR_SIGNAL_ENABLE_SCHED_CMD_MISSED_TICK_SIGNAL_EN_MASK": 16384,
    "I3CCSR_I3CBASE_INTR_FORCE": 44,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_INTERNAL_ERR_FORCE_LOW": 10,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_INTERNAL_ERR_FORCE_MASK": 1024,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_SEQ_CANCEL_FORCE_LOW": 11,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_SEQ_CANCEL_FORCE_MASK": 2048,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_WARN_CMD_SEQ_STALL_FORCE_LOW": 12,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_WARN_CMD_SEQ_STALL_FORCE_MASK": 4096,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_ERR_CMD_SEQ_TIMEOUT_FORCE_LOW": 13,
    "I3CCSR_I3CBASE_INTR_FORCE_HC_ERR_CMD_SEQ_TIMEOUT_FORCE_MASK": 8192,
    "I3CCSR_I3CBASE_INTR_FORCE_SCHED_CMD_MISSED_TICK_FORCE_LOW": 14,
    "I3CCSR_I3CBASE_INTR_FORCE_SCHED_CMD_MISSED_TICK_FORCE_MASK": 16384,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET": 48,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_TABLE_OFFSET_LOW": 0,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_TABLE_OFFSET_MASK": 4095,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_TABLE_SIZE_LOW": 12,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_TABLE_SIZE_MASK": 520192,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_ENTRY_SIZE_LOW": 28,
    "I3CCSR_I3CBASE_DAT_SECTION_OFFSET_ENTRY_SIZE_MASK": 4026531840,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET": 52,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_OFFSET_LOW": 0,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_OFFSET_MASK": 4095,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_SIZE_LOW": 12,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_SIZE_MASK": 520192,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_INDEX_LOW": 19,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_TABLE_INDEX_MASK": 16252928,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_ENTRY_SIZE_LOW": 28,
    "I3CCSR_I3CBASE_DCT_SECTION_OFFSET_ENTRY_SIZE_MASK": 4026531840,
    "I3CCSR_I3CBASE_RING_HEADERS_SECTION_OFFSET": 56,
    "I3CCSR_I3CBASE_RING_HEADERS_SECTION_OFFSET_SECTION_OFFSET_LOW": 0,
    "I3CCSR_I3CBASE_RING_HEADERS_SECTION_OFFSET_SECTION_OFFSET_MASK": 65535,
    "I3CCSR_I3CBASE_PIO_SECTION_OFFSET": 60,
    "I3CCSR_I3CBASE_PIO_SECTION_OFFSET_SECTION_OFFSET_LOW": 0,
    "I3CCSR_I3CBASE_PIO_SECTION_OFFSET_SECTION_OFFSET_MASK": 65535,
    "I3CCSR_I3CBASE_EXT_CAPS_SECTION_OFFSET": 64,
    "I3CCSR_I3CBASE_EXT_CAPS_SECTION_OFFSET_SECTION_OFFSET_LOW": 0,
    "I3CCSR_I3CBASE_EXT_CAPS_SECTION_OFFSET_SECTION_OFFSET_MASK": 65535,
    "I3CCSR_I3CBASE_INT_CTRL_CMDS_EN": 76,
    "I3CCSR_I3CBASE_INT_CTRL_CMDS_EN_ICC_SUPPORT_LOW": 0,
    "I3CCSR_I3CBASE_INT_CTRL_CMDS_EN_ICC_SUPPORT_MASK": 1,
    "I3CCSR_I3CBASE_INT_CTRL_CMDS_EN_MIPI_CMDS_SUPPORTED_LOW": 1,
    "I3CCSR_I3CBASE_INT_CTRL_CMDS_EN_MIPI_CMDS_SUPPORTED_MASK": 65534,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL": 88,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_HJ_REJECTED_LOW": 0,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_HJ_REJECTED_MASK": 1,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_CRR_REJECTED_LOW": 1,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_CRR_REJECTED_MASK": 2,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_IBI_REJECTED_LOW": 3,
    "I3CCSR_I3CBASE_IBI_NOTIFY_CTRL_NOTIFY_IBI_REJECTED_MASK": 8,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL": 92,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_IBI_ID_LOW": 8,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_IBI_ID_MASK": 65280,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_AFTER_N_CHUNKS_LOW": 16,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_AFTER_N_CHUNKS_MASK": 196608,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_STATUS_TYPE_LOW": 18,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_MATCH_STATUS_TYPE_MASK": 1835008,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_IBI_DATA_ABORT_MON_LOW": 31,
    "I3CCSR_I3CBASE_IBI_DATA_ABORT_CTRL_IBI_DATA_ABORT_MON_MASK": 2147483648,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_LO": 96,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_LO_BASE_LO_LOW": 0,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_LO_BASE_LO_MASK": 1,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_HI": 100,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_HI_BASE_HI_LOW": 0,
    "I3CCSR_I3CBASE_DEV_CTX_BASE_HI_BASE_HI_MASK": 1,
    "I3CCSR_I3CBASE_DEV_CTX_SG": 104,
    "I3CCSR_I3CBASE_DEV_CTX_SG_LIST_SIZE_LOW": 0,
    "I3CCSR_I3CBASE_DEV_CTX_SG_LIST_SIZE_MASK": 65535,
    "I3CCSR_I3CBASE_DEV_CTX_SG_BLP_LOW": 31,
    "I3CCSR_I3CBASE_DEV_CTX_SG_BLP_MASK": 2147483648,
    "I3CCSR_PIOCONTROL_START": 128,
    "I3CCSR_PIOCONTROL_COMMAND_PORT": 128,
    "I3CCSR_PIOCONTROL_RESPONSE_PORT": 132,
    "I3CCSR_PIOCONTROL_XFER_DATA_PORT": 136,
    "I3CCSR_PIOCONTROL_IBI_PORT": 140,
    "I3CCSR_PIOCONTROL_IBI_PORT_IBI_DATA_LOW": 0,
    "I3CCSR_PIOCONTROL_IBI_PORT_IBI_DATA_MASK": 1,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL": 144,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_LOW": 0,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_MASK": 255,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_RESP_BUF_THLD_LOW": 8,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_RESP_BUF_THLD_MASK": 65280,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_IBI_DATA_SEGMENT_SIZE_LOW": 16,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_IBI_DATA_SEGMENT_SIZE_MASK": 16711680,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_IBI_STATUS_THLD_LOW": 24,
    "I3CCSR_PIOCONTROL_QUEUE_THLD_CTRL_IBI_STATUS_THLD_MASK": 4278190080,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL": 148,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_BUF_THLD_LOW": 0,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_BUF_THLD_MASK": 7,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_LOW": 8,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_MASK": 1792,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LOW": 16,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MASK": 458752,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LOW": 24,
    "I3CCSR_PIOCONTROL_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MASK": 117440512,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE": 152,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_CR_QUEUE_SIZE_LOW": 0,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_CR_QUEUE_SIZE_MASK": 255,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_IBI_STATUS_SIZE_LOW": 8,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_IBI_STATUS_SIZE_MASK": 65280,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_LOW": 16,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_MASK": 16711680,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_LOW": 24,
    "I3CCSR_PIOCONTROL_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_MASK": 4278190080,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE": 156,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_SIZE_LOW": 0,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_SIZE_MASK": 255,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_EN_LOW": 24,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_ALT_RESP_QUEUE_EN_MASK": 16777216,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_EXT_IBI_QUEUE_EN_LOW": 28,
    "I3CCSR_PIOCONTROL_ALT_QUEUE_SIZE_EXT_IBI_QUEUE_EN_MASK": 268435456,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS": 160,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TX_THLD_STAT_LOW": 0,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TX_THLD_STAT_MASK": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_RX_THLD_STAT_LOW": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_RX_THLD_STAT_MASK": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_IBI_STATUS_THLD_STAT_LOW": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_IBI_STATUS_THLD_STAT_MASK": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_LOW": 3,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_CMD_QUEUE_READY_STAT_MASK": 8,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_RESP_READY_STAT_LOW": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_RESP_READY_STAT_MASK": 16,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ABORT_STAT_LOW": 5,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ABORT_STAT_MASK": 32,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ERR_STAT_LOW": 9,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_TRANSFER_ERR_STAT_MASK": 512,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE": 164,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TX_THLD_STAT_EN_LOW": 0,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TX_THLD_STAT_EN_MASK": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RX_THLD_STAT_EN_LOW": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RX_THLD_STAT_EN_MASK": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_IBI_STATUS_THLD_STAT_EN_LOW": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_IBI_STATUS_THLD_STAT_EN_MASK": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_CMD_QUEUE_READY_STAT_EN_LOW": 3,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_CMD_QUEUE_READY_STAT_EN_MASK": 8,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RESP_READY_STAT_EN_LOW": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_RESP_READY_STAT_EN_MASK": 16,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ABORT_STAT_EN_LOW": 5,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ABORT_STAT_EN_MASK": 32,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ERR_STAT_EN_LOW": 9,
    "I3CCSR_PIOCONTROL_PIO_INTR_STATUS_ENABLE_TRANSFER_ERR_STAT_EN_MASK": 512,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE": 168,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TX_THLD_SIGNAL_EN_LOW": 0,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TX_THLD_SIGNAL_EN_MASK": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RX_THLD_SIGNAL_EN_LOW": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RX_THLD_SIGNAL_EN_MASK": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_IBI_STATUS_THLD_SIGNAL_EN_LOW": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_IBI_STATUS_THLD_SIGNAL_EN_MASK": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_CMD_QUEUE_READY_SIGNAL_EN_LOW": 3,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_CMD_QUEUE_READY_SIGNAL_EN_MASK": 8,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RESP_READY_SIGNAL_EN_LOW": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_RESP_READY_SIGNAL_EN_MASK": 16,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ABORT_SIGNAL_EN_LOW": 5,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ABORT_SIGNAL_EN_MASK": 32,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ERR_SIGNAL_EN_LOW": 9,
    "I3CCSR_PIOCONTROL_PIO_INTR_SIGNAL_ENABLE_TRANSFER_ERR_SIGNAL_EN_MASK": 512,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE": 172,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TX_THLD_FORCE_LOW": 0,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TX_THLD_FORCE_MASK": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_RX_THLD_FORCE_LOW": 1,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_RX_THLD_FORCE_MASK": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_IBI_THLD_FORCE_LOW": 2,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_IBI_THLD_FORCE_MASK": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_CMD_QUEUE_READY_FORCE_LOW": 3,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_CMD_QUEUE_READY_FORCE_MASK": 8,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_RESP_READY_FORCE_LOW": 4,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_RESP_READY_FORCE_MASK": 16,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ABORT_FORCE_LOW": 5,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ABORT_FORCE_MASK": 32,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ERR_FORCE_LOW": 9,
    "I3CCSR_PIOCONTROL_PIO_INTR_FORCE_TRANSFER_ERR_FORCE_MASK": 512,
    "I3CCSR_PIOCONTROL_PIO_CONTROL": 176,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_ENABLE_LOW": 0,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_ENABLE_MASK": 1,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_RS_LOW": 1,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_RS_MASK": 2,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_ABORT_LOW": 2,
    "I3CCSR_PIOCONTROL_PIO_CONTROL_ABORT_MASK": 4,
    "I3CCSR_I3C_EC_START": 256,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_START": 256,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER": 0,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_LOW": 0,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_ID_MASK": 255,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_LOW": 8,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_EXTCAP_HEADER_CAP_LENGTH_MASK": 16776960,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_0": 4,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_1": 8,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_2": 12,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_PROT_CAP_3": 16,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_0": 20,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_1": 24,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_2": 28,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_3": 32,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_4": 36,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_5": 40,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_ID_6": 44,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_0": 48,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_STATUS_1": 52,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_DEVICE_RESET": 56,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_CTRL": 60,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_RECOVERY_STATUS": 64,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_HW_STATUS": 68,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_0": 72,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_CTRL_1": 76,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_0": 80,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_1": 84,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_2": 88,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_3": 92,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_4": 96,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_STATUS_5": 100,
    "I3CCSR_I3C_EC_SECFWRECOVERYIF_INDIRECT_FIFO_DATA": 104,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_START": 384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER": 128,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_ID_MASK": 255,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_LOW": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_EXTCAP_HEADER_CAP_LENGTH_MASK": 16776960,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL": 132,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PENDING_RX_NACK_MASK": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_LOW": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DELAY_NACK_MASK": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_LOW": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_ACR_FSM_OP_SELECT_MASK": 4,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_LOW": 3,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_PRIME_ACCEPT_GETACCCR_MASK": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_LOW": 4,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_HANDOFF_DEEP_SLEEP_MASK": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_LOW": 5,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_CR_REQUEST_SEND_MASK": 32,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_LOW": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_BAST_CCC_IBI_RING_MASK": 1792,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_LOW": 12,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_TARGET_XACT_ENABLE_MASK": 4096,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_LOW": 13,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETAASA_ENABLE_MASK": 8192,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_LOW": 14,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_SETDASA_ENABLE_MASK": 16384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_LOW": 15,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_DAA_ENTDAA_ENABLE_MASK": 32768,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_LOW": 20,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_RSTACT_DEFBYTE_02_MASK": 1048576,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_LOW": 30,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CONTROL_STBY_CR_ENABLE_INIT_MASK": 3221225472,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR": 136,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_MASK": 127,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_LOW": 15,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_STATIC_ADDR_VALID_MASK": 32768,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_MASK": 8323072,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LOW": 31,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MASK": 2147483648,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES": 140,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_LOW": 5,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_SIMPLE_CRR_SUPPORT_MASK": 32,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_LOW": 12,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_TARGET_XACT_SUPPORT_MASK": 4096,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_LOW": 13,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETAASA_SUPPORT_MASK": 8192,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_LOW": 14,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_SETDASA_SUPPORT_MASK": 16384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_LOW": 15,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CAPABILITIES_DAA_ENTDAA_SUPPORT_MASK": 32768,
    "I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_0": 144,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS": 148,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_LOW": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_AC_CURRENT_OWN_MASK": 4,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_LOW": 5,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_SIMPLE_CRR_STATUS_MASK": 224,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_LOW": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_STATUS_HJ_REQ_STATUS_MASK": 256,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR": 152,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_LOW": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_PID_HI_MASK": 65534,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_DCR_MASK": 16711680,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_LOW": 24,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_VAR_MASK": 520093696,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_LOW": 29,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_CHAR_BCR_FIXED_MASK": 3758096384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_DEVICE_PID_LO": 156,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS": 160,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_REMAIN_STAT_MASK": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_LOW": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_OK_PRIMED_STAT_MASK": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_LOW": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_FAIL_STAT_MASK": 4,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_LOW": 3,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_ACR_HANDOFF_ERR_M3_STAT_MASK": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_LOW": 10,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CRR_RESPONSE_STAT_MASK": 1024,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_LOW": 11,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_DYN_ADDR_STAT_MASK": 2048,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_LOW": 12,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_NACKED_STAT_MASK": 4096,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_LOW": 13,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_OK_STAT_MASK": 8192,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_LOW": 14,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_ACCEPT_ERR_STAT_MASK": 16384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_STBY_CR_OP_RSTACT_STAT_MASK": 65536,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_LOW": 17,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_PARAM_MODIFIED_STAT_MASK": 131072,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_LOW": 18,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_UNHANDLED_NACK_STAT_MASK": 262144,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_LOW": 19,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_STATUS_CCC_FATAL_RSTDAA_ERR_STAT_MASK": 524288,
    "I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_1": 164,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE": 168,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_REMAIN_SIGNAL_EN_MASK": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_LOW": 1,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_OK_PRIMED_SIGNAL_EN_MASK": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_LOW": 2,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_FAIL_SIGNAL_EN_MASK": 4,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_LOW": 3,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_ACR_HANDOFF_ERR_M3_SIGNAL_EN_MASK": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_LOW": 10,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CRR_RESPONSE_SIGNAL_EN_MASK": 1024,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_LOW": 11,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_DYN_ADDR_SIGNAL_EN_MASK": 2048,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_LOW": 12,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_NACKED_SIGNAL_EN_MASK": 4096,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_LOW": 13,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_OK_SIGNAL_EN_MASK": 8192,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_LOW": 14,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_ACCEPT_ERR_SIGNAL_EN_MASK": 16384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_STBY_CR_OP_RSTACT_SIGNAL_EN_MASK": 65536,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_LOW": 17,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_PARAM_MODIFIED_SIGNAL_EN_MASK": 131072,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_LOW": 18,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_UNHANDLED_NACK_SIGNAL_EN_MASK": 262144,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_LOW": 19,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_SIGNAL_ENABLE_CCC_FATAL_RSTDAA_ERR_SIGNAL_EN_MASK": 524288,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE": 172,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_LOW": 10,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CRR_RESPONSE_FORCE_MASK": 1024,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_LOW": 11,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_DYN_ADDR_FORCE_MASK": 2048,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_LOW": 12,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_NACKED_FORCE_MASK": 4096,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_LOW": 13,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_OK_FORCE_MASK": 8192,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_LOW": 14,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_ACCEPT_ERR_FORCE_MASK": 16384,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_STBY_CR_OP_RSTACT_FORCE_MASK": 65536,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_LOW": 17,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_PARAM_MODIFIED_FORCE_MASK": 131072,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_LOW": 18,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_UNHANDLED_NACK_FORCE_MASK": 262144,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_LOW": 19,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_INTR_FORCE_CCC_FATAL_RSTDAA_ERR_FORCE_MASK": 524288,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS": 176,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP1_BUS_CONFIG_MASK": 7,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_LOW": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_GETCAPS_F2_CRCAP2_DEV_INTERACT_MASK": 3840,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS": 180,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_LOW": 0,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RST_ACTION_MASK": 255,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_LOW": 8,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_PERIPHERAL_MASK": 65280,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_LOW": 16,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_TIME_TARGET_MASK": 16711680,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_LOW": 31,
    "I3CCSR_I3C_EC_STDBYCTRLMODE_STBY_CR_CCC_CONFIG_RSTACT_PARAMS_RESET_DYNAMIC_ADDR_MASK": 2147483648,
    "I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_2": 184,
    "I3CCSR_I3C_EC_STDBYCTRLMODE___RSVD_3": 188,
    "I3CCSR_I3C_EC_TTI_START": 448,
    "I3CCSR_I3C_EC_TTI_EXTCAP_HEADER": 192,
    "I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_LOW": 0,
    "I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_ID_MASK": 255,
    "I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_LOW": 8,
    "I3CCSR_I3C_EC_TTI_EXTCAP_HEADER_CAP_LENGTH_MASK": 16776960,
    "I3CCSR_I3C_EC_TTI_CONTROL": 196,
    "I3CCSR_I3C_EC_TTI_STATUS": 200,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL": 204,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_LOW": 0,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_SOFT_RST_MASK": 1,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_LOW": 1,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DESC_RST_MASK": 2,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_LOW": 2,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DESC_RST_MASK": 4,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_LOW": 3,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_TX_DATA_RST_MASK": 8,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_LOW": 4,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_RX_DATA_RST_MASK": 16,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_LOW": 5,
    "I3CCSR_I3C_EC_TTI_RESET_CONTROL_IBI_QUEUE_RST_MASK": 32,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS": 208,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_LOW": 0,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_STAT_MASK": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_LOW": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_STAT_MASK": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_LOW": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_TIMEOUT_MASK": 4,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_LOW": 3,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_TIMEOUT_MASK": 8,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_LOW": 8,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DATA_THLD_STAT_MASK": 256,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_LOW": 9,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DATA_THLD_STAT_MASK": 512,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_LOW": 10,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TX_DESC_THLD_STAT_MASK": 1024,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_LOW": 11,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_RX_DESC_THLD_STAT_MASK": 2048,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_LOW": 12,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_IBI_THLD_STAT_MASK": 4096,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_LOW": 25,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ABORT_STAT_MASK": 33554432,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_LOW": 31,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_STATUS_TRANSFER_ERR_STAT_MASK": 2147483648,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE": 212,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_LOW": 0,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DATA_THLD_STAT_EN_MASK": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_LOW": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DATA_THLD_STAT_EN_MASK": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_LOW": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_TX_DESC_THLD_STAT_EN_MASK": 4,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_LOW": 3,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_RX_DESC_THLD_STAT_EN_MASK": 8,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_LOW": 4,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_ENABLE_IBI_THLD_STAT_EN_MASK": 16,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE": 216,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_LOW": 0,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DATA_THLD_FORCE_MASK": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_LOW": 1,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DATA_THLD_FORCE_MASK": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_LOW": 2,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_TX_DESC_THLD_FORCE_MASK": 4,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_LOW": 3,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_RX_DESC_THLD_FORCE_MASK": 8,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_LOW": 4,
    "I3CCSR_I3C_EC_TTI_INTERRUPT_FORCE_IBI_THLD_FORCE_MASK": 16,
    "I3CCSR_I3C_EC_TTI_RX_DESC_QUEUE_PORT": 220,
    "I3CCSR_I3C_EC_TTI_RX_DATA_PORT": 224,
    "I3CCSR_I3C_EC_TTI_TX_DESC_QUEUE_PORT": 228,
    "I3CCSR_I3C_EC_TTI_TX_DATA_PORT": 232,
    "I3CCSR_I3C_EC_TTI_IBI_PORT": 236,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE": 240,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_LOW": 0,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DESC_BUFFER_SIZE_MASK": 255,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_LOW": 8,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DESC_BUFFER_SIZE_MASK": 65280,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_LOW": 16,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_RX_DATA_BUFFER_SIZE_MASK": 16711680,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_LOW": 24,
    "I3CCSR_I3C_EC_TTI_QUEUE_SIZE_TX_DATA_BUFFER_SIZE_MASK": 4278190080,
    "I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE": 244,
    "I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_LOW": 0,
    "I3CCSR_I3C_EC_TTI_IBI_QUEUE_SIZE_IBI_QUEUE_SIZE_MASK": 255,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL": 248,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_LOW": 0,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_TX_DESC_THLD_MASK": 255,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_LOW": 8,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_RX_DESC_THLD_MASK": 65280,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_LOW": 24,
    "I3CCSR_I3C_EC_TTI_QUEUE_THLD_CTRL_IBI_THLD_MASK": 4278190080,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL": 252,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_LOW": 0,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_DATA_THLD_MASK": 7,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_LOW": 8,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_DATA_THLD_MASK": 1792,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LOW": 16,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MASK": 458752,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LOW": 24,
    "I3CCSR_I3C_EC_TTI_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MASK": 117440512,
    "I3CCSR_I3C_EC_SOCMGMTIF_START": 512,
    "I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER": 256,
    "I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_LOW": 0,
    "I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_ID_MASK": 255,
    "I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_LOW": 8,
    "I3CCSR_I3C_EC_SOCMGMTIF_EXTCAP_HEADER_CAP_LENGTH_MASK": 16776960,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_CONTROL": 260,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_STATUS": 264,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_0": 268,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_1": 272,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_2": 276,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_RSVD_3": 280,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_0": 284,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_1": 288,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_2": 292,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_3": 296,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_4": 300,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_5": 304,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_6": 308,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_7": 312,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_8": 316,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_9": 320,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_10": 324,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_11": 328,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_12": 332,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_13": 336,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_14": 340,
    "I3CCSR_I3C_EC_SOCMGMTIF_SOC_MGMT_FEATURE_15": 344,
    "I3CCSR_I3C_EC_CTRLCFG_START": 608,
    "I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER": 352,
    "I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_LOW": 0,
    "I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_ID_MASK": 255,
    "I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_LOW": 8,
    "I3CCSR_I3C_EC_CTRLCFG_EXTCAP_HEADER_CAP_LENGTH_MASK": 16776960,
    "I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG": 356,
    "I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_LOW": 4,
    "I3CCSR_I3C_EC_CTRLCFG_CONTROLLER_CONFIG_OPERATION_MODE_MASK": 48,
    "I3CCSR_DAT_MEMORY": 1024,
    "I3CCSR_DAT_MEMORY_STATIC_ADDRESS_LOW": 0,
    "I3CCSR_DAT_MEMORY_STATIC_ADDRESS_MASK": 127,
    "I3CCSR_DAT_MEMORY_IBI_PAYLOAD_LOW": 12,
    "I3CCSR_DAT_MEMORY_IBI_PAYLOAD_MASK": 4096,
    "I3CCSR_DAT_MEMORY_IBI_REJECT_LOW": 13,
    "I3CCSR_DAT_MEMORY_IBI_REJECT_MASK": 8192,
    "I3CCSR_DAT_MEMORY_CRR_REJECT_LOW": 14,
    "I3CCSR_DAT_MEMORY_CRR_REJECT_MASK": 16384,
    "I3CCSR_DAT_MEMORY_TS_LOW": 15,
    "I3CCSR_DAT_MEMORY_TS_MASK": 32768,
    "I3CCSR_DAT_MEMORY_DYNAMIC_ADDRESS_LOW": 16,
    "I3CCSR_DAT_MEMORY_DYNAMIC_ADDRESS_MASK": 16711680,
    "I3CCSR_DAT_MEMORY_RING_ID_LOW": 26,
    "I3CCSR_DAT_MEMORY_RING_ID_MASK": 469762048,
    "I3CCSR_DAT_MEMORY_DEV_NACK_RETRY_CNT_LOW": 29,
    "I3CCSR_DAT_MEMORY_DEV_NACK_RETRY_CNT_MASK": 1610612736,
    "I3CCSR_DAT_MEMORY_DEVICE_LOW": 31,
    "I3CCSR_DAT_MEMORY_DEVICE_MASK": 2147483648,
    "I3CCSR_DAT_MEMORY_AUTOCMD_MASK_LOW": 32,
    "I3CCSR_DAT_MEMORY_AUTOCMD_MASK_MASK": 255,
    "I3CCSR_DAT_MEMORY_AUTOCMD_VALUE_LOW": 40,
    "I3CCSR_DAT_MEMORY_AUTOCMD_VALUE_MASK": 65280,
    "I3CCSR_DAT_MEMORY_AUTOCMD_MODE_LOW": 48,
    "I3CCSR_DAT_MEMORY_AUTOCMD_MODE_MASK": 458752,
    "I3CCSR_DAT_MEMORY_AUTOCMD_HDR_CODE_LOW": 51,
    "I3CCSR_DAT_MEMORY_AUTOCMD_HDR_CODE_MASK": 133693440,
    "I3CCSR_DCT_MEMORY": 2048,
    "I3CCSR_DCT_MEMORY_PID_HI_LOW": 0,
    "I3CCSR_DCT_MEMORY_PID_HI_MASK": 4294967295,
    "I3CCSR_DCT_MEMORY_PID_LO_LOW": 32,
    "I3CCSR_DCT_MEMORY_PID_LO_MASK": 65535,
    "I3CCSR_DCT_MEMORY_DCR_LOW": 64,
    "I3CCSR_DCT_MEMORY_DCR_MASK": 255,
    "I3CCSR_DCT_MEMORY_BCR_LOW": 72,
    "I3CCSR_DCT_MEMORY_BCR_MASK": 65280,
    "I3CCSR_DCT_MEMORY_DYNAMIC_ADDRESS_LOW": 96,
    "I3CCSR_DCT_MEMORY_DYNAMIC_ADDRESS_MASK": 255
}
