

================================================================
== Vitis HLS Report for 'xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop'
================================================================
* Date:           Tue Jun 24 19:15:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|      810|  0.100 us|  8.100 us|   10|  810|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289    |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Col_Loop  |        8|      808|         9|          1|          1|  1 ~ 801|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    276|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    246|    -|
|Register         |        -|    -|     475|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     475|    660|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------+---------+----+---+----+-----+
    |                           Instance                           |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------------------+-------------------------+---------+----+---+----+-----+
    |mux_3_2_8_1_1_U592                                            |mux_3_2_8_1_1            |        0|   0|  0|  14|    0|
    |mux_3_2_8_1_1_U593                                            |mux_3_2_8_1_1            |        0|   0|  0|  14|    0|
    |mux_3_2_8_1_1_U594                                            |mux_3_2_8_1_1            |        0|   0|  0|  14|    0|
    |src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289    |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    |src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295  |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    |src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301  |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    +--------------------------------------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                                                         |                         |        0|   0|  0|  42|    0|
    +--------------------------------------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_2_fu_355_p2                   |         +|   0|  0|  14|          13|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|   2|           1|           1|
    |ap_condition_307                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_595                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_599                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_602                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln123_fu_349_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln132_fu_361_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln216_fu_381_p2              |      icmp|   0|  0|  14|          13|           1|
    |icmp_ln56_1_fu_439_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_2_fu_469_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_3_fu_481_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_4_fu_511_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_5_fu_521_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_6_fu_545_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_7_fu_555_p2             |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln56_fu_425_p2               |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |max_11_fu_431_p3                  |    select|   0|  0|   8|           1|           8|
    |max_13_fu_445_p3                  |    select|   0|  0|   8|           1|           8|
    |max_14_fu_474_p3                  |    select|   0|  0|   8|           1|           8|
    |max_15_fu_487_p3                  |    select|   0|  0|   8|           1|           8|
    |max_17_fu_515_p3                  |    select|   0|  0|   8|           1|           8|
    |max_18_fu_527_p3                  |    select|   0|  0|   8|           1|           8|
    |max_20_fu_549_p3                  |    select|   0|  0|   8|           1|           8|
    |max_22_fu_560_p3                  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 276|         139|         172|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_buf_cop_3_reg_256  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_buf_cop_4_reg_267  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_buf_cop_5_reg_278  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_buf_cop_3_reg_256  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_buf_cop_4_reg_267  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_buf_cop_5_reg_278  |   9|          2|    8|         16|
    |ap_sig_allocacmp_col_1                  |   9|          2|   13|         26|
    |buf_1_address1                          |  14|          3|   10|         30|
    |buf_1_d1                                |  14|          3|    8|         24|
    |buf_2_address1                          |  14|          3|   10|         30|
    |buf_2_d1                                |  14|          3|    8|         24|
    |buf_r_address1                          |  14|          3|   10|         30|
    |buf_r_d1                                |  14|          3|    8|         24|
    |col_fu_80                               |   9|          2|   13|         26|
    |img_disp8u_data_blk_n                   |   9|          2|    1|          2|
    |img_disp8u_erode_data_blk_n             |   9|          2|    1|          2|
    |max_1_fu_88                             |   9|          2|    8|         16|
    |max_2_fu_96                             |   9|          2|    8|         16|
    |max_5_fu_104                            |   9|          2|    8|         16|
    |max_fu_84                               |   9|          2|    8|         16|
    |src_buf_temp_med_apply_1_fu_100         |   9|          2|    8|         16|
    |src_buf_temp_med_apply_fu_92            |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 246|         54|  180|        414|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_buf_cop_3_reg_256  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_buf_cop_4_reg_267  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_buf_cop_3_reg_256  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_buf_cop_4_reg_267  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_buf_cop_3_reg_256  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_buf_cop_4_reg_267  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_buf_cop_3_reg_256  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_buf_cop_4_reg_267  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_buf_cop_4_reg_267  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_buf_cop_5_reg_278  |   8|   0|    8|          0|
    |col_1_reg_635                           |  13|   0|   13|          0|
    |col_fu_80                               |  13|   0|   13|          0|
    |conv_i99_i_reg_649                      |  13|   0|   64|         51|
    |icmp_ln123_reg_641                      |   1|   0|    1|          0|
    |icmp_ln132_reg_645                      |   1|   0|    1|          0|
    |icmp_ln216_reg_656                      |   1|   0|    1|          0|
    |max_13_reg_690                          |   8|   0|    8|          0|
    |max_15_reg_702                          |   8|   0|    8|          0|
    |max_18_reg_720                          |   8|   0|    8|          0|
    |max_1_fu_88                             |   8|   0|    8|          0|
    |max_22_reg_726                          |   8|   0|    8|          0|
    |max_2_fu_96                             |   8|   0|    8|          0|
    |max_5_fu_104                            |   8|   0|    8|          0|
    |max_fu_84                               |   8|   0|    8|          0|
    |src_buf_temp_copy_extract_0_3_reg_696   |   8|   0|    8|          0|
    |src_buf_temp_copy_extract_0_4_reg_714   |   8|   0|    8|          0|
    |src_buf_temp_med_apply_1_fu_100         |   8|   0|    8|          0|
    |src_buf_temp_med_apply_9_reg_708        |   8|   0|    8|          0|
    |src_buf_temp_med_apply_fu_92            |   8|   0|    8|          0|
    |icmp_ln123_reg_641                      |  64|  32|    1|          0|
    |icmp_ln132_reg_645                      |  64|  32|    1|          0|
    |icmp_ln216_reg_656                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 475|  96|  337|         51|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop|  return value|
|img_disp8u_data_dout                  |   in|    8|     ap_fifo|                                                   img_disp8u_data|       pointer|
|img_disp8u_data_num_data_valid        |   in|    2|     ap_fifo|                                                   img_disp8u_data|       pointer|
|img_disp8u_data_fifo_cap              |   in|    2|     ap_fifo|                                                   img_disp8u_data|       pointer|
|img_disp8u_data_empty_n               |   in|    1|     ap_fifo|                                                   img_disp8u_data|       pointer|
|img_disp8u_data_read                  |  out|    1|     ap_fifo|                                                   img_disp8u_data|       pointer|
|img_disp8u_erode_data_din             |  out|    8|     ap_fifo|                                             img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_num_data_valid  |   in|    2|     ap_fifo|                                             img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_fifo_cap        |   in|    2|     ap_fifo|                                             img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_full_n          |   in|    1|     ap_fifo|                                             img_disp8u_erode_data|       pointer|
|img_disp8u_erode_data_write           |  out|    1|     ap_fifo|                                             img_disp8u_erode_data|       pointer|
|img_width                             |   in|   16|     ap_none|                                                         img_width|        scalar|
|buf_2_address0                        |  out|   10|   ap_memory|                                                             buf_2|         array|
|buf_2_ce0                             |  out|    1|   ap_memory|                                                             buf_2|         array|
|buf_2_q0                              |   in|    8|   ap_memory|                                                             buf_2|         array|
|buf_2_address1                        |  out|   10|   ap_memory|                                                             buf_2|         array|
|buf_2_ce1                             |  out|    1|   ap_memory|                                                             buf_2|         array|
|buf_2_we1                             |  out|    1|   ap_memory|                                                             buf_2|         array|
|buf_2_d1                              |  out|    8|   ap_memory|                                                             buf_2|         array|
|buf_1_address0                        |  out|   10|   ap_memory|                                                             buf_1|         array|
|buf_1_ce0                             |  out|    1|   ap_memory|                                                             buf_1|         array|
|buf_1_q0                              |   in|    8|   ap_memory|                                                             buf_1|         array|
|buf_1_address1                        |  out|   10|   ap_memory|                                                             buf_1|         array|
|buf_1_ce1                             |  out|    1|   ap_memory|                                                             buf_1|         array|
|buf_1_we1                             |  out|    1|   ap_memory|                                                             buf_1|         array|
|buf_1_d1                              |  out|    8|   ap_memory|                                                             buf_1|         array|
|buf_r_address0                        |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce0                             |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_q0                              |   in|    8|   ap_memory|                                                             buf_r|         array|
|buf_r_address1                        |  out|   10|   ap_memory|                                                             buf_r|         array|
|buf_r_ce1                             |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_we1                             |  out|    1|   ap_memory|                                                             buf_r|         array|
|buf_r_d1                              |  out|    8|   ap_memory|                                                             buf_r|         array|
|trunc_ln265_2                         |   in|    2|     ap_none|                                                     trunc_ln265_2|        scalar|
|trunc_ln265_1                         |   in|    2|     ap_none|                                                     trunc_ln265_1|        scalar|
|trunc_ln                              |   in|    2|     ap_none|                                                          trunc_ln|        scalar|
|cmp_i_i142_i                          |   in|    1|     ap_none|                                                      cmp_i_i142_i|        scalar|
+--------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 12 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max = alloca i32 1"   --->   Operation 13 'alloca' 'max' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%max_1 = alloca i32 1"   --->   Operation 14 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply = alloca i32 1"   --->   Operation 15 'alloca' 'src_buf_temp_med_apply' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%max_2 = alloca i32 1"   --->   Operation 16 'alloca' 'max_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply_1 = alloca i32 1"   --->   Operation 17 'alloca' 'src_buf_temp_med_apply_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_5 = alloca i32 1"   --->   Operation 18 'alloca' 'max_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp_i_i142_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i142_i"   --->   Operation 24 'read' 'cmp_i_i142_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 25 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln265_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln265_1"   --->   Operation 26 'read' 'trunc_ln265_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln265_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln265_2"   --->   Operation 27 'read' 'trunc_ln265_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %max_5"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %src_buf_temp_med_apply_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %max_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %src_buf_temp_med_apply"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %max_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 255, i8 %max"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %col"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col_1 = load i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 37 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i13 %col_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 38 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln123 = icmp_ugt  i16 %zext_ln123, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 39 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%col_2 = add i13 %col_1, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 40 'add' 'col_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body26.i.split, void %for.inc89.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 41 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.07ns)   --->   "%icmp_ln132 = icmp_ult  i16 %zext_ln123, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:132->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 42 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln123)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.body8.i.i, void %if.then.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:132->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 43 'br' 'br_ln132' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %cmp_i_i142_i_read, void %if.else.i, void %if.then31.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:133->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 44 'br' 'br_ln133' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then58.i.2"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln136 = br void %if.then58.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 46 'br' 'br_ln136' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln123 = store i13 %col_2, i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 47 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:128->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 48 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 801, i64 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 50 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i99_i = zext i13 %col_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:124->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 51 'zext' 'conv_i99_i' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 52 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_1_addr_1 = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 53 'getelementptr' 'buf_1_addr_1' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buf_2_addr_1 = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 54 'getelementptr' 'buf_2_addr_1' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.86ns)   --->   "%switch_ln138 = switch i2 %trunc_ln_read, void %arrayidx447.i270.case.2, i2 0, void %arrayidx447.i270.case.0, i2 1, void %arrayidx447.i270.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 55 'switch' 'switch_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read)> <Delay = 1.86>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln138 = store i8 255, i10 %buf_1_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 56 'store' 'store_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx447.i270.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 57 'br' 'br_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln138 = store i8 255, i10 %buf_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 58 'store' 'store_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx447.i270.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 59 'br' 'br_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln138 = store i8 255, i10 %buf_2_addr_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 60 'store' 'store_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln138 = br void %arrayidx447.i270.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 61 'br' 'br_ln138' <Predicate = (!icmp_ln123 & icmp_ln132 & !cmp_i_i142_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "%img_disp8u_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_disp8u_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 62 'read' 'img_disp8u_data_read' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 63 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 64 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 65 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.86ns)   --->   "%switch_ln134 = switch i2 %trunc_ln_read, void %arrayidx379.i277.case.2, i2 0, void %arrayidx379.i277.case.0, i2 1, void %arrayidx379.i277.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 66 'switch' 'switch_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read)> <Delay = 1.86>
ST_2 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 67 'store' 'store_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx379.i277.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 68 'br' 'br_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 69 'store' 'store_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx379.i277.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 70 'br' 'br_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_2_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 71 'store' 'store_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx379.i277.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:134->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 72 'br' 'br_ln134' <Predicate = (!icmp_ln123 & icmp_ln132 & cmp_i_i142_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.67ns)   --->   "%icmp_ln216 = icmp_eq  i13 %col_1, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:216->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 73 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln123)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %if.then181.i, void %for.body192.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:216->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 74 'br' 'br_ln216' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 75 'getelementptr' 'buf_addr_2' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buf_1_addr_2 = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 76 'getelementptr' 'buf_1_addr_2' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%buf_2_addr_2 = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 77 'getelementptr' 'buf_2_addr_2' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 78 'load' 'buf_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read == 0) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read == 0) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 79 'load' 'buf_1_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read != 0 & trunc_ln265_1_read == 1) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read != 0 & trunc_ln265_2_read == 1) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 80 'load' 'buf_2_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read != 0 & trunc_ln265_1_read != 1 & trunc_ln265_1_read == 2) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read != 0 & trunc_ln265_2_read != 1 & trunc_ln265_2_read == 2) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 81 'load' 'buf_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read == 0) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read == 0) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 82 'load' 'buf_1_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read != 0 & trunc_ln265_1_read == 1) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read != 0 & trunc_ln265_2_read == 1) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 83 'load' 'buf_2_load' <Predicate = (!icmp_ln123 & icmp_ln132 & trunc_ln265_1_read != 0 & trunc_ln265_1_read != 1 & trunc_ln265_1_read == 2) | (!icmp_ln123 & icmp_ln132 & trunc_ln265_2_read != 0 & trunc_ln265_2_read != 1 & trunc_ln265_2_read == 2) | (!icmp_ln123 & icmp_ln132 & trunc_ln_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 84 [1/1] (1.70ns)   --->   "%buf_cop = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln265_2_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 84 'mux' 'buf_cop' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.70ns)   --->   "%buf_cop_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln265_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 85 'mux' 'buf_cop_1' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.70ns)   --->   "%buf_cop_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 86 'mux' 'buf_cop_2' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln148 = br void %for.body8.i.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:148->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 87 'br' 'br_ln148' <Predicate = (!icmp_ln123 & icmp_ln132)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.32>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply_8 = load i8 %max_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 88 'load' 'src_buf_temp_med_apply_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%buf_cop_3 = phi i8 %buf_cop, void %if.then58.i.2, i8 255, void %for.body26.i.split"   --->   Operation 89 'phi' 'buf_cop_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_load = load i8 %max" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 90 'load' 'max_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_extract_0 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:165->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 91 'call' 'src_buf_temp_copy_extract_0' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/1] (1.91ns)   --->   "%icmp_ln56 = icmp_ult  i8 %src_buf_temp_med_apply_8, i8 %max_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 92 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.24ns)   --->   "%max_11 = select i1 %icmp_ln56, i8 %src_buf_temp_med_apply_8, i8 %max_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 93 'select' 'max_11' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.91ns)   --->   "%icmp_ln56_1 = icmp_ult  i8 %src_buf_temp_copy_extract_0, i8 %max_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 94 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.24ns)   --->   "%max_13 = select i1 %icmp_ln56_1, i8 %src_buf_temp_copy_extract_0, i8 %max_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 95 'select' 'max_13' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_copy_extract_0, i8 %max_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 96 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_5 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_med_apply_8, i8 %max" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 97 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.32>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply_4 = load i8 %src_buf_temp_med_apply_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 98 'load' 'src_buf_temp_med_apply_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%buf_cop_4 = phi i8 %buf_cop_1, void %if.then58.i.2, i8 255, void %for.body26.i.split"   --->   Operation 99 'phi' 'buf_cop_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%max_1_load = load i8 %max_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 100 'load' 'max_1_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_extract_0_3 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:165->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 101 'call' 'src_buf_temp_copy_extract_0_3' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (1.91ns)   --->   "%icmp_ln56_2 = icmp_ult  i8 %max_1_load, i8 %max_13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 102 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.24ns)   --->   "%max_14 = select i1 %icmp_ln56_2, i8 %max_1_load, i8 %max_13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 103 'select' 'max_14' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.91ns)   --->   "%icmp_ln56_3 = icmp_ult  i8 %src_buf_temp_med_apply_4, i8 %max_14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 104 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.24ns)   --->   "%max_15 = select i1 %icmp_ln56_3, i8 %src_buf_temp_med_apply_4, i8 %max_14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 105 'select' 'max_15' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_copy_extract_0_3, i8 %src_buf_temp_med_apply_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 106 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_6 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_med_apply_4, i8 %max_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 107 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.32>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply_9 = load i8 %max_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 108 'load' 'src_buf_temp_med_apply_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%buf_cop_5 = phi i8 %buf_cop_2, void %if.then58.i.2, i8 255, void %for.body26.i.split"   --->   Operation 109 'phi' 'buf_cop_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%src_buf_temp_med_apply_load = load i8 %src_buf_temp_med_apply" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 110 'load' 'src_buf_temp_med_apply_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_extract_0_4 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:165->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 111 'call' 'src_buf_temp_copy_extract_0_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [1/1] (1.91ns)   --->   "%icmp_ln56_4 = icmp_ult  i8 %src_buf_temp_copy_extract_0_3, i8 %max_15" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 112 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.24ns)   --->   "%max_17 = select i1 %icmp_ln56_4, i8 %src_buf_temp_copy_extract_0_3, i8 %max_15" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 113 'select' 'max_17' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (1.91ns)   --->   "%icmp_ln56_5 = icmp_ult  i8 %src_buf_temp_med_apply_load, i8 %max_17" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 114 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.24ns)   --->   "%max_18 = select i1 %icmp_ln56_5, i8 %src_buf_temp_med_apply_load, i8 %max_17" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 115 'select' 'max_18' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_copy_extract_0_4, i8 %max_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 116 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_7 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %src_buf_temp_med_apply_9, i8 %src_buf_temp_med_apply" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 117 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body26.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 118 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.32>
ST_8 : Operation 119 [1/1] (1.91ns)   --->   "%icmp_ln56_6 = icmp_ult  i8 %src_buf_temp_med_apply_9, i8 %max_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 119 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (1.24ns)   --->   "%max_20 = select i1 %icmp_ln56_6, i8 %src_buf_temp_med_apply_9, i8 %max_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 120 'select' 'max_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (1.91ns)   --->   "%icmp_ln56_7 = icmp_ult  i8 %src_buf_temp_copy_extract_0_4, i8 %max_20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 121 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.24ns)   --->   "%max_22 = select i1 %icmp_ln56_7, i8 %src_buf_temp_copy_extract_0_4, i8 %max_20" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:189->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 122 'select' 'max_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 123 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %img_disp8u_erode_data, i8 %max_22" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:217->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 123 'write' 'write_ln553' <Predicate = (!icmp_ln216)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.body192.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:219->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:332]   --->   Operation 124 'br' 'br_ln219' <Predicate = (!icmp_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ trunc_ln265_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln265_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_disp8u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp_i_i142_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_disp8u_erode_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                           (alloca           ) [ 0100000000]
max                           (alloca           ) [ 0111110000]
max_1                         (alloca           ) [ 0111111000]
src_buf_temp_med_apply        (alloca           ) [ 0111111100]
max_2                         (alloca           ) [ 0111110000]
src_buf_temp_med_apply_1      (alloca           ) [ 0111111000]
max_5                         (alloca           ) [ 0111111100]
specmemcore_ln0               (specmemcore      ) [ 0000000000]
specmemcore_ln0               (specmemcore      ) [ 0000000000]
specmemcore_ln0               (specmemcore      ) [ 0000000000]
specinterface_ln0             (specinterface    ) [ 0000000000]
specinterface_ln0             (specinterface    ) [ 0000000000]
cmp_i_i142_i_read             (read             ) [ 0110000000]
trunc_ln_read                 (read             ) [ 0111100000]
trunc_ln265_1_read            (read             ) [ 0111100000]
trunc_ln265_2_read            (read             ) [ 0111100000]
img_width_read                (read             ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
br_ln0                        (br               ) [ 0000000000]
col_1                         (load             ) [ 0110000000]
zext_ln123                    (zext             ) [ 0000000000]
icmp_ln123                    (icmp             ) [ 0111111111]
col_2                         (add              ) [ 0000000000]
br_ln123                      (br               ) [ 0000000000]
icmp_ln132                    (icmp             ) [ 0111111111]
br_ln132                      (br               ) [ 0111111100]
br_ln133                      (br               ) [ 0000000000]
br_ln0                        (br               ) [ 0000000000]
br_ln136                      (br               ) [ 0000000000]
store_ln123                   (store            ) [ 0000000000]
specpipeline_ln128            (specpipeline     ) [ 0000000000]
speclooptripcount_ln127       (speclooptripcount) [ 0000000000]
specloopname_ln123            (specloopname     ) [ 0000000000]
conv_i99_i                    (zext             ) [ 0101000000]
buf_addr_1                    (getelementptr    ) [ 0000000000]
buf_1_addr_1                  (getelementptr    ) [ 0000000000]
buf_2_addr_1                  (getelementptr    ) [ 0000000000]
switch_ln138                  (switch           ) [ 0000000000]
store_ln138                   (store            ) [ 0000000000]
br_ln138                      (br               ) [ 0000000000]
store_ln138                   (store            ) [ 0000000000]
br_ln138                      (br               ) [ 0000000000]
store_ln138                   (store            ) [ 0000000000]
br_ln138                      (br               ) [ 0000000000]
img_disp8u_data_read          (read             ) [ 0000000000]
buf_addr                      (getelementptr    ) [ 0000000000]
buf_1_addr                    (getelementptr    ) [ 0000000000]
buf_2_addr                    (getelementptr    ) [ 0000000000]
switch_ln134                  (switch           ) [ 0000000000]
store_ln134                   (store            ) [ 0000000000]
br_ln134                      (br               ) [ 0000000000]
store_ln134                   (store            ) [ 0000000000]
br_ln134                      (br               ) [ 0000000000]
store_ln134                   (store            ) [ 0000000000]
br_ln134                      (br               ) [ 0000000000]
icmp_ln216                    (icmp             ) [ 0101111111]
br_ln216                      (br               ) [ 0000000000]
buf_addr_2                    (getelementptr    ) [ 0100100000]
buf_1_addr_2                  (getelementptr    ) [ 0100100000]
buf_2_addr_2                  (getelementptr    ) [ 0100100000]
buf_load                      (load             ) [ 0000000000]
buf_1_load                    (load             ) [ 0000000000]
buf_2_load                    (load             ) [ 0000000000]
buf_cop                       (mux              ) [ 0100110000]
buf_cop_1                     (mux              ) [ 0100111000]
buf_cop_2                     (mux              ) [ 0100111100]
br_ln148                      (br               ) [ 0100111100]
src_buf_temp_med_apply_8      (load             ) [ 0000000000]
buf_cop_3                     (phi              ) [ 0100010000]
max_load                      (load             ) [ 0000000000]
src_buf_temp_copy_extract_0   (call             ) [ 0000000000]
icmp_ln56                     (icmp             ) [ 0000000000]
max_11                        (select           ) [ 0000000000]
icmp_ln56_1                   (icmp             ) [ 0000000000]
max_13                        (select           ) [ 0100001000]
store_ln123                   (store            ) [ 0000000000]
store_ln123                   (store            ) [ 0000000000]
src_buf_temp_med_apply_4      (load             ) [ 0000000000]
buf_cop_4                     (phi              ) [ 0100011000]
max_1_load                    (load             ) [ 0000000000]
src_buf_temp_copy_extract_0_3 (call             ) [ 0100000100]
icmp_ln56_2                   (icmp             ) [ 0000000000]
max_14                        (select           ) [ 0000000000]
icmp_ln56_3                   (icmp             ) [ 0000000000]
max_15                        (select           ) [ 0100000100]
store_ln123                   (store            ) [ 0000000000]
store_ln123                   (store            ) [ 0000000000]
src_buf_temp_med_apply_9      (load             ) [ 0100000010]
buf_cop_5                     (phi              ) [ 0100011100]
src_buf_temp_med_apply_load   (load             ) [ 0000000000]
src_buf_temp_copy_extract_0_4 (call             ) [ 0100000010]
icmp_ln56_4                   (icmp             ) [ 0000000000]
max_17                        (select           ) [ 0000000000]
icmp_ln56_5                   (icmp             ) [ 0000000000]
max_18                        (select           ) [ 0100000010]
store_ln123                   (store            ) [ 0000000000]
store_ln123                   (store            ) [ 0000000000]
br_ln123                      (br               ) [ 0000000000]
icmp_ln56_6                   (icmp             ) [ 0000000000]
max_20                        (select           ) [ 0000000000]
icmp_ln56_7                   (icmp             ) [ 0000000000]
max_22                        (select           ) [ 0100000001]
write_ln553                   (write            ) [ 0000000000]
br_ln219                      (br               ) [ 0000000000]
ret_ln0                       (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln265_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln265_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln265_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln265_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_disp8u_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp_i_i142_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_i142_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_disp8u_erode_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_erode_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="col_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="max_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="max_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_buf_temp_med_apply_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf_temp_med_apply/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_buf_temp_med_apply_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf_temp_med_apply_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="max_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cmp_i_i142_i_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_i142_i_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln265_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln265_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln265_2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln265_2_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_width_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="img_disp8u_data_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_disp8u_data_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln553_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buf_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_1_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buf_2_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="10" slack="0"/>
<pin id="178" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
<pin id="180" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln138/2 store_ln134/2 buf_1_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="10" slack="0"/>
<pin id="189" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
<pin id="191" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln138/2 store_ln134/2 buf_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="10" slack="0"/>
<pin id="200" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
<pin id="202" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln138/2 store_ln134/2 buf_2_load/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buf_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf_1_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="13" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf_2_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buf_addr_2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="13" slack="1"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="buf_1_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="13" slack="1"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="buf_2_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="13" slack="1"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_2/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="buf_cop_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="4"/>
<pin id="258" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_cop_3 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="buf_cop_3_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="4"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_3/5 "/>
</bind>
</comp>

<comp id="267" class="1005" name="buf_cop_4_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="5"/>
<pin id="269" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_cop_4 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="buf_cop_4_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="5"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_4/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="buf_cop_5_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="6"/>
<pin id="280" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="buf_cop_5 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="buf_cop_5_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="3"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="6"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_5/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_extract_0/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_extract_0_3/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_extract_0_4/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln0_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln0_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="13" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="col_1_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="0"/>
<pin id="344" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln123_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln123_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="col_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln132_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln123_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="0" index="1" bw="13" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="conv_i99_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i99_i/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln216_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="1"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="buf_cop_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="0" index="3" bw="8" slack="0"/>
<pin id="391" dir="0" index="4" bw="2" slack="3"/>
<pin id="392" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="buf_cop_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="0" index="3" bw="8" slack="0"/>
<pin id="402" dir="0" index="4" bw="2" slack="3"/>
<pin id="403" dir="1" index="5" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="buf_cop_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="8" slack="0"/>
<pin id="413" dir="0" index="4" bw="2" slack="3"/>
<pin id="414" dir="1" index="5" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop_2/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="src_buf_temp_med_apply_8_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="4"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf_temp_med_apply_8/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="max_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="4"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_load/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln56_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="max_11_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_11/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln56_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_1/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="max_13_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_13/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln123_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="4"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln123_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="4"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="src_buf_temp_med_apply_4_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="5"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf_temp_med_apply_4/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="max_1_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="5"/>
<pin id="468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_1_load/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln56_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="1"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_2/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="max_14_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="1"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_14/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln56_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_3/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="max_15_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="8" slack="0"/>
<pin id="491" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_15/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln123_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="5"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln123_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="5"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="src_buf_temp_med_apply_9_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="6"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf_temp_med_apply_9/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="src_buf_temp_med_apply_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="6"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf_temp_med_apply_load/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln56_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="0" index="1" bw="8" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_4/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="max_17_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="1"/>
<pin id="518" dir="0" index="2" bw="8" slack="1"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_17/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln56_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_5/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="max_18_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_18/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln123_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="6"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln123_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="6"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln56_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="0" index="1" bw="8" slack="1"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_6/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="max_20_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="1"/>
<pin id="552" dir="0" index="2" bw="8" slack="1"/>
<pin id="553" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_20/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln56_7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_7/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="max_22_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="1"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_22/8 "/>
</bind>
</comp>

<comp id="567" class="1005" name="col_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="13" slack="0"/>
<pin id="569" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="574" class="1005" name="max_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="581" class="1005" name="max_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="src_buf_temp_med_apply_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_temp_med_apply "/>
</bind>
</comp>

<comp id="595" class="1005" name="max_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="src_buf_temp_med_apply_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_temp_med_apply_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="max_5_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="max_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="cmp_i_i142_i_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i142_i_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="trunc_ln265_1_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="2"/>
<pin id="627" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln265_1_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln265_2_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="2"/>
<pin id="632" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln265_2_read "/>
</bind>
</comp>

<comp id="635" class="1005" name="col_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="1"/>
<pin id="637" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln123_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln132_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="649" class="1005" name="conv_i99_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i99_i "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln216_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="7"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="660" class="1005" name="buf_addr_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="buf_1_addr_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="1"/>
<pin id="667" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="buf_2_addr_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buf_cop_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_cop "/>
</bind>
</comp>

<comp id="680" class="1005" name="buf_cop_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="2"/>
<pin id="682" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_cop_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="buf_cop_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="3"/>
<pin id="687" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_cop_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="max_13_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_13 "/>
</bind>
</comp>

<comp id="696" class="1005" name="src_buf_temp_copy_extract_0_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_copy_extract_0_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="max_15_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_15 "/>
</bind>
</comp>

<comp id="708" class="1005" name="src_buf_temp_med_apply_9_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_med_apply_9 "/>
</bind>
</comp>

<comp id="714" class="1005" name="src_buf_temp_copy_extract_0_4_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_copy_extract_0_4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="max_18_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_18 "/>
</bind>
</comp>

<comp id="726" class="1005" name="max_22_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="182"><net_src comp="158" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="193"><net_src comp="151" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="204"><net_src comp="165" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="138" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="227"><net_src comp="212" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="228"><net_src comp="138" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="229"><net_src comp="205" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="230"><net_src comp="138" pin="2"/><net_sink comp="194" pin=4"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="232" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="254"><net_src comp="239" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="255"><net_src comp="246" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="260" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="271" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="282" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="132" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="342" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="345" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="132" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="355" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="183" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="172" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="194" pin="3"/><net_sink comp="386" pin=3"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="183" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="172" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="194" pin="3"/><net_sink comp="397" pin=3"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="183" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="172" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="194" pin="3"/><net_sink comp="408" pin=3"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="422" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="289" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="431" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="289" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="431" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="289" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="419" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="466" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="463" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="463" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="474" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="295" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="463" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="508" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="508" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="515" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="301" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="505" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="549" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="80" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="577"><net_src comp="84" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="584"><net_src comp="88" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="591"><net_src comp="92" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="598"><net_src comp="96" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="605"><net_src comp="100" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="612"><net_src comp="104" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="619"><net_src comp="108" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="114" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="628"><net_src comp="120" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="633"><net_src comp="126" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="638"><net_src comp="342" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="644"><net_src comp="349" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="361" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="372" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="659"><net_src comp="381" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="232" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="668"><net_src comp="239" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="673"><net_src comp="246" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="678"><net_src comp="386" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="683"><net_src comp="397" pin="5"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="688"><net_src comp="408" pin="5"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="693"><net_src comp="445" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="699"><net_src comp="295" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="705"><net_src comp="487" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="711"><net_src comp="505" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="717"><net_src comp="301" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="723"><net_src comp="527" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="729"><net_src comp="560" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2 | {2 }
	Port: buf_1 | {2 }
	Port: buf_r | {2 }
	Port: img_disp8u_data | {}
	Port: img_disp8u_erode_data | {9 }
 - Input state : 
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : img_width | {1 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : buf_2 | {3 4 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : buf_1 | {3 4 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : buf_r | {3 4 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : trunc_ln265_2 | {1 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : trunc_ln265_1 | {1 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : trunc_ln | {1 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : img_disp8u_data | {2 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : cmp_i_i142_i | {1 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop : img_disp8u_erode_data | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		col_1 : 1
		zext_ln123 : 2
		icmp_ln123 : 3
		col_2 : 2
		br_ln123 : 4
		icmp_ln132 : 3
		br_ln132 : 4
		store_ln123 : 3
	State 2
		buf_addr_1 : 1
		buf_1_addr_1 : 1
		buf_2_addr_1 : 1
		store_ln138 : 2
		store_ln138 : 2
		store_ln138 : 2
		buf_addr : 1
		buf_1_addr : 1
		buf_2_addr : 1
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		br_ln216 : 1
	State 3
		buf_load : 1
		buf_1_load : 1
		buf_2_load : 1
	State 4
		buf_cop : 1
		buf_cop_1 : 1
		buf_cop_2 : 1
	State 5
		src_buf_temp_copy_extract_0 : 1
		icmp_ln56 : 1
		max_11 : 2
		icmp_ln56_1 : 3
		max_13 : 4
		store_ln123 : 2
		store_ln123 : 1
	State 6
		src_buf_temp_copy_extract_0_3 : 1
		icmp_ln56_2 : 1
		max_14 : 2
		icmp_ln56_3 : 3
		max_15 : 4
		store_ln123 : 2
		store_ln123 : 1
	State 7
		src_buf_temp_copy_extract_0_4 : 1
		max_17 : 1
		icmp_ln56_5 : 2
		max_18 : 3
		store_ln123 : 2
		store_ln123 : 1
	State 8
		max_20 : 1
		icmp_ln56_7 : 2
		max_22 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                       icmp_ln123_fu_349                      |    0    |    23   |
|          |                       icmp_ln132_fu_361                      |    0    |    23   |
|          |                       icmp_ln216_fu_381                      |    0    |    14   |
|          |                       icmp_ln56_fu_425                       |    0    |    15   |
|          |                      icmp_ln56_1_fu_439                      |    0    |    15   |
|   icmp   |                      icmp_ln56_2_fu_469                      |    0    |    15   |
|          |                      icmp_ln56_3_fu_481                      |    0    |    15   |
|          |                      icmp_ln56_4_fu_511                      |    0    |    15   |
|          |                      icmp_ln56_5_fu_521                      |    0    |    15   |
|          |                      icmp_ln56_6_fu_545                      |    0    |    15   |
|          |                      icmp_ln56_7_fu_555                      |    0    |    15   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                         max_11_fu_431                        |    0    |    8    |
|          |                         max_13_fu_445                        |    0    |    8    |
|          |                         max_14_fu_474                        |    0    |    8    |
|  select  |                         max_15_fu_487                        |    0    |    8    |
|          |                         max_17_fu_515                        |    0    |    8    |
|          |                         max_18_fu_527                        |    0    |    8    |
|          |                         max_20_fu_549                        |    0    |    8    |
|          |                         max_22_fu_560                        |    0    |    8    |
|----------|--------------------------------------------------------------|---------|---------|
|          |                        buf_cop_fu_386                        |    0    |    14   |
|    mux   |                       buf_cop_1_fu_397                       |    0    |    14   |
|          |                       buf_cop_2_fu_408                       |    0    |    14   |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                         col_2_fu_355                         |    0    |    14   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                 cmp_i_i142_i_read_read_fu_108                |    0    |    0    |
|          |                   trunc_ln_read_read_fu_114                  |    0    |    0    |
|   read   |                trunc_ln265_1_read_read_fu_120                |    0    |    0    |
|          |                trunc_ln265_2_read_read_fu_126                |    0    |    0    |
|          |                  img_width_read_read_fu_132                  |    0    |    0    |
|          |               img_disp8u_data_read_read_fu_138               |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   write  |                   write_ln553_write_fu_144                   |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|          |  src_buf_temp_copy_extract_0_xfExtractPixels_1_1_0_s_fu_289  |    0    |    0    |
|   call   | src_buf_temp_copy_extract_0_3_xfExtractPixels_1_1_0_s_fu_295 |    0    |    0    |
|          | src_buf_temp_copy_extract_0_4_xfExtractPixels_1_1_0_s_fu_301 |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   zext   |                       zext_ln123_fu_345                      |    0    |    0    |
|          |                       conv_i99_i_fu_372                      |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |    0    |   300   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         buf_1_addr_2_reg_665        |   10   |
|         buf_2_addr_2_reg_670        |   10   |
|          buf_addr_2_reg_660         |   10   |
|          buf_cop_1_reg_680          |    8   |
|          buf_cop_2_reg_685          |    8   |
|          buf_cop_3_reg_256          |    8   |
|          buf_cop_4_reg_267          |    8   |
|          buf_cop_5_reg_278          |    8   |
|           buf_cop_reg_675           |    8   |
|      cmp_i_i142_i_read_reg_616      |    1   |
|            col_1_reg_635            |   13   |
|             col_reg_567             |   13   |
|          conv_i99_i_reg_649         |   64   |
|          icmp_ln123_reg_641         |    1   |
|          icmp_ln132_reg_645         |    1   |
|          icmp_ln216_reg_656         |    1   |
|            max_13_reg_690           |    8   |
|            max_15_reg_702           |    8   |
|            max_18_reg_720           |    8   |
|            max_1_reg_581            |    8   |
|            max_22_reg_726           |    8   |
|            max_2_reg_595            |    8   |
|            max_5_reg_609            |    8   |
|             max_reg_574             |    8   |
|src_buf_temp_copy_extract_0_3_reg_696|    8   |
|src_buf_temp_copy_extract_0_4_reg_714|    8   |
|   src_buf_temp_med_apply_1_reg_602  |    8   |
|   src_buf_temp_med_apply_9_reg_708  |    8   |
|    src_buf_temp_med_apply_reg_588   |    8   |
|      trunc_ln265_1_read_reg_625     |    2   |
|      trunc_ln265_2_read_reg_630     |    2   |
|        trunc_ln_read_reg_620        |    2   |
+-------------------------------------+--------+
|                Total                |   282  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p4  |   2  |  10  |   20   ||    9    |
| grp_access_fu_183 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_183 |  p4  |   2  |  10  |   20   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p4  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   300  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   282  |   381  |
+-----------+--------+--------+--------+
