// Seed: 2185487802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wand id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    input tri0 id_16
);
  assign id_11 = id_4 == id_9;
  supply0 id_18 = 1, id_19;
  module_0(
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_19,
      id_19,
      id_18
  );
endmodule
