
###############################################################################
##
## nf10_axis_netwave_l2switch_v2_1_0.pao
##
## Peripheral Analyze Order File
##
## Generated by Xilinx IP Engineering
##
###############################################################################
## Helper Libraries


###############################################################################
## 

lib nf10_axis_netwave_l2switch_v1_00_a eth_learning_aging.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a eth_learning_aging_forward_table_age.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a eth_switch.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a get_eth_header.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a input_4port_mux.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch_forward_table_macid.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch_forward_table_portid.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch_packet_out_data_tmp2.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch_packet_out_data_tmp3.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a layer2_switch_packet_out_data_tmp.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a output_4port_demux.v verilog
lib nf10_axis_netwave_l2switch_v1_00_a nf10_axis_netwave_l2switch.v verilog

