{
  "module_name": "thm_11_0_2_sh_mask.h",
  "hash_id": "6ecdd673489f99732e0eebe4eb26c3ea8b40461f42b3bb94d37b44b9b48eedc5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/thm/thm_11_0_2_sh_mask.h",
  "human_readable_source": " \n\n#ifndef _thm_11_0_2_SH_MASK_HEADER\n#define _thm_11_0_2_SH_MASK_HEADER\n\n\n\n#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP__SHIFT                                                          0x0\n#define CG_MULT_THERMAL_STATUS__CTF_TEMP__SHIFT                                                               0x9\n#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP_MASK                                                            0x000001FFL\n#define CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK                                                                 0x0003FE00L\n#define CG_FDO_CTRL2__TMIN__SHIFT                                                                             0x0\n#define CG_FDO_CTRL2__TMIN_MASK                                                                               0x000000FFL\n#define CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT                                                                     0xb\n#define CG_FDO_CTRL2__FDO_PWM_MODE_MASK                                                                       0x00003800L\n#define CG_FDO_CTRL1__FMAX_DUTY100__SHIFT                                                                     0x0\n#define CG_FDO_CTRL1__FMAX_DUTY100_MASK                                                                       0x000000FFL\n#define CG_FDO_CTRL0__FDO_STATIC_DUTY__SHIFT                                                                  0x0\n#define CG_FDO_CTRL0__FDO_STATIC_DUTY_MASK                                                                    0x000000FFL\n#define CG_TACH_CTRL__TARGET_PERIOD__SHIFT                                                                    0x3\n#define CG_TACH_CTRL__TARGET_PERIOD_MASK                                                                      0xFFFFFFF8L\n\n\n#define THM_THERMAL_INT_ENA__THERM_INTH_SET__SHIFT                                                            0x0\n#define THM_THERMAL_INT_ENA__THERM_INTL_SET__SHIFT                                                            0x1\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET__SHIFT                                                         0x2\n#define THM_THERMAL_INT_ENA__THERM_INTH_CLR__SHIFT                                                            0x3\n#define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT                                                            0x4\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT                                                         0x5\n#define THM_THERMAL_INT_ENA__THERM_INTH_SET_MASK                                                              0x00000001L\n#define THM_THERMAL_INT_ENA__THERM_INTL_SET_MASK                                                              0x00000002L\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK                                                           0x00000004L\n#define THM_THERMAL_INT_ENA__THERM_INTH_CLR_MASK                                                              0x00000008L\n#define THM_THERMAL_INT_ENA__THERM_INTL_CLR_MASK                                                              0x00000010L\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK                                                           0x00000020L\n\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT                                                           0x0\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT                                                           0x8\n#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD__SHIFT                                                           0x10\n#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK__SHIFT                                                          0x18\n#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK__SHIFT                                                          0x19\n#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK__SHIFT                                                       0x1a\n#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK__SHIFT                                                       0x1b\n#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA__SHIFT                                                          0x1c\n#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT__SHIFT                                                            0x1d\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK                                                             0x000000FFL\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK                                                             0x0000FF00L\n#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD_MASK                                                             0x00FF0000L\n#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK                                                            0x01000000L\n#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK                                                            0x02000000L\n#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK                                                         0x04000000L\n#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK_MASK                                                         0x08000000L\n#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA_MASK                                                            0x10000000L\n#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT_MASK                                                              0xE0000000L\n\n\n#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY__SHIFT                                                          0x0\n#define THM_TCON_THERM_TRIP__THERM_TP__SHIFT                                                                  0x1\n#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED__SHIFT                                                    0x2\n#define THM_TCON_THERM_TRIP__THERM_TP_SENSE__SHIFT                                                            0x3\n#define THM_TCON_THERM_TRIP__RSVD2__SHIFT                                                                     0x4\n#define THM_TCON_THERM_TRIP__THERM_TP_EN__SHIFT                                                               0x5\n#define THM_TCON_THERM_TRIP__THERM_TP_LMT__SHIFT                                                              0x6\n#define THM_TCON_THERM_TRIP__RSVD3__SHIFT                                                                     0xe\n#define THM_TCON_THERM_TRIP__SW_THERM_TP__SHIFT                                                               0x1f\n#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY_MASK                                                            0x00000001L\n#define THM_TCON_THERM_TRIP__THERM_TP_MASK                                                                    0x00000002L\n#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED_MASK                                                      0x00000004L\n#define THM_TCON_THERM_TRIP__THERM_TP_SENSE_MASK                                                              0x00000008L\n#define THM_TCON_THERM_TRIP__RSVD2_MASK                                                                       0x00000010L\n#define THM_TCON_THERM_TRIP__THERM_TP_EN_MASK                                                                 0x00000020L\n#define THM_TCON_THERM_TRIP__THERM_TP_LMT_MASK                                                                0x00003FC0L\n#define THM_TCON_THERM_TRIP__RSVD3_MASK                                                                       0x7FFFC000L\n#define THM_TCON_THERM_TRIP__SW_THERM_TP_MASK                                                                 0x80000000L\n\n#define CG_THERMAL_STATUS__FDO_PWM_DUTY__SHIFT                                                                0x9\n#define CG_THERMAL_STATUS__FDO_PWM_DUTY_MASK                                                                  0x0001FE00L\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}