<stg><name>pointwise_conv2d_fix.4</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.critedge:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h_2 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %p_shl4_cast = zext i7 %p_shl4 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_1 = sub i11 %p_shl_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="11">
<![CDATA[
.preheader.preheader:5  %tmp_22_cast = sext i11 %tmp_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i5 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w_2 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="5">
<![CDATA[
:0  %tmp_23_cast3 = zext i5 %out_w to i14

]]></Node>
<StgValue><ssdm name="tmp_23_cast3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="5">
<![CDATA[
:1  %tmp_23_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp = add i11 %tmp_1, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="11">
<![CDATA[
:3  %tmp_25_cast = sext i11 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_2 = zext i32 %tmp_25_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %output_load_1 = phi i16 [ 0, %0 ], [ %tmp_s, %2 ]

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i5 [ 0, %0 ], [ %in_d_1, %2 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %2 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:3  store i16 %output_load_1, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond = icmp eq i5 %in_d, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %in_d_1 = add i5 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %next_mul = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp1 = add i14 %phi_mul, %tmp_23_cast3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="14">
<![CDATA[
:2  %tmp1_cast = zext i14 %tmp1 to i15

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %tmp_7 = add i15 %tmp1_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="15">
<![CDATA[
:4  %tmp_32_cast = sext i15 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_8 = zext i32 %tmp_32_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="16">
<![CDATA[
:8  %tmp_34_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:9  %tmp_9 = mul i30 %tmp_34_cast, -6502

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %tmp_s = add i16 %output_load_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge:0  %tmp_3 = trunc i16 %output_load_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %tmp_4 = add i16 -10739, %output_load_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:2  %tmp_27_cast = add i15 -10739, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:3  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:4  %p_tmp_s = select i1 %tmp_5, i15 0, i15 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:5  %p_tmp_cast = zext i15 %p_tmp_s to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
._crit_edge:6  store i16 %p_tmp_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="80" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="82" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="empty" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_84" to="empty" fromId="84" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_84" to="empty" fromId="84" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_88" to="out_h" fromId="88" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="StgValue_10" to="out_h" fromId="10" toId="11">
</dataflow>
<dataflow id="91" from="out_h_2" to="out_h" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="StgValue_37" to="out_h" fromId="37" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="93" from="out_h" to="exitcond2" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="exitcond2" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="82" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty_11" fromId="97" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty_11" fromId="97" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty_11" fromId="97" toId="13">
</dataflow>
<dataflow id="101" from="out_h" to="out_h_2" fromId="11" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="out_h_2" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="exitcond2" to="StgValue_15" fromId="12" toId="15">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="out_h" to="p_shl" fromId="11" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_88" to="p_shl" fromId="88" toId="16">
</dataflow>
<dataflow id="109" from="p_shl" to="p_shl_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl4" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="out_h" to="p_shl4" fromId="11" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="p_shl4" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="p_shl4" to="p_shl4_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="p_shl_cast" to="tmp_1" fromId="17" toId="20">
</dataflow>
<dataflow id="117" from="p_shl4_cast" to="tmp_1" fromId="19" toId="20">
</dataflow>
<dataflow id="118" from="tmp_1" to="tmp_22_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="82" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_84" to="empty_14" fromId="84" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_84" to="empty_14" fromId="84" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_84" to="empty_14" fromId="84" toId="23">
</dataflow>
<dataflow id="123" from="out_w_2" to="out_w" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="StgValue_67" to="out_w" fromId="67" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="125" from="StgValue_88" to="out_w" fromId="88" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="StgValue_22" to="out_w" fromId="22" toId="25">
</dataflow>
<dataflow id="127" from="out_w" to="exitcond1" fromId="25" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_94" to="exitcond1" fromId="94" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="82" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_97" to="empty_12" fromId="97" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_97" to="empty_12" fromId="97" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_97" to="empty_12" fromId="97" toId="27">
</dataflow>
<dataflow id="133" from="out_w" to="out_w_2" fromId="25" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_102" to="out_w_2" fromId="102" toId="28">
</dataflow>
<dataflow id="135" from="exitcond1" to="StgValue_29" fromId="26" toId="29">
</dataflow>
<dataflow id="136" from="out_w" to="tmp_23_cast3" fromId="25" toId="30">
</dataflow>
<dataflow id="137" from="out_w" to="tmp_23_cast" fromId="25" toId="31">
</dataflow>
<dataflow id="138" from="tmp_1" to="tmp" fromId="20" toId="32">
</dataflow>
<dataflow id="139" from="tmp_23_cast" to="tmp" fromId="31" toId="32">
</dataflow>
<dataflow id="140" from="tmp" to="tmp_25_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="tmp_25_cast" to="tmp_2" fromId="33" toId="34">
</dataflow>
<dataflow id="142" from="output_r" to="output_addr" fromId="81" toId="35">
</dataflow>
<dataflow id="144" from="StgValue_143" to="output_addr" fromId="143" toId="35">
</dataflow>
<dataflow id="145" from="tmp_2" to="output_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_146" to="output_load_1" fromId="146" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_36" to="output_load_1" fromId="36" toId="38">
</dataflow>
<dataflow id="149" from="tmp_s" to="output_load_1" fromId="58" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="StgValue_59" to="output_load_1" fromId="59" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="151" from="StgValue_88" to="in_d" fromId="88" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_36" to="in_d" fromId="36" toId="39">
</dataflow>
<dataflow id="153" from="in_d_1" to="in_d" fromId="44" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_59" to="in_d" fromId="59" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="156" from="StgValue_155" to="phi_mul" fromId="155" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_36" to="phi_mul" fromId="36" toId="40">
</dataflow>
<dataflow id="158" from="next_mul" to="phi_mul" fromId="46" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_59" to="phi_mul" fromId="59" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="160" from="output_load_1" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="161" from="output_addr" to="StgValue_41" fromId="35" toId="41">
</dataflow>
<dataflow id="162" from="in_d" to="exitcond" fromId="39" toId="42">
</dataflow>
<dataflow id="164" from="StgValue_163" to="exitcond" fromId="163" toId="42">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="82" toId="43">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty_13" fromId="166" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_166" to="empty_13" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="StgValue_166" to="empty_13" fromId="166" toId="43">
</dataflow>
<dataflow id="170" from="in_d" to="in_d_1" fromId="39" toId="44">
</dataflow>
<dataflow id="171" from="StgValue_102" to="in_d_1" fromId="102" toId="44">
</dataflow>
<dataflow id="172" from="exitcond" to="StgValue_45" fromId="42" toId="45">
</dataflow>
<dataflow id="173" from="phi_mul" to="next_mul" fromId="40" toId="46">
</dataflow>
<dataflow id="175" from="StgValue_174" to="next_mul" fromId="174" toId="46">
</dataflow>
<dataflow id="176" from="phi_mul" to="tmp1" fromId="40" toId="47">
</dataflow>
<dataflow id="177" from="tmp_23_cast3" to="tmp1" fromId="30" toId="47">
</dataflow>
<dataflow id="178" from="tmp1" to="tmp1_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="179" from="tmp1_cast" to="tmp_7" fromId="48" toId="49">
</dataflow>
<dataflow id="180" from="tmp_22_cast" to="tmp_7" fromId="21" toId="49">
</dataflow>
<dataflow id="181" from="tmp_7" to="tmp_32_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="182" from="tmp_32_cast" to="tmp_8" fromId="50" toId="51">
</dataflow>
<dataflow id="183" from="input_r" to="input_addr" fromId="80" toId="52">
</dataflow>
<dataflow id="184" from="StgValue_143" to="input_addr" fromId="143" toId="52">
</dataflow>
<dataflow id="185" from="tmp_8" to="input_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="186" from="input_addr" to="input_load" fromId="52" toId="53">
</dataflow>
<dataflow id="187" from="input_addr" to="input_load" fromId="52" toId="54">
</dataflow>
<dataflow id="188" from="input_load" to="tmp_34_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="189" from="tmp_34_cast" to="tmp_9" fromId="55" toId="56">
</dataflow>
<dataflow id="191" from="StgValue_190" to="tmp_9" fromId="190" toId="56">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_6" fromId="192" toId="57">
</dataflow>
<dataflow id="194" from="tmp_9" to="tmp_6" fromId="56" toId="57">
</dataflow>
<dataflow id="196" from="StgValue_195" to="tmp_6" fromId="195" toId="57">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_6" fromId="197" toId="57">
</dataflow>
<dataflow id="199" from="output_load_1" to="tmp_s" fromId="38" toId="58">
</dataflow>
<dataflow id="200" from="tmp_6" to="tmp_s" fromId="57" toId="58">
</dataflow>
<dataflow id="201" from="output_load_1" to="tmp_3" fromId="38" toId="60">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp_4" fromId="202" toId="61">
</dataflow>
<dataflow id="204" from="output_load_1" to="tmp_4" fromId="38" toId="61">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp_27_cast" fromId="205" toId="62">
</dataflow>
<dataflow id="207" from="tmp_3" to="tmp_27_cast" fromId="60" toId="62">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_5" fromId="208" toId="63">
</dataflow>
<dataflow id="210" from="tmp_4" to="tmp_5" fromId="61" toId="63">
</dataflow>
<dataflow id="212" from="StgValue_211" to="tmp_5" fromId="211" toId="63">
</dataflow>
<dataflow id="213" from="tmp_5" to="p_tmp_s" fromId="63" toId="64">
</dataflow>
<dataflow id="215" from="StgValue_214" to="p_tmp_s" fromId="214" toId="64">
</dataflow>
<dataflow id="216" from="tmp_27_cast" to="p_tmp_s" fromId="62" toId="64">
</dataflow>
<dataflow id="217" from="p_tmp_s" to="p_tmp_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="218" from="p_tmp_cast" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="219" from="output_addr" to="StgValue_66" fromId="35" toId="66">
</dataflow>
<dataflow id="220" from="exitcond2" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="221" from="exitcond1" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="222" from="exitcond" to="StgValue_4" fromId="42" toId="4">
</dataflow>
</dataflows>


</stg>
