VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_13_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_13_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/synthesis/canny_edge_detector_02_24_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report canny_edge_detector_02_24_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top top --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/placement/canny_edge_detector_02_24_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/routing/canny_edge_detector_02_24_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_13_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: canny_edge_detector_02_24_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.21 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/placement/canny_edge_detector_02_24_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/routing/canny_edge_detector_02_24_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: canny_edge_detector_02_24_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/synthesis/canny_edge_detector_02_24_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.76 seconds (max_rss 54.6 MiB, delta_rss +36.0 MiB)
# Clean circuit
Inferred    6 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred 1431 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3642
Swept block(s)      : 2850
Constant Pins Marked: 1437
# Clean circuit took 0.04 seconds (max_rss 54.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.06 seconds (max_rss 54.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 54.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 9589
    .input     :      11
    .output    :       9
    0-LUT      :       3
    6-LUT      :    4193
    RS_TDP36K  :      18
    adder_carry:     985
    dffre      :    4370
  Nets  : 10991
    Avg Fanout:     3.7
    Max Fanout:  5538.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 51156
  Timing Graph Edges: 83452
  Timing Graph Levels: 70
# Build Timing Graph took 0.18 seconds (max_rss 54.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 4440 pins (8.7%), 4388 blocks (45.8%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.07 seconds (max_rss 54.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/packing/canny_edge_detector_02_24_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 167: Netlist connects net $undef to both global and non-global pins.
Warning 168: Netlist connects net $undef to both global and non-global pins.
Warning 169: Netlist connects net $undef to both global and non-global pins.
Warning 170: Netlist connects net $undef to both global and non-global pins.
Warning 171: Netlist connects net $undef to both global and non-global pins.
Warning 172: Netlist connects net $undef to both global and non-global pins.
Warning 173: Netlist connects net $undef to both global and non-global pins.
Warning 174: Netlist connects net $undef to both global and non-global pins.
Warning 175: Netlist connects net $undef to both global and non-global pins.
Warning 176: Netlist connects net $undef to both global and non-global pins.
Warning 177: Netlist connects net $undef to both global and non-global pins.
Warning 178: Netlist connects net $undef to both global and non-global pins.
Warning 179: Netlist connects net $undef to both global and non-global pins.
Warning 180: Netlist connects net $undef to both global and non-global pins.
Warning 181: Netlist connects net $undef to both global and non-global pins.
Warning 182: Netlist connects net $undef to both global and non-global pins.
Warning 183: Netlist connects net $undef to both global and non-global pins.
Warning 184: Netlist connects net $undef to both global and non-global pins.
Warning 185: Netlist connects net $undef to both global and non-global pins.
Warning 186: Netlist connects net $undef to both global and non-global pins.
Warning 187: Netlist connects net $undef to both global and non-global pins.
Warning 188: Netlist connects net $undef to both global and non-global pins.
Warning 189: Netlist connects net $undef to both global and non-global pins.
Warning 190: Netlist connects net $undef to both global and non-global pins.
Warning 191: Netlist connects net $undef to both global and non-global pins.
Warning 192: Netlist connects net $undef to both global and non-global pins.
Warning 193: Netlist connects net $undef to both global and non-global pins.
Warning 194: Netlist connects net $undef to both global and non-global pins.
Warning 195: Netlist connects net $undef to both global and non-global pins.
Warning 196: Netlist connects net $undef to both global and non-global pins.
Warning 197: Netlist connects net $undef to both global and non-global pins.
Warning 198: Netlist connects net $undef to both global and non-global pins.
Warning 199: Netlist connects net $undef to both global and non-global pins.
Warning 200: Netlist connects net $undef to both global and non-global pins.
Warning 201: Netlist connects net $undef to both global and non-global pins.
Warning 202: Netlist connects net $undef to both global and non-global pins.
Warning 203: Netlist connects net $undef to both global and non-global pins.
Warning 204: Netlist connects net $undef to both global and non-global pins.
Warning 205: Netlist connects net $undef to both global and non-global pins.
Warning 206: Netlist connects net $undef to both global and non-global pins.
Warning 207: Netlist connects net $undef to both global and non-global pins.
Warning 208: Netlist connects net $undef to both global and non-global pins.
Warning 209: Netlist connects net $undef to both global and non-global pins.
Warning 210: Netlist connects net $undef to both global and non-global pins.
Warning 211: Netlist connects net $undef to both global and non-global pins.
Warning 212: Netlist connects net $undef to both global and non-global pins.
Warning 213: Netlist connects net $undef to both global and non-global pins.
Warning 214: Netlist connects net $undef to both global and non-global pins.
Warning 215: Netlist connects net $undef to both global and non-global pins.
Warning 216: Netlist connects net $undef to both global and non-global pins.
Warning 217: Netlist connects net $undef to both global and non-global pins.
Warning 218: Netlist connects net $undef to both global and non-global pins.
Warning 219: Netlist connects net $undef to both global and non-global pins.
Warning 220: Netlist connects net $undef to both global and non-global pins.
Warning 221: Netlist connects net $undef to both global and non-global pins.
Warning 222: Netlist connects net $undef to both global and non-global pins.
Warning 223: Netlist connects net $undef to both global and non-global pins.
Warning 224: Netlist connects net $undef to both global and non-global pins.
Warning 225: Netlist connects net $undef to both global and non-global pins.
Warning 226: Netlist connects net $undef to both global and non-global pins.
Warning 227: Netlist connects net $undef to both global and non-global pins.
Warning 228: Netlist connects net $undef to both global and non-global pins.
Warning 229: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 1.84 seconds).
# Load packing took 2.27 seconds (max_rss 141.2 MiB, delta_rss +86.6 MiB)
Warning 230: Netlist contains 64 global net to non-global architecture pin connections

Pb types usage...
  io               : 20
   io_output       : 9
    outpad         : 9
   io_input        : 11
    inpad          : 11
  clb              : 566
   clb_lr          : 566
    fle            : 4468
     fast6         : 706
      lut6         : 706
       lut         : 706
     ble6          : 459
      lut6         : 458
       lut         : 458
      ff           : 459
       DFFRE       : 459
     ble5          : 4310
      lut5         : 2289
       lut         : 2289
      ff           : 3022
       DFFRE       : 3022
     adder         : 985
      lut5         : 743
       lut         : 743
      adder_carry  : 985
      ff           : 889
       DFFRE       : 889
  bram             : 18
   bram_lr         : 18
    mem_36K        : 18

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		20	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		566	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		18	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.10 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.10 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 141.2 MiB, delta_rss +0.0 MiB)
Warning 231: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 232: Sized nonsensical R=0 transistor to minimum width
Warning 233: Sized nonsensical R=0 transistor to minimum width
Warning 234: Sized nonsensical R=0 transistor to minimum width
Warning 235: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 40.51 seconds (max_rss 1111.5 MiB, delta_rss +970.3 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 13870806
# Create Device took 42.23 seconds (max_rss 1111.5 MiB, delta_rss +970.3 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/placement/canny_edge_detector_02_24_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/ArchBench/Testcases/canny_edge_detection/canny_edge_detector_02_24/run_1/synth_1_1/impl_1_1_1/placement/canny_edge_detector_02_24_post_synth.place.

# Load Placement took 0.43 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 121.79 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 236: Found no more sample locations for SOURCE in io_top
Warning 237: Found no more sample locations for OPIN in io_top
Warning 238: Found no more sample locations for SOURCE in io_right
Warning 239: Found no more sample locations for OPIN in io_right
Warning 240: Found no more sample locations for SOURCE in io_bottom
Warning 241: Found no more sample locations for OPIN in io_bottom
Warning 242: Found no more sample locations for SOURCE in io_left
Warning 243: Found no more sample locations for OPIN in io_left
Warning 244: Found no more sample locations for SOURCE in clb
Warning 245: Found no more sample locations for OPIN in clb
Warning 246: Found no more sample locations for SOURCE in dsp
Warning 247: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.22 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 122.01 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 248: 73 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1484 ( 11.2%) |**********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  474 (  3.6%) |*******
[      0.3:      0.4) 2972 ( 22.4%) |*********************************************
[      0.4:      0.5) 2713 ( 20.5%) |*****************************************
[      0.5:      0.6) 3071 ( 23.2%) |**********************************************
[      0.6:      0.7) 1671 ( 12.6%) |*************************
[      0.7:      0.8)  794 (  6.0%) |************
[      0.8:      0.9)   59 (  0.4%) |*
[      0.9:        1)    6 (  0.0%) |
## Initializing router criticalities took 0.40 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 249: 73 timing endpoints were not constrained during timing analysis
   1    0.5     0.0    0  920902    6234   12600    6113 ( 0.204%)   73114 ( 3.2%)    4.620 -1.615e+04     -4.620      0.000      0.000      N/A
   2    0.5     0.5    9  793751    4488   10453    3826 ( 0.128%)   72919 ( 3.2%)    4.620 -1.648e+04     -4.620      0.000      0.000      N/A
   3    0.4     0.6    9  740370    3623    8850    2962 ( 0.099%)   73923 ( 3.2%)    4.620 -1.646e+04     -4.620      0.000      0.000      N/A
   4    0.4     0.8   12  664473    2972    7575    2192 ( 0.073%)   74873 ( 3.3%)    4.620 -1.661e+04     -4.620      0.000      0.000      N/A
   5    0.4     1.1    9  566674    2382    6377    1590 ( 0.053%)   75987 ( 3.3%)    4.620 -1.659e+04     -4.620      0.000      0.000      N/A
   6    0.3     1.4    8  462019    1810    5100    1082 ( 0.036%)   77155 ( 3.4%)    4.620 -1.665e+04     -4.620      0.000      0.000      N/A
   7    0.3     1.9   12  373289    1268    3742     723 ( 0.024%)   78361 ( 3.4%)    4.620 -1.668e+04     -4.620      0.000      0.000      N/A
   8    0.3     2.4    8  284654     832    2756     420 ( 0.014%)   79127 ( 3.5%)    4.620 -1.670e+04     -4.620      0.000      0.000      N/A
   9    0.2     3.1    4  211657     537    1937     232 ( 0.008%)   79709 ( 3.5%)    4.620 -1.674e+04     -4.620      0.000      0.000      N/A
  10    0.2     4.1    9  153519     280    1071     107 ( 0.004%)   80225 ( 3.5%)    4.620 -1.675e+04     -4.620      0.000      0.000       21
  11    0.2     5.3    6   84160     139     565      38 ( 0.001%)   80453 ( 3.5%)    4.620 -1.675e+04     -4.620      0.000      0.000       18
  12    0.2     6.9    1   40872      52     211      15 ( 0.001%)   80507 ( 3.5%)    4.620 -1.675e+04     -4.620      0.000      0.000       17
  13    0.2     9.0    0   12004      15      59       1 ( 0.000%)   80582 ( 3.5%)    4.620 -1.676e+04     -4.620      0.000      0.000       16
  14    0.2    11.6    0     227       1       1       0 ( 0.000%)   80587 ( 3.5%)    4.620 -1.676e+04     -4.620      0.000      0.000       14
Restoring best routing
Critical path: 4.61971 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1484 ( 11.2%) |*********************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3) 1053 (  8.0%) |***************
[      0.3:      0.4) 2860 ( 21.6%) |*****************************************
[      0.4:      0.5) 3199 ( 24.2%) |**********************************************
[      0.5:      0.6) 2576 ( 19.5%) |*************************************
[      0.6:      0.7) 1540 ( 11.6%) |**********************
[      0.7:      0.8)  488 (  3.7%) |*******
[      0.8:      0.9)   40 (  0.3%) |*
[      0.9:        1)    4 (  0.0%) |
Router Stats: total_nets_routed: 24633 total_connections_routed: 61297 total_heap_pushes: 5308571 total_heap_pops: 1671954 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 5308571 total_external_heap_pops: 1671954 total_external_SOURCE_pushes: 55273 total_external_SOURCE_pops: 36844 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 55273 rt_node_SOURCE_high_fanout_pushes: 163 rt_node_SOURCE_entire_tree_pushes: 55110 total_external_SINK_pushes: 284971 total_external_SINK_pops: 254518 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 505027 total_external_IPIN_pops: 437448 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 55273 total_external_OPIN_pops: 41005 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 30881 rt_node_OPIN_high_fanout_pushes: 162 rt_node_OPIN_entire_tree_pushes: 30719 total_external_CHANX_pushes: 2111704 total_external_CHANX_pops: 474614 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 182339 rt_node_CHANX_high_fanout_pushes: 46091 rt_node_CHANX_entire_tree_pushes: 136248 total_external_CHANY_pushes: 2296323 total_external_CHANY_pops: 427525 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 165848 rt_node_CHANY_high_fanout_pushes: 43072 rt_node_CHANY_entire_tree_pushes: 122776 total_number_of_adding_all_rt: 553537 total_number_of_adding_high_fanout_rt: 6216 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 4646 
# Routing took 4.98 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.12 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 932558179
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1111.5 MiB, delta_rss +0.0 MiB)
