<stg><name>Radix2wECC_Pipeline_VITIS_LOOP_36_2</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="192" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i192 0, i192 %b_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader14:0 %i = load i3 %i_15

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader14:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:2 %icmp_ln36 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:4 %add_ln36 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:5 %br_ln36 = br i1 %icmp_ln36, void %.split48, void %.preheader13.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="3">
<![CDATA[
.split48:1 %i_15_cast11 = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_15_cast11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split48:3 %buff2_addr = getelementptr i32 %buff2, i64 0, i64 %i_15_cast11

]]></Node>
<StgValue><ssdm name="buff2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
.split48:4 %buff2_load = load i3 %buff2_addr

]]></Node>
<StgValue><ssdm name="buff2_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split48:10 %store_ln36 = store i3 %add_ln36, i3 %i_15

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
.split48:4 %buff2_load = load i3 %buff2_addr

]]></Node>
<StgValue><ssdm name="buff2_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="192" op_0_bw="192" op_1_bw="0">
<![CDATA[
.preheader13.preheader.exitStub:0 %b_V_load_1 = load i192 %b_V

]]></Node>
<StgValue><ssdm name="b_V_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
.preheader13.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i192P0A, i192 %b_V_out, i192 %b_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
.preheader13.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="192" op_0_bw="192" op_1_bw="0">
<![CDATA[
.split48:0 %b_V_load = load i192 %b_V

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split48:2 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="192" op_0_bw="32">
<![CDATA[
.split48:5 %zext_ln322 = zext i32 %buff2_load

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split48:6 %shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="192" op_0_bw="8">
<![CDATA[
.split48:7 %zext_ln1691 = zext i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split48:8 %r = shl i192 %zext_ln322, i192 %zext_ln1691

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split48:9 %b_V_1 = or i192 %r, i192 %b_V_load

]]></Node>
<StgValue><ssdm name="b_V_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="192" op_1_bw="192" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split48:11 %store_ln903 = store i192 %b_V_1, i192 %b_V

]]></Node>
<StgValue><ssdm name="store_ln903"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split48:12 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="buff2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="b_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_V_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="b_V" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="i_15" fromId="47" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="52" from="i_15" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_53" to="store_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="b_V" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="56" from="i_15" to="i" fromId="7" toId="11">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="66" from="p_str" to="specpipeline_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="i" to="icmp_ln36" fromId="11" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln36" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="70" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_72" to="empty" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_72" to="empty" fromId="72" toId="14">
</dataflow>
<dataflow id="76" from="i" to="add_ln36" fromId="11" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_77" to="add_ln36" fromId="77" toId="15">
</dataflow>
<dataflow id="79" from="icmp_ln36" to="br_ln36" fromId="13" toId="16">
</dataflow>
<dataflow id="80" from="i" to="i_15_cast11" fromId="11" toId="17">
</dataflow>
<dataflow id="81" from="buff2" to="buff2_addr" fromId="45" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_82" to="buff2_addr" fromId="82" toId="18">
</dataflow>
<dataflow id="84" from="i_15_cast11" to="buff2_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="buff2_addr" to="buff2_load" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="add_ln36" to="store_ln36" fromId="15" toId="20">
</dataflow>
<dataflow id="87" from="i_15" to="store_ln36" fromId="7" toId="20">
</dataflow>
<dataflow id="88" from="buff2_addr" to="buff2_load" fromId="18" toId="21">
</dataflow>
<dataflow id="89" from="b_V" to="b_V_load" fromId="6" toId="22">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="90" toId="23">
</dataflow>
<dataflow id="93" from="empty_18" to="specloopname_ln31" fromId="92" toId="23">
</dataflow>
<dataflow id="94" from="buff2_load" to="zext_ln322" fromId="21" toId="24">
</dataflow>
<dataflow id="96" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="shl_ln1" fromId="95" toId="25">
</dataflow>
<dataflow id="97" from="i" to="shl_ln1" fromId="11" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_98" to="shl_ln1" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="shl_ln1" to="zext_ln1691" fromId="25" toId="26">
</dataflow>
<dataflow id="101" from="zext_ln322" to="r" fromId="24" toId="27">
</dataflow>
<dataflow id="102" from="zext_ln1691" to="r" fromId="26" toId="27">
</dataflow>
<dataflow id="103" from="r" to="b_V_1" fromId="27" toId="28">
</dataflow>
<dataflow id="104" from="b_V_load" to="b_V_1" fromId="22" toId="28">
</dataflow>
<dataflow id="105" from="b_V_1" to="store_ln903" fromId="28" toId="29">
</dataflow>
<dataflow id="106" from="b_V" to="store_ln903" fromId="6" toId="29">
</dataflow>
<dataflow id="107" from="b_V" to="b_V_load_1" fromId="6" toId="31">
</dataflow>
<dataflow id="109" from="_ssdm_op_Write.ap_auto.i192P0A" to="write_ln0" fromId="108" toId="32">
</dataflow>
<dataflow id="110" from="b_V_out" to="write_ln0" fromId="46" toId="32">
</dataflow>
<dataflow id="111" from="b_V_load_1" to="write_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="icmp_ln36" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="113" from="icmp_ln36" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
