// Seed: 2022193304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  ;
  assign module_1.id_4 = 0;
  integer id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_1 = 32'd90,
    parameter id_5 = 32'd54
) (
    input tri1 _id_0,
    input tri1 _id_1
);
  logic [7:0][-1 'd0 ==  -1  <=  id_0 : 1] id_3;
  initial id_3[(1)>>>-1 : id_1] = id_0;
  logic id_4 = -1'b0, _id_5;
  assign id_4 = 1;
  logic id_6;
  ;
  static logic [1 : id_1] id_7;
  ;
  rnmos #(1) (id_0, id_0, -1, id_1 - -1, 1);
  logic [id_5 : id_0] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_4
  );
endmodule
