
*** Running vivado
    with args -log soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source soc.tcl -notrace
Command: link_design -top soc -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack.dcp' for cell 'call_stk'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory.dcp' for cell 'main_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory.dcp' for cell 'prog_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'sys_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.dcp' for cell 'vga_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2547.543 ; gain = 0.000 ; free physical = 5923 ; free virtual = 25088
INFO: [Netlist 29-17] Analyzing 1552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vga_clk_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2779.438 ; gain = 177.844 ; free physical = 5523 ; free virtual = 24636
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc] for cell 'vga_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc] for cell 'vga_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc] for cell 'vga_clk_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc:57]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc] for cell 'vga_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_late.xdc] for cell 'vga_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_late.xdc] for cell 'vga_clk_gen/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.438 ; gain = 0.000 ; free physical = 5574 ; free virtual = 24667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 760 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 728 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2779.438 ; gain = 231.895 ; free physical = 5575 ; free virtual = 24665
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2843.469 ; gain = 64.031 ; free physical = 5549 ; free virtual = 24642

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 181aaabca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2843.469 ; gain = 0.000 ; free physical = 5551 ; free virtual = 24643

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d5ff0c1032d45dfe.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.039 ; gain = 0.000 ; free physical = 5080 ; free virtual = 24309
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1817f1618

Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5080 ; free virtual = 24309

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10a29e8ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5072 ; free virtual = 24306
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 74 cells
INFO: [Opt 31-1021] In phase Retarget, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ab7c1163

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5071 ; free virtual = 24305
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b73ac375

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5070 ; free virtual = 24304
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Sweep, 985 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19b3de78d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5036 ; free virtual = 24302
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 19b3de78d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5034 ; free virtual = 24300
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: fe862e2c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5032 ; free virtual = 24297
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              74  |                                             74  |
|  Constant propagation         |               1  |              19  |                                             48  |
|  Sweep                        |              16  |              40  |                                            985  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             56  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3042.039 ; gain = 0.000 ; free physical = 5031 ; free virtual = 24297
Ending Logic Optimization Task | Checksum: 169237e0d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 3042.039 ; gain = 43.773 ; free physical = 5031 ; free virtual = 24297

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 8 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 16535eede

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4998 ; free virtual = 24274
Ending Power Optimization Task | Checksum: 16535eede

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3385.977 ; gain = 343.938 ; free physical = 5007 ; free virtual = 24283

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16535eede

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5007 ; free virtual = 24283

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5007 ; free virtual = 24283
Ending Netlist Obfuscation Task | Checksum: b44c0c58

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5007 ; free virtual = 24283
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 3385.977 ; gain = 606.539 ; free physical = 5007 ; free virtual = 24283
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5013 ; free virtual = 24291
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4944 ; free virtual = 24228
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a388bf69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4944 ; free virtual = 24228
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4944 ; free virtual = 24228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'vga/horizontal_cntr/row_done_INST_0' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	vga/vertical_cnter/value_reg[2] {FDRE}
	vga/vertical_cnter/value_reg[3] {FDRE}
	vga/vertical_cnter/value_reg[5] {FDRE}
	vga/vertical_cnter/value_reg[6] {FDRE}
	vga/vertical_cnter/value_reg[8] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b15d1cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4980 ; free virtual = 24268

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dd160889

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4998 ; free virtual = 24272

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dd160889

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4998 ; free virtual = 24272
Phase 1 Placer Initialization | Checksum: 1dd160889

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4998 ; free virtual = 24272

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c45607f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4982 ; free virtual = 24256

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18ef08f5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4982 ; free virtual = 24257

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f243c7be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4982 ; free virtual = 24257

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 553 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 235 nets or LUTs. Breaked 0 LUT, combined 235 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[7]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 52 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 52 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5025 ; free virtual = 24254
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5023 ; free virtual = 24253

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            235  |                   235  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           52  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           52  |            235  |                   248  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13bea21a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5023 ; free virtual = 24252
Phase 2.4 Global Placement Core | Checksum: 8fc9a0cf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5023 ; free virtual = 24252
Phase 2 Global Placement | Checksum: 8fc9a0cf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5023 ; free virtual = 24253

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 52b4d2a5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 24252

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e36e7f5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5020 ; free virtual = 24251

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9ca1529

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 24251

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e3bb76bd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 24251

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fdd420ee

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5023 ; free virtual = 24255

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13439af47

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5018 ; free virtual = 24242

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15847aacb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 24242

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d9f1d519

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5018 ; free virtual = 24242

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b2737c86

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5016 ; free virtual = 24240
Phase 3 Detail Placement | Checksum: 1b2737c86

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5016 ; free virtual = 24240

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 191141463

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.298 | TNS=-334.229 |
Phase 1 Physical Synthesis Initialization | Checksum: 168184a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5011 ; free virtual = 24237
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b1661ee4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5011 ; free virtual = 24237
Phase 4.1.1.1 BUFG Insertion | Checksum: 191141463

Time (s): cpu = 00:01:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5011 ; free virtual = 24237

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.703. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d9c85bfb

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24226

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24226
Phase 4.1 Post Commit Optimization | Checksum: 1d9c85bfb

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24226

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9c85bfb

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24226

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9c85bfb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24226
Phase 4.3 Placer Reporting | Checksum: 1d9c85bfb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24227

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24227

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da4ff08a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24227
Ending Placer Task | Checksum: e904f843

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24227
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5038 ; free virtual = 24241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5017 ; free virtual = 24240
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5025 ; free virtual = 24246
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 5024 ; free virtual = 24245
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.62s |  WALL: 2.33s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4945 ; free virtual = 24195

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-320.176 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fddbdd96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4957 ; free virtual = 24204

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1fddbdd96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4957 ; free virtual = 24204
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-320.176 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 1fddbdd96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4957 ; free virtual = 24204

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 58 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[10].  Did not re-place instance vga/pixel_reg[10]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[3].  Did not re-place instance vga/pixel_reg[3]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[0].  Did not re-place instance vga/pixel_reg[0]
INFO: [Physopt 32-662] Processed net vga/pixel[11].  Did not re-place instance vga/pixel_reg[11]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[8].  Did not re-place instance vga/pixel_reg[8]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[2].  Did not re-place instance vga/pixel_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[1].  Did not re-place instance vga/pixel_reg[1]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[9].  Did not re-place instance vga/pixel_reg[9]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[4].  Did not re-place instance vga/pixel_reg[4]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[5].  Did not re-place instance vga/pixel_reg[5]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[7].  Did not re-place instance vga/pixel_reg[7]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[6].  Did not re-place instance vga/pixel_reg[6]
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14].  Did not re-place instance vga/memory_addr_reg[14]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_1.  Did not re-place instance vga/memory_addr_reg[2]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_1.  Did not re-place instance vga/memory_addr_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_1.  Did not re-place instance vga/memory_addr_reg[10]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_1.  Did not re-place instance vga/memory_addr_reg[1]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN.  Did not re-place instance vga/memory_addr_reg[6]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_1.  Did not re-place instance vga/memory_addr_reg[11]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN.  Did not re-place instance vga/memory_addr_reg[9]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN.  Did not re-place instance vga/memory_addr_reg[4]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_1.  Did not re-place instance vga/memory_addr_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_1.  Did not re-place instance vga/memory_addr_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_1.  Did not re-place instance vga/memory_addr_reg[7]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN.  Did not re-place instance vga/memory_addr_reg[3]_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[10]_repN.  Re-placed instance vga/memory_addr_reg[10]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN.  Did not re-place instance vga/memory_addr_reg[11]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN.  Did not re-place instance vga/memory_addr_reg[5]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN.  Did not re-place instance vga/memory_addr_reg[2]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN.  Did not re-place instance vga/memory_addr_reg[0]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN.  Did not re-place instance vga/memory_addr_reg[7]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_1.  Did not re-place instance vga/memory_addr_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_1.  Did not re-place instance vga/memory_addr_reg[9]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_1.  Did not re-place instance vga/memory_addr_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_1.  Did not re-place instance vga/memory_addr_reg[3]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN.  Did not re-place instance vga/memory_addr_reg[8]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_1.  Did not re-place instance vga/memory_addr_reg[4]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN.  Did not re-place instance vga/memory_addr_reg[1]_replica
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.703 | TNS=-319.775 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4958 ; free virtual = 24195
Phase 4 Single Cell Placement Optimization | Checksum: 20f8da0bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4958 ; free virtual = 24195

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 58 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14].  Did not re-place instance vga/memory_addr_reg[14]/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica/Q
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-319.745 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4956 ; free virtual = 24201
Phase 5 Multi Cell Placement Optimization | Checksum: 1c53dcf7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4956 ; free virtual = 24201

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4956 ; free virtual = 24201
Phase 6 Rewire | Checksum: 1c53dcf7a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4956 ; free virtual = 24201

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[13]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[2]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[5]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[10]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[1]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[6]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[11]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[9]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[4]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[0]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[8]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[7]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[3]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[11]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[5]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[10]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[2]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[0]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[7]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[6]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[9]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[3]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[8]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[4]_repN_1. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 30 nets. Created 168 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 168 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-289.595 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211
Phase 7 Critical Cell Optimization | Checksum: 1925e1dcc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 1925e1dcc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 143 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[3].  Did not re-place instance vga/pixel_reg[3]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[0].  Did not re-place instance vga/pixel_reg[0]
INFO: [Physopt 32-662] Processed net vga/pixel[11].  Did not re-place instance vga/pixel_reg[11]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[8].  Did not re-place instance vga/pixel_reg[8]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[10].  Did not re-place instance vga/pixel_reg[10]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[2].  Did not re-place instance vga/pixel_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[1].  Did not re-place instance vga/pixel_reg[1]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[9].  Did not re-place instance vga/pixel_reg[9]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[4].  Did not re-place instance vga/pixel_reg[4]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[5].  Did not re-place instance vga/pixel_reg[5]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[7].  Did not re-place instance vga/pixel_reg[7]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[6].  Did not re-place instance vga/pixel_reg[6]
INFO: [Physopt 32-663] Processed net vga/pixel_addr[14]_repN.  Re-placed instance vga/memory_addr_reg[14]_replica
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_1.  Did not re-place instance vga/memory_addr_reg[13]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_3.  Did not re-place instance vga/memory_addr_reg[13]_replica_3
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_2.  Did not re-place instance vga/memory_addr_reg[12]_replica_2
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-663] Processed net vga/pixel_addr[14]_repN_1.  Re-placed instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_2.  Re-placed instance vga/memory_addr_reg[13]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_4.  Did not re-place instance vga/memory_addr_reg[3]_replica_4
INFO: [Physopt 32-663] Processed net vga/pixel_addr[8]_repN_4.  Re-placed instance vga/memory_addr_reg[8]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_4.  Did not re-place instance vga/memory_addr_reg[0]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN.  Did not re-place instance vga/memory_addr_reg[1]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_4.  Did not re-place instance vga/memory_addr_reg[9]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_4.  Did not re-place instance vga/memory_addr_reg[11]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_4.  Did not re-place instance vga/memory_addr_reg[4]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_4.  Did not re-place instance vga/memory_addr_reg[2]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN.  Did not re-place instance vga/memory_addr_reg[6]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_4.  Did not re-place instance vga/memory_addr_reg[5]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_4.  Did not re-place instance vga/memory_addr_reg[1]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_5.  Did not re-place instance vga/memory_addr_reg[7]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_3.  Did not re-place instance vga/memory_addr_reg[10]_replica_3
INFO: [Physopt 32-663] Processed net vga/pixel_addr[3]_repN.  Re-placed instance vga/memory_addr_reg[3]_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[9]_repN_5.  Re-placed instance vga/memory_addr_reg[9]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_5.  Did not re-place instance vga/memory_addr_reg[0]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_5.  Did not re-place instance vga/memory_addr_reg[12]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_5.  Did not re-place instance vga/memory_addr_reg[6]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_5.  Did not re-place instance vga/memory_addr_reg[3]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_4.  Did not re-place instance vga/memory_addr_reg[6]_replica_4
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN.  Re-placed instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[7]_repN_1.  Re-placed instance vga/memory_addr_reg[7]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_7.  Did not re-place instance vga/memory_addr_reg[9]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_5.  Did not re-place instance vga/memory_addr_reg[2]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN.  Did not re-place instance vga/memory_addr_reg[4]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_3.  Did not re-place instance vga/memory_addr_reg[7]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN.  Did not re-place instance vga/memory_addr_reg[9]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_3.  Did not re-place instance vga/memory_addr_reg[0]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_2.  Did not re-place instance vga/memory_addr_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_6.  Did not re-place instance vga/memory_addr_reg[0]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_7.  Did not re-place instance vga/memory_addr_reg[0]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_1.  Did not re-place instance vga/memory_addr_reg[0]_replica_1
INFO: [Physopt 32-663] Processed net vga/pixel_addr[3]_repN_1.  Re-placed instance vga/memory_addr_reg[3]_replica_1
INFO: [Physopt 32-663] Processed net vga/pixel_addr[10]_repN.  Re-placed instance vga/memory_addr_reg[10]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_5.  Did not re-place instance vga/memory_addr_reg[11]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_1.  Did not re-place instance vga/memory_addr_reg[2]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_1.  Did not re-place instance vga/memory_addr_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_2.  Did not re-place instance vga/memory_addr_reg[8]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_2.  Did not re-place instance vga/memory_addr_reg[4]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_3.  Did not re-place instance vga/memory_addr_reg[6]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_2.  Did not re-place instance vga/memory_addr_reg[10]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_2.  Did not re-place instance vga/memory_addr_reg[3]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_5.  Did not re-place instance vga/memory_addr_reg[4]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_6.  Did not re-place instance vga/memory_addr_reg[6]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_1.  Did not re-place instance vga/memory_addr_reg[11]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_5.  Did not re-place instance vga/memory_addr_reg[8]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN.  Did not re-place instance vga/memory_addr_reg[2]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_3.  Did not re-place instance vga/memory_addr_reg[3]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_6.  Did not re-place instance vga/memory_addr_reg[3]_replica_6
INFO: [Physopt 32-663] Processed net vga/pixel_addr[4]_repN_3.  Re-placed instance vga/memory_addr_reg[4]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_7.  Did not re-place instance vga/memory_addr_reg[6]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_5.  Did not re-place instance vga/memory_addr_reg[10]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_3.  Did not re-place instance vga/memory_addr_reg[12]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_7.  Did not re-place instance vga/memory_addr_reg[3]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_2.  Did not re-place instance vga/memory_addr_reg[7]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_3.  Did not re-place instance vga/memory_addr_reg[1]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_5.  Did not re-place instance vga/memory_addr_reg[5]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_2.  Did not re-place instance vga/memory_addr_reg[1]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_2.  Did not re-place instance vga/memory_addr_reg[5]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_4.  Did not re-place instance vga/memory_addr_reg[7]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_6.  Did not re-place instance vga/memory_addr_reg[7]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN.  Did not re-place instance vga/memory_addr_reg[7]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_7.  Did not re-place instance vga/memory_addr_reg[7]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_3.  Did not re-place instance vga/memory_addr_reg[9]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_1.  Did not re-place instance vga/memory_addr_reg[10]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_3.  Did not re-place instance vga/memory_addr_reg[11]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_3.  Did not re-place instance vga/memory_addr_reg[2]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_6.  Did not re-place instance vga/memory_addr_reg[11]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_7.  Did not re-place instance vga/memory_addr_reg[4]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_1.  Did not re-place instance vga/memory_addr_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_1.  Did not re-place instance vga/memory_addr_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_3.  Did not re-place instance vga/memory_addr_reg[8]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_6.  Did not re-place instance vga/memory_addr_reg[9]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN.  Did not re-place instance vga/memory_addr_reg[0]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_4.  Did not re-place instance vga/memory_addr_reg[10]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN.  Did not re-place instance vga/memory_addr_reg[11]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_7.  Did not re-place instance vga/memory_addr_reg[11]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_6.  Did not re-place instance vga/memory_addr_reg[12]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_1.  Did not re-place instance vga/memory_addr_reg[1]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_5.  Did not re-place instance vga/memory_addr_reg[1]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_6.  Did not re-place instance vga/memory_addr_reg[2]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_7.  Did not re-place instance vga/memory_addr_reg[2]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_1.  Did not re-place instance vga/memory_addr_reg[4]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_6.  Did not re-place instance vga/memory_addr_reg[4]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_6.  Did not re-place instance vga/memory_addr_reg[8]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_1.  Did not re-place instance vga/memory_addr_reg[9]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_6.  Did not re-place instance vga/memory_addr_reg[10]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_1.  Did not re-place instance vga/memory_addr_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_4.  Did not re-place instance vga/memory_addr_reg[12]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_7.  Did not re-place instance vga/memory_addr_reg[12]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN.  Did not re-place instance vga/memory_addr_reg[5]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_3.  Did not re-place instance vga/memory_addr_reg[5]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_6.  Did not re-place instance vga/memory_addr_reg[5]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN.  Did not re-place instance vga/memory_addr_reg[8]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_7.  Did not re-place instance vga/memory_addr_reg[8]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_2.  Did not re-place instance vga/memory_addr_reg[9]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_7.  Did not re-place instance vga/memory_addr_reg[10]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_2.  Did not re-place instance vga/memory_addr_reg[2]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_7.  Did not re-place instance vga/memory_addr_reg[5]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_2.  Did not re-place instance vga/memory_addr_reg[6]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_2.  Did not re-place instance vga/memory_addr_reg[11]_replica_2
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
INFO: [Physopt 32-663] Processed net vga/pixel_addr[12]_repN.  Re-placed instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-288.722 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24202
Phase 9 Single Cell Placement Optimization | Checksum: 17f45160e

Time (s): cpu = 00:01:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24202

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13].  Did not re-place instance vga/memory_addr_reg[13]/Q
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_1.  Re-placed instance vga/memory_addr_reg[13]_replica_1/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_3.  Did not re-place instance vga/memory_addr_reg[13]_replica_3/Q
INFO: [Physopt 32-663] Processed net vga/pixel_addr[12]_repN_2.  Re-placed instance vga/memory_addr_reg[12]_replica_2/Q
INFO: [Physopt 32-663] Processed net vga/pixel_addr[14]_repN_1.  Re-placed instance vga/memory_addr_reg[14]_replica_1/Q
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_2.  Re-placed instance vga/memory_addr_reg[13]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica/Q
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-288.288 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211
Phase 10 Multi Cell Placement Optimization | Checksum: 24479c3c6

Time (s): cpu = 00:02:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211
Phase 11 Rewire | Checksum: 24479c3c6

Time (s): cpu = 00:02:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4952 ; free virtual = 24211

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 21 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[14]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[13]_repN_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[12]_repN_2. Replicated 1 times.
INFO: [Physopt 32-572] Net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[14]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[13]_repN_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[1]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net vga/pixel_addr[6]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[3]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[2]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[7]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[11]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[8]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[10]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[1]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[5]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 23 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 23 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-285.919 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4949 ; free virtual = 24210
Phase 12 Critical Cell Optimization | Checksum: 1e87542d0

Time (s): cpu = 00:02:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4949 ; free virtual = 24210

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1e87542d0

Time (s): cpu = 00:02:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4949 ; free virtual = 24210

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1e87542d0

Time (s): cpu = 00:02:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4949 ; free virtual = 24209

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 154 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[3].  Did not re-place instance vga/pixel_reg[3]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[0].  Did not re-place instance vga/pixel_reg[0]
INFO: [Physopt 32-662] Processed net vga/pixel[11].  Did not re-place instance vga/pixel_reg[11]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[8].  Did not re-place instance vga/pixel_reg[8]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[10].  Did not re-place instance vga/pixel_reg[10]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[2].  Did not re-place instance vga/pixel_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[1].  Did not re-place instance vga/pixel_reg[1]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[9].  Did not re-place instance vga/pixel_reg[9]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[5].  Did not re-place instance vga/pixel_reg[5]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[4].  Did not re-place instance vga/pixel_reg[4]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[7].  Did not re-place instance vga/pixel_reg[7]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[6].  Did not re-place instance vga/pixel_reg[6]
INFO: [Physopt 32-663] Processed net vga/pixel_addr[14]_repN_2.  Re-placed instance vga/memory_addr_reg[14]_replica_2
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_7.  Re-placed instance vga/memory_addr_reg[13]_replica_7
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_6.  Re-placed instance vga/memory_addr_reg[13]_replica_6
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_8.  Did not re-place instance vga/memory_addr_reg[12]_replica_8
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[12]_repN_2.  Re-placed instance vga/memory_addr_reg[12]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_4.  Did not re-place instance vga/memory_addr_reg[14]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_1.  Re-placed instance vga/memory_addr_reg[13]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_8.  Did not re-place instance vga/memory_addr_reg[13]_replica_8
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_4.  Did not re-place instance vga/memory_addr_reg[3]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_2.  Did not re-place instance vga/memory_addr_reg[13]_replica_2
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_3.  Did not re-place instance vga/memory_addr_reg[14]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_4.  Did not re-place instance vga/memory_addr_reg[0]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_4.  Did not re-place instance vga/memory_addr_reg[9]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_4.  Did not re-place instance vga/memory_addr_reg[11]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_4.  Did not re-place instance vga/memory_addr_reg[4]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_4.  Did not re-place instance vga/memory_addr_reg[2]_replica_4
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_4.  Re-placed instance vga/memory_addr_reg[13]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_4.  Did not re-place instance vga/memory_addr_reg[8]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN.  Did not re-place instance vga/memory_addr_reg[6]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_4.  Did not re-place instance vga/memory_addr_reg[5]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_4.  Did not re-place instance vga/memory_addr_reg[1]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_5.  Did not re-place instance vga/memory_addr_reg[7]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_3.  Did not re-place instance vga/memory_addr_reg[10]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_5.  Did not re-place instance vga/memory_addr_reg[0]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_5.  Did not re-place instance vga/memory_addr_reg[12]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_5.  Did not re-place instance vga/memory_addr_reg[6]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_5.  Did not re-place instance vga/memory_addr_reg[3]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_4.  Did not re-place instance vga/memory_addr_reg[6]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_5.  Did not re-place instance vga/memory_addr_reg[9]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN.  Did not re-place instance vga/memory_addr_reg[3]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_7.  Did not re-place instance vga/memory_addr_reg[9]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_5.  Did not re-place instance vga/memory_addr_reg[2]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN.  Did not re-place instance vga/memory_addr_reg[4]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_3.  Did not re-place instance vga/memory_addr_reg[7]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN.  Did not re-place instance vga/memory_addr_reg[9]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_3.  Did not re-place instance vga/memory_addr_reg[0]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_2.  Did not re-place instance vga/memory_addr_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_6.  Did not re-place instance vga/memory_addr_reg[0]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_7.  Did not re-place instance vga/memory_addr_reg[0]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_1.  Did not re-place instance vga/memory_addr_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_1.  Did not re-place instance vga/memory_addr_reg[7]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_5.  Did not re-place instance vga/memory_addr_reg[11]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_1.  Did not re-place instance vga/memory_addr_reg[2]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_1.  Did not re-place instance vga/memory_addr_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_2.  Did not re-place instance vga/memory_addr_reg[8]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_2.  Did not re-place instance vga/memory_addr_reg[4]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_3.  Did not re-place instance vga/memory_addr_reg[6]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_2.  Did not re-place instance vga/memory_addr_reg[10]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_2.  Did not re-place instance vga/memory_addr_reg[3]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_5.  Did not re-place instance vga/memory_addr_reg[4]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_6.  Did not re-place instance vga/memory_addr_reg[6]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_1.  Did not re-place instance vga/memory_addr_reg[11]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_5.  Did not re-place instance vga/memory_addr_reg[8]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN.  Did not re-place instance vga/memory_addr_reg[2]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_3.  Did not re-place instance vga/memory_addr_reg[3]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_6.  Did not re-place instance vga/memory_addr_reg[3]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_7.  Did not re-place instance vga/memory_addr_reg[6]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_5.  Did not re-place instance vga/memory_addr_reg[10]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_3.  Did not re-place instance vga/memory_addr_reg[12]_replica_3
INFO: [Physopt 32-663] Processed net vga/pixel_addr[3]_repN_1.  Re-placed instance vga/memory_addr_reg[3]_replica_1
INFO: [Physopt 32-663] Processed net vga/pixel_addr[3]_repN_7.  Re-placed instance vga/memory_addr_reg[3]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_2.  Did not re-place instance vga/memory_addr_reg[7]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_3.  Did not re-place instance vga/memory_addr_reg[1]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_5.  Did not re-place instance vga/memory_addr_reg[5]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_2.  Did not re-place instance vga/memory_addr_reg[1]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_2.  Did not re-place instance vga/memory_addr_reg[5]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_4.  Did not re-place instance vga/memory_addr_reg[7]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_6.  Did not re-place instance vga/memory_addr_reg[7]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN.  Did not re-place instance vga/memory_addr_reg[7]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_7.  Did not re-place instance vga/memory_addr_reg[7]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_3.  Did not re-place instance vga/memory_addr_reg[9]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_1.  Did not re-place instance vga/memory_addr_reg[10]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_3.  Did not re-place instance vga/memory_addr_reg[11]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_3.  Did not re-place instance vga/memory_addr_reg[4]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_3.  Did not re-place instance vga/memory_addr_reg[2]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_6.  Did not re-place instance vga/memory_addr_reg[11]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_7.  Did not re-place instance vga/memory_addr_reg[4]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_1.  Did not re-place instance vga/memory_addr_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_1.  Did not re-place instance vga/memory_addr_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_3.  Did not re-place instance vga/memory_addr_reg[8]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_6.  Did not re-place instance vga/memory_addr_reg[9]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN.  Did not re-place instance vga/memory_addr_reg[0]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_4.  Did not re-place instance vga/memory_addr_reg[10]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN.  Did not re-place instance vga/memory_addr_reg[11]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_7.  Did not re-place instance vga/memory_addr_reg[11]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_6.  Did not re-place instance vga/memory_addr_reg[12]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN.  Did not re-place instance vga/memory_addr_reg[1]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_1.  Did not re-place instance vga/memory_addr_reg[1]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_5.  Did not re-place instance vga/memory_addr_reg[1]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_6.  Did not re-place instance vga/memory_addr_reg[1]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_6.  Did not re-place instance vga/memory_addr_reg[2]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_7.  Did not re-place instance vga/memory_addr_reg[2]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_1.  Did not re-place instance vga/memory_addr_reg[4]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_6.  Did not re-place instance vga/memory_addr_reg[4]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_6.  Did not re-place instance vga/memory_addr_reg[8]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_1.  Did not re-place instance vga/memory_addr_reg[9]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN.  Did not re-place instance vga/memory_addr_reg[10]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_6.  Did not re-place instance vga/memory_addr_reg[10]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_1.  Did not re-place instance vga/memory_addr_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_4.  Did not re-place instance vga/memory_addr_reg[12]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_7.  Did not re-place instance vga/memory_addr_reg[12]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_7.  Did not re-place instance vga/memory_addr_reg[1]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN.  Did not re-place instance vga/memory_addr_reg[5]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_3.  Did not re-place instance vga/memory_addr_reg[5]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_6.  Did not re-place instance vga/memory_addr_reg[5]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN.  Did not re-place instance vga/memory_addr_reg[8]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_7.  Did not re-place instance vga/memory_addr_reg[8]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_2.  Did not re-place instance vga/memory_addr_reg[9]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_7.  Did not re-place instance vga/memory_addr_reg[10]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_2.  Did not re-place instance vga/memory_addr_reg[2]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_7.  Did not re-place instance vga/memory_addr_reg[5]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_2.  Did not re-place instance vga/memory_addr_reg[6]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_2.  Did not re-place instance vga/memory_addr_reg[11]_replica_2
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_3.  Did not re-place instance vga/memory_addr_reg[13]_replica_3
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-285.297 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4937 ; free virtual = 24200
Phase 15 Single Cell Placement Optimization | Checksum: 10264413a

Time (s): cpu = 00:02:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4937 ; free virtual = 24200

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
INFO: [Physopt 32-663] Processed net vga/pixel_addr[14]_repN_2.  Re-placed instance vga/memory_addr_reg[14]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_7.  Did not re-place instance vga/memory_addr_reg[13]_replica_7/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_8.  Did not re-place instance vga/memory_addr_reg[12]_replica_8/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_2.  Did not re-place instance vga/memory_addr_reg[12]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1/Q
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_4.  Re-placed instance vga/memory_addr_reg[13]_replica_4/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_4.  Did not re-place instance vga/memory_addr_reg[14]_replica_4/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_8.  Did not re-place instance vga/memory_addr_reg[13]_replica_8/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_2.  Did not re-place instance vga/memory_addr_reg[13]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_1.  Did not re-place instance vga/memory_addr_reg[13]_replica_1/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_3.  Did not re-place instance vga/memory_addr_reg[14]_replica_3/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_6.  Did not re-place instance vga/memory_addr_reg[13]_replica_6/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica/Q
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-285.293 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200
Phase 16 Multi Cell Placement Optimization | Checksum: 1dc98f1be

Time (s): cpu = 00:03:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200
Phase 17 Rewire | Checksum: 1dc98f1be

Time (s): cpu = 00:03:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/pixel_addr[14]_repN_2. Replicated 2 times.
INFO: [Physopt 32-572] Net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net vga/pixel_addr[14]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.698 | TNS=-284.292 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200
Phase 18 Critical Cell Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 16 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 10 nets.  Swapped 102 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 102 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.633 | TNS=-283.050 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200
Phase 27 Critical Pin Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 14d284767

Time (s): cpu = 00:03:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4935 ; free virtual = 24200

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 156 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[0].  Did not re-place instance vga/pixel_reg[0]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[3].  Did not re-place instance vga/pixel_reg[3]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[2].  Did not re-place instance vga/pixel_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[1].  Did not re-place instance vga/pixel_reg[1]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[11].  Did not re-place instance vga/pixel_reg[11]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[9].  Did not re-place instance vga/pixel_reg[9]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[8].  Did not re-place instance vga/pixel_reg[8]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[10].  Did not re-place instance vga/pixel_reg[10]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[5].  Did not re-place instance vga/pixel_reg[5]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[4].  Did not re-place instance vga/pixel_reg[4]
INFO: [Physopt 32-662] Processed net vga/pixel[7].  Did not re-place instance vga/pixel_reg[7]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net vga/pixel[6].  Did not re-place instance vga/pixel_reg[6]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-663] Processed net vga/pixel_addr[13]_repN_4.  Re-placed instance vga/memory_addr_reg[13]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_7.  Did not re-place instance vga/memory_addr_reg[13]_replica_7
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_8.  Did not re-place instance vga/memory_addr_reg[12]_replica_8
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_2.  Did not re-place instance vga/memory_addr_reg[12]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_4.  Did not re-place instance vga/memory_addr_reg[14]_replica_4
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_8.  Did not re-place instance vga/memory_addr_reg[13]_replica_8
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_4.  Did not re-place instance vga/memory_addr_reg[3]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_2.  Did not re-place instance vga/memory_addr_reg[13]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_6.  Did not re-place instance vga/memory_addr_reg[14]_replica_6
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_2.  Did not re-place instance vga/memory_addr_reg[14]_replica_2
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_1.  Did not re-place instance vga/memory_addr_reg[13]_replica_1
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_3.  Did not re-place instance vga/memory_addr_reg[14]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_4.  Did not re-place instance vga/memory_addr_reg[0]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_4.  Did not re-place instance vga/memory_addr_reg[9]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_4.  Did not re-place instance vga/memory_addr_reg[11]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_4.  Did not re-place instance vga/memory_addr_reg[4]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_4.  Did not re-place instance vga/memory_addr_reg[2]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_4.  Did not re-place instance vga/memory_addr_reg[8]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN.  Did not re-place instance vga/memory_addr_reg[6]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_4.  Did not re-place instance vga/memory_addr_reg[5]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_6.  Did not re-place instance vga/memory_addr_reg[13]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_4.  Did not re-place instance vga/memory_addr_reg[1]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_5.  Did not re-place instance vga/memory_addr_reg[7]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_3.  Did not re-place instance vga/memory_addr_reg[10]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_5.  Did not re-place instance vga/memory_addr_reg[0]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_5.  Did not re-place instance vga/memory_addr_reg[12]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_5.  Did not re-place instance vga/memory_addr_reg[6]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_5.  Did not re-place instance vga/memory_addr_reg[3]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_4.  Did not re-place instance vga/memory_addr_reg[6]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_5.  Did not re-place instance vga/memory_addr_reg[9]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN.  Did not re-place instance vga/memory_addr_reg[3]_replica
INFO: [Physopt 32-663] Processed net vga/pixel_addr[9]_repN_7.  Re-placed instance vga/memory_addr_reg[9]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_5.  Did not re-place instance vga/memory_addr_reg[2]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN.  Did not re-place instance vga/memory_addr_reg[4]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_3.  Did not re-place instance vga/memory_addr_reg[7]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN.  Did not re-place instance vga/memory_addr_reg[9]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_3.  Did not re-place instance vga/memory_addr_reg[0]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_2.  Did not re-place instance vga/memory_addr_reg[0]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_6.  Did not re-place instance vga/memory_addr_reg[0]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_7.  Did not re-place instance vga/memory_addr_reg[0]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN_1.  Did not re-place instance vga/memory_addr_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_1.  Did not re-place instance vga/memory_addr_reg[7]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_5.  Did not re-place instance vga/memory_addr_reg[11]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_1.  Did not re-place instance vga/memory_addr_reg[2]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_1.  Did not re-place instance vga/memory_addr_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_2.  Did not re-place instance vga/memory_addr_reg[8]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_2.  Did not re-place instance vga/memory_addr_reg[4]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_3.  Did not re-place instance vga/memory_addr_reg[6]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_2.  Did not re-place instance vga/memory_addr_reg[10]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_2.  Did not re-place instance vga/memory_addr_reg[3]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_5.  Did not re-place instance vga/memory_addr_reg[4]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_6.  Did not re-place instance vga/memory_addr_reg[6]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_1.  Did not re-place instance vga/memory_addr_reg[11]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_5.  Did not re-place instance vga/memory_addr_reg[8]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN.  Did not re-place instance vga/memory_addr_reg[2]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_3.  Did not re-place instance vga/memory_addr_reg[3]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_6.  Did not re-place instance vga/memory_addr_reg[3]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_7.  Did not re-place instance vga/memory_addr_reg[6]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_5.  Did not re-place instance vga/memory_addr_reg[10]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_3.  Did not re-place instance vga/memory_addr_reg[12]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_2.  Did not re-place instance vga/memory_addr_reg[7]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_3.  Did not re-place instance vga/memory_addr_reg[1]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_5.  Did not re-place instance vga/memory_addr_reg[5]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_2.  Did not re-place instance vga/memory_addr_reg[1]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_2.  Did not re-place instance vga/memory_addr_reg[5]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_4.  Did not re-place instance vga/memory_addr_reg[7]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_6.  Did not re-place instance vga/memory_addr_reg[7]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN.  Did not re-place instance vga/memory_addr_reg[7]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[7]_repN_7.  Did not re-place instance vga/memory_addr_reg[7]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_3.  Did not re-place instance vga/memory_addr_reg[9]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_1.  Did not re-place instance vga/memory_addr_reg[10]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_3.  Did not re-place instance vga/memory_addr_reg[11]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_3.  Did not re-place instance vga/memory_addr_reg[4]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_3.  Did not re-place instance vga/memory_addr_reg[2]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_6.  Did not re-place instance vga/memory_addr_reg[11]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_7.  Did not re-place instance vga/memory_addr_reg[4]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_1.  Did not re-place instance vga/memory_addr_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_1.  Did not re-place instance vga/memory_addr_reg[6]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_3.  Did not re-place instance vga/memory_addr_reg[8]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_6.  Did not re-place instance vga/memory_addr_reg[9]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[0]_repN.  Did not re-place instance vga/memory_addr_reg[0]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_4.  Did not re-place instance vga/memory_addr_reg[10]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN.  Did not re-place instance vga/memory_addr_reg[11]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_7.  Did not re-place instance vga/memory_addr_reg[11]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_6.  Did not re-place instance vga/memory_addr_reg[12]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN.  Did not re-place instance vga/memory_addr_reg[1]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_1.  Did not re-place instance vga/memory_addr_reg[1]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_5.  Did not re-place instance vga/memory_addr_reg[1]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_6.  Did not re-place instance vga/memory_addr_reg[1]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_6.  Did not re-place instance vga/memory_addr_reg[2]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_7.  Did not re-place instance vga/memory_addr_reg[2]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_1.  Did not re-place instance vga/memory_addr_reg[3]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_1.  Did not re-place instance vga/memory_addr_reg[4]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[4]_repN_6.  Did not re-place instance vga/memory_addr_reg[4]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_6.  Did not re-place instance vga/memory_addr_reg[8]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_1.  Did not re-place instance vga/memory_addr_reg[9]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN.  Did not re-place instance vga/memory_addr_reg[10]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_6.  Did not re-place instance vga/memory_addr_reg[10]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_1.  Did not re-place instance vga/memory_addr_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_4.  Did not re-place instance vga/memory_addr_reg[12]_replica_4
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_7.  Did not re-place instance vga/memory_addr_reg[12]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[1]_repN_7.  Did not re-place instance vga/memory_addr_reg[1]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[3]_repN_7.  Did not re-place instance vga/memory_addr_reg[3]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN.  Did not re-place instance vga/memory_addr_reg[5]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_3.  Did not re-place instance vga/memory_addr_reg[5]_replica_3
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_6.  Did not re-place instance vga/memory_addr_reg[5]_replica_6
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN.  Did not re-place instance vga/memory_addr_reg[8]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[8]_repN_7.  Did not re-place instance vga/memory_addr_reg[8]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[9]_repN_2.  Did not re-place instance vga/memory_addr_reg[9]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[10]_repN_7.  Did not re-place instance vga/memory_addr_reg[10]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[2]_repN_2.  Did not re-place instance vga/memory_addr_reg[2]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[5]_repN_7.  Did not re-place instance vga/memory_addr_reg[5]_replica_7
INFO: [Physopt 32-662] Processed net vga/pixel_addr[6]_repN_2.  Did not re-place instance vga/memory_addr_reg[6]_replica_2
INFO: [Physopt 32-662] Processed net vga/pixel_addr[11]_repN_2.  Did not re-place instance vga/memory_addr_reg[11]_replica_2
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2].  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_3.  Did not re-place instance vga/memory_addr_reg[13]_replica_3
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.633 | TNS=-282.974 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24203
Phase 29 Single Cell Placement Optimization | Checksum: 17a4b18bb

Time (s): cpu = 00:03:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4986 ; free virtual = 24203

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_4.  Did not re-place instance vga/memory_addr_reg[13]_replica_4/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_7.  Did not re-place instance vga/memory_addr_reg[13]_replica_7/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_8.  Did not re-place instance vga/memory_addr_reg[12]_replica_8/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[12]_repN_2.  Did not re-place instance vga/memory_addr_reg[12]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_4.  Did not re-place instance vga/memory_addr_reg[14]_replica_4/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_8.  Did not re-place instance vga/memory_addr_reg[13]_replica_8/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_2.  Did not re-place instance vga/memory_addr_reg[13]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_6.  Did not re-place instance vga/memory_addr_reg[14]_replica_6/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_2.  Did not re-place instance vga/memory_addr_reg[14]_replica_2/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_1.  Did not re-place instance vga/memory_addr_reg[13]_replica_1/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_3.  Did not re-place instance vga/memory_addr_reg[14]_replica_3/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN_6.  Did not re-place instance vga/memory_addr_reg[13]_replica_6/Q
INFO: [Physopt 32-662] Processed net vga/pixel_addr[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4984 ; free virtual = 24200
Phase 30 Multi Cell Placement Optimization | Checksum: f6d4f670

Time (s): cpu = 00:03:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4984 ; free virtual = 24200

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: f6d4f670

Time (s): cpu = 00:03:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4984 ; free virtual = 24200

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.633 | TNS=-282.974 |
INFO: [Physopt 32-702] Processed net vga/pixel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5/Q
INFO: [Physopt 32-572] Net vga/pixel_addr[14]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/pixel_addr[14]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/pixel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5
INFO: [Physopt 32-662] Processed net vga/pixel_addr[14]_repN_5.  Did not re-place instance vga/memory_addr_reg[14]_replica_5/Q
INFO: [Physopt 32-702] Processed net vga/pixel_addr[14]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.633 | TNS=-282.974 |
Phase 32 Critical Path Optimization | Checksum: fc38c126

Time (s): cpu = 00:04:11 ; elapsed = 00:00:53 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4974 ; free virtual = 24190

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: fc38c126

Time (s): cpu = 00:04:11 ; elapsed = 00:00:53 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4974 ; free virtual = 24190

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-3.633 | TNS=-282.974 | WHS=-0.669 | THS=-92.656 |
INFO: [Physopt 32-45] Identified 14 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 14 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 14 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-3.633 | TNS=-282.974 | WHS=-0.669 | THS=-86.313 |
Phase 34 Hold Fix Optimization | Checksum: 1eef1ea77

Time (s): cpu = 00:04:18 ; elapsed = 00:00:54 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24189
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24189
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.633 | TNS=-282.974 | WHS=-0.669 | THS=-86.313 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          1.972  |            0  |              0  |                    36  |           0  |           4  |  00:00:24  |
|  Multi Cell Placement    |          0.005  |          0.472  |            0  |              0  |                     8  |           0  |           4  |  00:00:08  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |         33.520  |          195  |              0  |                    39  |           0  |           3  |  00:00:15  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.065  |          1.242  |            0  |              0  |                    10  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Total                   |          0.070  |         37.206  |          195  |              0  |                    93  |           0  |          32  |  00:00:50  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          6.344  |          14  |          0  |              14  |           0  |           1  |  00:00:01  |
|  Total                      |          0.000  |          6.344  |          14  |          0  |              14  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24189
Ending Physical Synthesis Task | Checksum: 15d1a2b05

Time (s): cpu = 00:04:18 ; elapsed = 00:00:54 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24189
INFO: [Common 17-83] Releasing license: Implementation
891 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4973 ; free virtual = 24189
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4947 ; free virtual = 24183
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 53906b0c ConstDB: 0 ShapeSum: 18a0d010 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b023e43

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4474 ; free virtual = 23930
Post Restoration Checksum: NetGraph: 1365319b NumContArr: 479d0ca8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5b023e43

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4484 ; free virtual = 23941

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5b023e43

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4450 ; free virtual = 23905

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5b023e43

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4450 ; free virtual = 23909
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 178bcd84b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4505 ; free virtual = 23903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.630 | TNS=-282.142| WHS=-0.643 | THS=-776.711|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d9fdc64d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4472 ; free virtual = 23897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.630 | TNS=-282.071| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 156800520

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4471 ; free virtual = 23897
Phase 2 Router Initialization | Checksum: 17bfcfc75

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4471 ; free virtual = 23897

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00127561 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11763
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11753
  Number of Partially Routed Nets     = 10
  Number of Node Overlaps             = 7


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17bfcfc75

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4471 ; free virtual = 23897
Phase 3 Initial Routing | Checksum: 1494004fc

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.977 ; gain = 0.000 ; free physical = 4450 ; free virtual = 23883
INFO: [Route 35-580] Design has 138 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| vga_mem_clk_vga_pix_clk_gen_1 |vga_clk_vga_pix_clk_gen_1 |                                                                                        vga/pixel_reg[9]/D|
| vga_mem_clk_vga_pix_clk_gen_1 |vga_clk_vga_pix_clk_gen_1 |                                                                                        vga/pixel_reg[1]/D|
| vga_mem_clk_vga_pix_clk_gen_1 |vga_clk_vga_pix_clk_gen_1 |                                                                                       vga/pixel_reg[11]/D|
| vga_mem_clk_vga_pix_clk_gen_1 |vga_clk_vga_pix_clk_gen_1 |                                                                                        vga/pixel_reg[0]/D|
| vga_mem_clk_vga_pix_clk_gen_1 |vga_clk_vga_pix_clk_gen_1 |                                                                                        vga/pixel_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1378
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.704 | TNS=-463.420| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195d5174c

Time (s): cpu = 00:09:41 ; elapsed = 00:06:34 . Memory (MB): peak = 3413.703 ; gain = 27.727 ; free physical = 4518 ; free virtual = 23904

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.654 | TNS=-444.502| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fec6f91e

Time (s): cpu = 00:12:52 ; elapsed = 00:08:46 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4415 ; free virtual = 23876

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.747 | TNS=-445.597| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b8e9360e

Time (s): cpu = 00:15:21 ; elapsed = 00:10:57 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4316 ; free virtual = 23896
Phase 4 Rip-up And Reroute | Checksum: 1b8e9360e

Time (s): cpu = 00:15:21 ; elapsed = 00:10:57 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4316 ; free virtual = 23896

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b56d8792

Time (s): cpu = 00:15:24 ; elapsed = 00:10:58 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4315 ; free virtual = 23896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.654 | TNS=-444.502| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d3060e30

Time (s): cpu = 00:15:25 ; elapsed = 00:10:58 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4315 ; free virtual = 23896

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d3060e30

Time (s): cpu = 00:15:25 ; elapsed = 00:10:58 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4315 ; free virtual = 23896
Phase 5 Delay and Skew Optimization | Checksum: d3060e30

Time (s): cpu = 00:15:25 ; elapsed = 00:10:58 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4315 ; free virtual = 23896

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b4937363

Time (s): cpu = 00:15:29 ; elapsed = 00:11:00 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4314 ; free virtual = 23895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.654 | TNS=-444.500| WHS=-0.581 | THS=-1.136 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1e24b0c4f

Time (s): cpu = 00:15:30 ; elapsed = 00:11:00 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4311 ; free virtual = 23892
Phase 6.1 Hold Fix Iter | Checksum: 1e24b0c4f

Time (s): cpu = 00:15:30 ; elapsed = 00:11:00 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4311 ; free virtual = 23892

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.654 | TNS=-444.500| WHS=-0.581 | THS=-1.136 |

Phase 6.2 Additional Hold Fix | Checksum: 2492c6c5d

Time (s): cpu = 00:15:35 ; elapsed = 00:11:02 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4302 ; free virtual = 23889
WARNING: [Route 35-468] The router encountered 210 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	.. and 200 more pins.

Phase 6 Post Hold Fix | Checksum: 23992557f

Time (s): cpu = 00:15:37 ; elapsed = 00:11:03 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4300 ; free virtual = 23885

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15d6e9b01

Time (s): cpu = 00:15:41 ; elapsed = 00:11:04 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4301 ; free virtual = 23886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.654 | TNS=-444.500| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 15d6e9b01

Time (s): cpu = 00:15:41 ; elapsed = 00:11:04 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4301 ; free virtual = 23886

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.29754 %
  Global Horizontal Routing Utilization  = 6.56937 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 15d6e9b01

Time (s): cpu = 00:15:41 ; elapsed = 00:11:04 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4301 ; free virtual = 23886

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15d6e9b01

Time (s): cpu = 00:15:41 ; elapsed = 00:11:04 . Memory (MB): peak = 3431.703 ; gain = 45.727 ; free physical = 4301 ; free virtual = 23886

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dcade402

Time (s): cpu = 00:15:42 ; elapsed = 00:11:05 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4302 ; free virtual = 23887

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.719 ; gain = 0.000 ; free physical = 4359 ; free virtual = 23944
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.618. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 16f64a173

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 3463.719 ; gain = 0.000 ; free physical = 4399 ; free virtual = 23971
Phase 11 Incr Placement Change | Checksum: 1dcade402

Time (s): cpu = 00:16:33 ; elapsed = 00:11:44 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4399 ; free virtual = 23971

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: cf53cd05

Time (s): cpu = 00:16:35 ; elapsed = 00:11:45 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4399 ; free virtual = 23967

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 9af7503d

Time (s): cpu = 00:16:35 ; elapsed = 00:11:46 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4372 ; free virtual = 23940

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 9af7503d

Time (s): cpu = 00:16:36 ; elapsed = 00:11:46 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4340 ; free virtual = 23908

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 9f12de62

Time (s): cpu = 00:16:36 ; elapsed = 00:11:46 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4340 ; free virtual = 23908

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 182fbe4f1

Time (s): cpu = 00:16:48 ; elapsed = 00:11:50 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4330 ; free virtual = 23898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.620 | TNS=-398.610| WHS=-0.643 | THS=-776.335|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 25016a2a9

Time (s): cpu = 00:17:01 ; elapsed = 00:11:52 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4278 ; free virtual = 23866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.620 | TNS=-398.500| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 174599014

Time (s): cpu = 00:17:01 ; elapsed = 00:11:53 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4278 ; free virtual = 23866
Phase 13 Router Initialization | Checksum: 20ac41967

Time (s): cpu = 00:17:01 ; elapsed = 00:11:53 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4279 ; free virtual = 23866

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 20ac41967

Time (s): cpu = 00:17:02 ; elapsed = 00:11:53 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4271 ; free virtual = 23856
Phase 14 Initial Routing | Checksum: 16f437a31

Time (s): cpu = 00:17:08 ; elapsed = 00:11:54 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 4253 ; free virtual = 23840
INFO: [Route 35-580] Design has 138 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| vga_clk_vga_pix_clk_gen_1 |vga_mem_clk_vga_pix_clk_gen_1 |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]|
| vga_clk_vga_pix_clk_gen_1 |vga_mem_clk_vga_pix_clk_gen_1 |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]|
| vga_clk_vga_pix_clk_gen_1 |vga_mem_clk_vga_pix_clk_gen_1 |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]|
| vga_clk_vga_pix_clk_gen_1 |vga_mem_clk_vga_pix_clk_gen_1 |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]|
| vga_clk_vga_pix_clk_gen_1 |vga_mem_clk_vga_pix_clk_gen_1 |frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.623 | TNS=-447.232| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1c73ef154

Time (s): cpu = 00:21:34 ; elapsed = 00:15:34 . Memory (MB): peak = 3463.719 ; gain = 77.742 ; free physical = 3919 ; free virtual = 23611

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.673 | TNS=-452.022| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 2107dca76

Time (s): cpu = 00:32:45 ; elapsed = 00:25:45 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3993 ; free virtual = 23689
Phase 15 Rip-up And Reroute | Checksum: 2107dca76

Time (s): cpu = 00:32:45 ; elapsed = 00:25:45 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3993 ; free virtual = 23689

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 17b2932b0

Time (s): cpu = 00:32:49 ; elapsed = 00:25:45 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3993 ; free virtual = 23689
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.623 | TNS=-447.232| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 182eeb745

Time (s): cpu = 00:32:50 ; elapsed = 00:25:46 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 4013 ; free virtual = 23708

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 182eeb745

Time (s): cpu = 00:32:50 ; elapsed = 00:25:46 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 4013 ; free virtual = 23708
Phase 16 Delay and Skew Optimization | Checksum: 182eeb745

Time (s): cpu = 00:32:50 ; elapsed = 00:25:46 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 4013 ; free virtual = 23708

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 193ba81b5

Time (s): cpu = 00:32:54 ; elapsed = 00:25:47 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3994 ; free virtual = 23721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.623 | TNS=-447.210| WHS=-0.581 | THS=-1.136 |

Phase 17.1 Hold Fix Iter | Checksum: 19d443baa

Time (s): cpu = 00:32:55 ; elapsed = 00:25:47 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3985 ; free virtual = 23718
WARNING: [Route 35-468] The router encountered 55 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
	frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
	.. and 45 more pins.

Phase 17 Post Hold Fix | Checksum: e3bf4ba1

Time (s): cpu = 00:32:55 ; elapsed = 00:25:48 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3985 ; free virtual = 23718

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 10d09a78e

Time (s): cpu = 00:33:00 ; elapsed = 00:25:49 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3915 ; free virtual = 23667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.623 | TNS=-447.210| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 10d09a78e

Time (s): cpu = 00:33:00 ; elapsed = 00:25:49 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3912 ; free virtual = 23665

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 10d09a78e

Time (s): cpu = 00:33:00 ; elapsed = 00:25:49 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3912 ; free virtual = 23664

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 10d09a78e

Time (s): cpu = 00:33:01 ; elapsed = 00:25:49 . Memory (MB): peak = 3473.754 ; gain = 87.777 ; free physical = 3911 ; free virtual = 23663

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: d2a69fbd

Time (s): cpu = 00:33:02 ; elapsed = 00:25:50 . Memory (MB): peak = 3505.770 ; gain = 119.793 ; free physical = 3907 ; free virtual = 23661

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.624 | TNS=-447.313| WHS=-0.581 | THS=-1.136 |

Phase 22 Post Router Timing | Checksum: e854fa5b

Time (s): cpu = 00:33:14 ; elapsed = 00:25:53 . Memory (MB): peak = 3505.770 ; gain = 119.793 ; free physical = 3891 ; free virtual = 23648
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:33:14 ; elapsed = 00:25:53 . Memory (MB): peak = 3505.770 ; gain = 119.793 ; free physical = 3993 ; free virtual = 23751
INFO: [Common 17-83] Releasing license: Implementation
925 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:33:23 ; elapsed = 00:25:56 . Memory (MB): peak = 3505.770 ; gain = 119.793 ; free physical = 3993 ; free virtual = 23751
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3505.770 ; gain = 0.000 ; free physical = 3974 ; free virtual = 23749
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3553.793 ; gain = 0.000 ; free physical = 4005 ; free virtual = 23768
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
937 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A4)+(A3*(~A4)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/horizontal_cntr/row_done is a gated clock net sourced by a combinational pin vga/horizontal_cntr/row_done_INST_0/O, cell vga/horizontal_cntr/row_done_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT vga/horizontal_cntr/row_done_INST_0 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
vga/vertical_cnter/value_reg[0], vga/vertical_cnter/value_reg[1], vga/vertical_cnter/value_reg[2], vga/vertical_cnter/value_reg[3], vga/vertical_cnter/value_reg[4], vga/vertical_cnter/value_reg[5], vga/vertical_cnter/value_reg[6], vga/vertical_cnter/value_reg[7], vga/vertical_cnter/value_reg[8], vga/vertical_cnter/value_reg[9], vga/vertical_cnter/vblank_reg, and vga/vertical_cnter/vsync_reg
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are ila/inst/ila_core_inst/TRIG_IN_ACK_O, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila/inst/trig_out_ack_reg... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 25 01:37:36 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3618.773 ; gain = 40.969 ; free physical = 4059 ; free virtual = 23742
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 01:37:36 2022...
