Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/ --report-file=bsf:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc_scope_sys.pin_sharer.arbiter.sink2: arbiter.sink2 must be connected to an Avalon-ST source
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.html --report-file=sopcinfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.sopcinfo --report-file=cmp:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.cmp --report-file=qip:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.qip --report-file=svd --report-file=regmap:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.regmap --report-file=debuginfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys --language=VHDL
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc_scope_sys.pin_sharer.arbiter.sink2: arbiter.sink2 must be connected to an Avalon-ST source
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys: Generating sopc_scope_sys "sopc_scope_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 24 connections
Info: merlin_translator_transform: After transform: 13 modules, 52 connections
Info: merlin_domain_transform: After transform: 26 modules, 136 connections
Info: merlin_router_transform: After transform: 33 modules, 164 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 174 connections
Info: merlin_burst_transform: After transform: 37 modules, 182 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 221 connections
Info: merlin_width_transform: After transform: 54 modules, 237 connections
Info: limiter_update_transform: After transform: 54 modules, 239 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 56 modules, 294 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 37 connections
Info: merlin_mm_transform: After transform: 9 modules, 37 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 41 connections
Info: reset_adaptation_transform: After transform: 12 modules, 44 connections
Error: Generation stopped, 10 or more modules remaining
Info: sopc_scope_sys: Done "sopc_scope_sys" with 11 modules, 1 files, 75967 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
