/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_perf_mon_v5_0_19
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_perf_mon_v5_0_19 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_perf_mon_v5_0_19
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_perf_mon_v5_0_19 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_perf_mon_v5_0_19/.cxl.verilog.axi_perf_mon_v5_0_19.axi_perf_mon_v5_0_19.lin64.cmf
