5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd param12.vcd -o param12.cdd -v param12.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param12.v 1 14 1
3 0 foo "main.a" param12.v 16 30 1
2 1 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 A 0 c0000 1 0 31 0 32 17 3 0 0 0 0
1 B 0 c0000 1 0 31 0 32 17 14 0 0 0 0
1 C 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 a 22 6000f 1 0 2 0 3 17 7 7 0 0 0
1 b 23 6000f 1 0 19 0 20 17 fffff fffff 0 0 0
1 c 24 6000f 1 0 3 0 4 17 f f 0 0 0
4 1 1 0 0
3 1 foo.$u1 "main.a.$u1" param12.v 0 28 1
2 2 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 2 11 0 0
3 1 main.$u0 "main.$u0" param12.v 0 12 1
