#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021a18355510 .scope module, "SRLatchGateLeveltb" "SRLatchGateLeveltb" 2 1;
 .timescale 0 0;
v0000021a18438ef0_0 .var "A", 0 0;
v0000021a18438f90_0 .var "B", 0 0;
v0000021a18439030_0 .net "C", 0 0, L_0000021a18355970;  1 drivers
v0000021a184390d0_0 .net "D", 0 0, L_0000021a18323300;  1 drivers
S_0000021a183556a0 .scope module, "dut" "SRLatchGateLevel" 2 5, 3 1 0, S_0000021a18355510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notS";
    .port_info 1 /INPUT 1 "notR";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "notQ";
L_0000021a18355970 .functor NAND 1, v0000021a18438ef0_0, L_0000021a18323300, C4<1>, C4<1>;
L_0000021a18323300 .functor NAND 1, v0000021a18438f90_0, L_0000021a18355970, C4<1>, C4<1>;
v0000021a184381f0_0 .net "Q", 0 0, L_0000021a18355970;  alias, 1 drivers
v0000021a18322b70_0 .net "notQ", 0 0, L_0000021a18323300;  alias, 1 drivers
v0000021a18355830_0 .net "notR", 0 0, v0000021a18438f90_0;  1 drivers
v0000021a183558d0_0 .net "notS", 0 0, v0000021a18438ef0_0;  1 drivers
    .scope S_0000021a18355510;
T_0 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a18438ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a18438f90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a18438ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a18438f90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a18438ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a18438f90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a18438ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a18438f90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000021a18355510;
T_1 ;
    %vpi_call 2 15 "$monitor", "simtime = %g, A =%b, B =%b, C =%b, D =%b", $time, v0000021a18438ef0_0, v0000021a18438f90_0, v0000021a18439030_0, v0000021a184390d0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SRLatchGateLeveltb.v";
    "SRLatchGateLevel.v";
