

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Thu Nov  2 00:53:08 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+------------+-----------+-----------+------------+---------+----------+-----------+---------+------------+-----------+-----+
    |          Modules          | Issue|      |  Latency   |  Latency  | Iteration |            |   Trip  |          |           |         |            |           |     |
    |          & Loops          | Type | Slack|  (cycles)  |    (ns)   |  Latency  |  Interval  |  Count  | Pipelined|   BRAM    |   DSP   |     FF     |    LUT    | URAM|
    +---------------------------+------+------+------------+-----------+-----------+------------+---------+----------+-----------+---------+------------+-----------+-----+
    |+ srcnn                    |     -|  0.00|  6066420713|  6.066e+10|          -|  6066420714|        -|        no|  133 (46%)|  6 (~0%)|   5833 (2%)|  9401 (8%)|    -|
    | + conv1                   |     -|  0.00|  4827573706|  4.828e+10|          -|  4827573706|        -|        no|   40 (13%)|  1 (~0%)|  1042 (~0%)|  2306 (1%)|    -|
    |  o TILE_J                 |     -|  7.30|  4827573705|  4.828e+10|  321838247|           -|       15|        no|          -|        -|           -|          -|    -|
    |   o TILE_I                |     -|  7.30|   321838245|  3.218e+09|   21455883|           -|       15|        no|          -|        -|           -|          -|    -|
    |    o TILE_I.1             |     -|  7.30|         312|  3.120e+03|          1|           -|      312|        no|          -|        -|           -|          -|    -|
    |    o IN_BUFFER_BY         |     -|  7.30|        6925|  6.925e+04|        277|           -|       25|        no|          -|        -|           -|          -|    -|
    |     o IN_BUFFER_BX        |     -|  7.30|         275|  2.750e+03|         11|           -|       25|        no|          -|        -|           -|          -|    -|
    |    o NOUT                 |     -|  7.30|    21365184|  2.137e+08|     333831|           -|       64|        no|          -|        -|           -|          -|    -|
    |     o TY                  |     -|  7.30|      333829|  3.338e+06|      19637|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o TX                 |     -|  7.30|       19635|  1.964e+05|       1155|           -|       17|        no|          -|        -|           -|          -|    -|
    |       o KY                |     -|  7.30|        1152|  1.152e+04|        128|           -|        9|        no|          -|        -|           -|          -|    -|
    |        o KX               |     -|  7.30|         126|  1.260e+03|         14|           -|        9|        no|          -|        -|           -|          -|    -|
    |    o OUT_BUFFER_NOUT      |     -|  7.30|       64960|  6.496e+05|       1015|           -|       64|        no|          -|        -|           -|          -|    -|
    |     o OUT_BUFFER_TY       |     -|  7.30|        1003|  1.003e+04|         59|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o OUT_BUFFER_TX      |     -|  7.30|          51|    510.000|          3|           -|       17|        no|          -|        -|           -|          -|    -|
    |    o TILE_I.5             |     -|  7.30|       18496|  1.850e+05|          1|           -|    18496|        no|          -|        -|           -|          -|    -|
    | + conv2                   |     -|  0.00|   449153806|  4.492e+09|          -|   449153806|        -|        no|   60 (20%)|  2 (~0%)|  1175 (~0%)|  1993 (1%)|    -|
    |  o TJ                     |     -|  7.30|   449153805|  4.492e+09|   29943587|           -|       15|        no|          -|        -|           -|          -|    -|
    |   o TI                    |     -|  7.30|    29943585|  2.994e+08|    1996239|           -|       15|        no|          -|        -|           -|          -|    -|
    |    o TI.1                 |     -|  7.30|       18496|  1.850e+05|          1|           -|    18496|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_109_1     |     -|  7.30|       66496|  6.650e+05|       1039|           -|       64|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_110_2    |     -|  7.30|        1037|  1.037e+04|         61|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o VITIS_LOOP_111_3   |     -|  7.30|          51|    510.000|          3|           -|       17|        no|          -|        -|           -|          -|    -|
    |    o NOUT                 |     -|  7.30|     1869792|  1.870e+07|      58431|           -|       32|        no|          -|        -|           -|          -|    -|
    |     o TY                  |     -|  7.30|       58429|  5.843e+05|       3437|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o TX                 |     -|  7.30|        3435|  3.435e+04|        202|           -|       17|        no|          -|        -|           -|          -|    -|
    |       o NIN               |     -|  7.30|         192|  1.920e+03|          3|           -|       64|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_131_1     |     -|  7.30|       32193|  3.219e+05|       1006|           -|       32|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_132_2    |     -|  7.30|        1003|  1.003e+04|         59|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o VITIS_LOOP_133_3   |     -|  7.30|          51|    510.000|          3|           -|       17|        no|          -|        -|           -|          -|    -|
    |    o TI.5                 |     -|  7.30|        9248|  9.248e+04|          1|           -|     9248|        no|          -|        -|           -|          -|    -|
    | + conv3                   |     -|  0.00|   777078317|  7.771e+09|          -|   777078317|        -|        no|   29 (10%)|  3 (~0%)|  1150 (~0%)|  2375 (2%)|    -|
    |  o VITIS_LOOP_31_1        |     -|  7.30|   775972380|  7.760e+09|   51731492|           -|       15|        no|          -|        -|           -|          -|    -|
    |   o VITIS_LOOP_32_2       |     -|  7.30|    51731490|  5.173e+08|    3448766|           -|       15|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_32_2.1    |     -|  7.30|       14112|  1.411e+05|          1|           -|    14112|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_106_1     |     -|  7.30|      156640|  1.566e+06|       4895|           -|       32|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_107_2    |     -|  7.30|        4893|  4.893e+04|        233|           -|       21|        no|          -|        -|           -|          -|    -|
    |      o VITIS_LOOP_108_3   |     -|  7.30|         231|  2.310e+03|         11|           -|       21|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_48_4      |     -|  7.30|     3276716|  3.277e+07|     192748|           -|       17|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_49_5     |     -|  7.30|      192746|  1.927e+06|      11338|           -|       17|        no|          -|        -|           -|          -|    -|
    |      o VITIS_LOOP_52_6    |     -|  7.30|       11335|  1.134e+05|       2267|           -|        5|        no|          -|        -|           -|          -|    -|
    |       o VITIS_LOOP_53_7   |     -|  7.30|        2265|  2.265e+04|        453|           -|        5|        no|          -|        -|           -|          -|    -|
    |        o VITIS_LOOP_61_8  |     -|  7.30|         451|  4.510e+03|         14|           -|       32|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_128_2     |     -|  7.30|        1003|  1.003e+04|         59|           -|       17|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_129_3    |     -|  7.30|          51|    510.000|          3|           -|       17|        no|          -|        -|           -|          -|    -|
    |    o VITIS_LOOP_32_2.5    |     -|  7.30|         289|  2.890e+03|          1|           -|      289|        no|          -|        -|           -|          -|    -|
    |  o VITIS_LOOP_79_10       |     -|  7.30|     1105935|  1.106e+07|       4337|           -|      255|        no|          -|        -|           -|          -|    -|
    |   o VITIS_LOOP_80_11      |     -|  7.30|        4335|  4.335e+04|         17|           -|      255|        no|          -|        -|           -|          -|    -|
    | o Loop 1                  |     -|  7.30|     8323200|  8.323e+07|          2|           -|  4161600|        no|          -|        -|           -|          -|    -|
    | o Loop 2                  |     -|  7.30|     4161600|  4.162e+07|          2|           -|  2080800|        no|          -|        -|           -|          -|    -|
    | o Loop 3                  |     -|  7.30|      130050|  1.300e+06|          2|           -|    65025|        no|          -|        -|           -|          -|    -|
    +---------------------------+------+------+------------+-----------+-----------+------------+---------+----------+-----------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_ftmap_1        | 0x10   | 32    | W      | Data signal of input_ftmap        |                                                                      |
| s_axi_control | input_ftmap_2        | 0x14   | 32    | W      | Data signal of input_ftmap        |                                                                      |
| s_axi_control | conv1_weights_1      | 0x1c   | 32    | W      | Data signal of conv1_weights      |                                                                      |
| s_axi_control | conv1_weights_2      | 0x20   | 32    | W      | Data signal of conv1_weights      |                                                                      |
| s_axi_control | conv1_biases_1       | 0x28   | 32    | W      | Data signal of conv1_biases       |                                                                      |
| s_axi_control | conv1_biases_2       | 0x2c   | 32    | W      | Data signal of conv1_biases       |                                                                      |
| s_axi_control | conv1_output_ftmap_1 | 0x34   | 32    | W      | Data signal of conv1_output_ftmap |                                                                      |
| s_axi_control | conv1_output_ftmap_2 | 0x38   | 32    | W      | Data signal of conv1_output_ftmap |                                                                      |
| s_axi_control | conv2_weights_1      | 0x40   | 32    | W      | Data signal of conv2_weights      |                                                                      |
| s_axi_control | conv2_weights_2      | 0x44   | 32    | W      | Data signal of conv2_weights      |                                                                      |
| s_axi_control | conv2_biases_1       | 0x4c   | 32    | W      | Data signal of conv2_biases       |                                                                      |
| s_axi_control | conv2_biases_2       | 0x50   | 32    | W      | Data signal of conv2_biases       |                                                                      |
| s_axi_control | conv2_output_ftmap_1 | 0x58   | 32    | W      | Data signal of conv2_output_ftmap |                                                                      |
| s_axi_control | conv2_output_ftmap_2 | 0x5c   | 32    | W      | Data signal of conv2_output_ftmap |                                                                      |
| s_axi_control | conv3_weights_1      | 0x64   | 32    | W      | Data signal of conv3_weights      |                                                                      |
| s_axi_control | conv3_weights_2      | 0x68   | 32    | W      | Data signal of conv3_weights      |                                                                      |
| s_axi_control | conv3_biases_1       | 0x70   | 32    | W      | Data signal of conv3_biases       |                                                                      |
| s_axi_control | conv3_biases_2       | 0x74   | 32    | W      | Data signal of conv3_biases       |                                                                      |
| s_axi_control | output_ftmap_1       | 0x7c   | 32    | W      | Data signal of output_ftmap       |                                                                      |
| s_axi_control | output_ftmap_2       | 0x80   | 32    | W      | Data signal of output_ftmap       |                                                                      |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input_ftmap        | inout     | ap_fixed<24, 2, AP_TRN, AP_WRAP, 0>* |
| conv1_weights      | inout     | ap_fixed<12, 1, AP_TRN, AP_WRAP, 0>* |
| conv1_biases       | inout     | ap_fixed<10, 1, AP_TRN, AP_WRAP, 0>* |
| conv1_output_ftmap | inout     | ap_fixed<32, 3, AP_TRN, AP_WRAP, 0>* |
| conv2_weights      | inout     | ap_fixed<18, 1, AP_TRN, AP_WRAP, 0>* |
| conv2_biases       | inout     | ap_fixed<24, 1, AP_TRN, AP_WRAP, 0>* |
| conv2_output_ftmap | inout     | ap_fixed<32, 3, AP_TRN, AP_WRAP, 0>* |
| conv3_weights      | inout     | ap_fixed<20, 1, AP_TRN, AP_WRAP, 0>* |
| conv3_biases       | inout     | ap_fixed<32, 3, AP_TRN, AP_WRAP, 0>* |
| output_ftmap       | inout     | ap_fixed<32, 3, AP_TRN, AP_WRAP, 0>* |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------+------------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+--------------------+---------------+-----------+----------+------------------------------------------------+
| input_ftmap        | m_axi_gmem    | interface |          |                                                |
| input_ftmap        | s_axi_control | register  | offset   | name=input_ftmap_1 offset=0x10 range=32        |
| input_ftmap        | s_axi_control | register  | offset   | name=input_ftmap_2 offset=0x14 range=32        |
| conv1_weights      | m_axi_gmem    | interface |          |                                                |
| conv1_weights      | s_axi_control | register  | offset   | name=conv1_weights_1 offset=0x1c range=32      |
| conv1_weights      | s_axi_control | register  | offset   | name=conv1_weights_2 offset=0x20 range=32      |
| conv1_biases       | m_axi_gmem    | interface |          |                                                |
| conv1_biases       | s_axi_control | register  | offset   | name=conv1_biases_1 offset=0x28 range=32       |
| conv1_biases       | s_axi_control | register  | offset   | name=conv1_biases_2 offset=0x2c range=32       |
| conv1_output_ftmap | m_axi_gmem    | interface |          |                                                |
| conv1_output_ftmap | s_axi_control | register  | offset   | name=conv1_output_ftmap_1 offset=0x34 range=32 |
| conv1_output_ftmap | s_axi_control | register  | offset   | name=conv1_output_ftmap_2 offset=0x38 range=32 |
| conv2_weights      | m_axi_gmem    | interface |          |                                                |
| conv2_weights      | s_axi_control | register  | offset   | name=conv2_weights_1 offset=0x40 range=32      |
| conv2_weights      | s_axi_control | register  | offset   | name=conv2_weights_2 offset=0x44 range=32      |
| conv2_biases       | m_axi_gmem    | interface |          |                                                |
| conv2_biases       | s_axi_control | register  | offset   | name=conv2_biases_1 offset=0x4c range=32       |
| conv2_biases       | s_axi_control | register  | offset   | name=conv2_biases_2 offset=0x50 range=32       |
| conv2_output_ftmap | m_axi_gmem    | interface |          |                                                |
| conv2_output_ftmap | s_axi_control | register  | offset   | name=conv2_output_ftmap_1 offset=0x58 range=32 |
| conv2_output_ftmap | s_axi_control | register  | offset   | name=conv2_output_ftmap_2 offset=0x5c range=32 |
| conv3_weights      | m_axi_gmem    | interface |          |                                                |
| conv3_weights      | s_axi_control | register  | offset   | name=conv3_weights_1 offset=0x64 range=32      |
| conv3_weights      | s_axi_control | register  | offset   | name=conv3_weights_2 offset=0x68 range=32      |
| conv3_biases       | m_axi_gmem    | interface |          |                                                |
| conv3_biases       | s_axi_control | register  | offset   | name=conv3_biases_1 offset=0x70 range=32       |
| conv3_biases       | s_axi_control | register  | offset   | name=conv3_biases_2 offset=0x74 range=32       |
| output_ftmap       | m_axi_gmem    | interface |          |                                                |
| output_ftmap       | s_axi_control | register  | offset   | name=output_ftmap_1 offset=0x7c range=32       |
| output_ftmap       | s_axi_control | register  | offset   | name=output_ftmap_2 offset=0x80 range=32       |
+--------------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+---------+-------+------------------+----------------------+
| HW Interface | Direction | Length  | Width | Loop             | Loop Location        |
+--------------+-----------+---------+-------+------------------+----------------------+
| m_axi_gmem   | write     | 17      | 32    | OUT_BUFFER_TX    | src/conv1.cpp:117:19 |
| m_axi_gmem   | read      | 64      | 32    | NIN              | src/conv2.cpp:62:11  |
| m_axi_gmem   | read      | 17      | 32    | VITIS_LOOP_111_3 | src/conv2.cpp:111:22 |
| m_axi_gmem   | read      | 32      | 32    | VITIS_LOOP_131_1 | src/conv2.cpp:131:20 |
| m_axi_gmem   | write     | 17      | 32    | VITIS_LOOP_133_3 | src/conv2.cpp:133:22 |
| m_axi_gmem   | write     | 17      | 32    | VITIS_LOOP_129_3 | src/conv3.cpp:129:22 |
| m_axi_gmem   | write     | 4161600 | 32    | anonymous        | src/srcnn.cpp:34:2   |
| m_axi_gmem   | write     | 2080800 | 32    | anonymous        | src/srcnn.cpp:35:2   |
| m_axi_gmem   | write     | 65025   | 32    | anonymous        | src/srcnn.cpp:36:2   |
+--------------+-----------+---------+-------+------------------+----------------------+

* All M_AXI Variable Accesses
+--------------+--------------------+----------------------+-----------+--------------+---------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable           | Access Location      | Direction | Burst Status | Length  | Loop             | Loop Location        | Resolution | Problem                                                                                               |
+--------------+--------------------+----------------------+-----------+--------------+---------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | output_ftmap       | src/conv1.cpp:62:75  | write     | Widen Fail   |         | VITIS_LOOP_129_3 | src/conv3.cpp:129:22 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input_ftmap        | src/conv1.cpp:62:75  | read      | Widen Fail   |         | VITIS_LOOP_111_3 | src/conv2.cpp:111:22 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_weights      | src/conv1.cpp:62:75  | read      | Widen Fail   |         | KX               | src/conv1.cpp:53:10  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output_ftmap       | src/conv1.cpp:62:75  | write     | Fail         |         | VITIS_LOOP_128_2 | src/conv3.cpp:128:21 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | input_ftmap        | src/conv1.cpp:62:75  | read      | Fail         |         | VITIS_LOOP_110_2 | src/conv2.cpp:110:21 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | conv1_weights      | src/conv1.cpp:62:75  | read      | Fail         |         | TX               | src/conv1.cpp:49:9   | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | conv1_weights      | src/conv1.cpp:62:75  | read      | Inferred     | 81      | KY               | src/conv1.cpp:52:10  |            |                                                                                                       |
| m_axi_gmem   | input_ftmap        | src/conv1.cpp:102:34 | read      | Fail         |         | VITIS_LOOP_108_3 | src/conv3.cpp:108:22 | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | input_ftmap        | src/conv1.cpp:102:34 | read      | Fail         |         | IN_BUFFER_BX     | src/conv1.cpp:95:18  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | conv1_biases       | src/conv1.cpp:115:19 | read      | Widen Fail   |         | OUT_BUFFER_NOUT  | src/conv1.cpp:115:19 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_biases       | src/conv1.cpp:115:19 | read      | Fail         |         | TILE_I           | src/conv1.cpp:32:11  | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | conv1_biases       | src/conv1.cpp:115:19 | read      | Inferred     | 64      | OUT_BUFFER_NOUT  | src/conv1.cpp:115:19 |            |                                                                                                       |
| m_axi_gmem   | conv2_weights      | src/conv1.cpp:117:19 | read      | Widen Fail   |         | NIN              | src/conv2.cpp:62:11  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output_ftmap       | src/conv1.cpp:117:19 | write     | Widen Fail   |         | OUT_BUFFER_TX    | src/conv1.cpp:117:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv2_weights      | src/conv1.cpp:117:19 | read      | Fail         |         | TX               | src/conv2.cpp:50:8   | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output_ftmap       | src/conv1.cpp:117:19 | write     | Fail         |         | OUT_BUFFER_TY    | src/conv1.cpp:116:18 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output_ftmap       | src/conv1.cpp:117:19 | write     | Inferred     | 17      | OUT_BUFFER_TX    | src/conv1.cpp:117:19 |            |                                                                                                       |
| m_axi_gmem   | conv2_weights      | src/conv2.cpp:65:74  | read      | Inferred     | 64      | NIN              | src/conv2.cpp:62:11  |            |                                                                                                       |
| m_axi_gmem   | input_ftmap        | src/conv2.cpp:118:34 | read      | Inferred     | 17      | VITIS_LOOP_111_3 | src/conv2.cpp:111:22 |            |                                                                                                       |
| m_axi_gmem   | conv2_biases       | src/conv2.cpp:131:20 | read      | Widen Fail   |         |                  |                      |            | i24 allocated space contains padding. This is unsupported                                             |
| m_axi_gmem   | conv2_biases       | src/conv2.cpp:131:20 | read      | Fail         |         | TI               | src/conv2.cpp:33:6   | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem   | conv2_biases       | src/conv2.cpp:131:20 | read      | Inferred     | 32      | VITIS_LOOP_131_1 | src/conv2.cpp:131:20 |            |                                                                                                       |
| m_axi_gmem   | output_ftmap       | src/conv2.cpp:133:22 | write     | Widen Fail   |         | VITIS_LOOP_133_3 | src/conv2.cpp:133:22 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output_ftmap       | src/conv2.cpp:133:22 | write     | Fail         |         | VITIS_LOOP_132_2 | src/conv2.cpp:132:21 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output_ftmap       | src/conv2.cpp:133:22 | write     | Inferred     | 17      | VITIS_LOOP_133_3 | src/conv2.cpp:133:22 |            |                                                                                                       |
| m_axi_gmem   | conv3_weights      | src/conv3.cpp:62:74  | read      | Fail         |         | VITIS_LOOP_61_8  | src/conv3.cpp:61:23  | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output_ftmap       | src/conv3.cpp:82:28  | write     | Fail         |         | VITIS_LOOP_80_11 | src/conv3.cpp:80:20  | 214-232    | Access store is in the conditional branch                                                             |
| m_axi_gmem   | output_ftmap       | src/conv3.cpp:82:28  | read      | Fail         |         |                  |                      | 214-231    | Access is clobbered by store                                                                          |
| m_axi_gmem   | output_ftmap       | src/conv3.cpp:131:44 | write     | Inferred     | 17      | VITIS_LOOP_129_3 | src/conv3.cpp:129:22 |            |                                                                                                       |
| m_axi_gmem   | conv1_output_ftmap | src/srcnn.cpp:34:2   | write     | Widen Fail   |         | anonymous        | src/srcnn.cpp:34:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv1_output_ftmap | src/srcnn.cpp:34:2   | write     | Inferred     | 4161600 | anonymous        | src/srcnn.cpp:34:2   |            |                                                                                                       |
| m_axi_gmem   | conv2_output_ftmap | src/srcnn.cpp:35:2   | write     | Widen Fail   |         | anonymous        | src/srcnn.cpp:35:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv2_output_ftmap | src/srcnn.cpp:35:2   | write     | Inferred     | 2080800 | anonymous        | src/srcnn.cpp:35:2   |            |                                                                                                       |
| m_axi_gmem   | output_ftmap       | src/srcnn.cpp:36:2   | write     | Widen Fail   |         | anonymous        | src/srcnn.cpp:36:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output_ftmap       | src/srcnn.cpp:36:2   | write     | Inferred     | 65025   | anonymous        | src/srcnn.cpp:36:2   |            |                                                                                                       |
+--------------+--------------------+----------------------+-----------+--------------+---------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                         | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + srcnn                                      | 6   |        |             |     |        |         |
|   empty_65_fu_355_p2                         | -   |        | empty_65    | add | fabric | 0       |
|   empty_69_fu_400_p2                         | -   |        | empty_69    | add | fabric | 0       |
|   empty_73_fu_445_p2                         | -   |        | empty_73    | add | fabric | 0       |
|  + conv1                                     | 1   |        |             |     |        |         |
|    add_ln31_fu_562_p2                        | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln32_fu_586_p2                        | -   |        | add_ln32    | add | fabric | 0       |
|    empty_109_fu_602_p2                       | -   |        | empty_109   | add | fabric | 0       |
|    add_ln94_1_fu_613_p2                      | -   |        | add_ln94_1  | add | fabric | 0       |
|    add_ln94_fu_629_p2                        | -   |        | add_ln94    | add | fabric | 0       |
|    tmp1_fu_635_p2                            | -   |        | tmp1        | add | fabric | 0       |
|    empty_110_fu_645_p2                       | -   |        | empty_110   | add | fabric | 0       |
|    sub_ln102_fu_714_p2                       | -   |        | sub_ln102   | sub | fabric | 0       |
|    add_ln102_2_fu_728_p2                     | -   |        | add_ln102_2 | add | fabric | 0       |
|    add_ln95_fu_749_p2                        | -   |        | add_ln95    | add | fabric | 0       |
|    add_ln98_1_fu_767_p2                      | -   |        | add_ln98_1  | add | fabric | 0       |
|    add_ln98_fu_777_p2                        | -   |        | add_ln98    | add | fabric | 0       |
|    add_ln45_1_fu_873_p2                      | -   |        | add_ln45_1  | add | fabric | 0       |
|    empty_111_fu_895_p2                       | -   |        | empty_111   | add | fabric | 0       |
|    add_ln45_fu_907_p2                        | -   |        | add_ln45    | add | fabric | 0       |
|    add_ln48_1_fu_921_p2                      | -   |        | add_ln48_1  | add | fabric | 0       |
|    add_ln62_7_fu_926_p2                      | -   |        | add_ln62_7  | add | fabric | 0       |
|    empty_112_fu_935_p2                       | -   |        | empty_112   | add | fabric | 0       |
|    empty_114_fu_956_p2                       | -   |        | empty_114   | add | fabric | 0       |
|    add_ln48_fu_968_p2                        | -   |        | add_ln48    | add | fabric | 0       |
|    empty_115_fu_978_p2                       | -   |        | empty_115   | add | fabric | 0       |
|    add_ln49_fu_994_p2                        | -   |        | add_ln49    | add | fabric | 0       |
|    add_ln52_fu_1010_p2                       | -   |        | add_ln52    | add | fabric | 0       |
|    empty_116_fu_1024_p2                      | -   |        | empty_116   | add | fabric | 0       |
|    mul_5ns_6ns_10_1_1_U1                     | -   |        | mul_ln62_2  | mul | auto   | 0       |
|    add_ln53_fu_1050_p2                       | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln57_fu_1056_p2                       | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln62_9_fu_1066_p2                     | -   |        | add_ln62_9  | add | fabric | 0       |
|    add_ln62_8_fu_1071_p2                     | -   |        | add_ln62_8  | add | fabric | 0       |
|    add_ln62_5_fu_1080_p2                     | -   |        | add_ln62_5  | add | fabric | 0       |
|    add_ln62_fu_1109_p2                       | -   |        | add_ln62    | add | fabric | 0       |
|    add_ln62_6_fu_1134_p2                     | -   |        | add_ln62_6  | add | fabric | 0       |
|    mac_muladd_24s_12s_36ns_36_4_1_U2         | 1   |        | mul_ln62    | mul | dsp48  | 3       |
|    mac_muladd_24s_12s_36ns_36_4_1_U2         | 1   |        | add_ln62_4  | add | dsp48  | 3       |
|    add_ln115_5_fu_1192_p2                    | -   |        | add_ln115_5 | add | fabric | 0       |
|    add_ln119_1_fu_1214_p2                    | -   |        | add_ln119_1 | add | fabric | 0       |
|    add_ln115_fu_1226_p2                      | -   |        | add_ln115   | add | fabric | 0       |
|    empty_119_fu_1254_p2                      | -   |        | empty_119   | add | fabric | 0       |
|    empty_120_fu_1279_p2                      | -   |        | empty_120   | add | fabric | 0       |
|    add_ln119_2_fu_1324_p2                    | -   |        | add_ln119_2 | add | fabric | 0       |
|    add_ln119_3_fu_1345_p2                    | -   |        | add_ln119_3 | add | fabric | 0       |
|    add_ln116_fu_1361_p2                      | -   |        | add_ln116   | add | fabric | 0       |
|    empty_122_fu_1367_p2                      | -   |        | empty_122   | add | fabric | 0       |
|    empty_123_fu_1396_p2                      | -   |        | empty_123   | sub | fabric | 0       |
|    tmp12_fu_1420_p2                          | -   |        | tmp12       | add | fabric | 0       |
|    add_ln119_4_fu_1464_p2                    | -   |        | add_ln119_4 | add | fabric | 0       |
|    add_ln117_fu_1480_p2                      | -   |        | add_ln117   | add | fabric | 0       |
|    add_ln119_fu_1490_p2                      | -   |        | add_ln119   | add | fabric | 0       |
|    add_ln120_fu_1495_p2                      | -   |        | add_ln120   | add | fabric | 0       |
|    empty_128_fu_1526_p2                      | -   |        | empty_128   | add | fabric | 0       |
|  + conv2                                     | 2   |        |             |     |        |         |
|    add_ln32_fu_562_p2                        | -   |        | add_ln32    | add | fabric | 0       |
|    add_ln33_fu_582_p2                        | -   |        | add_ln33    | add | fabric | 0       |
|    empty_88_fu_598_p2                        | -   |        | empty_88    | add | fabric | 0       |
|    tmp_fu_623_p2                             | -   |        | tmp         | add | fabric | 0       |
|    add_ln109_1_fu_632_p2                     | -   |        | add_ln109_1 | add | fabric | 0       |
|    add_ln118_fu_654_p2                       | -   |        | add_ln118   | add | fabric | 0       |
|    add_ln109_fu_666_p2                       | -   |        | add_ln109   | add | fabric | 0       |
|    add_ln118_1_fu_676_p2                     | -   |        | add_ln118_1 | add | fabric | 0       |
|    add_ln118_2_fu_697_p2                     | -   |        | add_ln118_2 | add | fabric | 0       |
|    add_ln110_fu_713_p2                       | -   |        | add_ln110   | add | fabric | 0       |
|    empty_89_fu_719_p2                        | -   |        | empty_89    | add | fabric | 0       |
|    empty_90_fu_748_p2                        | -   |        | empty_90    | sub | fabric | 0       |
|    tmp1_fu_758_p2                            | -   |        | tmp1        | add | fabric | 0       |
|    empty_91_fu_767_p2                        | -   |        | empty_91    | add | fabric | 0       |
|    add_ln118_3_fu_796_p2                     | -   |        | add_ln118_3 | add | fabric | 0       |
|    add_ln111_fu_812_p2                       | -   |        | add_ln111   | add | fabric | 0       |
|    empty_93_fu_834_p2                        | -   |        | empty_93    | add | fabric | 0       |
|    add_ln47_fu_846_p2                        | -   |        | add_ln47    | add | fabric | 0       |
|    add_ln49_fu_868_p2                        | -   |        | add_ln49    | add | fabric | 0       |
|    empty_94_fu_906_p2                        | -   |        | empty_94    | add | fabric | 0       |
|    empty_96_fu_927_p2                        | -   |        | empty_96    | add | fabric | 0       |
|    add_ln49_1_fu_939_p2                      | -   |        | add_ln49_1  | add | fabric | 0       |
|    empty_97_fu_949_p2                        | -   |        | empty_97    | add | fabric | 0       |
|    add_ln50_fu_965_p2                        | -   |        | add_ln50    | add | fabric | 0       |
|    add_ln62_fu_1040_p2                       | -   |        | add_ln62    | add | fabric | 0       |
|    mul_32s_18s_49_1_1_U12                    | 2   |        | mul_ln65    | mul | auto   | 0       |
|    add_ln65_fu_1067_p2                       | -   |        | add_ln65    | add | fabric | 0       |
|    tmp2_fu_893_p2                            | -   |        | tmp2        | add | fabric | 0       |
|    add_ln131_2_fu_1099_p2                    | -   |        | add_ln131_2 | add | fabric | 0       |
|    add_ln135_1_fu_1121_p2                    | -   |        | add_ln135_1 | add | fabric | 0       |
|    add_ln131_fu_1089_p2                      | -   |        | add_ln131   | add | fabric | 0       |
|    add_ln135_2_fu_1151_p2                    | -   |        | add_ln135_2 | add | fabric | 0       |
|    add_ln135_3_fu_1172_p2                    | -   |        | add_ln135_3 | add | fabric | 0       |
|    add_ln132_fu_1188_p2                      | -   |        | add_ln132   | add | fabric | 0       |
|    empty_101_fu_1194_p2                      | -   |        | empty_101   | add | fabric | 0       |
|    empty_102_fu_1223_p2                      | -   |        | empty_102   | sub | fabric | 0       |
|    tmp3_fu_1233_p2                           | -   |        | tmp3        | add | fabric | 0       |
|    empty_103_fu_1242_p2                      | -   |        | empty_103   | add | fabric | 0       |
|    add_ln135_4_fu_1271_p2                    | -   |        | add_ln135_4 | add | fabric | 0       |
|    add_ln133_fu_1287_p2                      | -   |        | add_ln133   | add | fabric | 0       |
|    add_ln135_fu_1297_p2                      | -   |        | add_ln135   | add | fabric | 0       |
|    add_ln136_fu_1302_p2                      | -   |        | add_ln136   | add | fabric | 0       |
|    empty_107_fu_1333_p2                      | -   |        | empty_107   | add | fabric | 0       |
|  + conv3                                     | 3   |        |             |     |        |         |
|    add_ln31_fu_619_p2                        | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln32_fu_651_p2                        | -   |        | add_ln32    | add | fabric | 0       |
|    empty_75_fu_667_p2                        | -   |        | empty_75    | add | fabric | 0       |
|    add_ln106_1_fu_678_p2                     | -   |        | add_ln106_1 | add | fabric | 0       |
|    add_ln106_2_fu_684_p2                     | -   |        | add_ln106_2 | add | fabric | 0       |
|    add_ln106_fu_696_p2                       | -   |        | add_ln106   | add | fabric | 0       |
|    add_ln115_fu_706_p2                       | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln115_3_fu_715_p2                     | -   |        | add_ln115_3 | add | fabric | 0       |
|    mul_10ns_6ns_14_1_1_U21                   | -   |        | mul_ln107   | mul | auto   | 0       |
|    add_ln107_fu_741_p2                       | -   |        | add_ln107   | add | fabric | 0       |
|    tmp1_fu_747_p2                            | -   |        | tmp1        | add | fabric | 0       |
|    empty_76_fu_757_p2                        | -   |        | empty_76    | add | fabric | 0       |
|    sub_ln115_fu_826_p2                       | -   |        | sub_ln115   | sub | fabric | 0       |
|    add_ln115_4_fu_836_p2                     | -   |        | add_ln115_4 | add | fabric | 0       |
|    add_ln108_fu_856_p2                       | -   |        | add_ln108   | add | fabric | 0       |
|    add_ln111_1_fu_874_p2                     | -   |        | add_ln111_1 | add | fabric | 0       |
|    add_ln111_fu_884_p2                       | -   |        | add_ln111   | add | fabric | 0       |
|    add_ln115_1_fu_946_p2                     | -   |        | add_ln115_1 | add | fabric | 0       |
|    add_ln115_2_fu_955_p2                     | -   |        | add_ln115_2 | add | fabric | 0       |
|    empty_77_fu_992_p2                        | -   |        | empty_77    | add | fabric | 0       |
|    add_ln48_fu_1004_p2                       | -   |        | add_ln48    | add | fabric | 0       |
|    empty_78_fu_1014_p2                       | -   |        | empty_78    | add | fabric | 0       |
|    add_ln49_fu_1030_p2                       | -   |        | add_ln49    | add | fabric | 0       |
|    add_ln52_fu_1046_p2                       | -   |        | add_ln52    | add | fabric | 0       |
|    empty_79_fu_1052_p2                       | -   |        | empty_79    | add | fabric | 0       |
|    add_ln62_fu_1082_p2                       | -   |        | add_ln62    | add | fabric | 0       |
|    add_ln53_fu_1102_p2                       | -   |        | add_ln53    | add | fabric | 0       |
|    add_ln57_fu_1108_p2                       | -   |        | add_ln57    | add | fabric | 0       |
|    add_ln62_7_fu_1130_p2                     | -   |        | add_ln62_7  | add | fabric | 0       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 | 1   |        | add_ln62_5  | add | dsp48  | 3       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 | 1   |        | mul_ln62    | mul | dsp48  | 3       |
|    ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 | 1   |        | add_ln62_6  | add | dsp48  | 3       |
|    add_ln61_fu_1146_p2                       | -   |        | add_ln61    | add | fabric | 0       |
|    add_ln62_8_fu_1152_p2                     | -   |        | add_ln62_8  | add | fabric | 0       |
|    add_ln62_1_fu_1158_p2                     | -   |        | add_ln62_1  | add | fabric | 0       |
|    mul_32s_20s_51_1_1_U20                    | 2   |        | mul_ln62_1  | mul | auto   | 0       |
|    add_ln62_3_fu_1218_p2                     | -   |        | add_ln62_3  | add | fabric | 0       |
|    add_ln131_fu_1246_p2                      | -   |        | add_ln131   | add | fabric | 0       |
|    add_ln128_fu_1262_p2                      | -   |        | add_ln128   | add | fabric | 0       |
|    empty_81_fu_1268_p2                       | -   |        | empty_81    | add | fabric | 0       |
|    empty_82_fu_1297_p2                       | -   |        | empty_82    | sub | fabric | 0       |
|    add_ln131_1_fu_1356_p2                    | -   |        | add_ln131_1 | add | fabric | 0       |
|    add_ln129_fu_1372_p2                      | -   |        | add_ln129   | add | fabric | 0       |
|    empty_87_fu_1384_p2                       | -   |        | empty_87    | add | fabric | 0       |
|    add_ln79_fu_1404_p2                       | -   |        | add_ln79    | add | fabric | 0       |
|    sub_ln82_fu_1434_p2                       | -   |        | sub_ln82    | sub | fabric | 0       |
|    add_ln80_fu_1450_p2                       | -   |        | add_ln80    | add | fabric | 0       |
|    add_ln82_2_fu_1506_p2                     | -   |        | add_ln82_2  | add | fabric | 0       |
|    add_ln83_fu_1510_p2                       | -   |        | add_ln83    | add | fabric | 0       |
+----------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+--------------------------+------+------+--------+---------------------+---------+------+---------+
| + srcnn                  | 133  | 0    |        |                     |         |      |         |
|  + conv1                 | 40   | 0    |        |                     |         |      |         |
|    input_fm_buffer_2_0_U | 2    | -    |        | input_fm_buffer_2_0 | ram_1p  | auto | 1       |
|    output_fm_buffer_1_U  | 38   | -    |        | output_fm_buffer_1  | ram_1p  | auto | 1       |
|  + conv2                 | 60   | 0    |        |                     |         |      |         |
|    input_fm_buffer_1_U   | 38   | -    |        | input_fm_buffer_1   | ram_1p  | auto | 1       |
|    output_fm_buffer_U    | 22   | -    |        | output_fm_buffer    | ram_1p  | auto | 1       |
|  + conv3                 | 29   | 0    |        |                     |         |      |         |
|    input_fm_buffer_U     | 28   | -    |        | input_fm_buffer     | ram_1p  | auto | 1       |
|    output_fm_buffer_0_U  | 1    | -    |        | output_fm_buffer_0  | ram_1p  | auto | 1       |
+--------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------+-----------------------------------------------+
| Type      | Options                                       | Location                                      |
+-----------+-----------------------------------------------+-----------------------------------------------+
| pipeline  | off                                           | src/conv1.cpp:28 in conv1                     |
| pipeline  | off                                           | src/conv2.cpp:28 in conv2                     |
| pipeline  | off                                           | src/conv3.cpp:28 in conv3                     |
| pipeline  | off                                           | src/srcnn.cpp:19 in srcnn                     |
| interface | m_axi port=input_ftmap offset=slave           | src/srcnn.cpp:22 in srcnn, input_ftmap        |
| interface | m_axi port=conv1_weights offset=slave depth=1 | src/srcnn.cpp:23 in srcnn, conv1_weights      |
| interface | m_axi port=conv1_biases offset=slave depth=1  | src/srcnn.cpp:24 in srcnn, conv1_biases       |
| interface | m_axi port=conv1_output_ftmap offset=slave    | src/srcnn.cpp:25 in srcnn, conv1_output_ftmap |
| interface | m_axi port=conv2_weights offset=slave depth=1 | src/srcnn.cpp:26 in srcnn, conv2_weights      |
| interface | m_axi port=conv2_biases offset=slave depth=1  | src/srcnn.cpp:27 in srcnn, conv2_biases       |
| interface | m_axi port=conv2_output_ftmap offset=slave    | src/srcnn.cpp:28 in srcnn, conv2_output_ftmap |
| interface | m_axi port=conv3_weights offset=slave depth=1 | src/srcnn.cpp:29 in srcnn, conv3_weights      |
| interface | m_axi port=conv3_biases offset=slave depth=1  | src/srcnn.cpp:30 in srcnn, conv3_biases       |
| interface | m_axi port=output_ftmap offset=slave          | src/srcnn.cpp:31 in srcnn, output_ftmap       |
| interface | s_axilite port=return                         | src/srcnn.cpp:32 in srcnn, return             |
+-----------+-----------------------------------------------+-----------------------------------------------+


