{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.891847",
   "Default View_TopLeft":"304,119",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port fclkp_0 -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port fclkn_0 -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace portBus gth_refClkP_i_0 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace portBus gth_refClkN_i_0 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 330 -y 920 -defaultsOSRD
preplace inst rst_ps8_0_96M -pg 1 -lvl 2 -x 840 -y 1300 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 840 -y 1000 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1210 -y 1020 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1460 -y 1030 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -x 1210 -y 80 -defaultsOSRD
preplace inst reg64_0 -pg 1 -lvl 3 -x 1210 -y 540 -defaultsOSRD
preplace inst clkTestTop_0 -pg 1 -lvl 2 -x 840 -y 320 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 20 1010 650 810 1050 940 1370J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 640 930n
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 1 2 660 800 1020
preplace netloc clkTestTop_0_freq_O1 1 2 1 1030 80n
preplace netloc clkTestTop_0_freq_O2 1 2 1 1050 100n
preplace netloc gth_refClkP_i_0_1 1 0 2 NJ 290 NJ
preplace netloc gth_refClkN_i_0_1 1 0 2 NJ 310 NJ
preplace netloc fclkp_0_1 1 0 2 NJ 330 NJ
preplace netloc fclkn_0_1 1 0 2 NJ 350 NJ
preplace netloc clkTestTop_0_fclk_p 1 2 1 1020 60n
preplace netloc reg64_0_ctl_slv_reg0 1 3 1 N 230
preplace netloc clkTestTop_0_freq_O3 1 2 1 N 260
preplace netloc clkTestTop_0_freq_O4 1 2 1 N 280
preplace netloc clkTestTop_0_freq_O5 1 2 1 N 300
preplace netloc clkTestTop_0_freq_O6 1 2 1 N 320
preplace netloc clkTestTop_0_freq_O7 1 2 1 N 340
preplace netloc clkTestTop_0_freq_O8 1 2 1 N 360
preplace netloc clkTestTop_0_freq_O9 1 2 1 N 380
preplace netloc clkTestTop_0_freq_1O 1 2 1 N 400
preplace netloc clkTestTop_0_freq_11 1 2 1 N 420
preplace netloc clkTestTop_0_freq_12 1 2 1 N 440
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 640 870n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 890
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N 1000
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 1020
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 1040 200n
levelinfo -pg 1 0 330 840 1210 1460 1560
pagesize -pg 1 -db -bbox -sgen -200 0 1560 1400
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"4"
}
