#ifndef HSGMII_CSR_PCS_REG
#define HSGMII_CSR_PCS_REG

#define _rg_hsgmii_pcs_ctrol_1 0xa00
#define _rg_hsgmii_pcs_ctrol_2 0xa04
#define _rg_hsgmii_pcs_ctrol_3 0xa08
#define _rg_hsgmii_pcs_ctrol_4 0xa0c
#define _rg_hsgmii_pcs_ctrol_5 0xa10
#define _rg_hsgmii_pcs_ctrol_6 0xa14
#define _rg_hsgmii_pcs_gpii_0 0xa18
#define _rg_hsgmii_mode_probe_sel 0xa1c
#define _rg_hsgmii_mode_interrupt 0xa20
#define _rg_an_sgmii_mode_force 0xa24
#define _rg_hsgmii_pcs_state_1 0xb00
#define _rg_hsgmii_pcs_state_2 0xb04
#define _rg_hsgmii_pcs_state_3 0xb08
#define _rg_hsgmii_pcs_state_4 0xb0c
#define _rg_hsgmii_pcs_state_5 0xb10
#define _rg_hsgmii_pcs_state_6 0xb14
#define _rg_hsgmii_pcs_state_7 0xb18
#define _rg_hsgmii_pcs_state_8 0xb1c
#define _rg_hsgmii_gpii_state_1 0xb20
#define _rg_hsgmii_gpii_state_2 0xb28
#define _rg_hsgmii_gpii_state_3 0xb2c
#define _rg_hsgmii_gpii_state_4 0xb30
#define _rg_hsgmii_gpii_state_5 0xb34
#define _rg_hsgmii_gpii_state_6 0xb38
#define _rg_hsgmii_gpii_state_7 0xb3c
#define _rg_hsgmii_gpii_state_8 0xb40
#define _rg_hsgmii_gpii_state_9 0xb44
#define _rg_hsgmii_gpii_state_10 0xb48
#define _rg_hsgmii_gpii_state_11 0xb4c
#define _rg_hsgmii_gpii_state_12 0xb50
#define _rg_hsgmii_gpii_state_13 0xb54
#define _rg_hsgmii_pcs_state_9 0xb58
#define _rg_hsgmii_pcs_int_state 0xb5c
#define _ro_pcs_tx_pkt 0xb60
#define _ro_an_sgmii_mode 0xb64
#endif