============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:22:33 pm
  Module:                 ms_es_ordered_cas_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs68/A                                           +0     115   
      drc_bufs68/Y          BUFX2             4 10.7   14   +42     156 F 
    ctr/countval[2] 
    g161/A                                                   +0     156   
    g161/Y                  INVX1             1  2.5    0    +3     160 R 
    g159/A                                                   +0     160   
    g159/Y                  OR2X1             2  4.6   34   +46     205 R 
    g157/C                                                   +0     205   
    g157/Y                  NAND3X1           1  1.5   16   +14     220 F 
    drc_bufs/A                                               +0     220   
    drc_bufs/Y              BUFX2             1  1.9    2   +34     254 F 
    g155/C                                                   +0     254   
    g155/Y                  OAI21X1           4  8.9   55   +37     290 R 
    g154/A                                                   +0     290   
    g154/Y                  INVX1             1  1.9    8   +27     318 F 
    g153/C                                                   +0     318   
    g153/Y                  OAI21X1           3  7.4   67   +34     352 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g58/A                                                      +0     352   
  g58/Y                     AND2X1            1 10.3   68   +55     407 R 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      fa0/b 
        g2/B                                                 +0     407   
        g2/YS               FAX1              1  3.4   12   +91     498 F 
      fa0/s 
      ha0/b 
        g17/B                                                +0     498   
        g17/YS              HAX1              2  5.6   24   +62     560 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g364/B                                                 +0     560   
      g364/YC               HAX1              1  8.8   35   +62     622 F 
      g361/B                                                 +0     622   
      g361/YC               FAX1              1  7.1   29   +89     711 F 
      g357/C                                                 +0     711   
      g357/YC               FAX1              1  7.1   29   +82     792 F 
      g353/C                                                 +0     792   
      g353/YC               FAX1              1  7.1   26   +82     874 F 
      g349/C                                                 +0     874   
      g349/YC               FAX1              1 10.9   37   +89     963 F 
      g2/A                                                   +0     963   
      g2/YS                 FAX1              1  2.8   21   +84    1047 R 
      g343/A                                                 +0    1047   
      g343/Y                MUX2X1            1  1.5   14   +23    1070 F 
      g342/A                                                 +0    1070   
      g342/Y                INVX1             1  2.0    0    +2    1071 R 
      countval_reg[5]/D     DFFSR                            +0    1071   
      countval_reg[5]/CLK   setup                       0   +70    1142 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3808ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
