<stg><name>packet_identification</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="3" op_8_bw="0">
<![CDATA[
entry:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 0, i1 %s_axis_V_last_V, i1 0, i3 %s_axis_V_dest_V, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="512" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_V_dest_V, i1 %s_axis_V_last_V, i64 %s_axis_V_strb_V, i64 %s_axis_V_keep_V, i512 %s_axis_V_data_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2">
<![CDATA[
entry:7 %pi_fsm_state_load = load i2 %pi_fsm_state

]]></Node>
<StgValue><ssdm name="pi_fsm_state_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
entry:8 %switch_ln188 = switch i2 %pi_fsm_state_load, void %sw.bb.i, i2 2, void %sw.bb63.i, i2 1, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="32">
<![CDATA[
sw.bb47.i:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb47.i:1 %br_ln241 = br i1 %tmp_1_i, void %sw.epilog.i, void %if.then49.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="644" op_0_bw="644" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="0">
<![CDATA[
if.then49.i:0 %empty_16 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="644">
<![CDATA[
if.then49.i:1 %currWord_data_2 = extractvalue i644 %empty_16

]]></Node>
<StgValue><ssdm name="currWord_data_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="644">
<![CDATA[
if.then49.i:2 %currWord_keep_2 = extractvalue i644 %empty_16

]]></Node>
<StgValue><ssdm name="currWord_keep_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="644">
<![CDATA[
if.then49.i:3 %currWord_last_3 = extractvalue i644 %empty_16

]]></Node>
<StgValue><ssdm name="currWord_last_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
if.then49.i:8 %br_ln253 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="32">
<![CDATA[
sw.bb63.i:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb63.i:1 %br_ln256 = br i1 %tmp_2_i, void %sw.epilog.i, void %if.then65.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="644" op_0_bw="644" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="0">
<![CDATA[
if.then65.i:0 %empty_17 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="644">
<![CDATA[
if.then65.i:1 %currWord_last_1 = extractvalue i644 %empty_17

]]></Node>
<StgValue><ssdm name="currWord_last_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="-2"/>
<literal name="tmp_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
if.then65.i:2 %br_ln261 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln190 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="644" op_0_bw="644" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="0">
<![CDATA[
if.then.i:0 %empty = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="644">
<![CDATA[
if.then.i:1 %currWord_data = extractvalue i644 %empty

]]></Node>
<StgValue><ssdm name="currWord_data"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="644">
<![CDATA[
if.then.i:2 %currWord_keep = extractvalue i644 %empty

]]></Node>
<StgValue><ssdm name="currWord_keep"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="644">
<![CDATA[
if.then.i:3 %currWord_last = extractvalue i644 %empty

]]></Node>
<StgValue><ssdm name="currWord_last"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %tmp_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %tmp_5_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i:6 %ethernetType = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_5_i, i8 %tmp_4_i

]]></Node>
<StgValue><ssdm name="ethernetType"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:7 %ipVersion = partselect i4 @_ssdm_op_PartSelect.i4.i512.i32.i32, i512 %currWord_data, i32 116, i32 119

]]></Node>
<StgValue><ssdm name="ipVersion"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:8 %ipProtocol = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="ipProtocol"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
if.then.i:9 %switch_ln196 = switch i16 %ethernetType, void %if.else40.i, i16 2054, void %if.then39.i, i16 2048, void %if.then13.i

]]></Node>
<StgValue><ssdm name="switch_ln196"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then13.i:0 %icmp_ln201 = icmp_eq  i4 %ipVersion, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then13.i:1 %br_ln201 = br i1 %icmp_ln201, void %if.then39.i, void %if.then15.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
if.then15.i:0 %switch_ln202 = switch i8 %ipProtocol, void %if.else40.i, i8 1, void %if.then39.i, i8 6, void %if.then21.i, i8 17, void %if.then25.i

]]></Node>
<StgValue><ssdm name="switch_ln202"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="1"/>
<literal name="ipProtocol" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i:0 %br_ln210 = br void %if.then39.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="1"/>
<literal name="ipProtocol" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.then21.i:0 %br_ln207 = br void %if.then39.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="6"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="1"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2054"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
if.then39.i:0 %tdest_5_ph_i = phi i2 3, void %if.then25.i, i2 2, void %if.then21.i, i2 0, void %if.then.i, i2 0, void %if.then13.i, i2 1, void %if.then15.i

]]></Node>
<StgValue><ssdm name="tdest_5_ph_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="6"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="1"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2054"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then39.i:4 %br_ln230 = br void %if.end41.i

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="!2054"/>
<literal name="icmp_ln201" val="1"/>
<literal name="ipProtocol" val="!1"/>
<literal name="ipProtocol" val="!6"/>
<literal name="ipProtocol" val="!17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="!2054"/>
<literal name="ethernetType" val="!2048"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.else40.i:0 %br_ln0 = br void %if.end41.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end41.i:0 %storemerge_i = phi i2 1, void %if.then39.i, i2 2, void %if.else40.i

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end41.i:3 %select_ln235 = select i1 %currWord_last, i2 0, i2 %storemerge_i

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.end41.i:4 %br_ln238 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
sw.epilog.i:0 %pi_fsm_state_flag_5_i = phi i1 %currWord_last_1, void %if.then65.i, i1 0, void %sw.bb63.i, i1 1, void %if.end41.i, i1 0, void %sw.bb.i, i1 %currWord_last_3, void %if.then49.i, i1 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="pi_fsm_state_flag_5_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0" op_10_bw="2" op_11_bw="0">
<![CDATA[
sw.epilog.i:1 %pi_fsm_state_new_5_i = phi i2 0, void %if.then65.i, i2 0, void %sw.bb63.i, i2 %select_ln235, void %if.end41.i, i2 0, void %sw.bb.i, i2 0, void %if.then49.i, i2 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="pi_fsm_state_new_5_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:2 %br_ln257 = br i1 %pi_fsm_state_flag_5_i, void %packet_identification.exit, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_flag_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln232 = store i2 %pi_fsm_state_new_5_i, i2 %pi_fsm_state

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_flag_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %packet_identification.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2">
<![CDATA[
if.then49.i:4 %sendWord_dest = load i2 %tdest_r

]]></Node>
<StgValue><ssdm name="sendWord_dest"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="586" op_0_bw="586" op_1_bw="2" op_2_bw="7" op_3_bw="1" op_4_bw="64" op_5_bw="512">
<![CDATA[
if.then49.i:5 %tmp_6_i = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %sendWord_dest, i7 0, i1 %currWord_last_3, i64 %currWord_keep_2, i512 %currWord_data_2

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1024" op_0_bw="586">
<![CDATA[
if.then49.i:6 %zext_ln248 = zext i586 %tmp_6_i

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="1"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
if.then49.i:7 %write_ln248 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln248

]]></Node>
<StgValue><ssdm name="write_ln248"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="6"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="1"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2054"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="586" op_0_bw="586" op_1_bw="2" op_2_bw="7" op_3_bw="1" op_4_bw="64" op_5_bw="512">
<![CDATA[
if.then39.i:1 %tmp_7_i = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %tdest_5_ph_i, i7 0, i1 %currWord_last, i64 %currWord_keep, i512 %currWord_data

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="6"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="1"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2054"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1024" op_0_bw="586">
<![CDATA[
if.then39.i:2 %zext_ln228 = zext i586 %tmp_7_i

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="17"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="6"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="ipProtocol" val="1"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2048"/>
<literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="ethernetType" val="2054"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
if.then39.i:3 %write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln228

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end41.i:1 %tdest_5_0_0_0149251_i = phi i2 %tdest_5_ph_i, void %if.then39.i, i2 3, void %if.else40.i

]]></Node>
<StgValue><ssdm name="tdest_5_0_0_0149251_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pi_fsm_state_load" val="!2"/>
<literal name="pi_fsm_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end41.i:2 %store_ln225 = store i2 %tdest_5_0_0_0149251_i, i2 %tdest_r

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
packet_identification.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
