/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [23:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [5:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_82z;
  wire [5:0] celloutsig_0_83z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[67] & in_data[77]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_1_1z = ~(in_data[158] & celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z & in_data[73]);
  assign celloutsig_0_41z = ~celloutsig_0_5z;
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_18z = ~celloutsig_0_15z[0];
  assign celloutsig_0_30z = ~celloutsig_0_26z[1];
  assign celloutsig_0_32z = ~celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_2z[0] ^ celloutsig_1_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[41];
  assign celloutsig_0_14z = celloutsig_0_0z ^ celloutsig_0_12z;
  assign celloutsig_0_27z = celloutsig_0_4z ^ celloutsig_0_25z[4];
  assign celloutsig_0_21z = ~(celloutsig_0_16z[5] ^ celloutsig_0_19z[0]);
  assign celloutsig_0_83z = { celloutsig_0_19z[4:2], celloutsig_0_82z } / { 1'h1, celloutsig_0_42z[4:0] };
  assign celloutsig_0_8z = { in_data[69:65], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[76:68], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_2z = { in_data[126:125], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_33z = { celloutsig_0_23z[2:0], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_32z };
  assign celloutsig_0_4z = in_data[43:31] > { in_data[67:64], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_8z[14:10], celloutsig_0_41z } > { celloutsig_0_26z[4:0], celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[124:120] > in_data[114:110];
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } > { celloutsig_0_8z[2], celloutsig_0_2z, 1'h0, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_10z, 1'h0, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z } > { celloutsig_0_8z[0], celloutsig_0_4z, celloutsig_0_0z, 1'h0, celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_8z[13:12], celloutsig_0_41z, celloutsig_0_4z } > celloutsig_0_23z;
  assign celloutsig_1_7z = celloutsig_1_3z[6:0] * { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_3z[6:4] * { celloutsig_1_7z[4], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_8z[10:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_41z, celloutsig_0_12z, 1'h0, celloutsig_0_41z, 1'h0, celloutsig_0_5z };
  assign celloutsig_0_26z = celloutsig_0_11z[7:2] * { celloutsig_0_11z[3:0], celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_13z[2];
  assign celloutsig_0_2z = celloutsig_0_0z & in_data[36];
  assign celloutsig_1_13z = { celloutsig_1_2z[2:1], celloutsig_1_0z } << { in_data[171], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_8z << { celloutsig_1_8z[2:1], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z[4:0], celloutsig_1_4z } << { celloutsig_1_7z[6:4], celloutsig_1_14z };
  assign celloutsig_0_15z = { celloutsig_0_11z[7:3], celloutsig_0_10z, celloutsig_0_3z } << { celloutsig_0_11z[7:5], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_15z[3:0], celloutsig_0_13z, celloutsig_0_3z } << { 1'h0, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_25z = in_data[73:68] << celloutsig_0_16z[8:3];
  assign celloutsig_0_82z = { celloutsig_0_52z[1], celloutsig_0_53z, celloutsig_0_1z } ~^ { celloutsig_0_33z[9], celloutsig_0_1z, celloutsig_0_53z };
  assign celloutsig_0_11z = { in_data[74:64], celloutsig_0_41z, celloutsig_0_3z } ~^ celloutsig_0_8z[13:1];
  assign celloutsig_0_52z = { celloutsig_0_33z[23:16], celloutsig_0_32z, celloutsig_0_41z } ^ { celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_1_3z = { in_data[155:152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } ^ in_data[169:160];
  assign celloutsig_0_23z = celloutsig_0_15z[3:0] ^ celloutsig_0_16z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_42z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_42z = in_data[86:81];
  assign celloutsig_0_19z[7] = ~ in_data[22];
  assign celloutsig_0_19z[8] = ~ in_data[23];
  assign { celloutsig_0_19z[6:0], celloutsig_0_19z[9] } = { celloutsig_0_15z, celloutsig_0_41z } ~^ { celloutsig_0_17z, celloutsig_0_13z, in_data[24] };
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
