{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000234789,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.87431e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.63077e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.87431e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 18.768,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 72.5696,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 120.115,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 11.2608,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 5.0048,
	"finish__design__instance__count__class:sequential_cell": 33,
	"finish__design__instance__area__class:sequential_cell": 828.294,
	"finish__design__instance__count__class:multi_input_combinational_cell": 76,
	"finish__design__instance__area__class:multi_input_combinational_cell": 673.146,
	"finish__design__instance__count": 146,
	"finish__design__instance__area": 1729.16,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.19173,
	"finish__clock__skew__setup": 0.00679395,
	"finish__clock__skew__hold": 0.00679395,
	"finish__timing__drv__max_slew_limit": 0.596336,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.856225,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000447122,
	"finish__power__switching__total": 0.000152981,
	"finish__power__leakage__total": 8.39208e-10,
	"finish__power__total": 0.000600104,
	"finish__design__io": 25,
	"finish__design__die__area": 4025.27,
	"finish__design__core__area": 3468.33,
	"finish__design__instance__count": 192,
	"finish__design__instance__area": 1786.71,
	"finish__design__instance__count__stdcell": 192,
	"finish__design__instance__area__stdcell": 1786.71,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.515152,
	"finish__design__instance__utilization__stdcell": 0.515152,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2772,
	"finish__design__sites:unithd": 2772,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}