Running file test.elf.
ELF Entry @ 0x80000000
begin_signature: 0x80002010
CSR mstatus <- 0x00000000 (input: 0x00000000)
mem[X,0x00001000] -> 0x0297
mem[X,0x00001002] -> 0x0000
[0] [M]: 0x00001000 (0x00000297) auipc t0, 0x0
x5 <- 0x00001000

mem[X,0x00001004] -> 0x8593
mem[X,0x00001006] -> 0x0202
[1] [M]: 0x00001004 (0x02028593) addi a1, t0, 0x20
x11 <- 0x00001020

mem[X,0x00001008] -> 0x2573
mem[X,0x0000100A] -> 0xF140
[2] [M]: 0x00001008 (0xF1402573) csrrs a0, mhartid, zero
CSR mhartid -> 0x00000000
x10 <- 0x00000000

mem[X,0x0000100C] -> 0xA283
mem[X,0x0000100E] -> 0x0182
[3] [M]: 0x0000100C (0x0182A283) lw t0, 0x18(t0)
mem[R,0x00001018] -> 0x80000000
x5 <- 0x80000000

mem[X,0x00001010] -> 0x8067
mem[X,0x00001012] -> 0x0002
[4] [M]: 0x00001010 (0x00028067) jalr zero, 0x0(t0)

mem[X,0x80000000] -> 0x006F
mem[X,0x80000002] -> 0x0080
[5] [M]: 0x80000000 (0x0080006F) jal zero, 0x8

mem[X,0x80000008] -> 0x0297
mem[X,0x8000000A] -> 0x0000
[6] [M]: 0x80000008 (0x00000297) auipc t0, 0x0
x5 <- 0x80000008

mem[X,0x8000000C] -> 0x8293
mem[X,0x8000000E] -> 0x0C02
[7] [M]: 0x8000000C (0x0C028293) addi t0, t0, 0xc0
x5 <- 0x800000C8

mem[X,0x80000010] -> 0x9073
mem[X,0x80000012] -> 0x3052
[8] [M]: 0x80000010 (0x30529073) csrrw zero, mtvec, t0
CSR mtvec <- 0x800000C8 (input: 0x800000C8)

mem[X,0x80000014] -> 0x0297
mem[X,0x80000016] -> 0x0000
[9] [M]: 0x80000014 (0x00000297) auipc t0, 0x0
x5 <- 0x80000014

mem[X,0x80000018] -> 0x8293
mem[X,0x8000001A] -> 0x1282
[10] [M]: 0x80000018 (0x12828293) addi t0, t0, 0x128
x5 <- 0x8000013C

mem[X,0x8000001C] -> 0x9073
mem[X,0x8000001E] -> 0x1052
[11] [M]: 0x8000001C (0x10529073) csrrw zero, stvec, t0
CSR stvec <- 0x8000013C (input: 0x8000013C)

mem[X,0x80000020] -> 0x00EF
mem[X,0x80000022] -> 0x0240
[12] [M]: 0x80000020 (0x024000EF) jal ra, 0x24
x1 <- 0x80000024

mem[X,0x80000044] -> 0x0293
mem[X,0x80000046] -> 0x0000
[13] [M]: 0x80000044 (0x00000293) addi t0, zero, 0x0
x5 <- 0x00000000

mem[X,0x80000048] -> 0x0313
mem[X,0x8000004A] -> 0x0040
[14] [M]: 0x80000048 (0x00400313) addi t1, zero, 0x4
x6 <- 0x00000004

mem[X,0x8000004C] -> 0x0513
mem[X,0x8000004E] -> 0x0000
[15] [M]: 0x8000004C (0x00000513) addi a0, zero, 0x0
x10 <- 0x00000000

mem[X,0x80000050] -> 0xDA63
mem[X,0x80000052] -> 0x0262
[16] [M]: 0x80000050 (0x0262DA63) bge t0, t1, 0x34

mem[X,0x80000054] -> 0x1533
mem[X,0x80000056] -> 0x0055
[17] [M]: 0x80000054 (0x00551533) sll a0, a0, t0
x10 <- 0x00000000

mem[X,0x80000058] -> 0x23F3
mem[X,0x8000005A] -> 0x3000
[18] [M]: 0x80000058 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x00000000
x7 <- 0x00000000

mem[X,0x8000005C] -> 0x9E13
mem[X,0x8000005E] -> 0x00D2
[19] [M]: 0x8000005C (0x00D29E13) slli t3, t0, 0xd
x28 <- 0x00000000

mem[X,0x80000060] -> 0xE3B3
mem[X,0x80000062] -> 0x01C3
[20] [M]: 0x80000060 (0x01C3E3B3) or t2, t2, t3
x7 <- 0x00000000

mem[X,0x80000064] -> 0x9073
mem[X,0x80000066] -> 0x3003
[21] [M]: 0x80000064 (0x30039073) csrrw zero, mstatus, t2
CSR mstatus <- 0x00000000 (input: 0x00000000)

mem[X,0x80000068] -> 0x23F3
mem[X,0x8000006A] -> 0x3000
[22] [M]: 0x80000068 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x00000000
x7 <- 0x00000000

mem[X,0x8000006C] -> 0x0E37
mem[X,0x8000006E] -> 0x8000
[23] [M]: 0x8000006C (0x80000E37) lui t3, -0x80000
x28 <- 0x80000000

mem[X,0x80000070] -> 0xFE33
mem[X,0x80000072] -> 0x01C3
[24] [M]: 0x80000070 (0x01C3FE33) and t3, t2, t3
x28 <- 0x00000000

mem[X,0x80000074] -> 0x5E13
mem[X,0x80000076] -> 0x01FE
[25] [M]: 0x80000074 (0x01FE5E13) srli t3, t3, 0x1f
x28 <- 0x00000000

mem[X,0x80000078] -> 0x6533
mem[X,0x8000007A] -> 0x01C5
[26] [M]: 0x80000078 (0x01C56533) or a0, a0, t3
x10 <- 0x00000000

mem[X,0x8000007C] -> 0x8293
mem[X,0x8000007E] -> 0x0012
[27] [M]: 0x8000007C (0x00128293) addi t0, t0, 0x1
x5 <- 0x00000001

mem[X,0x80000080] -> 0xF06F
mem[X,0x80000082] -> 0xFD1F
[28] [M]: 0x80000080 (0xFD1FF06F) jal zero, -0x30

mem[X,0x80000050] -> 0xDA63
mem[X,0x80000052] -> 0x0262
[29] [M]: 0x80000050 (0x0262DA63) bge t0, t1, 0x34

mem[X,0x80000054] -> 0x1533
mem[X,0x80000056] -> 0x0055
[30] [M]: 0x80000054 (0x00551533) sll a0, a0, t0
x10 <- 0x00000000

mem[X,0x80000058] -> 0x23F3
mem[X,0x8000005A] -> 0x3000
[31] [M]: 0x80000058 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x00000000
x7 <- 0x00000000

mem[X,0x8000005C] -> 0x9E13
mem[X,0x8000005E] -> 0x00D2
[32] [M]: 0x8000005C (0x00D29E13) slli t3, t0, 0xd
x28 <- 0x00002000

mem[X,0x80000060] -> 0xE3B3
mem[X,0x80000062] -> 0x01C3
[33] [M]: 0x80000060 (0x01C3E3B3) or t2, t2, t3
x7 <- 0x00002000

mem[X,0x80000064] -> 0x9073
mem[X,0x80000066] -> 0x3003
[34] [M]: 0x80000064 (0x30039073) csrrw zero, mstatus, t2
CSR mstatus <- 0x00002000 (input: 0x00002000)

mem[X,0x80000068] -> 0x23F3
mem[X,0x8000006A] -> 0x3000
[35] [M]: 0x80000068 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x00002000
x7 <- 0x00002000

mem[X,0x8000006C] -> 0x0E37
mem[X,0x8000006E] -> 0x8000
[36] [M]: 0x8000006C (0x80000E37) lui t3, -0x80000
x28 <- 0x80000000

mem[X,0x80000070] -> 0xFE33
mem[X,0x80000072] -> 0x01C3
[37] [M]: 0x80000070 (0x01C3FE33) and t3, t2, t3
x28 <- 0x00000000

mem[X,0x80000074] -> 0x5E13
mem[X,0x80000076] -> 0x01FE
[38] [M]: 0x80000074 (0x01FE5E13) srli t3, t3, 0x1f
x28 <- 0x00000000

mem[X,0x80000078] -> 0x6533
mem[X,0x8000007A] -> 0x01C5
[39] [M]: 0x80000078 (0x01C56533) or a0, a0, t3
x10 <- 0x00000000

mem[X,0x8000007C] -> 0x8293
mem[X,0x8000007E] -> 0x0012
[40] [M]: 0x8000007C (0x00128293) addi t0, t0, 0x1
x5 <- 0x00000002

mem[X,0x80000080] -> 0xF06F
mem[X,0x80000082] -> 0xFD1F
[41] [M]: 0x80000080 (0xFD1FF06F) jal zero, -0x30

mem[X,0x80000050] -> 0xDA63
mem[X,0x80000052] -> 0x0262
[42] [M]: 0x80000050 (0x0262DA63) bge t0, t1, 0x34

mem[X,0x80000054] -> 0x1533
mem[X,0x80000056] -> 0x0055
[43] [M]: 0x80000054 (0x00551533) sll a0, a0, t0
x10 <- 0x00000000

mem[X,0x80000058] -> 0x23F3
mem[X,0x8000005A] -> 0x3000
[44] [M]: 0x80000058 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x00002000
x7 <- 0x00002000

mem[X,0x8000005C] -> 0x9E13
mem[X,0x8000005E] -> 0x00D2
[45] [M]: 0x8000005C (0x00D29E13) slli t3, t0, 0xd
x28 <- 0x00004000

mem[X,0x80000060] -> 0xE3B3
mem[X,0x80000062] -> 0x01C3
[46] [M]: 0x80000060 (0x01C3E3B3) or t2, t2, t3
x7 <- 0x00006000

mem[X,0x80000064] -> 0x9073
mem[X,0x80000066] -> 0x3003
[47] [M]: 0x80000064 (0x30039073) csrrw zero, mstatus, t2
CSR mstatus <- 0x80006000 (input: 0x00006000)

mem[X,0x80000068] -> 0x23F3
mem[X,0x8000006A] -> 0x3000
[48] [M]: 0x80000068 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x80006000
x7 <- 0x80006000

mem[X,0x8000006C] -> 0x0E37
mem[X,0x8000006E] -> 0x8000
[49] [M]: 0x8000006C (0x80000E37) lui t3, -0x80000
x28 <- 0x80000000

mem[X,0x80000070] -> 0xFE33
mem[X,0x80000072] -> 0x01C3
[50] [M]: 0x80000070 (0x01C3FE33) and t3, t2, t3
x28 <- 0x80000000

mem[X,0x80000074] -> 0x5E13
mem[X,0x80000076] -> 0x01FE
[51] [M]: 0x80000074 (0x01FE5E13) srli t3, t3, 0x1f
x28 <- 0x00000001

mem[X,0x80000078] -> 0x6533
mem[X,0x8000007A] -> 0x01C5
[52] [M]: 0x80000078 (0x01C56533) or a0, a0, t3
x10 <- 0x00000001

mem[X,0x8000007C] -> 0x8293
mem[X,0x8000007E] -> 0x0012
[53] [M]: 0x8000007C (0x00128293) addi t0, t0, 0x1
x5 <- 0x00000003

mem[X,0x80000080] -> 0xF06F
mem[X,0x80000082] -> 0xFD1F
[54] [M]: 0x80000080 (0xFD1FF06F) jal zero, -0x30

mem[X,0x80000050] -> 0xDA63
mem[X,0x80000052] -> 0x0262
[55] [M]: 0x80000050 (0x0262DA63) bge t0, t1, 0x34

mem[X,0x80000054] -> 0x1533
mem[X,0x80000056] -> 0x0055
[56] [M]: 0x80000054 (0x00551533) sll a0, a0, t0
x10 <- 0x00000008

mem[X,0x80000058] -> 0x23F3
mem[X,0x8000005A] -> 0x3000
[57] [M]: 0x80000058 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x80006000
x7 <- 0x80006000

mem[X,0x8000005C] -> 0x9E13
mem[X,0x8000005E] -> 0x00D2
[58] [M]: 0x8000005C (0x00D29E13) slli t3, t0, 0xd
x28 <- 0x00006000

mem[X,0x80000060] -> 0xE3B3
mem[X,0x80000062] -> 0x01C3
[59] [M]: 0x80000060 (0x01C3E3B3) or t2, t2, t3
x7 <- 0x80006000

mem[X,0x80000064] -> 0x9073
mem[X,0x80000066] -> 0x3003
[60] [M]: 0x80000064 (0x30039073) csrrw zero, mstatus, t2
CSR mstatus <- 0x80006000 (input: 0x80006000)

mem[X,0x80000068] -> 0x23F3
mem[X,0x8000006A] -> 0x3000
[61] [M]: 0x80000068 (0x300023F3) csrrs t2, mstatus, zero
CSR mstatus -> 0x80006000
x7 <- 0x80006000

mem[X,0x8000006C] -> 0x0E37
mem[X,0x8000006E] -> 0x8000
[62] [M]: 0x8000006C (0x80000E37) lui t3, -0x80000
x28 <- 0x80000000

mem[X,0x80000070] -> 0xFE33
mem[X,0x80000072] -> 0x01C3
[63] [M]: 0x80000070 (0x01C3FE33) and t3, t2, t3
x28 <- 0x80000000

mem[X,0x80000074] -> 0x5E13
mem[X,0x80000076] -> 0x01FE
[64] [M]: 0x80000074 (0x01FE5E13) srli t3, t3, 0x1f
x28 <- 0x00000001

mem[X,0x80000078] -> 0x6533
mem[X,0x8000007A] -> 0x01C5
[65] [M]: 0x80000078 (0x01C56533) or a0, a0, t3
x10 <- 0x00000009

mem[X,0x8000007C] -> 0x8293
mem[X,0x8000007E] -> 0x0012
[66] [M]: 0x8000007C (0x00128293) addi t0, t0, 0x1
x5 <- 0x00000004

mem[X,0x80000080] -> 0xF06F
mem[X,0x80000082] -> 0xFD1F
[67] [M]: 0x80000080 (0xFD1FF06F) jal zero, -0x30

mem[X,0x80000050] -> 0xDA63
mem[X,0x80000052] -> 0x0262
[68] [M]: 0x80000050 (0x0262DA63) bge t0, t1, 0x34

mem[X,0x80000084] -> 0x8067
mem[X,0x80000086] -> 0x0000
[69] [M]: 0x80000084 (0x00008067) jalr zero, 0x0(ra)

mem[X,0x80000024] -> 0x0293
mem[X,0x80000026] -> 0x0005
[70] [M]: 0x80000024 (0x00050293) addi t0, a0, 0x0
x5 <- 0x00000009

mem[X,0x80000028] -> 0x0073
mem[X,0x8000002A] -> 0x0000
[71] [M]: 0x80000028 (0x00000073) ecall
trapping from M to M to handle m-call
handling exc#0x0B at priv M with tval 0x00000000
CSR mstatus <- 0x80007800

mem[X,0x800000C8] -> 0x2473
mem[X,0x800000CA] -> 0x3420
[72] [M]: 0x800000C8 (0x34202473) csrrs fp, mcause, zero
CSR mcause -> 0x0000000B
x8 <- 0x0000000B

mem[X,0x800000CC] -> 0x0493
mem[X,0x800000CE] -> 0x0090
[73] [M]: 0x800000CC (0x00900493) addi s1, zero, 0x9
x9 <- 0x00000009

mem[X,0x800000D0] -> 0x0913
mem[X,0x800000D2] -> 0x0080
[74] [M]: 0x800000D0 (0x00800913) addi s2, zero, 0x8
x18 <- 0x00000008

mem[X,0x800000D4] -> 0x0993
mem[X,0x800000D6] -> 0x0050
[75] [M]: 0x800000D4 (0x00500993) addi s3, zero, 0x5
x19 <- 0x00000005

mem[X,0x800000D8] -> 0x0A13
mem[X,0x800000DA] -> 0x0070
[76] [M]: 0x800000D8 (0x00700A13) addi s4, zero, 0x7
x20 <- 0x00000007

mem[X,0x800000DC] -> 0x0A93
mem[X,0x800000DE] -> 0x0010
[77] [M]: 0x800000DC (0x00100A93) addi s5, zero, 0x1
x21 <- 0x00000001

mem[X,0x800000E0] -> 0x1863
mem[X,0x800000E2] -> 0x0094
[78] [M]: 0x800000E0 (0x00941863) bne fp, s1, 0x10

mem[X,0x800000F0] -> 0x1863
mem[X,0x800000F2] -> 0x0124
[79] [M]: 0x800000F0 (0x01241863) bne fp, s2, 0x10

mem[X,0x80000100] -> 0x1663
mem[X,0x80000102] -> 0x0134
[80] [M]: 0x80000100 (0x01341663) bne fp, s3, 0xc

mem[X,0x8000010C] -> 0x1663
mem[X,0x8000010E] -> 0x0144
[81] [M]: 0x8000010C (0x01441663) bne fp, s4, 0xc

mem[X,0x80000118] -> 0x1663
mem[X,0x8000011A] -> 0x0154
[82] [M]: 0x80000118 (0x01541663) bne fp, s5, 0xc

mem[X,0x80000124] -> 0x2473
mem[X,0x80000126] -> 0x3000
[83] [M]: 0x80000124 (0x30002473) csrrs fp, mstatus, zero
CSR mstatus -> 0x80007800
x8 <- 0x80007800

mem[X,0x80000128] -> 0x6433
mem[X,0x8000012A] -> 0x0094
[84] [M]: 0x80000128 (0x00946433) or fp, fp, s1
x8 <- 0x80007809

mem[X,0x8000012C] -> 0x1073
mem[X,0x8000012E] -> 0x3004
[85] [M]: 0x8000012C (0x30041073) csrrw zero, mstatus, fp
CSR mstatus <- 0x80007808 (input: 0x80007809)

mem[X,0x80000130] -> 0x8093
mem[X,0x80000132] -> 0x0040
[86] [M]: 0x80000130 (0x00408093) addi ra, ra, 0x4
x1 <- 0x80000028

mem[X,0x80000134] -> 0x9073
mem[X,0x80000136] -> 0x3410
[87] [M]: 0x80000134 (0x34109073) csrrw zero, mepc, ra
CSR mepc <- 0x80000028 (input: 0x80000028)

mem[X,0x80000138] -> 0x0073
mem[X,0x8000013A] -> 0x3020
[88] [M]: 0x80000138 (0x30200073) mret
CSR mstatus <- 0x80006080
ret-ing from M to M

mem[X,0x80000028] -> 0x0073
mem[X,0x8000002A] -> 0x0000
[89] [M]: 0x80000028 (0x00000073) ecall
trapping from M to M to handle m-call
handling exc#0x0B at priv M with tval 0x00000000
CSR mstatus <- 0x80007800

mem[X,0x800000C8] -> 0x2473
mem[X,0x800000CA] -> 0x3420
[90] [M]: 0x800000C8 (0x34202473) csrrs fp, mcause, zero
CSR mcause -> 0x0000000B
x8 <- 0x0000000B

mem[X,0x800000CC] -> 0x0493
mem[X,0x800000CE] -> 0x0090
[91] [M]: 0x800000CC (0x00900493) addi s1, zero, 0x9
x9 <- 0x00000009

mem[X,0x800000D0] -> 0x0913
mem[X,0x800000D2] -> 0x0080
[92] [M]: 0x800000D0 (0x00800913) addi s2, zero, 0x8
x18 <- 0x00000008

mem[X,0x800000D4] -> 0x0993
mem[X,0x800000D6] -> 0x0050
[93] [M]: 0x800000D4 (0x00500993) addi s3, zero, 0x5
x19 <- 0x00000005

mem[X,0x800000D8] -> 0x0A13
mem[X,0x800000DA] -> 0x0070
[94] [M]: 0x800000D8 (0x00700A13) addi s4, zero, 0x7
x20 <- 0x00000007

mem[X,0x800000DC] -> 0x0A93
mem[X,0x800000DE] -> 0x0010
[95] [M]: 0x800000DC (0x00100A93) addi s5, zero, 0x1
x21 <- 0x00000001

mem[X,0x800000E0] -> 0x1863
mem[X,0x800000E2] -> 0x0094
[96] [M]: 0x800000E0 (0x00941863) bne fp, s1, 0x10

mem[X,0x800000F0] -> 0x1863
mem[X,0x800000F2] -> 0x0124
[97] [M]: 0x800000F0 (0x01241863) bne fp, s2, 0x10

mem[X,0x80000100] -> 0x1663
mem[X,0x80000102] -> 0x0134
[98] [M]: 0x80000100 (0x01341663) bne fp, s3, 0xc

mem[X,0x8000010C] -> 0x1663
mem[X,0x8000010E] -> 0x0144
[99] [M]: 0x8000010C (0x01441663) bne fp, s4, 0xc

clint::tick mtime <- 0x0000000000000001
 clint timer pending at mtime 0x0000000000000001
htif::tick 0x0000000000000000
mem[X,0x80000118] -> 0x1663
mem[X,0x8000011A] -> 0x0154
[100] [M]: 0x80000118 (0x01541663) bne fp, s5, 0xc

mem[X,0x80000124] -> 0x2473
mem[X,0x80000126] -> 0x3000
[101] [M]: 0x80000124 (0x30002473) csrrs fp, mstatus, zero
CSR mstatus -> 0x80007800
x8 <- 0x80007800

mem[X,0x80000128] -> 0x6433
mem[X,0x8000012A] -> 0x0094
[102] [M]: 0x80000128 (0x00946433) or fp, fp, s1
x8 <- 0x80007809

mem[X,0x8000012C] -> 0x1073
mem[X,0x8000012E] -> 0x3004
[103] [M]: 0x8000012C (0x30041073) csrrw zero, mstatus, fp
CSR mstatus <- 0x80007808 (input: 0x80007809)

mem[X,0x80000130] -> 0x8093
mem[X,0x80000132] -> 0x0040
[104] [M]: 0x80000130 (0x00408093) addi ra, ra, 0x4
x1 <- 0x8000002C

mem[X,0x80000134] -> 0x9073
mem[X,0x80000136] -> 0x3410
[105] [M]: 0x80000134 (0x34109073) csrrw zero, mepc, ra
CSR mepc <- 0x8000002C (input: 0x8000002C)

mem[X,0x80000138] -> 0x0073
mem[X,0x8000013A] -> 0x3020
[106] [M]: 0x80000138 (0x30200073) mret
CSR mstatus <- 0x80006080
ret-ing from M to M

mem[X,0x8000002C] -> 0x0073
mem[X,0x8000002E] -> 0x0000
[107] [M]: 0x8000002C (0x00000073) ecall
trapping from M to M to handle m-call
handling exc#0x0B at priv M with tval 0x00000000
CSR mstatus <- 0x80007800

mem[X,0x800000C8] -> 0x2473
mem[X,0x800000CA] -> 0x3420
[108] [M]: 0x800000C8 (0x34202473) csrrs fp, mcause, zero
CSR mcause -> 0x0000000B
x8 <- 0x0000000B

mem[X,0x800000CC] -> 0x0493
mem[X,0x800000CE] -> 0x0090
[109] [M]: 0x800000CC (0x00900493) addi s1, zero, 0x9
x9 <- 0x00000009

mem[X,0x800000D0] -> 0x0913
mem[X,0x800000D2] -> 0x0080
[110] [M]: 0x800000D0 (0x00800913) addi s2, zero, 0x8
x18 <- 0x00000008

mem[X,0x800000D4] -> 0x0993
mem[X,0x800000D6] -> 0x0050
[111] [M]: 0x800000D4 (0x00500993) addi s3, zero, 0x5
x19 <- 0x00000005

mem[X,0x800000D8] -> 0x0A13
mem[X,0x800000DA] -> 0x0070
[112] [M]: 0x800000D8 (0x00700A13) addi s4, zero, 0x7
x20 <- 0x00000007

mem[X,0x800000DC] -> 0x0A93
mem[X,0x800000DE] -> 0x0010
[113] [M]: 0x800000DC (0x00100A93) addi s5, zero, 0x1
x21 <- 0x00000001

mem[X,0x800000E0] -> 0x1863
mem[X,0x800000E2] -> 0x0094
[114] [M]: 0x800000E0 (0x00941863) bne fp, s1, 0x10

mem[X,0x800000F0] -> 0x1863
mem[X,0x800000F2] -> 0x0124
[115] [M]: 0x800000F0 (0x01241863) bne fp, s2, 0x10

mem[X,0x80000100] -> 0x1663
mem[X,0x80000102] -> 0x0134
[116] [M]: 0x80000100 (0x01341663) bne fp, s3, 0xc

mem[X,0x8000010C] -> 0x1663
mem[X,0x8000010E] -> 0x0144
[117] [M]: 0x8000010C (0x01441663) bne fp, s4, 0xc

mem[X,0x80000118] -> 0x1663
mem[X,0x8000011A] -> 0x0154
[118] [M]: 0x80000118 (0x01541663) bne fp, s5, 0xc

mem[X,0x80000124] -> 0x2473
mem[X,0x80000126] -> 0x3000
[119] [M]: 0x80000124 (0x30002473) csrrs fp, mstatus, zero
CSR mstatus -> 0x80007800
x8 <- 0x80007800

mem[X,0x80000128] -> 0x6433
mem[X,0x8000012A] -> 0x0094
[120] [M]: 0x80000128 (0x00946433) or fp, fp, s1
x8 <- 0x80007809

mem[X,0x8000012C] -> 0x1073
mem[X,0x8000012E] -> 0x3004
[121] [M]: 0x8000012C (0x30041073) csrrw zero, mstatus, fp
CSR mstatus <- 0x80007808 (input: 0x80007809)

mem[X,0x80000130] -> 0x8093
mem[X,0x80000132] -> 0x0040
[122] [M]: 0x80000130 (0x00408093) addi ra, ra, 0x4
x1 <- 0x80000030

mem[X,0x80000134] -> 0x9073
mem[X,0x80000136] -> 0x3410
[123] [M]: 0x80000134 (0x34109073) csrrw zero, mepc, ra
CSR mepc <- 0x80000030 (input: 0x80000030)

mem[X,0x80000138] -> 0x0073
mem[X,0x8000013A] -> 0x3020
[124] [M]: 0x80000138 (0x30200073) mret
CSR mstatus <- 0x80006080
ret-ing from M to M

mem[X,0x80000030] -> 0x00EF
mem[X,0x80000032] -> 0x0040
[125] [M]: 0x80000030 (0x004000EF) jal ra, 0x4
x1 <- 0x80000034

mem[X,0x80000034] -> 0x0193
mem[X,0x80000036] -> 0x0010
[126] [M]: 0x80000034 (0x00100193) addi gp, zero, 0x1
x3 <- 0x00000001

mem[X,0x80000038] -> 0x1F17
mem[X,0x8000003A] -> 0x0000
[127] [M]: 0x80000038 (0x00001F17) auipc t5, 0x1
x30 <- 0x80001038

mem[X,0x8000003C] -> 0x2423
mem[X,0x8000003E] -> 0xFC3F
[128] [M]: 0x8000003C (0xFC3F2423) sw gp, -0x38(t5)
htif[0x80001000] <- 0x00000001

mem[X,0x80000040] -> 0xF0EF
mem[X,0x80000042] -> 0xFF5F
[129] [M]: 0x80000040 (0xFF5FF0EF) jal ra, -0xc
x1 <- 0x80000044

mem[X,0x80000034] -> 0x0193
mem[X,0x80000036] -> 0x0010
[130] [M]: 0x80000034 (0x00100193) addi gp, zero, 0x1
x3 <- 0x00000001

mem[X,0x80000038] -> 0x1F17
mem[X,0x8000003A] -> 0x0000
[131] [M]: 0x80000038 (0x00001F17) auipc t5, 0x1
x30 <- 0x80001038

mem[X,0x8000003C] -> 0x2423
mem[X,0x8000003E] -> 0xFC3F
[132] [M]: 0x8000003C (0xFC3F2423) sw gp, -0x38(t5)
htif[0x80001000] <- 0x00000001

mem[X,0x80000040] -> 0xF0EF
mem[X,0x80000042] -> 0xFF5F
[133] [M]: 0x80000040 (0xFF5FF0EF) jal ra, -0xc
x1 <- 0x80000044

mem[X,0x80000034] -> 0x0193
mem[X,0x80000036] -> 0x0010
[134] [M]: 0x80000034 (0x00100193) addi gp, zero, 0x1
x3 <- 0x00000001

mem[X,0x80000038] -> 0x1F17
mem[X,0x8000003A] -> 0x0000
[135] [M]: 0x80000038 (0x00001F17) auipc t5, 0x1
x30 <- 0x80001038

mem[X,0x8000003C] -> 0x2423
mem[X,0x8000003E] -> 0xFC3F
[136] [M]: 0x8000003C (0xFC3F2423) sw gp, -0x38(t5)
htif[0x80001000] <- 0x00000001
htif-syscall-proxy cmd: 0x000000000001

SUCCESS
