* Subcircuit 74HC125
.subckt 74HC125 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ gnd net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ gnd 
.title kicad schematic
.include NMOS-180nm.lib
.include PMOS-180nm.lib
m3 net-_m1-pad1_ net-_m3-pad2_ net-_m3-pad3_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
m1 net-_m1-pad1_ net-_m1-pad2_ gnd gnd CMOSN W=100u L=100u M=1
* u35 net-_u21-pad3_ net-_m3-pad2_ dac_bridge_1
* u34 net-_u30-pad3_ net-_m1-pad2_ dac_bridge_1
* u30 net-_u28-pad2_ net-_u20-pad2_ net-_u30-pad3_ d_and
* u40 net-_u32-pad3_ net-_m4-pad2_ dac_bridge_1
m4 net-_m4-pad1_ net-_m4-pad2_ gnd gnd CMOSN W=100u L=100u M=1
m7 net-_m4-pad1_ net-_m7-pad2_ net-_m3-pad3_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
* u38 net-_u23-pad3_ net-_m7-pad2_ dac_bridge_1
m6 net-_m2-pad1_ net-_m6-pad2_ net-_m3-pad3_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
* u19 net-_u16-pad2_ net-_u19-pad2_ d_inverter
* u27 net-_u11-pad2_ net-_u27-pad2_ d_inverter
* u25 net-_u17-pad2_ net-_u25-pad2_ d_inverter
* u24 net-_u12-pad2_ net-_u13-pad2_ net-_u24-pad3_ d_nand
* u22 net-_u15-pad1_ net-_u22-pad2_ net-_u22-pad3_ d_nand
* u26 net-_u22-pad2_ net-_u26-pad2_ d_inverter
* u18 net-_u15-pad2_ net-_u18-pad2_ d_inverter
* u36 net-_u31-pad3_ net-_m2-pad2_ dac_bridge_1
* u32 net-_u27-pad2_ net-_u19-pad2_ net-_u32-pad3_ d_and
* u37 net-_u22-pad3_ net-_m6-pad2_ dac_bridge_1
* u31 net-_u26-pad2_ net-_u18-pad2_ net-_u31-pad3_ d_and
* u29 net-_u13-pad2_ net-_u29-pad2_ d_inverter
* u33 net-_u29-pad2_ net-_u25-pad2_ net-_u33-pad3_ d_and
* u39 net-_u24-pad3_ net-_m8-pad2_ dac_bridge_1
* u41 net-_u33-pad3_ net-_m5-pad2_ dac_bridge_1
* u7 net-_u2-pad2_ net-_u21-pad2_ d_inverter
* u10 net-_u1-pad4_ net-_u10-pad2_ d_inverter
* u6 net-_u1-pad1_ net-_u14-pad1_ d_inverter
* u14 net-_u14-pad1_ net-_u14-pad2_ d_inverter
* u2 net-_u1-pad2_ net-_u2-pad2_ d_inverter
* u23 net-_u10-pad2_ net-_u11-pad2_ net-_u23-pad3_ d_nand
* u28 net-_u21-pad2_ net-_u28-pad2_ d_inverter
* u21 net-_u14-pad1_ net-_u21-pad2_ net-_u21-pad3_ d_nand
* u20 net-_u14-pad2_ net-_u20-pad2_ d_inverter
* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter
* u12 net-_u1-pad13_ net-_u12-pad2_ d_inverter
* u17 net-_u12-pad2_ net-_u17-pad2_ d_inverter
* u15 net-_u15-pad1_ net-_u15-pad2_ d_inverter
* u5 net-_u1-pad12_ net-_u13-pad1_ d_inverter
m5 net-_m5-pad1_ net-_m5-pad2_ gnd gnd CMOSN W=100u L=100u M=1
m8 net-_m5-pad1_ net-_m8-pad2_ net-_m3-pad3_ net-_m3-pad3_ CMOSP W=100u L=100u M=1
m2 net-_m2-pad1_ net-_m2-pad2_ gnd gnd CMOSN W=100u L=100u M=1
* u45 net-_m2-pad1_ net-_u1-pad8_ adc_bridge_1
* u44 net-_m5-pad1_ net-_u1-pad11_ adc_bridge_1
* u4 net-_u1-pad5_ net-_u11-pad1_ d_inverter
* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter
* u8 net-_u1-pad10_ net-_u15-pad1_ d_inverter
* u3 net-_u1-pad9_ net-_u3-pad2_ d_inverter
* u9 net-_u3-pad2_ net-_u22-pad2_ d_inverter
* u16 net-_u10-pad2_ net-_u16-pad2_ d_inverter
* u42 net-_m1-pad1_ net-_u1-pad3_ adc_bridge_1
v1 net-_m3-pad3_ gnd 5
* u43 net-_m4-pad1_ net-_u1-pad6_ adc_bridge_1
a1 [net-_u21-pad3_ ] [net-_m3-pad2_ ] u35
a2 [net-_u30-pad3_ ] [net-_m1-pad2_ ] u34
a3 [net-_u28-pad2_ net-_u20-pad2_ ] net-_u30-pad3_ u30
a4 [net-_u32-pad3_ ] [net-_m4-pad2_ ] u40
a5 [net-_u23-pad3_ ] [net-_m7-pad2_ ] u38
a6 net-_u16-pad2_ net-_u19-pad2_ u19
a7 net-_u11-pad2_ net-_u27-pad2_ u27
a8 net-_u17-pad2_ net-_u25-pad2_ u25
a9 [net-_u12-pad2_ net-_u13-pad2_ ] net-_u24-pad3_ u24
a10 [net-_u15-pad1_ net-_u22-pad2_ ] net-_u22-pad3_ u22
a11 net-_u22-pad2_ net-_u26-pad2_ u26
a12 net-_u15-pad2_ net-_u18-pad2_ u18
a13 [net-_u31-pad3_ ] [net-_m2-pad2_ ] u36
a14 [net-_u27-pad2_ net-_u19-pad2_ ] net-_u32-pad3_ u32
a15 [net-_u22-pad3_ ] [net-_m6-pad2_ ] u37
a16 [net-_u26-pad2_ net-_u18-pad2_ ] net-_u31-pad3_ u31
a17 net-_u13-pad2_ net-_u29-pad2_ u29
a18 [net-_u29-pad2_ net-_u25-pad2_ ] net-_u33-pad3_ u33
a19 [net-_u24-pad3_ ] [net-_m8-pad2_ ] u39
a20 [net-_u33-pad3_ ] [net-_m5-pad2_ ] u41
a21 net-_u2-pad2_ net-_u21-pad2_ u7
a22 net-_u1-pad4_ net-_u10-pad2_ u10
a23 net-_u1-pad1_ net-_u14-pad1_ u6
a24 net-_u14-pad1_ net-_u14-pad2_ u14
a25 net-_u1-pad2_ net-_u2-pad2_ u2
a26 [net-_u10-pad2_ net-_u11-pad2_ ] net-_u23-pad3_ u23
a27 net-_u21-pad2_ net-_u28-pad2_ u28
a28 [net-_u14-pad1_ net-_u21-pad2_ ] net-_u21-pad3_ u21
a29 net-_u14-pad2_ net-_u20-pad2_ u20
a30 net-_u13-pad1_ net-_u13-pad2_ u13
a31 net-_u1-pad13_ net-_u12-pad2_ u12
a32 net-_u12-pad2_ net-_u17-pad2_ u17
a33 net-_u15-pad1_ net-_u15-pad2_ u15
a34 net-_u1-pad12_ net-_u13-pad1_ u5
a35 [net-_m2-pad1_ ] [net-_u1-pad8_ ] u45
a36 [net-_m5-pad1_ ] [net-_u1-pad11_ ] u44
a37 net-_u1-pad5_ net-_u11-pad1_ u4
a38 net-_u11-pad1_ net-_u11-pad2_ u11
a39 net-_u1-pad10_ net-_u15-pad1_ u8
a40 net-_u1-pad9_ net-_u3-pad2_ u3
a41 net-_u3-pad2_ net-_u22-pad2_ u9
a42 net-_u10-pad2_ net-_u16-pad2_ u16
a43 [net-_m1-pad1_ ] [net-_u1-pad3_ ] u42
a44 [net-_m4-pad1_ ] [net-_u1-pad6_ ] u43
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u35 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u34 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u30 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u40 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u38 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u25 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u24 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u22 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u26 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u36 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u32 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u37 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u31 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u33 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u39 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u41 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u23 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u21 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             adc_bridge_1, Ngspice Name: adc_bridge
.model u45 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             adc_bridge_1, Ngspice Name: adc_bridge
.model u44 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             adc_bridge_1, Ngspice Name: adc_bridge
.model u42 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             adc_bridge_1, Ngspice Name: adc_bridge
.model u43 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Control Statements

.ends 74HC125