-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pfb_multichannel_decimate_pfb is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    stream_read_to_compute_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    stream_read_to_compute_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
    stream_read_to_compute_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
    stream_read_to_compute_empty_n : IN STD_LOGIC;
    stream_read_to_compute_read : OUT STD_LOGIC;
    stream_compute_to_fft_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    stream_compute_to_fft_num_data_valid : IN STD_LOGIC_VECTOR (12 downto 0);
    stream_compute_to_fft_fifo_cap : IN STD_LOGIC_VECTOR (12 downto 0);
    stream_compute_to_fft_full_n : IN STD_LOGIC;
    stream_compute_to_fft_write : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    coeff : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of pfb_multichannel_decimate_pfb is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (74 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (74 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (74 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (74 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (74 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (74 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (74 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (74 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (74 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (74 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (74 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (74 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (74 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv26_3334 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000011001100110100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv25_199A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001100110011010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv22_CCD : STD_LOGIC_VECTOR (21 downto 0) := "0000000000110011001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (74 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal coeff_loaded : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal write_bank_idx : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 : STD_LOGIC;
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_read_to_compute_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal stream_compute_to_fft_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal gmem_blk_n_AR : STD_LOGIC;
    signal coeff_loaded_load_load_fu_1024_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i353_reg_958 : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_urem_reg_969 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_mul_reg_980 : STD_LOGIC_VECTOR (25 downto 0);
    signal k354_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_urem357_reg_1002 : STD_LOGIC_VECTOR (10 downto 0);
    signal phi_mul355_reg_1013 : STD_LOGIC_VECTOR (21 downto 0);
    signal coeff_loaded_load_reg_2579 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal trunc_ln23_fu_1049_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln23_reg_2589 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state72_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal gmem_addr_read_reg_2593 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_1053_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_2602 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln23_fu_1071_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln23_reg_2607 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln23_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_2612 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln23_1_fu_1085_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal write_bank_idx_load_load_fu_1116_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_bank_idx_load_reg_2621 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal trunc_ln30_fu_1176_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln30_reg_2649 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state75_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state81_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal trunc_ln30_reg_2649_pp1_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln30_reg_2649_pp1_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal input_pack_i_fu_1180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_2657 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_reg_2657_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_2662 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_reg_2662_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_4_reg_2667 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_4_reg_2667_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_4_reg_2672 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_4_reg_2672_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_5_reg_2677 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_5_reg_2677_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_5_reg_2682 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_5_reg_2682_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_6_reg_2687 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_6_reg_2687_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_i_6_reg_2687_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_6_reg_2692 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_6_reg_2692_pp1_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal input_pack_q_6_reg_2692_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_2857 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_reg_2857_pp1_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_2862 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_2862_pp1_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_reg_2867 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_fu_1350_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_reg_2872 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln51_fu_1368_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln51_reg_2877 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln30_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_reg_2882 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_reg_2882_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln30_1_fu_1382_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln30_1_reg_2886 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal sample_i_1_fu_1415_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_2941 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_2941_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_1_reg_2941_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1438_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_reg_2946 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_reg_2946_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_reg_2946_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1461_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_reg_2951 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_fu_1484_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_2956 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_2956_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_reg_2956_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1507_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_reg_2961 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_reg_2961_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_reg_2961_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1530_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_reg_2966 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1553_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_2971 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_2971_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_reg_2971_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1576_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_reg_2976 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_reg_2976_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_reg_2976_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1599_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_reg_2981 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1622_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_reg_2986 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_reg_2986_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_reg_2986_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1645_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_2991 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_2991_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_reg_2991_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1668_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_reg_2996 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1691_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_3001 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_3001_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_reg_3001_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1714_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_reg_3006 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_reg_3006_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_reg_3006_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1737_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_reg_3011 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1760_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_3016 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_3016_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_reg_3016_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1783_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_reg_3021 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_reg_3021_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_reg_3021_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1806_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_reg_3026 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1829_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_3031 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_3031_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_reg_3031_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1852_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_reg_3036 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_reg_3036_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_reg_3036_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1875_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_reg_3041 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1898_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_reg_3046 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_reg_3046_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_reg_3046_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1921_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_3051 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_3051_pp1_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_reg_3051_pp1_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1944_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_reg_3056 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_fu_1994_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln54_reg_3061 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln54_10_fu_2062_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal w_1_fu_2087_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_reg_3205 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_2114_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_reg_3210 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_3_fu_2144_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln55_3_reg_3215 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln55_3_reg_3215_pp1_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_3_fu_2152_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_3_reg_3220 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_3_reg_3220_pp1_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_4_fu_2163_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_5_fu_2175_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_6_fu_2184_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_7_fu_2193_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_8_fu_2202_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_9_fu_2211_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_10_fu_2220_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_10_reg_3255 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_11_fu_2229_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_12_fu_2238_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_13_fu_2247_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_14_fu_2256_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_15_fu_2265_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_16_fu_2274_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_17_fu_2283_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_18_fu_2292_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_18_reg_3295 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_19_fu_2301_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal result_pack_i_1_reg_3305 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_2_reg_3310 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_3_reg_3315 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_1_reg_3320 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_2_reg_3325 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_3_reg_3330 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_i_reg_3335 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_pack_q_reg_3340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_phi_mux_i353_phi_fu_962_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_phi_urem_phi_fu_973_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_k354_phi_fu_995_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_phi_urem357_phi_fu_1006_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_phi_mul355_phi_fu_1017_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln23_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_fu_1124_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_1_fu_1398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_2_fu_1407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_1_fu_2012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln23_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln64_fu_2442_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal trunc_ln_fu_1028_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln23_2_fu_1059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln23_1_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1091_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln6_fu_1120_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln_fu_1160_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln52_fu_1290_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln52_fu_1290_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln52_fu_1290_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln52_4_cast_fu_1168_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln52_1_fu_1310_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln52_1_fu_1310_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln52_1_fu_1310_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln52_fu_1326_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln52_2_fu_1334_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln52_2_fu_1334_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln52_2_fu_1334_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln51_fu_1356_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln51_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1388_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sample_i_1_fu_1415_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_2_fu_1438_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_3_fu_1461_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_5_fu_1484_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_6_fu_1507_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_7_fu_1530_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_9_fu_1553_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_fu_1576_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_16_fu_1599_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_10_fu_1622_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_11_fu_1645_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_i_13_fu_1668_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_1_fu_1691_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_2_fu_1714_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_3_fu_1737_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_5_fu_1760_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_6_fu_1783_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_7_fu_1806_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_9_fu_1829_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_fu_1852_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_16_fu_1875_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_10_fu_1898_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_11_fu_1921_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_q_13_fu_1944_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_fu_1967_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_fu_1967_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_2020_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_3_fu_2020_p13 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_1_fu_2087_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_2_fu_2114_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_3_fu_2144_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_3_fu_2152_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_4_fu_2163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_6_fu_2160_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_5_fu_2175_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_8_fu_2172_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_6_fu_2184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_7_fu_2193_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_8_fu_2202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_9_fu_2211_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_10_fu_2220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_11_fu_2229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_12_fu_2238_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_13_fu_2247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_14_fu_2256_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_15_fu_2265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_16_fu_2274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_17_fu_2283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_18_fu_2292_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_19_fu_2301_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2507_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2453_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_fu_2307_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp2_fu_2307_p2 : signal is "no";
    signal grp_fu_2516_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2471_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp6_fu_2321_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp6_fu_2321_p2 : signal is "no";
    signal grp_fu_2525_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2489_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp10_fu_2335_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp10_fu_2335_p2 : signal is "no";
    signal grp_fu_2534_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2462_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp14_fu_2349_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp14_fu_2349_p2 : signal is "no";
    signal grp_fu_2543_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2480_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp18_fu_2363_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp18_fu_2363_p2 : signal is "no";
    signal grp_fu_2552_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2498_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp22_fu_2377_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp22_fu_2377_p2 : signal is "no";
    signal grp_fu_2561_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp36_fu_2391_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2570_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp38_fu_2400_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp26_fu_2395_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp26_fu_2395_p2 : signal is "no";
    signal tmp30_fu_2404_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of tmp30_fu_2404_p2 : signal is "no";
    signal grp_fu_2453_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2462_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2471_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2480_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2489_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2498_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2534_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2552_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2561_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2570_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2453_ce : STD_LOGIC;
    signal grp_fu_2462_ce : STD_LOGIC;
    signal grp_fu_2471_ce : STD_LOGIC;
    signal grp_fu_2480_ce : STD_LOGIC;
    signal grp_fu_2489_ce : STD_LOGIC;
    signal grp_fu_2498_ce : STD_LOGIC;
    signal grp_fu_2507_ce : STD_LOGIC;
    signal grp_fu_2516_ce : STD_LOGIC;
    signal grp_fu_2525_ce : STD_LOGIC;
    signal grp_fu_2534_ce : STD_LOGIC;
    signal grp_fu_2543_ce : STD_LOGIC;
    signal grp_fu_2552_ce : STD_LOGIC;
    signal grp_fu_2561_ce : STD_LOGIC;
    signal grp_fu_2570_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (74 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal mul_ln52_1_fu_1310_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln52_2_fu_1334_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln52_fu_1290_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_1024 : BOOLEAN;
    signal sample_i_1_fu_1415_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1415_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_1_fu_1415_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1438_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1438_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1438_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_2_fu_1438_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1461_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1461_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1461_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_3_fu_1461_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1484_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1484_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1484_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_5_fu_1484_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1507_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1507_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1507_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_6_fu_1507_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1530_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1530_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1530_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_7_fu_1530_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1553_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1553_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1553_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_9_fu_1553_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1576_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1576_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1576_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_fu_1576_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1599_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1599_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_16_fu_1599_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1622_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_10_fu_1622_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1645_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1645_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1645_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_11_fu_1645_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1668_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1668_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1668_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_i_13_fu_1668_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1691_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1691_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1691_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_1_fu_1691_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1714_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1714_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1714_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_2_fu_1714_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1737_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1737_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1737_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_3_fu_1737_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1760_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1760_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1760_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_5_fu_1760_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1783_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1783_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1783_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_6_fu_1783_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1806_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1806_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1806_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_7_fu_1806_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1829_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1829_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1829_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_9_fu_1829_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1852_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1852_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1852_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_fu_1852_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1875_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1875_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1875_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_16_fu_1875_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1898_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1898_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1898_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_10_fu_1898_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1921_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1921_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1921_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_11_fu_1921_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1944_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1944_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1944_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sample_q_13_fu_1944_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_fu_1967_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1967_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1967_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1967_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_fu_1967_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_2020_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_2020_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_2020_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_2020_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_3_fu_2020_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_2087_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_2087_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_2087_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_2087_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_1_fu_2087_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_2114_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_2114_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_2114_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_2114_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_2_fu_2114_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pfb_multichannel_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component pfb_multichannel_mul_12ns_14ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component pfb_multichannel_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_sparsemux_11_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_mul_16s_16s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0,
        d0 => gmem_addr_read_reg_2593,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        address1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1,
        ce1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1,
        q1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0,
        d0 => gmem_addr_read_reg_2593,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        address1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1,
        ce1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1,
        q1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0,
        d0 => gmem_addr_read_reg_2593,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        address1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1,
        ce1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1,
        q1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0,
        d0 => gmem_addr_read_reg_2593,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        address1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1,
        ce1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1,
        q1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0,
        d0 => gmem_addr_read_reg_2593,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        address1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1,
        ce1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1,
        q1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0,
        d0 => input_pack_i_fu_1180_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0,
        d0 => input_pack_i_fu_1180_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0,
        d0 => input_pack_i_fu_1180_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0,
        d0 => input_pack_i_fu_1180_p1,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U : component pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0,
        ce0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0,
        we0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0,
        d0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0,
        q0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0);

    mul_11ns_13ns_23_1_1_U18 : component pfb_multichannel_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln52_fu_1290_p0,
        din1 => mul_ln52_fu_1290_p1,
        dout => mul_ln52_fu_1290_p2);

    mul_12ns_14ns_25_1_1_U19 : component pfb_multichannel_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln52_1_fu_1310_p0,
        din1 => mul_ln52_1_fu_1310_p1,
        dout => mul_ln52_1_fu_1310_p2);

    mul_12ns_14ns_25_1_1_U20 : component pfb_multichannel_mul_12ns_14ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln52_2_fu_1334_p0,
        din1 => mul_ln52_2_fu_1334_p1,
        dout => mul_ln52_2_fu_1334_p2);

    sparsemux_9_2_16_1_1_U21 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_1_fu_1415_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_1_fu_1415_p11);

    sparsemux_9_2_16_1_1_U22 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_2_fu_1438_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_2_fu_1438_p11);

    sparsemux_9_2_16_1_1_U23 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0,
        def => sample_i_3_fu_1461_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_3_fu_1461_p11);

    sparsemux_9_2_16_1_1_U24 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_5_fu_1484_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_5_fu_1484_p11);

    sparsemux_9_2_16_1_1_U25 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_6_fu_1507_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_6_fu_1507_p11);

    sparsemux_9_2_16_1_1_U26 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0,
        def => sample_i_7_fu_1530_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_7_fu_1530_p11);

    sparsemux_9_2_16_1_1_U27 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_9_fu_1553_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_9_fu_1553_p11);

    sparsemux_9_2_16_1_1_U28 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_fu_1576_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_fu_1576_p11);

    sparsemux_9_2_16_1_1_U29 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0,
        def => sample_i_16_fu_1599_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_16_fu_1599_p11);

    sparsemux_9_2_16_1_1_U30 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_10_fu_1622_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_10_fu_1622_p11);

    sparsemux_9_2_16_1_1_U31 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_11_fu_1645_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_11_fu_1645_p11);

    sparsemux_9_2_16_1_1_U32 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0,
        def => sample_i_13_fu_1668_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_i_13_fu_1668_p11);

    sparsemux_9_2_16_1_1_U33 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_1_fu_1691_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_1_fu_1691_p11);

    sparsemux_9_2_16_1_1_U34 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_2_fu_1714_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_2_fu_1714_p11);

    sparsemux_9_2_16_1_1_U35 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0,
        def => sample_q_3_fu_1737_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_3_fu_1737_p11);

    sparsemux_9_2_16_1_1_U36 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_5_fu_1760_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_5_fu_1760_p11);

    sparsemux_9_2_16_1_1_U37 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_6_fu_1783_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_6_fu_1783_p11);

    sparsemux_9_2_16_1_1_U38 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0,
        def => sample_q_7_fu_1806_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_7_fu_1806_p11);

    sparsemux_9_2_16_1_1_U39 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_9_fu_1829_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_9_fu_1829_p11);

    sparsemux_9_2_16_1_1_U40 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_fu_1852_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_fu_1852_p11);

    sparsemux_9_2_16_1_1_U41 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0,
        def => sample_q_16_fu_1875_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_16_fu_1875_p11);

    sparsemux_9_2_16_1_1_U42 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_10_fu_1898_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_10_fu_1898_p11);

    sparsemux_9_2_16_1_1_U43 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_11_fu_1921_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_11_fu_1921_p11);

    sparsemux_9_2_16_1_1_U44 : component pfb_multichannel_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0,
        def => sample_q_13_fu_1944_p9,
        sel => write_bank_idx_load_reg_2621,
        dout => sample_q_13_fu_1944_p11);

    sparsemux_11_3_16_1_1_U45 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 16,
        CASE1 => "001",
        din1_WIDTH => 16,
        CASE2 => "010",
        din2_WIDTH => 16,
        CASE3 => "011",
        din3_WIDTH => 16,
        CASE4 => "100",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1,
        def => w_fu_1967_p11,
        sel => trunc_ln30_reg_2649_pp1_iter1_reg,
        dout => w_fu_1967_p13);

    sparsemux_11_3_16_1_1_U46 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "011",
        din0_WIDTH => 16,
        CASE1 => "100",
        din1_WIDTH => 16,
        CASE2 => "000",
        din2_WIDTH => 16,
        CASE3 => "001",
        din3_WIDTH => 16,
        CASE4 => "010",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1,
        def => w_3_fu_2020_p11,
        sel => trunc_ln30_reg_2649_pp1_iter1_reg,
        dout => w_3_fu_2020_p13);

    sparsemux_11_3_16_1_1_U47 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "001",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "011",
        din2_WIDTH => 16,
        CASE3 => "100",
        din3_WIDTH => 16,
        CASE4 => "000",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_1_fu_2087_p11,
        sel => trunc_ln30_reg_2649_pp1_iter2_reg,
        dout => w_1_fu_2087_p13);

    sparsemux_11_3_16_1_1_U48 : component pfb_multichannel_sparsemux_11_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "010",
        din0_WIDTH => 16,
        CASE1 => "011",
        din1_WIDTH => 16,
        CASE2 => "100",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        CASE4 => "001",
        din4_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        din1 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        din2 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        din3 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        din4 => decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0,
        def => w_2_fu_2114_p11,
        sel => trunc_ln30_reg_2649_pp1_iter2_reg,
        dout => w_2_fu_2114_p13);

    mul_16s_16s_31_1_1_U49 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln55_3_fu_2144_p0,
        din1 => input_pack_i_6_reg_2687_pp1_iter2_reg,
        dout => mul_ln55_3_fu_2144_p2);

    mul_16s_16s_31_1_1_U50 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_3_fu_2152_p0,
        din1 => input_pack_q_6_reg_2692_pp1_iter2_reg,
        dout => mul_ln51_3_fu_2152_p2);

    mul_16s_16s_31_1_1_U51 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_1_reg_2941_pp1_iter3_reg,
        din1 => mul_ln51_4_fu_2163_p1,
        dout => mul_ln51_4_fu_2163_p2);

    mul_16s_16s_31_1_1_U52 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_2_reg_2946_pp1_iter3_reg,
        din1 => mul_ln51_5_fu_2175_p1,
        dout => mul_ln51_5_fu_2175_p2);

    mul_16s_16s_31_1_1_U53 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_5_reg_2956_pp1_iter3_reg,
        din1 => mul_ln51_6_fu_2184_p1,
        dout => mul_ln51_6_fu_2184_p2);

    mul_16s_16s_31_1_1_U54 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_6_reg_2961_pp1_iter3_reg,
        din1 => mul_ln51_7_fu_2193_p1,
        dout => mul_ln51_7_fu_2193_p2);

    mul_16s_16s_31_1_1_U55 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_9_reg_2971_pp1_iter3_reg,
        din1 => mul_ln51_8_fu_2202_p1,
        dout => mul_ln51_8_fu_2202_p2);

    mul_16s_16s_31_1_1_U56 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_reg_2976_pp1_iter3_reg,
        din1 => mul_ln51_9_fu_2211_p1,
        dout => mul_ln51_9_fu_2211_p2);

    mul_16s_16s_31_1_1_U57 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_10_reg_2986_pp1_iter3_reg,
        din1 => mul_ln51_10_fu_2220_p1,
        dout => mul_ln51_10_fu_2220_p2);

    mul_16s_16s_31_1_1_U58 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_i_11_reg_2991_pp1_iter3_reg,
        din1 => mul_ln51_11_fu_2229_p1,
        dout => mul_ln51_11_fu_2229_p2);

    mul_16s_16s_31_1_1_U59 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_1_reg_3001_pp1_iter3_reg,
        din1 => mul_ln51_12_fu_2238_p1,
        dout => mul_ln51_12_fu_2238_p2);

    mul_16s_16s_31_1_1_U60 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_2_reg_3006_pp1_iter3_reg,
        din1 => mul_ln51_13_fu_2247_p1,
        dout => mul_ln51_13_fu_2247_p2);

    mul_16s_16s_31_1_1_U61 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_5_reg_3016_pp1_iter3_reg,
        din1 => mul_ln51_14_fu_2256_p1,
        dout => mul_ln51_14_fu_2256_p2);

    mul_16s_16s_31_1_1_U62 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_6_reg_3021_pp1_iter3_reg,
        din1 => mul_ln51_15_fu_2265_p1,
        dout => mul_ln51_15_fu_2265_p2);

    mul_16s_16s_31_1_1_U63 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_9_reg_3031_pp1_iter3_reg,
        din1 => mul_ln51_16_fu_2274_p1,
        dout => mul_ln51_16_fu_2274_p2);

    mul_16s_16s_31_1_1_U64 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_reg_3036_pp1_iter3_reg,
        din1 => mul_ln51_17_fu_2283_p1,
        dout => mul_ln51_17_fu_2283_p2);

    mul_16s_16s_31_1_1_U65 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_10_reg_3046_pp1_iter3_reg,
        din1 => mul_ln51_18_fu_2292_p1,
        dout => mul_ln51_18_fu_2292_p2);

    mul_16s_16s_31_1_1_U66 : component pfb_multichannel_mul_16s_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => sample_q_11_reg_3051_pp1_iter3_reg,
        din1 => mul_ln51_19_fu_2301_p1,
        dout => mul_ln51_19_fu_2301_p2);

    mac_muladd_16s_16s_31s_31_4_1_U67 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2453_p0,
        din1 => input_pack_i_reg_2657_pp1_iter1_reg,
        din2 => mul_ln51_4_fu_2163_p2,
        ce => grp_fu_2453_ce,
        dout => grp_fu_2453_p3);

    mac_muladd_16s_16s_31s_31_4_1_U68 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2462_p0,
        din1 => input_pack_q_reg_2662_pp1_iter1_reg,
        din2 => mul_ln51_12_fu_2238_p2,
        ce => grp_fu_2462_ce,
        dout => grp_fu_2462_p3);

    mac_muladd_16s_16s_31s_31_4_1_U69 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2471_p0,
        din1 => input_pack_i_4_reg_2667_pp1_iter1_reg,
        din2 => mul_ln51_6_fu_2184_p2,
        ce => grp_fu_2471_ce,
        dout => grp_fu_2471_p3);

    mac_muladd_16s_16s_31s_31_4_1_U70 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2480_p0,
        din1 => input_pack_q_4_reg_2672_pp1_iter1_reg,
        din2 => mul_ln51_14_fu_2256_p2,
        ce => grp_fu_2480_ce,
        dout => grp_fu_2480_p3);

    mac_muladd_16s_16s_31s_31_4_1_U71 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2489_p0,
        din1 => input_pack_i_5_reg_2677_pp1_iter1_reg,
        din2 => mul_ln51_8_fu_2202_p2,
        ce => grp_fu_2489_ce,
        dout => grp_fu_2489_p3);

    mac_muladd_16s_16s_31s_31_4_1_U72 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2498_p0,
        din1 => input_pack_q_5_reg_2682_pp1_iter1_reg,
        din2 => mul_ln51_16_fu_2274_p2,
        ce => grp_fu_2498_ce,
        dout => grp_fu_2498_p3);

    mac_muladd_16s_16s_31s_31_4_1_U73 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_3_reg_2951,
        din1 => grp_fu_2507_p1,
        din2 => mul_ln51_5_fu_2175_p2,
        ce => grp_fu_2507_ce,
        dout => grp_fu_2507_p3);

    mac_muladd_16s_16s_31s_31_4_1_U74 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_7_reg_2966,
        din1 => grp_fu_2516_p1,
        din2 => mul_ln51_7_fu_2193_p2,
        ce => grp_fu_2516_ce,
        dout => grp_fu_2516_p3);

    mac_muladd_16s_16s_31s_31_4_1_U75 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_16_reg_2981,
        din1 => grp_fu_2525_p1,
        din2 => mul_ln51_9_fu_2211_p2,
        ce => grp_fu_2525_ce,
        dout => grp_fu_2525_p3);

    mac_muladd_16s_16s_31s_31_4_1_U76 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_3_reg_3011,
        din1 => grp_fu_2534_p1,
        din2 => mul_ln51_13_fu_2247_p2,
        ce => grp_fu_2534_ce,
        dout => grp_fu_2534_p3);

    mac_muladd_16s_16s_31s_31_4_1_U77 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_7_reg_3026,
        din1 => grp_fu_2543_p1,
        din2 => mul_ln51_15_fu_2265_p2,
        ce => grp_fu_2543_ce,
        dout => grp_fu_2543_p3);

    mac_muladd_16s_16s_31s_31_4_1_U78 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_16_reg_3041,
        din1 => grp_fu_2552_p1,
        din2 => mul_ln51_17_fu_2283_p2,
        ce => grp_fu_2552_ce,
        dout => grp_fu_2552_p3);

    mac_muladd_16s_16s_31s_31_4_1_U79 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_i_13_reg_2996,
        din1 => grp_fu_2561_p1,
        din2 => mul_ln51_11_fu_2229_p2,
        ce => grp_fu_2561_ce,
        dout => grp_fu_2561_p3);

    mac_muladd_16s_16s_31s_31_4_1_U80 : component pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sample_q_13_reg_3056,
        din1 => grp_fu_2570_p1,
        din2 => mul_ln51_19_fu_2301_p2,
        ce => grp_fu_2570_ce,
        dout => grp_fu_2570_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                    ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i353_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln23_reg_2612 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i353_reg_958 <= i_reg_2602;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                i353_reg_958 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    k354_reg_991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln30_reg_2882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                k354_reg_991 <= k_reg_2872;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                k354_reg_991 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    phi_mul355_reg_1013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln30_reg_2882_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                phi_mul355_reg_1013 <= add_ln30_1_reg_2886;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                phi_mul355_reg_1013 <= ap_const_lv22_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln23_reg_2612 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_mul_reg_980 <= add_ln23_1_fu_1085_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                phi_mul_reg_980 <= ap_const_lv26_0;
            end if; 
        end if;
    end process;

    phi_urem357_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln30_reg_2882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_urem357_reg_1002 <= select_ln51_reg_2877;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                phi_urem357_reg_1002 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    phi_urem_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln23_reg_2612 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_urem_reg_969 <= select_ln23_reg_2607;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                phi_urem_reg_969 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln30_1_reg_2886 <= add_ln30_1_fu_1382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((coeff_loaded_load_reg_2579 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                coeff_loaded <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state1_io) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                coeff_loaded_load_reg_2579 <= coeff_loaded;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                gmem_addr_read_reg_2593 <= m_axi_gmem_RDATA;
                icmp_ln23_reg_2612 <= icmp_ln23_fu_1079_p2;
                trunc_ln23_reg_2589 <= trunc_ln23_fu_1049_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_2602 <= i_fu_1053_p2;
                select_ln23_reg_2607 <= select_ln23_fu_1071_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln30_reg_2882 <= icmp_ln30_fu_1376_p2;
                icmp_ln30_reg_2882_pp1_iter1_reg <= icmp_ln30_reg_2882;
                input_pack_i_4_reg_2667 <= stream_read_to_compute_dout(47 downto 32);
                input_pack_i_4_reg_2667_pp1_iter1_reg <= input_pack_i_4_reg_2667;
                input_pack_i_5_reg_2677 <= stream_read_to_compute_dout(79 downto 64);
                input_pack_i_5_reg_2677_pp1_iter1_reg <= input_pack_i_5_reg_2677;
                input_pack_i_6_reg_2687 <= stream_read_to_compute_dout(111 downto 96);
                input_pack_i_6_reg_2687_pp1_iter1_reg <= input_pack_i_6_reg_2687;
                input_pack_i_reg_2657 <= input_pack_i_fu_1180_p1;
                input_pack_i_reg_2657_pp1_iter1_reg <= input_pack_i_reg_2657;
                input_pack_q_4_reg_2672 <= stream_read_to_compute_dout(63 downto 48);
                input_pack_q_4_reg_2672_pp1_iter1_reg <= input_pack_q_4_reg_2672;
                input_pack_q_5_reg_2682 <= stream_read_to_compute_dout(95 downto 80);
                input_pack_q_5_reg_2682_pp1_iter1_reg <= input_pack_q_5_reg_2682;
                input_pack_q_6_reg_2692 <= stream_read_to_compute_dout(127 downto 112);
                input_pack_q_6_reg_2692_pp1_iter1_reg <= input_pack_q_6_reg_2692;
                input_pack_q_reg_2662 <= stream_read_to_compute_dout(31 downto 16);
                input_pack_q_reg_2662_pp1_iter1_reg <= input_pack_q_reg_2662;
                sample_i_10_reg_2986 <= sample_i_10_fu_1622_p11;
                sample_i_11_reg_2991 <= sample_i_11_fu_1645_p11;
                sample_i_13_reg_2996 <= sample_i_13_fu_1668_p11;
                sample_i_16_reg_2981 <= sample_i_16_fu_1599_p11;
                sample_i_1_reg_2941 <= sample_i_1_fu_1415_p11;
                sample_i_2_reg_2946 <= sample_i_2_fu_1438_p11;
                sample_i_3_reg_2951 <= sample_i_3_fu_1461_p11;
                sample_i_5_reg_2956 <= sample_i_5_fu_1484_p11;
                sample_i_6_reg_2961 <= sample_i_6_fu_1507_p11;
                sample_i_7_reg_2966 <= sample_i_7_fu_1530_p11;
                sample_i_9_reg_2971 <= sample_i_9_fu_1553_p11;
                sample_i_reg_2976 <= sample_i_fu_1576_p11;
                sample_q_10_reg_3046 <= sample_q_10_fu_1898_p11;
                sample_q_11_reg_3051 <= sample_q_11_fu_1921_p11;
                sample_q_13_reg_3056 <= sample_q_13_fu_1944_p11;
                sample_q_16_reg_3041 <= sample_q_16_fu_1875_p11;
                sample_q_1_reg_3001 <= sample_q_1_fu_1691_p11;
                sample_q_2_reg_3006 <= sample_q_2_fu_1714_p11;
                sample_q_3_reg_3011 <= sample_q_3_fu_1737_p11;
                sample_q_5_reg_3016 <= sample_q_5_fu_1760_p11;
                sample_q_6_reg_3021 <= sample_q_6_fu_1783_p11;
                sample_q_7_reg_3026 <= sample_q_7_fu_1806_p11;
                sample_q_9_reg_3031 <= sample_q_9_fu_1829_p11;
                sample_q_reg_3036 <= sample_q_fu_1852_p11;
                tmp_2_reg_2857 <= mul_ln52_fu_1290_p2(22 downto 14);
                tmp_2_reg_2857_pp1_iter1_reg <= tmp_2_reg_2857;
                tmp_3_reg_2862 <= mul_ln52_1_fu_1310_p2(24 downto 15);
                tmp_3_reg_2862_pp1_iter1_reg <= tmp_3_reg_2862;
                tmp_4_reg_2867 <= mul_ln52_2_fu_1334_p2(24 downto 15);
                trunc_ln30_reg_2649 <= trunc_ln30_fu_1176_p1;
                trunc_ln30_reg_2649_pp1_iter1_reg <= trunc_ln30_reg_2649;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                input_pack_i_6_reg_2687_pp1_iter2_reg <= input_pack_i_6_reg_2687_pp1_iter1_reg;
                input_pack_q_6_reg_2692_pp1_iter2_reg <= input_pack_q_6_reg_2692_pp1_iter1_reg;
                mul_ln51_10_reg_3255 <= mul_ln51_10_fu_2220_p2;
                mul_ln51_18_reg_3295 <= mul_ln51_18_fu_2292_p2;
                mul_ln51_3_reg_3220 <= mul_ln51_3_fu_2152_p2;
                mul_ln51_3_reg_3220_pp1_iter4_reg <= mul_ln51_3_reg_3220;
                mul_ln55_3_reg_3215 <= mul_ln55_3_fu_2144_p2;
                mul_ln55_3_reg_3215_pp1_iter4_reg <= mul_ln55_3_reg_3215;
                result_pack_i_1_reg_3305 <= tmp2_fu_2307_p2(30 downto 15);
                result_pack_i_2_reg_3310 <= tmp6_fu_2321_p2(30 downto 15);
                result_pack_i_3_reg_3315 <= tmp10_fu_2335_p2(30 downto 15);
                result_pack_i_reg_3335 <= tmp26_fu_2395_p2(30 downto 15);
                result_pack_q_1_reg_3320 <= tmp14_fu_2349_p2(30 downto 15);
                result_pack_q_2_reg_3325 <= tmp18_fu_2363_p2(30 downto 15);
                result_pack_q_3_reg_3330 <= tmp22_fu_2377_p2(30 downto 15);
                result_pack_q_reg_3340 <= tmp30_fu_2404_p2(30 downto 15);
                sample_i_10_reg_2986_pp1_iter2_reg <= sample_i_10_reg_2986;
                sample_i_10_reg_2986_pp1_iter3_reg <= sample_i_10_reg_2986_pp1_iter2_reg;
                sample_i_11_reg_2991_pp1_iter2_reg <= sample_i_11_reg_2991;
                sample_i_11_reg_2991_pp1_iter3_reg <= sample_i_11_reg_2991_pp1_iter2_reg;
                sample_i_1_reg_2941_pp1_iter2_reg <= sample_i_1_reg_2941;
                sample_i_1_reg_2941_pp1_iter3_reg <= sample_i_1_reg_2941_pp1_iter2_reg;
                sample_i_2_reg_2946_pp1_iter2_reg <= sample_i_2_reg_2946;
                sample_i_2_reg_2946_pp1_iter3_reg <= sample_i_2_reg_2946_pp1_iter2_reg;
                sample_i_5_reg_2956_pp1_iter2_reg <= sample_i_5_reg_2956;
                sample_i_5_reg_2956_pp1_iter3_reg <= sample_i_5_reg_2956_pp1_iter2_reg;
                sample_i_6_reg_2961_pp1_iter2_reg <= sample_i_6_reg_2961;
                sample_i_6_reg_2961_pp1_iter3_reg <= sample_i_6_reg_2961_pp1_iter2_reg;
                sample_i_9_reg_2971_pp1_iter2_reg <= sample_i_9_reg_2971;
                sample_i_9_reg_2971_pp1_iter3_reg <= sample_i_9_reg_2971_pp1_iter2_reg;
                sample_i_reg_2976_pp1_iter2_reg <= sample_i_reg_2976;
                sample_i_reg_2976_pp1_iter3_reg <= sample_i_reg_2976_pp1_iter2_reg;
                sample_q_10_reg_3046_pp1_iter2_reg <= sample_q_10_reg_3046;
                sample_q_10_reg_3046_pp1_iter3_reg <= sample_q_10_reg_3046_pp1_iter2_reg;
                sample_q_11_reg_3051_pp1_iter2_reg <= sample_q_11_reg_3051;
                sample_q_11_reg_3051_pp1_iter3_reg <= sample_q_11_reg_3051_pp1_iter2_reg;
                sample_q_1_reg_3001_pp1_iter2_reg <= sample_q_1_reg_3001;
                sample_q_1_reg_3001_pp1_iter3_reg <= sample_q_1_reg_3001_pp1_iter2_reg;
                sample_q_2_reg_3006_pp1_iter2_reg <= sample_q_2_reg_3006;
                sample_q_2_reg_3006_pp1_iter3_reg <= sample_q_2_reg_3006_pp1_iter2_reg;
                sample_q_5_reg_3016_pp1_iter2_reg <= sample_q_5_reg_3016;
                sample_q_5_reg_3016_pp1_iter3_reg <= sample_q_5_reg_3016_pp1_iter2_reg;
                sample_q_6_reg_3021_pp1_iter2_reg <= sample_q_6_reg_3021;
                sample_q_6_reg_3021_pp1_iter3_reg <= sample_q_6_reg_3021_pp1_iter2_reg;
                sample_q_9_reg_3031_pp1_iter2_reg <= sample_q_9_reg_3031;
                sample_q_9_reg_3031_pp1_iter3_reg <= sample_q_9_reg_3031_pp1_iter2_reg;
                sample_q_reg_3036_pp1_iter2_reg <= sample_q_reg_3036;
                sample_q_reg_3036_pp1_iter3_reg <= sample_q_reg_3036_pp1_iter2_reg;
                sext_ln54_reg_3061 <= sext_ln54_fu_1994_p1;
                trunc_ln30_reg_2649_pp1_iter2_reg <= trunc_ln30_reg_2649_pp1_iter1_reg;
                w_1_reg_3205 <= w_1_fu_2087_p13;
                w_2_reg_3210 <= w_2_fu_2114_p13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                k_reg_2872 <= k_fu_1350_p2;
                select_ln51_reg_2877 <= select_ln51_fu_1368_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                write_bank_idx <= add_ln64_fu_2442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                write_bank_idx_load_load_fu_1116_p1 <= write_bank_idx;
                write_bank_idx_load_reg_2621 <= write_bank_idx_load_load_fu_1116_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, coeff_loaded, ap_enable_reg_pp1_iter6, coeff_loaded_load_load_fu_1024_p1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_state1, ap_block_state1_io, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_boolean_1 = ap_block_state1_io) or (ap_const_boolean_1 = ap_block_state1))) and (coeff_loaded_load_load_fu_1024_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                elsif ((not(((ap_const_boolean_1 = ap_block_state1_io) or (ap_const_boolean_1 = ap_block_state1))) and (coeff_loaded = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln23_1_fu_1085_p2 <= std_logic_vector(unsigned(phi_mul_reg_980) + unsigned(ap_const_lv26_3334));
    add_ln23_2_fu_1059_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_urem_phi_fu_973_p4) + unsigned(ap_const_lv13_1));
    add_ln30_1_fu_1382_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_mul355_phi_fu_1017_p4) + unsigned(ap_const_lv22_CCD));
    add_ln51_fu_1356_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_urem357_phi_fu_1006_p4) + unsigned(ap_const_lv11_1));
    add_ln64_fu_2442_p2 <= std_logic_vector(unsigned(write_bank_idx_load_load_fu_1116_p1) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(71);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(73);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state74 <= ap_CS_fsm(72);
    ap_CS_fsm_state82 <= ap_CS_fsm(74);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1, ap_block_state1_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state1_io) or (ap_const_boolean_1 = ap_block_state1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state72_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state72_pp0_stage0_iter0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state72_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state72_pp0_stage0_iter0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter6, ap_block_state75_pp1_stage0_iter0, ap_block_state81_pp1_stage0_iter6)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_const_boolean_1 = ap_block_state81_pp1_stage0_iter6) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state75_pp1_stage0_iter0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter6, ap_block_state75_pp1_stage0_iter0, ap_block_state81_pp1_stage0_iter6)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state81_pp1_stage0_iter6) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state75_pp1_stage0_iter0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter6, ap_block_state75_pp1_stage0_iter0, ap_block_state81_pp1_stage0_iter6)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state81_pp1_stage0_iter6) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state75_pp1_stage0_iter0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_io_assign_proc : process(m_axi_gmem_ARREADY, coeff_loaded)
    begin
                ap_block_state1_io <= ((coeff_loaded = ap_const_lv1_0) and (m_axi_gmem_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state72_pp0_stage0_iter0_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state72_pp0_stage0_iter0 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state75_pp1_stage0_iter0_assign_proc : process(stream_read_to_compute_empty_n)
    begin
                ap_block_state75_pp1_stage0_iter0 <= (stream_read_to_compute_empty_n = ap_const_logic_0);
    end process;


    ap_block_state81_pp1_stage0_iter6_assign_proc : process(stream_compute_to_fft_full_n)
    begin
                ap_block_state81_pp1_stage0_iter6 <= (stream_compute_to_fft_full_n = ap_const_logic_0);
    end process;


    ap_condition_1024_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_1024 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln23_fu_1079_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln23_fu_1079_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln30_fu_1376_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((icmp_ln30_fu_1376_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i353_phi_fu_962_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i353_reg_958, i_reg_2602, icmp_ln23_reg_2612, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln23_reg_2612 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i353_phi_fu_962_p4 <= i_reg_2602;
        else 
            ap_phi_mux_i353_phi_fu_962_p4 <= i353_reg_958;
        end if; 
    end process;


    ap_phi_mux_k354_phi_fu_995_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, k354_reg_991, k_reg_2872, icmp_ln30_reg_2882, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln30_reg_2882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_k354_phi_fu_995_p4 <= k_reg_2872;
        else 
            ap_phi_mux_k354_phi_fu_995_p4 <= k354_reg_991;
        end if; 
    end process;


    ap_phi_mux_phi_mul355_phi_fu_1017_p4_assign_proc : process(ap_block_pp1_stage0, phi_mul355_reg_1013, icmp_ln30_reg_2882_pp1_iter1_reg, add_ln30_1_reg_2886, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln30_reg_2882_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_phi_mul355_phi_fu_1017_p4 <= add_ln30_1_reg_2886;
        else 
            ap_phi_mux_phi_mul355_phi_fu_1017_p4 <= phi_mul355_reg_1013;
        end if; 
    end process;


    ap_phi_mux_phi_urem357_phi_fu_1006_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, phi_urem357_reg_1002, select_ln51_reg_2877, icmp_ln30_reg_2882, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln30_reg_2882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_phi_urem357_phi_fu_1006_p4 <= select_ln51_reg_2877;
        else 
            ap_phi_mux_phi_urem357_phi_fu_1006_p4 <= phi_urem357_reg_1002;
        end if; 
    end process;


    ap_phi_mux_phi_urem_phi_fu_973_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem_reg_969, select_ln23_reg_2607, icmp_ln23_reg_2612, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln23_reg_2612 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_phi_urem_phi_fu_973_p4 <= select_ln23_reg_2607;
        else 
            ap_phi_mux_phi_urem_phi_fu_973_p4 <= phi_urem_reg_969;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    coeff_loaded_load_load_fu_1024_p1 <= coeff_loaded;
    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 <= stream_read_to_compute_dout(63 downto 48);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 <= stream_read_to_compute_dout(31 downto 16);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 <= stream_read_to_compute_dout(111 downto 96);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 <= stream_read_to_compute_dout(79 downto 64);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 <= stream_read_to_compute_dout(47 downto 32);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 <= stream_read_to_compute_dout(127 downto 112);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 <= stream_read_to_compute_dout(95 downto 80);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 <= zext_ln30_fu_1124_p1(10 - 1 downto 0);

    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, write_bank_idx_load_reg_2621, ap_block_pp1_stage0_11001)
    begin
        if (((write_bank_idx_load_reg_2621 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2, zext_ln23_fu_1101_p1, zext_ln52_fu_2004_p1, zext_ln52_1_fu_2012_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln52_1_fu_2012_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln52_fu_2004_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= zext_ln23_fu_1101_p1(10 - 1 downto 0);
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1_assign_proc : process(trunc_ln30_reg_2649, zext_ln30_1_fu_1398_p1, zext_ln52_2_fu_1407_p1, ap_condition_1024)
    begin
        if ((ap_const_boolean_1 = ap_condition_1024)) then
            if ((trunc_ln30_reg_2649 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= zext_ln52_2_fu_1407_p1(10 - 1 downto 0);
            elsif ((trunc_ln30_reg_2649 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= zext_ln30_1_fu_1398_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0_11001, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, trunc_ln30_reg_2649, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln23_reg_2589, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln23_reg_2589 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2, zext_ln23_fu_1101_p1, zext_ln52_fu_2004_p1, zext_ln52_1_fu_2012_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln52_1_fu_2012_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln52_fu_2004_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= zext_ln23_fu_1101_p1(10 - 1 downto 0);
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1_assign_proc : process(trunc_ln30_reg_2649, zext_ln30_1_fu_1398_p1, zext_ln52_2_fu_1407_p1, ap_condition_1024)
    begin
        if ((ap_const_boolean_1 = ap_condition_1024)) then
            if ((trunc_ln30_reg_2649 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= zext_ln52_2_fu_1407_p1(10 - 1 downto 0);
            elsif ((trunc_ln30_reg_2649 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= zext_ln30_1_fu_1398_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0_11001, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, trunc_ln30_reg_2649, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln23_reg_2589, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln23_reg_2589 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2, zext_ln23_fu_1101_p1, zext_ln52_fu_2004_p1, zext_ln52_1_fu_2012_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln52_1_fu_2012_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln52_fu_2004_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= zext_ln23_fu_1101_p1(10 - 1 downto 0);
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1_assign_proc : process(trunc_ln30_reg_2649, zext_ln30_1_fu_1398_p1, zext_ln52_2_fu_1407_p1, ap_condition_1024)
    begin
        if ((ap_const_boolean_1 = ap_condition_1024)) then
            if ((trunc_ln30_reg_2649 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= zext_ln52_2_fu_1407_p1(10 - 1 downto 0);
            elsif ((trunc_ln30_reg_2649 = ap_const_lv3_1)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= zext_ln30_1_fu_1398_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0_11001, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, trunc_ln30_reg_2649, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln23_reg_2589, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln23_reg_2589 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2, zext_ln23_fu_1101_p1, zext_ln52_fu_2004_p1, zext_ln52_1_fu_2012_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln52_1_fu_2012_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln52_fu_2004_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= zext_ln23_fu_1101_p1(10 - 1 downto 0);
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1_assign_proc : process(trunc_ln30_reg_2649, zext_ln30_1_fu_1398_p1, zext_ln52_2_fu_1407_p1, ap_condition_1024)
    begin
        if ((ap_const_boolean_1 = ap_condition_1024)) then
            if ((trunc_ln30_reg_2649 = ap_const_lv3_3)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= zext_ln52_2_fu_1407_p1(10 - 1 downto 0);
            elsif ((trunc_ln30_reg_2649 = ap_const_lv3_0)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= zext_ln30_1_fu_1398_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0_11001, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, trunc_ln30_reg_2649, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln23_reg_2589, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln23_reg_2589 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2, zext_ln23_fu_1101_p1, zext_ln52_fu_2004_p1, zext_ln52_1_fu_2012_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln52_1_fu_2012_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln52_fu_2004_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= zext_ln23_fu_1101_p1(10 - 1 downto 0);
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1_assign_proc : process(trunc_ln30_reg_2649, zext_ln30_1_fu_1398_p1, zext_ln52_2_fu_1407_p1, ap_condition_1024)
    begin
        if ((ap_const_boolean_1 = ap_condition_1024)) then
            if ((trunc_ln30_reg_2649 = ap_const_lv3_2)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= zext_ln52_2_fu_1407_p1(10 - 1 downto 0);
            elsif ((trunc_ln30_reg_2649 = ap_const_lv3_4)) then 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= zext_ln30_1_fu_1398_p1(10 - 1 downto 0);
            else 
                decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= "XXXXXXXXXX";
            end if;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0_11001, trunc_ln30_reg_2649_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (trunc_ln30_reg_2649_pp1_iter1_reg = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, trunc_ln30_reg_2649, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln30_reg_2649 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, trunc_ln23_reg_2589, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((not((trunc_ln23_reg_2589 = ap_const_lv3_0)) and not((trunc_ln23_reg_2589 = ap_const_lv3_1)) and not((trunc_ln23_reg_2589 = ap_const_lv3_2)) and not((trunc_ln23_reg_2589 = ap_const_lv3_3)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 <= ap_const_logic_1;
        else 
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem_ARREADY, coeff_loaded)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (coeff_loaded = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2453_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2453_ce <= ap_const_logic_1;
        else 
            grp_fu_2453_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2453_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2462_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2462_ce <= ap_const_logic_1;
        else 
            grp_fu_2462_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2462_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2471_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2471_ce <= ap_const_logic_1;
        else 
            grp_fu_2471_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2471_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2480_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2480_ce <= ap_const_logic_1;
        else 
            grp_fu_2480_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2480_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2489_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2489_ce <= ap_const_logic_1;
        else 
            grp_fu_2489_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2489_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2498_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2498_ce <= ap_const_logic_1;
        else 
            grp_fu_2498_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2498_p0 <= sext_ln54_fu_1994_p1(16 - 1 downto 0);

    grp_fu_2507_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2507_ce <= ap_const_logic_1;
        else 
            grp_fu_2507_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2507_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2516_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2516_ce <= ap_const_logic_1;
        else 
            grp_fu_2516_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2516_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2525_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2525_ce <= ap_const_logic_1;
        else 
            grp_fu_2525_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2525_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2534_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2534_ce <= ap_const_logic_1;
        else 
            grp_fu_2534_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2534_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2543_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2543_ce <= ap_const_logic_1;
        else 
            grp_fu_2543_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2543_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2552_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2552_ce <= ap_const_logic_1;
        else 
            grp_fu_2552_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2552_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2561_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2561_ce <= ap_const_logic_1;
        else 
            grp_fu_2561_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2561_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);

    grp_fu_2570_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2570_ce <= ap_const_logic_1;
        else 
            grp_fu_2570_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2570_p1 <= sext_ln54_10_fu_2062_p1(16 - 1 downto 0);
    i_fu_1053_p2 <= std_logic_vector(unsigned(ap_phi_mux_i353_phi_fu_962_p4) + unsigned(ap_const_lv12_1));
    icmp_ln23_1_fu_1065_p2 <= "1" when (unsigned(add_ln23_2_fu_1059_p2) < unsigned(ap_const_lv13_5)) else "0";
    icmp_ln23_fu_1079_p2 <= "1" when (ap_phi_mux_i353_phi_fu_962_p4 = ap_const_lv12_FFF) else "0";
    icmp_ln30_fu_1376_p2 <= "1" when (ap_phi_mux_k354_phi_fu_995_p4 = ap_const_lv10_3FF) else "0";
    icmp_ln51_fu_1362_p2 <= "1" when (unsigned(add_ln51_fu_1356_p2) < unsigned(ap_const_lv11_5)) else "0";
    input_pack_i_fu_1180_p1 <= stream_read_to_compute_dout(16 - 1 downto 0);

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state82)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    k_fu_1350_p2 <= std_logic_vector(unsigned(ap_phi_mux_k354_phi_fu_995_p4) + unsigned(ap_const_lv10_1));
    m_axi_gmem_ARADDR <= sext_ln23_fu_1038_p1;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_1000;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(ap_CS_fsm_state1, coeff_loaded, ap_block_state1, ap_block_state1_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state1_io) or (ap_const_boolean_1 = ap_block_state1))) and (coeff_loaded = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv16_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv2_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    mul_ln51_10_fu_2220_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_11_fu_2229_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_12_fu_2238_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_13_fu_2247_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_14_fu_2256_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_15_fu_2265_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_16_fu_2274_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_17_fu_2283_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_18_fu_2292_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_19_fu_2301_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_3_fu_2152_p0 <= sext_ln54_reg_3061(16 - 1 downto 0);
    mul_ln51_4_fu_2163_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_5_fu_2175_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_6_fu_2184_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_7_fu_2193_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln51_8_fu_2202_p1 <= sext_ln54_6_fu_2160_p1(16 - 1 downto 0);
    mul_ln51_9_fu_2211_p1 <= sext_ln54_8_fu_2172_p1(16 - 1 downto 0);
    mul_ln52_1_fu_1310_p0 <= mul_ln52_1_fu_1310_p00(12 - 1 downto 0);
    mul_ln52_1_fu_1310_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln52_4_cast_fu_1168_p3),25));
    mul_ln52_1_fu_1310_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln52_2_fu_1334_p0 <= mul_ln52_2_fu_1334_p00(12 - 1 downto 0);
    mul_ln52_2_fu_1334_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln52_fu_1326_p1),25));
    mul_ln52_2_fu_1334_p1 <= ap_const_lv25_199A(14 - 1 downto 0);
    mul_ln52_fu_1290_p0 <= mul_ln52_fu_1290_p00(11 - 1 downto 0);
    mul_ln52_fu_1290_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln_fu_1160_p3),23));
    mul_ln52_fu_1290_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln55_3_fu_2144_p0 <= sext_ln54_reg_3061(16 - 1 downto 0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sample_i_10_fu_1622_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_11_fu_1645_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_13_fu_1668_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_16_fu_1599_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_1_fu_1415_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_2_fu_1438_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_3_fu_1461_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_5_fu_1484_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_6_fu_1507_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_7_fu_1530_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_9_fu_1553_p9 <= "XXXXXXXXXXXXXXXX";
    sample_i_fu_1576_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_10_fu_1898_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_11_fu_1921_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_13_fu_1944_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_16_fu_1875_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_1_fu_1691_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_2_fu_1714_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_3_fu_1737_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_5_fu_1760_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_6_fu_1783_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_7_fu_1806_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_9_fu_1829_p9 <= "XXXXXXXXXXXXXXXX";
    sample_q_fu_1852_p9 <= "XXXXXXXXXXXXXXXX";
    select_ln23_fu_1071_p3 <= 
        add_ln23_2_fu_1059_p2 when (icmp_ln23_1_fu_1065_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln51_fu_1368_p3 <= 
        add_ln51_fu_1356_p2 when (icmp_ln51_fu_1362_p2(0) = '1') else 
        ap_const_lv11_0;
        sext_ln23_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1028_p4),64));

        sext_ln52_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln_fu_1160_p3),12));

        sext_ln54_10_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_3_fu_2020_p13),31));

        sext_ln54_6_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_1_reg_3205),31));

        sext_ln54_8_fu_2172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_2_reg_3210),31));

        sext_ln54_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w_fu_1967_p13),31));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_compute_to_fft_blk_n_assign_proc : process(stream_compute_to_fft_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            stream_compute_to_fft_blk_n <= stream_compute_to_fft_full_n;
        else 
            stream_compute_to_fft_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_compute_to_fft_din <= (((((((result_pack_q_reg_3340 & result_pack_i_reg_3335) & result_pack_q_3_reg_3330) & result_pack_i_3_reg_3315) & result_pack_q_2_reg_3325) & result_pack_i_2_reg_3310) & result_pack_q_1_reg_3320) & result_pack_i_1_reg_3305);

    stream_compute_to_fft_write_assign_proc : process(ap_enable_reg_pp1_iter6, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            stream_compute_to_fft_write <= ap_const_logic_1;
        else 
            stream_compute_to_fft_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_read_to_compute_blk_n_assign_proc : process(stream_read_to_compute_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            stream_read_to_compute_blk_n <= stream_read_to_compute_empty_n;
        else 
            stream_read_to_compute_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_read_to_compute_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            stream_read_to_compute_read <= ap_const_logic_1;
        else 
            stream_read_to_compute_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_fu_2335_p2 <= std_logic_vector(signed(grp_fu_2525_p3) + signed(grp_fu_2489_p3));
    tmp14_fu_2349_p2 <= std_logic_vector(signed(grp_fu_2534_p3) + signed(grp_fu_2462_p3));
    tmp18_fu_2363_p2 <= std_logic_vector(signed(grp_fu_2543_p3) + signed(grp_fu_2480_p3));
    tmp22_fu_2377_p2 <= std_logic_vector(signed(grp_fu_2552_p3) + signed(grp_fu_2498_p3));
    tmp26_fu_2395_p2 <= std_logic_vector(signed(grp_fu_2561_p3) + signed(tmp36_fu_2391_p2));
    tmp2_fu_2307_p2 <= std_logic_vector(signed(grp_fu_2507_p3) + signed(grp_fu_2453_p3));
    tmp30_fu_2404_p2 <= std_logic_vector(signed(grp_fu_2570_p3) + signed(tmp38_fu_2400_p2));
    tmp36_fu_2391_p2 <= std_logic_vector(unsigned(mul_ln51_10_reg_3255) + unsigned(mul_ln55_3_reg_3215_pp1_iter4_reg));
    tmp38_fu_2400_p2 <= std_logic_vector(unsigned(mul_ln51_18_reg_3295) + unsigned(mul_ln51_3_reg_3220_pp1_iter4_reg));
    tmp6_fu_2321_p2 <= std_logic_vector(signed(grp_fu_2516_p3) + signed(grp_fu_2471_p3));
    tmp_1_fu_1388_p4 <= ap_phi_mux_phi_mul355_phi_fu_1017_p4(21 downto 14);
    tmp_fu_1091_p4 <= phi_mul_reg_980(25 downto 16);
    trunc_ln23_fu_1049_p1 <= ap_phi_mux_phi_urem_phi_fu_973_p4(3 - 1 downto 0);
    trunc_ln30_fu_1176_p1 <= ap_phi_mux_phi_urem357_phi_fu_1006_p4(3 - 1 downto 0);
    trunc_ln_fu_1028_p4 <= coeff(63 downto 1);
    w_1_fu_2087_p11 <= "XXXXXXXXXXXXXXXX";
    w_2_fu_2114_p11 <= "XXXXXXXXXXXXXXXX";
    w_3_fu_2020_p11 <= "XXXXXXXXXXXXXXXX";
    w_fu_1967_p11 <= "XXXXXXXXXXXXXXXX";
    xor_ln_fu_1160_p3 <= (ap_const_lv1_1 & ap_phi_mux_k354_phi_fu_995_p4);
    zext_ln23_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1091_p4),64));
    zext_ln30_1_fu_1398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1388_p4),64));
    zext_ln30_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k354_phi_fu_995_p4),64));
    zext_ln52_1_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_2862_pp1_iter1_reg),64));
    zext_ln52_2_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_2867),64));
    zext_ln52_4_cast_fu_1168_p3 <= (ap_const_lv1_1 & zext_ln6_fu_1120_p1);
    zext_ln52_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_2857_pp1_iter1_reg),64));
    zext_ln6_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k354_phi_fu_995_p4),11));
end behav;
