-- VHDL for IBM SMS ALD page 14.18.13.1
-- Title: 1401 FULL BINARY TO 2-5 TRANS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 2:35:28 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_13_1_1401_FULL_BINARY_TO_2_5_TRANS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_2:	 in STD_LOGIC;
		MS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_1:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_4_BIT_A:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_4_BIT_B:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_A:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_B:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_1_BIT_C:	 out STD_LOGIC);
end ALD_14_18_13_1_1401_FULL_BINARY_TO_2_5_TRANS;

architecture behavioral of ALD_14_18_13_1_1401_FULL_BINARY_TO_2_5_TRANS is 

	signal OUT_3B_F: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;

begin

	OUT_3B_F <= NOT(PS_AUX_BIN_ADDER_4_BIT AND MS_AUX_BIN_ADDER_8_BIT AND PS_TSLT_BINARY_TO_TH_POS_2 );
	OUT_3C_E <= NOT(PS_TSLT_BINARY_TO_TH_POS_2 AND PS_AUX_BIN_ADDER_4_BIT AND PS_ASSEMBLY_CH_B_BIT );
	OUT_3E_D <= NOT(PS_TSLT_BINARY_TO_TH_POS_2 AND PS_ASSEMBLY_CH_A_BIT AND MS_AUX_BIN_ADDER_4_BIT );
	OUT_3F_C <= NOT(PS_TSLT_BINARY_TO_TH_POS_2 AND PS_ASSEMBLY_CH_A_BIT AND MS_ASSEMBLY_CH_B_BIT );
	OUT_3G_D <= NOT(PS_AUX_BIN_ADDER_8_BIT AND PS_ASSEMBLY_CH_A_BIT AND PS_TSLT_BINARY_TO_TH_POS_1 );

	MS_COMPAT_TSLTR_THP_4_BIT_A <= OUT_3B_F;
	MS_COMPAT_TSLTR_THP_4_BIT_B <= OUT_3C_E;
	MS_COMPAT_TSLTR_THP_1_BIT_A <= OUT_3E_D;
	MS_COMPAT_TSLTR_THP_1_BIT_B <= OUT_3F_C;
	MS_COMPAT_TSLTR_THP_1_BIT_C <= OUT_3G_D;


end;
