Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 13:58:38 2024
| Host         : a02-519a running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |              51 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                     | display_2/display/an_out[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                     | display_2/display/display_sel[0]    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                     | display_2/display/display_sel[2]    |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | btn_r/FSM_sequential_state_reg[1]_0 |                                     |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                     | display_2/display/display_sel[1]    |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG |                                     | BTNU_IBUF                           |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | btn_l/sig_count[3]_i_1__0_n_0       |                                     |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | btn_r/sig_count[3]_i_1_n_0          |                                     |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_6_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_7                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_7_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_8                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_8_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_6                    | BTNU_IBUF                           |                4 |              5 |         1.25 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_1_S                  |                                     |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_2                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_2_S[4]_i_1_n_0       |                                     |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_3                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_3_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_4                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_4_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_5                    | BTNU_IBUF                           |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_5_S                  |                                     |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | btn_l/sig_delayed_reg_0             | display_2/sel[4]_i_1_n_0            |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | display_2/DISP_1                    | BTNU_IBUF                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                                     |                                     |               10 |             30 |         3.00 |
+----------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+


