//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARPADCTL_QSPI_H_INC_
#define ___ARPADCTL_QSPI_H_INC_
#define NV_MOBILE_ARPADCTL_QSPI_H_UNIT_OF_OFFSET 1B


// Register PADCTL_QSPI_QSPI0_IO3_0
#define PADCTL_QSPI_QSPI0_IO3_0                 _MK_ADDR_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI0_IO3_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI0_IO3_0_SCR                     SCR_QSPI0_IO3_0
#define PADCTL_QSPI_QSPI0_IO3_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI0_IO3_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI0_IO3_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO3_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO3_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI0_IO3_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI0_IO3_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_INIT_ENUM                    QSPI0
#define PADCTL_QSPI_QSPI0_IO3_0_PM_QSPI0                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO3_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO3_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO3_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO3_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO3_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x4

// Register PADCTL_QSPI_QSPI0_IO2_0
#define PADCTL_QSPI_QSPI0_IO2_0                 _MK_ADDR_CONST(0x8)
#define PADCTL_QSPI_QSPI0_IO2_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI0_IO2_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI0_IO2_0_SCR                     SCR_QSPI0_IO2_0
#define PADCTL_QSPI_QSPI0_IO2_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI0_IO2_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI0_IO2_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO2_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO2_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI0_IO2_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI0_IO2_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_INIT_ENUM                    QSPI0
#define PADCTL_QSPI_QSPI0_IO2_0_PM_QSPI0                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO2_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO2_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO2_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO2_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO2_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0xc

// Register PADCTL_QSPI_QSPI0_IO1_0
#define PADCTL_QSPI_QSPI0_IO1_0                 _MK_ADDR_CONST(0x10)
#define PADCTL_QSPI_QSPI0_IO1_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI0_IO1_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI0_IO1_0_SCR                     SCR_QSPI0_IO1_0
#define PADCTL_QSPI_QSPI0_IO1_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI0_IO1_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI0_IO1_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO1_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO1_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI0_IO1_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI0_IO1_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_INIT_ENUM                    QSPI0
#define PADCTL_QSPI_QSPI0_IO1_0_PM_QSPI0                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO1_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO1_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO1_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO1_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO1_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x14

// Register PADCTL_QSPI_QSPI0_IO0_0
#define PADCTL_QSPI_QSPI0_IO0_0                 _MK_ADDR_CONST(0x18)
#define PADCTL_QSPI_QSPI0_IO0_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI0_IO0_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI0_IO0_0_SCR                     SCR_QSPI0_IO0_0
#define PADCTL_QSPI_QSPI0_IO0_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI0_IO0_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI0_IO0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO0_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI0_IO0_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI0_IO0_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_INIT_ENUM                    QSPI0
#define PADCTL_QSPI_QSPI0_IO0_0_PM_QSPI0                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO0_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO0_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO0_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_IO0_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_IO0_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x1c

// Register PADCTL_QSPI_QSPI0_SCK_0
#define PADCTL_QSPI_QSPI0_SCK_0                 _MK_ADDR_CONST(0x20)
#define PADCTL_QSPI_QSPI0_SCK_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI0_SCK_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI0_SCK_0_SCR                     SCR_QSPI0_SCK_0
#define PADCTL_QSPI_QSPI0_SCK_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI0_SCK_0_RESET_VAL                       _MK_MASK_CONST(0x23474)
#define PADCTL_QSPI_QSPI0_SCK_0_RESET_MASK                      _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI0_SCK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_READ_MASK                       _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI0_SCK_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_SCK_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI0_SCK_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI0_SCK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_INIT_ENUM                    QSPI0
#define PADCTL_QSPI_QSPI0_SCK_0_PM_QSPI0                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_SCK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_SCK_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_SCK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_SHIFT                    _MK_SHIFT_CONST(5)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_RANGE                    5:5
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_INIT_ENUM                        ENABLE
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_LPBK_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_SCK_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_SCK_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x24

// Register PADCTL_QSPI_QSPI0_CS_N_0
#define PADCTL_QSPI_QSPI0_CS_N_0                        _MK_ADDR_CONST(0x28)
#define PADCTL_QSPI_QSPI0_CS_N_0_SECURE                         0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_DUAL                   0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_SCR                    SCR_QSPI0_CS_N_0
#define PADCTL_QSPI_QSPI0_CS_N_0_WORD_COUNT                     0x1
#define PADCTL_QSPI_QSPI0_CS_N_0_RESET_VAL                      _MK_MASK_CONST(0x23418)
#define PADCTL_QSPI_QSPI0_CS_N_0_RESET_MASK                     _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_CS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_READ_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_CS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_CS_N_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_RANGE                       1:0
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_INIT_ENUM                   QSPI0
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_QSPI0                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_CS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_SHIFT                      _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_RANGE                      10:10
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_INIT_ENUM                  SFIO
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_GPIO                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_GPIO_SF_SEL_SFIO                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_RANGE                 4:4
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_CS_N_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_RANGE                     3:2
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_CS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_RANGE                  6:6
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_RANGE                    9:9
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_INIT_ENUM                        DISABLE
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_RANGE                  12:12
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_INIT_ENUM                      ENABLE
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_RANGE                 14:13
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_INIT_ENUM                     COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_COMP_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_COMP_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_DEFAULT_DRIVE_1X                      _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI0_CS_N_0_DRV_TYPE_DEFAULT_DRIVE_2X                      _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_SHIFT                   _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_FIELD                   _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_RANGE                   23:20
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_RFU_IN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_SHIFT                 _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_RANGE                 15:15
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_INIT_ENUM                     DISABLE
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_E_PREEMP_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_RANGE                 17:17
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_INIT_ENUM                     IORESET
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI0_CS_N_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Reserved address 0x2c

// Register PADCTL_QSPI_QSPI1_IO3_0
#define PADCTL_QSPI_QSPI1_IO3_0                 _MK_ADDR_CONST(0x30)
#define PADCTL_QSPI_QSPI1_IO3_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI1_IO3_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI1_IO3_0_SCR                     SCR_QSPI1_IO3_0
#define PADCTL_QSPI_QSPI1_IO3_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI1_IO3_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI1_IO3_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO3_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO3_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI1_IO3_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI1_IO3_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_INIT_ENUM                    QSPI1
#define PADCTL_QSPI_QSPI1_IO3_0_PM_QSPI1                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO3_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO3_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO3_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO3_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO3_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x34

// Register PADCTL_QSPI_QSPI1_IO2_0
#define PADCTL_QSPI_QSPI1_IO2_0                 _MK_ADDR_CONST(0x38)
#define PADCTL_QSPI_QSPI1_IO2_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI1_IO2_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI1_IO2_0_SCR                     SCR_QSPI1_IO2_0
#define PADCTL_QSPI_QSPI1_IO2_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI1_IO2_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI1_IO2_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO2_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO2_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI1_IO2_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI1_IO2_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_INIT_ENUM                    QSPI1
#define PADCTL_QSPI_QSPI1_IO2_0_PM_QSPI1                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO2_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO2_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO2_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO2_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO2_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x3c

// Register PADCTL_QSPI_QSPI1_IO1_0
#define PADCTL_QSPI_QSPI1_IO1_0                 _MK_ADDR_CONST(0x40)
#define PADCTL_QSPI_QSPI1_IO1_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI1_IO1_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI1_IO1_0_SCR                     SCR_QSPI1_IO1_0
#define PADCTL_QSPI_QSPI1_IO1_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI1_IO1_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI1_IO1_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO1_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO1_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI1_IO1_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI1_IO1_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_INIT_ENUM                    QSPI1
#define PADCTL_QSPI_QSPI1_IO1_0_PM_QSPI1                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO1_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO1_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO1_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO1_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO1_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x44

// Register PADCTL_QSPI_QSPI1_IO0_0
#define PADCTL_QSPI_QSPI1_IO0_0                 _MK_ADDR_CONST(0x48)
#define PADCTL_QSPI_QSPI1_IO0_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI1_IO0_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI1_IO0_0_SCR                     SCR_QSPI1_IO0_0
#define PADCTL_QSPI_QSPI1_IO0_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI1_IO0_0_RESET_VAL                       _MK_MASK_CONST(0x23458)
#define PADCTL_QSPI_QSPI1_IO0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_READ_MASK                       _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO0_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI1_IO0_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI1_IO0_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_INIT_ENUM                    QSPI1
#define PADCTL_QSPI_QSPI1_IO0_0_PM_QSPI1                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO0_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO0_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO0_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_IO0_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_IO0_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x4c

// Register PADCTL_QSPI_QSPI1_SCK_0
#define PADCTL_QSPI_QSPI1_SCK_0                 _MK_ADDR_CONST(0x50)
#define PADCTL_QSPI_QSPI1_SCK_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI1_SCK_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI1_SCK_0_SCR                     SCR_QSPI1_SCK_0
#define PADCTL_QSPI_QSPI1_SCK_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI1_SCK_0_RESET_VAL                       _MK_MASK_CONST(0x23474)
#define PADCTL_QSPI_QSPI1_SCK_0_RESET_MASK                      _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI1_SCK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_READ_MASK                       _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI1_SCK_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f67f)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_SCK_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI1_SCK_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI1_SCK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_INIT_ENUM                    QSPI1
#define PADCTL_QSPI_QSPI1_SCK_0_PM_QSPI1                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_SCK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_INIT_ENUM                   SFIO
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_GPIO_SF_SEL_SFIO                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_SCK_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_RANGE                      3:2
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_SCK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_SHIFT                    _MK_SHIFT_CONST(5)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_RANGE                    5:5
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_INIT_ENUM                        ENABLE
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_LPBK_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_RANGE                   6:6
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_RANGE                     9:9
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_INIT_ENUM                 DISABLE
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_RANGE                   12:12
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_INIT_ENUM                       ENABLE
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_SCK_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_SHIFT                  _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_RANGE                  15:15
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_E_PREEMP_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_RANGE                  17:17
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_INIT_ENUM                      IORESET
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_SCK_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Reserved address 0x54

// Register PADCTL_QSPI_QSPI1_CS_N_0
#define PADCTL_QSPI_QSPI1_CS_N_0                        _MK_ADDR_CONST(0x58)
#define PADCTL_QSPI_QSPI1_CS_N_0_SECURE                         0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_DUAL                   0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_SCR                    SCR_QSPI1_CS_N_0
#define PADCTL_QSPI_QSPI1_CS_N_0_WORD_COUNT                     0x1
#define PADCTL_QSPI_QSPI1_CS_N_0_RESET_VAL                      _MK_MASK_CONST(0x23418)
#define PADCTL_QSPI_QSPI1_CS_N_0_RESET_MASK                     _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_CS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_READ_MASK                      _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_CS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xf2f65f)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_CS_N_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_RANGE                       1:0
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_WOFFSET                     0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_INIT_ENUM                   QSPI1
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_QSPI1                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_CS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_SHIFT                      _MK_SHIFT_CONST(10)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_RANGE                      10:10
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_WOFFSET                    0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_INIT_ENUM                  SFIO
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_GPIO                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_GPIO_SF_SEL_SFIO                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_RANGE                 4:4
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_CS_N_0_PUPD_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_RANGE                     3:2
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_WOFFSET                   0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_CS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_RANGE                  6:6
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_INIT_ENUM                      DISABLE
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_RANGE                    9:9
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_INIT_ENUM                        DISABLE
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_RANGE                  12:12
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_INIT_ENUM                      ENABLE
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_RANGE                 14:13
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_INIT_ENUM                     COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_COMP_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_COMP_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_DEFAULT_DRIVE_1X                      _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI1_CS_N_0_DRV_TYPE_DEFAULT_DRIVE_2X                      _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_SHIFT                   _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_FIELD                   _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_RANGE                   23:20
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_WOFFSET                 0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_RFU_IN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_SHIFT                 _MK_SHIFT_CONST(15)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_RANGE                 15:15
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_INIT_ENUM                     DISABLE
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_E_PREEMP_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(17)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_SHIFT)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_RANGE                 17:17
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_WOFFSET                       0x0
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_INIT_ENUM                     IORESET
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI1_CS_N_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Reserved address 0x5c

// Register PADCTL_QSPI_QSPI_COMP_0
#define PADCTL_QSPI_QSPI_COMP_0                 _MK_ADDR_CONST(0x60)
#define PADCTL_QSPI_QSPI_COMP_0_SECURE                  0x0
#define PADCTL_QSPI_QSPI_COMP_0_DUAL                    0x0
#define PADCTL_QSPI_QSPI_COMP_0_SCR                     SCR_QSPI_COMP_0
#define PADCTL_QSPI_QSPI_COMP_0_WORD_COUNT                      0x1
#define PADCTL_QSPI_QSPI_COMP_0_RESET_VAL                       _MK_MASK_CONST(0x2000)
#define PADCTL_QSPI_QSPI_COMP_0_RESET_MASK                      _MK_MASK_CONST(0xf06013)
#define PADCTL_QSPI_QSPI_COMP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_READ_MASK                       _MK_MASK_CONST(0xf06013)
#define PADCTL_QSPI_QSPI_COMP_0_WRITE_MASK                      _MK_MASK_CONST(0xf06013)
#define PADCTL_QSPI_QSPI_COMP_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI_COMP_0_PM_SHIFT)
#define PADCTL_QSPI_QSPI_COMP_0_PM_RANGE                        1:0
#define PADCTL_QSPI_QSPI_COMP_0_PM_WOFFSET                      0x0
#define PADCTL_QSPI_QSPI_COMP_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI_COMP_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI_COMP_0_PM_INIT_ENUM                    QSPI
#define PADCTL_QSPI_QSPI_COMP_0_PM_QSPI                 _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI_COMP_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI_COMP_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI_COMP_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_QSPI_QSPI_COMP_0_TRISTATE_SHIFT)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_RANGE                  4:4
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI_COMP_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_SHIFT)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_RANGE                  14:13
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_WOFFSET                        0x0
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_INIT_ENUM                      COMP_DRIVE_2X
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_COMP_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_COMP_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_DEFAULT_DRIVE_1X                       _MK_ENUM_CONST(2)
#define PADCTL_QSPI_QSPI_COMP_0_DRV_TYPE_DEFAULT_DRIVE_2X                       _MK_ENUM_CONST(3)

#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_FIELD                    _MK_FIELD_CONST(0xf, PADCTL_QSPI_QSPI_COMP_0_RFU_IN_SHIFT)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_RANGE                    23:20
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_WOFFSET                  0x0
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define PADCTL_QSPI_QSPI_COMP_0_RFU_IN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Reserved address 0x64

//
// REGISTER LIST
//
#define LIST_ARPADCTL_QSPI_REGS(_op_) \
_op_(PADCTL_QSPI_QSPI0_IO3_0) \
_op_(PADCTL_QSPI_QSPI0_IO2_0) \
_op_(PADCTL_QSPI_QSPI0_IO1_0) \
_op_(PADCTL_QSPI_QSPI0_IO0_0) \
_op_(PADCTL_QSPI_QSPI0_SCK_0) \
_op_(PADCTL_QSPI_QSPI0_CS_N_0) \
_op_(PADCTL_QSPI_QSPI1_IO3_0) \
_op_(PADCTL_QSPI_QSPI1_IO2_0) \
_op_(PADCTL_QSPI_QSPI1_IO1_0) \
_op_(PADCTL_QSPI_QSPI1_IO0_0) \
_op_(PADCTL_QSPI_QSPI1_SCK_0) \
_op_(PADCTL_QSPI_QSPI1_CS_N_0) \
_op_(PADCTL_QSPI_QSPI_COMP_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_PADCTL_QSPI        0x00000000

//
// ARPADCTL_QSPI REGISTER BANKS
//

#define PADCTL_QSPI0_FIRST_REG 0x0000 // PADCTL_QSPI_QSPI0_IO3_0
#define PADCTL_QSPI0_LAST_REG 0x0000 // PADCTL_QSPI_QSPI0_IO3_0
#define PADCTL_QSPI1_FIRST_REG 0x0008 // PADCTL_QSPI_QSPI0_IO2_0
#define PADCTL_QSPI1_LAST_REG 0x0008 // PADCTL_QSPI_QSPI0_IO2_0
#define PADCTL_QSPI2_FIRST_REG 0x0010 // PADCTL_QSPI_QSPI0_IO1_0
#define PADCTL_QSPI2_LAST_REG 0x0010 // PADCTL_QSPI_QSPI0_IO1_0
#define PADCTL_QSPI3_FIRST_REG 0x0018 // PADCTL_QSPI_QSPI0_IO0_0
#define PADCTL_QSPI3_LAST_REG 0x0018 // PADCTL_QSPI_QSPI0_IO0_0
#define PADCTL_QSPI4_FIRST_REG 0x0020 // PADCTL_QSPI_QSPI0_SCK_0
#define PADCTL_QSPI4_LAST_REG 0x0020 // PADCTL_QSPI_QSPI0_SCK_0
#define PADCTL_QSPI5_FIRST_REG 0x0028 // PADCTL_QSPI_QSPI0_CS_N_0
#define PADCTL_QSPI5_LAST_REG 0x0028 // PADCTL_QSPI_QSPI0_CS_N_0
#define PADCTL_QSPI6_FIRST_REG 0x0030 // PADCTL_QSPI_QSPI1_IO3_0
#define PADCTL_QSPI6_LAST_REG 0x0030 // PADCTL_QSPI_QSPI1_IO3_0
#define PADCTL_QSPI7_FIRST_REG 0x0038 // PADCTL_QSPI_QSPI1_IO2_0
#define PADCTL_QSPI7_LAST_REG 0x0038 // PADCTL_QSPI_QSPI1_IO2_0
#define PADCTL_QSPI8_FIRST_REG 0x0040 // PADCTL_QSPI_QSPI1_IO1_0
#define PADCTL_QSPI8_LAST_REG 0x0040 // PADCTL_QSPI_QSPI1_IO1_0
#define PADCTL_QSPI9_FIRST_REG 0x0048 // PADCTL_QSPI_QSPI1_IO0_0
#define PADCTL_QSPI9_LAST_REG 0x0048 // PADCTL_QSPI_QSPI1_IO0_0
#define PADCTL_QSPI10_FIRST_REG 0x0050 // PADCTL_QSPI_QSPI1_SCK_0
#define PADCTL_QSPI10_LAST_REG 0x0050 // PADCTL_QSPI_QSPI1_SCK_0
#define PADCTL_QSPI11_FIRST_REG 0x0058 // PADCTL_QSPI_QSPI1_CS_N_0
#define PADCTL_QSPI11_LAST_REG 0x0058 // PADCTL_QSPI_QSPI1_CS_N_0
#define PADCTL_QSPI12_FIRST_REG 0x0060 // PADCTL_QSPI_QSPI_COMP_0
#define PADCTL_QSPI12_LAST_REG 0x0060 // PADCTL_QSPI_QSPI_COMP_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARPADCTL_QSPI_H_INC_
