## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Wed Dec 07 08:52:07 PM EST 2016
##
vlib work
vlog +acc  "../../NTSC/antsc/verilog/__divider.v"
vlog +acc  "coord_transform.v"
vlog +acc  "test_bench.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work test_bench glbl
do {test_bench_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {test_bench.udo}
