****************************************
Report : qor
Design : dut_toplevel
Version: V-2023.12
Date   : Mon Jun 16 13:00:20 2025
****************************************


Scenario           'Normal_Fast'
Timing Path Group  'clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'Normal_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.78
Critical Path Slack:              -0.08
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.21
No. of Violating Paths:               4
----------------------------------------

Scenario           'Normal_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     48
Critical Path Length:              1.28
Critical Path Slack:               0.41
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'PowerSave_Fast'
Timing Path Group  'clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'PowerSave_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     46
Critical Path Length:              1.84
Critical Path Slack:               7.49
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'PowerSave_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     48
Critical Path Length:              1.31
Critical Path Slack:               8.01
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   1243
Buf/Inv Cell Count:                  72
Buf Cell Count:                       0
Inv Cell Count:                      72
Combinational Cell Count:           904
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              339
   Integrated Clock-Gating Cell Count:                     11
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       328
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              478.30
Noncombinational Area:           431.12
Buf/Inv Area:                     12.79
Total Buffer Area:                 0.00
Total Inverter Area:              12.79
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    5052.03
Net YLength:                    5258.85
----------------------------------------
Cell Area (netlist):                            909.42
Cell Area (netlist and physical only):          909.42
Net Length:                    10310.88


Design Rules
----------------------------------------
Total Number of Nets:              1656
Nets with Violations:                 2
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
